
ubuntu-preinstalled/wget:     file format elf32-littlearm


Disassembly of section .init:

00005b34 <.init>:
    5b34:	push	{r3, lr}
    5b38:	bl	8124 <ASN1_STRING_length@plt+0x18bc>
    5b3c:	pop	{r3, pc}

Disassembly of section .plt:

00005b40 <OPENSSL_sk_value@plt-0x14>:
    5b40:	push	{lr}		; (str lr, [sp, #-4]!)
    5b44:	ldr	lr, [pc, #4]	; 5b50 <OPENSSL_sk_value@plt-0x4>
    5b48:	add	lr, pc, lr
    5b4c:	ldr	pc, [lr, #8]!
    5b50:	muleq	r5, r4, pc	; <UNPREDICTABLE>

00005b54 <OPENSSL_sk_value@plt>:
    5b54:	add	ip, pc, #0, 12
    5b58:	add	ip, ip, #389120	; 0x5f000
    5b5c:	ldr	pc, [ip, #3988]!	; 0xf94

00005b60 <getpgrp@plt>:
    5b60:	add	ip, pc, #0, 12
    5b64:	add	ip, ip, #389120	; 0x5f000
    5b68:	ldr	pc, [ip, #3980]!	; 0xf8c

00005b6c <SSL_CTX_set_default_verify_paths@plt>:
    5b6c:	add	ip, pc, #0, 12
    5b70:	add	ip, ip, #389120	; 0x5f000
    5b74:	ldr	pc, [ip, #3972]!	; 0xf84

00005b78 <qsort@plt>:
    5b78:	add	ip, pc, #0, 12
    5b7c:	add	ip, ip, #389120	; 0x5f000
    5b80:	ldr	pc, [ip, #3964]!	; 0xf7c

00005b84 <MD4_Update@plt>:
    5b84:	add	ip, pc, #0, 12
    5b88:	add	ip, ip, #389120	; 0x5f000
    5b8c:	ldr	pc, [ip, #3956]!	; 0xf74

00005b90 <strerror@plt>:
    5b90:			; <UNDEFINED> instruction: 0x46c04778
    5b94:	add	ip, pc, #0, 12
    5b98:	add	ip, ip, #389120	; 0x5f000
    5b9c:	ldr	pc, [ip, #3944]!	; 0xf68

00005ba0 <__ctype_toupper_loc@plt>:
    5ba0:	add	ip, pc, #0, 12
    5ba4:	add	ip, ip, #389120	; 0x5f000
    5ba8:	ldr	pc, [ip, #3936]!	; 0xf60

00005bac <fileno@plt>:
    5bac:	add	ip, pc, #0, 12
    5bb0:	add	ip, ip, #389120	; 0x5f000
    5bb4:	ldr	pc, [ip, #3928]!	; 0xf58

00005bb8 <inet_ntop@plt>:
    5bb8:	add	ip, pc, #0, 12
    5bbc:	add	ip, ip, #389120	; 0x5f000
    5bc0:	ldr	pc, [ip, #3920]!	; 0xf50

00005bc4 <mkdir@plt>:
    5bc4:	add	ip, pc, #0, 12
    5bc8:	add	ip, ip, #389120	; 0x5f000
    5bcc:	ldr	pc, [ip, #3912]!	; 0xf48

00005bd0 <__sigsetjmp@plt>:
    5bd0:	add	ip, pc, #0, 12
    5bd4:	add	ip, ip, #389120	; 0x5f000
    5bd8:	ldr	pc, [ip, #3904]!	; 0xf40

00005bdc <uuid_generate@plt>:
    5bdc:	add	ip, pc, #0, 12
    5be0:	add	ip, ip, #389120	; 0x5f000
    5be4:	ldr	pc, [ip, #3896]!	; 0xf38

00005be8 <abort@plt>:
    5be8:	add	ip, pc, #0, 12
    5bec:	add	ip, ip, #389120	; 0x5f000
    5bf0:	ldr	pc, [ip, #3888]!	; 0xf30

00005bf4 <connect@plt>:
    5bf4:	add	ip, pc, #0, 12
    5bf8:	add	ip, ip, #389120	; 0x5f000
    5bfc:	ldr	pc, [ip, #3880]!	; 0xf28

00005c00 <getsockname@plt>:
    5c00:	add	ip, pc, #0, 12
    5c04:	add	ip, ip, #389120	; 0x5f000
    5c08:	ldr	pc, [ip, #3872]!	; 0xf20

00005c0c <random@plt>:
    5c0c:	add	ip, pc, #0, 12
    5c10:	add	ip, ip, #389120	; 0x5f000
    5c14:	ldr	pc, [ip, #3864]!	; 0xf18

00005c18 <TLS_client_method@plt>:
    5c18:	add	ip, pc, #0, 12
    5c1c:	add	ip, ip, #389120	; 0x5f000
    5c20:	ldr	pc, [ip, #3856]!	; 0xf10

00005c24 <SSL_CTX_set_cipher_list@plt>:
    5c24:	add	ip, pc, #0, 12
    5c28:	add	ip, ip, #389120	; 0x5f000
    5c2c:	ldr	pc, [ip, #3848]!	; 0xf08

00005c30 <ERR_get_error@plt>:
    5c30:	add	ip, pc, #0, 12
    5c34:	add	ip, ip, #389120	; 0x5f000
    5c38:	ldr	pc, [ip, #3840]!	; 0xf00

00005c3c <localtime@plt>:
    5c3c:	add	ip, pc, #0, 12
    5c40:	add	ip, ip, #389120	; 0x5f000
    5c44:	ldr	pc, [ip, #3832]!	; 0xef8

00005c48 <RAND_load_file@plt>:
    5c48:	add	ip, pc, #0, 12
    5c4c:	add	ip, ip, #389120	; 0x5f000
    5c50:	ldr	pc, [ip, #3824]!	; 0xef0

00005c54 <pcre2_match_data_create_from_pattern_8@plt>:
    5c54:	add	ip, pc, #0, 12
    5c58:	add	ip, ip, #389120	; 0x5f000
    5c5c:	ldr	pc, [ip, #3816]!	; 0xee8

00005c60 <memcmp@plt>:
    5c60:	add	ip, pc, #0, 12
    5c64:	add	ip, ip, #389120	; 0x5f000
    5c68:	ldr	pc, [ip, #3808]!	; 0xee0

00005c6c <SSL_CTX_free@plt>:
    5c6c:	add	ip, pc, #0, 12
    5c70:	add	ip, ip, #389120	; 0x5f000
    5c74:	ldr	pc, [ip, #3800]!	; 0xed8

00005c78 <sysconf@plt>:
    5c78:	add	ip, pc, #0, 12
    5c7c:	add	ip, ip, #389120	; 0x5f000
    5c80:	ldr	pc, [ip, #3792]!	; 0xed0

00005c84 <X509_VERIFY_PARAM_new@plt>:
    5c84:	add	ip, pc, #0, 12
    5c88:	add	ip, ip, #389120	; 0x5f000
    5c8c:	ldr	pc, [ip, #3784]!	; 0xec8

00005c90 <__longjmp_chk@plt>:
    5c90:	add	ip, pc, #0, 12
    5c94:	add	ip, ip, #389120	; 0x5f000
    5c98:	ldr	pc, [ip, #3776]!	; 0xec0

00005c9c <inflateEnd@plt>:
    5c9c:	add	ip, pc, #0, 12
    5ca0:	add	ip, ip, #389120	; 0x5f000
    5ca4:	ldr	pc, [ip, #3768]!	; 0xeb8

00005ca8 <__libc_start_main@plt>:
    5ca8:	add	ip, pc, #0, 12
    5cac:	add	ip, ip, #389120	; 0x5f000
    5cb0:	ldr	pc, [ip, #3760]!	; 0xeb0

00005cb4 <X509_load_crl_file@plt>:
    5cb4:	add	ip, pc, #0, 12
    5cb8:	add	ip, ip, #389120	; 0x5f000
    5cbc:	ldr	pc, [ip, #3752]!	; 0xea8

00005cc0 <X509_get_issuer_name@plt>:
    5cc0:	add	ip, pc, #0, 12
    5cc4:	add	ip, ip, #389120	; 0x5f000
    5cc8:	ldr	pc, [ip, #3744]!	; 0xea0

00005ccc <SSL_is_init_finished@plt>:
    5ccc:	add	ip, pc, #0, 12
    5cd0:	add	ip, ip, #389120	; 0x5f000
    5cd4:	ldr	pc, [ip, #3736]!	; 0xe98

00005cd8 <X509_VERIFY_PARAM_free@plt>:
    5cd8:	add	ip, pc, #0, 12
    5cdc:	add	ip, ip, #389120	; 0x5f000
    5ce0:	ldr	pc, [ip, #3728]!	; 0xe90

00005ce4 <clock_gettime@plt>:
    5ce4:	add	ip, pc, #0, 12
    5ce8:	add	ip, ip, #389120	; 0x5f000
    5cec:	ldr	pc, [ip, #3720]!	; 0xe88

00005cf0 <signal@plt>:
    5cf0:			; <UNDEFINED> instruction: 0x46c04778
    5cf4:	add	ip, pc, #0, 12
    5cf8:	add	ip, ip, #389120	; 0x5f000
    5cfc:	ldr	pc, [ip, #3708]!	; 0xe7c

00005d00 <__gmon_start__@plt>:
    5d00:	add	ip, pc, #0, 12
    5d04:	add	ip, ip, #389120	; 0x5f000
    5d08:	ldr	pc, [ip, #3700]!	; 0xe74

00005d0c <fread_unlocked@plt>:
    5d0c:	add	ip, pc, #0, 12
    5d10:	add	ip, ip, #389120	; 0x5f000
    5d14:	ldr	pc, [ip, #3692]!	; 0xe6c

00005d18 <psl_str_to_utf8lower@plt>:
    5d18:	add	ip, pc, #0, 12
    5d1c:	add	ip, ip, #389120	; 0x5f000
    5d20:	ldr	pc, [ip, #3684]!	; 0xe64

00005d24 <__ctype_get_mb_cur_max@plt>:
    5d24:	add	ip, pc, #0, 12
    5d28:	add	ip, ip, #389120	; 0x5f000
    5d2c:	ldr	pc, [ip, #3676]!	; 0xe5c

00005d30 <MD4_Init@plt>:
    5d30:	add	ip, pc, #0, 12
    5d34:	add	ip, ip, #389120	; 0x5f000
    5d38:	ldr	pc, [ip, #3668]!	; 0xe54

00005d3c <rewind@plt>:
    5d3c:	add	ip, pc, #0, 12
    5d40:	add	ip, ip, #389120	; 0x5f000
    5d44:	ldr	pc, [ip, #3660]!	; 0xe4c

00005d48 <X509_get_X509_PUBKEY@plt>:
    5d48:	add	ip, pc, #0, 12
    5d4c:	add	ip, ip, #389120	; 0x5f000
    5d50:	ldr	pc, [ip, #3652]!	; 0xe44

00005d54 <__isoc99_sscanf@plt>:
    5d54:	add	ip, pc, #0, 12
    5d58:	add	ip, ip, #389120	; 0x5f000
    5d5c:	ldr	pc, [ip, #3644]!	; 0xe3c

00005d60 <BIO_number_written@plt>:
    5d60:	add	ip, pc, #0, 12
    5d64:	add	ip, ip, #389120	; 0x5f000
    5d68:	ldr	pc, [ip, #3636]!	; 0xe34

00005d6c <strptime@plt>:
    5d6c:	add	ip, pc, #0, 12
    5d70:	add	ip, ip, #389120	; 0x5f000
    5d74:	ldr	pc, [ip, #3628]!	; 0xe2c

00005d78 <gzclose@plt>:
    5d78:	add	ip, pc, #0, 12
    5d7c:	add	ip, ip, #389120	; 0x5f000
    5d80:	ldr	pc, [ip, #3620]!	; 0xe24

00005d84 <rename@plt>:
    5d84:	add	ip, pc, #0, 12
    5d88:	add	ip, ip, #389120	; 0x5f000
    5d8c:	ldr	pc, [ip, #3612]!	; 0xe1c

00005d90 <fclose@plt>:
    5d90:	add	ip, pc, #0, 12
    5d94:	add	ip, ip, #389120	; 0x5f000
    5d98:	ldr	pc, [ip, #3604]!	; 0xe14

00005d9c <getpass@plt>:
    5d9c:	add	ip, pc, #0, 12
    5da0:	add	ip, ip, #389120	; 0x5f000
    5da4:	ldr	pc, [ip, #3596]!	; 0xe0c

00005da8 <recv@plt>:
    5da8:	add	ip, pc, #0, 12
    5dac:	add	ip, ip, #389120	; 0x5f000
    5db0:	ldr	pc, [ip, #3588]!	; 0xe04

00005db4 <getenv@plt>:
    5db4:	add	ip, pc, #0, 12
    5db8:	add	ip, ip, #389120	; 0x5f000
    5dbc:	ldr	pc, [ip, #3580]!	; 0xdfc

00005dc0 <ftello64@plt>:
    5dc0:	add	ip, pc, #0, 12
    5dc4:	add	ip, ip, #389120	; 0x5f000
    5dc8:	ldr	pc, [ip, #3572]!	; 0xdf4

00005dcc <__printf_chk@plt>:
    5dcc:	add	ip, pc, #0, 12
    5dd0:	add	ip, ip, #389120	; 0x5f000
    5dd4:	ldr	pc, [ip, #3564]!	; 0xdec

00005dd8 <strchr@plt>:
    5dd8:	add	ip, pc, #0, 12
    5ddc:	add	ip, ip, #389120	; 0x5f000
    5de0:	ldr	pc, [ip, #3556]!	; 0xde4

00005de4 <strcasecmp@plt>:
    5de4:	add	ip, pc, #0, 12
    5de8:	add	ip, ip, #389120	; 0x5f000
    5dec:	ldr	pc, [ip, #3548]!	; 0xddc

00005df0 <wctype@plt>:
    5df0:	add	ip, pc, #0, 12
    5df4:	add	ip, ip, #389120	; 0x5f000
    5df8:	ldr	pc, [ip, #3540]!	; 0xdd4

00005dfc <SSL_get_session@plt>:
    5dfc:	add	ip, pc, #0, 12
    5e00:	add	ip, ip, #389120	; 0x5f000
    5e04:	ldr	pc, [ip, #3532]!	; 0xdcc

00005e08 <listen@plt>:
    5e08:	add	ip, pc, #0, 12
    5e0c:	add	ip, ip, #389120	; 0x5f000
    5e10:	ldr	pc, [ip, #3524]!	; 0xdc4

00005e14 <calloc@plt>:
    5e14:	add	ip, pc, #0, 12
    5e18:	add	ip, ip, #389120	; 0x5f000
    5e1c:	ldr	pc, [ip, #3516]!	; 0xdbc

00005e20 <DES_set_key@plt>:
    5e20:	add	ip, pc, #0, 12
    5e24:	add	ip, ip, #389120	; 0x5f000
    5e28:	ldr	pc, [ip, #3508]!	; 0xdb4

00005e2c <SSL_write@plt>:
    5e2c:	add	ip, pc, #0, 12
    5e30:	add	ip, ip, #389120	; 0x5f000
    5e34:	ldr	pc, [ip, #3500]!	; 0xdac

00005e38 <stpcpy@plt>:
    5e38:	add	ip, pc, #0, 12
    5e3c:	add	ip, ip, #389120	; 0x5f000
    5e40:	ldr	pc, [ip, #3492]!	; 0xda4

00005e44 <X509_VERIFY_PARAM_set_flags@plt>:
    5e44:	add	ip, pc, #0, 12
    5e48:	add	ip, ip, #389120	; 0x5f000
    5e4c:	ldr	pc, [ip, #3484]!	; 0xd9c

00005e50 <mktime@plt>:
    5e50:	add	ip, pc, #0, 12
    5e54:	add	ip, ip, #389120	; 0x5f000
    5e58:	ldr	pc, [ip, #3476]!	; 0xd94

00005e5c <memset@plt>:
    5e5c:			; <UNDEFINED> instruction: 0x46c04778
    5e60:	add	ip, pc, #0, 12
    5e64:	add	ip, ip, #389120	; 0x5f000
    5e68:	ldr	pc, [ip, #3464]!	; 0xd88

00005e6c <gai_strerror@plt>:
    5e6c:	add	ip, pc, #0, 12
    5e70:	add	ip, ip, #389120	; 0x5f000
    5e74:	ldr	pc, [ip, #3456]!	; 0xd80

00005e78 <SSL_CTX_use_certificate_file@plt>:
    5e78:	add	ip, pc, #0, 12
    5e7c:	add	ip, ip, #389120	; 0x5f000
    5e80:	ldr	pc, [ip, #3448]!	; 0xd78

00005e84 <freeaddrinfo@plt>:
    5e84:	add	ip, pc, #0, 12
    5e88:	add	ip, ip, #389120	; 0x5f000
    5e8c:	ldr	pc, [ip, #3440]!	; 0xd70

00005e90 <strrchr@plt>:
    5e90:	add	ip, pc, #0, 12
    5e94:	add	ip, ip, #389120	; 0x5f000
    5e98:	ldr	pc, [ip, #3432]!	; 0xd68

00005e9c <setitimer@plt>:
    5e9c:	add	ip, pc, #0, 12
    5ea0:	add	ip, ip, #389120	; 0x5f000
    5ea4:	ldr	pc, [ip, #3424]!	; 0xd60

00005ea8 <setsid@plt>:
    5ea8:	add	ip, pc, #0, 12
    5eac:	add	ip, ip, #389120	; 0x5f000
    5eb0:	ldr	pc, [ip, #3416]!	; 0xd58

00005eb4 <X509_NAME_get_entry@plt>:
    5eb4:	add	ip, pc, #0, 12
    5eb8:	add	ip, ip, #389120	; 0x5f000
    5ebc:	ldr	pc, [ip, #3408]!	; 0xd50

00005ec0 <bindtextdomain@plt>:
    5ec0:	add	ip, pc, #0, 12
    5ec4:	add	ip, ip, #389120	; 0x5f000
    5ec8:	ldr	pc, [ip, #3400]!	; 0xd48

00005ecc <perror@plt>:
    5ecc:	add	ip, pc, #0, 12
    5ed0:	add	ip, ip, #389120	; 0x5f000
    5ed4:	ldr	pc, [ip, #3392]!	; 0xd40

00005ed8 <iconv@plt>:
    5ed8:	add	ip, pc, #0, 12
    5edc:	add	ip, ip, #389120	; 0x5f000
    5ee0:	ldr	pc, [ip, #3384]!	; 0xd38

00005ee4 <SSL_set_fd@plt>:
    5ee4:	add	ip, pc, #0, 12
    5ee8:	add	ip, ip, #389120	; 0x5f000
    5eec:	ldr	pc, [ip, #3376]!	; 0xd30

00005ef0 <X509_NAME_ENTRY_get_data@plt>:
    5ef0:	add	ip, pc, #0, 12
    5ef4:	add	ip, ip, #389120	; 0x5f000
    5ef8:	ldr	pc, [ip, #3368]!	; 0xd28

00005efc <mkostemp64@plt>:
    5efc:	add	ip, pc, #0, 12
    5f00:	add	ip, ip, #389120	; 0x5f000
    5f04:	ldr	pc, [ip, #3360]!	; 0xd20

00005f08 <SSL_CTX_ctrl@plt>:
    5f08:	add	ip, pc, #0, 12
    5f0c:	add	ip, ip, #389120	; 0x5f000
    5f10:	ldr	pc, [ip, #3352]!	; 0xd18

00005f14 <strtoll@plt>:
    5f14:	add	ip, pc, #0, 12
    5f18:	add	ip, ip, #389120	; 0x5f000
    5f1c:	ldr	pc, [ip, #3344]!	; 0xd10

00005f20 <chmod@plt>:
    5f20:	add	ip, pc, #0, 12
    5f24:	add	ip, ip, #389120	; 0x5f000
    5f28:	ldr	pc, [ip, #3336]!	; 0xd08

00005f2c <mbrtowc@plt>:
    5f2c:	add	ip, pc, #0, 12
    5f30:	add	ip, ip, #389120	; 0x5f000
    5f34:	ldr	pc, [ip, #3328]!	; 0xd00

00005f38 <__fxstat64@plt>:
    5f38:	add	ip, pc, #0, 12
    5f3c:	add	ip, ip, #389120	; 0x5f000
    5f40:	ldr	pc, [ip, #3320]!	; 0xcf8

00005f44 <inflateInit2_@plt>:
    5f44:	add	ip, pc, #0, 12
    5f48:	add	ip, ip, #389120	; 0x5f000
    5f4c:	ldr	pc, [ip, #3312]!	; 0xcf0

00005f50 <CRYPTO_malloc@plt>:
    5f50:	add	ip, pc, #0, 12
    5f54:	add	ip, ip, #389120	; 0x5f000
    5f58:	ldr	pc, [ip, #3304]!	; 0xce8

00005f5c <tcgetpgrp@plt>:
    5f5c:	add	ip, pc, #0, 12
    5f60:	add	ip, ip, #389120	; 0x5f000
    5f64:	ldr	pc, [ip, #3296]!	; 0xce0

00005f68 <__strncat_chk@plt>:
    5f68:	add	ip, pc, #0, 12
    5f6c:	add	ip, ip, #389120	; 0x5f000
    5f70:	ldr	pc, [ip, #3288]!	; 0xcd8

00005f74 <iswctype@plt>:
    5f74:	add	ip, pc, #0, 12
    5f78:	add	ip, ip, #389120	; 0x5f000
    5f7c:	ldr	pc, [ip, #3280]!	; 0xcd0

00005f80 <usleep@plt>:
    5f80:			; <UNDEFINED> instruction: 0x46c04778
    5f84:	add	ip, pc, #0, 12
    5f88:	add	ip, ip, #389120	; 0x5f000
    5f8c:	ldr	pc, [ip, #3268]!	; 0xcc4

00005f90 <idn2_strerror@plt>:
    5f90:	add	ip, pc, #0, 12
    5f94:	add	ip, ip, #389120	; 0x5f000
    5f98:	ldr	pc, [ip, #3260]!	; 0xcbc

00005f9c <inflate@plt>:
    5f9c:	add	ip, pc, #0, 12
    5fa0:	add	ip, ip, #389120	; 0x5f000
    5fa4:	ldr	pc, [ip, #3252]!	; 0xcb4

00005fa8 <getuid@plt>:
    5fa8:	add	ip, pc, #0, 12
    5fac:	add	ip, ip, #389120	; 0x5f000
    5fb0:	ldr	pc, [ip, #3244]!	; 0xcac

00005fb4 <X509_LOOKUP_file@plt>:
    5fb4:	add	ip, pc, #0, 12
    5fb8:	add	ip, ip, #389120	; 0x5f000
    5fbc:	ldr	pc, [ip, #3236]!	; 0xca4

00005fc0 <CRYPTO_free@plt>:
    5fc0:	add	ip, pc, #0, 12
    5fc4:	add	ip, ip, #389120	; 0x5f000
    5fc8:	ldr	pc, [ip, #3228]!	; 0xc9c

00005fcc <free@plt>:
    5fcc:			; <UNDEFINED> instruction: 0x46c04778
    5fd0:	add	ip, pc, #0, 12
    5fd4:	add	ip, ip, #389120	; 0x5f000
    5fd8:	ldr	pc, [ip, #3216]!	; 0xc90

00005fdc <read@plt>:
    5fdc:	add	ip, pc, #0, 12
    5fe0:	add	ip, ip, #389120	; 0x5f000
    5fe4:	ldr	pc, [ip, #3208]!	; 0xc88

00005fe8 <write@plt>:
    5fe8:	add	ip, pc, #0, 12
    5fec:	add	ip, ip, #389120	; 0x5f000
    5ff0:	ldr	pc, [ip, #3200]!	; 0xc80

00005ff4 <i2d_X509_PUBKEY@plt>:
    5ff4:	add	ip, pc, #0, 12
    5ff8:	add	ip, ip, #389120	; 0x5f000
    5ffc:	ldr	pc, [ip, #3192]!	; 0xc78

00006000 <SSL_new@plt>:
    6000:	add	ip, pc, #0, 12
    6004:	add	ip, ip, #389120	; 0x5f000
    6008:	ldr	pc, [ip, #3184]!	; 0xc70

0000600c <getopt_long@plt>:
    600c:	add	ip, pc, #0, 12
    6010:	add	ip, ip, #389120	; 0x5f000
    6014:	ldr	pc, [ip, #3176]!	; 0xc68

00006018 <gzwrite@plt>:
    6018:			; <UNDEFINED> instruction: 0x46c04778
    601c:	add	ip, pc, #0, 12
    6020:	add	ip, ip, #389120	; 0x5f000
    6024:	ldr	pc, [ip, #3164]!	; 0xc5c

00006028 <secure_getenv@plt>:
    6028:	add	ip, pc, #0, 12
    602c:	add	ip, ip, #389120	; 0x5f000
    6030:	ldr	pc, [ip, #3156]!	; 0xc54

00006034 <dcgettext@plt>:
    6034:			; <UNDEFINED> instruction: 0x46c04778
    6038:	add	ip, pc, #0, 12
    603c:	add	ip, ip, #389120	; 0x5f000
    6040:	ldr	pc, [ip, #3144]!	; 0xc48

00006044 <posix_spawn_file_actions_adddup2@plt>:
    6044:	add	ip, pc, #0, 12
    6048:	add	ip, ip, #389120	; 0x5f000
    604c:	ldr	pc, [ip, #3136]!	; 0xc40

00006050 <accept@plt>:
    6050:	add	ip, pc, #0, 12
    6054:	add	ip, ip, #389120	; 0x5f000
    6058:	ldr	pc, [ip, #3128]!	; 0xc38

0000605c <ASN1_STRING_cmp@plt>:
    605c:	add	ip, pc, #0, 12
    6060:	add	ip, ip, #389120	; 0x5f000
    6064:	ldr	pc, [ip, #3120]!	; 0xc30

00006068 <pcre2_compile_8@plt>:
    6068:	add	ip, pc, #0, 12
    606c:	add	ip, ip, #389120	; 0x5f000
    6070:	ldr	pc, [ip, #3112]!	; 0xc28

00006074 <__memcpy_chk@plt>:
    6074:	add	ip, pc, #0, 12
    6078:	add	ip, ip, #389120	; 0x5f000
    607c:	ldr	pc, [ip, #3104]!	; 0xc20

00006080 <symlink@plt>:
    6080:	add	ip, pc, #0, 12
    6084:	add	ip, ip, #389120	; 0x5f000
    6088:	ldr	pc, [ip, #3096]!	; 0xc18

0000608c <SSL_read@plt>:
    608c:	add	ip, pc, #0, 12
    6090:	add	ip, ip, #389120	; 0x5f000
    6094:	ldr	pc, [ip, #3088]!	; 0xc10

00006098 <wcrtomb@plt>:
    6098:	add	ip, pc, #0, 12
    609c:	add	ip, ip, #389120	; 0x5f000
    60a0:	ldr	pc, [ip, #3080]!	; 0xc08

000060a4 <BIO_new@plt>:
    60a4:	add	ip, pc, #0, 12
    60a8:	add	ip, ip, #389120	; 0x5f000
    60ac:	ldr	pc, [ip, #3072]!	; 0xc00

000060b0 <socket@plt>:
    60b0:	add	ip, pc, #0, 12
    60b4:	add	ip, ip, #389120	; 0x5f000
    60b8:	ldr	pc, [ip, #3064]!	; 0xbf8

000060bc <DES_ecb_encrypt@plt>:
    60bc:	add	ip, pc, #0, 12
    60c0:	add	ip, ip, #389120	; 0x5f000
    60c4:	ldr	pc, [ip, #3056]!	; 0xbf0

000060c8 <iswcntrl@plt>:
    60c8:	add	ip, pc, #0, 12
    60cc:	add	ip, ip, #389120	; 0x5f000
    60d0:	ldr	pc, [ip, #3048]!	; 0xbe8

000060d4 <SSL_CTX_load_verify_locations@plt>:
    60d4:	add	ip, pc, #0, 12
    60d8:	add	ip, ip, #389120	; 0x5f000
    60dc:	ldr	pc, [ip, #3040]!	; 0xbe0

000060e0 <gzdopen@plt>:
    60e0:	add	ip, pc, #0, 12
    60e4:	add	ip, ip, #389120	; 0x5f000
    60e8:	ldr	pc, [ip, #3032]!	; 0xbd8

000060ec <getaddrinfo@plt>:
    60ec:	add	ip, pc, #0, 12
    60f0:	add	ip, ip, #389120	; 0x5f000
    60f4:	ldr	pc, [ip, #3024]!	; 0xbd0

000060f8 <fflush@plt>:
    60f8:			; <UNDEFINED> instruction: 0x46c04778
    60fc:	add	ip, pc, #0, 12
    6100:	add	ip, ip, #389120	; 0x5f000
    6104:	ldr	pc, [ip, #3012]!	; 0xbc4

00006108 <ioctl@plt>:
    6108:	add	ip, pc, #0, 12
    610c:	add	ip, ip, #389120	; 0x5f000
    6110:	ldr	pc, [ip, #3004]!	; 0xbbc

00006114 <isatty@plt>:
    6114:	add	ip, pc, #0, 12
    6118:	add	ip, ip, #389120	; 0x5f000
    611c:	ldr	pc, [ip, #2996]!	; 0xbb4

00006120 <SSL_CTX_get_cert_store@plt>:
    6120:	add	ip, pc, #0, 12
    6124:	add	ip, ip, #389120	; 0x5f000
    6128:	ldr	pc, [ip, #2988]!	; 0xbac

0000612c <iconv_close@plt>:
    612c:	add	ip, pc, #0, 12
    6130:	add	ip, ip, #389120	; 0x5f000
    6134:	ldr	pc, [ip, #2980]!	; 0xba4

00006138 <strndup@plt>:
    6138:	add	ip, pc, #0, 12
    613c:	add	ip, ip, #389120	; 0x5f000
    6140:	ldr	pc, [ip, #2972]!	; 0xb9c

00006144 <strlen@plt>:
    6144:	add	ip, pc, #0, 12
    6148:	add	ip, ip, #389120	; 0x5f000
    614c:	ldr	pc, [ip, #2964]!	; 0xb94

00006150 <utime@plt>:
    6150:	add	ip, pc, #0, 12
    6154:	add	ip, ip, #389120	; 0x5f000
    6158:	ldr	pc, [ip, #2956]!	; 0xb8c

0000615c <group_member@plt>:
    615c:	add	ip, pc, #0, 12
    6160:	add	ip, ip, #389120	; 0x5f000
    6164:	ldr	pc, [ip, #2948]!	; 0xb84

00006168 <unlink@plt>:
    6168:	add	ip, pc, #0, 12
    616c:	add	ip, ip, #389120	; 0x5f000
    6170:	ldr	pc, [ip, #2940]!	; 0xb7c

00006174 <SSL_set_session@plt>:
    6174:	add	ip, pc, #0, 12
    6178:	add	ip, ip, #389120	; 0x5f000
    617c:	ldr	pc, [ip, #2932]!	; 0xb74

00006180 <memcpy@plt>:
    6180:			; <UNDEFINED> instruction: 0x46c04778
    6184:	add	ip, pc, #0, 12
    6188:	add	ip, ip, #389120	; 0x5f000
    618c:	ldr	pc, [ip, #2920]!	; 0xb68

00006190 <setlocale@plt>:
    6190:	add	ip, pc, #0, 12
    6194:	add	ip, ip, #389120	; 0x5f000
    6198:	ldr	pc, [ip, #2912]!	; 0xb60

0000619c <fopen64@plt>:
    619c:	add	ip, pc, #0, 12
    61a0:	add	ip, ip, #389120	; 0x5f000
    61a4:	ldr	pc, [ip, #2904]!	; 0xb58

000061a8 <mbsinit@plt>:
    61a8:	add	ip, pc, #0, 12
    61ac:	add	ip, ip, #389120	; 0x5f000
    61b0:	ldr	pc, [ip, #2896]!	; 0xb50

000061b4 <getpwuid@plt>:
    61b4:	add	ip, pc, #0, 12
    61b8:	add	ip, ip, #389120	; 0x5f000
    61bc:	ldr	pc, [ip, #2888]!	; 0xb48

000061c0 <clearerr@plt>:
    61c0:	add	ip, pc, #0, 12
    61c4:	add	ip, ip, #389120	; 0x5f000
    61c8:	ldr	pc, [ip, #2880]!	; 0xb40

000061cc <__ctype_tolower_loc@plt>:
    61cc:	add	ip, pc, #0, 12
    61d0:	add	ip, ip, #389120	; 0x5f000
    61d4:	ldr	pc, [ip, #2872]!	; 0xb38

000061d8 <ASN1_STRING_to_UTF8@plt>:
    61d8:	add	ip, pc, #0, 12
    61dc:	add	ip, ip, #389120	; 0x5f000
    61e0:	ldr	pc, [ip, #2864]!	; 0xb30

000061e4 <localeconv@plt>:
    61e4:	add	ip, pc, #0, 12
    61e8:	add	ip, ip, #389120	; 0x5f000
    61ec:	ldr	pc, [ip, #2856]!	; 0xb28

000061f0 <BIO_s_mem@plt>:
    61f0:	add	ip, pc, #0, 12
    61f4:	add	ip, ip, #389120	; 0x5f000
    61f8:	ldr	pc, [ip, #2848]!	; 0xb20

000061fc <SSL_CTX_set1_param@plt>:
    61fc:	add	ip, pc, #0, 12
    6200:	add	ip, ip, #389120	; 0x5f000
    6204:	ldr	pc, [ip, #2840]!	; 0xb18

00006208 <feof@plt>:
    6208:	add	ip, pc, #0, 12
    620c:	add	ip, ip, #389120	; 0x5f000
    6210:	ldr	pc, [ip, #2832]!	; 0xb10

00006214 <X509_NAME_get_text_by_NID@plt>:
    6214:	add	ip, pc, #0, 12
    6218:	add	ip, ip, #389120	; 0x5f000
    621c:	ldr	pc, [ip, #2824]!	; 0xb08

00006220 <SSL_CTX_set_options@plt>:
    6220:	add	ip, pc, #0, 12
    6224:	add	ip, ip, #389120	; 0x5f000
    6228:	ldr	pc, [ip, #2816]!	; 0xb00

0000622c <fgetc@plt>:
    622c:	add	ip, pc, #0, 12
    6230:	add	ip, ip, #389120	; 0x5f000
    6234:	ldr	pc, [ip, #2808]!	; 0xaf8

00006238 <ENGINE_load_builtin_engines@plt>:
    6238:	add	ip, pc, #0, 12
    623c:	add	ip, ip, #389120	; 0x5f000
    6240:	ldr	pc, [ip, #2800]!	; 0xaf0

00006244 <strtol@plt>:
    6244:	add	ip, pc, #0, 12
    6248:	add	ip, ip, #389120	; 0x5f000
    624c:	ldr	pc, [ip, #2792]!	; 0xae8

00006250 <strcpy@plt>:
    6250:	add	ip, pc, #0, 12
    6254:	add	ip, ip, #389120	; 0x5f000
    6258:	ldr	pc, [ip, #2784]!	; 0xae0

0000625c <fseeko64@plt>:
    625c:			; <UNDEFINED> instruction: 0x46c04778
    6260:	add	ip, pc, #0, 12
    6264:	add	ip, ip, #389120	; 0x5f000
    6268:	ldr	pc, [ip, #2772]!	; 0xad4

0000626c <__vsnprintf_chk@plt>:
    626c:	add	ip, pc, #0, 12
    6270:	add	ip, ip, #389120	; 0x5f000
    6274:	ldr	pc, [ip, #2764]!	; 0xacc

00006278 <SSL_connect@plt>:
    6278:	add	ip, pc, #0, 12
    627c:	add	ip, ip, #389120	; 0x5f000
    6280:	ldr	pc, [ip, #2756]!	; 0xac4

00006284 <open64@plt>:
    6284:	add	ip, pc, #0, 12
    6288:	add	ip, ip, #389120	; 0x5f000
    628c:	ldr	pc, [ip, #2748]!	; 0xabc

00006290 <dcngettext@plt>:
    6290:	add	ip, pc, #0, 12
    6294:	add	ip, ip, #389120	; 0x5f000
    6298:	ldr	pc, [ip, #2740]!	; 0xab4

0000629c <__vfprintf_chk@plt>:
    629c:	add	ip, pc, #0, 12
    62a0:	add	ip, ip, #389120	; 0x5f000
    62a4:	ldr	pc, [ip, #2732]!	; 0xaac

000062a8 <raise@plt>:
    62a8:	add	ip, pc, #0, 12
    62ac:	add	ip, ip, #389120	; 0x5f000
    62b0:	ldr	pc, [ip, #2724]!	; 0xaa4

000062b4 <clock_getres@plt>:
    62b4:	add	ip, pc, #0, 12
    62b8:	add	ip, ip, #389120	; 0x5f000
    62bc:	ldr	pc, [ip, #2716]!	; 0xa9c

000062c0 <ERR_error_string@plt>:
    62c0:	add	ip, pc, #0, 12
    62c4:	add	ip, ip, #389120	; 0x5f000
    62c8:	ldr	pc, [ip, #2708]!	; 0xa94

000062cc <posix_spawn_file_actions_init@plt>:
    62cc:	add	ip, pc, #0, 12
    62d0:	add	ip, ip, #389120	; 0x5f000
    62d4:	ldr	pc, [ip, #2700]!	; 0xa8c

000062d8 <__snprintf_chk@plt>:
    62d8:	add	ip, pc, #0, 12
    62dc:	add	ip, ip, #389120	; 0x5f000
    62e0:	ldr	pc, [ip, #2692]!	; 0xa84

000062e4 <bind@plt>:
    62e4:	add	ip, pc, #0, 12
    62e8:	add	ip, ip, #389120	; 0x5f000
    62ec:	ldr	pc, [ip, #2684]!	; 0xa7c

000062f0 <fdopen@plt>:
    62f0:			; <UNDEFINED> instruction: 0x46c04778
    62f4:	add	ip, pc, #0, 12
    62f8:	add	ip, ip, #389120	; 0x5f000
    62fc:	ldr	pc, [ip, #2672]!	; 0xa70

00006300 <srandom@plt>:
    6300:	add	ip, pc, #0, 12
    6304:	add	ip, ip, #389120	; 0x5f000
    6308:	ldr	pc, [ip, #2664]!	; 0xa68

0000630c <strstr@plt>:
    630c:	add	ip, pc, #0, 12
    6310:	add	ip, ip, #389120	; 0x5f000
    6314:	ldr	pc, [ip, #2656]!	; 0xa60

00006318 <SSL_CTX_use_PrivateKey_file@plt>:
    6318:	add	ip, pc, #0, 12
    631c:	add	ip, ip, #389120	; 0x5f000
    6320:	ldr	pc, [ip, #2648]!	; 0xa58

00006324 <select@plt>:
    6324:	add	ip, pc, #0, 12
    6328:	add	ip, ip, #389120	; 0x5f000
    632c:	ldr	pc, [ip, #2640]!	; 0xa50

00006330 <close@plt>:
    6330:	add	ip, pc, #0, 12
    6334:	add	ip, ip, #389120	; 0x5f000
    6338:	ldr	pc, [ip, #2632]!	; 0xa48

0000633c <X509_STORE_set_flags@plt>:
    633c:	add	ip, pc, #0, 12
    6340:	add	ip, ip, #389120	; 0x5f000
    6344:	ldr	pc, [ip, #2624]!	; 0xa40

00006348 <X509_STORE_add_lookup@plt>:
    6348:	add	ip, pc, #0, 12
    634c:	add	ip, ip, #389120	; 0x5f000
    6350:	ldr	pc, [ip, #2616]!	; 0xa38

00006354 <SSL_free@plt>:
    6354:	add	ip, pc, #0, 12
    6358:	add	ip, ip, #389120	; 0x5f000
    635c:	ldr	pc, [ip, #2608]!	; 0xa30

00006360 <fwrite@plt>:
    6360:			; <UNDEFINED> instruction: 0x46c04778
    6364:	add	ip, pc, #0, 12
    6368:	add	ip, ip, #389120	; 0x5f000
    636c:	ldr	pc, [ip, #2596]!	; 0xa24

00006370 <DES_set_odd_parity@plt>:
    6370:	add	ip, pc, #0, 12
    6374:	add	ip, ip, #389120	; 0x5f000
    6378:	ldr	pc, [ip, #2588]!	; 0xa1c

0000637c <strncasecmp@plt>:
    637c:	add	ip, pc, #0, 12
    6380:	add	ip, ip, #389120	; 0x5f000
    6384:	ldr	pc, [ip, #2580]!	; 0xa14

00006388 <iswalnum@plt>:
    6388:	add	ip, pc, #0, 12
    638c:	add	ip, ip, #389120	; 0x5f000
    6390:	ldr	pc, [ip, #2572]!	; 0xa0c

00006394 <a2i_IPADDRESS@plt>:
    6394:	add	ip, pc, #0, 12
    6398:	add	ip, ip, #389120	; 0x5f000
    639c:	ldr	pc, [ip, #2564]!	; 0xa04

000063a0 <time@plt>:
    63a0:	add	ip, pc, #0, 12
    63a4:	add	ip, ip, #389120	; 0x5f000
    63a8:	ldr	pc, [ip, #2556]!	; 0x9fc

000063ac <__ctype_b_loc@plt>:
    63ac:	add	ip, pc, #0, 12
    63b0:	add	ip, ip, #389120	; 0x5f000
    63b4:	ldr	pc, [ip, #2548]!	; 0x9f4

000063b8 <__xstat64@plt>:
    63b8:	add	ip, pc, #0, 12
    63bc:	add	ip, ip, #389120	; 0x5f000
    63c0:	ldr	pc, [ip, #2540]!	; 0x9ec

000063c4 <strdup@plt>:
    63c4:			; <UNDEFINED> instruction: 0x46c04778
    63c8:	add	ip, pc, #0, 12
    63cc:	add	ip, ip, #389120	; 0x5f000
    63d0:	ldr	pc, [ip, #2528]!	; 0x9e0

000063d4 <CONF_modules_load_file@plt>:
    63d4:	add	ip, pc, #0, 12
    63d8:	add	ip, ip, #389120	; 0x5f000
    63dc:	ldr	pc, [ip, #2520]!	; 0x9d8

000063e0 <lseek64@plt>:
    63e0:	add	ip, pc, #0, 12
    63e4:	add	ip, ip, #389120	; 0x5f000
    63e8:	ldr	pc, [ip, #2512]!	; 0x9d0

000063ec <malloc@plt>:
    63ec:			; <UNDEFINED> instruction: 0x46c04778
    63f0:	add	ip, pc, #0, 12
    63f4:	add	ip, ip, #389120	; 0x5f000
    63f8:	ldr	pc, [ip, #2500]!	; 0x9c4

000063fc <freopen64@plt>:
    63fc:	add	ip, pc, #0, 12
    6400:	add	ip, ip, #389120	; 0x5f000
    6404:	ldr	pc, [ip, #2492]!	; 0x9bc

00006408 <mmap64@plt>:
    6408:	add	ip, pc, #0, 12
    640c:	add	ip, ip, #389120	; 0x5f000
    6410:	ldr	pc, [ip, #2484]!	; 0x9b4

00006414 <error@plt>:
    6414:	add	ip, pc, #0, 12
    6418:	add	ip, ip, #389120	; 0x5f000
    641c:	ldr	pc, [ip, #2476]!	; 0x9ac

00006420 <nl_langinfo@plt>:
    6420:	add	ip, pc, #0, 12
    6424:	add	ip, ip, #389120	; 0x5f000
    6428:	ldr	pc, [ip, #2468]!	; 0x9a4

0000642c <__stack_chk_fail@plt>:
    642c:	add	ip, pc, #0, 12
    6430:	add	ip, ip, #389120	; 0x5f000
    6434:	ldr	pc, [ip, #2460]!	; 0x99c

00006438 <X509_NAME_get_index_by_NID@plt>:
    6438:	add	ip, pc, #0, 12
    643c:	add	ip, ip, #389120	; 0x5f000
    6440:	ldr	pc, [ip, #2452]!	; 0x994

00006444 <ASN1_OCTET_STRING_free@plt>:
    6444:	add	ip, pc, #0, 12
    6448:	add	ip, ip, #389120	; 0x5f000
    644c:	ldr	pc, [ip, #2444]!	; 0x98c

00006450 <SSL_peek@plt>:
    6450:	add	ip, pc, #0, 12
    6454:	add	ip, ip, #389120	; 0x5f000
    6458:	ldr	pc, [ip, #2436]!	; 0x984

0000645c <__fprintf_chk@plt>:
    645c:			; <UNDEFINED> instruction: 0x46c04778
    6460:	add	ip, pc, #0, 12
    6464:	add	ip, ip, #389120	; 0x5f000
    6468:	ldr	pc, [ip, #2424]!	; 0x978

0000646c <posix_spawnp@plt>:
    646c:	add	ip, pc, #0, 12
    6470:	add	ip, ip, #389120	; 0x5f000
    6474:	ldr	pc, [ip, #2416]!	; 0x970

00006478 <__getdelim@plt>:
    6478:	add	ip, pc, #0, 12
    647c:	add	ip, ip, #389120	; 0x5f000
    6480:	ldr	pc, [ip, #2408]!	; 0x968

00006484 <SSL_get_peer_certificate@plt>:
    6484:	add	ip, pc, #0, 12
    6488:	add	ip, ip, #389120	; 0x5f000
    648c:	ldr	pc, [ip, #2400]!	; 0x960

00006490 <BIO_read@plt>:
    6490:	add	ip, pc, #0, 12
    6494:	add	ip, ip, #389120	; 0x5f000
    6498:	ldr	pc, [ip, #2392]!	; 0x958

0000649c <SSL_get_verify_result@plt>:
    649c:	add	ip, pc, #0, 12
    64a0:	add	ip, ip, #389120	; 0x5f000
    64a4:	ldr	pc, [ip, #2384]!	; 0x950

000064a8 <fputc@plt>:
    64a8:			; <UNDEFINED> instruction: 0x46c04778
    64ac:	add	ip, pc, #0, 12
    64b0:	add	ip, ip, #389120	; 0x5f000
    64b4:	ldr	pc, [ip, #2372]!	; 0x944

000064b8 <MD4_Final@plt>:
    64b8:	add	ip, pc, #0, 12
    64bc:	add	ip, ip, #389120	; 0x5f000
    64c0:	ldr	pc, [ip, #2364]!	; 0x93c

000064c4 <strtok@plt>:
    64c4:	add	ip, pc, #0, 12
    64c8:	add	ip, ip, #389120	; 0x5f000
    64cc:	ldr	pc, [ip, #2356]!	; 0x934

000064d0 <OPENSSL_init_ssl@plt>:
    64d0:	add	ip, pc, #0, 12
    64d4:	add	ip, ip, #389120	; 0x5f000
    64d8:	ldr	pc, [ip, #2348]!	; 0x92c

000064dc <strtok_r@plt>:
    64dc:	add	ip, pc, #0, 12
    64e0:	add	ip, ip, #389120	; 0x5f000
    64e4:	ldr	pc, [ip, #2340]!	; 0x924

000064e8 <sleep@plt>:
    64e8:	add	ip, pc, #0, 12
    64ec:	add	ip, ip, #389120	; 0x5f000
    64f0:	ldr	pc, [ip, #2332]!	; 0x91c

000064f4 <OPENSSL_load_builtin_modules@plt>:
    64f4:	add	ip, pc, #0, 12
    64f8:	add	ip, ip, #389120	; 0x5f000
    64fc:	ldr	pc, [ip, #2324]!	; 0x914

00006500 <SSL_shutdown@plt>:
    6500:	add	ip, pc, #0, 12
    6504:	add	ip, ip, #389120	; 0x5f000
    6508:	ldr	pc, [ip, #2316]!	; 0x90c

0000650c <memmove@plt>:
    650c:	add	ip, pc, #0, 12
    6510:	add	ip, ip, #389120	; 0x5f000
    6514:	ldr	pc, [ip, #2308]!	; 0x904

00006518 <fnmatch@plt>:
    6518:			; <UNDEFINED> instruction: 0x46c04778
    651c:	add	ip, pc, #0, 12
    6520:	add	ip, ip, #389120	; 0x5f000
    6524:	ldr	pc, [ip, #2296]!	; 0x8f8

00006528 <RAND_file_name@plt>:
    6528:	add	ip, pc, #0, 12
    652c:	add	ip, ip, #389120	; 0x5f000
    6530:	ldr	pc, [ip, #2288]!	; 0x8f0

00006534 <getc@plt>:
    6534:	add	ip, pc, #0, 12
    6538:	add	ip, ip, #389120	; 0x5f000
    653c:	ldr	pc, [ip, #2280]!	; 0x8e8

00006540 <pathconf@plt>:
    6540:	add	ip, pc, #0, 12
    6544:	add	ip, ip, #389120	; 0x5f000
    6548:	ldr	pc, [ip, #2272]!	; 0x8e0

0000654c <X509_verify_cert_error_string@plt>:
    654c:	add	ip, pc, #0, 12
    6550:	add	ip, ip, #389120	; 0x5f000
    6554:	ldr	pc, [ip, #2264]!	; 0x8d8

00006558 <psl_is_cookie_domain_acceptable@plt>:
    6558:	add	ip, pc, #0, 12
    655c:	add	ip, ip, #389120	; 0x5f000
    6560:	ldr	pc, [ip, #2256]!	; 0x8d0

00006564 <X509_get_subject_name@plt>:
    6564:	add	ip, pc, #0, 12
    6568:	add	ip, ip, #389120	; 0x5f000
    656c:	ldr	pc, [ip, #2248]!	; 0x8c8

00006570 <strftime@plt>:
    6570:	add	ip, pc, #0, 12
    6574:	add	ip, ip, #389120	; 0x5f000
    6578:	ldr	pc, [ip, #2240]!	; 0x8c0

0000657c <SSL_pending@plt>:
    657c:	add	ip, pc, #0, 12
    6580:	add	ip, ip, #389120	; 0x5f000
    6584:	ldr	pc, [ip, #2232]!	; 0x8b8

00006588 <pcre2_match_8@plt>:
    6588:	add	ip, pc, #0, 12
    658c:	add	ip, ip, #389120	; 0x5f000
    6590:	ldr	pc, [ip, #2224]!	; 0x8b0

00006594 <getpid@plt>:
    6594:	add	ip, pc, #0, 12
    6598:	add	ip, ip, #389120	; 0x5f000
    659c:	ldr	pc, [ip, #2216]!	; 0x8a8

000065a0 <towlower@plt>:
    65a0:	add	ip, pc, #0, 12
    65a4:	add	ip, ip, #389120	; 0x5f000
    65a8:	ldr	pc, [ip, #2208]!	; 0x8a0

000065ac <textdomain@plt>:
    65ac:	add	ip, pc, #0, 12
    65b0:	add	ip, ip, #389120	; 0x5f000
    65b4:	ldr	pc, [ip, #2200]!	; 0x898

000065b8 <mbtowc@plt>:
    65b8:	add	ip, pc, #0, 12
    65bc:	add	ip, ip, #389120	; 0x5f000
    65c0:	ldr	pc, [ip, #2192]!	; 0x890

000065c4 <__freading@plt>:
    65c4:	add	ip, pc, #0, 12
    65c8:	add	ip, ip, #389120	; 0x5f000
    65cc:	ldr	pc, [ip, #2184]!	; 0x888

000065d0 <dup@plt>:
    65d0:	add	ip, pc, #0, 12
    65d4:	add	ip, ip, #389120	; 0x5f000
    65d8:	ldr	pc, [ip, #2176]!	; 0x880

000065dc <flock@plt>:
    65dc:	add	ip, pc, #0, 12
    65e0:	add	ip, ip, #389120	; 0x5f000
    65e4:	ldr	pc, [ip, #2168]!	; 0x878

000065e8 <readlink@plt>:
    65e8:	add	ip, pc, #0, 12
    65ec:	add	ip, ip, #389120	; 0x5f000
    65f0:	ldr	pc, [ip, #2160]!	; 0x870

000065f4 <memrchr@plt>:
    65f4:	add	ip, pc, #0, 12
    65f8:	add	ip, ip, #389120	; 0x5f000
    65fc:	ldr	pc, [ip, #2152]!	; 0x868

00006600 <fork@plt>:
    6600:	add	ip, pc, #0, 12
    6604:	add	ip, ip, #389120	; 0x5f000
    6608:	ldr	pc, [ip, #2144]!	; 0x860

0000660c <idn2_free@plt>:
    660c:	add	ip, pc, #0, 12
    6610:	add	ip, ip, #389120	; 0x5f000
    6614:	ldr	pc, [ip, #2136]!	; 0x858

00006618 <SSL_ctrl@plt>:
    6618:	add	ip, pc, #0, 12
    661c:	add	ip, ip, #389120	; 0x5f000
    6620:	ldr	pc, [ip, #2128]!	; 0x850

00006624 <SSL_CTX_new@plt>:
    6624:	add	ip, pc, #0, 12
    6628:	add	ip, ip, #389120	; 0x5f000
    662c:	ldr	pc, [ip, #2120]!	; 0x848

00006630 <munmap@plt>:
    6630:	add	ip, pc, #0, 12
    6634:	add	ip, ip, #389120	; 0x5f000
    6638:	ldr	pc, [ip, #2112]!	; 0x840

0000663c <SSL_set_connect_state@plt>:
    663c:	add	ip, pc, #0, 12
    6640:	add	ip, ip, #389120	; 0x5f000
    6644:	ldr	pc, [ip, #2104]!	; 0x838

00006648 <strspn@plt>:
    6648:	add	ip, pc, #0, 12
    664c:	add	ip, ip, #389120	; 0x5f000
    6650:	ldr	pc, [ip, #2096]!	; 0x830

00006654 <__lxstat64@plt>:
    6654:	add	ip, pc, #0, 12
    6658:	add	ip, ip, #389120	; 0x5f000
    665c:	ldr	pc, [ip, #2088]!	; 0x828

00006660 <OPENSSL_sk_pop_free@plt>:
    6660:	add	ip, pc, #0, 12
    6664:	add	ip, ip, #389120	; 0x5f000
    6668:	ldr	pc, [ip, #2080]!	; 0x820

0000666c <X509_get_ext_d2i@plt>:
    666c:	add	ip, pc, #0, 12
    6670:	add	ip, ip, #389120	; 0x5f000
    6674:	ldr	pc, [ip, #2072]!	; 0x818

00006678 <putc@plt>:
    6678:	add	ip, pc, #0, 12
    667c:	add	ip, ip, #389120	; 0x5f000
    6680:	ldr	pc, [ip, #2064]!	; 0x810

00006684 <idn2_lookup_u8@plt>:
    6684:	add	ip, pc, #0, 12
    6688:	add	ip, ip, #389120	; 0x5f000
    668c:	ldr	pc, [ip, #2056]!	; 0x808

00006690 <BIO_free@plt>:
    6690:	add	ip, pc, #0, 12
    6694:	add	ip, ip, #389120	; 0x5f000
    6698:	ldr	pc, [ip, #2048]!	; 0x800

0000669c <psl_latest@plt>:
    669c:	add	ip, pc, #0, 12
    66a0:	add	ip, ip, #389120	; 0x5f000
    66a4:	ldr	pc, [ip, #2040]!	; 0x7f8

000066a8 <pcre2_match_data_free_8@plt>:
    66a8:	add	ip, pc, #0, 12
    66ac:	add	ip, ip, #389120	; 0x5f000
    66b0:	ldr	pc, [ip, #2032]!	; 0x7f0

000066b4 <OPENSSL_sk_num@plt>:
    66b4:	add	ip, pc, #0, 12
    66b8:	add	ip, ip, #389120	; 0x5f000
    66bc:	ldr	pc, [ip, #2024]!	; 0x7e8

000066c0 <RAND_status@plt>:
    66c0:	add	ip, pc, #0, 12
    66c4:	add	ip, ip, #389120	; 0x5f000
    66c8:	ldr	pc, [ip, #2016]!	; 0x7e0

000066cc <strcspn@plt>:
    66cc:	add	ip, pc, #0, 12
    66d0:	add	ip, ip, #389120	; 0x5f000
    66d4:	ldr	pc, [ip, #2008]!	; 0x7d8

000066d8 <__sprintf_chk@plt>:
    66d8:	add	ip, pc, #0, 12
    66dc:	add	ip, ip, #389120	; 0x5f000
    66e0:	ldr	pc, [ip, #2000]!	; 0x7d0

000066e4 <fread@plt>:
    66e4:	add	ip, pc, #0, 12
    66e8:	add	ip, ip, #389120	; 0x5f000
    66ec:	ldr	pc, [ip, #1992]!	; 0x7c8

000066f0 <uuid_unparse@plt>:
    66f0:	add	ip, pc, #0, 12
    66f4:	add	ip, ip, #389120	; 0x5f000
    66f8:	ldr	pc, [ip, #1984]!	; 0x7c0

000066fc <timegm@plt>:
    66fc:	add	ip, pc, #0, 12
    6700:	add	ip, ip, #389120	; 0x5f000
    6704:	ldr	pc, [ip, #1976]!	; 0x7b8

00006708 <wcwidth@plt>:
    6708:	add	ip, pc, #0, 12
    670c:	add	ip, ip, #389120	; 0x5f000
    6710:	ldr	pc, [ip, #1968]!	; 0x7b0

00006714 <X509_NAME_print_ex@plt>:
    6714:	add	ip, pc, #0, 12
    6718:	add	ip, ip, #389120	; 0x5f000
    671c:	ldr	pc, [ip, #1960]!	; 0x7a8

00006720 <strncmp@plt>:
    6720:	add	ip, pc, #0, 12
    6724:	add	ip, ip, #389120	; 0x5f000
    6728:	ldr	pc, [ip, #1952]!	; 0x7a0

0000672c <gmtime@plt>:
    672c:	add	ip, pc, #0, 12
    6730:	add	ip, ip, #389120	; 0x5f000
    6734:	ldr	pc, [ip, #1944]!	; 0x798

00006738 <ferror@plt>:
    6738:	add	ip, pc, #0, 12
    673c:	add	ip, ip, #389120	; 0x5f000
    6740:	ldr	pc, [ip, #1936]!	; 0x790

00006744 <getpeername@plt>:
    6744:	add	ip, pc, #0, 12
    6748:	add	ip, ip, #389120	; 0x5f000
    674c:	ldr	pc, [ip, #1928]!	; 0x788

00006750 <realloc@plt>:
    6750:			; <UNDEFINED> instruction: 0x46c04778
    6754:	add	ip, pc, #0, 12
    6758:	add	ip, ip, #389120	; 0x5f000
    675c:	ldr	pc, [ip, #1916]!	; 0x77c

00006760 <iconv_open@plt>:
    6760:	add	ip, pc, #0, 12
    6764:	add	ip, ip, #389120	; 0x5f000
    6768:	ldr	pc, [ip, #1908]!	; 0x774

0000676c <ftruncate64@plt>:
    676c:	add	ip, pc, #0, 12
    6770:	add	ip, ip, #389120	; 0x5f000
    6774:	ldr	pc, [ip, #1900]!	; 0x76c

00006778 <iswprint@plt>:
    6778:	add	ip, pc, #0, 12
    677c:	add	ip, ip, #389120	; 0x5f000
    6780:	ldr	pc, [ip, #1892]!	; 0x764

00006784 <X509_free@plt>:
    6784:	add	ip, pc, #0, 12
    6788:	add	ip, ip, #389120	; 0x5f000
    678c:	ldr	pc, [ip, #1884]!	; 0x75c

00006790 <pipe@plt>:
    6790:	add	ip, pc, #0, 12
    6794:	add	ip, ip, #389120	; 0x5f000
    6798:	ldr	pc, [ip, #1876]!	; 0x754

0000679c <setsockopt@plt>:
    679c:	add	ip, pc, #0, 12
    67a0:	add	ip, ip, #389120	; 0x5f000
    67a4:	ldr	pc, [ip, #1868]!	; 0x74c

000067a8 <strpbrk@plt>:
    67a8:	add	ip, pc, #0, 12
    67ac:	add	ip, ip, #389120	; 0x5f000
    67b0:	ldr	pc, [ip, #1860]!	; 0x744

000067b4 <SSL_get_error@plt>:
    67b4:	add	ip, pc, #0, 12
    67b8:	add	ip, ip, #389120	; 0x5f000
    67bc:	ldr	pc, [ip, #1852]!	; 0x73c

000067c0 <memchr@plt>:
    67c0:	add	ip, pc, #0, 12
    67c4:	add	ip, ip, #389120	; 0x5f000
    67c8:	ldr	pc, [ip, #1844]!	; 0x734

000067cc <strcmp@plt>:
    67cc:	add	ip, pc, #0, 12
    67d0:	add	ip, ip, #389120	; 0x5f000
    67d4:	ldr	pc, [ip, #1836]!	; 0x72c

000067d8 <exit@plt>:
    67d8:	add	ip, pc, #0, 12
    67dc:	add	ip, ip, #389120	; 0x5f000
    67e0:	ldr	pc, [ip, #1828]!	; 0x724

000067e4 <btowc@plt>:
    67e4:	add	ip, pc, #0, 12
    67e8:	add	ip, ip, #389120	; 0x5f000
    67ec:	ldr	pc, [ip, #1820]!	; 0x71c

000067f0 <fsetxattr@plt>:
    67f0:	add	ip, pc, #0, 12
    67f4:	add	ip, ip, #389120	; 0x5f000
    67f8:	ldr	pc, [ip, #1812]!	; 0x714

000067fc <__vasprintf_chk@plt>:
    67fc:	add	ip, pc, #0, 12
    6800:	add	ip, ip, #389120	; 0x5f000
    6804:	ldr	pc, [ip, #1804]!	; 0x70c

00006808 <__errno_location@plt>:
    6808:	add	ip, pc, #0, 12
    680c:	add	ip, ip, #389120	; 0x5f000
    6810:	ldr	pc, [ip, #1796]!	; 0x704

00006814 <OPENSSL_config@plt>:
    6814:	add	ip, pc, #0, 12
    6818:	add	ip, ip, #389120	; 0x5f000
    681c:	ldr	pc, [ip, #1788]!	; 0x6fc

00006820 <towupper@plt>:
    6820:	add	ip, pc, #0, 12
    6824:	add	ip, ip, #389120	; 0x5f000
    6828:	ldr	pc, [ip, #1780]!	; 0x6f4

0000682c <__cxa_finalize@plt>:
    682c:	add	ip, pc, #0, 12
    6830:	add	ip, ip, #389120	; 0x5f000
    6834:	ldr	pc, [ip, #1772]!	; 0x6ec

00006838 <__fdelt_chk@plt>:
    6838:	add	ip, pc, #0, 12
    683c:	add	ip, ip, #389120	; 0x5f000
    6840:	ldr	pc, [ip, #1764]!	; 0x6e4

00006844 <sprintf@plt>:
    6844:	add	ip, pc, #0, 12
    6848:	add	ip, ip, #389120	; 0x5f000
    684c:	ldr	pc, [ip, #1756]!	; 0x6dc

00006850 <SSL_CTX_set_verify@plt>:
    6850:	add	ip, pc, #0, 12
    6854:	add	ip, ip, #389120	; 0x5f000
    6858:	ldr	pc, [ip, #1748]!	; 0x6d4

0000685c <fputs@plt>:
    685c:	add	ip, pc, #0, 12
    6860:	add	ip, ip, #389120	; 0x5f000
    6864:	ldr	pc, [ip, #1740]!	; 0x6cc

00006868 <ASN1_STRING_length@plt>:
    6868:	add	ip, pc, #0, 12
    686c:	add	ip, ip, #389120	; 0x5f000
    6870:	ldr	pc, [ip, #1732]!	; 0x6c4

Disassembly of section .text:

00006878 <locale_charset@@Base-0x3744c>:
    6878:	svcmi	0x00f0e92d
    687c:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
    6880:	strmi	r8, [r1], r6, lsl #22
    6884:	blcs	744c08 <rpl_re_syntax_options@@Base+0x6d7128>
    6888:	blcc	744c0c <rpl_re_syntax_options@@Base+0x6d712c>
    688c:			; <UNDEFINED> instruction: 0xf8df447a
    6890:	adcslt	r5, r3, ip, lsl fp
    6894:	ldrbtmi	sl, [sp], #-3846	; 0xfffff0fa
    6898:	bne	fe4420c4 <rpl_re_syntax_options@@Base+0xfe3d45e4>
    689c:	blmi	444c20 <rpl_re_syntax_options@@Base+0x3d7140>
    68a0:	mcr	1, 0, r6, cr9, cr13, {7}
    68a4:	ldmpl	r3, {r4, r9, fp}^
    68a8:	ldrbtmi	r2, [ip], #-512	; 0xfffffe00
    68ac:			; <UNDEFINED> instruction: 0xf8c7681b
    68b0:			; <UNDEFINED> instruction: 0xf04f30ac
    68b4:			; <UNDEFINED> instruction: 0xf8df0300
    68b8:	stmiapl	fp!, {r2, r3, r4, r5, r6, r7, r9, fp, ip, sp}^
    68bc:			; <UNDEFINED> instruction: 0xf01a601a
    68c0:			; <UNDEFINED> instruction: 0xf8dffbfb
    68c4:	stmiapl	fp!, {r2, r4, r5, r6, r7, r9, fp, ip, sp}^
    68c8:	andsvs	r6, r8, fp, ror r0
    68cc:	ldc2	0, cr15, [lr], {26}
    68d0:	beq	ffa44c54 <rpl_re_syntax_options@@Base+0xff9d7174>
    68d4:			; <UNDEFINED> instruction: 0xf8df2200
    68d8:	movwcs	r1, #2792	; 0xae8
    68dc:	stmib	r0, {r3, r5, fp, ip, lr}^
    68e0:	rscsvs	r2, r8, r0, lsl #6
    68e4:	stmdapl	fp!, {r1, r2, sp}^
    68e8:	ldrdcs	pc, [r0], -r8
    68ec:	bne	ff544c70 <rpl_re_syntax_options@@Base+0xff4d7190>
    68f0:	andsvs	r4, sl, r9, ror r4
    68f4:	blhi	10423bc <rpl_re_syntax_options@@Base+0xfd48dc>
    68f8:	mcrr	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
    68fc:	bne	ff244c80 <rpl_re_syntax_options@@Base+0xff1d71a0>
    6900:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    6904:	b	ff744908 <rpl_re_syntax_options@@Base+0xff6d6e28>
    6908:			; <UNDEFINED> instruction: 0xf7ff4620
    690c:			; <UNDEFINED> instruction: 0xf8d8ee50
    6910:			; <UNDEFINED> instruction: 0xf02c0000
    6914:			; <UNDEFINED> instruction: 0xf8dffa87
    6918:	stmiapl	fp!, {r2, r4, r5, r7, r9, fp, ip, sp}^
    691c:	andsvs	r6, r8, fp, lsr r0
    6920:	blcs	58254 <quoting_style_vals@@Base+0x5050>
    6924:	mvnhi	pc, r1, asr #6
    6928:	ldcne	6, cr4, [r5, #-280]!	; 0xfffffee8
    692c:	bl	20f938 <rpl_re_syntax_options@@Base+0x1a1e58>
    6930:	strtmi	r0, [r8], r9, lsl #13
    6934:	bleq	144a9c <rpl_re_syntax_options@@Base+0xd6fbc>
    6938:			; <UNDEFINED> instruction: 0xf7ff3404
    693c:	strbmi	lr, [r6, #-3076]	; 0xfffff3fc
    6940:	mvnsle	r4, r4, lsl #8
    6944:			; <UNDEFINED> instruction: 0xf7ff4620
    6948:			; <UNDEFINED> instruction: 0xf8dfed54
    694c:	ldmibvs	sl!, {r2, r7, r9, fp, ip, sp}^
    6950:			; <UNDEFINED> instruction: 0x460458d3
    6954:	stmdacs	r0, {r3, r4, sp, lr}
    6958:	bicshi	pc, r6, r1
    695c:	stmdbeq	r2!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6960:	stmdaeq	r0!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    6964:	blne	144ac0 <rpl_re_syntax_options@@Base+0xd6fe0>
    6968:	blls	84980 <rpl_re_syntax_options@@Base+0x16ea0>
    696c:	rscsvs	r4, r9, #8, 12	; 0x800000
    6970:	bl	ffa44974 <rpl_re_syntax_options@@Base+0xff9d6e94>
    6974:			; <UNDEFINED> instruction: 0x46826af9
    6978:	strtmi	r4, [r0], -r2, lsl #12
    697c:	stc	7, cr15, [r2], {255}	; 0xff
    6980:	movweq	lr, #43780	; 0xab04
    6984:			; <UNDEFINED> instruction: 0xf80442ae
    6988:			; <UNDEFINED> instruction: 0xf103900a
    698c:			; <UNDEFINED> instruction: 0xf8830402
    6990:	mvnle	r8, r1
    6994:	eorvc	r2, r3, r0, lsl #6
    6998:	ldc2	0, cr15, [r4, #88]	; 0x58
    699c:	mcr2	0, 1, pc, cr4, cr6, {0}	; <UNPREDICTABLE>
    69a0:	bcs	c44d24 <rpl_re_syntax_options@@Base+0xbd7244>
    69a4:	bcc	c44d28 <rpl_re_syntax_options@@Base+0xbd7248>
    69a8:	ldrbtmi	r6, [sl], #-2553	; 0xfffff607
    69ac:	strtvs	pc, [r0], #2194	; 0x892
    69b0:	rscsvs	r5, fp, #13303808	; 0xcb0000
    69b4:	eorseq	pc, r4, #12779520	; 0xc30000
    69b8:	cmple	fp, r0, lsl #28
    69bc:	bcc	744d40 <rpl_re_syntax_options@@Base+0x6d7260>
    69c0:	blvs	fe143dd0 <rpl_re_syntax_options@@Base+0xfe0d62f0>
    69c4:	bmi	644d48 <rpl_re_syntax_options@@Base+0x5d7268>
    69c8:	ldrbtmi	r4, [fp], #-1589	; 0xfffff9cb
    69cc:			; <UNDEFINED> instruction: 0xf8df623b
    69d0:	ldrbtmi	r3, [ip], #-2580	; 0xfffff5ec
    69d4:	ldrtvc	pc, [r3], #-1284	; 0xfffffafc	; <UNPREDICTABLE>
    69d8:	adcsvs	r4, fp, #2063597568	; 0x7b000000
    69dc:	bcc	244d60 <rpl_re_syntax_options@@Base+0x1d7280>
    69e0:	rsbsvs	r4, fp, #2063597568	; 0x7b000000
    69e4:			; <UNDEFINED> instruction: 0xf8822301
    69e8:	ands	r3, ip, r0, lsr #9
    69ec:	ldmibcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    69f0:	b	13d8560 <rpl_re_syntax_options@@Base+0x136aa80>
    69f4:			; <UNDEFINED> instruction: 0xf80a1c23
    69f8:	ldrbtmi	r1, [sl], #-2817	; 0xfffff4ff
    69fc:			; <UNDEFINED> instruction: 0xf882440a
    6a00:	stmdacs	r0, {r2, r7, sl, lr, pc}
    6a04:	mrshi	pc, (UNDEF: 12)	; <UNPREDICTABLE>
    6a08:			; <UNDEFINED> instruction: 0xf0002801
    6a0c:	stmdbvs	r3!, {r1, r3, r4, r6, r7, pc}
    6a10:			; <UNDEFINED> instruction: 0xf8ce2b01
    6a14:			; <UNDEFINED> instruction: 0xf0003004
    6a18:			; <UNDEFINED> instruction: 0x46468112
    6a1c:	strcc	r4, [r1, #-1747]	; 0xfffff92d
    6a20:	cfstrscs	mvf3, [r4, #80]!	; 0x50
    6a24:			; <UNDEFINED> instruction: 0xf8d4d023
    6a28:			; <UNDEFINED> instruction: 0xf1b99000
    6a2c:	rscsle	r0, r6, r0, lsl #30
    6a30:	teqeq	r3, sl, lsr sl
    6a34:			; <UNDEFINED> instruction: 0xf1067921
    6a38:	bl	88a44 <rpl_re_syntax_options@@Base+0x1af64>
    6a3c:	stmiavs	r0!, {r0, r1, r9, sl, fp}
    6a40:	andls	pc, r3, r2, asr #16
    6a44:	andpl	pc, ip, lr, asr #17
    6a48:	bicle	r2, pc, r0, lsl #18
    6a4c:			; <UNDEFINED> instruction: 0xf0002800
    6a50:	stmdacs	r1, {r0, r4, r5, r6, r7, pc}
    6a54:	ldrbmi	fp, [sl], r8, lsl #30
    6a58:	adcshi	pc, r3, r0
    6a5c:	strcc	r6, [r1, #-2339]	; 0xfffff6dd
    6a60:			; <UNDEFINED> instruction: 0xf1042da4
    6a64:			; <UNDEFINED> instruction: 0x46460414
    6a68:	andcc	pc, r4, lr, asr #17
    6a6c:	movwcs	sp, #475	; 0x1db
    6a70:	andcc	pc, r0, fp, lsl #17
    6a74:	bhi	4422e0 <rpl_re_syntax_options@@Base+0x3d4800>
    6a78:	ldrteq	pc, [r0], -r7, lsl #2	; <UNPREDICTABLE>
    6a7c:	bge	fe4422e8 <rpl_re_syntax_options@@Base+0xfe3d4808>
    6a80:	mvnscc	pc, #79	; 0x4f
    6a84:	stmdbpl	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6a88:	stmdbmi	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6a8c:	stmdbls	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6a90:			; <UNDEFINED> instruction: 0xf505447d
    6a94:	ldrbtmi	r6, [ip], #-1412	; 0xfffffa7c
    6a98:	teqvs	fp, #-117440512	; 0xf9000000
    6a9c:	strtmi	r4, [sl], -r3, lsr #12
    6aa0:			; <UNDEFINED> instruction: 0x46404651
    6aa4:			; <UNDEFINED> instruction: 0xf7ff9600
    6aa8:			; <UNDEFINED> instruction: 0x3001eab2
    6aac:	strhi	pc, [r7, -r0]
    6ab0:	stmdacs	r0, {r3, r4, r5, r8, r9, fp, sp, lr}
    6ab4:	bl	13da84 <rpl_re_syntax_options@@Base+0xcffa4>
    6ab8:	tstcs	r4, #0
    6abc:	ldmdbne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6ac0:	ldrbtmi	r6, [r9], #-2240	; 0xfffff740
    6ac4:	addvs	pc, r0, r0, lsr #8
    6ac8:	andls	pc, r0, r3, lsl #22
    6acc:	sbclt	pc, ip, #208, 16	; 0xd00000
    6ad0:			; <UNDEFINED> instruction: 0xf7ff4658
    6ad4:	tstlt	r0, #124, 28	; 0x7c0
    6ad8:	stmdbne	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6adc:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    6ae0:	mrc	7, 3, APSR_nzcv, cr4, cr15, {7}
    6ae4:	bicsle	r2, r9, r0, lsl #16
    6ae8:	ldmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    6aec:	beq	1042f10 <rpl_re_syntax_options@@Base+0xfd5430>
    6af0:	ldrtvs	r6, [r8], #-2554	; 0xfffff606
    6af4:			; <UNDEFINED> instruction: 0xf8ca4651
    6af8:	stmib	sl, {r2}^
    6afc:	stmib	sl, {r1}^
    6b00:	ldmpl	r4, {r2}^
    6b04:			; <UNDEFINED> instruction: 0xf0216820
    6b08:	stmdacs	r0, {r0, r1, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    6b0c:	andhi	pc, r6, #1
    6b10:	ldrbmi	r6, [r1], -r0, lsr #16
    6b14:	mrc2	0, 0, pc, cr12, cr6, {0}
    6b18:			; <UNDEFINED> instruction: 0xf0012800
    6b1c:	ldmibvs	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, pc}^
    6b20:			; <UNDEFINED> instruction: 0xf8df2300
    6b24:			; <UNDEFINED> instruction: 0xf04f18e4
    6b28:			; <UNDEFINED> instruction: 0xf8df3cff
    6b2c:	cmnvs	fp, r0, ror #17
    6b30:	ldmcs	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6b34:			; <UNDEFINED> instruction: 0x61bc447c
    6b38:	blvs	fe143f50 <rpl_re_syntax_options@@Base+0xfe0d6470>
    6b3c:			; <UNDEFINED> instruction: 0xf8df5869
    6b40:	ldrdvs	sl, [fp], -r4
    6b44:			; <UNDEFINED> instruction: 0xf85544fa
    6b48:	adcsvs	r8, lr, #2
    6b4c:	bpl	4423b8 <rpl_re_syntax_options@@Base+0x3d48d8>
    6b50:	bvs	fe4423bc <rpl_re_syntax_options@@Base+0xfe3d48dc>
    6b54:	stmiacs	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    6b58:	andcc	pc, r0, r8, asr #17
    6b5c:			; <UNDEFINED> instruction: 0xf8df447a
    6b60:			; <UNDEFINED> instruction: 0xf8c738bc
    6b64:	ldrmi	r8, [r0], r8
    6b68:			; <UNDEFINED> instruction: 0xf8c7447b
    6b6c:	teqvs	fp, r0, lsr r0
    6b70:			; <UNDEFINED> instruction: 0x465a6abb
    6b74:			; <UNDEFINED> instruction: 0x46284631
    6b78:	ldrbmi	r9, [r3], -r0, lsl #6
    6b7c:	b	11c4b80 <rpl_re_syntax_options@@Base+0x11570a0>
    6b80:			; <UNDEFINED> instruction: 0xf0001c43
    6b84:	blvs	ee71b8 <rpl_re_syntax_options@@Base+0xe796d8>
    6b88:			; <UNDEFINED> instruction: 0xf0001c5c
    6b8c:	bl	227118 <rpl_re_syntax_options@@Base+0x1b9638>
    6b90:			; <UNDEFINED> instruction: 0xf8df1303
    6b94:	andscs	r1, r4, #140, 16	; 0x8c0000
    6b98:	ldrbtmi	r6, [r9], #-2268	; 0xfffff724
    6b9c:	cfstrsvs	mvf15, [r0], {36}	; 0x24
    6ba0:	movwne	pc, #51970	; 0xcb02	; <UNPREDICTABLE>
    6ba4:	sbcscc	pc, r4, #13828096	; 0xd30000
    6ba8:	ldmdale	r9!, {r3, r8, r9, fp, sp}^
    6bac:			; <UNDEFINED> instruction: 0xf013e8df
    6bb0:	ldrheq	r0, [ip], r1
    6bb4:			; <UNDEFINED> instruction: 0x007c0092
    6bb8:	cmpeq	r1, lr, asr #32
    6bbc:	sbceq	r0, r4, r6, lsr r1
    6bc0:	bvs	fee86d00 <rpl_re_syntax_options@@Base+0xfee19220>
    6bc4:	stmdane	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
    6bc8:	ldrmi	r6, [r3], #-2680	; 0xfffff588
    6bcc:	ldrmi	r2, [r6], #-514	; 0xfffffdfe
    6bd0:	ldrdlt	pc, [r0], -r0
    6bd4:	subsvs	r4, sl, r8, asr #12
    6bd8:	b	fed44bdc <rpl_re_syntax_options@@Base+0xfecd70fc>
    6bdc:	rsbcs	r4, lr, #76546048	; 0x4900000
    6be0:	andcs	pc, r0, fp, lsl #17
    6be4:			; <UNDEFINED> instruction: 0xf88b226f
    6be8:	eorcs	r2, sp, #1
    6bec:	andcs	pc, r2, fp, lsl #17
    6bf0:			; <UNDEFINED> instruction: 0xf10b4603
    6bf4:	ldrmi	r0, [r9], r3
    6bf8:	bl	ac4bfc <rpl_re_syntax_options@@Base+0xa5711c>
    6bfc:			; <UNDEFINED> instruction: 0xf1096ab9
    6c00:	bvs	1e09018 <rpl_re_syntax_options@@Base+0x1d9b538>
    6c04:	movweq	lr, #39691	; 0x9b0b
    6c08:	andeq	lr, r8, #1024	; 0x400
    6c0c:	andlt	pc, r8, r1, asr #16
    6c10:	andvs	r2, r3, r0, lsl #2
    6c14:	vst1.64	{d20-d22}, [r5 :64], r3
    6c18:	subsvs	r6, r1, r0, lsl #7
    6c1c:	usat	r6, #30, r3, asr #1
    6c20:			; <UNDEFINED> instruction: 0xf10b233a
    6c24:			; <UNDEFINED> instruction: 0xf80b0b02
    6c28:	strbmi	r3, [r6], -r1, lsl #24
    6c2c:			; <UNDEFINED> instruction: 0xf8ce2301
    6c30:	ldrbt	r3, [r4], r4
    6c34:	strbmi	r2, [r6], -r1, lsl #6
    6c38:	andcc	pc, r4, lr, asr #17
    6c3c:	teqcs	sl, #250609664	; 0xef00000
    6c40:	bleq	c3074 <rpl_re_syntax_options@@Base+0x55594>
    6c44:	stccc	8, cr15, [r1], {11}
    6c48:	strbt	r4, [r8], r6, asr #12
    6c4c:			; <UNDEFINED> instruction: 0xf8df69f9
    6c50:	stmpl	sl, {r2, r4, r5, r7, r8, r9, sl, sp}
    6c54:	stmdbcs	r0, {r0, r4, fp, sp, lr}
    6c58:	orrshi	pc, r7, r0
    6c5c:	bcs	c64c8c <rpl_re_syntax_options@@Base+0xbf71ac>
    6c60:	tsthi	r2, r0	; <UNPREDICTABLE>
    6c64:	subeq	pc, r1, r2, lsr #3
    6c68:	svclt	0x00982819
    6c6c:	bcs	1e534f4 <rpl_re_syntax_options@@Base+0x1de5a14>
    6c70:	mrshi	pc, (UNDEF: 10)	; <UNPREDICTABLE>
    6c74:			; <UNDEFINED> instruction: 0xf0002a6f
    6c78:	blcs	228780 <rpl_re_syntax_options@@Base+0x1baca0>
    6c7c:	cmnhi	lr, r1	; <UNPREDICTABLE>
    6c80:	sbfxeq	pc, pc, #17, #1
    6c84:	sbfxne	pc, pc, #17, #1
    6c88:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    6c8c:			; <UNDEFINED> instruction: 0x479cf8df
    6c90:	ldrbtmi	r2, [ip], #-788	; 0xfffffcec
    6c94:	strmi	pc, [ip], #-2819	; 0xfffff4fd
    6c98:	sbccs	pc, ip, #212, 16	; 0xd40000
    6c9c:			; <UNDEFINED> instruction: 0xff6af016
    6ca0:	mvnscc	pc, #79	; 0x4f
    6ca4:			; <UNDEFINED> instruction: 0xe763633b
    6ca8:			; <UNDEFINED> instruction: 0x4784f8df
    6cac:			; <UNDEFINED> instruction: 0xf8df2314
    6cb0:	tstcs	r1, r4, asr r7
    6cb4:	cmnvs	r9, ip, ror r4
    6cb8:			; <UNDEFINED> instruction: 0x0778f8df
    6cbc:	strmi	pc, [ip], #-2819	; 0xfffff4fd
    6cc0:	ldmibvs	sl!, {r0, r1, r4, r9, sl, lr}^
    6cc4:	ldmpl	r3, {r3, r4, r5, r6, sl, lr}^
    6cc8:	sbccs	pc, ip, #212, 16	; 0xd40000
    6ccc:			; <UNDEFINED> instruction: 0xf0166819
    6cd0:	ubfx	pc, r1, #30, #6
    6cd4:			; <UNDEFINED> instruction: 0x4760f8df
    6cd8:	ldrbtmi	r2, [ip], #-788	; 0xfffffcec
    6cdc:	strmi	pc, [ip], #-2819	; 0xfffff4fd
    6ce0:	sbcscc	pc, r8, #212, 16	; 0xd40000
    6ce4:	bfi	r4, r8, #15, #13
    6ce8:	smmlsne	r0, pc, r8, pc	; <UNPREDICTABLE>
    6cec:	ldmibvs	r8!, {r2, r4, r9, sp}^
    6cf0:			; <UNDEFINED> instruction: 0x3710f8df
    6cf4:	blx	97ee2 <rpl_re_syntax_options@@Base+0x2a402>
    6cf8:	stmiapl	r3, {r2, r3, sl, fp, ip}^
    6cfc:			; <UNDEFINED> instruction: 0xf8dc6819
    6d00:			; <UNDEFINED> instruction: 0xf8dc02d8
    6d04:	stmdbcs	r0, {r2, r3, r6, r7, r9, sp}
    6d08:	adcshi	pc, r7, r0
    6d0c:			; <UNDEFINED> instruction: 0xff32f016
    6d10:			; <UNDEFINED> instruction: 0xf8dfe7c6
    6d14:	tstcs	r4, #44, 14	; 0xb00000
    6d18:	usatcs	pc, #8, pc, asr #17	; <UNPREDICTABLE>
    6d1c:	blx	d7f16 <rpl_re_syntax_options@@Base+0x6a436>
    6d20:	ldrmi	r4, [r3], -ip, lsl #8
    6d24:	ldmpl	r3, {r1, r3, r4, r5, r6, r7, r8, fp, sp, lr}^
    6d28:	sbcseq	pc, r8, #212, 16	; 0xd40000
    6d2c:	sbccs	pc, ip, #212, 16	; 0xd40000
    6d30:			; <UNDEFINED> instruction: 0xf0166819
    6d34:			; <UNDEFINED> instruction: 0xe7b3ff1f
    6d38:			; <UNDEFINED> instruction: 0x36c8f8df
    6d3c:	ldmpl	r3, {r1, r3, r4, r5, r6, r7, r8, fp, sp, lr}^
    6d40:	blcs	20db4 <ASN1_STRING_length@plt+0x1a54c>
    6d44:	ldrcs	sp, [r4], #-172	; 0xffffff54
    6d48:	usatcs	pc, #24, pc, asr #17	; <UNPREDICTABLE>
    6d4c:			; <UNDEFINED> instruction: 0xf40cfb04
    6d50:			; <UNDEFINED> instruction: 0x4699447a
    6d54:	strtmi	r6, [r3], #-2363	; 0xfffff6c5
    6d58:			; <UNDEFINED> instruction: 0x4613627b
    6d5c:	eorsvs	r4, fp, #587202560	; 0x23000000
    6d60:			; <UNDEFINED> instruction: 0xf8194648
    6d64:	blcs	15970 <ASN1_STRING_length@plt+0xf108>
    6d68:	blcs	123afd8 <rpl_re_syntax_options@@Base+0x11cd4f8>
    6d6c:	blcc	18faf58 <rpl_re_syntax_options@@Base+0x188d478>
    6d70:	bcs	4f38e0 <rpl_re_syntax_options@@Base+0x485e00>
    6d74:	ldrbhi	pc, [r7, r0, lsl #4]!	; <UNPREDICTABLE>
    6d78:	vpadd.i8	d2, d0, d3
    6d7c:	ldm	pc, {r2, r4, r5, r6, r7, r8, r9, sl, pc}^	; <UNPREDICTABLE>
    6d80:	eorseq	pc, lr, r3, lsl r0	; <UNPREDICTABLE>
    6d84:	ldrbeq	r0, [r2, pc, lsr #32]!
    6d88:			; <UNDEFINED> instruction: 0x07f207f2
    6d8c:			; <UNDEFINED> instruction: 0x07f207f2
    6d90:			; <UNDEFINED> instruction: 0x07f207f2
    6d94:			; <UNDEFINED> instruction: 0x07f207f2
    6d98:			; <UNDEFINED> instruction: 0x07f207f2
    6d9c:	ldrbeq	r0, [r2, r3, lsr #32]!
    6da0:			; <UNDEFINED> instruction: 0x07f207f2
    6da4:			; <UNDEFINED> instruction: 0x07f207f2
    6da8:			; <UNDEFINED> instruction: 0xf8df0014
    6dac:			; <UNDEFINED> instruction: 0xf8df369c
    6db0:	ldrbtmi	r1, [fp], #-1692	; 0xfffff964
    6db4:			; <UNDEFINED> instruction: 0x0698f8df
    6db8:	ldrbtmi	r4, [r9], #-1059	; 0xfffffbdd
    6dbc:			; <UNDEFINED> instruction: 0xf8d34478
    6dc0:			; <UNDEFINED> instruction: 0xf01622cc
    6dc4:			; <UNDEFINED> instruction: 0xe7cbfed7
    6dc8:			; <UNDEFINED> instruction: 0xf8df6a3b
    6dcc:			; <UNDEFINED> instruction: 0xf8df1688
    6dd0:			; <UNDEFINED> instruction: 0xf8d30688
    6dd4:	ldrbtmi	r2, [r9], #-716	; 0xfffffd34
    6dd8:			; <UNDEFINED> instruction: 0xf0164478
    6ddc:	ldr	pc, [pc, fp, asr #29]!
    6de0:			; <UNDEFINED> instruction: 0x3678f8df
    6de4:			; <UNDEFINED> instruction: 0x1678f8df
    6de8:			; <UNDEFINED> instruction: 0xf8df447b
    6dec:	strtmi	r0, [r3], #-1656	; 0xfffff988
    6df0:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6df4:	sbccs	pc, ip, #13828096	; 0xd30000
    6df8:	mrc2	0, 5, pc, cr12, cr6, {0}
    6dfc:			; <UNDEFINED> instruction: 0xf8dfe7b0
    6e00:			; <UNDEFINED> instruction: 0xf8df3668
    6e04:	ldrbtmi	r1, [fp], #-1640	; 0xfffff998
    6e08:			; <UNDEFINED> instruction: 0x0664f8df
    6e0c:	ldrbtmi	r4, [r9], #-1059	; 0xfffffbdd
    6e10:			; <UNDEFINED> instruction: 0xf8d34478
    6e14:			; <UNDEFINED> instruction: 0xf01622cc
    6e18:	str	pc, [r1, sp, lsr #29]!
    6e1c:	strbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    6e20:	ldmpl	r3, {r1, r3, r4, r5, r6, r7, r8, fp, sp, lr}^
    6e24:	stmdacs	r0, {r3, r4, fp, sp, lr}
    6e28:	svcge	0x003af43f
    6e2c:	mcr2	0, 7, pc, cr4, cr6, {0}	; <UNPREDICTABLE>
    6e30:			; <UNDEFINED> instruction: 0xf8dfe736
    6e34:	tstcs	r4, #64, 12	; 0x4000000
    6e38:			; <UNDEFINED> instruction: 0x163cf8df
    6e3c:			; <UNDEFINED> instruction: 0xf8df447c
    6e40:	ldrbtmi	r0, [r9], #-1596	; 0xfffff9c4
    6e44:	strmi	pc, [ip], #-2819	; 0xfffff4fd
    6e48:			; <UNDEFINED> instruction: 0xf8d44478
    6e4c:	ldrb	r2, [sp, -ip, asr #5]
    6e50:			; <UNDEFINED> instruction: 0xf000283f
    6e54:	ldmibvs	fp!, {r0, r6, r7, r8, r9, sl, pc}
    6e58:			; <UNDEFINED> instruction: 0xf8904418
    6e5c:	teqvs	fp, #132, 8	; 0x84000000
    6e60:	bvs	1f008bc <rpl_re_syntax_options@@Base+0x1e92ddc>
    6e64:			; <UNDEFINED> instruction: 0x1618f8df
    6e68:			; <UNDEFINED> instruction: 0x0618f8df
    6e6c:	sbccs	pc, ip, #13828096	; 0xd30000
    6e70:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
    6e74:	mrc2	0, 3, pc, cr14, cr6, {0}
    6e78:	strbeq	lr, [r1, #-1906]!	; 0xfffff88e
    6e7c:	addhi	pc, pc, r0, lsl #2
    6e80:			; <UNDEFINED> instruction: 0x1604f8df
    6e84:	smlsldx	r4, r1, r9, r4
    6e88:			; <UNDEFINED> instruction: 0xf0402b08
    6e8c:			; <UNDEFINED> instruction: 0xf8df84d7
    6e90:	ldrbtmi	r0, [r8], #-1532	; 0xfffffa04
    6e94:	ldrbne	pc, [r8, #2271]!	; 0x8df	; <UNPREDICTABLE>
    6e98:	uxtah	r4, r7, r9, ror #8
    6e9c:	bcs	442708 <rpl_re_syntax_options@@Base+0x3d4c28>
    6ea0:	ldrdhi	pc, [r8], -r7
    6ea4:	ldmdbvs	r9!, {r2, r3, r4, r5, r6, r7, r9, fp, sp, lr}^
    6ea8:	ldrdcc	pc, [r0], -r8
    6eac:	bl	fe8a1c34 <rpl_re_syntax_options@@Base+0xfe834154>
    6eb0:			; <UNDEFINED> instruction: 0xf0170b03
    6eb4:			; <UNDEFINED> instruction: 0xf894fc6d
    6eb8:	bicslt	r3, fp, lr, lsr #32
    6ebc:	ldrhcc	pc, [ip, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
    6ec0:	ldmibvs	sl!, {r0, r1, r6, r7, r8, ip, sp, pc}^
    6ec4:	strbcc	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    6ec8:			; <UNDEFINED> instruction: 0x017cf894
    6ecc:	andcs	r5, r5, #13828096	; 0xd30000
    6ed0:	stmdacs	r0, {r2, r3, r4, fp, sp, lr}
    6ed4:	ldrbhi	pc, [r9, #64]!	; 0x40	; <UNPREDICTABLE>
    6ed8:	ldrne	pc, [ip, #2271]!	; 0x8df
    6edc:			; <UNDEFINED> instruction: 0xf7ff4479
    6ee0:	strmi	lr, [r2], -ip, lsr #17
    6ee4:	tstcs	r1, r0, lsr #12
    6ee8:	b	feec4eec <rpl_re_syntax_options@@Base+0xfee5740c>
    6eec:	movwcs	r6, #2810	; 0xafa
    6ef0:	eorcc	pc, lr, r2, lsl #17
    6ef4:	bvs	4e1ae4 <rpl_re_syntax_options@@Base+0x474004>
    6ef8:			; <UNDEFINED> instruction: 0xf04fb913
    6efc:	andsvs	r3, r3, #-67108861	; 0xfc000003
    6f00:			; <UNDEFINED> instruction: 0xf8926afa
    6f04:	blcs	1302c <ASN1_STRING_length@plt+0xc7c4>
    6f08:			; <UNDEFINED> instruction: 0x81bef000
    6f0c:	movwcs	r6, #6906	; 0x1afa
    6f10:	eorcc	pc, r5, r2, lsl #17
    6f14:			; <UNDEFINED> instruction: 0xf8926afa
    6f18:			; <UNDEFINED> instruction: 0x4611319a
    6f1c:	ldrmi	fp, [r0], -fp, asr #2
    6f20:	ldmdblt	r2!, {r1, r4, r7, r8, sl, fp, ip, sp, lr}
    6f24:	mlane	r5, r1, r8, pc	; <UNPREDICTABLE>
    6f28:	ldmdblt	r1, {r1, r9, sp, lr}
    6f2c:			; <UNDEFINED> instruction: 0xf8802201
    6f30:	bvs	ffe4efc8 <rpl_re_syntax_options@@Base+0xffde14e8>
    6f34:	stmdbvc	r9, {r1, r3, fp, sp, lr}
    6f38:	svclt	0x00023201
    6f3c:	andeq	pc, r1, #129	; 0x81
    6f40:	strdvs	r6, [r2], -r8
    6f44:	stmdavs	r2, {r3, r4, r5, r6, r7, r9, fp, sp, lr}
    6f48:	orrslt	fp, r1, #-1476395007	; 0xa8000001
    6f4c:			; <UNDEFINED> instruction: 0xf8df6afa
    6f50:			; <UNDEFINED> instruction: 0xf8d2154c
    6f54:	ldrbtmi	r3, [r9], #-268	; 0xfffffef4
    6f58:	svclt	0x00043301
    6f5c:			; <UNDEFINED> instruction: 0xf8c22300
    6f60:			; <UNDEFINED> instruction: 0xf8df310c
    6f64:	andcs	r3, r5, #48, 10	; 0xc000000
    6f68:	strdcs	r6, [r0], -ip
    6f6c:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
    6f70:	stmda	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    6f74:	strmi	r2, [r2], -r1, lsl #2
    6f78:			; <UNDEFINED> instruction: 0xf7ff4620
    6f7c:	andcs	lr, r1, r2, ror sl
    6f80:	stc2l	0, cr15, [r2, #-92]	; 0xffffffa4
    6f84:			; <UNDEFINED> instruction: 0xf7ff2001
    6f88:	blcs	242030 <rpl_re_syntax_options@@Base+0x1d4550>
    6f8c:	orrhi	pc, r2, r0
    6f90:	streq	pc, [ip, #-2271]	; 0xfffff721
    6f94:	strne	pc, [ip, #-2271]	; 0xfffff721
    6f98:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    6f9c:			; <UNDEFINED> instruction: 0xf8dfe676
    6fa0:	ldrbtmi	r1, [r9], #-1288	; 0xfffffaf8
    6fa4:			; <UNDEFINED> instruction: 0xf8d0e6b2
    6fa8:	tstcc	r1, ip, lsl #2
    6fac:			; <UNDEFINED> instruction: 0xf8c0d101
    6fb0:	bvs	ffe4f3e8 <rpl_re_syntax_options@@Base+0xffde1908>
    6fb4:	msrcs	SPSR_fs, r1	; <illegal shifter operand>
    6fb8:			; <UNDEFINED> instruction: 0xf891b122
    6fbc:	bcs	f07c <ASN1_STRING_length@plt+0x8814>
    6fc0:	strbhi	pc, [r4, r0, asr #32]	; <UNPREDICTABLE>
    6fc4:			; <UNDEFINED> instruction: 0xf8916af9
    6fc8:			; <UNDEFINED> instruction: 0xb122220e
    6fcc:	andcs	pc, pc, #9502720	; 0x910000
    6fd0:			; <UNDEFINED> instruction: 0xf0402a00
    6fd4:	bvs	ffe68ee0 <rpl_re_syntax_options@@Base+0xffdfb400>
    6fd8:			; <UNDEFINED> instruction: 0x2094f8d1
    6fdc:			; <UNDEFINED> instruction: 0xf0002a00
    6fe0:			; <UNDEFINED> instruction: 0xf8b183f0
    6fe4:	bcs	f5dc <ASN1_STRING_length@plt+0x8d74>
    6fe8:	strhi	pc, [r0], #0
    6fec:	svceq	0x0001f1bb
    6ff0:	strbhi	pc, [ip, -r0, lsl #6]	; <UNPREDICTABLE>
    6ff4:			; <UNDEFINED> instruction: 0xf0402b00
    6ff8:	stcvc	7, cr8, [fp, #292]	; 0x124
    6ffc:			; <UNDEFINED> instruction: 0xf0402b00
    7000:	bvs	ffee8d1c <rpl_re_syntax_options@@Base+0xffe7b23c>
    7004:	msrcc	SPSR_fs, r3	; <illegal shifter operand>
    7008:			; <UNDEFINED> instruction: 0xf0402b00
    700c:	bvs	ffee8644 <rpl_re_syntax_options@@Base+0xffe7ab64>
    7010:	mlacc	lr, r3, r8, pc	; <UNPREDICTABLE>
    7014:			; <UNDEFINED> instruction: 0xf0402b00
    7018:	bvs	ffee7f4c <rpl_re_syntax_options@@Base+0xffe7a46c>
    701c:			; <UNDEFINED> instruction: 0x3098f8d3
    7020:	suble	r2, r0, r0, lsl #22
    7024:			; <UNDEFINED> instruction: 0xf8936afb
    7028:	blcs	135e0 <ASN1_STRING_length@plt+0xcd78>
    702c:	ldrhi	pc, [r9, #64]	; 0x40
    7030:			; <UNDEFINED> instruction: 0xf8936afb
    7034:	blcs	1315c <ASN1_STRING_length@plt+0xc8f4>
    7038:	strhi	pc, [r9, r0, asr #32]!
    703c:			; <UNDEFINED> instruction: 0xf8926afa
    7040:	stmdblt	fp!, {r2, r3, r6, r7, ip, sp}
    7044:	teqcs	r4, #3440640	; 0x348000
    7048:			; <UNDEFINED> instruction: 0xf1732a00
    704c:	blle	6c7c54 <rpl_re_syntax_options@@Base+0x65a174>
    7050:	andcs	r6, r5, #252, 18	; 0x3f0000
    7054:	ldrtcc	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    7058:			; <UNDEFINED> instruction: 0xf8df2000
    705c:	stmiapl	r3!, {r4, r6, sl, ip}^
    7060:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    7064:			; <UNDEFINED> instruction: 0xf7fe62bb
    7068:	smlattcs	r1, r8, pc, lr	; <UNPREDICTABLE>
    706c:	bvs	fee1887c <rpl_re_syntax_options@@Base+0xfedaad9c>
    7070:	ldmib	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7074:	strdcs	r6, [r0, -r8]
    7078:	rscscc	pc, pc, #79	; 0x4f
    707c:	mvnscc	pc, #79	; 0x4f
    7080:	sbcne	pc, ip, r0, lsl #17
    7084:	teqcs	r4, #192, 18	; 0x300000
    7088:			; <UNDEFINED> instruction: 0xf8d26afa
    708c:			; <UNDEFINED> instruction: 0xb12330a0
    7090:	umlalseq	pc, r1, r2, r8	; <UNPREDICTABLE>
    7094:			; <UNDEFINED> instruction: 0xf0002800
    7098:	bvs	ffee8910 <rpl_re_syntax_options@@Base+0xffe7ae30>
    709c:	umlalscc	pc, r3, r3, r8	; <UNPREDICTABLE>
    70a0:			; <UNDEFINED> instruction: 0xf0402b00
    70a4:	bvs	ffea85fc <rpl_re_syntax_options@@Base+0xffe3ab1c>
    70a8:	smullcc	pc, ip, r2, r8	; <UNPREDICTABLE>
    70ac:	ldmib	r2, {r0, r1, r4, r5, r8, fp, ip, sp, pc}^
    70b0:	bcs	fd88 <ASN1_STRING_length@plt+0x9520>
    70b4:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
    70b8:	mvnshi	pc, #192, 4
    70bc:			; <UNDEFINED> instruction: 0xf8d26afa
    70c0:	blcs	13958 <ASN1_STRING_length@plt+0xd0f0>
    70c4:	bicshi	pc, r6, #64	; 0x40
    70c8:			; <UNDEFINED> instruction: 0xf8c22302
    70cc:	bvs	ffed3964 <rpl_re_syntax_options@@Base+0xffe65e84>
    70d0:	smullcc	pc, r4, r3, r8	; <UNPREDICTABLE>
    70d4:	bvs	ffef3588 <rpl_re_syntax_options@@Base+0xffe85aa8>
    70d8:	ldrdcc	pc, [r0], #131	; 0x83
    70dc:			; <UNDEFINED> instruction: 0xf0402b00
    70e0:	bvs	ffe68c24 <rpl_re_syntax_options@@Base+0xffdfb144>
    70e4:	teqcs	r4, #3424256	; 0x344000
    70e8:			; <UNDEFINED> instruction: 0xf1732a00
    70ec:	blle	107cf4 <rpl_re_syntax_options@@Base+0x9a214>
    70f0:	smullcc	pc, ip, r1, r8	; <UNPREDICTABLE>
    70f4:			; <UNDEFINED> instruction: 0xf0402b00
    70f8:			; <UNDEFINED> instruction: 0xf1bb84d1
    70fc:	tstle	r4, r0, lsl #30
    7100:	blvs	fe6e1cf4 <rpl_re_syntax_options@@Base+0xfe674214>
    7104:			; <UNDEFINED> instruction: 0xf0002b00
    7108:	bvs	ffe68c5c <rpl_re_syntax_options@@Base+0xffdfb17c>
    710c:	blcs	22d40 <ASN1_STRING_length@plt+0x1c4d8>
    7110:	cmnhi	r7, #64	; 0x40	; <UNPREDICTABLE>
    7114:	bmi	ff9a190c <rpl_re_syntax_options@@Base+0xff933e2c>
    7118:	stmiapl	r2!, {r1, r2, r5, r6, r7, r8, r9, fp, lr}
    711c:	stmiapl	r3!, {r1, r3, r6, r8, r9, sl, sp, lr}^
    7120:	bvs	fff20f54 <rpl_re_syntax_options@@Base+0xffeb3474>
    7124:			; <UNDEFINED> instruction: 0xb1286e20
    7128:	ldrmi	r6, [r8, r3, ror #30]
    712c:	stmdacs	r0, {r5, r7, r9, sl, sp, lr}
    7130:	svcge	0x0028f43f
    7134:			; <UNDEFINED> instruction: 0x6e606afc
    7138:	svcvs	0x0063b128
    713c:	usatvs	r4, #0, r8, lsl #15
    7140:			; <UNDEFINED> instruction: 0xf43f2800
    7144:	bvs	ffeb2dc8 <rpl_re_syntax_options@@Base+0xffe452e8>
    7148:	ldrdcc	pc, [ip, #130]!	; 0x82
    714c:	ldrsbcs	pc, [r0, #130]!	; 0x82	; <UNPREDICTABLE>
    7150:			; <UNDEFINED> instruction: 0xf0002b00
    7154:	bcs	282f4 <ASN1_STRING_length@plt+0x21a8c>
    7158:	strhi	pc, [r4, -r0, asr #32]
    715c:			; <UNDEFINED> instruction: 0xf8d36afb
    7160:	blcs	13938 <ASN1_STRING_length@plt+0xd0d0>
    7164:	strhi	pc, [r4, -r0, asr #32]
    7168:			; <UNDEFINED> instruction: 0xf8d36afb
    716c:	blcs	13954 <ASN1_STRING_length@plt+0xd0ec>
    7170:	ldrbthi	pc, [ip], -r0, asr #32	; <UNPREDICTABLE>
    7174:			; <UNDEFINED> instruction: 0xf8d36afb
    7178:	blcs	13970 <ASN1_STRING_length@plt+0xd108>
    717c:	ldrbthi	pc, [r6], -r0, asr #32	; <UNPREDICTABLE>
    7180:			; <UNDEFINED> instruction: 0xf8d26afa
    7184:	blcs	1393c <ASN1_STRING_length@plt+0xd0d4>
    7188:	movthi	pc, #24576	; 0x6000	; <UNPREDICTABLE>
    718c:	stmibmi	fp, {r1, r3, r6, r7, r9, fp, lr}^
    7190:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    7194:			; <UNDEFINED> instruction: 0xf0164610
    7198:	bvs	fff86554 <rpl_re_syntax_options@@Base+0xfff18a74>
    719c:	ldrdmi	pc, [ip, #133]!	; 0x85
    71a0:			; <UNDEFINED> instruction: 0xf0002c00
    71a4:	bmi	ff1a834c <rpl_re_syntax_options@@Base+0xff13a86c>
    71a8:	stmiami	r6, {r0, r5, r9, sl, lr}^
    71ac:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    71b0:	stc2l	0, cr15, [r0], #88	; 0x58
    71b4:	ldrdeq	pc, [ip, #133]!	; 0x85
    71b8:	svc	0x000af7fe
    71bc:			; <UNDEFINED> instruction: 0xf8c52300
    71c0:	bvs	ffe93978 <rpl_re_syntax_options@@Base+0xffe25e98>
    71c4:	andscc	pc, r6, #9568256	; 0x920000
    71c8:			; <UNDEFINED> instruction: 0xf8d2b1d3
    71cc:	stmdacs	r0, {r2, r3, r4, r9}
    71d0:	strthi	pc, [r2], #0
    71d4:			; <UNDEFINED> instruction: 0xf888f025
    71d8:	stmdacs	r0, {r2, r9, sl, lr}
    71dc:	ldrhi	pc, [r5], #0
    71e0:			; <UNDEFINED> instruction: 0xf8d36afb
    71e4:	blcs	13a5c <ASN1_STRING_length@plt+0xd1f4>
    71e8:	ldrhi	pc, [r6], #0
    71ec:			; <UNDEFINED> instruction: 0xf8d36afb
    71f0:			; <UNDEFINED> instruction: 0xb1280218
    71f4:			; <UNDEFINED> instruction: 0xf878f025
    71f8:	stmdacs	r0, {r2, r9, sl, lr}
    71fc:	ldrbthi	pc, [ip], #-0	; <UNPREDICTABLE>
    7200:			; <UNDEFINED> instruction: 0xf8936afb
    7204:	blcs	1351c <ASN1_STRING_length@plt+0xccb4>
    7208:			; <UNDEFINED> instruction: 0x83b7f040
    720c:			; <UNDEFINED> instruction: 0xf8d36afb
    7210:	tstlt	fp, r8, asr #1
    7214:	stmdacs	r0, {r3, r4, fp, ip, sp, lr}
    7218:	ldrhi	pc, [r3], r0
    721c:	vldrvc	s12, [fp, #-1004]	; 0xfffffc14
    7220:			; <UNDEFINED> instruction: 0xf0402b00
    7224:	bvs	ffee80a8 <rpl_re_syntax_options@@Base+0xffe7a5c8>
    7228:	ldrdcc	pc, [ip, -r3]
    722c:			; <UNDEFINED> instruction: 0xf0402b00
    7230:	b	13e8084 <rpl_re_syntax_options@@Base+0x137a5a4>
    7234:			; <UNDEFINED> instruction: 0xf1bb038b
    7238:			; <UNDEFINED> instruction: 0xf1030f00
    723c:			; <UNDEFINED> instruction: 0xf023030b
    7240:	bl	feb47e64 <rpl_re_syntax_options@@Base+0xfeada384>
    7244:	cdpge	13, 0, cr0, cr6, cr3, {0}
    7248:	cdp	13, 1, cr13, cr9, cr9, {1}
    724c:	bl	1adc94 <rpl_re_syntax_options@@Base+0x1401b4>
    7250:			; <UNDEFINED> instruction: 0xf8d8048b
    7254:	ldrtmi	r3, [r5], -r0
    7258:	eorvs	lr, r8, r9
    725c:			; <UNDEFINED> instruction: 0xf8d83504
    7260:	adcmi	r3, r5, #0
    7264:	movweq	pc, #4355	; 0x1103	; <UNPREDICTABLE>
    7268:	andcc	pc, r0, r8, asr #17
    726c:			; <UNDEFINED> instruction: 0xf859d018
    7270:			; <UNDEFINED> instruction: 0xf01d0023
    7274:	stmdacs	r0, {r0, r2, r6, r9, sl, fp, ip, sp, lr, pc}
    7278:			; <UNDEFINED> instruction: 0xf8d8d1ef
    727c:			; <UNDEFINED> instruction: 0xf8593000
    7280:			; <UNDEFINED> instruction: 0xf02d0023
    7284:			; <UNDEFINED> instruction: 0xe7e8fc19
    7288:			; <UNDEFINED> instruction: 0x3198f892
    728c:			; <UNDEFINED> instruction: 0xf43f2b00
    7290:	ldrt	sl, [fp], -r1, asr #28
    7294:	stmibmi	sp, {r2, r3, r7, fp, lr}
    7298:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    729c:			; <UNDEFINED> instruction: 0x4635e4f6
    72a0:	andcs	r6, r0, #1028096	; 0xfb000
    72a4:			; <UNDEFINED> instruction: 0xf8d3602a
    72a8:	swplt	r3, r8, [fp]
    72ac:			; <UNDEFINED> instruction: 0xffeef01f
    72b0:			; <UNDEFINED> instruction: 0xf8936afb
    72b4:	blcs	13868 <ASN1_STRING_length@plt+0xd000>
    72b8:	strbhi	pc, [r4, #-64]	; 0xffffffc0	; <UNPREDICTABLE>
    72bc:			; <UNDEFINED> instruction: 0xf8d36afb
    72c0:	stmdacs	r0, {r2, r4, r7}
    72c4:	stmdavc	r3, {r2, r4, r5, ip, lr, pc}
    72c8:			; <UNDEFINED> instruction: 0xf0002b2d
    72cc:	bvs	ffee7f6c <rpl_re_syntax_options@@Base+0xffe7a48c>
    72d0:	smullcc	pc, ip, r3, r8	; <UNPREDICTABLE>
    72d4:			; <UNDEFINED> instruction: 0xf0402b00
    72d8:	ldmdbmi	sp!, {r0, r3, r6, r7, r9, pc}^
    72dc:			; <UNDEFINED> instruction: 0xf7fe4479
    72e0:	bmi	1f43060 <rpl_re_syntax_options@@Base+0x1ed5580>
    72e4:	stmpl	sl, {r0, r3, r4, r5, r6, r7, r8, fp, sp, lr}
    72e8:	stmdacs	r0, {r4, sp, lr}
    72ec:	strhi	pc, [lr], -r0
    72f0:	mrrc	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
    72f4:	subeq	pc, r0, #-1073741823	; 0xc0000001
    72f8:	andcs	r4, r3, r1, lsl #12
    72fc:	mrc	7, 0, APSR_nzcv, cr12, cr14, {7}
    7300:			; <UNDEFINED> instruction: 0xf0002800
    7304:	blmi	1d27d98 <rpl_re_syntax_options@@Base+0x1cba2b8>
    7308:	ldmpl	r3, {r1, r3, r4, r5, r6, r7, r8, fp, sp, lr}^
    730c:	ldmdblt	fp!, {r0, r1, r3, r4, fp, ip, sp, lr}^
    7310:			; <UNDEFINED> instruction: 0xf8926afa
    7314:	blcs	1390c <ASN1_STRING_length@plt+0xd0a4>
    7318:	ldrbhi	pc, [r2, #64]!	; 0x40	; <UNPREDICTABLE>
    731c:	stmdacs	r0, {r4, r7, r8, sl, fp, ip, sp, lr}
    7320:	strbhi	pc, [lr, #64]!	; 0x40	; <UNPREDICTABLE>
    7324:			; <UNDEFINED> instruction: 0xf8b36afb
    7328:	blcs	13920 <ASN1_STRING_length@plt+0xd0b8>
    732c:	cmphi	r3, #64	; 0x40	; <UNPREDICTABLE>
    7330:	strmi	r2, [r8], -r1, lsl #2
    7334:	ldcl	7, cr15, [lr], {254}	; 0xfe
    7338:	andle	r2, r4, r1, lsl #16
    733c:	andcs	r4, r1, r7, ror #18
    7340:			; <UNDEFINED> instruction: 0xf7fe4479
    7344:	stmdbmi	r6!, {r3, r4, r6, r7, sl, fp, sp, lr, pc}^
    7348:	ldrbtmi	r2, [r9], #-10
    734c:	ldcl	7, cr15, [r2], {254}	; 0xfe
    7350:	andcs	r2, sp, r1, lsl #2
    7354:	stcl	7, cr15, [lr], {254}	; 0xfe
    7358:	ldmibvs	sl!, {r1, r5, r6, r8, r9, fp, lr}^
    735c:	ldmpl	r1, {r2, r3, r4, sp}^
    7360:	stcl	7, cr15, [r8], {254}	; 0xfe
    7364:			; <UNDEFINED> instruction: 0xf8936afb
    7368:	blcs	13c20 <ASN1_STRING_length@plt+0xd3b8>
    736c:	ldrhi	pc, [r0], #-64	; 0xffffffc0
    7370:	stccs	8, cr6, [r0, #-212]	; 0xffffff2c
    7374:			; <UNDEFINED> instruction: 0x81bcf000
    7378:			; <UNDEFINED> instruction: 0xf1074a5b
    737c:	blmi	16c9c84 <rpl_re_syntax_options@@Base+0x165c1a4>
    7380:	ldmdbmi	fp, {r0, r4, r5, r7, r9, sl, lr}^
    7384:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
    7388:	ldrbtmi	r3, [r9], #-544	; 0xfffffde0
    738c:			; <UNDEFINED> instruction: 0xf8d73320
    7390:	cdp	0, 0, cr8, cr9, cr12, {1}
    7394:	vmov	s20, r2
    7398:			; <UNDEFINED> instruction: 0xf8c71a10
    739c:	cdp	0, 0, cr11, cr9, cr8, {1}
    73a0:	teq	lr, r0	; <illegal shifter operand>
    73a4:	andeq	pc, r5, r4, asr r2	; <UNPREDICTABLE>
    73a8:	andeq	r0, r0, ip, asr #9
    73ac:	andeq	pc, r5, sl, asr #4
    73b0:	andeq	r5, r4, r2, ror #15
    73b4:	andeq	r0, r0, ip, ror #8
    73b8:	andeq	r0, r0, r4, ror #9
    73bc:	andeq	r0, r0, r4, ror #8
    73c0:	andeq	r0, r0, r0, lsl r5
    73c4:	andeq	r2, r4, r0, lsl #11
    73c8:	andeq	r5, r4, sl, lsl r5
    73cc:	andeq	r0, r0, ip, ror #9
    73d0:	muleq	r0, r8, r4
    73d4:	andeq	r4, r6, r2, ror r8
    73d8:			; <UNDEFINED> instruction: 0x000004b4
    73dc:	andeq	r5, r6, sl, asr r5
    73e0:	andeq	sp, r5, sl, asr #15
    73e4:	andeq	r5, r6, ip, asr #10
    73e8:	andeq	pc, r5, r0, ror r7	; <UNPREDICTABLE>
    73ec:	andeq	r4, r6, r2, lsr #16
    73f0:	andeq	r4, r6, ip, lsl #15
    73f4:	andeq	r5, r6, lr, lsl #9
    73f8:	andeq	sp, r5, r4, lsl #14
    73fc:	andeq	r5, r4, lr, ror #11
    7400:	ldrdeq	r5, [r4], -lr
    7404:	strdeq	r0, [r0], -ip
    7408:	andeq	r0, r0, r4, lsl #10
    740c:	andeq	r4, r6, r8, ror #13
    7410:	muleq	r0, r4, r4
    7414:	andeq	r5, r6, r0, ror #7
    7418:	andeq	r5, r6, r8, asr #7
    741c:	andeq	sp, r5, r4, lsr r6
    7420:	andeq	sp, r5, r2, lsl #12
    7424:	andeq	r4, r4, ip, ror #24
    7428:	andeq	r4, r4, r2, lsr r8
    742c:	andeq	sp, r5, sl, lsl #10
    7430:	andeq	sp, r5, r8, ror #9
    7434:	strdeq	r4, [r4], -ip
    7438:	andeq	sp, r5, r2, asr #9
    743c:	andeq	sp, r5, r8, lsr #9
    7440:	andeq	sp, r5, r0, lsl #9
    7444:	andeq	sp, r5, ip, asr #8
    7448:	andeq	sp, r5, sl, ror #7
    744c:	andeq	r3, r4, lr, lsr #10
    7450:	andeq	r4, r4, r4, asr #28
    7454:	andeq	r4, r4, r6, ror #13
    7458:	andeq	r4, r4, r4, lsr fp
    745c:			; <UNDEFINED> instruction: 0x0005d3b4
    7460:	strdeq	r3, [r4], -r8
    7464:	andeq	r4, r4, lr, ror r8
    7468:	muleq	r5, r6, r3
    746c:	andeq	r4, r4, lr, lsr #13
    7470:	andeq	r4, r4, r4, ror #21
    7474:	andeq	sp, r5, r0, ror #6
    7478:	andeq	r3, r4, r6, lsr #9
    747c:	andeq	r4, r4, ip, asr #24
    7480:	andeq	r3, r4, r8, ror r4
    7484:	andeq	r4, r4, lr, ror r6
    7488:	andeq	r4, r4, r8, lsr r6
    748c:	andeq	r4, r4, sl, ror sl
    7490:	andeq	r3, r4, r0, asr r4
    7494:	strdeq	r0, [r0], -r8
    7498:	andeq	r5, r4, r4, lsr #5
    749c:	andeq	r5, r4, lr, lsl #5
    74a0:	andeq	r4, r4, ip, asr r9
    74a4:	andeq	r3, r4, lr, asr #6
    74a8:	andeq	r3, r4, r6, asr #6
    74ac:	andeq	r5, r4, r0, ror #8
    74b0:	strdeq	r0, [r0], -r4
    74b4:	andeq	r0, r0, r8, lsl #10
    74b8:	andeq	r4, r4, ip, asr #14
    74bc:	andeq	r5, r4, r2, lsr #12
    74c0:	andeq	r5, r4, r0, lsl r6
    74c4:	andeq	r4, r4, sl, lsr #7
    74c8:	andeq	r4, r4, r4, ror r6
    74cc:	andeq	r3, r4, lr, asr #32
    74d0:	muleq	r3, r0, r8
    74d4:	ldrdeq	r0, [r0], -r4
    74d8:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    74dc:	andeq	r7, r1, r1, lsl #13
    74e0:	andeq	r7, r1, r7, ror r6
    74e4:	andeq	r0, r0, r0, lsl #10
    74e8:	muleq	r6, r8, lr
    74ec:	muleq	r6, r6, lr
    74f0:	andeq	r8, r3, r6, lsl r8
    74f4:	smlabblt	fp, r3, sl, r6
    74f8:	bllt	e556c <rpl_re_syntax_options@@Base+0x77a8c>
    74fc:	bne	fed45880 <rpl_re_syntax_options@@Base+0xfecd7da0>
    7500:	andcs	r2, r0, r5, lsl #4
    7504:			; <UNDEFINED> instruction: 0xf7fe4479
    7508:	pkhbtmi	lr, r3, r8, lsl #27
    750c:			; <UNDEFINED> instruction: 0xf01d6860
    7510:	stmiavs	r3!, {r0, r1, r2, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    7514:			; <UNDEFINED> instruction: 0xf8cd2201
    7518:	movwls	fp, #8192	; 0x2000
    751c:	orrvs	pc, r0, #1325400064	; 0x4f000000
    7520:	andls	r4, r1, r9, lsl r6
    7524:	beq	fe442d90 <rpl_re_syntax_options@@Base+0xfe3d52b0>
    7528:	mrc	7, 6, APSR_nzcv, cr6, cr14, {7}
    752c:	eoreq	pc, r8, r4, lsl #2
    7530:	stc2	0, cr15, [r8, #-92]	; 0xffffffa4
    7534:	mulscc	r6, r8, r8
    7538:			; <UNDEFINED> instruction: 0xf0402b00
    753c:	bvs	ff8e7b10 <rpl_re_syntax_options@@Base+0xff87a030>
    7540:	ldmdavc	fp, {r0, r1, r3, r4, r8, ip, sp, pc}
    7544:			; <UNDEFINED> instruction: 0xf0402b00
    7548:			; <UNDEFINED> instruction: 0xf8df8084
    754c:	andcs	r1, r5, #108, 20	; 0x6c000
    7550:	ldrbtmi	r2, [r9], #-0
    7554:	ldcl	7, cr15, [r0, #-1016]!	; 0xfffffc08
    7558:	stmdavs	r0!, {r0, r1, r7, r9, sl, lr}^
    755c:	stc2l	0, cr15, [r8], {29}
    7560:	orrvs	pc, r0, #1325400064	; 0x4f000000
    7564:	andcs	r4, r1, #26214400	; 0x1900000
    7568:	stmiavs	r0!, {r2, r7, r9, sl, lr}
    756c:	bvs	fe82b580 <rpl_re_syntax_options@@Base+0xfe7bdaa0>
    7570:			; <UNDEFINED> instruction: 0xbc00e9cd
    7574:	cdp	0, 1, cr9, cr9, cr2, {0}
    7578:			; <UNDEFINED> instruction: 0xf7fe0a10
    757c:			; <UNDEFINED> instruction: 0xf104eeae
    7580:			; <UNDEFINED> instruction: 0xf017002c
    7584:			; <UNDEFINED> instruction: 0xf898fcdf
    7588:	blcs	135e8 <ASN1_STRING_length@plt+0xcd80>
    758c:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
    7590:			; <UNDEFINED> instruction: 0x319af898
    7594:	cmnle	r0, r0, lsl #22
    7598:	mulscc	r6, r8, r8
    759c:	andcs	r2, r0, r1, lsl #4
    75a0:	andvs	lr, r3, #3358720	; 0x334000
    75a4:			; <UNDEFINED> instruction: 0xf1079000
    75a8:	movwls	r0, #8764	; 0x223c
    75ac:	andls	r4, r1, #42991616	; 0x2900000
    75b0:	teqeq	r8, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
    75b4:	eorseq	pc, r4, #-1073741823	; 0xc0000001
    75b8:			; <UNDEFINED> instruction: 0xf01c4620
    75bc:			; <UNDEFINED> instruction: 0xf898f9a3
    75c0:			; <UNDEFINED> instruction: 0xb1db3198
    75c4:	biclt	r6, r8, r8, ror fp
    75c8:			; <UNDEFINED> instruction: 0xf0212100
    75cc:			; <UNDEFINED> instruction: 0xb1a8f809
    75d0:	msrcc	SPSR_fxc, r8	; <illegal shifter operand>
    75d4:			; <UNDEFINED> instruction: 0xf0402b00
    75d8:	cdp	3, 1, cr8, cr10, cr1, {6}
    75dc:	andcs	r1, r5, #16, 20	; 0x10000
    75e0:			; <UNDEFINED> instruction: 0xf7fe2000
    75e4:	blvs	1ec2a94 <rpl_re_syntax_options@@Base+0x1e54fb4>
    75e8:	andcs	r4, r0, r1, lsl #12
    75ec:			; <UNDEFINED> instruction: 0xf81af017
    75f0:			; <UNDEFINED> instruction: 0xf7fe6b78
    75f4:	stmdacs	r0, {r1, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
    75f8:	cmphi	pc, #64	; 0x40	; <UNPREDICTABLE>
    75fc:	strcs	r6, [r0, #-3000]	; 0xfffff448
    7600:	stcl	7, cr15, [r6], #1016	; 0x3f8
    7604:			; <UNDEFINED> instruction: 0x63bd6b78
    7608:	stcl	7, cr15, [r2], #1016	; 0x3f8
    760c:	cmnvs	sp, #32, 12	; 0x2000000
    7610:	ldc2	0, cr15, [r0, #-116]	; 0xffffff8c
    7614:			; <UNDEFINED> instruction: 0xf0244630
    7618:			; <UNDEFINED> instruction: 0xf859ffe9
    761c:	stccs	15, cr5, [r0, #-16]
    7620:	movwcs	sp, #100	; 0x64
    7624:	movwcc	lr, #55751	; 0xd9c7
    7628:			; <UNDEFINED> instruction: 0xffa6f024
    762c:	andsne	pc, ip, #216, 16	; 0xd80000
    7630:	strmi	r2, [r6], -r1, lsl #4
    7634:			; <UNDEFINED> instruction: 0xffecf024
    7638:	movwcs	r4, #5682	; 0x1632
    763c:			; <UNDEFINED> instruction: 0x46284651
    7640:	blx	fe2436c0 <rpl_re_syntax_options@@Base+0xfe1d5be0>
    7644:			; <UNDEFINED> instruction: 0xb3b84604
    7648:	ldrdcc	pc, [r8], #136	; 0x88
    764c:			; <UNDEFINED> instruction: 0xf47f2b00
    7650:			; <UNDEFINED> instruction: 0xf898af51
    7654:	blcs	136b4 <ASN1_STRING_length@plt+0xce4c>
    7658:			; <UNDEFINED> instruction: 0x4628d09a
    765c:	blx	ff1436da <rpl_re_syntax_options@@Base+0xff0d5bfa>
    7660:	andsle	r2, r7, r2, lsl #16
    7664:			; <UNDEFINED> instruction: 0xf01d4628
    7668:	stmdacs	r3, {r0, r1, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    766c:			; <UNDEFINED> instruction: 0x4628d012
    7670:	umullslt	pc, r0, r8, r8	; <UNPREDICTABLE>
    7674:	blx	fee436f2 <rpl_re_syntax_options@@Base+0xfedd5c12>
    7678:	andsle	r2, r8, r2, lsl #16
    767c:			; <UNDEFINED> instruction: 0xf01d4628
    7680:	stmdacs	r3, {r0, r1, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    7684:	tstcs	r0, r3, lsl r0
    7688:			; <UNDEFINED> instruction: 0xf01a4620
    768c:			; <UNDEFINED> instruction: 0xf888f9c7
    7690:			; <UNDEFINED> instruction: 0xe794b090
    7694:			; <UNDEFINED> instruction: 0xf01c4620
    7698:	stmdacs	r0, {r0, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    769c:	svcge	0x007cf43f
    76a0:			; <UNDEFINED> instruction: 0xf8984628
    76a4:			; <UNDEFINED> instruction: 0xf01db090
    76a8:	stmdacs	r2, {r0, r1, r2, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
    76ac:			; <UNDEFINED> instruction: 0xf04fd1e6
    76b0:			; <UNDEFINED> instruction: 0xf8880301
    76b4:			; <UNDEFINED> instruction: 0xe7e63090
    76b8:			; <UNDEFINED> instruction: 0x46286c39
    76bc:	stc2l	0, cr15, [r2], #-116	; 0xffffff8c
    76c0:	ldmne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    76c4:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    76c8:	strmi	r4, [r4], -r3, lsl #12
    76cc:			; <UNDEFINED> instruction: 0xf0162001
    76d0:	strtmi	pc, [r0], -r9, lsr #31
    76d4:	ldcl	7, cr15, [ip], #-1016	; 0xfffffc08
    76d8:			; <UNDEFINED> instruction: 0xf0242012
    76dc:	ldrtmi	pc, [r0], -r3, asr #24	; <UNPREDICTABLE>
    76e0:			; <UNDEFINED> instruction: 0xff84f024
    76e4:	svcpl	0x0004f859
    76e8:	orrsle	r2, sl, r0, lsl #26
    76ec:	ldrdlt	pc, [r8], -r7	; <UNPREDICTABLE>
    76f0:	blvs	fe6222e4 <rpl_re_syntax_options@@Base+0xfe5b4804>
    76f4:	bvs	ffef3c7c <rpl_re_syntax_options@@Base+0xffe8619c>
    76f8:	subeq	pc, r0, #-1073741823	; 0xc0000001
    76fc:	umaalne	pc, r1, r3, r8	; <UNPREDICTABLE>
    7700:	stc2l	0, cr15, [sl], {28}
    7704:	stc2	0, cr15, [lr], #-144	; 0xffffff70
    7708:	stmdacs	r0, {r3, r4, r5, sl, fp, sp, lr}
    770c:	movwhi	pc, #57344	; 0xe000	; <UNPREDICTABLE>
    7710:	vldrvc	s12, [fp, #1004]	; 0x3ec
    7714:			; <UNDEFINED> instruction: 0xf0402b00
    7718:	bvs	ffee7b64 <rpl_re_syntax_options@@Base+0xffe7a084>
    771c:			; <UNDEFINED> instruction: 0x319af893
    7720:			; <UNDEFINED> instruction: 0xf1bbb92b
    7724:	stcle	15, cr0, [r2], {1}
    7728:	blvs	fe6e231c <rpl_re_syntax_options@@Base+0xfe67483c>
    772c:	ldmvs	fp!, {r0, r1, r3, r5, r8, ip, sp, pc}^
    7730:	movwcs	lr, #2515	; 0x9d3
    7734:			; <UNDEFINED> instruction: 0xf0404313
    7738:	bvs	ffee806c <rpl_re_syntax_options@@Base+0xffe7a58c>
    773c:	ldrdcc	pc, [r4, #131]!	; 0x83
    7740:			; <UNDEFINED> instruction: 0xf014b10b
    7744:	bvs	fffc65d0 <rpl_re_syntax_options@@Base+0xfff58af0>
    7748:	eorcc	pc, ip, #9830400	; 0x960000
    774c:			; <UNDEFINED> instruction: 0xf8dfb30b
    7750:	ldmibvs	sl!, {r4, r5, r6, fp, ip, sp}^
    7754:	stmdavs	r3!, {r2, r4, r6, r7, fp, ip, lr}
    7758:			; <UNDEFINED> instruction: 0xf017b1db
    775c:			; <UNDEFINED> instruction: 0x4605fa35
    7760:	stmdavs	r0!, {r5, r6, r8, ip, sp, pc}
    7764:	stc2	0, cr15, [r8, #48]!	; 0x30
    7768:			; <UNDEFINED> instruction: 0xf896b140
    776c:	blcs	13d20 <ASN1_STRING_length@plt+0xd4b8>
    7770:	cmphi	r4, #64	; 0x40	; <UNPREDICTABLE>
    7774:	strtmi	r6, [r9], -r0, lsr #16
    7778:	stc2	0, cr15, [r0, #-48]	; 0xffffffd0
    777c:			; <UNDEFINED> instruction: 0xf00c6820
    7780:	stmdavs	r0!, {r0, r1, r2, r3, r4, r7, r8, sl, fp, ip, sp, lr, pc}
    7784:	stc	7, cr15, [r4], #-1016	; 0xfffffc08
    7788:	movwcs	r4, #1576	; 0x628
    778c:			; <UNDEFINED> instruction: 0xf7fe6023
    7790:	bvs	ffec2818 <rpl_re_syntax_options@@Base+0xffe54d38>
    7794:	ldrhcc	pc, [ip, #-130]!	; 0xffffff7e	; <UNPREDICTABLE>
    7798:			; <UNDEFINED> instruction: 0xf892b123
    779c:	blcs	13e04 <ASN1_STRING_length@plt+0xd59c>
    77a0:	orrshi	pc, ip, r0
    77a4:	blx	fe043804 <rpl_re_syntax_options@@Base+0xfdfd5d24>
    77a8:	blx	ffdc3842 <rpl_re_syntax_options@@Base+0xffd55d62>
    77ac:	ldmda	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    77b0:	strdcs	r6, [r0, -fp]
    77b4:			; <UNDEFINED> instruction: 0x0094f8d3
    77b8:			; <UNDEFINED> instruction: 0xff12f020
    77bc:			; <UNDEFINED> instruction: 0xf0402800
    77c0:	bvs	fff6849c <rpl_re_syntax_options@@Base+0xffefa9bc>
    77c4:			; <UNDEFINED> instruction: 0x3098f8d5
    77c8:			; <UNDEFINED> instruction: 0xf43f2b00
    77cc:			; <UNDEFINED> instruction: 0xf895ac6c
    77d0:	blcs	13890 <ASN1_STRING_length@plt+0xd028>
    77d4:	cfstrsge	mvf15, [r6], #-252	; 0xffffff04
    77d8:	andcs	r6, r5, #252, 18	; 0x3f0000
    77dc:	ubfxcc	pc, pc, #17, #5
    77e0:			; <UNDEFINED> instruction: 0xf8df2000
    77e4:	stmiapl	r3!, {r2, r5, r6, r7, r8, r9, sl, ip}^
    77e8:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    77ec:	stc	7, cr15, [r4], #-1016	; 0xfffffc08
    77f0:	strmi	r2, [r2], -r1, lsl #2
    77f4:			; <UNDEFINED> instruction: 0xf7fe4620
    77f8:	movwcs	lr, #3636	; 0xe34
    77fc:	eorcc	pc, lr, r5, lsl #17
    7800:	ldmibvs	r9!, {r4, sl, sp, lr, pc}^
    7804:			; <UNDEFINED> instruction: 0x27c4f8df
    7808:			; <UNDEFINED> instruction: 0xf8df6af8
    780c:	stmpl	sl, {r2, r6, r7, r8, r9, sl, ip, sp}
    7810:	stmiapl	fp, {r1, r6, r8, r9, sl, sp, lr}^
    7814:	str	r6, [r4], #1923	; 0x783
    7818:	ldrsbcc	pc, [r0, #130]!	; 0x82	; <UNPREDICTABLE>
    781c:			; <UNDEFINED> instruction: 0xf47f2b00
    7820:	strb	sl, [lr], #3253	; 0xcb5
    7824:			; <UNDEFINED> instruction: 0xf02d6aa0
    7828:			; <UNDEFINED> instruction: 0xf8c8f947
    782c:			; <UNDEFINED> instruction: 0xe68600bc
    7830:			; <UNDEFINED> instruction: 0xf02d6ae0
    7834:			; <UNDEFINED> instruction: 0xf8c8f941
    7838:	str	r0, [sl, -r0, asr #1]
    783c:			; <UNDEFINED> instruction: 0x0794f8df
    7840:			; <UNDEFINED> instruction: 0x1794f8df
    7844:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    7848:	blt	84584c <rpl_re_syntax_options@@Base+0x7d7d6c>
    784c:			; <UNDEFINED> instruction: 0xf4036d3b
    7850:			; <UNDEFINED> instruction: 0xf5b34370
    7854:			; <UNDEFINED> instruction: 0xf8df4f00
    7858:	svclt	0x00053784
    785c:	andcs	r6, r1, #4079616	; 0x3e4000
    7860:	stmiapl	fp, {r1, r3, r4, r5, r6, r7, r8, fp, sp, lr}^
    7864:	ldmpl	r3, {r2, r4, r8, r9, sl, fp, ip, sp, pc}^
    7868:	strb	r7, [pc, #-26]	; 7856 <ASN1_STRING_length@plt+0xfee>
    786c:			; <UNDEFINED> instruction: 0x1770f8df
    7870:	ldr	r4, [r4, #-1145]!	; 0xfffffb87
    7874:			; <UNDEFINED> instruction: 0xf43f2b02
    7878:	ldmibvs	ip!, {r1, r3, r5, sl, fp, sp, pc}^
    787c:			; <UNDEFINED> instruction: 0xf8df2205
    7880:	andcs	r3, r0, r4, asr #14
    7884:	smmlsne	ip, pc, r8, pc	; <UNPREDICTABLE>
    7888:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    788c:			; <UNDEFINED> instruction: 0xf7fe681c
    7890:	ldrdcs	lr, [r1, -r4]
    7894:	strtmi	r4, [r0], -r2, lsl #12
    7898:	stcl	7, cr15, [r2, #1016]!	; 0x3f8
    789c:	strdcs	r6, [r0, -r8]
    78a0:	rscscc	pc, pc, #79	; 0x4f
    78a4:	mvnscc	pc, #79	; 0x4f
    78a8:	sbcne	pc, ip, r0, lsl #17
    78ac:	teqcs	r4, #192, 18	; 0x300000
    78b0:			; <UNDEFINED> instruction: 0xf8936afb
    78b4:	blcs	13bcc <ASN1_STRING_length@plt+0xd364>
    78b8:	cfstrsge	mvf15, [sp], {127}	; 0x7f
    78bc:			; <UNDEFINED> instruction: 0xf016e41d
    78c0:	stmdacs	r0, {r0, r1, r5, r7, fp, ip, sp, lr, pc}
    78c4:	stmdbge	fp!, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
    78c8:			; <UNDEFINED> instruction: 0x271cf8df
    78cc:			; <UNDEFINED> instruction: 0x371cf8df
    78d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    78d4:			; <UNDEFINED> instruction: 0xf8d7681a
    78d8:	subsmi	r3, sl, ip, lsr #1
    78dc:	adchi	pc, r4, #64	; 0x40
    78e0:			; <UNDEFINED> instruction: 0x46bd37b4
    78e4:	blhi	1c2be0 <rpl_re_syntax_options@@Base+0x155100>
    78e8:	svchi	0x00f0e8bd
    78ec:			; <UNDEFINED> instruction: 0xf8dfb17b
    78f0:	andcs	r1, r5, #0, 14
    78f4:	ldrbtmi	r2, [r9], #-0
    78f8:	bl	fe7c58f8 <rpl_re_syntax_options@@Base+0xfe757e18>
    78fc:	usatne	pc, #20, pc, asr #17	; <UNPREDICTABLE>
    7900:			; <UNDEFINED> instruction: 0x46024479
    7904:			; <UNDEFINED> instruction: 0xf0162001
    7908:			; <UNDEFINED> instruction: 0xf7fffe8d
    790c:	bvs	ffef66fc <rpl_re_syntax_options@@Base+0xffe88c1c>
    7910:	blcs	26f84 <ASN1_STRING_length@plt+0x2071c>
    7914:			; <UNDEFINED> instruction: 0xf7ffd1eb
    7918:	stmdavc	r3, {r2, r4, r5, r6, r8, r9, fp, ip, sp, pc}^
    791c:			; <UNDEFINED> instruction: 0xf47f2b00
    7920:	ldmibvs	r8!, {r1, r2, r4, r6, r7, sl, fp, sp, pc}^
    7924:			; <UNDEFINED> instruction: 0x16d0f8df
    7928:			; <UNDEFINED> instruction: 0x26d0f8df
    792c:	ssatcc	pc, #13, pc, asr #17	; <UNPREDICTABLE>
    7930:	stmpl	r2, {r0, r6, fp, ip, lr}
    7934:	andsvs	r6, r1, r9, lsl #16
    7938:	strbt	r5, [r7], #2243	; 0x8c3
    793c:			; <UNDEFINED> instruction: 0xf8936afb
    7940:	blcs	13a68 <ASN1_STRING_length@plt+0xd200>
    7944:	mrcge	4, 7, APSR_nzcv, cr3, cr15, {1}
    7948:	mrc2	0, 2, pc, cr14, cr12, {0}
    794c:	vldrvc	s12, [fp, #1004]	; 0x3ec
    7950:			; <UNDEFINED> instruction: 0xf47f2b00
    7954:	strbt	sl, [r0], ip, ror #29
    7958:			; <UNDEFINED> instruction: 0xf8d36afb
    795c:			; <UNDEFINED> instruction: 0xf0190108
    7960:	strbt	pc, [r6], #-2695	; 0xfffff579	; <UNPREDICTABLE>
    7964:	ldc2	0, cr15, [ip], #-140	; 0xffffff74
    7968:			; <UNDEFINED> instruction: 0xf43f2800
    796c:	bvs	ffef2ae4 <rpl_re_syntax_options@@Base+0xffe85004>
    7970:	blvs	1621f5c <rpl_re_syntax_options@@Base+0x15b447c>
    7974:			; <UNDEFINED> instruction: 0xff0cf016
    7978:	ldmibvs	sl!, {r0, r2, r4, r6, sl, sp, lr, pc}^
    797c:			; <UNDEFINED> instruction: 0x3644f8df
    7980:	ldmpl	r3, {r0, r2, r3, r4, r5, r6, r7, r9, fp, sp, lr}^
    7984:			; <UNDEFINED> instruction: 0xf8d52205
    7988:	ldmdavs	ip, {r2, r3, r4, r5, r7}
    798c:			; <UNDEFINED> instruction: 0xf0002800
    7990:			; <UNDEFINED> instruction: 0xf8df80a8
    7994:	andcs	r1, r0, ip, ror #12
    7998:			; <UNDEFINED> instruction: 0xf7fe4479
    799c:	adcsvs	lr, r8, #79872	; 0x13800
    79a0:	ldrsbteq	pc, [ip], r5	; <UNPREDICTABLE>
    79a4:	cdp2	0, 15, cr15, cr14, cr12, {1}
    79a8:			; <UNDEFINED> instruction: 0x21016aba
    79ac:	strtmi	r4, [r0], -r3, lsl #12
    79b0:	ldcl	7, cr15, [r6, #-1016]	; 0xfffffc08
    79b4:			; <UNDEFINED> instruction: 0x064cf8df
    79b8:			; <UNDEFINED> instruction: 0xf7fe4478
    79bc:	bvs	fff02184 <rpl_re_syntax_options@@Base+0xffe946a4>
    79c0:	sbceq	pc, r0, r3, asr #17
    79c4:			; <UNDEFINED> instruction: 0xf43f2800
    79c8:	stmdavc	r3, {r0, r2, r3, r4, r6, r7, r9, fp, sp, pc}
    79cc:			; <UNDEFINED> instruction: 0xf47f2b00
    79d0:			; <UNDEFINED> instruction: 0xf7ffac1d
    79d4:			; <UNDEFINED> instruction: 0xf8dfbad7
    79d8:	andcs	r1, r5, #48, 12	; 0x3000000
    79dc:	strbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    79e0:	ldmibvs	ip!, {r0, r3, r4, r5, r6, sl, lr}^
    79e4:	ldmdavs	ip, {r0, r1, r5, r6, r7, fp, ip, lr}
    79e8:	bl	9c59e8 <rpl_re_syntax_options@@Base+0x957f08>
    79ec:	strmi	r2, [r2], -r1, lsl #2
    79f0:			; <UNDEFINED> instruction: 0xf7fe4620
    79f4:			; <UNDEFINED> instruction: 0xf7ffed36
    79f8:	stmdavc	sl, {r0, r2, r6, r7, r9, fp, ip, sp, pc}^
    79fc:	smlaltbeq	pc, r1, r2, r1	; <UNPREDICTABLE>
    7a00:	svclt	0x00982919
    7a04:	blcs	21428c <rpl_re_syntax_options@@Base+0x1a67ac>
    7a08:	adcshi	pc, lr, #0
    7a0c:	ldrbeq	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
    7a10:	bcs	1b98bf8 <rpl_re_syntax_options@@Base+0x1b2b118>
    7a14:	bge	fc4b18 <rpl_re_syntax_options@@Base+0xf57038>
    7a18:	ldrbne	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
    7a1c:			; <UNDEFINED> instruction: 0xf7ff4479
    7a20:	bcs	35efc <ASN1_STRING_length@plt+0x2f694>
    7a24:	blge	fe6c4c28 <rpl_re_syntax_options@@Base+0xfe657148>
    7a28:			; <UNDEFINED> instruction: 0xf8d16af9
    7a2c:			; <UNDEFINED> instruction: 0xf8d131f8
    7a30:	blcs	8208 <ASN1_STRING_length@plt+0x19a0>
    7a34:	andshi	pc, r4, #0
    7a38:			; <UNDEFINED> instruction: 0xf0002800
    7a3c:	bvs	ffee82a0 <rpl_re_syntax_options@@Base+0xffe7a7c0>
    7a40:	ldrsbcc	pc, [ip, #131]!	; 0x83	; <UNPREDICTABLE>
    7a44:			; <UNDEFINED> instruction: 0xf0402b00
    7a48:	bvs	ffee8264 <rpl_re_syntax_options@@Base+0xffe7a784>
    7a4c:	ldrsbeq	pc, [r4, #131]!	; 0x83	; <UNPREDICTABLE>
    7a50:	strbne	pc, [r0, #2271]	; 0x8df	; <UNPREDICTABLE>
    7a54:			; <UNDEFINED> instruction: 0xf0264479
    7a58:	stmdacs	r0, {r0, r1, r9, sl, fp, ip, sp, lr, pc}
    7a5c:	blge	fe444c60 <rpl_re_syntax_options@@Base+0xfe3d7180>
    7a60:	ldrcs	pc, [r4, #2271]!	; 0x8df
    7a64:	ldrne	pc, [r4, #2271]!	; 0x8df
    7a68:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
    7a6c:			; <UNDEFINED> instruction: 0xf0164610
    7a70:			; <UNDEFINED> instruction: 0xf7fff881
    7a74:	bvs	fff76890 <rpl_re_syntax_options@@Base+0xfff08db0>
    7a78:	strcs	pc, [r4, #2271]!	; 0x8df
    7a7c:	streq	pc, [r4, #2271]!	; 0x8df
    7a80:	ldrsbne	pc, [r0, #133]!	; 0x85	; <UNPREDICTABLE>
    7a84:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
    7a88:			; <UNDEFINED> instruction: 0xf874f016
    7a8c:	ldrsbeq	pc, [r0, #133]!	; 0x85	; <UNPREDICTABLE>
    7a90:	b	fe7c5a90 <rpl_re_syntax_options@@Base+0xfe757fb0>
    7a94:	mvnsmi	pc, r5, asr #17
    7a98:	bllt	fe505a9c <rpl_re_syntax_options@@Base+0xfe497fbc>
    7a9c:	andcs	r6, r5, #252, 18	; 0x3f0000
    7aa0:	strcc	pc, [r0, #-2271]!	; 0xfffff721
    7aa4:			; <UNDEFINED> instruction: 0xf8df2000
    7aa8:	stmiapl	r3!, {r7, r8, sl, ip}^
    7aac:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    7ab0:	b	ff0c5ab0 <rpl_re_syntax_options@@Base+0xff057fd0>
    7ab4:	strmi	r2, [r2], -r1, lsl #2
    7ab8:			; <UNDEFINED> instruction: 0xf7fe4620
    7abc:	bvs	ffec2e0c <rpl_re_syntax_options@@Base+0xffe5532c>
    7ac0:			; <UNDEFINED> instruction: 0xf8822300
    7ac4:			; <UNDEFINED> instruction: 0xf7ff30cc
    7ac8:			; <UNDEFINED> instruction: 0xf8dfbb18
    7acc:	andcs	r1, r0, r0, ror #10
    7ad0:			; <UNDEFINED> instruction: 0xf7fe4479
    7ad4:			; <UNDEFINED> instruction: 0x4602eab2
    7ad8:	blt	145adc <rpl_re_syntax_options@@Base+0xd7ffc>
    7adc:	blx	ff1c3aee <rpl_re_syntax_options@@Base+0xff15600e>
    7ae0:			; <UNDEFINED> instruction: 0xf8dfe660
    7ae4:	ldrbtmi	r1, [r9], #-1356	; 0xfffffab4
    7ae8:	b	fe9c5ae8 <rpl_re_syntax_options@@Base+0xfe958008>
    7aec:	strmi	r2, [r2], -r1, lsl #2
    7af0:			; <UNDEFINED> instruction: 0xf7fe4620
    7af4:			; <UNDEFINED> instruction: 0xe75decb6
    7af8:			; <UNDEFINED> instruction: 0xf8d56afd
    7afc:			; <UNDEFINED> instruction: 0xf7fe0218
    7b00:			; <UNDEFINED> instruction: 0xf8c5ea68
    7b04:			; <UNDEFINED> instruction: 0xf7ff4218
    7b08:	bvs	fff768fc <rpl_re_syntax_options@@Base+0xfff08e1c>
    7b0c:	andseq	pc, ip, #13959168	; 0xd50000
    7b10:	b	17c5b10 <rpl_re_syntax_options@@Base+0x1758030>
    7b14:	andsmi	pc, ip, #12910592	; 0xc50000
    7b18:	blx	ff4c3bb2 <rpl_re_syntax_options@@Base+0xff4560d2>
    7b1c:			; <UNDEFINED> instruction: 0xf8c36afb
    7b20:			; <UNDEFINED> instruction: 0xf7ff021c
    7b24:			; <UNDEFINED> instruction: 0xf8dfbb63
    7b28:	andcs	r1, r5, #12, 10	; 0x3000000
    7b2c:	ldrbtmi	r2, [r9], #-0
    7b30:	b	fe0c5b30 <rpl_re_syntax_options@@Base+0xfe058050>
    7b34:	strne	pc, [r0, #-2271]	; 0xfffff721
    7b38:			; <UNDEFINED> instruction: 0x46024479
    7b3c:			; <UNDEFINED> instruction: 0xf0162001
    7b40:	bvs	ffec710c <rpl_re_syntax_options@@Base+0xffe5962c>
    7b44:			; <UNDEFINED> instruction: 0xf8822300
    7b48:			; <UNDEFINED> instruction: 0xf7ff316c
    7b4c:			; <UNDEFINED> instruction: 0xf8dfba60
    7b50:	ldrbtmi	r0, [r8], #-1260	; 0xfffffb14
    7b54:			; <UNDEFINED> instruction: 0xffb0f02c
    7b58:			; <UNDEFINED> instruction: 0xf8c36afb
    7b5c:			; <UNDEFINED> instruction: 0xf7ff0108
    7b60:	ldmibvs	ip!, {r1, r5, r7, r9, fp, ip, sp, pc}^
    7b64:			; <UNDEFINED> instruction: 0xf8df2205
    7b68:	andcs	r3, r0, ip, asr r4
    7b6c:	ldrbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
    7b70:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    7b74:			; <UNDEFINED> instruction: 0xf7fe681c
    7b78:	tstcs	r1, r0, ror #20
    7b7c:	strtmi	r4, [r0], -r2, lsl #12
    7b80:	stcl	7, cr15, [lr], #-1016	; 0xfffffc08
    7b84:	movwcs	r6, #2810	; 0xafa
    7b88:	msrcc	SPSR_fs, r2, lsl #17
    7b8c:	blt	1445b90 <rpl_re_syntax_options@@Base+0x13d80b0>
    7b90:	strtcc	pc, [ip], #-2271	; 0xfffff721
    7b94:	ldmpl	r4, {r1, r3, r4, r5, r6, r7, r8, fp, sp, lr}^
    7b98:	blcs	21c2c <ASN1_STRING_length@plt+0x1b3c4>
    7b9c:	blge	ffa44da0 <rpl_re_syntax_options@@Base+0xff9d72c0>
    7ba0:			; <UNDEFINED> instruction: 0xf812f017
    7ba4:	stmdacs	r0, {r0, r2, r9, sl, lr}
    7ba8:	mrshi	pc, (UNDEF: 10)	; <UNPREDICTABLE>
    7bac:			; <UNDEFINED> instruction: 0xf8936afb
    7bb0:	blcs	14164 <ASN1_STRING_length@plt+0xd8fc>
    7bb4:	tsthi	sl, r0, asr #32	; <UNPREDICTABLE>
    7bb8:			; <UNDEFINED> instruction: 0xf00c4628
    7bbc:	strhtvs	pc, [r0], -r9	; <UNPREDICTABLE>
    7bc0:			; <UNDEFINED> instruction: 0xf0002800
    7bc4:	strtmi	r8, [r8], -r4, lsr #2
    7bc8:	b	c5bc8 <rpl_re_syntax_options@@Base+0x580e8>
    7bcc:	bllt	ff445bd0 <rpl_re_syntax_options@@Base+0xff3d80f0>
    7bd0:			; <UNDEFINED> instruction: 0x2600687b
    7bd4:			; <UNDEFINED> instruction: 0xf0196818
    7bd8:	vmov.32	pc, d0[1]
    7bdc:			; <UNDEFINED> instruction: 0xf0160b48
    7be0:			; <UNDEFINED> instruction: 0xf02cff75
    7be4:			; <UNDEFINED> instruction: 0xf8dfff69
    7be8:	ldmibvs	r9!, {r2, r3, r4, r6, sl, ip, sp}^
    7bec:	andlt	pc, r3, r1, asr r8	; <UNPREDICTABLE>
    7bf0:	bleq	43264 <_IO_stdin_used@@Base+0x4a24>
    7bf4:			; <UNDEFINED> instruction: 0xf0164605
    7bf8:			; <UNDEFINED> instruction: 0xf02cff69
    7bfc:	ldmdavs	sl!, {r0, r2, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
    7c00:	ldmdavs	r0, {r2, r9, sl, lr}
    7c04:	blx	ffbc3c70 <rpl_re_syntax_options@@Base+0xffb56190>
    7c08:			; <UNDEFINED> instruction: 0xf8df687b
    7c0c:	andcs	r1, r5, #60, 8	; 0x3c000000
    7c10:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
    7c14:			; <UNDEFINED> instruction: 0xf7fe601e
    7c18:	pkhbtmi	lr, r0, r0, lsl #20
    7c1c:			; <UNDEFINED> instruction: 0xf7fe4630
    7c20:			; <UNDEFINED> instruction: 0xf020ebc0
    7c24:	ldmvs	r9!, {r0, r1, r2, r3, r4, r5, sl, fp, ip, sp, lr, pc}^
    7c28:	strtgt	pc, [r0], #-2271	; 0xfffff721
    7c2c:	movwcs	r2, #4618	; 0x120a
    7c30:			; <UNDEFINED> instruction: 0xf8dc44fc
    7c34:	strmi	sl, [r1], r4, lsl #10
    7c38:	ldrdeq	lr, [r0, -r1]
    7c3c:	blx	fc3cc8 <rpl_re_syntax_options@@Base+0xf561e8>
    7c40:	ldc	8, cr6, [fp, #996]	; 0x3e4
    7c44:	strmi	r0, [r3], -r0, lsl #22
    7c48:	ldrdeq	lr, [r0, -r1]
    7c4c:			; <UNDEFINED> instruction: 0xf01b469b
    7c50:	strbmi	pc, [sl], -pc, ror #27	; <UNPREDICTABLE>
    7c54:	strtmi	r4, [fp], -r1, asr #12
    7c58:	andge	pc, r0, sp, asr #17
    7c5c:			; <UNDEFINED> instruction: 0xf8cd9402
    7c60:	andls	fp, r3, r4
    7c64:			; <UNDEFINED> instruction: 0xf0162001
    7c68:			; <UNDEFINED> instruction: 0x4628fcdd
    7c6c:	ldmib	r0!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7c70:			; <UNDEFINED> instruction: 0xf7fe4620
    7c74:	bvs	fff02334 <rpl_re_syntax_options@@Base+0xffe94854>
    7c78:	cmpcs	r8, #3457024	; 0x34c000
    7c7c:	tsteq	r3, r2, asr sl
    7c80:	cfldrdge	mvd15, [fp, #-252]	; 0xffffff04
    7c84:	ldmib	r1, {r0, r3, r4, r5, r6, r7, fp, sp, lr}^
    7c88:	addmi	r0, r2, #0, 2
    7c8c:			; <UNDEFINED> instruction: 0xf6bf418b
    7c90:	stmibmi	pc!, {r2, r4, r6, r8, sl, fp, sp, pc}^	; <UNPREDICTABLE>
    7c94:	andcs	r4, r5, #48, 12	; 0x3000000
    7c98:			; <UNDEFINED> instruction: 0xf7fe4479
    7c9c:	bvs	ffe823dc <rpl_re_syntax_options@@Base+0xffe148fc>
    7ca0:	andcs	r2, sl, #67108864	; 0x4000000
    7ca4:	ldmib	r1, {r2, r9, sl, lr}^
    7ca8:			; <UNDEFINED> instruction: 0xf0210158
    7cac:	strtmi	pc, [r1], -r7, lsl #20
    7cb0:	andcs	r4, r1, r2, lsl #12
    7cb4:	ldc2	0, cr15, [r6], #88	; 0x58
    7cb8:			; <UNDEFINED> instruction: 0xf7fee53f
    7cbc:	stmdavs	r0, {r1, r2, r5, r7, r8, sl, fp, sp, lr, pc}
    7cc0:	svc	0x0068f7fd
    7cc4:	ldrbtmi	r4, [r9], #-2531	; 0xfffff61d
    7cc8:	andcs	r4, r1, r2, lsl #12
    7ccc:	stc2	0, cr15, [sl], #88	; 0x58
    7cd0:	ldmibvs	ip!, {r2, r4, r7, sl, sp, lr, pc}^
    7cd4:	blmi	feed04f0 <rpl_re_syntax_options@@Base+0xfee62a10>
    7cd8:	stmiapl	r3!, {r0, r1, r2, r3, r4, r6, r7, r8, fp, lr}^
    7cdc:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    7ce0:	stmib	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ce4:	strmi	r2, [r2], -r1, lsl #2
    7ce8:			; <UNDEFINED> instruction: 0xf7fe4620
    7cec:			; <UNDEFINED> instruction: 0xf7ffebba
    7cf0:	ldrdcs	fp, [r1], -r4
    7cf4:	bl	1f45cf4 <rpl_re_syntax_options@@Base+0x1ed8214>
    7cf8:	ldmibvs	sl!, {r3, r4, r6, r7, r8, r9, fp, lr}^
    7cfc:			; <UNDEFINED> instruction: 0x460458d3
    7d00:	stmdacs	r0, {r3, r4, sp, lr}
    7d04:	mcrge	4, 2, pc, cr6, cr14, {3}	; <UNPREDICTABLE>
    7d08:	andcs	r6, r5, #252, 18	; 0x3f0000
    7d0c:	andcs	r4, r0, sp, lsr #23
    7d10:	stmiapl	r3!, {r0, r1, r4, r6, r7, r8, fp, lr}^
    7d14:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
    7d18:	stmib	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7d1c:	strmi	r2, [r2], -r1, lsl #2
    7d20:			; <UNDEFINED> instruction: 0xf7fe4620
    7d24:	mulcs	r2, lr, fp
    7d28:	ldcl	7, cr15, [r6, #-1016]	; 0xfffffc08
    7d2c:	andcs	r4, r5, #3358720	; 0x334000
    7d30:			; <UNDEFINED> instruction: 0xf7fe4479
    7d34:	bvs	fff02344 <rpl_re_syntax_options@@Base+0xffe94864>
    7d38:			; <UNDEFINED> instruction: 0x46016b9a
    7d3c:			; <UNDEFINED> instruction: 0xf0162001
    7d40:	strbt	pc, [r5], #3185	; 0xc71	; <UNPREDICTABLE>
    7d44:	blmi	ff222530 <rpl_re_syntax_options@@Base+0xff1b4a50>
    7d48:	stmiami	r9, {r3, r6, r7, r9, fp, lr}^
    7d4c:	ldrbtmi	r5, [sl], #-2251	; 0xfffff735
    7d50:	ldmdavs	r9, {r3, r4, r5, r6, sl, lr}
    7d54:	ldc2l	0, cr15, [r8], {22}
    7d58:	blt	fec45d5c <rpl_re_syntax_options@@Base+0xfebd827c>
    7d5c:	ldrbtmi	r4, [r8], #-2245	; 0xfffff73b
    7d60:	ldc2l	0, cr15, [r2], {22}
    7d64:	blmi	fe600e50 <rpl_re_syntax_options@@Base+0xfe593370>
    7d68:	ldmibvs	ip!, {r0, r7, r9, sl, lr}^
    7d6c:	stmibmi	r2, {r0, r2, r9, sp}^
    7d70:	stmiapl	r4!, {sp}^
    7d74:	stmdavs	r6!, {r0, r3, r4, r5, r6, sl, lr}
    7d78:	ldmdb	lr, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7d7c:	mulpl	r0, r9, r8
    7d80:	ldmdavs	fp!, {r0, r8, sp}
    7d84:	strls	r6, [r0, #-2075]	; 0xfffff7e5
    7d88:	ldrtmi	r4, [r0], -r2, lsl #12
    7d8c:	bl	1a45d8c <rpl_re_syntax_options@@Base+0x19d82ac>
    7d90:			; <UNDEFINED> instruction: 0xf0162001
    7d94:	stmdavs	r1!, {r0, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
    7d98:			; <UNDEFINED> instruction: 0xf7fe200a
    7d9c:	ldmibmi	r7!, {r3, r7, r8, r9, fp, sp, lr, pc}
    7da0:	andcs	r2, r0, r5, lsl #4
    7da4:	stmdavs	r4!, {r0, r3, r4, r5, r6, sl, lr}
    7da8:	stmdb	r6, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7dac:	tstcs	r1, fp, lsr r8
    7db0:			; <UNDEFINED> instruction: 0x4602681b
    7db4:			; <UNDEFINED> instruction: 0xf7fe4620
    7db8:	andcs	lr, r1, r4, asr fp
    7dbc:	stc	7, cr15, [ip, #-1016]	; 0xfffffc08
    7dc0:	andcs	r4, r1, pc, lsr #19
    7dc4:			; <UNDEFINED> instruction: 0xf0164479
    7dc8:	ldrbt	pc, [ip], sp, lsr #24	; <UNPREDICTABLE>
    7dcc:	stmiami	sp!, {r0, r9, sl, lr}
    7dd0:			; <UNDEFINED> instruction: 0xf0164478
    7dd4:	usat	pc, #15, r9, lsl #25	; <UNPREDICTABLE>
    7dd8:			; <UNDEFINED> instruction: 0xf0162001
    7ddc:	blmi	1e87638 <rpl_re_syntax_options@@Base+0x1e19b58>
    7de0:	strdcs	r6, [sl], -sl
    7de4:	stmdavs	r1!, {r2, r4, r6, r7, fp, ip, lr}
    7de8:	bl	1845de8 <rpl_re_syntax_options@@Base+0x17d8308>
    7dec:	andcs	r4, r5, #2719744	; 0x298000
    7df0:	ldrbtmi	r2, [r9], #-0
    7df4:			; <UNDEFINED> instruction: 0xf7fe6824
    7df8:	ldmdavs	fp!, {r5, r8, fp, sp, lr, pc}
    7dfc:	ldmdavs	fp, {r0, r8, sp}
    7e00:	strtmi	r4, [r0], -r2, lsl #12
    7e04:	bl	b45e04 <rpl_re_syntax_options@@Base+0xad8324>
    7e08:			; <UNDEFINED> instruction: 0xf7fe2002
    7e0c:	ldmibmi	pc, {r1, r2, r5, r6, r7, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
    7e10:	andcs	r4, r1, sl, lsr #12
    7e14:			; <UNDEFINED> instruction: 0xf0164479
    7e18:	ldrb	pc, [r4], r5, lsl #24	; <UNPREDICTABLE>
    7e1c:			; <UNDEFINED> instruction: 0x4629489c
    7e20:			; <UNDEFINED> instruction: 0xf0164478
    7e24:	strt	pc, [r5], #3185	; 0xc71
    7e28:	bl	45e28 <_IO_stdin_used@@Base+0x75e8>
    7e2c:	andcs	r4, r5, #2506752	; 0x264000
    7e30:	ldrbtmi	r2, [r9], #-0
    7e34:	stmdb	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7e38:	adcsvs	r6, r8, #1028096	; 0xfb000
    7e3c:			; <UNDEFINED> instruction: 0x0094f8d3
    7e40:	ldc2	0, cr15, [r0], #176	; 0xb0
    7e44:			; <UNDEFINED> instruction: 0x46026ab9
    7e48:			; <UNDEFINED> instruction: 0xf0162000
    7e4c:	andcs	pc, r1, fp, ror #23
    7e50:	stcl	7, cr15, [r2], {254}	; 0xfe
    7e54:			; <UNDEFINED> instruction: 0x46104990
    7e58:	andcs	r4, r5, #92160	; 0x16800
    7e5c:	strb	r4, [r0, #1145]	; 0x479
    7e60:	ldrsbcc	pc, [ip, #129]!	; 0x81	; <UNPREDICTABLE>
    7e64:	stmdacs	r0, {r0, r1, r6, r8, ip, sp, pc}
    7e68:	cfstrdge	mvd15, [pc, #508]!	; 806c <ASN1_STRING_length@plt+0x1804>
    7e6c:	andcs	r4, r5, #2277376	; 0x22c000
    7e70:	andcs	r4, r0, r4, asr fp
    7e74:	ldr	r4, [r4, #1145]!	; 0x479
    7e78:			; <UNDEFINED> instruction: 0xf43f2800
    7e7c:	strb	sl, [r7, #2433]!	; 0x981
    7e80:	andcs	r4, r5, #2211840	; 0x21c000
    7e84:	ldrbtmi	r4, [r9], #-2895	; 0xfffff4b1
    7e88:	stmdalt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7e8c:	andcs	r4, r5, #2179072	; 0x214000
    7e90:	ldrbtmi	r2, [r9], #-0
    7e94:	ldm	r0, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7e98:	blmi	12a2688 <rpl_re_syntax_options@@Base+0x1234ba8>
    7e9c:	ldmdavs	r9, {r0, r1, r4, r6, r7, fp, ip, lr}
    7ea0:	ldcl	7, cr15, [ip], {254}	; 0xfe
    7ea4:			; <UNDEFINED> instruction: 0xf0162001
    7ea8:	andcs	pc, r1, pc, lsr #27
    7eac:	ldc	7, cr15, [r4], {254}	; 0xfe
    7eb0:	andcs	r4, r5, #68, 22	; 0x11000
    7eb4:			; <UNDEFINED> instruction: 0x465869fc
    7eb8:	stmiapl	r4!, {r0, r1, r3, r4, r5, r6, r8, fp, lr}^
    7ebc:	stmdavs	r5!, {r0, r3, r4, r5, r6, sl, lr}
    7ec0:	ldm	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7ec4:	tstcs	r1, lr, lsr r8
    7ec8:			; <UNDEFINED> instruction: 0x46026833
    7ecc:			; <UNDEFINED> instruction: 0xf7fe4628
    7ed0:	andcs	lr, r1, r8, asr #21
    7ed4:	ldc2	0, cr15, [r8, #88]	; 0x58
    7ed8:	andcs	r6, sl, r1, lsr #16
    7edc:	b	ff9c5edc <rpl_re_syntax_options@@Base+0xff9583fc>
    7ee0:	andcs	r4, r5, #1867776	; 0x1c8000
    7ee4:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    7ee8:			; <UNDEFINED> instruction: 0xf7fe6824
    7eec:	ldmdavs	r3!, {r1, r2, r5, r7, fp, sp, lr, pc}
    7ef0:	strmi	r2, [r2], -r1, lsl #2
    7ef4:			; <UNDEFINED> instruction: 0xf7fe4620
    7ef8:			; <UNDEFINED> instruction: 0x2001eab4
    7efc:	stcl	7, cr15, [ip], #-1016	; 0xfffffc08
    7f00:	andcs	r4, r5, #1753088	; 0x1ac000
    7f04:	andcs	r4, r0, pc, lsr #22
    7f08:	strb	r4, [sl, #-1145]!	; 0xfffffb87
    7f0c:			; <UNDEFINED> instruction: 0xf8d36afb
    7f10:			; <UNDEFINED> instruction: 0xf7fd0094
    7f14:	ldrdcs	lr, [r1], -ip
    7f18:	mrrc	7, 15, pc, lr, cr14	; <UNPREDICTABLE>
    7f1c:	andcs	r6, r5, #4145152	; 0x3f4000
    7f20:	andcs	r4, r0, r8, lsr #22
    7f24:	stmiapl	fp!, {r0, r1, r5, r6, r8, fp, lr}^
    7f28:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
    7f2c:	stm	r4, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7f30:	tstcs	r1, r3, lsr #16
    7f34:	strtmi	r4, [r8], -r2, lsl #12
    7f38:	b	fe4c5f38 <rpl_re_syntax_options@@Base+0xfe458458>
    7f3c:			; <UNDEFINED> instruction: 0xf7fe2002
    7f40:	ldmdbmi	sp, {r2, r3, r6, sl, fp, sp, lr, pc}^
    7f44:	blmi	7d0760 <rpl_re_syntax_options@@Base+0x762c80>
    7f48:	strb	r4, [sl, #-1145]	; 0xfffffb87
    7f4c:	andcs	r4, r5, #1490944	; 0x16c000
    7f50:	ldrbtmi	r4, [r9], #-2844	; 0xfffff4e4
    7f54:	stmdalt	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7f58:	andcs	r4, r5, #1458176	; 0x164000
    7f5c:	ldrbtmi	r4, [r9], #-2841	; 0xfffff4e7
    7f60:	stmdalt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    7f64:	andcs	r4, r5, #1425408	; 0x15c000
    7f68:	andcs	r4, r0, r6, lsl fp
    7f6c:	ldr	r4, [r8, #-1145]!	; 0xfffffb87
    7f70:	andcs	r4, r5, #1392640	; 0x154000
    7f74:	andcs	r4, r0, r3, lsl fp
    7f78:	ldr	r4, [r2, #-1145]!	; 0xfffffb87
    7f7c:	ldmdbmi	r4, {r0, r1, r4, r6, fp, lr}^
    7f80:	ldrbtmi	r4, [r9], #-1144	; 0xfffffb88
    7f84:	mcrlt	7, 4, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    7f88:	ldrbtmi	r4, [r8], #-2130	; 0xfffff7ae
    7f8c:	ldmibvs	ip!, {r0, r6, r8, sl, sp, lr, pc}^
    7f90:	blmi	3107ac <rpl_re_syntax_options@@Base+0x2a2ccc>
    7f94:	ldmdbmi	r0, {sp}^
    7f98:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
    7f9c:	rscsvs	r6, fp, #1769472	; 0x1b0000
    7fa0:	stmda	sl, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    7fa4:	strmi	r2, [r2], -r1, lsl #2
    7fa8:			; <UNDEFINED> instruction: 0xf7fe6af8
    7fac:	andcs	lr, r1, sl, asr sl
    7fb0:	ldc	7, cr15, [r2], {254}	; 0xfe
    7fb4:	andeq	r5, r4, r4, ror r4
    7fb8:	andeq	r5, r4, lr, lsr r4
    7fbc:	andeq	r9, r4, r6, asr #17
    7fc0:			; <UNDEFINED> instruction: 0x000004bc
    7fc4:	strdeq	r0, [r0], -r8
    7fc8:	andeq	r4, r4, ip, lsl #24
    7fcc:	andeq	r0, r0, ip, ror r4
    7fd0:	andeq	r0, r0, ip, lsr #9
    7fd4:	strheq	r4, [r4], -r0
    7fd8:	andeq	r2, r4, r2, lsr #21
    7fdc:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
    7fe0:	andeq	r7, r3, r4, asr #30
    7fe4:	ldrdeq	r4, [r4], -sl
    7fe8:	andeq	lr, r5, r0, lsl r2
    7fec:	andeq	r0, r0, ip, asr #9
    7ff0:	andeq	r4, r4, r2, lsr #20
    7ff4:	andeq	r7, r3, ip, lsr #32
    7ff8:	andeq	r0, r0, r8, ror #9
    7ffc:	ldrdeq	r0, [r0], -r4
    8000:	andeq	r4, r4, ip, lsr lr
    8004:			; <UNDEFINED> instruction: 0x000414b8
    8008:	muleq	r4, r4, lr
    800c:	andeq	r3, r4, r4, ror #29
    8010:	andeq	r3, r4, r0, lsr #21
    8014:	andeq	r2, r4, r4, lsl #11
    8018:	andeq	r4, r4, r0, lsl r1
    801c:	andeq	r3, r4, r2, asr sl
    8020:	andeq	r4, r4, r4, asr #26
    8024:	ldrdeq	r3, [r4], -lr
    8028:	andeq	r4, r4, r0, asr #22
    802c:	andeq	r4, r4, r4, asr r6
    8030:	andeq	r4, r4, r6, lsl #26
    8034:	andeq	r4, r4, sl, ror #16
    8038:	strdeq	r6, [r3], -r4
    803c:	andeq	r4, r4, lr, lsl #20
    8040:	ldrdeq	r4, [r4], -r2
    8044:	ldrdeq	r0, [r0], -r8
    8048:	andeq	r4, r4, r2, ror #27
    804c:	andeq	r3, r6, ip, ror #11
    8050:	andeq	r4, r4, ip, lsr #27
    8054:	andeq	r7, r3, sl, ror #29
    8058:	andeq	r4, r4, r8, lsr r8
    805c:	muleq	r0, r8, r4
    8060:	andeq	r4, r4, r0, lsl #7
    8064:	andeq	r4, r4, ip, lsr #25
    8068:	andeq	r0, r0, r4, lsr #9
    806c:	strdeq	r2, [r4], -sl
    8070:	andeq	r4, r4, r8, lsr #21
    8074:	andeq	r4, r4, lr, asr #24
    8078:	muleq	r4, r0, r3
    807c:	andeq	r4, r4, ip, lsr r3
    8080:	andeq	r4, r4, r8, ror fp
    8084:	andeq	r4, r4, r8, lsl #22
    8088:	andeq	r4, r4, lr, ror #5
    808c:	andeq	r4, r4, r4, ror #21
    8090:	andeq	r4, r4, r4, asr #24
    8094:	andeq	r7, r3, sl, ror #24
    8098:	andeq	r4, r4, r0, lsr #18
    809c:	andeq	r4, r4, r8, lsr #17
    80a0:	andeq	r4, r4, r2, lsr r7
    80a4:	strdeq	r4, [r4], -r6
    80a8:	muleq	r4, r0, r7
    80ac:	strdeq	r4, [r4], -sl
    80b0:	andeq	r4, r4, ip, lsl r9
    80b4:	muleq	r4, ip, r1
    80b8:	andeq	r3, r4, r0, lsr r0
    80bc:	andeq	r4, r4, r2, asr #5
    80c0:	strdeq	r4, [r4], -r6
    80c4:	strdeq	r4, [r4], -r4	; <UNPREDICTABLE>
    80c8:	andeq	r4, r4, r0, lsr #14
    80cc:	andeq	r3, r4, ip, lsl #19
    80d0:	andeq	r3, r4, sl, lsr r5
    80d4:	andeq	r3, r4, r2, lsl #19
    80d8:	strdeq	r4, [r4], -sl
    80dc:	bleq	44220 <_IO_stdin_used@@Base+0x59e0>
    80e0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    80e4:	strbtmi	fp, [sl], -r2, lsl #24
    80e8:	strlt	fp, [r1], #-1028	; 0xfffffbfc
    80ec:	ldrdge	pc, [r4], -pc	; <UNPREDICTABLE>
    80f0:	ldrmi	sl, [sl], #776	; 0x308
    80f4:	ldrdgt	pc, [r0], -pc	; <UNPREDICTABLE>
    80f8:	andgt	pc, ip, sl, asr r8	; <UNPREDICTABLE>
    80fc:	stcgt	8, cr15, [r4, #-308]	; 0xfffffecc
    8100:			; <UNDEFINED> instruction: 0xf85a4b06
    8104:	stmdami	r6, {r0, r1, ip, sp}
    8108:	andeq	pc, r0, sl, asr r8	; <UNPREDICTABLE>
    810c:	stcl	7, cr15, [ip, #1012]	; 0x3f4
    8110:	stcl	7, cr15, [sl, #-1012]!	; 0xfffffc0c
    8114:	ldrdeq	sp, [r5], -r0
    8118:	andeq	r0, r0, r8, asr r4
    811c:	andeq	r0, r0, r4, asr #9
    8120:	andeq	r0, r0, r8, lsl r5
    8124:	ldr	r3, [pc, #20]	; 8140 <ASN1_STRING_length@plt+0x18d8>
    8128:	ldr	r2, [pc, #20]	; 8144 <ASN1_STRING_length@plt+0x18dc>
    812c:	add	r3, pc, r3
    8130:	ldr	r2, [r3, r2]
    8134:	cmp	r2, #0
    8138:	bxeq	lr
    813c:	b	5d00 <__gmon_start__@plt>
    8140:			; <UNDEFINED> instruction: 0x0005d9b0
    8144:	andeq	r0, r0, r0, ror #8
    8148:	blmi	1da168 <rpl_re_syntax_options@@Base+0x16c688>
    814c:	bmi	1d9334 <rpl_re_syntax_options@@Base+0x16b854>
    8150:	addmi	r4, r3, #2063597568	; 0x7b000000
    8154:	andle	r4, r3, sl, ror r4
    8158:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    815c:	ldrmi	fp, [r8, -r3, lsl #2]
    8160:	svclt	0x00004770
    8164:	andeq	r0, r6, r0, asr #4
    8168:	andeq	r0, r6, ip, lsr r2
    816c:	andeq	sp, r5, ip, lsl #19
    8170:	andeq	r0, r0, ip, lsl #9
    8174:	stmdbmi	r9, {r3, fp, lr}
    8178:	bmi	259360 <rpl_re_syntax_options@@Base+0x1eb880>
    817c:	bne	259368 <rpl_re_syntax_options@@Base+0x1eb888>
    8180:	svceq	0x00cb447a
    8184:			; <UNDEFINED> instruction: 0x01a1eb03
    8188:	andle	r1, r3, r9, asr #32
    818c:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
    8190:	ldrmi	fp, [r8, -r3, lsl #2]
    8194:	svclt	0x00004770
    8198:	andeq	r0, r6, r4, lsl r2
    819c:	andeq	r0, r6, r0, lsl r2
    81a0:	andeq	sp, r5, r0, ror #18
    81a4:	andeq	r0, r0, r0, lsr #9
    81a8:	blmi	2b55d0 <rpl_re_syntax_options@@Base+0x247af0>
    81ac:	ldrbtmi	r4, [fp], #-2570	; 0xfffff5f6
    81b0:	ldmdavc	fp, {r1, r3, r4, r5, r6, sl, lr}
    81b4:	blmi	276768 <rpl_re_syntax_options@@Base+0x208c88>
    81b8:	ldrdlt	r5, [r3, -r3]!
    81bc:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
    81c0:			; <UNDEFINED> instruction: 0xf7fe6818
    81c4:			; <UNDEFINED> instruction: 0xf7ffeb34
    81c8:	blmi	1c80cc <rpl_re_syntax_options@@Base+0x15a5ec>
    81cc:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
    81d0:	stclt	0, cr7, [r8, #-104]	; 0xffffff98
    81d4:	ldrdeq	r0, [r6], -lr
    81d8:	andeq	sp, r5, r0, lsr r9
    81dc:	andeq	r0, r0, r4, lsl r5
    81e0:	andeq	sp, r5, r2, asr #28
    81e4:			; <UNDEFINED> instruction: 0x000601be
    81e8:	svclt	0x0000e7c4
    81ec:	andeq	r0, r0, r0
    81f0:	andne	lr, r1, #208, 18	; 0x340000
    81f4:			; <UNDEFINED> instruction: 0x4604b510
    81f8:			; <UNDEFINED> instruction: 0xf7fd6800
    81fc:	strdvs	lr, [r0], #204	; 0xcc	; <UNPREDICTABLE>
    8200:	svclt	0x0000bd10
    8204:			; <UNDEFINED> instruction: 0x460eb5f8
    8208:	strmi	r6, [r4], -pc, lsl #16
    820c:	tstle	r9, r2, lsl #30
    8210:	subvs	r2, r3, r0, lsl #6
    8214:	movwcc	lr, #10688	; 0x29c0
    8218:	stmdavs	fp, {r1, r4, r6, r9, fp, ip, sp, pc}^
    821c:	andhi	r8, r7, r2, asr #32
    8220:	ldcllt	0, cr6, [r8, #268]!	; 0x10c
    8224:	tstle	r2, sl, lsl #30
    8228:	movwcs	r1, #3336	; 0xd08
    822c:			; <UNDEFINED> instruction: 0x61a3ba55
    8230:	movwcc	lr, #6596	; 0x19c4
    8234:	stfeqd	f7, [r8], {4}
    8238:	stmib	r4, {r0, r1, r5, r6, r7, sp, lr}^
    823c:	stmdagt	pc, {r2, r8, r9, ip, sp}	; <UNPREDICTABLE>
    8240:	rsbhi	r6, r5, r6, ror r9
    8244:	stm	ip, {r0, r1, r2, r5, pc}
    8248:			; <UNDEFINED> instruction: 0x61a6000f
    824c:			; <UNDEFINED> instruction: 0xf7fdbdf8
    8250:	svclt	0x0000eccc
    8254:	strdlt	fp, [r3], r0	; <UNPREDICTABLE>
    8258:			; <UNDEFINED> instruction: 0xf8dfab01
    825c:			; <UNDEFINED> instruction: 0x4606c0dc
    8260:	ldrmi	r2, [r8], -r0, lsl #15
    8264:	ldrbtmi	r4, [ip], #2869	; 0xb35
    8268:			; <UNDEFINED> instruction: 0x463a4615
    826c:			; <UNDEFINED> instruction: 0xf85c460c
    8270:	tstcs	r0, r3
    8274:			; <UNDEFINED> instruction: 0x9321681b
    8278:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    827c:	svcmi	0x00309700
    8280:			; <UNDEFINED> instruction: 0xf7fd447f
    8284:	stccs	13, cr14, [r0, #-952]	; 0xfffffc48
    8288:	stccs	0, cr13, [r1, #-264]	; 0xfffffef8
    828c:			; <UNDEFINED> instruction: 0x4601d151
    8290:	ldrtmi	r4, [r0], -sl, ror #12
    8294:	b	15c6294 <rpl_re_syntax_options@@Base+0x15587b4>
    8298:	blle	dd22a0 <rpl_re_syntax_options@@Base+0xd647c0>
    829c:			; <UNDEFINED> instruction: 0x2004f8bd
    82a0:	stcne	3, cr2, [r5, #-0]
    82a4:	bcs	a0438 <rpl_re_syntax_options@@Base+0x32958>
    82a8:	eorvs	r6, r2, r3, lsr #1
    82ac:			; <UNDEFINED> instruction: 0x612360e3
    82b0:	tstle	r2, r3, ror #2
    82b4:	blmi	8eeac4 <rpl_re_syntax_options@@Base+0x880fe4>
    82b8:	ldmpl	fp!, {r1, r5, r6, sp, lr}^
    82bc:	msrpl	SPSR_fxc, r3	; <illegal shifter operand>
    82c0:	strcs	fp, [r1, #-2917]	; 0xfffff49b
    82c4:	blmi	75ab4c <rpl_re_syntax_options@@Base+0x6ed06c>
    82c8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    82cc:	blls	86233c <rpl_re_syntax_options@@Base+0x7f485c>
    82d0:	qsuble	r4, sl, ip
    82d4:	eorlt	r4, r3, r8, lsr #12
    82d8:	bcs	2b7aa0 <rpl_re_syntax_options@@Base+0x249fc0>
    82dc:	blge	fc788 <rpl_re_syntax_options@@Base+0x8eca8>
    82e0:			; <UNDEFINED> instruction: 0xf8df9e07
    82e4:	blgt	3f846c <rpl_re_syntax_options@@Base+0x38a98c>
    82e8:	andeq	lr, pc, r5, lsl #17
    82ec:			; <UNDEFINED> instruction: 0xf8576166
    82f0:			; <UNDEFINED> instruction: 0xf893300c
    82f4:	stfcss	f5, [r0, #-428]	; 0xfffffe54
    82f8:	strtmi	sp, [r0], -r3, ror #1
    82fc:			; <UNDEFINED> instruction: 0xf912f00b
    8300:	ldmdami	r2, {r0, r9, sl, lr}
    8304:			; <UNDEFINED> instruction: 0xf0164478
    8308:			; <UNDEFINED> instruction: 0xe7dbf9ff
    830c:	ldrb	r2, [r9, r0, lsl #10]
    8310:	strbtmi	r4, [sl], -r1, lsl #12
    8314:			; <UNDEFINED> instruction: 0xf7fd4630
    8318:			; <UNDEFINED> instruction: 0xe7bdec74
    831c:			; <UNDEFINED> instruction: 0xf00b4620
    8320:	strmi	pc, [r1], -r1, lsl #18
    8324:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
    8328:			; <UNDEFINED> instruction: 0xf9eef016
    832c:			; <UNDEFINED> instruction: 0xf7fee7ca
    8330:			; <UNDEFINED> instruction: 0xf7fde87e
    8334:	svclt	0x0000ec5a
    8338:	andeq	sp, r5, sl, ror r8
    833c:	andeq	r0, r0, ip, asr #9
    8340:	andeq	sp, r5, r0, ror #16
    8344:			; <UNDEFINED> instruction: 0x000004b4
    8348:	andeq	sp, r5, r8, lsl r8
    834c:	andeq	r6, r3, ip, lsr r5
    8350:	andeq	r6, r3, sl, lsl r5
    8354:	adclt	fp, r3, r0, lsr r5
    8358:			; <UNDEFINED> instruction: 0xf8dfab01
    835c:	strmi	ip, [r5], -r8, rrx
    8360:	ldrmi	r4, [r8], -ip, lsl #12
    8364:	ldrbtmi	r4, [ip], #2840	; 0xb18
    8368:	smlabbcs	r0, r0, r2, r2
    836c:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
    8370:			; <UNDEFINED> instruction: 0x9321681b
    8374:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8378:			; <UNDEFINED> instruction: 0xf7fd9200
    837c:			; <UNDEFINED> instruction: 0xb1b4ed72
    8380:	tstle	ip, r1, lsl #24
    8384:	strbtmi	r4, [sl], -r1, lsl #12
    8388:			; <UNDEFINED> instruction: 0xf7fe4628
    838c:	bmi	402b04 <rpl_re_syntax_options@@Base+0x395024>
    8390:	blmi	352398 <rpl_re_syntax_options@@Base+0x2e48b8>
    8394:	svclt	0x00ac447a
    8398:			; <UNDEFINED> instruction: 0x0004f8bd
    839c:	rscscc	pc, pc, pc, asr #32
    83a0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    83a4:	subsmi	r9, sl, r1, lsr #22
    83a8:	eorlt	sp, r3, r7, lsl #2
    83ac:			; <UNDEFINED> instruction: 0x4601bd30
    83b0:	strtmi	r4, [r8], -sl, ror #12
    83b4:	stc	7, cr15, [r4], #-1012	; 0xfffffc0c
    83b8:			; <UNDEFINED> instruction: 0xf7fee7e9
    83bc:			; <UNDEFINED> instruction: 0xf7fde838
    83c0:	svclt	0x0000ec14
    83c4:	andeq	sp, r5, sl, ror r7
    83c8:	andeq	r0, r0, ip, asr #9
    83cc:	andeq	sp, r5, ip, asr #14
    83d0:	rsbeq	pc, r0, #160, 2	; 0x28
    83d4:	bcs	5b018 <quoting_style_vals@@Base+0x7e14>
    83d8:	ldmdble	r7, {r0, r1, r3, r4, r5, r6, sl, lr}
    83dc:	subseq	pc, ip, #160, 2	; 0x28
    83e0:	svclt	0x00182816
    83e4:	ldmdble	r1, {r1, r9, fp, sp}
    83e8:	ldmpl	fp, {r0, r1, r3, r9, fp, lr}
    83ec:	ldmdblt	r3!, {r0, r1, r3, r4, r8, r9, fp, ip, sp, lr}^
    83f0:	msreq	SPSR_fsxc, #160, 2	; 0x28
    83f4:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    83f8:	svclt	0x00182b00
    83fc:	svclt	0x000c2865
    8400:	andcs	r2, r0, r1
    8404:	movweq	pc, #4224	; 0x1080	; <UNPREDICTABLE>
    8408:			; <UNDEFINED> instruction: 0x47704618
    840c:	ldrmi	r2, [r8], -r0, lsl #6
    8410:	svclt	0x00004770
    8414:	andeq	sp, r5, r8, lsl #14
    8418:			; <UNDEFINED> instruction: 0x000004b4
    841c:	mvnsmi	lr, sp, lsr #18
    8420:	svcvs	0x0080f5b0
    8424:	blhi	c38e0 <rpl_re_syntax_options@@Base+0x55e00>
    8428:	blmi	f9ad24 <rpl_re_syntax_options@@Base+0xf2d244>
    842c:	adclt	r4, r6, sl, ror r4
    8430:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
    8434:			; <UNDEFINED> instruction: 0xf04f9325
    8438:	ble	1709040 <rpl_re_syntax_options@@Base+0x169b560>
    843c:	blhi	1043f04 <rpl_re_syntax_options@@Base+0xfd6424>
    8440:	vstmdbge	r4!, {d10-d11}
    8444:	strmi	r4, [lr], -r0, lsl #13
    8448:			; <UNDEFINED> instruction: 0xf8432400
    844c:	addsmi	r4, sp, #4, 30
    8450:			; <UNDEFINED> instruction: 0x4640d1fb
    8454:	streq	pc, [r1, #-264]	; 0xfffffef8
    8458:	stmib	lr!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    845c:	blvc	ff244058 <rpl_re_syntax_options@@Base+0xff1d6578>
    8460:	blvs	b83ae4 <rpl_re_syntax_options@@Base+0xb16004>
    8464:			; <UNDEFINED> instruction: 0xf1d8aa26
    8468:			; <UNDEFINED> instruction: 0xf0030300
    846c:			; <UNDEFINED> instruction: 0xf04f011f
    8470:	cdp	3, 11, cr0, cr8, cr1, {0}
    8474:	vstr	d21, [sp, #924]	; 0x39c
    8478:	vadd.f32	s14, s16, s6
    847c:	vnmul.f64	d8, d8, d5
    8480:	bl	ab0a0 <rpl_re_syntax_options@@Base+0x3d5c0>
    8484:			; <UNDEFINED> instruction: 0xf0080080
    8488:	svclt	0x0058021f
    848c:			; <UNDEFINED> instruction: 0xf016424a
    8490:			; <UNDEFINED> instruction: 0xf8500701
    8494:	blx	cf6ac <rpl_re_syntax_options@@Base+0x61bcc>
    8498:	svclt	0x0018f302
    849c:			; <UNDEFINED> instruction: 0xf016af05
    84a0:	b	10c9cb0 <rpl_re_syntax_options@@Base+0x105c1d0>
    84a4:	svclt	0x00180301
    84a8:			; <UNDEFINED> instruction: 0xf10dae05
    84ac:			; <UNDEFINED> instruction: 0xf840080c
    84b0:	cdp	12, 11, cr3, cr13, cr4, {4}
    84b4:	vstr	d8, [sp, #800]	; 0x320
    84b8:	and	r8, r4, r4, lsl #20
    84bc:	stmib	r4!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    84c0:	blcs	1224d4 <rpl_re_syntax_options@@Base+0xb49f4>
    84c4:	movwcs	sp, #265	; 0x109
    84c8:			; <UNDEFINED> instruction: 0x46394632
    84cc:			; <UNDEFINED> instruction: 0xf8cd4628
    84d0:			; <UNDEFINED> instruction: 0xf7fd8000
    84d4:	cdpne	15, 0, cr14, cr4, cr8, {1}
    84d8:	bmi	4ff4a0 <rpl_re_syntax_options@@Base+0x4919c0>
    84dc:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
    84e0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    84e4:	subsmi	r9, sl, r5, lsr #22
    84e8:			; <UNDEFINED> instruction: 0x4620d114
    84ec:	ldc	0, cr11, [sp], #152	; 0x98
    84f0:	pop	{r1, r8, r9, fp, pc}
    84f4:	stmdbmi	sp, {r4, r5, r6, r7, r8, pc}
    84f8:	andcs	r2, r0, r5, lsl #4
    84fc:			; <UNDEFINED> instruction: 0xf7fd4479
    8500:			; <UNDEFINED> instruction: 0xf44fed9c
    8504:	strmi	r6, [r1], -r0, lsl #5
    8508:			; <UNDEFINED> instruction: 0xf0162001
    850c:	andcs	pc, r1, fp, lsl #17
    8510:	stmdb	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8514:	svc	0x008af7fd
    8518:	andeq	r0, r0, r0
    851c:	smlawbmi	lr, r0, r4, r8
    8520:			; <UNDEFINED> instruction: 0x0005d6b4
    8524:	andeq	r0, r0, ip, asr #9
    8528:	andeq	sp, r5, r2, lsl #12
    852c:	andeq	r6, r3, r4, asr r3
    8530:	bmi	89a9bc <rpl_re_syntax_options@@Base+0x82cedc>
    8534:	blmi	899720 <rpl_re_syntax_options@@Base+0x82bc40>
    8538:	adclt	fp, r3, r0, lsr r5
    853c:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
    8540:	strmi	r2, [r4], -r0, lsl #3
    8544:	eorls	r6, r1, #1179648	; 0x120000
    8548:	andeq	pc, r0, #79	; 0x4f
    854c:	tstls	r0, sp, lsl sl
    8550:	ldc	8, cr5, [r5, #628]	; 0x274
    8554:	vcmp.f64	d0, #0.0
    8558:	vneg.f64	d16, d0
    855c:	andle	pc, ip, r0, lsl sl	; <UNPREDICTABLE>
    8560:			; <UNDEFINED> instruction: 0xf7ff2101
    8564:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
    8568:			; <UNDEFINED> instruction: 0xf7fed106
    856c:			; <UNDEFINED> instruction: 0xf04fe94e
    8570:	cmncs	lr, #-16777216	; 0xff000000
    8574:	and	r6, r9, r3
    8578:			; <UNDEFINED> instruction: 0x4620dd1b
    857c:	strbtmi	sl, [sl], -r1, lsl #18
    8580:	stcl	7, cr15, [r6, #-1012]!	; 0xfffffc0c
    8584:	msrcc	SPSR_fxc, r5	; <illegal shifter operand>
    8588:	ldmdblt	r3, {r2, r9, sl, lr}^
    858c:	blmi	2dadcc <rpl_re_syntax_options@@Base+0x26d2ec>
    8590:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    8594:	blls	862604 <rpl_re_syntax_options@@Base+0x7f4b24>
    8598:	qaddle	r4, sl, r8
    859c:	eorlt	r4, r3, r0, lsr #12
    85a0:			; <UNDEFINED> instruction: 0x4601bd30
    85a4:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
    85a8:			; <UNDEFINED> instruction: 0xf8aef016
    85ac:			; <UNDEFINED> instruction: 0xf7fde7ee
    85b0:			; <UNDEFINED> instruction: 0xf04fef3e
    85b4:			; <UNDEFINED> instruction: 0xe7e934ff
    85b8:	andeq	sp, r5, ip, lsr #11
    85bc:	andeq	r0, r0, ip, asr #9
    85c0:	andeq	sp, r5, r2, lsr #11
    85c4:			; <UNDEFINED> instruction: 0x000004b4
    85c8:	andeq	sp, r5, r0, asr r5
    85cc:	andeq	r6, r3, r2, ror #5
    85d0:	blvc	440d4 <_IO_stdin_used@@Base+0x5894>
    85d4:	bmi	5d9e28 <rpl_re_syntax_options@@Base+0x56c348>
    85d8:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
    85dc:	bleq	12040b4 <rpl_re_syntax_options@@Base+0x11965d4>
    85e0:	blx	4441ac <rpl_re_syntax_options@@Base+0x3d66cc>
    85e4:	ldfmid	f5, [r4], {3}
    85e8:	vldr.16	s10, [r2, #36]	; 0x24
    85ec:	vcmp.f64	d0, #0.0
    85f0:	vneg.f64	d16, d0
    85f4:	svclt	0x0008fa10
    85f8:	andle	r2, pc, r1
    85fc:	stmdavs	sl, {r0, r3, r4, r5, r6, r8, ip, sp, pc}
    8600:			; <UNDEFINED> instruction: 0xb1646894
    8604:	ldrmi	r6, [r9], -sl, asr #16
    8608:	strmi	r4, [r4], -r0, lsr #15
    860c:	tstle	ip, r0, lsl #24
    8610:	ldm	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8614:	strmi	r2, [r3], -lr, ror #4
    8618:	andsvs	r4, sl, r0, lsr #12
    861c:			; <UNDEFINED> instruction: 0x4619bd10
    8620:	mrc2	7, 7, pc, cr12, cr15, {7}
    8624:	stccs	6, cr4, [r0], {4}
    8628:	svclt	0x00ccd0f2
    862c:	andcs	r2, r0, r1
    8630:	svclt	0x0000bd10
    8634:	andeq	sp, r5, r6, lsl #10
    8638:			; <UNDEFINED> instruction: 0x000004b4
    863c:			; <UNDEFINED> instruction: 0xf5b04a2a
    8640:	blmi	aa4448 <rpl_re_syntax_options@@Base+0xa36968>
    8644:	ldrblt	r4, [r0, #1146]!	; 0x47a
    8648:	ldmpl	r3, {r0, r1, r2, r5, r7, ip, sp, pc}^
    864c:			; <UNDEFINED> instruction: 0x4605bfbe
    8650:	strcs	sl, [r0], #-2596	; 0xfffff5dc
    8654:			; <UNDEFINED> instruction: 0x9325681b
    8658:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    865c:	blge	138544 <rpl_re_syntax_options@@Base+0xcaa64>
    8660:			; <UNDEFINED> instruction: 0xf843da31
    8664:	addsmi	r4, r3, #4, 30
    8668:			; <UNDEFINED> instruction: 0x4628d1fb
    866c:			; <UNDEFINED> instruction: 0xf7fe2701
    8670:	blge	9c2a08 <rpl_re_syntax_options@@Base+0x954f28>
    8674:	strls	r4, [r3], #-618	; 0xfffffd96
    8678:	andseq	pc, pc, #2
    867c:	bl	ee294 <rpl_re_syntax_options@@Base+0x807b4>
    8680:			; <UNDEFINED> instruction: 0xf0050680
    8684:	bl	149308 <rpl_re_syntax_options@@Base+0xdb828>
    8688:	svclt	0x00580007
    868c:			; <UNDEFINED> instruction: 0xf8564253
    8690:	blx	1df8a8 <rpl_re_syntax_options@@Base+0x171dc8>
    8694:	movwcs	pc, #259	; 0x103	; <UNPREDICTABLE>
    8698:	movwmi	r4, #54810	; 0xd61a
    869c:	tstls	r0, r3, lsl #18
    86a0:			; <UNDEFINED> instruction: 0xf846a905
    86a4:			; <UNDEFINED> instruction: 0xf7fd5c84
    86a8:	bmi	483fa8 <rpl_re_syntax_options@@Base+0x4164c8>
    86ac:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
    86b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    86b4:	subsmi	r9, sl, r5, lsr #22
    86b8:			; <UNDEFINED> instruction: 0xf080fab0
    86bc:	subsne	lr, r0, pc, asr #20
    86c0:	eorlt	sp, r7, r0, lsl r1
    86c4:	stmdbmi	fp, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
    86c8:	andcs	r2, r0, r5, lsl #4
    86cc:			; <UNDEFINED> instruction: 0xf7fd4479
    86d0:			; <UNDEFINED> instruction: 0xf44fecb4
    86d4:	strmi	r6, [r1], -r0, lsl #5
    86d8:			; <UNDEFINED> instruction: 0xf0152001
    86dc:	andcs	pc, r1, r3, lsr #31
    86e0:	ldmda	sl!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    86e4:	mcr	7, 5, pc, cr2, cr13, {7}	; <UNPREDICTABLE>
    86e8:	muleq	r5, ip, r4
    86ec:	andeq	r0, r0, ip, asr #9
    86f0:	andeq	sp, r5, r2, lsr r4
    86f4:	andeq	r6, r3, r4, lsl #3
    86f8:	mvnsmi	lr, sp, lsr #18
    86fc:	andcs	r4, r8, r5, lsl #12
    8700:	ldrmi	r4, [r6], -pc, lsl #12
    8704:			; <UNDEFINED> instruction: 0xf90cf02c
    8708:	ldrsbthi	pc, [r8], -pc	; <UNPREDICTABLE>
    870c:			; <UNDEFINED> instruction: 0xf8d844f8
    8710:	strmi	r3, [r4], -r0
    8714:	strvc	lr, [r0], -r0, asr #19
    8718:			; <UNDEFINED> instruction: 0x4622b15b
    871c:			; <UNDEFINED> instruction: 0x46294618
    8720:	mcrr2	0, 0, pc, r0, cr10	; <UNPREDICTABLE>
    8724:	ldrbtmi	r4, [sl], #-2568	; 0xfffff5f8
    8728:	movwcc	r6, #6227	; 0x1853
    872c:	pop	{r0, r1, r4, r6, sp, lr}
    8730:			; <UNDEFINED> instruction: 0x461a81f0
    8734:			; <UNDEFINED> instruction: 0x46184619
    8738:	blx	bc476a <rpl_re_syntax_options@@Base+0xb56c8a>
    873c:			; <UNDEFINED> instruction: 0xf8c84603
    8740:	strb	r0, [sl, r0]!
    8744:	andeq	pc, r5, r4, lsl #25
    8748:	andeq	pc, r5, sl, ror #24
    874c:	strmi	fp, [r1], -r8, lsl #10
    8750:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
    8754:			; <UNDEFINED> instruction: 0xf00a6818
    8758:	smlabblt	r0, r9, fp, pc	; <UNPREDICTABLE>
    875c:	stclt	8, cr6, [r8, #-256]	; 0xffffff00
    8760:	andeq	pc, r5, lr, lsr ip	; <UNPREDICTABLE>
    8764:	push	{r2, r3, r5, r8, r9, fp, lr}
    8768:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    876c:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
    8770:	ldmdavs	r9, {r1, r8, r9, fp, pc}
    8774:			; <UNDEFINED> instruction: 0x46044617
    8778:	suble	r2, r2, r0, lsl #18
    877c:			; <UNDEFINED> instruction: 0xeeb04a27
    8780:	ldrbtmi	r8, [sl], #-2880	; 0xfffff4c0
    8784:	addmi	r6, r2, #1179648	; 0x120000
    8788:	ldmib	r3, {r0, r2, r8, ip, lr, pc}^
    878c:	addsmi	r2, r0, #1
    8790:	ldmvs	sp, {r3, r8, r9, sl, fp, ip, sp, pc}^
    8794:	strmi	sp, [r8], -ip
    8798:			; <UNDEFINED> instruction: 0xf00a4621
    879c:	blmi	847540 <rpl_re_syntax_options@@Base+0x7d9a60>
    87a0:	ldrbtmi	r4, [fp], #-2592	; 0xfffff5e0
    87a4:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}^
    87a8:	addsvs	r6, r9, r4, lsl r0
    87ac:	sbcsvs	r4, r8, r5, lsl #12
    87b0:	bleq	1244278 <rpl_re_syntax_options@@Base+0x11d6798>
    87b4:	strtmi	r2, [r9], -r1, lsl #4
    87b8:			; <UNDEFINED> instruction: 0xf7ff4620
    87bc:	msrlt	CPSR_f, #9, 30	; 0x24
    87c0:	stmdavs	fp!, {r0, r2, r5, r7, r8, ip, sp, pc}
    87c4:	ldrd	pc, [r0], -r3
    87c8:	svceq	0x0000f1be
    87cc:	ldc	0, cr13, [sp], #56	; 0x38
    87d0:	ldrtmi	r8, [sl], -r2, lsl #22
    87d4:	ldrtmi	r6, [r1], -fp, ror #16
    87d8:	ldrbtmi	r4, [r4], r0, lsr #12
    87dc:	ldrhmi	lr, [r0, #141]!	; 0x8d
    87e0:			; <UNDEFINED> instruction: 0xf7fe4760
    87e4:	stmdavs	r3, {r1, r4, fp, sp, lr, pc}
    87e8:	tstle	pc, r4, lsl #22
    87ec:			; <UNDEFINED> instruction: 0x4631463a
    87f0:			; <UNDEFINED> instruction: 0xf7fd4620
    87f4:	mcrrne	11, 15, lr, r3, cr4
    87f8:	ldc	0, cr13, [sp], #972	; 0x3cc
    87fc:	pop	{r1, r8, r9, fp, pc}
    8800:	andcs	r8, r1, #240, 2	; 0x3c
    8804:	mcr2	7, 7, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
    8808:	mvnle	r2, r0, lsl #16
    880c:	blhi	c3b08 <rpl_re_syntax_options@@Base+0x56028>
    8810:	rscscc	pc, pc, pc, asr #32
    8814:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8818:	andeq	pc, r5, r6, lsr #24
    881c:	andeq	sp, r5, r2, lsl #17
    8820:	andeq	pc, r5, lr, ror #23
    8824:	andeq	sp, r5, r0, ror #16
    8828:	push	{r0, r2, r3, r5, r8, r9, fp, lr}
    882c:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    8830:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
    8834:	ldmdavs	r9, {r1, r8, r9, fp, pc}
    8838:			; <UNDEFINED> instruction: 0x46044617
    883c:	suble	r2, r3, r0, lsl #18
    8840:			; <UNDEFINED> instruction: 0xeeb04a28
    8844:	ldrbtmi	r8, [sl], #-2880	; 0xfffff4c0
    8848:	addmi	r6, r2, #5373952	; 0x520000
    884c:	ldmdbvs	r8, {r0, r2, r8, ip, lr, pc}
    8850:	addsmi	r6, r0, #5898240	; 0x5a0000
    8854:	ldmdbvs	sp, {r3, r8, r9, sl, fp, ip, sp, pc}^
    8858:	strmi	sp, [r8], -ip
    885c:			; <UNDEFINED> instruction: 0xf00a4621
    8860:	blmi	88747c <rpl_re_syntax_options@@Base+0x81999c>
    8864:	ldrbtmi	r4, [fp], #-2593	; 0xfffff5df
    8868:	ldmdavs	r9, {r1, r3, r4, r5, r6, sl, lr}^
    886c:	tstvs	r9, r4, asr r0
    8870:	cmpvs	r8, r5, lsl #12
    8874:	bleq	124433c <rpl_re_syntax_options@@Base+0x11d685c>
    8878:	strtmi	r2, [r9], -r1, lsl #4
    887c:			; <UNDEFINED> instruction: 0xf7ff4620
    8880:	teqlt	r0, #2672	; 0xa70	; <UNPREDICTABLE>
    8884:	stmdavs	fp!, {r0, r2, r5, r7, r8, ip, sp, pc}
    8888:	ldrd	pc, [ip], -r3
    888c:	svceq	0x0000f1be
    8890:	ldc	0, cr13, [sp], #56	; 0x38
    8894:	ldrtmi	r8, [sl], -r2, lsl #22
    8898:	ldrtmi	r6, [r1], -fp, ror #16
    889c:	ldrbtmi	r4, [r4], r0, lsr #12
    88a0:	ldrhmi	lr, [r0, #141]!	; 0x8d
    88a4:			; <UNDEFINED> instruction: 0xf7fd4760
    88a8:	stmdavs	r3, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
    88ac:	tstle	r0, r4, lsl #22
    88b0:	ldrtmi	r2, [sl], -r2, lsl #6
    88b4:			; <UNDEFINED> instruction: 0x46204631
    88b8:	b	1dc68b4 <rpl_re_syntax_options@@Base+0x1d58dd4>
    88bc:	rscsle	r1, r2, r3, asr #24
    88c0:	blhi	c3bbc <rpl_re_syntax_options@@Base+0x560dc>
    88c4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    88c8:			; <UNDEFINED> instruction: 0xf7ff2201
    88cc:	stmdacs	r0, {r0, r7, r9, sl, fp, ip, sp, lr, pc}
    88d0:	ldfd	f5, [sp], #952	; 0x3b8
    88d4:			; <UNDEFINED> instruction: 0xf04f8b02
    88d8:	pop	{r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
    88dc:	svclt	0x000081f0
    88e0:	andeq	pc, r5, r2, ror #22
    88e4:			; <UNDEFINED> instruction: 0x0005d7be
    88e8:	andeq	pc, r5, sl, lsr #22
    88ec:	muleq	r5, ip, r7
    88f0:	push	{r1, r3, r5, r8, r9, fp, lr}
    88f4:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    88f8:	blhi	c3db4 <rpl_re_syntax_options@@Base+0x562d4>
    88fc:	ldmdavs	sp, {r0, r1, r2, r9, sl, lr}
    8900:	ldrmi	r4, [r4], -lr, lsl #12
    8904:	blhi	10443cc <rpl_re_syntax_options@@Base+0xfd68ec>
    8908:	bmi	975004 <rpl_re_syntax_options@@Base+0x907524>
    890c:	ldmvs	r2, {r1, r3, r4, r5, r6, sl, lr}
    8910:	smlabble	r5, r2, r2, r4
    8914:	ldmdavs	sl, {r0, r3, r4, r7, r8, fp, sp, lr}^
    8918:	svclt	0x00084291
    891c:	ldrdle	r6, [ip], -sp
    8920:	ldrtmi	r4, [r9], -r8, lsr #12
    8924:	blx	fe8c4954 <rpl_re_syntax_options@@Base+0xfe856e74>
    8928:	bmi	7db5a8 <rpl_re_syntax_options@@Base+0x76dac8>
    892c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
    8930:	addsvs	r6, r7, r9, asr r8
    8934:			; <UNDEFINED> instruction: 0x46056199
    8938:	stfcss	f6, [r0], {216}	; 0xd8
    893c:	eor	sp, fp, fp, lsl #24
    8940:	strtmi	r6, [r2], -fp, ror #16
    8944:			; <UNDEFINED> instruction: 0x46384631
    8948:	stmdacs	r0, {r6, r7, r8, r9, sl, lr}
    894c:	bne	93fdd4 <rpl_re_syntax_options@@Base+0x8d22f4>
    8950:	cfstrscs	mvf4, [r0], {6}
    8954:	mrc	13, 5, sp, cr0, cr12, {0}
    8958:	andcs	r0, r2, #72, 22	; 0x12000
    895c:	ldrtmi	r4, [r8], -r9, lsr #12
    8960:	mrc2	7, 1, pc, cr6, cr15, {7}
    8964:			; <UNDEFINED> instruction: 0xb12db190
    8968:			; <UNDEFINED> instruction: 0xf8d3682b
    896c:			; <UNDEFINED> instruction: 0xf1b88004
    8970:	mvnle	r0, r0, lsl #30
    8974:	ldrtmi	r4, [r1], -r2, lsr #12
    8978:			; <UNDEFINED> instruction: 0xf7fd4638
    897c:	vmovne	d22, lr, r3
    8980:			; <UNDEFINED> instruction: 0xf7fdd1e3
    8984:	stmdavs	r3, {r1, r6, r8, r9, sl, fp, sp, lr, pc}
    8988:	rscsle	r2, r3, r4, lsl #22
    898c:	rscscc	pc, pc, pc, asr #32
    8990:	blhi	c3c8c <rpl_re_syntax_options@@Base+0x561ac>
    8994:	ldrhhi	lr, [r0, #141]!	; 0x8d
    8998:	ldrb	r2, [r9, r0]!
    899c:	muleq	r5, sl, sl
    89a0:	strdeq	sp, [r5], -r8
    89a4:	andeq	pc, r5, r4, ror #20
    89a8:	ldrdeq	sp, [r5], -r6
    89ac:	ldrlt	r4, [r0, #-2828]	; 0xfffff4f4
    89b0:			; <UNDEFINED> instruction: 0x4604447b
    89b4:	cmplt	r8, r8, lsl r8
    89b8:			; <UNDEFINED> instruction: 0xf00a4621
    89bc:	teqlt	r8, r7, asr sl	; <UNPREDICTABLE>
    89c0:	ldmdbvs	fp, {r0, r1, fp, sp, lr}
    89c4:	stmdavs	r1, {r0, r1, r5, r8, ip, sp, pc}^
    89c8:	ldrmi	r4, [r8, r0, lsr #12]
    89cc:	ldfltd	f3, [r0, #-0]
    89d0:	svc	0x001af7fd
    89d4:			; <UNDEFINED> instruction: 0x4010e8bd
    89d8:			; <UNDEFINED> instruction: 0xf7fd6800
    89dc:	svclt	0x0000b8d9
    89e0:	andeq	pc, r5, r0, ror #19
    89e4:	cfrshl64ne	mvdx5, mvdx0, fp
    89e8:	ldrbtmi	r4, [lr], #-3614	; 0xfffff1e2
    89ec:	blmi	7bf65c <rpl_re_syntax_options@@Base+0x751b7c>
    89f0:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    89f4:			; <UNDEFINED> instruction: 0x4629b1b8
    89f8:	blx	e44a28 <rpl_re_syntax_options@@Base+0xdd6f48>
    89fc:	orrslt	r4, r0, r4, lsl #12
    8a00:	ldmdbvs	fp, {r0, r1, fp, sp, lr}^
    8a04:	stmdavs	r1, {r0, r1, r3, r4, r5, r6, r7, r8, ip, sp, pc}^
    8a08:	ldrmi	r4, [r8, r8, lsr #12]
    8a0c:			; <UNDEFINED> instruction: 0x46294e17
    8a10:	ldmdavs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}
    8a14:	blx	fe6c4a46 <rpl_re_syntax_options@@Base+0xfe656f66>
    8a18:			; <UNDEFINED> instruction: 0xf7fd4620
    8a1c:	ldmdavs	r3!, {r1, r3, r4, r6, r7, r9, fp, sp, lr, pc}^
    8a20:	rsbsvs	r3, r3, r1, lsl #6
    8a24:			; <UNDEFINED> instruction: 0x4628bd70
    8a28:	stc	7, cr15, [r2], {253}	; 0xfd
    8a2c:	ldmpl	r3!, {r4, r8, r9, fp, lr}^
    8a30:	msrcc	SPSR_fxc, r3	; <illegal shifter operand>
    8a34:	rscsle	r2, r5, r0, lsl #22
    8a38:	strtmi	r4, [r9], -lr, lsl #16
    8a3c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
    8a40:			; <UNDEFINED> instruction: 0xf0154478
    8a44:	strtmi	fp, [r8], -r1, ror #28
    8a48:	ldcl	7, cr15, [r2], #-1012	; 0xfffffc0c
    8a4c:	ldmpl	r3!, {r3, r8, r9, fp, lr}^
    8a50:	msrcc	SPSR_fxc, r3	; <illegal shifter operand>
    8a54:	sbcsle	r2, r9, r0, lsl #22
    8a58:	strtmi	r4, [r9], -r7, lsl #16
    8a5c:			; <UNDEFINED> instruction: 0xf0154478
    8a60:			; <UNDEFINED> instruction: 0xe7d3fe53
    8a64:	strdeq	sp, [r5], -r6
    8a68:	andeq	pc, r5, r0, lsr #19
    8a6c:	andeq	pc, r5, r0, lsl #19
    8a70:			; <UNDEFINED> instruction: 0x000004b4
    8a74:	andeq	r5, r3, r8, ror #28
    8a78:	andeq	r5, r3, ip, asr #28
    8a7c:	svcmi	0x00f0e92d
    8a80:	ldmibmi	pc, {r2, r3, r9, sl, lr}^	; <UNPREDICTABLE>
    8a84:	blmi	ff7f4db8 <rpl_re_syntax_options@@Base+0xff7872d8>
    8a88:	ldrbtmi	r4, [r9], #-1558	; 0xfffff9ea
    8a8c:	cmnhi	r8, #14614528	; 0xdf0000	; <UNPREDICTABLE>
    8a90:	stmiapl	fp, {r0, r2, r9, sl, lr}^
    8a94:	ldmdavs	fp, {r3, r4, r5, r6, r7, sl, lr}
    8a98:			; <UNDEFINED> instruction: 0xf04f9349
    8a9c:	orrlt	r0, sl, r0, lsl #6
    8aa0:	stc2l	0, cr15, [r0, #-40]	; 0xffffffd8
    8aa4:	ldrtmi	r4, [r0], -r7, lsl #12
    8aa8:			; <UNDEFINED> instruction: 0xf7fd4639
    8aac:	pkhbtmi	lr, r1, r0, lsl #29
    8ab0:			; <UNDEFINED> instruction: 0xf0402800
    8ab4:	stmdavs	fp!, {r2, r5, r7, pc}
    8ab8:			; <UNDEFINED> instruction: 0xf0002b02
    8abc:	blcs	2a9054 <rpl_re_syntax_options@@Base+0x23b574>
    8ac0:	msrhi	SPSR_fsc, r0
    8ac4:	strtmi	sl, [r2], -r9, lsl #30
    8ac8:	ldrtmi	r4, [r8], -r9, lsr #12
    8acc:	blx	fe6c6ad2 <rpl_re_syntax_options@@Base+0xfe658ff2>
    8ad0:	andcs	r8, r0, #56, 16	; 0x380000
    8ad4:			; <UNDEFINED> instruction: 0xf7fd2101
    8ad8:	vmlsne.f32	s28, s9, s25
    8adc:	orrhi	pc, r9, r0, asr #5
    8ae0:			; <UNDEFINED> instruction: 0xf8584bca
    8ae4:			; <UNDEFINED> instruction: 0xf8955003
    8ae8:	blcs	1532c <ASN1_STRING_length@plt+0xeac4>
    8aec:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
    8af0:	bls	15c324c <rpl_re_syntax_options@@Base+0x155576c>
    8af4:	movweq	lr, #43609	; 0xaa59
    8af8:	tstcs	r1, r4, lsl pc
    8afc:			; <UNDEFINED> instruction: 0xf5b92100
    8b00:			; <UNDEFINED> instruction: 0xf0015f00
    8b04:			; <UNDEFINED> instruction: 0xf17a0101
    8b08:	svclt	0x00a80300
    8b0c:	stmdbcs	r0, {r8, sp}
    8b10:			; <UNDEFINED> instruction: 0xf8d5d14f
    8b14:			; <UNDEFINED> instruction: 0xb168019c
    8b18:	rscsls	pc, r4, #14614528	; 0xdf0000
    8b1c:			; <UNDEFINED> instruction: 0xf89944f9
    8b20:			; <UNDEFINED> instruction: 0xf1baa020
    8b24:			; <UNDEFINED> instruction: 0xf0000f00
    8b28:			; <UNDEFINED> instruction: 0xf899808a
    8b2c:	blcs	14bb8 <ASN1_STRING_length@plt+0xe350>
    8b30:	rscshi	pc, lr, r0, asr #32
    8b34:	blcs	aac28 <rpl_re_syntax_options@@Base+0x3d148>
    8b38:	tstcs	r0, #8, 30
    8b3c:			; <UNDEFINED> instruction: 0xf10dd134
    8b40:	ldmmi	r4!, {r2, r4, fp}
    8b44:	bleq	13441a0 <rpl_re_syntax_options@@Base+0x12d66c0>
    8b48:			; <UNDEFINED> instruction: 0x46414478
    8b4c:	strmi	lr, [r0, -r8, asr #19]
    8b50:	andcc	pc, r8, r8, asr #17
    8b54:	ldc2	0, cr15, [r8], {34}	; 0x22
    8b58:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
    8b5c:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
    8b60:	ldrdcc	pc, [ip], -r8
    8b64:			; <UNDEFINED> instruction: 0xf0001c5a
    8b68:	blcs	28e18 <ASN1_STRING_length@plt+0x225b0>
    8b6c:	addshi	pc, ip, r0, asr #5
    8b70:	stmibmi	r9!, {r1, r2, r6, r8, ip, sp, pc}
    8b74:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8b78:	b	17c6b74 <rpl_re_syntax_options@@Base+0x1759094>
    8b7c:	ldrtmi	r4, [r8], -r1, lsl #12
    8b80:	ldc2l	0, cr15, [r0, #-84]	; 0xffffffac
    8b84:	msrcc	SPSR_fxc, r5	; <illegal shifter operand>
    8b88:			; <UNDEFINED> instruction: 0xf0402b00
    8b8c:	bmi	fe8e8f6c <rpl_re_syntax_options@@Base+0xfe87b48c>
    8b90:	ldrbtmi	r4, [sl], #-2972	; 0xfffff464
    8b94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8b98:	subsmi	r9, sl, r9, asr #22
    8b9c:	msrhi	CPSR_fsx, r0, asr #32
    8ba0:	sublt	r4, fp, r0, lsr #12
    8ba4:	svchi	0x00f0e8bd
    8ba8:			; <UNDEFINED> instruction: 0xf0402b0a
    8bac:	tstcs	ip, #134	; 0x86
    8bb0:			; <UNDEFINED> instruction: 0xf5b9e7c5
    8bb4:	blge	1687bc <rpl_re_syntax_options@@Base+0xfacdc>
    8bb8:	tsteq	r4, pc, asr #32	; <UNPREDICTABLE>
    8bbc:			; <UNDEFINED> instruction: 0xf8c3bfac
    8bc0:	vst4.8	{d25-d28}, [pc], r0
    8bc4:	strtmi	r7, [r0], -r0, lsl #4
    8bc8:			; <UNDEFINED> instruction: 0x601abfb8
    8bcc:	tstls	r0, r8, lsl #4
    8bd0:			; <UNDEFINED> instruction: 0xf7fd2101
    8bd4:	stmdacs	r0, {r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
    8bd8:	ldmibmi	r1, {r0, r1, r3, r4, r7, ip, lr, pc}
    8bdc:	andcs	r2, r0, r5, lsl #4
    8be0:			; <UNDEFINED> instruction: 0xf7fd4479
    8be4:	andls	lr, r2, sl, lsr #20
    8be8:	mcr	7, 0, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
    8bec:			; <UNDEFINED> instruction: 0xf7fc6800
    8bf0:	stmdbls	r2, {r1, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    8bf4:	andcs	r4, r1, r2, lsl #12
    8bf8:	ldc2	0, cr15, [r4, #-84]	; 0xffffffac
    8bfc:	blmi	fe102a28 <rpl_re_syntax_options@@Base+0xfe094f48>
    8c00:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
    8c04:	andseq	pc, r6, #9633792	; 0x930000
    8c08:			; <UNDEFINED> instruction: 0xf0402800
    8c0c:	stmibmi	r5, {r1, r3, r4, r7, pc}
    8c10:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8c14:	b	446c10 <rpl_re_syntax_options@@Base+0x3d9130>
    8c18:	ldrtmi	r4, [r0], -r1, lsl #12
    8c1c:			; <UNDEFINED> instruction: 0xf0159102
    8c20:	stmdbls	r2, {r0, r1, r7, r9, sl, fp, ip, sp, lr, pc}
    8c24:	beq	44d68 <_IO_stdin_used@@Base+0x6528>
    8c28:	ldrtmi	r4, [fp], -r1, lsl #13
    8c2c:	andcs	r4, r0, sl, asr #12
    8c30:			; <UNDEFINED> instruction: 0xf0159400
    8c34:			; <UNDEFINED> instruction: 0x4650fcf7
    8c38:	stmib	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8c3c:	tstcs	r3, r2, asr #14
    8c40:	movweq	pc, #4175	; 0x104f	; <UNPREDICTABLE>
    8c44:	eorcc	pc, r0, r9, lsl #17
    8c48:	stc2	0, cr15, [r2, #-40]	; 0xffffffd8
    8c4c:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    8c50:	adcshi	pc, r0, r0
    8c54:			; <UNDEFINED> instruction: 0xf10d4651
    8c58:			; <UNDEFINED> instruction: 0xf00a08a4
    8c5c:			; <UNDEFINED> instruction: 0xf109fbb5
    8c60:	strmi	r0, [r4], r4, lsr #28
    8c64:			; <UNDEFINED> instruction: 0x000fe8bc
    8c68:	andeq	lr, pc, lr, lsr #17
    8c6c:	muleq	r3, ip, r8
    8c70:	andeq	lr, r3, lr, lsl #17
    8c74:			; <UNDEFINED> instruction: 0xf00a4658
    8c78:			; <UNDEFINED> instruction: 0xf109fc23
    8c7c:	ldrbmi	r0, [r2], -r4, lsr #2
    8c80:			; <UNDEFINED> instruction: 0xf7ff4640
    8c84:			; <UNDEFINED> instruction: 0xf04ffabf
    8c88:			; <UNDEFINED> instruction: 0xf8890301
    8c8c:			; <UNDEFINED> instruction: 0xf8bd3021
    8c90:	blcs	94f28 <rpl_re_syntax_options@@Base+0x27448>
    8c94:	andscs	fp, r0, #8, 30
    8c98:	strbmi	sp, [r1], -fp, lsl #2
    8c9c:			; <UNDEFINED> instruction: 0xf7fd4620
    8ca0:	stmdacs	r0, {r1, r5, r8, r9, fp, sp, lr, pc}
    8ca4:	svcge	0x0046f6bf
    8ca8:	stc	7, cr15, [lr, #1012]!	; 0x3f4
    8cac:	strmi	r6, [r5], -r7, lsl #16
    8cb0:	blcs	2c0cec <rpl_re_syntax_options@@Base+0x25320c>
    8cb4:	andscs	fp, ip, #8, 30
    8cb8:			; <UNDEFINED> instruction: 0xf7fcd0ef
    8cbc:			; <UNDEFINED> instruction: 0xf7fdef96
    8cc0:	stmdavs	r7, {r2, r5, r7, r8, sl, fp, sp, lr, pc}
    8cc4:	svccs	0x00044605
    8cc8:	strbcs	fp, [lr, -r4, lsl #30]!
    8ccc:	strtmi	r6, [r0], -r7
    8cd0:	mcr2	7, 4, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
    8cd4:	ldmdbmi	r4, {r1, r2, r4, r5, r6, r8, ip, sp, pc}^
    8cd8:	andcs	r2, r0, r5, lsl #4
    8cdc:			; <UNDEFINED> instruction: 0xf7fd4479
    8ce0:	andls	lr, r2, ip, lsr #19
    8ce4:			; <UNDEFINED> instruction: 0xf7fc6828
    8ce8:	stmdbls	r2, {r1, r2, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    8cec:	andcs	r4, r1, r2, lsl #12
    8cf0:	ldc2	0, cr15, [r8], {21}
    8cf4:	ldrbtcc	pc, [pc], #79	; 8cfc <ASN1_STRING_length@plt+0x2494>	; <UNPREDICTABLE>
    8cf8:	strb	r6, [r8, -pc, lsr #32]
    8cfc:	movwls	r2, #772	; 0x304
    8d00:	tstcs	r1, r5, lsl #22
    8d04:	andsvs	r2, r9, sl, lsl r2
    8d08:			; <UNDEFINED> instruction: 0xf7fd2129
    8d0c:			; <UNDEFINED> instruction: 0xf895ed48
    8d10:	b	4d52c4 <rpl_re_syntax_options@@Base+0x4677e4>
    8d14:			; <UNDEFINED> instruction: 0xf43f73d0
    8d18:			; <UNDEFINED> instruction: 0xf7fdaeeb
    8d1c:	stmdavs	r0, {r1, r2, r4, r5, r6, r8, sl, fp, sp, lr, pc}
    8d20:	svc	0x0038f7fc
    8d24:	stmdami	r1, {r0, r9, sl, lr}^
    8d28:			; <UNDEFINED> instruction: 0xf0154478
    8d2c:	ldrb	pc, [pc], sp, ror #25	; <UNPREDICTABLE>
    8d30:	stmiaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
    8d34:	msreq	CPSR_s, r9, lsl #2
    8d38:	strbmi	r2, [r0], -r0, lsl #4
    8d3c:	blx	18c6d40 <rpl_re_syntax_options@@Base+0x1859260>
    8d40:	ldrtmi	lr, [r0], -r5, lsr #15
    8d44:	blx	1f44dda <rpl_re_syntax_options@@Base+0x1ed72fa>
    8d48:	cmnlt	r0, #136314880	; 0x8200000
    8d4c:	ldmdami	r8!, {r0, r9, sl, lr}
    8d50:	ldrbtmi	r4, [r8], #-1586	; 0xfffff9ce
    8d54:	blx	ff9c4dd8 <rpl_re_syntax_options@@Base+0xff9572f8>
    8d58:	ldrbmi	r4, [r0], -r1, lsl #13
    8d5c:	ldmdb	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8d60:	andcs	r4, r5, #52, 18	; 0xd0000
    8d64:	ldrbtmi	r2, [r9], #-0
    8d68:			; <UNDEFINED> instruction: 0xf7fd46ca
    8d6c:	strmi	lr, [r1], -r6, ror #18
    8d70:	svceq	0x0000f1b9
    8d74:	svcge	0x0059f47f
    8d78:	stmdami	pc!, {r0, r1, r2, r3, r6, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    8d7c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    8d80:	stc2l	0, cr15, [r2], {21}
    8d84:	pushmi	{r0, r1, r8, r9, sl, sp, lr, pc}
    8d88:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8d8c:	ldmdb	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8d90:	ldrtmi	r4, [sl], -r3, lsr #12
    8d94:	strbmi	r4, [r8], -r1, lsl #12
    8d98:	mcrr2	0, 1, pc, r4, cr5	; <UNPREDICTABLE>
    8d9c:	stmdbmi	r8!, {r1, r4, r7, r9, sl, sp, lr, pc}
    8da0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8da4:	stmdbmi	r7!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    8da8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    8dac:	stmdb	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    8db0:	ldr	r4, [r2, -r1, lsl #12]!
    8db4:	andcs	r4, r5, #36, 18	; 0x90000
    8db8:			; <UNDEFINED> instruction: 0xf7fd4479
    8dbc:	blmi	9032bc <rpl_re_syntax_options@@Base+0x8957dc>
    8dc0:			; <UNDEFINED> instruction: 0xf8589003
    8dc4:			; <UNDEFINED> instruction: 0xf8d53003
    8dc8:	ldmdavs	sl, {r2, r3, r4, r7, r8}
    8dcc:			; <UNDEFINED> instruction: 0xf02b9202
    8dd0:	ldmib	sp, {r0, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
    8dd4:	strmi	r2, [r3], -r2, lsl #2
    8dd8:			; <UNDEFINED> instruction: 0xf0152001
    8ddc:			; <UNDEFINED> instruction: 0xf889fc23
    8de0:	strt	fp, [r7], r1, lsr #32
    8de4:	ldc	7, cr15, [r0, #-1012]	; 0xfffffc0c
    8de8:	ldrmi	r2, [pc], -lr, ror #6
    8dec:	andvs	r4, r3, r5, lsl #12
    8df0:			; <UNDEFINED> instruction: 0xf7fde76d
    8df4:	stmdavs	r7, {r1, r3, r8, sl, fp, sp, lr, pc}
    8df8:	strb	r4, [fp, -r5, lsl #12]!
    8dfc:	bl	5c6df8 <rpl_re_syntax_options@@Base+0x559318>
    8e00:	andeq	sp, r5, r6, asr r0
    8e04:	andeq	r0, r0, ip, asr #9
    8e08:	andeq	sp, r5, ip, asr #32
    8e0c:			; <UNDEFINED> instruction: 0x000004b4
    8e10:	andeq	pc, r5, r4, ror r8	; <UNPREDICTABLE>
    8e14:			; <UNDEFINED> instruction: 0xfffff6a5
    8e18:	andeq	r5, r3, r6, lsl lr
    8e1c:	andeq	ip, r5, lr, asr #30
    8e20:	andeq	r5, r3, r0, asr sp
    8e24:	andeq	r5, r3, r6, lsr #25
    8e28:	ldrdeq	r5, [r3], -r0
    8e2c:	andeq	r5, r3, r8, ror #23
    8e30:	andeq	r5, r3, r2, lsl #23
    8e34:	andeq	r5, r3, r2, asr fp
    8e38:	andeq	r5, r3, sl, lsl ip
    8e3c:	andeq	r5, r3, r2, asr fp
    8e40:	andeq	r5, r3, r2, asr fp
    8e44:	andeq	r5, r3, lr, lsl #22
    8e48:	muleq	r3, ip, fp
    8e4c:	andeq	r0, r0, ip, ror #9
    8e50:	blmi	f1b744 <rpl_re_syntax_options@@Base+0xeadc64>
    8e54:	push	{r1, r3, r4, r5, r6, sl, lr}
    8e58:			; <UNDEFINED> instruction: 0x460f4ff0
    8e5c:	ldrdlt	r5, [r7], r3
    8e60:	strmi	r2, [r6], -r0, lsl #2
    8e64:	movwls	r6, #22555	; 0x581b
    8e68:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    8e6c:	blx	ffc44e9e <rpl_re_syntax_options@@Base+0xffbd73be>
    8e70:	ldrsbge	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
    8e74:	stmdacs	r0, {r1, r3, r4, r5, r6, r7, sl, lr}
    8e78:			; <UNDEFINED> instruction: 0xf10dd041
    8e7c:			; <UNDEFINED> instruction: 0xf10d0910
    8e80:	strmi	r0, [r5], -ip, lsl #16
    8e84:	strbmi	r4, [r1], -sl, asr #12
    8e88:			; <UNDEFINED> instruction: 0xf00a4628
    8e8c:	ldmib	sp, {r0, r1, r2, r4, r7, r9, fp, ip, sp, lr, pc}^
    8e90:	addsmi	r4, ip, #201326592	; 0xc000000
    8e94:	eor	sp, r4, r8, lsl #22
    8e98:	strtmi	r4, [r8], -r1, lsr #12
    8e9c:	blx	ff744ecc <rpl_re_syntax_options@@Base+0xff6d73ec>
    8ea0:	strcc	r9, [r1], #-2820	; 0xfffff4fc
    8ea4:	lfmle	f4, 4, [ip, #-652]	; 0xfffffd74
    8ea8:	strtmi	r4, [r8], -r1, lsr #12
    8eac:	blx	fe344edc <rpl_re_syntax_options@@Base+0xfe2d73fc>
    8eb0:			; <UNDEFINED> instruction: 0x46394632
    8eb4:	stc2l	7, cr15, [r2, #1020]!	; 0x3fc
    8eb8:	bleq	45580 <_IO_stdin_used@@Base+0x6d40>
    8ebc:	strtmi	sp, [r8], -ip, ror #23
    8ec0:	blx	ffe44ef0 <rpl_re_syntax_options@@Base+0xffdd7410>
    8ec4:			; <UNDEFINED> instruction: 0xf00a4628
    8ec8:	bmi	847abc <rpl_re_syntax_options@@Base+0x7d9fdc>
    8ecc:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
    8ed0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    8ed4:	subsmi	r9, sl, r5, lsl #22
    8ed8:	ldrbmi	sp, [r8], -pc, lsr #2
    8edc:	pop	{r0, r1, r2, ip, sp, pc}
    8ee0:	qsub8mi	r8, r8, r0
    8ee4:	blx	ffac4f14 <rpl_re_syntax_options@@Base+0xffa57434>
    8ee8:	strtmi	fp, [r8], -r8, lsl #6
    8eec:	blx	ffa44f1c <rpl_re_syntax_options@@Base+0xff9d743c>
    8ef0:	ldrtmi	r2, [r0], -r4, lsl #2
    8ef4:	blx	feb44f26 <rpl_re_syntax_options@@Base+0xfead7446>
    8ef8:	stmdacs	r0, {r0, r2, r9, sl, lr}
    8efc:	ldmdbmi	r4, {r1, r6, r7, r8, ip, lr, pc}
    8f00:	andcs	r2, r0, r5, lsl #4
    8f04:	bleq	19050c8 <rpl_re_syntax_options@@Base+0x18975e8>
    8f08:			; <UNDEFINED> instruction: 0xf7fd4479
    8f0c:	blmi	48316c <rpl_re_syntax_options@@Base+0x41568c>
    8f10:	ldrtmi	r9, [r0], -r1
    8f14:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    8f18:	andls	r6, r0, #1703936	; 0x1a0000
    8f1c:	mcrr2	0, 2, pc, r2, cr11	; <UNPREDICTABLE>
    8f20:	ldrdcs	lr, [r0, -sp]
    8f24:	andcs	r4, r1, r3, lsl #12
    8f28:	blx	1f44f86 <rpl_re_syntax_options@@Base+0x1ed74a6>
    8f2c:	strtmi	lr, [r8], -sp, asr #15
    8f30:	blcc	5074 <OPENSSL_sk_value@plt-0xae0>
    8f34:	blx	ff144f64 <rpl_re_syntax_options@@Base+0xff0d7484>
    8f38:			; <UNDEFINED> instruction: 0xf7fde7c7
    8f3c:	svclt	0x0000ea78
    8f40:	andeq	ip, r5, ip, lsl #25
    8f44:	andeq	r0, r0, ip, asr #9
    8f48:	andeq	ip, r5, ip, ror #24
    8f4c:	andeq	ip, r5, r2, lsl ip
    8f50:			; <UNDEFINED> instruction: 0x00035ab4
    8f54:	andeq	r0, r0, ip, ror #9
    8f58:	mvnsmi	lr, sp, lsr #18
    8f5c:	cfldr64mi	mvdx2, [r2], {1}
    8f60:	blmi	14b5208 <rpl_re_syntax_options@@Base+0x1447728>
    8f64:	ldrbtmi	r4, [ip], #-1543	; 0xfffff9f9
    8f68:	strmi	r6, [lr], -r0, lsl #16
    8f6c:	stmiapl	r3!, {r9, sp}^
    8f70:			; <UNDEFINED> instruction: 0xf8df4629
    8f74:	ldmdavs	fp, {r2, r3, r4, r5, r8, pc}
    8f78:			; <UNDEFINED> instruction: 0xf04f9327
    8f7c:	strls	r0, [r5, #-768]	; 0xfffffd00
    8f80:	ldm	r6, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8f84:	mcrne	4, 0, r4, cr4, cr8, {7}
    8f88:	addhi	pc, r3, r0, asr #5
    8f8c:	blge	1517a4 <rpl_re_syntax_options@@Base+0xe3cc4>
    8f90:	strtmi	r9, [r9], -r0, lsl #4
    8f94:			; <UNDEFINED> instruction: 0xf7fd2202
    8f98:	stmdacs	r0, {r1, sl, fp, sp, lr, pc}
    8f9c:	stfged	f5, [r7, #-348]	; 0xfffffea4
    8fa0:	smlabbcs	r0, r0, r2, r2
    8fa4:			; <UNDEFINED> instruction: 0xf7fc4628
    8fa8:	ldmdavs	r2!, {r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
    8fac:	ldrtmi	r4, [r9], -r8, lsr #12
    8fb0:			; <UNDEFINED> instruction: 0xf928f7ff
    8fb4:			; <UNDEFINED> instruction: 0x301cf8bd
    8fb8:	svclt	0x00082b02
    8fbc:	cmple	r0, r0, lsl r2
    8fc0:	strtmi	r4, [r0], -r9, lsr #12
    8fc4:	stmib	lr, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    8fc8:	blle	1952fd0 <rpl_re_syntax_options@@Base+0x18e54f0>
    8fcc:			; <UNDEFINED> instruction: 0xf8584b39
    8fd0:			; <UNDEFINED> instruction: 0xf8988003
    8fd4:	blcs	15588 <ASN1_STRING_length@plt+0xed20>
    8fd8:	ldmdavs	r3!, {r0, r2, r4, r6, r8, ip, lr, pc}
    8fdc:			; <UNDEFINED> instruction: 0xf8bdb9db
    8fe0:	blcs	95058 <rpl_re_syntax_options@@Base+0x27578>
    8fe4:	tstcs	r0, #8, 30
    8fe8:	bge	1bd48c <rpl_re_syntax_options@@Base+0x14f9ac>
    8fec:	strtmi	r4, [r0], -r9, lsr #12
    8ff0:			; <UNDEFINED> instruction: 0xf7fc9306
    8ff4:	stmdacs	r0, {r1, r2, r9, sl, fp, sp, lr, pc}
    8ff8:			; <UNDEFINED> instruction: 0xf8bddb4e
    8ffc:	blcs	95074 <rpl_re_syntax_options@@Base+0x27594>
    9000:	blcs	2bd00c <rpl_re_syntax_options@@Base+0x24f52c>
    9004:			; <UNDEFINED> instruction: 0xf8bdd121
    9008:	blt	16d5088 <rpl_re_syntax_options@@Base+0x16675a8>
    900c:	mlasvs	r3, fp, r2, fp
    9010:	msrcc	SPSR_fxc, r8	; <illegal shifter operand>
    9014:	tstcs	r1, fp, ror #22
    9018:			; <UNDEFINED> instruction: 0xf7fc4620
    901c:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r9, sl, fp, sp, lr, pc}
    9020:	bmi	97fd10 <rpl_re_syntax_options@@Base+0x912230>
    9024:	ldrbtmi	r4, [sl], #-2849	; 0xfffff4df
    9028:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    902c:	subsmi	r9, sl, r7, lsr #22
    9030:			; <UNDEFINED> instruction: 0x4620d138
    9034:	pop	{r3, r5, ip, sp, pc}
    9038:	blcs	2a9800 <rpl_re_syntax_options@@Base+0x23bd20>
    903c:	tstcs	ip, #1073741825	; 0x40000001
    9040:	blcs	2c2f94 <rpl_re_syntax_options@@Base+0x2554b4>
    9044:	andscs	fp, ip, #8, 30
    9048:			; <UNDEFINED> instruction: 0xf7fcd0ba
    904c:	ldmdbmi	fp, {r1, r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    9050:	andcs	r2, r0, r5, lsl #4
    9054:			; <UNDEFINED> instruction: 0xf7fc4479
    9058:	strdls	lr, [r3], -r0
    905c:	bl	ff547058 <rpl_re_syntax_options@@Base+0xff4d9578>
    9060:			; <UNDEFINED> instruction: 0xf7fc6800
    9064:	stmdbls	r3, {r3, r4, r7, r8, sl, fp, sp, lr, pc}
    9068:	strtmi	r4, [r8], -r2, lsl #12
    906c:	blx	ff6c50c8 <rpl_re_syntax_options@@Base+0xff6575e8>
    9070:			; <UNDEFINED> instruction: 0x4638e795
    9074:	blx	15c50a4 <rpl_re_syntax_options@@Base+0x15575c4>
    9078:			; <UNDEFINED> instruction: 0x46016832
    907c:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
    9080:	blx	10c50de <rpl_re_syntax_options@@Base+0x10575fe>
    9084:	stmdami	pc, {r0, r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
    9088:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    908c:	blx	f450ea <rpl_re_syntax_options@@Base+0xed760a>
    9090:			; <UNDEFINED> instruction: 0xf04fe7a3
    9094:			; <UNDEFINED> instruction: 0xe7c434ff
    9098:			; <UNDEFINED> instruction: 0xf04f4620
    909c:			; <UNDEFINED> instruction: 0xf7ff34ff
    90a0:	ldr	pc, [lr, r1, lsr #25]!
    90a4:	stmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    90a8:	andeq	ip, r5, sl, ror fp
    90ac:	andeq	r0, r0, ip, asr #9
    90b0:	andeq	ip, r5, ip, asr fp
    90b4:			; <UNDEFINED> instruction: 0x000004b4
    90b8:			; <UNDEFINED> instruction: 0x0005caba
    90bc:	muleq	r3, r0, r9
    90c0:	andeq	r5, r3, r6, lsr #19
    90c4:	andeq	r5, r3, lr, ror r9
    90c8:	ldmdbmi	r8, {r0, r1, r2, r4, r8, r9, fp, lr}
    90cc:	ldrbtmi	r4, [fp], #-2584	; 0xfffff5e8
    90d0:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
    90d4:	addlt	fp, r6, r0, ror r5
    90d8:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
    90dc:			; <UNDEFINED> instruction: 0xf04f9205
    90e0:			; <UNDEFINED> instruction: 0xb1a80200
    90e4:	strcs	sl, [r0], -r1, lsl #26
    90e8:			; <UNDEFINED> instruction: 0xf00a4629
    90ec:	ldrd	pc, [r3], -r9
    90f0:			; <UNDEFINED> instruction: 0xf7fc9802
    90f4:	strls	lr, [r2], -lr, ror #30
    90f8:			; <UNDEFINED> instruction: 0xf00a4628
    90fc:			; <UNDEFINED> instruction: 0x4604f8d9
    9100:	mvnsle	r2, r0, lsl #16
    9104:	ldrbtmi	r4, [sp], #-3339	; 0xfffff2f5
    9108:			; <UNDEFINED> instruction: 0xf0096828
    910c:	eorvs	pc, ip, r5, lsr #29
    9110:	blmi	1db93c <rpl_re_syntax_options@@Base+0x16de5c>
    9114:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9118:	blls	163188 <rpl_re_syntax_options@@Base+0xf56a8>
    911c:	qaddle	r4, sl, r1
    9120:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    9124:	stmib	r2, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9128:	andeq	pc, r5, r2, asr #5
    912c:	andeq	ip, r5, r0, lsl sl
    9130:	andeq	r0, r0, ip, asr #9
    9134:	andeq	pc, r5, sl, lsl #5
    9138:	andeq	ip, r5, ip, asr #19
    913c:	blmi	109ba48 <rpl_re_syntax_options@@Base+0x102df68>
    9140:	push	{r1, r3, r4, r5, r6, sl, lr}
    9144:	strdlt	r4, [r6], r0
    9148:	svcge	0x000258d3
    914c:	strmi	r4, [r5], -lr, lsl #12
    9150:	rscsvs	r6, fp, fp, lsl r8
    9154:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9158:	svc	0x00f4f7fc
    915c:	strmi	r2, [r4], -r2, lsl #28
    9160:			; <UNDEFINED> instruction: 0xf100d02e
    9164:	strmi	r0, [r2], -sp, lsl #6
    9168:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    916c:	bl	feb5aa18 <rpl_re_syntax_options@@Base+0xfeaecf38>
    9170:			; <UNDEFINED> instruction: 0xf10d0d03
    9174:			; <UNDEFINED> instruction: 0xf023030f
    9178:	b	13ca99c <rpl_re_syntax_options@@Base+0x135cebc>
    917c:			; <UNDEFINED> instruction: 0x463008d3
    9180:	stmda	r0, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9184:	ldmdbne	r2!, {r0, r4, r5, r8, r9, fp, lr}
    9188:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    918c:			; <UNDEFINED> instruction: 0xf844889b
    9190:	addshi	r0, r3, r8, lsr r0
    9194:	ldrbtmi	r4, [ip], #-3118	; 0xfffff3d2
    9198:	stmdacs	r0, {r5, fp, sp, lr}
    919c:			; <UNDEFINED> instruction: 0x4629d037
    91a0:	mrc2	0, 2, pc, cr0, cr15, {0}
    91a4:	teqlt	r0, #4, 12	; 0x400000
    91a8:	blmi	9dba58 <rpl_re_syntax_options@@Base+0x96df78>
    91ac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    91b0:	ldmvs	fp!, {r1, r3, r4, fp, sp, lr}^
    91b4:	qdaddle	r4, sl, r2
    91b8:	ssatmi	r3, #30, r0, lsl #14
    91bc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    91c0:	movweq	pc, #33024	; 0x8100	; <UNPREDICTABLE>
    91c4:			; <UNDEFINED> instruction: 0xf0231c42
    91c8:	strtmi	r0, [r9], -r7, lsl #6
    91cc:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    91d0:			; <UNDEFINED> instruction: 0xf10d3c04
    91d4:			; <UNDEFINED> instruction: 0xf023030f
    91d8:	b	13ca9fc <rpl_re_syntax_options@@Base+0x135cf1c>
    91dc:			; <UNDEFINED> instruction: 0x463008d3
    91e0:	svc	0x00d0f7fc
    91e4:	ldmdbne	r2!, {r2, r3, r4, r8, r9, fp, lr}
    91e8:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    91ec:			; <UNDEFINED> instruction: 0xf844791b
    91f0:	tstvc	r3, r8, lsr r0
    91f4:	ldrtmi	lr, [r1], -lr, asr #15
    91f8:			; <UNDEFINED> instruction: 0xf7fc4628
    91fc:	ldmdblt	r0, {r2, r6, r7, r8, sl, fp, sp, lr, pc}^
    9200:			; <UNDEFINED> instruction: 0x46294b16
    9204:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    9208:	mcr2	0, 0, pc, cr8, cr15, {0}	; <UNPREDICTABLE>
    920c:			; <UNDEFINED> instruction: 0xf00ae7cc
    9210:	eorvs	pc, r0, fp, ror #16
    9214:	ldmdbmi	r2, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
    9218:	strtmi	r2, [r0], -r5, lsl #4
    921c:			; <UNDEFINED> instruction: 0xf7fc4479
    9220:	rsbsvs	lr, r8, ip, lsl #30
    9224:	b	ffc47220 <rpl_re_syntax_options@@Base+0xffbd9740>
    9228:			; <UNDEFINED> instruction: 0xf7fc6800
    922c:	ldmdavs	r9!, {r2, r4, r5, r7, sl, fp, sp, lr, pc}^
    9230:			; <UNDEFINED> instruction: 0x462a4633
    9234:	andcs	r9, r1, r0
    9238:			; <UNDEFINED> instruction: 0xf9f4f015
    923c:			; <UNDEFINED> instruction: 0xf7fde7e0
    9240:	svclt	0x0000e8f6
    9244:	andeq	ip, r5, r0, lsr #19
    9248:	andeq	r0, r0, ip, asr #9
    924c:	andeq	r5, r3, ip, asr #17
    9250:	andeq	pc, r5, r6, lsr r2	; <UNPREDICTABLE>
    9254:	andeq	ip, r5, r4, lsr r9
    9258:	andeq	r5, r3, r4, ror #16
    925c:	andeq	pc, r5, r8, asr #3
    9260:	andeq	r5, r3, r0, asr #16
    9264:	ldrbmi	lr, [r0, sp, lsr #18]!
    9268:	stmdavc	r4, {r0, r2, r9, sl, lr}
    926c:	ldrmi	r4, [r1], lr, lsl #12
    9270:	stccs	6, cr4, [r7], #-616	; 0xfffffd98
    9274:	stccs	15, cr11, [r2], #-96	; 0xffffffa0
    9278:			; <UNDEFINED> instruction: 0xf04fbf0c
    927c:			; <UNDEFINED> instruction: 0xf04f0801
    9280:			; <UNDEFINED> instruction: 0xd12b0800
    9284:	strcc	r4, [r1, #-1553]	; 0xfffff9ef
    9288:	strtmi	r3, [r0], -r2, lsl #28
    928c:	ldmib	r4!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9290:	strbmi	r4, [r9], -lr, lsr #8
    9294:			; <UNDEFINED> instruction: 0xf7fd4650
    9298:	adcsmi	lr, r5, #925696	; 0xe2000
    929c:	andsle	r4, r5, #40894464	; 0x2700000
    92a0:			; <UNDEFINED> instruction: 0xf8114629
    92a4:			; <UNDEFINED> instruction: 0x2c234b01
    92a8:	stccs	0, cr13, [r6], #-184	; 0xffffff48
    92ac:	tstle	r7, r8, lsl #12
    92b0:	stmdble	r8, {r1, r2, r3, r7, r9, lr}
    92b4:	blmi	872fc <rpl_re_syntax_options@@Base+0x1981c>
    92b8:	andsle	r2, sp, r3, lsr #24
    92bc:	ldrb	r4, [r4, r1, lsl #12]!
    92c0:			; <UNDEFINED> instruction: 0x460d42b1
    92c4:			; <UNDEFINED> instruction: 0xf1b8d3ed
    92c8:	andle	r0, r0, r0, lsl #30
    92cc:	strbmi	r3, [r9], -r1, lsl #12
    92d0:			; <UNDEFINED> instruction: 0xf7fd4638
    92d4:			; <UNDEFINED> instruction: 0x4630e9d2
    92d8:			; <UNDEFINED> instruction: 0x87f0e8bd
    92dc:	eorcs	r4, r2, r1, lsl r6
    92e0:	stmib	sl, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    92e4:	strbmi	r4, [r9], -lr, lsr #8
    92e8:			; <UNDEFINED> instruction: 0xf7fd4650
    92ec:	adcsmi	lr, r5, #184, 20	; 0xb8000
    92f0:	streq	pc, [r2, -pc, asr #32]!
    92f4:	ubfx	sp, r4, #7, #11
    92f8:			; <UNDEFINED> instruction: 0xf10142b0
    92fc:	strmi	r0, [r5], -r2, lsl #2
    9300:	stmdavc	r4, {r0, r5, r6, r7, r9, ip, lr, pc}
    9304:	bicsle	r2, r0, r3, lsr #24
    9308:			; <UNDEFINED> instruction: 0x464b1b72
    930c:	tstcs	r1, r8, lsr #12
    9310:	stmda	r8!, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9314:	svceq	0x0000f1b8
    9318:			; <UNDEFINED> instruction: 0xe7d7d0d9
    931c:	ldrbmi	lr, [r0, sp, lsr #18]!
    9320:	svcge	0x0002b084
    9324:	bmi	75ad70 <rpl_re_syntax_options@@Base+0x6ed290>
    9328:			; <UNDEFINED> instruction: 0xf8d7461d
    932c:	strmi	sl, [r6], -r8, lsr #32
    9330:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
    9334:	ldrbmi	r4, [r0], -r8, lsl #13
    9338:			; <UNDEFINED> instruction: 0x17c158d3
    933c:	rsbsvs	r6, fp, fp, lsl r8
    9340:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9344:			; <UNDEFINED> instruction: 0xff30f01f
    9348:	strtmi	r4, [r8], -r4, lsl #12
    934c:	mrc	7, 7, APSR_nzcv, cr10, cr12, {7}
    9350:			; <UNDEFINED> instruction: 0xf04f4b14
    9354:	strdcs	r3, [r1, -pc]
    9358:	strmi	r4, [r4], #-1147	; 0xfffffb85
    935c:			; <UNDEFINED> instruction: 0xf024340e
    9360:	bl	feb4a384 <rpl_re_syntax_options@@Base+0xfeadc8a4>
    9364:	stcge	13, cr0, [r2], {4}
    9368:	strge	lr, [r0, #-2509]	; 0xfffff633
    936c:			; <UNDEFINED> instruction: 0xf7fd4620
    9370:			; <UNDEFINED> instruction: 0x4623e9b4
    9374:	strbmi	r4, [r1], -sl, asr #12
    9378:			; <UNDEFINED> instruction: 0xf7ff4630
    937c:	bmi	2c9150 <rpl_re_syntax_options@@Base+0x25b670>
    9380:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
    9384:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9388:	subsmi	r6, sl, fp, ror r8
    938c:	strcc	sp, [r8, -r3, lsl #2]
    9390:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    9394:			; <UNDEFINED> instruction: 0xf7fd87f0
    9398:	svclt	0x0000e84a
    939c:	andeq	ip, r5, lr, lsr #15
    93a0:	andeq	r0, r0, ip, asr #9
    93a4:	andeq	r5, r3, r4, lsr #14
    93a8:	andeq	ip, r5, lr, asr r7
    93ac:			; <UNDEFINED> instruction: 0x460cb538
    93b0:	ldrmi	r4, [r1], -r5, lsl #12
    93b4:			; <UNDEFINED> instruction: 0xf7fd4620
    93b8:	blmi	283be8 <rpl_re_syntax_options@@Base+0x216108>
    93bc:	tstlt	r8, fp, ror r4
    93c0:	ldclt	0, cr2, [r8, #-0]
    93c4:	strtmi	r4, [r9], -r7, lsl #20
    93c8:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
    93cc:	cdp2	0, 11, cr15, cr14, cr9, {0}
    93d0:			; <UNDEFINED> instruction: 0xf7fc4628
    93d4:			; <UNDEFINED> instruction: 0x4620edfe
    93d8:	ldcl	7, cr15, [sl, #1008]!	; 0x3f0
    93dc:	ldclt	0, cr2, [r8, #-0]
    93e0:	andeq	ip, r5, r4, lsr #14
    93e4:	andeq	r0, r0, r8, lsl #9
    93e8:	mvnsmi	lr, #737280	; 0xb4000
    93ec:	svcmi	0x00684604
    93f0:	bmi	1a35614 <rpl_re_syntax_options@@Base+0x19c7b34>
    93f4:	blmi	1a1ac30 <rpl_re_syntax_options@@Base+0x19ad150>
    93f8:	ldrbtmi	r4, [sl], #-1151	; 0xfffffb81
    93fc:	ldmdavs	r8!, {r0, r1, r2, r5, r6, r9, sl, fp, lr}^
    9400:	ldrbtmi	r5, [lr], #-2259	; 0xfffff72d
    9404:	movwls	r6, #22555	; 0x581b
    9408:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    940c:			; <UNDEFINED> instruction: 0xf0002800
    9410:	blmi	18e96ac <rpl_re_syntax_options@@Base+0x187bbcc>
    9414:	ldmdavs	r0!, {r1, r2, r4, r5, r6, r7, fp, ip, lr}
    9418:			; <UNDEFINED> instruction: 0xf0002800
    941c:	bmi	18696c4 <rpl_re_syntax_options@@Base+0x17fbbe4>
    9420:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
    9424:	strtmi	sl, [r9], -r3, lsl #30
    9428:			; <UNDEFINED> instruction: 0x4643447a
    942c:			; <UNDEFINED> instruction: 0x463a6850
    9430:	stc2l	0, cr15, [ip, #-36]	; 0xffffffdc
    9434:	subsle	r2, r3, r0, lsl #16
    9438:			; <UNDEFINED> instruction: 0x9010f8dd
    943c:	strbmi	r4, [r9], -r0, lsr #12
    9440:	stmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9444:	rsbsle	r2, r0, r0, lsl #16
    9448:	orrlt	r7, fp, #2293760	; 0x230000
    944c:	strtmi	r4, [r2], -r9, asr #12
    9450:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    9454:			; <UNDEFINED> instruction: 0xf812e007
    9458:			; <UNDEFINED> instruction: 0xf10e3f01
    945c:	strmi	r0, [ip], r1, lsl #28
    9460:			; <UNDEFINED> instruction: 0xf0002b00
    9464:			; <UNDEFINED> instruction: 0xf8118088
    9468:	ldrmi	r0, [r4], r1, lsl #22
    946c:	stmdacs	r0, {r0, r1, r6, r7, r9, fp, ip}
    9470:			; <UNDEFINED> instruction: 0xf383fab3
    9474:	cmpne	r3, #323584	; 0x4f000
    9478:	movwcs	fp, #3848	; 0xf08
    947c:	mvnle	r2, r0, lsl #22
    9480:	svceq	0x0000f1be
    9484:	ldmiblt	r8, {r2, r4, ip, lr, pc}
    9488:	mulcc	r0, ip, r8
    948c:	rsbsle	r2, r7, pc, lsr #22
    9490:	stccc	8, cr15, [r1], {28}
    9494:	rscscc	pc, pc, ip, lsl #2
    9498:	rsbsle	r2, r0, pc, lsr #22
    949c:	ldrbtmi	r4, [r9], #-2370	; 0xfffff6be
    94a0:	ldmib	r4, {r0, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    94a4:	ldmdavs	r0!, {r5, r8, fp, ip, sp, pc}
    94a8:			; <UNDEFINED> instruction: 0xf0094621
    94ac:	movtlt	pc, #3405	; 0xd4d	; <UNPREDICTABLE>
    94b0:			; <UNDEFINED> instruction: 0x46294b3e
    94b4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    94b8:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
    94bc:	cdp2	0, 4, cr15, cr6, cr9, {0}
    94c0:			; <UNDEFINED> instruction: 0xf7fc9803
    94c4:	stmdals	r4, {r1, r2, r7, r8, sl, fp, sp, lr, pc}
    94c8:	andls	pc, ip, sp, asr #17
    94cc:	stc	7, cr15, [r0, #1008]	; 0x3f0
    94d0:			; <UNDEFINED> instruction: 0x462a4937
    94d4:	ldrbtmi	r6, [r9], #-2096	; 0xfffff7d0
    94d8:	andsls	pc, r0, sp, asr #17
    94dc:	cdp2	0, 11, cr15, cr2, cr9, {0}
    94e0:			; <UNDEFINED> instruction: 0x46284b34
    94e4:			; <UNDEFINED> instruction: 0xf8d3447b
    94e8:			; <UNDEFINED> instruction: 0xf02b9004
    94ec:	strmi	pc, [r1], -r5, ror #21
    94f0:	tstls	r1, r0, lsr #12
    94f4:	blx	ff8455a8 <rpl_re_syntax_options@@Base+0xff7d7ac8>
    94f8:	strmi	r9, [r2], -r1, lsl #18
    94fc:			; <UNDEFINED> instruction: 0xf0094648
    9500:	ldmdavs	r0!, {r0, r4, r6, r8, sl, fp, ip, sp, lr, pc}
    9504:			; <UNDEFINED> instruction: 0x4642463b
    9508:			; <UNDEFINED> instruction: 0xf0094621
    950c:	ldmiblt	r8!, {r0, r1, r2, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    9510:	ldmdavs	r4!, {r5, r9, sl, lr}
    9514:	blx	ff4455c8 <rpl_re_syntax_options@@Base+0xff3d7ae8>
    9518:	strtmi	r9, [r8], -r1
    951c:	blx	ff3455d0 <rpl_re_syntax_options@@Base+0xff2d7af0>
    9520:	strmi	r9, [r2], -r1, lsl #18
    9524:			; <UNDEFINED> instruction: 0xf0094620
    9528:	bmi	908a24 <rpl_re_syntax_options@@Base+0x89af44>
    952c:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
    9530:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    9534:	subsmi	r9, sl, r5, lsl #22
    9538:	andlt	sp, r7, r8, lsr #2
    953c:	mvnshi	lr, #12386304	; 0xbd0000
    9540:	ldmdavs	r0!, {r0, r5, r9, sl, lr}
    9544:	cdp2	0, 0, cr15, cr2, cr9, {0}
    9548:			; <UNDEFINED> instruction: 0xf7fc9804
    954c:	stmdals	r3, {r1, r6, r8, sl, fp, sp, lr, pc}
    9550:	strls	r2, [r4, -r0, lsl #14]
    9554:	ldc	7, cr15, [ip, #-1008]!	; 0xfffffc10
    9558:	ldrb	r9, [r9, r3, lsl #14]
    955c:	cdp2	0, 12, cr15, cr4, cr9, {0}
    9560:	rsbsvs	r4, r8, pc, lsl #22
    9564:	ldmdavs	r0!, {r1, r2, r4, r5, r6, r7, fp, ip, lr}
    9568:			; <UNDEFINED> instruction: 0xf47f2800
    956c:			; <UNDEFINED> instruction: 0xf009af58
    9570:	ldrhtvs	pc, [r0], -fp	; <UNPREDICTABLE>
    9574:	stmdavc	fp, {r0, r1, r4, r6, r8, r9, sl, sp, lr, pc}
    9578:	orrle	r2, r7, r0, lsl #22
    957c:	pkhbtmi	lr, r4, r3, lsl #15
    9580:	mulcc	r1, ip, r8
    9584:	addle	r2, lr, r0, lsl #22
    9588:	str	r4, [r7, r0, ror #12]
    958c:	svc	0x004ef7fc
    9590:	ldrdeq	lr, [r5], -r4
    9594:	andeq	ip, r5, r6, ror #13
    9598:	andeq	r0, r0, ip, asr #9
    959c:	ldrdeq	ip, [r5], -lr
    95a0:	andeq	r0, r0, r8, lsl #9
    95a4:	andeq	lr, r5, r4, lsr #31
    95a8:	andeq	r5, r3, sl, ror #11
    95ac:	andeq	lr, r5, r4, lsl pc
    95b0:			; <UNDEFINED> instruction: 0xfffffed3
    95b4:	andeq	lr, r5, r8, ror #29
    95b8:			; <UNDEFINED> instruction: 0x0005c5b2
    95bc:			; <UNDEFINED> instruction: 0x4604b570
    95c0:	addlt	r4, r2, r8, lsl lr
    95c4:	ldrbtmi	r4, [lr], #-3352	; 0xfffff2e8
    95c8:	ldmdavs	r0!, {r0, r2, r3, r4, r5, r6, sl, lr}^
    95cc:	blmi	5f6234 <rpl_re_syntax_options@@Base+0x588754>
    95d0:	stmdavs	r8!, {r0, r2, r3, r5, r6, r7, fp, ip, lr}
    95d4:			; <UNDEFINED> instruction: 0xf009b1c8
    95d8:	strtmi	pc, [r1], -r9, asr #24
    95dc:	stmdavs	r8!, {r1, r2, r9, sl, lr}
    95e0:	ldc2	0, cr15, [r2], #36	; 0x24
    95e4:	andlt	fp, r2, r8, lsl #2
    95e8:			; <UNDEFINED> instruction: 0x4620bd70
    95ec:			; <UNDEFINED> instruction: 0xf02b682c
    95f0:	andls	pc, r1, r3, ror #20
    95f4:			; <UNDEFINED> instruction: 0xf02b4630
    95f8:	stmdbls	r1, {r0, r1, r2, r3, r4, r6, r9, fp, ip, sp, lr, pc}
    95fc:	strtmi	r4, [r0], -r2, lsl #12
    9600:	pop	{r1, ip, sp, pc}
    9604:			; <UNDEFINED> instruction: 0xf0094070
    9608:	smlabtls	r1, sp, ip, fp
    960c:	cdp2	0, 6, cr15, cr12, cr9, {0}
    9610:	eorvs	r9, r8, r1, lsl #18
    9614:	ldrdls	lr, [r1, -pc]
    9618:	cdp2	0, 6, cr15, cr6, cr9, {0}
    961c:	rsbsvs	r9, r0, r1, lsl #18
    9620:	svclt	0x0000e7d5
    9624:	andeq	lr, r5, r6, lsl #28
    9628:	andeq	ip, r5, r8, lsl r5
    962c:	andeq	r0, r0, r8, lsl #9
    9630:			; <UNDEFINED> instruction: 0x4604b570
    9634:	addlt	r4, r4, r1, lsr #28
    9638:	blmi	89bec4 <rpl_re_syntax_options@@Base+0x82e3e4>
    963c:	ldrbtmi	r4, [sl], #-1150	; 0xfffffb82
    9640:	ldmdavs	r0!, {r0, r5, r8, sl, fp, lr}^
    9644:	ldrbtmi	r5, [sp], #-2259	; 0xfffff72d
    9648:	movwls	r6, #14363	; 0x381b
    964c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9650:	eorle	r2, sp, r0, lsl #16
    9654:	stmiapl	sp!, {r0, r2, r3, r4, r8, r9, fp, lr}^
    9658:			; <UNDEFINED> instruction: 0xb3286828
    965c:	blge	5ced4 <quoting_style_vals@@Base+0x9cd0>
    9660:	strtmi	sl, [r1], -r2, lsl #20
    9664:	ldmdavs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}^
    9668:	ldc2	0, cr15, [r0], #-36	; 0xffffffdc
    966c:			; <UNDEFINED> instruction: 0x4621b190
    9670:			; <UNDEFINED> instruction: 0xf0096870
    9674:	stmdals	r2, {r0, r1, r3, r5, r6, r8, sl, fp, ip, sp, lr, pc}
    9678:	stc	7, cr15, [sl], #1008	; 0x3f0
    967c:	strcs	r9, [r0], -r1, lsl #16
    9680:			; <UNDEFINED> instruction: 0xf7fc9602
    9684:	ldmdbmi	r3, {r1, r2, r5, r7, sl, fp, sp, lr, pc}
    9688:	strtmi	r6, [r2], -r8, lsr #16
    968c:			; <UNDEFINED> instruction: 0x96014479
    9690:	ldc2l	0, cr15, [r8, #36]	; 0x24
    9694:	blmi	2dbedc <rpl_re_syntax_options@@Base+0x26e3fc>
    9698:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    969c:	blls	e370c <rpl_re_syntax_options@@Base+0x75c2c>
    96a0:	qaddle	r4, sl, r9
    96a4:	ldcllt	0, cr11, [r0, #-16]!
    96a8:	cdp2	0, 1, cr15, cr14, cr9, {0}
    96ac:	ldrb	r6, [r5, r8, lsr #32]
    96b0:	cdp2	0, 1, cr15, cr10, cr9, {0}
    96b4:			; <UNDEFINED> instruction: 0xe7cd6070
    96b8:	mrc	7, 5, APSR_nzcv, cr8, cr12, {7}
    96bc:	muleq	r5, r0, sp
    96c0:	andeq	ip, r5, r2, lsr #9
    96c4:	andeq	r0, r0, ip, asr #9
    96c8:	muleq	r5, sl, r4
    96cc:	andeq	r0, r0, r8, lsl #9
    96d0:	andeq	lr, r5, r8, ror #26
    96d4:			; <UNDEFINED> instruction: 0xfffffd1d
    96d8:	andeq	ip, r5, r8, asr #8
    96dc:	strmi	r4, [r1], -fp, lsl #22
    96e0:	ldrbtmi	r4, [fp], #-2571	; 0xfffff5f5
    96e4:	addlt	fp, r2, r0, lsl r5
    96e8:	stmdavs	r0!, {r2, r3, r4, r7, fp, ip, lr}
    96ec:	andlt	fp, r2, r0, lsr #2
    96f0:			; <UNDEFINED> instruction: 0x4010e8bd
    96f4:	bllt	fe4c5778 <rpl_re_syntax_options@@Base+0xfe457c98>
    96f8:			; <UNDEFINED> instruction: 0xf0099101
    96fc:	stmdbls	r1, {r0, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    9700:	andlt	r6, r2, r0, lsr #32
    9704:			; <UNDEFINED> instruction: 0x4010e8bd
    9708:	bllt	fe24578c <rpl_re_syntax_options@@Base+0xfe1d7cac>
    970c:	strdeq	ip, [r5], -lr
    9710:	andeq	r0, r0, r4, lsl #9
    9714:	strmi	r4, [r1], -fp, lsl #22
    9718:	ldrbtmi	r4, [fp], #-2571	; 0xfffff5f5
    971c:	addlt	fp, r2, r0, lsl r5
    9720:	stmdavs	r0!, {r2, r3, r4, r7, fp, ip, lr}
    9724:	andlt	fp, r2, r0, lsr #2
    9728:			; <UNDEFINED> instruction: 0x4010e8bd
    972c:	bllt	1dc57b0 <rpl_re_syntax_options@@Base+0x1d57cd0>
    9730:			; <UNDEFINED> instruction: 0xf0099101
    9734:	stmdbls	r1, {r0, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    9738:	andlt	r6, r2, r0, lsr #32
    973c:			; <UNDEFINED> instruction: 0x4010e8bd
    9740:	bllt	1b457c4 <rpl_re_syntax_options@@Base+0x1ad7ce4>
    9744:	andeq	ip, r5, r6, asr #7
    9748:	andeq	r0, r0, r4, asr r4
    974c:	addlt	fp, r6, r0, ror r5
    9750:	bmi	a5cbf8 <rpl_re_syntax_options@@Base+0x9ef118>
    9754:	ldrbtmi	r4, [sp], #-2857	; 0xfffff4d7
    9758:	cfstrsmi	mvf4, [r9], #-488	; 0xfffffe18
    975c:	ldmpl	r3, {r3, r5, r6, fp, sp, lr}^
    9760:	ldmdavs	fp, {r2, r3, r4, r5, r6, sl, lr}
    9764:			; <UNDEFINED> instruction: 0xf04f9305
    9768:	teqlt	r0, r0, lsl #6
    976c:	blx	ff1c57f2 <rpl_re_syntax_options@@Base+0xff157d12>
    9770:			; <UNDEFINED> instruction: 0xf0096868
    9774:	movwcs	pc, #2929	; 0xb71	; <UNPREDICTABLE>
    9778:	blmi	8a192c <rpl_re_syntax_options@@Base+0x833e4c>
    977c:	stmdavs	r8!, {r0, r2, r5, r6, r7, fp, ip, lr}
    9780:			; <UNDEFINED> instruction: 0xf01fb130
    9784:	stmdavs	r8!, {r0, r1, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
    9788:	blx	19c57b6 <rpl_re_syntax_options@@Base+0x1957cd6>
    978c:	eorvs	r2, fp, r0, lsl #6
    9790:	stmiapl	r3!, {r0, r2, r3, r4, r8, r9, fp, lr}^
    9794:	tstlt	r8, r8, lsl r8
    9798:	blx	fe04581e <rpl_re_syntax_options@@Base+0xfdfd7d3e>
    979c:	ldrbtmi	r4, [fp], #-2843	; 0xfffff4e5
    97a0:			; <UNDEFINED> instruction: 0xb1a86898
    97a4:	strcs	sl, [r0], -r1, lsl #26
    97a8:			; <UNDEFINED> instruction: 0xf0094629
    97ac:	and	pc, r3, r9, ror sp	; <UNPREDICTABLE>
    97b0:			; <UNDEFINED> instruction: 0xf7fc9801
    97b4:	strls	lr, [r1], -lr, lsl #24
    97b8:			; <UNDEFINED> instruction: 0xf0094628
    97bc:			; <UNDEFINED> instruction: 0x4604fd79
    97c0:	mvnsle	r2, r0, lsl #16
    97c4:	ldrbtmi	r4, [sp], #-3346	; 0xfffff2ee
    97c8:			; <UNDEFINED> instruction: 0xf00968a8
    97cc:	adcvs	pc, ip, r5, asr #22
    97d0:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
    97d4:	tstlt	r8, r8, lsl r8
    97d8:	blx	184585e <rpl_re_syntax_options@@Base+0x17d7d7e>
    97dc:	blmi	1dc01c <rpl_re_syntax_options@@Base+0x16e53c>
    97e0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    97e4:	blls	163854 <rpl_re_syntax_options@@Base+0xf5d74>
    97e8:	qaddle	r4, sl, r1
    97ec:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
    97f0:	mrc	7, 0, APSR_nzcv, cr12, cr12, {7}
    97f4:	andeq	lr, r5, r6, ror ip
    97f8:	andeq	ip, r5, r8, lsl #7
    97fc:	andeq	r0, r0, ip, asr #9
    9800:	andeq	ip, r5, r0, lsl #7
    9804:	andeq	r0, r0, r8, lsl #9
    9808:	andeq	r0, r0, r4, lsl #9
    980c:	andeq	lr, r5, lr, lsr #24
    9810:	andeq	lr, r5, r6, lsl #24
    9814:	strdeq	lr, [r5], -sl
    9818:	andeq	ip, r5, r0, lsl #6
    981c:			; <UNDEFINED> instruction: 0x4604b570
    9820:	stccs	14, cr4, [r3], {27}
    9824:	ldmvs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}
    9828:			; <UNDEFINED> instruction: 0x460dd01a
    982c:			; <UNDEFINED> instruction: 0x4629b338
    9830:	blx	74585e <rpl_re_syntax_options@@Base+0x6d7d7e>
    9834:	tstlt	r8, r6, lsl #12
    9838:	ldcllt	8, cr6, [r0, #-0]
    983c:	eorle	r2, r2, r1, lsl #24
    9840:	andsle	r2, r9, r2, lsl #24
    9844:	blmi	4f5edc <rpl_re_syntax_options@@Base+0x4883fc>
    9848:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
    984c:			; <UNDEFINED> instruction: 0xf02b689c
    9850:			; <UNDEFINED> instruction: 0x4632f933
    9854:	strtmi	r4, [r0], -r1, lsl #12
    9858:	blx	fe945886 <rpl_re_syntax_options@@Base+0xfe8d7da6>
    985c:	ldcllt	0, cr2, [r0, #-0]
    9860:	rscsle	r2, fp, r0, lsl #16
    9864:	blx	c5892 <rpl_re_syntax_options@@Base+0x57db2>
    9868:	rscsle	r2, r7, r0, lsl #16
    986c:	ldcllt	8, cr6, [r0, #-0]
    9870:	ldrbtmi	r4, [lr], #-3593	; 0xfffff1f7
    9874:	strb	r3, [r6, ip, lsl #12]!
    9878:	ldrbtmi	r4, [lr], #-3592	; 0xfffff1f8
    987c:			; <UNDEFINED> instruction: 0xf009e7e3
    9880:	adcsvs	pc, r0, r3, lsr sp	; <UNPREDICTABLE>
    9884:	mcrmi	7, 0, lr, cr6, cr3, {6}
    9888:			; <UNDEFINED> instruction: 0x3604447e
    988c:	svclt	0x0000e7db
    9890:	andeq	lr, r5, r8, lsr #23
    9894:	andeq	lr, r5, r2, lsl #23
    9898:	andeq	lr, r5, sl, asr fp
    989c:	muleq	r5, r6, r7
    98a0:	andeq	ip, r5, r8, lsl #15
    98a4:	svcmi	0x00f8e92d
    98a8:	stmdavc	r3, {r2, r9, sl, lr}
    98ac:			; <UNDEFINED> instruction: 0xf0002b00
    98b0:	smlabbcs	r0, r2, r0, r8
    98b4:	bcs	f418f4 <rpl_re_syntax_options@@Base+0xed3e14>
    98b8:	andeq	pc, r3, #1073741824	; 0x40000000
    98bc:	blcs	8bd8dc <rpl_re_syntax_options@@Base+0x84fdfc>
    98c0:	svclt	0x0008460a
    98c4:	andle	r1, r1, sl, asr #26
    98c8:	andle	r2, r7, r0, lsr #22
    98cc:	svccc	0x0001f810
    98d0:	cmplt	fp, r1, asr ip
    98d4:			; <UNDEFINED> instruction: 0xf0032b26
    98d8:	strdle	r0, [ip, #45]!	; 0x2d
    98dc:	svccc	0x0001f810
    98e0:	mrrcne	13, 0, r1, r1, cr10	; <UNPREDICTABLE>
    98e4:	mvnsle	r2, r0, lsl #22
    98e8:			; <UNDEFINED> instruction: 0xf02b1c90
    98ec:	stmdavc	r2!, {r0, r3, r4, fp, ip, sp, lr, pc}
    98f0:	movtlt	r4, #9731	; 0x2603
    98f4:			; <UNDEFINED> instruction: 0xf04f2626
    98f8:			; <UNDEFINED> instruction: 0xf04f0b23
    98fc:			; <UNDEFINED> instruction: 0xf04f0a33
    9900:	ldrcs	r0, [fp, #-2354]!	; 0xfffff6ce
    9904:	ldmdaeq	r1!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^
    9908:	cdpeq	0, 7, cr15, cr5, cr15, {2}
    990c:			; <UNDEFINED> instruction: 0xf1a22774
    9910:	ldmdbcs	lr, {r5, r8}
    9914:	ldm	pc, {r0, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
    9918:	subne	pc, r3, r1
    991c:	andsne	r1, r0, r4, lsr r0
    9920:	andsne	r1, r0, r7, lsr #32
    9924:	andsne	r1, r0, r0, lsl r0
    9928:	andsne	r1, r0, r0, lsl r0
    992c:	andsne	r1, r0, r0, lsl r0
    9930:	andsne	r1, r0, r0, lsl r0
    9934:	andsne	r1, sl, r0, lsl r0
    9938:			; <UNDEFINED> instruction: 0xf803001a
    993c:			; <UNDEFINED> instruction: 0xf8142b01
    9940:	bcs	1554c <ASN1_STRING_length@plt+0xece4>
    9944:	andcs	sp, r0, #-1073741768	; 0xc0000038
    9948:	pop	{r1, r3, r4, ip, sp, lr}
    994c:	bcs	f2d934 <rpl_re_syntax_options@@Base+0xebfe54>
    9950:	addsvc	r7, pc, lr, lsl r0	; <UNPREDICTABLE>
    9954:	movweq	pc, #16643	; 0x4103	; <UNPREDICTABLE>
    9958:	rsbcs	fp, ip, #12, 30	; 0x30
    995c:			; <UNDEFINED> instruction: 0xf8032267
    9960:			; <UNDEFINED> instruction: 0xf8035c01
    9964:	strb	r2, [sl, r3, lsl #24]!
    9968:	cmncs	sp, r1, ror #4
    996c:	rsbscs	r7, r0, #90	; 0x5a
    9970:	movwcc	r7, #20510	; 0x501e
    9974:	stcpl	8, cr15, [r1], {3}
    9978:	stcne	8, cr15, [r3], {3}
    997c:	stccs	8, cr15, [r2], {3}
    9980:			; <UNDEFINED> instruction: 0xf04fe7dd
    9984:	andsvc	r0, lr, pc, ror #4
    9988:	andhi	pc, r1, r3, lsl #17
    998c:			; <UNDEFINED> instruction: 0xf8033306
    9990:			; <UNDEFINED> instruction: 0xf803ec04
    9994:			; <UNDEFINED> instruction: 0xf8032c03
    9998:			; <UNDEFINED> instruction: 0xf8037c02
    999c:	strb	r5, [lr, r1, lsl #24]
    99a0:	movwcc	r7, #20510	; 0x501e
    99a4:	stclt	8, cr15, [r4], {3}
    99a8:	stcge	8, cr15, [r3], {3}
    99ac:	stcls	8, cr15, [r2], {3}
    99b0:	stcpl	8, cr15, [r1], {3}
    99b4:	andcs	lr, r1, r3, asr #15
    99b8:	svclt	0x0000e797
    99bc:	blmi	11dc2dc <rpl_re_syntax_options@@Base+0x116e7fc>
    99c0:	push	{r1, r3, r4, r5, r6, sl, lr}
    99c4:			; <UNDEFINED> instruction: 0x46884ff0
    99c8:	addlt	r4, r3, r5, asr #18
    99cc:	svcge	0x000058d3
    99d0:	ldmdavs	fp, {r0, r3, r4, r5, r6, sl, lr}
    99d4:			; <UNDEFINED> instruction: 0xf04f607b
    99d8:	strmi	r0, [r5], -r0, lsl #6
    99dc:	mcr	7, 7, pc, cr4, cr12, {7}	; <UNPREDICTABLE>
    99e0:	ldrbtmi	r4, [ip], #-3136	; 0xfffff3c0
    99e4:	rsble	r2, fp, r0, lsl #16
    99e8:			; <UNDEFINED> instruction: 0xf7fc4628
    99ec:	stmdavc	sl!, {r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}
    99f0:	bl	125f8 <ASN1_STRING_length@plt+0xbd90>
    99f4:	andcc	r0, r8, r0, asr #32
    99f8:	andeq	pc, r7, r0, lsr #32
    99fc:	vstreq	d14, [r0, #-692]	; 0xfffffd4c
    9a00:	andvc	r4, r3, r8, ror #12
    9a04:	rsble	r2, r2, r0, lsl #20
    9a08:			; <UNDEFINED> instruction: 0x46034937
    9a0c:			; <UNDEFINED> instruction: 0xf04f2625
    9a10:			; <UNDEFINED> instruction: 0xf04f0c33
    9a14:			; <UNDEFINED> instruction: 0xf04f0a42
    9a18:	stmdapl	r1!, {r1, r4, r5, r9, sl, fp}^
    9a1c:	ldmdbeq	r5!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    9a20:			; <UNDEFINED> instruction: 0x1199f891
    9a24:	strteq	pc, [r3], #-418	; 0xfffffe5e
    9a28:	ldmdale	r0, {r2, r3, r4, sl, fp, sp}
    9a2c:			; <UNDEFINED> instruction: 0xf004e8df
    9a30:	svceq	0x003a0f41
    9a34:	svceq	0x000f0f0f
    9a38:	svceq	0x000f0f0f
    9a3c:	svceq	0x000f0f0f
    9a40:	svceq	0x000f0f0f
    9a44:	svceq	0x000f0f0f
    9a48:	svceq	0x000f0f33
    9a4c:			; <UNDEFINED> instruction: 0xf8030028
    9a50:			; <UNDEFINED> instruction: 0xf8152b01
    9a54:	bcs	15660 <ASN1_STRING_length@plt+0xedf8>
    9a58:	andcs	sp, r0, #228, 2	; 0x39
    9a5c:			; <UNDEFINED> instruction: 0xf1b8701a
    9a60:	teqle	r1, r0, lsl #30
    9a64:			; <UNDEFINED> instruction: 0xff1ef7ff
    9a68:	blmi	71c2f0 <rpl_re_syntax_options@@Base+0x6ae810>
    9a6c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9a70:	ldmdavs	fp!, {r1, r3, r4, fp, sp, lr}^
    9a74:	qsuble	r4, sl, ip
    9a78:	ldrtmi	r3, [sp], ip, lsl #14
    9a7c:	svchi	0x00f0e8bd
    9a80:	rscle	r2, r4, r0, lsl #18
    9a84:	subeq	pc, r6, #79	; 0x4f
    9a88:			; <UNDEFINED> instruction: 0xf883701e
    9a8c:	movwcc	ip, #12289	; 0x3001
    9a90:	stccs	8, cr15, [r1], {3}
    9a94:			; <UNDEFINED> instruction: 0x701ee7dd
    9a98:			; <UNDEFINED> instruction: 0xf8033303
    9a9c:			; <UNDEFINED> instruction: 0xf803cc02
    9aa0:	ldrb	sl, [r6, r1, lsl #24]
    9aa4:	movwcc	r7, #12318	; 0x301e
    9aa8:	stc	8, cr15, [r2], {3}
    9aac:	stcls	8, cr15, [r1], {3}
    9ab0:	andsvc	lr, lr, pc, asr #15
    9ab4:			; <UNDEFINED> instruction: 0xf8033303
    9ab8:			; <UNDEFINED> instruction: 0xf803ec02
    9abc:	strb	ip, [r8, r1, lsl #24]
    9ac0:			; <UNDEFINED> instruction: 0xf1b84628
    9ac4:	sbcle	r0, sp, r0, lsl #30
    9ac8:	ldcl	7, cr15, [lr], #-1008	; 0xfffffc10
    9acc:	strmi	lr, [r3], -ip, asr #15
    9ad0:			; <UNDEFINED> instruction: 0xf7fce7c3
    9ad4:	svclt	0x0000ecac
    9ad8:	andeq	ip, r5, r0, lsr #2
    9adc:	andeq	r0, r0, ip, asr #9
    9ae0:	andeq	r5, r3, r4, asr #1
    9ae4:	strdeq	ip, [r5], -lr
    9ae8:			; <UNDEFINED> instruction: 0x000004b4
    9aec:	andeq	ip, r5, r4, ror r0
    9af0:	svcmi	0x00f0e92d
    9af4:	blhi	c4fb0 <rpl_re_syntax_options@@Base+0x574d0>
    9af8:			; <UNDEFINED> instruction: 0x3700f8df
    9afc:	svcge	0x0002b095
    9b00:			; <UNDEFINED> instruction: 0xf8df61fa
    9b04:	rscsvs	r2, r9, #252, 12	; 0xfc00000
    9b08:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9b0c:	ldrbtvs	r6, [fp], #-2075	; 0xfffff7e5
    9b10:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    9b14:	usatcc	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    9b18:			; <UNDEFINED> instruction: 0x61bb447b
    9b1c:			; <UNDEFINED> instruction: 0xb128461e
    9b20:			; <UNDEFINED> instruction: 0xf0094604
    9b24:			; <UNDEFINED> instruction: 0x4605fbdf
    9b28:	stmiblt	r0, {r3, r4, r5, r7, r9, sp, lr}
    9b2c:			; <UNDEFINED> instruction: 0x26d8f8df
    9b30:			; <UNDEFINED> instruction: 0x36c8f8df
    9b34:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    9b38:	ldclvs	8, cr6, [fp], #-104	; 0xffffff98
    9b3c:			; <UNDEFINED> instruction: 0xf040405a
    9b40:	smlsldcc	r8, ip, r4, r3
    9b44:	ldc	6, cr4, [sp], #756	; 0x2f4
    9b48:	pop	{r1, r8, r9, fp, pc}
    9b4c:	strdeq	r8, [r3], r0
    9b50:	movwcc	r4, #30240	; 0x7620
    9b54:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    9b58:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    9b5c:	strtmi	sl, [r1], -r2, lsl #24
    9b60:			; <UNDEFINED> instruction: 0xf972f01f
    9b64:	stclle	13, cr2, [r1]
    9b68:	cmnvs	sl, #34, 30	; 0x88
    9b6c:			; <UNDEFINED> instruction: 0x269cf8df
    9b70:			; <UNDEFINED> instruction: 0x369cf8df
    9b74:	eorsvs	r4, sl, #2046820352	; 0x7a000000
    9b78:			; <UNDEFINED> instruction: 0x63ba2200
    9b7c:			; <UNDEFINED> instruction: 0x2694f8df
    9b80:	adcsvs	r4, sl, sl, ror r4
    9b84:	andls	pc, r3, r6, asr r8	; <UNPREDICTABLE>
    9b88:	pkhtbcc	pc, ip, pc, asr #17	; <UNPREDICTABLE>
    9b8c:	mcr	4, 0, r4, cr8, cr11, {3}
    9b90:			; <UNDEFINED> instruction: 0xf8df3a90
    9b94:	ldrbtmi	r3, [fp], #-1672	; 0xfffff978
    9b98:	blvs	1ee1d8c <rpl_re_syntax_options@@Base+0x1e742ac>
    9b9c:	svcvs	0x0004f853
    9ba0:			; <UNDEFINED> instruction: 0x4631637b
    9ba4:	ldmdavs	r8, {r0, r1, r3, r4, r5, r9, fp, sp, lr}^
    9ba8:			; <UNDEFINED> instruction: 0xf960f009
    9bac:	msrcc	SPSR_fxc, r9	; <illegal shifter operand>
    9bb0:	stmdacs	r0, {r2, r9, sl, lr}
    9bb4:	andshi	pc, r7, #0
    9bb8:			; <UNDEFINED> instruction: 0xf0402b00
    9bbc:	bvs	ffeea6b4 <rpl_re_syntax_options@@Base+0xffe7cbd4>
    9bc0:	blcs	1b44c <ASN1_STRING_length@plt+0x14be4>
    9bc4:	andshi	pc, sl, #0
    9bc8:			; <UNDEFINED> instruction: 0xf0064630
    9bcc:	mvnsvs	pc, #442368	; 0x6c000
    9bd0:			; <UNDEFINED> instruction: 0x2c006bfc
    9bd4:	andshi	pc, ip, #0
    9bd8:			; <UNDEFINED> instruction: 0x8644f8df
    9bdc:	bvs	445404 <rpl_re_syntax_options@@Base+0x3d7924>
    9be0:			; <UNDEFINED> instruction: 0xa018f8d7
    9be4:			; <UNDEFINED> instruction: 0x363cf8df
    9be8:	ldrbtmi	r4, [fp], #-1272	; 0xfffffb08
    9bec:	bvc	8628e0 <rpl_re_syntax_options@@Base+0x7f4e00>
    9bf0:	streq	pc, [r8, #-17]	; 0xffffffef
    9bf4:	movwcs	fp, #20252	; 0x4f1c
    9bf8:	teqle	r1, r3, lsr #2
    9bfc:	ldc2	0, cr15, [ip], #136	; 0x88
    9c00:	andsne	pc, ip, #14221312	; 0xd90000
    9c04:	strmi	r2, [r3], r1, lsl #4
    9c08:	stc2	0, cr15, [r2, #-136]	; 0xffffff78
    9c0c:	strtmi	r6, [r9], -r0, lsr #16
    9c10:	movwcs	r4, #5722	; 0x165a
    9c14:			; <UNDEFINED> instruction: 0xf01b6800
    9c18:			; <UNDEFINED> instruction: 0x4605ff9d
    9c1c:			; <UNDEFINED> instruction: 0xf8dfb300
    9c20:	stmdavs	r1, {r3, r9, sl, ip, sp}
    9c24:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    9c28:			; <UNDEFINED> instruction: 0xf0096818
    9c2c:			; <UNDEFINED> instruction: 0x4606f91f
    9c30:			; <UNDEFINED> instruction: 0xf0002800
    9c34:			; <UNDEFINED> instruction: 0xf89981c7
    9c38:	blcs	16234 <ASN1_STRING_length@plt+0xf9cc>
    9c3c:	movwcs	fp, #12052	; 0x2f14
    9c40:			; <UNDEFINED> instruction: 0x61232301
    9c44:			; <UNDEFINED> instruction: 0xff38f02a
    9c48:	msrcc	SPSR_fxc, r9	; <illegal shifter operand>
    9c4c:	blcs	21dd4 <ASN1_STRING_length@plt+0x1b56c>
    9c50:	mvnshi	pc, r0, asr #32
    9c54:			; <UNDEFINED> instruction: 0xf01b4628
    9c58:	ldrbmi	pc, [r8], -sp, ror #19	; <UNPREDICTABLE>
    9c5c:	stc2l	0, cr15, [r6], {34}	; 0x22
    9c60:			; <UNDEFINED> instruction: 0x2c0069e4
    9c64:			; <UNDEFINED> instruction: 0xf8dfd1c3
    9c68:	andcs	r1, r5, #196, 10	; 0x31000000
    9c6c:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx0
    9c70:	ldrbtmi	r6, [r9], #-2576	; 0xfffff5f0
    9c74:	stmib	r0!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    9c78:	bcs	4454e0 <rpl_re_syntax_options@@Base+0x3d7a00>
    9c7c:	strtmi	r4, [r0], -r1, lsl #12
    9c80:	ldc2l	0, cr15, [r0], {20}
    9c84:	ldmdbvs	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr}
    9c88:	strcc	fp, [r1], #-258	; 0xfffffefe
    9c8c:	blcs	24400 <ASN1_STRING_length@plt+0x1db98>
    9c90:	stfcsd	f5, [r0], {249}	; 0xf9
    9c94:	bichi	pc, r7, r0
    9c98:			; <UNDEFINED> instruction: 0xf01e4630
    9c9c:	teqvs	r8, #612	; 0x264	; <UNPREDICTABLE>
    9ca0:			; <UNDEFINED> instruction: 0xf0002800
    9ca4:			; <UNDEFINED> instruction: 0x463181f9
    9ca8:			; <UNDEFINED> instruction: 0xf7ff2003
    9cac:			; <UNDEFINED> instruction: 0xf899fdb7
    9cb0:	stmdacs	r0, {r1, r2, r3, r5, r6, r8, ip, sp}
    9cb4:	movwcs	fp, #3852	; 0xf0c
    9cb8:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
    9cbc:			; <UNDEFINED> instruction: 0xf0402b00
    9cc0:	ldrtmi	r8, [r0], -r5, asr #4
    9cc4:	b	1447cbc <rpl_re_syntax_options@@Base+0x13da1dc>
    9cc8:	ble	193cd0 <rpl_re_syntax_options@@Base+0x1261f0>
    9ccc:	ldc	7, cr15, [ip, #1008]	; 0x3f0
    9cd0:	strmi	r6, [r4], -r3, lsl #16
    9cd4:			; <UNDEFINED> instruction: 0xf0402b02
    9cd8:			; <UNDEFINED> instruction: 0xf8df8215
    9cdc:			; <UNDEFINED> instruction: 0x46301554
    9ce0:			; <UNDEFINED> instruction: 0xf7fc4479
    9ce4:	pkhtbmi	lr, r3, ip, asr #20
    9ce8:			; <UNDEFINED> instruction: 0xf0002800
    9cec:	blvs	eea5f8 <rpl_re_syntax_options@@Base+0xe7cb18>
    9cf0:	blvs	fff120f8 <rpl_re_syntax_options@@Base+0xffea4618>
    9cf4:	bvs	44551c <rpl_re_syntax_options@@Base+0x3d7a3c>
    9cf8:			; <UNDEFINED> instruction: 0xf8d36179
    9cfc:	ldmdavs	sl, {sp, pc}^
    9d00:	ldrcc	pc, [r0, #-2271]!	; 0xfffff721
    9d04:	rsbsvs	r4, r9, #208, 12	; 0xd000000
    9d08:	rscsvs	r4, fp, fp, ror r4
    9d0c:			; <UNDEFINED> instruction: 0xf899e006
    9d10:	blcs	162c4 <ASN1_STRING_length@plt+0xfa5c>
    9d14:			; <UNDEFINED> instruction: 0x81a6f040
    9d18:	movtlt	r6, #51684	; 0xc9e4
    9d1c:	addsmi	r6, r5, #1654784	; 0x194000
    9d20:	orrshi	pc, r2, r0, lsl #5
    9d24:	blcs	241b8 <ASN1_STRING_length@plt+0x1d950>
    9d28:	bl	2be0f4 <rpl_re_syntax_options@@Base+0x250614>
    9d2c:	ldrbmi	r0, [fp], -r5, lsl #12
    9d30:	andeq	lr, r8, #169984	; 0x29800
    9d34:	tstcs	r1, r0, asr #12
    9d38:	bl	547d30 <rpl_re_syntax_options@@Base+0x4da250>
    9d3c:	blcs	1241d0 <rpl_re_syntax_options@@Base+0xb66f0>
    9d40:	subshi	pc, r7, #0, 4
    9d44:			; <UNDEFINED> instruction: 0xf013e8df
    9d48:	adceq	r0, r5, r3, asr r2
    9d4c:	eoreq	r0, pc, r3, asr r0	; <UNPREDICTABLE>
    9d50:	cdp	0, 1, cr0, cr8, cr5, {0}
    9d54:			; <UNDEFINED> instruction: 0x465a3a90
    9d58:	ldrtmi	r6, [r0], -r1, lsr #19
    9d5c:	blx	fe0c7d60 <rpl_re_syntax_options@@Base+0xfe05a280>
    9d60:	stmibvs	r4!, {r0, r1, r3, r4, r5, r8, r9, fp, sp, lr}^
    9d64:	ldrdge	pc, [r0], -r3
    9d68:	pkhtbmi	r6, r0, sl, asr #16
    9d6c:	bicsle	r2, r5, r0, lsl #24
    9d70:	beq	2c4c18 <rpl_re_syntax_options@@Base+0x257138>
    9d74:	vshl.s64	d20, d2, #0
    9d78:	ldrbmi	r8, [r8], -r7, lsl #3
    9d7c:	stmda	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9d80:			; <UNDEFINED> instruction: 0xf01e6b38
    9d84:			; <UNDEFINED> instruction: 0xf8dfffc9
    9d88:	ldmdbvs	fp!, {r4, r5, r7, sl, ip}^
    9d8c:	bvs	1e91d94 <rpl_re_syntax_options@@Base+0x1e242b4>
    9d90:			; <UNDEFINED> instruction: 0xf0144479
    9d94:	ldmibvs	sl!, {r0, r1, r2, r6, sl, fp, ip, sp, lr, pc}^
    9d98:	ldmdavs	r3, {r3, r4, r5, r6, r7, r8, r9, fp, sp, lr}
    9d9c:	andsvs	r3, r3, r1, lsl #6
    9da0:			; <UNDEFINED> instruction: 0xf966f01a
    9da4:	stmdavs	r3!, {r1, r5, r8, sp, lr, pc}
    9da8:	ldrdge	pc, [r0], -r3
    9dac:			; <UNDEFINED> instruction: 0xf7ff4650
    9db0:	bvc	90939c <rpl_re_syntax_options@@Base+0x89b8bc>
    9db4:	svceq	0x0060f013
    9db8:			; <UNDEFINED> instruction: 0xf0404605
    9dbc:	bvc	18ea430 <rpl_re_syntax_options@@Base+0x187c950>
    9dc0:	stmibvs	r1!, {r4, r5, r9, sl, lr}
    9dc4:			; <UNDEFINED> instruction: 0xf013465a
    9dc8:	strtmi	r0, [fp], -r2, lsl #30
    9dcc:	cmnhi	sl, r0	; <UNPREDICTABLE>
    9dd0:	strls	r6, [r0], -r6, ror #17
    9dd4:	blx	fe8c7dd8 <rpl_re_syntax_options@@Base+0xfe85a2f8>
    9dd8:			; <UNDEFINED> instruction: 0xf8994680
    9ddc:	blcs	16390 <ASN1_STRING_length@plt+0xfb28>
    9de0:	mvnhi	pc, r0, asr #32
    9de4:			; <UNDEFINED> instruction: 0x4628697b
    9de8:	cmnvs	fp, r1, lsl #6
    9dec:			; <UNDEFINED> instruction: 0xf81ae04a
    9df0:	stmibvs	r1!, {r0, r2, ip, sp}
    9df4:	svclt	0x00182b27
    9df8:	svclt	0x00062b22
    9dfc:			; <UNDEFINED> instruction: 0x1c703902
    9e00:			; <UNDEFINED> instruction: 0xf02a4630
    9e04:	smlawbcs	pc, r3, lr, pc	; <UNPREDICTABLE>
    9e08:			; <UNDEFINED> instruction: 0xf7fc4605
    9e0c:			; <UNDEFINED> instruction: 0xf100e842
    9e10:	stmdacs	r0, {r0, fp}
    9e14:	orrshi	pc, r8, r0
    9e18:	stmdavs	r0!, {r0, r1, r2, r3, r5, r8, sp}^
    9e1c:	ldmda	r8!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9e20:	stmdacs	r0, {r0, r6, sl, fp, ip}
    9e24:	orrhi	pc, lr, r0
    9e28:	teqvs	r9, r0, asr #12
    9e2c:	stcl	7, cr15, [lr], {252}	; 0xfc
    9e30:	stmdacs	r0, {r0, r3, r4, r5, r8, fp, sp, lr}
    9e34:	cmphi	r5, r0, asr #32	; <UNPREDICTABLE>
    9e38:	strtmi	r7, [r8], -r1, lsr #20
    9e3c:	smlalbtne	pc, r0, r1, r3	; <UNPREDICTABLE>
    9e40:	ldc2	7, cr15, [ip, #1020]!	; 0x3fc
    9e44:			; <UNDEFINED> instruction: 0xf0137a23
    9e48:	strmi	r0, [r2], r0, ror #30
    9e4c:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
    9e50:	ldrtmi	r7, [r0], -r3, ror #20
    9e54:	ldrbmi	r6, [sl], -r1, lsr #19
    9e58:	svceq	0x0002f013
    9e5c:			; <UNDEFINED> instruction: 0xf0004653
    9e60:	stmiavs	r6!, {r0, r2, r3, r5, r8, pc}^
    9e64:			; <UNDEFINED> instruction: 0xf7ff9600
    9e68:	pkhtbmi	pc, r0, r9, asr #20	; <UNPREDICTABLE>
    9e6c:	msrcc	SPSR_fxc, r9	; <illegal shifter operand>
    9e70:			; <UNDEFINED> instruction: 0xf0402b00
    9e74:	bvs	1eea4c4 <rpl_re_syntax_options@@Base+0x1e7c9e4>
    9e78:	movwcc	r4, #5672	; 0x1628
    9e7c:			; <UNDEFINED> instruction: 0xf7fc627b
    9e80:	ldrbmi	lr, [r0], -r8, lsr #17
    9e84:	stmia	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9e88:			; <UNDEFINED> instruction: 0xf8d36b3b
    9e8c:	ldmdavs	sl, {sp, pc}^
    9e90:			; <UNDEFINED> instruction: 0xf8d4e742
    9e94:			; <UNDEFINED> instruction: 0xf1b88004
    9e98:			; <UNDEFINED> instruction: 0xf0000f00
    9e9c:	cdp	0, 1, cr8, cr8, cr15, {7}
    9ea0:			; <UNDEFINED> instruction: 0xf8982a10
    9ea4:	ldmdavc	r5, {ip, sp}
    9ea8:	vstrcs	d1, [r0, #-364]	; 0xfffffe94
    9eac:			; <UNDEFINED> instruction: 0xf383fab3
    9eb0:	cmpne	r3, #323584	; 0x4f000
    9eb4:	movwcs	fp, #3848	; 0xf08
    9eb8:			; <UNDEFINED> instruction: 0xf0002b00
    9ebc:	mnf<illegal precision>	f0, f6
    9ec0:			; <UNDEFINED> instruction: 0x4640ca10
    9ec4:	stfcss	f2, [pc, #-0]	; 9ecc <ASN1_STRING_length@plt+0x3664>
    9ec8:	svccc	0x0001f810
    9ecc:	bl	fe8b9af4 <rpl_re_syntax_options@@Base+0xfe84c014>
    9ed0:			; <UNDEFINED> instruction: 0xf812010c
    9ed4:	svclt	0x00085f01
    9ed8:	blne	16d62e4 <rpl_re_syntax_options@@Base+0x1668804>
    9edc:	blx	fecd52e4 <rpl_re_syntax_options@@Base+0xfec67804>
    9ee0:	b	1406cf4 <rpl_re_syntax_options@@Base+0x1399214>
    9ee4:	svclt	0x00081353
    9ee8:	blcs	12af0 <ASN1_STRING_length@plt+0xc288>
    9eec:	mnf<illegal precision>z	f5, #3.0
    9ef0:	strmi	r3, [r8], #2576	; 0xa10
    9ef4:	bl	e1070 <rpl_re_syntax_options@@Base+0x73590>
    9ef8:	strbmi	r0, [r0], -r1, lsl #20
    9efc:	stmdb	r2!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9f00:	cmplt	sp, r8, lsr r1
    9f04:	sfmcs	f2, 4, [pc, #-0]	; 9f0c <ASN1_STRING_length@plt+0x36a4>
    9f08:	svcpl	0x0001f81a
    9f0c:	andcc	fp, r1, #8, 30
    9f10:	mvnsle	r2, r0, lsl #26
    9f14:	teqle	sp, r0, lsl #20
    9f18:	strbmi	r4, [r0], -r8, asr #19
    9f1c:			; <UNDEFINED> instruction: 0xf7fc4479
    9f20:	stmdacs	r0, {r2, r6, sl, fp, sp, lr, pc}
    9f24:	mrshi	pc, (UNDEF: 75)	; <UNPREDICTABLE>
    9f28:	ldmdbvs	r8!, {r0, r1, fp, ip, sp, lr}
    9f2c:			; <UNDEFINED> instruction: 0xf0002b3a
    9f30:	andcc	r8, r1, pc, asr #2
    9f34:	ldc2l	0, cr15, [r4], #168	; 0xa8
    9f38:	strbmi	r4, [r1], -r5, lsl #12
    9f3c:	stmib	r8, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    9f40:	strtmi	r7, [r8], -r1, lsr #20
    9f44:	smlalbtne	pc, r0, r1, r3	; <UNPREDICTABLE>
    9f48:	ldc2	7, cr15, [r8, #-1020]!	; 0xfffffc04
    9f4c:			; <UNDEFINED> instruction: 0xf0137a23
    9f50:	strmi	r0, [r2], r0, ror #30
    9f54:	rscshi	pc, pc, r0, asr #32
    9f58:	ldrtmi	r7, [r0], -r3, ror #20
    9f5c:	ldrbmi	r6, [sl], -r1, lsr #19
    9f60:	svceq	0x0002f013
    9f64:			; <UNDEFINED> instruction: 0xf0004653
    9f68:	stmiavs	r6!, {r0, r4, r5, r7, pc}^
    9f6c:			; <UNDEFINED> instruction: 0xf7ff9600
    9f70:	pkhtbmi	pc, r0, r5, asr #19	; <UNPREDICTABLE>
    9f74:	msrcc	SPSR_fxc, r9	; <illegal shifter operand>
    9f78:			; <UNDEFINED> instruction: 0xf43f2b00
    9f7c:	stmdavs	r1!, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
    9f80:	stmiami	pc!, {r1, r3, r5, r9, sl, lr}	; <UNPREDICTABLE>
    9f84:	stmdavs	r9, {r0, r1, r5, r6, r8, fp, sp, lr}
    9f88:	cfstrs	mvf4, [sp, #480]	; 0x1e0
    9f8c:			; <UNDEFINED> instruction: 0xf0148a00
    9f90:			; <UNDEFINED> instruction: 0xe770fbbb
    9f94:	bl	a447c <rpl_re_syntax_options@@Base+0x3699c>
    9f98:	teqvs	fp, r2, asr #6
    9f9c:	ldrmi	r3, [r8], #-1
    9fa0:	ldc2	0, cr15, [lr], #168	; 0xa8
    9fa4:	ldmdbvs	fp!, {r0, r1, r2, r5, r7, r8, fp, lr}
    9fa8:			; <UNDEFINED> instruction: 0x46054479
    9fac:	ldrmi	r4, [r8], #-1538	; 0xfffff9fe
    9fb0:	ldmvc	fp, {r0, r1, r3, r9, sl, lr}
    9fb4:	andshi	r8, r1, r9, lsl #16
    9fb8:			; <UNDEFINED> instruction: 0xf8023203
    9fbc:	addsmi	r3, r0, #256	; 0x100
    9fc0:			; <UNDEFINED> instruction: 0xe7bad1f9
    9fc4:	andcs	r7, r0, #143360	; 0x23000
    9fc8:	svclt	0x005c075b
    9fcc:			; <UNDEFINED> instruction: 0x61232303
    9fd0:	msrcc	SPSR_fxc, r9	; <illegal shifter operand>
    9fd4:	blcs	22164 <ASN1_STRING_length@plt+0x1b8fc>
    9fd8:	mrcge	4, 1, APSR_nzcv, cr12, cr15, {1}
    9fdc:	blvs	e24088 <rpl_re_syntax_options@@Base+0xdb65a8>
    9fe0:	blx	fe4c603a <rpl_re_syntax_options@@Base+0xfe45855a>
    9fe4:	blcs	438c4 <_IO_stdin_used@@Base+0x5084>
    9fe8:	adcshi	pc, ip, r0, asr #32
    9fec:	bvs	feea4ee0 <rpl_re_syntax_options@@Base+0xfee37400>
    9ff0:			; <UNDEFINED> instruction: 0x63bb3301
    9ff4:			; <UNDEFINED> instruction: 0xf47f429a
    9ff8:	ldr	sl, [r7, #3536]	; 0xdd0
    9ffc:			; <UNDEFINED> instruction: 0x46306afb
    a000:			; <UNDEFINED> instruction: 0xf00b461a
    a004:	mvnsvs	pc, #3376	; 0xd30
    a008:			; <UNDEFINED> instruction: 0x2c006bfc
    a00c:	cfstrdge	mvd15, [r4, #508]!	; 0x1fc
    a010:	andcs	r6, r5, #252, 22	; 0x3f000
    a014:			; <UNDEFINED> instruction: 0x462068b9
    a018:	stmda	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a01c:			; <UNDEFINED> instruction: 0x46014632
    a020:			; <UNDEFINED> instruction: 0xf0144620
    a024:	stmibmi	r8, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    a028:	andcs	r2, r0, r5, lsl #4
    a02c:			; <UNDEFINED> instruction: 0xf7fc4479
    a030:	strmi	lr, [r1], -r4, lsl #16
    a034:			; <UNDEFINED> instruction: 0xf0142000
    a038:	strt	pc, [ip], r1, lsr #20
    a03c:	ldrtmi	r6, [r2], -r9, lsr #16
    a040:			; <UNDEFINED> instruction: 0xf0144640
    a044:	str	pc, [r5], -r1, ror #22
    a048:	msrcc	SPSR_fxc, r9	; <illegal shifter operand>
    a04c:			; <UNDEFINED> instruction: 0xf43f2b00
    a050:	ldmdami	lr!, {r0, r1, r2, r3, r7, r9, sl, fp, sp, pc}^
    a054:			; <UNDEFINED> instruction: 0xf0144478
    a058:	blvs	f08dbc <rpl_re_syntax_options@@Base+0xe9b2dc>
    a05c:	ldrdge	pc, [r0], -r3
    a060:	pkhtb	r6, r5, sl, asr #16
    a064:	strtmi	r6, [sl], -r3, lsr #16
    a068:	ldmdavs	r9, {r0, r3, r4, r5, r6, fp, lr}
    a06c:			; <UNDEFINED> instruction: 0xf0144478
    a070:	blvs	f08da4 <rpl_re_syntax_options@@Base+0xe9b2c4>
    a074:	ldrdge	pc, [r0], -r3
    a078:			; <UNDEFINED> instruction: 0xe64d685a
    a07c:			; <UNDEFINED> instruction: 0x46b06b3b
    a080:	ldrdge	pc, [r0], -r3
    a084:			; <UNDEFINED> instruction: 0xe647685a
    a088:	andeq	lr, sl, #165888	; 0x28800
    a08c:	ldrbmi	r4, [fp], -r0, asr #12
    a090:			; <UNDEFINED> instruction: 0xf7fc2101
    a094:	ldrbt	lr, [r0], -r8, ror #18
    a098:	andcs	r4, r5, #1802240	; 0x1b8000
    a09c:			; <UNDEFINED> instruction: 0xf7fb4479
    a0a0:	teqvs	r8, #204, 30	; 0x330
    a0a4:	bl	fec4809c <rpl_re_syntax_options@@Base+0xfebda5bc>
    a0a8:			; <UNDEFINED> instruction: 0xf7fb6800
    a0ac:	blvs	e85684 <rpl_re_syntax_options@@Base+0xe17ba4>
    a0b0:			; <UNDEFINED> instruction: 0x46034632
    a0b4:			; <UNDEFINED> instruction: 0xf0142001
    a0b8:			; <UNDEFINED> instruction: 0xe66cfab5
    a0bc:			; <UNDEFINED> instruction: 0xf8d2f7ff
    a0c0:	ldrb	r4, [r3], r0, lsl #13
    a0c4:			; <UNDEFINED> instruction: 0xf8cef7ff
    a0c8:	str	r4, [r6], r0, lsl #13
    a0cc:			; <UNDEFINED> instruction: 0xf8caf7ff
    a0d0:	strb	r4, [pc, -r0, lsl #13]
    a0d4:			; <UNDEFINED> instruction: 0x8018f8d4
    a0d8:			; <UNDEFINED> instruction: 0xf7fc4659
    a0dc:	ldrtmi	lr, [r0], #3008	; 0xbc0
    a0e0:	strtmi	lr, [r8], -r4, asr #13
    a0e4:	blx	ff346158 <rpl_re_syntax_options@@Base+0xff2d8678>
    a0e8:	strtmi	r4, [r8], -r3, lsl #12
    a0ec:			; <UNDEFINED> instruction: 0xf7fb461d
    a0f0:			; <UNDEFINED> instruction: 0xe6a1ef70
    a0f4:	ldrbmi	r6, [r9], -r3, lsr #19
    a0f8:	bl	19ba40 <rpl_re_syntax_options@@Base+0x12df60>
    a0fc:			; <UNDEFINED> instruction: 0xf7fc0803
    a100:	strbt	lr, [sl], -lr, lsr #23
    a104:	andcs	r4, r5, #84, 18	; 0x150000
    a108:	ldrbtmi	r2, [r9], #-0
    a10c:	svc	0x0094f7fb
    a110:	ldrtmi	r4, [r0], -r1, lsl #12
    a114:			; <UNDEFINED> instruction: 0xf02a6179
    a118:	rsbsvs	pc, r8, #70656	; 0x11400
    a11c:			; <UNDEFINED> instruction: 0xf7fb6820
    a120:	bvs	1ec5610 <rpl_re_syntax_options@@Base+0x1e57b30>
    a124:			; <UNDEFINED> instruction: 0x46036979
    a128:			; <UNDEFINED> instruction: 0xf0142001
    a12c:	blvs	e48b20 <rpl_re_syntax_options@@Base+0xddb040>
    a130:	ldc2l	0, cr15, [r2, #120]!	; 0x78
    a134:	strmi	lr, [r2], -pc, lsr #12
    a138:	ldrtmi	r4, [r1], -r8, asr #16
    a13c:			; <UNDEFINED> instruction: 0xf0144478
    a140:	ldr	pc, [ip, #-2787]!	; 0xfffff51d
    a144:	strbt	r4, [pc], -r9, lsr #12
    a148:	strbt	r4, [r5], -r8, lsr #13
    a14c:	ldrtmi	r4, [r0], -r1, lsl #12
    a150:			; <UNDEFINED> instruction: 0xfff4f7fe
    a154:			; <UNDEFINED> instruction: 0xf8d4e5b5
    a158:			; <UNDEFINED> instruction: 0x46598018
    a15c:	bl	1fc8154 <rpl_re_syntax_options@@Base+0x1f5a674>
    a160:			; <UNDEFINED> instruction: 0xe70744b0
    a164:			; <UNDEFINED> instruction: 0x4631483e
    a168:			; <UNDEFINED> instruction: 0xf0144478
    a16c:	ldr	pc, [sp, -sp, asr #21]!
    a170:	andcs	r4, r5, #60, 18	; 0xf0000
    a174:			; <UNDEFINED> instruction: 0xf7fb4479
    a178:	rsbsvs	lr, r8, #96, 30	; 0x180
    a17c:	bl	1148174 <rpl_re_syntax_options@@Base+0x10da694>
    a180:			; <UNDEFINED> instruction: 0xf7fb6800
    a184:	bvs	1e855ac <rpl_re_syntax_options@@Base+0x1e17acc>
    a188:			; <UNDEFINED> instruction: 0x46034632
    a18c:			; <UNDEFINED> instruction: 0xf0142001
    a190:	blvs	e48abc <rpl_re_syntax_options@@Base+0xddafdc>
    a194:	stc2l	0, cr15, [r0, #120]	; 0x78
    a198:	stmdavs	r1!, {r0, r2, r3, r4, r5, r6, r7, r8, sl, sp, lr, pc}
    a19c:	stmdbvs	r3!, {r1, r3, r5, r9, sl, lr}^
    a1a0:	stmdavs	r9, {r3, r4, r5, r6, r7, fp, sp, lr}
    a1a4:	bhi	457e0 <_IO_stdin_used@@Base+0x6fa0>
    a1a8:	blx	febc6200 <rpl_re_syntax_options@@Base+0xfeb58720>
    a1ac:	cfmsub32	mvax3, mvfx14, mvfx8, mvfx3
    a1b0:			; <UNDEFINED> instruction: 0x46513a10
    a1b4:	ldmdavs	r8!, {r1, r5, r6, r8, fp, sp, lr}^
    a1b8:	blx	fe9c6210 <rpl_re_syntax_options@@Base+0xfe958730>
    a1bc:	ldmdbvs	r8!, {r1, r4, r9, sl, sp, lr, pc}
    a1c0:			; <UNDEFINED> instruction: 0xf02a3001
    a1c4:	strmi	pc, [r5], -sp, lsr #23
    a1c8:	mrc	6, 0, lr, cr8, cr7, {5}
    a1cc:			; <UNDEFINED> instruction: 0xe694aa10
    a1d0:			; <UNDEFINED> instruction: 0xf02a3003
    a1d4:	blmi	949070 <rpl_re_syntax_options@@Base+0x8db590>
    a1d8:	ldrbtmi	r4, [fp], #-1601	; 0xfffff9bf
    a1dc:			; <UNDEFINED> instruction: 0x4605881b
    a1e0:	blcc	c8268 <rpl_re_syntax_options@@Base+0x5a788>
    a1e4:	ldmda	r4!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a1e8:			; <UNDEFINED> instruction: 0xf7fce6aa
    a1ec:			; <UNDEFINED> instruction: 0xf7fbe920
    a1f0:	blvs	f055e8 <rpl_re_syntax_options@@Base+0xe97b08>
    a1f4:	ldmib	r3, {r4, r5, r7, r9, sl, lr}^
    a1f8:	str	sl, [sp, #512]	; 0x200
    a1fc:	andeq	r0, r0, ip, asr #9
    a200:	ldrdeq	fp, [r5], -r8
    a204:	andeq	fp, r5, r8, asr #31
    a208:	andeq	fp, r5, ip, lsr #31
    a20c:	andeq	lr, r5, r8, asr r8
    a210:			; <UNDEFINED> instruction: 0x000004b4
    a214:	strdeq	r5, [r3], -ip
    a218:	andeq	pc, r3, r4, ror #5
    a21c:	andeq	r5, r3, r2, lsr #1
    a220:	strdeq	r4, [r3], -r0
    a224:	andeq	r4, r3, r2, lsl pc
    a228:	andeq	r0, r0, r8, lsl #9
    a22c:	andeq	r5, r3, sl
    a230:	andeq	r4, r3, ip, lsl #29
    a234:	strdeq	r4, [r3], -r4	; <UNPREDICTABLE>
    a238:	andeq	r4, r3, r0, ror #29
    a23c:	andeq	r4, r3, ip, asr sp
    a240:	andeq	r4, r3, r4, asr #24
    a244:	andeq	r4, r3, r0, lsr #24
    a248:	strdeq	r4, [r3], -r4	; <UNPREDICTABLE>
    a24c:	andeq	r4, r3, ip, lsl fp
    a250:	andeq	r4, r3, r8, lsr fp
    a254:	muleq	r3, r4, sl
    a258:	andeq	r4, r3, r6, asr #20
    a25c:	andeq	r4, r3, r4, lsl #19
    a260:	andeq	r4, r3, r4, lsr r9
    a264:			; <UNDEFINED> instruction: 0x000349bc
    a268:	andeq	r4, r3, sl, ror #19
    a26c:	blmi	91cb00 <rpl_re_syntax_options@@Base+0x8af020>
    a270:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
    a274:	ldmpl	r3, {r1, r2, r7, ip, sp, pc}^
    a278:	stcmi	6, cr2, [r2], #-0
    a27c:	movwls	r6, #22555	; 0x581b
    a280:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a284:			; <UNDEFINED> instruction: 0xf0169604
    a288:	blmi	809eec <rpl_re_syntax_options@@Base+0x79c40c>
    a28c:	bge	11b484 <rpl_re_syntax_options@@Base+0xad9a4>
    a290:	ldrtmi	r9, [r1], -r0, lsl #4
    a294:	strmi	r5, [r5], -r3, ror #17
    a298:			; <UNDEFINED> instruction: 0xf7ff6818
    a29c:	blmi	709348 <rpl_re_syntax_options@@Base+0x69b868>
    a2a0:	tstcs	r1, r0, lsl #20
    a2a4:	ldmdavs	r8, {r0, r1, r5, r6, r7, fp, ip, lr}
    a2a8:	stc2	7, cr15, [r2], #-1020	; 0xfffffc04
    a2ac:			; <UNDEFINED> instruction: 0xf0164628
    a2b0:	ldmdbmi	r7, {r0, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    a2b4:	ldrtmi	r2, [r0], -r5, lsl #4
    a2b8:	cfstrs	mvf4, [sp, #484]	; 0x1e4
    a2bc:			; <UNDEFINED> instruction: 0xf7fb0b02
    a2c0:	bls	145db8 <rpl_re_syntax_options@@Base+0xd82d8>
    a2c4:	bleq	c5940 <rpl_re_syntax_options@@Base+0x57e60>
    a2c8:	andeq	lr, r0, #3358720	; 0x334000
    a2cc:	blx	ffd4635a <rpl_re_syntax_options@@Base+0xffcd887a>
    a2d0:	andne	lr, r0, #3620864	; 0x374000
    a2d4:	ldrtmi	r4, [r0], -r3, lsl #12
    a2d8:			; <UNDEFINED> instruction: 0xf9a4f014
    a2dc:			; <UNDEFINED> instruction: 0xf0164628
    a2e0:	bmi	34a0ec <rpl_re_syntax_options@@Base+0x2dc60c>
    a2e4:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
    a2e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a2ec:	subsmi	r9, sl, r5, lsl #22
    a2f0:	andlt	sp, r6, r1, lsl #2
    a2f4:			; <UNDEFINED> instruction: 0xf7fcbd70
    a2f8:	svclt	0x0000e89a
    a2fc:	andeq	fp, r5, r0, ror r8
    a300:	andeq	r0, r0, ip, asr #9
    a304:	andeq	fp, r5, r4, asr r8
    a308:	andeq	r0, r0, r4, lsl #9
    a30c:	andeq	r0, r0, r4, asr r4
    a310:	andeq	r4, r3, r0, ror #19
    a314:	strdeq	fp, [r5], -sl
    a318:	stmdavs	r2, {r0, r1, r3, r6, fp, sp, lr}^
    a31c:	stmvs	ip, {r4, sl, ip, sp, pc}
    a320:	bne	fe62452c <rpl_re_syntax_options@@Base+0xfe5b6a4c>
    a324:	bne	1839f4c <rpl_re_syntax_options@@Base+0x17cc46c>
    a328:	blmi	1484a4 <rpl_re_syntax_options@@Base+0xda9c4>
    a32c:	svclt	0x00004770
    a330:			; <UNDEFINED> instruction: 0x4604b510
    a334:			; <UNDEFINED> instruction: 0xf7fb6800
    a338:	stmiavs	r0!, {r2, r3, r6, r9, sl, fp, sp, lr, pc}
    a33c:	mcr	7, 2, pc, cr8, cr11, {7}	; <UNPREDICTABLE>
    a340:			; <UNDEFINED> instruction: 0xf7fb6960
    a344:	stmibvs	r0!, {r1, r2, r6, r9, sl, fp, sp, lr, pc}
    a348:	mcr	7, 2, pc, cr2, cr11, {7}	; <UNPREDICTABLE>
    a34c:	pop	{r5, r9, sl, lr}
    a350:			; <UNDEFINED> instruction: 0xf7fb4010
    a354:	svclt	0x0000be3b
    a358:	stmdavs	ip, {r3, r4, r5, r8, sl, ip, sp, pc}
    a35c:	stmdbvs	r1!, {r0, r2, fp, sp, lr}^
    a360:			; <UNDEFINED> instruction: 0xf7fc6968
    a364:	stmibvs	r1!, {r2, r4, r5, r9, fp, sp, lr, pc}
    a368:	stmibvs	r8!, {r2, r9, sl, lr}
    a36c:	b	bc8364 <rpl_re_syntax_options@@Base+0xb5a884>
    a370:	svclt	0x00182c00
    a374:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
    a378:	mvnsmi	lr, sp, lsr #18
    a37c:	stmdavs	r9, {r0, r2, r3, r9, sl, lr}
    a380:			; <UNDEFINED> instruction: 0xf0084617
    a384:	rorslt	pc, r3, sp	; <UNPREDICTABLE>
    a388:	ldrdhi	pc, [r8], -r5
    a38c:	strcs	r4, [r0], -r4, lsl #12
    a390:	strbmi	r6, [r0], -r1, lsr #17
    a394:	b	6c838c <rpl_re_syntax_options@@Base+0x65a8ac>
    a398:	stmdbvs	r1!, {r6, r8, fp, ip, sp, pc}^
    a39c:			; <UNDEFINED> instruction: 0xf7fc6968
    a3a0:	ldmdblt	r8, {r1, r2, r4, r9, fp, sp, lr, pc}
    a3a4:	stmdavs	r3!, {r1, r3, r5, r6, fp, sp, lr}^
    a3a8:	mulle	r9, sl, r2
    a3ac:	strtmi	r6, [r6], -r3, ror #19
    a3b0:	blcs	1bc28 <ASN1_STRING_length@plt+0x153c0>
    a3b4:	strcs	sp, [r0], #-492	; 0xfffffe14
    a3b8:			; <UNDEFINED> instruction: 0x4620603c
    a3bc:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a3c0:	eorsvs	r4, lr, r0, lsr #12
    a3c4:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a3c8:	mvnsmi	lr, sp, lsr #18
    a3cc:	svcmi	0x0046b08c
    a3d0:	vmlami.f64	d26, d6, d8
    a3d4:	ldrbtmi	sl, [pc], #-2569	; a3dc <ASN1_STRING_length@plt+0x3b74>
    a3d8:	strmi	r4, [sp], -r4, lsl #12
    a3dc:	ldmibpl	lr!, {fp, sp, lr}
    a3e0:	ldmdavs	r6!, {r0, r3, fp, sp, lr}
    a3e4:			; <UNDEFINED> instruction: 0xf04f960b
    a3e8:			; <UNDEFINED> instruction: 0xf0080600
    a3ec:	cdpmi	13, 4, cr15, cr0, cr15, {3}
    a3f0:	bicslt	r4, r0, lr, ror r4
    a3f4:	bge	2a447c <rpl_re_syntax_options@@Base+0x23699c>
    a3f8:			; <UNDEFINED> instruction: 0xf7ff4629
    a3fc:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    a400:	blls	2be4c8 <rpl_re_syntax_options@@Base+0x2509e8>
    a404:	blcs	24b14 <ASN1_STRING_length@plt+0x1e2ac>
    a408:	stmdbls	r8, {r0, r4, r5, ip, lr, pc}
    a40c:	ldrdvs	r6, [r9, #26]!
    a410:			; <UNDEFINED> instruction: 0xff8ef7ff
    a414:	stmdavs	r2!, {r0, r1, r2, r4, r5, r8, r9, fp, lr}^
    a418:	rsbvs	r3, r2, r1, lsl #20
    a41c:			; <UNDEFINED> instruction: 0xf89658f6
    a420:	blcs	169d4 <ASN1_STRING_length@plt+0x1016c>
    a424:	stmdbls	r9, {r0, r1, r2, r3, r6, r8, ip, lr, pc}
    a428:	mvnvs	lr, r7
    a42c:			; <UNDEFINED> instruction: 0xf02a6828
    a430:	blmi	c49144 <rpl_re_syntax_options@@Base+0xbdb664>
    a434:	strmi	r9, [r1], -r9
    a438:			; <UNDEFINED> instruction: 0x462a58f6
    a43c:			; <UNDEFINED> instruction: 0xf0086820
    a440:			; <UNDEFINED> instruction: 0xf896fdb1
    a444:	stmdavs	r3!, {r0, r1, r3, r5, r6, r8, sp}^
    a448:	rsbvs	r3, r3, r1, lsl #6
    a44c:	bmi	ab8a7c <rpl_re_syntax_options@@Base+0xa4af9c>
    a450:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
    a454:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    a458:	subsmi	r9, sl, fp, lsl #22
    a45c:	andlt	sp, ip, r2, asr #2
    a460:	ldrhhi	lr, [r0, #141]!	; 0x8d
    a464:	blmi	8f0c8c <rpl_re_syntax_options@@Base+0x8831ac>
    a468:	ldmpl	r6!, {r1, r3, r5, r6, r7, r8, sp, lr}^
    a46c:	ldrdvs	lr, [sl, #123]!	; 0x7b
    a470:	stmdavs	ip!, {r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
    a474:			; <UNDEFINED> instruction: 0x1c636928
    a478:	eorle	r6, r9, r9, lsr #16
    a47c:	ldrbtmi	r4, [fp], #-2847	; 0xfffff4e1
    a480:	stmiavs	lr!, {r1, r3, r5, r8, r9, fp, ip, sp, lr}
    a484:	ldrle	r0, [fp], #-1815	; 0xfffff8e9
    a488:	ldrbtmi	r4, [pc], #-3869	; a490 <ASN1_STRING_length@plt+0x3c28>
    a48c:	ldrle	r0, [r3], #-1938	; 0xfffff86e
    a490:	ldrsbthi	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
    a494:	ldmiblt	r0!, {r3, r4, r5, r6, r7, sl, lr}^
    a498:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
    a49c:			; <UNDEFINED> instruction: 0x5c05e9d5
    a4a0:	stmib	sp, {r1, r5, r9, sl, lr}^
    a4a4:	ldmdami	r9, {r1, pc}
    a4a8:	strvs	lr, [r0, -sp, asr #19]
    a4ac:	stmib	sp, {r3, r4, r5, r6, sl, lr}^
    a4b0:			; <UNDEFINED> instruction: 0xf0145c04
    a4b4:	strb	pc, [sl, r9, lsr #18]	; <UNPREDICTABLE>
    a4b8:	ldrsbhi	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
    a4bc:			; <UNDEFINED> instruction: 0xe7ea44f8
    a4c0:	ldrbtmi	r4, [pc], #-3860	; a4c8 <ASN1_STRING_length@plt+0x3c60>
    a4c4:	ldmdami	r4, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    a4c8:			; <UNDEFINED> instruction: 0xf0144478
    a4cc:			; <UNDEFINED> instruction: 0xe7aaf91d
    a4d0:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
    a4d4:	stmib	sp, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
    a4d8:			; <UNDEFINED> instruction: 0xf01d1306
    a4dc:	ldmib	sp, {r0, r1, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
    a4e0:	ldrb	r1, [fp, r6, lsl #6]
    a4e4:	svc	0x00a2f7fb
    a4e8:	andeq	fp, r5, sl, lsl #14
    a4ec:	andeq	r0, r0, ip, asr #9
    a4f0:	strdeq	fp, [r5], -r0
    a4f4:			; <UNDEFINED> instruction: 0x000004b4
    a4f8:	andeq	fp, r5, lr, lsl #13
    a4fc:	strdeq	lr, [r3], -r2
    a500:	andeq	r4, r3, lr, asr #16
    a504:	andeq	r4, r3, r4, asr r8
    a508:	andeq	r4, r3, sl, asr r8
    a50c:	andeq	r4, r3, r8, ror r8
    a510:	andeq	r4, r3, r4, lsr #16
    a514:	andeq	r4, r3, sl, lsl #16
    a518:	andeq	r4, r3, r4, lsr r8
    a51c:	strdeq	r4, [r3], -r2
    a520:	svcmi	0x00f0e92d
    a524:	stc	6, cr4, [sp, #-12]!
    a528:			; <UNDEFINED> instruction: 0x21208b04
    a52c:			; <UNDEFINED> instruction: 0x20014cb6
    a530:	ldrbtmi	r4, [ip], #-2742	; 0xfffff54a
    a534:	svcge	0x0002b08f
    a538:	stmdaeq	r4!, {r0, r1, r2, r8, ip, sp, lr, pc}
    a53c:	ldreq	pc, [ip], -r7, lsl #2
    a540:			; <UNDEFINED> instruction: 0xf107603b
    a544:	stmiapl	r2!, {r2, r3, r8, sl}
    a548:	rscsvs	r6, sl, #1179648	; 0x120000
    a54c:	andeq	pc, r0, #79	; 0x4f
    a550:			; <UNDEFINED> instruction: 0xf02a60fb
    a554:			; <UNDEFINED> instruction: 0xf04ffa8f
    a558:			; <UNDEFINED> instruction: 0x464233ff
    a55c:	subvs	r4, r3, r1, lsr r6
    a560:	movwcs	r4, #1540	; 0x604
    a564:	movwls	r4, #1576	; 0x628
    a568:			; <UNDEFINED> instruction: 0xf00c233b
    a56c:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    a570:	tsthi	fp, r0	; <UNPREDICTABLE>
    a574:	blcs	24f68 <ASN1_STRING_length@plt+0x1e700>
    a578:	tsthi	r7, r0	; <UNPREDICTABLE>
    a57c:	stccs	8, cr15, [r1], {19}
    a580:	blhi	46084 <_IO_stdin_used@@Base+0x7844>
    a584:			; <UNDEFINED> instruction: 0x46a26a39
    a588:	ldmibvs	r8!, {r1, r5, r9, fp, sp}^
    a58c:			; <UNDEFINED> instruction: 0xf103bf04
    a590:	rsbsvs	r3, fp, #-67108861	; 0xfc000003
    a594:	ldmdavc	sl, {r0, r1, r3, r4, r5, r7, r9, fp, sp, lr}
    a598:	svclt	0x00042a22
    a59c:	adcsvs	r3, fp, #67108864	; 0x4000000
    a5a0:	mcr2	0, 2, pc, cr12, cr13, {0}	; <UNPREDICTABLE>
    a5a4:	strhvs	r6, [r0, #-169]!	; 0xffffff57
    a5a8:			; <UNDEFINED> instruction: 0xf01d6a78
    a5ac:	blmi	fe649ed0 <rpl_re_syntax_options@@Base+0xfe5dc3f0>
    a5b0:	mcr	4, 0, r4, cr9, cr11, {3}
    a5b4:	blmi	fe5d8dfc <rpl_re_syntax_options@@Base+0xfe56b31c>
    a5b8:	mcr	4, 0, r4, cr9, cr11, {3}
    a5bc:	lslvs	r3, r0	; <illegal shifter operand>
    a5c0:	teqcs	fp, #0, 4
    a5c4:	ldrtmi	r9, [r1], -r0, lsl #4
    a5c8:	strtmi	r4, [r8], -r2, asr #12
    a5cc:	stc2l	0, cr15, [sl], {12}
    a5d0:			; <UNDEFINED> instruction: 0xf0002800
    a5d4:	ldmib	r7, {r4, r8, pc}^
    a5d8:	bl	fe89adfc <rpl_re_syntax_options@@Base+0xfe82d31c>
    a5dc:			; <UNDEFINED> instruction: 0xf1b90904
    a5e0:	suble	r0, r2, r6, lsl #30
    a5e4:	svceq	0x0004f1b9
    a5e8:			; <UNDEFINED> instruction: 0xf1b9d063
    a5ec:	mvnle	r0, r7, lsl #30
    a5f0:	bne	445e5c <rpl_re_syntax_options@@Base+0x3d837c>
    a5f4:	strtmi	r4, [r0], -sl, asr #12
    a5f8:			; <UNDEFINED> instruction: 0xf856f024
    a5fc:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
    a600:	bvs	1e7ebd8 <rpl_re_syntax_options@@Base+0x1e110f8>
    a604:			; <UNDEFINED> instruction: 0xf0002900
    a608:	bvs	fef2a94c <rpl_re_syntax_options@@Base+0xfeebce6c>
    a60c:			; <UNDEFINED> instruction: 0xf00042a1
    a610:	bne	192a944 <rpl_re_syntax_options@@Base+0x18bce64>
    a614:	movweq	pc, #33028	; 0x8104	; <UNPREDICTABLE>
    a618:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    a61c:	bl	feb5beac <rpl_re_syntax_options@@Base+0xfeaee3cc>
    a620:			; <UNDEFINED> instruction: 0xf10d0d03
    a624:			; <UNDEFINED> instruction: 0xf023030f
    a628:	ldmeq	fp, {r0, r1, r2, r8, fp}^
    a62c:			; <UNDEFINED> instruction: 0x4648607b
    a630:	stc	7, cr15, [r8, #1004]!	; 0x3ec
    a634:			; <UNDEFINED> instruction: 0x4648687b
    a638:	eorslt	pc, r3, r4, lsl #16
    a63c:	blx	fff4667a <rpl_re_syntax_options@@Base+0xffed8b9a>
    a640:	adcsle	r1, sp, r3, asr #24
    a644:			; <UNDEFINED> instruction: 0xf89a4a74
    a648:	ldrbtmi	r3, [sl], #-12
    a64c:	andseq	pc, r0, sl, asr #17
    a650:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    a654:	andcc	pc, ip, sl, lsl #17
    a658:	addsmi	r6, r0, #1179648	; 0x120000
    a65c:	sbcslt	sp, fp, #176, 20	; 0xb0000
    a660:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    a664:	andcc	pc, ip, sl, lsl #17
    a668:	stmdbmi	ip!, {r1, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
    a66c:	strtmi	r4, [r0], -sl, asr #12
    a670:			; <UNDEFINED> instruction: 0xf0244479
    a674:	pkhbtmi	pc, r3, r9, lsl #16	; <UNPREDICTABLE>
    a678:			; <UNDEFINED> instruction: 0xf0402800
    a67c:	bvs	1eea898 <rpl_re_syntax_options@@Base+0x1e7cdb8>
    a680:			; <UNDEFINED> instruction: 0xf0002b00
    a684:	bvs	feeaa8d0 <rpl_re_syntax_options@@Base+0xfee3cdf0>
    a688:			; <UNDEFINED> instruction: 0xf0004293
    a68c:			; <UNDEFINED> instruction: 0xf8da808d
    a690:			; <UNDEFINED> instruction: 0xf7fb0000
    a694:	bvs	1e45914 <rpl_re_syntax_options@@Base+0x1dd7e34>
    a698:	andlt	pc, r0, sl, asr #17
    a69c:	stmdavc	r3, {r0, r3, r4, r5, r7, r9, fp, sp, lr}
    a6a0:	svclt	0x00042b2e
    a6a4:	rsbsvs	r3, r8, #1
    a6a8:	stc2l	0, cr15, [r8, #116]	; 0x74
    a6ac:	andeq	pc, r0, sl, asr #17
    a6b0:	ldmdbmi	fp, {r1, r2, r7, r8, r9, sl, sp, lr, pc}^
    a6b4:	strbmi	r4, [sl], -r0, lsr #12
    a6b8:			; <UNDEFINED> instruction: 0xf0234479
    a6bc:			; <UNDEFINED> instruction: 0x4604fff5
    a6c0:			; <UNDEFINED> instruction: 0xf47f2800
    a6c4:	bvs	1ef64c0 <rpl_re_syntax_options@@Base+0x1e889e0>
    a6c8:	rsble	r2, sp, r0, lsl #22
    a6cc:	addsmi	r6, r3, #761856	; 0xba000
    a6d0:			; <UNDEFINED> instruction: 0xf8dad06a
    a6d4:			; <UNDEFINED> instruction: 0xf7fb0008
    a6d8:	ldmib	r7, {r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}^
    a6dc:			; <UNDEFINED> instruction: 0xf8ca0109
    a6e0:			; <UNDEFINED> instruction: 0xf01d4008
    a6e4:			; <UNDEFINED> instruction: 0xf8cafdab
    a6e8:	strb	r0, [r9, -r8]!
    a6ec:	cfmsub32	mvax1, mvfx4, mvfx9, mvfx0
    a6f0:			; <UNDEFINED> instruction: 0x464a1a90
    a6f4:			; <UNDEFINED> instruction: 0xffd8f023
    a6f8:	stmdacs	r0, {r2, r9, sl, lr}
    a6fc:	svcge	0x0060f47f
    a700:	vstr	s12, [r7, #484]	; 0x1e4
    a704:	stmdbcs	r0, {r2, r8, r9, fp, pc}
    a708:	bvs	feebe848 <rpl_re_syntax_options@@Base+0xfee50d68>
    a70c:	umaalle	r4, fp, r1, r2
    a710:	stmdbeq	r1, {r1, r5, r7, r8, r9, fp, sp, lr, pc}
    a714:	movweq	pc, #33033	; 0x8109	; <UNPREDICTABLE>
    a718:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    a71c:	bl	feb5c04c <rpl_re_syntax_options@@Base+0xfeaee56c>
    a720:			; <UNDEFINED> instruction: 0xf10d0d03
    a724:			; <UNDEFINED> instruction: 0xf023030f
    a728:	ldmeq	fp, {r0, r1, r2, r8, r9, fp}^
    a72c:			; <UNDEFINED> instruction: 0x4658607b
    a730:	stc	7, cr15, [r8, #-1004]!	; 0xfffffc14
    a734:	ldmdbmi	fp!, {r0, r1, r3, r4, r5, r6, fp, sp, lr}
    a738:	andseq	pc, r0, #-1073741823	; 0xc0000001
    a73c:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
    a740:	eorsmi	pc, r3, r9, lsl #16
    a744:	bl	1c8738 <rpl_re_syntax_options@@Base+0x15ac58>
    a748:	blvs	145dac <rpl_re_syntax_options@@Base+0xd82cc>
    a74c:	blvs	1246224 <rpl_re_syntax_options@@Base+0x11d8744>
    a750:	blx	44631c <rpl_re_syntax_options@@Base+0x3d883c>
    a754:	bmi	d3e7fc <rpl_re_syntax_options@@Base+0xcd0d1c>
    a758:	blvs	1046234 <rpl_re_syntax_options@@Base+0xfd8754>
    a75c:	mulcc	ip, sl, r8
    a760:			; <UNDEFINED> instruction: 0xf043447a
    a764:			; <UNDEFINED> instruction: 0xf88a0308
    a768:	ldc	0, cr3, [r2, #48]	; 0x30
    a76c:	vmov.f32	s15, #16	; 0x40800000  4.0
    a770:	mrc	10, 5, APSR_nzcv, cr8, cr0, {0}
    a774:	vsub.f64	d7, d23, d7
    a778:	vmov.f64	d7, #214	; 0xbeb00000 -0.3437500
    a77c:	vstr	d7, [sl, #796]	; 0x31c
    a780:			; <UNDEFINED> instruction: 0xf47f7a04
    a784:			; <UNDEFINED> instruction: 0xe76aaf1d
    a788:	strbmi	r4, [sl], -r8, lsr #18
    a78c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
    a790:			; <UNDEFINED> instruction: 0xff8af023
    a794:			; <UNDEFINED> instruction: 0xf47f2800
    a798:			; <UNDEFINED> instruction: 0xf89aaf13
    a79c:			; <UNDEFINED> instruction: 0xf043300c
    a7a0:			; <UNDEFINED> instruction: 0xf88a0302
    a7a4:	str	r3, [fp, -ip]
    a7a8:	stmdbmi	r1!, {r2, r4, r6, r9, sl, lr}
    a7ac:	andcs	r2, r0, r5, lsl #4
    a7b0:			; <UNDEFINED> instruction: 0xf7fb4479
    a7b4:	ldmdavs	lr!, {r1, r6, sl, fp, sp, lr, pc}
    a7b8:			; <UNDEFINED> instruction: 0x46054631
    a7bc:			; <UNDEFINED> instruction: 0xf0292007
    a7c0:	ldmvs	fp!, {r0, r1, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
    a7c4:	blne	fe6dc070 <rpl_re_syntax_options@@Base+0xfe66e590>
    a7c8:	andcs	r4, r1, r2, lsl #12
    a7cc:			; <UNDEFINED> instruction: 0xff2af013
    a7d0:			; <UNDEFINED> instruction: 0xf7ff4620
    a7d4:	strcs	pc, [r0], #-3501	; 0xfffff253
    a7d8:	blmi	31d038 <rpl_re_syntax_options@@Base+0x2af558>
    a7dc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    a7e0:	bvs	ffee4850 <rpl_re_syntax_options@@Base+0xffe76d70>
    a7e4:	qaddle	r4, sl, ip
    a7e8:	ldrcc	r4, [r4, -r0, lsr #12]!
    a7ec:	ldc	6, cr4, [sp], #756	; 0x2f4
    a7f0:	pop	{r2, r8, r9, fp, pc}
    a7f4:	ldmvs	fp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
    a7f8:	ldmdavc	fp, {r2, r4, r6, r9, sl, lr}
    a7fc:	rscle	r2, fp, r0, lsl #22
    a800:			; <UNDEFINED> instruction: 0xf7fbe7d3
    a804:	svclt	0x0000ee14
    a808:	andeq	fp, r5, lr, lsr #11
    a80c:	andeq	r0, r0, ip, asr #9
    a810:			; <UNDEFINED> instruction: 0x000347bc
    a814:			; <UNDEFINED> instruction: 0x000347bc
    a818:	muleq	r5, r2, sp
    a81c:	andeq	r4, r3, ip, ror #13
    a820:	andeq	r4, r3, ip, lsr #13
    a824:	andeq	r4, r3, lr, lsr r6
    a828:	andeq	sp, r5, ip, ror ip
    a82c:	andeq	r4, r3, r2, asr r5
    a830:	ldrdeq	r4, [r3], -r0
    a834:	andeq	fp, r5, r4, lsl #6
    a838:	mvnsmi	lr, sp, lsr #18
    a83c:	stmdbvs	r6, {r1, r7, ip, sp, pc}
    a840:			; <UNDEFINED> instruction: 0xf89d4604
    a844:	ldrmi	r7, [r8], r0, lsr #32
    a848:	blmi	6f6d88 <rpl_re_syntax_options@@Base+0x6892a8>
    a84c:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    a850:	sfmle	f4, 4, [r4, #-716]	; 0xfffffd34
    a854:	ldrtmi	r2, [r8], -r0, lsl #14
    a858:	pop	{r1, ip, sp, pc}
    a85c:	blvc	8eb024 <rpl_re_syntax_options@@Base+0x87d544>
    a860:	streq	pc, [r2, #-131]	; 0xffffff7d
    a864:	strbeq	pc, [r0, #-965]	; 0xfffffc3b	; <UNPREDICTABLE>
    a868:	rscsle	r4, r4, pc, lsr #6
    a86c:	addsmi	r6, r5, #6619136	; 0x650000
    a870:			; <UNDEFINED> instruction: 0xf1b5bf18
    a874:	strdle	r3, [sp, #255]!	; 0xff
    a878:	strle	r0, [r5, #-1883]	; 0xfffff8a5
    a87c:	stmdavs	r1!, {r3, r9, sl, lr}
    a880:	b	fec48874 <rpl_re_syntax_options@@Base+0xfebdad94>
    a884:	mvnle	r2, r0, lsl #16
    a888:	strmi	r6, [r8], -r1, lsr #17
    a88c:			; <UNDEFINED> instruction: 0xf7fb9101
    a890:	stmdbls	r1, {r1, r3, r4, r6, sl, fp, sp, lr, pc}
    a894:	strbmi	r4, [r0], -r4, lsl #12
    a898:			; <UNDEFINED> instruction: 0xf7fb4622
    a89c:	stmdacs	r0, {r1, r6, r8, r9, sl, fp, sp, lr, pc}
    a8a0:	blls	27f008 <rpl_re_syntax_options@@Base+0x211528>
    a8a4:	sbcsle	r2, r6, r0, lsl #22
    a8a8:	strcc	r9, [r1], #-2825	; 0xfffff4f7
    a8ac:	andsvs	r4, ip, r8, lsr r6
    a8b0:	pop	{r1, ip, sp, pc}
    a8b4:	svclt	0x000081f0
    a8b8:	muleq	r5, r0, fp
    a8bc:	andcs	fp, r8, r0, lsl r5
    a8c0:			; <UNDEFINED> instruction: 0xf82ef02a
    a8c4:	andcs	r4, r0, r4, lsl #12
    a8c8:	ldc2	0, cr15, [r8, #-32]	; 0xffffffe0
    a8cc:	stmib	r4, {r8, r9, sp}^
    a8d0:	strtmi	r0, [r0], -r0, lsl #6
    a8d4:	svclt	0x0000bd10
    a8d8:	svcmi	0x00f0e92d
    a8dc:	stc	6, cr4, [sp, #-588]!	; 0xfffffdb4
    a8e0:	ldrmi	r8, [r8], r2, lsl #22
    a8e4:	ldrcs	pc, [ip], #2271	; 0x8df
    a8e8:			; <UNDEFINED> instruction: 0xf8df4606
    a8ec:	mulcs	r0, ip, r4
    a8f0:			; <UNDEFINED> instruction: 0x460d447a
    a8f4:	svcge	0x0000b087
    a8f8:			; <UNDEFINED> instruction: 0xf8df58d3
    a8fc:	cfldrsvs	mvf10, [ip], #576	; 0x240
    a900:	cmnvs	fp, fp, lsl r8
    a904:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    a908:	stcl	7, cr15, [sl, #-1004]	; 0xfffffc14
    a90c:	strcc	pc, [r0], #2271	; 0x8df
    a910:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
    a914:	strbmi	r4, [r0], -r2, lsl #12
    a918:			; <UNDEFINED> instruction: 0xf7fb601a
    a91c:			; <UNDEFINED> instruction: 0x4641ec14
    a920:	movweq	pc, #37120	; 0x9100	; <UNPREDICTABLE>
    a924:			; <UNDEFINED> instruction: 0xf0231c42
    a928:	bl	feb4b54c <rpl_re_syntax_options@@Base+0xfeadda6c>
    a92c:			; <UNDEFINED> instruction: 0x232f0d03
    a930:	strbmi	r4, [r8], -r9, ror #13
    a934:	blcc	8893c <rpl_re_syntax_options@@Base+0x1ae5c>
    a938:	stc	7, cr15, [r4], #-1004	; 0xfffffc14
    a93c:			; <UNDEFINED> instruction: 0xf7ff4620
    a940:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    a944:	adchi	pc, ip, r0
    a948:	ldrdhi	pc, [r0], -r0
    a94c:			; <UNDEFINED> instruction: 0xf1b84604
    a950:			; <UNDEFINED> instruction: 0xf0000f00
    a954:			; <UNDEFINED> instruction: 0xf8df80b4
    a958:	andcs	r3, r0, #60, 8	; 0x3c000000
    a95c:	andcs	lr, r3, #3260416	; 0x31c000
    a960:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    a964:			; <UNDEFINED> instruction: 0xf893607b
    a968:	blcs	16f1c <ASN1_STRING_length@plt+0x106b4>
    a96c:	cmphi	r8, r0, asr #32	; <UNPREDICTABLE>
    a970:	strtlt	pc, [r4], #-2271	; 0xfffff721
    a974:			; <UNDEFINED> instruction: 0xf8db44fb
    a978:	stmdacs	r0, {r2}
    a97c:	sbchi	pc, sl, r0
    a980:	ldrdcc	pc, [r8], -fp
    a984:	andcs	fp, r0, #-1073741778	; 0xc000002e
    a988:	movweq	pc, #49415	; 0xc107	; <UNPREDICTABLE>
    a98c:			; <UNDEFINED> instruction: 0x46404611
    a990:	stmib	r2, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    a994:	strmi	fp, [r2], -r8, asr #18
    a998:			; <UNDEFINED> instruction: 0xf1074601
    a99c:			; <UNDEFINED> instruction: 0x46280310
    a9a0:	ldmib	sl!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    a9a4:			; <UNDEFINED> instruction: 0xf0002800
    a9a8:	ldmdavs	fp!, {r1, r3, r6, r7, pc}^
    a9ac:	msrcc	SPSR_fxc, r3	; <illegal shifter operand>
    a9b0:			; <UNDEFINED> instruction: 0xf0402b00
    a9b4:	ldmvs	r8!, {r0, r1, r4, r5, r6, r8, pc}^
    a9b8:	bleq	46afc <_IO_stdin_used@@Base+0x82bc>
    a9bc:	bl	2489b0 <rpl_re_syntax_options@@Base+0x1daed0>
    a9c0:			; <UNDEFINED> instruction: 0xf8c76938
    a9c4:			; <UNDEFINED> instruction: 0xf7fbb00c
    a9c8:	ldmdavs	fp!, {r2, r8, r9, fp, sp, lr, pc}^
    a9cc:	andslt	pc, r0, r7, asr #17
    a9d0:	msrcc	SPSR_fxc, r3	; <illegal shifter operand>
    a9d4:			; <UNDEFINED> instruction: 0xf0402b00
    a9d8:	strtmi	r8, [r9], -fp, asr #2
    a9dc:			; <UNDEFINED> instruction: 0xf7fb4640
    a9e0:	stmdacs	r0, {r1, r9, fp, sp, lr, pc}
    a9e4:	andcs	sp, r1, #71	; 0x47
    a9e8:	strtmi	r4, [r8], -r1, asr #12
    a9ec:			; <UNDEFINED> instruction: 0xf82af01e
    a9f0:			; <UNDEFINED> instruction: 0xf0002800
    a9f4:			; <UNDEFINED> instruction: 0xf89880b5
    a9f8:	blcs	b96a00 <rpl_re_syntax_options@@Base+0xb28f20>
    a9fc:	svclt	0x000c687b
    aa00:	tsteq	r1, r8, lsl #2	; <UNPREDICTABLE>
    aa04:			; <UNDEFINED> instruction: 0xf8934641
    aa08:	blcs	16fbc <ASN1_STRING_length@plt+0x10754>
    aa0c:	cmnhi	r2, r0, asr #32	; <UNPREDICTABLE>
    aa10:	blcs	88a5c <rpl_re_syntax_options@@Base+0x1af7c>
    aa14:	ldrmi	r2, [r8], -r0, lsl #6
    aa18:	bleq	86b5c <rpl_re_syntax_options@@Base+0x1907c>
    aa1c:	bcs	bb6f4c <rpl_re_syntax_options@@Base+0xb4946c>
    aa20:	rschi	pc, r6, r0, asr #32
    aa24:			; <UNDEFINED> instruction: 0xf0002800
    aa28:	stmdavc	sl, {r0, r1, r3, r4, r7, pc}
    aa2c:			; <UNDEFINED> instruction: 0xf0402a00
    aa30:	ldmdavs	sl!, {r0, r1, r5, r6, r7, pc}^
    aa34:	msrcs	SPSR_fxc, r2	; <illegal shifter operand>
    aa38:			; <UNDEFINED> instruction: 0xf0402a00
    aa3c:			; <UNDEFINED> instruction: 0xf1bb8162
    aa40:			; <UNDEFINED> instruction: 0xf0000f01
    aa44:			; <UNDEFINED> instruction: 0xf1bb808d
    aa48:			; <UNDEFINED> instruction: 0xf0000f02
    aa4c:	ldmdavs	fp!, {r2, r3, r5, r8, pc}^
    aa50:	msrcc	SPSR_fxc, r3	; <illegal shifter operand>
    aa54:			; <UNDEFINED> instruction: 0xf0402b00
    aa58:			; <UNDEFINED> instruction: 0xf89880e8
    aa5c:	blcs	b96a64 <rpl_re_syntax_options@@Base+0xb28f84>
    aa60:	strbmi	sp, [r0], -r9
    aa64:	bl	1bc8a58 <rpl_re_syntax_options@@Base+0x1b5af78>
    aa68:	strtmi	r4, [r8], -r0, lsl #13
    aa6c:	bl	1ac8a60 <rpl_re_syntax_options@@Base+0x1a5af80>
    aa70:	vabal.s8	q10, d16, d0
    aa74:	stmiavs	r5!, {r0, r1, r3, r5, r6, r7, pc}
    aa78:	eorsle	r2, r4, r0, lsl #26
    aa7c:			; <UNDEFINED> instruction: 0xf7fb4628
    aa80:	strtmi	lr, [r9], -r2, ror #22
    aa84:	strbmi	r4, [r8], -r2, lsl #12
    aa88:	mcr	7, 2, pc, cr10, cr11, {7}	; <UNPREDICTABLE>
    aa8c:			; <UNDEFINED> instruction: 0xf0402800
    aa90:	blvc	8ead78 <rpl_re_syntax_options@@Base+0x87d298>
    aa94:	ldrtle	r0, [r4], #-2011	; 0xfffff825
    aa98:	ldrtmi	r4, [r0], -r1, lsr #12
    aa9c:	ldc2	7, cr15, [r4], {255}	; 0xff
    aaa0:	blmi	fee5d5a0 <rpl_re_syntax_options@@Base+0xfedefac0>
    aaa4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    aaa8:	ldmdbvs	fp!, {r1, r3, r4, fp, sp, lr}^
    aaac:			; <UNDEFINED> instruction: 0xf040405a
    aab0:	ldrcc	r8, [ip, -r7, ror #2]
    aab4:	ldc	6, cr4, [sp], #756	; 0x2f4
    aab8:	pop	{r1, r8, r9, fp, pc}
    aabc:	qsub8mi	r8, r8, r0
    aac0:			; <UNDEFINED> instruction: 0xfffaf029
    aac4:	blvc	8e4d60 <rpl_re_syntax_options@@Base+0x877280>
    aac8:	adcsne	pc, fp, #64, 4
    aacc:	svceq	0x0050f1bb
    aad0:	ldrmi	fp, [r3, #3864]	; 0xf18
    aad4:			; <UNDEFINED> instruction: 0xf8c4bf18
    aad8:			; <UNDEFINED> instruction: 0xf043b004
    aadc:			; <UNDEFINED> instruction: 0x73230304
    aae0:	stccs	0, cr6, [r0, #-128]	; 0xffffff80
    aae4:	smlawtcs	pc, sl, r1, sp	; <UNPREDICTABLE>
    aae8:			; <UNDEFINED> instruction: 0xf7fb4648
    aaec:	stmdacs	r0, {r1, r4, r6, r7, r8, fp, sp, lr, pc}
    aaf0:	mcrrne	0, 7, sp, r1, cr9
    aaf4:			; <UNDEFINED> instruction: 0xf01d4648
    aaf8:	blvc	909984 <rpl_re_syntax_options@@Base+0x89bea4>
    aafc:	ldrdvs	r0, [r0], fp	; <UNPREDICTABLE>
    ab00:	ldmdavs	r0!, {r1, r3, r6, r7, r8, sl, ip, lr, pc}
    ab04:	blx	ffbc6b2e <rpl_re_syntax_options@@Base+0xffb5904e>
    ab08:	cmple	lr, r0, lsl #16
    ab0c:			; <UNDEFINED> instruction: 0xf7ff4620
    ab10:	strb	pc, [r5, pc, lsl #24]	; <UNPREDICTABLE>
    ab14:			; <UNDEFINED> instruction: 0xf8cb2301
    ab18:			; <UNDEFINED> instruction: 0xf7fb3004
    ab1c:			; <UNDEFINED> instruction: 0xf8cbedc0
    ab20:	stmdacs	r0, {r3}
    ab24:	svcge	0x002ff47f
    ab28:			; <UNDEFINED> instruction: 0xf893687b
    ab2c:	blcs	170e0 <ASN1_STRING_length@plt+0x10878>
    ab30:	svcge	0x0029f43f
    ab34:	ldrbtmi	r4, [r8], #-2202	; 0xfffff766
    ab38:	stc2l	0, cr15, [r6, #76]!	; 0x4c
    ab3c:	blmi	fe6847d0 <rpl_re_syntax_options@@Base+0xfe616cf0>
    ab40:	ldrdcs	lr, [r3, -r7]
    ab44:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    ab48:	stc	7, cr15, [r6, #-1004]	; 0xfffffc14
    ab4c:	ldmvs	r8!, {r7, r9, sl, lr}^
    ab50:	b	fc8b44 <rpl_re_syntax_options@@Base+0xf5b064>
    ab54:			; <UNDEFINED> instruction: 0xf7fb6938
    ab58:			; <UNDEFINED> instruction: 0xf1b8ea3c
    ab5c:	addle	r0, sl, r1, lsl #30
    ab60:	andcs	r4, r5, #2375680	; 0x244000
    ab64:	ldrbtmi	r2, [r9], #-0
    ab68:	b	19c8b5c <rpl_re_syntax_options@@Base+0x195b07c>
    ab6c:	strmi	r4, [r0], r9, lsr #12
    ab70:			; <UNDEFINED> instruction: 0xf0292007
    ab74:	strbmi	pc, [r1], -r9, ror #25	; <UNPREDICTABLE>
    ab78:	andcs	r4, r1, r2, lsl #12
    ab7c:	ldc2l	0, cr15, [r2, #-76]	; 0xffffffb4
    ab80:	andcs	r4, r5, #2260992	; 0x228000
    ab84:	ldrbtmi	r2, [r9], #-0
    ab88:	b	15c8b7c <rpl_re_syntax_options@@Base+0x155b09c>
    ab8c:	strmi	r6, [r5], -r1, lsr #16
    ab90:			; <UNDEFINED> instruction: 0xf0292007
    ab94:			; <UNDEFINED> instruction: 0x4629fcd9
    ab98:	andcs	r4, r1, r2, lsl #12
    ab9c:	stc2l	0, cr15, [r2, #-76]	; 0xffffffb4
    aba0:			; <UNDEFINED> instruction: 0xf0437b23
    aba4:			; <UNDEFINED> instruction: 0x73230301
    aba8:	ldmdavs	r0!, {r0, r2, r5, r6, r8, r9, sl, sp, lr, pc}
    abac:	andeq	pc, ip, #-1073741823	; 0xc0000001
    abb0:			; <UNDEFINED> instruction: 0xf7ff4621
    abb4:	strmi	pc, [r5], -r1, ror #23
    abb8:	adcle	r2, r7, r0, lsl #16
    abbc:	blcs	24fb0 <ASN1_STRING_length@plt+0x1e748>
    abc0:	adcshi	pc, r5, r0
    abc4:	bicsvs	r6, sl, r2, asr #19
    abc8:			; <UNDEFINED> instruction: 0xf7ff4628
    abcc:	blmi	1c89a98 <rpl_re_syntax_options@@Base+0x1c1bfb8>
    abd0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    abd4:	msrcc	SPSR_fxc, r3	; <illegal shifter operand>
    abd8:	addsle	r2, r7, r0, lsl #22
    abdc:	ldrbtmi	r4, [r8], #-2164	; 0xfffff78c
    abe0:	ldc2	0, cr15, [r2, #76]	; 0x4c
    abe4:			; <UNDEFINED> instruction: 0x4648e792
    abe8:			; <UNDEFINED> instruction: 0xff66f029
    abec:	ldrb	r6, [r0, -r0, lsr #1]
    abf0:	andcc	r7, r1, sl, lsl #16
    abf4:	ldr	r3, [r1, -r1, lsl #2]
    abf8:			; <UNDEFINED> instruction: 0xf10b4603
    abfc:	andcs	r0, r0, r1, lsl #22
    ac00:	blmi	1944be8 <rpl_re_syntax_options@@Base+0x18d7108>
    ac04:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
    ac08:	msrcc	SPSR_fxc, r3	; <illegal shifter operand>
    ac0c:			; <UNDEFINED> instruction: 0xf43f2b00
    ac10:	stmdami	r8!, {r0, r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    ac14:	strtmi	r4, [r9], -sl, asr #12
    ac18:			; <UNDEFINED> instruction: 0xf0134478
    ac1c:			; <UNDEFINED> instruction: 0xe775fd75
    ac20:	ldrbtmi	r4, [r8], #-2149	; 0xfffff79b
    ac24:	ldc2l	0, cr15, [r0, #-76]!	; 0xffffffb4
    ac28:	stmdami	r4!, {r1, r5, r7, r9, sl, sp, lr, pc}^
    ac2c:			; <UNDEFINED> instruction: 0xf0134478
    ac30:			; <UNDEFINED> instruction: 0xf898fd6b
    ac34:	blcs	b96c3c <rpl_re_syntax_options@@Base+0xb2915c>
    ac38:	strbmi	sp, [r0], -pc
    ac3c:	b	fe0c8c30 <rpl_re_syntax_options@@Base+0xfe05b150>
    ac40:	strtmi	r4, [r8], -r0, lsl #13
    ac44:	b	1fc8c38 <rpl_re_syntax_options@@Base+0x1f5b158>
    ac48:	ble	19c250 <rpl_re_syntax_options@@Base+0x12e770>
    ac4c:	andeq	lr, r8, r0, lsr #23
    ac50:			; <UNDEFINED> instruction: 0xf8104428
    ac54:	blcs	b99c60 <rpl_re_syntax_options@@Base+0xb2c180>
    ac58:	ldmdavs	fp!, {r1, r7, r8, ip, lr, pc}^
    ac5c:	msrcc	SPSR_fxc, r3	; <illegal shifter operand>
    ac60:			; <UNDEFINED> instruction: 0xf43f2b00
    ac64:	ldmdami	r6, {r3, r8, r9, sl, fp, sp, pc}^
    ac68:			; <UNDEFINED> instruction: 0xf0134478
    ac6c:	str	pc, [r2, -sp, asr #26]
    ac70:	ldrbtmi	r4, [r8], #-2132	; 0xfffff7ac
    ac74:	stc2l	0, cr15, [r8, #-76]	; 0xffffffb4
    ac78:	strbmi	r4, [r0], -r9, lsr #12
    ac7c:	ldm	r2!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ac80:			; <UNDEFINED> instruction: 0xf43f2800
    ac84:	ldmdavs	fp!, {r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}^
    ac88:	msrcc	SPSR_fxc, r3	; <illegal shifter operand>
    ac8c:			; <UNDEFINED> instruction: 0xf43f2b00
    ac90:	stmdami	sp, {r1, r3, r5, r7, r9, sl, fp, sp, pc}^
    ac94:			; <UNDEFINED> instruction: 0xf0134478
    ac98:			; <UNDEFINED> instruction: 0xe6a4fd37
    ac9c:	ldrbtmi	r4, [r8], #-2123	; 0xfffff7b5
    aca0:	ldc2	0, cr15, [r2, #-76]!	; 0xffffffb4
    aca4:			; <UNDEFINED> instruction: 0xf8dfe687
    aca8:	mvfep	f3, #0.0
    acac:	stmdbmi	r9, {r4, r9, fp, ip, lr}^
    acb0:	ldrbtmi	r4, [fp], #1605	; 0x645
    acb4:	ldrbtmi	r4, [r9], #-1744	; 0xfffff930
    acb8:			; <UNDEFINED> instruction: 0x465a46b2
    acbc:			; <UNDEFINED> instruction: 0x4626321c
    acc0:	bleq	1470f4 <rpl_re_syntax_options@@Base+0xd9614>
    acc4:	eorsvs	r4, fp, r4, lsl r6
    acc8:			; <UNDEFINED> instruction: 0xf85be001
    accc:	andcs	r1, r1, #4, 22	; 0x1000
    acd0:			; <UNDEFINED> instruction: 0xf01d4628
    acd4:	stmdacs	r0, {r0, r1, r2, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
    acd8:	ldrbmi	sp, [ip, #-313]	; 0xfffffec7
    acdc:	ldmdavs	fp!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}
    ace0:			; <UNDEFINED> instruction: 0x46564634
    ace4:	blcs	dc7f4 <rpl_re_syntax_options@@Base+0x6ed14>
    ace8:	cfmsub32	mvax5, mvfx4, mvfx8, mvfx8
    acec:			; <UNDEFINED> instruction: 0xf73f5a10
    acf0:	ldr	sl, [r5, -lr, lsr #29]!
    acf4:	eorsvs	r4, r9, r8, lsr r8
    acf8:			; <UNDEFINED> instruction: 0xf0134478
    acfc:	ldmdavs	r9!, {r0, r2, r8, sl, fp, ip, sp, lr, pc}
    ad00:	ldmdami	r6!, {r1, r2, r7, r9, sl, sp, lr, pc}
    ad04:	ldrbtmi	r6, [r8], #-59	; 0xffffffc5
    ad08:	ldc2l	0, cr15, [lr], #76	; 0x4c
    ad0c:	svceq	0x0001f1bb
    ad10:	svcge	0x0026f43f
    ad14:			; <UNDEFINED> instruction: 0xf893687b
    ad18:	ldmdavs	fp!, {r0, r1, r3, r5, r6, r8, sp}
    ad1c:			; <UNDEFINED> instruction: 0xf43f2a00
    ad20:	stmdami	pc!, {r1, r4, r7, r9, sl, fp, sp, pc}	; <UNPREDICTABLE>
    ad24:			; <UNDEFINED> instruction: 0xf0134478
    ad28:	ldmdavs	fp!, {r0, r1, r2, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    ad2c:	teqvs	fp, fp, lsl #13
    ad30:	andseq	pc, r0, #-1073741823	; 0xc0000001
    ad34:	ldmdavs	r0!, {r0, fp, sp, lr}
    ad38:			; <UNDEFINED> instruction: 0xf8c8f008
    ad3c:	cmnlt	r8, r0, lsl #13
    ad40:	ldmdavs	r0!, {r1, r3, r5, r6, r7, r8, fp, sp, lr}
    ad44:	ldmdbvs	r9!, {r1, r3, r5, r7, r8, ip, sp, pc}
    ad48:			; <UNDEFINED> instruction: 0xf92cf008
    ad4c:			; <UNDEFINED> instruction: 0x4634e73c
    ad50:			; <UNDEFINED> instruction: 0x46c24656
    ad54:	cfmsub32	mvax5, mvfx4, mvfx8, mvfx8
    ad58:			; <UNDEFINED> instruction: 0xe6785a10
    ad5c:	andcs	r4, r5, #540672	; 0x84000
    ad60:			; <UNDEFINED> instruction: 0xf7fb4479
    ad64:	stmdavs	sl!, {r1, r3, r5, r6, r8, fp, sp, lr, pc}
    ad68:	strbmi	r4, [r0], -r1, lsl #12
    ad6c:	mrrc2	0, 1, pc, sl, cr3	; <UNPREDICTABLE>
    ad70:	stmdavs	r9!, {r1, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    ad74:			; <UNDEFINED> instruction: 0xf9eaf008
    ad78:			; <UNDEFINED> instruction: 0xf7fb6938
    ad7c:	str	lr, [r3, -sl, lsr #18]!
    ad80:	bl	1548d74 <rpl_re_syntax_options@@Base+0x14db294>
    ad84:	strdeq	fp, [r5], -r0
    ad88:	andeq	r0, r0, ip, asr #9
    ad8c:	ldrdeq	fp, [r5], -r0
    ad90:	andeq	sp, r5, sl, asr #21
    ad94:			; <UNDEFINED> instruction: 0x000004b4
    ad98:	andeq	sp, r5, r8, ror #20
    ad9c:	andeq	fp, r5, ip, lsr r0
    ada0:	andeq	r4, r3, sl, lsl #5
    ada4:	muleq	r5, r8, r8
    ada8:	andeq	r4, r3, r6, lsr #6
    adac:	andeq	pc, r3, r6, lsr #29
    adb0:	andeq	r4, r3, r6, lsr #6
    adb4:	andeq	r4, r3, r8, lsr #5
    adb8:	muleq	r3, r6, r1
    adbc:	andeq	r4, r3, r0, asr r2
    adc0:	andeq	r4, r3, ip, lsl r2
    adc4:	andeq	r4, r3, r2, ror #3
    adc8:	andeq	r4, r3, r8, asr #3
    adcc:	andeq	r4, r3, lr, ror #2
    add0:	andeq	r9, r5, sl, lsl r2
    add4:	strdeq	r4, [r3], -sl
    add8:	andeq	r4, r3, ip, ror #2
    addc:	andeq	r4, r3, r6, ror #2
    ade0:	andeq	r4, r3, r0, asr r1
    ade4:	andeq	r4, r3, r4, lsl #3
    ade8:	svcmi	0x00f0e92d
    adec:	stc	6, cr4, [sp, #-84]!	; 0xffffffac
    adf0:	ldrmi	r8, [lr], -r2, lsl #22
    adf4:	strcs	pc, [r4], #-2271	; 0xfffff721
    adf8:	ldrmi	r4, [r8], -r1, lsl #13
    adfc:	strcc	pc, [r0], #-2271	; 0xfffff721
    ae00:			; <UNDEFINED> instruction: 0x460c447a
    ae04:	ldmpl	r3, {r0, r2, r3, r7, ip, sp, pc}^
    ae08:	ldmdavs	fp, {r1, r8, r9, sl, fp, sp, pc}
    ae0c:			; <UNDEFINED> instruction: 0xf04f627b
    ae10:			; <UNDEFINED> instruction: 0xf7fb0300
    ae14:			; <UNDEFINED> instruction: 0x4631e998
    ae18:			; <UNDEFINED> instruction: 0xf897262f
    ae1c:			; <UNDEFINED> instruction: 0xf100b058
    ae20:	mcrrne	3, 0, r0, r2, cr9
    ae24:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    ae28:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    ae2c:	beq	247268 <rpl_re_syntax_options@@Base+0x1d9788>
    ae30:			; <UNDEFINED> instruction: 0xf8004650
    ae34:			; <UNDEFINED> instruction: 0xf7fb6b01
    ae38:	stmdavc	r2!, {r1, r2, r5, r7, r8, fp, sp, lr, pc}
    ae3c:			; <UNDEFINED> instruction: 0xf0002a00
    ae40:	strtmi	r8, [r0], -r3, asr #3
    ae44:	bcs	b9464c <rpl_re_syntax_options@@Base+0xb26b6c>
    ae48:	svccs	0x0001f810
    ae4c:	tsteq	r1, r6, lsl #2	; <UNPREDICTABLE>
    ae50:	ldcne	15, cr11, [r3], #8
    ae54:	ldrmi	r4, [r9], -lr, lsl #12
    ae58:	mvnsle	r2, r0, lsl #20
    ae5c:	andcc	r0, r7, #138	; 0x8a
    ae60:	ldrdeq	pc, [r0], -r9
    ae64:	andeq	pc, r7, #34	; 0x22
    ae68:	vstreq	d14, [r2, #-692]	; 0xfffffd4c
    ae6c:	blx	ec6e94 <rpl_re_syntax_options@@Base+0xe593b4>
    ae70:	mvnsvs	sl, r2, lsl #22
    ae74:	strcs	fp, [r0, #-2432]	; 0xfffff680
    ae78:	blmi	ff85da08 <rpl_re_syntax_options@@Base+0xff7eff28>
    ae7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ae80:	bvs	1ee4ef0 <rpl_re_syntax_options@@Base+0x1e77410>
    ae84:			; <UNDEFINED> instruction: 0xf040405a
    ae88:			; <UNDEFINED> instruction: 0x462881b7
    ae8c:	ldrtmi	r3, [sp], ip, lsr #14
    ae90:	blhi	c618c <rpl_re_syntax_options@@Base+0x586ac>
    ae94:	svchi	0x00f0e8bd
    ae98:			; <UNDEFINED> instruction: 0xf1a27822
    ae9c:	stmdbcs	r9, {r4, r5, r8}
    aea0:	stmdavc	r0!, {r0, r3, fp, ip, lr, pc}^
    aea4:			; <UNDEFINED> instruction: 0xf1a01c61
    aea8:	mcrcs	6, 0, r0, cr9, cr0, {1}
    aeac:	cmphi	sl, r0, asr #4	; <UNPREDICTABLE>
    aeb0:			; <UNDEFINED> instruction: 0xf000282e
    aeb4:			; <UNDEFINED> instruction: 0x46138150
    aeb8:	strtmi	fp, [r1], -r2, asr #2
    aebc:	bcs	b93ac4 <rpl_re_syntax_options@@Base+0xb25fe4>
    aec0:	svccs	0x0001f811
    aec4:	movwcc	fp, #7944	; 0x1f08
    aec8:	mvnsle	r2, r0, lsl #20
    aecc:	strcs	r4, [r0], -r1, lsr #12
    aed0:	bmi	4466f8 <rpl_re_syntax_options@@Base+0x3d8c18>
    aed4:	andslt	pc, r8, r7, asr #17
    aed8:	bpl	fe446700 <rpl_re_syntax_options@@Base+0xfe3d8c20>
    aedc:	ldmibvs	ip!, {r0, r1, r3, r6, r7, r9, sl, lr}^
    aee0:			; <UNDEFINED> instruction: 0x460d46b0
    aee4:	mul	r4, r9, r6
    aee8:			; <UNDEFINED> instruction: 0x212e4628
    aeec:	svc	0x0074f7fa
    aef0:			; <UNDEFINED> instruction: 0xf8db1c45
    aef4:	strtmi	r0, [r9], -r0
    aef8:			; <UNDEFINED> instruction: 0xffb8f007
    aefc:			; <UNDEFINED> instruction: 0xf844b118
    af00:			; <UNDEFINED> instruction: 0xf1080028
    af04:	strcc	r0, [r1], -r1, lsl #16
    af08:	blle	ffb5c448 <rpl_re_syntax_options@@Base+0xffaee968>
    af0c:	bmi	446774 <rpl_re_syntax_options@@Base+0x3d8c94>
    af10:			; <UNDEFINED> instruction: 0xb018f8d7
    af14:	svceq	0x0000f1b8
    af18:	ldmibvs	fp!, {r0, r2, r3, r5, r7, ip, lr, pc}^
    af1c:			; <UNDEFINED> instruction: 0xf04f2000
    af20:	ldrmi	r0, [lr], -r0, lsl #18
    af24:			; <UNDEFINED> instruction: 0xf7fb613b
    af28:			; <UNDEFINED> instruction: 0x465bea3c
    af2c:	blt	fe446794 <rpl_re_syntax_options@@Base+0xfe3d8cb4>
    af30:	orreq	lr, r8, r6, lsl #22
    af34:			; <UNDEFINED> instruction: 0x46c84ab4
    af38:	rscsvs	r4, r9, sp, lsl r6
    af3c:	mvnsvs	r4, sl, ror r4
    af40:	ldmibvs	fp!, {r4, sp, lr}^
    af44:	blvs	149098 <rpl_re_syntax_options@@Base+0xdb5b8>
    af48:	ldrshlt	r6, [r6, #-27]!	; 0xffffffe5
    af4c:			; <UNDEFINED> instruction: 0x465a4653
    af50:	ldrtmi	r4, [r0], -r1, lsr #12
    af54:	andhi	pc, r4, sp, asr #17
    af58:			; <UNDEFINED> instruction: 0xf7ff9500
    af5c:	tstlt	r8, sp, ror #24	; <UNPREDICTABLE>
    af60:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
    af64:			; <UNDEFINED> instruction: 0x2e0069f6
    af68:	ldmvs	fp!, {r4, r5, r6, r7, r8, ip, lr, pc}^
    af6c:	addsmi	r6, r3, #4096000	; 0x3e8000
    af70:			; <UNDEFINED> instruction: 0xf109d1e7
    af74:	vand	<illegal reg q9.5>, <illegal reg q10.5>, <illegal reg q15.5>
    af78:	vmov.i32	<illegal reg q10.5>, #5120	; 0x00001400
    af7c:			; <UNDEFINED> instruction: 0x462b5255
    af80:			; <UNDEFINED> instruction: 0x465d4291
    af84:			; <UNDEFINED> instruction: 0xf63f469b
    af88:	andcs	sl, ip, #472	; 0x1d8
    af8c:	msreq	CPSR_, #-1073741823	; 0xc0000001
    af90:			; <UNDEFINED> instruction: 0xf009fb02
    af94:	ldrshvs	r6, [sl, #-27]!	; 0xffffffe5
    af98:	bpl	4467c0 <rpl_re_syntax_options@@Base+0x3d8ce0>
    af9c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    afa0:			; <UNDEFINED> instruction: 0xf0296078
    afa4:			; <UNDEFINED> instruction: 0xf8c7fcbd
    afa8:			; <UNDEFINED> instruction: 0xf8c79000
    afac:	pkhbtmi	fp, r1, r8
    afb0:	ldmdbvs	fp!, {r3, r4, r5, r7, sp, lr}
    afb4:	blvs	149108 <rpl_re_syntax_options@@Base+0xdb628>
    afb8:	mvnslt	r6, fp, lsr r1
    afbc:	blt	446824 <rpl_re_syntax_options@@Base+0x3d8d44>
    afc0:			; <UNDEFINED> instruction: 0x462169fb
    afc4:			; <UNDEFINED> instruction: 0x463069ba
    afc8:	ldrbmi	r9, [r3], -r1, lsl #6
    afcc:	ldrbmi	r9, [sl], -r0, lsl #4
    afd0:	ldc2	7, cr15, [r2], #-1020	; 0xfffffc04
    afd4:	ldmdbvs	fp!, {r4, r5, r6, r8, ip, sp, pc}^
    afd8:	blx	e50a2 <rpl_re_syntax_options@@Base+0x775c2>
    afdc:			; <UNDEFINED> instruction: 0xf108f308
    afe0:	bl	24cfec <rpl_re_syntax_options@@Base+0x1df50c>
    afe4:			; <UNDEFINED> instruction: 0xf8490503
    afe8:			; <UNDEFINED> instruction: 0xf7fb6003
    afec:	bvs	f052a4 <rpl_re_syntax_options@@Base+0xe977c4>
    aff0:	movweq	lr, #6597	; 0x19c5
    aff4:			; <UNDEFINED> instruction: 0x2e0069f6
    aff8:	ldmib	r7, {r1, r5, r6, r7, r8, ip, lr, pc}^
    affc:	addsmi	r3, r3, #805306368	; 0x30000000
    b000:	ldmib	r7, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}^
    b004:	andcs	r9, ip, #0, 6
    b008:			; <UNDEFINED> instruction: 0x469868bc
    b00c:	strtmi	r4, [r0], #2943	; 0xb7f
    b010:	ldrbtmi	r4, [fp], #-1609	; 0xfffff9b7
    b014:			; <UNDEFINED> instruction: 0xf7fa4620
    b018:	strbmi	lr, [r4, #-3504]	; 0xfffff250
    b01c:	sbcshi	pc, sp, r0, lsl #1
    b020:	stmdbeq	ip, {r3, r5, r7, r8, ip, sp, lr, pc}
    b024:	strbmi	r4, [ip, #-1573]	; 0xfffff9db
    b028:	stmdavs	r6!, {r1, r2, r3, ip, lr, pc}
    b02c:	ldrdge	pc, [ip], -r4
    b030:			; <UNDEFINED> instruction: 0xf8da6970
    b034:			; <UNDEFINED> instruction: 0xf7fb1014
    b038:	stmdblt	r8!, {r1, r3, r6, r7, r8, r9, fp, sp, lr, pc}
    b03c:			; <UNDEFINED> instruction: 0x1018f8da
    b040:			; <UNDEFINED> instruction: 0xf7fb69b0
    b044:	smlalbtlt	lr, r0, r4, fp
    b048:			; <UNDEFINED> instruction: 0xf10542ac
    b04c:	svclt	0x001c030c
    b050:	muleq	r7, r4, r8
    b054:	andeq	lr, r7, r5, lsl #17
    b058:	strcc	r4, [ip], #-1565	; 0xfffff9e3
    b05c:	stmiale	r2!, {r5, r7, r8, sl, lr}^
    b060:			; <UNDEFINED> instruction: 0xf64a68b8
    b064:			; <UNDEFINED> instruction: 0xf6ca2aab
    b068:	blmi	1a55b18 <rpl_re_syntax_options@@Base+0x19e8038>
    b06c:	andcs	r1, ip, #184320	; 0x2d000
    b070:	sxtab16mi	r4, r1, fp, ror #8
    b074:	blx	28f322 <rpl_re_syntax_options@@Base+0x221842>
    b078:	sqtnee	f7, f1
    b07c:			; <UNDEFINED> instruction: 0x4688617c
    b080:	strhteq	r6, [r6], #-25	; 0xffffffe7
    b084:	ldcl	7, cr15, [r8, #-1000]!	; 0xfffffc18
    b088:	strcc	r4, [r1], -r1, asr #12
    b08c:			; <UNDEFINED> instruction: 0xf0002900
    b090:	strbmi	r8, [sp], #-173	; 0xffffff53
    b094:	strcs	r4, [r0], #-1736	; 0xfffff938
    b098:	bllt	349200 <rpl_re_syntax_options@@Base+0x2db720>
    b09c:			; <UNDEFINED> instruction: 0x0014f8db
    b0a0:	ldmda	r0, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b0a4:			; <UNDEFINED> instruction: 0xf8db4682
    b0a8:			; <UNDEFINED> instruction: 0xf7fb0018
    b0ac:	stclne	8, cr14, [r3], #-304	; 0xfffffed0
    b0b0:	bl	dc5cc <rpl_re_syntax_options@@Base+0x6eaec>
    b0b4:	strmi	r0, [r4], #-1034	; 0xfffffbf6
    b0b8:	stmibne	r0!, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    b0bc:			; <UNDEFINED> instruction: 0xf0292400
    b0c0:	strtmi	pc, [r0], pc, lsr #24
    b0c4:	strmi	r4, [r6], -r5, lsl #12
    b0c8:	ldrdge	pc, [r0], -r9
    b0cc:			; <UNDEFINED> instruction: 0x1014f8da
    b0d0:	mvnsvs	r4, r8, lsl #12
    b0d4:	ldmda	r6!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b0d8:			; <UNDEFINED> instruction: 0xf8da4683
    b0dc:			; <UNDEFINED> instruction: 0xf7fb0018
    b0e0:	ldmibvs	r9!, {r1, r4, r5, fp, sp, lr, pc}^
    b0e4:	pkhtbmi	r4, r4, sl, asr #12
    b0e8:			; <UNDEFINED> instruction: 0x46664630
    b0ec:	stmda	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b0f0:	tsteq	r4, fp, lsl #22
    b0f4:	mcrrne	6, 3, r4, r8, cr2
    b0f8:	teqeq	sp, #79	; 0x4f	; <UNPREDICTABLE>
    b0fc:	strbtpl	r1, [fp], #-2100	; 0xfffff7cc
    b100:			; <UNDEFINED> instruction: 0xf8da4428
    b104:			; <UNDEFINED> instruction: 0xf7fb1018
    b108:	ldmdbvs	fp!, {r1, r2, r3, r4, r5, fp, sp, lr, pc}^
    b10c:	ldrmi	r1, [r8, #2350]	; 0x92e
    b110:	andle	r4, r9, #52428800	; 0x3200000
    b114:			; <UNDEFINED> instruction: 0xf04f1c62
    b118:	strpl	r0, [fp, #-827]!	; 0xfffffcc5
    b11c:	stmdbne	lr!, {r1, sl, ip, sp}
    b120:	nopeq	{79}	; 0x4f
    b124:	ldrtmi	r5, [r2], -fp, lsr #9
    b128:			; <UNDEFINED> instruction: 0xf10869bb
    b12c:			; <UNDEFINED> instruction: 0xf1090801
    b130:	strbmi	r0, [r3, #-2316]	; 0xfffff6f4
    b134:	ldrmi	sp, [r3], -r8, asr #3
    b138:	ldmvs	r8!, {r9, sp}
    b13c:			; <UNDEFINED> instruction: 0xf7fa701a
    b140:	ldr	lr, [r9], r8, asr #30
    b144:	svceq	0x0001f811
    b148:	teqeq	r0, #160, 2	; 0x28	; <UNPREDICTABLE>
    b14c:	ldmible	r9!, {r0, r3, r8, r9, fp, sp}^
    b150:			; <UNDEFINED> instruction: 0xf47f282e
    b154:	stmdavc	r8, {r4, r5, r7, r9, sl, fp, sp, pc}^
    b158:	stmdacs	r9, {r4, r5, fp, ip, sp}
    b15c:	mcrge	6, 5, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
    b160:	smlabbcc	r2, r8, r8, r7
    b164:	ldrteq	pc, [r0], -r0, lsr #3	; <UNPREDICTABLE>
    b168:	stmdble	r6!, {r0, r3, r9, sl, fp, sp}
    b16c:			; <UNDEFINED> instruction: 0xf47f282e
    b170:	stmdavc	r8, {r1, r5, r7, r9, sl, fp, sp, pc}^
    b174:	stmdacs	r9, {r4, r5, fp, ip, sp}
    b178:	mrcge	6, 4, APSR_nzcv, cr13, cr15, {1}
    b17c:	smlabbcc	r2, r8, r8, r7
    b180:	ldrteq	pc, [r0], -r0, lsr #3	; <UNPREDICTABLE>
    b184:	stmdble	r1!, {r0, r3, r9, sl, fp, sp}
    b188:			; <UNDEFINED> instruction: 0xf47f282e
    b18c:	stmdavc	r8, {r2, r4, r7, r9, sl, fp, sp, pc}^
    b190:	stmdacs	r9, {r4, r5, fp, ip, sp}
    b194:	mcrge	6, 4, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
    b198:			; <UNDEFINED> instruction: 0xf1a07888
    b19c:	mcrcs	6, 0, r0, cr9, cr0, {1}
    b1a0:	tstcc	r2, r6, lsl #16
    b1a4:	svceq	0x0001f811
    b1a8:	teqeq	r0, #160, 2	; 0x28	; <UNPREDICTABLE>
    b1ac:	ldmible	r9!, {r0, r3, r8, r9, fp, sp}^
    b1b0:	stmdacs	r0, {r0, r8, r9, sp}
    b1b4:	mcrge	4, 4, pc, cr10, cr15, {1}	; <UNPREDICTABLE>
    b1b8:			; <UNDEFINED> instruction: 0xf811e67d
    b1bc:			; <UNDEFINED> instruction: 0xf1a00f01
    b1c0:	blcs	24be88 <rpl_re_syntax_options@@Base+0x1de3a8>
    b1c4:			; <UNDEFINED> instruction: 0xe7d1d9f9
    b1c8:	strb	r2, [r8], -r4, lsl #4
    b1cc:	svceq	0x0001f811
    b1d0:	teqeq	r0, #160, 2	; 0x28	; <UNPREDICTABLE>
    b1d4:	ldmible	r9!, {r0, r3, r8, r9, fp, sp}^
    b1d8:	blmi	3c5138 <rpl_re_syntax_options@@Base+0x357658>
    b1dc:	ldmvs	r8!, {r2, r3, r9, sp}
    b1e0:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
    b1e4:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
    b1e8:	stcl	7, cr15, [r6], {250}	; 0xfa
    b1ec:			; <UNDEFINED> instruction: 0xf0294630
    b1f0:			; <UNDEFINED> instruction: 0x4605fb97
    b1f4:	ldr	r4, [pc, r3, lsl #12]
    b1f8:	ldmdb	r8, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b1fc:	andeq	sl, r5, r0, ror #25
    b200:	andeq	r0, r0, ip, asr #9
    b204:	andeq	sl, r5, r4, ror #24
    b208:	andeq	sp, r5, r0, lsr #9
    b20c:			; <UNDEFINED> instruction: 0xfffff343
    b210:			; <UNDEFINED> instruction: 0xfffff2a5
    b214:			; <UNDEFINED> instruction: 0xfffff133
    b218:	svcmi	0x00f0e92d
    b21c:	stc	6, cr4, [sp, #-12]!
    b220:	strmi	r8, [ip], -r4, lsl #22
    b224:	strtmi	r4, [r0], -lr, ror #21
    b228:	strcs	r4, [r0, #-2542]	; 0xfffff612
    b22c:	addslt	r4, r7, sl, ror r4
    b230:	movwls	r4, #9337	; 0x2479
    b234:	ldmpl	r3, {r2, r3, r5, r6, r7, r8, r9, fp, lr}^
    b238:	tstls	r5, #1769472	; 0x1b0000
    b23c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    b240:	ldrpl	lr, [r0, #-2509]	; 0xfffff633
    b244:	svc	0x00aaf7fa
    b248:			; <UNDEFINED> instruction: 0xf0002800
    b24c:	strmi	r8, [r3], r3, ror #2
    b250:			; <UNDEFINED> instruction: 0xf7fb4628
    b254:	cdp	8, 11, cr14, cr7, cr6, {5}
    b258:	blmi	ff92de60 <rpl_re_syntax_options@@Base+0xff8c0380>
    b25c:	stmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
    b260:			; <UNDEFINED> instruction: 0xf10d4ae3
    b264:	ldrbtmi	r0, [fp], #-2624	; 0xfffff5c0
    b268:	andls	r4, r4, #2046820352	; 0x7a000000
    b26c:	blmi	ff8632d4 <rpl_re_syntax_options@@Base+0xff7f57f4>
    b270:	movwls	r4, #21627	; 0x547b
    b274:	andcs	r4, sl, #95420416	; 0x5b00000
    b278:	ldrbmi	r4, [r0], -r9, asr #12
    b27c:	ldm	ip!, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b280:	vsub.i8	d18, d0, d0
    b284:	fixlsp	r8, f2
    b288:	bcs	29358 <ASN1_STRING_length@plt+0x22af0>
    b28c:	bcs	37f65c <rpl_re_syntax_options@@Base+0x311b7c>
    b290:	msrhi	R10_usr, r0
    b294:	vpmax.s8	d2, d0, d8
    b298:	bcs	8eb728 <rpl_re_syntax_options@@Base+0x87dc48>
    b29c:	ldmdavc	r2!, {r1, r3, r5, r6, r7, ip, lr, pc}
    b2a0:	svclt	0x00182a09
    b2a4:	rscle	r2, r5, r0, lsl #20
    b2a8:			; <UNDEFINED> instruction: 0x46274634
    b2ac:	svccs	0x0001f814
    b2b0:	svclt	0x00182a00
    b2b4:	mvnsle	r2, r9, lsl #20
    b2b8:	svclt	0x00182a00
    b2bc:	ldrhle	r4, [r9], #36	; 0x24
    b2c0:	ldcne	8, cr7, [sl], #396	; 0x18c
    b2c4:	blcs	26facc <rpl_re_syntax_options@@Base+0x201fec>
    b2c8:	blcs	3af30 <ASN1_STRING_length@plt+0x346c8>
    b2cc:			; <UNDEFINED> instruction: 0x4615d0d2
    b2d0:			; <UNDEFINED> instruction: 0xf8154629
    b2d4:	bcs	16ee0 <ASN1_STRING_length@plt+0x10678>
    b2d8:	bcs	27af40 <rpl_re_syntax_options@@Base+0x20d460>
    b2dc:	blls	3fac4 <_IO_stdin_used@@Base+0x1284>
    b2e0:	svclt	0x001842ab
    b2e4:	sbcle	r2, r5, r0, lsl #20
    b2e8:	stcne	8, cr7, [sl], {107}	; 0x6b
    b2ec:	blcs	2faf8 <ASN1_STRING_length@plt+0x29290>
    b2f0:	blcs	27af58 <rpl_re_syntax_options@@Base+0x20d478>
    b2f4:			; <UNDEFINED> instruction: 0x4690d0be
    b2f8:			; <UNDEFINED> instruction: 0xf8184643
    b2fc:	bcs	16f08 <ASN1_STRING_length@plt+0x106a0>
    b300:	bcs	27af68 <rpl_re_syntax_options@@Base+0x20d488>
    b304:	stmdbls	r1, {r3, r4, r5, r6, r7, r8, ip, lr, pc}
    b308:	movwls	r4, #26136	; 0x6618
    b30c:	svclt	0x00182a00
    b310:	adcle	r4, pc, r1, asr #10
    b314:	mulcc	r1, r8, r8
    b318:	andcc	r4, r2, #2097152	; 0x200000
    b31c:	blcs	26fb30 <rpl_re_syntax_options@@Base+0x202050>
    b320:	blcs	3af88 <ASN1_STRING_length@plt+0x34720>
    b324:	ldrmi	sp, [r3], -r6, lsr #1
    b328:	svcne	0x0001f812
    b32c:	svclt	0x00182900
    b330:	mvnsle	r2, r9, lsl #18
    b334:	addsmi	r9, r0, #196608	; 0x30000
    b338:	stmdbcs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    b33c:	ldmdavc	r1, {r1, r3, r4, r7, ip, lr, pc}^
    b340:	mulls	r8, r8, ip
    b344:	svclt	0x00182909
    b348:	addsle	r2, r3, r0, lsl #18
    b34c:			; <UNDEFINED> instruction: 0xf8104601
    b350:	blcs	1af5c <ASN1_STRING_length@plt+0x146f4>
    b354:	blcs	27afbc <rpl_re_syntax_options@@Base+0x20d4dc>
    b358:			; <UNDEFINED> instruction: 0x468cd1f8
    b35c:	andls	r9, sl, r8, lsl #18
    b360:	svclt	0x00182b00
    b364:	addle	r4, r5, r1, lsl #5
    b368:			; <UNDEFINED> instruction: 0xf10c7843
    b36c:	tstls	r7, r2, lsl #2
    b370:	svclt	0x00182b09
    b374:	svclt	0x00142b00
    b378:	movwcs	r2, #769	; 0x301
    b37c:			; <UNDEFINED> instruction: 0xf43f930c
    b380:			; <UNDEFINED> instruction: 0x4608af79
    b384:			; <UNDEFINED> instruction: 0xf8104601
    b388:	blcs	1af94 <ASN1_STRING_length@plt+0x1472c>
    b38c:	blcs	27aff4 <rpl_re_syntax_options@@Base+0x20d514>
    b390:	stmib	sp, {r3, r4, r5, r6, r7, r8, ip, lr, pc}^
    b394:	bls	1cbbd4 <rpl_re_syntax_options@@Base+0x15e0f4>
    b398:	blx	fec11be0 <rpl_re_syntax_options@@Base+0xfeba4100>
    b39c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
    b3a0:	svclt	0x00082b00
    b3a4:	andls	r2, sp, r1
    b3a8:			; <UNDEFINED> instruction: 0xf47f2800
    b3ac:	stcne	15, cr10, [fp], {99}	; 0x63
    b3b0:	ldrmi	r9, [r8], -fp, lsl #6
    b3b4:	mcr	7, 6, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    b3b8:	ldmdane	r3, {r0, r1, r3, r9, fp, ip, pc}
    b3bc:	addsmi	r9, sl, #603979776	; 0x24000000
    b3c0:			; <UNDEFINED> instruction: 0xf0c09a0f
    b3c4:	smlawtcs	r0, r1, r0, r8
    b3c8:	andls	r2, pc, #1
    b3cc:	blx	14c747a <rpl_re_syntax_options@@Base+0x145999a>
    b3d0:	mvnscc	pc, #79	; 0x4f
    b3d4:	strmi	r9, [r2], -lr, lsl #18
    b3d8:	subsvs	r9, r3, r7, lsl #16
    b3dc:			; <UNDEFINED> instruction: 0xf01c9207
    b3e0:	bls	20b09c <rpl_re_syntax_options@@Base+0x19d5bc>
    b3e4:	strmi	r9, [r3], -r9, lsl #18
    b3e8:	cmpvs	r3, fp, lsl #16
    b3ec:			; <UNDEFINED> instruction: 0xff26f01c
    b3f0:	strbmi	r9, [r1], -r7, lsl #20
    b3f4:	stmdals	r1, {r0, r1, r9, sl, lr}
    b3f8:			; <UNDEFINED> instruction: 0xf01c6193
    b3fc:	stmdbls	r3, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    b400:	blls	1f1c44 <rpl_re_syntax_options@@Base+0x184164>
    b404:	bcs	111d54 <rpl_re_syntax_options@@Base+0xa4274>
    b408:			; <UNDEFINED> instruction: 0xf0006098
    b40c:	bls	1eb6dc <rpl_re_syntax_options@@Base+0x17dbfc>
    b410:	bne	1b71818 <rpl_re_syntax_options@@Base+0x1b03d38>
    b414:	stmdbls	sp, {r0, r1, r4, r8, r9, fp, ip, sp, lr}
    b418:	vabd.f32	d18, d1, d4
    b41c:	tstvc	r3, #67108865	; 0x4000001
    b420:	adchi	pc, r1, r0
    b424:	blne	fe8b2848 <rpl_re_syntax_options@@Base+0xfe844d68>
    b428:	teqcs	sl, ip, lsl #30
    b42c:	blvc	adccf4 <rpl_re_syntax_options@@Base+0xa6f214>
    b430:	orreq	pc, r2, #-1677721599	; 0x9c000001
    b434:			; <UNDEFINED> instruction: 0xf7fb732b
    b438:			; <UNDEFINED> instruction: 0xb1a8e9c4
    b43c:	addsmi	r1, ip, #17152	; 0x4300
    b440:	sbchi	pc, r7, r0, asr #4
    b444:	strcs	r2, [sl, -r0, lsl #2]
    b448:			; <UNDEFINED> instruction: 0xf813461d
    b44c:	bcc	c16058 <rpl_re_syntax_options@@Base+0xba8578>
    b450:	ldmdale	r6!, {r0, r3, r9, fp, sp}^
    b454:	blx	1dbece <rpl_re_syntax_options@@Base+0x16e3ee>
    b458:	mvnsle	r2, r1, lsl #2
    b45c:			; <UNDEFINED> instruction: 0xf0002900
    b460:	blls	1eb748 <rpl_re_syntax_options@@Base+0x17dc68>
    b464:	subsvs	r4, r9, r4, lsl #12
    b468:			; <UNDEFINED> instruction: 0x46217833
    b46c:	svclt	0x00082b2e
    b470:	ldrtmi	r3, [r0], -r1, lsl #12
    b474:	mcr2	0, 7, pc, cr2, cr12, {0}	; <UNPREDICTABLE>
    b478:			; <UNDEFINED> instruction: 0x9c0a9a04
    b47c:	ldmdavs	r2, {r0, r2, r8, fp, ip, pc}
    b480:	lfm	f1, 3, [sp]
    b484:	vmov.f32	s14, #128	; 0xc0000000 -2.0
    b488:	vsub.f64	d9, d25, d23
    b48c:	vstr	d7, [sp, #288]	; 0x120
    b490:			; <UNDEFINED> instruction: 0x46037b12
    b494:	ldrdcs	lr, [r7], -sp
    b498:	movwcs	r6, #19
    b49c:	eorvc	sl, r3, r2, lsl sl
    b4a0:	mrrc	7, 15, pc, r8, cr10	; <UNPREDICTABLE>
    b4a4:	blvc	4c6b20 <rpl_re_syntax_options@@Base+0x459040>
    b4a8:	blvc	1046f84 <rpl_re_syntax_options@@Base+0xfd94a4>
    b4ac:	blx	447078 <rpl_re_syntax_options@@Base+0x3d9598>
    b4b0:	cdp	0, 11, cr13, cr4, cr13, {0}
    b4b4:	vsqrt.f64	d25, d7
    b4b8:	vmovle	pc, r0, s0, s1
    b4bc:	blvc	ff206fb8 <rpl_re_syntax_options@@Base+0xff1994d8>
    b4c0:	blvc	4f1ce4 <rpl_re_syntax_options@@Base+0x484204>
    b4c4:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
    b4c8:	stc	3, cr7, [r2, #76]	; 0x4c
    b4cc:	stmdbls	r7, {r2, r9, fp, ip, sp, lr}
    b4d0:			; <UNDEFINED> instruction: 0xf7fe9802
    b4d4:			; <UNDEFINED> instruction: 0xe6cdff79
    b4d8:			; <UNDEFINED> instruction: 0xf47f2a20
    b4dc:			; <UNDEFINED> instruction: 0xf816aede
    b4e0:	bcs	170ec <ASN1_STRING_length@plt+0x10884>
    b4e4:	mrcge	4, 6, APSR_nzcv, cr3, cr15, {3}
    b4e8:	ldmdals	r0, {r2, r6, r7, r9, sl, sp, lr, pc}
    b4ec:	ldcl	7, cr15, [r0, #-1000]!	; 0xfffffc18
    b4f0:	movwcs	r4, #1624	; 0x658
    b4f4:			; <UNDEFINED> instruction: 0xf7fa9310
    b4f8:	bmi	1006630 <rpl_re_syntax_options@@Base+0xf98b50>
    b4fc:	ldrbtmi	r4, [sl], #-2874	; 0xfffff4c6
    b500:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b504:	subsmi	r9, sl, r5, lsl fp
    b508:	andslt	sp, r7, r5, ror #2
    b50c:	blhi	146808 <rpl_re_syntax_options@@Base+0xd8d28>
    b510:	svchi	0x00f0e8bd
    b514:	andcs	r4, r5, #933888	; 0xe4000
    b518:			; <UNDEFINED> instruction: 0xf7fa4479
    b51c:	strmi	lr, [r1], -lr, lsl #27
    b520:	tstls	r1, r0, lsr #12
    b524:			; <UNDEFINED> instruction: 0xf93ef029
    b528:			; <UNDEFINED> instruction: 0xf7fb9000
    b52c:	stmdavs	r0, {r1, r2, r3, r5, r6, r8, fp, sp, lr, pc}
    b530:	bl	c49520 <rpl_re_syntax_options@@Base+0xbdba40>
    b534:	ldrdcs	lr, [r0, -sp]
    b538:	andcs	r4, r1, r3, lsl #12
    b53c:			; <UNDEFINED> instruction: 0xf872f013
    b540:	adcmi	lr, ip, #57409536	; 0x36c0000
    b544:	str	sp, [pc, sl, lsl #19]
    b548:	stcne	8, cr15, [r1], {19}
    b54c:	andsle	r2, r9, sl, lsl #18
    b550:			; <UNDEFINED> instruction: 0xf47f290d
    b554:	blls	27723c <rpl_re_syntax_options@@Base+0x20975c>
    b558:	movwls	r3, #39681	; 0x9b01
    b55c:	stmdals	r7, {r0, r1, r4, r5, r8, r9, sl, sp, lr, pc}
    b560:	mcr2	7, 7, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
    b564:	ldmvc	fp!, {r1, r2, r7, r9, sl, sp, lr, pc}
    b568:	andsle	r2, r4, r4, asr fp
    b56c:	movwls	r2, #49921	; 0xc301
    b570:	blls	1c52d8 <rpl_re_syntax_options@@Base+0x1577f8>
    b574:	blcs	15297e8 <rpl_re_syntax_options@@Base+0x14bbd08>
    b578:	movwcs	sp, #4124	; 0x101c
    b57c:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
    b580:	strb	r9, [r4, -sp, lsl #6]
    b584:	ldrmi	r9, [r9], -fp, lsl #16
    b588:	addsmi	r3, r8, #1024	; 0x400
    b58c:			; <UNDEFINED> instruction: 0xf811d225
    b590:	movwls	r1, #39938	; 0x9c02
    b594:	blls	4550c <_IO_stdin_used@@Base+0x6ccc>
    b598:	ldmdavc	sl, {r0, r8, r9, ip, sp}
    b59c:	mvnle	r2, r2, asr sl
    b5a0:	svccs	0x0001f813
    b5a4:	mvnle	r2, r5, asr sl
    b5a8:	blcs	116971c <rpl_re_syntax_options@@Base+0x10fbc3c>
    b5ac:	movwcs	fp, #3848	; 0xf08
    b5b0:			; <UNDEFINED> instruction: 0xe7dcd1dc
    b5b4:	strmi	r7, [sl], -fp, asr #16
    b5b8:	blcs	1497dc4 <rpl_re_syntax_options@@Base+0x142a2e4>
    b5bc:			; <UNDEFINED> instruction: 0xf812d1dd
    b5c0:	blcs	155b1cc <rpl_re_syntax_options@@Base+0x14ed6ec>
    b5c4:	ldmdavc	r3, {r0, r3, r4, r6, r7, r8, ip, lr, pc}^
    b5c8:	svclt	0x00082b45
    b5cc:	bicsle	r2, r4, r0, lsl #6
    b5d0:			; <UNDEFINED> instruction: 0x4604e7d4
    b5d4:			; <UNDEFINED> instruction: 0xf7fae748
    b5d8:	movwls	lr, #40746	; 0x9f2a
    b5dc:	svclt	0x0000e6f3
    b5e0:			; <UNDEFINED> instruction: 0x0005a8b4
    b5e4:	andeq	r0, r4, ip, asr #13
    b5e8:	andeq	r0, r0, ip, asr #9
    b5ec:	andeq	sp, r5, r6, ror r1
    b5f0:	andeq	sp, r5, r4, ror r1
    b5f4:	andeq	r3, r3, ip, lsl #22
    b5f8:	andeq	sl, r5, r2, ror #11
    b5fc:	andeq	r3, r3, r4, lsl #20
    b600:	svcmi	0x00f0e92d
    b604:	stc	12, cr4, [sp, #-564]!	; 0xfffffdcc
    b608:	bmi	fe36e220 <rpl_re_syntax_options@@Base+0xfe300740>
    b60c:	blmi	fe35c804 <rpl_re_syntax_options@@Base+0xfe2eed24>
    b610:	bne	446e3c <rpl_re_syntax_options@@Base+0x3d935c>
    b614:	addlt	r5, pc, r2, lsr #17
    b618:			; <UNDEFINED> instruction: 0x4604447b
    b61c:	andls	r6, sp, #1179648	; 0x120000
    b620:	andeq	pc, r0, #79	; 0x4f
    b624:	ldmpl	pc, {r3, r7, r9, fp, lr}	; <UNPREDICTABLE>
    b628:	msrcc	SPSR_fxc, r7	; <illegal shifter operand>
    b62c:			; <UNDEFINED> instruction: 0xf0402b00
    b630:	strdcs	r8, [r0], -r9
    b634:			; <UNDEFINED> instruction: 0xf7fa4e85
    b638:	stmibmi	r5, {r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
    b63c:	ldrbtmi	r4, [r9], #-1150	; 0xfffffb82
    b640:	cfmsub32	mvax0, mvfx4, mvfx9, mvfx3
    b644:	eorsvs	r0, r3, r0, lsl sl
    b648:	stc	7, cr15, [r8, #1000]!	; 0x3e8
    b64c:	stmdacs	r0, {r0, r2, r9, sl, lr}
    b650:	sbcshi	pc, r0, r0
    b654:	ldmdami	pc!, {r0, r1, r9, sl, lr}^	; <UNPREDICTABLE>
    b658:	tstcs	r1, r4, lsl r2
    b65c:			; <UNDEFINED> instruction: 0xf8df4478
    b660:			; <UNDEFINED> instruction: 0xf7fa81f8
    b664:	ldmdavs	r0!, {r7, r9, sl, fp, sp, lr, pc}
    b668:			; <UNDEFINED> instruction: 0xff1cf01c
    b66c:	tstcs	r1, fp, ror sl
    b670:	ldrbtmi	sl, [sl], #-3593	; 0xfffff1f7
    b674:	ldrdlt	pc, [r8, #143]!	; 0x8f
    b678:	ldrdge	pc, [r8, #143]!	; 0x8f
    b67c:	bvs	fe446ea4 <rpl_re_syntax_options@@Base+0xfe3d93c4>
    b680:	ldrdls	pc, [r4, #143]!	; 0x8f
    b684:	ldrbtmi	r4, [fp], #1272	; 0x4f8
    b688:	ldrbtmi	r4, [r9], #1274	; 0x4fa
    b68c:	strtmi	r4, [r8], -r3, lsl #12
    b690:	mcr	7, 7, pc, cr6, cr10, {7}	; <UNPREDICTABLE>
    b694:			; <UNDEFINED> instruction: 0x462b4875
    b698:	tstcs	r1, sl, lsl r2
    b69c:			; <UNDEFINED> instruction: 0xf7fa4478
    b6a0:	stmdavs	r0!, {r1, r5, r6, r9, sl, fp, sp, lr, pc}
    b6a4:			; <UNDEFINED> instruction: 0xf0074631
    b6a8:	mrc	13, 0, APSR_nzcv, cr8, cr11, {7}
    b6ac:			; <UNDEFINED> instruction: 0xf0070a90
    b6b0:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    b6b4:	ldmib	sp, {r1, r2, r3, r6, ip, lr, pc}^
    b6b8:	cfstrscs	mvf6, [r0], {9}
    b6bc:	mcr	0, 0, sp, cr8, cr5, {7}
    b6c0:	eors	r6, r2, r0, lsl sl
    b6c4:	beq	446f2c <rpl_re_syntax_options@@Base+0x3d944c>
    b6c8:			; <UNDEFINED> instruction: 0xf7fb4629
    b6cc:	stmdavs	r3!, {r3, r6, r7, fp, sp, lr, pc}^
    b6d0:	andle	r1, r5, r8, asr ip
    b6d4:	tstcs	r1, r6, ror #20
    b6d8:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
    b6dc:	mcr	7, 6, pc, cr0, cr10, {7}	; <UNPREDICTABLE>
    b6e0:	ldrbeq	r7, [r1, -r2, lsr #22]
    b6e4:	strbmi	fp, [fp], -r8, asr #30
    b6e8:	blmi	18c06f4 <rpl_re_syntax_options@@Base+0x1852c14>
    b6ec:	stmibvs	r0!, {r0, r1, r3, r4, r5, r6, sl, lr}
    b6f0:			; <UNDEFINED> instruction: 0xf8d40792
    b6f4:	strbmi	ip, [r2], -r8
    b6f8:			; <UNDEFINED> instruction: 0x46d6bf54
    b6fc:	ldrdls	r4, [r5], -lr
    b700:	stmdbvs	r6!, {r0, r8, sp}^
    b704:	strls	r4, [r4], -r8, lsr #12
    b708:	bvc	146d60 <rpl_re_syntax_options@@Base+0xd9280>
    b70c:	vmlsgt.f16	s28, s1, s26	; <UNPREDICTABLE>
    b710:	blvc	ff2071f8 <rpl_re_syntax_options@@Base+0xff199718>
    b714:	blvc	c6d50 <rpl_re_syntax_options@@Base+0x59270>
    b718:	mcr	7, 5, pc, cr2, cr10, {7}	; <UNPREDICTABLE>
    b71c:			; <UNDEFINED> instruction: 0xf7fb4628
    b720:	ldmiblt	r8!, {r2, r3, fp, sp, lr, pc}
    b724:			; <UNDEFINED> instruction: 0x2c0069e4
    b728:	blvc	8ffa2c <rpl_re_syntax_options@@Base+0x891f4c>
    b72c:	strle	r0, [r3], #-1822	; 0xfffff8e2
    b730:			; <UNDEFINED> instruction: 0x21e9f897
    b734:	rscsle	r2, r5, r0, lsl #20
    b738:			; <UNDEFINED> instruction: 0xb1226922
    b73c:	ldrbtmi	r4, [r9], #-2382	; 0xfffff6b2
    b740:	addmi	r6, sl, #589824	; 0x90000
    b744:	ldrbeq	sp, [fp, -lr, ror #23]
    b748:			; <UNDEFINED> instruction: 0x4629d4bc
    b74c:			; <UNDEFINED> instruction: 0xf7fa202e
    b750:	ldr	lr, [r7, lr, lsr #29]!
    b754:			; <UNDEFINED> instruction: 0xf7fa4628
    b758:	stmiblt	r8!, {r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    b75c:			; <UNDEFINED> instruction: 0xf7fa4628
    b760:	stmdacs	r0, {r3, r4, r8, r9, fp, sp, lr, pc}
    b764:			; <UNDEFINED> instruction: 0xf897db2d
    b768:	blcs	17d1c <ASN1_STRING_length@plt+0x114b4>
    b76c:	bmi	10ffcf0 <rpl_re_syntax_options@@Base+0x1092210>
    b770:	ldrbtmi	r4, [sl], #-2867	; 0xfffff4cd
    b774:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    b778:	subsmi	r9, sl, sp, lsl #22
    b77c:	andlt	sp, pc, ip, asr r1	; <UNPREDICTABLE>
    b780:	blhi	146a7c <rpl_re_syntax_options@@Base+0xd8f9c>
    b784:	svchi	0x00f0e8bd
    b788:	andcs	r4, r5, #999424	; 0xf4000
    b78c:	ldrbtmi	r2, [r9], #-0
    b790:	mrrc	7, 15, pc, r2, cr10	; <UNPREDICTABLE>
    b794:	cfmsub32	mvax0, mvfx4, mvfx9, mvfx1
    b798:	tstls	r7, r0, lsl sl
    b79c:			; <UNDEFINED> instruction: 0xf802f029
    b7a0:			; <UNDEFINED> instruction: 0xf7fb9006
    b7a4:	stmdavs	r0, {r1, r4, r5, fp, sp, lr, pc}
    b7a8:	ldmib	r4!, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    b7ac:	ldrdcs	lr, [r6, -sp]
    b7b0:	andcs	r4, r1, r3, lsl #12
    b7b4:			; <UNDEFINED> instruction: 0xff36f012
    b7b8:			; <UNDEFINED> instruction: 0xf7fa4628
    b7bc:	stmdacs	r0, {r1, r3, r5, r6, r7, r9, fp, sp, lr, pc}
    b7c0:	ldmdbmi	r0!, {r0, r4, r6, r7, r9, fp, ip, lr, pc}
    b7c4:	andcs	r2, r0, r5, lsl #4
    b7c8:			; <UNDEFINED> instruction: 0xf7fa4479
    b7cc:			; <UNDEFINED> instruction: 0x4601ec36
    b7d0:	beq	44703c <rpl_re_syntax_options@@Base+0x3d955c>
    b7d4:			; <UNDEFINED> instruction: 0xf0289107
    b7d8:	andls	pc, r6, r5, ror #31
    b7dc:	ldmda	r4, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    b7e0:			; <UNDEFINED> instruction: 0xf7fa6800
    b7e4:	ldmib	sp, {r3, r4, r6, r7, r8, fp, sp, lr, pc}^
    b7e8:	strmi	r2, [r3], -r6, lsl #2
    b7ec:			; <UNDEFINED> instruction: 0xf0122001
    b7f0:			; <UNDEFINED> instruction: 0xe7b8ff19
    b7f4:	andcs	r4, r5, #36, 18	; 0x90000
    b7f8:			; <UNDEFINED> instruction: 0xf7fa4479
    b7fc:			; <UNDEFINED> instruction: 0x4601ec1e
    b800:	beq	44706c <rpl_re_syntax_options@@Base+0x3d958c>
    b804:			; <UNDEFINED> instruction: 0xf0289107
    b808:	andls	pc, r6, sp, asr #31
    b80c:	svc	0x00fcf7fa
    b810:			; <UNDEFINED> instruction: 0xf7fa6800
    b814:	ldmib	sp, {r6, r7, r8, fp, sp, lr, pc}^
    b818:	strmi	r2, [r3], -r6, lsl #2
    b81c:			; <UNDEFINED> instruction: 0xf0122001
    b820:	str	pc, [r4, r1, lsl #30]!
    b824:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
    b828:			; <UNDEFINED> instruction: 0xff6ef012
    b82c:	ldmdami	r8, {r0, r8, r9, sl, sp, lr, pc}
    b830:			; <UNDEFINED> instruction: 0xf0124478
    b834:	ldr	pc, [sl, r9, ror #30]
    b838:	ldcl	7, cr15, [r8, #1000]!	; 0x3e8
    b83c:	ldrdeq	sl, [r5], -r4
    b840:	andeq	r0, r0, ip, asr #9
    b844:	andeq	sl, r5, r8, asr #9
    b848:			; <UNDEFINED> instruction: 0x000004b4
    b84c:	andeq	ip, r5, r0, lsr #27
    b850:	andeq	r5, r4, sl, ror r7
    b854:	andeq	r3, r3, ip, lsl #18
    b858:	andeq	r3, r3, r4, lsr r9
    b85c:	andeq	r3, r3, lr, lsl #18
    b860:			; <UNDEFINED> instruction: 0x000338ba
    b864:	andeq	r3, r3, r0, asr #17
    b868:			; <UNDEFINED> instruction: 0x000338be
    b86c:	andeq	r3, r3, r0, lsl #18
    b870:	andeq	pc, r3, lr, ror r8	; <UNPREDICTABLE>
    b874:	andeq	r3, r3, r4, asr r8
    b878:	muleq	r5, lr, ip
    b87c:	andeq	sl, r5, lr, ror #6
    b880:	andeq	r3, r3, r2, asr #16
    b884:	andeq	r3, r3, r4, lsr #16
    b888:	andeq	r3, r3, r4, lsr #14
    b88c:	andeq	r3, r3, sl, lsr #14
    b890:	ldrdeq	r3, [r3], -r4
    b894:	blmi	75e10c <rpl_re_syntax_options@@Base+0x6f062c>
    b898:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
    b89c:	strmi	fp, [r7], -r7, lsl #1
    b8a0:	ldmpl	r3, {r0, r8, sl, fp, sp, pc}^
    b8a4:	strcs	r6, [r0], -r0, lsl #16
    b8a8:	ldmdavs	fp, {r0, r3, r5, r9, sl, lr}
    b8ac:			; <UNDEFINED> instruction: 0xf04f9305
    b8b0:			; <UNDEFINED> instruction: 0xf0070300
    b8b4:			; <UNDEFINED> instruction: 0x4628fcf5
    b8b8:	ldc2l	0, cr15, [sl], #28
    b8bc:	ldmib	sp, {r3, r7, r8, ip, sp, pc}^
    b8c0:			; <UNDEFINED> instruction: 0xf7fa0401
    b8c4:	strls	lr, [r1], -r6, lsl #23
    b8c8:	rscsle	r2, r4, r0, lsl #24
    b8cc:	stmibvs	r4!, {r5, r9, sl, lr}^
    b8d0:	stc2	7, cr15, [lr, #-1016]!	; 0xfffffc08
    b8d4:	mvnsle	r2, r0, lsl #24
    b8d8:			; <UNDEFINED> instruction: 0xf0074628
    b8dc:	stmdacs	r0, {r0, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}
    b8e0:	ldmdavs	r8!, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}
    b8e4:	blx	fee47908 <rpl_re_syntax_options@@Base+0xfedd9e28>
    b8e8:	blmi	21e114 <rpl_re_syntax_options@@Base+0x1b0634>
    b8ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    b8f0:	blls	165960 <rpl_re_syntax_options@@Base+0xf7e80>
    b8f4:	qaddle	r4, sl, r5
    b8f8:	andlt	r4, r7, r8, lsr r6
    b8fc:	ldrhtmi	lr, [r0], #141	; 0x8d
    b900:	bllt	19498f0 <rpl_re_syntax_options@@Base+0x18dbe10>
    b904:	ldc	7, cr15, [r2, #1000]	; 0x3e8
    b908:	andeq	sl, r5, r6, asr #4
    b90c:	andeq	r0, r0, ip, asr #9
    b910:	strdeq	sl, [r5], -r4
    b914:			; <UNDEFINED> instruction: 0x4604b5f8
    b918:	strmi	r6, [pc], -r5, asr #20
    b91c:	bvs	9a5a24 <rpl_re_syntax_options@@Base+0x937f44>
    b920:	bl	15c9910 <rpl_re_syntax_options@@Base+0x155be30>
    b924:			; <UNDEFINED> instruction: 0xf7fa69e0
    b928:			; <UNDEFINED> instruction: 0x4620eb54
    b92c:	bl	144991c <rpl_re_syntax_options@@Base+0x13dbe3c>
    b930:	eorvs	fp, lr, #1073741825	; 0x40000001
    b934:			; <UNDEFINED> instruction: 0x4628b116
    b938:	lfmlt	f6, 2, [r8, #468]!	; 0x1d4
    b93c:	eorsvs	r4, sp, r8, lsr #12
    b940:	svclt	0x0000bdf8
    b944:	ldmdbmi	ip!, {r2, r3, r7, r9, sl, lr}
    b948:	svcmi	0x00f8e92d
    b94c:			; <UNDEFINED> instruction: 0x46044479
    b950:	andcs	r4, r0, r6, lsl r6
    b954:	strbtmi	r2, [r5], -r5, lsl #4
    b958:			; <UNDEFINED> instruction: 0xf89d461f
    b95c:			; <UNDEFINED> instruction: 0xf7fab028
    b960:	strtmi	lr, [r9], -ip, ror #22
    b964:	strtmi	r4, [r0], -r2, lsl #13
    b968:	stc2l	0, cr15, [r8], #124	; 0x7c
    b96c:			; <UNDEFINED> instruction: 0x46024651
    b970:			; <UNDEFINED> instruction: 0xf0122000
    b974:			; <UNDEFINED> instruction: 0xf5b4fe57
    b978:			; <UNDEFINED> instruction: 0xf1756f80
    b97c:	ble	134c584 <rpl_re_syntax_options@@Base+0x12deaa4>
    b980:			; <UNDEFINED> instruction: 0xf1772e01
    b984:	blle	84c58c <rpl_re_syntax_options@@Base+0x7deaac>
    b988:	stmdaeq	r6, {r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
    b98c:	andeq	pc, r5, #79	; 0x4f
    b990:	stmdbeq	r7, {r0, r2, r5, r6, r8, r9, fp, sp, lr, pc}
    b994:	svcvs	0x0080f5b8
    b998:	movweq	pc, #377	; 0x179	; <UNPREDICTABLE>
    b99c:	stmdbmi	r7!, {r5, r8, r9, fp, ip, lr, pc}
    b9a0:	ldrbtmi	r2, [r9], #-0
    b9a4:	bl	1249994 <rpl_re_syntax_options@@Base+0x11dbeb4>
    b9a8:	strmi	r4, [r4], -r9, asr #12
    b9ac:			; <UNDEFINED> instruction: 0xf01f4640
    b9b0:	strbmi	pc, [r9], -r5, asr #25	; <UNPREDICTABLE>
    b9b4:	andcs	r2, sl, #67108864	; 0x4000000
    b9b8:	strbmi	r4, [r0], -r5, lsl #12
    b9bc:	blx	1fc7a3a <rpl_re_syntax_options@@Base+0x1f59f5a>
    b9c0:	strtmi	r4, [r1], -sl, lsr #12
    b9c4:	andcs	r4, r0, r3, lsl #12
    b9c8:	mcr2	0, 1, pc, cr12, cr2, {0}	; <UNPREDICTABLE>
    b9cc:	svceq	0x0000f1bb
    b9d0:	ldmdbmi	fp, {r3, r4, ip, lr, pc}
    b9d4:	ldmfd	sp!, {sp}
    b9d8:	ldrbtmi	r4, [r9], #-4088	; 0xfffff008
    b9dc:	stcllt	0, cr15, [lr, #-72]	; 0xffffffb8
    b9e0:	andcs	r4, r0, r8, lsl r9
    b9e4:			; <UNDEFINED> instruction: 0xf7fa4479
    b9e8:	strbmi	lr, [r9], -r8, lsr #22
    b9ec:	strbmi	r4, [r0], -r4, lsl #12
    b9f0:	stc2	0, cr15, [r4], #124	; 0x7c
    b9f4:	strmi	r4, [r2], -r1, lsr #12
    b9f8:			; <UNDEFINED> instruction: 0xf0122000
    b9fc:			; <UNDEFINED> instruction: 0xf1bbfe13
    ba00:	mvnle	r0, r0, lsl #30
    ba04:			; <UNDEFINED> instruction: 0x46584910
    ba08:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    ba0c:	bl	5499fc <rpl_re_syntax_options@@Base+0x4dbf1c>
    ba10:	svcmi	0x00f8e8bd
    ba14:	andcs	r4, r0, r1, lsl #12
    ba18:	ldclt	0, cr15, [r0, #-72]!	; 0xffffffb8
    ba1c:	movwcs	r4, #5673	; 0x1629
    ba20:	strtmi	r2, [r0], -sl, lsl #4
    ba24:	blx	12c7aa2 <rpl_re_syntax_options@@Base+0x1259fc2>
    ba28:	ldrbtmi	r4, [r9], #-2312	; 0xfffff6f8
    ba2c:	andcs	r4, r0, r2, lsl #12
    ba30:	ldc2l	0, cr15, [r8, #72]!	; 0x48
    ba34:	svclt	0x0000e7a4
    ba38:	andeq	r3, r3, r0, lsl #14
    ba3c:			; <UNDEFINED> instruction: 0x000336be
    ba40:	andeq	r6, r4, r2, lsl #3
    ba44:	muleq	r3, r0, r6
    ba48:	andeq	r3, r3, sl, ror r6
    ba4c:	andeq	r3, r3, lr, lsr #12
    ba50:	push	{r0, r1, r3, r5, r8, r9, fp, lr}
    ba54:	ldrbtmi	r4, [fp], #-496	; 0xfffffe10
    ba58:	strmi	r4, [r4], -sl, lsr #26
    ba5c:	ldrmi	r4, [r7], -lr, lsl #12
    ba60:	andhi	pc, r5, r3, asr r8	; <UNPREDICTABLE>
    ba64:			; <UNDEFINED> instruction: 0x51d3f898
    ba68:			; <UNDEFINED> instruction: 0xf898b9f5
    ba6c:	orrslt	r3, r3, r8, ror #2
    ba70:	strtmi	r2, [r0], -r3, lsl #2
    ba74:	cdp2	0, 1, cr15, cr4, cr4, {0}
    ba78:	andsle	r2, r5, r7, lsl #16
    ba7c:			; <UNDEFINED> instruction: 0x31d2f898
    ba80:	eorsle	r2, r7, r0, lsl #22
    ba84:	andcs	r4, r1, r0, lsr #18
    ba88:			; <UNDEFINED> instruction: 0xf0124479
    ba8c:	strdcs	pc, [r0], -r7
    ba90:	pop	{r0, r2, r3, r4, r5, ip, sp, lr}
    ba94:	ldmdbmi	sp, {r4, r5, r6, r7, r8, pc}
    ba98:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    ba9c:	stc2l	0, cr15, [lr], #72	; 0x48
    baa0:			; <UNDEFINED> instruction: 0x31d3f898
    baa4:	rscle	r2, r3, r0, lsl #22
    baa8:	andcs	r6, r0, #3211264	; 0x310000
    baac:			; <UNDEFINED> instruction: 0xf0214620
    bab0:	biclt	pc, r8, fp, asr fp	; <UNPREDICTABLE>
    bab4:			; <UNDEFINED> instruction: 0x46206831
    bab8:	mcrr2	0, 2, pc, sl, cr1	; <UNPREDICTABLE>
    babc:	cmnlt	r0, r3, lsl #12
    bac0:			; <UNDEFINED> instruction: 0x51d3f898
    bac4:	mvnle	r2, r0, lsl #26
    bac8:	msrpl	SPSR_f, r8	; <illegal shifter operand>
    bacc:	bicsle	r2, lr, r0, lsl #26
    bad0:	strtmi	r4, [r8], -pc, lsl #18
    bad4:	ldrbtmi	r4, [r9], #-1565	; 0xfffff9e3
    bad8:	ldc2l	0, cr15, [r0], {18}
    badc:			; <UNDEFINED> instruction: 0x4620e7d7
    bae0:			; <UNDEFINED> instruction: 0xff80f7fc
    bae4:	ldrb	r2, [r4, lr, lsr #32]
    bae8:			; <UNDEFINED> instruction: 0xf7fc4620
    baec:	andcs	pc, r4, fp, ror pc	; <UNPREDICTABLE>
    baf0:	ldrhhi	lr, [r0, #141]!	; 0x8d
    baf4:			; <UNDEFINED> instruction: 0xf7fc4620
    baf8:	eorcs	pc, r0, r5, ror pc	; <UNPREDICTABLE>
    bafc:	svclt	0x0000e7c9
    bb00:	andeq	sl, r5, sl, lsl #1
    bb04:			; <UNDEFINED> instruction: 0x000004b4
    bb08:	andeq	r3, r3, ip, lsr #12
    bb0c:	strdeq	r3, [r3], -lr
    bb10:	ldrdeq	r3, [r3], -r6
    bb14:	blgt	1f49e98 <rpl_re_syntax_options@@Base+0x1edc3b8>
    bb18:	svcmi	0x00f0e92d
    bb1c:			; <UNDEFINED> instruction: 0xf8dfb0bf
    bb20:	svcge	0x000a6b78
    bb24:			; <UNDEFINED> instruction: 0xf8df44fc
    bb28:	strcs	r4, [r0, #-2932]	; 0xfffff48c
    bb2c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
    bb30:			; <UNDEFINED> instruction: 0x663c447c
    bb34:	andvs	pc, r6, ip, asr r8	; <UNPREDICTABLE>
    bb38:			; <UNDEFINED> instruction: 0xf8df2400
    bb3c:	strmi	ip, [r2], r4, ror #22
    bb40:			; <UNDEFINED> instruction: 0xf8c76836
    bb44:			; <UNDEFINED> instruction: 0xf04f60cc
    bb48:	stmib	r7, {r9, sl}^
    bb4c:	cdpvs	5, 3, cr4, cr13, cr2, {1}
    bb50:	ldrdmi	pc, [r8, -r7]
    bb54:	rsb	pc, sl, r7, lsl #17
    bb58:	andlt	pc, ip, r5, asr r8	; <UNPREDICTABLE>
    bb5c:	stmdavs	r3!, {r0, r1, r3, r4, r5, r6, r7, r8, sl, sp, lr}^
    bb60:	ldrsbtvs	pc, [r8], #135	; 0x87	; <UNPREDICTABLE>
    bb64:			; <UNDEFINED> instruction: 0x667b65ba
    bb68:			; <UNDEFINED> instruction: 0x3110f8d7
    bb6c:			; <UNDEFINED> instruction: 0x51d4f89b
    bb70:	ldrvs	r6, [fp, #-2688]!	; 0xfffff580
    bb74:	ldmib	r7, {r0, r2, r4, r5, r6, r8, sl, lr}^
    bb78:	svclt	0x00142340
    bb7c:	ldrbcs	r2, [r0, #-1347]	; 0xfffffabd
    bb80:	stmib	r6, {r1, r2, r3, r4, r5, r6, r7, sl, sp, lr}^
    bb84:			; <UNDEFINED> instruction: 0xf8d72300
    bb88:	ldrtvs	r3, [r9], #276	; 0x114
    bb8c:	rsb	pc, fp, r7, lsl #17
    bb90:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r8, sl, sp, lr}
    bb94:	mrshi	pc, SPSR	; <UNPREDICTABLE>
    bb98:			; <UNDEFINED> instruction: 0xf8da67b8
    bb9c:			; <UNDEFINED> instruction: 0xf89b302c
    bba0:	blcs	13f28 <ASN1_STRING_length@plt+0xd6c0>
    bba4:	teqhi	r1, r0	; <UNPREDICTABLE>
    bba8:			; <UNDEFINED> instruction: 0x67fb6fb9
    bbac:			; <UNDEFINED> instruction: 0xf0402a00
    bbb0:	stmdbcs	r0, {r0, r1, r3, r4, r6, r7, pc}
    bbb4:	mrshi	pc, (UNDEF: 74)	; <UNPREDICTABLE>
    bbb8:	ldrdvs	pc, [r4], -sl
    bbbc:	movwcs	r2, #512	; 0x200
    bbc0:	mvnscc	pc, pc, asr #32
    bbc4:	ldrvs	r2, [r9, -r3, lsl #28]!
    bbc8:	movwcs	lr, #18884	; 0x49c4
    bbcc:	mrshi	pc, (UNDEF: 67)	; <UNPREDICTABLE>
    bbd0:			; <UNDEFINED> instruction: 0x07db6e7b
    bbd4:	rschi	pc, r2, r0, lsl #2
    bbd8:	stmdavs	r3!, {r1, r5, r7, fp, sp, lr}
    bbdc:	vqshlu.s64	q11, q13, #3
    bbe0:	mvnsvs	r1, #64, 6
    bbe4:			; <UNDEFINED> instruction: 0xf0136e7b
    bbe8:			; <UNDEFINED> instruction: 0xf0000502
    bbec:			; <UNDEFINED> instruction: 0xf8da81c8
    bbf0:	ldmdavc	r5!, {r5, sp, lr}
    bbf4:			; <UNDEFINED> instruction: 0xf0002d00
    bbf8:			; <UNDEFINED> instruction: 0xf89b83b2
    bbfc:	blcs	181b0 <ASN1_STRING_length@plt+0x11948>
    bc00:	strbhi	pc, [r1], r0, asr #32	; <UNPREDICTABLE>
    bc04:	stmibvs	r3!, {r0, r1, r2, r3, r5, r8, sl, fp, sp}
    bc08:	blcs	3fce8 <_IO_stdin_used@@Base+0x14a8>
    bc0c:	strbthi	pc, [fp], #-64	; 0xffffffc0	; <UNPREDICTABLE>
    bc10:	strtmi	r6, [r8], -r5, lsr #20
    bc14:	b	fe5c9c04 <rpl_re_syntax_options@@Base+0xfe55c124>
    bc18:	smlalbblt	r4, r0, r1, r6
    bc1c:	and	r1, r2, sl, lsr #16
    bc20:	stmdbeq	r1, {r0, r3, r4, r5, r7, r8, ip, sp, lr, pc}
    bc24:			; <UNDEFINED> instruction: 0xf812d003
    bc28:	blcs	bdb034 <rpl_re_syntax_options@@Base+0xb6d554>
    bc2c:			; <UNDEFINED> instruction: 0xf8dad0f8
    bc30:			; <UNDEFINED> instruction: 0xf7fa0020
    bc34:	strtmi	lr, [r9], -r8, lsl #21
    bc38:	bl	1d568 <ASN1_STRING_length@plt+0x16d00>
    bc3c:	movwcc	r0, #37641	; 0x9309
    bc40:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    bc44:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    bc48:	streq	pc, [pc, #-269]!	; bb43 <ASN1_STRING_length@plt+0x52db>
    bc4c:	stmdaeq	r7, {r0, r2, r5, ip, sp, lr, pc}
    bc50:	strbmi	r0, [r0], -sp, ror #17
    bc54:	b	fe5c9c44 <rpl_re_syntax_options@@Base+0xfe55c164>
    bc58:	andeq	lr, r9, r8, lsl #22
    bc5c:	andcc	r2, r1, pc, lsr #6
    bc60:	eorscc	pc, r5, r9, lsl #16
    bc64:			; <UNDEFINED> instruction: 0xf7fa4631
    bc68:			; <UNDEFINED> instruction: 0xf89beaf4
    bc6c:	blcs	18220 <ASN1_STRING_length@plt+0x119b8>
    bc70:	subhi	pc, r4, #65	; 0x41
    bc74:	strbmi	r6, [r6], -r3, lsr #19
    bc78:			; <UNDEFINED> instruction: 0xf0012b01
    bc7c:	strcs	r8, [r1, #-150]	; 0xffffff6a
    bc80:	teqvs	fp, #134217728	; 0x8000000
    bc84:	bcc	74a008 <rpl_re_syntax_options@@Base+0x6dc528>
    bc88:	ldrbtvs	r4, [fp], #-1147	; 0xfffffb85
    bc8c:	bcc	64a010 <rpl_re_syntax_options@@Base+0x5dc530>
    bc90:	ldrtvs	r4, [fp], #-1147	; 0xfffffb85
    bc94:	bcc	54a018 <rpl_re_syntax_options@@Base+0x4dc538>
    bc98:			; <UNDEFINED> instruction: 0x63bb447b
    bc9c:	svclt	0x00082d01
    bca0:			; <UNDEFINED> instruction: 0xd00546b1
    bca4:	svclt	0x00142d02
    bca8:	ldrdls	pc, [r0], -r4	; <UNPREDICTABLE>
    bcac:	ldrdls	pc, [r4], #-135	; 0xffffff79
    bcb0:	msrhi	SPSR_f, fp	; <illegal shifter operand>
    bcb4:	svceq	0x0000f1b8
    bcb8:	msrhi	SPSR_f, #0
    bcbc:			; <UNDEFINED> instruction: 0x46496ef8
    bcc0:			; <UNDEFINED> instruction: 0xf916f005
    bcc4:			; <UNDEFINED> instruction: 0xf000280e
    bcc8:	vqshl.s8	d8, d23, d0
    bccc:	stmdacs	r7, {r0, r3, r6, r8, pc}
    bcd0:	msrhi	CPSR_s, r0, asr #32
    bcd4:	msrhi	SPSR_f, fp	; <illegal shifter operand>
    bcd8:	svceq	0x0000f1b8
    bcdc:	strthi	pc, [r4], -r0
    bce0:	strcc	r6, [r1, #-2875]	; 0xfffff4c5
    bce4:	bicsle	r4, r9, fp, lsr #5
    bce8:			; <UNDEFINED> instruction: 0xf0136e7b
    bcec:	ldrtvs	r0, [fp], #-772	; 0xfffffcfc
    bcf0:	cmphi	r6, r0	; <UNPREDICTABLE>
    bcf4:	tstcs	r6, #3522560	; 0x35c000
    bcf8:			; <UNDEFINED> instruction: 0xf0404313
    bcfc:			; <UNDEFINED> instruction: 0xf8db8427
    bd00:			; <UNDEFINED> instruction: 0xf8da3000
    bd04:	cmnlt	r3, r4, lsr #32
    bd08:	msrpl	SPSR_f, fp	; <illegal shifter operand>
    bd0c:	andcs	fp, r7, sp, asr r9
    bd10:	ldc2	0, cr15, [sl], {40}	; 0x28
    bd14:	ldmibne	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    bd18:			; <UNDEFINED> instruction: 0x46024479
    bd1c:			; <UNDEFINED> instruction: 0xf0124628
    bd20:			; <UNDEFINED> instruction: 0xf8dafc81
    bd24:	cdpvs	0, 15, cr1, cr8, cr4, {1}
    bd28:	addeq	pc, r8, #-1073741823	; 0xc0000001
    bd2c:	blx	fe947d4a <rpl_re_syntax_options@@Base+0xfe8da26a>
    bd30:	strmi	r2, [r0], r7, lsl #16
    bd34:	sbcshi	pc, r5, r0, asr #32
    bd38:	msrcc	SPSR_f, fp	; <illegal shifter operand>
    bd3c:	blcs	24830 <ASN1_STRING_length@plt+0x1dfc8>
    bd40:	strhi	pc, [r6], #-64	; 0xffffffc0
    bd44:	ldrdeq	lr, [r2, -r7]!
    bd48:	movweq	lr, #6736	; 0x1a50
    bd4c:	tsthi	r9, r1	; <UNPREDICTABLE>
    bd50:	blx	ffd47dd4 <rpl_re_syntax_options@@Base+0xffcda2f4>
    bd54:			; <UNDEFINED> instruction: 0xf8df4602
    bd58:	andcs	r1, r0, ip, asr r9
    bd5c:	adcsvs	r2, fp, #67108864	; 0x4000000
    bd60:			; <UNDEFINED> instruction: 0xf0124479
    bd64:	mvns	pc, #24320	; 0x5f00
    bd68:			; <UNDEFINED> instruction: 0xf47f2900
    bd6c:	andcs	sl, r0, #37, 30	; 0x94
    bd70:	andls	r2, r0, #67108864	; 0x4000000
    bd74:	cmneq	r8, r7, lsl #2	; <UNPREDICTABLE>
    bd78:	rsbseq	pc, ip, #-1073741823	; 0xc0000001
    bd7c:	ldrdeq	pc, [r8], -sl
    bd80:	ldc2	0, cr15, [r6, #-76]	; 0xffffffb4
    bd84:	tstcs	lr, #3522560	; 0x35c000
    bd88:	subsle	r2, pc, r0, lsl #20
    bd8c:			; <UNDEFINED> instruction: 0xf47f2b00
    bd90:			; <UNDEFINED> instruction: 0xf8dfaf13
    bd94:	ldrbtmi	r3, [fp], #-2340	; 0xfffff6dc
    bd98:			; <UNDEFINED> instruction: 0xe70d67fb
    bd9c:	blcs	26830 <ASN1_STRING_length@plt+0x1ffc8>
    bda0:	msrhi	SPSR_fxc, r0
    bda4:	ldrdeq	lr, [r2, -r3]
    bda8:			; <UNDEFINED> instruction: 0xf852f7fd
    bdac:	svceq	0x0064f110
    bdb0:	ldrbtvs	r4, [r8], r6, lsl #12
    bdb4:	msrhi	SPSR_fxc, r0
    bdb8:	vmlal.s8	q9, d0, d0
    bdbc:	cdpvs	3, 7, cr8, cr10, cr4, {7}
    bdc0:	ldrdcc	pc, [r4], -sl
    bdc4:	svceq	0x0010f012
    bdc8:			; <UNDEFINED> instruction: 0x4602bf14
    bdcc:	rscscc	pc, pc, #79	; 0x4f
    bdd0:	adcvs	r2, r2, r3, lsl #22
    bdd4:			; <UNDEFINED> instruction: 0xf89bd159
    bdd8:	blcs	1852c <ASN1_STRING_length@plt+0x11cc4>
    bddc:	bichi	pc, r2, r0
    bde0:	rsbeq	pc, fp, #-1073741823	; 0xc0000001
    bde4:	tsteq	r8, sl, lsl #2	; <UNPREDICTABLE>
    bde8:	mrc2	7, 1, pc, cr2, cr15, {7}
    bdec:	stmdacs	r0, {r7, r9, sl, lr}
    bdf0:	mrcvs	1, 7, sp, cr14, cr13, {2}
    bdf4:			; <UNDEFINED> instruction: 0xf0044630
    bdf8:	stmdacs	r7, {r0, r1, r4, r5, r6, r8, fp, ip, sp, lr, pc}
    bdfc:			; <UNDEFINED> instruction: 0xf0004680
    be00:			; <UNDEFINED> instruction: 0xf8df81c2
    be04:	ldrbtmi	r1, [r9], #-2232	; 0xfffff748
    be08:			; <UNDEFINED> instruction: 0xf8dbe048
    be0c:	blcs	18114 <ASN1_STRING_length@plt+0x118ac>
    be10:	sbchi	pc, r7, #0
    be14:	ldrdne	pc, [r8], #139	; 0x8b
    be18:			; <UNDEFINED> instruction: 0xf47f2900
    be1c:			; <UNDEFINED> instruction: 0xf89baec5
    be20:	stmdbcs	r0, {r2, r6, r7, ip}
    be24:	mcrge	4, 6, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
    be28:	ldrsbne	pc, [ip], #139	; 0x8b	; <UNPREDICTABLE>
    be2c:			; <UNDEFINED> instruction: 0xf43f2900
    be30:			; <UNDEFINED> instruction: 0x460baebb
    be34:			; <UNDEFINED> instruction: 0xf8dbe6b8
    be38:	blcs	18130 <ASN1_STRING_length@plt+0x118c8>
    be3c:	sbchi	pc, r2, #0
    be40:	ldrdcs	pc, [r8], #139	; 0x8b
    be44:	suble	r2, r3, r0, lsl #20
    be48:			; <UNDEFINED> instruction: 0xe6a667bb
    be4c:	ldmdacs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    be50:			; <UNDEFINED> instruction: 0x67ba447a
    be54:			; <UNDEFINED> instruction: 0xf020e79a
    be58:	strmi	pc, [r1], pc, asr #31
    be5c:			; <UNDEFINED> instruction: 0xf0002800
    be60:			; <UNDEFINED> instruction: 0xf89b8551
    be64:	blcs	185b8 <ASN1_STRING_length@plt+0x11d50>
    be68:	mrcge	4, 5, APSR_nzcv, cr2, cr15, {1}
    be6c:	ldrdcc	pc, [ip], -sl
    be70:			; <UNDEFINED> instruction: 0xf47f2b15
    be74:			; <UNDEFINED> instruction: 0xf89baead
    be78:	blcs	1842c <ASN1_STRING_length@plt+0x11bc4>
    be7c:	mvnshi	pc, r1, asr #32
    be80:	bicscc	pc, lr, #64, 4
    be84:	andcc	pc, ip, sl, asr #17
    be88:			; <UNDEFINED> instruction: 0xf004e6a2
    be8c:	stmdacs	r7, {r0, r3, r5, r8, fp, ip, sp, lr, pc}
    be90:			; <UNDEFINED> instruction: 0xf0004680
    be94:			; <UNDEFINED> instruction: 0xf8df8178
    be98:	ldrbtmi	r1, [r9], #-2092	; 0xfffff7d4
    be9c:			; <UNDEFINED> instruction: 0xf0122001
    bea0:	ldrtmi	pc, [r0], -sp, ror #21	; <UNPREDICTABLE>
    bea4:	ldc2	7, cr15, [lr, #1008]	; 0x3f0
    bea8:	mvnscc	pc, #79	; 0x4f
    beac:			; <UNDEFINED> instruction: 0xf8df60a3
    beb0:			; <UNDEFINED> instruction: 0xf8df2818
    beb4:	ldrbtmi	r3, [sl], #-2020	; 0xfffff81c
    beb8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    bebc:	ldrdcc	pc, [ip], #135	; 0x87
    bec0:			; <UNDEFINED> instruction: 0xf041405a
    bec4:			; <UNDEFINED> instruction: 0x4640833c
    bec8:	ssatmi	r3, #30, r4, asr #15
    becc:	svchi	0x00f0e8bd
    bed0:	smullcs	pc, r4, fp, r8	; <UNPREDICTABLE>
    bed4:			; <UNDEFINED> instruction: 0xd1b72a00
    bed8:	ldrsbcs	pc, [r8], #139	; 0x8b	; <UNPREDICTABLE>
    bedc:	adcsle	r2, r3, r0, lsl #20
    bee0:			; <UNDEFINED> instruction: 0xf1a0e272
    bee4:	blcs	4cb24 <_IO_stdin_used@@Base+0xe2e4>
    bee8:	andhi	pc, r0, r1, lsl #4
    beec:			; <UNDEFINED> instruction: 0x17dcf8df
    bef0:	ldrbtmi	r2, [r9], #-0
    bef4:	blx	ff0c7f44 <rpl_re_syntax_options@@Base+0xff05a464>
    bef8:			; <UNDEFINED> instruction: 0x17d4f8df
    befc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    bf00:			; <UNDEFINED> instruction: 0xf7fa2000
    bf04:			; <UNDEFINED> instruction: 0x4601e89a
    bf08:			; <UNDEFINED> instruction: 0xf0122001
    bf0c:	mrcvs	10, 7, APSR_nzcv, cr8, cr7, {5}
    bf10:	stc2l	7, cr15, [r8, #-1008]!	; 0xfffffc10
    bf14:	mvnscc	pc, #79	; 0x4f
    bf18:	strb	r6, [r8, r3, lsr #1]
    bf1c:	strmi	r2, [r0], ip, lsl #16
    bf20:	strbhi	pc, [r4, r0, asr #32]!	; <UNPREDICTABLE>
    bf24:	sbfxne	pc, pc, #17, #13
    bf28:	ldrbtmi	r2, [r9], #-0
    bf2c:	blx	fe9c7f7c <rpl_re_syntax_options@@Base+0xfe95a49c>
    bf30:	sbfxne	pc, pc, #17, #5
    bf34:	andcs	r2, r0, r5, lsl #4
    bf38:			; <UNDEFINED> instruction: 0xf7fa4479
    bf3c:			; <UNDEFINED> instruction: 0x6678e87e
    bf40:	ldrdeq	pc, [r0], -sl	; <UNPREDICTABLE>
    bf44:	stc2	0, cr15, [lr], #-160	; 0xffffff60
    bf48:			; <UNDEFINED> instruction: 0x46026e79
    bf4c:			; <UNDEFINED> instruction: 0xf0122001
    bf50:	vcvtvs.f64.u32	d31, s19
    bf54:	stc2l	7, cr15, [r6, #-1008]	; 0xfffffc10
    bf58:	mvnscc	pc, #79	; 0x4f
    bf5c:	str	r6, [r6, r3, lsr #1]!
    bf60:	strmi	r2, [r0], ip, lsr #16
    bf64:	strbhi	pc, [r2, r0, asr #32]	; <UNPREDICTABLE>
    bf68:			; <UNDEFINED> instruction: 0x1770f8df
    bf6c:	ldrbtmi	r2, [r9], #-0
    bf70:	blx	fe147fc0 <rpl_re_syntax_options@@Base+0xfe0da4e0>
    bf74:			; <UNDEFINED> instruction: 0x1768f8df
    bf78:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    bf7c:			; <UNDEFINED> instruction: 0xf8dfe7c0
    bf80:	andcs	r1, r5, #100, 14	; 0x1900000
    bf84:			; <UNDEFINED> instruction: 0x46284479
    bf88:	ldmda	r6, {r1, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    bf8c:	strtmi	r4, [r8], -r1, lsl #12
    bf90:	blx	1d47fe0 <rpl_re_syntax_options@@Base+0x1cda500>
    bf94:			; <UNDEFINED> instruction: 0xf0136e7b
    bf98:	ldrtvs	r0, [fp], #-772	; 0xfffffcfc
    bf9c:	mcrge	4, 5, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
    bfa0:	adcsvs	r6, fp, #15104	; 0x3b00
    bfa4:	andcs	r6, r0, #1968	; 0x7b0
    bfa8:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    bfac:	movweq	pc, #49155	; 0xc003	; <UNPREDICTABLE>
    bfb0:	movwcs	r6, #1147	; 0x47b
    bfb4:	movwcs	lr, #51655	; 0xc9c7
    bfb8:			; <UNDEFINED> instruction: 0x63bb2300
    bfbc:			; <UNDEFINED> instruction: 0x3728f8df
    bfc0:	cmnvs	fp, fp, ror r4
    bfc4:			; <UNDEFINED> instruction: 0x3724f8df
    bfc8:	mvnsvs	r4, fp, ror r4
    bfcc:			; <UNDEFINED> instruction: 0x3720f8df
    bfd0:	rscsvs	r4, fp, #2063597568	; 0x7b000000
    bfd4:			; <UNDEFINED> instruction: 0x371cf8df
    bfd8:			; <UNDEFINED> instruction: 0x61bb447b
    bfdc:	blcs	271d0 <ASN1_STRING_length@plt+0x20968>
    bfe0:			; <UNDEFINED> instruction: 0xf89bd075
    bfe4:	cdpvs	0, 15, cr3, cr14, cr2, {7}
    bfe8:			; <UNDEFINED> instruction: 0xf0002b00
    bfec:			; <UNDEFINED> instruction: 0xf107821a
    bff0:	andcs	r0, r1, #156, 10	; 0x27000000
    bff4:			; <UNDEFINED> instruction: 0x46294630
    bff8:			; <UNDEFINED> instruction: 0xf92cf7fc
    bffc:			; <UNDEFINED> instruction: 0xf0002800
    c000:			; <UNDEFINED> instruction: 0xf8d78775
    c004:	blcs	9827c <rpl_re_syntax_options@@Base+0x2a79c>
    c008:	mvnhi	pc, r0, asr #32
    c00c:	msreq	SPSR_f, fp	; <illegal shifter operand>
    c010:			; <UNDEFINED> instruction: 0xf0002800
    c014:			; <UNDEFINED> instruction: 0xf10784d7
    c018:	ldrtmi	r0, [r0], -r4, lsl #5
    c01c:			; <UNDEFINED> instruction: 0xf0044629
    c020:	svcne	0x00c3fc35
    c024:	vqdmulh.s<illegal width 8>	d2, d0, d21
    c028:	ldm	pc, {r0, r5, r6, r8, r9, sl, pc}^	; <UNPREDICTABLE>
    c02c:	eorseq	pc, r3, r3, lsl r0	; <UNPREDICTABLE>
    c030:			; <UNDEFINED> instruction: 0x075f075f
    c034:			; <UNDEFINED> instruction: 0x075f075f
    c038:			; <UNDEFINED> instruction: 0x075f075f
    c03c:			; <UNDEFINED> instruction: 0x075f05bd
    c040:			; <UNDEFINED> instruction: 0x075f075f
    c044:			; <UNDEFINED> instruction: 0x075f075f
    c048:			; <UNDEFINED> instruction: 0x075f075f
    c04c:			; <UNDEFINED> instruction: 0x075f075f
    c050:			; <UNDEFINED> instruction: 0x075f075f
    c054:			; <UNDEFINED> instruction: 0x075f075f
    c058:	ldrbeq	r0, [r7, #1515]	; 0x5eb
    c05c:			; <UNDEFINED> instruction: 0x075f075f
    c060:			; <UNDEFINED> instruction: 0x075f075f
    c064:			; <UNDEFINED> instruction: 0x075f075f
    c068:			; <UNDEFINED> instruction: 0x075f075f
    c06c:			; <UNDEFINED> instruction: 0x075f075f
    c070:			; <UNDEFINED> instruction: 0x075f075f
    c074:			; <UNDEFINED> instruction: 0x075f075f
    c078:	ldmib	sl, {r1, r3, r6, r7, r8, sl}^
    c07c:			; <UNDEFINED> instruction: 0xf7fc0102
    c080:			; <UNDEFINED> instruction: 0xf110fee7
    c084:	strmi	r0, [r6], -r4, ror #30
    c088:			; <UNDEFINED> instruction: 0xf47f66f8
    c08c:			; <UNDEFINED> instruction: 0xf04fae95
    c090:	str	r0, [ip, -r1, lsl #16]
    c094:	msrcc	SPSR_fxc, fp	; <illegal shifter operand>
    c098:			; <UNDEFINED> instruction: 0xf0412b00
    c09c:			; <UNDEFINED> instruction: 0xf8d7809f
    c0a0:	andcs	r1, r0, #132	; 0x84
    c0a4:			; <UNDEFINED> instruction: 0xf7fc4628
    c0a8:			; <UNDEFINED> instruction: 0xf1b0fce9
    c0ac:	vqdmlal.s<illegal width 8>	q8, d1, d0
    c0b0:			; <UNDEFINED> instruction: 0xf89b81d2
    c0b4:	ldmdblt	r5, {r3, r5, r6, r8, ip, lr}^
    c0b8:			; <UNDEFINED> instruction: 0x163cf8df
    c0bc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    c0c0:			; <UNDEFINED> instruction: 0xf7f94628
    c0c4:			; <UNDEFINED> instruction: 0x4601efba
    c0c8:			; <UNDEFINED> instruction: 0xf0124628
    c0cc:	ldmib	r7, {r0, r1, r2, r4, r6, r7, r8, fp, ip, sp, lr, pc}^
    c0d0:	tstmi	r3, #64, 6
    c0d4:			; <UNDEFINED> instruction: 0xf0006c3b
    c0d8:	blcs	2c3a0 <ASN1_STRING_length@plt+0x25b38>
    c0dc:	rschi	pc, r2, r0
    c0e0:	msrpl	SPSR_f, fp	; <illegal shifter operand>
    c0e4:			; <UNDEFINED> instruction: 0xf0002d00
    c0e8:	ldmib	r7, {r2, r3, r4, r6, sl, pc}^
    c0ec:	cdpvs	3, 15, cr2, cr8, cr0, {2}
    c0f0:			; <UNDEFINED> instruction: 0xff4af004
    c0f4:			; <UNDEFINED> instruction: 0xf0002811
    c0f8:	stmdale	r4!, {r0, r3, r4, r5, r6, sl, pc}
    c0fc:			; <UNDEFINED> instruction: 0xf0002807
    c100:	stmdacs	lr, {r4, r5, r6, r7, r8, r9, pc}
    c104:			; <UNDEFINED> instruction: 0xf0404680
    c108:			; <UNDEFINED> instruction: 0xf8df86f1
    c10c:	strdcs	r1, [r0], -r0
    c110:			; <UNDEFINED> instruction: 0xf0124479
    c114:			; <UNDEFINED> instruction: 0xf8dff9b3
    c118:	andcs	r1, r5, #232, 10	; 0x3a000000
    c11c:	andcs	r4, r0, r9, ror r4
    c120:	svc	0x008af7f9
    c124:	andcs	r4, r1, r1, lsl #12
    c128:			; <UNDEFINED> instruction: 0xf9a8f012
    c12c:			; <UNDEFINED> instruction: 0xf7fc6ef8
    c130:			; <UNDEFINED> instruction: 0x4648fc59
    c134:	mvnscc	pc, #79	; 0x4f
    c138:			; <UNDEFINED> instruction: 0xf7fc60a3
    c13c:	svcvs	0x0038fc53
    c140:	mrrc2	7, 15, pc, r0, cr12	; <UNPREDICTABLE>
    c144:	stmdacs	ip!, {r0, r1, r4, r5, r7, r9, sl, sp, lr, pc}
    c148:			; <UNDEFINED> instruction: 0xf0404680
    c14c:			; <UNDEFINED> instruction: 0xf8df86cf
    c150:			; <UNDEFINED> instruction: 0x200015b4
    c154:			; <UNDEFINED> instruction: 0xf0124479
    c158:			; <UNDEFINED> instruction: 0xf8dff991
    c15c:	andcs	r1, r5, #172, 10	; 0x2b000000
    c160:			; <UNDEFINED> instruction: 0xe7dc4479
    c164:			; <UNDEFINED> instruction: 0xffbcf003
    c168:	strmi	r2, [r0], r7, lsl #16
    c16c:			; <UNDEFINED> instruction: 0x83b4f040
    c170:			; <UNDEFINED> instruction: 0xf1076ef8
    c174:			; <UNDEFINED> instruction: 0xf10a026b
    c178:			; <UNDEFINED> instruction: 0xf7ff0108
    c17c:	strmi	pc, [r0], r9, ror #24
    c180:			; <UNDEFINED> instruction: 0xf47f2800
    c184:			; <UNDEFINED> instruction: 0xf8dfae94
    c188:	andcs	r1, r5, #132, 10	; 0x21000000
    c18c:	ldrbtmi	r2, [r9], #-0
    c190:	svc	0x0052f7f9
    c194:			; <UNDEFINED> instruction: 0x46066fb9
    c198:			; <UNDEFINED> instruction: 0xf0282007
    c19c:			; <UNDEFINED> instruction: 0x4631f9d5
    c1a0:	andcs	r4, r0, r2, lsl #12
    c1a4:	blx	fc81f4 <rpl_re_syntax_options@@Base+0xf5a714>
    c1a8:	msrcc	SPSR_f, fp	; <illegal shifter operand>
    c1ac:			; <UNDEFINED> instruction: 0xf0402b00
    c1b0:	bvs	fe8eda50 <rpl_re_syntax_options@@Base+0xfe87ff70>
    c1b4:	blcs	2809c <ASN1_STRING_length@plt+0x21834>
    c1b8:	strthi	pc, [r9], -r0
    c1bc:	ldrbne	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    c1c0:			; <UNDEFINED> instruction: 0xf8da2300
    c1c4:	ldrbtmi	r2, [r9], #-8
    c1c8:			; <UNDEFINED> instruction: 0xf91ef01c
    c1cc:			; <UNDEFINED> instruction: 0x46066ffa
    c1d0:	cdpvs	6, 15, cr4, cr8, cr1, {0}
    c1d4:			; <UNDEFINED> instruction: 0xffb4f003
    c1d8:	ldrtmi	r4, [r0], -r0, lsl #13
    c1dc:	mrc	7, 7, APSR_nzcv, cr8, cr9, {7}
    c1e0:	movweq	pc, #29096	; 0x71a8	; <UNPREDICTABLE>
    c1e4:	vqdmulh.s<illegal width 8>	d2, d0, d21
    c1e8:	ldm	pc, {r0, r7, r9, sl, pc}^	; <UNPREDICTABLE>
    c1ec:	ldrteq	pc, [sp], #-19	; 0xffffffed	; <UNPREDICTABLE>
    c1f0:	strteq	r0, [r5], #-1073	; 0xfffffbcf
    c1f4:			; <UNDEFINED> instruction: 0x067f067f
    c1f8:			; <UNDEFINED> instruction: 0x067f067f
    c1fc:	ldrbeq	r0, [r1], #1049	; 0x419
    c200:			; <UNDEFINED> instruction: 0x067f067f
    c204:			; <UNDEFINED> instruction: 0x067f067f
    c208:			; <UNDEFINED> instruction: 0x067f067f
    c20c:			; <UNDEFINED> instruction: 0x067f067f
    c210:			; <UNDEFINED> instruction: 0x067f067f
    c214:			; <UNDEFINED> instruction: 0x067f067f
    c218:			; <UNDEFINED> instruction: 0x067f067f
    c21c:			; <UNDEFINED> instruction: 0x067f067f
    c220:			; <UNDEFINED> instruction: 0x067f067f
    c224:			; <UNDEFINED> instruction: 0x067f067f
    c228:			; <UNDEFINED> instruction: 0x067f067f
    c22c:			; <UNDEFINED> instruction: 0x067f067f
    c230:			; <UNDEFINED> instruction: 0x067f067f
    c234:			; <UNDEFINED> instruction: 0x067f067f
    c238:	orrslt	r0, fp, #-989855744	; 0xc5000000
    c23c:	umaalpl	pc, r8, fp, r8	; <UNPREDICTABLE>
    c240:			; <UNDEFINED> instruction: 0xf0412d00
    c244:			; <UNDEFINED> instruction: 0xf8db8049
    c248:	orrslt	r3, fp, r0
    c24c:	msreq	SPSR_f, fp	; <illegal shifter operand>
    c250:	ldmib	r7, {r7, r8, fp, ip, sp, pc}^
    c254:	tstmi	r3, #64, 6
    c258:	strbhi	pc, [fp], r0, asr #32	; <UNPREDICTABLE>
    c25c:	ldrdne	pc, [r4], -sl	; <UNPREDICTABLE>
    c260:			; <UNDEFINED> instruction: 0xf0282007
    c264:			; <UNDEFINED> instruction: 0xf8dff971
    c268:	ldrbtmi	r1, [r9], #-1196	; 0xfffffb54
    c26c:	andcs	r4, r0, r2, lsl #12
    c270:			; <UNDEFINED> instruction: 0xf9d8f012
    c274:	ldrdne	pc, [r4], -sl	; <UNPREDICTABLE>
    c278:			; <UNDEFINED> instruction: 0xf0046ef8
    c27c:	stmdacs	lr, {r0, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    c280:	ldrbhi	pc, [fp]	; <UNPREDICTABLE>
    c284:	adchi	pc, r3, r0, lsl #4
    c288:	cmnle	ip, r7, lsl #16
    c28c:	msrpl	SPSR_f, fp	; <illegal shifter operand>
    c290:			; <UNDEFINED> instruction: 0xf0002d00
    c294:	bvs	feeedd20 <rpl_re_syntax_options@@Base+0xfee80240>
    c298:			; <UNDEFINED> instruction: 0x6d3bb923
    c29c:	movwcs	lr, #2515	; 0x9d3
    c2a0:			; <UNDEFINED> instruction: 0x2322e9c7
    c2a4:			; <UNDEFINED> instruction: 0x07186e7b
    c2a8:	cmnhi	r9, r0, asr #2	; <UNPREDICTABLE>
    c2ac:	msreq	SPSR_f, fp	; <illegal shifter operand>
    c2b0:			; <UNDEFINED> instruction: 0xf0002800
    c2b4:	stmdavs	r2!, {r4, r5, r6, r8, r9, pc}
    c2b8:	msreq	SPSR_fx, #-1073741823	; 0xc0000001
    c2bc:	strdcs	r6, [r0, -r8]
    c2c0:	vsubw.u8	<illegal reg q12.5>, q1, d0
    c2c4:			; <UNDEFINED> instruction: 0xf3c203c0
    c2c8:			; <UNDEFINED> instruction: 0xf0040280
    c2cc:	stmdacs	lr, {r0, r2, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    c2d0:	cmnhi	pc, #0	; <UNPREDICTABLE>
    c2d4:	stmdacs	r7, {r1, r2, r4, r5, fp, ip, lr, pc}
    c2d8:			; <UNDEFINED> instruction: 0xf89bd112
    c2dc:	stfcss	f5, [r0, #-416]	; 0xfffffe60
    c2e0:	strbhi	pc, [pc, -r0]!	; <UNPREDICTABLE>
    c2e4:	stmdblt	r3!, {r0, r1, r3, r4, r5, r7, r9, fp, sp, lr}
    c2e8:	ldmib	r3, {r0, r1, r3, r4, r5, r8, sl, fp, sp, lr}^
    c2ec:	stmib	r7, {r8, r9, sp}^
    c2f0:	ldclvs	3, cr2, [fp], #-136	; 0xffffff78
    c2f4:			; <UNDEFINED> instruction: 0xf0402b00
    c2f8:			; <UNDEFINED> instruction: 0xf04f815b
    c2fc:	ldrb	r0, [r6, #2083]	; 0x823
    c300:	strmi	r2, [r0], ip, lsl #16
    c304:	ldrbhi	pc, [r2, #64]!	; 0x40	; <UNPREDICTABLE>
    c308:	strne	pc, [ip], #-2271	; 0xfffff721
    c30c:	ldrbtmi	r2, [r9], #-0
    c310:			; <UNDEFINED> instruction: 0xf8b4f012
    c314:	strne	pc, [r4], #-2271	; 0xfffff721
    c318:	andcs	r2, r0, r5, lsl #4
    c31c:			; <UNDEFINED> instruction: 0xf7f94479
    c320:	ldrbtvs	lr, [r8], -ip, lsl #29
    c324:	ldrbtmi	r4, [r8], #-2302	; 0xfffff702
    c328:	blx	f483d0 <rpl_re_syntax_options@@Base+0xeda8f0>
    c32c:			; <UNDEFINED> instruction: 0x46026e79
    c330:			; <UNDEFINED> instruction: 0xf0122001
    c334:			; <UNDEFINED> instruction: 0x4648f977
    c338:	blx	154a332 <rpl_re_syntax_options@@Base+0x14dc852>
    c33c:			; <UNDEFINED> instruction: 0xf7fc6f38
    c340:	ldr	pc, [r4, #2897]!	; 0xb51
    c344:	strmi	r2, [r0], ip, lsr #16
    c348:	ldrbhi	pc, [r0, #64]	; 0x40	; <UNPREDICTABLE>
    c34c:	strdcs	r4, [r0], -r5
    c350:			; <UNDEFINED> instruction: 0xf0124479
    c354:	ldmibmi	r4!, {r0, r1, r4, r7, fp, ip, sp, lr, pc}^
    c358:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    c35c:	ldmibmi	r3!, {r0, r1, r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}^
    c360:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    c364:	stmdacs	ip, {r0, r1, r2, r3, r9, sl, sp, lr, pc}
    c368:			; <UNDEFINED> instruction: 0xf0404680
    c36c:	ldmibmi	r0!, {r0, r1, r2, r3, r4, r5, r7, r8, sl, pc}^
    c370:	ldrbtmi	r2, [r9], #-0
    c374:			; <UNDEFINED> instruction: 0xf882f012
    c378:	andcs	r4, r5, #3899392	; 0x3b8000
    c37c:	ldrbtmi	r2, [r9], #-0
    c380:	mrc	7, 2, APSR_nzcv, cr10, cr9, {7}
    c384:			; <UNDEFINED> instruction: 0xf8da6678
    c388:	strb	r0, [sp, r4, lsr #32]
    c38c:	andcs	r4, r7, r1, lsr r6
    c390:			; <UNDEFINED> instruction: 0xf8daf028
    c394:			; <UNDEFINED> instruction: 0x462a6c39
    c398:	strbmi	r4, [r0], -r3, lsl #12
    c39c:			; <UNDEFINED> instruction: 0xf942f012
    c3a0:			; <UNDEFINED> instruction: 0xf8dbe48c
    c3a4:	blcs	1871c <ASN1_STRING_length@plt+0x11eb4>
    c3a8:	blge	fffc95ac <rpl_re_syntax_options@@Base+0xfff5bacc>
    c3ac:	bcs	263a0 <ASN1_STRING_length@plt+0x1fb38>
    c3b0:	cfldrdge	mvd15, [sp], {127}	; 0x7f
    c3b4:	blcs	282a8 <ASN1_STRING_length@plt+0x21a40>
    c3b8:	cfstrdge	mvd15, [fp], #508	; 0x1fc
    c3bc:	ldrbtmi	r4, [fp], #-3038	; 0xfffff422
    c3c0:	strbt	r6, [r6], #1979	; 0x7bb
    c3c4:	ldrsbcs	pc, [r8], #139	; 0x8b	; <UNPREDICTABLE>
    c3c8:			; <UNDEFINED> instruction: 0xf7ff67ba
    c3cc:	stmdacs	ip!, {r1, r2, r5, r6, r7, r8, r9, fp, ip, sp, pc}
    c3d0:			; <UNDEFINED> instruction: 0xf0404680
    c3d4:	ldmibmi	r9, {r0, r1, r3, r7, r8, sl, pc}^
    c3d8:	ldrbtmi	r2, [r9], #-0
    c3dc:			; <UNDEFINED> instruction: 0xf84ef012
    c3e0:	andcs	r4, r5, #3522560	; 0x35c000
    c3e4:			; <UNDEFINED> instruction: 0xe69a4479
    c3e8:			; <UNDEFINED> instruction: 0xf0402b0a
    c3ec:			; <UNDEFINED> instruction: 0xf89b857f
    c3f0:	stmdacs	r0, {r3, r5, r6, r8}
    c3f4:	movwhi	pc, #32768	; 0x8000	; <UNPREDICTABLE>
    c3f8:	stmeq	r4, {r0, r1, r2, r8, ip, sp, lr, pc}
    c3fc:	ldrtmi	r4, [r0], -r9, lsr #12
    c400:			; <UNDEFINED> instruction: 0xf0044642
    c404:	ldmdacs	sp, {r0, r1, r2, r7, sl, fp, ip, sp, lr, pc}
    c408:	mcrge	4, 0, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
    c40c:	msreq	SPSR_f, fp	; <illegal shifter operand>
    c410:			; <UNDEFINED> instruction: 0xf0002800
    c414:			; <UNDEFINED> instruction: 0x4642873b
    c418:			; <UNDEFINED> instruction: 0x46294630
    c41c:	blx	ff248434 <rpl_re_syntax_options@@Base+0xff1da954>
    c420:			; <UNDEFINED> instruction: 0xf107e5ff
    c424:	andcs	r0, r1, #180, 2	; 0x2d
    c428:			; <UNDEFINED> instruction: 0xf7fb4630
    c42c:	stmdacs	r0, {r0, r1, r4, r8, r9, sl, fp, ip, sp, lr, pc}
    c430:	ldrbhi	pc, [ip, #-0]	; <UNPREDICTABLE>
    c434:	ldrsbtcc	pc, [r4], r7	; <UNPREDICTABLE>
    c438:	teqle	sl, r2, lsl #22
    c43c:	msreq	SPSR_f, fp	; <illegal shifter operand>
    c440:			; <UNDEFINED> instruction: 0xf0002800
    c444:			; <UNDEFINED> instruction: 0xf10782bb
    c448:			; <UNDEFINED> instruction: 0x46300170
    c44c:			; <UNDEFINED> instruction: 0xff32f003
    c450:	blcs	a93e64 <rpl_re_syntax_options@@Base+0xa26384>
    c454:	strbhi	pc, [sl, #-512]	; 0xfffffe00	; <UNPREDICTABLE>
    c458:			; <UNDEFINED> instruction: 0xf013e8df
    c45c:	strbeq	r0, [r8, #-1070]	; 0xfffffbd2
    c460:	strbeq	r0, [r8, #-1352]	; 0xfffffab8
    c464:	strteq	r0, [r5], #-1352	; 0xfffffab8
    c468:	strbeq	r0, [r8, #-1352]	; 0xfffffab8
    c46c:	mvnseq	r0, #24, 8	; 0x18000000
    c470:	strbeq	r0, [r8, #-1352]	; 0xfffffab8
    c474:	strbeq	r0, [r8, #-1005]	; 0xfffffc13
    c478:	strbeq	r0, [r8, #-1352]	; 0xfffffab8
    c47c:	strbeq	r0, [r8, #-1352]	; 0xfffffab8
    c480:	strbeq	r0, [r8, #-1352]	; 0xfffffab8
    c484:	strbeq	r0, [r8, #-1352]	; 0xfffffab8
    c488:	strbeq	r0, [r8, #-1352]	; 0xfffffab8
    c48c:	strbeq	r0, [r8, #-1352]	; 0xfffffab8
    c490:	strbeq	r0, [r8, #-1352]	; 0xfffffab8
    c494:	strbeq	r0, [r8, #-1352]	; 0xfffffab8
    c498:	strbeq	r0, [r8, #-1352]	; 0xfffffab8
    c49c:	strbeq	r0, [r8, #-1352]	; 0xfffffab8
    c4a0:	strbeq	r0, [r8, #-1352]	; 0xfffffab8
    c4a4:	strbeq	r0, [r8, #-1352]	; 0xfffffab8
    c4a8:	strbeq	r0, [r8, #-1352]	; 0xfffffab8
    c4ac:	strbeq	r0, [r8, #-1352]	; 0xfffffab8
    c4b0:	blcs	28d438 <rpl_re_syntax_options@@Base+0x21f958>
    c4b4:	ldrhi	pc, [sl, #-64]	; 0xffffffc0
    c4b8:	msreq	SPSR_f, fp	; <illegal shifter operand>
    c4bc:			; <UNDEFINED> instruction: 0xf0002800
    c4c0:			; <UNDEFINED> instruction: 0xf10782a9
    c4c4:			; <UNDEFINED> instruction: 0x46300570
    c4c8:			; <UNDEFINED> instruction: 0xf0044629
    c4cc:	stmdacs	sl, {r0, r5, r6, fp, ip, sp, lr, pc}
    c4d0:			; <UNDEFINED> instruction: 0xf89bd1be
    c4d4:	stmdacs	r0, {r3, r5, r6, r8}
    c4d8:	ldrbhi	pc, [pc], r0	; <UNPREDICTABLE>
    c4dc:	ldrtmi	r4, [r0], -r9, lsr #12
    c4e0:			; <UNDEFINED> instruction: 0xff74f003
    c4e4:	ldclcs	7, cr14, [sl, #-720]	; 0xfffffd30
    c4e8:	stclcs	8, cr13, [r0, #-32]	; 0xffffffe0
    c4ec:	blcs	142518 <rpl_re_syntax_options@@Base+0xd4a38>
    c4f0:	blge	ff1895f4 <rpl_re_syntax_options@@Base+0xff11bb14>
    c4f4:	andle	r2, sl, r1, lsl #22
    c4f8:	bllt	fe2ca4fc <rpl_re_syntax_options@@Base+0xfe25ca1c>
    c4fc:	ldccs	13, cr3, [r9, #-388]	; 0xfffffe7c
    c500:	ldmdavc	r2!, {r0, r2, r4, r5, r6, r7, fp, ip, lr, pc}^
    c504:	mvnsle	r2, sl, lsr sl
    c508:			; <UNDEFINED> instruction: 0xf47f2b01
    c50c:			; <UNDEFINED> instruction: 0xf89babb8
    c510:	stfcss	f5, [r0, #-428]	; 0xfffffe54
    c514:	strbhi	pc, [r9], -r0, asr #32	; <UNPREDICTABLE>
    c518:	ldrtmi	r2, [r0], -pc, lsr #2
    c51c:	mrrc	7, 15, pc, ip, cr9	; <UNPREDICTABLE>
    c520:			; <UNDEFINED> instruction: 0xf43f2800
    c524:			; <UNDEFINED> instruction: 0xf89babad
    c528:	blcs	18adc <ASN1_STRING_length@plt+0x12274>
    c52c:	ldrthi	pc, [r4], -r0, asr #32	; <UNPREDICTABLE>
    c530:	teqvs	fp, #201326592	; 0xc000000
    c534:	bllt	fe9ca538 <rpl_re_syntax_options@@Base+0xfe95ca58>
    c538:	strmi	r4, [r0], r2, lsl #19
    c53c:	ldrbtmi	r2, [r9], #-0
    c540:			; <UNDEFINED> instruction: 0xff9cf011
    c544:	andcs	r4, r5, #128, 18	; 0x200000
    c548:	ldrb	r4, [r9], #1145	; 0x479
    c54c:	adcsvs	r2, fp, #0, 6
    c550:	movtcs	lr, #2519	; 0x9d7
    c554:			; <UNDEFINED> instruction: 0xf1732a01
    c558:			; <UNDEFINED> instruction: 0xf6ff0300
    c55c:	ldmib	r7, {r0, r1, r5, r8, sl, fp, sp, pc}^
    c560:	ldmib	r7, {r1, r5, r8, r9, sp}^
    c564:	addmi	r0, fp, #64, 2
    c568:	addmi	fp, r2, #8, 30
    c56c:	cfldrsge	mvf15, [sl, #-508]	; 0xfffffe04
    c570:	andcs	r4, r5, #1933312	; 0x1d8000
    c574:			; <UNDEFINED> instruction: 0xf04f2000
    c578:	ldrbtmi	r0, [r9], #-2083	; 0xfffff7dd
    c57c:	ldcl	7, cr15, [ip, #-996]	; 0xfffffc1c
    c580:	andcs	r4, r0, r1, lsl #12
    c584:			; <UNDEFINED> instruction: 0xf7fae4c1
    c588:	stmdavs	r0, {r6, r8, fp, sp, lr, pc}
    c58c:			; <UNDEFINED> instruction: 0xff20f7fb
    c590:	svclt	0x00142800
    c594:	stmdaeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c598:	stmdaeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c59c:	cfldrdvs	mvd14, [fp], #-540	; 0xfffffde4
    c5a0:			; <UNDEFINED> instruction: 0xf43f2b00
    c5a4:			; <UNDEFINED> instruction: 0xf89baeaa
    c5a8:	blcs	186d0 <ASN1_STRING_length@plt+0x11e68>
    c5ac:	mcrge	4, 5, pc, cr5, cr15, {3}	; <UNPREDICTABLE>
    c5b0:	subcc	lr, r0, #3522560	; 0x35c000
    c5b4:			; <UNDEFINED> instruction: 0x0116e9d7
    c5b8:			; <UNDEFINED> instruction: 0x46034313
    c5bc:			; <UNDEFINED> instruction: 0x2601bf14
    c5c0:	movwmi	r2, #46592	; 0xb600
    c5c4:	shadd16mi	fp, r3, r4
    c5c8:	mvnslt	r2, r0, lsl #6
    c5cc:			; <UNDEFINED> instruction: 0x2322e9d7
    c5d0:	streq	lr, [r3, #-2642]	; 0xfffff5ae
    c5d4:			; <UNDEFINED> instruction: 0x4601d019
    c5d8:	ldrdeq	pc, [r0, -r7]
    c5dc:			; <UNDEFINED> instruction: 0xf8d71a09
    c5e0:	eorsvs	r0, r9, r4, lsl #2
    c5e4:	bl	1867dd0 <rpl_re_syntax_options@@Base+0x17fa2f0>
    c5e8:	rsbsvs	r0, r9, r0, lsl #2
    c5ec:	ldrdeq	lr, [r0, -r7]
    c5f0:	svclt	0x0008428b
    c5f4:	smlabble	r8, r2, r2, r4
    c5f8:	msrcc	SPSR_fxc, fp	; <illegal shifter operand>
    c5fc:			; <UNDEFINED> instruction: 0xf0402b00
    c600:	ldmib	r7, {r0, r1, r2, r3, r4, r6, r8, r9, sl, pc}^
    c604:	stmib	r7, {r1, r2, r4, r8, r9, sp}^
    c608:			; <UNDEFINED> instruction: 0xf89b2322
    c60c:	blcs	1899c <ASN1_STRING_length@plt+0x12134>
    c610:	orrshi	pc, r5, r0
    c614:	vsubvs.f64	d4, d10, d14
    c618:	andhi	pc, r3, r2, asr r8	; <UNPREDICTABLE>
    c61c:	ldrdpl	pc, [r0], -r8
    c620:	stmdavs	r3!, {r0, r2, r3, r4, r8, ip, sp, pc}^
    c624:			; <UNDEFINED> instruction: 0xf1400719
    c628:	bvs	182c894 <rpl_re_syntax_options@@Base+0x17bedb4>
    c62c:	stc2	0, cr15, [r6, #-96]	; 0xffffffa0
    c630:	ldrsbcc	pc, [r0, #-139]!	; 0xffffff75	; <UNPREDICTABLE>
    c634:			; <UNDEFINED> instruction: 0xf0402b00
    c638:	ldmib	r7, {r1, r5, r6, sl, pc}^
    c63c:	bvs	1815344 <rpl_re_syntax_options@@Base+0x17a7864>
    c640:	andle	r4, r3, r3, lsl r3
    c644:	ldreq	r6, [sl, -r3, ror #16]
    c648:	strbthi	pc, [sl], #320	; 0x140	; <UNPREDICTABLE>
    c64c:	mlacc	pc, fp, r8, pc	; <UNPREDICTABLE>
    c650:	tstcs	r0, r3, lsr r1
    c654:			; <UNDEFINED> instruction: 0xffc4f01b
    c658:			; <UNDEFINED> instruction: 0xf0402800
    c65c:	bvs	182dbf8 <rpl_re_syntax_options@@Base+0x17c0118>
    c660:	ldrbtmi	r4, [r9], #-2364	; 0xfffff6c4
    c664:	ldc	7, cr15, [sl, #996]	; 0x3e4
    c668:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
    c66c:			; <UNDEFINED> instruction: 0xf7fad176
    c670:	bvs	18c69a8 <rpl_re_syntax_options@@Base+0x1858ec8>
    c674:	ldmdaeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c678:	stmdavs	r0, {r1, r3, r4, r5, r6, r9, sl, sp, lr}
    c67c:	b	fe2ca668 <rpl_re_syntax_options@@Base+0xfe25cb88>
    c680:			; <UNDEFINED> instruction: 0x6e7a4935
    c684:			; <UNDEFINED> instruction: 0x46034479
    c688:			; <UNDEFINED> instruction: 0xf0112001
    c68c:	cdpvs	15, 15, cr15, cr8, cr11, {6}
    c690:	svclt	0x0000e54d
    c694:			; <UNDEFINED> instruction: 0x00059fbc
    c698:	andeq	r0, r0, ip, asr #9
    c69c:			; <UNDEFINED> instruction: 0x00059fb0
    c6a0:			; <UNDEFINED> instruction: 0x000004b4
    c6a4:	andeq	r3, r3, r4, ror #8
    c6a8:	andeq	r3, r3, r8, asr #17
    c6ac:	andeq	r3, r3, r0, ror #12
    c6b0:	andeq	r3, r3, r8, lsl #17
    c6b4:	andeq	lr, r3, ip, asr #25
    c6b8:	andeq	r3, r3, r6, ror #6
    c6bc:	andeq	r3, r3, sl, ror #6
    c6c0:	andeq	r3, r3, r0, lsr #5
    c6c4:	ldrdeq	r3, [r3], -r6
    c6c8:	andeq	r9, r5, sl, lsr #24
    c6cc:	andeq	r5, r4, sl, ror #24
    c6d0:			; <UNDEFINED> instruction: 0x000332b2
    c6d4:	andeq	r5, r4, r2, lsr ip
    c6d8:	andeq	r3, r3, r8, lsr r6
    c6dc:	andeq	r5, r4, lr, ror #23
    c6e0:	andeq	r3, r3, sl, lsl #5
    c6e4:	andeq	r3, r3, r4, lsl #12
    c6e8:	andeq	r3, r3, ip, ror r3
    c6ec:	andeq	r3, r3, r8, asr #13
    c6f0:	andeq	r3, r3, r8, asr #17
    c6f4:	andeq	lr, r3, r4, asr sl
    c6f8:	andeq	r3, r3, lr, ror r2
    c6fc:	andeq	r5, r4, ip, asr #20
    c700:	muleq	r3, r4, r0
    c704:	andeq	r5, r4, r8, lsl #20
    c708:	andeq	r3, r3, r4, lsr #1
    c70c:	andeq	r3, r3, r6
    c710:	andeq	r2, r3, r6, ror #31
    c714:	andeq	r3, r3, r2, asr #9
    c718:	andeq	r5, r4, lr, asr #16
    c71c:	andeq	r3, r3, r8, asr #8
    c720:	andeq	lr, r3, r2, lsr fp
    c724:	andeq	r5, r4, ip, lsl #16
    c728:	andeq	r2, r3, sl, lsr #29
    c72c:	andeq	r3, r3, sl, lsl r1
    c730:	andeq	r5, r4, sl, ror #15
    c734:	andeq	r3, r3, r2, asr #7
    c738:	andeq	r2, r3, r2, lsr sp
    c73c:	andeq	r5, r4, r2, lsl #15
    c740:	andeq	r2, r3, r0, lsr #28
    c744:	andeq	r5, r4, lr, lsl r6
    c748:	andeq	r2, r3, r8, ror #24
    c74c:	andeq	r3, r3, sl, lsr r0
    c750:	ldrdeq	r0, [r0], -r4
    c754:	andeq	r2, r3, sl, lsl #10
    c758:	andeq	pc, r3, ip, ror #12
    c75c:	tstcs	r6, #3522560	; 0x35c000
    c760:			; <UNDEFINED> instruction: 0xf0404313
    c764:	ldmib	r7, {r0, r1, r8, pc}^
    c768:	b	140cbf8 <rpl_re_syntax_options@@Base+0x139f118>
    c76c:			; <UNDEFINED> instruction: 0xf0400301
    c770:			; <UNDEFINED> instruction: 0xf8da83bf
    c774:	blvs	ffe9878c <rpl_re_syntax_options@@Base+0xffe2acac>
    c778:	svclt	0x00142b03
    c77c:			; <UNDEFINED> instruction: 0xf0022200
    c780:	bcs	cf8c <ASN1_STRING_length@plt+0x6724>
    c784:	bicshi	pc, r4, #64	; 0x40
    c788:			; <UNDEFINED> instruction: 0x20006bb9
    c78c:			; <UNDEFINED> instruction: 0x2322e9d7
    c790:			; <UNDEFINED> instruction: 0xf04f420e
    c794:	stmib	r7, {r8}^
    c798:	svclt	0x00140124
    c79c:	strcs	r2, [r0], -r2, lsl #12
    c7a0:	movwcs	lr, #35271	; 0x89c7
    c7a4:	bvs	181d3f8 <rpl_re_syntax_options@@Base+0x17af918>
    c7a8:			; <UNDEFINED> instruction: 0xf8d7d00a
    c7ac:	bvs	ed0bb4 <rpl_re_syntax_options@@Base+0xe630d4>
    c7b0:			; <UNDEFINED> instruction: 0xf8d71a5b
    c7b4:	eorsvs	r1, fp, #4, 2
    c7b8:	bl	18e71ac <rpl_re_syntax_options@@Base+0x18796cc>
    c7bc:	rsbsvs	r0, fp, #67108864	; 0x4000000
    c7c0:	ldmib	r7, {r0, r3, r4, r5, r6, r8, sl, fp, sp, lr}^
    c7c4:	stmib	sp, {r6, r8, r9, sp}^
    c7c8:			; <UNDEFINED> instruction: 0xf1046107
    c7cc:	ldfvse	f0, [lr], #64	; 0x40
    c7d0:	movwcs	lr, #10701	; 0x29cd
    c7d4:	movwcs	lr, #35287	; 0x89d7
    c7d8:	tstls	r6, r5, lsl #12
    c7dc:	stmib	sp, {r0, r3, r6, r9, sl, lr}^
    c7e0:			; <UNDEFINED> instruction: 0xf1072300
    c7e4:			; <UNDEFINED> instruction: 0x462a0390
    c7e8:			; <UNDEFINED> instruction: 0xf0169304
    c7ec:			; <UNDEFINED> instruction: 0x4606fb91
    c7f0:			; <UNDEFINED> instruction: 0xf7f92000
    c7f4:			; <UNDEFINED> instruction: 0xf01bedd6
    c7f8:	ldc	14, cr15, [r4, #340]	; 0x154
    c7fc:	teqvs	r8, r4, lsl #22
    c800:	ldrdeq	lr, [r4, -r7]!
    c804:			; <UNDEFINED> instruction: 0xf814f017
    c808:	ldccc	8, cr15, [ip, #892]!	; 0x37c
    c80c:	ldc	14, cr6, [r4, #228]	; 0xe4
    c810:			; <UNDEFINED> instruction: 0xf89b7b04
    c814:	ldrhtvs	r2, [r8], #8
    c818:	ldc	8, cr5, [r3, #812]	; 0x32c
    c81c:	vadd.f64	d6, d7, d0
    c820:	vstr	d7, [r3, #24]
    c824:	bcs	2b42c <ASN1_STRING_length@plt+0x24bc4>
    c828:	tsthi	r4, #64	; 0x40	; <UNPREDICTABLE>
    c82c:			; <UNDEFINED> instruction: 0xf7fc6f38
    c830:			; <UNDEFINED> instruction: 0xf8d8f8d9
    c834:	tstlt	r3, r0
    c838:	ldreq	r6, [fp, -r3, ror #16]
    c83c:	strtmi	sp, [r8], -r2, lsl #10
    c840:	b	fe9ca82c <rpl_re_syntax_options@@Base+0xfe95cd4c>
    c844:			; <UNDEFINED> instruction: 0xf0001cb5
    c848:	ldclne	6, cr8, [r1], #208	; 0xd0
    c84c:	svclt	0x00146d7b
    c850:	andcs	r2, r1, r0
    c854:	svclt	0x00082b00
    c858:	stmdacs	r0, {sp}
    c85c:	adchi	pc, sp, #64	; 0x40
    c860:			; <UNDEFINED> instruction: 0xf0001c72
    c864:			; <UNDEFINED> instruction: 0x4648847b
    c868:			; <UNDEFINED> instruction: 0xf8bcf7fc
    c86c:			; <UNDEFINED> instruction: 0xf1076ef8
    c870:			; <UNDEFINED> instruction: 0xf0030174
    c874:	stmdacs	r7, {r0, r1, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    c878:	strhi	pc, [pc, #64]	; c8c0 <ASN1_STRING_length@plt+0x6058>
    c87c:			; <UNDEFINED> instruction: 0xf1076f78
    c880:	eorsvs	r0, ip, #132, 16	; 0x840000
    c884:	addeq	pc, r4, r7, asr #17
    c888:	blcs	a2a89c <rpl_re_syntax_options@@Base+0x9bcdbc>
    c88c:	blcs	3c4f4 <ASN1_STRING_length@plt+0x35c8c>
    c890:	andcc	sp, r1, r7
    c894:	addeq	pc, r4, r7, asr #17
    c898:	blcs	2a8ac <ASN1_STRING_length@plt+0x24044>
    c89c:	blcs	a3c504 <rpl_re_syntax_options@@Base+0x9cea24>
    c8a0:	blcs	41084 <_IO_stdin_used@@Base+0x2844>
    c8a4:	rsbshi	pc, sp, #0
    c8a8:	andcs	r3, sl, #1
    c8ac:			; <UNDEFINED> instruction: 0xf8c74641
    c8b0:			; <UNDEFINED> instruction: 0xf7f90084
    c8b4:			; <UNDEFINED> instruction: 0xf8d7eb30
    c8b8:	ldmdavc	sl, {r2, r7, ip, sp}
    c8bc:	strmi	r4, [ip], -r5, lsl #12
    c8c0:			; <UNDEFINED> instruction: 0xf0002a00
    c8c4:	bcs	36d284 <rpl_re_syntax_options@@Base+0x2ff7a4>
    c8c8:	andhi	pc, ip, #0, 4
    c8cc:	vpmax.s8	d2, d0, d8
    c8d0:			; <UNDEFINED> instruction: 0xf8d78261
    c8d4:	ldrb	r0, [r7, r4, lsl #1]
    c8d8:	ldclne	8, cr15, [r0], #892	; 0x37c
    c8dc:			; <UNDEFINED> instruction: 0xf7ff4479
    c8e0:			; <UNDEFINED> instruction: 0xf89bbadd
    c8e4:	stfcss	f5, [r0, #-416]	; 0xfffffe60
    c8e8:	cfstrsge	mvf15, [r8], #508	; 0x1fc
    c8ec:	stclne	8, cr15, [r0], #892	; 0x37c
    c8f0:	strtmi	r2, [r8], -r5, lsl #4
    c8f4:			; <UNDEFINED> instruction: 0xf7f94479
    c8f8:	strmi	lr, [r1], -r0, lsr #23
    c8fc:			; <UNDEFINED> instruction: 0xf0114628
    c900:	ldr	pc, [fp], #3517	; 0xdbd
    c904:			; <UNDEFINED> instruction: 0xf04f4630
    c908:			; <UNDEFINED> instruction: 0xf018082d
    c90c:			; <UNDEFINED> instruction: 0xf8dffae5
    c910:	strbmi	r1, [r8], -r4, asr #25
    c914:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    c918:	bl	fe3ca904 <rpl_re_syntax_options@@Base+0xfe35ce24>
    c91c:	andcs	r4, r1, r1, lsl #12
    c920:	mcr2	0, 4, pc, cr0, cr1, {0}	; <UNPREDICTABLE>
    c924:	blt	ff10a928 <rpl_re_syntax_options@@Base+0xff09ce48>
    c928:	andcs	r6, r5, #189440	; 0x2e400
    c92c:			; <UNDEFINED> instruction: 0xf7f94640
    c930:	strmi	lr, [r1], -r4, lsl #23
    c934:			; <UNDEFINED> instruction: 0xf0114640
    c938:			; <UNDEFINED> instruction: 0xf7fffda1
    c93c:	svcvs	0x0038b9d1
    c940:	ldc2l	7, cr15, [r6, #1004]!	; 0x3ec
    c944:	stmdbeq	r0, {r4, r5, r7, r8, ip, sp, lr, pc}
    c948:	mcrge	6, 3, pc, cr4, cr15, {5}	; <UNPREDICTABLE>
    c94c:	svc	0x005cf7f9
    c950:	stmdaeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    c954:			; <UNDEFINED> instruction: 0xf7f96800
    c958:			; <UNDEFINED> instruction: 0xf8dfe91e
    c95c:	ldrbtmi	r1, [r9], #-3196	; 0xfffff384
    c960:	andcs	r4, r1, r2, lsl #12
    c964:	mrc2	0, 2, pc, cr14, cr1, {0}
    c968:	blt	fe88a96c <rpl_re_syntax_options@@Base+0xfe81ce8c>
    c96c:	movtcs	lr, #2519	; 0x9d7
    c970:	tstls	r0, r1, lsl #2
    c974:			; <UNDEFINED> instruction: 0x0116e9d7
    c978:			; <UNDEFINED> instruction: 0xffe4f7fe
    c97c:	tstcs	r6, #3522560	; 0x35c000
    c980:			; <UNDEFINED> instruction: 0x2322e9c7
    c984:			; <UNDEFINED> instruction: 0xf8dfe6f5
    c988:	ldrbtmi	r0, [r8], #-3156	; 0xfffff3ac
    c98c:	mrc2	0, 5, pc, cr12, cr1, {0}
    c990:			; <UNDEFINED> instruction: 0xf7ff7835
    c994:			; <UNDEFINED> instruction: 0xf8dfb937
    c998:	ldrbtmi	r1, [r9], #-3144	; 0xfffff3b8
    c99c:	stc2l	0, cr15, [lr, #-68]!	; 0xffffffbc
    c9a0:	ldmib	r7, {r0, r3, r7, sl, sp, lr, pc}^
    c9a4:			; <UNDEFINED> instruction: 0xf01e0140
    c9a8:			; <UNDEFINED> instruction: 0xf8dffcc9
    c9ac:	ldrbtmi	r1, [r9], #-3128	; 0xfffff3c8
    c9b0:	strtmi	r4, [r8], -r2, lsl #12
    c9b4:	mrc2	0, 1, pc, cr6, cr1, {0}
    c9b8:	bllt	fe60a9bc <rpl_re_syntax_options@@Base+0xfe59cedc>
    c9bc:			; <UNDEFINED> instruction: 0xf01169f9
    c9c0:	strb	pc, [r0, #-3421]	; 0xfffff2a3	; <UNPREDICTABLE>
    c9c4:	stcne	8, cr15, [r0], #-892	; 0xfffffc84
    c9c8:			; <UNDEFINED> instruction: 0xf0114479
    c9cc:			; <UNDEFINED> instruction: 0xf7fffd57
    c9d0:			; <UNDEFINED> instruction: 0xf8dfbb22
    c9d4:	pkhbtmi	r1, r0, r8, lsl #24
    c9d8:	ldrbtmi	r2, [r9], #-0
    c9dc:	stc2l	0, cr15, [lr, #-68]	; 0xffffffbc
    c9e0:	stcne	8, cr15, [ip], {223}	; 0xdf
    c9e4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    c9e8:	bllt	fe68a9ec <rpl_re_syntax_options@@Base+0xfe61cf0c>
    c9ec:	stcne	8, cr15, [r4], {223}	; 0xdf
    c9f0:	andcs	r2, r0, r5, lsl #4
    c9f4:	ldrbtmi	r2, [r9], #-769	; 0xfffffcff
    c9f8:			; <UNDEFINED> instruction: 0xf7f963bb
    c9fc:			; <UNDEFINED> instruction: 0x4601eb1e
    ca00:			; <UNDEFINED> instruction: 0xf0112000
    ca04:	ldr	pc, [r9], #-3387	; 0xfffff2c5
    ca08:	blne	ffb4ad8c <rpl_re_syntax_options@@Base+0xffadd2ac>
    ca0c:			; <UNDEFINED> instruction: 0xf0114479
    ca10:	ldrbt	pc, [r1], #3381	; 0xd35	; <UNPREDICTABLE>
    ca14:	blne	ff94ad98 <rpl_re_syntax_options@@Base+0xff8dd2b8>
    ca18:			; <UNDEFINED> instruction: 0xf0114479
    ca1c:	ldrb	pc, [r0, #-3375]	; 0xfffff2d1	; <UNPREDICTABLE>
    ca20:	blne	ff74ada4 <rpl_re_syntax_options@@Base+0xff6dd2c4>
    ca24:	ldrbtmi	r2, [r9], #-0
    ca28:	stc2	0, cr15, [r8, #-68]!	; 0xffffffbc
    ca2c:	blne	ff54adb0 <rpl_re_syntax_options@@Base+0xff4dd2d0>
    ca30:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    ca34:	blt	194aa38 <rpl_re_syntax_options@@Base+0x18dcf58>
    ca38:	blne	ff34adbc <rpl_re_syntax_options@@Base+0xff2dd2dc>
    ca3c:	ldrbtmi	r2, [r9], #-0
    ca40:	ldc2	0, cr15, [ip, #-68]	; 0xffffffbc
    ca44:	blne	ff14adc8 <rpl_re_syntax_options@@Base+0xff0dd2e8>
    ca48:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    ca4c:	blt	164aa50 <rpl_re_syntax_options@@Base+0x15dcf70>
    ca50:	blne	fef4add4 <rpl_re_syntax_options@@Base+0xfeedd2f4>
    ca54:	ldrbtmi	r2, [r9], #-0
    ca58:	ldc2	0, cr15, [r0, #-68]	; 0xffffffbc
    ca5c:	blne	fed4ade0 <rpl_re_syntax_options@@Base+0xfecdd300>
    ca60:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    ca64:	blt	134aa68 <rpl_re_syntax_options@@Base+0x12dcf88>
    ca68:	msrcc	SPSR_f, fp	; <illegal shifter operand>
    ca6c:	blcs	25a60 <ASN1_STRING_length@plt+0x1f1f8>
    ca70:	rscshi	pc, fp, #0
    ca74:	mlscc	fp, r7, r8, pc	; <UNPREDICTABLE>
    ca78:			; <UNDEFINED> instruction: 0xf8dab123
    ca7c:	blcs	d8a94 <rpl_re_syntax_options@@Base+0x6afb4>
    ca80:	tsthi	r9, #0	; <UNPREDICTABLE>
    ca84:	mvnsvs	r2, #0, 6
    ca88:			; <UNDEFINED> instruction: 0xf1046ef8
    ca8c:			; <UNDEFINED> instruction: 0xf104021c
    ca90:			; <UNDEFINED> instruction: 0xf0040118
    ca94:	stmdacs	lr, {r0, r1, r3, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    ca98:			; <UNDEFINED> instruction: 0xf0004680
    ca9c:	stmdacs	pc, {r0, r3, r6, r7, r9, pc}	; <UNPREDICTABLE>
    caa0:	eorhi	pc, r1, #64	; 0x40
    caa4:	blne	1c4ae28 <rpl_re_syntax_options@@Base+0x1bdd348>
    caa8:	ldrbtmi	r2, [r9], #-0
    caac:	stc2l	0, cr15, [r6], #68	; 0x44
    cab0:	blne	1a4ae34 <rpl_re_syntax_options@@Base+0x19dd354>
    cab4:	andcs	r2, r0, r5, lsl #4
    cab8:			; <UNDEFINED> instruction: 0xf7f94479
    cabc:			; <UNDEFINED> instruction: 0x4601eabe
    cac0:			; <UNDEFINED> instruction: 0xf0112001
    cac4:	stmibvs	r3!, {r0, r1, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    cac8:			; <UNDEFINED> instruction: 0xf0002b00
    cacc:	blcs	6d924 <opt@@Base+0xb4>
    cad0:			; <UNDEFINED> instruction: 0xf89bd108
    cad4:	blcs	19088 <ASN1_STRING_length@plt+0x12820>
    cad8:	strhi	pc, [fp, #-64]!	; 0xffffffc0
    cadc:			; <UNDEFINED> instruction: 0xf0436823
    cae0:	eorvs	r0, r3, r4, lsl r3
    cae4:	msreq	SPSR_f, fp	; <illegal shifter operand>
    cae8:			; <UNDEFINED> instruction: 0xf0002800
    caec:	cdpvs	3, 15, cr8, cr8, cr1, {5}
    caf0:	msreq	CPSR_, r4, lsl #2
    caf4:	mrrc2	0, 0, pc, ip, cr4	; <UNPREDICTABLE>
    caf8:	strmi	r2, [r0], lr, lsl #16
    cafc:	orrhi	pc, ip, #0
    cb00:			; <UNDEFINED> instruction: 0xf040280f
    cb04:	bvs	82d310 <rpl_re_syntax_options@@Base+0x7bf830>
    cb08:	b	18caaf4 <rpl_re_syntax_options@@Base+0x185d014>
    cb0c:	bleq	44ae90 <rpl_re_syntax_options@@Base+0x3dd3b0>
    cb10:	eorvs	r2, r3, #0, 6
    cb14:			; <UNDEFINED> instruction: 0xf0274478
    cb18:	eorvs	pc, r0, #828	; 0x33c
    cb1c:	msrpl	SPSR_f, fp	; <illegal shifter operand>
    cb20:			; <UNDEFINED> instruction: 0xf0002d00
    cb24:			; <UNDEFINED> instruction: 0xf8da83c1
    cb28:			; <UNDEFINED> instruction: 0xf0040014
    cb2c:			; <UNDEFINED> instruction: 0xf89bfd05
    cb30:	strmi	r3, [r5], -r8, ror #2
    cb34:			; <UNDEFINED> instruction: 0xf0002b00
    cb38:	cdpvs	3, 15, cr8, cr8, cr1, {5}
    cb3c:			; <UNDEFINED> instruction: 0xf0044629
    cb40:	stmdacs	lr, {r0, r3, r7, r8, fp, ip, sp, lr, pc}
    cb44:			; <UNDEFINED> instruction: 0xf0004680
    cb48:	vcge.s8	d8, d16, d27
    cb4c:	stmdacs	r7, {r0, r1, r2, r4, r5, r9, pc}
    cb50:	eorhi	pc, r1, #64	; 0x40
    cb54:	msrpl	SPSR_f, fp	; <illegal shifter operand>
    cb58:			; <UNDEFINED> instruction: 0xf47f2d00
    cb5c:			; <UNDEFINED> instruction: 0xf8dfa843
    cb60:	andcs	r1, r5, #196, 20	; 0xc4000
    cb64:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    cb68:	b	19cab54 <rpl_re_syntax_options@@Base+0x195d074>
    cb6c:	strtmi	r4, [r8], -r1, lsl #12
    cb70:	stc2	0, cr15, [r4], {17}
    cb74:	ldmdalt	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cb78:	bne	feb4aefc <rpl_re_syntax_options@@Base+0xfeadd41c>
    cb7c:	ldrbtmi	r2, [r9], #-0
    cb80:	ldc2l	0, cr15, [ip], #-68	; 0xffffffbc
    cb84:	bne	fe94af08 <rpl_re_syntax_options@@Base+0xfe8dd428>
    cb88:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    cb8c:	ldmiblt	r8!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cb90:	bne	fe74af14 <rpl_re_syntax_options@@Base+0xfe6dd434>
    cb94:	ldrbtmi	r2, [r9], #-0
    cb98:	ldc2l	0, cr15, [r0], #-68	; 0xffffffbc
    cb9c:	bne	fe54af20 <rpl_re_syntax_options@@Base+0xfe4dd440>
    cba0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    cba4:	stmiblt	ip!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cba8:	bne	fe34af2c <rpl_re_syntax_options@@Base+0xfe2dd44c>
    cbac:	andcs	r4, r0, r0, lsl #13
    cbb0:			; <UNDEFINED> instruction: 0xf0114479
    cbb4:			; <UNDEFINED> instruction: 0xf8dffc63
    cbb8:	andcs	r1, r5, #132, 20	; 0x84000
    cbbc:			; <UNDEFINED> instruction: 0xf7ff4479
    cbc0:			; <UNDEFINED> instruction: 0xf8dfb99f
    cbc4:			; <UNDEFINED> instruction: 0x46801a7c
    cbc8:	ldrbtmi	r2, [r9], #-0
    cbcc:	mrrc2	0, 1, pc, r6, cr1	; <UNPREDICTABLE>
    cbd0:	bne	1c4af54 <rpl_re_syntax_options@@Base+0x1bdd474>
    cbd4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    cbd8:	ldmiblt	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cbdc:	bne	1a4af60 <rpl_re_syntax_options@@Base+0x19dd480>
    cbe0:	andcs	r4, r0, r0, lsl #13
    cbe4:			; <UNDEFINED> instruction: 0xf0114479
    cbe8:			; <UNDEFINED> instruction: 0xf8dffc49
    cbec:	andcs	r1, r5, #96, 20	; 0x60000
    cbf0:	andcs	r4, r0, r9, ror r4
    cbf4:	b	84abe0 <rpl_re_syntax_options@@Base+0x7dd100>
    cbf8:	andcs	r4, r1, r1, lsl #12
    cbfc:	ldc2	0, cr15, [lr], #-68	; 0xffffffbc
    cc00:	ldmdblt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cc04:	bne	124af88 <rpl_re_syntax_options@@Base+0x11dd4a8>
    cc08:	andcs	r4, r0, r0, lsl #13
    cc0c:			; <UNDEFINED> instruction: 0xf0114479
    cc10:			; <UNDEFINED> instruction: 0xf8dffc35
    cc14:	andcs	r1, r5, #64, 20	; 0x40000
    cc18:			; <UNDEFINED> instruction: 0xe7ea4479
    cc1c:	bne	e4afa0 <rpl_re_syntax_options@@Base+0xddd4c0>
    cc20:	andcs	r4, r0, r0, lsl #13
    cc24:			; <UNDEFINED> instruction: 0xf0114479
    cc28:			; <UNDEFINED> instruction: 0xf8dffc29
    cc2c:	andcs	r1, r5, #48, 20	; 0x30000
    cc30:			; <UNDEFINED> instruction: 0xf7ff4479
    cc34:			; <UNDEFINED> instruction: 0xf8dfba74
    cc38:	strmi	r1, [r0], r8, lsr #20
    cc3c:	ldrbtmi	r2, [r9], #-0
    cc40:	ldc2	0, cr15, [ip], {17}
    cc44:	bne	74afc8 <rpl_re_syntax_options@@Base+0x6dd4e8>
    cc48:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    cc4c:	blt	1a0ac50 <rpl_re_syntax_options@@Base+0x199d170>
    cc50:	bne	54afd4 <rpl_re_syntax_options@@Base+0x4dd4f4>
    cc54:	andcs	r4, r0, r0, lsl #13
    cc58:			; <UNDEFINED> instruction: 0xf0114479
    cc5c:			; <UNDEFINED> instruction: 0xf8dffc0f
    cc60:	andcs	r1, r5, #12, 20	; 0xc000
    cc64:	ldrbtmi	r2, [r9], #-0
    cc68:	stmib	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cc6c:			; <UNDEFINED> instruction: 0xf7f96678
    cc70:	stmdavs	r0, {r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
    cc74:	svc	0x008ef7f8
    cc78:			; <UNDEFINED> instruction: 0x46026e79
    cc7c:			; <UNDEFINED> instruction: 0xf0112001
    cc80:			; <UNDEFINED> instruction: 0x4648fcd1
    cc84:	mcr2	7, 5, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
    cc88:	ldmdblt	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cc8c:	stmibne	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    cc90:	andcs	r4, r0, r0, lsl #13
    cc94:			; <UNDEFINED> instruction: 0xf0114479
    cc98:			; <UNDEFINED> instruction: 0xf8dffbf1
    cc9c:	andcs	r1, r5, #216, 18	; 0x360000
    cca0:			; <UNDEFINED> instruction: 0xf7ff4479
    cca4:			; <UNDEFINED> instruction: 0xf89bba3c
    cca8:	stfcss	f5, [r0, #-416]	; 0xfffffe60
    ccac:	bge	409eb0 <rpl_re_syntax_options@@Base+0x39c3d0>
    ccb0:	andcs	r6, r5, #1982464	; 0x1e4000
    ccb4:	blt	14acb8 <rpl_re_syntax_options@@Base+0xdd1d8>
    ccb8:	ldmibne	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    ccbc:	andcs	r4, r0, r0, lsl #13
    ccc0:			; <UNDEFINED> instruction: 0xf0114479
    ccc4:			; <UNDEFINED> instruction: 0xf7f9fbdb
    ccc8:	stmdavs	r0, {r5, r7, r8, sl, fp, sp, lr, pc}
    cccc:	svc	0x0062f7f8
    ccd0:	stmibne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    ccd4:			; <UNDEFINED> instruction: 0x46024479
    ccd8:			; <UNDEFINED> instruction: 0xf0112001
    ccdc:	cdpvs	12, 15, cr15, cr8, cr3, {5}
    cce0:	blt	98ace4 <rpl_re_syntax_options@@Base+0x91d204>
    cce4:	subsle	r2, r5, r0, lsr #20
    cce8:	smlaltbeq	pc, r1, r2, r1	; <UNPREDICTABLE>
    ccec:	svclt	0x00982919
    ccf0:	bcs	1899578 <rpl_re_syntax_options@@Base+0x182ba98>
    ccf4:	cfstrdge	mvd15, [sp, #508]!	; 0x1fc
    ccf8:			; <UNDEFINED> instruction: 0x46186af9
    ccfc:			; <UNDEFINED> instruction: 0xf0212204
    cd00:	stmdacs	r0, {r0, r1, r4, r6, r7, sl, fp, ip, sp, lr, pc}
    cd04:	cfstrdge	mvd15, [r5, #508]!	; 0x1fc
    cd08:	strtmi	r4, [r5], -fp, lsr #12
    cd0c:	vldmdbvs	sl!, {s12-s71}
    cd10:	andsvs	r6, r3, r8, ror pc
    cd14:	stmdavc	r3, {r0, r2, r4, r6, sp, lr}
    cd18:			; <UNDEFINED> instruction: 0xf0402b32
    cd1c:			; <UNDEFINED> instruction: 0xf7f98354
    cd20:	movwcs	lr, #2392	; 0x958
    cd24:	ldclne	7, cr6, [r3], #-492	; 0xfffffe14
    cd28:	movthi	pc, #36864	; 0x9000	; <UNPREDICTABLE>
    cd2c:			; <UNDEFINED> instruction: 0x06dd6e7b
    cd30:	addshi	pc, r6, r0, asr #2
    cd34:	ldreq	r6, [r8, -r3, ror #16]
    cd38:	bge	ff80a33c <rpl_re_syntax_options@@Base+0xff79c85c>
    cd3c:	msrcc	SPSR_f, fp	; <illegal shifter operand>
    cd40:			; <UNDEFINED> instruction: 0xf0402b00
    cd44:	stmdavs	r3!, {r2, r4, r7, pc}
    cd48:			; <UNDEFINED> instruction: 0xf53f06d9
    cd4c:	smmlseq	sl, r6, sl, sl
    cd50:	ldmib	r7, {r0, r2, r5, r6, r8, sl, ip, lr, pc}^
    cd54:	ldmib	r7, {r2, r5, r8}^
    cd58:	addmi	r5, r5, #12, 12	; 0xc00000
    cd5c:	andeq	lr, r1, #120832	; 0x1d800
    cd60:	bicshi	pc, r7, #192, 4
    cd64:			; <UNDEFINED> instruction: 0x560ce9d7
    cd68:	movweq	pc, #16419	; 0x4023	; <UNPREDICTABLE>
    cd6c:	bl	1c5d814 <rpl_re_syntax_options@@Base+0x1befd34>
    cd70:	vsubl.s8	q0, d0, d6
    cd74:			; <UNDEFINED> instruction: 0xf89b83bb
    cd78:			; <UNDEFINED> instruction: 0xf043216b
    cd7c:	eorvs	r0, r3, r8, lsl r3
    cd80:			; <UNDEFINED> instruction: 0xf43f2a00
    cd84:			; <UNDEFINED> instruction: 0xf8dfa92b
    cd88:	ldrbtmi	r0, [r8], #-2296	; 0xfffff708
    cd8c:	ldc2	0, cr15, [ip], #68	; 0x44
    cd90:	stmdblt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cd94:			; <UNDEFINED> instruction: 0xf8c73301
    cd98:	ldmdavc	sl, {r2, r7, ip, sp}
    cd9c:			; <UNDEFINED> instruction: 0xf47f2a00
    cda0:	movwcs	sl, #3474	; 0xd92
    cda4:			; <UNDEFINED> instruction: 0x461d6a3c
    cda8:	ldmdavc	r2!, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}
    cdac:	svclt	0x00082a2f
    cdb0:			; <UNDEFINED> instruction: 0xf43f461d
    cdb4:			; <UNDEFINED> instruction: 0xf7ffabb1
    cdb8:			; <UNDEFINED> instruction: 0xf8dfbbaa
    cdbc:	andcs	r1, r5, #200, 16	; 0xc80000
    cdc0:			; <UNDEFINED> instruction: 0xf04f2000
    cdc4:	ldrbtmi	r0, [r9], #-2102	; 0xfffff7ca
    cdc8:	ldmdb	r6!, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    cdcc:			; <UNDEFINED> instruction: 0xf7f965b8
    cdd0:	bvs	18c8248 <rpl_re_syntax_options@@Base+0x185a768>
    cdd4:	stmdavs	r0, {r1, r3, r4, r5, r6, r9, sl, sp, lr}
    cdd8:	mrc	7, 6, APSR_nzcv, cr12, cr8, {7}
    cddc:	ldcvs	14, cr6, [r9, #488]!	; 0x1e8
    cde0:	andcs	r4, r1, r3, lsl #12
    cde4:	ldc2	0, cr15, [lr], {17}
    cde8:			; <UNDEFINED> instruction: 0xf7fb6ef8
    cdec:			; <UNDEFINED> instruction: 0xf04ffdfb
    cdf0:			; <UNDEFINED> instruction: 0x464833ff
    cdf4:			; <UNDEFINED> instruction: 0xf7fb60a3
    cdf8:			; <UNDEFINED> instruction: 0xf7fffdf5
    cdfc:			; <UNDEFINED> instruction: 0xf8dfb858
    ce00:	andcs	r1, r3, r8, lsl #17
    ce04:			; <UNDEFINED> instruction: 0xf0114479
    ce08:			; <UNDEFINED> instruction: 0xf7fffb39
    ce0c:			; <UNDEFINED> instruction: 0x4601b9d2
    ce10:	mrcvs	15, 7, r6, cr8, cr10, {7}
    ce14:			; <UNDEFINED> instruction: 0xf994f003
    ce18:			; <UNDEFINED> instruction: 0xf7ff4680
    ce1c:			; <UNDEFINED> instruction: 0xf897b9e1
    ce20:	bcs	14fd0 <ASN1_STRING_length@plt+0xe768>
    ce24:	cmphi	r2, #0	; <UNPREDICTABLE>
    ce28:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    ce2c:	ldmib	r7, {r0, r1, r5, sp, lr}^
    ce30:	stmib	r7, {r2, r5, r8, r9, sp}^
    ce34:			; <UNDEFINED> instruction: 0xf7ff230c
    ce38:			; <UNDEFINED> instruction: 0xf8dfb8d1
    ce3c:	pkhtbmi	r1, r0, r0, asr #16
    ce40:	ldrbtmi	r2, [r9], #-0
    ce44:	blx	6c8e92 <rpl_re_syntax_options@@Base+0x65b3b2>
    ce48:	stmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
    ce4c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    ce50:	stmdblt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ce54:	tstcs	r0, sl, lsr #12
    ce58:			; <UNDEFINED> instruction: 0xf01a4650
    ce5c:	strbt	pc, [r5], #4027	; 0xfbb	; <UNPREDICTABLE>
    ce60:			; <UNDEFINED> instruction: 0xf7fb6ef8
    ce64:			; <UNDEFINED> instruction: 0xf04ffdbf
    ce68:	strdvs	r3, [r3], pc	; <UNPREDICTABLE>
    ce6c:	bvs	1846bfc <rpl_re_syntax_options@@Base+0x17d911c>
    ce70:			; <UNDEFINED> instruction: 0xf8e4f018
    ce74:	ldmdane	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
    ce78:	ldrbtmi	r6, [r9], #-2656	; 0xfffff5a0
    ce7c:	stmib	lr, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ce80:	stmdacs	r0, {r1, r2, r9, sl, lr}
    ce84:	adcshi	pc, ip, r0
    ce88:			; <UNDEFINED> instruction: 0xf8c72300
    ce8c:			; <UNDEFINED> instruction: 0x461db010
    ce90:			; <UNDEFINED> instruction: 0xf8c746a3
    ce94:			; <UNDEFINED> instruction: 0xf1073080
    ce98:			; <UNDEFINED> instruction: 0xf8c70884
    ce9c:			; <UNDEFINED> instruction: 0xf1073084
    cea0:	ldmibvs	ip!, {r7, r8, r9}
    cea4:	eorge	pc, r0, r7, asr #17
    cea8:			; <UNDEFINED> instruction: 0x4633469a
    ceac:	strbmi	r2, [r1], -sl, lsl #4
    ceb0:			; <UNDEFINED> instruction: 0xf7f94650
    ceb4:	stmdacs	r0, {r1, r5, r6, r7, r9, fp, sp, lr, pc}
    ceb8:	stmdacc	r1, {r1, r3, r5, r8, sl, fp, ip, lr, pc}
    cebc:	ldrdne	pc, [r0], r7
    cec0:	blcs	363ef4 <rpl_re_syntax_options@@Base+0x2f6414>
    cec4:	blcs	2bcb2c <rpl_re_syntax_options@@Base+0x24f04c>
    cec8:	strpl	sp, [sp], #-260	; 0xfffffefc
    cecc:	rscsle	r3, r5, #65536	; 0x10000
    ced0:	ldrdne	pc, [r0], r7
    ced4:			; <UNDEFINED> instruction: 0xf0272007
    ced8:			; <UNDEFINED> instruction: 0x4621fb37
    cedc:	andcs	r4, r3, r2, lsl #12
    cee0:	blx	fe848f2e <rpl_re_syntax_options@@Base+0xfe7db44e>
    cee4:	stmdacs	r7, {r0, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    cee8:	adchi	pc, lr, r0
    ceec:	mrc	7, 3, APSR_nzcv, cr12, cr8, {7}
    cef0:	movwls	r2, #768	; 0x300
    cef4:	movtcs	lr, #2519	; 0x9d7
    cef8:	stc2	7, cr15, [r4, #-1016]!	; 0xfffffc08
    cefc:	bvs	1845fe8 <rpl_re_syntax_options@@Base+0x17d8508>
    cf00:	blx	1948f64 <rpl_re_syntax_options@@Base+0x18db484>
    cf04:	bllt	fe68af08 <rpl_re_syntax_options@@Base+0xfe61d428>
    cf08:			; <UNDEFINED> instruction: 0xf43f2807
    cf0c:	strb	sl, [sp, r7, lsl #28]!
    cf10:	ldrdeq	pc, [r0], r7
    cf14:			; <UNDEFINED> instruction: 0xf8d7465c
    cf18:			; <UNDEFINED> instruction: 0xf8d7a020
    cf1c:			; <UNDEFINED> instruction: 0xf7f9b010
    cf20:			; <UNDEFINED> instruction: 0x4630e858
    cf24:			; <UNDEFINED> instruction: 0xf8c72300
    cf28:			; <UNDEFINED> instruction: 0xf7f83080
    cf2c:	smladx	sl, r2, pc, lr	; <UNPREDICTABLE>
    cf30:			; <UNDEFINED> instruction: 0x31d1f89b
    cf34:	ldrdne	pc, [r8], -sl
    cf38:			; <UNDEFINED> instruction: 0xf0402b00
    cf3c:	andcs	r8, r0, #-1073741793	; 0xc000001f
    cf40:			; <UNDEFINED> instruction: 0xf0204648
    cf44:	stmdacs	r0, {r0, r4, r8, fp, ip, sp, lr, pc}
    cf48:	msrhi	CPSR_xc, #0
    cf4c:	ldrdne	pc, [r8], -sl
    cf50:			; <UNDEFINED> instruction: 0xf0204648
    cf54:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
    cf58:	cfldrsge	mvf15, [r6], {127}	; 0x7f
    cf5c:			; <UNDEFINED> instruction: 0xf7fb6ef8
    cf60:	strbmi	pc, [r8], -r1, asr #26	; <UNPREDICTABLE>
    cf64:	ldc2	7, cr15, [lr, #-1004]!	; 0xfffffc14
    cf68:	ldrdcc	pc, [r0], -r8
    cf6c:			; <UNDEFINED> instruction: 0xf0002b00
    cf70:	stmdavs	r3!, {r2, r3, r4, r8, r9, pc}^
    cf74:			; <UNDEFINED> instruction: 0xf100071b
    cf78:			; <UNDEFINED> instruction: 0xf04f8318
    cf7c:			; <UNDEFINED> instruction: 0xf7fe0803
    cf80:			; <UNDEFINED> instruction: 0xf8dfbf96
    cf84:	andcs	r1, r5, #20, 14	; 0x500000
    cf88:	ldrbtmi	r6, [r9], #-2744	; 0xfffff548
    cf8c:	ldmda	r4, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cf90:			; <UNDEFINED> instruction: 0xf7fe4602
    cf94:	stmdacs	sp, {r5, r6, r7, r9, sl, fp, ip, sp, pc}
    cf98:			; <UNDEFINED> instruction: 0xf8dfd1a8
    cf9c:	andcs	r1, r0, r0, lsl #14
    cfa0:			; <UNDEFINED> instruction: 0xf0114479
    cfa4:			; <UNDEFINED> instruction: 0xf8dffa6b
    cfa8:	andcs	r1, r5, #248, 12	; 0xf800000
    cfac:	ldrbtmi	r2, [r9], #-0
    cfb0:	stmda	r2, {r0, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    cfb4:	strmi	r4, [r1], -sl, lsr #12
    cfb8:	svclt	0x00c8f7fe
    cfbc:	orrsle	r2, r5, ip, lsr #16
    cfc0:	usatne	pc, #0, pc, asr #17	; <UNPREDICTABLE>
    cfc4:	ldrbtmi	r2, [r9], #-0
    cfc8:	blx	1649014 <rpl_re_syntax_options@@Base+0x15db534>
    cfcc:			; <UNDEFINED> instruction: 0x16d8f8df
    cfd0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    cfd4:	svclt	0x0094f7fe
    cfd8:			; <UNDEFINED> instruction: 0x16d0f8df
    cfdc:	strtmi	r2, [r8], -r5, lsl #4
    cfe0:			; <UNDEFINED> instruction: 0xf7f94479
    cfe4:	strmi	lr, [r1], -sl, lsr #16
    cfe8:			; <UNDEFINED> instruction: 0xf0114628
    cfec:			; <UNDEFINED> instruction: 0xf7fffa47
    cff0:			; <UNDEFINED> instruction: 0xf8dfb952
    cff4:	ldrbtmi	r1, [r9], #-1724	; 0xfffff944
    cff8:	blx	1049044 <rpl_re_syntax_options@@Base+0xfdb564>
    cffc:	stmdblt	lr!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d000:	stc	7, cr15, [r2], {249}	; 0xf9
    d004:	eorsvs	r6, sl, #401408	; 0x62000
    d008:			; <UNDEFINED> instruction: 0xf7f86800
    d00c:			; <UNDEFINED> instruction: 0xf8dfedc4
    d010:	bvs	e92aa8 <rpl_re_syntax_options@@Base+0xe24fc8>
    d014:			; <UNDEFINED> instruction: 0x46034479
    d018:			; <UNDEFINED> instruction: 0xf0112003
    d01c:	ldr	pc, [r2], r3, lsl #22
    d020:			; <UNDEFINED> instruction: 0x1694f8df
    d024:			; <UNDEFINED> instruction: 0xf7f94479
    d028:			; <UNDEFINED> instruction: 0x4605e8ba
    d02c:	bllt	78b030 <rpl_re_syntax_options@@Base+0x71d550>
    d030:	pkhtbne	pc, r8, pc, asr #17	; <UNPREDICTABLE>
    d034:	ldrbtmi	r2, [r9], #-0
    d038:	blx	849084 <rpl_re_syntax_options@@Base+0x7db5a4>
    d03c:	pkhtbne	pc, r0, pc, asr #17	; <UNPREDICTABLE>
    d040:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    d044:	svclt	0x005cf7fe
    d048:	msrpl	SPSR_f, fp	; <illegal shifter operand>
    d04c:			; <UNDEFINED> instruction: 0xf47f2d00
    d050:			; <UNDEFINED> instruction: 0xf8dfad3a
    d054:	andcs	r1, r5, #112, 12	; 0x7000000
    d058:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d05c:	svc	0x00ecf7f8
    d060:	strtmi	r4, [r8], -r1, lsl #12
    d064:	blx	2c90b0 <rpl_re_syntax_options@@Base+0x25b5d0>
    d068:			; <UNDEFINED> instruction: 0xf8dfe52d
    d06c:			; <UNDEFINED> instruction: 0x4618165c
    d070:	ldrmi	r2, [lr], -r5, lsl #4
    d074:			; <UNDEFINED> instruction: 0xf7f84479
    d078:	strmi	lr, [r1], -r0, ror #31
    d07c:			; <UNDEFINED> instruction: 0xf0114630
    d080:			; <UNDEFINED> instruction: 0xf897f9fd
    d084:	blcs	19238 <ASN1_STRING_length@plt+0x129d0>
    d088:	rschi	pc, ip, r0
    d08c:	ldrdcc	pc, [r4], -sl
    d090:	msreq	SPSR_f, fp	; <illegal shifter operand>
    d094:	andle	r2, r8, r3, lsl #22
    d098:			; <UNDEFINED> instruction: 0xf47f2800
    d09c:			; <UNDEFINED> instruction: 0xf8dfacf5
    d0a0:	ldrbtmi	r1, [r9], #-1580	; 0xfffff9d4
    d0a4:	blx	fefc90f0 <rpl_re_syntax_options@@Base+0xfef5b610>
    d0a8:	stmdblt	r0!, {r1, r2, r3, r5, r6, r7, sl, sp, lr, pc}
    d0ac:			; <UNDEFINED> instruction: 0x1620f8df
    d0b0:			; <UNDEFINED> instruction: 0xf0114479
    d0b4:	vcvtvs.f16.s32	s31, s7	; <UNPREDICTABLE>
    d0b8:			; <UNDEFINED> instruction: 0xf0032100
    d0bc:	ldmdacs	lr, {r0, r6, r8, r9, fp, ip, sp, lr, pc}
    d0c0:			; <UNDEFINED> instruction: 0xf0004680
    d0c4:			; <UNDEFINED> instruction: 0xf89b8261
    d0c8:	stmdacs	r0, {r3, r5, r6, r8}
    d0cc:			; <UNDEFINED> instruction: 0x81b4f000
    d0d0:			; <UNDEFINED> instruction: 0x46296ef8
    d0d4:	blx	fe3490ea <rpl_re_syntax_options@@Base+0xfe2db60a>
    d0d8:	pkhbtmi	r2, r0, pc, lsl #16	; <UNPREDICTABLE>
    d0dc:	subhi	pc, r7, #0
    d0e0:	msrcc	SPSR_f, fp	; <illegal shifter operand>
    d0e4:	blcs	260d8 <ASN1_STRING_length@plt+0x1f870>
    d0e8:	orrshi	pc, r5, r0
    d0ec:			; <UNDEFINED> instruction: 0xf43f2d43
    d0f0:	stmdavs	r3!, {r0, r3, r6, r7, sl, fp, sp, pc}
    d0f4:	nopeq	{67}	; 0x43
    d0f8:	strb	r6, [r5], #35	; 0x23
    d0fc:	ldrbeq	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    d100:			; <UNDEFINED> instruction: 0xf0114478
    d104:			; <UNDEFINED> instruction: 0xf89bfb01
    d108:	blcs	196bc <ASN1_STRING_length@plt+0x12e54>
    d10c:	cfldrsge	mvf15, [r2, #248]!	; 0xf8
    d110:	strbeq	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
    d114:			; <UNDEFINED> instruction: 0x46434632
    d118:	ldrbtmi	r6, [r8], #-2593	; 0xfffff5df
    d11c:			; <UNDEFINED> instruction: 0xf0114646
    d120:	stmibvs	r3!, {r0, r1, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
    d124:	stclt	7, cr15, [r8, #1016]!	; 0x3f8
    d128:			; <UNDEFINED> instruction: 0xf7f96a60
    d12c:	stmdacs	r0, {r1, r2, r3, r4, fp, sp, lr, pc}
    d130:	bge	fe58ac34 <rpl_re_syntax_options@@Base+0xfe51d154>
    d134:	bl	1a4b120 <rpl_re_syntax_options@@Base+0x19dd640>
    d138:			; <UNDEFINED> instruction: 0xf04f6a62
    d13c:	ldrbtvs	r0, [sl], -pc, lsr #16
    d140:			; <UNDEFINED> instruction: 0xf7f86800
    d144:			; <UNDEFINED> instruction: 0xf8dfed28
    d148:	mrcvs	5, 3, r1, cr10, cr4, {4}
    d14c:			; <UNDEFINED> instruction: 0x46034479
    d150:			; <UNDEFINED> instruction: 0xf0112001
    d154:	vcvtvs.f32.u32	s31, s15
    d158:	svclt	0x00e9f7fe
    d15c:	strne	pc, [r0, #2271]	; 0x8df
    d160:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    d164:	svc	0x0068f7f8
    d168:			; <UNDEFINED> instruction: 0x46486238
    d16c:	ldc2	7, cr15, [lr], {251}	; 0xfb
    d170:	andcc	lr, r3, #3522560	; 0x35c000
    d174:	andls	r6, r0, r9, lsr sl
    d178:			; <UNDEFINED> instruction: 0xf0112001
    d17c:			; <UNDEFINED> instruction: 0xf89bfa53
    d180:	blcs	19728 <ASN1_STRING_length@plt+0x12ec0>
    d184:	blge	1c0a288 <rpl_re_syntax_options@@Base+0x1b9c7a8>
    d188:	ldrbne	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    d18c:	ldrbtmi	r2, [r9], #-3
    d190:			; <UNDEFINED> instruction: 0xf974f011
    d194:	bllt	1a0b198 <rpl_re_syntax_options@@Base+0x199d6b8>
    d198:	strbeq	pc, [ip, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
    d19c:	teqvs	fp, #201326592	; 0xc000000
    d1a0:			; <UNDEFINED> instruction: 0xf0114478
    d1a4:			; <UNDEFINED> instruction: 0xf7fefab1
    d1a8:			; <UNDEFINED> instruction: 0xf8dfbd6d
    d1ac:	strcs	r0, [r0, #-1344]	; 0xfffffac0
    d1b0:			; <UNDEFINED> instruction: 0xf0114478
    d1b4:	stmibvs	r3!, {r0, r3, r5, r7, r9, fp, ip, sp, lr, pc}
    d1b8:			; <UNDEFINED> instruction: 0xf43f2b01
    d1bc:			; <UNDEFINED> instruction: 0xf7fea9ad
    d1c0:			; <UNDEFINED> instruction: 0xf8dfbd5f
    d1c4:	andcs	r1, r5, #44, 10	; 0xb000000
    d1c8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
    d1cc:	svc	0x0034f7f8
    d1d0:	strtmi	r4, [r8], -r1, lsl #12
    d1d4:			; <UNDEFINED> instruction: 0xf952f011
    d1d8:	stmlt	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d1dc:			; <UNDEFINED> instruction: 0xf0064628
    d1e0:			; <UNDEFINED> instruction: 0xf8d7f9a1
    d1e4:	strmi	r2, [r1], -r4, lsl #1
    d1e8:	streq	pc, [r8, #-2271]	; 0xfffff721
    d1ec:			; <UNDEFINED> instruction: 0xf0114478
    d1f0:			; <UNDEFINED> instruction: 0xf7fefa8b
    d1f4:	stmibvs	r3!, {r2, r4, r6, r8, r9, sl, fp, ip, sp, pc}^
    d1f8:			; <UNDEFINED> instruction: 0xf0002b01
    d1fc:	blcs	2d4f8 <ASN1_STRING_length@plt+0x26c90>
    d200:	cfldrdge	mvd15, [r0], #-508	; 0xfffffe04
    d204:	msrcc	SPSR_fxc, fp	; <illegal shifter operand>
    d208:			; <UNDEFINED> instruction: 0xf0402b00
    d20c:	stmdavs	r3!, {r3, r4, r6, r7, r8, pc}
    d210:	tsteq	r8, #67	; 0x43	; <UNPREDICTABLE>
    d214:	strbt	r6, [r5], #-35	; 0xffffffdd
    d218:	ldrbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    d21c:	ldrbtmi	r2, [r9], #-0
    d220:			; <UNDEFINED> instruction: 0xf92cf011
    d224:	ldrbne	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    d228:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    d22c:	mcrlt	7, 3, pc, cr8, cr14, {7}	; <UNPREDICTABLE>
    d230:	strbne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
    d234:			; <UNDEFINED> instruction: 0xf0114479
    d238:	ldrb	pc, [r8], #-2549	; 0xfffff60b	; <UNPREDICTABLE>
    d23c:	rsbeq	pc, ip, #-1073741823	; 0xc0000001
    d240:			; <UNDEFINED> instruction: 0xf01f4648
    d244:	stmdacs	r0, {r0, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    d248:	adchi	pc, r1, r0, asr #32
    d24c:			; <UNDEFINED> instruction: 0x31d1f89b
    d250:			; <UNDEFINED> instruction: 0xf8dfb12b
    d254:			; <UNDEFINED> instruction: 0x200114b0
    d258:			; <UNDEFINED> instruction: 0xf0114479
    d25c:			; <UNDEFINED> instruction: 0xf8daf90f
    d260:	strbt	r1, [ip], -r8
    d264:	msreq	SPSR_f, fp	; <illegal shifter operand>
    d268:			; <UNDEFINED> instruction: 0xf8dfe716
    d26c:	vqshl.s8	d16, d12, d16
    d270:	ldrbtmi	r3, [r8], #-478	; 0xfffffe22
    d274:	blx	12492c0 <rpl_re_syntax_options@@Base+0x11db7e0>
    d278:	mcrlt	7, 0, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
    d27c:	strne	pc, [ip], #2271	; 0x8df
    d280:			; <UNDEFINED> instruction: 0x462a4618
    d284:			; <UNDEFINED> instruction: 0xf0114479
    d288:	ldrb	pc, [r6], #-2509	; 0xfffff633	; <UNPREDICTABLE>
    d28c:	strne	pc, [r0], #2271	; 0x8df
    d290:			; <UNDEFINED> instruction: 0xf0114479
    d294:			; <UNDEFINED> instruction: 0xf7fff8f3
    d298:			; <UNDEFINED> instruction: 0xf8dfb8be
    d29c:	ldrbtmi	r1, [r9], #-1144	; 0xfffffb88
    d2a0:			; <UNDEFINED> instruction: 0xf8ecf011
    d2a4:	ldmdblt	sl, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d2a8:	strbtne	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    d2ac:	strtmi	r2, [r8], -r5, lsl #4
    d2b0:			; <UNDEFINED> instruction: 0xf7f84479
    d2b4:	strmi	lr, [r1], -r2, asr #29
    d2b8:			; <UNDEFINED> instruction: 0xf0114628
    d2bc:	ldrt	pc, [r2], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    d2c0:	ldrbne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    d2c4:	ldrbtmi	r2, [r9], #-0
    d2c8:			; <UNDEFINED> instruction: 0xf8d8f011
    d2cc:	ldrbne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    d2d0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    d2d4:	mrclt	7, 0, APSR_nzcv, cr4, cr14, {7}
    d2d8:	orreq	pc, r4, #-1073741823	; 0xc0000001
    d2dc:			; <UNDEFINED> instruction: 0x46226cb9
    d2e0:			; <UNDEFINED> instruction: 0xf0004650
    d2e4:	stmdavs	r3!, {r0, r1, r3, r4, r9, sl, fp, ip, sp, lr, pc}^
    d2e8:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
    d2ec:	ldmdacs	r9, {r0, r1, r5, r6, sp, lr}
    d2f0:	mrcvs	15, 7, fp, cr8, cr12, {0}
    d2f4:	stmdaeq	r3!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d2f8:	svcge	0x0019f47e
    d2fc:	ldrdvs	pc, [r4], r7
    d300:			; <UNDEFINED> instruction: 0xf0002e00
    d304:			; <UNDEFINED> instruction: 0xf8da811e
    d308:	and	fp, r6, r4, lsr #32
    d30c:	strcs	r6, [r0, #-2678]	; 0xfffff58a
    d310:	addvs	pc, r4, r7, asr #17
    d314:			; <UNDEFINED> instruction: 0xf0002e00
    d318:	ldmdavs	r0!, {r2, r4, r8, pc}^
    d31c:			; <UNDEFINED> instruction: 0xf7f94659
    d320:	pkhtbmi	lr, r0, r6, asr #20
    d324:	mvnsle	r2, r0, lsl #16
    d328:	ldrbtmi	r4, [r9], #-2558	; 0xfffff602
    d32c:			; <UNDEFINED> instruction: 0xf8a6f011
    d330:			; <UNDEFINED> instruction: 0x464049fd
    d334:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    d338:	mrc	7, 3, APSR_nzcv, cr14, cr8, {7}
    d33c:			; <UNDEFINED> instruction: 0xf8da6678
    d340:			; <UNDEFINED> instruction: 0xf0270024
    d344:	vaddvs.f32	s31, s18, s31
    d348:	andcs	r4, r1, r2, lsl #12
    d34c:			; <UNDEFINED> instruction: 0xf96af011
    d350:			; <UNDEFINED> instruction: 0xf7fb6ef8
    d354:			; <UNDEFINED> instruction: 0xf04ffb47
    d358:			; <UNDEFINED> instruction: 0x464833ff
    d35c:			; <UNDEFINED> instruction: 0xf7fb60a3
    d360:	svcvs	0x0038fb41
    d364:	blx	fcb35a <rpl_re_syntax_options@@Base+0xf5d87a>
    d368:	svclt	0x00142d00
    d36c:	stmdaeq	r3!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d370:	stmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d374:	ldclt	7, cr15, [fp, #1016]	; 0x3f8
    d378:	msrcc	SPSR_fxc, fp	; <illegal shifter operand>
    d37c:			; <UNDEFINED> instruction: 0xf43f2b00
    d380:	stmiami	sl!, {r0, r2, r3, r5, r7, r8, r9, fp, sp, pc}^
    d384:			; <UNDEFINED> instruction: 0xf0114478
    d388:			; <UNDEFINED> instruction: 0xf7fff9bf
    d38c:	stmibmi	r8!, {r0, r1, r2, r5, r7, r8, r9, fp, ip, sp, pc}^
    d390:	ldrbtmi	r2, [r9], #-1
    d394:			; <UNDEFINED> instruction: 0xf872f011
    d398:			; <UNDEFINED> instruction: 0x4633e5d8
    d39c:	andle	r3, r6, r1, lsl #6
    d3a0:	andcs	r4, r1, r4, ror #19
    d3a4:	andcc	lr, r3, #3522560	; 0x35c000
    d3a8:			; <UNDEFINED> instruction: 0xf0114479
    d3ac:	stmibmi	r2!, {r0, r1, r3, r4, r5, r8, fp, ip, sp, lr, pc}^
    d3b0:	andcs	r2, r0, r5, lsl #4
    d3b4:	ldmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d3b8:			; <UNDEFINED> instruction: 0xf7fe4479
    d3bc:			; <UNDEFINED> instruction: 0xf04fbda2
    d3c0:			; <UNDEFINED> instruction: 0xf7fe0810
    d3c4:			; <UNDEFINED> instruction: 0x4633bd74
    d3c8:	andle	r3, r6, r1, lsl #6
    d3cc:	ldrdcs	r4, [r1], -fp
    d3d0:	andcc	lr, r3, #3522560	; 0x35c000
    d3d4:			; <UNDEFINED> instruction: 0xf0114479
    d3d8:	ldmibmi	r9, {r0, r2, r5, r8, fp, ip, sp, lr, pc}^
    d3dc:	andcs	r2, r0, r5, lsl #4
    d3e0:			; <UNDEFINED> instruction: 0xf7f84479
    d3e4:	strmi	lr, [r1], -sl, lsr #28
    d3e8:			; <UNDEFINED> instruction: 0xf0112001
    d3ec:	svcvs	0x007cf847
    d3f0:	andcs	r4, r3, #212, 18	; 0x350000
    d3f4:			; <UNDEFINED> instruction: 0x46204479
    d3f8:			; <UNDEFINED> instruction: 0xf956f021
    d3fc:			; <UNDEFINED> instruction: 0xf8dab920
    d400:	blcs	d9418 <rpl_re_syntax_options@@Base+0x6b938>
    d404:	adchi	pc, r7, r0
    d408:			; <UNDEFINED> instruction: 0xf04f4620
    d40c:			; <UNDEFINED> instruction: 0xf7f80810
    d410:			; <UNDEFINED> instruction: 0xf7feede0
    d414:	stmibmi	ip, {r2, r3, r6, r8, sl, fp, ip, sp, pc}^
    d418:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
    d41c:			; <UNDEFINED> instruction: 0xf82ef011
    d420:			; <UNDEFINED> instruction: 0xf43f2d43
    d424:	stmdavs	r3!, {r0, r1, r2, r3, r4, r8, r9, sl, fp, sp, pc}
    d428:			; <UNDEFINED> instruction: 0xf89b2201
    d42c:			; <UNDEFINED> instruction: 0xf0430168
    d430:	mvnsvs	r0, #32, 6	; 0x80000000
    d434:	strt	r6, [pc], -r3, lsr #32
    d438:	ldrbtmi	r4, [r9], #-2500	; 0xfffff63c
    d43c:			; <UNDEFINED> instruction: 0xf81ef011
    d440:	msreq	SPSR_f, fp	; <illegal shifter operand>
    d444:			; <UNDEFINED> instruction: 0xf47f2800
    d448:	stmibmi	r1, {r0, r1, r6, r9, sl, fp, sp, pc}^
    d44c:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
    d450:			; <UNDEFINED> instruction: 0xf8e8f011
    d454:			; <UNDEFINED> instruction: 0xf7f9e63c
    d458:			; <UNDEFINED> instruction: 0x4603e9d8
    d45c:	ldmdavs	lr, {r3, r4, r5, r6, r7, r9, sl, fp, sp, lr}
    d460:	blx	ff04b454 <rpl_re_syntax_options@@Base+0xfefdd974>
    d464:			; <UNDEFINED> instruction: 0xf04f49bb
    d468:	andcs	r3, r5, #-67108861	; 0xfc000003
    d46c:	ldrbtmi	r6, [r9], #-163	; 0xffffff5d
    d470:			; <UNDEFINED> instruction: 0xf7f82000
    d474:	strmi	lr, [r1], -r2, ror #27
    d478:	ldrtvs	r4, [r9], -r8, lsr #12
    d47c:			; <UNDEFINED> instruction: 0xf852f006
    d480:	ldrdcc	pc, [r4], r7
    d484:			; <UNDEFINED> instruction: 0x667865bb
    d488:			; <UNDEFINED> instruction: 0xf7f84630
    d48c:	ldmib	r7, {r2, r7, r8, r9, fp, sp, lr, pc}^
    d490:	lfmvs	f1, 4, [fp, #96]!	; 0x60
    d494:	andcs	r9, r0, r0
    d498:			; <UNDEFINED> instruction: 0xf8c4f011
    d49c:			; <UNDEFINED> instruction: 0xf7fa4630
    d4a0:	stmdacs	r0, {r0, r1, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    d4a4:			; <UNDEFINED> instruction: 0xf04fbf14
    d4a8:			; <UNDEFINED> instruction: 0xf04f0803
    d4ac:			; <UNDEFINED> instruction: 0xf7fe0805
    d4b0:	stmibmi	r9!, {r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, pc}
    d4b4:	andcs	r2, r0, r5, lsl #4
    d4b8:	ldmdaeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d4bc:	str	r4, [r3], #1145	; 0x479
    d4c0:	ldrbtmi	r4, [r8], #-2214	; 0xfffff75a
    d4c4:			; <UNDEFINED> instruction: 0xf920f011
    d4c8:	ldmlt	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    d4cc:	msrcs	SPSR_fxc, fp	; <illegal shifter operand>
    d4d0:	tsteq	r4, #67	; 0x43	; <UNPREDICTABLE>
    d4d4:	bcs	25568 <ASN1_STRING_length@plt+0x1ed00>
    d4d8:	svcge	0x000ff43e
    d4dc:			; <UNDEFINED> instruction: 0xf04f48a0
    d4e0:	ldrbtmi	r0, [r8], #-2083	; 0xfffff7dd
    d4e4:			; <UNDEFINED> instruction: 0xf910f011
    d4e8:	stcllt	7, cr15, [r1], #1016	; 0x3f8
    d4ec:	andeq	lr, r1, #80, 20	; 0x50000
    d4f0:			; <UNDEFINED> instruction: 0xf89bd062
    d4f4:			; <UNDEFINED> instruction: 0xf043216b
    d4f8:	eorvs	r0, r3, r8, lsl r3
    d4fc:			; <UNDEFINED> instruction: 0xf43e2a00
    d500:	ldmmi	r8, {r2, r3, r4, r5, r6, r7, r9, sl, fp, sp, pc}
    d504:	stmdaeq	r3!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d508:			; <UNDEFINED> instruction: 0xf0114478
    d50c:			; <UNDEFINED> instruction: 0xf7fef8fd
    d510:			; <UNDEFINED> instruction: 0xf89bbcce
    d514:			; <UNDEFINED> instruction: 0xf043216b
    d518:	eorvs	r0, r3, r0, lsl r3
    d51c:			; <UNDEFINED> instruction: 0xf43e2a00
    d520:	ldmmi	r1, {r2, r3, r5, r6, r7, r9, sl, fp, sp, pc}
    d524:	stmdaeq	r3!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d528:			; <UNDEFINED> instruction: 0xf0114478
    d52c:			; <UNDEFINED> instruction: 0xf7fef8ed
    d530:	stmmi	lr, {r1, r2, r3, r4, r5, r7, sl, fp, ip, sp, pc}
    d534:			; <UNDEFINED> instruction: 0xf0114478
    d538:			; <UNDEFINED> instruction: 0xf7fff8e7
    d53c:			; <UNDEFINED> instruction: 0xf7f8bacf
    d540:	stmibmi	fp, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
    d544:	ldrbtmi	r2, [r9], #-0
    d548:			; <UNDEFINED> instruction: 0xff98f010
    d54c:	andcs	r4, r5, #2244608	; 0x224000
    d550:	ldrbtmi	r2, [r9], #-0
    d554:	stmibmi	r8, {r4, r5, r6, r7, r9, sl, sp, lr, pc}
    d558:			; <UNDEFINED> instruction: 0xf04f2001
    d55c:	ldrbtmi	r0, [r9], #-2065	; 0xfffff7ef
    d560:			; <UNDEFINED> instruction: 0xff8cf010
    d564:			; <UNDEFINED> instruction: 0xf7f86f78
    d568:			; <UNDEFINED> instruction: 0xf7feed34
    d56c:	stmibmi	r3, {r5, r7, sl, fp, ip, sp, pc}
    d570:	andcs	r2, r0, r5, lsl #4
    d574:			; <UNDEFINED> instruction: 0xf7f84479
    d578:	strtmi	lr, [sl], -r0, ror #26
    d57c:	andcs	r4, r1, r1, lsl #12
    d580:			; <UNDEFINED> instruction: 0xf850f011
    d584:	ldclt	7, cr15, [r3], {254}	; 0xfe
    d588:	andcs	r4, r5, #2048000	; 0x1f4000
    d58c:			; <UNDEFINED> instruction: 0xf7ff4479
    d590:	vmovvs.u8	fp, d8[5]
    d594:	blx	9cb588 <rpl_re_syntax_options@@Base+0x95daa8>
    d598:			; <UNDEFINED> instruction: 0xf7fb4648
    d59c:	ldmdbmi	r9!, {r0, r1, r5, r9, fp, ip, sp, lr, pc}^
    d5a0:	ldrbtmi	r2, [r9], #-1
    d5a4:			; <UNDEFINED> instruction: 0xff6af010
    d5a8:			; <UNDEFINED> instruction: 0x4628e4de
    d5ac:	stmdaeq	r3, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d5b0:	bl	ffbcb598 <rpl_re_syntax_options@@Base+0xffb5dab8>
    d5b4:	ldcllt	7, cr15, [fp], #-1016	; 0xfffffc08
    d5b8:			; <UNDEFINED> instruction: 0xf7fe6023
    d5bc:	ldmdami	r2!, {r1, r2, r3, r4, r7, r9, sl, fp, ip, sp, pc}^
    d5c0:			; <UNDEFINED> instruction: 0xf0114478
    d5c4:	strt	pc, [r2], -r1, lsr #17
    d5c8:	ldrdeq	r0, [r0], -r8
    d5cc:	muleq	r3, r4, r8
    d5d0:	andeq	r2, r3, r8, asr #20
    d5d4:	andeq	r2, r3, lr, ror #15
    d5d8:	andeq	r2, r3, sl, asr #28
    d5dc:	andeq	r2, r3, sl, lsl #22
    d5e0:			; <UNDEFINED> instruction: 0x00032dba
    d5e4:	andeq	r2, r3, r2, asr #26
    d5e8:	andeq	r2, r3, r0, lsl ip
    d5ec:	andeq	r5, r4, r2, lsl #3
    d5f0:	andeq	r2, r3, sl, asr #15
    d5f4:	andeq	r2, r3, lr, lsl #26
    d5f8:	ldrdeq	r2, [r3], -ip
    d5fc:	andeq	r2, r3, r8, lsl #25
    d600:	andeq	r5, r4, r6, lsr r1
    d604:	andeq	r2, r3, lr, ror r7
    d608:	andeq	r5, r4, lr, lsl r1
    d60c:	andeq	r2, r3, r6, ror #15
    d610:	andeq	r5, r4, r6, lsl #2
    d614:	andeq	r2, r3, sl, ror #15
    d618:	strheq	r5, [r4], -r2
    d61c:	andeq	r2, r3, r8, asr r8
    d620:	ldrdeq	r5, [r4], -r4
    d624:	andeq	r2, r3, lr, lsl #18
    d628:	ldrdeq	r4, [r4], -lr
    d62c:	andeq	r2, r3, sl, ror r6
    d630:	andeq	r4, r4, r6, asr #31
    d634:	andeq	r2, r3, r6, asr #12
    d638:	andeq	r4, r4, ip, lsr #31
    d63c:	strdeq	r2, [r3], -r4
    d640:	muleq	r4, r2, pc	; <UNPREDICTABLE>
    d644:	andeq	r2, r3, lr, lsr #12
    d648:	andeq	r4, r4, r8, ror pc
    d64c:	andeq	r2, r3, r8, lsl sl
    d650:	andeq	r4, r4, r0, asr pc
    d654:	andeq	r2, r3, r0, lsl sl
    d658:	andeq	r4, r4, r8, lsr pc
    d65c:	ldrdeq	r2, [r3], -r4
    d660:	andeq	r4, r4, lr, lsl pc
    d664:	andeq	r2, r3, r6, ror #10
    d668:	andeq	r4, r4, r4, lsl #30
    d66c:	andeq	r2, r3, r6, ror #20
    d670:	andeq	r4, r4, r8, asr #29
    d674:	andeq	r2, r3, r0, asr #20
    d678:	muleq	r4, ip, lr
    d67c:	andeq	r2, r3, ip, ror #19
    d680:	andeq	r2, r3, r6, asr #23
    d684:	andeq	r2, r3, lr, lsr #25
    d688:	andeq	r4, r4, r8, asr sp
    d68c:	andeq	r4, r4, sl, lsl sp
    d690:	andeq	r2, r3, r2, ror #6
    d694:	andeq	lr, r3, r2, lsl #21
    d698:	andeq	r2, r3, lr, ror #6
    d69c:			; <UNDEFINED> instruction: 0x00044bbc
    d6a0:	muleq	r3, r6, r4
    d6a4:	muleq	r4, r6, fp
    d6a8:	andeq	r2, r3, r2, lsr r2
    d6ac:	andeq	r2, r3, r8, lsl r3
    d6b0:	andeq	r4, r4, r6, ror #22
    d6b4:	ldrdeq	lr, [r3], -ip
    d6b8:	muleq	r3, r0, r7
    d6bc:	andeq	r4, r4, r6, lsr #22
    d6c0:	andeq	r2, r3, lr, ror #2
    d6c4:	andeq	r2, r3, r2, ror #5
    d6c8:	andeq	r2, r3, ip, ror #3
    d6cc:	andeq	r2, r3, lr, asr r2
    d6d0:			; <UNDEFINED> instruction: 0x000321bc
    d6d4:			; <UNDEFINED> instruction: 0x000323b0
    d6d8:	andeq	r2, r3, r2, asr #7
    d6dc:	andeq	lr, r3, r4, lsr #23
    d6e0:	andeq	r2, r3, lr, ror #13
    d6e4:	andeq	r4, r4, lr, asr #19
    d6e8:	andeq	r2, r3, ip, lsl #7
    d6ec:	andeq	r2, r3, r4, asr r3
    d6f0:	andeq	r2, r3, lr, lsr #2
    d6f4:	andeq	r2, r3, ip, asr r4
    d6f8:	andeq	r4, r4, lr, lsr r9
    d6fc:	andeq	r1, r3, r6, lsl #31
    d700:	andeq	r2, r3, ip, ror #3
    d704:	andeq	r2, r3, r0, ror #10
    d708:	andeq	r1, r3, r2, asr #29
    d70c:	andeq	r2, r3, ip, lsr #3
    d710:	andeq	r2, r3, r8, ror #6
    d714:	andeq	r2, r3, r2, lsl r4
    d718:	andeq	r2, r3, r8, asr #32
    d71c:	muleq	r4, r6, r8
    d720:	ldrdeq	r1, [r3], -lr
    d724:	andeq	r4, r4, r2, lsr r8
    d728:	andeq	r2, r3, sl, lsr #14
    d72c:	andeq	r2, r3, r4
    d730:	muleq	r3, r2, r4
    d734:	andeq	r2, r3, r8, asr #9
    d738:	andeq	r2, r3, r4, asr #9
    d73c:	muleq	r3, ip, r4
    d740:	andeq	r2, r3, r0, asr #9
    d744:	andeq	r2, r3, r4, asr #9
    d748:	ldrdeq	r1, [r3], -lr
    d74c:	andeq	r1, r3, r2, ror lr
    d750:	andeq	r1, r3, r6, ror #28
    d754:	strdeq	r2, [r3], -lr
    d758:			; <UNDEFINED> instruction: 0x000325b8
    d75c:	andeq	r2, r3, r2, asr #5
    d760:	andeq	r2, r3, sl, lsr #10
    d764:	andeq	r2, r3, r0, lsr #9
    d768:	ldrdeq	r2, [r3], -r4
    d76c:	andeq	r1, r3, r4, lsl lr
    d770:	andeq	r4, r4, r6, lsl r6
    d774:	strdeq	r2, [r3], -sl
    d778:	andeq	r2, r3, lr, asr r3
    d77c:	andeq	r1, r3, r4, asr sp
    d780:	strdeq	r1, [r3], -r0
    d784:	andeq	r2, r3, lr, asr r2
    d788:	andeq	r1, r3, r4, lsl lr
    d78c:	svcmi	0x00f0e92d
    d790:	bleq	498d4 <_IO_stdin_used@@Base+0xb094>
    d794:	blhi	c8c50 <rpl_re_syntax_options@@Base+0x5b170>
    d798:	beq	498dc <_IO_stdin_used@@Base+0xb09c>
    d79c:			; <UNDEFINED> instruction: 0x5724f8df
    d7a0:			; <UNDEFINED> instruction: 0xf8df4690
    d7a4:	ldrbtmi	r4, [sp], #-1828	; 0xfffff8dc
    d7a8:			; <UNDEFINED> instruction: 0x6720f8df
    d7ac:	svcge	0x0008b0f7
    d7b0:	mcr	4, 0, r4, cr8, cr14, {3}
    d7b4:	cmnvs	lr, r0, lsl sl
    d7b8:			; <UNDEFINED> instruction: 0xf8df592c
    d7bc:	stmdavs	r4!, {r2, r4, r8, r9, sl, ip, lr}
    d7c0:			; <UNDEFINED> instruction: 0x41b4f8c7
    d7c4:	streq	pc, [r0], #-79	; 0xffffffb1
    d7c8:	blge	3c7eec <rpl_re_syntax_options@@Base+0x35a40c>
    d7cc:			; <UNDEFINED> instruction: 0x4633461c
    d7d0:	stmib	r7, {r0, r2, r4, r5, r6, r8, fp, ip, lr}^
    d7d4:	teqvs	r9, #16, 22	; 0x4000
    d7d8:			; <UNDEFINED> instruction: 0x3098f8d5
    d7dc:	ldrdlt	pc, [r4], -r4	; <UNPREDICTABLE>
    d7e0:			; <UNDEFINED> instruction: 0xf8d7627b
    d7e4:			; <UNDEFINED> instruction: 0x61bb31e8
    d7e8:			; <UNDEFINED> instruction: 0x31ecf897
    d7ec:	bcs	260e0 <ASN1_STRING_length@plt+0x1f878>
    d7f0:	andshi	pc, r2, #0
    d7f4:			; <UNDEFINED> instruction: 0xf7f84658
    d7f8:	vnmla.f64	d14, d24, d28
    d7fc:			; <UNDEFINED> instruction: 0xf8952a10
    d800:	tstcs	r0, r0, lsr #4
    d804:	rsbvs	r6, r1, #60416	; 0xec00
    d808:	svclt	0x0008428b
    d80c:	andeq	pc, r1, r0, asr #32
    d810:	svclt	0x00084288
    d814:			; <UNDEFINED> instruction: 0x4610461a
    d818:	ldc2	0, cr15, [r6], {23}
    d81c:			; <UNDEFINED> instruction: 0xb094f8d5
    d820:	rsbvs	r4, r0, #6291456	; 0x600000
    d824:	svceq	0x0000f1bb
    d828:	bicshi	pc, sp, r0
    d82c:	bge	449094 <rpl_re_syntax_options@@Base+0x3db5b4>
    d830:			; <UNDEFINED> instruction: 0xf01a4630
    d834:	stmdavs	r3!, {r0, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
    d838:			; <UNDEFINED> instruction: 0x2698f8df
    d83c:			; <UNDEFINED> instruction: 0xf8c707de
    d840:	ldrbtmi	fp, [sl], #-28	; 0xffffffe4
    d844:	svclt	0x004460fa
    d848:	eorvs	r2, r3, r1, lsl #6
    d84c:	teqvs	fp, r3, ror #16
    d850:	ldrmi	r2, [lr], -r0, lsl #6
    d854:	cmnvs	fp, #123	; 0x7b
    d858:	ldrtmi	r3, [r0], -r1, lsl #12
    d85c:	blx	fe9c98be <rpl_re_syntax_options@@Base+0xfe95bdde>
    d860:	ldrbeq	r6, [r0, r2, lsr #16]
    d864:	tsthi	r7, r0, asr #2	; <UNPREDICTABLE>
    d868:	tstcs	r4, #10616832	; 0xa20000
    d86c:	andcc	r6, r1, #99	; 0x63
    d870:	tstcs	r7, #4, 30
    d874:	bvs	1ea5a08 <rpl_re_syntax_options@@Base+0x1e37f28>
    d878:	blvs	1eb9d68 <rpl_re_syntax_options@@Base+0x1e4c288>
    d87c:			; <UNDEFINED> instruction: 0xf282fab2
    d880:	b	48fdd0 <rpl_re_syntax_options@@Base+0x4222f0>
    d884:			; <UNDEFINED> instruction: 0xf0400293
    d888:	bvs	eae2c0 <rpl_re_syntax_options@@Base+0xe407e0>
    d88c:	biceq	pc, r0, #201326595	; 0xc000003
    d890:	svclt	0x001e4313
    d894:	movwcs	r2, #512	; 0x200
    d898:	movwcs	lr, #43463	; 0xa9c7
    d89c:	bichi	pc, ip, r0
    d8a0:			; <UNDEFINED> instruction: 0xf7f82000
    d8a4:			; <UNDEFINED> instruction: 0xf01aed7e
    d8a8:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
    d8ac:	blcs	1f2b8 <ASN1_STRING_length@plt+0x18a50>
    d8b0:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
    d8b4:	svceq	0x0000f1b8
    d8b8:	sbcshi	pc, sl, r0
    d8bc:	ldrdcc	pc, [r0], -r8
    d8c0:			; <UNDEFINED> instruction: 0xf0002b02
    d8c4:	ldmib	r8, {r0, r2, r4, r6, r7, pc}^
    d8c8:	blvs	1e564d8 <rpl_re_syntax_options@@Base+0x1de89f8>
    d8cc:	ldfeqd	f7, [r8], #-28	; 0xffffffe4
    d8d0:	strmi	lr, [r4], -sp, asr #19
    d8d4:	andgt	pc, r0, sp, asr #17
    d8d8:	ldmib	r7, {r0, r1, r2, r8, ip, pc}^
    d8dc:	stmib	sp, {r1, r3, r8}^
    d8e0:			; <UNDEFINED> instruction: 0xf1070102
    d8e4:	blvs	e4d9ec <rpl_re_syntax_options@@Base+0xddff0c>
    d8e8:	ldrbmi	r9, [r0], -r6
    d8ec:			; <UNDEFINED> instruction: 0xf912f7fe
    d8f0:	stmiavs	r3!, {r1, r5, fp, sp, lr}
    d8f4:	svclt	0x000c3301
    d8f8:	andeq	pc, r2, #34	; 0x22
    d8fc:	andeq	pc, r2, #66	; 0x42
    d900:	cdpne	0, 4, cr6, cr3, cr2, {1}
    d904:	blcs	d5f310 <rpl_re_syntax_options@@Base+0xcf1830>
    d908:	sbcshi	pc, sl, #0, 4
    d90c:			; <UNDEFINED> instruction: 0xf013e8df
    d910:	smlabteq	sl, r3, r0, r0
    d914:	sbceq	r0, r3, sl, lsl #2
    d918:	sbcseq	r0, r8, #195	; 0xc3
    d91c:	ldrdeq	r0, [r3], #40	; 0x28
    d920:	tsteq	sl, sl, lsl #2
    d924:	sbceq	r0, r3, sl, lsl #2
    d928:	tsteq	sl, sl, lsl #2
    d92c:	eorseq	r0, r6, sl, lsl #2
    d930:	sbcseq	r0, r8, #216, 4	; 0x8000000d
    d934:	smlabteq	sl, r3, r0, r0
    d938:	sbcseq	r0, r8, #195	; 0xc3
    d93c:	sbcseq	r0, r8, #216, 4	; 0x8000000d
    d940:	sbcseq	r0, r8, #216, 4	; 0x8000000d
    d944:	ldrdeq	r0, [sl, -r8]
    d948:	sbceq	r0, r3, r3, asr #1
    d94c:	sbceq	r0, r3, r3, asr #1
    d950:	sbcseq	r0, r8, #195	; 0xc3
    d954:	sbcseq	r0, r8, #67	; 0x43
    d958:	sbcseq	r0, r8, #216, 4	; 0x8000000d
    d95c:	sbcseq	r0, r8, #216, 4	; 0x8000000d
    d960:	sbcseq	r0, r8, #216, 4	; 0x8000000d
    d964:	ldrdeq	r0, [sl, -r8]
    d968:	sbcseq	r0, r8, #216, 4	; 0x8000000d
    d96c:	sbcseq	r0, r8, #195	; 0xc3
    d970:	sbcseq	r0, r8, #216, 4	; 0x8000000d
    d974:	sbcseq	r0, r8, #216, 4	; 0x8000000d
    d978:	ldrdeq	r0, [r3], #40	; 0x28
    d97c:	svceq	0x0000f1b8
    d980:	mrshi	pc, (UNDEF: 69)	; <UNPREDICTABLE>
    d984:	ldrdeq	lr, [r2, -r8]
    d988:	movwcs	lr, #59863	; 0xe9d7
    d98c:	svclt	0x00084299
    d990:			; <UNDEFINED> instruction: 0xf0404290
    d994:	andcs	r8, r0, ip, lsr r1
    d998:	ldrsbtge	pc, [r4], -r7	; <UNPREDICTABLE>
    d99c:			; <UNDEFINED> instruction: 0xb01cf8d7
    d9a0:	ldcl	7, cr15, [lr], #992	; 0x3e0
    d9a4:	ldc2l	0, cr15, [lr, #-104]!	; 0xffffff98
    d9a8:	umaalcc	pc, r8, r5, r8	; <UNPREDICTABLE>
    d9ac:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    d9b0:	blcs	1f3b8 <ASN1_STRING_length@plt+0x18b50>
    d9b4:	orrhi	pc, r9, r0
    d9b8:	andcs	r4, r1, r9, asr r6
    d9bc:			; <UNDEFINED> instruction: 0xff2ef7fb
    d9c0:	ldrbeq	r6, [fp, r3, lsr #16]
    d9c4:	cmnhi	r5, r0, lsl #2	; <UNPREDICTABLE>
    d9c8:	umaalcc	pc, r8, r5, r8	; <UNPREDICTABLE>
    d9cc:			; <UNDEFINED> instruction: 0xf8d5bb1b
    d9d0:			; <UNDEFINED> instruction: 0xb11b3094
    d9d4:	bcs	b6ba44 <rpl_re_syntax_options@@Base+0xafdf64>
    d9d8:	bicshi	pc, r5, r0
    d9dc:	ldrbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
    d9e0:	andcs	r2, r0, r5, lsl #4
    d9e4:			; <UNDEFINED> instruction: 0xf7f84479
    d9e8:	strmi	lr, [r3], -r8, lsr #22
    d9ec:	mcr	6, 0, r4, cr8, cr8, {2}
    d9f0:			; <UNDEFINED> instruction: 0xf0263a90
    d9f4:			; <UNDEFINED> instruction: 0x4603fed7
    d9f8:	ldrdeq	lr, [lr, -r7]
    d9fc:			; <UNDEFINED> instruction: 0xf01d637b
    da00:	blvs	1f0cc7c <rpl_re_syntax_options@@Base+0x1e9f19c>
    da04:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx2
    da08:	movwls	r1, #2704	; 0xa90
    da0c:	andls	r4, r1, fp, asr #12
    da10:			; <UNDEFINED> instruction: 0xf0102000
    da14:	stmdavs	fp!, {r0, r1, r2, r9, sl, fp, ip, sp, lr, pc}
    da18:	stmdbvc	fp!, {r0, r1, r3, r4, r8, fp, ip, sp, pc}
    da1c:			; <UNDEFINED> instruction: 0xf0002b00
    da20:	bvs	1eae08c <rpl_re_syntax_options@@Base+0x1e405ac>
    da24:	tstlt	r2, r3, ror #16
    da28:			; <UNDEFINED> instruction: 0xf100075e
    da2c:	ldreq	r8, [r8, -lr, ror #2]
    da30:	addshi	pc, pc, r0, asr #2
    da34:			; <UNDEFINED> instruction: 0x217ef895
    da38:			; <UNDEFINED> instruction: 0xf0002a00
    da3c:	ldmdbvs	sl!, {r0, r1, r4, r6, r8, pc}
    da40:	svclt	0x004c06d1
    da44:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
    da48:	tsteq	r0, #35	; 0x23	; <UNPREDICTABLE>
    da4c:	ldmibvs	ip!, {r0, r1, r5, r6, sp, lr}
    da50:			; <UNDEFINED> instruction: 0x4658b11c
    da54:			; <UNDEFINED> instruction: 0xf830f027
    da58:			; <UNDEFINED> instruction: 0xf04f6020
    da5c:			; <UNDEFINED> instruction: 0xf1ba0919
    da60:	eorle	r0, r8, r0, lsl #30
    da64:			; <UNDEFINED> instruction: 0xf04f4650
    da68:			; <UNDEFINED> instruction: 0xf7f80919
    da6c:	mla	r2, r2, r9, lr
    da70:	movwcs	r2, #512	; 0x200
    da74:	ldmib	r4, {r0, r3, r5, r8, r9, sl, sp, lr, pc}^
    da78:	tstcc	r1, r1, lsl #2
    da7c:			; <UNDEFINED> instruction: 0xf023bf14
    da80:			; <UNDEFINED> instruction: 0xf0430301
    da84:	ldreq	r0, [r1, r1, lsl #6]
    da88:			; <UNDEFINED> instruction: 0xf023bf4c
    da8c:			; <UNDEFINED> instruction: 0xf0430302
    da90:	rsbvs	r0, r3, r2, lsl #6
    da94:	stmdacs	r0!, {r0, r1, r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}
    da98:	ldrsbtge	pc, [r4], -r7	; <UNPREDICTABLE>
    da9c:	orrshi	pc, r9, r0
    daa0:			; <UNDEFINED> instruction: 0x31d3f895
    daa4:			; <UNDEFINED> instruction: 0xf0402b00
    daa8:			; <UNDEFINED> instruction: 0xf1ba814f
    daac:	andle	r0, r2, r0, lsl #30
    dab0:			; <UNDEFINED> instruction: 0xf7f84650
    dab4:			; <UNDEFINED> instruction: 0xf8dfe96e
    dab8:			; <UNDEFINED> instruction: 0xf8df2424
    dabc:	ldrbtmi	r3, [sl], #-1036	; 0xfffffbf4
    dac0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    dac4:			; <UNDEFINED> instruction: 0x31b4f8d7
    dac8:			; <UNDEFINED> instruction: 0xf040405a
    dacc:			; <UNDEFINED> instruction: 0x464881f7
    dad0:	ldrbvc	pc, [lr, r7, lsl #10]	; <UNPREDICTABLE>
    dad4:	ldc	6, cr4, [sp], #756	; 0x2f4
    dad8:	pop	{r1, r8, r9, fp, pc}
    dadc:	strdcs	r8, [r1, -r0]
    dae0:			; <UNDEFINED> instruction: 0xf0174650
    dae4:	bmi	fffcd690 <rpl_re_syntax_options@@Base+0xfff5fbb0>
    dae8:			; <UNDEFINED> instruction: 0x03b4f107
    daec:	ldrbtmi	r2, [sl], #-3585	; 0xfffff1ff
    daf0:	mcr	0, 0, r6, cr8, cr11, {5}
    daf4:	bgt	1d053c <rpl_re_syntax_options@@Base+0x162a5c>
    daf8:	andsvc	ip, sl, r3, lsl #6
    dafc:	sbchi	pc, sl, r0, asr #32
    db00:			; <UNDEFINED> instruction: 0xf02669f8
    db04:	ldmvs	fp!, {r0, r1, r2, r3, r6, r9, sl, fp, ip, sp, lr, pc}
    db08:			; <UNDEFINED> instruction: 0x464a68f9
    db0c:	cdp	3, 1, cr9, cr8, cr0, {0}
    db10:	mulls	r1, r0, sl
    db14:			; <UNDEFINED> instruction: 0xf0102000
    db18:	cdp	13, 1, cr15, cr8, cr5, {4}
    db1c:			; <UNDEFINED> instruction: 0xf7f80a90
    db20:			; <UNDEFINED> instruction: 0xe6c7ea58
    db24:	ldrtmi	r6, [r0], -r9, lsr #17
    db28:	blx	849b88 <rpl_re_syntax_options@@Base+0x7dc0a8>
    db2c:	svceq	0x0014f1b9
    db30:	mrshi	pc, (UNDEF: 67)	; <UNPREDICTABLE>
    db34:	adcsmi	r6, r2, #11141120	; 0xaa0000
    db38:	movwcs	fp, #4052	; 0xfd4
    db3c:	bcs	16748 <ASN1_STRING_length@plt+0xfee0>
    db40:	movwcs	fp, #7944	; 0x1f08
    db44:			; <UNDEFINED> instruction: 0xf47f2b00
    db48:	stmiavs	r0!, {r0, r1, r2, r7, r9, sl, fp, sp, pc}
    db4c:	ldrsbtge	pc, [r4], -r7	; <UNPREDICTABLE>
    db50:	andle	r1, r3, r2, asr #24
    db54:	ldrbeq	r6, [fp, r3, lsr #16]
    db58:			; <UNDEFINED> instruction: 0x81aaf100
    db5c:	stmdbeq	r5!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    db60:	svceq	0x0000f1ba
    db64:	ldrbmi	sp, [r0], -r7, lsr #1
    db68:	stmdbeq	r5!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    db6c:	ldmdb	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    db70:			; <UNDEFINED> instruction: 0xf895e7a1
    db74:	bcs	15c9c <ASN1_STRING_length@plt+0xf434>
    db78:	svcge	0x0061f47f
    db7c:	ldmdbvs	r9!, {r0, r3, r4, r6, r7, r9, fp, lr}^
    db80:	ldrsbtgt	pc, [r8], -r7	; <UNPREDICTABLE>
    db84:	stmpl	r9, {r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, sp, lr}
    db88:	stmdavs	sl, {r0, r1, r2, r4, r6, r7, fp, lr}
    db8c:	andeq	lr, ip, #18432	; 0x4800
    db90:	stmdavs	sl, {r1, r3, sp, lr}^
    db94:	andeq	lr, r2, #71680	; 0x11800
    db98:	ldmdbvs	r9!, {r1, r3, r6, sp, lr}^
    db9c:			; <UNDEFINED> instruction: 0xf8955809
    dba0:	stmdavs	sl, {r3, r4, r7, r8}
    dba4:	andvs	r3, sl, r1, lsl #4
    dba8:			; <UNDEFINED> instruction: 0xf43f2800
    dbac:	blvs	fea398d4 <rpl_re_syntax_options@@Base+0xfe9cbdf4>
    dbb0:	ldc2l	0, cr15, [r2], #88	; 0x58
    dbb4:			; <UNDEFINED> instruction: 0xf895b9a8
    dbb8:	blcs	1a16c <ASN1_STRING_length@plt+0x13904>
    dbbc:	cmnhi	r0, r0, asr #32	; <UNPREDICTABLE>
    dbc0:	andcs	r4, r5, #3309568	; 0x328000
    dbc4:	ldrbtmi	r2, [r9], #-0
    dbc8:	b	dcbbb0 <rpl_re_syntax_options@@Base+0xd5e0d0>
    dbcc:			; <UNDEFINED> instruction: 0x4601465a
    dbd0:			; <UNDEFINED> instruction: 0xf0102000
    dbd4:	ldrbmi	pc, [r8], -r7, lsr #26	; <UNPREDICTABLE>
    dbd8:	b	ff1cbbc0 <rpl_re_syntax_options@@Base+0xff15e0e0>
    dbdc:			; <UNDEFINED> instruction: 0xf0402800
    dbe0:	stmdavs	r3!, {r0, r1, r4, r6, r8, pc}^
    dbe4:			; <UNDEFINED> instruction: 0xf895e72b
    dbe8:	strmi	r3, [r3], lr, lsr #32
    dbec:			; <UNDEFINED> instruction: 0xf43f2b00
    dbf0:	tstcs	r0, sp, lsl lr
    dbf4:			; <UNDEFINED> instruction: 0xf01a4630
    dbf8:	strdlt	pc, [r8, -r3]!
    dbfc:			; <UNDEFINED> instruction: 0xf0036863
    dc00:	blcs	20e838 <rpl_re_syntax_options@@Base+0x1a0d58>
    dc04:	msrhi	CPSR_xc, r0, asr #32
    dc08:	bvs	199f6dc <rpl_re_syntax_options@@Base+0x1931bfc>
    dc0c:	stmiavs	r9!, {r1, r2, r3, r9, sl, sp, lr, pc}
    dc10:			; <UNDEFINED> instruction: 0xf0164630
    dc14:	str	pc, [sp, fp, lsr #19]
    dc18:	svceq	0x0000f1bb
    dc1c:	cfstrdge	mvd15, [sl, #252]!	; 0xfc
    dc20:	mlacc	lr, r5, r8, pc	; <UNPREDICTABLE>
    dc24:			; <UNDEFINED> instruction: 0xf0002b00
    dc28:			; <UNDEFINED> instruction: 0xf8d580c6
    dc2c:			; <UNDEFINED> instruction: 0x465e3094
    dc30:			; <UNDEFINED> instruction: 0xf47f2b00
    dc34:			; <UNDEFINED> instruction: 0xe7dcadfb
    dc38:	teqcs	r4, #3489792	; 0x354000
    dc3c:	stmib	r7, {r9, fp, sp}^
    dc40:			; <UNDEFINED> instruction: 0xf173230a
    dc44:			; <UNDEFINED> instruction: 0xf6bf0300
    dc48:			; <UNDEFINED> instruction: 0xf895ae2b
    dc4c:	blcs	19f84 <ASN1_STRING_length@plt+0x1371c>
    dc50:	sbchi	pc, r5, r0, asr #32
    dc54:			; <UNDEFINED> instruction: 0xf04f2e01
    dc58:			; <UNDEFINED> instruction: 0xf0000000
    dc5c:	ldmib	r7, {r0, r1, r2, r4, r6, r7, pc}^
    dc60:	stmib	r7, {r1, r2, r3, r8, r9, sp}^
    dc64:			; <UNDEFINED> instruction: 0xf7f8230a
    dc68:			; <UNDEFINED> instruction: 0xf01aeb9c
    dc6c:	stmdavs	fp!, {r0, r1, r3, r4, sl, fp, ip, sp, lr, pc}
    dc70:	blcs	1f67c <ASN1_STRING_length@plt+0x18e14>
    dc74:	mrcge	4, 0, APSR_nzcv, cr14, cr15, {1}
    dc78:	ldrbmi	r2, [r0], -r1, lsl #2
    dc7c:	mrc2	0, 0, pc, cr12, cr7, {0}
    dc80:			; <UNDEFINED> instruction: 0xf1074a9b
    dc84:	ldrhtvs	r0, [fp], r4
    dc88:	mcr	4, 0, r4, cr8, cr10, {3}
    dc8c:	bgt	1d06d4 <rpl_re_syntax_options@@Base+0x162bf4>
    dc90:	andsvc	ip, sl, r3, lsl #6
    dc94:	andcs	r4, r5, #2473984	; 0x25c000
    dc98:	ldrbtmi	r2, [r9], #-0
    dc9c:	stmib	ip, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dca0:	addvc	pc, r0, #1325400064	; 0x4f000000
    dca4:	strls	r2, [r0], -r1, lsl #2
    dca8:	ldmvs	r8!, {r0, r1, r9, sl, lr}
    dcac:	ldc	7, cr15, [r4, #-992]	; 0xfffffc20
    dcb0:	stmiavs	r0!, {r1, r2, r5, r8, r9, sl, sp, lr, pc}
    dcb4:	mrc2	7, 4, pc, cr6, cr10, {7}
    dcb8:	mvnscc	pc, #79	; 0x4f
    dcbc:			; <UNDEFINED> instruction: 0xf89560a3
    dcc0:	blcs	19de8 <ASN1_STRING_length@plt+0x13580>
    dcc4:	mcrge	4, 5, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
    dcc8:	ldmib	r7, {r0, r7, r9, sl, sp, lr, pc}^
    dccc:	bvs	feece10c <rpl_re_syntax_options@@Base+0xfee6062c>
    dcd0:	bleq	149328 <rpl_re_syntax_options@@Base+0xdb848>
    dcd4:	bvs	ffed47dc <rpl_re_syntax_options@@Base+0xffe66cfc>
    dcd8:	tsteq	r3, r1, ror #22
    dcdc:	stc2	0, cr15, [r8, #84]!	; 0x54
    dce0:	strbt	r4, [r9], -r1, lsl #13
    dce4:	ldmdbvs	r9!, {r0, r1, r2, r3, r4, r5, r6, r9, fp, lr}^
    dce8:	blvs	fff68be8 <rpl_re_syntax_options@@Base+0xffefb108>
    dcec:	ldmdami	lr!, {r0, r3, r7, fp, ip, lr}^
    dcf0:	ldmibne	r2, {r1, r3, fp, sp, lr}
    dcf4:	stmdavs	sl, {r1, r3, sp, lr}^
    dcf8:	andeq	lr, r2, #70656	; 0x11400
    dcfc:	ldmdbvs	r9!, {r1, r3, r6, sp, lr}^
    dd00:	stmdavs	sl, {r0, r3, fp, ip, lr}
    dd04:	andvs	r3, sl, r1, lsl #4
    dd08:	mrc	6, 0, lr, cr8, cr9, {4}
    dd0c:			; <UNDEFINED> instruction: 0x26002a10
    dd10:			; <UNDEFINED> instruction: 0xf04f687b
    dd14:			; <UNDEFINED> instruction: 0xf8cd39ff
    dd18:	ldrtmi	sl, [r0], -r8
    dd1c:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    dd20:	ldrtmi	r9, [r3], -r0, lsl #6
    dd24:			; <UNDEFINED> instruction: 0x46326811
    dd28:	stmdbhi	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
    dd2c:	ldmdbeq	r4!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    dd30:			; <UNDEFINED> instruction: 0xf0199601
    dd34:	stmdacs	r0, {r0, r1, r3, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    dd38:	mrcge	4, 5, APSR_nzcv, cr13, cr15, {1}
    dd3c:	ldrtmi	r6, [r2], r3, ror #16
    dd40:			; <UNDEFINED> instruction: 0xf57f0718
    dd44:	uhadd16	sl, r5, r6
    dd48:	andcs	r4, r1, fp, ror #18
    dd4c:			; <UNDEFINED> instruction: 0xf0104479
    dd50:	ssat	pc, #11, r5, lsl #23	; <UNPREDICTABLE>
    dd54:	beq	4495bc <rpl_re_syntax_options@@Base+0x3dbadc>
    dd58:			; <UNDEFINED> instruction: 0xf0172101
    dd5c:	strmi	pc, [r1], sp, lsr #27
    dd60:	ldrdeq	lr, [lr, -r7]
    dd64:	blx	ffac9de0 <rpl_re_syntax_options@@Base+0xffa5c300>
    dd68:	strbmi	r4, [r2], -r4, ror #18
    dd6c:	ldrbtmi	r4, [r9], #-1611	; 0xfffff9b5
    dd70:			; <UNDEFINED> instruction: 0xf8cd9602
    dd74:	andls	fp, r0, r4
    dd78:			; <UNDEFINED> instruction: 0xf0102002
    dd7c:			; <UNDEFINED> instruction: 0x4648fc53
    dd80:	stmdb	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dd84:	ldmdavc	r8, {r0, r2, r3, r6, r9, sl, sp, lr, pc}^
    dd88:			; <UNDEFINED> instruction: 0xf47f2800
    dd8c:	ldmdbmi	ip, {r0, r1, r2, r5, r9, sl, fp, sp, pc}^
    dd90:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    dd94:	ldmdb	r0, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dd98:	ldrbtmi	r4, [fp], #-2906	; 0xfffff4a6
    dd9c:	beq	fe4495c4 <rpl_re_syntax_options@@Base+0xfe3dbae4>
    dda0:			; <UNDEFINED> instruction: 0xf018e62a
    dda4:	cmnvs	r8, #356	; 0x164	; <UNPREDICTABLE>
    dda8:	rsbsle	r2, lr, r0, lsl #16
    ddac:	blcs	28840 <ASN1_STRING_length@plt+0x21fd8>
    ddb0:	stmdavs	r3!, {r0, r1, r2, r3, r4, r6, ip, lr, pc}^
    ddb4:	ldrbmi	lr, [lr], -r9, ror #10
    ddb8:	bvs	18472a0 <rpl_re_syntax_options@@Base+0x17d97c0>
    ddbc:	stmdb	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ddc0:	ldrbmi	r2, [r0], -r0, lsl #2
    ddc4:			; <UNDEFINED> instruction: 0xf0176261
    ddc8:			; <UNDEFINED> instruction: 0x4603f9bf
    ddcc:	rsbvs	r6, r0, #248, 2	; 0x3e
    ddd0:	stmdbmi	sp, {r4, r5, r7, r9, sl, sp, lr, pc}^
    ddd4:	ldrbtmi	r2, [r9], #-1
    ddd8:	blx	1449e22 <rpl_re_syntax_options@@Base+0x13dc342>
    dddc:			; <UNDEFINED> instruction: 0xf107e660
    dde0:	ldmibvs	r9!, {r3, r6, r8, fp}^
    dde4:	strbmi	r2, [sl], -r3
    dde8:	b	ff9cbdd0 <rpl_re_syntax_options@@Base+0xff95e2f0>
    ddec:			; <UNDEFINED> instruction: 0xf47f2800
    ddf0:	ldcvs	15, cr10, [fp, #196]!	; 0xc4
    ddf4:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
    ddf8:	svcmi	0x0000f5b3
    ddfc:	ldmib	r7, {r2, r8, r9, sl, fp, ip, sp, pc}^
    de00:	stmib	r7, {r1, r2, r3, r4, r8, r9, sp}^
    de04:			; <UNDEFINED> instruction: 0xf47f230a
    de08:	strb	sl, [r9, #-3877]	; 0xfffff0db
    de0c:	b	ff24bdf4 <rpl_re_syntax_options@@Base+0xff1de314>
    de10:	blx	1249e82 <rpl_re_syntax_options@@Base+0x11dc3a2>
    de14:	strmi	r6, [r1], fp, lsr #16
    de18:	andcs	fp, r0, #573440	; 0x8c000
    de1c:	stmib	r7, {r8, r9, sp}^
    de20:	strb	r2, [r7, #-778]	; 0xfffffcf6
    de24:			; <UNDEFINED> instruction: 0x46504631
    de28:	stc2l	0, cr15, [r6, #-92]	; 0xffffffa4
    de2c:			; <UNDEFINED> instruction: 0xf1074a37
    de30:			; <UNDEFINED> instruction: 0xf04f03b4
    de34:	ldrbtmi	r0, [sl], #-2816	; 0xfffff500
    de38:	stceq	0, cr15, [r0], {79}	; 0x4f
    de3c:	stmib	r7, {r0, r1, r3, r4, r5, r7, sp, lr}^
    de40:	cdp	12, 0, cr11, cr8, cr10, {0}
    de44:	bgt	1d088c <rpl_re_syntax_options@@Base+0x162dac>
    de48:	andsvc	ip, sl, r3, lsl #6
    de4c:	ldmdbmi	r0!, {r3, r4, r6, r9, sl, sp, lr, pc}
    de50:	andcs	r2, r0, r5, lsl #4
    de54:	ldmdbeq	r9, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    de58:			; <UNDEFINED> instruction: 0xf7f84479
    de5c:	cmnvs	r8, #15597568	; 0xee0000
    de60:			; <UNDEFINED> instruction: 0xf0266a60
    de64:	blvs	1e8d0e8 <rpl_re_syntax_options@@Base+0x1e1f608>
    de68:	andcs	r4, r0, r2, lsl #12
    de6c:	blx	ff6c9eb6 <rpl_re_syntax_options@@Base+0xff65c3d6>
    de70:	stmiavs	r0!, {r0, r5, r9, sl, sp, lr, pc}
    de74:	addsle	r1, ip, r2, asr #24
    de78:	andcs	fp, r1, #134	; 0x86
    de7c:	rsbsvs	sl, fp, r8, lsl #22
    de80:			; <UNDEFINED> instruction: 0xf7fa4619
    de84:	ldr	pc, [r4, r7, ror #19]
    de88:	ldc	7, cr15, [lr], #992	; 0x3e0
    de8c:			; <UNDEFINED> instruction: 0xf7f76800
    de90:	stmdbmi	r0!, {r1, r7, r9, sl, fp, sp, lr, pc}
    de94:			; <UNDEFINED> instruction: 0x46024479
    de98:			; <UNDEFINED> instruction: 0xf0102001
    de9c:	strt	pc, [r0], r3, asr #23
    dea0:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
    dea4:	ldc2	0, cr15, [r0], #-64	; 0xffffffc0
    dea8:			; <UNDEFINED> instruction: 0xf04fe68a
    deac:			; <UNDEFINED> instruction: 0xe6020935
    deb0:	ldc2	7, cr15, [r8, #1000]	; 0x3e8
    deb4:	mvnscc	pc, #79	; 0x4f
    deb8:	strb	r6, [pc], -r3, lsr #1
    debc:	b	fedcbea4 <rpl_re_syntax_options@@Base+0xfed5e3c4>
    dec0:	mrc	7, 4, APSR_nzcv, cr2, cr7, {7}
    dec4:	andeq	r8, r5, sl, lsr r3
    dec8:	andeq	r0, r0, ip, asr #9
    decc:	andeq	r8, r5, r0, lsr r3
    ded0:			; <UNDEFINED> instruction: 0x000004b4
    ded4:	andeq	r2, r3, lr, lsl #5
    ded8:	ldrdeq	r2, [r3], -r8
    dedc:	andeq	r8, r5, r2, lsr #32
    dee0:	andeq	fp, r3, sl, asr #20
    dee4:	andeq	r0, r0, r4, ror #8
    dee8:	andeq	r0, r0, r4, ror r4
    deec:	ldrdeq	r1, [r3], -sl
    def0:			; <UNDEFINED> instruction: 0x0003b8b0
    def4:	andeq	r1, r3, sl, lsr #28
    def8:	andeq	r1, r3, r0, asr #27
    defc:	ldrdeq	r1, [r3], -r2
    df00:	andeq	r1, r3, r6, asr #28
    df04:	ldrdeq	fp, [r3], -r6
    df08:	andeq	r1, r3, r2, lsl sp
    df0c:	andeq	fp, r3, r2, lsl #14
    df10:	andeq	r1, r3, r4, asr #24
    df14:	andeq	r1, r3, ip, lsl sp
    df18:			; <UNDEFINED> instruction: 0x00031cbe
    df1c:	svcmi	0x00f0e92d
    df20:	ldmdavs	r2, {r2, r4, r9, sl, lr}^
    df24:	stmdavs	r5!, {r0, r2, r7, ip, sp, pc}
    df28:			; <UNDEFINED> instruction: 0xf022460f
    df2c:	tstcs	r0, r4, lsl #4
    df30:	andseq	pc, r8, #66	; 0x42
    df34:	streq	pc, [r1, #-37]	; 0xffffffdb
    df38:	ldrmi	r6, [r8], r2, rrx
    df3c:	strmi	r6, [r2], r5, lsr #32
    df40:	ldrdls	pc, [r4], -r4	; <UNPREDICTABLE>
    df44:			; <UNDEFINED> instruction: 0xf900f017
    df48:	ldrbtmi	r4, [r9], #-2363	; 0xfffff6c5
    df4c:			; <UNDEFINED> instruction: 0xf01a4606
    df50:			; <UNDEFINED> instruction: 0x4605fd13
    df54:	mrcmi	6, 1, r4, cr9, cr0, {1}
    df58:	ldmda	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    df5c:	ldrbtmi	r4, [lr], #-2872	; 0xfffff4c8
    df60:			; <UNDEFINED> instruction: 0x463258f3
    df64:			; <UNDEFINED> instruction: 0xf8939303
    df68:	blcs	1a51c <ASN1_STRING_length@plt+0x13cb4>
    df6c:	strtmi	sp, [r8], -r6, asr #2
    df70:			; <UNDEFINED> instruction: 0xf0262600
    df74:	strmi	pc, [r3], -r1, lsr #27
    df78:	rsbvs	r4, r3, #40, 12	; 0x2800000
    df7c:	stmda	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    df80:			; <UNDEFINED> instruction: 0x46324639
    df84:	ldrbmi	r4, [r0], -r3, lsr #12
    df88:	strvs	lr, [r0], -sp, asr #19
    df8c:	blx	fffcbf92 <rpl_re_syntax_options@@Base+0xfff5e4b2>
    df90:	bvs	181f7ac <rpl_re_syntax_options@@Base+0x17b1ccc>
    df94:	ldc2	0, cr15, [r0, #152]	; 0x98
    df98:	bvs	181f7bc <rpl_re_syntax_options@@Base+0x17b1cdc>
    df9c:	ldmda	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dfa0:			; <UNDEFINED> instruction: 0xf8c42d19
    dfa4:	svclt	0x00189024
    dfa8:	andvs	pc, r0, r8, asr #17
    dfac:	ldrtmi	sp, [r8], -sl
    dfb0:	stmda	lr, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    dfb4:	strtmi	r6, [r8], -r3, ror #16
    dfb8:	movweq	pc, #32803	; 0x8023	; <UNPREDICTABLE>
    dfbc:	andlt	r6, r5, r3, rrx
    dfc0:	svchi	0x00f0e8bd
    dfc4:	ldrtmi	r6, [r8], -r1, lsr #19
    dfc8:	ldc2l	0, cr15, [r0], #-16
    dfcc:			; <UNDEFINED> instruction: 0xf8939b03
    dfd0:			; <UNDEFINED> instruction: 0xf8c8317e
    dfd4:	blcs	dfdc <ASN1_STRING_length@plt+0x7774>
    dfd8:	ldrtmi	sp, [r8], -r9, ror #1
    dfdc:	stmia	r4, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    dfe0:	bicslt	r4, r0, r6, lsl #12
    dfe4:	ldc	7, cr15, [r0], {248}	; 0xf8
    dfe8:			; <UNDEFINED> instruction: 0xf7f76800
    dfec:	ldmdbmi	r5, {r2, r4, r6, r7, r8, sl, fp, sp, lr, pc}
    dff0:			; <UNDEFINED> instruction: 0x46024479
    dff4:			; <UNDEFINED> instruction: 0xf0102001
    dff8:	bfi	pc, r5, #22, #3	; <UNPREDICTABLE>
    dffc:	andcs	r4, r5, #294912	; 0x48000
    e000:	ldrbtmi	r2, [r9], #-0
    e004:	ldmda	r8, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e008:	strtmi	r4, [r8], -r3, lsl #13
    e00c:	blx	ff2ca0ae <rpl_re_syntax_options@@Base+0xff25c5ce>
    e010:	ldrbmi	r4, [r8], -r1, lsl #12
    e014:	blx	1e4a05e <rpl_re_syntax_options@@Base+0x1ddc57e>
    e018:	stmdbmi	ip, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}
    e01c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    e020:	stmda	sl, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e024:	ldrtmi	r9, [r8], -r3
    e028:	blx	fef4a0ca <rpl_re_syntax_options@@Base+0xfeedc5ea>
    e02c:	strmi	r9, [r2], -r3, lsl #18
    e030:			; <UNDEFINED> instruction: 0xf0104630
    e034:			; <UNDEFINED> instruction: 0xe7bafaf7
    e038:			; <UNDEFINED> instruction: 0x00031cb6
    e03c:	andeq	r7, r5, r2, lsl #23
    e040:			; <UNDEFINED> instruction: 0x000004b4
    e044:	andeq	r1, r3, r0, asr #23
    e048:	andeq	r1, r3, sl, lsl #24
    e04c:	andeq	r1, r3, lr, lsl #24
    e050:	ldrlt	fp, [r8, #-384]!	; 0xfffffe80
    e054:	strtmi	r4, [r5], -r4, lsl #12
    e058:	stmdavs	r8!, {r2, r5, r6, r9, fp, sp, lr}^
    e05c:	svc	0x00b8f7f7
    e060:	smlattlt	r8, r8, r9, r6
    e064:	svc	0x00b4f7f7
    e068:			; <UNDEFINED> instruction: 0xf7f74628
    e06c:	stccs	15, cr14, [r0], {178}	; 0xb2
    e070:	ldfltd	f5, [r8, #-964]!	; 0xfffffc3c
    e074:	svclt	0x00004770
    e078:	svcmi	0x00f0e92d
    e07c:	ldmdavs	r4, {r0, r1, r2, r3, r7, ip, sp, pc}^
    e080:	strls	r4, [r5, #-1565]	; 0xfffff9e3
    e084:	stcmi	14, cr10, [lr, #48]	; 0x30
    e088:	ldreq	pc, [r0], #-68	; 0xffffffbc
    e08c:			; <UNDEFINED> instruction: 0x46336054
    e090:	ldrbtmi	r4, [sp], #-3212	; 0xfffff374
    e094:	stmdbpl	ip!, {r3, r9, ip, pc}
    e098:	strls	r6, [sp], #-2084	; 0xfffff7dc
    e09c:	streq	pc, [r0], #-79	; 0xffffffb1
    e0a0:	andls	r9, r4, r7, lsl #2
    e0a4:			; <UNDEFINED> instruction: 0xff3af7ff
    e0a8:	ldrbtmi	r4, [fp], #-2951	; 0xfffff479
    e0ac:	ldrmi	r9, [r9], -r6, lsl #6
    e0b0:	pkhbtmi	r2, r1, r9, lsl #16
    e0b4:	blmi	fe182648 <rpl_re_syntax_options@@Base+0xfe114b68>
    e0b8:			; <UNDEFINED> instruction: 0xf89558cd
    e0bc:	blcs	1a234 <ASN1_STRING_length@plt+0x139cc>
    e0c0:	bmi	fe102670 <rpl_re_syntax_options@@Base+0xfe094b90>
    e0c4:	stmdbls	r6, {r0, r1, r7, r8, r9, fp, lr}
    e0c8:	stcls	8, cr5, [ip], {138}	; 0x8a
    e0cc:	stmiapl	fp, {r0, r3, r9, ip, pc}^
    e0d0:	movwls	r4, #46624	; 0xb620
    e0d4:			; <UNDEFINED> instruction: 0xf0002c00
    e0d8:	svcmi	0x007f80a8
    e0dc:	ldrsbhi	pc, [ip, #143]!	; 0x8f	; <UNPREDICTABLE>
    e0e0:	ldrbtmi	r4, [pc], #-2943	; e0e8 <ASN1_STRING_length@plt+0x7880>
    e0e4:	ldrbtmi	r4, [fp], #-1272	; 0xfffffb08
    e0e8:	stclvs	3, cr9, [fp], #40	; 0x28
    e0ec:	ldrdge	pc, [r4], -r4
    e0f0:	rsbsle	r2, r7, r0, lsl #22
    e0f4:	blcs	68188 <version_string@@Base+0x1e58>
    e0f8:	ldrbmi	sp, [r0], -r6
    e0fc:	ldc2l	0, cr15, [r4], #104	; 0x68
    e100:	rsbsle	r2, r5, r0, lsl #16
    e104:	ldrdge	pc, [r4], -r4
    e108:	mulcc	r0, sl, r8
    e10c:	andle	r2, r5, pc, lsr #22
    e110:	ldrbmi	r4, [r0], -r1, asr #12
    e114:	ldm	sl!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e118:	suble	r2, r0, r0, lsl #16
    e11c:	ldrtmi	r2, [r9], -r5, lsl #4
    e120:			; <UNDEFINED> instruction: 0xf7f72000
    e124:	andls	lr, r3, sl, lsl #31
    e128:			; <UNDEFINED> instruction: 0xf0266860
    e12c:	stmdbls	r3, {r0, r1, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
    e130:	andcs	r4, r0, r2, lsl #12
    e134:	blx	1dca17c <rpl_re_syntax_options@@Base+0x1d5c69c>
    e138:	ldrtmi	r4, [r1], -r0, lsr #12
    e13c:	blx	ffacc13a <rpl_re_syntax_options@@Base+0xffa5e65a>
    e140:	stccs	6, cr4, [r0], {4}
    e144:	stmdals	ip, {r0, r4, r6, r7, r8, ip, lr, pc}
    e148:	rsble	r2, lr, r0, lsl #16
    e14c:	blls	21f95c <rpl_re_syntax_options@@Base+0x1b1e7c>
    e150:	stmdals	r4, {r0, r1, r2, r8, fp, ip, pc}
    e154:			; <UNDEFINED> instruction: 0xf9caf000
    e158:	stmdals	ip, {r0, r7, r9, sl, lr}
    e15c:			; <UNDEFINED> instruction: 0xff78f7ff
    e160:	cmpcs	r8, #3489792	; 0x354000
    e164:	tsteq	r3, r2, asr sl
    e168:	stmdals	r6, {r0, r3, ip, lr, pc}
    e16c:	stmdapl	r1, {r0, r2, r3, r4, r6, r8, fp, lr}^
    e170:	ldrdeq	lr, [r0, -r1]
    e174:	orrmi	r4, fp, r2, lsl #5
    e178:			; <UNDEFINED> instruction: 0xf04fbfb8
    e17c:	bmi	1690630 <rpl_re_syntax_options@@Base+0x1622b50>
    e180:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
    e184:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    e188:	subsmi	r9, sl, sp, lsl #22
    e18c:	addshi	pc, r6, r0, asr #32
    e190:	andlt	r4, pc, r8, asr #12
    e194:	svchi	0x00f0e8bd
    e198:	blmi	1560af0 <rpl_re_syntax_options@@Base+0x14f3010>
    e19c:	ssatmi	lr, #4, r4, lsl #15
    e1a0:	stmdavs	r1!, {r2, sp, lr, pc}^
    e1a4:			; <UNDEFINED> instruction: 0xf7f84650
    e1a8:	mvnslt	lr, r2, lsl fp
    e1ac:			; <UNDEFINED> instruction: 0x2c006a64
    e1b0:			; <UNDEFINED> instruction: 0x4623d1f7
    e1b4:			; <UNDEFINED> instruction: 0x465c4650
    e1b8:			; <UNDEFINED> instruction: 0xf01a469b
    e1bc:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
    e1c0:	blls	142274 <rpl_re_syntax_options@@Base+0xd4794>
    e1c4:	stmdavc	r3, {r3, r4, r6, r9, fp, sp, lr}
    e1c8:	bls	17a6dc <rpl_re_syntax_options@@Base+0x10cbfc>
    e1cc:	blls	27c85c <rpl_re_syntax_options@@Base+0x20ed7c>
    e1d0:	ldrmi	r6, [r8, r1, ror #16]
    e1d4:	suble	r1, pc, r3, asr #24
    e1d8:	andsle	r2, r5, r1, lsl #16
    e1dc:			; <UNDEFINED> instruction: 0x2c006a64
    e1e0:	ldr	sp, [r0, r3, lsl #3]!
    e1e4:	blcs	29698 <ASN1_STRING_length@plt+0x22e30>
    e1e8:	str	sp, [sp, r4, lsl #3]
    e1ec:			; <UNDEFINED> instruction: 0xe795465c
    e1f0:	andcs	r4, r5, #64, 18	; 0x100000
    e1f4:			; <UNDEFINED> instruction: 0xe7944479
    e1f8:	blcs	b4e14 <rpl_re_syntax_options@@Base+0x47334>
    e1fc:	stmdavs	r1!, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
    e200:	ldrmi	r9, [r8, fp, lsl #22]
    e204:	rscle	r2, r9, r0, lsl #16
    e208:	ldrtmi	r4, [r1], -r0, lsr #12
    e20c:	blx	fe0cc20a <rpl_re_syntax_options@@Base+0xfe05e72a>
    e210:	stccs	6, cr4, [r0], {4}
    e214:	svcge	0x0069f47f
    e218:	stmdbls	sl, {r0, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    e21c:			; <UNDEFINED> instruction: 0xf7f72205
    e220:	stmdavs	r2!, {r2, r3, r8, r9, sl, fp, sp, lr, pc}^
    e224:	ldrbmi	r4, [r8], -r1, lsl #12
    e228:	blls	188040 <rpl_re_syntax_options@@Base+0x11a560>
    e22c:	blls	17a860 <rpl_re_syntax_options@@Base+0x10cd80>
    e230:	orrsle	r2, r3, r2, lsl #22
    e234:	andcs	r9, r0, #8, 24	; 0x800
    e238:	stmdals	r4, {r0, r1, r2, r8, fp, ip, pc}
    e23c:	andls	r6, r1, #2293760	; 0x230000
    e240:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
    e244:	strtmi	r6, [r3], -r3, lsr #32
    e248:			; <UNDEFINED> instruction: 0xf7ff9200
    e24c:	pkhbtmi	pc, r1, pc, lsl #21	; <UNPREDICTABLE>
    e250:	stmdbmi	r9!, {r0, r2, r4, r7, r8, r9, sl, sp, lr, pc}
    e254:	ldrmi	r2, [r8], -r5, lsl #4
    e258:	ldrbtmi	r4, [r9], #-1564	; 0xfffff9e4
    e25c:	mcr	7, 7, pc, cr12, cr7, {7}	; <UNPREDICTABLE>
    e260:	andls	r9, r3, r4, lsl #22
    e264:			; <UNDEFINED> instruction: 0xf0266a58
    e268:	stmdbls	r3, {r0, r2, r3, r4, r7, r9, fp, ip, sp, lr, pc}
    e26c:	strtmi	r4, [r0], -r2, lsl #12
    e270:			; <UNDEFINED> instruction: 0xf9d8f010
    e274:	ldrb	r9, [r1, -ip, lsl #16]!
    e278:	andcs	r4, r5, #32, 18	; 0x80000
    e27c:			; <UNDEFINED> instruction: 0xf04f9805
    e280:	ldrbtmi	r0, [r9], #-2344	; 0xfffff6d8
    e284:	mrc	7, 6, APSR_nzcv, cr8, cr7, {7}
    e288:	strmi	r6, [r3], -r1, ror #16
    e28c:	ldrmi	r2, [ip], -r7
    e290:	bvs	16b4ea8 <rpl_re_syntax_options@@Base+0x16473c8>
    e294:			; <UNDEFINED> instruction: 0xf0269204
    e298:	andls	pc, r3, r7, asr r9	; <UNPREDICTABLE>
    e29c:	b	fed4c284 <rpl_re_syntax_options@@Base+0xfecde7a4>
    e2a0:			; <UNDEFINED> instruction: 0xf7f76800
    e2a4:	blls	10948c <rpl_re_syntax_options@@Base+0x9b9ac>
    e2a8:	strtmi	r9, [r1], -r4, lsl #20
    e2ac:	andcs	r9, r1, r0
    e2b0:			; <UNDEFINED> instruction: 0xf9b8f010
    e2b4:			; <UNDEFINED> instruction: 0xf7ff980c
    e2b8:	strb	pc, [r0, -fp, asr #29]!	; <UNPREDICTABLE>
    e2bc:	ldm	r6!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e2c0:	andeq	r7, r5, lr, asr #20
    e2c4:	andeq	r0, r0, ip, asr #9
    e2c8:	andeq	r7, r5, r6, lsr sl
    e2cc:			; <UNDEFINED> instruction: 0x000004b4
    e2d0:	andeq	r0, r0, r0, ror #9
    e2d4:	andeq	r0, r0, ip, lsl #10
    e2d8:	andeq	r1, r3, sl, ror #22
    e2dc:	andeq	r0, r3, r4, ror #21
    e2e0:	andeq	r1, r3, r6, lsl #23
    e2e4:	andeq	r0, r0, r4, ror #8
    e2e8:	andeq	r7, r5, lr, asr r9
    e2ec:	muleq	r0, r0, r4
    e2f0:	andeq	r0, r0, r0, ror r4
    e2f4:	andeq	r1, r3, r8, asr #20
    e2f8:	andeq	r1, r3, r2, ror #20
    e2fc:	andeq	r1, r3, r6, lsl sl
    e300:	svcmi	0x00f0e92d
    e304:	stc	6, cr4, [sp, #-612]!	; 0xfffffd9c
    e308:	vpushmi	{d24}
    e30c:	ldrbtmi	r4, [sp], #-3181	; 0xfffff393
    e310:			; <UNDEFINED> instruction: 0xb1b4f8df
    e314:	stmdbpl	ip!, {r0, r3, r7, ip, sp, pc}
    e318:	stclmi	15, cr10, [ip, #-8]!
    e31c:	stmdavs	r4!, {r0, r1, r3, r4, r5, r6, r7, sl, lr}
    e320:			; <UNDEFINED> instruction: 0xf04f617c
    e324:	ldrmi	r0, [r4], -r0, lsl #8
    e328:	andge	pc, r5, fp, asr r8	; <UNPREDICTABLE>
    e32c:	cmpcs	r8, #3571712	; 0x368000
    e330:			; <UNDEFINED> instruction: 0xf0002c00
    e334:	cdp	0, 0, cr8, cr8, cr6, {4}
    e338:	stmdbmi	r5!, {r4, r9, fp, ip}^
    e33c:			; <UNDEFINED> instruction: 0xf04f4606
    e340:	ldrbtmi	r0, [r9], #-2048	; 0xfffff800
    e344:	bne	fe449b6c <rpl_re_syntax_options@@Base+0xfe3dc08c>
    e348:	ldrbtmi	r4, [r9], #-2402	; 0xfffff69e
    e34c:	stmdbmi	r2!, {r0, r3, r4, r5, r6, sp, lr}^
    e350:	eorsvs	r4, r9, r9, ror r4
    e354:			; <UNDEFINED> instruction: 0xf8d9e020
    e358:	bvs	c1a360 <rpl_re_syntax_options@@Base+0xbac880>
    e35c:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    e360:	andcc	pc, r0, r9, asr #17
    e364:	blx	fea4a406 <rpl_re_syntax_options@@Base+0xfe9dc926>
    e368:	strmi	r4, [r5], -r1, asr #12
    e36c:			; <UNDEFINED> instruction: 0xf0174630
    e370:	movwcs	pc, #8133	; 0x1fc5	; <UNPREDICTABLE>
    e374:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx10
    e378:			; <UNDEFINED> instruction: 0x46301a10
    e37c:	mrc2	7, 3, pc, cr12, cr15, {7}
    e380:	ldrtmi	r4, [r0], -r9, lsr #12
    e384:			; <UNDEFINED> instruction: 0xffbaf017
    e388:			; <UNDEFINED> instruction: 0xf7f74628
    e38c:	ldmib	sl, {r1, r5, r9, sl, fp, sp, lr, pc}^
    e390:	bvs	19170f8 <rpl_re_syntax_options@@Base+0x18a9618>
    e394:	subsle	r2, r4, r0, lsl #24
    e398:	tsteq	r3, r2, asr sl
    e39c:	stmdbmi	pc, {r0, r3, ip, lr, pc}^	; <UNPREDICTABLE>
    e3a0:	andne	pc, r1, fp, asr r8	; <UNPREDICTABLE>
    e3a4:	ldrdeq	lr, [r0, -r1]
    e3a8:	bl	1cdedb8 <rpl_re_syntax_options@@Base+0x1c712d8>
    e3ac:	vaddw.s8	q8, q0, d1
    e3b0:	stmdavs	r1!, {r1, r7, pc}
    e3b4:	mvnle	r2, r1, lsl #18
    e3b8:			; <UNDEFINED> instruction: 0x46286a35
    e3bc:	mcr	7, 6, pc, cr2, cr7, {7}	; <UNPREDICTABLE>
    e3c0:	rscsvs	r6, sl, r2, ror #16
    e3c4:			; <UNDEFINED> instruction: 0x461060b8
    e3c8:	mrc	7, 5, APSR_nzcv, cr12, cr7, {7}
    e3cc:	ldmvs	sl!, {r0, r1, r3, r4, r5, r7, fp, sp, lr}^
    e3d0:	cfstrsne	mvf4, [r3], {24}
    e3d4:	stmdavc	fp!, {r8, r9, fp, sp}
    e3d8:	andcc	fp, r9, r1, asr #31
    e3dc:	andeq	pc, r7, r0, lsr #32
    e3e0:	vstreq	d14, [r0, #-692]	; 0xfffffd4c
    e3e4:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    e3e8:	blcs	bfa87c <rpl_re_syntax_options@@Base+0xb8cd9c>
    e3ec:	stmdavc	fp!, {r2, r3, r4, r5, r8, ip, lr, pc}^
    e3f0:	teqle	r9, r0, lsl #22
    e3f4:	tstcs	r1, sl, lsr fp
    e3f8:	strbmi	r9, [r0], -r1, lsl #4
    e3fc:			; <UNDEFINED> instruction: 0xf04f447b
    e400:	strls	r3, [r0, #-767]	; 0xfffffd01
    e404:	stmdb	r8!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e408:	msrcc	SPSR_fxc, sl	; <illegal shifter operand>
    e40c:	teqle	r9, r0, lsl #22
    e410:			; <UNDEFINED> instruction: 0xf01a4640
    e414:			; <UNDEFINED> instruction: 0x4605faf7
    e418:	orrsle	r2, ip, r0, lsl #16
    e41c:	bne	fe449c84 <rpl_re_syntax_options@@Base+0xfe3dc1a4>
    e420:			; <UNDEFINED> instruction: 0xf7f72205
    e424:	rscsvs	lr, r8, sl, lsl #28
    e428:			; <UNDEFINED> instruction: 0xf0264640
    e42c:	ldmvs	r9!, {r0, r1, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}^
    e430:	strtmi	r4, [r8], -r2, lsl #12
    e434:			; <UNDEFINED> instruction: 0xf8f6f010
    e438:	ldmib	sl, {r2, r5, r6, r9, fp, sp, lr}^
    e43c:	stccs	3, cr2, [r0], {88}	; 0x58
    e440:	b	14c2af0 <rpl_re_syntax_options@@Base+0x1455010>
    e444:	svclt	0x00080103
    e448:			; <UNDEFINED> instruction: 0xd1292019
    e44c:	blmi	760ce8 <rpl_re_syntax_options@@Base+0x6f3208>
    e450:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e454:	ldmdbvs	fp!, {r1, r3, r4, fp, sp, lr}^
    e458:	qsuble	r4, sl, lr
    e45c:	ssatmi	r3, #30, ip, lsl #14
    e460:	blhi	c975c <rpl_re_syntax_options@@Base+0x5bc7c>
    e464:	svchi	0x00f0e8bd
    e468:	tstcs	r1, pc, lsl fp
    e46c:	strbmi	r9, [r0], -r1, lsl #4
    e470:			; <UNDEFINED> instruction: 0xf04f447b
    e474:	strls	r3, [r0, #-767]	; 0xfffffd01
    e478:	stmdb	lr!, {r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    e47c:	msrcc	SPSR_fxc, sl	; <illegal shifter operand>
    e480:	sbcle	r2, r5, r0, lsl #22
    e484:			; <UNDEFINED> instruction: 0xf0106878
    e488:			; <UNDEFINED> instruction: 0xf89af93f
    e48c:	blcs	1aa40 <ASN1_STRING_length@plt+0x141d8>
    e490:	stmdavs	r2!, {r1, r2, r3, r4, r5, r7, ip, lr, pc}^
    e494:	ldmdavs	r8!, {r0, r3, r5, r9, sl, lr}
    e498:			; <UNDEFINED> instruction: 0xf0104643
    e49c:			; <UNDEFINED> instruction: 0xe7b7f935
    e4a0:			; <UNDEFINED> instruction: 0xf85b490e
    e4a4:	ldmib	r1, {r0, ip}^
    e4a8:	addmi	r0, r2, #0, 2
    e4ac:	svclt	0x00b4418b
    e4b0:	andscs	r2, r9, fp, lsr #32
    e4b4:	eorcs	lr, fp, sl, asr #15
    e4b8:			; <UNDEFINED> instruction: 0xf7f7e7c8
    e4bc:	svclt	0x0000efb8
    e4c0:	ldrdeq	r7, [r5], -r2
    e4c4:	andeq	r0, r0, ip, asr #9
    e4c8:	andeq	r7, r5, r4, asr #15
    e4cc:			; <UNDEFINED> instruction: 0x000004b4
    e4d0:	andeq	r1, r3, sl, lsl #20
    e4d4:	muleq	r3, r6, r9
    e4d8:	andeq	r1, r3, r8, asr #19
    e4dc:	andeq	r0, r0, r4, ror #8
    e4e0:	ldrdeq	r4, [r4], -r4	; <UNPREDICTABLE>
    e4e4:	muleq	r5, r0, r6
    e4e8:	andeq	r1, r3, r8, ror #16
    e4ec:	svcmi	0x00f0e92d
    e4f0:	stceq	0, cr15, [r0], {79}	; 0x4f
    e4f4:	blhi	c99b0 <rpl_re_syntax_options@@Base+0x5bed0>
    e4f8:	ldrbpl	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    e4fc:	ldrbmi	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
    e500:			; <UNDEFINED> instruction: 0xf8df447d
    e504:	strdlt	r8, [r9], r0	; <UNPREDICTABLE>
    e508:	svcge	0x0002592c
    e50c:	stmdavs	r4!, {r3, r4, r5, r6, r7, sl, lr}
    e510:	addsmi	pc, r4, r7, asr #17
    e514:	streq	pc, [r0], #-79	; 0xffffffb1
    e518:	ldrbmi	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
    e51c:	ldrd	pc, [r0], -r8
    e520:			; <UNDEFINED> instruction: 0xf8c7447c
    e524:			; <UNDEFINED> instruction: 0xf10ec024
    e528:			; <UNDEFINED> instruction: 0xf8c80601
    e52c:	strtmi	r6, [r5], -r0
    e530:	strbmi	pc, [r8, #2271]	; 0x8df	; <UNPREDICTABLE>
    e534:			; <UNDEFINED> instruction: 0xf855617d
    e538:	ldrmi	fp, [ip], -r4
    e53c:			; <UNDEFINED> instruction: 0xf8db607a
    e540:			; <UNDEFINED> instruction: 0xf1b33020
    e544:	svclt	0x00183fff
    e548:	vqsub.u8	d4, d16, d14
    e54c:	ldmib	r4, {r0, r1, r3, r4, r5, r6, r9, pc}^
    e550:	cdp	3, 0, cr2, cr8, cr0, {0}
    e554:	pkhbtmi	r1, r1, r0, lsl #20
    e558:	tsteq	r1, r2, lsr #32	; <UNPREDICTABLE>
    e55c:	ldreq	r6, [r1, r1, lsr #32]
    e560:	svclt	0x005468a2
    e564:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    e568:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
    e56c:	svclt	0x00aa2a00
    e570:	movweq	pc, #4131	; 0x1023	; <UNPREDICTABLE>
    e574:	tsteq	r5, #67	; 0x43	; <UNPREDICTABLE>
    e578:	tsteq	r4, #67	; 0x43	; <UNPREDICTABLE>
    e57c:	ldmdavs	fp!, {r0, r1, r5, r6, sp, lr}^
    e580:			; <UNDEFINED> instruction: 0xf0002b00
    e584:			; <UNDEFINED> instruction: 0xf8df829f
    e588:			; <UNDEFINED> instruction: 0x469a2578
    e58c:			; <UNDEFINED> instruction: 0xf8c7461d
    e590:	ldrbtmi	fp, [sl], #-28	; 0xffffffe4
    e594:	bcs	fe449dbc <rpl_re_syntax_options@@Base+0xfe3dc2dc>
    e598:	teqvs	sl, r0, lsl #4
    e59c:			; <UNDEFINED> instruction: 0x2601e05b
    e5a0:			; <UNDEFINED> instruction: 0xf0002b00
    e5a4:			; <UNDEFINED> instruction: 0xf8df808b
    e5a8:	andcs	r1, r5, #92, 10	; 0x17000000
    e5ac:	andcs	r4, r0, r9, ror r4
    e5b0:	stcl	7, cr15, [r2, #-988]	; 0xfffffc24
    e5b4:	stmdavs	r8!, {r3, r4, r5, r7, sp, lr}^
    e5b8:			; <UNDEFINED> instruction: 0xf8f4f026
    e5bc:			; <UNDEFINED> instruction: 0x460268b9
    e5c0:			; <UNDEFINED> instruction: 0xf0102001
    e5c4:	bvs	188c688 <rpl_re_syntax_options@@Base+0x181eba8>
    e5c8:	eoreq	pc, r4, r7, lsl #2
    e5cc:			; <UNDEFINED> instruction: 0xffcef015
    e5d0:			; <UNDEFINED> instruction: 0xf0402e00
    e5d4:	bvs	1eee8f8 <rpl_re_syntax_options@@Base+0x1e80e18>
    e5d8:			; <UNDEFINED> instruction: 0xf0002b00
    e5dc:			; <UNDEFINED> instruction: 0xf04f813d
    e5e0:	ldrcs	r0, [r9], -r0, lsl #20
    e5e4:	ldmibvs	r9!, {r0, r1, r4, r6, r7, r9, sl, lr}^
    e5e8:			; <UNDEFINED> instruction: 0xf891692b
    e5ec:	cmnlt	sl, r1, lsr #4
    e5f0:	bcs	a86a0 <rpl_re_syntax_options@@Base+0x3abc0>
    e5f4:	teqhi	lr, r0	; <UNPREDICTABLE>
    e5f8:			; <UNDEFINED> instruction: 0xf1b3465a
    e5fc:	svclt	0x000c3fff
    e600:			; <UNDEFINED> instruction: 0xf0022200
    e604:	bcs	ee10 <ASN1_STRING_length@plt+0x85a8>
    e608:	msrhi	SPSR_fsx, r0, asr #32
    e60c:			; <UNDEFINED> instruction: 0xf0003301
    e610:	bvs	182e854 <rpl_re_syntax_options@@Base+0x17c0d74>
    e614:	ldcl	7, cr15, [ip], {247}	; 0xf7
    e618:			; <UNDEFINED> instruction: 0x464869bb
    e61c:	rsbvs	r4, r3, #68157440	; 0x4100000
    e620:	mrc2	0, 3, pc, cr14, cr7, {0}
    e624:			; <UNDEFINED> instruction: 0xf7f74640
    e628:			; <UNDEFINED> instruction: 0xf1baecd4
    e62c:			; <UNDEFINED> instruction: 0xf0400f00
    e630:	mrccs	1, 1, r8, cr4, cr9, {1}
    e634:	mrccs	15, 0, fp, cr5, cr8, {0}
    e638:	teqhi	r4, r0	; <UNPREDICTABLE>
    e63c:	teqeq	r5, #-2147483607	; 0x80000029	; <UNPREDICTABLE>
    e640:	vqdmulh.s<illegal width 8>	d18, d0, d1
    e644:	bvs	1b6eb08 <rpl_re_syntax_options@@Base+0x1b01028>
    e648:			; <UNDEFINED> instruction: 0xf0236863
    e64c:	rsbvs	r0, r3, r3, lsl #6
    e650:			; <UNDEFINED> instruction: 0xf0002d00
    e654:	ldmibvs	fp!, {r0, r1, r2, r5, r8, pc}^
    e658:	cmpcs	r8, #3457024	; 0x34c000
    e65c:	tsteq	r3, r2, asr sl
    e660:	ldmdbvs	r8!, {r0, r3, ip, lr, pc}^
    e664:	strtne	pc, [r0], #2271	; 0x8df
    e668:	ldmib	r1, {r0, r6, fp, ip, lr}^
    e66c:	addmi	r0, r2, #0, 2
    e670:	vaddw.s8	q10, q8, d11
    e674:	bvs	18eee40 <rpl_re_syntax_options@@Base+0x1881360>
    e678:	ldrdeq	pc, [r4], -r9	; <UNPREDICTABLE>
    e67c:			; <UNDEFINED> instruction: 0xf02661bb
    e680:	stmdavs	r9!, {r0, r1, r3, r4, r9, fp, ip, sp, lr, pc}^
    e684:	strbmi	r4, [r8], -r0, lsl #13
    e688:	mcr2	0, 2, pc, cr10, cr7, {0}	; <UNPREDICTABLE>
    e68c:	strbmi	r2, [r8], -r0, lsl #2
    e690:	ldc2l	0, cr15, [sl, #-88]	; 0xffffffa8
    e694:			; <UNDEFINED> instruction: 0xf89369fb
    e698:	stmdavs	fp!, {r2, r3, r5, r6, r8, sp, lr}
    e69c:	tstlt	lr, r0, ror #4
    e6a0:	rsble	r2, ip, r0, lsl #22
    e6a4:	subsle	r2, r3, r1, lsl #22
    e6a8:			; <UNDEFINED> instruction: 0xf47f2b02
    e6ac:	ldmibvs	fp!, {r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}^
    e6b0:			; <UNDEFINED> instruction: 0xf8932601
    e6b4:	blcs	1a900 <ASN1_STRING_length@plt+0x14098>
    e6b8:	addshi	pc, r7, r0
    e6bc:	andcs	r6, r0, #966656	; 0xec000
    e6c0:	bne	449f28 <rpl_re_syntax_options@@Base+0x3dc448>
    e6c4:	andls	r4, r0, #72, 12	; 0x4800000
    e6c8:	movwls	r4, #5674	; 0x162a
    e6cc:			; <UNDEFINED> instruction: 0xf7ff4623
    e6d0:	bvs	188c84c <rpl_re_syntax_options@@Base+0x181ed6c>
    e6d4:			; <UNDEFINED> instruction: 0xf1074606
    e6d8:			; <UNDEFINED> instruction: 0xf0150024
    e6dc:	bvs	1e4e400 <rpl_re_syntax_options@@Base+0x1de0920>
    e6e0:	svclt	0x00182e2b
    e6e4:	svclt	0x000c2e01
    e6e8:	beq	8a82c <rpl_re_syntax_options@@Base+0x1cd4c>
    e6ec:	beq	4a830 <_IO_stdin_used@@Base+0xbff0>
    e6f0:	addle	r2, lr, r0, lsl #16
    e6f4:	blcs	287a8 <ASN1_STRING_length@plt+0x21f40>
    e6f8:	ldmibvs	sl!, {r1, r2, r3, r4, r5, r8, ip, lr, pc}^
    e6fc:	andcs	pc, sp, #9568256	; 0x920000
    e700:			; <UNDEFINED> instruction: 0xb14a4693
    e704:	stmdbcs	r0, {r0, r3, r5, r7, r8, fp, sp, lr}
    e708:	msrhi	CPSR_c, r0, asr #32
    e70c:			; <UNDEFINED> instruction: 0xf89369fb
    e710:	blcs	1acc4 <ASN1_STRING_length@plt+0x1445c>
    e714:	bicshi	pc, r0, r0, asr #32
    e718:			; <UNDEFINED> instruction: 0xf89369fb
    e71c:	ldrmi	r3, [sl], -r1, lsr #4
    e720:	stmdbvs	fp!, {r0, r1, r3, r4, r7, r9, sl, lr}
    e724:			; <UNDEFINED> instruction: 0xf47f2a00
    e728:	movwcc	sl, #8039	; 0x1f67
    e72c:	svcge	0x0071f47f
    e730:	bne	fe449f98 <rpl_re_syntax_options@@Base+0xfe3dc4b8>
    e734:	andcs	r2, r0, r5, lsl #4
    e738:	ldcl	7, cr15, [lr], #-988	; 0xfffffc24
    e73c:			; <UNDEFINED> instruction: 0x46016a7a
    e740:			; <UNDEFINED> instruction: 0xf00f2001
    e744:	strb	pc, [r4, -pc, ror #30]!	; <UNPREDICTABLE>
    e748:	svcge	0x002df63f
    e74c:	adcsle	r2, r5, r0, lsl #22
    e750:	vldrvc.16	s12, [fp, #502]	; 0x1f6	; <UNPREDICTABLE>
    e754:			; <UNDEFINED> instruction: 0xf0002b00
    e758:	bvs	186ea68 <rpl_re_syntax_options@@Base+0x1800f88>
    e75c:	eoreq	pc, r4, r7, lsl #2
    e760:			; <UNDEFINED> instruction: 0xff04f015
    e764:	stmdacs	r0, {r3, r4, r5, r6, r9, fp, sp, lr}
    e768:	addhi	pc, sl, r0
    e76c:			; <UNDEFINED> instruction: 0xf04f682b
    e770:	ldrcs	r0, [r9], -r0, lsl #20
    e774:	sbcle	r2, r0, r0, lsl #22
    e778:	ldrmi	r2, [fp], r1, lsl #6
    e77c:			; <UNDEFINED> instruction: 0x4601e733
    e780:	eoreq	pc, r8, #-1073741823	; 0xc0000001
    e784:			; <UNDEFINED> instruction: 0xf7f72003
    e788:	bllt	a49ff0 <rpl_re_syntax_options@@Base+0x9dc510>
    e78c:			; <UNDEFINED> instruction: 0xf8d769a2
    e790:			; <UNDEFINED> instruction: 0xf032e078
    e794:	stmdbvs	r9!, {r1, r9, fp}
    e798:	sbchi	pc, r5, r0, asr #32
    e79c:	tstcs	r6, #3522560	; 0x35c000
    e7a0:			; <UNDEFINED> instruction: 0xbc02e9d5
    e7a4:	stmib	r7, {r2, r3, r4, r7, r8, sl, lr}^
    e7a8:	svclt	0x00082302
    e7ac:			; <UNDEFINED> instruction: 0xf0004593
    e7b0:	strmi	r8, [lr, #186]	; 0xba
    e7b4:	adcshi	pc, sl, r0, asr #5
    e7b8:	andcs	r4, r5, #212, 18	; 0x350000
    e7bc:			; <UNDEFINED> instruction: 0xf7f74479
    e7c0:	eorsvs	lr, r8, ip, lsr ip
    e7c4:	ldrdeq	lr, [r2, -r7]
    e7c8:	ldc2	0, cr15, [r8, #112]!	; 0x70
    e7cc:			; <UNDEFINED> instruction: 0x4619683b
    e7d0:	ldrbmi	r4, [r0], -r2, lsl #12
    e7d4:			; <UNDEFINED> instruction: 0xff26f00f
    e7d8:	blcs	a888c <rpl_re_syntax_options@@Base+0x3adac>
    e7dc:	ldmibvs	fp!, {r2, r4, r5, r7, r8, ip, lr, pc}^
    e7e0:	umullscc	pc, r1, r3, r8	; <UNPREDICTABLE>
    e7e4:			; <UNDEFINED> instruction: 0xf47f2b00
    e7e8:	stmibvs	r8!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, pc}^
    e7ec:			; <UNDEFINED> instruction: 0xf0002800
    e7f0:	bvs	186eb24 <rpl_re_syntax_options@@Base+0x1801044>
    e7f4:	eoreq	pc, r8, #-1073741823	; 0xc0000001
    e7f8:			; <UNDEFINED> instruction: 0xf7f72003
    e7fc:	ldmdblt	r0!, {r2, r3, r5, r8, r9, sl, fp, sp, lr, pc}
    e800:			; <UNDEFINED> instruction: 0xf4036bbb
    e804:			; <UNDEFINED> instruction: 0xf5b34370
    e808:			; <UNDEFINED> instruction: 0xf0004f20
    e80c:	stmibmi	r0, {r2, r3, r6, r7, pc}^
    e810:	andcs	r2, r0, r5, lsl #4
    e814:			; <UNDEFINED> instruction: 0xf7f74479
    e818:			; <UNDEFINED> instruction: 0x4601ec10
    e81c:	eorsvs	r6, r9, r0, ror #20
    e820:			; <UNDEFINED> instruction: 0xffc0f025
    e824:	stmibvs	r8!, {r3, r4, r5, r7, sp, lr}^
    e828:			; <UNDEFINED> instruction: 0xffbcf025
    e82c:	ldmdavs	r9!, {r1, r3, r4, r5, r7, fp, sp, lr}
    e830:	andcs	r4, r0, r3, lsl #12
    e834:	cdp2	0, 15, cr15, cr6, cr15, {0}
    e838:			; <UNDEFINED> instruction: 0xf7f76a60
    e83c:	bvs	1889a9c <rpl_re_syntax_options@@Base+0x181bfbc>
    e840:			; <UNDEFINED> instruction: 0xf7f769e8
    e844:	andcc	lr, r1, lr, lsl ip
    e848:	rscshi	pc, r0, r0
    e84c:			; <UNDEFINED> instruction: 0x200049b1
    e850:			; <UNDEFINED> instruction: 0xf00f4479
    e854:	ssat	pc, #23, r3, lsl #28	; <UNPREDICTABLE>
    e858:	ldrcs	r6, [r9], -r0, ror #20
    e85c:	bl	fee4c840 <rpl_re_syntax_options@@Base+0xfedded60>
    e860:			; <UNDEFINED> instruction: 0x464869bb
    e864:	rsbvs	r4, r3, #68157440	; 0x4100000
    e868:	ldc2l	0, cr15, [sl, #-92]	; 0xffffffa4
    e86c:			; <UNDEFINED> instruction: 0xf7f74640
    e870:			; <UNDEFINED> instruction: 0xe6e8ebb0
    e874:	umullscs	pc, r1, r1, r8	; <UNPREDICTABLE>
    e878:			; <UNDEFINED> instruction: 0xf43f2a00
    e87c:	ldrt	sl, [fp], r7, asr #29
    e880:	ldrcs	r6, [r9], -r0, ror #20
    e884:	bl	fe94c868 <rpl_re_syntax_options@@Base+0xfe8ded88>
    e888:			; <UNDEFINED> instruction: 0x464169bb
    e88c:	rsbvs	r4, r3, #72, 12	; 0x4800000
    e890:	stc2l	0, cr15, [r6, #-92]	; 0xffffffa4
    e894:			; <UNDEFINED> instruction: 0xf7f74640
    e898:			; <UNDEFINED> instruction: 0xf1a6eb9c
    e89c:	blcs	4f578 <_IO_stdin_used@@Base+0x10d38>
    e8a0:	mrcge	6, 6, APSR_nzcv, cr1, cr15, {1}
    e8a4:			; <UNDEFINED> instruction: 0xb01cf8d7
    e8a8:	mulscc	r6, fp, r8
    e8ac:	blmi	fe6bd540 <rpl_re_syntax_options@@Base+0xfe64fa60>
    e8b0:	ldmdavs	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
    e8b4:	vstrcc	d4, [r1, #-612]	; 0xfffffd9c
    e8b8:	andsvs	r4, sp, fp, ror r4
    e8bc:	blmi	fe321324 <rpl_re_syntax_options@@Base+0xfe2b3844>
    e8c0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    e8c4:			; <UNDEFINED> instruction: 0xf8d7681a
    e8c8:			; <UNDEFINED> instruction: 0x405a3094
    e8cc:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
    e8d0:			; <UNDEFINED> instruction: 0x379c4630
    e8d4:	ldc	6, cr4, [sp], #756	; 0x2f4
    e8d8:	pop	{r1, r8, r9, fp, pc}
    e8dc:			; <UNDEFINED> instruction: 0x26018ff0
    e8e0:	andcs	r4, r5, #144, 18	; 0x240000
    e8e4:			; <UNDEFINED> instruction: 0xe6624479
    e8e8:	tstcs	r0, r0, ror #20
    e8ec:	mrc2	0, 3, pc, cr8, cr9, {0}
    e8f0:	cmple	r3, r0, lsl #16
    e8f4:	str	r6, [r9], fp, lsr #18
    e8f8:	ldrdcc	pc, [r0], -fp	; <UNPREDICTABLE>
    e8fc:	andle	r1, r6, sl, asr ip
    e900:	eorhi	pc, r4, #14614528	; 0xdf0000
    e904:			; <UNDEFINED> instruction: 0xf8d844f8
    e908:	adcmi	r5, fp, #0
    e90c:	strtmi	sp, [r3], -sl, lsr #26
    e910:	bne	44a178 <rpl_re_syntax_options@@Base+0x3dc698>
    e914:			; <UNDEFINED> instruction: 0x4648687a
    e918:	ldc2l	7, cr15, [r2], #1020	; 0x3fc
    e91c:	ldrbtmi	r4, [fp], #-2947	; 0xfffff47d
    e920:			; <UNDEFINED> instruction: 0x4606681d
    e924:	strmi	lr, [lr, #1990]	; 0x7c6
    e928:	addshi	pc, sp, r0, lsl #5
    e92c:	andcs	r4, r5, #128, 18	; 0x200000
    e930:	teqvs	lr, r0
    e934:			; <UNDEFINED> instruction: 0xf7f74479
    e938:	adcsvs	lr, r8, r0, lsl #23
    e93c:			; <UNDEFINED> instruction: 0xf0256a60
    e940:	ldmvs	r9!, {r0, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    e944:	andcs	r4, r0, r2, lsl #12
    e948:	cdp2	0, 6, cr15, cr12, cr15, {0}
    e94c:	adcsvs	lr, fp, r4, asr #14
    e950:	b	ff9cc934 <rpl_re_syntax_options@@Base+0xff95ee54>
    e954:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, fp, sp, lr}
    e958:	bvs	1f02ed0 <rpl_re_syntax_options@@Base+0x1e953f0>
    e95c:			; <UNDEFINED> instruction: 0xf47f2b00
    e960:	ldrb	sl, [r6], -r2, asr #28
    e964:	msrcc	SPSR_fxc, fp	; <illegal shifter operand>
    e968:	adcle	r2, r3, r0, lsl #22
    e96c:	andcs	r4, r5, #1851392	; 0x1c4000
    e970:	ldrbtmi	r2, [r9], #-0
    e974:	bl	184c958 <rpl_re_syntax_options@@Base+0x17dee78>
    e978:			; <UNDEFINED> instruction: 0xf8db4629
    e97c:			; <UNDEFINED> instruction: 0xf00f2020
    e980:			; <UNDEFINED> instruction: 0xf8d8fec3
    e984:	ldr	r5, [r5, r0]
    e988:	andcs	r4, r5, #1753088	; 0x1ac000
    e98c:			; <UNDEFINED> instruction: 0xf7f74479
    e990:			; <UNDEFINED> instruction: 0x4601eb54
    e994:			; <UNDEFINED> instruction: 0xf00f2001
    e998:			; <UNDEFINED> instruction: 0xe614fd71
    e99c:	bvs	1e28e48 <rpl_re_syntax_options@@Base+0x1dbb368>
    e9a0:	stc2	0, cr15, [r6, #100]	; 0x64
    e9a4:	stmibvs	r8!, {r0, r2, r4, r5, r9, sl, sp, lr, pc}^
    e9a8:	bl	ff34c98c <rpl_re_syntax_options@@Base+0xff2deeac>
    e9ac:	movweq	pc, #33024	; 0x8100	; <UNPREDICTABLE>
    e9b0:			; <UNDEFINED> instruction: 0xf0231c42
    e9b4:	strmi	r0, [r2], r7, lsl #6
    e9b8:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    e9bc:	stmdbge	r2, {r5, r6, r9, fp, sp, lr}
    e9c0:			; <UNDEFINED> instruction: 0xf7f760b9
    e9c4:	ldmvs	r9!, {r1, r4, r9, sl, fp, sp, lr, pc}
    e9c8:			; <UNDEFINED> instruction: 0xf47f4582
    e9cc:	ldrbmi	sl, [r2], -r0, lsr #30
    e9d0:	stmibvs	r9!, {r3, r9, sl, lr}^
    e9d4:	stmdb	r4, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    e9d8:	stmdacs	r0, {r1, r7, r9, sl, lr}
    e9dc:	svcge	0x0017f47f
    e9e0:	andcs	r4, r5, #1409024	; 0x158000
    e9e4:			; <UNDEFINED> instruction: 0xf7f74479
    e9e8:	strmi	lr, [r1], -r8, lsr #22
    e9ec:	eorsvs	r6, r9, r0, ror #20
    e9f0:	cdp2	0, 13, cr15, cr8, cr5, {1}
    e9f4:	stmibvs	r8!, {r3, r4, r5, r7, sp, lr}^
    e9f8:	cdp2	0, 13, cr15, cr4, cr5, {1}
    e9fc:	ldmvs	sl!, {r0, r3, r4, r5, fp, sp, lr}
    ea00:	ldrbmi	r4, [r0], -r3, lsl #12
    ea04:	cdp2	0, 0, cr15, cr14, cr15, {0}
    ea08:			; <UNDEFINED> instruction: 0xf1076a61
    ea0c:			; <UNDEFINED> instruction: 0xf0150024
    ea10:	strb	pc, [r0, #3501]!	; 0xdad	; <UNPREDICTABLE>
    ea14:	ldrmi	r4, [r8], -sl, asr #18
    ea18:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    ea1c:	bl	34ca00 <rpl_re_syntax_options@@Base+0x2def20>
    ea20:			; <UNDEFINED> instruction: 0x46016a7a
    ea24:			; <UNDEFINED> instruction: 0xf00f2001
    ea28:			; <UNDEFINED> instruction: 0xe796fdfd
    ea2c:	mcr	7, 7, pc, cr12, cr7, {7}	; <UNPREDICTABLE>
    ea30:			; <UNDEFINED> instruction: 0xf7f76800
    ea34:	stmdbmi	r3, {r4, r5, r7, fp, sp, lr, pc}^
    ea38:			; <UNDEFINED> instruction: 0x46024479
    ea3c:			; <UNDEFINED> instruction: 0xf00f2001
    ea40:			; <UNDEFINED> instruction: 0xe703fdf1
    ea44:	msrcc	SPSR_fxc, fp	; <illegal shifter operand>
    ea48:	teqle	sp, r0, lsl #22
    ea4c:			; <UNDEFINED> instruction: 0x261a4b3e
    ea50:			; <UNDEFINED> instruction: 0xf8c3447b
    ea54:	ldr	lr, [r1, -r0]!
    ea58:			; <UNDEFINED> instruction: 0x262b4a3c
    ea5c:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
    ea60:	andsvs	r3, r3, r1, lsl #22
    ea64:	ldmdbmi	sl!, {r1, r3, r5, r8, r9, sl, sp, lr, pc}
    ea68:	andcs	r2, r0, r5, lsl #4
    ea6c:			; <UNDEFINED> instruction: 0xf7f74479
    ea70:	adcsvs	lr, r8, r4, ror #21
    ea74:			; <UNDEFINED> instruction: 0xf0256a60
    ea78:	ldmvs	r9!, {r0, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}
    ea7c:	andcs	r4, r0, r2, lsl #12
    ea80:	ldc2l	0, cr15, [r0, #60]	; 0x3c
    ea84:	stmdblt	fp!, {r0, r1, r3, r5, fp, sp, lr}
    ea88:			; <UNDEFINED> instruction: 0xf1076a61
    ea8c:			; <UNDEFINED> instruction: 0xf0150024
    ea90:	str	pc, [r0, #3437]!	; 0xd6d
    ea94:	tstle	r4, r1, lsl #22
    ea98:	vldrvc.16	s12, [lr, #502]	; 0x1f6	; <UNPREDICTABLE>
    ea9c:	mvnsle	r2, r0, lsl #28
    eaa0:	blcs	c8720 <rpl_re_syntax_options@@Base+0x5ac40>
    eaa4:			; <UNDEFINED> instruction: 0x2600bf18
    eaa8:	cfldrdge	mvd15, [sp, #-508]!	; 0xfffffe04
    eaac:			; <UNDEFINED> instruction: 0xf89369fb
    eab0:	mcrcs	0, 0, r6, cr0, cr1, {4}
    eab4:	ldr	sp, [r8], r8, ror #3
    eab8:	stmdami	r6!, {r0, r9, sl, lr}
    eabc:			; <UNDEFINED> instruction: 0xf00f4478
    eac0:	strb	pc, [sl, -r3, lsr #28]	; <UNPREDICTABLE>
    eac4:	usat	r2, #15, r9, lsl #12
    eac8:	strbtmi	r4, [r0], -r3, lsr #18
    eacc:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
    ead0:	b	fecccab4 <rpl_re_syntax_options@@Base+0xfec5efd4>
    ead4:	ldrdcs	pc, [r0], -fp	; <UNPREDICTABLE>
    ead8:			; <UNDEFINED> instruction: 0xf00f4631
    eadc:			; <UNDEFINED> instruction: 0xf8d8fe15
    eae0:			; <UNDEFINED> instruction: 0xf1033000
    eae4:			; <UNDEFINED> instruction: 0xe7b13eff
    eae8:	stc	7, cr15, [r0], #988	; 0x3dc
    eaec:	andeq	r7, r5, r0, ror #11
    eaf0:	andeq	r0, r0, ip, asr #9
    eaf4:	ldrdeq	r9, [r5], -ip
    eaf8:	andeq	r7, r5, r0, asr #11
    eafc:			; <UNDEFINED> instruction: 0x000004b4
    eb00:	andeq	r1, r3, sl, asr #19
    eb04:	andeq	r1, r3, r4, asr #18
    eb08:	andeq	r0, r0, r4, ror #8
    eb0c:	andeq	r1, r3, ip, ror #12
    eb10:	muleq	r3, r8, r6
    eb14:	andeq	r3, r4, ip, lsl #6
    eb18:	andeq	r9, r5, r8, lsr fp
    eb1c:	andeq	r9, r5, r0, lsr fp
    eb20:	andeq	r7, r5, r0, lsr #4
    eb24:	strdeq	r1, [r3], -r4
    eb28:	andeq	r9, r5, r4, ror #21
    eb2c:	andeq	r9, r5, sl, asr #21
    eb30:			; <UNDEFINED> instruction: 0x000314b8
    eb34:	andeq	r1, r3, r6, lsl #12
    eb38:	ldrdeq	r1, [r3], -r0
    eb3c:	andeq	r1, r3, r0, lsr #9
    eb40:	strdeq	r1, [r3], -sl
    eb44:	muleq	r3, r0, r4
    eb48:	muleq	r5, r8, r9
    eb4c:	andeq	r9, r5, ip, lsl #19
    eb50:	andeq	r1, r3, r4, asr #6
    eb54:	andeq	r1, r3, ip, ror r4
    eb58:			; <UNDEFINED> instruction: 0x000312b6
    eb5c:	svcmi	0x00f0e92d
    eb60:	bmi	1f605a8 <rpl_re_syntax_options@@Base+0x1ef2ac8>
    eb64:	blmi	1f603e4 <rpl_re_syntax_options@@Base+0x1ef2904>
    eb68:	ldrbtmi	fp, [sl], #-175	; 0xffffff51
    eb6c:	strmi	r2, [r5], -r0, lsl #8
    eb70:	ldmpl	r3, {r0, r1, r2, r3, r9, sl, lr}^
    eb74:	stmdage	r7, {r0, r5, r9, sl, lr}
    eb78:	ldmdavs	fp, {r2, r3, r5, r9, sp}
    eb7c:			; <UNDEFINED> instruction: 0xf04f932d
    eb80:	eorsvs	r0, r4, r0, lsl #6
    eb84:	ldrdls	pc, [r0], #141	; 0x8d	; <UNPREDICTABLE>
    eb88:	beq	64afc4 <rpl_re_syntax_options@@Base+0x5dd4e4>
    eb8c:	andhi	pc, ip, sp, asr #17
    eb90:	smlallt	pc, r8, sp, r8	; <UNPREDICTABLE>
    eb94:	smlalhi	pc, r4, sp, r8	; <UNPREDICTABLE>
    eb98:	stmdb	r2!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    eb9c:			; <UNDEFINED> instruction: 0xf04f6a6a
    eba0:			; <UNDEFINED> instruction: 0xf8cd30ff
    eba4:	tstcs	r1, r0, asr #32
    eba8:	tstls	r6, r8
    ebac:			; <UNDEFINED> instruction: 0xf8df7812
    ebb0:	adcmi	r9, r2, #176, 2	; 0x2c
    ebb4:	strbmi	fp, [r2], -ip, lsl #30
    ebb8:	andeq	pc, r1, #72	; 0x48
    ebbc:	bcs	1ffa8 <ASN1_STRING_length@plt+0x19740>
    ebc0:			; <UNDEFINED> instruction: 0xf1bbd044
    ebc4:	eorsle	r0, r3, r0, lsl #30
    ebc8:			; <UNDEFINED> instruction: 0xb010f8d5
    ebcc:	ldrbmi	r2, [r8], -pc, lsr #2
    ebd0:	ldmdb	lr, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ebd4:	svclt	0x00082800
    ebd8:			; <UNDEFINED> instruction: 0xf0194658
    ebdc:	b	124eb10 <rpl_re_syntax_options@@Base+0x11e1030>
    ebe0:			; <UNDEFINED> instruction: 0xf0130300
    ebe4:	strdle	r0, [r6], -pc	; <UNPREDICTABLE>
    ebe8:	cmnlt	r8, #36700160	; 0x2300000
    ebec:			; <UNDEFINED> instruction: 0x46394652
    ebf0:			; <UNDEFINED> instruction: 0xf7ff4628
    ebf4:	strmi	pc, [r4], -r1, asr #20
    ebf8:	eorsle	r2, r9, r7, lsl #24
    ebfc:	eorsle	r2, r7, r9, lsl ip
    ec00:	mcrrne	8, 0, r9, r3, cr8
    ec04:			; <UNDEFINED> instruction: 0xf7f9d001
    ec08:	stmdals	lr, {r0, r2, r3, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
    ec0c:	stmib	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    ec10:			; <UNDEFINED> instruction: 0xf7f7980f
    ec14:	bmi	1509394 <rpl_re_syntax_options@@Base+0x149b8b4>
    ec18:	ldrbtmi	r4, [sl], #-2896	; 0xfffff4b0
    ec1c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    ec20:	subsmi	r9, sl, sp, lsr #22
    ec24:	addshi	pc, r0, r0, asr #32
    ec28:	eorlt	r4, pc, r0, lsr #12
    ec2c:	svchi	0x00f0e8bd
    ec30:	svceq	0x0000f1b8
    ec34:	blmi	134305c <rpl_re_syntax_options@@Base+0x12d557c>
    ec38:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    ec3c:	msrcs	SPSR_fs, r3	; <illegal shifter operand>
    ec40:			; <UNDEFINED> instruction: 0xf893b912
    ec44:	biclt	r2, sl, sp, lsl #4
    ec48:	strb	r2, [pc, r2, lsl #6]
    ec4c:	ldrbmi	sl, [r2], -r5, lsl #22
    ec50:			; <UNDEFINED> instruction: 0x46284639
    ec54:			; <UNDEFINED> instruction: 0xf962f7ff
    ec58:			; <UNDEFINED> instruction: 0x46042819
    ec5c:	blmi	10c3394 <rpl_re_syntax_options@@Base+0x10558b4>
    ec60:	andhi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
    ec64:			; <UNDEFINED> instruction: 0x317ff898
    ec68:	stmdals	r5, {r0, r1, r4, r7, r8, fp, ip, sp, pc}
    ec6c:			; <UNDEFINED> instruction: 0xf9f0f7ff
    ec70:	ldrcs	r6, [r9], #-2099	; 0xfffff7cd
    ec74:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
    ec78:			; <UNDEFINED> instruction: 0xe7c16033
    ec7c:	ldrbmi	r9, [r3], -r3, lsl #18
    ec80:	andls	r4, r1, #40, 12	; 0x2800000
    ec84:	ldrtmi	r9, [r9], -r0, lsl #2
    ec88:	stc2	7, cr15, [r0, #1016]	; 0x3f8
    ec8c:	ldr	r4, [r3, r4, lsl #12]!
    ec90:	umaalcc	pc, r8, r8, r8	; <UNPREDICTABLE>
    ec94:	mvnle	r2, r0, lsl #22
    ec98:			; <UNDEFINED> instruction: 0x0094f8d8
    ec9c:	eorcc	pc, r0, #152, 16	; 0x980000
    eca0:	svclt	0x00182b00
    eca4:	orrlt	r4, r8, pc, lsr #12
    eca8:			; <UNDEFINED> instruction: 0xff06f025
    ecac:	bls	1604d0 <rpl_re_syntax_options@@Base+0xf29f0>
    ecb0:	ldrtmi	r4, [r8], -r9, lsr #12
    ecb4:	cdp2	0, 1, cr15, cr14, cr3, {0}
    ecb8:	strmi	r2, [r4], -r7, lsl #16
    ecbc:	ldrtmi	sp, [r8], -pc
    ecc0:	stmib	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ecc4:			; <UNDEFINED> instruction: 0xf7ff9805
    ecc8:	ldr	pc, [r5, r3, asr #19]
    eccc:	stmdacs	r0, {r0, r1, r2, r3, fp, ip, pc}
    ecd0:	strmi	sp, [r1], -sl, ror #3
    ecd4:			; <UNDEFINED> instruction: 0xf0164638
    ecd8:			; <UNDEFINED> instruction: 0x4607fa37
    ecdc:			; <UNDEFINED> instruction: 0xf8d8e7e7
    ece0:	blcs	1ace8 <ASN1_STRING_length@plt+0x14480>
    ece4:			; <UNDEFINED> instruction: 0xf8d8d0eb
    ece8:			; <UNDEFINED> instruction: 0xb17b3094
    ecec:	andcs	r4, r5, #507904	; 0x7c000
    ecf0:	ldrbtmi	r2, [r9], #-0
    ecf4:	stmib	r0!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ecf8:	ldrtmi	r9, [r8], -r3
    ecfc:	ldc2l	0, cr15, [r2, #-148]	; 0xffffff6c
    ed00:	strmi	r9, [r2], -r3, lsl #18
    ed04:			; <UNDEFINED> instruction: 0xf00f2001
    ed08:	ldrb	pc, [r8, sp, lsl #25]	; <UNPREDICTABLE>
    ed0c:			; <UNDEFINED> instruction: 0x4639aa12
    ed10:			; <UNDEFINED> instruction: 0xf7f72003
    ed14:	stmiblt	r8, {r1, r4, r6, r8, r9, fp, sp, lr, pc}^
    ed18:	ldmdbhi	lr, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
    ed1c:	andcs	r4, r5, #20, 18	; 0x50000
    ed20:	ldrbtmi	r2, [r9], #-0
    ed24:	stmib	r8, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ed28:	ldrtmi	r4, [r8], -r5, lsl #12
    ed2c:	ldc2	0, cr15, [sl, #-148]!	; 0xffffff6c
    ed30:	andls	r4, r3, r9, asr #12
    ed34:			; <UNDEFINED> instruction: 0xf01c4640
    ed38:	bls	10d944 <rpl_re_syntax_options@@Base+0x9fe64>
    ed3c:	strmi	r4, [r3], -r9, lsr #12
    ed40:			; <UNDEFINED> instruction: 0xf00f2001
    ed44:	ldr	pc, [sl, pc, ror #24]!
    ed48:	bl	1c4cd2c <rpl_re_syntax_options@@Base+0x1bdf24c>
    ed4c:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    ed50:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
    ed54:	svclt	0x0000e7e2
    ed58:	andeq	r6, r5, r6, ror pc
    ed5c:	andeq	r0, r0, ip, asr #9
    ed60:	andeq	r6, r5, r4, lsr #30
    ed64:	andeq	r6, r5, r6, asr #29
    ed68:			; <UNDEFINED> instruction: 0x000004b4
    ed6c:	ldrdeq	r1, [r3], -lr
    ed70:	andeq	r1, r3, sl, lsl #5
    ed74:	bmi	e6125c <rpl_re_syntax_options@@Base+0xdf377c>
    ed78:	blmi	e5ff64 <rpl_re_syntax_options@@Base+0xdf2484>
    ed7c:	svcmi	0x00f0e92d
    ed80:	stmpl	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    ed84:	ldmdavs	r9, {r0, r1, r2, r7, ip, sp, pc}^
    ed88:	ldmdavs	r2, {r3, r4, fp, sp, lr}
    ed8c:	addmi	r9, sl, #1073741824	; 0x40000000
    ed90:			; <UNDEFINED> instruction: 0xf8d3d25f
    ed94:	ldrmi	fp, [r0], r8
    ed98:	ldrdge	pc, [ip], -r3
    ed9c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    eda0:	vmovmi.s16	r4, d1[2]
    eda4:	ldrd	pc, [r4], #143	; 0x8f
    eda8:			; <UNDEFINED> instruction: 0xf8df447b
    edac:	ldrbtmi	ip, [lr], #-196	; 0xffffff3c
    edb0:	ldrbtmi	r4, [lr], #2352	; 0x930
    edb4:	ldrbtmi	r9, [ip], #773	; 0x305
    edb8:	ldrbtmi	r4, [r9], #-2863	; 0xfffff4d1
    edbc:	tstls	r3, r2, lsl #2
    edc0:	ldrbtmi	r4, [fp], #-1537	; 0xfffff9ff
    edc4:	strbmi	r9, [r7], -r4, lsl #6
    edc8:	blcc	8ce30 <rpl_re_syntax_options@@Base+0x1f350>
    edcc:	strtmi	r2, [r5], -r1, lsl #8
    edd0:	bls	17b224 <rpl_re_syntax_options@@Base+0x10d744>
    edd4:			; <UNDEFINED> instruction: 0x462c5cd5
    edd8:	strmi	r0, [r8], -fp, asr #32
    eddc:	bls	f51ec <rpl_re_syntax_options@@Base+0x8770c>
    ede0:	ldrmi	r4, [sl], #-1049	; 0xfffffbe7
    ede4:			; <UNDEFINED> instruction: 0x1100f9b1
    ede8:	stmibcs	r0!, {r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    edec:	stmdbls	r4, {r8, fp, sp}
    edf0:	svclt	0x001c4422
    edf4:			; <UNDEFINED> instruction: 0x468346ba
    edf8:	andsne	pc, r2, r1, lsr r9	; <UNPREDICTABLE>
    edfc:			; <UNDEFINED> instruction: 0xf04fbf18
    ee00:	addmi	r0, r1, #16384	; 0x4000
    ee04:	vqadd.s8	d29, d0, d5
    ee08:	ldrtmi	r4, [r3], #-1870	; 0xfffff8b2
    ee0c:			; <UNDEFINED> instruction: 0xf9b34434
    ee10:	adcsmi	r1, r9, #140, 2	; 0x23
    ee14:	movteq	lr, #6735	; 0x1a4f
    ee18:	andeq	lr, r3, #14336	; 0x3800
    ee1c:			; <UNDEFINED> instruction: 0xf894bfc8
    ee20:			; <UNDEFINED> instruction: 0xf9b25a70
    ee24:	strtmi	r2, [ip], -r0, lsr #19
    ee28:			; <UNDEFINED> instruction: 0xf93c442a
    ee2c:	addmi	r0, r8, #18
    ee30:	blmi	4c35e4 <rpl_re_syntax_options@@Base+0x455b04>
    ee34:			; <UNDEFINED> instruction: 0xf933447b
    ee38:			; <UNDEFINED> instruction: 0x46193012
    ee3c:	strbmi	r9, [r3, #-2817]	; 0xfffff4ff
    ee40:	strmi	sp, [r8], -r1, asr #3
    ee44:	svceq	0x0000f1b9
    ee48:	blmi	382e5c <rpl_re_syntax_options@@Base+0x31537c>
    ee4c:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
    ee50:	andlt	fp, r7, r2, lsl #20
    ee54:	svchi	0x00f0e8bd
    ee58:	andeq	r6, r5, r8, ror #26
    ee5c:	muleq	r0, ip, r4
    ee60:	andeq	r9, r5, ip, ror #12
    ee64:	andeq	r1, r3, r8, lsl #8
    ee68:	strdeq	r2, [r3], -sl
    ee6c:	strdeq	r1, [r3], -lr
    ee70:			; <UNDEFINED> instruction: 0x00032fb2
    ee74:	strdeq	r1, [r3], -r6
    ee78:	andeq	r2, r3, r6, lsr #31
    ee7c:	andeq	r6, r3, r0, ror #14
    ee80:	andeq	r9, r5, r0, lsr #11
    ee84:	tstcs	r1, r7, lsl #24
    ee88:	ldrbtmi	r4, [ip], #-3335	; 0xfffff2f9
    ee8c:	strlt	r4, [r8, #-2567]	; 0xfffff5f9
    ee90:	strtmi	r4, [r0], -r3, lsl #12
    ee94:	ldrbtmi	r5, [sl], #-2400	; 0xfffff6a0
    ee98:			; <UNDEFINED> instruction: 0xf7f76800
    ee9c:	andcs	lr, r2, r2, ror #21
    eea0:	ldc	7, cr15, [sl], {247}	; 0xf7
    eea4:	andeq	r6, r5, r6, asr ip
    eea8:	strdeq	r0, [r0], -r8
    eeac:	muleq	r3, r6, fp
    eeb0:	cfldr32mi	mvfx11, [r4], {112}	; 0x70
    eeb4:	stmdbvs	r6!, {r2, r3, r4, r5, r6, sl, lr}
    eeb8:	ldmib	r4, {r1, r2, r3, r5, r7, r8, ip, sp, pc}^
    eebc:	cdpne	2, 6, cr5, cr9, cr5, {0}
    eec0:	stmdble	r0, {r0, r4, r7, r9, lr}
    eec4:	strcc	fp, [r8, #-3440]	; 0xfffff290
    eec8:	adceq	r4, lr, r0, lsr r6
    eecc:			; <UNDEFINED> instruction: 0xf7f74631
    eed0:			; <UNDEFINED> instruction: 0x6120ec42
    eed4:	absccd	f3, #0.0
    eed8:	ldrtmi	r2, [r0], #-544	; 0xfffffde0
    eedc:			; <UNDEFINED> instruction: 0xf7f62100
    eee0:	cmnvs	r5, r0, asr #31
    eee4:	tstcs	r1, r0, ror sp
    eee8:			; <UNDEFINED> instruction: 0xf7f62004
    eeec:			; <UNDEFINED> instruction: 0x6120ef94
    eef0:	movwcs	fp, #4376	; 0x1118
    eef4:	cmnvs	r3, r6, lsr #3
    eef8:	stmdami	r3, {r4, r5, r6, r8, sl, fp, ip, sp, pc}
    eefc:			; <UNDEFINED> instruction: 0xf7ff4478
    ef00:	svclt	0x0000ffc1
    ef04:	andeq	r9, r5, r8, lsr r5
    ef08:	strdeq	r1, [r3], -r4
    ef0c:			; <UNDEFINED> instruction: 0x4604b5f8
    ef10:			; <UNDEFINED> instruction: 0xffcef7ff
    ef14:	vldrmi	d4, [r6, #-84]	; 0xffffffac
    ef18:	ldrbtmi	r4, [sp], #-1147	; 0xfffffb85
    ef1c:	movwlt	r6, #10522	; 0x291a
    ef20:			; <UNDEFINED> instruction: 0xf8526999
    ef24:	bl	a6fb0 <rpl_re_syntax_options@@Base+0x394d0>
    ef28:	adcmi	r0, r6, #129	; 0x81
    ef2c:	cmplt	lr, r8, lsl r0
    ef30:			; <UNDEFINED> instruction: 0xf893685e
    ef34:	bvs	7fefac <rpl_re_syntax_options@@Base+0x7914cc>
    ef38:	andgt	pc, r0, r6, lsl #17
    ef3c:	eorcc	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    ef40:			; <UNDEFINED> instruction: 0x611f609e
    ef44:	stmiavs	r2!, {r0, r1, r3, r8, r9, fp, lr}
    ef48:	ldrbtmi	r6, [fp], #-2342	; 0xfffff6da
    ef4c:	andvs	r4, r4, sl, lsl #18
    ef50:	stmdavs	r0!, {r1, r3, r4, r6, sp, lr}
    ef54:	stmdapl	r9!, {r1, r2, r3, r4, r9, sp, lr}^
    ef58:	andvs	r6, sl, r8, asr r2
    ef5c:			; <UNDEFINED> instruction: 0x771a7812
    ef60:	stccs	13, cr11, [r0], {248}	; 0xf8
    ef64:	ldmibvs	r8, {r2, r3, r4, r5, r6, r7, ip, lr, pc}
    ef68:	strb	r0, [fp, r0, lsl #1]!
    ef6c:	ldrdeq	r9, [r5], -r4
    ef70:	andeq	r6, r5, r6, asr #23
    ef74:	andeq	r9, r5, r2, lsr #9
    ef78:	muleq	r0, ip, r4
    ef7c:	bmi	3fb704 <rpl_re_syntax_options@@Base+0x38dc24>
    ef80:	ldrbtmi	fp, [sl], #-1296	; 0xfffffaf0
    ef84:	ldmdbvs	r3, {r2, r9, sl, lr}
    ef88:	ldmibvs	r2, {r0, r1, r3, r4, r5, r8, ip, sp, pc}
    ef8c:	eorne	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    ef90:	svclt	0x00044288
    ef94:			; <UNDEFINED> instruction: 0xf8432100
    ef98:	stmdbvs	r3!, {r1, r5, ip}^
    ef9c:	strtmi	fp, [r0], -r3, lsr #18
    efa0:			; <UNDEFINED> instruction: 0x4010e8bd
    efa4:	ldmdalt	r2, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    efa8:			; <UNDEFINED> instruction: 0xf7f76860
    efac:			; <UNDEFINED> instruction: 0x4620e812
    efb0:			; <UNDEFINED> instruction: 0x4010e8bd
    efb4:	stmdalt	sl, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    efb8:	svclt	0x00004770
    efbc:	andeq	r9, r5, sl, ror #8
    efc0:	cfldrsmi	mvf11, [r2], {112}	; 0x70
    efc4:	orrslt	r4, r8, ip, ror r4
    efc8:	movwcs	r6, #2113	; 0x841
    efcc:			; <UNDEFINED> instruction: 0x26014a10
    efd0:	andvc	r6, fp, r3, lsl #2
    efd4:	stmdavs	r1, {r1, r3, r4, r5, r6, sl, lr}^
    efd8:	subvc	r6, fp, r5, lsl r9
    efdc:	sbcvs	r6, r3, #4259840	; 0x410000
    efe0:	addvs	r6, r1, r6, asr #3
    efe4:	ldmibvs	r3, {r0, r2, r5, r8, ip, sp, pc}
    efe8:	eorcc	pc, r3, r5, asr r8	; <UNPREDICTABLE>
    efec:	mulle	r1, r8, r2
    eff0:			; <UNDEFINED> instruction: 0x4770bc70
    eff4:	blmi	1e9410 <rpl_re_syntax_options@@Base+0x17b930>
    eff8:	andsvs	r6, r5, #0, 16
    effc:	stmiapl	r3!, {r0, r4, r6, sp, lr}^
    f000:	andsvs	r6, r9, r0, asr r2
    f004:	ldrvc	r7, [r3, -fp, lsl #16]
    f008:			; <UNDEFINED> instruction: 0x4770bc70
    f00c:	andeq	r6, r5, ip, lsl fp
    f010:	andeq	r9, r5, r8, lsl r4
    f014:	muleq	r0, ip, r4
    f018:			; <UNDEFINED> instruction: 0x4604b5f8
    f01c:			; <UNDEFINED> instruction: 0xf7f7460e
    f020:			; <UNDEFINED> instruction: 0x4605ebf4
    f024:	stmdavs	pc!, {r5, r9, sl, lr}	; <UNPREDICTABLE>
    f028:			; <UNDEFINED> instruction: 0xffcaf7ff
    f02c:	movwcs	r4, #6665	; 0x1a09
    f030:	ldrbtmi	r6, [sl], #-675	; 0xfffffd5d
    f034:	ldmdbvs	r3, {r1, r2, r5, sp, lr}
    f038:	ldmibvs	r2, {r0, r1, r5, r8, ip, sp, pc}
    f03c:	eorcc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    f040:	mulle	r3, ip, r2
    f044:	movwcs	r2, #513	; 0x201
    f048:	movwcs	lr, #35268	; 0x89c4
    f04c:			; <UNDEFINED> instruction: 0x61a32300
    f050:	ldcllt	0, cr6, [r8, #188]!	; 0xbc
    f054:			; <UNDEFINED> instruction: 0x000593ba
    f058:			; <UNDEFINED> instruction: 0x4606b570
    f05c:			; <UNDEFINED> instruction: 0x460d2030
    f060:	stmib	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f064:			; <UNDEFINED> instruction: 0x4604b170
    f068:	stcne	0, cr6, [r8], #788	; 0x314
    f06c:	stmib	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
    f070:	teqlt	r8, r0, rrx
    f074:	strtmi	r2, [r0], -r1, lsl #6
    f078:	cmnvs	r3, r1, lsr r6
    f07c:			; <UNDEFINED> instruction: 0xffccf7ff
    f080:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
    f084:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    f088:	mrc2	7, 7, pc, cr12, cr15, {7}
    f08c:	muleq	r3, lr, pc	; <UNPREDICTABLE>
    f090:	push	{r0, r1, r3, r4, r9, fp, lr}
    f094:	ldrbtmi	r4, [sl], #-496	; 0xfffffe10
    f098:			; <UNDEFINED> instruction: 0x46074e1a
    f09c:	ldrbtmi	r6, [lr], #-2323	; 0xfffff6ed
    f0a0:	ldmibvs	r4, {r0, r1, r3, r6, r7, r8, ip, sp, pc}
    f0a4:	eorpl	pc, r4, r3, asr r8	; <UNPREDICTABLE>
    f0a8:	streq	lr, [r4], #2819	; 0xb03
    f0ac:			; <UNDEFINED> instruction: 0x4639b19d
    f0b0:			; <UNDEFINED> instruction: 0xf7ff4628
    f0b4:	stmdavs	r0!, {r0, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
    f0b8:	ldmdbmi	r4, {r0, r1, r4, r8, r9, fp, lr}
    f0bc:	ldrbtmi	r6, [fp], #-2178	; 0xfffff77e
    f0c0:	stmdavs	r0, {r2, r8, fp, sp, lr}
    f0c4:	andsvs	r6, ip, #90	; 0x5a
    f0c8:	subsvs	r5, r8, #7405568	; 0x710000
    f0cc:	ldmdavc	r2, {r1, r3, sp, lr}
    f0d0:	pop	{r1, r3, r4, r8, r9, sl, ip, sp, lr}
    f0d4:			; <UNDEFINED> instruction: 0xf7ff81f0
    f0d8:	blmi	38ec8c <rpl_re_syntax_options@@Base+0x3211ac>
    f0dc:	orrmi	pc, r0, pc, asr #8
    f0e0:	bvs	16202d4 <rpl_re_syntax_options@@Base+0x15b27f4>
    f0e4:			; <UNDEFINED> instruction: 0xf8d3691d
    f0e8:			; <UNDEFINED> instruction: 0xf7ff8018
    f0ec:	stccs	15, cr15, [r0, #-724]	; 0xfffffd2c
    f0f0:	streq	lr, [r8], #2821	; 0xb05
    f0f4:	eoreq	pc, r8, r5, asr #16
    f0f8:			; <UNDEFINED> instruction: 0x4605bf18
    f0fc:	svclt	0x0000e7d7
    f100:	andeq	r9, r5, r6, asr r3
    f104:	andeq	r6, r5, r2, asr #20
    f108:	andeq	r9, r5, lr, lsr #6
    f10c:	muleq	r0, ip, r4
    f110:	andeq	r9, r5, ip, lsl #6
    f114:			; <UNDEFINED> instruction: 0x173cf8df
    f118:	svcmi	0x00f0e92d
    f11c:			; <UNDEFINED> instruction: 0xf8df4479
    f120:	addlt	r6, sp, r8, lsr r7
    f124:	ldrbtmi	r6, [lr], #-2699	; 0xfffff575
    f128:	blcs	29164 <ASN1_STRING_length@plt+0x228fc>
    f12c:	sbcshi	pc, r6, r0
    f130:			; <UNDEFINED> instruction: 0x3728f8df
    f134:			; <UNDEFINED> instruction: 0x0728f8df
    f138:	svcvc	0x000a447b
    f13c:	movteq	lr, #23299	; 0x5b03
    f140:	ldmdapl	r1!, {r2, r3, r6, fp, sp, lr}
    f144:			; <UNDEFINED> instruction: 0xb100f9b3
    f148:	stmibcc	r0!, {r0, r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    f14c:			; <UNDEFINED> instruction: 0xf8df9105
    f150:	ssatmi	r0, #2, r4, lsl #14
    f154:			; <UNDEFINED> instruction: 0x1710f8df
    f158:	andls	r4, sl, r8, ror r4
    f15c:			; <UNDEFINED> instruction: 0x070cf8df
    f160:	andls	r4, fp, r8, ror r4
    f164:	tstls	r8, r1, ror r8
    f168:	ldrmi	r4, [r5], -r9, lsr #12
    f16c:			; <UNDEFINED> instruction: 0xf889465a
    f170:			; <UNDEFINED> instruction: 0xf8cd5000
    f174:			; <UNDEFINED> instruction: 0xf8df901c
    f178:			; <UNDEFINED> instruction: 0xf04f06f8
    f17c:			; <UNDEFINED> instruction: 0xf8df0800
    f180:	vmin.s8	q10, q8, q10
    f184:	ldrbtmi	r4, [r8], #-1870	; 0xfffff8b2
    f188:	usatvs	pc, #12, pc, asr #17	; <UNPREDICTABLE>
    f18c:	strls	r4, [r2], #-1148	; 0xfffffb84
    f190:	usatmi	pc, #8, pc, asr #17	; <UNPREDICTABLE>
    f194:			; <UNDEFINED> instruction: 0xf8df447e
    f198:	ldrbtmi	lr, [ip], #-1768	; 0xfffff918
    f19c:	stmvs	r4, {r0, r1, sl, ip, pc}
    f1a0:	stmiavs	r0, {r1, r2, r3, r4, r5, r6, r7, sl, lr}^
    f1a4:			; <UNDEFINED> instruction: 0xc6dcf8df
    f1a8:			; <UNDEFINED> instruction: 0xa6dcf8df
    f1ac:	ldrbtmi	r9, [ip], #6
    f1b0:			; <UNDEFINED> instruction: 0xb018f8dd
    f1b4:	strls	r4, [r9], #-1568	; 0xfffff9e0
    f1b8:			; <UNDEFINED> instruction: 0xf8df44fa
    f1bc:	ldrdls	r4, [r1, -r0]
    f1c0:	strls	r4, [r4], #-1148	; 0xfffffb84
    f1c4:	bcs	355d4 <ASN1_STRING_length@plt+0x2ed6c>
    f1c8:			; <UNDEFINED> instruction: 0x46cbbf1c
    f1cc:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
    f1d0:	stmdbls	r1, {r2, r3, r6, r8, sl, fp, ip, lr}
    f1d4:	andeq	lr, r4, #3072	; 0xc00
    f1d8:	svclt	0x00189b03
    f1dc:			; <UNDEFINED> instruction: 0xf9334608
    f1e0:	addsmi	r3, r9, #18
    f1e4:	subeq	sp, fp, r4, lsl r0
    f1e8:			; <UNDEFINED> instruction: 0xf9b34433
    f1ec:	adcsmi	r1, r9, #140, 2	; 0x23
    f1f0:	movteq	lr, #6735	; 0x1a4f
    f1f4:	stmibne	r4!, {r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}
    f1f8:	andeq	lr, r3, #14336	; 0x3800
    f1fc:			; <UNDEFINED> instruction: 0xf894bfc8
    f200:			; <UNDEFINED> instruction: 0xf9b24a70
    f204:	strtmi	r2, [r2], #-2464	; 0xfffff660
    f208:	andspl	pc, r2, ip, lsr r9	; <UNPREDICTABLE>
    f20c:	mvnle	r4, sp, lsl #5
    f210:	andscc	pc, r2, sl, lsr r9	; <UNPREDICTABLE>
    f214:	movwls	r4, #4795	; 0x12bb
    f218:	bls	143244 <rpl_re_syntax_options@@Base+0xd5764>
    f21c:	svcpl	0x0001f819
    f220:	movteq	lr, #15106	; 0x3b02
    f224:			; <UNDEFINED> instruction: 0x2100f9b3
    f228:	stmibcc	r0!, {r0, r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    f22c:			; <UNDEFINED> instruction: 0xf1b8e7ca
    f230:			; <UNDEFINED> instruction: 0xf0000f00
    f234:			; <UNDEFINED> instruction: 0xf8df8086
    f238:	ldrbtmi	r3, [fp], #-1624	; 0xfffff9a8
    f23c:	bleq	c9950 <rpl_re_syntax_options@@Base+0x5be70>
    f240:			; <UNDEFINED> instruction: 0x5650f8df
    f244:			; <UNDEFINED> instruction: 0xf8df465e
    f248:			; <UNDEFINED> instruction: 0xf8dd4650
    f24c:	ldrbtmi	sl, [sp], #-28	; 0xffffffe4
    f250:	bls	160448 <rpl_re_syntax_options@@Base+0xf2968>
    f254:	movteq	lr, #2821	; 0xb05
    f258:			; <UNDEFINED> instruction: 0xf9b39908
    f25c:			; <UNDEFINED> instruction: 0xf8c20100
    f260:	bl	fe9b7268 <rpl_re_syntax_options@@Base+0xfe949788>
    f264:	andvs	r0, sl, sl, lsl #4
    f268:	ldmdavc	r3!, {r9, sp}
    f26c:	eorsvc	r6, r2, r6, rrx
    f270:	stmdacs	fp!, {r0, r1, r5, r8, r9, sl, ip, sp, lr}
    f274:	rschi	pc, r9, #0, 4
    f278:			; <UNDEFINED> instruction: 0xf010e8df
    f27c:	eoreq	r0, sp, r3, asr #1
    f280:	addseq	r0, r5, r1, asr #1
    f284:			; <UNDEFINED> instruction: 0x012d0095
    f288:	ldrdeq	r0, [pc], #1	; <UNPREDICTABLE>
    f28c:	sbceq	r0, fp, sp, asr #1
    f290:			; <UNDEFINED> instruction: 0x01250127
    f294:			; <UNDEFINED> instruction: 0x01210123
    f298:	sbcseq	r0, r7, pc, lsl r1
    f29c:	ldrsbeq	r0, [r3], #5
    f2a0:	ldrheq	r0, [fp], #15
    f2a4:	rsbseq	r0, sp, sp, ror r0
    f2a8:	rsbseq	r0, sp, sp, ror r0
    f2ac:	rsbseq	r0, sp, sp, ror r0
    f2b0:	addeq	r0, r1, r1, lsl #1
    f2b4:	addeq	r0, r3, r1, lsl #1
    f2b8:	addeq	r0, r7, r3, lsl #1
    f2bc:	sbcseq	r0, sp, r7, lsl #1
    f2c0:			; <UNDEFINED> instruction: 0x0129012b
    f2c4:	addeq	r0, r5, r5, lsl #1
    f2c8:	ldrsbeq	r0, [sp, -r9]
    f2cc:	adceq	r0, r6, r9, lsl r1
    f2d0:	ldrdeq	r0, [ip], -pc	; <UNPREDICTABLE>
    f2d4:	andlt	r2, sp, r0
    f2d8:	svchi	0x00f0e8bd
    f2dc:	addvs	r2, sl, #268435456	; 0x10000000
    f2e0:	eorsle	r2, r2, r0, lsl #26
    f2e4:	ldrcc	pc, [r4, #2271]!	; 0x8df
    f2e8:	bl	e04dc <rpl_re_syntax_options@@Base+0x729fc>
    f2ec:			; <UNDEFINED> instruction: 0xf9b30345
    f2f0:			; <UNDEFINED> instruction: 0xf9b3b100
    f2f4:			; <UNDEFINED> instruction: 0xf8df39a0
    f2f8:	ldrbtmi	r2, [sl], #-1448	; 0xfffffa58
    f2fc:	stmdbcs	r0, {r0, r4, r6, r9, fp, sp, lr}
    f300:			; <UNDEFINED> instruction: 0xf8dfd045
    f304:	ldrbtmi	r2, [sl], #-1440	; 0xfffffa60
    f308:	stmdbcs	r0, {r0, r4, r6, r7, r9, fp, sp, lr}
    f30c:			; <UNDEFINED> instruction: 0xf8dfd045
    f310:	ldrbtmi	r1, [r9], #-1432	; 0xfffffa68
    f314:	mvnlt	r6, sl, lsl #18
    f318:			; <UNDEFINED> instruction: 0xf8526989
    f31c:	biclt	r0, r8, r1, lsr #32
    f320:	strne	pc, [r8, #2271]	; 0x8df
    f324:	stmdbvs	r2, {r2, r7, fp, sp, lr}
    f328:			; <UNDEFINED> instruction: 0xf8df4479
    f32c:	subvs	r7, ip, r4, lsr r5
    f330:	ldmibpl	r2!, {r1, r3, r9, sp, lr}^
    f334:	andls	r6, r5, #0, 16
    f338:	andsvs	r6, r4, r8, asr #4
    f33c:	strvc	r7, [sl, -r2, lsr #16]
    f340:			; <UNDEFINED> instruction: 0xf8dde705
    f344:	stmdals	r9, {r3, r4, ip, sp, pc}
    f348:			; <UNDEFINED> instruction: 0x462be77a
    f34c:	andvs	r4, sl, fp, lsr #13
    f350:	bfi	r4, r5, #12, #5
    f354:			; <UNDEFINED> instruction: 0xf7ff9301
    f358:			; <UNDEFINED> instruction: 0xf8dffdab
    f35c:	vst3.16	{d18,d20,d22}, [pc :64], r4
    f360:	ldrbtmi	r4, [sl], #-384	; 0xfffffe80
    f364:	ldmibvs	r7, {r4, r6, r9, fp, sp, lr}
    f368:			; <UNDEFINED> instruction: 0xf7ff6914
    f36c:	blls	8ed48 <rpl_re_syntax_options@@Base+0x21268>
    f370:	eoreq	pc, r7, r4, asr #16
    f374:			; <UNDEFINED> instruction: 0x2011e7d4
    f378:	pop	{r0, r2, r3, ip, sp, pc}
    f37c:			; <UNDEFINED> instruction: 0x20128ff0
    f380:	andscs	lr, r3, r9, lsr #15
    f384:	andscs	lr, r8, r7, lsr #15
    f388:	andscs	lr, r4, r5, lsr #15
    f38c:			; <UNDEFINED> instruction: 0xf8dfe7a3
    f390:	ldmdapl	r1!, {r2, r5, r8, sl, ip}^
    f394:	subsvs	r6, r1, #589824	; 0x90000
    f398:			; <UNDEFINED> instruction: 0xf8dfe7b3
    f39c:	ldmdapl	r1!, {r2, r3, r4, r8, sl, ip}^
    f3a0:	sbcsvs	r6, r1, #589824	; 0x90000
    f3a4:			; <UNDEFINED> instruction: 0xf8dfe7b3
    f3a8:			; <UNDEFINED> instruction: 0xf8df2514
    f3ac:	ldrbtmi	r3, [sl], #-1300	; 0xfffffaec
    f3b0:	ldmdavs	r1, {r0, r1, r3, r4, r5, r6, sl, lr}
    f3b4:			; <UNDEFINED> instruction: 0xf8d27f15
    f3b8:	bl	f33d0 <rpl_re_syntax_options@@Base+0x858f0>
    f3bc:			; <UNDEFINED> instruction: 0xf9b30341
    f3c0:			; <UNDEFINED> instruction: 0xf9b32100
    f3c4:	ldrb	r3, [r2], r0, lsr #19
    f3c8:	andcs	r9, r1, #8, 22	; 0x2000
    f3cc:	ldrbtmi	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    f3d0:	ldrbtmi	r6, [ip], #-2073	; 0xfffff7e7
    f3d4:	ldmdavs	r8, {r0, r2, r8, r9, fp, ip, pc}
    f3d8:			; <UNDEFINED> instruction: 0xf7f66ae3
    f3dc:	stmdavs	r1!, {r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    f3e0:	strbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
    f3e4:	ldrbtmi	r7, [fp], #-3877	; 0xfffff0db
    f3e8:	ldrdls	pc, [r4], -r4
    f3ec:	movteq	lr, #6915	; 0x1b03
    f3f0:			; <UNDEFINED> instruction: 0x2100f9b3
    f3f4:	stmibcc	r0!, {r0, r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    f3f8:			; <UNDEFINED> instruction: 0x200fe6b9
    f3fc:	andscs	lr, fp, fp, ror #14
    f400:			; <UNDEFINED> instruction: 0xf8dfe769
    f404:	ldrbtmi	r3, [fp], #-1224	; 0xfffffb38
    f408:	ldmvs	r8, {r1, r3, r4, r8, r9, sl, fp, ip, sp, lr}
    f40c:	ldmvs	lr, {r1, r4, r5, ip, sp, lr}^
    f410:	andcs	lr, r6, pc, lsl r7
    f414:	andcs	lr, r5, pc, asr r7
    f418:	andcs	lr, r4, sp, asr r7
    f41c:	andcs	lr, r3, fp, asr r7
    f420:	andcs	lr, lr, r9, asr r7
    f424:	andcs	lr, sp, r7, asr r7
    f428:	andcs	lr, ip, r5, asr r7
    f42c:	andscs	lr, r9, r3, asr r7
    f430:	andscs	lr, r0, r1, asr r7
    f434:	andscs	lr, r5, pc, asr #14
    f438:	blls	2c9174 <rpl_re_syntax_options@@Base+0x25b694>
    f43c:	sadd16mi	r7, r9, sl
    f440:			; <UNDEFINED> instruction: 0xc018f8d3
    f444:	blls	1698c8 <rpl_re_syntax_options@@Base+0xfbde8>
    f448:	stmibeq	ip, {r0, r1, r2, r8, r9, fp, sp, lr, pc}
    f44c:	eorsvc	r6, r2, fp, lsl r8
    f450:	eorcs	pc, ip, r7, asr r8	; <UNPREDICTABLE>
    f454:	blcc	56028 <quoting_style_vals@@Base+0x2e24>
    f458:	bvs	ff4f4068 <rpl_re_syntax_options@@Base+0xff486588>
    f45c:			; <UNDEFINED> instruction: 0xf0002b00
    f460:	bvs	22f7a4 <rpl_re_syntax_options@@Base+0x1c1cc4>
    f464:	strbthi	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    f468:	ldrd	pc, [r4], -r2
    f46c:	blls	160854 <rpl_re_syntax_options@@Base+0xf2d74>
    f470:	bleq	4a0b0 <_IO_stdin_used@@Base+0xb870>
    f474:	ldrdne	pc, [r4], -r8
    f478:	ldrbmi	r6, [r9, #-2075]	; 0xfffff7e5
    f47c:	tsthi	r2, r0, asr #4	; <UNPREDICTABLE>
    f480:	ldrbtmi	r3, [r0], #-1
    f484:	vhsub.s8	d4, d16, d1
    f488:	bvs	fe42f9f8 <rpl_re_syntax_options@@Base+0xfe3c1f18>
    f48c:	stmdaeq	r3, {r0, r5, r7, r8, r9, fp, sp, lr, pc}
    f490:			; <UNDEFINED> instruction: 0xf1b8bb98
    f494:			; <UNDEFINED> instruction: 0xd1200f01
    f498:	ldrtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
    f49c:	stmdavs	sl, {r0, r3, r4, r5, r6, sl, lr}
    f4a0:	cdpne	0, 5, cr6, cr3, cr11, {2}
    f4a4:	bicsvc	lr, r3, #3072	; 0xc00
    f4a8:	eorcc	r1, fp, r8, asr r0
    f4ac:	blls	189038 <rpl_re_syntax_options@@Base+0x11b558>
    f4b0:	ldmdavc	r8, {r0, r1, r3, r4, fp, sp, lr}
    f4b4:	andscs	lr, sl, pc, lsl #14
    f4b8:	andcs	lr, fp, sp, lsl #14
    f4bc:	andcs	lr, sl, fp, lsl #14
    f4c0:	andcs	lr, r9, r9, lsl #14
    f4c4:	andcs	lr, r8, r7, lsl #14
    f4c8:	andcs	lr, r7, r5, lsl #14
    f4cc:	andscs	lr, r7, r3, lsl #14
    f4d0:	andscs	lr, r6, r1, lsl #14
    f4d4:	strdcs	lr, [r2], -pc	; <UNPREDICTABLE>
    f4d8:	blmi	90d4 <ASN1_STRING_length@plt+0x286c>
    f4dc:	ldmibvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
    f4e0:	bvs	6a994c <rpl_re_syntax_options@@Base+0x63be6c>
    f4e4:	eorne	pc, r0, r1, asr r8	; <UNPREDICTABLE>
    f4e8:	ldrmi	r6, [r6], #-2126	; 0xfffff7b2
    f4ec:			; <UNDEFINED> instruction: 0xf7ff605e
    f4f0:	blls	18e5fc <rpl_re_syntax_options@@Base+0x120b1c>
    f4f4:	ldrdge	pc, [r0], -r3
    f4f8:			; <UNDEFINED> instruction: 0xf108e6ab
    f4fc:			; <UNDEFINED> instruction: 0xf1b838ff
    f500:	stcle	15, cr0, [fp, #-0]
    f504:	nrmcce	f7, #0.5
    f508:	andeq	lr, r8, #3072	; 0xc00
    f50c:	bleq	8d560 <rpl_re_syntax_options@@Base+0x1fa80>
    f510:			; <UNDEFINED> instruction: 0xf80e4293
    f514:	mvnsle	r0, r1, lsl #30
    f518:	eorcs	pc, ip, r7, asr r8	; <UNPREDICTABLE>
    f51c:	blcs	aa070 <rpl_re_syntax_options@@Base+0x3c590>
    f520:	ldmvs	r3, {r0, r1, r2, r4, r5, r6, ip, lr, pc}^
    f524:	streq	lr, [r8, -r3, lsr #23]
    f528:	svccs	0x00003f01
    f52c:	ldrmi	sp, [r3], pc, lsr #24
    f530:			; <UNDEFINED> instruction: 0xf8dbe01f
    f534:	stmdbcs	r0, {r2, r3, ip}
    f538:	subeq	fp, r9, r8, asr #31
    f53c:			; <UNDEFINED> instruction: 0xf101dc05
    f540:	svclt	0x00a80307
    f544:	bl	60d78 <quoting_style_vals@@Base+0xdb74>
    f548:			; <UNDEFINED> instruction: 0xf8cb01e3
    f54c:	tstcc	r2, ip
    f550:	stmdb	r0, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f554:	andeq	pc, r4, fp, asr #17
    f558:	blls	2fbbe0 <rpl_re_syntax_options@@Base+0x28e100>
    f55c:			; <UNDEFINED> instruction: 0xf8d919c1
    f560:	subsvs	fp, r9, r0
    f564:	ldrdcc	pc, [ip], -fp
    f568:	movweq	lr, #35747	; 0x8ba3
    f56c:	svccs	0x00001e5f
    f570:			; <UNDEFINED> instruction: 0xf8dbdc0c
    f574:			; <UNDEFINED> instruction: 0xf8db3014
    f578:	bne	3cf590 <rpl_re_syntax_options@@Base+0x361ab0>
    f57c:	bicsle	r2, r8, r0, lsl #22
    f580:	andcc	pc, r4, fp, asr #17
    f584:	ldrbtmi	r4, [r8], #-2261	; 0xfffff72b
    f588:	ldc2l	7, cr15, [ip], #-1020	; 0xfffffc04
    f58c:	ldmibvs	r3, {r1, r3, r4, r6, r9, sl, lr}
    f590:	svcpl	0x0000f5b7
    f594:			; <UNDEFINED> instruction: 0xf44fbfa8
    f598:	movwls	r5, #5888	; 0x1700
    f59c:			; <UNDEFINED> instruction: 0xf0002b00
    f5a0:			; <UNDEFINED> instruction: 0xf8df8103
    f5a4:	movwcs	r9, #828	; 0x33c
    f5a8:	ldrmi	r4, [ip], -r3, lsr #13
    f5ac:			; <UNDEFINED> instruction: 0xf8d944f9
    f5b0:			; <UNDEFINED> instruction: 0xf7f60024
    f5b4:	mcrrne	15, 12, lr, r3, cr0
    f5b8:	sbcshi	pc, sp, r0
    f5bc:			; <UNDEFINED> instruction: 0x1018f8d9
    f5c0:			; <UNDEFINED> instruction: 0xf8d9280a
    f5c4:	bl	21760c <rpl_re_syntax_options@@Base+0x1a9b2c>
    f5c8:			; <UNDEFINED> instruction: 0xf1040304
    f5cc:	bl	905d8 <rpl_re_syntax_options@@Base+0x22af8>
    f5d0:			; <UNDEFINED> instruction: 0xf8520e81
    f5d4:	ldmdavs	r2, {r0, r5, sp}^
    f5d8:			; <UNDEFINED> instruction: 0x0c03eb02
    f5dc:	tsthi	lr, r0	; <UNPREDICTABLE>
    f5e0:	ldrbpl	r4, [r0], #679	; 0x2a7
    f5e4:	ldrbmi	sp, [ip], -r3, ror #3
    f5e8:	bmi	fefa11bc <rpl_re_syntax_options@@Base+0xfef336dc>
    f5ec:			; <UNDEFINED> instruction: 0xf8db463b
    f5f0:	ldrbtmi	r9, [sl], #-0
    f5f4:	andsvc	pc, r0, r9, asr #17
    f5f8:	andcs	r6, r0, #1879048193	; 0x70000001
    f5fc:	ands	r9, lr, r1, lsl #4
    f600:	tstcs	r1, sl, lsl #22
    f604:	sbcsvs	r6, r1, #16, 18	; 0x40000
    f608:	stmdbls	sl, {r0, r1, r3, r4, r6, r9, fp, sp, lr}
    f60c:	andvs	r6, r8, #19
    f610:	blmi	fed892b8 <rpl_re_syntax_options@@Base+0xfed1b7d8>
    f614:	tstvs	r1, r0, lsl #2
    f618:	andsvs	r4, r9, #2063597568	; 0x7b000000
    f61c:	svceq	0x0000f1b8
    f620:	addshi	pc, r1, r0
    f624:	andcs	r4, r2, #181248	; 0x2c400
    f628:	ldrbtmi	r9, [fp], #-513	; 0xfffffdff
    f62c:	ldmdbvs	r9, {r3, r4, r7, r8, fp, sp, lr}
    f630:	bl	69ea4 <yy_flex_debug@@Base+0x1a84>
    f634:			; <UNDEFINED> instruction: 0xf8510b80
    f638:			; <UNDEFINED> instruction: 0xf8c99020
    f63c:			; <UNDEFINED> instruction: 0xf8d9202c
    f640:	bl	217678 <rpl_re_syntax_options@@Base+0x1a9b98>
    f644:			; <UNDEFINED> instruction: 0xf8d90703
    f648:	addsmi	r0, r7, #4
    f64c:	tstcs	r0, r7, ror #24
    f650:			; <UNDEFINED> instruction: 0xf8db55c1
    f654:	bmi	fe99b65c <rpl_re_syntax_options@@Base+0xfe92db7c>
    f658:	ldrbtmi	r6, [sl], #-2139	; 0xfffff7a5
    f65c:	ldrmi	r6, [pc], #-535	; f664 <ASN1_STRING_length@plt+0x8dfc>
    f660:			; <UNDEFINED> instruction: 0xf8db7079
    f664:	stmdbls	r5, {ip, sp}
    f668:	andvs	r6, fp, fp, asr r8
    f66c:	stmdbcs	r1, {r0, r8, fp, ip, pc}
    f670:	svcge	0x0012f43f
    f674:			; <UNDEFINED> instruction: 0xf43f2902
    f678:	stmdbls	r2, {r4, r5, r8, r9, sl, fp, sp, pc}
    f67c:	subsvs	r4, r1, r9, lsl r4
    f680:			; <UNDEFINED> instruction: 0xf7ff4689
    f684:	blls	18e468 <rpl_re_syntax_options@@Base+0x120988>
    f688:	movwls	r6, #30747	; 0x781b
    f68c:	blmi	fe660e98 <rpl_re_syntax_options@@Base+0xfe5f33b8>
    f690:	mulpl	r0, r9, r8
    f694:	bl	e0888 <rpl_re_syntax_options@@Base+0x72da8>
    f698:			; <UNDEFINED> instruction: 0xf9b30341
    f69c:			; <UNDEFINED> instruction: 0xf9b32100
    f6a0:	strb	r3, [r8, #-2464]!	; 0xfffff660
    f6a4:	ldrmi	r9, [sl], #-2562	; 0xfffff5fe
    f6a8:	andcs	pc, r4, r8, asr #17
    f6ac:			; <UNDEFINED> instruction: 0xf7ff4617
    f6b0:	bmi	fe48e43c <rpl_re_syntax_options@@Base+0xfe42095c>
    f6b4:	bl	a08a4 <rpl_re_syntax_options@@Base+0x32dc4>
    f6b8:	subeq	r0, r1, r0, asr #4
    f6bc:			; <UNDEFINED> instruction: 0x3100f9b2
    f6c0:	stmib	r8, {r0, r1, r3, r8, ip, sp, pc}^
    f6c4:	cdpmi	7, 8, cr0, cr13, cr2, {0}
    f6c8:	ldrbtmi	r4, [lr], #-2957	; 0xfffff473
    f6cc:	ldrbtmi	r1, [fp], #-2162	; 0xfffff78e
    f6d0:	stmibcs	r0!, {r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}
    f6d4:			; <UNDEFINED> instruction: 0xf9333201
    f6d8:	strbmi	ip, [r0, #-18]!	; 0xffffffee
    f6dc:			; <UNDEFINED> instruction: 0xf8dfd00e
    f6e0:	ldrbtmi	ip, [ip], #548	; 0x224
    f6e4:			; <UNDEFINED> instruction: 0xf9b14461
    f6e8:	subeq	r0, r1, ip, lsl #3
    f6ec:			; <UNDEFINED> instruction: 0xf9b21872
    f6f0:	andcc	r2, r1, #160, 18	; 0x280000
    f6f4:	ands	pc, r2, r3, lsr r9	; <UNPREDICTABLE>
    f6f8:	mvnsle	r4, r0, ror r5
    f6fc:	vqdmulh.s<illegal width 8>	d20, d16, d2
    f700:	stmdbls	r5, {r1, r2, r3, r6, lr}
    f704:			; <UNDEFINED> instruction: 0xf8d1447b
    f708:			; <UNDEFINED> instruction: 0xf933a000
    f70c:	addmi	r1, r1, #18
    f710:	bllt	e83718 <rpl_re_syntax_options@@Base+0xe15c38>
    f714:	ldrbtmi	r4, [fp], #-2941	; 0xfffff483
    f718:			; <UNDEFINED> instruction: 0x0602e9d3
    f71c:	bl	208d88 <rpl_re_syntax_options@@Base+0x19b2a8>
    f720:	strbmi	r0, [r1], -r3, ror #16
    f724:	ldmda	r6, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    f728:	ldrdcs	pc, [r0], -fp
    f72c:	andeq	pc, r4, r9, asr #17
    f730:	stmdacs	r0, {r4, r6, fp, sp, lr}
    f734:			; <UNDEFINED> instruction: 0xf1a8d079
    f738:	sbcsvs	r0, r3, r2, lsl #6
    f73c:	ldmdami	r4!, {r0, r1, r2, r7, r8, r9, sl, sp, lr, pc}^
    f740:			; <UNDEFINED> instruction: 0xf7ff4478
    f744:	svcmi	0x0073fb9f
    f748:	movwls	r2, #4865	; 0x1301
    f74c:	bvs	1e20950 <rpl_re_syntax_options@@Base+0x1db2e70>
    f750:	ldc2	7, cr15, [lr], {255}	; 0xff
    f754:	ldmdbvs	sl!, {r0, r3, r4, r5, r7, r8, fp, sp, lr}
    f758:	bl	aa04c <rpl_re_syntax_options@@Base+0x3c56c>
    f75c:			; <UNDEFINED> instruction: 0xf8520b81
    f760:	strb	r9, [ip, -r1, lsr #32]!
    f764:			; <UNDEFINED> instruction: 0xf1074b6c
    f768:			; <UNDEFINED> instruction: 0xf8cd0901
    f76c:	ldrbtmi	sl, [fp], #-28	; 0xffffffe4
    f770:	andls	pc, r4, r3, asr #17
    f774:			; <UNDEFINED> instruction: 0xf8d9e78b
    f778:	strls	r0, [r1], #-36	; 0xffffffdc
    f77c:			; <UNDEFINED> instruction: 0xf7f6465c
    f780:	stmdacs	r0, {r2, r3, r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
    f784:			; <UNDEFINED> instruction: 0xf8d9d155
    f788:			; <UNDEFINED> instruction: 0xf8d92010
    f78c:	blls	537f4 <quoting_style_vals@@Base+0x5f0>
    f790:	bleq	fe08a3a0 <rpl_re_syntax_options@@Base+0xfe01c8c0>
    f794:	eorcc	pc, r0, r9, asr #17
    f798:	eorls	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    f79c:	andscc	pc, r0, r9, asr #17
    f7a0:			; <UNDEFINED> instruction: 0xf47f2b00
    f7a4:	ldr	sl, [r9, -sl, lsr #30]!
    f7a8:			; <UNDEFINED> instruction: 0xf7f79203
    f7ac:	blls	8986c <rpl_re_syntax_options@@Base+0x1bd8c>
    f7b0:	ldrdls	pc, [r8, #-143]!	; 0xffffff71
    f7b4:	ldrbtmi	r9, [r9], #2563	; 0xa03
    f7b8:	andvs	r4, r3, r3, lsl #13
    f7bc:	andls	lr, r3, r6, lsl r0
    f7c0:	ldrdeq	pc, [r4], -r9	; <UNPREDICTABLE>
    f7c4:	svc	0x00b8f7f6
    f7c8:	movslt	r9, #3072	; 0xc00
    f7cc:	ldrdcs	pc, [r0], -fp
    f7d0:			; <UNDEFINED> instruction: 0xd12e2a04
    f7d4:	andcc	pc, r0, fp, asr #17
    f7d8:	ldrdeq	pc, [r4], -r9	; <UNPREDICTABLE>
    f7dc:	ldcl	7, cr15, [r0], #984	; 0x3d8
    f7e0:			; <UNDEFINED> instruction: 0x2018f8d9
    f7e4:			; <UNDEFINED> instruction: 0x3010f8d9
    f7e8:	eorcs	pc, r2, r3, asr r8	; <UNPREDICTABLE>
    f7ec:	tstcs	r1, r0, asr r8
    f7f0:	ldrdcc	pc, [r4], -r9	; <UNPREDICTABLE>
    f7f4:	strbmi	r4, [r0], #-1594	; 0xfffff9c6
    f7f8:	svc	0x0074f7f6
    f7fc:			; <UNDEFINED> instruction: 0xf8c94603
    f800:	stmdacs	r0, {r5}
    f804:			; <UNDEFINED> instruction: 0xf8d9d0db
    f808:			; <UNDEFINED> instruction: 0xf8d92010
    f80c:			; <UNDEFINED> instruction: 0xf8521018
    f810:	bl	b389c <rpl_re_syntax_options@@Base+0x45dbc>
    f814:			; <UNDEFINED> instruction: 0xf8c90b81
    f818:			; <UNDEFINED> instruction: 0xe7100010
    f81c:			; <UNDEFINED> instruction: 0xf88c4623
    f820:	ldrbmi	r0, [ip], -r0
    f824:	usatmi	r4, #19, pc, lsl #12	; <UNPREDICTABLE>
    f828:	ldmdami	sp!, {r0, r1, r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}
    f82c:			; <UNDEFINED> instruction: 0xf7ff4478
    f830:	ldmdami	ip!, {r0, r3, r5, r8, r9, fp, ip, sp, lr, pc}
    f834:			; <UNDEFINED> instruction: 0xf7ff4478
    f838:			; <UNDEFINED> instruction: 0xf8d9fb25
    f83c:			; <UNDEFINED> instruction: 0xf8d92018
    f840:			; <UNDEFINED> instruction: 0xf8533010
    f844:	tstvs	r8, r2, lsr #32
    f848:	ldmdami	r7!, {r3, r5, r6, r7, r9, sl, sp, lr, pc}
    f84c:			; <UNDEFINED> instruction: 0xf7ff4478
    f850:	svclt	0x0000fb19
    f854:	ldrdeq	r9, [r5], -r0
    f858:			; <UNDEFINED> instruction: 0x000569ba
    f85c:	andeq	r1, r3, r8, ror r0
    f860:	muleq	r0, ip, r4
    f864:	muleq	r5, r4, r2
    f868:	andeq	r0, r0, r0, lsl #9
    f86c:	andeq	r9, r5, ip, lsl #5
    f870:	andeq	r9, r5, r6, ror #4
    f874:	andeq	r1, r3, r4, lsr #32
    f878:	andeq	r2, r3, r4, lsl r1
    f87c:	andeq	r2, r3, lr, asr #23
    f880:	andeq	r1, r3, r0, lsl r0
    f884:			; <UNDEFINED> instruction: 0x00032bba
    f888:	ldrdeq	r6, [r3], -ip
    f88c:	strdeq	r0, [r3], -r0	; <UNPREDICTABLE>
    f890:			; <UNDEFINED> instruction: 0x000591b2
    f894:	andeq	r0, r3, r2, ror #30
    f898:	muleq	r5, ip, r1
    f89c:	andeq	r0, r3, r8, asr #29
    f8a0:	strdeq	r9, [r5], -r2
    f8a4:	andeq	r9, r5, r6, ror #1
    f8a8:	ldrdeq	r9, [r5], -sl
    f8ac:	andeq	r9, r5, r4, asr #1
    f8b0:	andeq	r9, r5, sl, lsl #1
    f8b4:	ldrdeq	r0, [r0], -ip
    f8b8:	andeq	r0, r0, r8, ror #9
    f8bc:	andeq	r9, r5, lr, lsr r0
    f8c0:	andeq	r0, r3, r0, lsl #28
    f8c4:	andeq	r9, r5, sl, lsl r0
    f8c8:	andeq	r0, r3, sl, asr #27
    f8cc:	andeq	r8, r5, r6, ror #31
    f8d0:	andeq	r8, r5, r0, lsl #31
    f8d4:	andeq	r8, r5, r0, asr pc
    f8d8:	andeq	r8, r5, r0, lsl pc
    f8dc:	andeq	r0, r3, r2, lsl #22
    f8e0:	andeq	r8, r5, r0, asr #28
    f8e4:	strdeq	r8, [r5], -sl
    f8e8:	ldrdeq	r8, [r5], -r4
    f8ec:	andeq	r8, r5, r2, asr #27
    f8f0:	muleq	r5, r2, sp
    f8f4:	andeq	r0, r3, ip, lsl fp
    f8f8:	strdeq	r0, [r3], -ip
    f8fc:	andeq	r0, r3, r6, ror #21
    f900:	muleq	r3, sl, r6
    f904:	andeq	r1, r3, r6, asr #23
    f908:	muleq	r3, r0, lr
    f90c:	ldrdeq	r8, [r5], -r6
    f910:	andeq	r0, r3, r0, lsl r9
    f914:	andeq	r8, r5, r0, lsr #25
    f918:	andeq	r8, r5, lr, ror ip
    f91c:	andeq	r8, r5, r6, lsr ip
    f920:	andeq	r0, r3, r8, lsr #17
    f924:	andeq	r0, r3, r0, lsl #17
    f928:			; <UNDEFINED> instruction: 0x000308b8
    f92c:	cfldr32mi	mvfx11, [r9, #-992]	; 0xfffffc20
    f930:	cmplt	r0, #2097152000	; 0x7d000000
    f934:			; <UNDEFINED> instruction: 0xf7ff4604
    f938:	blmi	60e42c <rpl_re_syntax_options@@Base+0x5a094c>
    f93c:	ldmdbvs	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    f940:	ldmibvs	r9, {r1, r5, r8, r9, ip, sp, pc}
    f944:	eorvc	pc, r1, r2, asr r8	; <UNPREDICTABLE>
    f948:	ldmibne	r0, {r1, r2, r3, r7}
    f94c:	ldmdavs	pc, {r0, r1, r2, r3, r4, r5, r6, r8, ip, sp, pc}^	; <UNPREDICTABLE>
    f950:			; <UNDEFINED> instruction: 0xf8931d30
    f954:			; <UNDEFINED> instruction: 0xf101c01c
    f958:	bvs	793164 <rpl_re_syntax_options@@Base+0x725684>
    f95c:			; <UNDEFINED> instruction: 0xf8c34410
    f960:			; <UNDEFINED> instruction: 0xf887e018
    f964:			; <UNDEFINED> instruction: 0xf852c000
    f968:	addsvs	r3, pc, r1, lsr #32
    f96c:	blmi	2e7dec <rpl_re_syntax_options@@Base+0x27a30c>
    f970:	stmdbvs	r6!, {r1, r5, r7, fp, sp, lr}
    f974:	stmdbmi	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
    f978:	subsvs	r6, sl, r4
    f97c:	andsvs	r6, lr, #32, 16	; 0x200000
    f980:	subsvs	r5, r8, #6881280	; 0x690000
    f984:	ldmdavc	r2, {r1, r3, sp, lr}
    f988:	ldcllt	7, cr7, [r8, #104]!	; 0x68
    f98c:	umulleq	r6, r0, r8, r9
    f990:	svclt	0x0000e7ed
    f994:			; <UNDEFINED> instruction: 0x000561b0
    f998:			; <UNDEFINED> instruction: 0x00058ab0
    f99c:	andeq	r8, r5, r8, ror sl
    f9a0:	muleq	r0, ip, r4
    f9a4:	cfldr32mi	mvfx11, [r0], {248}	; 0xf8
    f9a8:	ldrbtmi	r4, [ip], #-3856	; 0xfffff0f0
    f9ac:	stmdbvs	r6!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
    f9b0:	stmibvs	r5!, {r1, r2, r3, r6, r7, r8, ip, sp, pc}
    f9b4:	eoreq	pc, r5, r6, asr r8	; <UNPREDICTABLE>
    f9b8:			; <UNDEFINED> instruction: 0xf7ffb1a8
    f9bc:	movwcs	pc, #2783	; 0xadf	; <UNPREDICTABLE>
    f9c0:	eorcc	pc, r5, r6, asr #16
    f9c4:	stfccd	f3, [r1, #-500]	; 0xfffffe0c
    f9c8:			; <UNDEFINED> instruction: 0xf85661a5
    f9cc:	cmplt	r3, r5, lsr #32
    f9d0:	ldmdbvs	r8, {r1, r3, r4, r7, fp, sp, lr}
    f9d4:	rsbvs	r4, r2, r6, lsl #18
    f9d8:	ldmdavs	r8, {r5, r9, sp, lr}
    f9dc:	rsbvs	r5, r0, #8060928	; 0x7b0000
    f9e0:	ldmdavc	r3, {r1, r3, r4, sp, lr}
    f9e4:	ldcllt	7, cr7, [r8, #140]!	; 0x8c
    f9e8:	andeq	r8, r5, r2, asr #20
    f9ec:	andeq	r6, r5, r4, lsr r1
    f9f0:	muleq	r0, ip, r4
    f9f4:	ldrblt	r2, [r8, #2305]!	; 0x901
    f9f8:			; <UNDEFINED> instruction: 0x1e8fd91b
    f9fc:	stclpl	6, cr4, [r4, #20]
    fa00:	strmi	fp, [r1], #-2492	; 0xfffff644
    fa04:	stcvs	8, cr15, [r1], {17}
    fa08:	eorscs	fp, r0, lr, lsl #19
    fa0c:	ldcl	7, cr15, [r0], #984	; 0x3d8
    fa10:	orrlt	r4, r8, r4, lsl #12
    fa14:	sbcvs	r2, r7, r1, lsl #6
    fa18:	strpl	lr, [r1, #-2496]	; 0xfffff640
    fa1c:	andvs	r6, r6, r6, asr #2
    fa20:	orrvs	r6, r6, r7, lsl #2
    fa24:	strvs	lr, [sl], -r0, asr #19
    fa28:			; <UNDEFINED> instruction: 0xf7ff61c3
    fa2c:	strtmi	pc, [r0], -pc, ror #20
    fa30:	strcs	fp, [r0], #-3576	; 0xfffff208
    fa34:	ldcllt	6, cr4, [r8, #128]!	; 0x80
    fa38:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
    fa3c:	blx	8cda40 <rpl_re_syntax_options@@Base+0x85ff60>
    fa40:	strdeq	r0, [r3], -lr
    fa44:			; <UNDEFINED> instruction: 0x460eb570
    fa48:	addlt	r3, r2, r2, lsl #2
    fa4c:	strmi	r4, [r8], -r4, lsl #12
    fa50:			; <UNDEFINED> instruction: 0xf7f69101
    fa54:	biclt	lr, r8, lr, asr #25
    fa58:	stmdbls	r1, {r9, sl, fp, sp}
    fa5c:			; <UNDEFINED> instruction: 0xf104bfc2
    fa60:			; <UNDEFINED> instruction: 0xf10033ff
    fa64:	ldmibne	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
    fa68:			; <UNDEFINED> instruction: 0xf813dd05
    fa6c:	adcmi	r4, fp, #1, 30
    fa70:	svcmi	0x0001f802
    fa74:	stmibne	r2, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
    fa78:	subsvc	r2, r3, r0, lsl #6
    fa7c:			; <UNDEFINED> instruction: 0xf7ff5583
    fa80:	teqlt	r8, r9	; <illegal shifter operand>	; <UNPREDICTABLE>
    fa84:	cmpvs	r2, r1, lsl #4
    fa88:	ldcllt	0, cr11, [r0, #-8]!
    fa8c:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
    fa90:			; <UNDEFINED> instruction: 0xf9f8f7ff
    fa94:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
    fa98:			; <UNDEFINED> instruction: 0xf9f4f7ff
    fa9c:	ldrdeq	r0, [r3], -r6
    faa0:	strdeq	r0, [r3], -sl
    faa4:			; <UNDEFINED> instruction: 0x4604b510
    faa8:	bl	134da88 <rpl_re_syntax_options@@Base+0x12dffa8>
    faac:	strtmi	r4, [r0], -r1, lsl #12
    fab0:			; <UNDEFINED> instruction: 0x4010e8bd
    fab4:	svclt	0x00c6f7ff
    fab8:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    fabc:			; <UNDEFINED> instruction: 0x47706818
    fac0:	andeq	r6, r5, lr, asr r5
    fac4:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    fac8:			; <UNDEFINED> instruction: 0x47706a58
    facc:	andeq	r8, r5, r6, lsr #18
    fad0:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    fad4:			; <UNDEFINED> instruction: 0x47706ad8
    fad8:	andeq	r8, r5, sl, lsl r9
    fadc:	bmi	e26ec <rpl_re_syntax_options@@Base+0x74c0c>
    fae0:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    fae4:			; <UNDEFINED> instruction: 0x47706818
    fae8:	andeq	r6, r5, r0
    faec:	andeq	r0, r0, r0, lsl #9
    faf0:	bmi	e2700 <rpl_re_syntax_options@@Base+0x74c20>
    faf4:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
    faf8:			; <UNDEFINED> instruction: 0x47706818
    fafc:	andeq	r5, r5, ip, ror #31
    fb00:	muleq	r0, ip, r4
    fb04:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    fb08:			; <UNDEFINED> instruction: 0x47706018
    fb0c:	andeq	r6, r5, r2, lsl r5
    fb10:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    fb14:			; <UNDEFINED> instruction: 0x47706258
    fb18:	ldrdeq	r8, [r5], -sl
    fb1c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    fb20:			; <UNDEFINED> instruction: 0x477062d8
    fb24:	andeq	r8, r5, lr, asr #17
    fb28:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    fb2c:			; <UNDEFINED> instruction: 0x47706b18
    fb30:	andeq	r8, r5, r2, asr #17
    fb34:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
    fb38:			; <UNDEFINED> instruction: 0x47706318
    fb3c:			; <UNDEFINED> instruction: 0x000588b6
    fb40:	mrcmi	5, 0, fp, cr0, cr8, {7}
    fb44:	ldmdbvs	r5!, {r1, r2, r3, r4, r5, r6, sl, lr}
    fb48:	strcs	fp, [r0, -r5, ror #2]
    fb4c:			; <UNDEFINED> instruction: 0xf7ffe005
    fb50:			; <UNDEFINED> instruction: 0xf845fa15
    fb54:			; <UNDEFINED> instruction: 0xf7ff7024
    fb58:	ldmibvs	r4!, {r0, r2, r5, r8, r9, sl, fp, ip, sp, lr, pc}
    fb5c:	eoreq	pc, r4, r5, asr r8	; <UNPREDICTABLE>
    fb60:	mvnsle	r2, r0, lsl #16
    fb64:			; <UNDEFINED> instruction: 0xf7f64628
    fb68:	blmi	20a440 <rpl_re_syntax_options@@Base+0x19c960>
    fb6c:	ldrbtmi	r2, [fp], #-0
    fb70:	stmib	r3, {r3, r4, r8, sp, lr}^
    fb74:	subsvs	r0, r8, r5
    fb78:	mulsvs	r8, r8, r2
    fb7c:	sbcsvs	r6, r8, #88, 4	; 0x80000005
    fb80:	svclt	0x0000bdf8
    fb84:	andeq	r8, r5, r8, lsr #17
    fb88:	andeq	r8, r5, lr, ror r8
    fb8c:	stclt	7, cr15, [lr], #-984	; 0xfffffc28
    fb90:	ldcllt	7, cr15, [lr, #984]	; 0x3d8
    fb94:	blt	6cdb74 <rpl_re_syntax_options@@Base+0x660094>
    fb98:	ldmdavs	r3, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
    fb9c:	fstmdbxle	r1!, {d2}	;@ Deprecated
    fba0:	strmi	r6, [lr], -ip, lsl #16
    fba4:	ldrmi	r4, [r5], -r2, lsr #18
    fba8:	andcs	r4, r4, #7340032	; 0x700000
    fbac:	strtmi	r4, [r0], #-1145	; 0xfffffb87
    fbb0:	bl	ff94db90 <rpl_re_syntax_options@@Base+0xff8e00b0>
    fbb4:	strcc	fp, [r4], #-2480	; 0xfffff650
    fbb8:	stmdavs	ip!, {r2, r4, r5, sp, lr}
    fbbc:	eorvs	r3, ip, r5, lsl #24
    fbc0:			; <UNDEFINED> instruction: 0xf7f6e00e
    fbc4:	ldmdavs	r3!, {r2, r4, r5, r6, r7, r8, r9, fp, sp, lr, pc}
    fbc8:	stmdavs	r2, {r0, r3, r4, r5, r6, r7, sl, fp, ip, lr}
    fbcc:			; <UNDEFINED> instruction: 0xf8321c58
    fbd0:	streq	r1, [r9], #17
    fbd4:	eorsvs	sp, r0, sp, lsl #10
    fbd8:	stccc	8, cr6, [r1], {44}	; 0x2c
    fbdc:	tstlt	ip, ip, lsr #32
    fbe0:	stclle	12, cr2, [lr]
    fbe4:	ldcllt	0, cr2, [r8]
    fbe8:	eorvs	r3, ip, r1, lsl #24
    fbec:	rscsle	r2, r9, r0, lsl #24
    fbf0:	ldmdbne	r9!, {r0, r1, r4, r5, fp, sp, lr}
    fbf4:			; <UNDEFINED> instruction: 0xf8114419
    fbf8:			; <UNDEFINED> instruction: 0xf8321c01
    fbfc:	streq	r1, [r9], #17
    fc00:	cfstrscs	mvf13, [r1], {242}	; 0xf2
    fc04:	ldclpl	0, cr13, [sl], #16
    fc08:	svclt	0x00182a22
    fc0c:	andle	r2, r8, r7, lsr #20
    fc10:	stmdbcs	r0, {r0, r3, r5, fp, sp, lr}
    fc14:	ldmdavs	r0!, {r1, r2, r5, r6, r7, r8, sl, fp, ip, lr, pc}
    fc18:	pop	{r3, r4, r5, sl, lr}
    fc1c:			; <UNDEFINED> instruction: 0xf02440f8
    fc20:	movwcc	fp, #8053	; 0x1f75
    fc24:	stmdavs	r9!, {r0, r1, r4, r5, sp, lr}
    fc28:	eorvs	r3, r9, r2, lsl #18
    fc2c:	svclt	0x0000e7f1
    fc30:	andeq	r9, r3, r4, lsl r2
    fc34:	svcmi	0x00f0e92d
    fc38:	stc	6, cr4, [sp, #-552]!	; 0xfffffdd8
    fc3c:	ldrmi	r8, [r1], -r2, lsl #22
    fc40:	strmi	r4, [r0], r6, ror #20
    fc44:	strcs	r4, [r0], #-2918	; 0xfffff49a
    fc48:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
    fc4c:	cdpmi	0, 6, cr11, cr5, cr9, {4}
    fc50:	ldrbmi	r5, [r0], #-2259	; 0xfffff72d
    fc54:			; <UNDEFINED> instruction: 0xf10d447e
    fc58:	ldmdavs	fp, {r3, r4, r8, r9, fp}
    fc5c:			; <UNDEFINED> instruction: 0xf04f9307
    fc60:			; <UNDEFINED> instruction: 0xf7ff0300
    fc64:	blmi	184f828 <rpl_re_syntax_options@@Base+0x17e1d48>
    fc68:	ldrbtmi	r4, [sl], #-2656	; 0xfffff5a0
    fc6c:	ldmpl	r3!, {r0, r9, ip, pc}^
    fc70:	blmi	17f4878 <rpl_re_syntax_options@@Base+0x1786d98>
    fc74:	movwls	r4, #9339	; 0x247b
    fc78:	beq	44b4a0 <rpl_re_syntax_options@@Base+0x3dd9c0>
    fc7c:	blx	12cdc80 <rpl_re_syntax_options@@Base+0x12601a0>
    fc80:	blmi	173c1e8 <rpl_re_syntax_options@@Base+0x16ce708>
    fc84:	ldmpl	r5!, {r1, r3, fp, sp}^
    fc88:	eorle	r6, r0, fp, lsr #16
    fc8c:	subsle	r2, sp, r8, lsl r8
    fc90:			; <UNDEFINED> instruction: 0xf7ff441c
    fc94:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r9, fp, ip, sp, lr, pc}
    fc98:	mrc	1, 0, sp, cr8, cr3, {7}
    fc9c:			; <UNDEFINED> instruction: 0xf7ff0a10
    fca0:			; <UNDEFINED> instruction: 0xf7fff96d
    fca4:	blls	4f9e0 <_IO_stdin_used@@Base+0x111a0>
    fca8:	msrcc	SPSR_fxc, r3	; <illegal shifter operand>
    fcac:			; <UNDEFINED> instruction: 0xf0402b00
    fcb0:	bmi	146fec8 <rpl_re_syntax_options@@Base+0x14023e8>
    fcb4:	ldrbtmi	r4, [sl], #-2890	; 0xfffff4b6
    fcb8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fcbc:	subsmi	r9, sl, r7, lsl #22
    fcc0:	addhi	pc, r9, r0, asr #32
    fcc4:	ldc	0, cr11, [sp], #36	; 0x24
    fcc8:	pop	{r1, r8, r9, fp, pc}
    fccc:	ldrmi	r8, [ip], #-4080	; 0xfffff010
    fcd0:	blx	84dcd4 <rpl_re_syntax_options@@Base+0x7e01f4>
    fcd4:	stmdacs	r1, {r0, r1, r3, r5, fp, sp, lr}
    fcd8:	ldmdacs	r8, {r0, r3, r4, r5, r6, r7, ip, lr, pc}
    fcdc:	stmdacs	r6, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
    fce0:	ldmdacs	r8, {r1, r2, r4, r6, r7, r8, ip, lr, pc}
    fce4:	andeq	lr, r4, #10240	; 0x2800
    fce8:	andls	r9, r5, #402653184	; 0x18000000
    fcec:	blcs	83e5c <rpl_re_syntax_options@@Base+0x1637c>
    fcf0:	cdpne	13, 5, cr13, cr8, cr14, {6}
    fcf4:	blcc	9c500 <rpl_re_syntax_options@@Base+0x2ea20>
    fcf8:	movwcs	lr, #22989	; 0x59cd
    fcfc:	cdp2	0, 1, cr15, cr0, cr4, {1}
    fd00:	bls	1a2a00 <rpl_re_syntax_options@@Base+0x134f20>
    fd04:	andls	r5, r3, #15925248	; 0xf30000
    fd08:	tstcc	r1, r9, lsl r8
    fd0c:			; <UNDEFINED> instruction: 0xf7f64607
    fd10:	bls	10a600 <rpl_re_syntax_options@@Base+0x9cb20>
    fd14:	ldrtpl	r2, [fp], #768	; 0x300
    fd18:	stmdbls	r5, {r0, r1, r6, r9, sl, lr}
    fd1c:			; <UNDEFINED> instruction: 0xf0054638
    fd20:	blls	4e7e4 <_IO_stdin_used@@Base+0xffa4>
    fd24:	msrcc	SPSR_fxc, r3	; <illegal shifter operand>
    fd28:	blcs	21734 <ASN1_STRING_length@plt+0x1aecc>
    fd2c:			; <UNDEFINED> instruction: 0xf1b9d14a
    fd30:	andle	r0, r5, r0, lsl #30
    fd34:			; <UNDEFINED> instruction: 0x3008f8b9
    fd38:	orrsvc	pc, r8, #1124073472	; 0x43000000
    fd3c:	andcc	pc, r8, r9, lsr #17
    fd40:			; <UNDEFINED> instruction: 0xf7f64638
    fd44:	stmdavs	fp!, {r1, r2, r6, r8, fp, sp, lr, pc}
    fd48:			; <UNDEFINED> instruction: 0xe7a2441c
    fd4c:	ldrdeq	pc, [r0], -r8
    fd50:	ldrbmi	sl, [sl], -r5, lsl #18
    fd54:	bl	134974 <rpl_re_syntax_options@@Base+0xc6e94>
    fd58:	movwls	r0, #21258	; 0x530a
    fd5c:			; <UNDEFINED> instruction: 0xff1cf7ff
    fd60:	orrslt	r4, r8, r1, lsl #13
    fd64:	ldmib	sp, {r0, r1, r6, r9, sl, lr}^
    fd68:			; <UNDEFINED> instruction: 0xf0051205
    fd6c:	blls	4e798 <_IO_stdin_used@@Base+0xff58>
    fd70:	msrcc	SPSR_fxc, r3	; <illegal shifter operand>
    fd74:	stmdblt	r3!, {r0, r1, r2, r9, sl, lr}^
    fd78:	bvc	efc23c <rpl_re_syntax_options@@Base+0xe8e75c>
    fd7c:	teqeq	r0, #35	; 0x23	; <UNPREDICTABLE>
    fd80:	teqeq	r0, #67	; 0x43	; <UNPREDICTABLE>
    fd84:			; <UNDEFINED> instruction: 0x4648723b
    fd88:	stmdb	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    fd8c:	ldrmi	r6, [ip], #-2091	; 0xfffff7d5
    fd90:	ldmdbmi	sl, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
    fd94:	stmdals	r1, {r0, r1, r3, r6, r9, sl, lr}
    fd98:	ldmdapl	r1!, {r1, r5, r9, sl, lr}^
    fd9c:			; <UNDEFINED> instruction: 0xf00e6809
    fda0:			; <UNDEFINED> instruction: 0xe7e9fcb3
    fda4:			; <UNDEFINED> instruction: 0xf8d8465a
    fda8:	stmdbge	r5, {}	; <UNPREDICTABLE>
    fdac:	mrc2	7, 7, pc, cr4, cr15, {7}
    fdb0:	strmi	r9, [r7], -r6, lsl #20
    fdb4:			; <UNDEFINED> instruction: 0xd1af2800
    fdb8:	ldmdami	r1, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    fdbc:			; <UNDEFINED> instruction: 0xf00e4478
    fdc0:	ldrb	pc, [r6, -r3, lsr #25]!	; <UNPREDICTABLE>
    fdc4:	ldrtmi	r4, [fp], -sp, lsl #18
    fdc8:	strtmi	r9, [r2], -r2, lsl #16
    fdcc:	stmdavs	r9, {r0, r4, r5, r6, fp, ip, lr}
    fdd0:	ldc2	0, cr15, [sl], {14}
    fdd4:			; <UNDEFINED> instruction: 0xf7f6e7ab
    fdd8:	svclt	0x0000eb2a
    fddc:	muleq	r5, r8, lr
    fde0:	andeq	r0, r0, ip, asr #9
    fde4:	andeq	r5, r5, ip, lsl #29
    fde8:			; <UNDEFINED> instruction: 0x000004b4
    fdec:	andeq	r9, r3, lr, ror r1
    fdf0:	andeq	r9, r3, r4, asr r1
    fdf4:	andeq	r0, r0, r0, lsl #9
    fdf8:	andeq	r5, r5, sl, lsr #28
    fdfc:	muleq	r0, ip, r4
    fe00:	andeq	r1, r4, r0, lsr #27
    fe04:	blmi	aa26b0 <rpl_re_syntax_options@@Base+0xa34bd0>
    fe08:	ldrblt	r4, [r0, #1146]!	; 0x47a
    fe0c:	ldmpl	r3, {r0, r3, r7, ip, sp, pc}^
    fe10:	strmi	r4, [r6], -sp, lsl #12
    fe14:	movwls	r6, #30747	; 0x781b
    fe18:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
    fe1c:	mrc2	0, 6, pc, cr8, cr8, {0}
    fe20:	ldrbtmi	r4, [r9], #-2340	; 0xfffff6dc
    fe24:	stmdacs	r0, {r2, r9, sl, lr}
    fe28:	blmi	903ef4 <rpl_re_syntax_options@@Base+0x896414>
    fe2c:	stmiapl	pc, {r1, r6, fp, sp, lr}^	; <UNPREDICTABLE>
    fe30:	msrcc	SPSR_fxc, r7	; <illegal shifter operand>
    fe34:	stmdavs	r1!, {r0, r1, r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
    fe38:	movwls	r2, #25344	; 0x6300
    fe3c:	movwne	lr, #6605	; 0x19cd
    fe40:			; <UNDEFINED> instruction: 0x2100b1b5
    fe44:			; <UNDEFINED> instruction: 0xf88da801
    fe48:	strls	r1, [r3, #-20]	; 0xffffffec
    fe4c:			; <UNDEFINED> instruction: 0xf7ff9604
    fe50:			; <UNDEFINED> instruction: 0x4620fef1
    fe54:			; <UNDEFINED> instruction: 0xff60f018
    fe58:	bmi	636e78 <rpl_re_syntax_options@@Base+0x5c9398>
    fe5c:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
    fe60:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
    fe64:	subsmi	r9, sl, r7, lsl #22
    fe68:			; <UNDEFINED> instruction: 0x4620d11e
    fe6c:	ldcllt	0, cr11, [r0, #36]!	; 0x24
    fe70:	ldrdpl	pc, [r4, -r7]
    fe74:	ldrbne	lr, [r1, r5, ror #15]
    fe78:			; <UNDEFINED> instruction: 0xf01b4610
    fe7c:			; <UNDEFINED> instruction: 0x4631fa5f
    fe80:	stmdami	pc, {r1, r9, sl, lr}	; <UNPREDICTABLE>
    fe84:			; <UNDEFINED> instruction: 0xf00e4478
    fe88:	stmdavs	r2!, {r0, r1, r2, r3, r4, r5, sl, fp, ip, sp, lr, pc}^
    fe8c:			; <UNDEFINED> instruction: 0xf7f6e7d3
    fe90:	stmdavs	r0, {r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
    fe94:	mrc	7, 3, APSR_nzcv, cr14, cr5, {7}
    fe98:	ldrtmi	r4, [r2], -sl, lsl #18
    fe9c:			; <UNDEFINED> instruction: 0x46034479
    fea0:			; <UNDEFINED> instruction: 0xf00e2001
    fea4:			; <UNDEFINED> instruction: 0xe7d8fbbf
    fea8:	b	ff04de88 <rpl_re_syntax_options@@Base+0xfefe03a8>
    feac:	ldrdeq	r5, [r5], -r8
    feb0:	andeq	r0, r0, ip, asr #9
    feb4:			; <UNDEFINED> instruction: 0x00055cbe
    feb8:			; <UNDEFINED> instruction: 0x000004b4
    febc:	andeq	r5, r5, r2, lsl #25
    fec0:	andeq	r8, r3, r0, lsl #31
    fec4:	andeq	fp, r3, r4, asr lr
    fec8:	blmi	12e27f8 <rpl_re_syntax_options@@Base+0x1274d18>
    fecc:	push	{r1, r3, r4, r5, r6, sl, lr}
    fed0:	strdlt	r4, [r6], r0
    fed4:	svcge	0x00024e49
    fed8:			; <UNDEFINED> instruction: 0x460c58d3
    fedc:	ldmdavs	fp, {r1, r2, r3, r4, r5, r6, sl, lr}
    fee0:			; <UNDEFINED> instruction: 0xf04f60fb
    fee4:	stmdbcs	r0, {r8, r9}
    fee8:	stmdbmi	r5, {r0, r1, r2, r5, r6, ip, lr, pc}^
    feec:	strtmi	r4, [r0], -r5, lsl #12
    fef0:			; <UNDEFINED> instruction: 0xf7f64479
    fef4:	stmdacs	r0, {r1, r3, r4, r6, sl, fp, sp, lr, pc}
    fef8:	strtmi	sp, [r0], -fp, asr #32
    fefc:	stmdb	r2!, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
    ff00:			; <UNDEFINED> instruction: 0xf1004621
    ff04:	mcrrne	3, 0, r0, r2, cr8
    ff08:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
    ff0c:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
    ff10:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
    ff14:			; <UNDEFINED> instruction: 0xf7f64640
    ff18:			; <UNDEFINED> instruction: 0xf898e936
    ff1c:	cmplt	r3, r0
    ff20:			; <UNDEFINED> instruction: 0x21204642
    ff24:	svclt	0x00182b0a
    ff28:	svclt	0x00082b0d
    ff2c:			; <UNDEFINED> instruction: 0xf8127011
    ff30:	blcs	1fb3c <ASN1_STRING_length@plt+0x192d4>
    ff34:	blmi	d04714 <rpl_re_syntax_options@@Base+0xc96c34>
    ff38:			; <UNDEFINED> instruction: 0xf89658f6
    ff3c:	blcs	1c4f0 <ASN1_STRING_length@plt+0x15c88>
    ff40:	tstcs	r0, r4, asr #2
    ff44:	tstls	r0, r0, lsr fp
    ff48:	ldmdbmi	r0!, {r1, r6, r9, sl, lr}
    ff4c:			; <UNDEFINED> instruction: 0x4628447b
    ff50:			; <UNDEFINED> instruction: 0xf0184479
    ff54:			; <UNDEFINED> instruction: 0x4604fa59
    ff58:	msrcc	SPSR_f, r6	; <illegal shifter operand>
    ff5c:	stmdbmi	ip!, {r0, r1, r3, r5, r6, r7, r8, ip, sp, pc}
    ff60:	strtmi	r2, [r0], -r4, lsl #4
    ff64:			; <UNDEFINED> instruction: 0xf7f64479
    ff68:	movwlt	lr, #3036	; 0xbdc
    ff6c:	strtmi	r4, [r2], -r9, lsr #18
    ff70:	ldrbtmi	r2, [r9], #-3
    ff74:	blx	15cbfb6 <rpl_re_syntax_options@@Base+0x155e4d6>
    ff78:	blmi	7e281c <rpl_re_syntax_options@@Base+0x774d3c>
    ff7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
    ff80:	ldmvs	fp!, {r1, r3, r4, fp, sp, lr}^
    ff84:	teqle	r3, sl, asr r0
    ff88:	ldrcc	r4, [r0, -r0, lsr #12]
    ff8c:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
    ff90:	blmi	730758 <rpl_re_syntax_options@@Base+0x6c2c78>
    ff94:	ldmpl	r6!, {r5, r7, r9, sl, lr}^
    ff98:			; <UNDEFINED> instruction: 0xf896e7d3
    ff9c:	blcs	1c550 <ASN1_STRING_length@plt+0x15ce8>
    ffa0:	ldmdami	lr, {r1, r3, r5, r6, r7, ip, lr, pc}
    ffa4:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
    ffa8:	blx	febcbfea <rpl_re_syntax_options@@Base+0xfeb5e50a>
    ffac:	ldmdbmi	ip, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
    ffb0:	ldrbtmi	r2, [r9], #-3
    ffb4:	blx	18cbff4 <rpl_re_syntax_options@@Base+0x185e514>
    ffb8:			; <UNDEFINED> instruction: 0x460ae7de
    ffbc:	ldrbtmi	r4, [r9], #-2329	; 0xfffff6e7
    ffc0:	blx	8cc028 <rpl_re_syntax_options@@Base+0x85e548>
    ffc4:	ldmpl	r6!, {r0, r1, r2, r3, r8, r9, fp, lr}^
    ffc8:	strb	r4, [r5, r4, lsl #12]
    ffcc:	andcs	r4, r7, r1, lsr #12
    ffd0:	blx	feecc068 <rpl_re_syntax_options@@Base+0xfee5e588>
    ffd4:	rsbsvs	r4, r8, r1, asr #12
    ffd8:			; <UNDEFINED> instruction: 0xf0242007
    ffdc:	ldmdavs	sl!, {r0, r2, r4, r5, r7, r9, fp, ip, sp, lr, pc}^
    ffe0:	strtmi	r4, [r9], -fp, lsr #12
    ffe4:	ldmdami	r0, {ip, pc}
    ffe8:			; <UNDEFINED> instruction: 0xf00e4478
    ffec:	str	pc, [r8, sp, lsl #23]!
    fff0:	b	74dfd0 <rpl_re_syntax_options@@Base+0x6e04f0>
    fff4:	andeq	r5, r5, r4, lsl ip
    fff8:	andeq	r0, r0, ip, asr #9
    fffc:	andeq	r5, r5, r4, lsl #24
   10000:	andeq	r1, r4, r0, lsr #19
   10004:			; <UNDEFINED> instruction: 0x000004b4
   10008:	andeq	r1, r4, r4, asr #18
   1000c:	strdeq	pc, [r2], -r4
   10010:	andeq	fp, r3, r0
   10014:	ldrdeq	r8, [r3], -lr
   10018:	andeq	r5, r5, r4, ror #22
   1001c:	andeq	r8, r3, lr, asr #29
   10020:	andeq	r8, r3, r6, lsr #29
   10024:	ldrdeq	r1, [r4], -r2
   10028:	andeq	r8, r3, r4, lsr lr
   1002c:	ldrbmi	lr, [r0, sp, lsr #18]!
   10030:	svcmi	0x00264605
   10034:			; <UNDEFINED> instruction: 0xf8df4689
   10038:			; <UNDEFINED> instruction: 0xf8dfa098
   1003c:	ldrbtmi	r8, [pc], #-152	; 10044 <ASN1_STRING_length@plt+0x97dc>
   10040:	ldrbtmi	r4, [sl], #3621	; 0xe25
   10044:	ldrbtmi	r4, [lr], #-1272	; 0xfffffb08
   10048:			; <UNDEFINED> instruction: 0xf893e014
   1004c:	bllt	18dc600 <rpl_re_syntax_options@@Base+0x186eb20>
   10050:	blcc	c2e0e4 <rpl_re_syntax_options@@Base+0xbc0604>
   10054:	stmdale	sl, {r0, r3, r8, r9, fp, sp}
   10058:	blcc	c2e1ec <rpl_re_syntax_options@@Base+0xbc070c>
   1005c:	stmdale	r6, {r0, r3, r8, r9, fp, sp}
   10060:	blcc	c2e2f4 <rpl_re_syntax_options@@Base+0xbc0814>
   10064:	stmdale	r2, {r0, r3, r8, r9, fp, sp}
   10068:	blcs	82e3fc <rpl_re_syntax_options@@Base+0x7c091c>
   1006c:	strtmi	sp, [r0], -r9, lsr #32
   10070:	svc	0x00aef7f5
   10074:			; <UNDEFINED> instruction: 0xf0134628
   10078:	strmi	pc, [r4], -fp, ror #22
   1007c:			; <UNDEFINED> instruction: 0x4639b1f0
   10080:	bl	fe4ce060 <rpl_re_syntax_options@@Base+0xfe460580>
   10084:	movwcs	fp, #264	; 0x108
   10088:	blmi	52c09c <rpl_re_syntax_options@@Base+0x4be5bc>
   1008c:			; <UNDEFINED> instruction: 0xf89358f3
   10090:	bcs	18638 <ASN1_STRING_length@plt+0x11dd0>
   10094:			; <UNDEFINED> instruction: 0x4621d0d9
   10098:			; <UNDEFINED> instruction: 0xf0242007
   1009c:			; <UNDEFINED> instruction: 0x4641fa55
   100a0:	andcs	r4, r1, r2, lsl #12
   100a4:	blx	fefcc0e4 <rpl_re_syntax_options@@Base+0xfef5e604>
   100a8:			; <UNDEFINED> instruction: 0x4621e7d2
   100ac:			; <UNDEFINED> instruction: 0xf0242007
   100b0:	strmi	pc, [r1], -fp, asr #20
   100b4:			; <UNDEFINED> instruction: 0xf00e4650
   100b8:	strb	pc, [r9, r7, lsr #22]	; <UNPREDICTABLE>
   100bc:	pop	{r1, r2, r3, sp}
   100c0:	strdcs	r8, [r7], -r0
   100c4:	andmi	pc, r0, r9, asr #17
   100c8:			; <UNDEFINED> instruction: 0x87f0e8bd
   100cc:	andeq	r1, r4, r2, asr r8
   100d0:	andeq	sl, r3, sl, ror #19
   100d4:	andeq	sl, r3, r8, ror #19
   100d8:	muleq	r5, sl, sl
   100dc:			; <UNDEFINED> instruction: 0x000004b4
   100e0:	blmi	562938 <rpl_re_syntax_options@@Base+0x4f4e58>
   100e4:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   100e8:	ldmpl	r3, {r1, r7, ip, sp, pc}^
   100ec:	ldmdavs	fp, {r0, r3, r5, r6, r9, sl, lr}
   100f0:			; <UNDEFINED> instruction: 0xf04f9301
   100f4:	movwcs	r0, #768	; 0x300
   100f8:			; <UNDEFINED> instruction: 0xf7ff9300
   100fc:	stmdacs	r7, {r0, r1, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   10100:	stmdals	r0, {r2, r9, sl, lr}
   10104:	stmdavc	r3, {r4, r8, ip, lr, pc}
   10108:	svclt	0x00182b32
   1010c:			; <UNDEFINED> instruction: 0xf7f5240f
   10110:	bmi	2cbe98 <rpl_re_syntax_options@@Base+0x25e3b8>
   10114:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   10118:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1011c:	subsmi	r9, sl, r1, lsl #22
   10120:	strtmi	sp, [r0], -r5, lsl #2
   10124:	ldclt	0, cr11, [r0, #-8]
   10128:	rscsle	r2, r2, r0, lsl #16
   1012c:			; <UNDEFINED> instruction: 0xf7f6e7ef
   10130:	svclt	0x0000e97e
   10134:	strdeq	r5, [r5], -ip
   10138:	andeq	r0, r0, ip, asr #9
   1013c:	andeq	r5, r5, sl, asr #19
   10140:	mvnsmi	lr, sp, lsr #18
   10144:	bmi	15219a4 <rpl_re_syntax_options@@Base+0x14b3ec4>
   10148:	blmi	1521964 <rpl_re_syntax_options@@Base+0x14b3e84>
   1014c:	ldrbtmi	fp, [sl], #-130	; 0xffffff7e
   10150:	ldmpl	r3, {r0, r1, r4, r6, fp, lr}^
   10154:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   10158:			; <UNDEFINED> instruction: 0xf04f9301
   1015c:			; <UNDEFINED> instruction: 0xf7ff0300
   10160:			; <UNDEFINED> instruction: 0x4604feb3
   10164:	svc	0x00eef7f5
   10168:	bleq	4bc6c <_IO_stdin_used@@Base+0xd42c>
   1016c:	strmi	r4, [r2], -r1, lsr #12
   10170:			; <UNDEFINED> instruction: 0xf7f84628
   10174:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   10178:			; <UNDEFINED> instruction: 0x4620db5a
   1017c:			; <UNDEFINED> instruction: 0xf7f5466f
   10180:	strtmi	lr, [r8], -r8, lsr #30
   10184:			; <UNDEFINED> instruction: 0xf7ff4639
   10188:	stmdacs	r7, {r0, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1018c:	teqle	lr, r4, lsl #12
   10190:	ldrdhi	pc, [r0], -sp
   10194:	mulcc	r0, r8, r8
   10198:	subsle	r2, r2, r2, lsr fp
   1019c:	cmple	r2, r3, lsr fp
   101a0:	andcs	r4, sl, #64, 16	; 0x400000
   101a4:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   101a8:	blx	1fcc228 <rpl_re_syntax_options@@Base+0x1f5e748>
   101ac:	suble	r2, ip, r0, lsl #16
   101b0:	andcs	r4, ip, #3997696	; 0x3d0000
   101b4:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   101b8:	blx	1dcc238 <rpl_re_syntax_options@@Base+0x1d5e758>
   101bc:	rsble	r2, r7, r0, lsl #16
   101c0:			; <UNDEFINED> instruction: 0xf7f54640
   101c4:	ldmdami	r9!, {r1, r2, r8, r9, sl, fp, sp, lr, pc}
   101c8:	movwcs	r4, #1585	; 0x631
   101cc:	movwls	r4, #1144	; 0x478
   101d0:	mrc2	7, 3, pc, cr10, cr15, {7}
   101d4:			; <UNDEFINED> instruction: 0xf7f54604
   101d8:	mrc	15, 5, lr, cr15, cr6, {5}
   101dc:	strtmi	r0, [r1], -r0, lsl #22
   101e0:	strtmi	r4, [r8], -r2, lsl #12
   101e4:	blx	fe14e1ce <rpl_re_syntax_options@@Base+0xfe0e06ee>
   101e8:	strtmi	r2, [r0], -r0, lsl #16
   101ec:			; <UNDEFINED> instruction: 0xf7f5db25
   101f0:			; <UNDEFINED> instruction: 0x4639eef0
   101f4:			; <UNDEFINED> instruction: 0xf7ff4628
   101f8:	stmdacs	r7, {r0, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   101fc:	tstle	r6, r4, lsl #12
   10200:	stmdavc	r3, {fp, ip, pc}
   10204:	svclt	0x00182b32
   10208:			; <UNDEFINED> instruction: 0xf7f52408
   1020c:	bmi	a4bd9c <rpl_re_syntax_options@@Base+0x9de2bc>
   10210:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
   10214:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10218:	subsmi	r9, sl, r1, lsl #22
   1021c:			; <UNDEFINED> instruction: 0x4620d13a
   10220:	pop	{r1, ip, sp, pc}
   10224:			; <UNDEFINED> instruction: 0x464081f0
   10228:			; <UNDEFINED> instruction: 0xf7f52409
   1022c:	ubfx	lr, r2, #29, #15
   10230:	strtcs	r4, [ip], #-1568	; 0xfffff9e0
   10234:	mcr	7, 6, pc, cr12, cr5, {7}	; <UNPREDICTABLE>
   10238:	strtcs	lr, [ip], #-2025	; 0xfffff817
   1023c:	mcr	7, 6, pc, cr8, cr5, {7}	; <UNPREDICTABLE>
   10240:	strbmi	lr, [r0], -r5, ror #15
   10244:	mcr	7, 6, pc, cr4, cr5, {7}	; <UNPREDICTABLE>
   10248:	smlattcs	sl, r1, r7, lr
   1024c:	andmi	pc, r1, r8, lsl r8	; <UNPREDICTABLE>
   10250:			; <UNDEFINED> instruction: 0xf1a44441
   10254:	blcs	250f1c <rpl_re_syntax_options@@Base+0x1e343c>
   10258:	andcs	fp, r0, r8, lsl #31
   1025c:	strtmi	sp, [r3], -lr, lsl #16
   10260:			; <UNDEFINED> instruction: 0xf04f2000
   10264:	blx	313296 <rpl_re_syntax_options@@Base+0x2a57b6>
   10268:			; <UNDEFINED> instruction: 0xf8113000
   1026c:			; <UNDEFINED> instruction: 0xf1a33f01
   10270:	bcs	250b38 <rpl_re_syntax_options@@Base+0x1e3058>
   10274:	eorseq	pc, r0, r0, lsr #3
   10278:	ldmible	r4!, {r2, r3, r4, r9, sl, lr}^
   1027c:	bicsle	r2, r2, r0, lsr #24
   10280:	tstcc	r1, r2, lsr r6
   10284:	blx	dcc2fc <rpl_re_syntax_options@@Base+0xd5e81c>
   10288:	ldrdhi	pc, [r0], -sp
   1028c:	ldr	r4, [r7, r6, lsl #12]
   10290:	ldrb	r2, [fp, ip, lsl #2]
   10294:	stmia	sl, {r1, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10298:	muleq	r5, r2, r9
   1029c:	andeq	r0, r0, ip, asr #9
   102a0:	andeq	r8, r3, ip, lsr #26
   102a4:	andeq	r8, r3, r2, ror #25
   102a8:	ldrdeq	r8, [r3], -lr
   102ac:	muleq	r3, r8, sp
   102b0:	andeq	r5, r5, lr, asr #17
   102b4:			; <UNDEFINED> instruction: 0xb099b5f0
   102b8:	mcrge	13, 0, r4, cr10, cr15, {1}
   102bc:			; <UNDEFINED> instruction: 0x460c4b3f
   102c0:	andcs	r4, r0, #2097152000	; 0x7d000000
   102c4:	stmiapl	fp!, {r0, r4, r5, r9, sl, lr}^
   102c8:	ldmdavs	fp, {r0, r2, r9, sl, lr}
   102cc:			; <UNDEFINED> instruction: 0xf04f9317
   102d0:			; <UNDEFINED> instruction: 0xf7f70300
   102d4:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   102d8:	stmdbge	r9, {r0, r4, r6, ip, lr, pc}
   102dc:	smladxcs	r0, r0, r6, r4
   102e0:			; <UNDEFINED> instruction: 0xf7f89709
   102e4:	adcsmi	pc, r8, #912	; 0x390
   102e8:	blle	1228370 <rpl_re_syntax_options@@Base+0x11ba890>
   102ec:	mlavs	pc, sp, r8, pc	; <UNPREDICTABLE>
   102f0:			; <UNDEFINED> instruction: 0xf89d2319
   102f4:	bls	2503b4 <rpl_re_syntax_options@@Base+0x1e28d4>
   102f8:	mla	ip, sp, r8, pc	; <UNPREDICTABLE>
   102fc:	mlane	sp, sp, r8, pc	; <UNPREDICTABLE>
   10300:	stccs	3, cr15, [r7], {194}	; 0xc2
   10304:	streq	lr, [r3], -sp, asr #19
   10308:			; <UNDEFINED> instruction: 0xf8cdae10
   1030c:	sbcslt	ip, r2, #20
   10310:	ldrdgt	pc, [ip], pc	; <UNPREDICTABLE>
   10314:			; <UNDEFINED> instruction: 0xf8cd4630
   10318:	ldrbtmi	lr, [ip], #4
   1031c:			; <UNDEFINED> instruction: 0xf8cd9206
   10320:	andcs	ip, r1, #0
   10324:	ldrmi	r9, [r9], -r2, lsl #2
   10328:	svc	0x00d6f7f5
   1032c:	ldrtmi	r4, [r1], -r5, lsr #16
   10330:	subsvc	pc, r8, sp, lsl #17
   10334:			; <UNDEFINED> instruction: 0xf7ff4478
   10338:	strmi	pc, [r6], -r7, asr #27
   1033c:	svc	0x0002f7f5
   10340:	bleq	4be44 <_IO_stdin_used@@Base+0xd604>
   10344:			; <UNDEFINED> instruction: 0x46024631
   10348:			; <UNDEFINED> instruction: 0xf7f84628
   1034c:	adcsmi	pc, r8, #856064	; 0xd1000
   10350:	blle	9e1c18 <rpl_re_syntax_options@@Base+0x974138>
   10354:	mrc	7, 1, APSR_nzcv, cr12, cr5, {7}
   10358:	stmdbge	r8, {r3, r5, r9, sl, lr}
   1035c:	mcr2	7, 3, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   10360:	strmi	r2, [r5], -r7, lsl #16
   10364:	stmdals	r8, {r1, r3, r4, r8, ip, lr, pc}
   10368:	blcs	cae37c <rpl_re_syntax_options@@Base+0xc4089c>
   1036c:			; <UNDEFINED> instruction: 0xf7f5d013
   10370:	stmdavs	r0!, {r4, r5, r9, sl, fp, sp, lr, pc}
   10374:	strls	r2, [r8, -sl, lsl #10]
   10378:	blx	d4e362 <rpl_re_syntax_options@@Base+0xce0882>
   1037c:	strcs	lr, [fp, #-0]
   10380:	blmi	3a2bcc <rpl_re_syntax_options@@Base+0x3350ec>
   10384:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10388:	blls	5ea3f8 <rpl_re_syntax_options@@Base+0x57c918>
   1038c:	tstle	r0, sl, asr r0
   10390:	andslt	r4, r9, r8, lsr #12
   10394:			; <UNDEFINED> instruction: 0xf7f5bdf0
   10398:			; <UNDEFINED> instruction: 0xe7f1ee1c
   1039c:			; <UNDEFINED> instruction: 0xf7f86820
   103a0:	strb	pc, [sp, r1, lsr #22]!	; <UNPREDICTABLE>
   103a4:	mrc	7, 0, APSR_nzcv, cr4, cr5, {7}
   103a8:	strcs	r6, [ip, #-2080]!	; 0xfffff7e0
   103ac:	blx	6ce396 <rpl_re_syntax_options@@Base+0x6608b6>
   103b0:			; <UNDEFINED> instruction: 0xf7f6e7e6
   103b4:	svclt	0x0000e83c
   103b8:	andeq	r5, r5, r0, lsr #16
   103bc:	andeq	r0, r0, ip, asr #9
   103c0:	andeq	r8, r3, sl, lsl #23
   103c4:	andeq	r8, r3, r4, lsl #23
   103c8:	andeq	r5, r5, ip, asr r7
   103cc:	mvnsmi	lr, sp, lsr #18
   103d0:	mcrmi	0, 3, fp, cr9, cr6, {5}
   103d4:	blmi	1a7b840 <rpl_re_syntax_options@@Base+0x1a0dd60>
   103d8:	ldrbtmi	r4, [lr], #-1548	; 0xfffff9f4
   103dc:	strtmi	r2, [r9], -r0, lsl #4
   103e0:			; <UNDEFINED> instruction: 0x460658f3
   103e4:	teqls	r5, #1769472	; 0x1b0000
   103e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   103ec:			; <UNDEFINED> instruction: 0xff32f7f7
   103f0:	subsle	r2, r7, r0, lsl #16
   103f4:			; <UNDEFINED> instruction: 0x4628a918
   103f8:	tstls	r8, #0, 6
   103fc:	stc2	7, cr15, [ip, #992]!	; 0x3e0
   10400:	eorvs	r2, r0, r0, lsl #16
   10404:	ldmib	sp, {r1, r2, r3, r6, r8, r9, fp, ip, lr, pc}^
   10408:	stmdbcs	r2, {r3, r4, r8, sp}
   1040c:			; <UNDEFINED> instruction: 0xf89dd157
   10410:	ldcge	0, cr0, [pc, #-424]	; 10270 <ASN1_STRING_length@plt+0x9a08>
   10414:	mlsgt	r8, sp, r8, pc	; <UNPREDICTABLE>
   10418:			; <UNDEFINED> instruction: 0xf89d2355
   1041c:			; <UNDEFINED> instruction: 0xf89d806b
   10420:	svcmi	0x0057e069
   10424:	ldrmi	r9, [r9], -r7, lsl #2
   10428:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   1042c:			; <UNDEFINED> instruction: 0xf8cd0805
   10430:	strtmi	ip, [r8], -ip
   10434:	stc2	10, cr15, [r2], {95}	; 0x5f	; <UNPREDICTABLE>
   10438:	vabdl.u8	<illegal reg q12.5>, d2, d0
   1043c:	strcs	r2, [r4, -r7, lsl #4]
   10440:	andcs	r9, r1, #8, 4	; 0x80000000
   10444:	ands	pc, r0, sp, asr #17
   10448:	eorgt	pc, r4, sp, asr #17
   1044c:	strvc	lr, [r1, -sp, asr #19]
   10450:	svc	0x0042f7f5
   10454:	strtmi	r4, [r9], -fp, asr #16
   10458:			; <UNDEFINED> instruction: 0xf7ff4478
   1045c:			; <UNDEFINED> instruction: 0x4605fd35
   10460:	mrc	7, 3, APSR_nzcv, cr0, cr5, {7}
   10464:	bleq	4bf68 <_IO_stdin_used@@Base+0xd728>
   10468:	strmi	r4, [r2], -r9, lsr #12
   1046c:			; <UNDEFINED> instruction: 0xf7f84630
   10470:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r9, fp, ip, sp, lr, pc}
   10474:	blle	1d21d1c <rpl_re_syntax_options@@Base+0x1cb423c>
   10478:	stc	7, cr15, [sl, #980]!	; 0x3d4
   1047c:			; <UNDEFINED> instruction: 0x4630a917
   10480:	ldc2l	7, cr15, [r4, #1020]	; 0x3fc
   10484:	strmi	r2, [r5], -r7, lsl #16
   10488:	ldmdals	r7, {r0, r1, r2, r5, r6, r8, ip, lr, pc}
   1048c:	blcs	cae4a0 <rpl_re_syntax_options@@Base+0xc409c0>
   10490:			; <UNDEFINED> instruction: 0xf7f5d060
   10494:	stmdavs	r0!, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}
   10498:	strcs	r2, [sl, #-768]	; 0xfffffd00
   1049c:			; <UNDEFINED> instruction: 0xf7f89317
   104a0:	and	pc, r0, r1, lsr #21
   104a4:	bmi	e198d8 <rpl_re_syntax_options@@Base+0xdabdf8>
   104a8:	ldrbtmi	r4, [sl], #-2868	; 0xfffff4cc
   104ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   104b0:	subsmi	r9, sl, r5, lsr fp
   104b4:			; <UNDEFINED> instruction: 0x4628d15c
   104b8:	pop	{r1, r2, r4, r5, ip, sp, pc}
   104bc:	stmdbcs	sl, {r4, r5, r6, r7, r8, pc}
   104c0:			; <UNDEFINED> instruction: 0xf89dd158
   104c4:	sbcslt	r0, r1, #119	; 0x77
   104c8:			; <UNDEFINED> instruction: 0x3076f89d
   104cc:	andcs	pc, r7, #134217731	; 0x8000003
   104d0:			; <UNDEFINED> instruction: 0x7075f89d
   104d4:	stceq	0, cr15, [r2], {79}	; 0x4f
   104d8:			; <UNDEFINED> instruction: 0x5074f89d
   104dc:	tstls	r1, #18
   104e0:			; <UNDEFINED> instruction: 0x0073f89d
   104e4:			; <UNDEFINED> instruction: 0x3072f89d
   104e8:			; <UNDEFINED> instruction: 0xf89d9710
   104ec:	strls	r7, [pc, #-113]	; 10483 <ASN1_STRING_length@plt+0x9c1b>
   104f0:			; <UNDEFINED> instruction: 0xf89d900e
   104f4:			; <UNDEFINED> instruction: 0xf89d5070
   104f8:	movwls	r0, #53359	; 0xd06f
   104fc:			; <UNDEFINED> instruction: 0xf89d970c
   10500:			; <UNDEFINED> instruction: 0xf89d306e
   10504:	strls	r7, [fp, #-109]	; 0xffffff93
   10508:			; <UNDEFINED> instruction: 0xf89d900a
   1050c:			; <UNDEFINED> instruction: 0xf89d506c
   10510:	movwls	r0, #36971	; 0x906b
   10514:			; <UNDEFINED> instruction: 0xf89d9708
   10518:			; <UNDEFINED> instruction: 0xf89d306a
   1051c:	stmib	sp, {r0, r3, r5, r6, ip, sp, lr}^
   10520:	cfldr32ge	mvfx0, [pc, #-24]	; 10510 <ASN1_STRING_length@plt+0x9ca8>
   10524:	cmpcs	r5, #335544320	; 0x14000000
   10528:			; <UNDEFINED> instruction: 0x46289115
   1052c:			; <UNDEFINED> instruction: 0x46199214
   10530:	subgt	pc, ip, sp, asr #17
   10534:	ldceq	0, cr15, [r0], {79}	; 0x4f
   10538:			; <UNDEFINED> instruction: 0xf89d9704
   1053c:	bmi	4ec6e4 <rpl_re_syntax_options@@Base+0x47ec04>
   10540:	strgt	lr, [r2, -sp, asr #19]
   10544:	smlsdxcs	r6, sl, r4, r4
   10548:	strls	r9, [r1, -r0, lsl #4]
   1054c:			; <UNDEFINED> instruction: 0xf7f52201
   10550:	ldrb	lr, [pc, -r4, asr #29]!
   10554:	ldc	7, cr15, [ip, #-980]!	; 0xfffffc2c
   10558:	stmdavs	r0!, {r0, r2, r5, r7, r8, r9, sl, sp, lr, pc}
   1055c:	blx	10ce544 <rpl_re_syntax_options@@Base+0x1060a64>
   10560:			; <UNDEFINED> instruction: 0xf7f5e7a1
   10564:	stmdavs	r0!, {r1, r2, r4, r5, r8, sl, fp, sp, lr, pc}
   10568:			; <UNDEFINED> instruction: 0xf7f8252c
   1056c:			; <UNDEFINED> instruction: 0xe79afa3b
   10570:	svc	0x005cf7f5
   10574:	bl	e4e550 <rpl_re_syntax_options@@Base+0xde0a70>
   10578:	andeq	r5, r5, r6, lsl #14
   1057c:	andeq	r0, r0, ip, asr #9
   10580:			; <UNDEFINED> instruction: 0x00038abc
   10584:	andeq	r8, r3, r8, lsr #21
   10588:	andeq	r5, r5, r6, lsr r6
   1058c:	andeq	r8, r3, ip, ror r9
   10590:	mvnsmi	lr, sp, lsr #18
   10594:	ldcmi	0, cr11, [sp, #-624]!	; 0xfffffd90
   10598:	blmi	f7bdb8 <rpl_re_syntax_options@@Base+0xf0e2d8>
   1059c:	ldrbtmi	r4, [sp], #-1548	; 0xfffff9f4
   105a0:	ldrtmi	r2, [r1], -r0, lsl #4
   105a4:	strmi	r5, [r5], -fp, ror #17
   105a8:	tstls	fp, #1769472	; 0x1b0000
   105ac:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   105b0:	mrc2	7, 2, pc, cr0, cr7, {7}
   105b4:	suble	r2, fp, r0, lsl #16
   105b8:	ldrtmi	sl, [r0], -r5, lsl #18
   105bc:	strls	r2, [r5, -r0, lsl #14]
   105c0:	stc2l	7, cr15, [sl], {248}	; 0xf8
   105c4:	strhtvs	r4, [r0], -r8
   105c8:	blls	1c72d8 <rpl_re_syntax_options@@Base+0x1597f8>
   105cc:	mcrls	6, 0, r4, cr5, cr0, {1}
   105d0:	svclt	0x000c2b02
   105d4:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   105d8:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   105dc:			; <UNDEFINED> instruction: 0xffa2f002
   105e0:	bmi	b35df4 <rpl_re_syntax_options@@Base+0xac8314>
   105e4:	teqcs	r9, #12, 28	; 0xc0
   105e8:	andhi	pc, r4, sp, asr #17
   105ec:	andls	r4, r0, #2046820352	; 0x7a000000
   105f0:	strmi	r2, [r1], -r1, lsl #4
   105f4:	tstls	r2, r0, lsr r6
   105f8:			; <UNDEFINED> instruction: 0xf7f54619
   105fc:	stmdami	r6!, {r1, r2, r3, r5, r6, r9, sl, fp, sp, lr, pc}
   10600:			; <UNDEFINED> instruction: 0xf88d4631
   10604:	ldrbtmi	r7, [r8], #-104	; 0xffffff98
   10608:	mrrc2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
   1060c:			; <UNDEFINED> instruction: 0xf7f54606
   10610:	mrc	13, 5, lr, cr15, cr10, {4}
   10614:	ldrtmi	r0, [r1], -r0, lsl #22
   10618:	strtmi	r4, [r8], -r2, lsl #12
   1061c:			; <UNDEFINED> instruction: 0xf968f7f8
   10620:			; <UNDEFINED> instruction: 0x463042b8
   10624:			; <UNDEFINED> instruction: 0xf7f5db28
   10628:			; <UNDEFINED> instruction: 0x4628ecd4
   1062c:			; <UNDEFINED> instruction: 0xf7ffa904
   10630:	stmdacs	r7, {r0, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   10634:	tstle	fp, r5, lsl #12
   10638:	stmdavc	r3, {r2, fp, ip, pc}
   1063c:	andsle	r2, r4, r2, lsr fp
   10640:	stcl	7, cr15, [r6], {245}	; 0xf5
   10644:	strcs	r6, [sl, #-2080]	; 0xfffff7e0
   10648:			; <UNDEFINED> instruction: 0xf7f89704
   1064c:	and	pc, r0, fp, asr #19
   10650:	bmi	499a84 <rpl_re_syntax_options@@Base+0x42bfa4>
   10654:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   10658:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1065c:	subsmi	r9, sl, fp, lsl fp
   10660:			; <UNDEFINED> instruction: 0x4628d111
   10664:	pop	{r2, r3, r4, ip, sp, pc}
   10668:			; <UNDEFINED> instruction: 0xf7f581f0
   1066c:			; <UNDEFINED> instruction: 0xe7f0ecb2
   10670:			; <UNDEFINED> instruction: 0xf7f86820
   10674:			; <UNDEFINED> instruction: 0xe7ecf9b7
   10678:	stc	7, cr15, [sl], #980	; 0x3d4
   1067c:	strcs	r6, [ip, #-2080]!	; 0xfffff7e0
   10680:			; <UNDEFINED> instruction: 0xf9b0f7f8
   10684:			; <UNDEFINED> instruction: 0xf7f5e7e5
   10688:	svclt	0x0000eed2
   1068c:	andeq	r5, r5, r2, asr #10
   10690:	andeq	r0, r0, ip, asr #9
   10694:	andeq	r8, r3, ip, lsl r9
   10698:	andeq	r8, r3, lr, lsl #18
   1069c:	andeq	r5, r5, sl, lsl #9
   106a0:	stmdbcs	r3, {r1, r5, r9, fp, lr}
   106a4:	ldrbtmi	r4, [sl], #-2850	; 0xfffff4de
   106a8:	addlt	fp, r3, r0, lsr r5
   106ac:			; <UNDEFINED> instruction: 0xf04f58d3
   106b0:	svclt	0x00180400
   106b4:	ldmdavs	fp, {r5, r8, sl, sp}
   106b8:			; <UNDEFINED> instruction: 0xf04f9301
   106bc:	strls	r0, [r0], #-768	; 0xfffffd00
   106c0:			; <UNDEFINED> instruction: 0x4620d010
   106c4:	stc	7, cr15, [r4], {245}	; 0xf5
   106c8:			; <UNDEFINED> instruction: 0xf7f59800
   106cc:	bmi	68b8dc <rpl_re_syntax_options@@Base+0x61ddfc>
   106d0:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
   106d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   106d8:	subsmi	r9, sl, r1, lsl #22
   106dc:	strtmi	sp, [r8], -r4, lsr #2
   106e0:	ldclt	0, cr11, [r0, #-12]!
   106e4:	ldmdbmi	r4, {r0, r2, r9, sl, lr}
   106e8:	ldrbtmi	r4, [r9], #-2068	; 0xfffff7ec
   106ec:			; <UNDEFINED> instruction: 0xf7ff4478
   106f0:	strmi	pc, [r4], -fp, ror #23
   106f4:	stc	7, cr15, [r6, #-980]!	; 0xfffffc2c
   106f8:	bleq	4c1fc <_IO_stdin_used@@Base+0xd9bc>
   106fc:	strmi	r4, [r2], -r1, lsr #12
   10700:			; <UNDEFINED> instruction: 0xf7f84628
   10704:	stmdacs	r0, {r0, r2, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   10708:	strcs	fp, [ip, #-4024]!	; 0xfffff048
   1070c:			; <UNDEFINED> instruction: 0x4628dbd9
   10710:			; <UNDEFINED> instruction: 0xf7ff4669
   10714:	stmdacs	r7, {r0, r1, r3, r7, sl, fp, ip, sp, lr, pc}
   10718:	bicsle	r4, r2, r5, lsl #12
   1071c:	ldmdavc	fp, {r8, r9, fp, ip, pc}
   10720:	svclt	0x00182b32
   10724:	strb	r2, [ip, r0, lsr #10]
   10728:	mcr	7, 4, pc, cr0, cr5, {7}	; <UNPREDICTABLE>
   1072c:	andeq	r5, r5, sl, lsr r4
   10730:	andeq	r0, r0, ip, asr #9
   10734:	andeq	r5, r5, lr, lsl #8
   10738:	andeq	r8, r3, r2, lsr r8
   1073c:	andeq	r8, r3, r4, lsr r8
   10740:			; <UNDEFINED> instruction: 0xc098f8df
   10744:	ldrblt	r2, [r0, #-773]!	; 0xfffffcfb
   10748:	mcrmi	4, 1, r4, cr5, cr12, {7}
   1074c:	bmi	97c96c <rpl_re_syntax_options@@Base+0x90ee8c>
   10750:	tstls	r1, r3, lsl #24
   10754:	ldrbtmi	r4, [sl], #-1541	; 0xfffff9fb
   10758:			; <UNDEFINED> instruction: 0xf85c9200
   1075c:	ldrmi	r6, [r9], -r6
   10760:	strtmi	r2, [r0], -r1, lsl #4
   10764:			; <UNDEFINED> instruction: 0x96056836
   10768:	streq	pc, [r0], -pc, asr #32
   1076c:	strls	r2, [r2], -r0, lsl #12
   10770:	ldc	7, cr15, [r2, #980]!	; 0x3d4
   10774:			; <UNDEFINED> instruction: 0x4621481c
   10778:			; <UNDEFINED> instruction: 0xf7ff4478
   1077c:	strmi	pc, [r4], -r5, lsr #23
   10780:	stcl	7, cr15, [r0], #980	; 0x3d4
   10784:	bleq	4c288 <_IO_stdin_used@@Base+0xda48>
   10788:	strmi	r4, [r2], -r1, lsr #12
   1078c:			; <UNDEFINED> instruction: 0xf7f84628
   10790:	adcsmi	pc, r0, #11468800	; 0xaf0000
   10794:	strcs	fp, [ip, #-4024]!	; 0xfffff048
   10798:	strtmi	sp, [r8], -r6, lsl #22
   1079c:			; <UNDEFINED> instruction: 0xf7ffa902
   107a0:	stmdacs	r7, {r0, r2, r6, sl, fp, ip, sp, lr, pc}
   107a4:	andsle	r4, r0, r5, lsl #12
   107a8:			; <UNDEFINED> instruction: 0xf7f54620
   107ac:	stmdals	r2, {r1, r4, sl, fp, sp, lr, pc}
   107b0:	stc	7, cr15, [lr], {245}	; 0xf5
   107b4:	blmi	2a2ff0 <rpl_re_syntax_options@@Base+0x235510>
   107b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   107bc:	blls	16a82c <rpl_re_syntax_options@@Base+0xfcd4c>
   107c0:	qaddle	r4, sl, r8
   107c4:	andlt	r4, r6, r8, lsr #12
   107c8:	blls	bfd90 <rpl_re_syntax_options@@Base+0x522b0>
   107cc:	blcs	cae840 <rpl_re_syntax_options@@Base+0xc40d60>
   107d0:	ldrcs	fp, [lr, #-3864]	; 0xfffff0e8
   107d4:			; <UNDEFINED> instruction: 0xf7f5e7e8
   107d8:	svclt	0x0000ee2a
   107dc:	muleq	r5, r8, r3
   107e0:	andeq	r0, r0, ip, asr #9
   107e4:	andeq	r8, r3, r6, lsr #15
   107e8:			; <UNDEFINED> instruction: 0x000387b0
   107ec:	andeq	r5, r5, r8, lsr #6
   107f0:	addlt	fp, r7, r0, lsr r5
   107f4:	strmi	r4, [fp], -r1, lsr #20
   107f8:	andscc	pc, r0, sp, lsl #17
   107fc:	blmi	822018 <rpl_re_syntax_options@@Base+0x7b4538>
   10800:	stmdami	r0!, {r1, r3, r4, r5, r6, sl, lr}
   10804:	ldmpl	r3, {r2, r8, fp, sp, pc}^
   10808:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   1080c:			; <UNDEFINED> instruction: 0xf04f9305
   10810:	movwcs	r0, #768	; 0x300
   10814:			; <UNDEFINED> instruction: 0xf88d9303
   10818:			; <UNDEFINED> instruction: 0xf7ff3011
   1081c:			; <UNDEFINED> instruction: 0x4604fb55
   10820:	ldc	7, cr15, [r0], {245}	; 0xf5
   10824:	bleq	4c328 <_IO_stdin_used@@Base+0xdae8>
   10828:	strmi	r4, [r2], -r1, lsr #12
   1082c:			; <UNDEFINED> instruction: 0xf7f84628
   10830:	stmdacs	r0, {r0, r1, r2, r3, r4, r6, fp, ip, sp, lr, pc}
   10834:	strcs	fp, [ip, #-4024]!	; 0xfffff048
   10838:	strtmi	sp, [r8], -r7, lsl #22
   1083c:			; <UNDEFINED> instruction: 0xf7ffa903
   10840:	stmdacs	r7, {r0, r2, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   10844:	andls	r4, r1, r5, lsl #12
   10848:			; <UNDEFINED> instruction: 0x4620d010
   1084c:	bl	ff04e828 <rpl_re_syntax_options@@Base+0xfefe0d48>
   10850:			; <UNDEFINED> instruction: 0xf7f59803
   10854:	bmi	34b754 <rpl_re_syntax_options@@Base+0x2ddc74>
   10858:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   1085c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10860:	subsmi	r9, sl, r5, lsl #22
   10864:	strtmi	sp, [r8], -r8, lsl #2
   10868:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
   1086c:	ldmdavc	fp, {r0, r1, r8, r9, fp, ip, pc}
   10870:	svclt	0x00182b32
   10874:			; <UNDEFINED> instruction: 0xe7e8251f
   10878:	ldcl	7, cr15, [r8, #980]	; 0x3d4
   1087c:	andeq	r5, r5, r0, ror #5
   10880:	andeq	r0, r0, ip, asr #9
   10884:	andeq	r8, r3, r8, lsr #14
   10888:	andeq	r5, r5, r6, lsl #5
   1088c:	mvnsmi	lr, sp, lsr #18
   10890:	stclmi	6, cr4, [r3, #-48]	; 0xffffffd0
   10894:	stmdbmi	r3, {r1, r2, r9, sl, lr}^
   10898:	ldrbtmi	r2, [sp], #-768	; 0xfffffd00
   1089c:	addlt	r4, r4, r2, asr #16
   108a0:	stmdapl	r9!, {r0, r1, r2, r4, r9, sl, lr}^
   108a4:	stmdavs	r9, {r3, r4, r5, r6, sl, lr}
   108a8:			; <UNDEFINED> instruction: 0xf04f9103
   108ac:	ldrmi	r0, [r9], -r0, lsl #2
   108b0:	eorvs	r6, r3, r3, rrx
   108b4:	rscvs	r6, r3, r3, lsr #1
   108b8:	cmnvs	r3, r3, lsr #2
   108bc:	blx	14e8c2 <rpl_re_syntax_options@@Base+0xe0de2>
   108c0:			; <UNDEFINED> instruction: 0xf7f54605
   108c4:	cdp	12, 11, cr14, cr15, cr0, {2}
   108c8:	strtmi	r0, [r9], -r0, lsl #22
   108cc:	ldrtmi	r4, [r0], -r2, lsl #12
   108d0:			; <UNDEFINED> instruction: 0xf80ef7f8
   108d4:	strtmi	r2, [r8], -r0, lsl #16
   108d8:			; <UNDEFINED> instruction: 0xf7f5db52
   108dc:			; <UNDEFINED> instruction: 0x4630eb7a
   108e0:			; <UNDEFINED> instruction: 0xf7ff4669
   108e4:	stmdacs	r7, {r0, r1, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   108e8:	tstle	r0, r5, lsl #12
   108ec:	stmdavc	r3, {fp, ip, pc}
   108f0:	cmple	lr, r2, lsr fp
   108f4:	vstrne.16	s14, [r2, #-6]	; <UNPREDICTABLE>
   108f8:	blcc	c3cdcc <rpl_re_syntax_options@@Base+0xbcf2ec>
   108fc:	ldmdble	r2, {r0, r3, r8, r9, fp, sp}
   10900:	svccc	0x0001f812
   10904:	mvnsle	r2, r0, lsl #22
   10908:			; <UNDEFINED> instruction: 0xf7f5251c
   1090c:	bmi	a0b69c <rpl_re_syntax_options@@Base+0x99dbbc>
   10910:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
   10914:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10918:	subsmi	r9, sl, r3, lsl #22
   1091c:			; <UNDEFINED> instruction: 0x4628d13d
   10920:	pop	{r2, ip, sp, pc}
   10924:			; <UNDEFINED> instruction: 0x260081f0
   10928:	stfeqd	f7, [r3], {13}
   1092c:	ldmdavc	r1, {r1, r2, r4, r5, r7, r9, sl, lr}
   10930:	svc	0x0001f80c
   10934:	teqeq	r0, #1073741864	; 0x40000028	; <UNPREDICTABLE>
   10938:	stmdale	pc, {r0, r3, r8, r9, fp, sp}	; <UNPREDICTABLE>
   1093c:	bl	d9544 <rpl_re_syntax_options@@Base+0x6ba64>
   10940:	bl	51754 <_IO_stdin_used@@Base+0x12f14>
   10944:			; <UNDEFINED> instruction: 0xf8120343
   10948:	blcc	c18554 <rpl_re_syntax_options@@Base+0xbaaa74>
   1094c:	ldmdaeq	r0!, {r0, r5, r7, r8, ip, sp, lr, pc}
   10950:	svceq	0x0009f1b8
   10954:	ldmible	r2!, {r0, r1, r3, r4, r6, r7, r9, ip, sp, pc}^
   10958:	andcc	pc, r0, ip, lsl #17
   1095c:	andsle	r2, r3, ip, lsr #18
   10960:	bicsle	r2, r1, r5, lsl #28
   10964:	bl	d4e940 <rpl_re_syntax_options@@Base+0xce0e60>
   10968:			; <UNDEFINED> instruction: 0xf89d9901
   1096c:	movwcs	r2, #8200	; 0x2008
   10970:			; <UNDEFINED> instruction: 0xf89d6023
   10974:	rsbvs	r3, r1, r9
   10978:	movwcs	lr, #11011	; 0x2b03
   1097c:			; <UNDEFINED> instruction: 0xe7c6603b
   10980:			; <UNDEFINED> instruction: 0xf7f5252c
   10984:	strb	lr, [r2, r6, lsr #22]
   10988:	andcc	r3, r1, #1048576	; 0x100000
   1098c:	bicle	r2, lr, r6, lsl #28
   10990:	ldrcs	lr, [sp, #-2024]	; 0xfffff818
   10994:	bl	74e970 <rpl_re_syntax_options@@Base+0x6e0e90>
   10998:			; <UNDEFINED> instruction: 0xf7f5e7b9
   1099c:	svclt	0x0000ed48
   109a0:	andeq	r5, r5, r6, asr #4
   109a4:	andeq	r0, r0, ip, asr #9
   109a8:	muleq	r3, r4, r6
   109ac:	andeq	r5, r5, lr, asr #3
   109b0:	svcmi	0x00f0e92d
   109b4:	stclmi	6, cr4, [r9, #48]	; 0x30
   109b8:	stmibmi	r9, {r1, r2, r9, sl, lr}^
   109bc:	ldrbtmi	r2, [sp], #-768	; 0xfffffd00
   109c0:	addlt	r4, r7, r8, asr #17
   109c4:	stmdapl	r9!, {r0, r1, r2, r4, r9, sl, lr}^
   109c8:			; <UNDEFINED> instruction: 0xf8df4478
   109cc:	stmdavs	r9, {r2, r3, r4, r8, r9, pc}
   109d0:			; <UNDEFINED> instruction: 0xf04f9105
   109d4:	ldrmi	r0, [r9], -r0, lsl #2
   109d8:	ldrbtmi	r6, [r8], #99	; 0x63
   109dc:	adcvs	r6, r3, r3, lsr #32
   109e0:			; <UNDEFINED> instruction: 0x612360e3
   109e4:			; <UNDEFINED> instruction: 0xf7ff6163
   109e8:	strmi	pc, [r5], -pc, ror #20
   109ec:	bl	feace9c8 <rpl_re_syntax_options@@Base+0xfea60ee8>
   109f0:	bleq	4c4f4 <_IO_stdin_used@@Base+0xdcb4>
   109f4:	strmi	r4, [r2], -r9, lsr #12
   109f8:			; <UNDEFINED> instruction: 0xf7f74630
   109fc:	stmdacs	r0, {r0, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   10a00:	blle	17222a8 <rpl_re_syntax_options@@Base+0x16b47c8>
   10a04:	b	ff94e9e0 <rpl_re_syntax_options@@Base+0xff8e0f00>
   10a08:			; <UNDEFINED> instruction: 0x46694630
   10a0c:	blx	3cea12 <rpl_re_syntax_options@@Base+0x360f32>
   10a10:	strmi	r2, [r5], -r7, lsl #16
   10a14:	mcrls	1, 0, sp, cr0, cr1, {0}
   10a18:	blcs	caeaec <rpl_re_syntax_options@@Base+0xc4100c>
   10a1c:	ldmdbvc	r2!, {r0, r1, r4, r6, r8, ip, lr, pc}
   10a20:	teqlt	r2, r3, lsr sp
   10a24:	bcs	25f2ec <rpl_re_syntax_options@@Base+0x1f180c>
   10a28:			; <UNDEFINED> instruction: 0xf813d914
   10a2c:	bcs	1c638 <ASN1_STRING_length@plt+0x15dd0>
   10a30:			; <UNDEFINED> instruction: 0x4630d1f8
   10a34:			; <UNDEFINED> instruction: 0xf7f5251c
   10a38:	bmi	feb4b570 <rpl_re_syntax_options@@Base+0xfeadda90>
   10a3c:	ldrbtmi	r4, [sl], #-2984	; 0xfffff458
   10a40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10a44:	subsmi	r9, sl, r5, lsl #22
   10a48:	msrhi	CPSR_s, r0, asr #32
   10a4c:	andlt	r4, r7, r8, lsr #12
   10a50:	svchi	0x00f0e8bd
   10a54:	bcc	c2eac4 <rpl_re_syntax_options@@Base+0xbc0fe4>
   10a58:	stmiale	sl!, {r0, r3, r9, fp, sp}^
   10a5c:	stceq	0, cr15, [r0], {79}	; 0x4f
   10a60:	cdpeq	0, 0, cr15, cr10, cr15, {2}
   10a64:			; <UNDEFINED> instruction: 0xf8134618
   10a68:	blx	398676 <rpl_re_syntax_options@@Base+0x32ab96>
   10a6c:			; <UNDEFINED> instruction: 0xf1a12c0c
   10a70:	bcs	251338 <rpl_re_syntax_options@@Base+0x1e3858>
   10a74:			; <UNDEFINED> instruction: 0xf02cd9f6
   10a78:	bcs	111288 <rpl_re_syntax_options@@Base+0xa37a8>
   10a7c:	stmdbcs	ip!, {r0, r3, r4, r6, r7, r8, ip, lr, pc}
   10a80:	ldmdavc	r9, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}^
   10a84:	eorseq	pc, r0, #1073741864	; 0x40000028
   10a88:	stmdale	r3!, {r0, r3, r9, fp, sp}
   10a8c:			; <UNDEFINED> instruction: 0xf04f1c83
   10a90:	andcs	r0, sl, r0, lsl #28
   10a94:			; <UNDEFINED> instruction: 0xf1037859
   10a98:	blx	12ea6 <ASN1_STRING_length@plt+0xc63e>
   10a9c:			; <UNDEFINED> instruction: 0xf1a12e0e
   10aa0:	bcs	251368 <rpl_re_syntax_options@@Base+0x1e3888>
   10aa4:	stmdbcs	ip!, {r2, r4, r8, fp, ip, lr, pc}
   10aa8:			; <UNDEFINED> instruction: 0xf1bed1c3
   10aac:	stclle	15, cr0, [r0], {16}
   10ab0:	andeq	pc, r4, #-2147483601	; 0x8000002f
   10ab4:	movweq	pc, #8451	; 0x2103	; <UNPREDICTABLE>
   10ab8:	andcs	fp, r1, #24, 30	; 0x60
   10abc:	strcs	lr, [ip, #-16]!
   10ac0:	b	fe1cea9c <rpl_re_syntax_options@@Base+0xfe160fbc>
   10ac4:			; <UNDEFINED> instruction: 0x4630e7b9
   10ac8:			; <UNDEFINED> instruction: 0xf7f5251d
   10acc:	ldr	lr, [r4, r2, lsl #21]!
   10ad0:	ldrb	r4, [pc, fp, asr #12]
   10ad4:			; <UNDEFINED> instruction: 0xd1ac292c
   10ad8:	andcs	r3, r1, #134217728	; 0x8000000
   10adc:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   10ae0:	svceq	0x0004f1bc
   10ae4:	andcs	fp, r0, #20, 30	; 0x50
   10ae8:	andeq	pc, r1, #2
   10aec:	lslle	r2, r0, #20
   10af0:	andeq	pc, r6, #172, 2	; 0x2b
   10af4:	svceq	0x0010f1be
   10af8:			; <UNDEFINED> instruction: 0xf282fab2
   10afc:	subsne	lr, r2, #323584	; 0x4f000
   10b00:	andcs	fp, r0, #8, 30
   10b04:	orrsle	r2, r4, r0, lsl #20
   10b08:	svceq	0x0000f1be
   10b0c:	stmdage	r1, {r1, r6, r7, r8, r9, sl, fp, ip, sp, pc}
   10b10:	ldrmi	r4, [r1], r6, lsl #9
   10b14:	ands	sp, sp, r4, lsl #24
   10b18:			; <UNDEFINED> instruction: 0xf1034586
   10b1c:	andsle	r0, r9, r1, lsl #6
   10b20:			; <UNDEFINED> instruction: 0xf8007819
   10b24:			; <UNDEFINED> instruction: 0xf1a19b01
   10b28:	bcs	2513f0 <rpl_re_syntax_options@@Base+0x1e3910>
   10b2c:	andcs	sp, r0, #983040	; 0xf0000
   10b30:	addeq	lr, r2, #2048	; 0x800
   10b34:	subeq	lr, r2, #1024	; 0x400
   10b38:	svcne	0x0001f813
   10b3c:			; <UNDEFINED> instruction: 0xf1a13a30
   10b40:			; <UNDEFINED> instruction: 0xf1ba0a30
   10b44:	sbcslt	r0, r2, #9, 30	; 0x24
   10b48:			; <UNDEFINED> instruction: 0xf800d9f2
   10b4c:	stmdbcs	ip!, {r0, sl, fp, sp}
   10b50:	strb	sp, [lr, -r2, ror #1]!
   10b54:			; <UNDEFINED> instruction: 0xf1a17819
   10b58:	bcs	251420 <rpl_re_syntax_options@@Base+0x1e3940>
   10b5c:	tstcs	r0, r5, asr r8
   10b60:	cdpeq	0, 0, cr15, cr10, cr15, {2}
   10b64:			; <UNDEFINED> instruction: 0xf8134699
   10b68:	blx	394776 <rpl_re_syntax_options@@Base+0x326c96>
   10b6c:			; <UNDEFINED> instruction: 0xf1a02101
   10b70:	bcs	251438 <rpl_re_syntax_options@@Base+0x1e3958>
   10b74:	stmdacs	ip!, {r1, r2, r4, r5, r6, r7, r8, fp, ip, lr, pc}
   10b78:	svcge	0x005bf47f
   10b7c:	svclt	0x00d82902
   10b80:	movweq	pc, #8457	; 0x2109	; <UNPREDICTABLE>
   10b84:	svcge	0x0055f73f
   10b88:			; <UNDEFINED> instruction: 0xf04f781a
   10b8c:			; <UNDEFINED> instruction: 0xf1a20900
   10b90:	stmdbcs	r9, {r4, r5, r8}
   10b94:	bl	286bd0 <rpl_re_syntax_options@@Base+0x2190f0>
   10b98:	bl	931c4 <rpl_re_syntax_options@@Base+0x256e4>
   10b9c:			; <UNDEFINED> instruction: 0xf8130949
   10ba0:			; <UNDEFINED> instruction: 0xf1a92f01
   10ba4:			; <UNDEFINED> instruction: 0xf1a20930
   10ba8:	stmdbcs	r9, {r4, r5, r8}
   10bac:			; <UNDEFINED> instruction: 0xf989fa5f
   10bb0:	bcs	b4737c <rpl_re_syntax_options@@Base+0xad989c>
   10bb4:	svcge	0x003df47f
   10bb8:			; <UNDEFINED> instruction: 0xf1a17859
   10bbc:	bcs	251484 <rpl_re_syntax_options@@Base+0x1e39a4>
   10bc0:			; <UNDEFINED> instruction: 0xf04fd928
   10bc4:			; <UNDEFINED> instruction: 0xf1bc0a00
   10bc8:	bl	2947e0 <rpl_re_syntax_options@@Base+0x226d00>
   10bcc:	eorsle	r2, r1, r9, lsl #28
   10bd0:	stfeqd	f7, [r4], {13}
   10bd4:	movwcs	r4, #42659	; 0xa6a3
   10bd8:	blcc	14ed0c <rpl_re_syntax_options@@Base+0xe122c>
   10bdc:			; <UNDEFINED> instruction: 0x000fe8bc
   10be0:	ldrdgt	pc, [ip, -pc]
   10be4:			; <UNDEFINED> instruction: 0xf8cb6060
   10be8:			; <UNDEFINED> instruction: 0xf8cb1004
   10bec:			; <UNDEFINED> instruction: 0xf8cb2008
   10bf0:			; <UNDEFINED> instruction: 0xf8c7300c
   10bf4:			; <UNDEFINED> instruction: 0xf858e000
   10bf8:			; <UNDEFINED> instruction: 0xf898800c
   10bfc:	blcs	1d1b0 <ASN1_STRING_length@plt+0x16948>
   10c00:	ldrtmi	sp, [r0], -sl, asr #2
   10c04:	stmib	r4!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10c08:	stmdbcs	ip!, {r0, r1, r2, r4, r8, r9, sl, sp, lr, pc}
   10c0c:	movwcc	fp, #7944	; 0x1f08
   10c10:			; <UNDEFINED> instruction: 0xe70ed0ba
   10c14:	andcs	r3, r0, #67108864	; 0x4000000
   10c18:	addeq	lr, r2, #2048	; 0x800
   10c1c:	subeq	lr, r2, #1024	; 0x400
   10c20:	svcne	0x0001f813
   10c24:			; <UNDEFINED> instruction: 0xf1a13a30
   10c28:	stmdacs	r9, {r4, r5}
   10c2c:	ldmible	r3!, {r1, r4, r6, r7, r9, ip, sp, pc}^
   10c30:	bfi	r4, r2, (invalid: 13:8)
   10c34:	tstcs	r2, lr, lsr #22
   10c38:	eorvs	r9, r1, r1, lsl #20
   10c3c:			; <UNDEFINED> instruction: 0xf8c76062
   10c40:			; <UNDEFINED> instruction: 0xf858e000
   10c44:			; <UNDEFINED> instruction: 0xf8988003
   10c48:	blcs	1d1fc <ASN1_STRING_length@plt+0x16994>
   10c4c:			; <UNDEFINED> instruction: 0x4620d0d9
   10c50:	stc2l	0, cr15, [r8], #-8
   10c54:	stmdami	r7!, {r0, r9, sl, lr}
   10c58:			; <UNDEFINED> instruction: 0xf00d4478
   10c5c:			; <UNDEFINED> instruction: 0xf898fd55
   10c60:	blcs	1d214 <ASN1_STRING_length@plt+0x169ac>
   10c64:	stmdami	r4!, {r3, r4, r5, ip, lr, pc}
   10c68:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
   10c6c:	stc2l	0, cr15, [ip, #-52]	; 0xffffffcc
   10c70:	msrcc	SPSR_fxc, r8	; <illegal shifter operand>
   10c74:	stmdami	r1!, {r0, r1, r7, r8, r9, ip, sp, pc}
   10c78:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
   10c7c:	stc2l	0, cr15, [r4, #-52]	; 0xffffffcc
   10c80:	msrcc	SPSR_fxc, r8	; <illegal shifter operand>
   10c84:	ldmdami	lr, {r0, r1, r6, r8, r9, ip, sp, pc}
   10c88:	ldrbtmi	r6, [r8], #-2105	; 0xfffff7c7
   10c8c:	ldc2	0, cr15, [ip, #-52]!	; 0xffffffcc
   10c90:	ldr	r9, [r6, r0, lsl #28]!
   10c94:	bl	ff2cec70 <rpl_re_syntax_options@@Base+0xff261190>
   10c98:			; <UNDEFINED> instruction: 0xf0024620
   10c9c:	strmi	pc, [r1], -r3, asr #24
   10ca0:	ldrbtmi	r4, [r8], #-2072	; 0xfffff7e8
   10ca4:	ldc2	0, cr15, [r0, #-52]!	; 0xffffffcc
   10ca8:	msrcc	SPSR_fxc, r8	; <illegal shifter operand>
   10cac:	ldmdami	r6, {r0, r1, r5, r7, r8, ip, sp, pc}
   10cb0:	ldrbtmi	r4, [r8], #-1609	; 0xfffff9b7
   10cb4:	stc2	0, cr15, [r8, #-52]!	; 0xffffffcc
   10cb8:	msrcc	SPSR_fxc, r8	; <illegal shifter operand>
   10cbc:	ldmdami	r3, {r0, r1, r5, r6, r8, ip, sp, pc}
   10cc0:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
   10cc4:	stc2	0, cr15, [r0, #-52]!	; 0xffffffcc
   10cc8:	msrcc	SPSR_fxc, r8	; <illegal shifter operand>
   10ccc:	ldmdami	r0, {r0, r1, r5, r8, ip, sp, pc}
   10cd0:	ldrbtmi	r6, [r8], #-2105	; 0xfffff7c7
   10cd4:	ldc2	0, cr15, [r8, #-52]	; 0xffffffcc
   10cd8:	ldr	r9, [r2, r0, lsl #28]
   10cdc:	andeq	r5, r5, r2, lsr #2
   10ce0:	andeq	r0, r0, ip, asr #9
   10ce4:	andeq	r8, r3, r8, ror r5
   10ce8:	andeq	r5, r5, r6, lsl #2
   10cec:	andeq	r5, r5, r2, lsr #1
   10cf0:			; <UNDEFINED> instruction: 0x000004b4
   10cf4:	strdeq	r8, [r3], -r0
   10cf8:	strdeq	r8, [r3], -r2
   10cfc:	strdeq	r8, [r3], -r6
   10d00:	strdeq	r8, [r3], -sl
   10d04:	andeq	r8, r3, r6, lsr #5
   10d08:	andeq	r8, r3, sl, lsr #5
   10d0c:	andeq	r8, r3, lr, lsr #5
   10d10:			; <UNDEFINED> instruction: 0x000382b2
   10d14:	stmdbmi	r6, {r0, r1, r3, fp, sp, lr}^
   10d18:	mvnsmi	lr, sp, lsr #18
   10d1c:	bmi	116257c <rpl_re_syntax_options@@Base+0x10f4a9c>
   10d20:	svcmi	0x00454479
   10d24:	addlt	r2, r2, r2, lsl #22
   10d28:	stmpl	sl, {r0, r2, r9, sl, lr}
   10d2c:	ldmdavs	r2, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   10d30:			; <UNDEFINED> instruction: 0xf04f9201
   10d34:	rsble	r0, r6, r0, lsl #4
   10d38:	ldrbtmi	r4, [r9], #-2368	; 0xfffff6c0
   10d3c:	ldrbtmi	r4, [r8], #-2112	; 0xfffff7c0
   10d40:			; <UNDEFINED> instruction: 0xf8c2f7ff
   10d44:			; <UNDEFINED> instruction: 0xf7f54604
   10d48:			; <UNDEFINED> instruction: 0xeebfe9fe
   10d4c:	strtmi	r0, [r1], -r0, lsl #22
   10d50:	strtmi	r4, [r8], -r2, lsl #12
   10d54:	stc2l	7, cr15, [ip, #988]	; 0x3dc
   10d58:	strtmi	r2, [r0], -r0, lsl #16
   10d5c:			; <UNDEFINED> instruction: 0xf7f5db56
   10d60:			; <UNDEFINED> instruction: 0x4628e938
   10d64:			; <UNDEFINED> instruction: 0xf7ff4669
   10d68:	stmdacs	r7, {r0, r5, r6, r8, fp, ip, sp, lr, pc}
   10d6c:	teqle	r9, r4, lsl #12
   10d70:	stmdavc	fp!, {r8, sl, fp, ip, pc}
   10d74:	cmple	sp, r2, lsr fp
   10d78:	ldmpl	fp!, {r1, r4, r5, r8, r9, fp, lr}^
   10d7c:	msrcc	SPSR_fxc, r3	; <illegal shifter operand>
   10d80:	cmple	ip, r0, lsl #22
   10d84:	strtmi	r2, [r8], -r8, lsr #2
   10d88:	stmda	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10d8c:	eorsle	r2, r5, r0, lsl #16
   10d90:			; <UNDEFINED> instruction: 0xf1a27842
   10d94:	blcs	1751a20 <rpl_re_syntax_options@@Base+0x16e3f40>
   10d98:	stmvc	r3, {r4, r5, fp, ip, lr, pc}
   10d9c:			; <UNDEFINED> instruction: 0xd12d4293
   10da0:	addsmi	r7, r3, #12779520	; 0xc30000
   10da4:	stcne	15, cr11, [r3, #-4]
   10da8:			; <UNDEFINED> instruction: 0xf04f3009
   10dac:			; <UNDEFINED> instruction: 0xf04f0e00
   10db0:			; <UNDEFINED> instruction: 0xd123080a
   10db4:			; <UNDEFINED> instruction: 0x4619781f
   10db8:			; <UNDEFINED> instruction: 0xf1a73301
   10dbc:			; <UNDEFINED> instruction: 0xf1bc0c30
   10dc0:	stmdale	r5, {r0, r3, r8, r9, sl, fp}
   10dc4:	blx	2217da <rpl_re_syntax_options@@Base+0x1b3cfa>
   10dc8:	mvnsle	ip, lr, lsl #28
   10dcc:	ldrmi	r7, [r9], -pc, asr #16
   10dd0:			; <UNDEFINED> instruction: 0xd1134297
   10dd4:	blcs	a6ef08 <rpl_re_syntax_options@@Base+0xa01428>
   10dd8:			; <UNDEFINED> instruction: 0x4628d110
   10ddc:	and	pc, r0, r6, asr #17
   10de0:	ldm	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10de4:	blmi	4e364c <rpl_re_syntax_options@@Base+0x475b6c>
   10de8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10dec:	blls	6ae5c <yy_flex_debug@@Base+0x2a3c>
   10df0:	tstle	fp, sl, asr r0
   10df4:	andlt	r4, r2, r0, lsr #12
   10df8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   10dfc:	ldrcs	r4, [ip], #-1576	; 0xfffff9d8
   10e00:	stmia	r6!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10e04:	ldmdbmi	r1, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   10e08:			; <UNDEFINED> instruction: 0xe7974479
   10e0c:			; <UNDEFINED> instruction: 0xf7f5242c
   10e10:	strb	lr, [r7, r0, ror #17]!
   10e14:	ldrcs	r4, [sp], #-1576	; 0xfffff9d8
   10e18:	ldm	sl, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10e1c:	stmdami	ip, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   10e20:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   10e24:	ldc2l	0, cr15, [r0], #-52	; 0xffffffcc
   10e28:	str	r9, [fp, r0, lsl #26]!
   10e2c:	b	fffcee08 <rpl_re_syntax_options@@Base+0xfff61328>
   10e30:	andeq	r4, r5, r0, asr #27
   10e34:	andeq	r0, r0, ip, asr #9
   10e38:			; <UNDEFINED> instruction: 0x00054db4
   10e3c:	andeq	sl, r3, r2, ror r7
   10e40:	andeq	r8, r3, r6, asr r2
   10e44:			; <UNDEFINED> instruction: 0x000004b4
   10e48:	strdeq	r4, [r5], -r8
   10e4c:			; <UNDEFINED> instruction: 0x0003a6b4
   10e50:	andeq	r8, r3, sl, ror r1
   10e54:	addlt	fp, r5, r0, lsr r5
   10e58:	strmi	r4, [fp], -r1, lsr #20
   10e5c:	andcc	pc, r8, sp, lsl #17
   10e60:	blmi	82267c <rpl_re_syntax_options@@Base+0x7b4b9c>
   10e64:	stmdami	r0!, {r1, r3, r4, r5, r6, sl, lr}
   10e68:	ldmpl	r3, {r1, r8, fp, sp, pc}^
   10e6c:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   10e70:			; <UNDEFINED> instruction: 0xf04f9303
   10e74:	movwcs	r0, #768	; 0x300
   10e78:	andcc	pc, r9, sp, lsl #17
   10e7c:			; <UNDEFINED> instruction: 0xf824f7ff
   10e80:			; <UNDEFINED> instruction: 0xf7f54604
   10e84:			; <UNDEFINED> instruction: 0xeebfe960
   10e88:	strtmi	r0, [r1], -r0, lsl #22
   10e8c:	strtmi	r4, [r8], -r2, lsl #12
   10e90:	stc2	7, cr15, [lr, #-988]!	; 0xfffffc24
   10e94:	strtmi	r2, [r0], -r0, lsl #16
   10e98:			; <UNDEFINED> instruction: 0xf7f5db1b
   10e9c:	stmdbge	r1, {r1, r3, r4, r7, fp, sp, lr, pc}
   10ea0:			; <UNDEFINED> instruction: 0xf7ff4628
   10ea4:	stmdacs	r7, {r0, r1, r6, r7, fp, ip, sp, lr, pc}
   10ea8:	andle	r4, sl, r4, lsl #12
   10eac:	blmi	3636f0 <rpl_re_syntax_options@@Base+0x2f5c10>
   10eb0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10eb4:	blls	eaf24 <rpl_re_syntax_options@@Base+0x7d444>
   10eb8:	qaddle	r4, sl, lr
   10ebc:	andlt	r4, r5, r0, lsr #12
   10ec0:	stmdals	r1, {r4, r5, r8, sl, fp, ip, sp, pc}
   10ec4:	blcs	caeed8 <rpl_re_syntax_options@@Base+0xc413f8>
   10ec8:	strcs	fp, [sp], #-3864	; 0xfffff0e8
   10ecc:	stm	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10ed0:	strtcs	lr, [ip], #-2028	; 0xfffff814
   10ed4:	ldmda	ip!, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10ed8:			; <UNDEFINED> instruction: 0xf7f5e7e8
   10edc:	svclt	0x0000eaa8
   10ee0:	andeq	r4, r5, ip, ror ip
   10ee4:	andeq	r0, r0, ip, asr #9
   10ee8:	andeq	r8, r3, r0, asr #2
   10eec:	andeq	r4, r5, r0, lsr ip
   10ef0:	blmi	8a377c <rpl_re_syntax_options@@Base+0x835c9c>
   10ef4:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   10ef8:	stmdami	r1!, {r0, r2, r9, sl, lr}
   10efc:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   10f00:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   10f04:			; <UNDEFINED> instruction: 0xf04f9301
   10f08:			; <UNDEFINED> instruction: 0xf7fe0300
   10f0c:			; <UNDEFINED> instruction: 0x4604ffdd
   10f10:	ldmdb	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   10f14:	bleq	4ca18 <_IO_stdin_used@@Base+0xe1d8>
   10f18:	strmi	r4, [r2], -r1, lsr #12
   10f1c:			; <UNDEFINED> instruction: 0xf7f74628
   10f20:	stmdacs	r0, {r0, r1, r2, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   10f24:	blle	7627ac <rpl_re_syntax_options@@Base+0x6f4ccc>
   10f28:	ldmda	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   10f2c:	strbtmi	r4, [r9], -r8, lsr #12
   10f30:			; <UNDEFINED> instruction: 0xf87cf7ff
   10f34:	strmi	r2, [r4], -r7, lsl #16
   10f38:	bmi	4c4f68 <rpl_re_syntax_options@@Base+0x457488>
   10f3c:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   10f40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   10f44:	subsmi	r9, sl, r1, lsl #22
   10f48:			; <UNDEFINED> instruction: 0x4620d114
   10f4c:	ldclt	0, cr11, [r0, #-12]!
   10f50:	stmdavc	r3, {fp, ip, pc}
   10f54:	andle	r2, r9, r5, lsr fp
   10f58:	svclt	0x00182b32
   10f5c:			; <UNDEFINED> instruction: 0xf7f5240e
   10f60:			; <UNDEFINED> instruction: 0xe7eae838
   10f64:			; <UNDEFINED> instruction: 0xf7f5242c
   10f68:			; <UNDEFINED> instruction: 0xe7e6e834
   10f6c:			; <UNDEFINED> instruction: 0xf7f5240c
   10f70:			; <UNDEFINED> instruction: 0xe7e2e830
   10f74:	b	16cef50 <rpl_re_syntax_options@@Base+0x1661470>
   10f78:	andeq	r4, r5, ip, ror #23
   10f7c:	andeq	r0, r0, ip, asr #9
   10f80:	strheq	r8, [r3], -r4
   10f84:	andeq	r4, r5, r2, lsr #23
   10f88:			; <UNDEFINED> instruction: 0x4605b530
   10f8c:	bmi	8227d4 <rpl_re_syntax_options@@Base+0x7b4cf4>
   10f90:	blmi	8227fc <rpl_re_syntax_options@@Base+0x7b4d1c>
   10f94:	addlt	r4, r3, sl, ror r4
   10f98:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   10f9c:			; <UNDEFINED> instruction: 0xf04f9301
   10fa0:			; <UNDEFINED> instruction: 0xf01a0300
   10fa4:	strmi	pc, [r1], -fp, asr #19
   10fa8:	ldrbtmi	r4, [r8], #-2075	; 0xfffff7e5
   10fac:			; <UNDEFINED> instruction: 0xff8cf7fe
   10fb0:			; <UNDEFINED> instruction: 0xf7f54604
   10fb4:	cdp	8, 11, cr14, cr15, cr8, {6}
   10fb8:	strtmi	r0, [r1], -r0, lsl #22
   10fbc:	strtmi	r4, [r8], -r2, lsl #12
   10fc0:	ldc2	7, cr15, [r6], {247}	; 0xf7
   10fc4:	strtmi	r2, [r0], -r0, lsl #16
   10fc8:			; <UNDEFINED> instruction: 0xf7f5db1b
   10fcc:	strtmi	lr, [r8], -r2, lsl #16
   10fd0:			; <UNDEFINED> instruction: 0xf7ff4669
   10fd4:	stmdacs	r7, {r0, r1, r3, r5, fp, ip, sp, lr, pc}
   10fd8:	andle	r4, sl, r4, lsl #12
   10fdc:	blmi	363820 <rpl_re_syntax_options@@Base+0x2f5d40>
   10fe0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   10fe4:	blls	6b054 <yy_flex_debug@@Base+0x2c34>
   10fe8:	qaddle	r4, sl, lr
   10fec:	andlt	r4, r3, r0, lsr #12
   10ff0:	stmdals	r0, {r4, r5, r8, sl, fp, ip, sp, pc}
   10ff4:	blcs	cef008 <rpl_re_syntax_options@@Base+0xc81528>
   10ff8:	ldrcs	fp, [r1], #-3864	; 0xfffff0e8
   10ffc:	svc	0x00e8f7f4
   11000:	strtcs	lr, [ip], #-2028	; 0xfffff814
   11004:	svc	0x00e4f7f4
   11008:			; <UNDEFINED> instruction: 0xf7f5e7e8
   1100c:	svclt	0x0000ea10
   11010:	andeq	r4, r5, ip, asr #22
   11014:	andeq	r0, r0, ip, asr #9
   11018:	andeq	r8, r3, lr
   1101c:	andeq	r4, r5, r0, lsl #22
   11020:	blmi	8a38ac <rpl_re_syntax_options@@Base+0x835dcc>
   11024:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   11028:	stmdami	r1!, {r0, r2, r9, sl, lr}
   1102c:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   11030:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   11034:			; <UNDEFINED> instruction: 0xf04f9301
   11038:			; <UNDEFINED> instruction: 0xf7fe0300
   1103c:	strmi	pc, [r4], -r5, asr #30
   11040:	stm	r0, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11044:	bleq	4cb48 <_IO_stdin_used@@Base+0xe308>
   11048:	strmi	r4, [r2], -r1, lsr #12
   1104c:			; <UNDEFINED> instruction: 0xf7f74628
   11050:	stmdacs	r0, {r0, r1, r2, r3, r6, sl, fp, ip, sp, lr, pc}
   11054:	blle	7628dc <rpl_re_syntax_options@@Base+0x6f4dfc>
   11058:	svc	0x00baf7f4
   1105c:	strbtmi	r4, [r9], -r8, lsr #12
   11060:			; <UNDEFINED> instruction: 0xffe4f7fe
   11064:	strmi	r2, [r4], -r7, lsl #16
   11068:	bmi	4c5098 <rpl_re_syntax_options@@Base+0x4575b8>
   1106c:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   11070:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   11074:	subsmi	r9, sl, r1, lsl #22
   11078:			; <UNDEFINED> instruction: 0x4620d114
   1107c:	ldclt	0, cr11, [r0, #-12]!
   11080:	stmdavc	r3, {fp, ip, pc}
   11084:	andle	r2, r9, r5, lsr fp
   11088:	svclt	0x00182b31
   1108c:			; <UNDEFINED> instruction: 0xf7f4240e
   11090:	strb	lr, [sl, r0, lsr #31]!
   11094:			; <UNDEFINED> instruction: 0xf7f4242c
   11098:			; <UNDEFINED> instruction: 0xe7e6ef9c
   1109c:			; <UNDEFINED> instruction: 0xf7f4240c
   110a0:			; <UNDEFINED> instruction: 0xe7e2ef98
   110a4:	stmib	r2, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   110a8:			; <UNDEFINED> instruction: 0x00054abc
   110ac:	andeq	r0, r0, ip, asr #9
   110b0:	muleq	r3, r0, pc	; <UNPREDICTABLE>
   110b4:	andeq	r4, r5, r2, ror sl
   110b8:	svcmi	0x00f0e92d
   110bc:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
   110c0:	ldrmi	r8, [pc], -r2, lsl #22
   110c4:	strmi	r4, [r5], -lr, asr #18
   110c8:	ldrbtmi	r4, [r9], #-2894	; 0xfffff4b2
   110cc:	teqge	r8, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   110d0:	ldrbtmi	fp, [sl], #133	; 0x85
   110d4:	strls	r9, [r1], #-3088	; 0xfffff3f0
   110d8:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   110dc:			; <UNDEFINED> instruction: 0xf04f9303
   110e0:	movwcs	r0, #768	; 0x300
   110e4:	cmplt	r2, r3, lsr #32
   110e8:			; <UNDEFINED> instruction: 0xf85a4b48
   110ec:			; <UNDEFINED> instruction: 0xf8933003
   110f0:	blcs	1d6a4 <ASN1_STRING_length@plt+0x16e3c>
   110f4:	stmdami	r6, {r0, r3, r4, r5, r6, r8, ip, lr, pc}^
   110f8:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
   110fc:	stmdami	r5, {r1, sp, lr, pc}^
   11100:	ldrbtmi	r4, [r8], #-1556	; 0xfffff9ec
   11104:	blhi	4cc08 <_IO_stdin_used@@Base+0xe3c8>
   11108:	ldrdls	pc, [ip, -pc]
   1110c:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   11110:	andge	pc, r0, sp, asr #17
   11114:			; <UNDEFINED> instruction: 0x46ca44f9
   11118:			; <UNDEFINED> instruction: 0x462746b9
   1111c:			; <UNDEFINED> instruction: 0xf7fe4631
   11120:			; <UNDEFINED> instruction: 0x4604fed3
   11124:	stmda	lr, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11128:	bleq	124cbf0 <rpl_re_syntax_options@@Base+0x11df110>
   1112c:	strmi	r4, [r2], -r1, lsr #12
   11130:			; <UNDEFINED> instruction: 0xf7f74628
   11134:	stmdacs	r0, {r0, r2, r3, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   11138:	strtmi	sp, [r0], -ip, asr #22
   1113c:	svc	0x0048f7f4
   11140:	strtmi	r4, [r8], -r1, asr #12
   11144:			; <UNDEFINED> instruction: 0xff72f7fe
   11148:	strmi	r2, [r3], r7, lsl #16
   1114c:	strcs	fp, [r0], #-3864	; 0xfffff0e8
   11150:			; <UNDEFINED> instruction: 0xf087d028
   11154:	lfmne	f0, 2, [r9], #-4
   11158:	svceq	0x0002ea19
   1115c:			; <UNDEFINED> instruction: 0xf8ddd016
   11160:	blmi	ab9168 <rpl_re_syntax_options@@Base+0xa4b688>
   11164:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   11168:	msrcc	SPSR_fxc, r3	; <illegal shifter operand>
   1116c:	teqle	r7, r0, lsl #22
   11170:	blmi	923a20 <rpl_re_syntax_options@@Base+0x8b5f40>
   11174:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11178:	blls	eb1e8 <rpl_re_syntax_options@@Base+0x7d708>
   1117c:	teqle	ip, sl, asr r0
   11180:	andlt	r4, r5, r8, asr r6
   11184:	blhi	cc480 <rpl_re_syntax_options@@Base+0x5e9a0>
   11188:	svchi	0x00f0e8bd
   1118c:	streq	pc, [r1], #-132	; 0xffffff7c
   11190:	adcsmi	r2, r9, #262144	; 0x40000
   11194:	strcs	fp, [r0], #-3980	; 0xfffff074
   11198:	streq	pc, [r1], #-4
   1119c:	stccs	6, cr4, [r0], {80}	; 0x50
   111a0:			; <UNDEFINED> instruction: 0xe7e5d1bc
   111a4:	stmdavc	r2, {r1, fp, ip, pc}
   111a8:	andle	r2, pc, r5, lsr sl	; <UNPREDICTABLE>
   111ac:	svclt	0x001c2a31
   111b0:			; <UNDEFINED> instruction: 0xf04f2400
   111b4:	tstle	r4, lr, lsl #22
   111b8:	strcs	r9, [r1], #-2817	; 0xfffff4ff
   111bc:	andeq	pc, r1, #135	; 0x87
   111c0:			; <UNDEFINED> instruction: 0xf7f4701a
   111c4:	andcs	lr, r0, #6, 30
   111c8:	strb	r9, [r2, r2, lsl #4]
   111cc:			; <UNDEFINED> instruction: 0xf04f2400
   111d0:	ldrb	r0, [r6, ip, lsl #22]!
   111d4:			; <UNDEFINED> instruction: 0xf04f4620
   111d8:			; <UNDEFINED> instruction: 0xf7f40b2c
   111dc:			; <UNDEFINED> instruction: 0xe7c7eefa
   111e0:	ldrbtmi	r4, [r8], #-2063	; 0xfffff7f1
   111e4:	blx	fe44d220 <rpl_re_syntax_options@@Base+0xfe3df740>
   111e8:	stmdami	lr, {r1, r6, r7, r8, r9, sl, sp, lr, pc}
   111ec:	ldrbtmi	r2, [r8], #-1025	; 0xfffffbff
   111f0:	blx	fe2cd22c <rpl_re_syntax_options@@Base+0xfe25f74c>
   111f4:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   111f8:			; <UNDEFINED> instruction: 0xf7f5e784
   111fc:	svclt	0x0000e918
   11200:	andeq	r4, r5, r6, lsl sl
   11204:	andeq	r0, r0, ip, asr #9
   11208:	andeq	r4, r5, lr, lsl #20
   1120c:			; <UNDEFINED> instruction: 0x000004b4
   11210:	andeq	r7, r3, lr, asr #29
   11214:	andeq	r7, r3, lr, asr #29
   11218:			; <UNDEFINED> instruction: 0x00037eb4
   1121c:	andeq	r4, r5, ip, ror #18
   11220:	andeq	r7, r3, lr, lsl #28
   11224:	andeq	r7, r3, sl, ror #27
   11228:	ldrdeq	r7, [r3], -r2
   1122c:	mvnsmi	lr, sp, lsr #18
   11230:	bmi	14a2a94 <rpl_re_syntax_options@@Base+0x1434fb4>
   11234:	blmi	14a2a50 <rpl_re_syntax_options@@Base+0x1434f70>
   11238:	ldrbtmi	fp, [sl], #-132	; 0xffffff7c
   1123c:			; <UNDEFINED> instruction: 0x460e4851
   11240:	ldmpl	r3, {r8, sp}^
   11244:	ldmdavs	fp, {r3, r4, r5, r6, sl, lr}
   11248:			; <UNDEFINED> instruction: 0xf04f9303
   1124c:			; <UNDEFINED> instruction: 0xf7fe0300
   11250:			; <UNDEFINED> instruction: 0x4604fe3b
   11254:	svc	0x0076f7f4
   11258:	bleq	4cd5c <_IO_stdin_used@@Base+0xe51c>
   1125c:	strmi	r4, [r2], -r1, lsr #12
   11260:			; <UNDEFINED> instruction: 0xf7f74628
   11264:	stmdacs	r0, {r0, r2, r6, r8, r9, fp, ip, sp, lr, pc}
   11268:	blle	1562af0 <rpl_re_syntax_options@@Base+0x14f5010>
   1126c:	mrc	7, 5, APSR_nzcv, cr0, cr4, {7}
   11270:	strtmi	sl, [r8], -r2, lsl #18
   11274:	mrc2	7, 6, pc, cr10, cr14, {7}
   11278:	strmi	r2, [r4], -r7, lsl #16
   1127c:			; <UNDEFINED> instruction: 0xf8ddd127
   11280:			; <UNDEFINED> instruction: 0xf8988008
   11284:	blcs	d5d28c <rpl_re_syntax_options@@Base+0xcef7ac>
   11288:	strbmi	sp, [r0], -sp, asr #32
   1128c:			; <UNDEFINED> instruction: 0xf7f54d3e
   11290:	ldrbtmi	lr, [sp], #-2204	; 0xfffff764
   11294:	strtmi	r9, [r9], -r1, lsl #10
   11298:	strbmi	r4, [r0], -r3, lsl #12
   1129c:			; <UNDEFINED> instruction: 0xf7f54698
   112a0:	stmdbls	r1, {r1, r4, r8, fp, sp, lr, pc}
   112a4:			; <UNDEFINED> instruction: 0xf7f52000
   112a8:	movwcs	lr, #10510	; 0x290e
   112ac:			; <UNDEFINED> instruction: 0x4605603b
   112b0:	eorsle	r2, r5, r0, lsl #16
   112b4:	ldrbtmi	r4, [r9], #-2357	; 0xfffff6cb
   112b8:			; <UNDEFINED> instruction: 0xf9d2f01d
   112bc:	movwcs	fp, #6552	; 0x1998
   112c0:			; <UNDEFINED> instruction: 0x46406033
   112c4:	mcr	7, 4, pc, cr4, cr4, {7}	; <UNPREDICTABLE>
   112c8:			; <UNDEFINED> instruction: 0xf7f49802
   112cc:	bmi	c4ccdc <rpl_re_syntax_options@@Base+0xbdf1fc>
   112d0:	ldrbtmi	r4, [sl], #-2859	; 0xfffff4d5
   112d4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   112d8:	subsmi	r9, sl, r3, lsl #22
   112dc:	strtmi	sp, [r0], -ip, asr #2
   112e0:	pop	{r2, ip, sp, pc}
   112e4:	stmdbmi	fp!, {r4, r5, r6, r7, r8, pc}
   112e8:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   112ec:			; <UNDEFINED> instruction: 0xf9b8f01d
   112f0:	stmdbmi	r9!, {r4, r5, r6, r7, r8, fp, ip, sp, pc}
   112f4:	eorsvs	r2, r0, r1, lsl r2
   112f8:	ldrbtmi	r4, [r9], #-1600	; 0xfffff9c0
   112fc:			; <UNDEFINED> instruction: 0xf9d4f01d
   11300:	stmdbmi	r6!, {r4, r5, r6, r8, r9, ip, sp, pc}
   11304:	strbmi	r2, [r0], -r9, lsr #4
   11308:			; <UNDEFINED> instruction: 0xf01d4479
   1130c:	stmdacs	r0, {r0, r2, r3, r6, r7, r8, fp, ip, sp, lr, pc}
   11310:	movwcs	sp, #4567	; 0x11d7
   11314:			; <UNDEFINED> instruction: 0xe7d4603b
   11318:			; <UNDEFINED> instruction: 0xf7f4242c
   1131c:			; <UNDEFINED> instruction: 0xe7d6ee5a
   11320:	eorsvs	r2, r3, r5, lsl #6
   11324:	strbmi	lr, [r0], -sp, asr #15
   11328:			; <UNDEFINED> instruction: 0xf7f4240f
   1132c:			; <UNDEFINED> instruction: 0xe7ceee52
   11330:			; <UNDEFINED> instruction: 0x4628491b
   11334:			; <UNDEFINED> instruction: 0xf01d4479
   11338:			; <UNDEFINED> instruction: 0xb170f993
   1133c:			; <UNDEFINED> instruction: 0x46284919
   11340:			; <UNDEFINED> instruction: 0xf01d4479
   11344:	smlalbblt	pc, r0, sp, r9	; <UNPREDICTABLE>
   11348:			; <UNDEFINED> instruction: 0x46284917
   1134c:			; <UNDEFINED> instruction: 0xf01d4479
   11350:	ldmdblt	r8!, {r0, r1, r2, r7, r8, fp, ip, sp, lr, pc}
   11354:	eorsvs	r2, r3, r3, lsl #6
   11358:	movwcs	lr, #10163	; 0x27b3
   1135c:			; <UNDEFINED> instruction: 0xe7b06033
   11360:			; <UNDEFINED> instruction: 0xe7ae6038
   11364:			; <UNDEFINED> instruction: 0x46284911
   11368:			; <UNDEFINED> instruction: 0xf01d4479
   1136c:	stmdacs	r0, {r0, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   11370:	movwcs	sp, #16854	; 0x41d6
   11374:			; <UNDEFINED> instruction: 0xe7a46033
   11378:	ldmda	r8, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1137c:	andeq	r4, r5, r6, lsr #17
   11380:	andeq	r0, r0, ip, asr #9
   11384:	andeq	r7, r3, r0, asr #27
   11388:	strheq	lr, [r2], -r2
   1138c:	andeq	r7, r3, r6, asr sp
   11390:	andeq	r4, r5, lr, lsl #16
   11394:	andeq	r7, r3, r6, lsr #26
   11398:	andeq	r7, r3, lr, lsl sp
   1139c:	andeq	r7, r3, r4, lsr #26
   113a0:	andeq	r7, r3, r4, lsr #26
   113a4:	andeq	r7, r3, r4, lsr #26
   113a8:	andeq	r7, r3, r4, lsr #26
   113ac:	andeq	r7, r3, r0, lsl sp
   113b0:	blmi	b63c68 <rpl_re_syntax_options@@Base+0xaf6188>
   113b4:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   113b8:	stmdami	ip!, {r0, r2, r9, sl, lr}
   113bc:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   113c0:	ldrbtmi	r4, [r8], #-1550	; 0xfffff9f2
   113c4:	ldmdavs	fp, {r8, sp}
   113c8:			; <UNDEFINED> instruction: 0xf04f9303
   113cc:			; <UNDEFINED> instruction: 0xf7fe0300
   113d0:			; <UNDEFINED> instruction: 0x4604fd7b
   113d4:	mrc	7, 5, APSR_nzcv, cr6, cr4, {7}
   113d8:	bleq	4cedc <_IO_stdin_used@@Base+0xe69c>
   113dc:	strmi	r4, [r2], -r1, lsr #12
   113e0:			; <UNDEFINED> instruction: 0xf7f74628
   113e4:	stmdacs	r0, {r0, r2, r7, r9, fp, ip, sp, lr, pc}
   113e8:	blle	c22c70 <rpl_re_syntax_options@@Base+0xbb5190>
   113ec:	ldcl	7, cr15, [r0, #976]!	; 0x3d0
   113f0:	strtmi	sl, [r8], -r2, lsl #18
   113f4:	mrc2	7, 0, pc, cr10, cr14, {7}
   113f8:	strmi	r2, [r4], -r7, lsl #16
   113fc:	stmdals	r2, {r2, r3, r4, r8, ip, lr, pc}
   11400:	blcs	d6f414 <rpl_re_syntax_options@@Base+0xd01934>
   11404:	ldmdbmi	sl, {r0, r1, r2, r5, ip, lr, pc}
   11408:	tstls	r1, r9, ror r4
   1140c:	ldmda	sl, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11410:	andcs	r9, r0, r1, lsl #18
   11414:	ldmda	r6, {r0, r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11418:	stmdals	r2, {r0, r2, r9, sl, lr}
   1141c:	ldmdavs	r0!, {r0, r2, r3, r4, r6, r7, r8, ip, sp, pc}
   11420:	ldcl	7, cr15, [r6, #976]	; 0x3d0
   11424:	strtmi	r2, [r8], -r0, lsl #6
   11428:			; <UNDEFINED> instruction: 0xf0236033
   1142c:	strmi	pc, [r3], -r5, asr #22
   11430:	eorsvs	r9, r3, r2, lsl #16
   11434:	stcl	7, cr15, [ip, #976]	; 0x3d0
   11438:	blmi	2e3c78 <rpl_re_syntax_options@@Base+0x276198>
   1143c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11440:	blls	eb4b0 <rpl_re_syntax_options@@Base+0x7d9d0>
   11444:	qaddle	r4, sl, sl
   11448:	andlt	r4, r4, r0, lsr #12
   1144c:	strtcs	fp, [ip], #-3440	; 0xfffff290
   11450:	ldc	7, cr15, [lr, #976]!	; 0x3d0
   11454:	strcs	lr, [pc], #-2032	; 1145c <ASN1_STRING_length@plt+0xabf4>
   11458:	ldc	7, cr15, [sl, #976]!	; 0x3d0
   1145c:			; <UNDEFINED> instruction: 0xf7f4e7ec
   11460:	svclt	0x0000efe6
   11464:	andeq	r4, r5, ip, lsr #14
   11468:	andeq	r0, r0, ip, asr #9
   1146c:			; <UNDEFINED> instruction: 0x00037cbe
   11470:	andeq	r8, r3, ip, asr sl
   11474:	andeq	r4, r5, r4, lsr #13
   11478:			; <UNDEFINED> instruction: 0x4616b5f0
   1147c:	strmi	r4, [r5], -sl, lsr #20
   11480:	addlt	r4, r3, sl, lsr #22
   11484:	stmdami	sl!, {r1, r3, r4, r5, r6, sl, lr}
   11488:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   1148c:	movwls	r6, #6171	; 0x181b
   11490:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11494:	ldc2	7, cr15, [r8, #-1016]	; 0xfffffc08
   11498:			; <UNDEFINED> instruction: 0xf7f44604
   1149c:	mrc	14, 5, lr, cr15, cr4, {2}
   114a0:	strtmi	r0, [r1], -r0, lsl #22
   114a4:	strtmi	r4, [r8], -r2, lsl #12
   114a8:	blx	8cf48c <rpl_re_syntax_options@@Base+0x8619ac>
   114ac:	strtmi	r2, [r0], -r0, lsl #16
   114b0:			; <UNDEFINED> instruction: 0xf7f4db30
   114b4:	strtmi	lr, [r8], -lr, lsl #27
   114b8:			; <UNDEFINED> instruction: 0xf7fe4669
   114bc:	stmdacs	r7, {r0, r1, r2, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   114c0:	andle	r4, lr, r4, lsl #12
   114c4:	movwcs	r2, #512	; 0x200
   114c8:	movwcs	lr, #2502	; 0x9c6
   114cc:	blmi	5e3d38 <rpl_re_syntax_options@@Base+0x576258>
   114d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   114d4:	blls	6b544 <yy_flex_debug@@Base+0x3124>
   114d8:	qsuble	r4, sl, r3
   114dc:	andlt	r4, r3, r0, lsr #12
   114e0:	svcls	0x0000bdf0
   114e4:	blcs	d6f5d8 <rpl_re_syntax_options@@Base+0xd01af8>
   114e8:			; <UNDEFINED> instruction: 0xf7f5d010
   114ec:	smlabbcs	r0, lr, r9, lr
   114f0:	strmi	r2, [r5], -sl, lsl #4
   114f4:	eorvs	r1, r9, r8, lsr sp
   114f8:	stc	7, cr15, [ip, #-976]	; 0xfffffc30
   114fc:	stmib	r6, {r0, r1, r3, r5, fp, sp, lr}^
   11500:	stmdals	r0, {r8}
   11504:			; <UNDEFINED> instruction: 0xf7f4b91b
   11508:	ldrb	lr, [pc, r4, ror #26]
   1150c:			; <UNDEFINED> instruction: 0xf7f44638
   11510:	ldrb	lr, [r7, r0, ror #26]
   11514:	ldcl	7, cr15, [ip, #-976]	; 0xfffffc30
   11518:	andcs	r2, r0, #44, 8	; 0x2c000000
   1151c:	stmib	r6, {r8, r9, sp}^
   11520:	ldrb	r2, [r3, r0, lsl #6]
   11524:	svc	0x0082f7f4
   11528:	andeq	r4, r5, ip, asr r6
   1152c:	andeq	r0, r0, ip, asr #9
   11530:	strdeq	r7, [r3], -sl
   11534:	andeq	r4, r5, r0, lsl r6
   11538:	stmdbmi	sl, {r4, r7, r8, ip, sp, pc}
   1153c:	ldrlt	r2, [r0, #-517]	; 0xfffffdfb
   11540:			; <UNDEFINED> instruction: 0x46044479
   11544:	svc	0x001af7f4
   11548:	stmdbvc	r0!, {r6, r8, fp, ip, sp, pc}^
   1154c:			; <UNDEFINED> instruction: 0xf1a0b130
   11550:	blcs	6522dc <rpl_re_syntax_options@@Base+0x5e47fc>
   11554:	stmdacc	r0!, {r2, r3, r4, r7, r8, r9, sl, fp, ip, sp, pc}
   11558:	lfmlt	f3, 1, [r0, #-768]	; 0xfffffd00
   1155c:	ldclt	0, cr2, [r0, #-292]	; 0xfffffedc
   11560:	ldrbmi	r2, [r0, -r9, asr #32]!
   11564:	andeq	r7, r3, ip, asr #22
   11568:	vldrle.16	s4, [sl, #-0]	; <UNPREDICTABLE>
   1156c:	stmdane	r3, {r4, sl, ip, sp, pc}^
   11570:	and	r2, r2, r0, lsl #8
   11574:	andsvc	r3, ip, r1, lsl #18
   11578:			; <UNDEFINED> instruction: 0xf813d00f
   1157c:	bcs	35c988 <rpl_re_syntax_options@@Base+0x2eeea8>
   11580:	bcs	2c11e8 <rpl_re_syntax_options@@Base+0x253708>
   11584:	stmdavc	r3, {r1, r2, r4, r5, r6, r7, ip, lr, pc}
   11588:	eorcs	fp, r0, #-1073741810	; 0xc000000e
   1158c:	svclt	0x00082b09
   11590:			; <UNDEFINED> instruction: 0xf8107002
   11594:	blcs	211a0 <ASN1_STRING_length@plt+0x1a938>
   11598:			; <UNDEFINED> instruction: 0x4608d1f8
   1159c:	blmi	14f718 <rpl_re_syntax_options@@Base+0xe1c38>
   115a0:	andle	r4, r9, r0, ror r7
   115a4:	teqlt	fp, r3, lsl #16
   115a8:	blcs	259e30 <rpl_re_syntax_options@@Base+0x1ec350>
   115ac:	andvc	fp, r2, r8, lsl #30
   115b0:	svccc	0x0001f810
   115b4:	mvnsle	r2, r0, lsl #22
   115b8:	ldrbmi	r4, [r0, -r8, lsl #12]!
   115bc:	svcmi	0x00f0e92d
   115c0:	stc	3, cr2, [sp, #-0]
   115c4:			; <UNDEFINED> instruction: 0xf8df8b06
   115c8:	cdp	7, 0, cr11, cr8, cr0, {6}
   115cc:			; <UNDEFINED> instruction: 0xf8df0a10
   115d0:	strhtlt	r0, [r9], ip
   115d4:	ldrbtmi	r4, [r8], #-1275	; 0xfffffb05
   115d8:	tstls	sp, r0, lsl sl
   115dc:	sbfxne	pc, pc, #17, #17
   115e0:	bcs	44ce0c <rpl_re_syntax_options@@Base+0x3df32c>
   115e4:	stmdapl	r1, {r1, r3, r8, r9, ip, pc}^
   115e8:			; <UNDEFINED> instruction: 0x91276809
   115ec:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   115f0:	tstcc	r0, #3358720	; 0x334000
   115f4:			; <UNDEFINED> instruction: 0xf8df930b
   115f8:	ldrbtmi	r3, [fp], #-1948	; 0xfffff864
   115fc:	blge	476234 <rpl_re_syntax_options@@Base+0x408754>
   11600:	bcc	fe44ce28 <rpl_re_syntax_options@@Base+0xfe3df348>
   11604:			; <UNDEFINED> instruction: 0x3790f8df
   11608:	mcr	4, 0, r4, cr9, cr11, {3}
   1160c:			; <UNDEFINED> instruction: 0xf8df3a90
   11610:	ldrbtmi	r3, [fp], #-1932	; 0xfffff874
   11614:	bcc	44ce44 <rpl_re_syntax_options@@Base+0x3df364>
   11618:			; <UNDEFINED> instruction: 0x3784f8df
   1161c:	mcr	4, 0, r4, cr10, cr11, {3}
   11620:	vmov	r3, s19
   11624:	andcs	r1, sl, #16, 20	; 0x10000
   11628:	bcc	44ce90 <rpl_re_syntax_options@@Base+0x3df3b0>
   1162c:	beq	fe44ce94 <rpl_re_syntax_options@@Base+0xfe3df3b4>
   11630:	svc	0x0022f7f4
   11634:	ldmdals	r1, {r0, r9, sl, fp, ip}
   11638:	cmphi	r7, r0, asr #6	; <UNPREDICTABLE>
   1163c:			; <UNDEFINED> instruction: 0xff94f7ff
   11640:	mrc	12, 0, r9, cr9, cr1, {0}
   11644:	andcs	r1, r5, #144, 20	; 0x90000
   11648:	strtmi	r9, [r0], -r8
   1164c:			; <UNDEFINED> instruction: 0xf82cf01d
   11650:	rscle	r2, r6, r0, lsl #16
   11654:	cfmsub32	mvax1, mvfx4, mvfx10, mvfx0
   11658:			; <UNDEFINED> instruction: 0xf7f41a10
   1165c:			; <UNDEFINED> instruction: 0x4604ef34
   11660:	sbcsle	r2, lr, r0, lsl #16
   11664:	andcs	r9, r0, #12, 18	; 0x30000
   11668:			; <UNDEFINED> instruction: 0x3738f8df
   1166c:	andsls	r9, r9, #805306369	; 0x30000001
   11670:	ldrmi	r5, [r9], -fp, asr #17
   11674:	stmdavc	r3, {r0, r8, r9, ip, pc}
   11678:	msrne	SPSR_fxc, r1	; <illegal shifter operand>
   1167c:			; <UNDEFINED> instruction: 0xf0002b64
   11680:	blcs	1b31c54 <rpl_re_syntax_options@@Base+0x1ac4174>
   11684:	orrshi	pc, r8, r0
   11688:			; <UNDEFINED> instruction: 0xf0002b2d
   1168c:	movwcs	r8, #12666	; 0x317a
   11690:	stmdbcs	r0, {r1, r4, r8, r9, ip, pc}
   11694:	sbchi	pc, sp, #64	; 0x40
   11698:	blcs	382d4 <ASN1_STRING_length@plt+0x31a6c>
   1169c:	msrhi	SPSR_, r0, asr #32
   116a0:			; <UNDEFINED> instruction: 0xf7f41c60
   116a4:	stmdacs	r8, {r4, r6, r8, sl, fp, sp, lr, pc}
   116a8:	strcs	fp, [r0, #-3976]	; 0xfffff078
   116ac:	eorshi	pc, pc, #64, 4
   116b0:	andeq	pc, r9, #4, 2
   116b4:	tstcs	r0, r0, lsr #12
   116b8:	sbceq	r7, r9, r4, asr #16
   116bc:	ldclcs	8, cr7, [r2], #-524	; 0xfffffdf4
   116c0:	strcs	fp, [r4], #-3852	; 0xfffff0f4
   116c4:	blcs	1dda6cc <rpl_re_syntax_options@@Base+0x1d6cbec>
   116c8:	svccc	0x0003f810
   116cc:	strcc	fp, [r2], #-3848	; 0xfffff0f8
   116d0:	svclt	0x00182b73
   116d4:	svclt	0x000c2b78
   116d8:	movwcs	r2, #769	; 0x301
   116dc:	strtmi	r4, [r3], #-656	; 0xfffffd70
   116e0:	mvnle	r4, r9, lsl r4
   116e4:	stfcsd	f1, [r0, #-96]	; 0xffffffa0
   116e8:	addhi	pc, pc, #64	; 0x40
   116ec:	ldrdls	pc, [r4], #-141	; 0xffffff73
   116f0:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   116f4:	vabd.s8	d18, d8, d0
   116f8:	stmib	sp, {r0, r1, r2, r3, r4, r7, r8, r9, sp, lr}^
   116fc:	vabdl.s8	<illegal reg q11.5>, d0, d3
   11700:	strls	r0, [r5, -r1, lsl #6]
   11704:	movwcs	r9, #4870	; 0x1306
   11708:	strls	r9, [r2, -r7, lsl #14]
   1170c:	ldrbmi	r9, [r9], -r9, lsl #6
   11710:			; <UNDEFINED> instruction: 0xf7f42000
   11714:			; <UNDEFINED> instruction: 0x4604eed8
   11718:	eorsle	r2, sl, r0, lsl #16
   1171c:	stmdaeq	r1, {r3, r4, r5, r7, r8, ip, sp, lr, pc}
   11720:			; <UNDEFINED> instruction: 0xf1b8d46a
   11724:	suble	r0, r6, r4, lsl #30
   11728:	svceq	0x0003f1b8
   1172c:	rscshi	pc, r0, r0, asr #32
   11730:	bls	6f7c4 <rpl_re_syntax_options@@Base+0x1ce4>
   11734:	blcs	2603fc <rpl_re_syntax_options@@Base+0x1f291c>
   11738:	msrcs	SPSR_fxc, r2	; <illegal shifter operand>
   1173c:	strcs	fp, [r0, #-3996]	; 0xfffff064
   11740:	ldmdale	r1, {r1, r3, sp}^
   11744:			; <UNDEFINED> instruction: 0xf1047861
   11748:	blx	13b56 <ASN1_STRING_length@plt+0xd2ee>
   1174c:			; <UNDEFINED> instruction: 0xf1a13505
   11750:	blcs	252418 <rpl_re_syntax_options@@Base+0x1e4938>
   11754:	svclt	0x008c9e06
   11758:	strcs	r2, [r1, -r0, lsl #14]
   1175c:	svclt	0x00c842b5
   11760:	svccs	0x00002700
   11764:	addhi	pc, r9, r0, asr #32
   11768:	strls	r2, [r2, #-2362]	; 0xfffff6c6
   1176c:	addhi	pc, r7, r0
   11770:	blcs	38380 <ASN1_STRING_length@plt+0x31b18>
   11774:	addshi	pc, ip, #0
   11778:			; <UNDEFINED> instruction: 0xf0402a00
   1177c:	ldrbmi	r8, [r9], -sp, lsr #1
   11780:	ldrmi	r2, [r7], -r0
   11784:	andcs	lr, r3, #3358720	; 0x334000
   11788:	mrc	7, 4, APSR_nzcv, cr12, cr4, {7}
   1178c:	stmdacs	r0, {r2, r9, sl, lr}
   11790:	blls	85ea8 <rpl_re_syntax_options@@Base+0x183c8>
   11794:	msrcc	SPSR_fxc, r3	; <illegal shifter operand>
   11798:	blcs	387ec <ASN1_STRING_length@plt+0x31f84>
   1179c:	andhi	pc, r1, #64	; 0x40
   117a0:			; <UNDEFINED> instruction: 0x46209d19
   117a4:			; <UNDEFINED> instruction: 0xf7f42400
   117a8:			; <UNDEFINED> instruction: 0x4628ec14
   117ac:			; <UNDEFINED> instruction: 0xf7f49413
   117b0:	ldrls	lr, [r9], #-3088	; 0xfffff3f0
   117b4:	stmdavc	r3!, {r0, r2, r4, r5, r8, r9, sl, sp, lr, pc}^
   117b8:			; <UNDEFINED> instruction: 0xf1a27822
   117bc:	tstls	r5, r0, lsr r1
   117c0:	andcs	fp, sl, #-1073741816	; 0xc0000008
   117c4:	movwcc	pc, #6914	; 0x1b02	; <UNPREDICTABLE>
   117c8:	movwls	r3, #23344	; 0x5b30
   117cc:			; <UNDEFINED> instruction: 0xf8939b01
   117d0:	stmdblt	fp, {r0, r1, r3, r5, r6, r8, ip, sp}
   117d4:	ldr	r4, [sl, r1, lsr #13]
   117d8:	strbeq	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   117dc:	stmdbls	r5, {r0, r5, r7, r9, sl, lr}
   117e0:			; <UNDEFINED> instruction: 0xf00c4478
   117e4:			; <UNDEFINED> instruction: 0xe792ff91
   117e8:	stmib	sp, {r8, r9, sl, sp}^
   117ec:	bcs	2f400 <ASN1_STRING_length@plt+0x28b98>
   117f0:	strtmi	sp, [r1], r7, ror #2
   117f4:	str	r9, [sl, r2, lsl #4]
   117f8:	ldrge	pc, [r0, #2271]!	; 0x8df
   117fc:			; <UNDEFINED> instruction: 0xf8df2500
   11800:	ldrbtmi	r6, [sl], #1456	; 0x5b0
   11804:			; <UNDEFINED> instruction: 0xf10a447e
   11808:	and	r0, r1, r4, lsl #20
   1180c:	blvs	14f97c <rpl_re_syntax_options@@Base+0xe1e9c>
   11810:			; <UNDEFINED> instruction: 0x46204631
   11814:			; <UNDEFINED> instruction: 0xff24f01c
   11818:	strcc	fp, [r1, #-288]	; 0xfffffee0
   1181c:	mvnsle	r2, ip, lsl #26
   11820:	ldrb	r4, [r4, -r1, lsr #13]!
   11824:			; <UNDEFINED> instruction: 0x46019b11
   11828:	adcsle	r4, r2, fp, asr #10
   1182c:			; <UNDEFINED> instruction: 0xf7f49107
   11830:	stmdbls	r7, {r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   11834:			; <UNDEFINED> instruction: 0xf04f220a
   11838:	strdvs	r3, [r1], -pc	; <UNPREDICTABLE>
   1183c:	strbmi	r4, [r8], -r2, lsl #13
   11840:	stmdbmi	r0, {r0, r1, r2, r3, r5, r6, ip, sp, lr, pc}
   11844:	bl	19cf81c <rpl_re_syntax_options@@Base+0x1961d3c>
   11848:	strmi	r4, [r2], -r9, asr #10
   1184c:	strbmi	fp, [r0, #-3848]	; 0xfffff0f8
   11850:	tstle	r5, fp, lsl #12
   11854:	ldrdne	pc, [r0], -sl
   11858:	svclt	0x00042922
   1185c:	movwcs	r2, #512	; 0x200
   11860:	stmib	sp, {r0, r8, fp, ip, pc}^
   11864:			; <UNDEFINED> instruction: 0xf8912314
   11868:	stmdbcs	r0, {r0, r1, r3, r5, r6, r8, ip}
   1186c:	adcshi	pc, sp, r0, asr #32
   11870:			; <UNDEFINED> instruction: 0xf04f46a1
   11874:	strls	r0, [r7, #-2053]	; 0xfffff7fb
   11878:	strbmi	lr, [ip], -r9, asr #14
   1187c:			; <UNDEFINED> instruction: 0xf899e762
   11880:	stcne	0, cr3, [r5], #4
   11884:	teqeq	r0, r3, lsr #3	; <UNPREDICTABLE>
   11888:	svclt	0x00842909
   1188c:	strtmi	r9, [ip], -r3, lsl #14
   11890:	stmiavc	r3!, {r1, r2, r3, fp, ip, lr, pc}^
   11894:	smlattls	r3, r5, ip, r1
   11898:	teqeq	r0, r3, lsr #3	; <UNPREDICTABLE>
   1189c:	svclt	0x00972909
   118a0:	strtmi	r9, [ip], -r3, lsl #22
   118a4:	movwne	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
   118a8:	svclt	0x009c9303
   118ac:	strcc	r7, [r4], #-2339	; 0xfffff6dd
   118b0:			; <UNDEFINED> instruction: 0xf0002b3a
   118b4:	blls	b1db8 <rpl_re_syntax_options@@Base+0x442d8>
   118b8:	strls	r2, [r9, -r0, lsl #14]
   118bc:	bcs	364d4 <ASN1_STRING_length@plt+0x2fc6c>
   118c0:			; <UNDEFINED> instruction: 0x463bd097
   118c4:	beq	fe44d134 <rpl_re_syntax_options@@Base+0xfe3df654>
   118c8:	ldrdcs	lr, [r3, -sp]
   118cc:			; <UNDEFINED> instruction: 0xf00c46a1
   118d0:	movwcs	pc, #3867	; 0xf1b	; <UNPREDICTABLE>
   118d4:	ldr	r9, [sl, -r2, lsl #6]
   118d8:	ldrbeq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   118dc:	stmib	sp, {r0, r3, r4, r9, sl, lr}^
   118e0:	ldrbtmi	r7, [r8], #-1795	; 0xfffff8fd
   118e4:			; <UNDEFINED> instruction: 0xff10f00c
   118e8:			; <UNDEFINED> instruction: 0xf7f4e711
   118ec:			; <UNDEFINED> instruction: 0xf8dfeb72
   118f0:			; <UNDEFINED> instruction: 0xf8df24c8
   118f4:	ldrbtmi	r3, [sl], #-1180	; 0xfffffb64
   118f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   118fc:	subsmi	r9, sl, r7, lsr #22
   11900:	eorhi	pc, lr, #64	; 0x40
   11904:	eorlt	r9, r9, fp, lsl #16
   11908:	blhi	1ccc04 <rpl_re_syntax_options@@Base+0x15f124>
   1190c:	svchi	0x00f0e8bd
   11910:	svceq	0x0002f1b8
   11914:	eorshi	pc, r5, #64	; 0x40
   11918:	ldc	7, cr15, [r4], {244}	; 0xf4
   1191c:	bls	238568 <rpl_re_syntax_options@@Base+0x1caa88>
   11920:	bne	ff4d84b4 <rpl_re_syntax_options@@Base+0xff46a9d4>
   11924:	sfmle	f4, 4, [r5, #-524]	; 0xfffffdf4
   11928:	eorcs	r9, r0, #18432	; 0x4800
   1192c:	blcs	a69bc <rpl_re_syntax_options@@Base+0x38edc>
   11930:	tsthi	r4, r0	; <UNPREDICTABLE>
   11934:	blcs	baf9c8 <rpl_re_syntax_options@@Base+0xb41ee8>
   11938:	stmdavc	r3!, {r4, r5, r6, r8, ip, lr, pc}^
   1193c:	cmnle	sp, r0, lsl #22
   11940:			; <UNDEFINED> instruction: 0x9c139b01
   11944:	msrcc	SPSR_fxc, r3	; <illegal shifter operand>
   11948:			; <UNDEFINED> instruction: 0xf43f2b00
   1194c:			; <UNDEFINED> instruction: 0xf8dfaf29
   11950:	ldrbtmi	r0, [r8], #-1132	; 0xfffffb94
   11954:	cdp2	0, 13, cr15, cr8, cr12, {0}
   11958:			; <UNDEFINED> instruction: 0xf8939b01
   1195c:	ldr	r3, [fp, -fp, ror #2]
   11960:	bicsvc	pc, r2, #1325400064	; 0x4f000000
   11964:			; <UNDEFINED> instruction: 0xe6c19318
   11968:	tstls	r2, #67108864	; 0x4000000
   1196c:			; <UNDEFINED> instruction: 0xf0402900
   11970:	blls	371ebc <rpl_re_syntax_options@@Base+0x3043dc>
   11974:			; <UNDEFINED> instruction: 0xf43f2b00
   11978:			; <UNDEFINED> instruction: 0xf240ae93
   1197c:	tstls	r8, #-1275068413	; 0xb4000003
   11980:	andsls	lr, r2, #180, 12	; 0xb400000
   11984:			; <UNDEFINED> instruction: 0xf43f2900
   11988:			; <UNDEFINED> instruction: 0xf8dfae87
   1198c:	ldrbtmi	r0, [r8], #-1076	; 0xfffffbcc
   11990:	cdp2	0, 11, cr15, cr10, cr12, {0}
   11994:			; <UNDEFINED> instruction: 0xf8939b01
   11998:	blls	365f4c <rpl_re_syntax_options@@Base+0x2f846c>
   1199c:	vst4.<illegal width 64>	{d27,d29,d31,d33}, [pc :128], r3
   119a0:	tstls	r8, #1207959555	; 0x48000003
   119a4:			; <UNDEFINED> instruction: 0xf43f2d00
   119a8:			; <UNDEFINED> instruction: 0xf8dfaea1
   119ac:	ldmdbls	r8, {r3, r4, sl}
   119b0:			; <UNDEFINED> instruction: 0xf00c4478
   119b4:	ldr	pc, [r9], r9, lsr #29
   119b8:	tstls	r2, #134217728	; 0x8000000
   119bc:			; <UNDEFINED> instruction: 0xf43f2900
   119c0:			; <UNDEFINED> instruction: 0xf8dfae6b
   119c4:	ldrbtmi	r0, [r8], #-1028	; 0xfffffbfc
   119c8:	cdp2	0, 9, cr15, cr14, cr12, {0}
   119cc:			; <UNDEFINED> instruction: 0xf8939b01
   119d0:	blls	365f84 <rpl_re_syntax_options@@Base+0x2f84a4>
   119d4:	mvnle	r2, r0, lsl #22
   119d8:			; <UNDEFINED> instruction: 0xf7f41c60
   119dc:	stmdacs	r8, {r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   119e0:			; <UNDEFINED> instruction: 0x2100bf98
   119e4:	mcrge	6, 3, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
   119e8:			; <UNDEFINED> instruction: 0x4619e67c
   119ec:			; <UNDEFINED> instruction: 0xf0194610
   119f0:	strmi	pc, [r1], -r5, lsr #25
   119f4:	ldrbtmi	r4, [r8], #-2293	; 0xfffff70b
   119f8:	cdp2	0, 8, cr15, cr6, cr12, {0}
   119fc:			; <UNDEFINED> instruction: 0xf8939b01
   11a00:	blcs	1dfb4 <ASN1_STRING_length@plt+0x1774c>
   11a04:	svcge	0x0034f43f
   11a08:			; <UNDEFINED> instruction: 0x463148f1
   11a0c:	strtmi	r9, [r1], r7, lsl #10
   11a10:			; <UNDEFINED> instruction: 0xf04f4478
   11a14:			; <UNDEFINED> instruction: 0xf00c0805
   11a18:			; <UNDEFINED> instruction: 0xe678fe77
   11a1c:	blcs	bafab0 <rpl_re_syntax_options@@Base+0xb41fd0>
   11a20:	addshi	pc, r3, r0
   11a24:			; <UNDEFINED> instruction: 0xf7f44620
   11a28:	mcrrne	11, 8, lr, r2, cr14
   11a2c:	andls	r4, r6, #5242880	; 0x500000
   11a30:			; <UNDEFINED> instruction: 0xf0224610
   11a34:	bls	1d1810 <rpl_re_syntax_options@@Base+0x163d30>
   11a38:	andsls	r4, r3, r1, lsr #12
   11a3c:			; <UNDEFINED> instruction: 0xf7f44604
   11a40:	blls	8c8d0 <rpl_re_syntax_options@@Base+0x1edf0>
   11a44:			; <UNDEFINED> instruction: 0xf8939a12
   11a48:	stfcss	f3, [r0, #-428]	; 0xfffffe54
   11a4c:	adcshi	pc, sl, r0
   11a50:			; <UNDEFINED> instruction: 0xf0002a01
   11a54:	bcs	b1e34 <rpl_re_syntax_options@@Base+0x44354>
   11a58:	sbchi	pc, sl, r0
   11a5c:			; <UNDEFINED> instruction: 0xf0402a00
   11a60:	ldmdbls	r8, {r0, r7, r8, pc}
   11a64:	svceq	0x0049f011
   11a68:	teqhi	sl, r0	; <UNPREDICTABLE>
   11a6c:	stclpl	13, cr3, [r1, #-4]!
   11a70:			; <UNDEFINED> instruction: 0xf000292a
   11a74:	blcs	31f98 <ASN1_STRING_length@plt+0x2b730>
   11a78:	cmnhi	sp, r0, asr #32	; <UNPREDICTABLE>
   11a7c:	eorcs	r9, r8, fp, lsl #22
   11a80:			; <UNDEFINED> instruction: 0xf0002b00
   11a84:	stcls	0, cr8, [sl], {238}	; 0xee
   11a88:	ldrls	sl, [sl], #-3602	; 0xfffff1ee
   11a8c:			; <UNDEFINED> instruction: 0xff48f022
   11a90:	lgneqe	f7, #5.0
   11a94:	strmi	r4, [r5], -r4, lsl #13
   11a98:	ldrtmi	r6, [r4], -r0, ror #4
   11a9c:	cfstr32gt	mvfx3, [pc], {16}
   11aa0:	ldrbmi	r3, [r4, #-1552]!	; 0xfffff9f0
   11aa4:	ldceq	8, cr15, [r0], {69}	; 0x45
   11aa8:	stcne	8, cr15, [ip], {69}	; 0x45
   11aac:	stccs	8, cr15, [r8], {69}	; 0x45
   11ab0:	stccc	8, cr15, [r4], {69}	; 0x45
   11ab4:			; <UNDEFINED> instruction: 0xf8cdd1f1
   11ab8:	movwcs	ip, #40	; 0x28
   11abc:	eorvs	ip, r8, r3, lsl #28
   11ac0:			; <UNDEFINED> instruction: 0xf8cc6069
   11ac4:	andcs	r3, r0, r4, lsr #32
   11ac8:	stcl	7, cr15, [sl], #-976	; 0xfffffc30
   11acc:	stmdage	pc, {r0, r1, r9, sl, lr}	; <UNPREDICTABLE>
   11ad0:			; <UNDEFINED> instruction: 0xf7f4930f
   11ad4:	blls	10bdac <rpl_re_syntax_options@@Base+0x9e2cc>
   11ad8:	ldrls	r9, [ip, -r7, lsl #20]
   11adc:	blls	136758 <rpl_re_syntax_options@@Base+0xc8c78>
   11ae0:	tstls	lr, #32, 4
   11ae4:	tstls	pc, #5120	; 0x1400
   11ae8:	blcs	386f8 <ASN1_STRING_length@plt+0x31e90>
   11aec:	adcshi	pc, r6, r0, asr #32
   11af0:	ldrdcc	lr, [r4, -r0]
   11af4:			; <UNDEFINED> instruction: 0x91024293
   11af8:	adcshi	pc, r0, r0, lsl #5
   11afc:	movwls	r1, #11851	; 0x2e4b
   11b00:	bls	b678c <rpl_re_syntax_options@@Base+0x48cac>
   11b04:	msrvc	SPSR_fxc, #64, 4
   11b08:	addsmi	sl, sl, #28, 16	; 0x1c0000
   11b0c:	vqrdmlsh.s32	d11, d18, d4[0]
   11b10:			; <UNDEFINED> instruction: 0x9321736c
   11b14:	stmib	sp, {r8, r9, sp}^
   11b18:			; <UNDEFINED> instruction: 0xf04f3322
   11b1c:			; <UNDEFINED> instruction: 0x932433ff
   11b20:	ldmib	r6, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11b24:	stmdbls	r9, {r1, r3, r8, r9, fp, ip, pc}
   11b28:	tstvs	r8, r9, asr r1
   11b2c:	movwcs	lr, #1401	; 0x579
   11b30:	ldrb	r9, [fp, #792]	; 0x318
   11b34:	stclne	8, cr7, [r3], #-412	; 0xfffffe64
   11b38:	svccs	0x00093f30
   11b3c:	ldrmi	sp, [ip], -r5, lsr #18
   11b40:	strcs	r9, [r0, -r2, lsl #22]
   11b44:	movwls	r9, #18185	; 0x4709
   11b48:	stmdavc	r3!, {r0, r4, r6, r9, sl, sp, lr, pc}^
   11b4c:			; <UNDEFINED> instruction: 0xf47f2b2e
   11b50:	stmiavc	r3!, {r0, r3, r5, r6, r8, r9, sl, fp, sp, pc}
   11b54:			; <UNDEFINED> instruction: 0xf43f2b00
   11b58:			; <UNDEFINED> instruction: 0xe763aef3
   11b5c:			; <UNDEFINED> instruction: 0x4620499d
   11b60:			; <UNDEFINED> instruction: 0xf7f44479
   11b64:			; <UNDEFINED> instruction: 0x4605ebd4
   11b68:			; <UNDEFINED> instruction: 0xf43f2800
   11b6c:	andcc	sl, r4, r2, lsl lr
   11b70:			; <UNDEFINED> instruction: 0xffa2f022
   11b74:			; <UNDEFINED> instruction: 0xf8939b01
   11b78:	strmi	r3, [r1], -fp, ror #2
   11b7c:	blcs	35be8 <ASN1_STRING_length@plt+0x2f380>
   11b80:	rschi	pc, r9, r0, asr #32
   11b84:	eorvc	r2, fp, r0, lsl #6
   11b88:	stmiavc	r3!, {r2, r4, r6, r7, r9, sl, sp, lr, pc}
   11b8c:	blcc	c18e18 <rpl_re_syntax_options@@Base+0xbab338>
   11b90:	vqdmulh.s<illegal width 8>	d18, d0, d9
   11b94:	blls	b1dac <rpl_re_syntax_options@@Base+0x442cc>
   11b98:	movwls	r4, #17932	; 0x460c
   11b9c:	movwls	r2, #37632	; 0x9300
   11ba0:	stmibmi	sp, {r0, r2, r5, r9, sl, sp, lr, pc}
   11ba4:	stmmi	sp, {r0, r3, r4, r5, r6, sl, lr}
   11ba8:			; <UNDEFINED> instruction: 0xf00c4478
   11bac:	blls	91268 <rpl_re_syntax_options@@Base+0x23788>
   11bb0:	msrcc	SPSR_fxc, r3	; <illegal shifter operand>
   11bb4:			; <UNDEFINED> instruction: 0xf43f2b00
   11bb8:	stmmi	r9, {r0, r1, r4, r5, r6, r7, r8, sl, fp, sp, pc}
   11bbc:			; <UNDEFINED> instruction: 0xf00c4478
   11bc0:	strb	pc, [sp, #3491]!	; 0xda3	; <UNPREDICTABLE>
   11bc4:	andle	r2, r8, r2, lsl #20
   11bc8:			; <UNDEFINED> instruction: 0xf43f2b00
   11bcc:	stmmi	r5, {r0, r3, r5, r6, r7, r8, sl, fp, sp, pc}
   11bd0:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   11bd4:	ldc2	0, cr15, [r8, #48]	; 0x30
   11bd8:	ldcls	7, cr14, [r9, #-932]	; 0xfffffc5c
   11bdc:	blcs	3e1d8 <locale_charset@@Base+0x514>
   11be0:	cfldrdge	mvd15, [pc, #252]	; 11ce4 <ASN1_STRING_length@plt+0xb47c>
   11be4:	strtmi	r4, [r1], -r0, lsl #17
   11be8:			; <UNDEFINED> instruction: 0xf00c4478
   11bec:	ldrb	pc, [lr, sp, lsl #27]	; <UNPREDICTABLE>
   11bf0:	stclpl	13, cr3, [r2, #-4]!
   11bf4:	rsbsle	r2, ip, r0, asr #20
   11bf8:	bcs	38464 <ASN1_STRING_length@plt+0x31bfc>
   11bfc:	ldrmi	sp, [sp], -r7, ror #2
   11c00:			; <UNDEFINED> instruction: 0xf43f2b00
   11c04:	strtmi	sl, [r1], -lr, asr #27
   11c08:	ldmdami	r8!, {r0, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   11c0c:			; <UNDEFINED> instruction: 0xf00c4478
   11c10:	strb	pc, [fp, #-3451]!	; 0xfffff285	; <UNPREDICTABLE>
   11c14:	ldrbtmi	r4, [r8], #-2166	; 0xfffff78a
   11c18:	ldc2l	0, cr15, [r6, #-48]!	; 0xffffffd0
   11c1c:			; <UNDEFINED> instruction: 0xf8939b01
   11c20:	blls	3661d4 <rpl_re_syntax_options@@Base+0x2f86f4>
   11c24:			; <UNDEFINED> instruction: 0xf43f2b00
   11c28:			; <UNDEFINED> instruction: 0xf240aed7
   11c2c:	tstls	r8, #-1275068413	; 0xb4000003
   11c30:	ldmdami	r0!, {r3, r4, r5, r7, r9, sl, sp, lr, pc}^
   11c34:			; <UNDEFINED> instruction: 0xf00c4478
   11c38:	blls	911dc <rpl_re_syntax_options@@Base+0x236fc>
   11c3c:	msrpl	SPSR_fxc, r3	; <illegal shifter operand>
   11c40:	stccc	6, cr14, [r1, #-796]	; 0xfffffce4
   11c44:	bcs	be91d4 <rpl_re_syntax_options@@Base+0xb7b6f4>
   11c48:	blcs	45e10 <_IO_stdin_used@@Base+0x75d0>
   11c4c:	svcge	0x0016f43f
   11c50:	strtmi	r4, [r1], -r9, ror #16
   11c54:			; <UNDEFINED> instruction: 0xf00c4478
   11c58:	smusd	pc, r7, sp	; <UNPREDICTABLE>
   11c5c:			; <UNDEFINED> instruction: 0x93219b02
   11c60:			; <UNDEFINED> instruction: 0xf022e74f
   11c64:	mrcge	14, 0, APSR_nzcv, cr2, cr13, {2}
   11c68:	stfeqp	f7, [r8], #-52	; 0xffffffcc
   11c6c:	andls	r4, fp, r5, lsl #12
   11c70:	ldrcc	r4, [r0, #-1588]	; 0xfffff9cc
   11c74:	ldrcc	ip, [r0], -pc, lsl #24
   11c78:			; <UNDEFINED> instruction: 0xf8454564
   11c7c:			; <UNDEFINED> instruction: 0xf8450c10
   11c80:			; <UNDEFINED> instruction: 0xf8451c0c
   11c84:			; <UNDEFINED> instruction: 0xf8452c08
   11c88:	mvnsle	r3, r4, lsl #24
   11c8c:	movwcs	ip, #3587	; 0xe03
   11c90:	andls	r9, sl, #45056	; 0xb000
   11c94:	rsbvs	r6, r9, r8, lsr #32
   11c98:	andsvs	r6, r3, #805306373	; 0x30000005
   11c9c:	stmdals	r2, {r0, r1, r4, r8, r9, sl, sp, lr, pc}
   11ca0:	blx	5a0d2 <quoting_style_vals@@Base+0x6ece>
   11ca4:	strcc	r3, [r3], #-1799	; 0xfffff8f9
   11ca8:	andcs	r9, r0, r4
   11cac:	ldr	r9, [lr, #9]
   11cb0:	strbmi	r9, [ip], -r2, lsl #30
   11cb4:	strvc	lr, [r3, -sp, asr #19]
   11cb8:	ldmdami	r0, {r0, r3, r4, r7, r8, sl, sp, lr, pc}^
   11cbc:			; <UNDEFINED> instruction: 0xf00c4478
   11cc0:	blls	91154 <rpl_re_syntax_options@@Base+0x23674>
   11cc4:			; <UNDEFINED> instruction: 0xf8939a19
   11cc8:	bcs	1e27c <ASN1_STRING_length@plt+0x17a14>
   11ccc:	blcs	45f30 <_IO_stdin_used@@Base+0x76f0>
   11cd0:	mrcge	4, 6, APSR_nzcv, cr4, cr15, {1}
   11cd4:	strtmi	r4, [r1], -sl, asr #16
   11cd8:			; <UNDEFINED> instruction: 0xf00c4478
   11cdc:			; <UNDEFINED> instruction: 0xe6cdfd15
   11ce0:			; <UNDEFINED> instruction: 0xf43f2b00
   11ce4:	stmdami	r7, {r0, r1, r3, r6, r7, r9, sl, fp, sp, pc}^
   11ce8:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   11cec:	stc2	0, cr15, [ip, #-48]	; 0xffffffd0
   11cf0:	andcs	lr, r0, #196, 12	; 0xc400000
   11cf4:	blcs	27284 <ASN1_STRING_length@plt+0x20a1c>
   11cf8:	ldflsd	f5, [r9, #-892]	; 0xfffffc84
   11cfc:			; <UNDEFINED> instruction: 0xf47f2d00
   11d00:	strb	sl, [lr, #-3773]	; 0xfffff143
   11d04:	blcs	27294 <ASN1_STRING_length@plt+0x20a2c>
   11d08:	mrcge	4, 5, APSR_nzcv, cr8, cr15, {1}
   11d0c:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
   11d10:	ldc2l	0, cr15, [sl], #48	; 0x30
   11d14:			; <UNDEFINED> instruction: 0xf8939b01
   11d18:	blcs	1e2cc <ASN1_STRING_length@plt+0x17a64>
   11d1c:	mcrge	4, 5, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
   11d20:			; <UNDEFINED> instruction: 0x4621483a
   11d24:			; <UNDEFINED> instruction: 0xf00c4478
   11d28:	strt	pc, [r7], pc, ror #25
   11d2c:	strbpl	r2, [r2, #-512]!	; 0xfffffe00
   11d30:			; <UNDEFINED> instruction: 0xf43f2b00
   11d34:	ldmdami	r6!, {r0, r1, r5, r7, r9, sl, fp, sp, pc}
   11d38:			; <UNDEFINED> instruction: 0xf00c4478
   11d3c:	blls	910d8 <rpl_re_syntax_options@@Base+0x235f8>
   11d40:	msrcc	SPSR_fxc, r3	; <illegal shifter operand>
   11d44:			; <UNDEFINED> instruction: 0xf43f2b00
   11d48:	ldmdami	r2!, {r0, r3, r4, r7, r9, sl, fp, sp, pc}
   11d4c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   11d50:	ldc2l	0, cr15, [sl], {12}
   11d54:	ldmdami	r0!, {r1, r4, r7, r9, sl, sp, lr, pc}
   11d58:			; <UNDEFINED> instruction: 0xf00c4478
   11d5c:			; <UNDEFINED> instruction: 0xe711fcd5
   11d60:	bl	194fd38 <rpl_re_syntax_options@@Base+0x18e2258>
   11d64:			; <UNDEFINED> instruction: 0xf43f2b00
   11d68:	stmdami	ip!, {r0, r3, r7, r9, sl, fp, sp, pc}
   11d6c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   11d70:	stc2l	0, cr15, [sl], {12}
   11d74:	stmdami	sl!, {r1, r7, r9, sl, sp, lr, pc}
   11d78:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   11d7c:	stc2l	0, cr15, [r4], {12}
   11d80:			; <UNDEFINED> instruction: 0xf7f3e67c
   11d84:	svclt	0x0000ef32
   11d88:	andeq	sp, r2, r0, ror sp
   11d8c:	andeq	r4, r5, sl, lsl #10
   11d90:	andeq	r0, r0, ip, asr #9
   11d94:	andeq	r4, r5, r6, ror #9
   11d98:	muleq	r3, r0, sl
   11d9c:	andeq	sp, r2, r2, lsr sp
   11da0:	andeq	r7, r3, r0, lsl fp
   11da4:			; <UNDEFINED> instruction: 0x000004b4
   11da8:	andeq	r7, r3, ip, lsr #18
   11dac:	andeq	r2, r5, r6, ror #13
   11db0:	muleq	r3, r0, r8
   11db4:	andeq	r7, r3, r6, lsr r8
   11db8:	andeq	r4, r5, sl, ror #3
   11dbc:	andeq	r7, r3, r2, lsl r8
   11dc0:	andeq	r7, r3, r2, lsl r7
   11dc4:	andeq	r7, r3, r0, lsr #14
   11dc8:	strdeq	r7, [r3], -r2
   11dcc:	strdeq	r7, [r3], -lr
   11dd0:	strdeq	r7, [r3], -r0
   11dd4:	andeq	r7, r3, ip, ror #11
   11dd8:	andeq	r7, r3, ip, asr #5
   11ddc:	andeq	r8, r3, r4, lsl #29
   11de0:	andeq	r7, r3, ip, lsl #12
   11de4:	andeq	r8, r3, sl, asr lr
   11de8:	andeq	r8, r3, r4, asr #28
   11dec:	ldrdeq	r7, [r3], -ip
   11df0:	muleq	r3, r6, r4
   11df4:	muleq	r3, r0, r4
   11df8:	ldrdeq	r8, [r3], -r8	; <UNPREDICTABLE>
   11dfc:	ldrdeq	r7, [r3], -ip
   11e00:	andeq	r8, r3, r4, asr sp
   11e04:	andeq	r8, r3, r2, asr #26
   11e08:	andeq	r7, r3, r2, lsr #9
   11e0c:	andeq	r8, r3, r8, lsl #26
   11e10:	andeq	r7, r3, r8, asr #8
   11e14:	ldrdeq	r8, [r3], -lr
   11e18:	strdeq	r7, [r3], -ip
   11e1c:			; <UNDEFINED> instruction: 0x00038cbe
   11e20:			; <UNDEFINED> instruction: 0x00038cb2
   11e24:	svcmi	0x00f0e92d
   11e28:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
   11e2c:			; <UNDEFINED> instruction: 0xf8df8b04
   11e30:			; <UNDEFINED> instruction: 0xf8df29b8
   11e34:	ldrbtmi	r3, [sl], #-2488	; 0xfffff648
   11e38:	ldmpl	r3, {r0, r3, r5, r7, ip, sp, pc}^
   11e3c:			; <UNDEFINED> instruction: 0x9327681b
   11e40:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   11e44:	stmibcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   11e48:	movwls	r4, #13435	; 0x347b
   11e4c:	stmdale	r4, {r0, r1, r8, fp, sp}^
   11e50:			; <UNDEFINED> instruction: 0xf001e8df
   11e54:	bleq	9a394 <rpl_re_syntax_options@@Base+0x2c8b4>
   11e58:	stmib	r8!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11e5c:	strbmi	r4, [r0], -r4, lsl #12
   11e60:			; <UNDEFINED> instruction: 0xf7f33c30
   11e64:	stccs	15, cr14, [r9], {108}	; 0x6c
   11e68:	strbmi	sp, [r0], -r8, asr #18
   11e6c:			; <UNDEFINED> instruction: 0xf7ff2101
   11e70:	andls	pc, r2, r5, lsr #23
   11e74:	ldmdbcs	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   11e78:	ldmdbcc	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   11e7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   11e80:	blls	9ebef0 <rpl_re_syntax_options@@Base+0x97e410>
   11e84:			; <UNDEFINED> instruction: 0xf040405a
   11e88:	stmdals	r2, {r0, r2, r3, r5, r7, sl, pc}
   11e8c:	ldc	0, cr11, [sp], #164	; 0xa4
   11e90:	pop	{r2, r8, r9, fp, pc}
   11e94:	movwcs	r8, #4080	; 0xff0
   11e98:	beq	a4e2d4 <rpl_re_syntax_options@@Base+0x9e07f4>
   11e9c:	bleq	84e2d8 <rpl_re_syntax_options@@Base+0x7e07f8>
   11ea0:	movwls	r4, #34332	; 0x861c
   11ea4:	ldrbmi	r9, [r9], -sl, lsl #6
   11ea8:	andcs	r4, sl, #70254592	; 0x4300000
   11eac:			; <UNDEFINED> instruction: 0xf7f44650
   11eb0:	vmlsne.f32	s28, s3, s9
   11eb4:	strhi	pc, [fp], #832	; 0x340
   11eb8:			; <UNDEFINED> instruction: 0xf7ff980a
   11ebc:	stmdacs	r0, {r0, r2, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   11ec0:	svcls	0x000addf1
   11ec4:			; <UNDEFINED> instruction: 0xf0402c00
   11ec8:	ldrtmi	r8, [r8], #-281	; 0xfffffee7
   11ecc:	stccs	8, cr15, [r1], {16}
   11ed0:			; <UNDEFINED> instruction: 0xf0402a5d
   11ed4:	strcs	r8, [r1], #-275	; 0xfffffeed
   11ed8:			; <UNDEFINED> instruction: 0xf8dfe7e5
   11edc:	andcs	r1, r5, #28, 18	; 0x70000
   11ee0:	ldrbtmi	r2, [r9], #-0
   11ee4:	stmia	r8!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11ee8:	andcs	r4, r1, r1, lsl #12
   11eec:	blx	fe6cdf26 <rpl_re_syntax_options@@Base+0xfe660446>
   11ef0:	tstcs	r0, r0, asr #12
   11ef4:	blx	18cfefa <rpl_re_syntax_options@@Base+0x186241a>
   11ef8:	ldr	r9, [fp, r2]!
   11efc:	stmib	sp, {r8, r9, sp}^
   11f00:	ldrmi	r3, [sp], -r8, lsl #6
   11f04:	movwls	r9, #45830	; 0xb306
   11f08:	bleq	84e344 <rpl_re_syntax_options@@Base+0x7e0864>
   11f0c:	svcge	0x00099302
   11f10:	stmiacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   11f14:	mcr	4, 0, r4, cr8, cr11, {3}
   11f18:			; <UNDEFINED> instruction: 0xf8df3a10
   11f1c:	ldrbtmi	r3, [fp], #-2276	; 0xfffff71c
   11f20:	bcc	fe44d748 <rpl_re_syntax_options@@Base+0xfe3dfc68>
   11f24:			; <UNDEFINED> instruction: 0x46434659
   11f28:	ldrtmi	r2, [r8], -sl, lsl #4
   11f2c:	b	fe94ff04 <rpl_re_syntax_options@@Base+0xfe8e2424>
   11f30:	vcge.f32	d17, d0, d1
   11f34:	stmdals	r9, {r0, r3, r5, r7, r8, r9, pc}
   11f38:	blx	5cff3e <rpl_re_syntax_options@@Base+0x56245e>
   11f3c:	strmi	r2, [r4], -r7, lsr #16
   11f40:			; <UNDEFINED> instruction: 0xf8ddddf0
   11f44:	cdp	0, 1, cr10, cr8, cr4, {1}
   11f48:			; <UNDEFINED> instruction: 0xf10a1a10
   11f4c:	ldrbmi	r0, [r0], -r7, lsr #12
   11f50:	b	fee4ff28 <rpl_re_syntax_options@@Base+0xfede2448>
   11f54:	rscle	r2, r5, r0, lsl #16
   11f58:	andcs	r2, sl, #0, 2
   11f5c:	ldmdb	r2!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11f60:	stmiane	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   11f64:	stmdacs	r0, {r0, r3, r4, r5, r6, sl, lr}
   11f68:			; <UNDEFINED> instruction: 0xf100bfa8
   11f6c:			; <UNDEFINED> instruction: 0xf04f33ff
   11f70:	svclt	0x00b80000
   11f74:	movwls	r2, #17152	; 0x4300
   11f78:	b	fe94ff50 <rpl_re_syntax_options@@Base+0xfe8e2470>
   11f7c:	sbcsle	r2, r1, r0, lsl #16
   11f80:	andcs	r2, sl, #0, 2
   11f84:	ldmdb	lr, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11f88:	ldmdane	ip!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   11f8c:			; <UNDEFINED> instruction: 0x46034479
   11f90:	movwls	r2, #20480	; 0x5000
   11f94:	b	fe5cff6c <rpl_re_syntax_options@@Base+0xfe56248c>
   11f98:	sbcle	r2, r3, r0, lsl #16
   11f9c:	tstcs	r0, sl, lsl #4
   11fa0:	ldmdb	r0, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   11fa4:	strmi	r2, [r1], r6, asr #16
   11fa8:			; <UNDEFINED> instruction: 0xf100bfd8
   11fac:	vstrle.16	s0, [r4, #-200]	; 0xffffff38	; <UNPREDICTABLE>
   11fb0:	msrvc	SPSR_fxc, #64, 4
   11fb4:	vqrshl.u8	d4, d9, d16
   11fb8:			; <UNDEFINED> instruction: 0xf10d8374
   11fbc:	strtmi	r0, [r8], -r8, lsr #20
   11fc0:	stmda	r6, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   11fc4:	tstcs	r0, r8, lsr #4
   11fc8:			; <UNDEFINED> instruction: 0xf7f34650
   11fcc:	ldrtmi	lr, [r0], -sl, asr #30
   11fd0:	ldc2l	0, cr15, [r2, #-136]!	; 0xffffff78
   11fd4:	ldmdacc	r4!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   11fd8:	andls	r9, fp, r3, lsl #20
   11fdc:	ldmpl	r6, {r0, r2, r9, sl, lr}^
   11fe0:	msrcc	SPSR_fxc, r6	; <illegal shifter operand>
   11fe4:			; <UNDEFINED> instruction: 0xf0402b00
   11fe8:			; <UNDEFINED> instruction: 0xf8df83b3
   11fec:	andcs	r1, r0, r4, lsr #16
   11ff0:			; <UNDEFINED> instruction: 0xf7f44479
   11ff4:	stmdacs	r0, {r3, r5, r6, r9, fp, sp, lr, pc}
   11ff8:	andcs	sp, sl, #148	; 0x94
   11ffc:			; <UNDEFINED> instruction: 0xf7f42100
   12000:			; <UNDEFINED> instruction: 0xf8dfe922
   12004:	ldrbtmi	r1, [r9], #-2064	; 0xfffff7f0
   12008:	andcs	r4, r0, r4, lsl #12
   1200c:	b	16cffe4 <rpl_re_syntax_options@@Base+0x1662504>
   12010:	stmdacs	r0, {r0, r1, r2, ip, pc}
   12014:	andcs	sp, sl, #134	; 0x86
   12018:			; <UNDEFINED> instruction: 0xf7f42100
   1201c:	blls	20c474 <rpl_re_syntax_options@@Base+0x19e994>
   12020:	andls	r7, r7, sl, lsl r8
   12024:			; <UNDEFINED> instruction: 0xf0402a00
   12028:	stccs	3, cr8, [ip], {68}	; 0x44
   1202c:	strcs	fp, [r0], #-3880	; 0xfffff0d8
   12030:	msrcc	SPSR_fxc, r6	; <illegal shifter operand>
   12034:			; <UNDEFINED> instruction: 0xf0402b00
   12038:	blls	1f2f14 <rpl_re_syntax_options@@Base+0x185434>
   1203c:	bls	17c094 <rpl_re_syntax_options@@Base+0x10e5b4>
   12040:	stmib	sp, {r2, r8, fp, ip, pc}^
   12044:	movwcs	r3, #1045	; 0x415
   12048:			; <UNDEFINED> instruction: 0xf04f9217
   1204c:	tstls	r4, #-268435441	; 0xf000000f
   12050:	tstcc	sl, #3358720	; 0x334000
   12054:	ldmdbne	r8, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   12058:			; <UNDEFINED> instruction: 0xf7f3921c
   1205c:			; <UNDEFINED> instruction: 0xf896eefa
   12060:	andls	r3, lr, fp, ror #2
   12064:			; <UNDEFINED> instruction: 0xf0402b00
   12068:			; <UNDEFINED> instruction: 0xf8df8397
   1206c:	andcs	r1, r0, ip, lsr #15
   12070:	bls	fe44d8d8 <rpl_re_syntax_options@@Base+0xfe3dfdf8>
   12074:			; <UNDEFINED> instruction: 0xf7f44479
   12078:	strmi	lr, [r4], -r6, lsr #20
   1207c:	smmlar	r1, r8, r9, fp
   12080:			; <UNDEFINED> instruction: 0xf7f44649
   12084:	strmi	lr, [r4], -r0, lsr #20
   12088:			; <UNDEFINED> instruction: 0xf43f2800
   1208c:	stmdavc	r0!, {r0, r1, r3, r6, r8, r9, sl, fp, sp, pc}
   12090:	rscsle	r2, r5, r0, lsl #16
   12094:			; <UNDEFINED> instruction: 0xf040283c
   12098:			; <UNDEFINED> instruction: 0xf8968334
   1209c:	andcs	r3, r1, #-1073741798	; 0xc000001a
   120a0:	vhsub.s8	d25, d0, d10
   120a4:	andsls	r1, r0, #-805306354	; 0xd000000e
   120a8:			; <UNDEFINED> instruction: 0xf0402b00
   120ac:	blls	b2ee0 <rpl_re_syntax_options@@Base+0x45400>
   120b0:	blcs	1a158 <ASN1_STRING_length@plt+0x138f0>
   120b4:	cmphi	r2, #0	; <UNPREDICTABLE>
   120b8:	ldrls	r9, [r2], #-3078	; 0xfffff3fa
   120bc:	ldc2	0, cr15, [r0], #-136	; 0xffffff78
   120c0:	stfeqp	f7, [r8], {13}
   120c4:	strmi	r4, [r5], -r6, lsl #12
   120c8:	ldrbmi	r6, [r4], -r0, ror #4
   120cc:	cfstr32gt	mvfx3, [pc], {16}
   120d0:	beq	44e500 <rpl_re_syntax_options@@Base+0x3e0a20>
   120d4:			; <UNDEFINED> instruction: 0xf8454564
   120d8:			; <UNDEFINED> instruction: 0xf8450c10
   120dc:			; <UNDEFINED> instruction: 0xf8451c0c
   120e0:			; <UNDEFINED> instruction: 0xf8452c08
   120e4:	mvnsle	r3, r4, lsl #24
   120e8:	movwcs	r9, #1542	; 0x606
   120ec:			; <UNDEFINED> instruction: 0x0003e8ba
   120f0:	rsbvs	r6, r9, r8, lsr #32
   120f4:	strcs	r6, [r0, #-627]	; 0xfffffd8d
   120f8:	ldr	r9, [r3, -fp, lsl #10]
   120fc:			; <UNDEFINED> instruction: 0x171cf8df
   12100:	ldrtmi	r2, [r8], -r9, lsl #4
   12104:			; <UNDEFINED> instruction: 0xf7f44479
   12108:	stmdblt	r0, {r2, r3, r8, r9, fp, sp, lr, pc}^
   1210c:	andls	r4, r2, r4, lsl #12
   12110:			; <UNDEFINED> instruction: 0xf7f34620
   12114:	shsaxmi	lr, r8, lr
   12118:	svc	0x005af7f3
   1211c:	andcs	lr, r0, #178257920	; 0xaa00000
   12120:	usatcc	pc, #8, pc, asr #17	; <UNPREDICTABLE>
   12124:			; <UNDEFINED> instruction: 0x46169215
   12128:	cdp	2, 0, cr9, cr8, cr4, {0}
   1212c:	andls	sl, r2, #144, 20	; 0x90000
   12130:	bls	e3c9c <rpl_re_syntax_options@@Base+0x761bc>
   12134:			; <UNDEFINED> instruction: 0x46c34638
   12138:			; <UNDEFINED> instruction: 0xf8df58d5
   1213c:	ldrbtmi	r3, [fp], #-1764	; 0xfffff91c
   12140:	bcc	44d96c <rpl_re_syntax_options@@Base+0x3dfe8c>
   12144:			; <UNDEFINED> instruction: 0x36dcf8df
   12148:	mcr	4, 0, r4, cr9, cr11, {3}
   1214c:			; <UNDEFINED> instruction: 0xf8df3a90
   12150:	ldrbtmi	r3, [fp], #-1752	; 0xfffff928
   12154:			; <UNDEFINED> instruction: 0xf8df9305
   12158:	ldrbtmi	r3, [fp], #-1748	; 0xfffff92c
   1215c:	cdp	3, 1, cr9, cr9, cr6, {0}
   12160:			; <UNDEFINED> instruction: 0xf7f41a10
   12164:			; <UNDEFINED> instruction: 0x4604e9b0
   12168:			; <UNDEFINED> instruction: 0xf0002800
   1216c:			; <UNDEFINED> instruction: 0xf89580d9
   12170:	blcs	1e724 <ASN1_STRING_length@plt+0x17ebc>
   12174:	sbcshi	pc, sl, r0, asr #32
   12178:			; <UNDEFINED> instruction: 0xf7f34620
   1217c:	stmdacc	r1, {r2, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   12180:	addmi	r4, r4, #32, 8	; 0x20000000
   12184:	andle	r4, sp, #2097152	; 0x200000
   12188:	stmdbcc	r1, {r4, fp, ip, sp, lr, pc}
   1218c:	teqeq	r0, r3, lsr #3	; <UNPREDICTABLE>
   12190:	ldmible	r6!, {r0, r3, r8, fp, sp}^
   12194:	tstle	r5, fp, lsr fp
   12198:	stccc	8, cr15, [r1], {18}
   1219c:	svclt	0x001c2b5e
   121a0:	andsvc	r2, r3, r0, lsl #6
   121a4:	strtmi	r7, [r2], -r3, lsr #16
   121a8:	svclt	0x00182b00
   121ac:	andle	r2, r5, lr, asr fp
   121b0:	svccc	0x0001f812
   121b4:	svclt	0x00182b00
   121b8:	mvnsle	r2, lr, asr fp
   121bc:	suble	r2, r1, r0, lsl #22
   121c0:			; <UNDEFINED> instruction: 0x46107813
   121c4:	eorsle	r2, fp, r0, lsl #22
   121c8:	ldrdgt	pc, [ip], -sp
   121cc:			; <UNDEFINED> instruction: 0xf800e006
   121d0:	mrrcne	11, 0, r3, r1, cr1
   121d4:	blcs	30328 <ASN1_STRING_length@plt+0x29ac0>
   121d8:			; <UNDEFINED> instruction: 0x460ad032
   121dc:	mvnsle	r2, lr, asr fp
   121e0:			; <UNDEFINED> instruction: 0x164cf8df
   121e4:	andvc	pc, r1, ip, asr r8	; <UNPREDICTABLE>
   121e8:			; <UNDEFINED> instruction: 0x105ef897
   121ec:	strble	r0, [lr, #1609]!	; 0x649
   121f0:	ldclpl	8, cr7, [pc], #-324	; 120b4 <ASN1_STRING_length@plt+0xb84c>
   121f4:	strble	r0, [sl, #1663]!	; 0x67f
   121f8:	ldmvc	r7, {r0, r3, r4, r5, r8, fp, sp}
   121fc:	stmdbcc	r1, {r1, r3, r7, r8, r9, sl, fp, ip, sp, pc}^
   12200:			; <UNDEFINED> instruction: 0xf0013930
   12204:	cps	#7
   12208:	svclt	0x00940202
   1220c:	smlabtcc	sl, r9, r2, fp
   12210:	svclt	0x00882f39
   12214:	movteq	pc, #4519	; 0x11a7	; <UNPREDICTABLE>
   12218:	tstne	r1, pc, asr #20
   1221c:			; <UNDEFINED> instruction: 0xf003bf8c
   12220:			; <UNDEFINED> instruction: 0xf1a7030f
   12224:	sbclt	r0, r9, #48, 6	; 0xc0000000
   12228:	movwcc	fp, #44938	; 0xaf8a
   1222c:	vmov.i16	<illegal reg q7.5>, #45312	; 0xb100
   12230:	mrrcne	8, 5, r1, r1, cr11	; <UNPREDICTABLE>
   12234:			; <UNDEFINED> instruction: 0xf800b2db
   12238:	ldmdavc	r3, {r0, r8, r9, fp, ip, sp}^
   1223c:	bicle	r2, ip, r0, lsl #22
   12240:	andvc	r2, r3, r0, lsl #6
   12244:	msrcc	SPSR_fxc, r5	; <illegal shifter operand>
   12248:			; <UNDEFINED> instruction: 0xf0402b00
   1224c:	strtmi	r8, [r0], -r6, lsl #4
   12250:	svc	0x0078f7f3
   12254:	strmi	r2, [r7], -r3, lsl #16
   12258:	cmphi	r8, r0, asr #4	; <UNPREDICTABLE>
   1225c:	ldrbne	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
   12260:	stmdaeq	r4, {r5, r7, r8, ip, sp, lr, pc}
   12264:	andeq	lr, r8, r4, lsl #22
   12268:	ldrbtmi	r2, [r9], #-516	; 0xfffffdfc
   1226c:	blx	74e2e4 <rpl_re_syntax_options@@Base+0x6e0804>
   12270:			; <UNDEFINED> instruction: 0xf0402800
   12274:			; <UNDEFINED> instruction: 0xf8048110
   12278:	tstcs	r1, r8
   1227c:	msrcc	SPSR_fxc, r5	; <illegal shifter operand>
   12280:	rscne	pc, sp, #64, 4
   12284:	andsls	r9, sl, #20, 2
   12288:			; <UNDEFINED> instruction: 0xf0402b00
   1228c:	ldrtmi	r8, [r0], -r5, lsl #4
   12290:	mrc	7, 4, APSR_nzcv, cr14, cr3, {7}
   12294:			; <UNDEFINED> instruction: 0xf0224620
   12298:			; <UNDEFINED> instruction: 0xf895fc0f
   1229c:	strmi	r3, [r6], -fp, ror #2
   122a0:	blcs	362fc <ASN1_STRING_length@plt+0x2fa94>
   122a4:	bicshi	pc, r3, r0, asr #32
   122a8:	strne	pc, [ip, #2271]	; 0x8df
   122ac:	andcs	r2, r0, #0
   122b0:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   122b4:	rsbseq	pc, ip, sp, lsl #17
   122b8:	stmib	sp, {r0, r1, r3, r4, ip, pc}^
   122bc:			; <UNDEFINED> instruction: 0xf7f42316
   122c0:	strmi	lr, [r4], -r2, lsl #18
   122c4:	cmple	r0, r0, lsl #16
   122c8:	msrcc	SPSR_fxc, r5	; <illegal shifter operand>
   122cc:			; <UNDEFINED> instruction: 0xf0402b00
   122d0:	strbmi	r8, [r9], -sl, asr #3
   122d4:	beq	fe44db3c <rpl_re_syntax_options@@Base+0xfe3e005c>
   122d8:	andcs	r4, sl, #95420416	; 0x5b00000
   122dc:	stmia	ip, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   122e0:	vcge.f32	d17, d0, d1
   122e4:	stmdals	sl, {r3, r4, r5, r6, r7, r8, pc}
   122e8:			; <UNDEFINED> instruction: 0xf93ef7ff
   122ec:	vsub.i8	d18, d0, d0
   122f0:	stmdals	sl, {r0, r2, r3, r4, r5, r6, r7, r8, pc}
   122f4:	blcs	830308 <rpl_re_syntax_options@@Base+0x7c2828>
   122f8:			; <UNDEFINED> instruction: 0xf895d01e
   122fc:	blcs	1e8b0 <ASN1_STRING_length@plt+0x18048>
   12300:	svcge	0x002df43f
   12304:	ldreq	pc, [r4, #-2271]!	; 0xfffff721
   12308:			; <UNDEFINED> instruction: 0xf00c4478
   1230c:	mrc	9, 0, APSR_nzcv, cr9, cr13, {7}
   12310:	stmdals	sl, {r4, r9, fp, ip}
   12314:	ldm	r6, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12318:	stmdacs	r0, {r2, r9, sl, lr}
   1231c:	svcge	0x0027f47f
   12320:	msrcc	SPSR_fxc, r5	; <illegal shifter operand>
   12324:	blcs	39354 <ASN1_STRING_length@plt+0x32aec>
   12328:	svcge	0x0026f43f
   1232c:	beq	fe44db98 <rpl_re_syntax_options@@Base+0xfe3e00b8>
   12330:			; <UNDEFINED> instruction: 0xf00c4621
   12334:	ldr	pc, [pc, -r9, ror #19]
   12338:	strne	pc, [r4, #-2271]	; 0xfffff721
   1233c:			; <UNDEFINED> instruction: 0xf7f44479
   12340:	strmi	lr, [r4], -r2, asr #17
   12344:			; <UNDEFINED> instruction: 0xf0002800
   12348:			; <UNDEFINED> instruction: 0xf8df81be
   1234c:	mcr	4, 0, r7, cr8, cr8, {7}
   12350:			; <UNDEFINED> instruction: 0xf10d9a10
   12354:			; <UNDEFINED> instruction: 0x46a80a7c
   12358:	sxtahmi	r4, r9, pc, ror #8	; <UNPREDICTABLE>
   1235c:	cmpcs	fp, r2, lsl r0
   12360:			; <UNDEFINED> instruction: 0xf7f34620
   12364:			; <UNDEFINED> instruction: 0x4606ed3a
   12368:			; <UNDEFINED> instruction: 0xf0002800
   1236c:	stccs	0, cr8, [r0, #-696]	; 0xfffffd48
   12370:	cmphi	pc, r0, asr #32	; <UNPREDICTABLE>
   12374:	ldrbne	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   12378:	ldrbtmi	r2, [r9], #-0
   1237c:	stmia	r2!, {r2, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12380:			; <UNDEFINED> instruction: 0xb3284604
   12384:	msrpl	SPSR_fxc, r8	; <illegal shifter operand>
   12388:			; <UNDEFINED> instruction: 0x4620b9dd
   1238c:	mrc	7, 6, APSR_nzcv, cr10, cr3, {7}
   12390:	strmi	r2, [r7], -fp, lsl #16
   12394:			; <UNDEFINED> instruction: 0x212dd8e3
   12398:			; <UNDEFINED> instruction: 0xf7f34620
   1239c:	stmdacs	r0, {r1, r2, r3, r4, r8, sl, fp, sp, lr, pc}
   123a0:	addshi	pc, pc, r0
   123a4:			; <UNDEFINED> instruction: 0xf0402d00
   123a8:			; <UNDEFINED> instruction: 0xf8df812f
   123ac:			; <UNDEFINED> instruction: 0x232054a0
   123b0:	andcs	r4, r1, #26214400	; 0x1900000
   123b4:			; <UNDEFINED> instruction: 0x4650447d
   123b8:	strls	r9, [r0, #-1025]	; 0xfffffbff
   123bc:	svc	0x008cf7f3
   123c0:			; <UNDEFINED> instruction: 0x4621e7d8
   123c4:			; <UNDEFINED> instruction: 0xf00c4648
   123c8:			; <UNDEFINED> instruction: 0xf898f99f
   123cc:	ldrb	r5, [ip, fp, ror #2]
   123d0:	svc	0x00e6f7f3
   123d4:	bls	44dc3c <rpl_re_syntax_options@@Base+0x3e015c>
   123d8:	strmi	r4, [r3], -r5, asr #12
   123dc:	movwls	sl, #38921	; 0x9809
   123e0:	stc	7, cr15, [ip], #-972	; 0xfffffc34
   123e4:	strbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   123e8:			; <UNDEFINED> instruction: 0x46064479
   123ec:			; <UNDEFINED> instruction: 0x46324650
   123f0:	ldc	7, cr15, [ip], #972	; 0x3cc
   123f4:			; <UNDEFINED> instruction: 0xf7f34630
   123f8:	strmi	lr, [r3], -ip, lsr #26
   123fc:	ldrbeq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   12400:	ldrbtmi	r9, [r8], #-777	; 0xfffffcf7
   12404:	ldcl	7, cr15, [r6], {243}	; 0xf3
   12408:			; <UNDEFINED> instruction: 0xf0002800
   1240c:	andcs	r8, sl, #195	; 0xc3
   12410:			; <UNDEFINED> instruction: 0xf7f34621
   12414:			; <UNDEFINED> instruction: 0xf898ef18
   12418:	strmi	r3, [r6], -fp, ror #2
   1241c:			; <UNDEFINED> instruction: 0xf0402b00
   12420:	blls	2728c4 <rpl_re_syntax_options@@Base+0x204de4>
   12424:	movwls	r4, #37891	; 0x9403
   12428:	movwcs	r9, #792	; 0x318
   1242c:	blls	b7098 <rpl_re_syntax_options@@Base+0x495b8>
   12430:	blcs	1a4d8 <ASN1_STRING_length@plt+0x13c70>
   12434:	sbchi	pc, r7, r0
   12438:	cdpge	15, 1, cr9, cr4, cr4, {0}
   1243c:			; <UNDEFINED> instruction: 0xf022971c
   12440:			; <UNDEFINED> instruction: 0xf10dfa6f
   12444:			; <UNDEFINED> instruction: 0x46800e70
   12448:	rsbsvs	r4, r8, #132, 12	; 0x8400000
   1244c:			; <UNDEFINED> instruction: 0xf10c4637
   12450:	svcgt	0x000f0c10
   12454:	ldrbmi	r3, [r7, #-1552]!	; 0xfffff9f0
   12458:	ldceq	8, cr15, [r0], {76}	; 0x4c
   1245c:	stcne	8, cr15, [ip], {76}	; 0x4c
   12460:	stccs	8, cr15, [r8], {76}	; 0x4c
   12464:	stccc	8, cr15, [r4], {76}	; 0x4c
   12468:	fltgtdz	f3, sp
   1246c:			; <UNDEFINED> instruction: 0xf8cc2300
   12470:			; <UNDEFINED> instruction: 0xf8cc0000
   12474:			; <UNDEFINED> instruction: 0xf8c81004
   12478:	strbmi	r3, [r9], -r4, lsr #32
   1247c:	beq	fe44dce4 <rpl_re_syntax_options@@Base+0xfe3e0204>
   12480:	andcs	r4, sl, #95420416	; 0x5b00000
   12484:	ldrls	r2, [r5], -r0, lsl #12
   12488:	svc	0x00f6f7f3
   1248c:	vcge.f32	d1, d0, d1
   12490:	svcls	0x000a808e
   12494:	svccs	0x0005e63c
   12498:	stmibmi	pc!, {r3, r4, r5, r8, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   1249c:	stmibne	r0!, {r1, r2, r8, r9, sl, fp, ip, sp}^
   124a0:	ldrbtmi	r2, [r9], #-518	; 0xfffffdfa
   124a4:			; <UNDEFINED> instruction: 0xf900f01c
   124a8:	strbpl	fp, [r0, #2944]!	; 0xb80
   124ac:			; <UNDEFINED> instruction: 0xf8952101
   124b0:	vrhadd.s8	<illegal reg q9.5>, q0, <illegal reg q13.5>
   124b4:	tstls	r4, sp, ror #5
   124b8:	blcs	36d28 <ASN1_STRING_length@plt+0x304c0>
   124bc:	mcrge	4, 7, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
   124c0:	ldrbtmi	r4, [r8], #-2278	; 0xfffff71a
   124c4:			; <UNDEFINED> instruction: 0xf920f00c
   124c8:			; <UNDEFINED> instruction: 0x2128e6e1
   124cc:			; <UNDEFINED> instruction: 0xf7f34620
   124d0:	bllt	144d6e8 <rpl_re_syntax_options@@Base+0x13dfc08>
   124d4:			; <UNDEFINED> instruction: 0xf43f2d00
   124d8:	stmdals	r5, {r0, r2, r3, r6, r8, r9, sl, fp, sp, pc}
   124dc:			; <UNDEFINED> instruction: 0xf914f00c
   124e0:	teqcs	sl, r8, asr #14
   124e4:			; <UNDEFINED> instruction: 0xf7f34620
   124e8:	stmdacs	r0, {r3, r4, r5, r6, sl, fp, sp, lr, pc}
   124ec:	svcge	0x0037f43f
   124f0:			; <UNDEFINED> instruction: 0xf0402d00
   124f4:			; <UNDEFINED> instruction: 0x46508093
   124f8:	mcr	7, 1, pc, cr4, cr3, {7}	; <UNPREDICTABLE>
   124fc:			; <UNDEFINED> instruction: 0x23204621
   12500:	andseq	pc, pc, #192, 2	; 0x30
   12504:			; <UNDEFINED> instruction: 0xf7f34650
   12508:			; <UNDEFINED> instruction: 0xe733ed30
   1250c:	msrcc	SPSR_fxc, r5	; <illegal shifter operand>
   12510:	andsls	r2, r4, #0, 4
   12514:	sbcsvc	pc, r2, #1325400064	; 0x4f000000
   12518:	blcs	36d88 <ASN1_STRING_length@plt+0x30520>
   1251c:	mrcge	4, 5, APSR_nzcv, cr7, cr15, {1}
   12520:	ldrbtmi	r4, [r8], #-2255	; 0xfffff731
   12524:			; <UNDEFINED> instruction: 0xf8f0f00c
   12528:	svccs	0x0000e6b1
   1252c:	adchi	pc, sl, r0
   12530:	ldrtmi	r3, [r1], -r1, lsl #24
   12534:	ldrtmi	r1, [r2], -r0, ror #19
   12538:	svccc	0x0001f814
   1253c:	eorle	r2, r3, ip, lsr #22
   12540:	sbcslt	r3, lr, #68, 22	; 0x11000
   12544:	stmdale	pc, {r0, r1, r4, r9, sl, fp, sp}	; <UNPREDICTABLE>
   12548:	stmdale	sp, {r0, r1, r4, r8, r9, fp, sp}
   1254c:			; <UNDEFINED> instruction: 0xf003e8df
   12550:	stceq	6, cr1, [ip], {25}
   12554:	stceq	12, cr0, [ip], {12}
   12558:	stceq	12, cr0, [ip], {12}
   1255c:	stceq	12, cr0, [sl], {12}
   12560:	stmdbne	ip, {r2, r3, sl, fp}
   12564:	tsteq	r4, r1, asr #32	; <UNPREDICTABLE>
   12568:	mvnle	r4, r0, lsr #5
   1256c:	stfcsd	f1, [r0, #-104]	; 0xffffff98
   12570:	svcge	0x0000f43f
   12574:			; <UNDEFINED> instruction: 0xf00c9806
   12578:	ldrbt	pc, [fp], r7, asr #17	; <UNPREDICTABLE>
   1257c:	tsteq	r1, r1, asr #32	; <UNPREDICTABLE>
   12580:			; <UNDEFINED> instruction: 0xf041e7f2
   12584:	strb	r0, [pc, r2, lsl #2]!
   12588:	bcs	fecf8 <rpl_re_syntax_options@@Base+0x91218>
   1258c:	ldrdeq	fp, [r9], #248	; 0xf8
   12590:	strb	r3, [r9, r1, lsl #4]!
   12594:			; <UNDEFINED> instruction: 0xf8989909
   12598:	tstls	r9, fp, ror #2
   1259c:	blcs	36a04 <ASN1_STRING_length@plt+0x3019c>
   125a0:	svcge	0x0043f43f
   125a4:	ldrbtmi	r4, [r8], #-2223	; 0xfffff751
   125a8:			; <UNDEFINED> instruction: 0xf8aef00c
   125ac:	stmdals	sl, {r0, r2, r3, r4, r5, r8, r9, sl, sp, lr, pc}
   125b0:			; <UNDEFINED> instruction: 0xffdaf7fe
   125b4:			; <UNDEFINED> instruction: 0xf77f2800
   125b8:	stmdals	sl, {r2, r3, r5, r6, r8, r9, sl, fp, sp, pc}
   125bc:	andshi	pc, r0, sp, asr #17
   125c0:	ldrmi	lr, [r1], -sp, asr #11
   125c4:			; <UNDEFINED> instruction: 0xf022e7e4
   125c8:			; <UNDEFINED> instruction: 0xf10df9ab
   125cc:			; <UNDEFINED> instruction: 0xf10d0c50
   125d0:			; <UNDEFINED> instruction: 0x46070e70
   125d4:	strbtmi	r9, [r6], -r2
   125d8:	mcrgt	7, 0, r3, cr15, cr0, {0}
   125dc:	ldfeqd	f7, [r0], {12}
   125e0:			; <UNDEFINED> instruction: 0xf8474576
   125e4:			; <UNDEFINED> instruction: 0xf8470c10
   125e8:			; <UNDEFINED> instruction: 0xf8471c0c
   125ec:			; <UNDEFINED> instruction: 0xf8472c08
   125f0:	mvnsle	r3, r4, lsl #24
   125f4:	movwcs	r9, #2562	; 0xa02
   125f8:			; <UNDEFINED> instruction: 0x0003e8bc
   125fc:	mlasvs	r8, r0, r6, r4
   12600:	subsvs	r6, r3, #121	; 0x79
   12604:			; <UNDEFINED> instruction: 0xe7386213
   12608:	ldrbtmi	r4, [r8], #-2199	; 0xfffff769
   1260c:			; <UNDEFINED> instruction: 0xf87cf00c
   12610:	ldmmi	r6, {r0, r1, r3, r6, r7, r9, sl, sp, lr, pc}
   12614:			; <UNDEFINED> instruction: 0xf00c4478
   12618:	sxtab	pc, fp, r7, ror #16	; <UNPREDICTABLE>
   1261c:	ldrbtmi	r4, [r8], #-2196	; 0xfffff76c
   12620:			; <UNDEFINED> instruction: 0xf872f00c
   12624:			; <UNDEFINED> instruction: 0xf7f34650
   12628:			; <UNDEFINED> instruction: 0xf898ed8e
   1262c:	strtmi	r5, [r1], -fp, ror #2
   12630:			; <UNDEFINED> instruction: 0xf1c02320
   12634:			; <UNDEFINED> instruction: 0x4650021f
   12638:	ldc	7, cr15, [r6], {243}	; 0xf3
   1263c:			; <UNDEFINED> instruction: 0xf43f2d00
   12640:	stmmi	ip, {r0, r3, r4, r7, r9, sl, fp, sp, pc}
   12644:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
   12648:			; <UNDEFINED> instruction: 0xf85ef00c
   1264c:			; <UNDEFINED> instruction: 0x4601e692
   12650:	ldrbtmi	r4, [r8], #-2185	; 0xfffff777
   12654:			; <UNDEFINED> instruction: 0xf858f00c
   12658:	stmmi	r8, {r1, r2, r5, r9, sl, sp, lr, pc}
   1265c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   12660:			; <UNDEFINED> instruction: 0xf852f00c
   12664:	stmmi	r6, {r0, r1, r4, r5, r6, r7, r8, sl, sp, lr, pc}
   12668:			; <UNDEFINED> instruction: 0xf00c4478
   1266c:	ldrt	pc, [r0], -sp, asr #16	; <UNPREDICTABLE>
   12670:	stmmi	r4, {r0, r9, sl, lr}
   12674:			; <UNDEFINED> instruction: 0xf00c4478
   12678:	stmdbls	r9, {r0, r1, r2, r6, fp, ip, sp, lr, pc}
   1267c:	msrcc	SPSR_fxc, r8	; <illegal shifter operand>
   12680:			; <UNDEFINED> instruction: 0xe78a4431
   12684:			; <UNDEFINED> instruction: 0xe7714639
   12688:			; <UNDEFINED> instruction: 0xf7f34628
   1268c:	stmdals	r9, {r1, r5, r7, sl, fp, sp, lr, pc}
   12690:	ldc	7, cr15, [lr], {243}	; 0xf3
   12694:	bllt	ffbd0698 <rpl_re_syntax_options@@Base+0xffb62bb8>
   12698:	ldrbtmi	r4, [r8], #-2171	; 0xfffff785
   1269c:			; <UNDEFINED> instruction: 0xf834f00c
   126a0:	cfstr32cs	mvfx14, [r9], #-980	; 0xfffffc2c
   126a4:	ldcge	7, cr15, [lr], #-508	; 0xfffffe04
   126a8:	stmdbvc	ip!, {r0, r3, r5, r7, r9, ip, sp, lr, pc}^
   126ac:	strteq	pc, [r9], -sl, lsl #2
   126b0:	ldmdavc	r9, {r0, r1, r7, sl, sp, lr, pc}^
   126b4:	ldmvc	sl, {r0, r8, ip, sp, pc}
   126b8:	svclt	0x00282c0c
   126bc:	bcs	141b6c4 <rpl_re_syntax_options@@Base+0x13adbe4>
   126c0:	strcc	fp, [ip], #-3848	; 0xfffff0f8
   126c4:			; <UNDEFINED> instruction: 0xf895e4b4
   126c8:	blcs	1ec7c <ASN1_STRING_length@plt+0x18414>
   126cc:	addhi	pc, r3, r0, asr #32
   126d0:	ldrtmi	r9, [r4], -sl, lsl #30
   126d4:			; <UNDEFINED> instruction: 0xf895e51c
   126d8:	blcs	1ec8c <ASN1_STRING_length@plt+0x18424>
   126dc:	stmdami	fp!, {r3, r4, r5, r6, r7, ip, lr, pc}^
   126e0:	ldrbtmi	r4, [r8], #-1588	; 0xfffff9cc
   126e4:			; <UNDEFINED> instruction: 0xf810f00c
   126e8:	ldr	r9, [r1, #-3850]	; 0xfffff0f6
   126ec:	msrcc	SPSR_fxc, r5	; <illegal shifter operand>
   126f0:	rscle	r2, sp, r0, lsl #22
   126f4:	ldrtmi	r4, [r4], -r6, ror #16
   126f8:			; <UNDEFINED> instruction: 0xf00c4478
   126fc:	svcls	0x000af805
   12700:			; <UNDEFINED> instruction: 0xf7f4e506
   12704:	smlabbcs	r0, r2, r8, lr
   12708:	strmi	r2, [r5], -sl, lsl #4
   1270c:	eorvs	r4, r9, r0, lsr #12
   12710:	stc	7, cr15, [r0], {243}	; 0xf3
   12714:			; <UNDEFINED> instruction: 0xf06f460b
   12718:	addmi	r4, fp, #0, 2
   1271c:			; <UNDEFINED> instruction: 0xf04f4602
   12720:	svclt	0x000830ff
   12724:	suble	r4, r9, r2, lsl #5
   12728:	movwcs	lr, #51661	; 0xc9cd
   1272c:	msrcc	SPSR_fxc, r6	; <illegal shifter operand>
   12730:	sbcsvc	pc, r2, #1325400064	; 0x4f000000
   12734:	blcs	36f7c <ASN1_STRING_length@plt+0x30714>
   12738:	cfldrsge	mvf15, [r9], #252	; 0xfc
   1273c:	ldrdeq	lr, [ip, -sp]
   12740:	ldc2l	0, cr15, [ip, #96]!	; 0x60
   12744:	ldmdami	r3, {r0, r9, sl, lr}^
   12748:			; <UNDEFINED> instruction: 0xf00b4478
   1274c:	strt	pc, [lr], #4061	; 0xfdd
   12750:	ldmdami	r1, {r0, r9, sl, lr}^
   12754:			; <UNDEFINED> instruction: 0xf00b4478
   12758:	strb	pc, [r6], #-4055	; 0xfffff029	; <UNPREDICTABLE>
   1275c:			; <UNDEFINED> instruction: 0xf8e0f022
   12760:			; <UNDEFINED> instruction: 0x4605ae12
   12764:	ldrbmi	r9, [r4], -r2
   12768:	cfstr32gt	mvfx3, [pc], {16}
   1276c:	beq	44eb9c <rpl_re_syntax_options@@Base+0x3e10bc>
   12770:			; <UNDEFINED> instruction: 0xf84542b4
   12774:			; <UNDEFINED> instruction: 0xf8450c10
   12778:			; <UNDEFINED> instruction: 0xf8451c0c
   1277c:			; <UNDEFINED> instruction: 0xf8452c08
   12780:	mvnsle	r3, r4, lsl #24
   12784:			; <UNDEFINED> instruction: 0x0003e8ba
   12788:	bls	9b390 <rpl_re_syntax_options@@Base+0x2d8b0>
   1278c:	eorvs	r9, r8, r6, lsl #4
   12790:	subsvs	r6, r3, #105	; 0x69
   12794:	strt	r6, [lr], #531	; 0x213
   12798:	stmdami	r0, {r0, r9, sl, lr}^
   1279c:			; <UNDEFINED> instruction: 0xf00b4478
   127a0:	strbt	pc, [r2], #-4019	; 0xfffff04d	; <UNPREDICTABLE>
   127a4:	vqdmulh.s<illegal width 8>	d9, d9, d7
   127a8:	ldmdami	sp!, {r2, r3, r5, r6, r8, ip, sp, lr}
   127ac:	movwls	r9, #6660	; 0x1a04
   127b0:	blls	163998 <rpl_re_syntax_options@@Base+0xf5eb8>
   127b4:			; <UNDEFINED> instruction: 0xf00b9400
   127b8:	ldrt	pc, [lr], #-4007	; 0xfffff059	; <UNPREDICTABLE>
   127bc:	stmdbcs	r2!, {r0, r3, r5, fp, sp, lr}
   127c0:			; <UNDEFINED> instruction: 0xe7b3d1b2
   127c4:	ldrbtmi	r4, [r8], #-2103	; 0xfffff7c9
   127c8:			; <UNDEFINED> instruction: 0xff9ef00b
   127cc:	strcs	lr, [r0], #-1135	; 0xfffffb91
   127d0:	strls	r9, [r2], #-3850	; 0xfffff0f6
   127d4:	ldmdami	r4!, {r2, r3, r4, r7, sl, sp, lr, pc}
   127d8:	ldrbtmi	r4, [r8], #-1588	; 0xfffff9cc
   127dc:			; <UNDEFINED> instruction: 0xff94f00b
   127e0:	ldr	r9, [r5], #3850	; 0xf0a
   127e4:	mcr	7, 1, pc, cr2, cr3, {7}	; <UNPREDICTABLE>
   127e8:	andeq	r3, r5, sl, lsr #25
   127ec:	andeq	r0, r0, ip, asr #9
   127f0:	muleq	r5, r8, ip
   127f4:	andeq	r3, r5, r4, ror #24
   127f8:	andeq	r7, r3, r6, asr #10
   127fc:	andeq	r0, r4, r8, lsr r3
   12800:	andeq	sp, r2, r6, lsr #8
   12804:	andeq	r0, r4, r8, ror #5
   12808:			; <UNDEFINED> instruction: 0x0002d3b8
   1280c:			; <UNDEFINED> instruction: 0x000004b4
   12810:	andeq	pc, r3, r4, asr #14
   12814:	ldrdeq	r7, [r3], -sl
   12818:	ldrdeq	sp, [r2], -r0
   1281c:	andeq	r7, r3, r0, asr #2
   12820:	andeq	sp, r2, r6, lsl #4
   12824:	andeq	r7, r3, r8, lsl #2
   12828:	andeq	r7, r3, r6, ror r2
   1282c:	andeq	r7, r3, r6, asr r2
   12830:	andeq	r0, r0, r8, lsr #9
   12834:	andeq	r7, r3, lr
   12838:	muleq	r2, r2, r0
   1283c:	andeq	r7, r3, ip
   12840:	andeq	sp, r2, r8
   12844:	andeq	r7, r3, r8, lsl r0
   12848:	andeq	ip, r2, sl, asr #31
   1284c:	ldrdeq	r6, [r3], -r4
   12850:	strdeq	r6, [r3], -r4
   12854:	andeq	r6, r3, lr, ror #31
   12858:	andeq	r6, r3, lr, ror #27
   1285c:	ldrdeq	r6, [r3], -r6	; <UNPREDICTABLE>
   12860:	andeq	r6, r3, r6, lsl #27
   12864:	andeq	r6, r3, sl, ror #24
   12868:	andeq	r6, r3, r6, ror sp
   1286c:	muleq	r3, r4, sp
   12870:	andeq	r6, r3, lr, ror #26
   12874:	andeq	r6, r3, lr, asr #26
   12878:	andeq	r6, r3, r2, lsl #23
   1287c:	andeq	r6, r3, r6, lsl #24
   12880:	andeq	r6, r3, r8, asr #24
   12884:	muleq	r3, r8, sp
   12888:	andeq	r6, r3, r6, ror #23
   1288c:	andeq	r6, r3, sl, ror #23
   12890:	strdeq	r6, [r3], -r4
   12894:	andeq	r6, r3, r4, ror #21
   12898:	andeq	r6, r3, r0, lsl #21
   1289c:	andeq	r6, r3, r4, ror sl
   128a0:	andeq	r6, r3, r4, lsr sl
   128a4:	andeq	r6, r3, sl, asr sl
   128a8:	andeq	r6, r3, lr, ror #22
   128ac:			; <UNDEFINED> instruction: 0x460db570
   128b0:	strmi	r4, [r6], -lr, lsl #18
   128b4:			; <UNDEFINED> instruction: 0xf7f34479
   128b8:			; <UNDEFINED> instruction: 0x4604ec72
   128bc:	strtmi	fp, [r9], -r8, asr #2
   128c0:	blx	fec508c4 <rpl_re_syntax_options@@Base+0xfebe2de4>
   128c4:	strtmi	r4, [r0], -r3, lsl #12
   128c8:			; <UNDEFINED> instruction: 0xf7f3461c
   128cc:	strtmi	lr, [r0], -r2, ror #20
   128d0:			; <UNDEFINED> instruction: 0xf7f3bd70
   128d4:	stmdavs	r0, {r1, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   128d8:	ldmdb	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   128dc:	ldrtmi	r4, [r2], -r4, lsl #18
   128e0:			; <UNDEFINED> instruction: 0x46034479
   128e4:			; <UNDEFINED> instruction: 0xf00b2001
   128e8:			; <UNDEFINED> instruction: 0xe7f0fe9d
   128ec:	andeq	r6, r3, ip, lsr #23
   128f0:	andeq	r9, r3, r0, lsl r4
   128f4:	svcmi	0x00f0e92d
   128f8:	stc	6, cr4, [sp, #-56]!	; 0xffffffc8
   128fc:	vldrmi	d24, [ip, #8]
   12900:	ldrbtmi	r4, [sp], #-3292	; 0xfffff324
   12904:	ldrdlt	r4, [r7], ip
   12908:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
   1290c:	stmdavs	r4!, {r0, r2, r4, r9, sl, lr}
   12910:			; <UNDEFINED> instruction: 0xf04f9405
   12914:	cfldrdmi	mvd0, [r9], {0}
   12918:	ldmdavs	r4, {r1, r3, r4, r8, fp, ip, lr}
   1291c:	sfmcs	f1, 1, [r0], {3}
   12920:	orrhi	pc, sp, r0
   12924:	stmdacs	r0, {r4, r5, r7, r9, fp, sp, lr}
   12928:	cmnhi	pc, r0	; <UNPREDICTABLE>
   1292c:	blx	154e97c <rpl_re_syntax_options@@Base+0x14e0e9c>
   12930:			; <UNDEFINED> instruction: 0x46076af3
   12934:			; <UNDEFINED> instruction: 0xf0002b00
   12938:	ldrmi	r8, [r8], -fp, lsl #2
   1293c:	blx	134e98c <rpl_re_syntax_options@@Base+0x12e0eac>
   12940:	stmdacs	r0, {r7, r9, sl, lr}
   12944:	mrshi	pc, (UNDEF: 4)	; <UNPREDICTABLE>
   12948:	andcs	r4, r0, #209920	; 0x33400
   1294c:	andls	r4, r0, #3358720	; 0x334000
   12950:			; <UNDEFINED> instruction: 0x4602447b
   12954:			; <UNDEFINED> instruction: 0x46384479
   12958:	ldc2l	0, cr15, [r6, #-84]	; 0xffffffac
   1295c:	ldrtmi	r4, [r8], -r2, lsl #13
   12960:	bl	dd0934 <rpl_re_syntax_options@@Base+0xd62e54>
   12964:			; <UNDEFINED> instruction: 0xf7f34640
   12968:	bvs	c4d640 <rpl_re_syntax_options@@Base+0xbdfb60>
   1296c:			; <UNDEFINED> instruction: 0xff9af7f6
   12970:	strtmi	r4, [r3], -r5, asr #31
   12974:	tstcs	r1, r3, lsr r2
   12978:	sxtab16mi	r4, r1, pc, ror #8	; <UNPREDICTABLE>
   1297c:	ldrbtmi	r4, [r8], #-2243	; 0xfffff73d
   12980:	ldcl	7, cr15, [r0], #972	; 0x3cc
   12984:	strtmi	r4, [r3], -r2, asr #17
   12988:	tstcs	r1, r5, lsl r2
   1298c:			; <UNDEFINED> instruction: 0xf7f34478
   12990:	ldrtmi	lr, [r9], -sl, ror #25
   12994:	andcs	r2, r0, r5, lsl #4
   12998:	bl	13d096c <rpl_re_syntax_options@@Base+0x1362e8c>
   1299c:	ldrdgt	pc, [r8], -r6
   129a0:	tstcs	r1, fp, asr #12
   129a4:	ldmvs	r0!, {r1, r9, sl, lr}^
   129a8:	andgt	pc, r0, sp, asr #17
   129ac:	strtmi	r9, [r0], -r1
   129b0:	ldcl	7, cr15, [r6, #-972]	; 0xfffffc34
   129b4:			; <UNDEFINED> instruction: 0x462348b7
   129b8:	tstcs	r1, ip, lsl r2
   129bc:			; <UNDEFINED> instruction: 0xf7f34478
   129c0:			; <UNDEFINED> instruction: 0x4639ecd2
   129c4:	andcs	r2, r0, r5, lsl #4
   129c8:	bl	dd099c <rpl_re_syntax_options@@Base+0xd62ebc>
   129cc:	ldrdgt	pc, [r8], -r6
   129d0:			; <UNDEFINED> instruction: 0x464b68f7
   129d4:	stmib	sp, {r0, r8, sp}^
   129d8:	strmi	ip, [r2], -r0, lsl #14
   129dc:			; <UNDEFINED> instruction: 0xf7f34620
   129e0:	stmiami	sp!, {r6, r8, sl, fp, sp, lr, pc}
   129e4:	andscs	r4, r1, #36700160	; 0x2300000
   129e8:	tstcs	r1, r8, ror r4
   129ec:	ldc	7, cr15, [sl], #972	; 0x3cc
   129f0:			; <UNDEFINED> instruction: 0xf0002d00
   129f4:	blmi	fea72dd4 <rpl_re_syntax_options@@Base+0xfea052f4>
   129f8:	adclt	pc, r4, #14614528	; 0xdf0000
   129fc:	ldrbtmi	r4, [fp], #1147	; 0x47b
   12a00:	bcc	44e228 <rpl_re_syntax_options@@Base+0x3e0748>
   12a04:	stmdage	r4, {r3, r7, sp, lr, pc}
   12a08:			; <UNDEFINED> instruction: 0xf7f39304
   12a0c:			; <UNDEFINED> instruction: 0xf8dfe918
   12a10:			; <UNDEFINED> instruction: 0x2101c294
   12a14:	stmiavs	r2, {r2, r3, r4, r5, r6, r7, sl, lr}^
   12a18:	stmdbvs	r3, {r7, r9, sl, lr}^
   12a1c:	andls	r4, r1, #32, 12	; 0x2000000
   12a20:	msrvc	SPSR_fs, #805306368	; 0x30000000
   12a24:			; <UNDEFINED> instruction: 0xe010f8d8
   12a28:			; <UNDEFINED> instruction: 0xf85c4a9f
   12a2c:	ldrbtmi	r7, [sl], #-46	; 0xffffffd2
   12a30:			; <UNDEFINED> instruction: 0xf7f39700
   12a34:	stmdbvs	fp!, {r1, r2, r4, r8, sl, fp, sp, lr, pc}^
   12a38:			; <UNDEFINED> instruction: 0xf0402b00
   12a3c:			; <UNDEFINED> instruction: 0xf8d880b3
   12a40:	tstcs	r1, r4
   12a44:			; <UNDEFINED> instruction: 0x46204a99
   12a48:	ldrdcc	pc, [r8], -r8
   12a4c:	smlsdxls	r0, sl, r4, r4
   12a50:	stc	7, cr15, [r6, #-972]	; 0xfffffc34
   12a54:	svccs	0x0001682f
   12a58:	svccs	0x0002d076
   12a5c:	adchi	pc, pc, r0
   12a60:			; <UNDEFINED> instruction: 0xf0002f00
   12a64:	ldmibmi	r2, {r0, r1, r2, r5, r7, pc}
   12a68:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   12a6c:			; <UNDEFINED> instruction: 0xf7f32000
   12a70:	smlattcs	r1, r4, sl, lr
   12a74:	strtmi	r4, [r0], -r2, lsl #12
   12a78:	ldcl	7, cr15, [r2], #972	; 0x3cc
   12a7c:			; <UNDEFINED> instruction: 0xf7f66868
   12a80:	pkhbtmi	pc, r0, r1, lsl #30	; <UNPREDICTABLE>
   12a84:			; <UNDEFINED> instruction: 0xf0126868
   12a88:			; <UNDEFINED> instruction: 0xf8d6f9ab
   12a8c:	bmi	fe282ab4 <rpl_re_syntax_options@@Base+0xfe214fd4>
   12a90:	tstcs	r1, r3, asr r6
   12a94:			; <UNDEFINED> instruction: 0x4607447a
   12a98:			; <UNDEFINED> instruction: 0xf8cd68f0
   12a9c:	andls	ip, r1, r0
   12aa0:			; <UNDEFINED> instruction: 0xf7f34620
   12aa4:	bvs	d0de24 <rpl_re_syntax_options@@Base+0xca0344>
   12aa8:	blcs	bf0b1c <rpl_re_syntax_options@@Base+0xb8303c>
   12aac:	strtmi	sp, [r1], -r3
   12ab0:			; <UNDEFINED> instruction: 0xf7f3202f
   12ab4:	strtmi	lr, [r1], -r2, ror #27
   12ab8:			; <UNDEFINED> instruction: 0xf7f34648
   12abc:	bvs	d0e604 <rpl_re_syntax_options@@Base+0xca0b24>
   12ac0:	blcs	30b34 <ASN1_STRING_length@plt+0x2a2cc>
   12ac4:			; <UNDEFINED> instruction: 0x4621d15e
   12ac8:			; <UNDEFINED> instruction: 0xf7f34638
   12acc:	stmdavs	fp!, {r3, r6, r7, r9, sl, fp, sp, lr, pc}
   12ad0:	rsble	r2, r2, r1, lsl #22
   12ad4:			; <UNDEFINED> instruction: 0x46434a78
   12ad8:	strtmi	r2, [r0], -r1, lsl #2
   12adc:			; <UNDEFINED> instruction: 0xf7f3447a
   12ae0:	stmdavs	fp!, {r6, r7, sl, fp, sp, lr, pc}
   12ae4:	rsbsle	r2, r7, r1, lsl #22
   12ae8:			; <UNDEFINED> instruction: 0x46234874
   12aec:	tstcs	r1, r5, lsl #4
   12af0:			; <UNDEFINED> instruction: 0xf7f34478
   12af4:	stmdavs	r8!, {r3, r4, r5, sl, fp, sp, lr, pc}
   12af8:	stmdacs	r2, {r3, r4, r7, r8, r9, ip, sp, pc}
   12afc:	strtmi	sp, [r1], -r3, rrx
   12b00:			; <UNDEFINED> instruction: 0xf7f3200a
   12b04:			; <UNDEFINED> instruction: 0x4640edba
   12b08:	b	18d0adc <rpl_re_syntax_options@@Base+0x1862ffc>
   12b0c:			; <UNDEFINED> instruction: 0xf7f34638
   12b10:	bvs	1b8d498 <rpl_re_syntax_options@@Base+0x1b1f9b8>
   12b14:	rsble	r2, r4, r0, lsl #26
   12b18:	andcs	r4, r2, #36700160	; 0x2300000
   12b1c:	ldrbmi	r2, [r8], -r1, lsl #2
   12b20:	stc	7, cr15, [r0], #-972	; 0xfffffc34
   12b24:	mrrcne	9, 2, r6, sl, cr11	; <UNPREDICTABLE>
   12b28:	svcge	0x006df47f
   12b2c:	bne	44e394 <rpl_re_syntax_options@@Base+0x3e08b4>
   12b30:	andcs	r2, r0, r5, lsl #4
   12b34:	b	fe050b08 <rpl_re_syntax_options@@Base+0xfdfe3028>
   12b38:	strmi	r2, [r2], -r1, lsl #2
   12b3c:			; <UNDEFINED> instruction: 0xf7f34620
   12b40:	stmdavs	pc!, {r4, r7, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   12b44:	orrle	r2, r8, r1, lsl #30
   12b48:	andcs	r4, r5, #1523712	; 0x174000
   12b4c:			; <UNDEFINED> instruction: 0xe78d4479
   12b50:	andcs	r4, r0, #92, 18	; 0x170000
   12b54:			; <UNDEFINED> instruction: 0x46904638
   12b58:			; <UNDEFINED> instruction: 0xf0154479
   12b5c:	pkhtbmi	pc, r2, r5, asr #24	; <UNPREDICTABLE>
   12b60:	ldmdbmi	r9, {r0, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}^
   12b64:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   12b68:	b	19d0b3c <rpl_re_syntax_options@@Base+0x196305c>
   12b6c:	ldmib	r5, {r1, ip, pc}^
   12b70:			; <UNDEFINED> instruction: 0xf0180102
   12b74:	bls	d1b08 <rpl_re_syntax_options@@Base+0x64028>
   12b78:	strmi	r2, [r3], -r1, lsl #2
   12b7c:			; <UNDEFINED> instruction: 0xf7f34620
   12b80:			; <UNDEFINED> instruction: 0xe7bcec70
   12b84:	eorcs	r4, pc, r1, lsr #12
   12b88:	ldcl	7, cr15, [r6, #-972]!	; 0xfffffc34
   12b8c:	ldrtmi	r4, [r8], -r1, lsr #12
   12b90:	mcr	7, 3, pc, cr4, cr3, {7}	; <UNPREDICTABLE>
   12b94:	blcs	6cc48 <numurls@@Base+0x1524>
   12b98:			; <UNDEFINED> instruction: 0x4621d19c
   12b9c:			; <UNDEFINED> instruction: 0xf7f3202f
   12ba0:	ldr	lr, [r7, ip, ror #26]
   12ba4:	strtmi	r4, [r3], -r9, asr #16
   12ba8:	tstcs	r1, r7, lsl #4
   12bac:			; <UNDEFINED> instruction: 0xf7f34478
   12bb0:			; <UNDEFINED> instruction: 0xe74febda
   12bb4:	ldrtmi	r4, [r8], -r6, asr #18
   12bb8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   12bbc:	stmdbmi	r5, {r0, r1, r2, r4, r6, r8, r9, sl, sp, lr, pc}^
   12bc0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   12bc4:	stmibvs	fp!, {r1, r4, r6, r8, r9, sl, sp, lr, pc}^
   12bc8:	bmi	10ff95c <rpl_re_syntax_options@@Base+0x1091e7c>
   12bcc:	strtmi	r2, [r0], -r1, lsl #2
   12bd0:			; <UNDEFINED> instruction: 0xf7f3447a
   12bd4:	ldr	lr, [r2, r6, asr #24]
   12bd8:	eorcs	r4, pc, r1, lsr #12
   12bdc:	stcl	7, cr15, [ip, #-972]	; 0xfffffc34
   12be0:	ldmdami	lr!, {r1, r7, r8, r9, sl, sp, lr, pc}
   12be4:	andscs	r4, r7, #36700160	; 0x2300000
   12be8:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   12bec:	bl	feed0bc0 <rpl_re_syntax_options@@Base+0xfee630e0>
   12bf0:			; <UNDEFINED> instruction: 0xf7f34648
   12bf4:	ldrbmi	lr, [r0], -lr, ror #19
   12bf8:	stmib	sl!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   12bfc:	strtmi	r9, [r0], -r3, lsl #22
   12c00:	biclt	r6, r3, fp, lsl r8
   12c04:			; <UNDEFINED> instruction: 0xff8af021
   12c08:	bmi	d5ac2c <rpl_re_syntax_options@@Base+0xced14c>
   12c0c:	ldrbtmi	r4, [sl], #-2841	; 0xfffff4e7
   12c10:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   12c14:	subsmi	r9, sl, r5, lsl #22
   12c18:	andlt	sp, r7, r8, lsr #2
   12c1c:	blhi	cdf18 <rpl_re_syntax_options@@Base+0x60438>
   12c20:	svchi	0x00f0e8bd
   12c24:	ldrbtmi	r4, [fp], #-2863	; 0xfffff4d1
   12c28:	stmdami	pc!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   12c2c:			; <UNDEFINED> instruction: 0xf0214478
   12c30:	strmi	pc, [r2], r3, asr #30
   12c34:			; <UNDEFINED> instruction: 0xf7f3e699
   12c38:	andcs	lr, r7, ip, lsr #17
   12c3c:	stmdbmi	fp!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   12c40:	ldrbtmi	r4, [r9], #-1543	; 0xfffff9f9
   12c44:	b	fead0c18 <rpl_re_syntax_options@@Base+0xfea63138>
   12c48:	stmdacs	r0, {r2, r9, sl, lr}
   12c4c:	mcrge	4, 3, pc, cr10, cr15, {3}	; <UNPREDICTABLE>
   12c50:	ldcl	7, cr15, [sl, #972]	; 0x3cc
   12c54:			; <UNDEFINED> instruction: 0xf7f26800
   12c58:	stmdbmi	r5!, {r1, r2, r3, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   12c5c:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
   12c60:	andcs	r4, r1, r3, lsl #12
   12c64:	ldc2l	0, cr15, [lr], {11}
   12c68:	bfi	r2, r3, #0, #15
   12c6c:	bl	ff7d0c40 <rpl_re_syntax_options@@Base+0xff763160>
   12c70:	ldrdeq	r3, [r5], -lr
   12c74:	andeq	r0, r0, ip, asr #9
   12c78:	ldrdeq	r3, [r5], -r6
   12c7c:	ldrdeq	r0, [r0], -r4
   12c80:	andeq	ip, r2, ip, asr r8
   12c84:	andeq	lr, r3, r0, ror #27
   12c88:	andeq	r6, r3, r0, asr #22
   12c8c:	andeq	r6, r3, lr, ror #21
   12c90:	andeq	r6, r3, r4, lsl fp
   12c94:	andeq	r6, r3, r4, lsl fp
   12c98:	andeq	r6, r3, r8, lsl #22
   12c9c:	andeq	r6, r3, r4, lsr #22
   12ca0:	andeq	r6, r3, r6, lsl #22
   12ca4:	ldrdeq	r1, [r5], -r4
   12ca8:	ldrdeq	r6, [r3], -sl
   12cac:	andeq	r6, r3, r8, asr #21
   12cb0:	strdeq	r6, [r3], -sl
   12cb4:	andeq	r6, r3, r0, ror #21
   12cb8:			; <UNDEFINED> instruction: 0x00036ab0
   12cbc:	andeq	r6, r3, r4, lsr #21
   12cc0:	strdeq	r6, [r3], -r8
   12cc4:	andeq	ip, r2, r4, asr r6
   12cc8:	andeq	r6, r3, r6, lsr sl
   12ccc:	andeq	r6, r3, r0, lsl #19
   12cd0:	andeq	r6, r3, sl, ror r9
   12cd4:	muleq	r3, r2, r9
   12cd8:	ldrdeq	r6, [r3], -r8
   12cdc:	andeq	r6, r3, r6, asr #19
   12ce0:	ldrdeq	r2, [r5], -r2	; <UNPREDICTABLE>
   12ce4:	andeq	r6, r3, lr, lsr r8
   12ce8:	andeq	r6, r3, r4, asr #4
   12cec:	andeq	fp, r2, sl, lsr #30
   12cf0:	muleq	r3, r2, r0
   12cf4:	stmdavc	r0, {r0, r1, r9, sl, lr}
   12cf8:	ldmdavc	sl, {r3, r6, r8, ip, sp, pc}^
   12cfc:	teqlt	r2, r1, lsl #6
   12d00:	subne	lr, r0, r0, asr #23
   12d04:			; <UNDEFINED> instruction: 0xf8134410
   12d08:	bcs	1e914 <ASN1_STRING_length@plt+0x180ac>
   12d0c:			; <UNDEFINED> instruction: 0x4770d1f8
   12d10:	stmdavc	r0, {r1, r9, sl, lr}
   12d14:	movteq	pc, #4512	; 0x11a0	; <UNPREDICTABLE>
   12d18:	svclt	0x00982b19
   12d1c:	stmdble	r1, {r5, ip, sp}
   12d20:	ldrbmi	fp, [r0, -r0, lsl #18]!
   12d24:	andcc	r7, r1, #5308416	; 0x510000
   12d28:	rscsle	r2, sl, r0, lsl #18
   12d2c:	stmdbcc	r1, {r0, r1, r3, r9, sl, lr}^
   12d30:			; <UNDEFINED> instruction: 0xf8122919
   12d34:	bl	ff01a940 <rpl_re_syntax_options@@Base+0xfeface60>
   12d38:	svclt	0x00981040
   12d3c:	ldrmi	r3, [r8], #-800	; 0xfffffce0
   12d40:	mvnsle	r2, r0, lsl #18
   12d44:	svclt	0x0000e7ed
   12d48:	andcc	lr, r0, r0, lsl #22
   12d4c:	addspl	lr, r0, r0, lsl #21
   12d50:	andne	lr, r0, r0, lsl #22
   12d54:	subscs	lr, r0, r0, lsl #21
   12d58:	addcs	lr, r0, r0, lsl #22
   12d5c:	addseq	lr, r0, r0, lsl #21
   12d60:	sbcne	lr, r0, r0, lsl #22
   12d64:	andscc	lr, r0, r0, lsl #21
   12d68:	svclt	0x00004770
   12d6c:	blx	fec19594 <rpl_re_syntax_options@@Base+0xfebabab4>
   12d70:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   12d74:	svclt	0x00004770
   12d78:			; <UNDEFINED> instruction: 0xf7f3b508
   12d7c:	blx	fec4e224 <rpl_re_syntax_options@@Base+0xfebe0744>
   12d80:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   12d84:	svclt	0x0000bd08
   12d88:			; <UNDEFINED> instruction: 0xf7f3b508
   12d8c:	blx	fec4ce44 <rpl_re_syntax_options@@Base+0xfebdf364>
   12d90:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   12d94:	svclt	0x0000bd08
   12d98:			; <UNDEFINED> instruction: 0x4603b570
   12d9c:	blhi	ce258 <rpl_re_syntax_options@@Base+0x60778>
   12da0:			; <UNDEFINED> instruction: 0x460c201c
   12da4:	mcr	6, 0, r4, cr8, cr6, {0}
   12da8:	addlt	r3, r2, r0, lsl sl
   12dac:	ldc2	0, cr15, [r8, #132]!	; 0x84
   12db0:	stccs	6, cr4, [r0], {5}
   12db4:	eorvs	sp, ip, pc, lsr r0
   12db8:	suble	r2, r1, r0, lsl #28
   12dbc:	blpl	24e89c <rpl_re_syntax_options@@Base+0x1e0dbc>
   12dc0:	movwcs	r4, #3106	; 0xc22
   12dc4:	ldrbtmi	r2, [ip], #-269	; 0xfffffef3
   12dc8:	strcc	r6, [r4], #-110	; 0xffffff92
   12dcc:	frd<illegal precision>p	f6, f0, #3.0
   12dd0:			; <UNDEFINED> instruction: 0xee888bc8
   12dd4:	vmov.f64	d7, #117	; 0x3fa80000  1.3125000
   12dd8:	vadd.f64	d6, d7, d0
   12ddc:	vmov.f64	d23, #214	; 0xbeb00000 -0.3437500
   12de0:	vnmla.f64	d7, d23, d7
   12de4:	mul	r3, r0, sl
   12de8:	eorle	r2, ip, r7, asr #22
   12dec:	blne	150f44 <rpl_re_syntax_options@@Base+0xe3464>
   12df0:			; <UNDEFINED> instruction: 0xf103428a
   12df4:	ldclle	3, cr0, [r7], #4
   12df8:	blvs	24e8d8 <rpl_re_syntax_options@@Base+0x1e0df8>
   12dfc:	cdp	0, 0, cr0, cr7, cr10, {6}
   12e00:			; <UNDEFINED> instruction: 0x61ab1a90
   12e04:	rscvs	r4, r9, r0, lsl r6
   12e08:	cdp	2, 11, cr9, cr8, cr1, {0}
   12e0c:	vnmul.f64	d7, d23, d23
   12e10:	vmov.f64	d7, #214	; 0xbeb00000 -0.3437500
   12e14:	vstr	d7, [r5, #796]	; 0x31c
   12e18:			; <UNDEFINED> instruction: 0xf0217a05
   12e1c:	bls	92428 <rpl_re_syntax_options@@Base+0x24948>
   12e20:	strdvs	r2, [r8], pc	; <UNPREDICTABLE>
   12e24:	ldmda	ip, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12e28:	strtmi	r2, [r8], -r0, lsl #6
   12e2c:	andlt	r6, r2, fp, lsr #2
   12e30:	blhi	ce12c <rpl_re_syntax_options@@Base+0x6064c>
   12e34:	stcmi	13, cr11, [r6], {112}	; 0x70
   12e38:	eorvs	r4, ip, ip, ror r4
   12e3c:			; <UNDEFINED> instruction: 0xd1bd2e00
   12e40:	ldrbtmi	r4, [lr], #-3588	; 0xfffff1fc
   12e44:			; <UNDEFINED> instruction: 0xf7f2e7ba
   12e48:	svclt	0x0000eed0
   12e4c:	andeq	r6, r3, lr, lsr #16
   12e50:			; <UNDEFINED> instruction: 0xffffff0d
   12e54:			; <UNDEFINED> instruction: 0xffffff27
   12e58:			; <UNDEFINED> instruction: 0x4604b510
   12e5c:			; <UNDEFINED> instruction: 0xf7f36880
   12e60:			; <UNDEFINED> instruction: 0x4620e8b8
   12e64:			; <UNDEFINED> instruction: 0x4010e8bd
   12e68:	ldmlt	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   12e6c:	mvnsmi	lr, sp, lsr #18
   12e70:	stmiavs	r5, {r1, r2, r9, sl, lr}^
   12e74:	ldmdavs	r3!, {r3, r9, sl, lr}
   12e78:			; <UNDEFINED> instruction: 0xf8d6460f
   12e7c:	ldrmi	r8, [r8, r8]
   12e80:			; <UNDEFINED> instruction: 0xf02b4629
   12e84:	ldmdavs	r6!, {r0, r1, r2, r3, r4, r6, fp, ip, sp, lr, pc}^
   12e88:			; <UNDEFINED> instruction: 0xf858460c
   12e8c:	bl	216f58 <rpl_re_syntax_options@@Base+0x1a9478>
   12e90:	cfstrdne	mvd0, [sl], {196}	; 0xc4
   12e94:			; <UNDEFINED> instruction: 0xf105d017
   12e98:	blcc	67aa0 <version_string@@Base+0x1770>
   12e9c:	strbeq	lr, [r3, #2824]	; 0xb08
   12ea0:	adcmi	lr, ip, #7
   12ea4:	streq	pc, [r8], #-260	; 0xfffffefc
   12ea8:	strbmi	fp, [r4], -r8, lsl #30
   12eac:	mcrrne	8, 2, r6, fp, cr1
   12eb0:	ldrtmi	sp, [r8], -r9
   12eb4:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
   12eb8:	stmdavs	r3!, {r0, r1, r4, r5, r6, r7, ip, lr, pc}
   12ebc:	andle	r3, r2, r1, lsl #6
   12ec0:	pop	{r5, r6, fp, sp, lr}
   12ec4:	strdcs	r8, [r0], -r0
   12ec8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   12ecc:	svcmi	0x00f8e92d
   12ed0:			; <UNDEFINED> instruction: 0xf8d04605
   12ed4:	strmi	r9, [lr], -ip
   12ed8:	stmdavs	r9!, {r3, r9, sl, lr}
   12edc:	ldrdge	pc, [r8], -r5
   12ee0:			; <UNDEFINED> instruction: 0x461f4690
   12ee4:	strbmi	r4, [r9], -r8, lsl #15
   12ee8:			; <UNDEFINED> instruction: 0xf82cf02b
   12eec:	ldrdlt	pc, [r4], -r5
   12ef0:			; <UNDEFINED> instruction: 0xf85a460c
   12ef4:	bl	296fc0 <rpl_re_syntax_options@@Base+0x2294e0>
   12ef8:	cfstrdne	mvd0, [sp], {196}	; 0xc4
   12efc:			; <UNDEFINED> instruction: 0xf109d020
   12f00:	stmdacc	r1, {ip, lr}
   12f04:	stmibeq	r0, {r1, r3, r8, r9, fp, sp, lr, pc}^
   12f08:	strmi	lr, [r1, #7]!
   12f0c:	streq	pc, [r8], #-260	; 0xfffffefc
   12f10:	ldrbmi	fp, [r4], -r8, lsl #30
   12f14:	mcrrne	8, 2, r6, r8, cr1
   12f18:			; <UNDEFINED> instruction: 0x4630d012
   12f1c:	stmdacs	r0, {r3, r4, r6, r7, r8, r9, sl, lr}
   12f20:	stmdavs	r3!, {r0, r1, r4, r5, r6, r7, ip, lr, pc}
   12f24:	andle	r1, fp, sl, asr ip
   12f28:	svceq	0x0000f1b8
   12f2c:			; <UNDEFINED> instruction: 0xf8c8d001
   12f30:	andcs	r3, r1, r0
   12f34:	stmdavs	r3!, {r0, r1, r2, r4, r8, ip, sp, pc}^
   12f38:	eorsvs	r2, fp, r1
   12f3c:	svchi	0x00f8e8bd
   12f40:	ldmfd	sp!, {sp}
   12f44:	svclt	0x00008ff8
   12f48:	mvnsmi	lr, sp, lsr #18
   12f4c:	stmiavs	r5, {r1, r2, r9, sl, lr}^
   12f50:	ldmdavs	r3!, {r3, r9, sl, lr}
   12f54:			; <UNDEFINED> instruction: 0xf8d6460f
   12f58:	ldrmi	r8, [r8, r8]
   12f5c:			; <UNDEFINED> instruction: 0xf02a4629
   12f60:	ldmdavs	r6!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   12f64:			; <UNDEFINED> instruction: 0xf858460c
   12f68:	bl	217034 <rpl_re_syntax_options@@Base+0x1a9554>
   12f6c:	cfstrdne	mvd0, [sl], {196}	; 0xc4
   12f70:			; <UNDEFINED> instruction: 0xf105d012
   12f74:	blcc	67b7c <version_string@@Base+0x184c>
   12f78:	strbeq	lr, [r3, #2824]	; 0xb08
   12f7c:	adcmi	lr, ip, #7
   12f80:	streq	pc, [r8], #-260	; 0xfffffefc
   12f84:	strbmi	fp, [r4], -r8, lsl #30
   12f88:	mcrrne	8, 2, r6, fp, cr1
   12f8c:	ldrtmi	sp, [r8], -r4
   12f90:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
   12f94:	stmdavs	r1!, {r0, r1, r4, r5, r6, r7, ip, lr, pc}
   12f98:	svclt	0x00181c48
   12f9c:	pop	{r0, sp}
   12fa0:	svclt	0x000081f0
   12fa4:	svcmi	0x00f0e92d
   12fa8:			; <UNDEFINED> instruction: 0xf8d04605
   12fac:	addlt	r8, r3, ip
   12fb0:	strmi	r6, [r8], -r3, lsl #16
   12fb4:	ldrdls	pc, [r8], -r5
   12fb8:			; <UNDEFINED> instruction: 0x460e4617
   12fbc:			; <UNDEFINED> instruction: 0x46414798
   12fc0:			; <UNDEFINED> instruction: 0xffc0f02a
   12fc4:	ldrdge	pc, [r4], -r5
   12fc8:			; <UNDEFINED> instruction: 0xf859460c
   12fcc:	bl	257098 <rpl_re_syntax_options@@Base+0x1e95b8>
   12fd0:	cfstrdne	mvd0, [sl], {196}	; 0xc4
   12fd4:			; <UNDEFINED> instruction: 0xf108d018
   12fd8:	blcc	67be0 <version_string@@Base+0x18b0>
   12fdc:	stmiaeq	r3, {r0, r3, r8, r9, fp, sp, lr, pc}^
   12fe0:	strmi	lr, [r0, #6]!
   12fe4:	strcc	fp, [r8], #-3860	; 0xfffff0ec
   12fe8:	stmdavs	r1!, {r2, r3, r6, r9, sl, lr}
   12fec:	andle	r1, fp, fp, asr #24
   12ff0:			; <UNDEFINED> instruction: 0x47d04630
   12ff4:	rscsle	r2, r4, r0, lsl #16
   12ff8:	movwcc	r6, #6179	; 0x1823
   12ffc:	stmib	r4, {r2, ip, lr, pc}^
   13000:	andlt	r6, r3, r0, lsl #14
   13004:	svchi	0x00f0e8bd
   13008:	andcc	lr, r4, #3489792	; 0x354000
   1300c:	ble	1a3a60 <rpl_re_syntax_options@@Base+0x135f80>
   13010:			; <UNDEFINED> instruction: 0x612b3301
   13014:	strvs	lr, [r0, -r4, asr #19]
   13018:	pop	{r0, r1, ip, sp, pc}
   1301c:	ldmib	r5, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   13020:	stmibvs	r9!, {r1, r9, ip, sp}
   13024:	strbeq	lr, [r2], #2819	; 0xb03
   13028:	stmdavs	fp!, {r0, r8, r9, ip, pc}
   1302c:	b	13dd54c <rpl_re_syntax_options@@Base+0x136fa6c>
   13030:	movwls	r0, #578	; 0x242
   13034:	addhi	pc, r5, r0, lsl #4
   13038:	ldrbtmi	r4, [fp], #-2883	; 0xfffff4bd
   1303c:	orreq	lr, r1, #3072	; 0xc00
   13040:	and	r3, r1, r4, lsl #22
   13044:	rsbsle	r2, ip, r7, asr #18
   13048:	svchi	0x0004f853
   1304c:	strbmi	r3, [r2, #-257]	; 0xfffffeff
   13050:	mrc	12, 5, sp, cr6, cr8, {7}
   13054:	b	13edc7c <rpl_re_syntax_options@@Base+0x138019c>
   13058:	vmls.f32	s0, s15, s16
   1305c:			; <UNDEFINED> instruction: 0x61a98a90
   13060:			; <UNDEFINED> instruction: 0xf8c54650
   13064:	cdp	0, 11, cr8, cr8, cr12, {0}
   13068:	vnmul.f64	d7, d23, d23
   1306c:	vmov.f64	d7, #214	; 0xbeb00000 -0.3437500
   13070:	vstr	d7, [r5, #796]	; 0x31c
   13074:			; <UNDEFINED> instruction: 0xf0217a05
   13078:			; <UNDEFINED> instruction: 0x4652fc53
   1307c:			; <UNDEFINED> instruction: 0x468121ff
   13080:	mcr	7, 7, pc, cr14, cr2, {7}	; <UNPREDICTABLE>
   13084:			; <UNDEFINED> instruction: 0xf8c59b01
   13088:	adcmi	r9, r3, #8
   1308c:	stmdbls	r1, {r1, r2, r3, r5, r9, ip, lr, pc}
   13090:	andeq	pc, r8, #-2147483606	; 0x8000002a
   13094:	beq	cdcc0 <rpl_re_syntax_options@@Base+0x601e0>
   13098:	ldrmi	r4, [ip], #-971	; 0xfffffc35
   1309c:	streq	pc, [r7], #-36	; 0xffffffdc
   130a0:	tstcc	r0, #11534336	; 0xb00000
   130a4:	bleq	10dcbc <rpl_re_syntax_options@@Base+0xa01dc>
   130a8:	streq	pc, [r8], #-257	; 0xfffffeff
   130ac:	strcc	lr, [r8], #-2
   130b0:	andsle	r4, fp, ip, asr r5
   130b4:	stceq	8, cr15, [r8], {84}	; 0x54
   130b8:	rscsle	r1, r8, r2, asr #24
   130bc:	ldrmi	r9, [r8, r0, lsl #22]
   130c0:			; <UNDEFINED> instruction: 0xf02a4641
   130c4:	bl	292dc8 <rpl_re_syntax_options@@Base+0x2252e8>
   130c8:	and	r0, r4, r1, asr #25
   130cc:	svclt	0x001445e2
   130d0:	stfeqd	f7, [r8], {12}
   130d4:			; <UNDEFINED> instruction: 0xf8dc46cc
   130d8:	mrscc	r1, (UNDEF: 1)
   130dc:	ldmdb	r4, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   130e0:	strcc	r0, [r8], #-3
   130e4:	stm	ip, {r2, r3, r4, r6, r8, sl, lr}
   130e8:	mvnle	r0, r3
   130ec:			; <UNDEFINED> instruction: 0xf7f29801
   130f0:			; <UNDEFINED> instruction: 0xf8d5ef70
   130f4:	stmdavs	fp!, {r2, r3, pc}
   130f8:			; <UNDEFINED> instruction: 0xf8d54630
   130fc:	ldrmi	sl, [r8, r8]
   13100:			; <UNDEFINED> instruction: 0xf02a4641
   13104:			; <UNDEFINED> instruction: 0xf8d5ff1f
   13108:	strmi	r9, [ip], -r4
   1310c:	eorsne	pc, r1, sl, asr r8	; <UNPREDICTABLE>
   13110:	strbeq	lr, [r4], #2826	; 0xb0a
   13114:	svclt	0x001e1c48
   13118:	stmdapl	r0, {r3, r8, ip, sp, lr, pc}
   1311c:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   13120:	stmiaeq	r8, {r1, r3, r8, r9, fp, sp, lr, pc}^
   13124:	and	sp, sl, r7, lsl #2
   13128:	svclt	0x001445a0
   1312c:	ldrbmi	r3, [r4], -r8, lsl #8
   13130:	mcrrne	8, 2, r6, fp, cr1
   13134:	ldrtmi	sp, [r0], -r3
   13138:	stmdacs	r0, {r3, r6, r7, r8, r9, sl, lr}
   1313c:	stmdbvs	fp!, {r2, r4, r5, r6, r7, ip, lr, pc}
   13140:			; <UNDEFINED> instruction: 0xf7f2e766
   13144:	svclt	0x0000ed52
   13148:			; <UNDEFINED> instruction: 0x000365ba
   1314c:	mvnsmi	lr, #737280	; 0xb4000
   13150:	stmiavs	r5, {r0, r7, r9, sl, lr}^
   13154:			; <UNDEFINED> instruction: 0xf8d94608
   13158:	strmi	r3, [lr], -r0
   1315c:	ldrdhi	pc, [r8], -r9
   13160:			; <UNDEFINED> instruction: 0x46294798
   13164:	cdp2	0, 14, cr15, cr14, cr10, {1}
   13168:	ldrdvc	pc, [r4], -r9
   1316c:			; <UNDEFINED> instruction: 0xf858460c
   13170:	bl	21723c <rpl_re_syntax_options@@Base+0x1a975c>
   13174:	cfstrdne	mvd0, [sl], {196}	; 0xc4
   13178:			; <UNDEFINED> instruction: 0xf105d054
   1317c:	cfstr32cc	mvfx5, [r1, #-0]
   13180:	strbeq	lr, [r5, #2824]	; 0xb08
   13184:	adcmi	lr, r5, #7
   13188:	streq	pc, [r8], #-260	; 0xfffffefc
   1318c:	strbmi	fp, [r4], -r8, lsl #30
   13190:	mcrrne	8, 2, r6, fp, cr1
   13194:	ldrtmi	sp, [r0], -r6, asr #32
   13198:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, lr}
   1319c:	stmdavs	r3!, {r0, r1, r4, r5, r6, r7, ip, lr, pc}
   131a0:	eorsle	r3, pc, r1, lsl #6
   131a4:	ldrdvc	pc, [ip], -r9
   131a8:	rscscc	pc, pc, #79	; 0x4f
   131ac:	ldrdvs	pc, [r8], -r9
   131b0:	strpl	pc, [r0, #-263]	; 0xfffffef9
   131b4:			; <UNDEFINED> instruction: 0x3010f8d9
   131b8:			; <UNDEFINED> instruction: 0xf8d94415
   131bc:	ldrmi	r8, [r3], #-0
   131c0:	bl	1ab250 <rpl_re_syntax_options@@Base+0x13d770>
   131c4:			; <UNDEFINED> instruction: 0xf8c905c5
   131c8:	adcmi	r3, r5, #16
   131cc:			; <UNDEFINED> instruction: 0xf104bf18
   131d0:	eorle	r0, r5, r8, lsl #18
   131d4:	ldrdmi	pc, [r0], -r9
   131d8:	andsle	r1, lr, r0, ror #24
   131dc:	strbmi	r4, [r0, r0, lsr #12]
   131e0:			; <UNDEFINED> instruction: 0xf02a4639
   131e4:	bl	1d2ca8 <rpl_re_syntax_options@@Base+0x1651c8>
   131e8:	and	r0, r5, r1, asr #7
   131ec:	andle	r4, ip, r2, lsr #5
   131f0:	svclt	0x0014429d
   131f4:	ldrtmi	r3, [r3], -r8, lsl #6
   131f8:	mrrcne	8, 1, r6, r1, cr10
   131fc:	ldm	r9, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   13200:	stm	r3, {r0, r1}
   13204:			; <UNDEFINED> instruction: 0xf8c90003
   13208:	strbmi	r2, [sp, #-0]
   1320c:			; <UNDEFINED> instruction: 0xf8d9d008
   13210:			; <UNDEFINED> instruction: 0xf1094008
   13214:			; <UNDEFINED> instruction: 0x1c600908
   13218:	andcs	sp, r1, r0, ror #3
   1321c:	mvnshi	lr, #12386304	; 0xbd0000
   13220:			; <UNDEFINED> instruction: 0xe7d746b1
   13224:	ldmfd	sp!, {sp}
   13228:	svclt	0x000083f8
   1322c:			; <UNDEFINED> instruction: 0x4604b510
   13230:	andeq	lr, r2, #208, 18	; 0x340000
   13234:	ldrsheq	r2, [r2], #31
   13238:	mrc	7, 0, APSR_nzcv, cr2, cr2, {7}
   1323c:			; <UNDEFINED> instruction: 0x61232300
   13240:	svclt	0x0000bd10
   13244:	mvnsmi	lr, sp, lsr #18
   13248:	movwpl	lr, #10704	; 0x29d0
   1324c:	stmiaeq	r3, {r0, r2, r8, r9, fp, sp, lr, pc}^
   13250:	andsle	r4, r2, #289406976	; 0x11400000
   13254:	strcc	r6, [r8, #-2092]	; 0xfffff7d4
   13258:	ldrmi	r4, [r7], -lr, lsl #12
   1325c:	tstle	r6, r3, ror #24
   13260:			; <UNDEFINED> instruction: 0xf10545a8
   13264:	stmdble	r8, {r3, r8, r9}
   13268:			; <UNDEFINED> instruction: 0xf855461d
   1326c:	stclne	12, cr4, [r3], #-32	; 0xffffffe0
   13270:	strmi	sp, [r8, #269]!	; 0x10d
   13274:	movweq	pc, #33029	; 0x8105	; <UNPREDICTABLE>
   13278:	pop	{r1, r2, r4, r5, r6, r7, fp, ip, lr, pc}
   1327c:			; <UNDEFINED> instruction: 0xf85581f0
   13280:			; <UNDEFINED> instruction: 0xf1b33c08
   13284:	svclt	0x00183fff
   13288:	ldrmi	r4, [ip], -r3, lsr #5
   1328c:			; <UNDEFINED> instruction: 0xf855d0e8
   13290:	ldrtmi	r1, [sl], -r4, lsl #24
   13294:	ldrmi	r4, [r0, r0, lsr #12]!
   13298:	rscsle	r2, r0, r0, lsl #16
   1329c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   132a0:	andcc	lr, r2, #208, 18	; 0x340000
   132a4:	bl	eb4d8 <rpl_re_syntax_options@@Base+0x7d9f8>
   132a8:	sbcvs	r0, fp, r2, asr #7
   132ac:	svclt	0x00004770
   132b0:	ldrdcc	lr, [r2, -r0]
   132b4:	andsle	r4, r3, #-1342177272	; 0xb0000008
   132b8:			; <UNDEFINED> instruction: 0x4605b430
   132bc:	addmi	lr, fp, #1
   132c0:	ldmdavs	sl, {r0, r1, r3, r9, ip, lr, pc}
   132c4:	movwcc	r4, #34332	; 0x861c
   132c8:	rscsle	r1, r8, r0, asr ip
   132cc:	andcs	r6, r1, r1, ror #16
   132d0:	stmib	r5, {r1, r3, r5, sp, lr}^
   132d4:	ldclt	3, cr1, [r0], #-4
   132d8:	andcs	r4, r0, r0, ror r7
   132dc:			; <UNDEFINED> instruction: 0x4770bc30
   132e0:	ldrbmi	r2, [r0, -r0]!
   132e4:	ldrbmi	r6, [r0, -r0, lsl #18]!
   132e8:	stmdbmi	r3, {r1, r9, fp, lr}
   132ec:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   132f0:	ldcllt	7, cr15, [r2, #-1020]	; 0xfffffc04
   132f4:			; <UNDEFINED> instruction: 0xfffffa89
   132f8:			; <UNDEFINED> instruction: 0xfffffa03
   132fc:	stmdbmi	r3, {r1, r9, fp, lr}
   13300:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   13304:	stcllt	7, cr15, [r8, #-1020]	; 0xfffffc04
   13308:			; <UNDEFINED> instruction: 0xfffffa85
   1330c:			; <UNDEFINED> instruction: 0xfffffa0b
   13310:	stmdavs	r0, {r0, r1, r3, fp, sp, lr}
   13314:	svclt	0x00183b02
   13318:	stmdacs	r2, {r0, r8, r9, sp}
   1331c:	subsmi	fp, r8, #12, 30	; 0x30
   13320:	andeq	pc, r1, r3, asr #3
   13324:	svclt	0x00004770
   13328:	stmdavs	r0, {r0, r1, r3, fp, sp, lr}
   1332c:	svclt	0x00183b0a
   13330:	stmdacs	sl, {r0, r8, r9, sp}
   13334:	subsmi	fp, r8, #12, 30	; 0x30
   13338:	andeq	pc, r1, r3, asr #3
   1333c:	svclt	0x00004770
   13340:	eorle	r4, pc, #136, 4	; 0x80000008
   13344:	strcs	fp, [r0], #-1264	; 0xfffffb10
   13348:	strcs	r4, [sl, -r2, lsl #12]
   1334c:	strtmi	r4, [r0], -r6, lsr #12
   13350:	ldclcs	0, cr14, [pc], #32	; 13378 <ASN1_STRING_length@plt+0xcb10>
   13354:	ldmdblt	r8, {r0, r2, r3, r4, sl, fp, ip, lr, pc}
   13358:	cfmadd32cs	mvax0, mvfx3, mvfx4, mvfx1
   1335c:	andcs	sp, r1, sl, lsl ip
   13360:	mulsle	r9, r1, r2
   13364:	blcc	913b4 <rpl_re_syntax_options@@Base+0x238d4>
   13368:	ldreq	pc, [r0, #-419]!	; 0xfffffe5d
   1336c:	blx	1de79a <rpl_re_syntax_options@@Base+0x170cba>
   13370:	stmible	lr!, {r2, sl, ip, lr}^
   13374:	svclt	0x00142b2e
   13378:			; <UNDEFINED> instruction: 0xf0002000
   1337c:			; <UNDEFINED> instruction: 0xf0800001
   13380:	cdpcs	3, 0, cr0, cr4, cr1, {0}
   13384:	sadd16mi	fp, r8, r4
   13388:	andeq	pc, r1, r3, asr #32
   1338c:	stmdacs	r0, {r2, r9, sl, lr}
   13390:	andcs	sp, r0, r6, ror #1
   13394:			; <UNDEFINED> instruction: 0x4770bcf0
   13398:	ldcllt	14, cr2, [r0], #12
   1339c:	ldrdcs	fp, [r0], -r4
   133a0:	ldrbmi	r2, [r0, -r1]!
   133a4:	ldrbmi	r2, [r0, -r0]!
   133a8:	movwcs	lr, #10704	; 0x29d0
   133ac:			; <UNDEFINED> instruction: 0x4604b510
   133b0:	ldrdeq	lr, [r0, -r0]
   133b4:	mrc	7, 4, APSR_nzcv, cr10, cr2, {7}
   133b8:	ldflts	f6, [r0, #-128]	; 0xffffff80
   133bc:	andvs	r6, fp, r3, lsl #17
   133c0:	andsvs	r6, r3, r3, lsl #16
   133c4:	svclt	0x00004770
   133c8:	andscs	r6, r8, r3, asr #16
   133cc:	andcc	pc, r1, r0, lsl #22
   133d0:	svclt	0x00004770
   133d4:	stmdavs	fp, {r3, r4, r5, r8, sl, ip, sp, pc}
   133d8:	tstle	r4, r2, lsl #22
   133dc:	stccs	8, cr6, [r0], {4}
   133e0:	stmdavs	r3, {r0, r3, r4, r8, sl, fp, ip, lr, pc}^
   133e4:	movwcc	r2, #16896	; 0x4200
   133e8:	andcc	lr, r1, #3
   133ec:	adcmi	r3, r2, #24, 6	; 0x60000000
   133f0:			; <UNDEFINED> instruction: 0xf853d011
   133f4:	stmdacs	r2, {r2, sl, fp}
   133f8:	ldmdavs	sp, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}
   133fc:	addmi	r6, r5, #72, 16	; 0x480000
   13400:	strdcs	sp, [r1], -r3
   13404:	blcs	2c28ec <rpl_re_syntax_options@@Base+0x254e0c>
   13408:	stmdavs	r4, {r0, r1, r5, r8, ip, lr, pc}
   1340c:	svclt	0x00c42c00
   13410:	andcs	r6, r0, #4390912	; 0x430000
   13414:	andcs	sp, r0, r9, lsl ip
   13418:	ldmdbvs	sp, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
   1341c:	addmi	r6, r5, #72, 18	; 0x120000
   13420:	ldmdavs	sp, {r0, r1, r2, r3, r8, ip, lr, pc}^
   13424:	addmi	r6, r5, #72, 16	; 0x480000
   13428:	ldmvs	sp, {r0, r1, r3, r8, ip, lr, pc}
   1342c:	addmi	r6, r5, #136, 16	; 0x880000
   13430:	ldmvs	sp, {r0, r1, r2, r8, ip, lr, pc}^
   13434:	addmi	r6, r5, #200, 16	; 0xc80000
   13438:	ldmdbvs	sp, {r0, r1, r8, ip, lr, pc}
   1343c:	addmi	r6, r5, #8, 18	; 0x20000
   13440:	andcc	sp, r1, #223	; 0xdf
   13444:	adcmi	r3, r2, #24, 6	; 0x60000000
   13448:	ldmdavs	r8, {r0, r2, r5, r6, r7, ip, lr, pc}
   1344c:	mvnsle	r2, sl, lsl #16
   13450:			; <UNDEFINED> instruction: 0xf7f2e7e3
   13454:	svclt	0x0000ebca
   13458:	stmvs	r3, {r3, r8, sl, ip, sp, pc}
   1345c:	smlabble	r7, fp, r2, r4
   13460:	movwcc	r6, #6146	; 0x1802
   13464:	addsmi	r6, r3, #131	; 0x83
   13468:	movwcs	fp, #4004	; 0xfa4
   1346c:	stclt	0, cr6, [r8, #-524]	; 0xfffffdf4
   13470:	stmdbmi	sp, {r1, r3, r9, sl, lr}
   13474:	ldrbtmi	r2, [r9], #-3
   13478:			; <UNDEFINED> instruction: 0xf8d4f00b
   1347c:	andcs	r4, r5, #180224	; 0x2c000
   13480:	ldrbtmi	r2, [r9], #-0
   13484:	ldcl	7, cr15, [r8, #968]	; 0x3c8
   13488:	andcs	r4, r3, r1, lsl #12
   1348c:			; <UNDEFINED> instruction: 0xf8caf00b
   13490:	andcs	r4, r5, #114688	; 0x1c000
   13494:	ldrbtmi	r2, [r9], #-0
   13498:	stcl	7, cr15, [lr, #968]	; 0x3c8
   1349c:	andcs	r4, r3, r1, lsl #12
   134a0:			; <UNDEFINED> instruction: 0xf8c0f00b
   134a4:	bl	fe851474 <rpl_re_syntax_options@@Base+0xfe7e3994>
   134a8:	muleq	r3, sl, r2
   134ac:	andeq	r6, r3, sl, lsr #5
   134b0:			; <UNDEFINED> instruction: 0x000362be
   134b4:	movwvc	r2, #13057	; 0x3301
   134b8:	svclt	0x00004770
   134bc:	ldrbmi	r7, [r0, -r0, lsl #22]!
   134c0:	ldmdbmi	r5, {r2, r4, r9, fp, lr}
   134c4:	ldrbtmi	fp, [sl], #-1336	; 0xfffffac8
   134c8:	strmi	r6, [r4], -r3, lsl #18
   134cc:	tstvs	r3, r1, lsl #22
   134d0:			; <UNDEFINED> instruction: 0xf8955855
   134d4:	ldmdblt	r2, {r0, r1, r3, r5, r6, r8, sp}
   134d8:	vldrle	d2, [r2, #-0]
   134dc:			; <UNDEFINED> instruction: 0x4602bd38
   134e0:	tstcs	r8, lr, lsl #16
   134e4:			; <UNDEFINED> instruction: 0xf00b4478
   134e8:	stmdbvs	r3!, {r0, r1, r2, r3, r8, fp, ip, sp, lr, pc}
   134ec:	vldmiale	r5!, {d18-d17}
   134f0:	msrcc	SPSR_fxc, r5	; <illegal shifter operand>
   134f4:	stmdami	sl, {r0, r1, r3, r5, r8, ip, sp, pc}
   134f8:	tstcs	r8, r2, lsr #12
   134fc:			; <UNDEFINED> instruction: 0xf00b4478
   13500:	stmdavs	r0!, {r0, r1, r8, fp, ip, sp, lr, pc}^
   13504:	stcl	7, cr15, [r4, #-968]!	; 0xfffffc38
   13508:	pop	{r5, r9, sl, lr}
   1350c:			; <UNDEFINED> instruction: 0xf7f24038
   13510:	svclt	0x0000bd5d
   13514:	andeq	r2, r5, sl, lsl r6
   13518:			; <UNDEFINED> instruction: 0x000004b4
   1351c:	andeq	r6, r3, r0, lsr #5
   13520:			; <UNDEFINED> instruction: 0x000362b0
   13524:			; <UNDEFINED> instruction: 0x4601b530
   13528:	addlt	r4, r3, lr, lsl #24
   1352c:	bleq	151678 <rpl_re_syntax_options@@Base+0xe3b98>
   13530:	ldrbtmi	r2, [ip], #-832	; 0xfffffcc0
   13534:			; <UNDEFINED> instruction: 0xf7f24622
   13538:	tstlt	r8, r0, asr #22
   1353c:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   13540:	ldclt	0, cr11, [r0, #-12]!
   13544:	stmdb	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13548:	ldrbtmi	r4, [sp], #-3336	; 0xfffff2f8
   1354c:			; <UNDEFINED> instruction: 0xf7f26800
   13550:	movtcs	lr, #2850	; 0xb22
   13554:	andcs	r4, r1, #26214400	; 0x1900000
   13558:	andls	r9, r1, r0, lsl #10
   1355c:			; <UNDEFINED> instruction: 0xf7f24620
   13560:			; <UNDEFINED> instruction: 0xe7ebeebc
   13564:	andeq	r4, r5, lr, ror #29
   13568:	andeq	r4, r5, r2, ror #29
   1356c:	andeq	r6, r3, lr, ror r2
   13570:	ldrblt	r4, [r8, #648]!	; 0x288
   13574:	stmdavc	r3, {r0, r3, r5, ip, lr, pc}
   13578:	subsle	r2, r2, sl, lsr fp
   1357c:	eorle	r4, r4, #136, 4	; 0x80000008
   13580:	strmi	r2, [r4], r0, lsl #4
   13584:			; <UNDEFINED> instruction: 0x46164614
   13588:			; <UNDEFINED> instruction: 0xf8104615
   1358c:	blcs	11a2198 <rpl_re_syntax_options@@Base+0x11346b8>
   13590:	blcs	10495c8 <rpl_re_syntax_options@@Base+0xfdbae8>
   13594:			; <UNDEFINED> instruction: 0xf1a3d81c
   13598:	svccs	0x00090730
   1359c:	blcs	ec9a04 <rpl_re_syntax_options@@Base+0xe5bf24>
   135a0:	bllt	fe147ac4 <rpl_re_syntax_options@@Base+0xfe0d9fe4>
   135a4:	stmdbne	r6, {r1, r2, r4, r7, r8, fp, ip, sp, pc}^
   135a8:	ands	r4, fp, r4, lsl #13
   135ac:	strbeq	pc, [r1, -r3, lsr #3]!	; <UNPREDICTABLE>
   135b0:	svccs	0x0005b2ff
   135b4:	blcs	1049988 <rpl_re_syntax_options@@Base+0xfdbea8>
   135b8:	andne	lr, r2, #323584	; 0x4f000
   135bc:	blcc	84a9f4 <rpl_re_syntax_options@@Base+0x7dcf14>
   135c0:	tstmi	sl, #56320	; 0xdc00
   135c4:	svccc	0x0080f5b2
   135c8:	strcs	sp, [r0], #-779	; 0xfffffcf5
   135cc:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   135d0:	b	13de2d8 <rpl_re_syntax_options@@Base+0x13707f8>
   135d4:	lfmle	f1, 2, [r3], #8
   135d8:	tstmi	sl, #48, 22	; 0xc000
   135dc:	svccc	0x0080f5b2
   135e0:	strcs	sp, [r1], #-755	; 0xfffffd0d
   135e4:	bicsle	r4, r0, r1, lsl #5
   135e8:	stfcsd	f3, [lr, #-80]	; 0xffffffb0
   135ec:	strcc	sp, [r2, #-3309]	; 0xfffff313
   135f0:	tsteq	r0, #1073741865	; 0x40000029	; <UNPREDICTABLE>
   135f4:	cmpmi	ip, ip, asr r2
   135f8:	rscle	r2, r7, r0, lsl #28
   135fc:	ldreq	pc, [r0], #-437	; 0xfffffe4b
   13600:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   13604:	stccs	7, cr14, [lr, #-904]	; 0xfffffc78
   13608:	strcs	fp, [r0], #-4052	; 0xfffff02c
   1360c:	addmi	r2, r1, #16777216	; 0x1000000
   13610:			; <UNDEFINED> instruction: 0xf044bf08
   13614:	cfstrscs	mvf0, [r0], {1}
   13618:	strcc	sp, [r2, #-471]	; 0xfffffe29
   1361c:	strtmi	r4, [r2], -r4, lsl #13
   13620:	mcrrne	7, 11, lr, r3, cr3
   13624:	smullsle	r4, r0, r9, r2
   13628:	bcs	eb1738 <rpl_re_syntax_options@@Base+0xe43c58>
   1362c:	ldrmi	sp, [r8], -sp, asr #3
   13630:	stccs	7, cr14, [ip, #-656]	; 0xfffffd70
   13634:	blcs	bc359c <rpl_re_syntax_options@@Base+0xb55abc>
   13638:	strcs	fp, [r1], #-3852	; 0xfffff0f4
   1363c:	bicle	r2, r5, r0, lsl #8
   13640:	strcc	r4, [r4, #-1632]	; 0xfffff9a0
   13644:	mrc2	7, 3, pc, cr12, cr15, {7}
   13648:	stmdacs	r0, {r2, r9, sl, lr}
   1364c:	sbfx	sp, r0, #3, #30
   13650:	svcmi	0x00f0e92d
   13654:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
   13658:	strmi	r8, [r5], -r2, lsl #22
   1365c:			; <UNDEFINED> instruction: 0xf0084ce4
   13660:	stmibmi	r4!, {r0, r9, fp}^
   13664:	streq	pc, [r2, -r8]
   13668:	blmi	ff8e4860 <rpl_re_syntax_options@@Base+0xff876d80>
   1366c:	addslt	r4, r3, r3, ror #21
   13670:	ldrbtmi	r5, [fp], #-2145	; 0xfffff79f
   13674:	tstls	r1, r9, lsl #16
   13678:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   1367c:			; <UNDEFINED> instruction: 0xf7f2589e
   13680:	ldc	13, cr14, [r6, #392]	; 0x188
   13684:	stmdane	r9!, {r1, r3, r6, r8, r9, fp, pc}
   13688:			; <UNDEFINED> instruction: 0xf7ff4628
   1368c:			; <UNDEFINED> instruction: 0x4604fe59
   13690:			; <UNDEFINED> instruction: 0x4628b950
   13694:			; <UNDEFINED> instruction: 0xff6cf7ff
   13698:	stmdacs	r0, {r0, r7, r9, sl, lr}
   1369c:	rschi	pc, r0, r0
   136a0:	strls	r4, [r1], #-1697	; 0xfffff95f
   136a4:	and	r4, r2, r4, lsl #12
   136a8:	movwls	r2, #4864	; 0x1300
   136ac:	blge	265118 <rpl_re_syntax_options@@Base+0x1f7638>
   136b0:	tstcs	r0, r0, lsr #4
   136b4:			; <UNDEFINED> instruction: 0xf7f24618
   136b8:			; <UNDEFINED> instruction: 0xf896ebd4
   136bc:	tstcs	r1, lr, lsl #4
   136c0:	strmi	r9, [r3], -fp, lsl #2
   136c4:			; <UNDEFINED> instruction: 0xf0402a00
   136c8:			; <UNDEFINED> instruction: 0xf89680c8
   136cc:	tstlt	sl, pc, lsl #4
   136d0:	andls	r2, sl, #-1610612736	; 0xa0000000
   136d4:	andcs	fp, r1, #-1073741821	; 0xc0000003
   136d8:			; <UNDEFINED> instruction: 0xb12c9209
   136dc:	blhi	ff0ced60 <rpl_re_syntax_options@@Base+0xff061280>
   136e0:			; <UNDEFINED> instruction: 0xf0429a09
   136e4:	andls	r0, r9, #4, 4	; 0x40000000
   136e8:	cdp	8, 11, cr4, cr0, cr5, {6}
   136ec:	stmdbge	r4, {r3, r6, r8, r9, fp}
   136f0:	ldrbtmi	r9, [r8], #-774	; 0xfffffcfa
   136f4:	strls	r2, [r4, #-768]	; 0xfffffd00
   136f8:	blge	f8314 <rpl_re_syntax_options@@Base+0x8a834>
   136fc:			; <UNDEFINED> instruction: 0xf0179307
   13700:	stmdacs	r0, {r0, r1, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   13704:	bicshi	pc, r3, r0, asr #32
   13708:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
   1370c:	svceq	0x0000f1b8
   13710:	cmphi	r0, r0, asr #32	; <UNPREDICTABLE>
   13714:	svccs	0x00009f03
   13718:	cmphi	r1, r0	; <UNPREDICTABLE>
   1371c:	ldrtmi	r4, [ip], -r2, asr #13
   13720:	stmibvs	r4!, {r0, r1, r5, r6, fp, sp, lr}^
   13724:	movweq	pc, #32803	; 0x8023	; <UNPREDICTABLE>
   13728:	svclt	0x00082b02
   1372c:	beq	8fb5c <rpl_re_syntax_options@@Base+0x2207c>
   13730:	mvnsle	r2, r0, lsl #24
   13734:	svceq	0x0000f1ba
   13738:	mrshi	pc, (UNDEF: 6)	; <UNPREDICTABLE>
   1373c:	andcs	r2, r1, r4, lsl r1
   13740:			; <UNDEFINED> instruction: 0xf998f021
   13744:			; <UNDEFINED> instruction: 0x46042318
   13748:			; <UNDEFINED> instruction: 0xf00afb03
   1374c:			; <UNDEFINED> instruction: 0xf8e8f021
   13750:			; <UNDEFINED> instruction: 0xf8c42301
   13754:			; <UNDEFINED> instruction: 0x6123a000
   13758:	rsbvs	r4, r0, r4, lsl #13
   1375c:	blcs	cb790 <rpl_re_syntax_options@@Base+0x5dcb0>
   13760:	ldmdbvs	sl!, {r0, r1, r2, r8, ip, lr, pc}^
   13764:	ldfeqd	f7, [r8], {12}
   13768:	ldccc	8, cr15, [r8], {76}	; 0x4c
   1376c:			; <UNDEFINED> instruction: 0xf84c6853
   13770:	ldmibvs	pc!, {r2, r4, sl, fp, ip, sp}^	; <UNPREDICTABLE>
   13774:	ldmdavs	fp!, {r0, r1, r2, r5, r7, r8, ip, sp, pc}^
   13778:	mvnsle	r2, sl, lsl #22
   1377c:			; <UNDEFINED> instruction: 0x46e6697a
   13780:	blcc	1518c0 <rpl_re_syntax_options@@Base+0xe3de0>
   13784:	ldfeqd	f7, [r8], {12}
   13788:	movweq	pc, #33026	; 0x8102	; <UNPREDICTABLE>
   1378c:			; <UNDEFINED> instruction: 0xf8d269ff
   13790:	blgt	3fb7f8 <rpl_re_syntax_options@@Base+0x38dd18>
   13794:	andeq	lr, pc, lr, lsl #17
   13798:	stcge	8, cr15, [r4], {76}	; 0x4c
   1379c:	mvnle	r2, r0, lsl #30
   137a0:			; <UNDEFINED> instruction: 0xf7f29803
   137a4:	stmdavs	r1!, {r4, r5, r6, r8, r9, fp, sp, lr, pc}
   137a8:	vstrle.16	s4, [ip, #-2]	; <UNPREDICTABLE>
   137ac:	andscc	pc, r0, #14024704	; 0xd60000
   137b0:	andle	r2, r8, r2, lsl #22
   137b4:	blcs	2d93c <ASN1_STRING_length@plt+0x270d4>
   137b8:	sbcshi	pc, ip, r0
   137bc:	ldrbtmi	r4, [fp], #-2961	; 0xfffff46f
   137c0:			; <UNDEFINED> instruction: 0xf0182218
   137c4:			; <UNDEFINED> instruction: 0xf1b9f959
   137c8:	eorsle	r0, r4, r0, lsl #30
   137cc:	eorcs	pc, r2, #9830400	; 0x960000
   137d0:	bcs	2d864 <ASN1_STRING_length@plt+0x26ffc>
   137d4:	sbchi	pc, r6, r0
   137d8:	svclt	0x00c82b00
   137dc:	stcle	6, cr4, [r5, #-124]!	; 0xffffff84
   137e0:			; <UNDEFINED> instruction: 0xf1074b89
   137e4:			; <UNDEFINED> instruction: 0xf04f3aff
   137e8:			; <UNDEFINED> instruction: 0xf04f0b00
   137ec:	ldrbtmi	r0, [fp], #-2328	; 0xfffff6e8
   137f0:	bcc	44f018 <rpl_re_syntax_options@@Base+0x3e1538>
   137f4:	blx	26d97e <rpl_re_syntax_options@@Base+0x1ffe9e>
   137f8:			; <UNDEFINED> instruction: 0xf7ff000b
   137fc:			; <UNDEFINED> instruction: 0x4601fe93
   13800:			; <UNDEFINED> instruction: 0xf00a2000
   13804:	ldrbmi	pc, [r3, #3643]	; 0xe3b	; <UNPREDICTABLE>
   13808:	vnmls.f32	s26, s16, s8
   1380c:	andcs	r1, r0, r0, lsl sl
   13810:	cdp2	0, 3, cr15, cr4, cr10, {0}
   13814:	bleq	8fc48 <rpl_re_syntax_options@@Base+0x22168>
   13818:	cfstr64le	mvdx4, [fp], #380	; 0x17c
   1381c:	addsmi	r6, pc, #2293760	; 0x230000
   13820:	ldmdbmi	sl!, {r2, ip, lr, pc}^
   13824:	ldrbtmi	r2, [r9], #-0
   13828:	cdp2	0, 2, cr15, cr8, cr10, {0}
   1382c:	andcs	r4, r0, r8, ror r9
   13830:			; <UNDEFINED> instruction: 0xf00a4479
   13834:	blls	930c8 <rpl_re_syntax_options@@Base+0x255e8>
   13838:	cmple	r0, r0, lsl #22
   1383c:	blmi	1b66218 <rpl_re_syntax_options@@Base+0x1af8738>
   13840:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13844:	blls	46d8b4 <rpl_re_syntax_options@@Base+0x3ffdd4>
   13848:			; <UNDEFINED> instruction: 0xf040405a
   1384c:	strtmi	r8, [r0], -r8, asr #2
   13850:	ldc	0, cr11, [sp], #76	; 0x4c
   13854:	pop	{r1, r8, r9, fp, pc}
   13858:	andcs	r8, r2, #240, 30	; 0x3c0
   1385c:	ldr	r9, [r9, -sl, lsl #4]!
   13860:	umullcc	pc, r4, r6, r8	; <UNPREDICTABLE>
   13864:	movwlt	r9, #29441	; 0x7301
   13868:			; <UNDEFINED> instruction: 0xf1ba9001
   1386c:			; <UNDEFINED> instruction: 0xf0400f00
   13870:			; <UNDEFINED> instruction: 0xf8968138
   13874:	blcs	200d4 <ASN1_STRING_length@plt+0x1986c>
   13878:	stmdbmi	r7!, {r0, r1, r2, r3, r4, r5, r6, r8, ip, lr, pc}^
   1387c:	ldrbmi	r2, [r0], -r5, lsl #4
   13880:	ldrbtmi	r4, [r9], #-1744	; 0xfffff930
   13884:	bl	ff651854 <rpl_re_syntax_options@@Base+0xff5e3d74>
   13888:	strmi	r4, [r4], -r9, lsr #12
   1388c:			; <UNDEFINED> instruction: 0xf04f2007
   13890:			; <UNDEFINED> instruction: 0xf0200901
   13894:			; <UNDEFINED> instruction: 0x4621fe59
   13898:	andcs	r4, r0, r2, lsl #12
   1389c:			; <UNDEFINED> instruction: 0xf00a4604
   138a0:	strbmi	pc, [r0], -r1, asr #29	; <UNPREDICTABLE>
   138a4:	bl	fe551874 <rpl_re_syntax_options@@Base+0xfe4e3d94>
   138a8:	blcs	4d4b4 <_IO_stdin_used@@Base+0xec74>
   138ac:	mrrcmi	0, 13, sp, fp, cr13
   138b0:	svceq	0x0004f018
   138b4:	cfstrsvs	mvf4, [r0], #-496	; 0xfffffe10
   138b8:	sbchi	pc, sp, r0, asr #32
   138bc:	sbcsle	r2, r4, r0, lsl #16
   138c0:			; <UNDEFINED> instruction: 0xf7ff4629
   138c4:			; <UNDEFINED> instruction: 0x4604fad3
   138c8:	sbcle	r2, lr, r0, lsl #16
   138cc:	msrcc	SPSR_fxc, r6	; <illegal shifter operand>
   138d0:			; <UNDEFINED> instruction: 0xf0402b00
   138d4:	stmdbvs	r3!, {r0, r2, r3, r4, r5, r6, r7, pc}
   138d8:			; <UNDEFINED> instruction: 0x61233301
   138dc:			; <UNDEFINED> instruction: 0xf8dfe7ae
   138e0:	ldrbtmi	r9, [r9], #320	; 0x140
   138e4:	ldrdvc	pc, [r0], #-137	; 0xffffff77
   138e8:			; <UNDEFINED> instruction: 0xf0002f00
   138ec:	stmdbvs	r3!, {r0, r3, r4, r6, r7, pc}
   138f0:	movwcc	r4, #5672	; 0x1628
   138f4:			; <UNDEFINED> instruction: 0xf0146123
   138f8:	strtmi	pc, [r2], -sp, lsl #25
   138fc:	ldrtmi	r4, [r8], -r1, lsl #12
   13900:	blx	1451906 <rpl_re_syntax_options@@Base+0x13e3e26>
   13904:	msrcc	SPSR_fxc, r6	; <illegal shifter operand>
   13908:	addsle	r2, r7, r0, lsl #22
   1390c:	strtmi	r4, [r9], -r5, asr #16
   13910:			; <UNDEFINED> instruction: 0xf00a4478
   13914:	stmdavs	r3!, {r0, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   13918:	vldrle	d2, [r0, #-0]
   1391c:	strcs	r4, [r0, #-3650]	; 0xfffff1be
   13920:	stmdavs	r0!, {r1, r2, r3, r4, r5, r6, sl, lr}^
   13924:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   13928:	ldrcc	r4, [r8, #-1064]	; 0xfffffbd8
   1392c:	ldc2l	7, cr15, [sl, #1020]!	; 0x3fc
   13930:	ldrtmi	r4, [r0], -r1, lsl #12
   13934:	cdp2	0, 14, cr15, cr8, cr10, {0}
   13938:	ldrmi	r6, [r8, #2083]	; 0x823
   1393c:	ldmdami	fp!, {r0, r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}
   13940:			; <UNDEFINED> instruction: 0xf00a4478
   13944:	ldrb	pc, [r9, -r1, ror #29]!	; <UNPREDICTABLE>
   13948:			; <UNDEFINED> instruction: 0xf7f24638
   1394c:	ldmdbmi	r8!, {r2, r3, r4, r7, r9, fp, sp, lr, pc}
   13950:	strtmi	r2, [r0], -r5, lsl #4
   13954:			; <UNDEFINED> instruction: 0xf7f24479
   13958:			; <UNDEFINED> instruction: 0x4601eb70
   1395c:			; <UNDEFINED> instruction: 0xf00a4620
   13960:	strb	pc, [fp, -r1, ror #28]!	; <UNPREDICTABLE>
   13964:	ldrmi	r2, [pc], -r3, lsl #22
   13968:	strcs	fp, [r3, -r8, lsr #31]
   1396c:			; <UNDEFINED> instruction: 0xf73f2b00
   13970:	smmlar	r4, r7, pc, sl	; <UNPREDICTABLE>
   13974:	ldrbtmi	r4, [fp], #-2863	; 0xfffff4d1
   13978:	strtmi	lr, [r8], -r2, lsr #14
   1397c:	stc2l	0, cr15, [r0, #-96]!	; 0xffffffa0
   13980:	stmdacs	r0, {r2, r9, sl, lr}
   13984:			; <UNDEFINED> instruction: 0x4601d05e
   13988:	strtmi	r4, [sl], -fp, lsr #16
   1398c:			; <UNDEFINED> instruction: 0xf0144478
   13990:	strmi	pc, [r0], r9, asr #25
   13994:			; <UNDEFINED> instruction: 0xf7f24620
   13998:	stmdbmi	r8!, {r2, r3, r4, r8, r9, fp, sp, lr, pc}
   1399c:	ldrbmi	r2, [r0], -r5, lsl #4
   139a0:			; <UNDEFINED> instruction: 0xf7f24479
   139a4:			; <UNDEFINED> instruction: 0xf1b8eb4a
   139a8:	svclt	0x00140f00
   139ac:	strtmi	r4, [r9], -r1, asr #12
   139b0:	strb	r4, [fp, -r4, lsl #12]!
   139b4:	svceq	0x0000f1ba
   139b8:	strcs	sp, [r0], #-93	; 0xffffffa3
   139bc:			; <UNDEFINED> instruction: 0xf1bae73e
   139c0:	mvnsle	r0, r0, lsl #30
   139c4:	andcs	r4, r5, #491520	; 0x78000
   139c8:			; <UNDEFINED> instruction: 0xf7f24479
   139cc:			; <UNDEFINED> instruction: 0x4601eb36
   139d0:	tstls	r1, r0, asr #12
   139d4:	b	12d19a4 <rpl_re_syntax_options@@Base+0x1263ec4>
   139d8:	strmi	r9, [r2], -r1, lsl #18
   139dc:			; <UNDEFINED> instruction: 0xf00a2000
   139e0:	strb	pc, [sl, r1, lsr #28]!	; <UNPREDICTABLE>
   139e4:	andhi	pc, r0, pc, lsr #7
	...
   139f0:	andeq	r2, r5, r8, ror r4
   139f4:	andeq	r0, r0, ip, asr #9
   139f8:	andeq	r2, r5, lr, ror #8
   139fc:			; <UNDEFINED> instruction: 0x000004b4
   13a00:			; <UNDEFINED> instruction: 0xfffffcb3
   13a04:			; <UNDEFINED> instruction: 0xfffffb67
   13a08:	andeq	r6, r3, r2, asr r0
   13a0c:	andeq	r6, r3, lr, lsl r0
   13a10:	andeq	lr, r3, ip, lsr #6
   13a14:	andeq	r2, r5, r0, lsr #5
   13a18:	andeq	r5, r3, lr, ror pc
   13a1c:	andeq	r4, r5, ip, ror #22
   13a20:	andeq	r4, r5, lr, lsr fp
   13a24:	andeq	r5, r3, ip, lsr pc
   13a28:	andeq	sp, r3, r0, asr r6
   13a2c:	andeq	lr, r3, ip, lsl r2
   13a30:	andeq	r5, r3, r0, asr #29
   13a34:			; <UNDEFINED> instruction: 0xfffff997
   13a38:	andeq	sl, r2, r8, asr #30
   13a3c:	andeq	r5, r3, r0, ror #28
   13a40:	andeq	sl, r2, r4, ror #31
   13a44:	andcs	r4, r5, #40, 18	; 0xa0000
   13a48:	ldrbtmi	r4, [r9], #-1744	; 0xfffff930
   13a4c:	b	ffd51a1c <rpl_re_syntax_options@@Base+0xffce3f3c>
   13a50:	strmi	r4, [r4], -r9, lsr #12
   13a54:	stmdacs	r0, {r1, r3, r4, r8, r9, sl, sp, lr, pc}
   13a58:	svcge	0x0007f43f
   13a5c:			; <UNDEFINED> instruction: 0xf7ff4629
   13a60:	stmdacs	r0, {r0, r2, r9, fp, ip, sp, lr, pc}
   13a64:	svcge	0x0001f43f
   13a68:	stc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
   13a6c:	strtmi	r6, [r9], -r0, lsr #24
   13a70:	blx	1b51a76 <rpl_re_syntax_options@@Base+0x1ae3f96>
   13a74:	ldmdbmi	sp, {r0, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   13a78:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   13a7c:	b	ff751a4c <rpl_re_syntax_options@@Base+0xff6e3f6c>
   13a80:	svceq	0x000bf118
   13a84:			; <UNDEFINED> instruction: 0xd1a34601
   13a88:			; <UNDEFINED> instruction: 0xf7f29001
   13a8c:	stmdbls	r1, {r1, r2, r3, r4, r5, r7, r9, sl, fp, sp, lr, pc}
   13a90:	stmdavs	r0!, {r2, r9, sl, lr}
   13a94:			; <UNDEFINED> instruction: 0xf7f29101
   13a98:	stmdbls	r1, {r1, r2, r3, r4, r5, r6, fp, sp, lr, pc}
   13a9c:	ldr	r4, [sp, r2, lsl #12]
   13aa0:			; <UNDEFINED> instruction: 0xf7ff4638
   13aa4:	strmi	pc, [r7], -fp, lsr #24
   13aa8:	subeq	pc, r0, r9, asr #17
   13aac:			; <UNDEFINED> instruction: 0xf7f2e71f
   13ab0:	cmncs	lr, #172, 28	; 0xac0
   13ab4:	andvs	r4, r3, r4, lsl #12
   13ab8:	svceq	0x0000f1ba
   13abc:	svcge	0x007df47f
   13ac0:	ldrbmi	r4, [r0], -fp, lsl #18
   13ac4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   13ac8:	b	fedd1a98 <rpl_re_syntax_options@@Base+0xfed63fb8>
   13acc:	strb	r4, [r0, r1, lsl #12]!
   13ad0:	stmdami	r8, {r1, r9, sl, lr}
   13ad4:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   13ad8:	cdp2	0, 1, cr15, cr6, cr10, {0}
   13adc:			; <UNDEFINED> instruction: 0xf7f2e6fb
   13ae0:	strcs	lr, [r0], #-3238	; 0xfffff35a
   13ae4:	svclt	0x0000e5e3
   13ae8:			; <UNDEFINED> instruction: 0x00035db6
   13aec:	andeq	sl, r2, r2, lsr pc
   13af0:	andeq	sl, r2, r6, ror #29
   13af4:	strdeq	r5, [r3], -lr
   13af8:	ldrbmi	lr, [r0, sp, lsr #18]!
   13afc:	strmi	r4, [r8], -r2, lsl #13
   13b00:			; <UNDEFINED> instruction: 0xf7f2460f
   13b04:			; <UNDEFINED> instruction: 0xf8daeb20
   13b08:			; <UNDEFINED> instruction: 0xf1b99000
   13b0c:	eorsle	r0, r7, r0, lsl #30
   13b10:	stmdaeq	r1, {r8, ip, sp, lr, pc}
   13b14:	and	r4, r4, r6, lsl #12
   13b18:	svcls	0x0004f85a
   13b1c:	svceq	0x0000f1b9
   13b20:	strbmi	sp, [r8], -lr, lsr #32
   13b24:	bl	3d1af4 <rpl_re_syntax_options@@Base+0x364014>
   13b28:	blle	ffd64548 <rpl_re_syntax_options@@Base+0xffcf6a68>
   13b2c:	bl	1dac48 <rpl_re_syntax_options@@Base+0x16d168>
   13b30:	strbmi	r0, [sp], #-264	; 0xfffffef8
   13b34:			; <UNDEFINED> instruction: 0xf8154634
   13b38:	stmdacc	r1, {r0, r8, sl, fp, ip, sp}
   13b3c:			; <UNDEFINED> instruction: 0xf1a33c01
   13b40:	bcs	65444c <rpl_re_syntax_options@@Base+0x5e696c>
   13b44:	stccs	8, cr15, [r1, #-68]	; 0xffffffbc
   13b48:			; <UNDEFINED> instruction: 0x3320bf98
   13b4c:	stfeqp	f7, [r1], {162}	; 0xa2
   13b50:	svceq	0x0019f1bc
   13b54:	eorcc	fp, r0, #152, 30	; 0x260
   13b58:			; <UNDEFINED> instruction: 0xd1dd429a
   13b5c:	svclt	0x00a82c00
   13b60:	ble	ffa1db68 <rpl_re_syntax_options@@Base+0xff9b0088>
   13b64:	bicsle	r3, r7, r1
   13b68:	andle	r1, r6, r3, ror #24
   13b6c:	blcs	bab060 <rpl_re_syntax_options@@Base+0xb3d580>
   13b70:			; <UNDEFINED> instruction: 0xf899d003
   13b74:	blcs	b9fb7c <rpl_re_syntax_options@@Base+0xb3209c>
   13b78:	andcs	sp, r1, lr, asr #3
   13b7c:			; <UNDEFINED> instruction: 0x87f0e8bd
   13b80:	pop	{r3, r6, r9, sl, lr}
   13b84:	svclt	0x000087f0
   13b88:			; <UNDEFINED> instruction: 0x4604b538
   13b8c:	bmi	2e67bc <rpl_re_syntax_options@@Base+0x278cdc>
   13b90:	ldmpl	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   13b94:	tstlt	r8, r8, ror #31
   13b98:			; <UNDEFINED> instruction: 0xf7ff68a1
   13b9c:	smlaltblt	pc, r0, sp, pc	; <UNPREDICTABLE>
   13ba0:	ldrdeq	pc, [r0], r5
   13ba4:	stmiavs	r1!, {r4, r5, r8, ip, sp, pc}
   13ba8:			; <UNDEFINED> instruction: 0xffa6f7ff
   13bac:	andeq	pc, r1, r0, lsl #1
   13bb0:	lfmlt	f3, 1, [r8, #-768]!	; 0xfffffd00
   13bb4:	ldclt	0, cr2, [r8, #-4]!
   13bb8:	andeq	r1, r5, r0, asr pc
   13bbc:			; <UNDEFINED> instruction: 0x000004b4
   13bc0:	ldmdbmi	fp, {r1, r3, r4, r8, r9, fp, lr}
   13bc4:	ldrbtmi	r4, [fp], #-2587	; 0xfffff5e5
   13bc8:	cfldrsvs	mvf4, [r8], {121}	; 0x79
   13bcc:	addlt	fp, r7, r0, lsr r5
   13bd0:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   13bd4:			; <UNDEFINED> instruction: 0xf04f9205
   13bd8:	bicslt	r0, r0, r0, lsl #4
   13bdc:	strtmi	sl, [r9], -r1, lsl #26
   13be0:	blx	17d1be6 <rpl_re_syntax_options@@Base+0x1764106>
   13be4:	ldmib	sp, {r0, r3, sp, lr, pc}^
   13be8:			; <UNDEFINED> instruction: 0xf7f20401
   13bec:	stmdavs	r0!, {r1, r4, r5, r6, r7, r8, fp, sp, lr, pc}^
   13bf0:	stmib	lr!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13bf4:			; <UNDEFINED> instruction: 0xf7f24620
   13bf8:	strtmi	lr, [r8], -ip, ror #19
   13bfc:	blx	1651c02 <rpl_re_syntax_options@@Base+0x15e4122>
   13c00:	stmdacs	r0, {r2, r9, sl, lr}
   13c04:	stfmid	f5, [ip, #-956]	; 0xfffffc44
   13c08:	cfstrsvs	mvf4, [r8], #-500	; 0xfffffe0c
   13c0c:			; <UNDEFINED> instruction: 0xf924f7ff
   13c10:	bmi	2accc8 <rpl_re_syntax_options@@Base+0x23f1e8>
   13c14:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   13c18:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   13c1c:	subsmi	r9, sl, r5, lsl #22
   13c20:	andlt	sp, r7, r1, lsl #2
   13c24:			; <UNDEFINED> instruction: 0xf7f2bd30
   13c28:	svclt	0x0000ec02
   13c2c:	andeq	r4, r5, sl, asr r8
   13c30:	andeq	r1, r5, r8, lsl pc
   13c34:	andeq	r0, r0, ip, asr #9
   13c38:	andeq	r4, r5, r8, lsl r8
   13c3c:	andeq	r1, r5, sl, asr #29
   13c40:			; <UNDEFINED> instruction: 0x4604b510
   13c44:	b	1fd1c14 <rpl_re_syntax_options@@Base+0x1f64134>
   13c48:	strtmi	r1, [r0], -r1, lsr #16
   13c4c:	blx	1e51c52 <rpl_re_syntax_options@@Base+0x1de4172>
   13c50:	strtmi	fp, [r0], -r0, lsr #18
   13c54:			; <UNDEFINED> instruction: 0x4010e8bd
   13c58:	stclt	7, cr15, [sl], {255}	; 0xff
   13c5c:	svclt	0x0000bd10
   13c60:	ldrdcs	lr, [r0], -r0
   13c64:	teqlt	r3, r3, lsl r8
   13c68:	subne	lr, r0, r0, asr #23
   13c6c:			; <UNDEFINED> instruction: 0xf8124418
   13c70:	blcs	2387c <ASN1_STRING_length@plt+0x1d014>
   13c74:			; <UNDEFINED> instruction: 0x4770d1f8
   13c78:			; <UNDEFINED> instruction: 0x4605b538
   13c7c:	stmdavs	r0, {r2, r3, r9, sl, lr}
   13c80:			; <UNDEFINED> instruction: 0xf7f26809
   13c84:	ldmdblt	r0!, {r2, r5, r7, r8, sl, fp, sp, lr, pc}
   13c88:	stmdavs	r3!, {r3, r5, r6, fp, sp, lr}^
   13c8c:	blx	fec1a794 <rpl_re_syntax_options@@Base+0xfebaccb4>
   13c90:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   13c94:	andcs	fp, r0, r8, lsr sp
   13c98:	svclt	0x0000bd38
   13c9c:	svcmi	0x00f0e92d
   13ca0:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
   13ca4:	ldmdbmi	r3!, {r1, r8, r9, fp, pc}
   13ca8:	ldrbtmi	r4, [r9], #-2867	; 0xfffff4cd
   13cac:	beq	44f4d4 <rpl_re_syntax_options@@Base+0x3e19f4>
   13cb0:	stmiapl	fp, {r0, r1, r2, r3, r6, r7, ip, sp, pc}^
   13cb4:			; <UNDEFINED> instruction: 0xf10dac07
   13cb8:	ldmdavs	fp, {r5, r8, fp}
   13cbc:			; <UNDEFINED> instruction: 0xf04f934d
   13cc0:	movwcs	r0, #768	; 0x300
   13cc4:			; <UNDEFINED> instruction: 0xf8c96023
   13cc8:	bcs	1fcd0 <ASN1_STRING_length@plt+0x19468>
   13ccc:	blmi	b08204 <rpl_re_syntax_options@@Base+0xa9a724>
   13cd0:	movwls	r4, #21627	; 0x547b
   13cd4:	ldrdlt	pc, [r8], pc	; <UNPREDICTABLE>
   13cd8:			; <UNDEFINED> instruction: 0xf10d44fb
   13cdc:	strbmi	r0, [r3], -r4, lsr #20
   13ce0:	strbmi	r2, [r9], -sl, lsl #4
   13ce4:			; <UNDEFINED> instruction: 0xf7f24620
   13ce8:	stmdacs	r0, {r3, r6, r7, r8, r9, fp, sp, lr, pc}
   13cec:	stmdavs	r2!, {r0, r1, r3, r5, r8, sl, fp, ip, lr, pc}
   13cf0:			; <UNDEFINED> instruction: 0xf8124610
   13cf4:	blcs	362900 <rpl_re_syntax_options@@Base+0x2f4e20>
   13cf8:	blcs	249d80 <rpl_re_syntax_options@@Base+0x1dc2a0>
   13cfc:	bge	38a0e4 <rpl_re_syntax_options@@Base+0x31c604>
   13d00:	stcge	15, cr10, [sl, #-44]	; 0xffffffd4
   13d04:	ldrbmi	sl, [r3], -ip, lsl #28
   13d08:	stmib	sp, {r0, r3, r4, r6, r9, sl, lr}^
   13d0c:	strls	r5, [r0], -r1, lsl #14
   13d10:			; <UNDEFINED> instruction: 0xf7f29204
   13d14:	bls	14dd9c <rpl_re_syntax_options@@Base+0xe02bc>
   13d18:	mvnle	r2, r5, lsl #16
   13d1c:	ldmdavs	r2!, {r0, r4, r9, sl, lr}
   13d20:	bcc	2de24 <ASN1_STRING_length@plt+0x275bc>
   13d24:	cdp	8, 1, cr6, cr8, cr11, {1}
   13d28:	svclt	0x00180a10
   13d2c:	sfmls	f2, 4, [r5, #-4]
   13d30:	andvc	lr, r0, #3358720	; 0x334000
   13d34:	ldrdcs	pc, [r0], -sl
   13d38:	strb	r4, [lr, r8, lsr #15]
   13d3c:	sbcsle	r2, r7, r0, lsr #22
   13d40:	sbcle	r2, ip, r3, lsr #22
   13d44:	stmdavs	r0!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   13d48:	stmdb	r2, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13d4c:	blmi	2a6588 <rpl_re_syntax_options@@Base+0x238aa8>
   13d50:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13d54:	blls	136ddc4 <rpl_re_syntax_options@@Base+0x13002e4>
   13d58:	qaddle	r4, sl, r9
   13d5c:	sublt	r2, pc, r1
   13d60:	blhi	cf05c <rpl_re_syntax_options@@Base+0x6157c>
   13d64:	svchi	0x00f0e8bd
   13d68:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   13d6c:	ldr	r9, [r1, r5, lsl #6]!
   13d70:	bl	1751d40 <rpl_re_syntax_options@@Base+0x16e4260>
   13d74:	andeq	r1, r5, r6, lsr lr
   13d78:	andeq	r0, r0, ip, asr #9
   13d7c:			; <UNDEFINED> instruction: 0x000002bd
   13d80:	andeq	r5, r3, r4, lsl #23
   13d84:	muleq	r5, r0, sp
   13d88:	andeq	r0, r0, r7, lsl #3
   13d8c:	svcmi	0x00f8e92d
   13d90:	andcs	r4, r8, r5, lsl #12
   13d94:	ldrmi	r4, [r6], -pc, lsl #12
   13d98:			; <UNDEFINED> instruction: 0xf8dd4698
   13d9c:			; <UNDEFINED> instruction: 0xf0209028
   13da0:			; <UNDEFINED> instruction: 0x4604fdbf
   13da4:			; <UNDEFINED> instruction: 0xf0144638
   13da8:			; <UNDEFINED> instruction: 0x4621fa35
   13dac:	stmdavs	r8!, {r0, r1, r2, r9, sl, lr}
   13db0:	strvc	lr, [r0], -r4, asr #19
   13db4:			; <UNDEFINED> instruction: 0xf85af7ff
   13db8:	strmi	r2, [r6], -r2, lsl #6
   13dbc:	eorvs	fp, r7, r0, lsl #6
   13dc0:	andcc	pc, r0, r8, asr #17
   13dc4:	svceq	0x0000f1b9
   13dc8:	stmdavs	r2!, {r0, r1, r2, r3, r5, ip, lr, pc}
   13dcc:	stmdavs	r3!, {r5, r9, sl, lr}^
   13dd0:	andcs	pc, r0, r9, asr #17
   13dd4:	andcc	pc, r4, r9, asr #17
   13dd8:	ldm	sl!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13ddc:	pop	{r4, r5, r9, sl, lr}
   13de0:			; <UNDEFINED> instruction: 0xf1bb8ff8
   13de4:	stcle	15, cr0, [r9, #-0]
   13de8:	svc	0x00f6f7f1
   13dec:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
   13df0:			; <UNDEFINED> instruction: 0x46214453
   13df4:	stmdavs	r8!, {r5, r8, r9, ip, sp, pc}
   13df8:			; <UNDEFINED> instruction: 0xf7ff6023
   13dfc:	bllt	451ee0 <rpl_re_syntax_options@@Base+0x3e4400>
   13e00:	ldrdge	pc, [r0], -r4
   13e04:	ldrbmi	r2, [r0], -lr, lsr #2
   13e08:	svc	0x00e6f7f1
   13e0c:	strmi	r2, [r2], -lr, lsr #2
   13e10:	bleq	2cec98 <rpl_re_syntax_options@@Base+0x2611b8>
   13e14:	bcs	1fe20 <ASN1_STRING_length@plt+0x195b8>
   13e18:	ldrmi	sp, [r3], -r3, ror #3
   13e1c:	eorvs	r4, r7, r6, lsl r6
   13e20:	andcc	pc, r0, r8, asr #17
   13e24:	svceq	0x0000f1b9
   13e28:	ldrtmi	sp, [r8], -pc, asr #3
   13e2c:	ldm	r0, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13e30:			; <UNDEFINED> instruction: 0xf7f24620
   13e34:	ldrtmi	lr, [r0], -lr, asr #17
   13e38:	svchi	0x00f8e8bd
   13e3c:	ldr	r2, [lr, r0, lsl #6]!
   13e40:	strmi	r4, [r3], -r6, lsl #12
   13e44:			; <UNDEFINED> instruction: 0x4606e7bb
   13e48:	ldr	r2, [r8, r1, lsl #6]!
   13e4c:	svcmi	0x00f0e92d
   13e50:	ldrmi	fp, [r9], r3, lsl #1
   13e54:			; <UNDEFINED> instruction: 0xf89d4680
   13e58:	andcs	r3, r8, ip, lsr r0
   13e5c:			; <UNDEFINED> instruction: 0x460f4615
   13e60:	mlaslt	r4, sp, r8, pc	; <UNPREDICTABLE>
   13e64:			; <UNDEFINED> instruction: 0xf89d9301
   13e68:			; <UNDEFINED> instruction: 0xf020a038
   13e6c:	tstcs	ip, r9, asr sp	; <UNPREDICTABLE>
   13e70:	andcs	r4, r1, r6, lsl #12
   13e74:	ldc2l	0, cr15, [lr, #128]!	; 0x80
   13e78:	ldrtmi	r4, [r8], -r4, lsl #12
   13e7c:			; <UNDEFINED> instruction: 0xf9caf014
   13e80:	vqdmulh.s<illegal width 8>	d25, d0, d12
   13e84:			; <UNDEFINED> instruction: 0xf8c412bb
   13e88:	addsmi	r9, r5, #0
   13e8c:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
   13e90:	andlt	pc, r8, r4, lsl #17
   13e94:	stmib	r6, {r0, r1, r5, r6, sp, lr}^
   13e98:			; <UNDEFINED> instruction: 0xf1ba0500
   13e9c:			; <UNDEFINED> instruction: 0xd1210f00
   13ea0:	blcs	3aad8 <ASN1_STRING_length@plt+0x34270>
   13ea4:	blls	8aaf0 <rpl_re_syntax_options@@Base+0x1d010>
   13ea8:	ldrdeq	pc, [r0], -r8
   13eac:	ldrtmi	fp, [r1], -fp, lsr #2
   13eb0:			; <UNDEFINED> instruction: 0xf84af7ff
   13eb4:			; <UNDEFINED> instruction: 0xf8d8b948
   13eb8:	strtmi	r0, [r2], -r0
   13ebc:			; <UNDEFINED> instruction: 0xf7ff4631
   13ec0:	andcs	pc, r1, r1, ror r8	; <UNPREDICTABLE>
   13ec4:	pop	{r0, r1, ip, sp, pc}
   13ec8:	ldmdavs	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   13ecc:	stm	r0, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   13ed0:			; <UNDEFINED> instruction: 0xf7f24630
   13ed4:			; <UNDEFINED> instruction: 0x4620e87e
   13ed8:	ldmda	sl!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   13edc:	andlt	r2, r3, r0
   13ee0:	svchi	0x00f0e8bd
   13ee4:			; <UNDEFINED> instruction: 0xf7ff4638
   13ee8:	stmdacs	r0, {r0, r1, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   13eec:	stmdavs	r3!, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   13ef0:	ldrb	r9, [r5, ip, lsl #6]
   13ef4:	mvnsmi	lr, #737280	; 0xb4000
   13ef8:	cdpmi	0, 2, cr11, cr2, cr9, {4}
   13efc:	ldrtne	pc, [fp], #576	; 0x240	; <UNPREDICTABLE>
   13f00:	adcmi	r4, r2, #2112	; 0x840
   13f04:	andcs	fp, r0, #8, 30
   13f08:	andls	r4, r5, #2113929216	; 0x7e000000
   13f0c:	strls	r2, [r0], #-1024	; 0xfffffc00
   13f10:			; <UNDEFINED> instruction: 0x461f5975
   13f14:			; <UNDEFINED> instruction: 0xf89dab06
   13f18:	stmdavs	sp!, {r2, r6, ip, pc}
   13f1c:			; <UNDEFINED> instruction: 0xf04f9507
   13f20:	strmi	r0, [r0], r0, lsl #10
   13f24:	strmi	r9, [lr], -r6, lsl #8
   13f28:			; <UNDEFINED> instruction: 0xff30f7ff
   13f2c:	biclt	r9, r8, r5, lsl #20
   13f30:	blcs	bab50 <rpl_re_syntax_options@@Base+0x4d070>
   13f34:	strtmi	sp, [r0], -fp
   13f38:	blmi	4e6790 <rpl_re_syntax_options@@Base+0x478cb0>
   13f3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   13f40:	blls	1edfb0 <rpl_re_syntax_options@@Base+0x1804d0>
   13f44:	tstle	sl, sl, asr r0
   13f48:	pop	{r0, r3, ip, sp, pc}
   13f4c:	stmdavs	r3, {r4, r5, r6, r7, r8, r9, pc}
   13f50:	adcsmi	r4, fp, #5242880	; 0x500000
   13f54:	blls	44ab18 <rpl_re_syntax_options@@Base+0x3dd038>
   13f58:	andcs	r6, r1, r7
   13f5c:	andls	pc, r8, r5, lsl #17
   13f60:	strb	r6, [r9, fp, rrx]!
   13f64:	strcs	r9, [r1], #-2320	; 0xfffff6f0
   13f68:			; <UNDEFINED> instruction: 0x4640463b
   13f6c:	andls	pc, r4, sp, asr #17
   13f70:	ldrtmi	r9, [r1], -r0, lsl #2
   13f74:	strmi	lr, [r2], #-2509	; 0xfffff633
   13f78:			; <UNDEFINED> instruction: 0xff68f7ff
   13f7c:			; <UNDEFINED> instruction: 0xf7f2e7dc
   13f80:	svclt	0x0000ea56
   13f84:	ldrdeq	r1, [r5], -r8
   13f88:	andeq	r0, r0, ip, asr #9
   13f8c:	andeq	r1, r5, r4, lsr #23
   13f90:	addlt	fp, r4, r0, ror r5
   13f94:	cdpls	4, 0, cr2, cr8, cr1, {0}
   13f98:	mlapl	r4, sp, r8, pc	; <UNPREDICTABLE>
   13f9c:	strls	r9, [r2], #-1027	; 0xfffffbfd
   13fa0:	strvs	lr, [r0, #-2509]	; 0xfffff633
   13fa4:			; <UNDEFINED> instruction: 0xff52f7ff
   13fa8:	ldcllt	0, cr11, [r0, #-16]!
   13fac:	blmi	ba6868 <rpl_re_syntax_options@@Base+0xb38d88>
   13fb0:	push	{r1, r3, r4, r5, r6, sl, lr}
   13fb4:			; <UNDEFINED> instruction: 0x460743f0
   13fb8:	ldrdlt	r5, [r5], r3
   13fbc:	strmi	r2, [ip], -r8
   13fc0:	movwls	r6, #14363	; 0x381b
   13fc4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   13fc8:	stc2	0, cr15, [sl], #128	; 0x80
   13fcc:	strcs	r6, [r0], -r3, ror #16
   13fd0:	blcs	797e0 <rpl_re_syntax_options@@Base+0xbd00>
   13fd4:	andsle	r4, lr, r5, lsl #12
   13fd8:	blge	ae368 <rpl_re_syntax_options@@Base+0x40888>
   13fdc:	ldrtmi	r9, [r8], -r0
   13fe0:	stmiavs	r1!, {r4, r6, r9, fp, sp}
   13fe4:	ldrtmi	fp, [r2], -r8, lsl #30
   13fe8:	mrc2	7, 6, pc, cr0, cr15, {7}
   13fec:	cmnlt	r0, r0, lsl #13
   13ff0:	ldrtmi	r6, [r0], -r3, lsl #16
   13ff4:	ldrdcs	pc, [r4], -r8
   13ff8:	stmdbeq	r2, {r0, r1, r8, r9, fp, sp, lr, pc}
   13ffc:	ldmib	r0, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14000:	blle	5e560c <rpl_re_syntax_options@@Base+0x577b2c>
   14004:	blcs	bac14 <rpl_re_syntax_options@@Base+0x4d134>
   14008:	blcs	8808c <rpl_re_syntax_options@@Base+0x1a5ac>
   1400c:			; <UNDEFINED> instruction: 0x2600d019
   14010:			; <UNDEFINED> instruction: 0xf7f16828
   14014:			; <UNDEFINED> instruction: 0x4628efde
   14018:	svc	0x00daf7f1
   1401c:	blmi	4a6870 <rpl_re_syntax_options@@Base+0x438d90>
   14020:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14024:	blls	ee094 <rpl_re_syntax_options@@Base+0x805b4>
   14028:	tstle	r9, sl, asr r0
   1402c:	andlt	r4, r5, r0, lsr r6
   14030:	mvnshi	lr, #12386304	; 0xbd0000
   14034:			; <UNDEFINED> instruction: 0x46296838
   14038:			; <UNDEFINED> instruction: 0xf888f7ff
   1403c:	eorsvc	r2, fp, #67108864	; 0x4000000
   14040:			; <UNDEFINED> instruction: 0xf898e7e6
   14044:	blcs	2006c <ASN1_STRING_length@plt+0x19804>
   14048:	stmiavs	r3!, {r0, r5, r6, r7, ip, lr, pc}^
   1404c:	strcs	r2, [r1], -r1, lsl #4
   14050:	blcs	142c1e0 <rpl_re_syntax_options@@Base+0x13be700>
   14054:	vmax.f32	d27, d0, d4
   14058:	strhtvs	r1, [r3], #59	; 0x3b
   1405c:			; <UNDEFINED> instruction: 0xe7d7723e
   14060:	stmib	r4!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14064:	andeq	r1, r5, r0, lsr fp
   14068:	andeq	r0, r0, ip, asr #9
   1406c:	andeq	r1, r5, r0, asr #21
   14070:	svcmi	0x00f0e92d
   14074:	bmi	fa58d8 <rpl_re_syntax_options@@Base+0xf37df8>
   14078:	blmi	fa5ae4 <rpl_re_syntax_options@@Base+0xf38004>
   1407c:	ldrbtmi	fp, [sl], #-135	; 0xffffff79
   14080:	andcs	r4, r8, r0, lsl #13
   14084:	ldmpl	r3, {r1, r2, r3, r9, sl, lr}^
   14088:			; <UNDEFINED> instruction: 0xf89d2100
   1408c:	ldmdavs	fp, {r2, r6, sp, pc}
   14090:			; <UNDEFINED> instruction: 0xf04f9305
   14094:	mrsls	r0, LR_abt
   14098:	mcrr2	0, 2, pc, r2, cr0	; <UNPREDICTABLE>
   1409c:	strmi	r2, [r4], -r1, lsl #28
   140a0:	strcs	sp, [r0, #-15]
   140a4:			; <UNDEFINED> instruction: 0xf7f14620
   140a8:	bmi	d0ff00 <rpl_re_syntax_options@@Base+0xca2420>
   140ac:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
   140b0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   140b4:	subsmi	r9, sl, r5, lsl #22
   140b8:			; <UNDEFINED> instruction: 0x4628d158
   140bc:	pop	{r0, r1, r2, ip, sp, pc}
   140c0:	shsub8mi	r8, r8, r0
   140c4:	ldc2	7, cr15, [ip, #1020]!	; 0x3fc
   140c8:	stmdacs	r0, {r0, r2, r9, sl, lr}
   140cc:	vrhadd.s8	<illegal reg q14.5>, q8, <illegal reg q12.5>
   140d0:	ldrmi	r1, [r9, #955]	; 0x3bb
   140d4:			; <UNDEFINED> instruction: 0xf04fbf08
   140d8:	ldrtmi	r0, [r9], -r0, lsl #18
   140dc:	strbmi	sl, [sl], -r4, lsl #22
   140e0:	strls	r4, [r0], #-1600	; 0xfffff9c0
   140e4:	mrc2	7, 2, pc, cr2, cr15, {7}
   140e8:	mvnslt	r4, r3, lsl #13
   140ec:	blcs	bad04 <rpl_re_syntax_options@@Base+0x4d224>
   140f0:	blcs	8810c <rpl_re_syntax_options@@Base+0x1a62c>
   140f4:	stmdavs	r0!, {r1, r3, r4, ip, lr, pc}
   140f8:	svc	0x006af7f1
   140fc:	blls	44e04c <rpl_re_syntax_options@@Base+0x3e056c>
   14100:	eorle	r2, fp, r0, lsl #22
   14104:			; <UNDEFINED> instruction: 0x4628ddf7
   14108:	stmdb	sl, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1410c:	rscsle	r1, r2, r3, asr #24
   14110:	ldrdcc	pc, [r0], -fp
   14114:	rscle	r4, lr, r3, lsl #5
   14118:			; <UNDEFINED> instruction: 0xf8cb9b10
   1411c:			; <UNDEFINED> instruction: 0xf88b0000
   14120:			; <UNDEFINED> instruction: 0xf8cba008
   14124:			; <UNDEFINED> instruction: 0xf8883004
   14128:	strb	r6, [r4, r8]!
   1412c:			; <UNDEFINED> instruction: 0xf7f22000
   14130:			; <UNDEFINED> instruction: 0x1e03e938
   14134:	bls	44b0b8 <rpl_re_syntax_options@@Base+0x3dd5d8>
   14138:	ldrtmi	r2, [r9], -r0, lsl #12
   1413c:			; <UNDEFINED> instruction: 0xf8cd4640
   14140:	andls	sl, r0, #4
   14144:	strls	r4, [r3], -sl, asr #12
   14148:			; <UNDEFINED> instruction: 0xf7ff9602
   1414c:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   14150:	movwcs	sp, #4305	; 0x10d1
   14154:			; <UNDEFINED> instruction: 0xf8884605
   14158:	strb	r3, [ip, r8]
   1415c:	ldrdeq	pc, [r0], -r8
   14160:			; <UNDEFINED> instruction: 0xf7fe4621
   14164:			; <UNDEFINED> instruction: 0xf888fff3
   14168:	strb	r6, [r4, r8]
   1416c:	ldmdb	lr, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14170:	andeq	r1, r5, r2, ror #20
   14174:	andeq	r0, r0, ip, asr #9
   14178:	andeq	r1, r5, r2, lsr sl
   1417c:	blmi	11a6a98 <rpl_re_syntax_options@@Base+0x1138fb8>
   14180:	push	{r1, r3, r4, r5, r6, sl, lr}
   14184:	strdlt	r4, [r4], r0	; <UNPREDICTABLE>
   14188:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1418c:			; <UNDEFINED> instruction: 0xf04f9323
   14190:	teqlt	r1, r0, lsl #6
   14194:	stmdavs	r0, {r0, r2, r9, sl, lr}
   14198:			; <UNDEFINED> instruction: 0xf7ff460c
   1419c:	stmdacs	r0, {r0, r1, r5, r7, fp, ip, sp, lr, pc}
   141a0:	bmi	fcb1d0 <rpl_re_syntax_options@@Base+0xf5d6f0>
   141a4:	ldrbtmi	r4, [sl], #-2876	; 0xfffff4c4
   141a8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   141ac:	subsmi	r9, sl, r3, lsr #22
   141b0:	eorlt	sp, r4, sp, ror #2
   141b4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   141b8:			; <UNDEFINED> instruction: 0x46204939
   141bc:			; <UNDEFINED> instruction: 0xf7f14479
   141c0:	strmi	lr, [r6], -lr, ror #31
   141c4:	rscle	r2, ip, r0, lsl #16
   141c8:	ldcl	7, cr15, [r0], #964	; 0x3c4
   141cc:	strmi	r2, [r0], r2, lsl #2
   141d0:	b	1521a0 <rpl_re_syntax_options@@Base+0xe46c0>
   141d4:	blcs	2e388 <ASN1_STRING_length@plt+0x27b20>
   141d8:	andcs	sp, r0, #72, 2
   141dc:			; <UNDEFINED> instruction: 0x46114630
   141e0:			; <UNDEFINED> instruction: 0xf020af04
   141e4:			; <UNDEFINED> instruction: 0x4640fcb9
   141e8:	movwcs	r2, #512	; 0x200
   141ec:	b	fefd21bc <rpl_re_syntax_options@@Base+0xfef646dc>
   141f0:	ldrtmi	r4, [r3], -ip, lsr #16
   141f4:	tstcs	r1, lr, lsr #4
   141f8:			; <UNDEFINED> instruction: 0xf7f24478
   141fc:	stmdami	sl!, {r2, r4, r5, r7, fp, sp, lr, pc}
   14200:	andscs	r4, r9, #53477376	; 0x3300000
   14204:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   14208:	stmia	ip!, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1420c:	ldrtmi	r4, [r3], -r7, lsr #16
   14210:	tstcs	r1, fp, lsr r2
   14214:			; <UNDEFINED> instruction: 0x8098f8df
   14218:			; <UNDEFINED> instruction: 0xf7f24478
   1421c:	stmdavs	r8!, {r2, r5, r7, fp, sp, lr, pc}
   14220:	ldrbtmi	r4, [r8], #1593	; 0x639
   14224:			; <UNDEFINED> instruction: 0xf83cf7ff
   14228:	stcls	0, cr14, [r5], {17}
   1422c:	stcls	6, cr4, [r4, #-264]	; 0xfffffef8
   14230:	stmdavs	r0!, {r0, r8, sp}^
   14234:	andls	r6, r3, fp, lsr #16
   14238:	andls	r6, r2, r0, lsr #16
   1423c:	bvc	925b04 <rpl_re_syntax_options@@Base+0x8b8024>
   14240:	stmdavs	ip!, {r0, sl, ip, pc}^
   14244:			; <UNDEFINED> instruction: 0xf7f29400
   14248:	stmdacs	r0, {r2, r3, r8, fp, sp, lr, pc}
   1424c:	ldrtmi	sp, [r8], -r8, lsl #22
   14250:			; <UNDEFINED> instruction: 0xf82ef7ff
   14254:	mvnle	r2, r0, lsl #16
   14258:			; <UNDEFINED> instruction: 0xf7f14630
   1425c:			; <UNDEFINED> instruction: 0xe7a0ed9a
   14260:	andcs	r4, r3, r4, lsl r9
   14264:			; <UNDEFINED> instruction: 0xf00a4479
   14268:	ubfx	pc, sp, #19, #22
   1426c:	strtmi	sl, [r1], -r8, lsl #20
   14270:			; <UNDEFINED> instruction: 0xf7f22003
   14274:	stmdacs	r0, {r1, r5, r7, fp, sp, lr, pc}
   14278:	bls	74893c <rpl_re_syntax_options@@Base+0x6dae5c>
   1427c:	addsmi	r6, sl, #7012352	; 0x6b0000
   14280:	andcs	sp, r1, #10944	; 0x2ac0
   14284:			; <UNDEFINED> instruction: 0x46284631
   14288:	stc2	7, cr15, [r8, #-1020]	; 0xfffffc04
   1428c:			; <UNDEFINED> instruction: 0xf7f2e7a5
   14290:	svclt	0x0000e8ce
   14294:	andeq	r1, r5, r0, ror #18
   14298:	andeq	r0, r0, ip, asr #9
   1429c:	andeq	r1, r5, sl, lsr r9
   142a0:			; <UNDEFINED> instruction: 0x000356b4
   142a4:	andeq	r5, r3, ip, ror r6
   142a8:	muleq	r3, lr, r6
   142ac:	andeq	r5, r3, r8, lsr #13
   142b0:	ldrdeq	r5, [r3], -sl
   142b4:	andeq	r5, r3, ip, lsr #13
   142b8:	bvc	406c0 <_IO_stdin_used@@Base+0x1e80>
   142bc:	svclt	0x00004770
   142c0:	blmi	666b28 <rpl_re_syntax_options@@Base+0x5f9048>
   142c4:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   142c8:	strmi	fp, [r6], -r6, lsl #1
   142cc:	ldmpl	r3, {r0, r8, sl, fp, sp, pc}^
   142d0:	strcs	r6, [r0], #-2048	; 0xfffff800
   142d4:	ldmdavs	fp, {r0, r3, r5, r9, sl, lr}
   142d8:			; <UNDEFINED> instruction: 0xf04f9305
   142dc:			; <UNDEFINED> instruction: 0xf7fe0300
   142e0:	ldrd	pc, [fp], -pc	; <UNPREDICTABLE>
   142e4:	ldmdavs	r8, {r0, r8, r9, fp, ip, pc}
   142e8:	mrc	7, 3, APSR_nzcv, cr2, cr1, {7}
   142ec:			; <UNDEFINED> instruction: 0xf7f19801
   142f0:	stmdals	r2, {r4, r5, r6, r9, sl, fp, sp, lr, pc}
   142f4:			; <UNDEFINED> instruction: 0xf7f19401
   142f8:	strls	lr, [r2], #-3692	; 0xfffff194
   142fc:			; <UNDEFINED> instruction: 0xf7fe4628
   14300:	stmdacs	r0, {r0, r1, r2, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   14304:	ldmdavs	r0!, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   14308:	stc2	7, cr15, [r6, #1016]!	; 0x3f8
   1430c:	blmi	1a6b30 <rpl_re_syntax_options@@Base+0x139050>
   14310:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   14314:	blls	16e384 <rpl_re_syntax_options@@Base+0x1008a4>
   14318:	qaddle	r4, sl, r1
   1431c:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   14320:	stm	r4, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14324:	andeq	r1, r5, sl, lsl r8
   14328:	andeq	r0, r0, ip, asr #9
   1432c:	ldrdeq	r1, [r5], -r0
   14330:	tstcs	ip, sp, lsr sl
   14334:	ldrbtmi	r4, [sl], #-2877	; 0xfffff4c3
   14338:	mvnsmi	lr, sp, lsr #18
   1433c:	ldmpl	r3, {r0, r2, r9, sl, lr}^
   14340:	andcs	fp, r1, r2, lsr #1
   14344:	ldmdavs	fp, {r9, sl, sp}
   14348:			; <UNDEFINED> instruction: 0xf04f9321
   1434c:			; <UNDEFINED> instruction: 0xf0200300
   14350:	bmi	e1319c <rpl_re_syntax_options@@Base+0xda56bc>
   14354:	ldmdbmi	r7!, {r0, r1, r2, r3, r5, r6, r9, sl, lr}
   14358:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   1435c:	andcs	r4, r0, r4, lsl #12
   14360:	ldc2	7, cr15, [sl, #-1016]	; 0xfffffc08
   14364:	eorvc	r4, r6, #59768832	; 0x3900000
   14368:	streq	lr, [r0], -r4, asr #19
   1436c:			; <UNDEFINED> instruction: 0xf0144628
   14370:	ldmdblt	r8, {r0, r1, r2, r4, r5, r8, fp, ip, sp, lr, pc}^
   14374:	blmi	b66c3c <rpl_re_syntax_options@@Base+0xaf915c>
   14378:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1437c:	blls	86e3ec <rpl_re_syntax_options@@Base+0x80090c>
   14380:	qdaddle	r4, sl, pc	; <UNPREDICTABLE>
   14384:	eorlt	r4, r2, r0, lsr #12
   14388:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1438c:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   14390:	andcs	r4, r3, r9, lsr #12
   14394:			; <UNDEFINED> instruction: 0xf7f24642
   14398:	andcc	lr, r1, r0, lsl r8
   1439c:	bls	2c8430 <rpl_re_syntax_options@@Base+0x25a950>
   143a0:	movweq	pc, #8783	; 0x224f	; <UNPREDICTABLE>
   143a4:			; <UNDEFINED> instruction: 0xf5b34013
   143a8:	tstle	ip, r0, lsl #30
   143ac:	strtmi	r4, [r8], -r3, lsr #18
   143b0:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
   143b4:			; <UNDEFINED> instruction: 0xf984f014
   143b8:	cmnlt	r0, #5242880	; 0x500000
   143bc:	ldrtmi	r4, [r2], -r1, lsl #12
   143c0:			; <UNDEFINED> instruction: 0xf7ff4620
   143c4:	bicslt	pc, r8, fp, ror #24
   143c8:			; <UNDEFINED> instruction: 0xf7f14628
   143cc:			; <UNDEFINED> instruction: 0x4642ebf0
   143d0:	andcs	r4, r3, r1, lsl #12
   143d4:	ldc	7, cr15, [r0, #964]!	; 0x3c4
   143d8:	blls	6c2800 <rpl_re_syntax_options@@Base+0x654d20>
   143dc:	strtmi	r6, [r8], -r3, rrx
   143e0:	ldcl	7, cr15, [r6], {241}	; 0xf1
   143e4:	strtmi	lr, [r0], -r6, asr #15
   143e8:			; <UNDEFINED> instruction: 0xff6af7ff
   143ec:			; <UNDEFINED> instruction: 0xf7f14620
   143f0:	ldmdbmi	r3, {r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   143f4:	strcs	r2, [r0], #-1
   143f8:			; <UNDEFINED> instruction: 0xf00a4479
   143fc:			; <UNDEFINED> instruction: 0xe7b9f913
   14400:			; <UNDEFINED> instruction: 0xf7ff4620
   14404:	qsaxmi	pc, r0, sp	; <UNPREDICTABLE>
   14408:	stcl	7, cr15, [r2, #964]!	; 0x3c4
   1440c:			; <UNDEFINED> instruction: 0xf7f14628
   14410:	strcs	lr, [r0], #-3264	; 0xfffff340
   14414:	strtmi	lr, [r0], -lr, lsr #15
   14418:			; <UNDEFINED> instruction: 0xff52f7ff
   1441c:			; <UNDEFINED> instruction: 0xf7f14620
   14420:	ubfx	lr, r8, #27, #23
   14424:	stmda	r2, {r1, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14428:	andeq	r1, r5, sl, lsr #15
   1442c:	andeq	r0, r0, ip, asr #9
   14430:			; <UNDEFINED> instruction: 0xfffff91d
   14434:			; <UNDEFINED> instruction: 0xfffff903
   14438:	andeq	r1, r5, r8, ror #14
   1443c:	andeq	r7, r3, sl, asr #10
   14440:	andeq	r5, r3, r8, asr #10
   14444:	svcmi	0x00f0e92d
   14448:	beq	15049c <rpl_re_syntax_options@@Base+0xe29bc>
   1444c:	ldrdls	pc, [r8], -r0
   14450:	strmi	fp, [r6], -r3, lsl #1
   14454:	ldrmi	r4, [r7], -ip, lsl #12
   14458:	mulsle	r9, r8, r6
   1445c:	andsle	r4, r7, #268435465	; 0x10000009
   14460:	ldrmi	r4, [r8], -fp, lsl #12
   14464:			; <UNDEFINED> instruction: 0xf810461c
   14468:	stmdbcs	sp, {r0, r8, r9, fp, ip}
   1446c:	sbcshi	pc, r4, r0, lsl #4
   14470:	vmla.i8	d2, d0, d8
   14474:	addsmi	r8, pc, #212	; 0xd4
   14478:	ldrmi	sp, [r7], -sl, lsl #18
   1447c:	stcne	8, cr15, [r1, #-72]	; 0xffffffb8
   14480:	vmla.i8	d2, d0, d13
   14484:	stmdbcs	r8, {r0, r2, r6, r7, pc}
   14488:	addsmi	sp, r3, #32768	; 0x8000
   1448c:			; <UNDEFINED> instruction: 0x461fd1f5
   14490:	svceq	0x0002f018
   14494:	bleq	14f338 <rpl_re_syntax_options@@Base+0xe1858>
   14498:	bl	26e668 <rpl_re_syntax_options@@Base+0x200b88>
   1449c:	rsble	r0, r2, fp, lsl #6
   144a0:	svclt	0x00b8429a
   144a4:			; <UNDEFINED> instruction: 0xf2804693
   144a8:	b	13f4a7c <rpl_re_syntax_options@@Base+0x1386f9c>
   144ac:	ldrmi	r0, [fp, #2891]	; 0xb4b
   144b0:	ldrmi	sp, [r3, #3067]	; 0xbfb
   144b4:	msrhi	SPSR_fs, r0
   144b8:	blcs	3318c <ASN1_STRING_length@plt+0x2c924>
   144bc:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
   144c0:			; <UNDEFINED> instruction: 0xf0204658
   144c4:	ldmdavs	r2!, {r0, r2, r3, r5, r9, fp, ip, sp, lr, pc}^
   144c8:			; <UNDEFINED> instruction: 0x46056831
   144cc:	mrc	7, 2, APSR_nzcv, cr10, cr1, {7}
   144d0:	eorsvs	r2, r5, r1, lsl #6
   144d4:	ldmvs	r2!, {r0, r1, r4, r5, r8, r9, ip, sp, lr}
   144d8:	andlt	pc, r4, r6, asr #17
   144dc:	bl	164fd4 <rpl_re_syntax_options@@Base+0xf74f4>
   144e0:			; <UNDEFINED> instruction: 0xf0800102
   144e4:	eorcs	r8, r6, #192	; 0xc0
   144e8:	bleq	2d062c <rpl_re_syntax_options@@Base+0x262b4c>
   144ec:	blcs	38c53c <rpl_re_syntax_options@@Base+0x31ea5c>
   144f0:	blcs	2c4158 <rpl_re_syntax_options@@Base+0x256678>
   144f4:	strcs	fp, [r1], #-3852	; 0xfffff0f4
   144f8:			; <UNDEFINED> instruction: 0xf1ba2400
   144fc:	svclt	0x00080f00
   14500:	cfstrscs	mvf2, [r0], {-0}
   14504:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
   14508:			; <UNDEFINED> instruction: 0xf8014604
   1450c:	adcmi	r3, r7, #1024	; 0x400
   14510:	adchi	pc, r7, r0, asr #4
   14514:			; <UNDEFINED> instruction: 0xf8104620
   14518:	blcs	9a3124 <rpl_re_syntax_options@@Base+0x935644>
   1451c:	addmi	sp, r7, #-1073741767	; 0xc0000039
   14520:	addshi	pc, r9, r0
   14524:	stccs	8, cr7, [r3, #-404]!	; 0xfffffe6c
   14528:	mrshi	pc, (UNDEF: 69)	; <UNPREDICTABLE>
   1452c:	blx	17e3ab8 <rpl_re_syntax_options@@Base+0x1775fd8>
   14530:			; <UNDEFINED> instruction: 0xf1bcfc85
   14534:	vrecps.f32	d0, d0, d0
   14538:	ldccs	0, cr8, [r0, #-568]	; 0xfffffdc8
   1453c:	addhi	pc, fp, r0, lsl #4
   14540:			; <UNDEFINED> instruction: 0xf015e8df
   14544:	addeq	r0, r9, r9, asr #1
   14548:	addeq	r0, r9, r9, lsl #1
   1454c:	addeq	r0, r9, r9, lsl #1
   14550:	strdeq	r0, [r9], r3
   14554:	addeq	r0, r9, r9, lsl #1
   14558:	rsbseq	r0, r3, r9, lsl #1
   1455c:	addeq	r0, r9, r9, lsl #1
   14560:	addeq	r0, r9, r9, lsl #1
   14564:	addsmi	r0, sl, #167	; 0xa7
   14568:			; <UNDEFINED> instruction: 0x4615bfb8
   1456c:	smlabbhi	sp, r0, r2, pc	; <UNPREDICTABLE>
   14570:	addsmi	r0, sp, #109	; 0x6d
   14574:	addsmi	sp, r5, #252, 22	; 0x3f000
   14578:	mrshi	pc, (UNDEF: 7)	; <UNPREDICTABLE>
   1457c:	blcs	33250 <ASN1_STRING_length@plt+0x2c9e8>
   14580:	rscshi	pc, r7, r0
   14584:			; <UNDEFINED> instruction: 0x46296830
   14588:			; <UNDEFINED> instruction: 0xf9eef020
   1458c:	eorsvs	r4, r0, r7, lsl #12
   14590:	ldrhtvs	r6, [r5], #-128	; 0xffffff80
   14594:	ldrbmi	r4, [sl], -r1, lsr #12
   14598:			; <UNDEFINED> instruction: 0xf7f14438
   1459c:	ldmib	r6, {r2, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
   145a0:	ldrbmi	r1, [sl], #-513	; 0xfffffdff
   145a4:	mrrcne	0, 11, r6, r3, cr2
   145a8:	svclt	0x00c8428b
   145ac:	vmax.u8	d20, d0, d12
   145b0:	rsbeq	r8, r4, r0, lsl #2
   145b4:	lfmle	f4, 2, [ip], #652	; 0x28c
   145b8:			; <UNDEFINED> instruction: 0xf00042a1
   145bc:	blvc	cf49ac <rpl_re_syntax_options@@Base+0xc86ecc>
   145c0:			; <UNDEFINED> instruction: 0xf0002b00
   145c4:	ldmdavs	r0!, {r1, r3, r5, r6, r7, pc}
   145c8:			; <UNDEFINED> instruction: 0xf0204621
   145cc:	strmi	pc, [r5], -sp, asr #19
   145d0:	ldmvs	r2!, {r4, r5, sp, lr}
   145d4:	mrrcne	0, 7, r6, r3, cr4
   145d8:	svceq	0x0001f018
   145dc:			; <UNDEFINED> instruction: 0xf04f60b3
   145e0:	strtpl	r0, [fp], #768	; 0x300
   145e4:	ldmdavs	r3!, {r0, r4, ip, lr, pc}
   145e8:	andeq	lr, r9, #3072	; 0xc00
   145ec:	andcc	pc, r9, r3, lsl r8	; <UNPREDICTABLE>
   145f0:			; <UNDEFINED> instruction: 0xf1a3b15b
   145f4:			; <UNDEFINED> instruction: 0xf1030141
   145f8:	ldmdbcs	r9, {r5}
   145fc:	sbclt	fp, r3, #152, 30	; 0x260
   14600:			; <UNDEFINED> instruction: 0xf8127013
   14604:	blcs	24210 <ASN1_STRING_length@plt+0x1d9a8>
   14608:	strdlt	sp, [r3], -r3
   1460c:	svchi	0x00f0e8bd
   14610:			; <UNDEFINED> instruction: 0xf47f2920
   14614:			; <UNDEFINED> instruction: 0xe738af3d
   14618:			; <UNDEFINED> instruction: 0xf47f2920
   1461c:	addmi	sl, r7, #44, 30	; 0xb0
   14620:	strmi	r4, [r3], -r4, lsl #12
   14624:	svcge	0x001df47f
   14628:	stclne	7, cr14, [r5], #200	; 0xc8
   1462c:			; <UNDEFINED> instruction: 0xf00042af
   14630:	ldmdble	r0, {r0, r1, r2, r3, r5, r6, r8, pc}
   14634:	blcs	16b29c8 <rpl_re_syntax_options@@Base+0x1644ee8>
   14638:	rschi	pc, lr, r0, lsl #4
   1463c:	stmdale	sl, {r6, r8, r9, fp, sp}
   14640:	ldfeqd	f7, [r0], #-652	; 0xfffffd74
   14644:	svceq	0x0009f1bc
   14648:			; <UNDEFINED> instruction: 0xf894d905
   1464c:			; <UNDEFINED> instruction: 0xf1bcc002
   14650:			; <UNDEFINED> instruction: 0xf0000f74
   14654:	strmi	r8, [r4], -lr, lsl #2
   14658:			; <UNDEFINED> instruction: 0xf80142a7
   1465c:			; <UNDEFINED> instruction: 0xf63f2b01
   14660:	ldmdavs	r5!, {r0, r3, r4, r6, r8, r9, sl, fp, sp, pc}
   14664:	ldmdavs	r1!, {r1, r3, r6, r8, r9, fp, ip}^
   14668:	adcsvs	r1, r2, r3, asr ip
   1466c:	lfmle	f4, 4, [r3, #556]!	; 0x22c
   14670:	rsbeq	r4, r4, ip, lsl #12
   14674:	lfmle	f4, 2, [ip], #652	; 0x28c
   14678:	adcle	r4, sp, r1, lsr #5
   1467c:	blcs	33350 <ASN1_STRING_length@plt+0x2cae8>
   14680:	addhi	pc, fp, r0
   14684:	strtmi	r4, [r1], -r8, lsr #12
   14688:			; <UNDEFINED> instruction: 0xf96ef020
   1468c:	eorsvs	r4, r0, r5, lsl #12
   14690:	stclne	7, cr14, [r5, #-636]!	; 0xfffffd84
   14694:	andle	r4, r9, pc, lsr #5
   14698:	stmdbvc	r3!, {r0, r2, r3, r4, r6, r7, r8, fp, ip, lr, pc}^
   1469c:	vpadd.i8	q1, q0, q5
   146a0:	blcs	10349b0 <rpl_re_syntax_options@@Base+0xfc6ed0>
   146a4:	blcc	c4aa08 <rpl_re_syntax_options@@Base+0xbdcf28>
   146a8:	ldmible	r4, {r0, r3, r8, r9, fp, sp}^
   146ac:	blcs	1d72940 <rpl_re_syntax_options@@Base+0x1d04e60>
   146b0:	stmiavc	r3!, {r0, r4, r6, r7, r8, ip, lr, pc}^
   146b4:	bicle	r2, lr, pc, ror #22
   146b8:	blcs	1d32b4c <rpl_re_syntax_options@@Base+0x1cc506c>
   146bc:	adcmi	sp, pc, #-1073741774	; 0xc0000032
   146c0:	stmdbvc	r3!, {r1, r2, r8, fp, ip, lr, pc}^
   146c4:	svclt	0x00042b3b
   146c8:			; <UNDEFINED> instruction: 0x23223406
   146cc:	svcge	0x001df43f
   146d0:			; <UNDEFINED> instruction: 0x2322462c
   146d4:			; <UNDEFINED> instruction: 0xf104e719
   146d8:	strbmi	r0, [r7, #-3076]!	; 0xfffff3fc
   146dc:	adcshi	pc, sp, r0
   146e0:	adcshi	pc, r1, r0, lsl #4
   146e4:	adcmi	r1, pc, #6464	; 0x1940
   146e8:	adcmi	sp, pc, #10
   146ec:	stmdbvc	r3!, {r0, r1, r4, r5, r7, r8, fp, ip, lr, pc}^
   146f0:	vpadd.i8	q1, q0, q5
   146f4:	blcs	1034988 <rpl_re_syntax_options@@Base+0xfc6ea8>
   146f8:	blcc	c4a9b4 <rpl_re_syntax_options@@Base+0xbdced4>
   146fc:	stmible	sl!, {r0, r3, r8, r9, fp, sp}
   14700:	blcs	1c32994 <rpl_re_syntax_options@@Base+0x1bc4eb4>
   14704:	stmiavc	r3!, {r0, r1, r2, r5, r7, r8, ip, lr, pc}^
   14708:			; <UNDEFINED> instruction: 0xd1a42b6f
   1470c:	blcs	1cf2ba0 <rpl_re_syntax_options@@Base+0x1c850c0>
   14710:	adcmi	sp, pc, #1073741864	; 0x40000028
   14714:	stmdbvc	r3!, {r1, r2, r8, fp, ip, lr, pc}^
   14718:	svclt	0x00042b3b
   1471c:			; <UNDEFINED> instruction: 0x23273406
   14720:	mrcge	4, 7, APSR_nzcv, cr3, cr15, {1}
   14724:			; <UNDEFINED> instruction: 0x2327462c
   14728:	stclne	6, cr14, [r5], #956	; 0x3bc
   1472c:			; <UNDEFINED> instruction: 0xf00042af
   14730:	ldmible	r0, {r3, r5, r6, r7, pc}
   14734:	blcs	16b2ac8 <rpl_re_syntax_options@@Base+0x1644fe8>
   14738:	blcs	104a928 <rpl_re_syntax_options@@Base+0xfdce48>
   1473c:			; <UNDEFINED> instruction: 0xf1a3d88b
   14740:			; <UNDEFINED> instruction: 0xf1bc0c30
   14744:	stmible	r6, {r0, r3, r8, r9, sl, fp}
   14748:	mulgt	r2, r4, r8
   1474c:	svceq	0x0074f1bc
   14750:	blcs	f08d5c <rpl_re_syntax_options@@Base+0xe9b27c>
   14754:	strcc	fp, [r4], #-3844	; 0xfffff0fc
   14758:			; <UNDEFINED> instruction: 0xf43f233e
   1475c:			; <UNDEFINED> instruction: 0x462caed6
   14760:			; <UNDEFINED> instruction: 0xe6d2233e
   14764:			; <UNDEFINED> instruction: 0x46596830
   14768:			; <UNDEFINED> instruction: 0xf8fef020
   1476c:	eorsvs	r4, r0, r5, lsl #12
   14770:			; <UNDEFINED> instruction: 0x4628e6b1
   14774:			; <UNDEFINED> instruction: 0xf8d4f020
   14778:	ldmdavs	r1!, {r1, r4, r5, r6, fp, sp, lr}
   1477c:			; <UNDEFINED> instruction: 0xf7f14607
   14780:	movwcs	lr, #7426	; 0x1d02
   14784:	teqvc	r3, #55	; 0x37
   14788:	ldmdavs	r7!, {r1, r8, r9, sl, sp, lr, pc}
   1478c:	str	r4, [r1, -r8, asr #12]
   14790:			; <UNDEFINED> instruction: 0x464a6835
   14794:	strmi	lr, [r4], -r2, lsr #13
   14798:			; <UNDEFINED> instruction: 0x4620e6b9
   1479c:			; <UNDEFINED> instruction: 0xf8c0f020
   147a0:	ldmdavs	r1!, {r1, r4, r5, r6, fp, sp, lr}
   147a4:			; <UNDEFINED> instruction: 0xf7f14605
   147a8:	movwcs	lr, #7406	; 0x1cee
   147ac:	teqvc	r3, #53	; 0x35
   147b0:	ldmdavs	r5!, {r0, r1, r2, r3, r8, r9, sl, sp, lr, pc}
   147b4:	stmiavc	r5!, {r4, r8, r9, sl, sp, lr, pc}
   147b8:	rsble	r2, r7, r8, ror sp
   147bc:	adcmi	r3, r7, #33554432	; 0x2000000
   147c0:	svcge	0x0049f67f
   147c4:			; <UNDEFINED> instruction: 0xf04f3d30
   147c8:	stccs	12, cr0, [r9, #-0]
   147cc:	ldmdale	r0, {r0, r1, r5, r6, r9, sl, lr}
   147d0:	movwpl	pc, #15115	; 0x3b0b	; <UNPREDICTABLE>
   147d4:			; <UNDEFINED> instruction: 0xf10c3401
   147d8:	blcs	fffd77e4 <rpl_re_syntax_options@@Base+0xfff69d04>
   147dc:	strcs	fp, [r0, #-4044]	; 0xfffff034
   147e0:	adcmi	r2, r7, #4194304	; 0x400000
   147e4:	strcs	fp, [r0, #-3992]	; 0xfffff068
   147e8:	stmdavc	r5!, {r0, r2, r3, r4, r8, ip, sp, pc}
   147ec:	stccs	13, cr3, [r9, #-192]	; 0xffffff40
   147f0:	blcs	4afb0 <_IO_stdin_used@@Base+0xc770>
   147f4:			; <UNDEFINED> instruction: 0xf1bcbf18
   147f8:			; <UNDEFINED> instruction: 0xf43f0f00
   147fc:			; <UNDEFINED> instruction: 0xf033af2c
   14800:			; <UNDEFINED> instruction: 0xf47f057f
   14804:	adcmi	sl, r7, #40, 30	; 0xa0
   14808:			; <UNDEFINED> instruction: 0xf67fb2db
   1480c:	stmdavc	r0!, {r1, r2, r3, r4, r5, r6, r9, sl, fp, sp, pc}
   14810:	svclt	0x0008283b
   14814:	ldrbt	r3, [r8], -r1, lsl #8
   14818:	stfeqp	f7, [r1], #-652	; 0xfffffd74
   1481c:	svceq	0x0019f1bc
   14820:	svcge	0x0013f63f
   14824:	blcc	188e488 <rpl_re_syntax_options@@Base+0x18209a8>
   14828:			; <UNDEFINED> instruction: 0xf63f2b19
   1482c:			; <UNDEFINED> instruction: 0xe712af3f
   14830:	stfeqp	f7, [r1], #-652	; 0xfffffd74
   14834:	svceq	0x0019f1bc
   14838:	str	sp, [ip, -r6, lsl #17]
   1483c:	blcs	6635c8 <rpl_re_syntax_options@@Base+0x5f5ae8>
   14840:	svcge	0x005ef63f
   14844:	stmdbvc	r5!, {r0, r1, r2, r8, r9, sl, sp, lr, pc}
   14848:	ldmdale	fp, {r1, r3, r4, r6, r8, sl, fp, sp}
   1484c:			; <UNDEFINED> instruction: 0xf63f2d40
   14850:	ldccc	15, cr10, [r0, #-292]!	; 0xfffffedc
   14854:			; <UNDEFINED> instruction: 0xf67f2d09
   14858:	stmiavc	r5!, {r0, r2, r6, r8, r9, sl, fp, sp, pc}
   1485c:			; <UNDEFINED> instruction: 0xf47f2d6d
   14860:	stmiavc	r5!, {r0, r6, r8, r9, sl, fp, sp, pc}^
   14864:	suble	r2, r2, r0, ror sp
   14868:	adcmi	r1, pc, #6464	; 0x1940
   1486c:	svcge	0x003df47f
   14870:	blcs	f0e43c <rpl_re_syntax_options@@Base+0xea095c>
   14874:	strcc	fp, [r4], #-3844	; 0xfffff0fc
   14878:			; <UNDEFINED> instruction: 0xf43f233c
   1487c:	strtmi	sl, [ip], -r6, asr #28
   14880:			; <UNDEFINED> instruction: 0xe642233c
   14884:	ldccs	13, cr3, [r9, #-388]	; 0xfffffe7c
   14888:	str	sp, [fp, -r7, ror #17]!
   1488c:	adcmi	r3, r7, #50331648	; 0x3000000
   14890:	mcrge	6, 7, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
   14894:	strtmi	r2, [r6], r0, lsl #6
   14898:			; <UNDEFINED> instruction: 0xf8cd469c
   1489c:	ldrbtmi	sl, [r4], -r4
   148a0:	blpl	92920 <rpl_re_syntax_options@@Base+0x24e40>
   148a4:	stmdale	sl, {r1, r2, r6, r8, sl, fp, sp}
   148a8:	ldmdale	r8!, {r6, r8, sl, fp, sp}
   148ac:	blx	17e3d74 <rpl_re_syntax_options@@Base+0x1776294>
   148b0:			; <UNDEFINED> instruction: 0xf1bafa85
   148b4:	ldmdble	r8, {r0, r3, r8, r9, sl, fp}
   148b8:	ldrdge	pc, [r4], -sp
   148bc:			; <UNDEFINED> instruction: 0xf1a5e799
   148c0:			; <UNDEFINED> instruction: 0xf1ba0a61
   148c4:	ldmle	r7!, {r0, r2, r8, r9, sl, fp}^
   148c8:	stfccs	f0, [r0, #-108]!	; 0xffffff94
   148cc:	strtmi	r3, [fp], #-3383	; 0xfffff2c9
   148d0:	stfeqd	f7, [r1], {12}
   148d4:			; <UNDEFINED> instruction: 0x46742bff
   148d8:	strcs	fp, [r0, #-4044]	; 0xfffff034
   148dc:	ldrbmi	r2, [r7, #-1281]!	; 0xfffffaff
   148e0:	strcs	fp, [r0, #-3992]	; 0xfffff068
   148e4:	bicsle	r2, sl, r0, lsl #26
   148e8:	tsteq	fp, r6, ror #15
   148ec:	strbmi	lr, [r7, #-2031]!	; 0xfffff811
   148f0:	stmdbvc	r0!, {r0, r2, r8, fp, ip, lr, pc}
   148f4:	svclt	0x0008283b
   148f8:			; <UNDEFINED> instruction: 0xf43f3405
   148fc:	strbtmi	sl, [r4], -r6, lsl #28
   14900:	stmiavc	r3!, {r0, r1, r9, sl, sp, lr, pc}
   14904:			; <UNDEFINED> instruction: 0xf47f2b74
   14908:	ldrtmi	sl, [ip], -r6, lsr #29
   1490c:	ldrb	r2, [ip, #830]!	; 0x33e
   14910:	blcs	1d32ba4 <rpl_re_syntax_options@@Base+0x1cc50c4>
   14914:	mrcge	4, 4, APSR_nzcv, cr15, cr15, {3}
   14918:	teqcs	ip, #60, 12	; 0x3c00000
   1491c:			; <UNDEFINED> instruction: 0x011be5f5
   14920:	svclt	0x0000e7d4
   14924:	strdlt	fp, [r3], r0
   14928:	svcge	0x00004c17
   1492c:	ldrbtmi	r4, [ip], #-2839	; 0xfffff4e9
   14930:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   14934:			; <UNDEFINED> instruction: 0xf04f607b
   14938:	movwlt	r0, #33536	; 0x8300
   1493c:			; <UNDEFINED> instruction: 0x46051a54
   14940:	movweq	pc, #33028	; 0x8104	; <UNPREDICTABLE>
   14944:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
   14948:	bl	feb661d8 <rpl_re_syntax_options@@Base+0xfeaf86f8>
   1494c:	strbtmi	r0, [r8], -r3, lsl #26
   14950:			; <UNDEFINED> instruction: 0xf7f108c6
   14954:	movwcs	lr, #3096	; 0xc18
   14958:	eorscc	pc, r6, r4, lsl #16
   1495c:	strtmi	r4, [r8], -r1, lsl #12
   14960:	blx	fe152960 <rpl_re_syntax_options@@Base+0xfe0e4e80>
   14964:	svclt	0x00183800
   14968:	bmi	25c974 <rpl_re_syntax_options@@Base+0x1eee94>
   1496c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   14970:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14974:	subsmi	r6, sl, fp, ror r8
   14978:	strcc	sp, [ip, -r4, lsl #2]
   1497c:	ldcllt	6, cr4, [r0, #756]!	; 0x2f4
   14980:	ldrb	r2, [r2, r1]!
   14984:	ldcl	7, cr15, [r2, #-964]	; 0xfffffc3c
   14988:			; <UNDEFINED> instruction: 0x000511b2
   1498c:	andeq	r0, r0, ip, asr #9
   14990:	andeq	r1, r5, r2, ror r1
   14994:	cmplt	fp, #196608	; 0x30000
   14998:			; <UNDEFINED> instruction: 0x4605b530
   1499c:	addlt	r6, r3, r8, lsl #16
   149a0:	addsmi	r4, r0, #20, 12	; 0x1400000
   149a4:	addsmi	sp, r3, #16
   149a8:	movwcs	fp, #3844	; 0xf04
   149ac:	ldmvs	r3, {r0, r1, r3, r5, sp, lr}^
   149b0:	tstlt	fp, fp
   149b4:	tstvs	sl, r0, lsl #4
   149b8:	stmdbvs	r4!, {r5, r9, sl, lr}
   149bc:	bl	252988 <rpl_re_syntax_options@@Base+0x1e4ea8>
   149c0:	mvnsle	r2, r0, lsl #24
   149c4:	ldclt	0, cr11, [r0, #-12]!
   149c8:	andle	r4, r8, r3, lsl #5
   149cc:	andcs	r6, r0, #12779520	; 0xc30000
   149d0:	andvs	r6, fp, sl, lsl r1
   149d4:	pop	{r0, r1, ip, sp, pc}
   149d8:			; <UNDEFINED> instruction: 0xf7f14030
   149dc:			; <UNDEFINED> instruction: 0x4618baf7
   149e0:			; <UNDEFINED> instruction: 0xf7f19101
   149e4:	stmdbls	r1, {r1, r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   149e8:	andvs	r2, fp, r0, lsl #6
   149ec:	strb	r6, [r9, fp, lsr #32]!
   149f0:	svclt	0x00004770
   149f4:	svcmi	0x00f0e92d
   149f8:	cfldr32vc	mvfx15, [r9, #-692]	; 0xfffffd4c
   149fc:	ldcge	12, cr10, [r8, #-92]	; 0xffffffa4
   14a00:	movwcs	lr, #43469	; 0xa9cd
   14a04:	smmlscs	ip, pc, r8, pc	; <UNPREDICTABLE>
   14a08:	smmlscc	ip, pc, r8, pc	; <UNPREDICTABLE>
   14a0c:	strls	r4, [r3], #-1146	; 0xfffffb86
   14a10:	ldmpl	r3, {r2, r8, sl, ip, pc}^
   14a14:	ldmdavs	fp, {r0, r1, r5, r7, r9, fp, ip, pc}
   14a18:			; <UNDEFINED> instruction: 0xf04f9397
   14a1c:	movwcs	r0, #768	; 0x300
   14a20:	tstcc	r7, #3358720	; 0x334000
   14a24:	bls	fe939244 <rpl_re_syntax_options@@Base+0xfe8cb764>
   14a28:	stmdbcs	r0, {r0, r1, r2, r9, ip, pc}
   14a2c:	mrshi	pc, (UNDEF: 69)	; <UNPREDICTABLE>
   14a30:	beq	1950e6c <rpl_re_syntax_options@@Base+0x18e338c>
   14a34:	vst1.32	{d20-d22}, [pc], r1
   14a38:	bl	31440 <ASN1_STRING_length@plt+0x2abd8>
   14a3c:	ldrbmi	r0, [r0], r1, lsl #22
   14a40:	stmdbge	r7!, {r1, r7, r9, sl, lr}
   14a44:			; <UNDEFINED> instruction: 0xf88d9305
   14a48:	blge	15e0c10 <rpl_re_syntax_options@@Base+0x1573130>
   14a4c:	tstls	r9, #8, 2
   14a50:	movwcs	r9, #33565	; 0x831d
   14a54:	movwls	r9, #37402	; 0x921a
   14a58:	bl	feaf92d8 <rpl_re_syntax_options@@Base+0xfea8b7f8>
   14a5c:	ldrbmi	r0, [r0], -sl, lsl #4
   14a60:	strcs	r2, [r0], #-316	; 0xfffffec4
   14a64:	andmi	pc, r8, r8, asr #17
   14a68:	mcr	7, 5, pc, cr10, cr1, {7}	; <UNPREDICTABLE>
   14a6c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   14a70:	mrshi	pc, (UNDEF: 8)	; <UNPREDICTABLE>
   14a74:	beq	90e7c <rpl_re_syntax_options@@Base+0x2339c>
   14a78:	vqrshl.s8	q10, <illegal reg q1.5>, q8
   14a7c:	stmdavc	r2, {r0, r1, r8, pc}^
   14a80:			; <UNDEFINED> instruction: 0xf0002a21
   14a84:	bcs	bf4f30 <rpl_re_syntax_options@@Base+0xb87450>
   14a88:	strls	fp, [r2], #-3868	; 0xfffff0e4
   14a8c:			; <UNDEFINED> instruction: 0xf00046d1
   14a90:			; <UNDEFINED> instruction: 0x464c8193
   14a94:	strcc	lr, [r1], #-4
   14a98:	vrshl.s8	d20, d19, d16
   14a9c:	stmdavc	r2!, {r0, r1, r4, r5, r6, r7, pc}
   14aa0:	streq	pc, [r1, -r2, lsr #3]!
   14aa4:	teqeq	ip, #-2147483608	; 0x80000028	; <UNPREDICTABLE>
   14aa8:	svclt	0x00942f5d
   14aac:	strcs	r2, [r0, -r1, lsl #14]
   14ab0:	svclt	0x00982b02
   14ab4:	bcs	bde6bc <rpl_re_syntax_options@@Base+0xb70bdc>
   14ab8:	strcs	fp, [r0, -ip, lsl #30]
   14abc:	streq	pc, [r1, -r7]
   14ac0:	mvnle	r2, r0, lsl #30
   14ac4:			; <UNDEFINED> instruction: 0xf00045a1
   14ac8:	strtmi	r8, [r3], -r1, lsr #3
   14acc:	movwls	r2, #6669	; 0x1a0d
   14ad0:	bcs	24ab40 <rpl_re_syntax_options@@Base+0x1dd060>
   14ad4:	msrhi	(UNDEF: 106), r0
   14ad8:	blcs	3b6e8 <ASN1_STRING_length@plt+0x34e80>
   14adc:			; <UNDEFINED> instruction: 0x2014d1bd
   14ae0:			; <UNDEFINED> instruction: 0xff1ef01f
   14ae4:	ldmdavs	fp, {r0, r1, r8, r9, fp, ip, pc}
   14ae8:			; <UNDEFINED> instruction: 0xf0002b00
   14aec:	stmdbls	r4, {r0, r4, r5, r9, pc}
   14af0:	stmdavs	fp, {r9, sp}
   14af4:	tstvs	r8, r8
   14af8:	andcc	lr, r3, #192, 18	; 0x300000
   14afc:			; <UNDEFINED> instruction: 0xf8c02300
   14b00:	stmib	r0, {ip, pc}^
   14b04:	and	r4, r9, r1, lsl #6
   14b08:			; <UNDEFINED> instruction: 0xf0002a20
   14b0c:	blls	b5050 <rpl_re_syntax_options@@Base+0x47570>
   14b10:	rscle	r2, r4, r0, lsl #22
   14b14:	rscseq	pc, sp, #2
   14b18:	orrsle	r2, lr, ip, lsr sl
   14b1c:	strtmi	r9, [r2], -r6, lsl #16
   14b20:			; <UNDEFINED> instruction: 0xf7ff4649
   14b24:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   14b28:	eorshi	pc, pc, #64	; 0x40
   14b2c:	blls	fe89e738 <rpl_re_syntax_options@@Base+0xfe830c58>
   14b30:	subge	pc, r0, sp, asr #17
   14b34:			; <UNDEFINED> instruction: 0xf00346ba
   14b38:	stmib	sp, {r1, r8, r9}^
   14b3c:	tstls	r5, #285212672	; 0x11000000
   14b40:	ldrls	r2, [r3, #-768]	; 0xfffffd00
   14b44:	bls	79788 <rpl_re_syntax_options@@Base+0xbca8>
   14b48:			; <UNDEFINED> instruction: 0xf8124613
   14b4c:	stmdbcs	sp, {r0, r8, r9, fp, ip}
   14b50:	stmdbcs	r8, {r1, r2, r3, r4, r5, r6, fp, ip, lr, pc}
   14b54:			; <UNDEFINED> instruction: 0x81a3f200
   14b58:	rscseq	pc, sp, #1
   14b5c:			; <UNDEFINED> instruction: 0xf0002a3c
   14b60:			; <UNDEFINED> instruction: 0x461c82bf
   14b64:	strcc	lr, [r1], #-4
   14b68:	vrshl.s8	d20, d19, d16
   14b6c:	stmdavc	r1!, {r0, r1, r3, r7, pc}
   14b70:	eoreq	pc, r1, #1073741864	; 0x40000028
   14b74:	eorseq	pc, ip, r1, lsr #3
   14b78:	svclt	0x00942a5d
   14b7c:	andcs	r2, r0, #268435456	; 0x10000000
   14b80:	svclt	0x00982802
   14b84:	stmdbcs	pc!, {r9, sp}	; <UNPREDICTABLE>
   14b88:	andcs	fp, r0, #12, 30	; 0x30
   14b8c:	andeq	pc, r1, #2
   14b90:	mvnle	r2, r0, lsl #20
   14b94:			; <UNDEFINED> instruction: 0xf00042a3
   14b98:	strtmi	r8, [r2], -r9, asr #4
   14b9c:	andls	r2, r1, #212992	; 0x34000
   14ba0:	teqhi	r6, r0, lsl #4	; <UNPREDICTABLE>
   14ba4:	vmla.i8	d2, d0, d8
   14ba8:			; <UNDEFINED> instruction: 0xf001817e
   14bac:	ldmdbcs	ip!, {r0, r2, r3, r4, r5, r6, r7, r8}
   14bb0:	eorshi	pc, ip, #64	; 0x40
   14bb4:	strcs	r4, [r1], -r7, lsr #12
   14bb8:	movwls	r9, #50190	; 0xc40e
   14bbc:			; <UNDEFINED> instruction: 0xf1ba930d
   14bc0:	bicle	r0, r0, r0, lsl #30
   14bc4:	strtmi	r9, [r2], -r7, lsl #16
   14bc8:	tstls	r4, #26214400	; 0x1900000
   14bcc:	mcr2	7, 5, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   14bd0:	stmdacs	r0, {r2, r7, r9, sl, lr}
   14bd4:	blls	408eb8 <rpl_re_syntax_options@@Base+0x39b3d8>
   14bd8:			; <UNDEFINED> instruction: 0xf1039d09
   14bdc:	blls	516fe8 <rpl_re_syntax_options@@Base+0x4a9508>
   14be0:	vmls.f<illegal width 8>	d4, d0, d1[3]
   14be4:	rsbeq	r8, sp, r6, lsr #4
   14be8:	cfldr64le	mvdx4, [ip], #676	; 0x2a4
   14bec:	adcmi	r9, sl, #36864	; 0x9000
   14bf0:	stmdals	r5, {r2, r3, ip, lr, pc}
   14bf4:	blx	9d45e <rpl_re_syntax_options@@Base+0x2f97e>
   14bf8:	stmdacs	r0, {r0, r2, r8, ip, sp, lr, pc}
   14bfc:	bicshi	pc, ip, r0
   14c00:	movwls	r9, #38920	; 0x9808
   14c04:	mrc2	0, 5, pc, cr0, cr15, {0}
   14c08:	andls	r9, r8, r9, lsl #22
   14c0c:	andscs	r9, r8, #245760	; 0x3c000
   14c10:	strls	r9, [r9, #-2056]	; 0xfffff7f8
   14c14:	eorsls	pc, ip, sp, asr #17
   14c18:	andeq	pc, r1, #2048	; 0x800
   14c1c:			; <UNDEFINED> instruction: 0x46404619
   14c20:	andsls	r2, r4, #67108864	; 0x4000000
   14c24:	ldcls	6, cr4, [r4, #-136]	; 0xffffff78
   14c28:	ldrdmi	pc, [r8], -r8
   14c2c:			; <UNDEFINED> instruction: 0xf7ff612c
   14c30:			; <UNDEFINED> instruction: 0xf8d8fc09
   14c34:	stmdbls	sp, {r3, lr}
   14c38:			; <UNDEFINED> instruction: 0x463a4633
   14c3c:	cmnvs	ip, r0, asr #12
   14c40:	stc2	7, cr15, [r0], {255}	; 0xff
   14c44:	blls	3bb07c <rpl_re_syntax_options@@Base+0x34d59c>
   14c48:	bne	16ecef4 <rpl_re_syntax_options@@Base+0x167f414>
   14c4c:	ldrb	r6, [sl, -fp, ror #1]!
   14c50:			; <UNDEFINED> instruction: 0xf0002920
   14c54:	stmdbcs	pc!, {r2, r5, r8, pc}	; <UNPREDICTABLE>
   14c58:	svcge	0x007ef47f
   14c5c:	ldrbmi	r3, [r7], -r1, lsl #6
   14c60:	ldmib	sp, {r0, r1, r3, r4, r7, r8, sl, lr}^
   14c64:	cfldrsls	mvf9, [r3, #-68]	; 0xffffffbc
   14c68:	ldrdge	pc, [r0], #-141	; 0xffffff73
   14c6c:	ldrmi	sp, [lr], -sl, lsl #18
   14c70:	blcs	92cc4 <rpl_re_syntax_options@@Base+0x251e4>
   14c74:	vpmax.s8	d2, d0, d13
   14c78:	bcs	23525c <rpl_re_syntax_options@@Base+0x1c777c>
   14c7c:	mcrge	6, 7, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
   14c80:			; <UNDEFINED> instruction: 0xd1f4459b
   14c84:	mulcc	ip, r8, r8
   14c88:	tstlt	fp, r2, asr #13
   14c8c:	ldrdeq	pc, [r0], -r8
   14c90:	ldmib	lr, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14c94:			; <UNDEFINED> instruction: 0x1010f8da
   14c98:			; <UNDEFINED> instruction: 0xf8da2300
   14c9c:			; <UNDEFINED> instruction: 0xf88a2014
   14ca0:	stm	sl, {r2, r3, ip, sp}
   14ca4:	blls	154ce4 <rpl_re_syntax_options@@Base+0xe7204>
   14ca8:	stmdals	r8, {r0, r1, r4, r8, ip, sp, pc}
   14cac:	ldmib	r0, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   14cb0:	ldrdeq	lr, [r3, -sp]
   14cb4:			; <UNDEFINED> instruction: 0xf7ff6802
   14cb8:			; <UNDEFINED> instruction: 0xf8dffe6d
   14cbc:			; <UNDEFINED> instruction: 0xf8df24b0
   14cc0:	ldrbtmi	r3, [sl], #-1192	; 0xfffffb58
   14cc4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   14cc8:			; <UNDEFINED> instruction: 0x405a9b97
   14ccc:	andhi	pc, lr, #64	; 0x40
   14cd0:	cfldr32vc	mvfx15, [r9, #-52]	; 0xffffffcc
   14cd4:	svchi	0x00f0e8bd
   14cd8:	ldrbeq	r9, [fp, r2, lsr #23]
   14cdc:	cfstrsne	mvf13, [r3, #-24]	; 0xffffffe8
   14ce0:	stmdble	r3, {r0, r1, r3, r4, r7, r8, sl, lr}
   14ce4:	blcs	b72ef8 <rpl_re_syntax_options@@Base+0xb05418>
   14ce8:	tsthi	r5, r0	; <UNPREDICTABLE>
   14cec:	beq	d1108 <rpl_re_syntax_options@@Base+0x63628>
   14cf0:	ldrsble	r4, [r7], #-83	; 0xffffffad
   14cf4:	stmiavc	r9!, {r0, r1, r3, r5, r6, r7, sl, fp, ip}
   14cf8:			; <UNDEFINED> instruction: 0xd053459b
   14cfc:	andeq	pc, r9, #1073741864	; 0x40000028
   14d00:	vpmin.s8	d2, d0, d21
   14d04:	ldm	pc, {r1, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
   14d08:	tsteq	sp, r2, lsl r0	; <UNPREDICTABLE>
   14d0c:	sbcseq	r0, r8, sp, lsl r1
   14d10:	ldrsbeq	r0, [sp, -r8]
   14d14:	ldrsbeq	r0, [r8], #8
   14d18:	ldrsbeq	r0, [r8], #8
   14d1c:	ldrsbeq	r0, [r8], #8
   14d20:	ldrsbeq	r0, [r8], #8
   14d24:	ldrsbeq	r0, [r8], #8
   14d28:	ldrsbeq	r0, [r8], #8
   14d2c:	ldrsbeq	r0, [r8], #8
   14d30:	ldrsbeq	r0, [r8], #8
   14d34:	ldrsbeq	r0, [r8], #8
   14d38:	sbcseq	r0, r8, sp, lsl r1
   14d3c:	sbcseq	r0, r8, r9, ror #2
   14d40:	ldrsbeq	r0, [r8], #8
   14d44:	ldrdeq	r0, [r9, #-8]!
   14d48:	ldrsbeq	r0, [r8], #8
   14d4c:	ldrsbeq	r0, [r8], #8
   14d50:	ldrdeq	r0, [r0], #-8	; <UNPREDICTABLE>
   14d54:	ldrsbeq	r0, [r8], #8
   14d58:	ldrsbeq	r0, [r8], #8
   14d5c:	ldrsbeq	r0, [r8], #8
   14d60:	ldrsbeq	r0, [r8], #8
   14d64:	ldrsbeq	r0, [r8], #8
   14d68:	ldrsbeq	r0, [r8], #8
   14d6c:	ldrsbeq	r0, [r8], #8
   14d70:	sbcseq	r0, r8, r7, ror #2
   14d74:	ldrmi	r0, [sl], -r7, ror #2
   14d78:	stccc	8, cr15, [r1], {18}
   14d7c:			; <UNDEFINED> instruction: 0xf0002b2d
   14d80:	ldfned	f0, [r3], {73}	; 0x49
   14d84:			; <UNDEFINED> instruction: 0xf67f459b
   14d88:	ldmvc	r1, {r3, r5, r6, r9, sl, fp, sp, pc}
   14d8c:	rscsle	r2, r2, sp, lsr #18
   14d90:			; <UNDEFINED> instruction: 0xf040293e
   14d94:			; <UNDEFINED> instruction: 0xf81380d3
   14d98:	pushcs	{r0, sl, fp, ip}
   14d9c:	sbchi	pc, lr, r0, asr #32
   14da0:	beq	1111b0 <rpl_re_syntax_options@@Base+0xa36d0>
   14da4:			; <UNDEFINED> instruction: 0xf47f45da
   14da8:			; <UNDEFINED> instruction: 0xe76bae58
   14dac:	ldrbmi	r3, [fp, #-769]	; 0xfffffcff
   14db0:	svcge	0x0068f4bf
   14db4:	pkhbt	r7, r9, sl, lsl #16
   14db8:	stmdbeq	r2, {r8, ip, sp, lr, pc}
   14dbc:			; <UNDEFINED> instruction: 0xf67f45cb
   14dc0:	movwcs	sl, #8033	; 0x1f61
   14dc4:	movwls	r7, #10370	; 0x2882
   14dc8:	ldrbmi	lr, [fp, #-1635]	; 0xfffff99d
   14dcc:	ldrmi	sp, [sl], -sl, ror #1
   14dd0:	blne	92e20 <rpl_re_syntax_options@@Base+0x25340>
   14dd4:	smlalle	r4, r5, r3, r5
   14dd8:	mvnle	r2, sp, lsr #18
   14ddc:	ldmdavc	r9, {r1, r3, r4, r7, sl, fp, ip}^
   14de0:	smullsle	r4, pc, r3, r5	; <UNPREDICTABLE>
   14de4:	andle	r2, r5, sp, lsr #18
   14de8:	blne	92e38 <rpl_re_syntax_options@@Base+0x25358>
   14dec:	smullsle	r4, r9, r3, r5
   14df0:	mvnsle	r2, sp, lsr #18
   14df4:	smullsle	r4, r5, r3, r5
   14df8:			; <UNDEFINED> instruction: 0xf8134613
   14dfc:	ldrmi	r1, [fp, #2817]	; 0xb01
   14e00:	pushcs	{r4, r6, r7, ip, lr, pc}
   14e04:	sbchi	pc, sl, r0
   14e08:			; <UNDEFINED> instruction: 0xe7eb461a
   14e0c:	strt	r4, [r4], -sl, asr #13
   14e10:	suble	r2, r8, r0, lsr #18
   14e14:	eoreq	pc, r1, r1, lsr #3
   14e18:	ldreq	pc, [ip, #-417]!	; 0xfffffe5f
   14e1c:	svclt	0x0094285d
   14e20:	andcs	r2, r0, r1
   14e24:	svclt	0x00982d02
   14e28:	stmdacs	r0, {sp}
   14e2c:	mcrge	4, 6, pc, cr2, cr15, {3}	; <UNPREDICTABLE>
   14e30:	ldrbteq	pc, [sp], r1	; <UNPREDICTABLE>
   14e34:	svclt	0x0018292f
   14e38:	svclt	0x000c2e3c
   14e3c:	strcs	r2, [r0], -r1, lsl #12
   14e40:	mrcge	4, 5, APSR_nzcv, cr8, cr15, {1}
   14e44:			; <UNDEFINED> instruction: 0xf040293d
   14e48:	andcc	r8, r1, #241	; 0xf1
   14e4c:			; <UNDEFINED> instruction: 0xf67f4593
   14e50:	sadd16mi	sl, r5, r9
   14e54:			; <UNDEFINED> instruction: 0xf815920c
   14e58:	stmdacs	sp, {r0, r8, r9, fp}
   14e5c:	mrshi	pc, (UNDEF: 104)	; <UNPREDICTABLE>
   14e60:	vadd.i8	d2, d0, d8
   14e64:	stmdacs	sp, {r3, r5, r6, r8, pc}
   14e68:	stmdale	r9, {r0, r9, ip, pc}
   14e6c:	stmdale	sp, {r3, fp, sp}
   14e70:	ldrbmi	r3, [sl, #-513]	; 0xfffffdff
   14e74:	svcge	0x0006f4bf
   14e78:	andls	r7, r1, #16, 16	; 0x100000
   14e7c:	ldmible	r5!, {r0, r2, r3, fp, sp}^
   14e80:	andle	r2, r3, r0, lsr #16
   14e84:	rscseq	pc, sp, r0
   14e88:	mvnsle	r2, ip, lsr r8
   14e8c:	addsmi	r9, r1, #12, 18	; 0x30000
   14e90:	sbchi	pc, ip, r0
   14e94:			; <UNDEFINED> instruction: 0x26024617
   14e98:	andne	lr, sp, #3358720	; 0x334000
   14e9c:	ldrmi	lr, [r3, #1679]	; 0x68f
   14ea0:	mrcge	6, 2, APSR_nzcv, cr2, cr15, {1}
   14ea4:	andcc	lr, r1, #249561088	; 0xee00000
   14ea8:			; <UNDEFINED> instruction: 0xf4bf455a
   14eac:	ldmdavc	r1, {r0, r1, r3, r5, r6, r7, r9, sl, fp, sp, pc}
   14eb0:	ldrbmi	lr, [fp, #-1652]	; 0xfffff98c
   14eb4:	svcge	0x0076f43f
   14eb8:			; <UNDEFINED> instruction: 0xf1a14611
   14ebc:	ldmdbcs	sp!, {r0, r5, r9}
   14ec0:	stmdbcs	pc!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   14ec4:	svclt	0x0014b2d2
   14ec8:	andcs	r2, r0, r1
   14ecc:	svclt	0x008c2a5d
   14ed0:			; <UNDEFINED> instruction: 0xf0002200
   14ed4:	bcs	156e0 <ASN1_STRING_length@plt+0xee78>
   14ed8:	svcge	0x0064f43f
   14edc:			; <UNDEFINED> instruction: 0xf43f459b
   14ee0:	strmi	sl, [sl], -r1, ror #30
   14ee4:			; <UNDEFINED> instruction: 0xf43f2a2d
   14ee8:			; <UNDEFINED> instruction: 0xf1a2af70
   14eec:	sbclt	r0, r9, #1073741832	; 0x40000008
   14ef0:	svclt	0x008c295d
   14ef4:	mrscs	r2, (UNDEF: 17)
   14ef8:	svclt	0x00082a3d
   14efc:	cmnlt	r1, #0, 2
   14f00:	mvnseq	pc, r2
   14f04:	eorle	r2, sl, ip, lsr r9
   14f08:	sbcsle	r2, r2, pc, lsr #20
   14f0c:	blcs	92f60 <rpl_re_syntax_options@@Base+0x25480>
   14f10:			; <UNDEFINED> instruction: 0xd1e7459b
   14f14:	stmiavc	r3, {r1, r2, r6, r8, r9, sl, sp, lr, pc}^
   14f18:			; <UNDEFINED> instruction: 0xf47f2b2d
   14f1c:	stcne	14, cr10, [r2, #924]	; 0x39c
   14f20:	ldrmi	r1, [r3, #3267]	; 0xcc3
   14f24:	ldcge	6, cr15, [r9, #508]	; 0x1fc
   14f28:	pushcs	{r0, r3, r4, r6, r7, fp, ip, sp, lr}
   14f2c:	svcge	0x0024f43f
   14f30:	tstle	r2, lr, lsr r9
   14f34:	pushcs	{r0, r3, r4, r7, fp, ip, sp, lr}
   14f38:	ldrmi	sp, [r3], -r5, rrx
   14f3c:	ldrmi	r1, [r3, #3290]	; 0xcda
   14f40:	str	sp, [sl, #2290]	; 0x8f2
   14f44:	blne	92f98 <rpl_re_syntax_options@@Base+0x254b8>
   14f48:			; <UNDEFINED> instruction: 0xf47f459b
   14f4c:			; <UNDEFINED> instruction: 0xe729aed7
   14f50:	stmib	r0, {r2, r9, fp, ip, pc}^
   14f54:	andsvs	r3, r0, r3, lsl #6
   14f58:	andsvs	r9, r0, r3, lsl #20
   14f5c:	ldrbmi	lr, [fp, #-1486]	; 0xfffffa32
   14f60:	svcge	0x0020f43f
   14f64:			; <UNDEFINED> instruction: 0xe6c94611
   14f68:			; <UNDEFINED> instruction: 0xf43f2a20
   14f6c:			; <UNDEFINED> instruction: 0xf002ae89
   14f70:	bcs	f15b6c <rpl_re_syntax_options@@Base+0xea808c>
   14f74:	cfldrdge	mvd15, [r1, #-508]!	; 0xfffffe04
   14f78:			; <UNDEFINED> instruction: 0xf1069b02
   14f7c:	ldmdblt	fp!, {r0, r9, fp}
   14f80:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
   14f84:	ldmdavs	sl, {r0, r1, r5, r8, ip, sp, pc}
   14f88:	svclt	0x0008454a
   14f8c:	andge	pc, r8, r3, asr #17
   14f90:	subsle	r2, r0, r0, lsl #30
   14f94:			; <UNDEFINED> instruction: 0xf63f45d3
   14f98:	ldrbt	sl, [r3], -r0, ror #26
   14f9c:	ldmdavc	r2, {r0, r1, r4, r7, sl, fp, ip}^
   14fa0:			; <UNDEFINED> instruction: 0xf43f459b
   14fa4:			; <UNDEFINED> instruction: 0x4611aeff
   14fa8:	movwcs	lr, #5800	; 0x16a8
   14fac:	strbmi	r4, [r9], -r2, lsr #12
   14fb0:			; <UNDEFINED> instruction: 0xf7ff4640
   14fb4:	ldr	pc, [sl, #2631]!	; 0xa47
   14fb8:	tstls	r4, #8, 12	; 0x800000
   14fbc:	andsgt	pc, r4, sp, asr #17
   14fc0:	stc2	0, cr15, [lr], #124	; 0x7c
   14fc4:	andscs	r9, r8, #9216	; 0x2400
   14fc8:	blx	bb3f2 <rpl_re_syntax_options@@Base+0x4d912>
   14fcc:	andls	pc, r8, r3, lsl #4
   14fd0:	ldm	r8, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   14fd4:			; <UNDEFINED> instruction: 0xe6199b14
   14fd8:	usat	r4, #3, sl, lsl #13
   14fdc:			; <UNDEFINED> instruction: 0xf43f455b
   14fe0:			; <UNDEFINED> instruction: 0xf813aee1
   14fe4:	ldrmi	r0, [fp, #2817]	; 0xb01
   14fe8:	mrcge	4, 6, APSR_nzcv, cr12, cr15, {1}
   14fec:			; <UNDEFINED> instruction: 0xf8134281
   14ff0:	sbcsle	r2, r5, r1, lsl #22
   14ff4:			; <UNDEFINED> instruction: 0xf43f459b
   14ff8:			; <UNDEFINED> instruction: 0x4610aed5
   14ffc:			; <UNDEFINED> instruction: 0xf8134281
   15000:	mvnsle	r2, r1, lsl #22
   15004:	ldmdavc	r9, {r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}^
   15008:	orrsle	r2, r6, sp, lsr #18
   1500c:	beq	151420 <rpl_re_syntax_options@@Base+0xe3940>
   15010:	ldrmi	lr, [sl], -r8, asr #13
   15014:	ldrmi	r1, [fp, #3155]	; 0xc53
   15018:	cfldrsge	mvf15, [pc, #-252]	; 14f24 <ASN1_STRING_length@plt+0xe6bc>
   1501c:	pushcs	{r0, r4, r6, fp, ip, sp, lr}
   15020:	ldmdbcs	lr!, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
   15024:			; <UNDEFINED> instruction: 0xf102d18a
   15028:	ldrt	r0, [fp], r2, lsl #20
   1502c:	ldrdge	pc, [r0], #-141	; 0xffffff73
   15030:	cfstr32ls	mvfx14, [r9, #-76]	; 0xffffffb4
   15034:	blls	ce7e4 <rpl_re_syntax_options@@Base+0x60d04>
   15038:			; <UNDEFINED> instruction: 0xf8d8af1f
   1503c:	stmib	r7, {}^	; <UNPREDICTABLE>
   15040:	blls	3d5c48 <rpl_re_syntax_options@@Base+0x368168>
   15044:	strhlt	r6, [fp, fp]
   15048:	ldrdgt	pc, [r0], -sp	; <UNPREDICTABLE>
   1504c:	stmdbls	pc, {r3, r4, r9, sp}	; <UNPREDICTABLE>
   15050:	blx	a69e6 <rpl_re_syntax_options@@Base+0x38f06>
   15054:	ldmib	r3, {r0, sl, fp, lr, pc}^
   15058:	tstcc	r8, #4, 4	; 0x40000000
   1505c:	strmi	r4, [r2], #-1025	; 0xfffffbff
   15060:	ldcne	8, cr15, [r8], {67}	; 0x43
   15064:	ldccs	8, cr15, [r4], {67}	; 0x43
   15068:			; <UNDEFINED> instruction: 0xd1f4459c
   1506c:	stmib	r7, {r3, r8, r9, fp, ip, pc}^
   15070:	rscsvs	r5, fp, r4, lsl #20
   15074:	stmib	r7, {r8, r9, sp}^
   15078:	blls	a1c98 <rpl_re_syntax_options@@Base+0x341b8>
   1507c:	ldmib	sp, {r0, r1, r6, r8, fp, ip, sp, pc}^
   15080:	ldrtmi	r3, [r8], -sl, lsl #2
   15084:	ldmdavc	r3!, {r3, r4, r7, r8, r9, sl, lr}
   15088:	orrle	r2, r3, ip, lsr fp
   1508c:	strbt	r4, [r4], #1714	; 0x6b2
   15090:	bl	fe93bca8 <rpl_re_syntax_options@@Base+0xfe8ce1c8>
   15094:	ldmdavs	fp, {r0, r3, sl}
   15098:	rscsle	r2, r0, r0, lsl #22
   1509c:	ldrtmi	r4, [r9], r9, asr #12
   150a0:	strtmi	r4, [r5], -pc, lsr #12
   150a4:	and	r4, r1, ip, lsl r6
   150a8:			; <UNDEFINED> instruction: 0xb1bc68e4
   150ac:	movweq	lr, #2516	; 0x9d4
   150b0:	addsmi	r1, sp, #110592	; 0x1b000
   150b4:			; <UNDEFINED> instruction: 0x462ad1f8
   150b8:			; <UNDEFINED> instruction: 0xf7f19101
   150bc:	stmdbls	r1, {r5, r6, r8, fp, sp, lr, pc}
   150c0:	mvnsle	r2, r0, lsl #16
   150c4:	ldrtmi	r6, [sp], -r3, lsr #17
   150c8:	strbmi	r4, [pc], -r2, lsr #12
   150cc:	stmib	r7, {r0, r1, r3, r8, ip, sp, pc}^
   150d0:	ldmib	sp, {r1, r2, r8, sl, ip, sp}^
   150d4:			; <UNDEFINED> instruction: 0xf7ff0103
   150d8:			; <UNDEFINED> instruction: 0xe7d0fc5d
   150dc:	strb	r4, [lr, pc, asr #12]
   150e0:	ldrls	lr, [r1], #-2525	; 0xfffff623
   150e4:	ldcls	6, cr4, [r3, #-120]	; 0xffffff88
   150e8:	smlsld	r4, r5, r7, r6
   150ec:	ldmib	lr, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   150f0:	eorle	r2, r0, r0, lsr #16
   150f4:	svclt	0x00182827
   150f8:	svclt	0x000c2822
   150fc:	stceq	0, cr15, [r1], {79}	; 0x4f
   15100:	stceq	0, cr15, [r0], {79}	; 0x4f
   15104:	mcrge	4, 5, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   15108:	strls	r4, [sp, #-1451]	; 0xfffffa55
   1510c:	ldcge	6, cr15, [sl, #508]!	; 0x1fc
   15110:	and	r4, r5, pc, lsr #12
   15114:	andsle	r2, r3, sl, lsl #18
   15118:	ldrmi	r3, [fp, #1793]!	; 0x701
   1511c:	ldcge	6, cr15, [r2, #508]!	; 0x1fc
   15120:	addmi	r7, r8, #3735552	; 0x390000
   15124:	mcrcs	0, 0, sp, cr0, cr0, {0}
   15128:			; <UNDEFINED> instruction: 0xf001d0f4
   1512c:	ldmdbcs	ip!, {r0, r2, r3, r4, r5, r6, r7, r8}
   15130:			; <UNDEFINED> instruction: 0x4666d016
   15134:	ldrbmi	lr, [sp, #-2032]	; 0xfffff810
   15138:	cfstrsge	mvf15, [r4, #252]!	; 0xfc
   1513c:	str	r4, [r8], sl, lsr #12
   15140:			; <UNDEFINED> instruction: 0x462f7851
   15144:	mvnsle	r4, r8, lsl #5
   15148:	andls	r1, r1, #31232	; 0x7a00
   1514c:			; <UNDEFINED> instruction: 0xf67f4593
   15150:	ldmdbls	r5, {r0, r3, r4, r7, r8, sl, fp, sp, pc}
   15154:	stmdbcs	r0, {r1, r2, r3, r9, ip, pc}
   15158:	strcs	fp, [r2], -ip, lsl #30
   1515c:	str	r2, [lr, #-1542]!	; 0xfffff9fa
   15160:	ldrbt	r4, [sl], #-1722	; 0xfffff946
   15164:	ldrdeq	r1, [r5], -r4
   15168:	andeq	r0, r0, ip, asr #9
   1516c:	andeq	r0, r5, lr, lsl lr
   15170:	mvnsmi	lr, sp, lsr #18
   15174:	ldcle	14, cr1, [r6, #-24]	; 0xffffffe8
   15178:	ldrmi	r6, [r7], -ip, lsl #16
   1517c:	strcs	r4, [r0, #-1688]	; 0xfffff968
   15180:	strcc	lr, [r1, #-3]
   15184:	adcsmi	r3, r5, #24, 8	; 0x18000000
   15188:	stmdavs	r0!, {r0, r2, r3, ip, lr, pc}
   1518c:			; <UNDEFINED> instruction: 0xf0194639
   15190:	stmdacs	r0, {r0, r1, r2, r5, r6, r9, fp, ip, sp, lr, pc}
   15194:			; <UNDEFINED> instruction: 0xf1b8d1f5
   15198:	andle	r0, r1, r0, lsl #30
   1519c:	andpl	pc, r0, r8, asr #17
   151a0:	pop	{r5, r6, fp, sp, lr}
   151a4:	strdcs	r8, [r0], -r0
   151a8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   151ac:	bmi	be7e6c <rpl_re_syntax_options@@Base+0xb7a38c>
   151b0:	ldrlt	r4, [r0, #-1147]!	; 0xfffffb85
   151b4:	strmi	r4, [sp], -r4, lsl #12
   151b8:	ldmdavs	r8, {r0, fp, sp, lr}
   151bc:	blmi	b263ac <rpl_re_syntax_options@@Base+0xab88cc>
   151c0:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   151c4:	movwls	r6, #6171	; 0x181b
   151c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   151cc:	mcr2	7, 2, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
   151d0:	stmvs	r3, {r5, r8, ip, sp, pc}
   151d4:	stmdavs	r0, {r1, r3, r5, r9, sl, lr}
   151d8:	ldrmi	r4, [r8, r1, lsr #12]
   151dc:			; <UNDEFINED> instruction: 0xf1044a25
   151e0:	stmiavs	r0!, {r2, r3, r8}
   151e4:	ldrbtmi	r4, [sl], #-1643	; 0xfffff995
   151e8:			; <UNDEFINED> instruction: 0xffc2f7ff
   151ec:	stmiavs	r2!, {r5, r7, r8, ip, sp, pc}^
   151f0:	blls	1d258 <ASN1_STRING_length@plt+0x169f0>
   151f4:	blx	2f2a2 <ASN1_STRING_length@plt+0x28a3a>
   151f8:	ldmib	r3, {r0, r1, r8, r9, sp}^
   151fc:	bne	1055a0c <rpl_re_syntax_options@@Base+0xfe7f2c>
   15200:	blcs	8b3214 <rpl_re_syntax_options@@Base+0x845734>
   15204:	blcs	a04e6c <rpl_re_syntax_options@@Base+0x99738c>
   15208:	bcc	c4e20 <rpl_re_syntax_options@@Base+0x57340>
   1520c:	bcs	21618 <ASN1_STRING_length@plt+0x1adb0>
   15210:	strtmi	sp, [r8], -r2, lsl #26
   15214:	stc2	7, cr15, [lr, #-1000]	; 0xfffffc18
   15218:			; <UNDEFINED> instruction: 0xb12b6863
   1521c:	stmdavs	r0!, {r1, r2, r4, r8, fp, lr}
   15220:			; <UNDEFINED> instruction: 0xf0194479
   15224:	cmplt	r8, sp, lsl sl	; <UNPREDICTABLE>
   15228:	blmi	467a80 <rpl_re_syntax_options@@Base+0x3f9fa0>
   1522c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   15230:	blls	6f2a0 <rpl_re_syntax_options@@Base+0x17c0>
   15234:	tstle	r5, sl, asr r0
   15238:	ldclt	0, cr11, [r0, #-12]!
   1523c:	blcs	2f8d0 <ASN1_STRING_length@plt+0x29068>
   15240:	stmibvs	r2!, {r1, r4, r5, r6, r7, ip, lr, pc}^
   15244:	svclt	0x008c4293
   15248:	mrscs	r2, (UNDEF: 17)
   1524c:	svclt	0x00082a00
   15250:	stmdbcs	r0, {r8, sp}
   15254:	stmdavs	r9!, {r3, r5, r6, r7, ip, lr, pc}
   15258:			; <UNDEFINED> instruction: 0x46281ad2
   1525c:			; <UNDEFINED> instruction: 0xf7fa1a59
   15260:	strb	pc, [r1, r9, ror #25]!	; <UNPREDICTABLE>
   15264:	stmia	r2!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15268:			; <UNDEFINED> instruction: 0x000532b4
   1526c:	andeq	r0, r5, r4, lsr #18
   15270:	andeq	r0, r0, ip, asr #9
   15274:	andeq	sl, r3, r2, lsl #29
   15278:	andeq	sl, r3, r8, asr #28
   1527c:			; <UNDEFINED> instruction: 0x000508b4
   15280:	svcmi	0x00f0e92d
   15284:	ldrmi	fp, [pc], -r7, lsl #1
   15288:	strmi	r4, [r1], sp, lsl #12
   1528c:			; <UNDEFINED> instruction: 0xf00f9204
   15290:	ldmdavs	ip!, {r0, r1, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}^
   15294:	ldrsbhi	pc, [r4, #143]!	; 0x8f	; <UNPREDICTABLE>
   15298:	strdls	r4, [r3], -r8
   1529c:	subsle	r2, r1, r0, lsl #24
   152a0:			; <UNDEFINED> instruction: 0xf96af017
   152a4:	andcs	r4, r1, #124928	; 0x1e800
   152a8:	andge	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   152ac:	andsne	pc, ip, #14286848	; 0xda0000
   152b0:			; <UNDEFINED> instruction: 0xf0174606
   152b4:	movwcs	pc, #6573	; 0x19ad	; <UNPREDICTABLE>
   152b8:			; <UNDEFINED> instruction: 0x46497333
   152bc:			; <UNDEFINED> instruction: 0xf0104620
   152c0:			; <UNDEFINED> instruction: 0xf89af9df
   152c4:	strmi	r3, [r3], fp, ror #2
   152c8:			; <UNDEFINED> instruction: 0xf0402b00
   152cc:	movwcs	r8, #138	; 0x8a
   152d0:			; <UNDEFINED> instruction: 0x46194632
   152d4:			; <UNDEFINED> instruction: 0xf0104658
   152d8:			; <UNDEFINED> instruction: 0x4680fc3d
   152dc:	rsbsle	r2, r4, r0, lsl #16
   152e0:			; <UNDEFINED> instruction: 0xf7f04658
   152e4:			; <UNDEFINED> instruction: 0x4630ee76
   152e8:			; <UNDEFINED> instruction: 0xf980f017
   152ec:	msrcc	SPSR_fxc, sl	; <illegal shifter operand>
   152f0:			; <UNDEFINED> instruction: 0xf0402b00
   152f4:			; <UNDEFINED> instruction: 0x212080a4
   152f8:			; <UNDEFINED> instruction: 0xf01f2001
   152fc:	blls	1541f0 <rpl_re_syntax_options@@Base+0xe6710>
   15300:	strmi	r6, [r4], -r3, lsl #3
   15304:			; <UNDEFINED> instruction: 0xf8c09b03
   15308:	mrsvs	r8, (UNDEF: 69)
   1530c:	cmple	sl, r0, lsl #22
   15310:	mulcc	r0, r9, r8
   15314:	andle	r2, r3, pc, lsr #22
   15318:			; <UNDEFINED> instruction: 0xf0437a03
   1531c:	andvc	r0, r3, #134217728	; 0x8000000
   15320:	tstcs	r0, fp, ror r9
   15324:	sub	fp, r6, fp, lsl #18
   15328:	ldmdbvs	sl, {r0, r1, r4, r9, sl, lr}^
   1532c:	ble	11e5ddc <rpl_re_syntax_options@@Base+0x11782fc>
   15330:			; <UNDEFINED> instruction: 0x461969da
   15334:	mvnsle	r2, r0, lsl #20
   15338:	bicsvs	r6, ip, r2, ror #3
   1533c:	andlt	r4, r7, r0, lsr #12
   15340:	svchi	0x00f0e8bd
   15344:			; <UNDEFINED> instruction: 0xf01768bc
   15348:	blmi	14937ac <rpl_re_syntax_options@@Base+0x1425ccc>
   1534c:			; <UNDEFINED> instruction: 0xf8582201
   15350:			; <UNDEFINED> instruction: 0xf8daa003
   15354:			; <UNDEFINED> instruction: 0x4606121c
   15358:			; <UNDEFINED> instruction: 0xf95af017
   1535c:	teqvc	r3, #67108864	; 0x4000000
   15360:			; <UNDEFINED> instruction: 0xd1aa2c00
   15364:	msrcc	SPSR_fxc, sl	; <illegal shifter operand>
   15368:	cmnle	r2, r0, lsl #22
   1536c:	blcs	3bf80 <ASN1_STRING_length@plt+0x35718>
   15370:	movwcs	sp, #85	; 0x55
   15374:			; <UNDEFINED> instruction: 0x46194632
   15378:			; <UNDEFINED> instruction: 0xf0104648
   1537c:	strmi	pc, [r0], fp, ror #23
   15380:	rsble	r2, sp, r0, lsl #16
   15384:			; <UNDEFINED> instruction: 0xf0174630
   15388:			; <UNDEFINED> instruction: 0xf89af931
   1538c:	blcs	21940 <ASN1_STRING_length@plt+0x1b0d8>
   15390:			; <UNDEFINED> instruction: 0x2120d155
   15394:			; <UNDEFINED> instruction: 0xf01f2001
   15398:	blls	154154 <rpl_re_syntax_options@@Base+0xe6674>
   1539c:			; <UNDEFINED> instruction: 0xf8c04604
   153a0:	mrsvs	r8, (UNDEF: 69)
   153a4:	bvc	8ed9b8 <rpl_re_syntax_options@@Base+0x87fed8>
   153a8:			; <UNDEFINED> instruction: 0xf0432100
   153ac:	eorvc	r0, r3, #4, 6	; 0x10000000
   153b0:	blcs	2f9a4 <ASN1_STRING_length@plt+0x2913c>
   153b4:			; <UNDEFINED> instruction: 0x4620d1b9
   153b8:	andlt	r6, r7, ip, ror r1
   153bc:	svchi	0x00f0e8bd
   153c0:	stmdbcs	r0, {r0, r1, r5, r6, r7, r8, sp, lr}
   153c4:			; <UNDEFINED> instruction: 0x460bd0f7
   153c8:			; <UNDEFINED> instruction: 0xf89ae7b7
   153cc:	blcs	21980 <ASN1_STRING_length@plt+0x1b118>
   153d0:	ldrbmi	sp, [r8], -lr, asr #2
   153d4:			; <UNDEFINED> instruction: 0xf7f02400
   153d8:			; <UNDEFINED> instruction: 0x4630edfc
   153dc:			; <UNDEFINED> instruction: 0xf906f017
   153e0:	ldmvs	sl!, {r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}^
   153e4:	andcs	r2, r0, r7, lsl #2
   153e8:			; <UNDEFINED> instruction: 0xf858f01f
   153ec:	strmi	r4, [r0], r1, lsr #12
   153f0:			; <UNDEFINED> instruction: 0xf01f2001
   153f4:	strbmi	pc, [r9], -pc, asr #19	; <UNPREDICTABLE>
   153f8:	andcs	r4, r2, r4, lsl #12
   153fc:			; <UNDEFINED> instruction: 0xf9caf01f
   15400:	tstcs	r7, sl, asr r6
   15404:	andcs	r9, r3, r5
   15408:			; <UNDEFINED> instruction: 0xf848f01f
   1540c:	strtmi	r9, [r2], -r5, lsl #22
   15410:	andls	r4, r0, r1, asr #12
   15414:	ldrbtmi	r4, [r8], #-2079	; 0xfffff7e1
   15418:			; <UNDEFINED> instruction: 0xf976f009
   1541c:	ldmdbmi	lr, {r0, r1, r2, r4, r6, r8, r9, sl, sp, lr, pc}
   15420:	andcs	r4, r5, #24, 12	; 0x1800000
   15424:			; <UNDEFINED> instruction: 0xf7f04479
   15428:	ldmvs	sl!, {r3, r9, sl, fp, sp, lr, pc}^
   1542c:	strmi	r4, [r1], -fp, asr #12
   15430:			; <UNDEFINED> instruction: 0xf0092001
   15434:			; <UNDEFINED> instruction: 0x4630f8f7
   15438:			; <UNDEFINED> instruction: 0xf8d8f017
   1543c:			; <UNDEFINED> instruction: 0xf8d8e77e
   15440:			; <UNDEFINED> instruction: 0xf01f0000
   15444:	strmi	pc, [r1], -pc, lsr #19
   15448:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
   1544c:			; <UNDEFINED> instruction: 0xf95cf009
   15450:	ldmdami	r3, {r0, r4, r6, r8, r9, sl, sp, lr, pc}
   15454:	ldmvs	r9!, {r1, r3, r6, r9, sl, lr}^
   15458:			; <UNDEFINED> instruction: 0xf0094478
   1545c:			; <UNDEFINED> instruction: 0xe785f955
   15460:	msrcc	SPSR_fxc, sl	; <illegal shifter operand>
   15464:			; <UNDEFINED> instruction: 0x4630b95b
   15468:			; <UNDEFINED> instruction: 0xf0172400
   1546c:			; <UNDEFINED> instruction: 0xe765f8bf
   15470:	ldrbmi	r4, [sl], -ip, lsl #16
   15474:	ldrbtmi	r6, [r8], #-2297	; 0xfffff707
   15478:			; <UNDEFINED> instruction: 0xf946f009
   1547c:	stmdami	sl, {r0, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   15480:	ldmvs	r9!, {r1, r3, r6, r9, sl, lr}^
   15484:			; <UNDEFINED> instruction: 0xf0094478
   15488:			; <UNDEFINED> instruction: 0xe7ecf93f
   1548c:	andeq	r0, r5, r8, asr #16
   15490:			; <UNDEFINED> instruction: 0x000004b4
   15494:	andeq	r4, r3, lr, ror #11
   15498:	muleq	r3, r8, r5
   1549c:	strdeq	r4, [r3], -lr
   154a0:	andeq	r4, r3, r0, asr #10
   154a4:	andeq	r4, r3, sl, lsr #11
   154a8:	andeq	r4, r3, r0, ror #10
   154ac:	svcmi	0x00f0e92d
   154b0:	stmdbeq	ip, {r0, r8, ip, sp, lr, pc}
   154b4:	ldrmi	r4, [r7], -r1, lsl #29
   154b8:	addlt	r4, r3, r1, lsl #27
   154bc:	bmi	fe0666bc <rpl_re_syntax_options@@Base+0xfdff8bdc>
   154c0:	strmi	r6, [ip], -r8, lsl #17
   154c4:	ldrbtmi	r5, [sl], #-2421	; 0xfffff68b
   154c8:	strbmi	r2, [r9], -r0, lsl #6
   154cc:	strls	r6, [r1, #-2093]	; 0xfffff7d3
   154d0:	streq	pc, [r0, #-79]	; 0xffffffb1
   154d4:	mcr2	7, 2, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   154d8:			; <UNDEFINED> instruction: 0x46494a7b
   154dc:	ldrbtmi	r2, [sl], #-768	; 0xfffffd00
   154e0:	stmiavs	r0!, {r1, r2, r9, sl, lr}
   154e4:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   154e8:	ldmdbmi	r8!, {r3, r5, r6, r8, ip, sp, pc}^
   154ec:	ldrbtmi	r4, [r9], #-1541	; 0xfffff9fb
   154f0:			; <UNDEFINED> instruction: 0xf8b6f019
   154f4:	bicslt	r4, r0, r0, lsl #13
   154f8:			; <UNDEFINED> instruction: 0x46284975
   154fc:			; <UNDEFINED> instruction: 0xf0194479
   15500:	stmdacs	r0, {r0, r1, r2, r3, r5, r7, fp, ip, sp, lr, pc}
   15504:	teqlt	r6, r9, lsr r0
   15508:			; <UNDEFINED> instruction: 0x46304972
   1550c:			; <UNDEFINED> instruction: 0xf0194479
   15510:	stmdacs	r0, {r0, r1, r2, r5, r7, fp, ip, sp, lr, pc}
   15514:	bmi	1c49634 <rpl_re_syntax_options@@Base+0x1bdbb54>
   15518:	ldrbtmi	r4, [sl], #-2921	; 0xfffff497
   1551c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15520:	subsmi	r9, sl, r1, lsl #22
   15524:	sbchi	pc, r8, r0, asr #32
   15528:	pop	{r0, r1, ip, sp, pc}
   1552c:	bmi	1af94f4 <rpl_re_syntax_options@@Base+0x1a8ba14>
   15530:	stmiavs	r0!, {r0, r3, r6, r9, sl, lr}
   15534:	ldrbtmi	r4, [sl], #-1643	; 0xfffff995
   15538:	mrc2	7, 0, pc, cr10, cr15, {7}
   1553c:	rscle	r2, sl, r0, lsl #16
   15540:			; <UNDEFINED> instruction: 0xf1a37803
   15544:	bcs	255e0c <rpl_re_syntax_options@@Base+0x1e832c>
   15548:	ldrmi	sp, [sl], -ip, lsl #16
   1554c:	blx	15e97e <rpl_re_syntax_options@@Base+0xf0e9e>
   15550:			; <UNDEFINED> instruction: 0xf8102808
   15554:			; <UNDEFINED> instruction: 0xf1a22f01
   15558:	stmdbcs	r9, {r4, r5, r8}
   1555c:	ldmdaeq	r0!, {r3, r5, r7, r8, ip, sp, lr, pc}
   15560:	ldmible	r4!, {r0, r1, r4, r9, sl, lr}^
   15564:	bicsle	r2, r6, fp, lsr fp
   15568:	strmi	r3, [r2], -r1
   1556c:	blcc	935b4 <rpl_re_syntax_options@@Base+0x25ad4>
   15570:	ldmdale	sp, {r0, r2, r3, r8, r9, fp, sp}^
   15574:	stmible	lr, {r3, r8, r9, fp, sp}^
   15578:	bmi	168f55c <rpl_re_syntax_options@@Base+0x1621a7c>
   1557c:	strbmi	r4, [r9], -r3, lsl #12
   15580:	ldrbtmi	r6, [sl], #-2208	; 0xfffff760
   15584:	ldc2l	7, cr15, [r4, #1020]!	; 0x3fc
   15588:	sbcle	r2, r4, r0, lsl #16
   1558c:	mrc2	0, 6, pc, cr6, cr6, {0}
   15590:	stmdacs	r0, {r2, r9, sl, lr}
   15594:	ldclmi	0, cr13, [r3, #-764]	; 0xfffffd04
   15598:	stmdavs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   1559c:	ldc	7, cr15, [r8, #-960]	; 0xfffffc40
   155a0:	ldr	r6, [r8, ip, rrx]!
   155a4:			; <UNDEFINED> instruction: 0x46034a50
   155a8:	stmiavs	r0!, {r0, r3, r6, r9, sl, lr}
   155ac:			; <UNDEFINED> instruction: 0xf7ff447a
   155b0:			; <UNDEFINED> instruction: 0x4604fddf
   155b4:	adcle	r2, lr, r0, lsl #16
   155b8:	ldrbtmi	r4, [r9], #-2380	; 0xfffff6b4
   155bc:			; <UNDEFINED> instruction: 0xf850f019
   155c0:	rsbsle	r2, r3, r0, lsl #16
   155c4:	blcs	33658 <ASN1_STRING_length@plt+0x2cdf0>
   155c8:			; <UNDEFINED> instruction: 0xf8dfd0a5
   155cc:			; <UNDEFINED> instruction: 0xf04fa124
   155d0:			; <UNDEFINED> instruction: 0xf8df0b01
   155d4:			; <UNDEFINED> instruction: 0xf8df9120
   155d8:	ldrbtmi	r8, [sl], #288	; 0x120
   155dc:	ldrbtmi	r4, [r8], #1273	; 0x4f9
   155e0:	mcrrne	0, 0, lr, r4, cr3
   155e4:	blcs	33678 <ASN1_STRING_length@plt+0x2ce10>
   155e8:			; <UNDEFINED> instruction: 0x4651d095
   155ec:			; <UNDEFINED> instruction: 0xf7f14620
   155f0:	strbmi	lr, [r9], -ip, lsr #16
   155f4:	strtmi	r4, [r0], -r4, lsl #8
   155f8:	stmda	r8!, {r0, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   155fc:	strmi	r4, [r6], -r1, asr #12
   15600:	ldrtmi	r4, [r2], -r0, lsr #12
   15604:			; <UNDEFINED> instruction: 0xf01919a5
   15608:	stmdblt	r8, {r0, r1, r2, r3, r6, fp, ip, sp, lr, pc}
   1560c:	andslt	pc, r0, r7, lsl #17
   15610:	blcs	b2cca4 <rpl_re_syntax_options@@Base+0xabf1c4>
   15614:	stclne	15, cr11, [ip], #-32	; 0xffffffe0
   15618:	strtmi	sp, [r8], -r4, ror #1
   1561c:			; <UNDEFINED> instruction: 0xf7f0212c
   15620:	stmdacs	r0, {r2, r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   15624:			; <UNDEFINED> instruction: 0x4620d1dd
   15628:	stc	7, cr15, [ip, #960]	; 0x3c0
   1562c:	ldrb	r4, [r9, r4, lsl #8]
   15630:	addsle	r2, sl, r0, lsr #22
   15634:	msreq	SPSR_c, r3, lsr #3
   15638:	svclt	0x00982919
   1563c:	blcs	15642c4 <rpl_re_syntax_options@@Base+0x14f67e4>
   15640:	svcge	0x0069f47f
   15644:			; <UNDEFINED> instruction: 0xf1a37853
   15648:	ldmdbcs	r9, {r0, r5, r6, r8}
   1564c:	blcc	8454b4 <rpl_re_syntax_options@@Base+0x7d79d4>
   15650:			; <UNDEFINED> instruction: 0xf47f2b52
   15654:	ldmvc	r3, {r5, r6, r8, r9, sl, fp, sp, pc}
   15658:	msreq	SPSR_c, r3, lsr #3
   1565c:	svclt	0x00982919
   15660:	blcs	13242e8 <rpl_re_syntax_options@@Base+0x12b6808>
   15664:	svcge	0x0057f47f
   15668:	blcs	f739bc <rpl_re_syntax_options@@Base+0xf05edc>
   1566c:	svcge	0x0053f47f
   15670:	ldrmi	r3, [r0], -r4, lsl #4
   15674:	blcc	936c4 <rpl_re_syntax_options@@Base+0x25be4>
   15678:	ldmdale	sl, {r0, r2, r3, r8, r9, fp, sp}
   1567c:	ldmle	r8!, {r3, r8, r9, fp, sp}^
   15680:	ldrcs	r6, [r8, #-2276]	; 0xfffff71c
   15684:	ldrtmi	r9, [fp], -r0, lsl #20
   15688:	blx	16f776 <rpl_re_syntax_options@@Base+0x101c96>
   1568c:	ldmib	r2, {r1, r9, lr}^
   15690:	bne	1865ea0 <rpl_re_syntax_options@@Base+0x17f83c0>
   15694:	ldc2l	7, cr15, [r4, #1020]!	; 0x3fc
   15698:			; <UNDEFINED> instruction: 0xf43f2800
   1569c:	stmdbhi	r3, {r2, r3, r4, r5, r8, r9, sl, fp, sp, pc}
   156a0:	andhi	pc, ip, r0, asr #17
   156a4:	msrvc	CPSR_, #1124073472	; 0x43000000
   156a8:	ldr	r8, [r4, -r3, lsl #2]!
   156ac:	ldrtvc	r2, [fp], #-769	; 0xfffffcff
   156b0:	blcs	84f37c <rpl_re_syntax_options@@Base+0x7e189c>
   156b4:	ubfx	sp, sp, #1, #4
   156b8:	mrc	7, 5, APSR_nzcv, cr8, cr0, {7}
   156bc:	andeq	r0, r5, r4, lsr #12
   156c0:	andeq	r0, r0, ip, asr #9
   156c4:	andeq	r5, r3, lr, ror r0
   156c8:	andeq	r4, r3, r6, lsl #11
   156cc:	andeq	r4, r3, r2, lsl #11
   156d0:	andeq	r4, r3, r4, lsl #11
   156d4:	andeq	r4, r3, r4, lsl #11
   156d8:	andeq	r0, r5, r6, asr #11
   156dc:	andeq	r4, r3, r2, asr #10
   156e0:	strdeq	r4, [r3], -r6
   156e4:	andeq	r2, r5, ip, asr #29
   156e8:	andeq	r4, r3, ip, asr #9
   156ec:	andeq	r9, r2, sl, lsr r7
   156f0:			; <UNDEFINED> instruction: 0x000344be
   156f4:	andeq	r4, r3, r4, asr #9
   156f8:	andeq	r4, r3, sl, asr #9
   156fc:	ldrdgt	pc, [r4], #143	; 0x8f
   15700:	ldrbtmi	fp, [ip], #1520	; 0x5f0
   15704:	addlt	r4, r3, r0, lsr pc
   15708:	streq	pc, [ip], -r1, lsl #2
   1570c:	bmi	be6f68 <rpl_re_syntax_options@@Base+0xb79488>
   15710:			; <UNDEFINED> instruction: 0xf85c460c
   15714:	strbtmi	r7, [fp], -r7
   15718:	ldrbtmi	r6, [sl], #-2184	; 0xfffff778
   1571c:	ldmdavs	pc!, {r0, r4, r5, r9, sl, lr}	; <UNPREDICTABLE>
   15720:			; <UNDEFINED> instruction: 0xf04f9701
   15724:			; <UNDEFINED> instruction: 0xf7ff0700
   15728:	teqlt	r0, #2240	; 0x8c0	; <UNPREDICTABLE>
   1572c:			; <UNDEFINED> instruction: 0xf04f9a00
   15730:	stmiavs	r7!, {r3, r4, sl, fp}^
   15734:	stmdavs	r9!, {r0, r1, r3, r5, r9, sl, lr}
   15738:	andvc	pc, r2, #12, 22	; 0x3000
   1573c:	andpl	lr, r2, #3440640	; 0x348000
   15740:			; <UNDEFINED> instruction: 0xf7ff1a69
   15744:			; <UNDEFINED> instruction: 0x4605fd9d
   15748:	bmi	881e30 <rpl_re_syntax_options@@Base+0x814350>
   1574c:	stmiavs	r0!, {r8, r9, sp}
   15750:	ldrbtmi	r4, [sl], #-1585	; 0xfffff9cf
   15754:	stc2	7, cr15, [ip, #-1020]	; 0xfffffc04
   15758:	cmnlt	r0, r7, lsl #12
   1575c:	ldrbtmi	r4, [r9], #-2333	; 0xfffff6e3
   15760:			; <UNDEFINED> instruction: 0xff7ef018
   15764:	ldmdbmi	ip, {r3, r4, r7, r8, ip, sp, pc}
   15768:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   1576c:			; <UNDEFINED> instruction: 0xff78f018
   15770:	bvc	b03db8 <rpl_re_syntax_options@@Base+0xa962d8>
   15774:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   15778:	bmi	63202c <rpl_re_syntax_options@@Base+0x5c454c>
   1577c:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   15780:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15784:	subsmi	r9, sl, r1, lsl #22
   15788:	andlt	sp, r3, r9, lsl r1
   1578c:	stmdbhi	fp!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   15790:	orrvc	pc, r8, #1124073472	; 0x43000000
   15794:	ldrb	r8, [r0, fp, lsr #2]!
   15798:			; <UNDEFINED> instruction: 0x46314a11
   1579c:	movwcs	r6, #2208	; 0x8a0
   157a0:			; <UNDEFINED> instruction: 0xf7ff447a
   157a4:	msrlt	CPSR_f, r5, ror #25
   157a8:	ldrbtmi	r4, [r9], #-2318	; 0xfffff6f2
   157ac:			; <UNDEFINED> instruction: 0xff58f018
   157b0:	mvnle	r2, r0, lsl #16
   157b4:			; <UNDEFINED> instruction: 0xf0437a2b
   157b8:	eorvc	r0, fp, #128, 6
   157bc:			; <UNDEFINED> instruction: 0xf7f0e7dd
   157c0:	svclt	0x0000ee36
   157c4:	ldrdeq	r0, [r5], -lr
   157c8:	andeq	r0, r0, ip, asr #9
   157cc:	muleq	r3, sl, r3
   157d0:	andeq	r4, r3, sl, ror #6
   157d4:	andeq	r4, r3, r2, ror #6
   157d8:	andeq	r4, r3, r2, ror #6
   157dc:	andeq	r0, r5, r2, ror #6
   157e0:	andeq	sl, r3, ip, asr #15
   157e4:	andeq	r4, r3, r2, lsr r3
   157e8:	ldrdgt	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   157ec:	ldrbtmi	fp, [ip], #1392	; 0x570
   157f0:	addlt	r4, r2, r8, lsl lr
   157f4:	bmi	627050 <rpl_re_syntax_options@@Base+0x5b9570>
   157f8:	strbtmi	r4, [fp], -ip, lsl #12
   157fc:	andvs	pc, r6, ip, asr r8	; <UNPREDICTABLE>
   15800:	stmiavs	r0!, {r2, r3, r8, ip, sp}
   15804:	ldmdavs	r6!, {r1, r3, r4, r5, r6, sl, lr}
   15808:			; <UNDEFINED> instruction: 0xf04f9601
   1580c:			; <UNDEFINED> instruction: 0xf7ff0600
   15810:	orrlt	pc, r0, pc, lsr #25
   15814:	ldrcs	r6, [r8], -r4, ror #17
   15818:	strtmi	r9, [fp], -r0, lsl #20
   1581c:	blx	1af8ca <rpl_re_syntax_options@@Base+0x141dea>
   15820:	ldmib	r2, {r1, r9, lr}^
   15824:	bne	1866034 <rpl_re_syntax_options@@Base+0x17f8554>
   15828:	stc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
   1582c:	bvc	101c94 <rpl_re_syntax_options@@Base+0x941b4>
   15830:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   15834:	bmi	272048 <rpl_re_syntax_options@@Base+0x204568>
   15838:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   1583c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15840:	subsmi	r9, sl, r1, lsl #22
   15844:	andlt	sp, r2, r1, lsl #2
   15848:			; <UNDEFINED> instruction: 0xf7f0bd70
   1584c:	svclt	0x0000edf0
   15850:	strdeq	r0, [r5], -r2
   15854:	andeq	r0, r0, ip, asr #9
   15858:	andeq	r4, r3, r4, ror #5
   1585c:	andeq	r0, r5, r6, lsr #5
   15860:			; <UNDEFINED> instruction: 0x4614b5f0
   15864:	addlt	r4, r3, r1, lsr #30
   15868:	strmi	r4, [sp], -r1, lsr #28
   1586c:	bmi	866a70 <rpl_re_syntax_options@@Base+0x7f8f90>
   15870:	smlatbcc	ip, r8, r8, r6
   15874:	ldrbtmi	r5, [sl], #-2494	; 0xfffff642
   15878:	ldmdavs	r6!, {r0, r1, r3, r5, r6, r9, sl, lr}
   1587c:			; <UNDEFINED> instruction: 0xf04f9601
   15880:			; <UNDEFINED> instruction: 0xf7ff0600
   15884:	mvnslt	pc, r5, ror ip	; <UNPREDICTABLE>
   15888:	ldrcs	r6, [r8, -sp, ror #17]
   1588c:	strtmi	r9, [r3], -r0, lsl #20
   15890:	strmi	r6, [r6], -r1, lsr #16
   15894:	andpl	pc, r2, #7168	; 0x1c00
   15898:	andpl	lr, r2, #3440640	; 0x348000
   1589c:			; <UNDEFINED> instruction: 0xf7ff1a69
   158a0:	strmi	pc, [r3], -pc, ror #25
   158a4:	bvc	c1eac <rpl_re_syntax_options@@Base+0x543cc>
   158a8:			; <UNDEFINED> instruction: 0xf0226860
   158ac:			; <UNDEFINED> instruction: 0xf0420209
   158b0:	andsvc	r0, sl, #-1879048192	; 0x90000000
   158b4:	bl	fe35387c <rpl_re_syntax_options@@Base+0xfe2e5d9c>
   158b8:	movwcs	r6, #2208	; 0x8a0
   158bc:	cmnlt	r8, r3, rrx
   158c0:			; <UNDEFINED> instruction: 0xf00f4631
   158c4:	ldrdvs	pc, [r0], #-237	; 0xffffff13	; <UNPREDICTABLE>
   158c8:	blmi	2680fc <rpl_re_syntax_options@@Base+0x1fa61c>
   158cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   158d0:	blls	6f940 <rpl_re_syntax_options@@Base+0x1e60>
   158d4:	qaddle	r4, sl, r6
   158d8:	ldcllt	0, cr11, [r0, #12]!
   158dc:			; <UNDEFINED> instruction: 0xf01f4630
   158e0:	rsbvs	pc, r0, fp, ror #17
   158e4:			; <UNDEFINED> instruction: 0xf7f0e7f0
   158e8:	svclt	0x0000eda2
   158ec:	andeq	r0, r5, r4, ror r2
   158f0:	andeq	r0, r0, ip, asr #9
   158f4:	andeq	r4, r3, lr, lsr r2
   158f8:	andeq	r0, r5, r4, lsl r2
   158fc:	push	{r2, r4, r5, r8, r9, fp, lr}
   15900:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   15904:	ldrmi	r2, [r2], r0, lsl #8
   15908:	movwcc	fp, #49285	; 0xc085
   1590c:	strmi	r4, [pc], -r0, lsl #13
   15910:	and	r4, r4, r2, lsr #12
   15914:	bcs	6a2120 <rpl_re_syntax_options@@Base+0x634640>
   15918:			; <UNDEFINED> instruction: 0xf853d056
   1591c:	strbmi	r4, [r4, #-3084]	; 0xfffff3f4
   15920:	movweq	pc, #49411	; 0xc103	; <UNPREDICTABLE>
   15924:	andls	sp, r2, #-2147483587	; 0x8000003d
   15928:	bcs	2fc18 <ASN1_STRING_length@plt+0x293b0>
   1592c:	blmi	a8ce58 <rpl_re_syntax_options@@Base+0xa1f378>
   15930:	andls	r2, r1, r0
   15934:	stmdals	r2, {r2, r3, r8, sp}
   15938:			; <UNDEFINED> instruction: 0xf8df447b
   1593c:	blx	79bb6 <rpl_re_syntax_options@@Base+0xc0d6>
   15940:	ldrbtmi	r3, [r9], #768	; 0x300
   15944:	ldmibvc	ip, {r0, r3, r8, sl, ip, sp, lr, pc}
   15948:	blls	7a55c <rpl_re_syntax_options@@Base+0xca7c>
   1594c:	blx	5ddb6 <quoting_style_vals@@Base+0xabb2>
   15950:	ldmvs	fp!, {r0, r1, r8, sl, ip, sp, lr, pc}^
   15954:			; <UNDEFINED> instruction: 0xf8d3442b
   15958:	blls	c1970 <rpl_re_syntax_options@@Base+0x53e90>
   1595c:	stmdale	fp!, {r0, r3, r4, r8, r9, fp, sp}
   15960:	and	r9, r2, r3, lsl #24
   15964:	strbmi	r3, [ip, #-1036]	; 0xfffffbf4
   15968:	stmdavs	r3!, {r0, r2, r5, ip, lr, pc}
   1596c:			; <UNDEFINED> instruction: 0xd1224543
   15970:	stmdavs	r1!, {r0, r1, r3, r4, r5, r6, r7, fp, sp, lr}^
   15974:	ldmdbpl	r8, {r1, r2, r3, r4, r6, r8, fp, ip}^
   15978:	b	d53940 <rpl_re_syntax_options@@Base+0xce5e60>
   1597c:	mvnsle	r2, r0, lsl #16
   15980:			; <UNDEFINED> instruction: 0x465368b1
   15984:			; <UNDEFINED> instruction: 0x465868f2
   15988:	ldrdvs	pc, [r0], -sl
   1598c:			; <UNDEFINED> instruction: 0xf7ff1b89
   15990:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   15994:	stmiavs	r3!, {r1, r2, r5, r6, r7, ip, lr, pc}
   15998:	ldrbeq	r3, [sl, ip, lsl #8]
   1599c:	bvc	c56ac <rpl_re_syntax_options@@Base+0x57bcc>
   159a0:	andseq	pc, r0, #66	; 0x42
   159a4:	ldreq	r7, [fp, r2, lsl #4]
   159a8:	bvc	1056b8 <rpl_re_syntax_options@@Base+0x97bd8>
   159ac:	orreq	pc, r0, #67	; 0x43
   159b0:	strbmi	r7, [ip, #-515]	; 0xfffffdfd
   159b4:	ldmvs	sl!, {r0, r3, r4, r6, r7, r8, ip, lr, pc}
   159b8:	movwcc	r9, #6913	; 0x1b01
   159bc:	addsmi	r9, sl, #67108864	; 0x4000000
   159c0:	andlt	sp, r5, r3, asr #25
   159c4:	svchi	0x00f0e8bd
   159c8:	mvnscc	pc, #79	; 0x4f
   159cc:	str	r9, [fp, r2, lsl #6]!
   159d0:	andeq	lr, r4, r6, lsl r6
   159d4:	andeq	lr, r4, r0, ror #11
   159d8:	ldrdeq	lr, [r4], -r6
   159dc:	svcmi	0x00f0e92d
   159e0:	stclmi	0, cr11, [sp, #-532]	; 0xfffffdec
   159e4:	blmi	136721c <rpl_re_syntax_options@@Base+0x12f973c>
   159e8:	stmiapl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   159ec:	ldmdavs	fp, {r0, r2, r4, r9, sl, lr}
   159f0:			; <UNDEFINED> instruction: 0xf04f9303
   159f4:	andls	r0, r1, #0, 6
   159f8:			; <UNDEFINED> instruction: 0xff80f7ff
   159fc:	stmiavs	r0!, {r3, r6, r9, fp, lr}
   15a00:	tsteq	ip, r4, lsl #2	; <UNPREDICTABLE>
   15a04:	ldrbtmi	sl, [sl], #-2818	; 0xfffff4fe
   15a08:	blx	fecd3a0e <rpl_re_syntax_options@@Base+0xfec65f2e>
   15a0c:	eorsle	r2, sl, r0, lsl #16
   15a10:	ldrcs	r6, [r8], #-2273	; 0xfffff71f
   15a14:	strmi	r9, [r7], -r2, lsl #22
   15a18:	blx	12faca <rpl_re_syntax_options@@Base+0xc1fea>
   15a1c:	ldmvs	ip, {r0, r1, r8, r9, ip}
   15a20:	strls	r1, [r0, #-2725]	; 0xfffff55b
   15a24:	bl	fe3d39ec <rpl_re_syntax_options@@Base+0xfe365f0c>
   15a28:	blcs	9f3abc <rpl_re_syntax_options@@Base+0x985fdc>
   15a2c:	blcs	8c5694 <rpl_re_syntax_options@@Base+0x857bb4>
   15a30:	strcc	fp, [r1, #-3844]	; 0xfffff0fc
   15a34:	strmi	r9, [r0], r0, lsl #10
   15a38:			; <UNDEFINED> instruction: 0xf8dfb328
   15a3c:	strcs	r9, [r0], #-232	; 0xffffff18
   15a40:	ldrdge	pc, [r4], #143	; 0x8f	; <UNPREDICTABLE>
   15a44:	ldrbtmi	r4, [sl], #1273	; 0x4f9
   15a48:			; <UNDEFINED> instruction: 0x46491938
   15a4c:	ldcl	7, cr15, [ip, #960]!	; 0x3c0
   15a50:	strmi	r1, [r8, #2085]!	; 0x825
   15a54:	bl	209ab8 <rpl_re_syntax_options@@Base+0x19bfd8>
   15a58:	ldrbmi	r0, [r1], -r5, lsl #22
   15a5c:	ldrbmi	r2, [r8], -r1, lsl #12
   15a60:	mrc	7, 1, APSR_nzcv, cr4, cr0, {7}
   15a64:	ldmdane	sl!, {r3, r5, sl, lr}
   15a68:			; <UNDEFINED> instruction: 0xf812e004
   15a6c:	blcs	b24e78 <rpl_re_syntax_options@@Base+0xab7398>
   15a70:	strcs	sp, [r0], -r4, lsl #2
   15a74:	stmdacc	r1, {r2, r9, sl, lr}
   15a78:	lfmle	f4, 2, [r6], #672	; 0x2a0
   15a7c:	sfmle	f4, 4, [sp], {172}	; 0xac
   15a80:	strbmi	fp, [r4, #-2846]	; 0xfffff4e2
   15a84:	bmi	a8ca0c <rpl_re_syntax_options@@Base+0xa1ef2c>
   15a88:	ldrbtmi	r4, [sl], #-2852	; 0xfffff4dc
   15a8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15a90:	subsmi	r9, sl, r3, lsl #22
   15a94:	andlt	sp, r5, lr, lsr r1
   15a98:	svchi	0x00f0e8bd
   15a9c:			; <UNDEFINED> instruction: 0x46581939
   15aa0:	blx	ff351af2 <rpl_re_syntax_options@@Base+0xff2e4012>
   15aa4:	blne	18bbeac <rpl_re_syntax_options@@Base+0x184e3cc>
   15aa8:	strtmi	r9, [r9], #-2817	; 0xfffff4ff
   15aac:			; <UNDEFINED> instruction: 0xf7ff4605
   15ab0:	msrlt	(UNDEF: 56), r7
   15ab4:			; <UNDEFINED> instruction: 0xf0237a03
   15ab8:			; <UNDEFINED> instruction: 0xf0430350
   15abc:	andvc	r0, r3, #80, 6	; 0x40000001
   15ac0:			; <UNDEFINED> instruction: 0xf7f04628
   15ac4:	vmlacs.f32	s28, s1, s12
   15ac8:	strbmi	sp, [r4, #-219]	; 0xffffff25
   15acc:			; <UNDEFINED> instruction: 0x3c01dadb
   15ad0:	ldmdbne	fp!, {r3, r4, r5, r6, r9, sl, fp, ip}
   15ad4:			; <UNDEFINED> instruction: 0xf1c74440
   15ad8:	tstcs	r0, r1, lsl #24
   15adc:	bcs	a8db24 <rpl_re_syntax_options@@Base+0xa20044>
   15ae0:	strcs	fp, [r0, #-3860]	; 0xfffff0ec
   15ae4:	streq	pc, [r1, #-1]
   15ae8:			; <UNDEFINED> instruction: 0xf081b995
   15aec:	bcs	b16ef8 <rpl_re_syntax_options@@Base+0xaa9418>
   15af0:	andcs	fp, r0, #20, 30	; 0x50
   15af4:	andeq	pc, r1, #5
   15af8:	bicle	r2, r2, r0, lsl #20
   15afc:	sbcle	r4, r2, r3, lsl #5
   15b00:	streq	lr, [r3], #-2828	; 0xfffff4f4
   15b04:	svccs	0x0001f813
   15b08:	mvnle	r2, r8, lsr #20
   15b0c:			; <UNDEFINED> instruction: 0xe7f54631
   15b10:	ldrb	r2, [r3, r0, lsl #2]!
   15b14:	stc	7, cr15, [sl], {240}	; 0xf0
   15b18:	strdeq	r0, [r5], -r8
   15b1c:	andeq	r0, r0, ip, asr #9
   15b20:	andeq	r4, r3, sl, ror #1
   15b24:	strheq	r4, [r3], -r4	; <UNPREDICTABLE>
   15b28:	strheq	r4, [r3], -sl
   15b2c:	andeq	r0, r5, r6, asr r0
   15b30:	svcmi	0x00f0e92d
   15b34:	stmmi	r5, {r0, r1, r2, r9, sl, lr}
   15b38:	blmi	fe1673b8 <rpl_re_syntax_options@@Base+0xfe0f98d8>
   15b3c:	ldrbtmi	fp, [r8], #-143	; 0xffffff71
   15b40:	stmdavs	r9, {r0, r2, r3, r9, sl, lr}
   15b44:	andcs	r5, r0, r3, asr #17
   15b48:	ldrdls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   15b4c:	movwls	r6, #55323	; 0xd81b
   15b50:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   15b54:	tstls	r7, pc, ror fp
   15b58:	andls	r4, ip, fp, ror r4
   15b5c:	bcs	39b84 <ASN1_STRING_length@plt+0x3331c>
   15b60:	ldmdami	sp!, {r0, r1, r2, r5, r6, ip, lr, pc}^
   15b64:	andhi	pc, r0, r3, asr r8	; <UNPREDICTABLE>
   15b68:	andcs	r4, r0, ip, ror fp
   15b6c:	strcs	lr, [r9, -sp, asr #19]
   15b70:			; <UNDEFINED> instruction: 0xf88d447b
   15b74:	ldmdavs	sl, {r2, r3, r5}
   15b78:	rsble	r2, r0, r0, lsl #20
   15b7c:			; <UNDEFINED> instruction: 0xf04f4c78
   15b80:			; <UNDEFINED> instruction: 0xf8980c00
   15b84:	strmi	r2, [r8], -ip, lsl #4
   15b88:	stmdavs	r9!, {r2, r3, r4, r5, r6, sl, lr}^
   15b8c:	blge	1e711c <rpl_re_syntax_options@@Base+0x17963c>
   15b90:	svclt	0x000c68a2
   15b94:	strcs	r2, [r3, #-1282]	; 0xfffffafe
   15b98:			; <UNDEFINED> instruction: 0x5c00e9cd
   15b9c:	bmi	1c7a3ac <rpl_re_syntax_options@@Base+0x1c0c8cc>
   15ba0:			; <UNDEFINED> instruction: 0xf7fe447a
   15ba4:			; <UNDEFINED> instruction: 0xf1b9ff27
   15ba8:	eorle	r0, r9, r0, lsl #30
   15bac:	ldrdcc	pc, [r4], -r9
   15bb0:	mvnslt	r6, r0, ror #16
   15bb4:	b	353b7c <rpl_re_syntax_options@@Base+0x2e609c>
   15bb8:			; <UNDEFINED> instruction: 0xf89d4b6b
   15bbc:	strcs	r2, [r0], #-44	; 0xffffffd4
   15bc0:	subsvs	r4, ip, fp, ror r4
   15bc4:			; <UNDEFINED> instruction: 0xf898b9f2
   15bc8:	bllt	14e217c <rpl_re_syntax_options@@Base+0x147469c>
   15bcc:			; <UNDEFINED> instruction: 0xf89db116
   15bd0:	eorsvc	r3, r3, ip, lsr #32
   15bd4:			; <UNDEFINED> instruction: 0xf7f09808
   15bd8:	bmi	19503d0 <rpl_re_syntax_options@@Base+0x18e28f0>
   15bdc:	ldrbtmi	r4, [sl], #-2908	; 0xfffff4a4
   15be0:	ldmpl	r3, {r2, r3, fp, ip, pc}^
   15be4:	blls	36fc54 <rpl_re_syntax_options@@Base+0x302174>
   15be8:			; <UNDEFINED> instruction: 0xf040405a
   15bec:	andlt	r8, pc, sp, lsr #1
   15bf0:	svchi	0x00f0e8bd
   15bf4:	sbcsle	r2, sp, r0, lsl #16
   15bf8:	strbmi	r4, [r8], -r1, lsl #12
   15bfc:	stc2l	0, cr15, [r2, #-88]	; 0xffffffa8
   15c00:	ldrb	r6, [r7, r0, ror #16]
   15c04:	andcs	r4, r5, #1474560	; 0x168000
   15c08:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   15c0c:	b	553bd4 <rpl_re_syntax_options@@Base+0x4e60f4>
   15c10:			; <UNDEFINED> instruction: 0x4601463a
   15c14:			; <UNDEFINED> instruction: 0xf0084620
   15c18:			; <UNDEFINED> instruction: 0xf898fd05
   15c1c:	blcs	221d0 <ASN1_STRING_length@plt+0x1b968>
   15c20:	ldmdami	r4, {r2, r4, r6, r7, ip, lr, pc}^
   15c24:			; <UNDEFINED> instruction: 0xf89d4639
   15c28:	ldrbtmi	r2, [r8], #-44	; 0xffffffd4
   15c2c:	stc2l	0, cr15, [ip, #-32]!	; 0xffffffe0
   15c30:	bmi	128fb68 <rpl_re_syntax_options@@Base+0x1222088>
   15c34:	andhi	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   15c38:	ldrdcs	pc, [r4, -r8]
   15c3c:	mulscs	r9, r4, r7
   15c40:			; <UNDEFINED> instruction: 0xf7fd9305
   15c44:	mcrrmi	11, 5, pc, ip, cr11	; <UNPREDICTABLE>
   15c48:			; <UNDEFINED> instruction: 0xf8df9b05
   15c4c:	ldrbtmi	fp, [ip], #-304	; 0xfffffed0
   15c50:	bvc	fe5d3068 <rpl_re_syntax_options@@Base+0xfe565588>
   15c54:			; <UNDEFINED> instruction: 0x601844fb
   15c58:			; <UNDEFINED> instruction: 0xf8dbe001
   15c5c:	stmdavs	r1!, {}^	; <UNPREDICTABLE>
   15c60:	strcc	r4, [ip], #-1570	; 0xfffff9de
   15c64:			; <UNDEFINED> instruction: 0xf99ef7fd
   15c68:	mvnsle	r4, r4, asr r5
   15c6c:	ldrdmi	pc, [ip], r8
   15c70:	stmdavs	r1!, {r2, r5, r6, r8, ip, sp, pc}
   15c74:			; <UNDEFINED> instruction: 0xf8dfb151
   15c78:	ldrbtmi	sl, [sl], #264	; 0x108
   15c7c:	ldrdeq	pc, [r0], -sl
   15c80:	blx	1953c7c <rpl_re_syntax_options@@Base+0x18e619c>
   15c84:	svcne	0x0004f854
   15c88:	mvnsle	r2, r0, lsl #18
   15c8c:	ldrdcc	pc, [r8], r8
   15c90:	strdcs	fp, [r0], -fp	; <UNPREDICTABLE>
   15c94:	blx	cd3c92 <rpl_re_syntax_options@@Base+0xc661b2>
   15c98:	ldrdmi	pc, [r8], r8
   15c9c:	strmi	r6, [r2], r1, lsr #16
   15ca0:			; <UNDEFINED> instruction: 0xf8dfb181
   15ca4:	ldrbtmi	fp, [fp], #224	; 0xe0
   15ca8:	ldrdeq	pc, [r0], -fp
   15cac:			; <UNDEFINED> instruction: 0xf8def7fd
   15cb0:	tstlt	r8, r2, lsl #12
   15cb4:	ldrbmi	r6, [r0], -r1, lsr #16
   15cb8:			; <UNDEFINED> instruction: 0xf974f7fd
   15cbc:	svcne	0x0004f854
   15cc0:	mvnsle	r2, r0, lsl #18
   15cc4:	ldrbtmi	r4, [ip], #-3120	; 0xfffff3d0
   15cc8:			; <UNDEFINED> instruction: 0xf7fd6820
   15ccc:			; <UNDEFINED> instruction: 0xf8c4f8c5
   15cd0:	bmi	bbdcd8 <rpl_re_syntax_options@@Base+0xb501f8>
   15cd4:			; <UNDEFINED> instruction: 0xf8df200a
   15cd8:	ldrbtmi	sl, [sl], #-184	; 0xffffff48
   15cdc:			; <UNDEFINED> instruction: 0xf7fd9205
   15ce0:	blmi	b5491c <rpl_re_syntax_options@@Base+0xae6e3c>
   15ce4:	ldrbtmi	r4, [sl], #2348	; 0x92c
   15ce8:	ldrsbtlt	pc, [r0], pc	; <UNPREDICTABLE>
   15cec:			; <UNDEFINED> instruction: 0xf50a447b
   15cf0:	bls	172f68 <rpl_re_syntax_options@@Base+0x105488>
   15cf4:	ldrbtmi	r4, [fp], #1145	; 0x479
   15cf8:	bvc	fead3128 <rpl_re_syntax_options@@Base+0xfea65648>
   15cfc:	mul	r3, r8, r0
   15d00:	ldrdeq	pc, [r8], -fp
   15d04:	svcne	0x0004f854
   15d08:			; <UNDEFINED> instruction: 0xf7fd9205
   15d0c:	ldrbmi	pc, [r4, #-2379]	; 0xfffff6b5	; <UNPREDICTABLE>
   15d10:	mvnsle	r9, r5, lsl #20
   15d14:	ldrdge	pc, [r8], pc	; <UNPREDICTABLE>
   15d18:			; <UNDEFINED> instruction: 0xf8df4922
   15d1c:	ldrbtmi	fp, [sl], #140	; 0x8c
   15d20:	ldreq	pc, [r0], #-266	; 0xfffffef6
   15d24:			; <UNDEFINED> instruction: 0xf50a4479
   15d28:	ldrbtmi	r7, [fp], #2724	; 0xaa4
   15d2c:			; <UNDEFINED> instruction: 0xf854e001
   15d30:			; <UNDEFINED> instruction: 0xf8db1c0c
   15d34:	strcc	r0, [ip], #-8
   15d38:			; <UNDEFINED> instruction: 0xf7fd9205
   15d3c:	strmi	pc, [r2, #2355]!	; 0x933
   15d40:	mvnsle	r9, r5, lsl #20
   15d44:	ldr	r6, [r9, -r9, lsr #16]
   15d48:	bl	1c53d10 <rpl_re_syntax_options@@Base+0x1be6230>
   15d4c:	andeq	pc, r4, r2, lsr #31
   15d50:	andeq	r0, r0, ip, asr #9
   15d54:	andeq	pc, r4, r8, lsl #31
   15d58:			; <UNDEFINED> instruction: 0x000004b4
   15d5c:	strdeq	r2, [r5], -r4
   15d60:	ldrdeq	r2, [r5], -ip
   15d64:			; <UNDEFINED> instruction: 0xfffff609
   15d68:	andeq	r2, r5, r4, lsr #17
   15d6c:	andeq	pc, r4, r2, lsl #30
   15d70:	strdeq	r3, [r3], -lr
   15d74:	andeq	r3, r3, sl, lsr #30
   15d78:	andeq	r0, r5, lr, asr #7
   15d7c:	andeq	r2, r5, r0, lsl r8
   15d80:	andeq	r2, r5, sl, ror #15
   15d84:			; <UNDEFINED> instruction: 0x000527be
   15d88:	muleq	r5, lr, r7
   15d8c:	andeq	r5, r3, r2, ror #15
   15d90:	andeq	lr, r4, r2, lsr r2
   15d94:	andeq	r2, r5, r8, ror r7
   15d98:	andeq	r3, r3, r8, asr #27
   15d9c:	andeq	r2, r5, lr, ror #14
   15da0:	strdeq	lr, [r4], -sl
   15da4:	muleq	r3, r0, sp
   15da8:	andeq	r2, r5, sl, lsr r7
   15dac:	mvnsmi	lr, #737280	; 0xb4000
   15db0:	strmi	fp, [pc], -r3, lsl #1
   15db4:			; <UNDEFINED> instruction: 0x46984691
   15db8:			; <UNDEFINED> instruction: 0xf0124606
   15dbc:	ldcmi	15, cr15, [r9, #-36]	; 0xffffffdc
   15dc0:			; <UNDEFINED> instruction: 0x4604447d
   15dc4:	blmi	6429cc <rpl_re_syntax_options@@Base+0x5d4eec>
   15dc8:			; <UNDEFINED> instruction: 0xf89358eb
   15dcc:	stmiblt	r3, {r0, r1, r3, r5, r6, r8, ip, sp}
   15dd0:	strtmi	r4, [r1], -fp, asr #12
   15dd4:			; <UNDEFINED> instruction: 0x4630463a
   15dd8:	andhi	pc, r0, sp, asr #17
   15ddc:	mcr2	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   15de0:	strtmi	r4, [r0], -r3, lsl #12
   15de4:			; <UNDEFINED> instruction: 0xf012461c
   15de8:	qadd8mi	pc, r0, r7	; <UNPREDICTABLE>
   15dec:	pop	{r0, r1, ip, sp, pc}
   15df0:	stmdavs	r0, {r4, r5, r6, r7, r8, r9, pc}^
   15df4:			; <UNDEFINED> instruction: 0xf01517c1
   15df8:	ldrtmi	pc, [r1], -r1, lsr #21	; <UNPREDICTABLE>
   15dfc:	stmdami	fp, {r1, r9, sl, lr}
   15e00:			; <UNDEFINED> instruction: 0xf0084478
   15e04:	strb	pc, [r3, r1, lsl #25]!	; <UNPREDICTABLE>
   15e08:	ldcl	7, cr15, [lr], #960	; 0x3c0
   15e0c:			; <UNDEFINED> instruction: 0xf7ef6800
   15e10:	stmdbmi	r7, {r1, r6, r7, r9, sl, fp, sp, lr, pc}
   15e14:	ldrbtmi	r4, [r9], #-1586	; 0xfffff9ce
   15e18:	andcs	r4, r1, r3, lsl #12
   15e1c:	stc2	0, cr15, [r2], {8}
   15e20:	svclt	0x0000e7e3
   15e24:	andeq	pc, r4, r0, lsr #26
   15e28:			; <UNDEFINED> instruction: 0x000004b4
   15e2c:	andeq	r3, r3, r4
   15e30:	ldrdeq	r5, [r3], -sl
   15e34:	svcmi	0x00f0e92d
   15e38:	vpush	{s8-s121}
   15e3c:	blmi	1cb8a4c <rpl_re_syntax_options@@Base+0x1c4af6c>
   15e40:	mcr	4, 0, r4, cr8, cr10, {3}
   15e44:	ldmpl	r3, {r4, r9, fp}^
   15e48:	ldmdavs	fp, {r0, r2, r7, ip, sp, pc}
   15e4c:			; <UNDEFINED> instruction: 0xf04f9303
   15e50:			; <UNDEFINED> instruction: 0xf0120300
   15e54:	bmi	1b95950 <rpl_re_syntax_options@@Base+0x1b27e70>
   15e58:	sxtab16mi	r4, r2, sl, ror #8
   15e5c:			; <UNDEFINED> instruction: 0xf0002800
   15e60:	blmi	1af6164 <rpl_re_syntax_options@@Base+0x1a88684>
   15e64:			; <UNDEFINED> instruction: 0xf8526846
   15e68:			; <UNDEFINED> instruction: 0xf8999003
   15e6c:	blcs	22420 <ASN1_STRING_length@plt+0x1bbb8>
   15e70:	adchi	pc, r8, r0, asr #32
   15e74:	ldrdpl	pc, [r0], -sl
   15e78:	adcsmi	r4, r5, #771751936	; 0x2e000000
   15e7c:	blmi	198a844 <rpl_re_syntax_options@@Base+0x191cd64>
   15e80:	ldrtmi	r2, [r8], r0, lsl #14
   15e84:	mcr	4, 0, r4, cr8, cr11, {3}
   15e88:	blne	1ca48d0 <rpl_re_syntax_options@@Base+0x1c36df0>
   15e8c:	strtmi	r2, [r8], -sl, lsl #2
   15e90:	ldc	7, cr15, [r6], {240}	; 0xf0
   15e94:	stmdacs	r0, {r2, r6, sl, fp, ip}
   15e98:	adcmi	sp, ip, #88	; 0x58
   15e9c:	strtmi	fp, [sl], -r4, lsl #31
   15ea0:	ldmdble	r9, {r5, r9, sl, lr}^
   15ea4:			; <UNDEFINED> instruction: 0x46154613
   15ea8:	blne	93efc <rpl_re_syntax_options@@Base+0x2641c>
   15eac:	stmdale	r6, {r0, r2, r3, r8, fp, sp}^
   15eb0:	stmdale	r6, {r3, r8, fp, sp}^
   15eb4:	stmdble	pc, {r2, r4, r7, r9, lr}^	; <UNPREDICTABLE>
   15eb8:			; <UNDEFINED> instruction: 0xf8104601
   15ebc:	blcs	3652c8 <rpl_re_syntax_options@@Base+0x2f77e8>
   15ec0:	blcs	24bfa4 <rpl_re_syntax_options@@Base+0x1de4c4>
   15ec4:	addmi	sp, sp, #3604480	; 0x370000
   15ec8:	strtmi	sp, [r8], -pc, lsr #32
   15ecc:			; <UNDEFINED> instruction: 0xf9b6f012
   15ed0:	ldrdcc	pc, [r4, -r9]
   15ed4:	cmplt	r3, r5, lsl #12
   15ed8:			; <UNDEFINED> instruction: 0x46294618
   15edc:	blx	ff451f22 <rpl_re_syntax_options@@Base+0xff3e4442>
   15ee0:	strtmi	r4, [r8], -r3, lsl #12
   15ee4:			; <UNDEFINED> instruction: 0xf7f0461d
   15ee8:			; <UNDEFINED> instruction: 0x4628e874
   15eec:			; <UNDEFINED> instruction: 0xf808f00f
   15ef0:	tstlt	r8, r3, lsl #12
   15ef4:	ldrmi	r4, [sp], -r8, lsr #12
   15ef8:	stmda	sl!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15efc:	stmdbge	r2, {r8, r9, sp}
   15f00:			; <UNDEFINED> instruction: 0x4628461a
   15f04:	cdp2	0, 2, cr15, cr6, cr15, {0}
   15f08:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   15f0c:			; <UNDEFINED> instruction: 0x4628d03b
   15f10:	ldmda	lr, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   15f14:	andcs	r2, r1, r0, lsr #2
   15f18:	stc2	0, cr15, [ip, #120]!	; 0x78
   15f1c:	andlt	pc, r0, r0, asr #17
   15f20:	svceq	0x0000f1b8
   15f24:	mvnsvs	sp, sl, lsl r0
   15f28:	adcsmi	r4, r4, #7340032	; 0x700000
   15f2c:			; <UNDEFINED> instruction: 0x4625d21a
   15f30:	blcs	84fde4 <rpl_re_syntax_options@@Base+0x7e2304>
   15f34:	addmi	sp, r2, #-1073741775	; 0xc0000031
   15f38:			; <UNDEFINED> instruction: 0x4611d1be
   15f3c:	stmdbcs	r0!, {r0, r1, r6, r7, r8, r9, sl, sp, lr, pc}
   15f40:	adcmi	sp, r3, #184, 2	; 0x2e
   15f44:	andle	r4, r7, sp, lsl r6
   15f48:			; <UNDEFINED> instruction: 0xe7ab461a
   15f4c:	adcmi	r4, ip, #52, 12	; 0x3400000
   15f50:	strtmi	fp, [sl], -r4, lsl #31
   15f54:	stmiale	r5!, {r5, r9, sl, lr}
   15f58:	ldr	r4, [r4, r1, lsr #12]!
   15f5c:	strb	r4, [r3, r0, lsl #13]!
   15f60:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   15f64:			; <UNDEFINED> instruction: 0xf0124650
   15f68:	bmi	b15acc <rpl_re_syntax_options@@Base+0xaa7fec>
   15f6c:	ldrbtmi	r4, [sl], #-2854	; 0xfffff4da
   15f70:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   15f74:	subsmi	r9, sl, r3, lsl #22
   15f78:	strbmi	sp, [r0], -r1, asr #2
   15f7c:	ldc	0, cr11, [sp], #20
   15f80:	pop	{r1, r8, r9, fp, pc}
   15f84:	stmdbls	r2, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   15f88:			; <UNDEFINED> instruction: 0xf00e4628
   15f8c:	mrc	15, 0, APSR_nzcv, cr8, cr11, {7}
   15f90:	andcs	r1, r5, #144, 20	; 0x90000
   15f94:	ldrbmi	r4, [r8], -r3, lsl #12
   15f98:			; <UNDEFINED> instruction: 0xf7f0469b
   15f9c:	cdp	8, 1, cr14, cr8, cr14, {2}
   15fa0:			; <UNDEFINED> instruction: 0x462b2a10
   15fa4:	andlt	pc, r0, sp, asr #17
   15fa8:	andcs	r4, r1, r1, lsl #12
   15fac:	blx	ed1fd6 <rpl_re_syntax_options@@Base+0xe644f6>
   15fb0:			; <UNDEFINED> instruction: 0xf7f04628
   15fb4:	ldrbmi	lr, [r8], -lr, lsl #16
   15fb8:	stmda	sl, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   15fbc:			; <UNDEFINED> instruction: 0xf0152012
   15fc0:	sbfx	pc, r1, #31, #19
   15fc4:			; <UNDEFINED> instruction: 0x463017f1
   15fc8:			; <UNDEFINED> instruction: 0xf9b8f015
   15fcc:	bne	451834 <rpl_re_syntax_options@@Base+0x3e3d54>
   15fd0:	ldmdami	r2, {r1, r9, sl, lr}
   15fd4:			; <UNDEFINED> instruction: 0xf0084478
   15fd8:			; <UNDEFINED> instruction: 0xf8dafb97
   15fdc:	strb	r6, [r9, -r4]
   15fe0:	ldc	7, cr15, [r2], {240}	; 0xf0
   15fe4:	stmdavs	r0, {r4, r6, r7, r9, sl, lr}
   15fe8:	ldcl	7, cr15, [r4, #956]	; 0x3bc
   15fec:	vnmls.f16	s8, s16, s24
   15ff0:	ldrbtmi	r2, [r9], #-2576	; 0xfffff5f0
   15ff4:	andcs	r4, r1, r3, lsl #12
   15ff8:	blx	552022 <rpl_re_syntax_options@@Base+0x4e4542>
   15ffc:			; <UNDEFINED> instruction: 0xf7f0e7b5
   16000:	svclt	0x0000ea16
   16004:	andeq	pc, r4, r0, lsr #25
   16008:	andeq	r0, r0, ip, asr #9
   1600c:	andeq	pc, r4, r8, lsl #25
   16010:			; <UNDEFINED> instruction: 0x000004b4
   16014:	andeq	r3, r3, r8, ror #25
   16018:	andeq	pc, r4, r2, ror fp	; <UNPREDICTABLE>
   1601c:	andeq	r2, r3, r0, lsr lr
   16020:	strdeq	r5, [r3], -lr
   16024:	blmi	20344c <rpl_re_syntax_options@@Base+0x19596c>
   16028:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   1602c:			; <UNDEFINED> instruction: 0xf7fcb108
   16030:	blmi	195c84 <rpl_re_syntax_options@@Base+0x1281a4>
   16034:	ldmvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   16038:	pop	{r3, r4, r8, ip, sp, pc}
   1603c:			; <UNDEFINED> instruction: 0xf7fc4008
   16040:	stclt	15, cr11, [r8, #-44]	; 0xffffffd4
   16044:	andeq	r2, r5, ip, lsr r4
   16048:	andeq	r2, r5, r0, lsr r4
   1604c:	stmdavs	r5, {r3, r4, r5, r8, sl, ip, sp, pc}
   16050:	strmi	fp, [r4], -r5, asr #2
   16054:			; <UNDEFINED> instruction: 0xf7ef6868
   16058:			; <UNDEFINED> instruction: 0x4628efbc
   1605c:	svc	0x00b8f7ef
   16060:	eorvs	r2, r3, r0, lsl #6
   16064:	svclt	0x0000bd38
   16068:	blmi	ce8938 <rpl_re_syntax_options@@Base+0xc7ae58>
   1606c:	mvnsmi	lr, #737280	; 0xb4000
   16070:	addslt	r4, pc, sl, ror r4	; <UNPREDICTABLE>
   16074:	svcge	0x00006cc1
   16078:			; <UNDEFINED> instruction: 0x460458d3
   1607c:			; <UNDEFINED> instruction: 0xf1074d2f
   16080:	strmi	r0, [r8], -r8, lsl #18
   16084:			; <UNDEFINED> instruction: 0x677b681b
   16088:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1608c:			; <UNDEFINED> instruction: 0xf7f06079
   16090:	bmi	b10200 <rpl_re_syntax_options@@Base+0xaa2720>
   16094:	ldmdavs	r9!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   16098:			; <UNDEFINED> instruction: 0xf89258aa
   1609c:			; <UNDEFINED> instruction: 0xf100216e
   160a0:			; <UNDEFINED> instruction: 0xf023030d
   160a4:	bl	feb56cc8 <rpl_re_syntax_options@@Base+0xfeae91e8>
   160a8:	bllt	4994bc <rpl_re_syntax_options@@Base+0x42b9dc>
   160ac:	andcs	r4, r3, sl, asr #12
   160b0:	stmib	r2, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   160b4:	bmi	90263c <rpl_re_syntax_options@@Base+0x894b5c>
   160b8:	ldrbtmi	r4, [sl], #-2847	; 0xfffff4e1
   160bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   160c0:	subsmi	r6, sl, fp, ror pc
   160c4:	andscs	sp, r9, r3, lsr r1
   160c8:			; <UNDEFINED> instruction: 0x46bd377c
   160cc:	mvnshi	lr, #12386304	; 0xbd0000
   160d0:	stccs	12, cr6, [r0, #-916]	; 0xfffffc6c
   160d4:	strtmi	sp, [r8], -pc, ror #1
   160d8:	stc2l	0, cr15, [lr], #120	; 0x78
   160dc:	stmdbhi	lr, {r0, r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
   160e0:	movwcs	r6, #7610	; 0x1dba
   160e4:	subscc	pc, r1, r4, lsl #17
   160e8:	ldmdbhi	r6, {r2, r6, r7, r8, fp, sp, lr, pc}
   160ec:	strbvs	r6, [r0, #-1570]!	; 0xfffff9de
   160f0:	strbtmi	lr, [fp], -r1, ror #15
   160f4:	strmi	r4, [r2], -r6, lsl #12
   160f8:	b	13e7960 <rpl_re_syntax_options@@Base+0x1379e80>
   160fc:			; <UNDEFINED> instruction: 0x461d08d3
   16100:	stmda	r0, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16104:			; <UNDEFINED> instruction: 0xf1074a10
   16108:	ldrbtmi	r0, [sl], #-2312	; 0xfffff6f8
   1610c:	bl	38360 <ASN1_STRING_length@plt+0x31af8>
   16110:	strmi	r0, [r1], -r6, lsl #24
   16114:			; <UNDEFINED> instruction: 0x464a6810
   16118:	eorseq	pc, r8, r6, asr #16
   1611c:			; <UNDEFINED> instruction: 0xf8ac2003
   16120:			; <UNDEFINED> instruction: 0xf7f03004
   16124:	stmdacs	r0, {r1, r3, r6, r8, fp, sp, lr, pc}
   16128:	stclvs	0, cr13, [r1], #852	; 0x354
   1612c:			; <UNDEFINED> instruction: 0xf7f0e7be
   16130:	svclt	0x0000e97e
   16134:	andeq	pc, r4, r0, ror sl	; <UNPREDICTABLE>
   16138:	andeq	r0, r0, ip, asr #9
   1613c:	andeq	pc, r4, ip, asr #20
   16140:			; <UNDEFINED> instruction: 0x000004b4
   16144:	andeq	pc, r4, r6, lsr #20
   16148:	andeq	r8, r2, sl, asr #18
   1614c:	svcmi	0x00f0e92d
   16150:	stc	6, cr4, [sp, #-20]!	; 0xffffffec
   16154:	stmdavs	r0, {r1, r8, r9, fp, pc}
   16158:	bne	451980 <rpl_re_syntax_options@@Base+0x3e3ea0>
   1615c:	andls	fp, r3, #133	; 0x85
   16160:	svc	0x00f0f7ef
   16164:	stmdavs	r8!, {r2, r9, sl, lr}^
   16168:	svc	0x00ecf7ef
   1616c:	blmi	1930530 <rpl_re_syntax_options@@Base+0x18c2a50>
   16170:	ldrbtmi	r2, [fp], #-3840	; 0xfffff100
   16174:	strmi	r9, [r4], #-770	; 0xfffffcfe
   16178:	streq	pc, [ip], #-260	; 0xfffffefc
   1617c:	stmiavs	lr!, {r0, r4, r8, sl, fp, ip, lr, pc}
   16180:	blx	dedba <rpl_re_syntax_options@@Base+0x712da>
   16184:	ldmdavs	r0!, {r0, r1, r2, r8, r9, sl, sp, lr}
   16188:	svc	0x00dcf7ef
   1618c:	strcc	r3, [r4], #-1548	; 0xfffff9f4
   16190:			; <UNDEFINED> instruction: 0xf8564680
   16194:			; <UNDEFINED> instruction: 0xf7ef0c08
   16198:	adcsmi	lr, r7, #856	; 0x358
   1619c:	strmi	r4, [r4], #-1092	; 0xfffffbbc
   161a0:	stfnep	f5, [r0], #964	; 0x3c4
   161a4:			; <UNDEFINED> instruction: 0xf01e2620
   161a8:	stmdavs	r9!, {r0, r1, r3, r4, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   161ac:	strmi	r9, [r2], r1, lsl #2
   161b0:			; <UNDEFINED> instruction: 0xf7ef4608
   161b4:	stmdbls	r1, {r3, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   161b8:	strmi	r4, [r2], -r7, lsl #12
   161bc:	bl	2a7b04 <rpl_re_syntax_options@@Base+0x23a024>
   161c0:			; <UNDEFINED> instruction: 0xf7ef0907
   161c4:	stmdavs	r9!, {r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}^
   161c8:	andvs	pc, r7, sl, lsl #16
   161cc:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   161d0:	tstls	r1, r8, lsl #12
   161d4:	svc	0x00b6f7ef
   161d8:	strmi	r9, [r0], r1, lsl #18
   161dc:	strbmi	r4, [r2], -r8, asr #12
   161e0:	svc	0x00d0f7ef
   161e4:			; <UNDEFINED> instruction: 0xc11cf8df
   161e8:	bl	2705ac <rpl_re_syntax_options@@Base+0x202acc>
   161ec:	ldrbtmi	r0, [ip], #520	; 0x208
   161f0:	andvs	pc, r8, r9, lsl #16
   161f4:			; <UNDEFINED> instruction: 0xf1022f00
   161f8:	ldm	ip!, {r0, r1, r3, r8, r9, fp}
   161fc:			; <UNDEFINED> instruction: 0xf8bc0003
   16200:			; <UNDEFINED> instruction: 0xf8c2c000
   16204:			; <UNDEFINED> instruction: 0xf8c20001
   16208:			; <UNDEFINED> instruction: 0xf8a21005
   1620c:	ldcle	0, cr12, [r1, #-36]!	; 0xffffffdc
   16210:	andcs	r6, ip, #11337728	; 0xad0000
   16214:	ldmdbeq	sl!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   16218:	strpl	pc, [r7, -r2, lsl #22]
   1621c:	strcc	r6, [ip, #-2089]	; 0xfffff7d7
   16220:	tstls	r1, r8, lsl #12
   16224:	svc	0x008ef7ef
   16228:	strmi	r9, [r0], r1, lsl #18
   1622c:	ldrbmi	r4, [r8], -r2, lsl #12
   16230:	svc	0x00a8f7ef
   16234:	movweq	lr, #35595	; 0x8b0b
   16238:	andls	pc, r8, fp, lsl #16
   1623c:	bleq	d2650 <rpl_re_syntax_options@@Base+0x64b70>
   16240:			; <UNDEFINED> instruction: 0xf855705e
   16244:	strmi	r1, [r8], -r8, lsl #24
   16248:			; <UNDEFINED> instruction: 0xf7ef9101
   1624c:	stmdbls	r1, {r2, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   16250:	ldrbmi	r4, [r8], -r0, lsl #13
   16254:			; <UNDEFINED> instruction: 0xf7ef4642
   16258:	bl	3120b8 <rpl_re_syntax_options@@Base+0x2a45d8>
   1625c:	adcmi	r0, pc, #8, 6	; 0x20000000
   16260:	andeq	pc, sp, #79	; 0x4f
   16264:	andcs	pc, r8, fp, lsl #16
   16268:	andeq	pc, sl, #79	; 0x4f
   1626c:	bleq	d2680 <rpl_re_syntax_options@@Base+0x64ba0>
   16270:	bicsle	r7, r3, sl, asr r0
   16274:	tstcs	sp, r4, lsr #20
   16278:	andne	pc, r0, fp, lsl #17
   1627c:			; <UNDEFINED> instruction: 0xf88b210a
   16280:	tstcs	r0, r1
   16284:	bls	a7ad8 <rpl_re_syntax_options@@Base+0x39ff8>
   16288:	andne	pc, r2, fp, lsl #17
   1628c:			; <UNDEFINED> instruction: 0xf89358d3
   16290:	bllt	1ee2844 <rpl_re_syntax_options@@Base+0x1e74d64>
   16294:	cfmuls	mvf3, mvf8, mvf2
   16298:			; <UNDEFINED> instruction: 0xeebf0a10
   1629c:	ldrbmi	r0, [r1], -r0, lsl #22
   162a0:			; <UNDEFINED> instruction: 0xf7f24622
   162a4:	vmlane.f64	d15, d5, d21
   162a8:	blls	10cefc <rpl_re_syntax_options@@Base+0x9f41c>
   162ac:	strtmi	fp, [r2], -r3, asr #2
   162b0:	ldrbmi	r2, [r0], -r1, lsl #2
   162b4:	ldmda	r6, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   162b8:	svclt	0x00184284
   162bc:	streq	pc, [r1, #-111]	; 0xffffff91
   162c0:			; <UNDEFINED> instruction: 0xf7ef4650
   162c4:	strtmi	lr, [r8], -r6, lsl #29
   162c8:	ldc	0, cr11, [sp], #20
   162cc:	pop	{r1, r8, r9, fp, pc}
   162d0:	stmdbmi	lr, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   162d4:	andcs	r2, r0, r5, lsl #4
   162d8:			; <UNDEFINED> instruction: 0xf7ef4479
   162dc:	andls	lr, r1, lr, lsr #29
   162e0:	beq	451b48 <rpl_re_syntax_options@@Base+0x3e4068>
   162e4:	blx	18d42b6 <rpl_re_syntax_options@@Base+0x18667d6>
   162e8:	strmi	r9, [r2], -r1, lsl #18
   162ec:			; <UNDEFINED> instruction: 0xf0082000
   162f0:			; <UNDEFINED> instruction: 0xe7e5f999
   162f4:	ldrbmi	r4, [r1], -r6, lsl #16
   162f8:			; <UNDEFINED> instruction: 0xf0084478
   162fc:	strb	pc, [r9, r5, lsl #20]	; <UNPREDICTABLE>
   16300:	andeq	pc, r4, lr, ror #18
   16304:	andeq	r3, r3, sl, ror #20
   16308:			; <UNDEFINED> instruction: 0x000004b4
   1630c:			; <UNDEFINED> instruction: 0x000339b8
   16310:	andeq	r3, r3, ip, ror #18
   16314:	blmi	a28bb8 <rpl_re_syntax_options@@Base+0x9bb0d8>
   16318:	push	{r1, r3, r4, r5, r6, sl, lr}
   1631c:	strdlt	r4, [r4], r0
   16320:	svcge	0x000258d3
   16324:	strmi	r4, [r0], lr, lsl #12
   16328:	rsbsvs	r6, fp, fp, lsl r8
   1632c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   16330:	svc	0x0008f7ef
   16334:	ldrtmi	r4, [r0], -r4, lsl #12
   16338:	svc	0x0004f7ef
   1633c:			; <UNDEFINED> instruction: 0xf04f4b1f
   16340:	strdcs	r3, [r1, -pc]
   16344:	strmi	r4, [r4], #-1147	; 0xfffffb85
   16348:	streq	pc, [r9, #-260]	; 0xfffffefc
   1634c:	streq	pc, [r7, #-37]	; 0xffffffdb
   16350:	vstreq	d14, [r5, #-692]	; 0xfffffd4c
   16354:	stmib	sp, {r1, r8, sl, fp, sp, pc}^
   16358:	strtmi	r8, [r8], -r0, lsl #12
   1635c:	ldmib	ip!, {r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16360:	sha1c.32	<illegal reg q8.5>, <illegal reg q10.5>, q9
   16364:	vorr.i32	<illegal reg q10.5>, #22016	; 0x00005600
   16368:	stclne	3, cr5, [r1], #-340	; 0xfffffeac
   1636c:	blx	fe0e7c16 <rpl_re_syntax_options@@Base+0xfe07a136>
   16370:	bl	fe8e6f80 <rpl_re_syntax_options@@Base+0xfe8794a0>
   16374:	addseq	r7, fp, r2, ror #7
   16378:			; <UNDEFINED> instruction: 0xf0233308
   1637c:	bl	feb56fa0 <rpl_re_syntax_options@@Base+0xfeae94c0>
   16380:	stcge	13, cr0, [r2], {3}
   16384:			; <UNDEFINED> instruction: 0xf0154622
   16388:	stmdami	sp, {r0, r1, r2, r5, r8, fp, ip, sp, lr, pc}
   1638c:	strtmi	r2, [r1], -r0, lsl #4
   16390:			; <UNDEFINED> instruction: 0xf0124478
   16394:	bmi	314480 <rpl_re_syntax_options@@Base+0x2a69a0>
   16398:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   1639c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   163a0:	subsmi	r6, sl, fp, ror r8
   163a4:	strcc	sp, [r8, -r3, lsl #2]
   163a8:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
   163ac:			; <UNDEFINED> instruction: 0xf7f081f0
   163b0:	svclt	0x0000e83e
   163b4:	andeq	pc, r4, r8, asr #15
   163b8:	andeq	r0, r0, ip, asr #9
   163bc:	andeq	r3, r3, r0, ror r9
   163c0:	andeq	r3, r3, ip, lsr #18
   163c4:	andeq	pc, r4, r6, asr #14
   163c8:	svcmi	0x00f0e92d
   163cc:	strmi	r2, [r6], -r8, lsl #2
   163d0:	andcs	fp, r1, r3, lsl #1
   163d4:	blx	13d2456 <rpl_re_syntax_options@@Base+0x1364976>
   163d8:			; <UNDEFINED> instruction: 0x46807833
   163dc:	blcs	2e3fc <ASN1_STRING_length@plt+0x27b94>
   163e0:	stmdavs	r7, {r0, r1, r3, r4, r6, ip, lr, pc}^
   163e4:	strtmi	r2, [r3], r0, lsl #8
   163e8:	strcs	r4, [r0, #-1714]!	; 0xfffff94e
   163ec:	and	r2, r5, r0, lsl #2
   163f0:	tstcs	r0, r4, rrx
   163f4:	svclt	0x00d42c0f
   163f8:	strtmi	r4, [r1], -ip, lsl #12
   163fc:	ble	ffde7a90 <rpl_re_syntax_options@@Base+0xffd79fb0>
   16400:			; <UNDEFINED> instruction: 0xf10bbb71
   16404:	b	13d8810 <rpl_re_syntax_options@@Base+0x136ad30>
   16408:	ldmne	sl!, {r0, r3, r7, r8, r9}^
   1640c:	stcge	8, cr15, [r4], {66}	; 0x42
   16410:	mulcs	r0, sl, r8
   16414:	bcs	383224 <rpl_re_syntax_options@@Base+0x315744>
   16418:	bcs	2ca4c8 <rpl_re_syntax_options@@Base+0x25c9e8>
   1641c:	tstcs	sl, ip, lsr #32
   16420:			; <UNDEFINED> instruction: 0xf7ef4650
   16424:	ldrdlt	lr, [r8, sl]!
   16428:			; <UNDEFINED> instruction: 0xf1007843
   1642c:	blcs	818c38 <rpl_re_syntax_options@@Base+0x7ab158>
   16430:	blcs	286098 <rpl_re_syntax_options@@Base+0x2185b8>
   16434:	addmi	sp, r6, #-2147483644	; 0x80000004
   16438:	rscsle	r7, r0, #5
   1643c:	stccc	8, cr15, [r1], {16}
   16440:	blcs	35e870 <rpl_re_syntax_options@@Base+0x2f0d90>
   16444:			; <UNDEFINED> instruction: 0xf800bf08
   16448:	ldrbmi	r5, [r0], -r1, lsl #24
   1644c:	stcl	7, cr15, [r4], {239}	; 0xef
   16450:	mvnle	r2, r0, lsl #16
   16454:			; <UNDEFINED> instruction: 0xf7ef4650
   16458:	strmi	lr, [r2], #3702	; 0xe76
   1645c:	strb	r4, [r5, fp, asr #13]
   16460:	addeq	r4, r9, r8, lsr r6
   16464:	blx	fe0524e4 <rpl_re_syntax_options@@Base+0xfdfe4a04>
   16468:			; <UNDEFINED> instruction: 0xf8c84607
   1646c:	strb	r0, [r8, r4]
   16470:	mulcs	r1, sl, r8
   16474:	bicsle	r2, r2, sl, lsl #20
   16478:	bleq	d28ac <rpl_re_syntax_options@@Base+0x64dcc>
   1647c:	and	r2, r5, r0, lsl #2
   16480:			; <UNDEFINED> instruction: 0xf04f2c0f
   16484:	svclt	0x00d40110
   16488:	strtmi	r4, [r1], -ip, lsl #12
   1648c:	b	13e7a04 <rpl_re_syntax_options@@Base+0x1379f24>
   16490:	blle	ffd575a8 <rpl_re_syntax_options@@Base+0xffce9ac8>
   16494:	andcs	fp, r0, #671744	; 0xa4000
   16498:			; <UNDEFINED> instruction: 0x464050fa
   1649c:	pop	{r0, r1, ip, sp, pc}
   164a0:	shsub8mi	r8, r8, r0
   164a4:	movwls	r0, #4233	; 0x1089
   164a8:	blx	17d2528 <rpl_re_syntax_options@@Base+0x1764a48>
   164ac:	strmi	r9, [r7], -r1, lsl #22
   164b0:	andeq	pc, r4, r8, asr #17
   164b4:	svclt	0x0000e7ef
   164b8:	ldrblt	r4, [r0, #-648]!	; 0xfffffd78
   164bc:	ldrmi	r4, [r6], -ip, lsl #12
   164c0:	eorle	r4, r9, r5, lsl #12
   164c4:	blcs	5ccf8 <quoting_style_vals@@Base+0x9af4>
   164c8:	cdpne	15, 8, cr11, cr13, cr8, {6}
   164cc:	strtmi	r1, [r0], #-3760	; 0xfffff150
   164d0:	ldmdble	r5, {r3, r5, r7, r9, lr}
   164d4:	and	r4, r1, fp, lsr #12
   164d8:	andsle	r4, r1, r3, lsl #5
   164dc:	movwcc	r4, #5657	; 0x1619
   164e0:	ldrmi	r7, [sp], -ip, lsl #16
   164e4:	mvnsle	r2, sl, lsl #24
   164e8:	stccs	8, cr7, [sp], {28}
   164ec:	stccs	0, cr13, [sl], {3}
   164f0:	stfned	f5, [r8], {242}	; 0xf2
   164f4:	ldmdavc	sl, {r4, r5, r6, r8, sl, fp, ip, sp, pc}^
   164f8:	mvnle	r2, sl, lsl #20
   164fc:	ldcllt	12, cr1, [r0, #-800]!	; 0xfffffce0
   16500:	stcle	14, cr2, [r7, #-4]
   16504:	blcs	2b45b8 <rpl_re_syntax_options@@Base+0x246ad8>
   16508:	stmdavc	fp!, {r2, r8, ip, lr, pc}^
   1650c:	svclt	0x00082b0a
   16510:	rscle	r1, pc, r8, lsr #25
   16514:	ldcllt	0, cr2, [r0, #-0]
   16518:	stmdbmi	r5, {r2, r9, fp, sp}
   1651c:	andcs	fp, r4, #168, 30	; 0x2a0
   16520:			; <UNDEFINED> instruction: 0xf7ef4479
   16524:	stmdacs	r0, {r1, r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}
   16528:			; <UNDEFINED> instruction: 0x4628d0d0
   1652c:	svclt	0x0000bd70
   16530:	andeq	r3, r3, r4, lsr #15
   16534:	svcmi	0x00f0e92d
   16538:	stc	6, cr4, [sp, #-80]!	; 0xffffffb0
   1653c:	ldrmi	r8, [sp], -r4, lsl #22
   16540:	vst1.16	{d20-d21}, [pc :128]
   16544:	blmi	1bebf4c <rpl_re_syntax_options@@Base+0x1b7e46c>
   16548:	ldrbtmi	r4, [sl], #-678	; 0xfffffd5a
   1654c:	streq	pc, [r0, -pc, asr #32]
   16550:	cfstr32vc	mvfx15, [r7, #-692]	; 0xfffffd4c
   16554:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   16558:			; <UNDEFINED> instruction: 0xf10d58d3
   1655c:			; <UNDEFINED> instruction: 0xf89d0b10
   16560:	ldmdavs	fp, {r4, r6, r9, ip, pc}
   16564:			; <UNDEFINED> instruction: 0xf04f9385
   16568:	blmi	19d7170 <rpl_re_syntax_options@@Base+0x1969690>
   1656c:	andne	pc, r0, #9109504	; 0x8b0000
   16570:	movwls	r4, #1147	; 0x47b
   16574:	movweq	lr, #23415	; 0x5b77
   16578:	adchi	pc, r5, r0, asr #5
   1657c:			; <UNDEFINED> instruction: 0xf1752c01
   16580:	svclt	0x00ac0300
   16584:	movweq	pc, #4169	; 0x1049	; <UNPREDICTABLE>
   16588:	blcs	27ebc <ASN1_STRING_length@plt+0x21654>
   1658c:	mrc	0, 5, sp, cr15, cr9, {3}
   16590:	blmi	17b9198 <rpl_re_syntax_options@@Base+0x174b6b8>
   16594:	strcs	r4, [r0], -r2, lsl #13
   16598:	smlsdxcs	r0, fp, r4, r4
   1659c:	bcc	451dc8 <rpl_re_syntax_options@@Base+0x3e42e8>
   165a0:	svceq	0x0000f1b9
   165a4:	b	15ca5e4 <rpl_re_syntax_options@@Base+0x155cb04>
   165a8:	subsle	r0, r0, r7, lsl #6
   165ac:	andvc	pc, r0, #1325400064	; 0x4f000000
   165b0:			; <UNDEFINED> instruction: 0xf04f42b2
   165b4:			; <UNDEFINED> instruction: 0x41bb0300
   165b8:			; <UNDEFINED> instruction: 0x463d4634
   165bc:			; <UNDEFINED> instruction: 0xf44fbfbc
   165c0:	strcs	r7, [r0, #-1024]	; 0xfffffc00
   165c4:	bls	29314 <ASN1_STRING_length@plt+0x22aac>
   165c8:	andhi	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   165cc:	msrcc	SPSR_fxc, r8	; <illegal shifter operand>
   165d0:	cmnle	r4, r0, lsl #22
   165d4:	andvc	pc, r0, pc, asr #8
   165d8:			; <UNDEFINED> instruction: 0xf04f42a0
   165dc:	bl	1c569e4 <rpl_re_syntax_options@@Base+0x1be8f04>
   165e0:	strtmi	r0, [r2], -r5, lsl #6
   165e4:	svclt	0x00b84659
   165e8:	andvc	pc, r0, #1325400064	; 0x4f000000
   165ec:	bleq	12520b4 <rpl_re_syntax_options@@Base+0x11e45d4>
   165f0:			; <UNDEFINED> instruction: 0xf7f24650
   165f4:	mcrne	8, 0, pc, cr1, cr7, {5}	; <UNPREDICTABLE>
   165f8:			; <UNDEFINED> instruction: 0x17cbdd5b
   165fc:	bl	195cf94 <rpl_re_syntax_options@@Base+0x18ef4b4>
   16600:			; <UNDEFINED> instruction: 0xf1b90503
   16604:	andsle	r0, sp, r0, lsl #30
   16608:	bl	19dcfe8 <rpl_re_syntax_options@@Base+0x196f508>
   1660c:	b	1598220 <rpl_re_syntax_options@@Base+0x152a740>
   16610:	eorsle	r0, fp, r7, lsl #6
   16614:	msrcc	SPSR_fxc, r8	; <illegal shifter operand>
   16618:	sbcle	r2, r1, r0, lsl #22
   1661c:			; <UNDEFINED> instruction: 0x465a483d
   16620:			; <UNDEFINED> instruction: 0xf0084478
   16624:	stccs	8, cr15, [r1], {113}	; 0x71
   16628:	movweq	pc, #373	; 0x175	; <UNPREDICTABLE>
   1662c:			; <UNDEFINED> instruction: 0xf049bfac
   16630:	strbmi	r0, [fp], -r1, lsl #6
   16634:			; <UNDEFINED> instruction: 0xd1b32b00
   16638:	msrmi	SPSR_fxc, r8	; <illegal shifter operand>
   1663c:	cmple	r2, r0, lsl #24
   16640:	sub	r2, r1, r1, lsl #8
   16644:	msrcc	SPSR_fxc, r8	; <illegal shifter operand>
   16648:	rscle	r2, ip, r0, lsl #22
   1664c:	ldrbmi	lr, [r0], -r6, ror #15
   16650:			; <UNDEFINED> instruction: 0xf87ef00d
   16654:	lsllt	r4, r4, #12
   16658:	andscs	sl, r0, #49152	; 0xc000
   1665c:	ldcl	7, cr15, [r2, #956]!	; 0x3bc
   16660:	strtmi	r4, [r0], -r6, lsl #12
   16664:	ldc	7, cr15, [r4], #956	; 0x3bc
   16668:	mcrcs	7, 0, r1, cr0, cr7, {7}
   1666c:	movweq	pc, #375	; 0x177	; <UNPREDICTABLE>
   16670:	b	15cd31c <rpl_re_syntax_options@@Base+0x155f83c>
   16674:	orrsle	r0, r9, r7, lsl #6
   16678:			; <UNDEFINED> instruction: 0xf00d4650
   1667c:			; <UNDEFINED> instruction: 0xf7eff869
   16680:	blmi	911928 <rpl_re_syntax_options@@Base+0x8a3e48>
   16684:			; <UNDEFINED> instruction: 0xf8529a00
   16688:	ldrb	r8, [r5, r3]
   1668c:	tstls	r1, r0, asr r6
   16690:			; <UNDEFINED> instruction: 0xf85ef00d
   16694:			; <UNDEFINED> instruction: 0xf7efb1b8
   16698:	stmdbls	r1, {r2, r3, r4, r7, sl, fp, sp, lr, pc}
   1669c:			; <UNDEFINED> instruction: 0x4629e7ba
   166a0:			; <UNDEFINED> instruction: 0xf0144620
   166a4:	strmi	pc, [r1], -fp, asr #28
   166a8:	beq	451f14 <rpl_re_syntax_options@@Base+0x3e4434>
   166ac:			; <UNDEFINED> instruction: 0xf82cf008
   166b0:			; <UNDEFINED> instruction: 0xf898e790
   166b4:	teqlt	r3, fp, ror #2
   166b8:	ldmdbmi	r7, {r0, r4, r6, r7, r8, fp, ip, sp, pc}
   166bc:	ldmdami	r7, {r0, r3, r4, r5, r6, sl, lr}
   166c0:			; <UNDEFINED> instruction: 0xf0084478
   166c4:	strcs	pc, [r0], #-2081	; 0xfffff7df
   166c8:	blmi	3a8f24 <rpl_re_syntax_options@@Base+0x33b444>
   166cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   166d0:	blls	fe170740 <rpl_re_syntax_options@@Base+0xfe102c60>
   166d4:	tstle	r0, sl, asr r0
   166d8:			; <UNDEFINED> instruction: 0xf50d4620
   166dc:	ldc	13, cr7, [sp], #28
   166e0:	pop	{r2, r8, r9, fp, pc}
   166e4:	stmdami	pc, {r4, r5, r6, r7, r8, r9, sl, fp, pc}	; <UNPREDICTABLE>
   166e8:			; <UNDEFINED> instruction: 0xf0084478
   166ec:	strb	pc, [fp, sp, lsl #16]!	; <UNPREDICTABLE>
   166f0:			; <UNDEFINED> instruction: 0xf7f24650
   166f4:			; <UNDEFINED> instruction: 0x4601f95b
   166f8:			; <UNDEFINED> instruction: 0xf7efe7e1
   166fc:	svclt	0x0000ee98
   16700:	muleq	r4, r6, r5
   16704:	andeq	r0, r0, ip, asr #9
   16708:	andeq	pc, r4, r0, ror r5	; <UNPREDICTABLE>
   1670c:	andeq	r3, r3, r4, asr #14
   16710:			; <UNDEFINED> instruction: 0x000004b4
   16714:	strdeq	r3, [r3], -r0
   16718:	andeq	r3, r3, r0, lsl r6
   1671c:	andeq	r3, r3, ip, lsr r6
   16720:	andeq	pc, r4, r4, lsl r4	; <UNPREDICTABLE>
   16724:	andeq	r3, r3, r0, lsr r6
   16728:	push	{r0, r1, r5, r6, r8, r9, fp, lr}
   1672c:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   16730:	addlt	r4, pc, r2, ror #26
   16734:			; <UNDEFINED> instruction: 0x46044617
   16738:			; <UNDEFINED> instruction: 0xa070f89d
   1673c:	ldmdbpl	sl, {r3, r7, r9, sl, lr}^
   16740:			; <UNDEFINED> instruction: 0xf8d29b1a
   16744:	movwls	r5, #41112	; 0xa098
   16748:	andls	r9, ip, #27648	; 0x6c00
   1674c:	stccs	3, cr9, [r0, #-44]	; 0xffffffd4
   16750:	addhi	pc, r2, r0
   16754:	blx	fe05279c <rpl_re_syntax_options@@Base+0xfdfe4cbc>
   16758:	eorscs	r4, r5, r5, lsl #12
   1675c:	rsbsle	r2, r4, r0, lsl #26
   16760:			; <UNDEFINED> instruction: 0xf7ef9823
   16764:			; <UNDEFINED> instruction: 0x462becf0
   16768:	strmi	r2, [r1], r1, lsl #2
   1676c:	stmdals	r3!, {r1, r9, sl, lr}
   16770:	ldcl	7, cr15, [r8, #956]!	; 0x3bc
   16774:	svclt	0x00084581
   16778:	eorsls	pc, r4, sp, asr #17
   1677c:	ldmib	sp, {r1, r2, r3, r4, r5, r6, r8, ip, lr, pc}^
   16780:	ldmib	r4, {r3, r4, r9, ip, sp}^
   16784:	b	10579c <rpl_re_syntax_options@@Base+0x97cbc>
   16788:	strcc	r0, [r1], -r2, lsl #12
   1678c:			; <UNDEFINED> instruction: 0x2601bf18
   16790:	blls	342e74 <rpl_re_syntax_options@@Base+0x2d5394>
   16794:	msrcc	SPSR_fc, r3	; <illegal shifter operand>
   16798:	b	1702bec <rpl_re_syntax_options@@Base+0x169510c>
   1679c:	rsbsle	r0, sp, ip, lsl #6
   167a0:	andcc	lr, sl, #3620864	; 0x374000
   167a4:	svclt	0x000c4313
   167a8:	movwcs	r2, #769	; 0x301
   167ac:	svceq	0x0001f1bb
   167b0:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   167b4:	andeq	pc, r0, #124, 2
   167b8:	movwcs	fp, #4024	; 0xfb8
   167bc:	cmple	sl, r0, lsl #22
   167c0:	svceq	0x0000f1ba
   167c4:			; <UNDEFINED> instruction: 0xf046d001
   167c8:	cdpvs	6, 10, cr0, cr3, cr4, {0}
   167cc:	ldmib	sp, {r9, sp}^
   167d0:	blcs	7d038 <rpl_re_syntax_options@@Base+0xf558>
   167d4:	svclt	0x00086ce0
   167d8:	streq	pc, [r8], -r6, asr #32
   167dc:	svccc	0x00fff1ba
   167e0:			; <UNDEFINED> instruction: 0xf1b9bf08
   167e4:	stmib	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}^
   167e8:	stmib	r4, {sl, fp, ip, sp, pc}^
   167ec:	tstle	r1, lr, lsl #4
   167f0:	andscs	lr, r8, #3358720	; 0x334000
   167f4:	bls	650f70 <rpl_re_syntax_options@@Base+0x5e3490>
   167f8:	teqeq	r8, #4, 2	; <UNPREDICTABLE>
   167fc:	ldrtmi	r9, [sl], -r7, lsl #12
   16800:	strbeq	pc, [r0], -r4, lsl #2	; <UNPREDICTABLE>
   16804:	strls	r4, [r8, #-1601]	; 0xfffff9bf
   16808:	stmib	sp, {r0, r2, sl, ip, pc}^
   1680c:	stmib	sp, {r1, sl, fp, ip, sp, pc}^
   16810:	strls	r9, [r6], -r0, lsl #20
   16814:			; <UNDEFINED> instruction: 0xf00c9304
   16818:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   1681c:	blle	76eea4 <rpl_re_syntax_options@@Base+0x7013c4>
   16820:	blls	382efc <rpl_re_syntax_options@@Base+0x31541c>
   16824:	ldmdals	sp, {r0, r5, r9, fp, sp, lr}
   16828:			; <UNDEFINED> instruction: 0x461e17df
   1682c:	tstls	r6, r2, lsr #22
   16830:	movwls	r9, #21760	; 0x5500
   16834:	eorcc	lr, r0, #3620864	; 0x374000
   16838:	stmib	sp, {r1, r2, r3, r4, r8, fp, ip, pc}^
   1683c:	andls	r6, r4, #524288	; 0x80000
   16840:			; <UNDEFINED> instruction: 0xf0119a1f
   16844:	ldmdblt	r8, {r0, r2, r5, r6, fp, ip, sp, lr, pc}
   16848:	andlt	r2, pc, r4, lsr r0	; <UNPREDICTABLE>
   1684c:	svchi	0x00f0e8bd
   16850:	andlt	r2, pc, r3, lsr #32
   16854:	svchi	0x00f0e8bd
   16858:	ldr	r9, [r0, sp, lsl #10]
   1685c:			; <UNDEFINED> instruction: 0x4628b11d
   16860:	b	fe5d4824 <rpl_re_syntax_options@@Base+0xfe566d44>
   16864:			; <UNDEFINED> instruction: 0x1c8369a0
   16868:	andcc	sp, r3, r4, lsr #32
   1686c:	eorscs	sp, r6, fp, lsl #2
   16870:	pop	{r0, r1, r2, r3, ip, sp, pc}
   16874:			; <UNDEFINED> instruction: 0xf0468ff0
   16878:	str	r0, [r1, r2, lsl #12]!
   1687c:			; <UNDEFINED> instruction: 0xf7ef4628
   16880:	eorscs	lr, r6, r8, lsl #21
   16884:			; <UNDEFINED> instruction: 0x4640e7f4
   16888:			; <UNDEFINED> instruction: 0xf890f7f2
   1688c:			; <UNDEFINED> instruction: 0xf914f01e
   16890:	eorcs	r4, r3, r3, lsl #12
   16894:	andlt	r6, pc, r3, ror #3
   16898:	svchi	0x00f0e8bd
   1689c:			; <UNDEFINED> instruction: 0xf7ef9823
   168a0:			; <UNDEFINED> instruction: 0x463bec52
   168a4:	strmi	r2, [r2], -r1, lsl #2
   168a8:			; <UNDEFINED> instruction: 0xf7ef9823
   168ac:	ldmib	r4, {r2, r3, r4, r6, r8, sl, fp, sp, lr, pc}^
   168b0:	ldrb	fp, [r5, -r4, lsl #24]!
   168b4:	bfi	r2, r5, #0, #9
   168b8:			; <UNDEFINED> instruction: 0x0004f3b2
   168bc:			; <UNDEFINED> instruction: 0x000004b4
   168c0:			; <UNDEFINED> instruction: 0x4604b538
   168c4:	blcs	b0ad8 <rpl_re_syntax_options@@Base+0x42ff8>
   168c8:	blcs	10a920 <rpl_re_syntax_options@@Base+0x9ce40>
   168cc:	blcs	8a8f4 <rpl_re_syntax_options@@Base+0x1ce14>
   168d0:	ldclt	0, cr13, [r8, #-0]
   168d4:			; <UNDEFINED> instruction: 0xf7ef6800
   168d8:	movwcs	lr, #2940	; 0xb7c
   168dc:	ldclt	0, cr6, [r8, #-140]!	; 0xffffff74
   168e0:	strcs	r6, [r0, #-2048]	; 0xfffff800
   168e4:	bl	1d548a8 <rpl_re_syntax_options@@Base+0x1ce6dc8>
   168e8:	eorvs	r6, r5, r0, ror #16
   168ec:	bl	1c548b0 <rpl_re_syntax_options@@Base+0x1be6dd0>
   168f0:	ldclt	0, cr6, [r8, #-404]!	; 0xfffffe6c
   168f4:			; <UNDEFINED> instruction: 0xf7ef6840
   168f8:	movwcs	lr, #2924	; 0xb6c
   168fc:	ldclt	0, cr6, [r8, #-396]!	; 0xfffffe74
   16900:	stmdavs	r6, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   16904:			; <UNDEFINED> instruction: 0x4607b1d6
   16908:			; <UNDEFINED> instruction: 0xf7ef6870
   1690c:	ldmvs	r3!, {r1, r5, r6, r8, r9, fp, sp, lr, pc}^
   16910:	rsbsvs	r2, r4, r0, lsl #8
   16914:	sfmle	f4, 4, [r9, #-652]	; 0xfffffd74
   16918:	ldmvs	r0!, {r0, r2, r5, r9, sl, lr}
   1691c:	strtmi	r3, [r0], #-1281	; 0xfffffaff
   16920:			; <UNDEFINED> instruction: 0xf7ff340c
   16924:	ldmvs	r3!, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   16928:	lfmle	f4, 2, [r6], #684	; 0x2ac
   1692c:			; <UNDEFINED> instruction: 0xf7ef68b0
   16930:			; <UNDEFINED> instruction: 0x4630eb50
   16934:	bl	13548f8 <rpl_re_syntax_options@@Base+0x12e6e18>
   16938:	eorsvs	r2, fp, r0, lsl #6
   1693c:	svclt	0x0000bdf8
   16940:	ldrlt	r4, [r8, #-2577]!	; 0xfffff5ef
   16944:	blmi	467b34 <rpl_re_syntax_options@@Base+0x3fa054>
   16948:	ldmpl	r3, {r0, r4, sl, fp, lr}^
   1694c:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
   16950:	msrcc	SPSR_fxc, r3	; <illegal shifter operand>
   16954:			; <UNDEFINED> instruction: 0x4c0fb983
   16958:	ldrbtmi	r2, [ip], #-1280	; 0xfffffb00
   1695c:			; <UNDEFINED> instruction: 0xf7f27725
   16960:	stmdavs	r0!, {r0, r6, fp, ip, sp, lr, pc}^
   16964:	bl	d54928 <rpl_re_syntax_options@@Base+0xce6e48>
   16968:	strpl	lr, [r0, #-2500]	; 0xfffff63c
   1696c:	strpl	lr, [r2, #-2500]	; 0xfffff63c
   16970:	strpl	lr, [r4, #-2500]	; 0xfffff63c
   16974:	ldflts	f6, [r8, #-660]!	; 0xfffffd6c
   16978:	stmdami	r7, {r0, r9, sl, lr}
   1697c:			; <UNDEFINED> instruction: 0xf0074478
   16980:	stmdavs	r0!, {r0, r1, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   16984:	svclt	0x0000e7e7
   16988:	muleq	r4, ip, r1
   1698c:			; <UNDEFINED> instruction: 0x000004b4
   16990:	andeq	r1, r5, r4, lsr #22
   16994:	andeq	r1, r5, r6, lsl fp
   16998:	andeq	r3, r3, r8, lsr #7
   1699c:	svcmi	0x00f0e92d
   169a0:	stmiavs	r7, {r0, r1, r7, ip, sp, pc}^
   169a4:			; <UNDEFINED> instruction: 0xf8d04680
   169a8:	ldrmi	fp, [r2], r8
   169ac:	ldrmi	r2, [r9], r0, lsl #30
   169b0:	stmib	sp, {r1, r2, r3, r9, sl, lr}^
   169b4:	ldfles	f0, [r7, #-0]
   169b8:	strcs	r4, [r0, #-1628]	; 0xfffff9a4
   169bc:	adcmi	lr, pc, #3
   169c0:	streq	pc, [ip], #-260	; 0xfffffefc
   169c4:	stmdavs	r1!, {r4, ip, lr, pc}
   169c8:	strcc	r4, [r1, #-1584]	; 0xfffff9d0
   169cc:	mcr2	0, 2, pc, cr8, cr7, {0}	; <UNPREDICTABLE>
   169d0:	mvnsle	r2, r0, lsl #16
   169d4:			; <UNDEFINED> instruction: 0xf7ff4620
   169d8:	stmib	r4, {r0, r1, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   169dc:			; <UNDEFINED> instruction: 0xf8c46a00
   169e0:	andlt	r9, r3, r8
   169e4:	svchi	0x00f0e8bd
   169e8:			; <UNDEFINED> instruction: 0x1010f8d8
   169ec:	ble	3a7430 <rpl_re_syntax_options@@Base+0x339950>
   169f0:	ldclne	3, cr2, [sl], #-48	; 0xffffffd0
   169f4:			; <UNDEFINED> instruction: 0xf707fb03
   169f8:	andcs	pc, ip, r8, asr #17
   169fc:	movweq	lr, #31499	; 0x7b0b
   16a00:	andvs	pc, r7, fp, asr #16
   16a04:	stmdbge	r1, {r0, r1, r6, r7, r8, fp, sp, lr, pc}
   16a08:	pop	{r0, r1, ip, sp, pc}
   16a0c:	strdeq	r8, [r9], #-240	; 0xffffff10
   16a10:	ldrbmi	r2, [r8], -ip, lsl #6
   16a14:	andsne	pc, r0, r8, asr #17
   16a18:			; <UNDEFINED> instruction: 0xf101fb03
   16a1c:			; <UNDEFINED> instruction: 0xffa4f01d
   16a20:	ldrdvc	pc, [ip], -r8
   16a24:			; <UNDEFINED> instruction: 0xf8c84683
   16a28:	strb	r0, [r1, r8]!
   16a2c:	blmi	9692c4 <rpl_re_syntax_options@@Base+0x8fb7e4>
   16a30:	push	{r1, r3, r4, r5, r6, sl, lr}
   16a34:			; <UNDEFINED> instruction: 0x460d43f0
   16a38:	ldmpl	r3, {r0, r1, r7, ip, sp, pc}^
   16a3c:	strmi	sl, [r6], -r0, lsl #30
   16a40:			; <UNDEFINED> instruction: 0x4628213a
   16a44:	rsbsvs	r6, fp, fp, lsl r8
   16a48:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   16a4c:	stmib	r4, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16a50:	bl	fe8436d8 <rpl_re_syntax_options@@Base+0xfe7d5bf8>
   16a54:	strtmi	r0, [r9], -r5, lsl #16
   16a58:	movweq	pc, #33032	; 0x8108	; <UNPREDICTABLE>
   16a5c:			; <UNDEFINED> instruction: 0xf0234604
   16a60:	strbmi	r0, [r2], -r7, lsl #6
   16a64:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
   16a68:	strtmi	r4, [r8], -sp, ror #12
   16a6c:	ldmibeq	r5, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   16a70:	bl	fe254a34 <rpl_re_syntax_options@@Base+0xfe1e6f54>
   16a74:	andcs	r1, r0, #25344	; 0x6300
   16a78:	eorscs	pc, r9, r8, lsl #16
   16a7c:			; <UNDEFINED> instruction: 0xf813461c
   16a80:	stmdbcs	sp, {r0, r8, r9, fp, ip}
   16a84:	stmdbcs	r8, {r1, r2, r4, fp, ip, lr, pc}
   16a88:			; <UNDEFINED> instruction: 0x4628d8f8
   16a8c:			; <UNDEFINED> instruction: 0xf814f01e
   16a90:	movwcs	r4, #5666	; 0x1622
   16a94:	ldrtmi	r4, [r0], -r1, lsl #12
   16a98:			; <UNDEFINED> instruction: 0xff80f7ff
   16a9c:	blmi	2692cc <rpl_re_syntax_options@@Base+0x1fb7ec>
   16aa0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16aa4:	ldmdavs	fp!, {r1, r3, r4, fp, sp, lr}^
   16aa8:	qaddle	r4, sl, r6
   16aac:	ldrtmi	r3, [sp], ip, lsl #14
   16ab0:	mvnshi	lr, #12386304	; 0xbd0000
   16ab4:	rscle	r2, r1, r0, lsr #18
   16ab8:			; <UNDEFINED> instruction: 0xf7efe7e7
   16abc:	svclt	0x0000ecb8
   16ac0:	strheq	pc, [r4], -r0	; <UNPREDICTABLE>
   16ac4:	andeq	r0, r0, ip, asr #9
   16ac8:	andeq	pc, r4, r0, asr #32
   16acc:	svcmi	0x00f0e92d
   16ad0:	bmi	1068334 <rpl_re_syntax_options@@Base+0xffa854>
   16ad4:	blmi	1082cf8 <rpl_re_syntax_options@@Base+0x1015218>
   16ad8:	ldrbtmi	r4, [sl], #-1549	; 0xfffff9f3
   16adc:	ldrdhi	pc, [r0], -r0
   16ae0:	strmi	r2, [r6], -lr, lsr #2
   16ae4:			; <UNDEFINED> instruction: 0xf04f58d3
   16ae8:	strbmi	r0, [r0], -r0, lsl #20
   16aec:	ldrsbtls	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   16af0:	movwls	r6, #22555	; 0x581b
   16af4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   16af8:	stmib	sl, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   16afc:	andge	pc, ip, sp, lsl #17
   16b00:			; <UNDEFINED> instruction: 0x460444f9
   16b04:			; <UNDEFINED> instruction: 0xf7ef4628
   16b08:	stmdacs	r5, {r1, r2, r3, r4, r8, r9, fp, sp, lr, pc}
   16b0c:	svclt	0x00024683
   16b10:	andsge	pc, r0, sp, lsl #17
   16b14:	movwls	r6, #14379	; 0x382b
   16b18:	stmdbge	r3, {r2, r3, r4, r6, r8, ip, sp, pc}
   16b1c:			; <UNDEFINED> instruction: 0xf7ef4620
   16b20:	stmdacs	r0, {r1, r5, r6, r8, fp, sp, lr, pc}
   16b24:	strtmi	sp, [r0], -sl, asr #32
   16b28:			; <UNDEFINED> instruction: 0xf7ef4629
   16b2c:	stmdacs	r0, {r2, r3, r4, r6, r8, fp, sp, lr, pc}
   16b30:	strbmi	sp, [r0], -r4, asr #32
   16b34:	bl	1d4af8 <rpl_re_syntax_options@@Base+0x167018>
   16b38:	tsteq	r8, r0, lsl #2	; <UNPREDICTABLE>
   16b3c:	ldrbmi	r4, [r9], #-1540	; 0xfffff9fc
   16b40:			; <UNDEFINED> instruction: 0xf01d4640
   16b44:	qadd16mi	pc, r9, r1	; <UNPREDICTABLE>
   16b48:	strtmi	r6, [r0], #-48	; 0xffffffd0
   16b4c:	bl	fe054b10 <rpl_re_syntax_options@@Base+0xfdfe7030>
   16b50:			; <UNDEFINED> instruction: 0xf8594b24
   16b54:			; <UNDEFINED> instruction: 0xf8933003
   16b58:	bllt	169ec18 <rpl_re_syntax_options@@Base+0x1631138>
   16b5c:	smullcs	pc, ip, r3, r8	; <UNPREDICTABLE>
   16b60:			; <UNDEFINED> instruction: 0xf893bb42
   16b64:	bllt	a9f11c <rpl_re_syntax_options@@Base+0xa3163c>
   16b68:	mlacs	r4, r3, r8, pc	; <UNPREDICTABLE>
   16b6c:			; <UNDEFINED> instruction: 0xf8d3bb12
   16b70:	ldmiblt	r9!, {r2, r4, r7, ip}^
   16b74:	ldrsbcc	pc, [r0, #-131]!	; 0xffffff7d	; <UNPREDICTABLE>
   16b78:			; <UNDEFINED> instruction: 0xdc1b2b00
   16b7c:			; <UNDEFINED> instruction: 0xf0116830
   16b80:			; <UNDEFINED> instruction: 0xb1b8fd2f
   16b84:	ldrdls	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   16b88:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   16b8c:	ldmdavs	r0!, {r0, r3, r4, r5, r6, r7, sl, lr}
   16b90:			; <UNDEFINED> instruction: 0xf8cd2101
   16b94:	strbmi	r8, [fp], -r0
   16b98:			; <UNDEFINED> instruction: 0xf04f4420
   16b9c:	strls	r3, [r1, #-767]	; 0xfffffd01
   16ba0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   16ba4:	ldc	7, cr15, [r8, #956]	; 0x3bc
   16ba8:	tstcs	r0, r0, lsr r8
   16bac:	ldc2	0, cr15, [r8, #-68]	; 0xffffffbc
   16bb0:	mvnle	r2, r0, lsl #16
   16bb4:			; <UNDEFINED> instruction: 0xf043683b
   16bb8:	eorsvs	r0, fp, r0, lsr #6
   16bbc:	blmi	1e93f0 <rpl_re_syntax_options@@Base+0x17b910>
   16bc0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16bc4:	blls	170c34 <rpl_re_syntax_options@@Base+0x103154>
   16bc8:	qaddle	r4, sl, r2
   16bcc:	pop	{r0, r1, r2, ip, sp, pc}
   16bd0:			; <UNDEFINED> instruction: 0xf7ef8ff0
   16bd4:	svclt	0x0000ec2c
   16bd8:	andeq	pc, r4, r6
   16bdc:	andeq	r0, r0, ip, asr #9
   16be0:	andeq	lr, r4, r0, ror #31
   16be4:			; <UNDEFINED> instruction: 0x000004b4
   16be8:	andeq	r3, r3, r0, asr #3
   16bec:	andeq	lr, r4, r0, lsr #30
   16bf0:			; <UNDEFINED> instruction: 0x460eb5f8
   16bf4:			; <UNDEFINED> instruction: 0xf0002800
   16bf8:	ldmib	r0, {r0, r2, r4, r7, pc}^
   16bfc:	tstlt	r4, #0, 8
   16c00:	blcs	dd994 <rpl_re_syntax_options@@Base+0x6feb4>
   16c04:	stmdbmi	sp, {r0, r1, r2, r3, r4, r8, sl, fp, ip, lr, pc}^
   16c08:	strtmi	r2, [r8], -r4, lsl #4
   16c0c:			; <UNDEFINED> instruction: 0xf7ef4479
   16c10:	stmiblt	r0, {r3, r7, r8, sl, fp, sp, lr, pc}^
   16c14:	addsmi	r1, ip, #2752	; 0xac0
   16c18:	stmdbvc	sl!, {r1, r2, r3, r8, fp, ip, lr, pc}
   16c1c:	suble	r2, r5, pc, lsr #20
   16c20:	stmdale	r7, {r0, r2, r3, r9, fp, sp}
   16c24:	stmdble	r7, {r3, r9, fp, sp}
   16c28:	addsmi	r3, ip, #67108864	; 0x4000000
   16c2c:	ldmdavc	sl, {r2, r8, fp, ip, lr, pc}
   16c30:	ldmible	r7!, {r0, r2, r3, r9, fp, sp}^
   16c34:	rscsle	r2, r7, r0, lsr #20
   16c38:	bcs	9d7c8 <rpl_re_syntax_options@@Base+0x2fce8>
   16c3c:	ldmdavc	sl, {r0, r1, r8, sl, fp, ip, lr, pc}
   16c40:	bcs	265508 <rpl_re_syntax_options@@Base+0x1f7a28>
   16c44:			; <UNDEFINED> instruction: 0xf04fd903
   16c48:			; <UNDEFINED> instruction: 0x462835ff
   16c4c:	ldmdavc	r9, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}^
   16c50:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
   16c54:	ldmvc	sp, {r0, r1, r2, r4, r5, r6, r7, fp, ip, lr, pc}
   16c58:	stccs	13, cr3, [r9, #-192]	; 0xffffff40
   16c5c:	ldclne	8, cr13, [r8], {243}	; 0xf3
   16c60:	svclt	0x00844284
   16c64:	strtmi	r4, [r3], -r7, lsl #12
   16c68:	ssatmi	sp, #31, r4, lsl #18
   16c6c:			; <UNDEFINED> instruction: 0xf81e4638
   16c70:			; <UNDEFINED> instruction: 0xf1bccb01
   16c74:	ldmdale	ip!, {r0, r2, r3, r8, r9, sl, fp}
   16c78:	svceq	0x0008f1bc
   16c7c:	adcsmi	sp, ip, #60, 16	; 0x3c0000
   16c80:	ldrmi	sp, [ip], -r8, lsl #18
   16c84:	stcgt	8, cr15, [r1, #-76]	; 0xffffffb4
   16c88:	svceq	0x000df1bc
   16c8c:			; <UNDEFINED> instruction: 0xf1bcd82a
   16c90:	stmdale	sl!, {r3, r8, r9, sl, fp}
   16c94:	strbcs	r2, [r4, -sl, lsl #6]!
   16c98:	vqrdmulh.s<illegal width 8>	d15, d1, d3
   16c9c:	blx	1e852a <rpl_re_syntax_options@@Base+0x17aa4a>
   16ca0:	ldrmi	r3, [r5], #-514	; 0xfffffdfe
   16ca4:	blx	ff2d2cf0 <rpl_re_syntax_options@@Base+0xff265210>
   16ca8:			; <UNDEFINED> instruction: 0xe7ce6030
   16cac:	addsmi	r1, ip, #6848	; 0x1ac0
   16cb0:	ldrmi	sp, [r9], -r2, asr #19
   16cb4:			; <UNDEFINED> instruction: 0xf811460b
   16cb8:			; <UNDEFINED> instruction: 0xf1a22b01
   16cbc:	stmdacs	r9, {r4, r5}
   16cc0:	addmi	sp, ip, #589824	; 0x90000
   16cc4:	adcsle	r4, r7, fp, lsl #12
   16cc8:			; <UNDEFINED> instruction: 0xf811460b
   16ccc:			; <UNDEFINED> instruction: 0xf1a22b01
   16cd0:	stmdacs	r9, {r4, r5}
   16cd4:	addsmi	sp, ip, #4014080	; 0x3d4000
   16cd8:	bcs	bcd398 <rpl_re_syntax_options@@Base+0xb5f8b8>
   16cdc:	addsmi	sp, ip, #17
   16ce0:			; <UNDEFINED> instruction: 0xe7a9d89e
   16ce4:	svceq	0x0020f1bc
   16ce8:	adcsmi	sp, fp, #212, 2	; 0x35
   16cec:	ldrmi	sp, [ip], -r9, asr #3
   16cf0:			; <UNDEFINED> instruction: 0xf1bce7d0
   16cf4:	bicle	r0, r2, r0, lsr #30
   16cf8:			; <UNDEFINED> instruction: 0x46704574
   16cfc:			; <UNDEFINED> instruction: 0xd1b44677
   16d00:	addmi	lr, ip, #200, 14	; 0x3200000
   16d04:	ldmdavc	sl, {r3, r4, r8, fp, ip, lr, pc}^
   16d08:			; <UNDEFINED> instruction: 0xf1a2460b
   16d0c:	stmdbcs	r9, {r4, r5, r8}
   16d10:	movwcc	sp, #6373	; 0x18e5
   16d14:	stmible	pc, {r2, r3, r4, r7, r9, lr}	; <UNPREDICTABLE>
   16d18:			; <UNDEFINED> instruction: 0xf1a2781a
   16d1c:	stmdbcs	r9, {r4, r5, r8}
   16d20:			; <UNDEFINED> instruction: 0xe7dcd9f7
   16d24:	andcs	r4, r5, #98304	; 0x18000
   16d28:	ldrbtmi	r2, [r9], #-1480	; 0xfffffa38
   16d2c:	stmib	r4, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16d30:	mcr2	0, 6, pc, cr2, cr13, {0}	; <UNPREDICTABLE>
   16d34:			; <UNDEFINED> instruction: 0xe7886030
   16d38:	ldrb	r4, [sp, -fp, lsl #12]!
   16d3c:	strheq	r3, [r3], -r8
   16d40:	andeq	r3, r3, sl, lsr #32
   16d44:	svcmi	0x00f8e92d
   16d48:	suble	r2, sl, r0, lsl #16
   16d4c:	stmdavs	r3, {r0, r3, r4, r7, r9, sl, lr}^
   16d50:	blcs	28568 <ASN1_STRING_length@plt+0x21d00>
   16d54:	bcs	8ae70 <rpl_re_syntax_options@@Base+0x1d390>
   16d58:	strmi	r4, [fp], r8, lsl #12
   16d5c:	andcs	fp, r1, #184, 30	; 0x2e0
   16d60:			; <UNDEFINED> instruction: 0xf7ef4690
   16d64:			; <UNDEFINED> instruction: 0xf108e9f0
   16d68:			; <UNDEFINED> instruction: 0xf8540301
   16d6c:	addseq	r6, fp, r3, lsr #32
   16d70:			; <UNDEFINED> instruction: 0xb3b64682
   16d74:	ldrmi	r3, [ip], #-2820	; 0xfffff4fc
   16d78:	stmdavs	r6!, {r0, r1, sp, lr, pc}^
   16d7c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   16d80:			; <UNDEFINED> instruction: 0xf854b37e
   16d84:	blne	ffd7599c <rpl_re_syntax_options@@Base+0xffd07ebc>
   16d88:	ble	ffda8438 <rpl_re_syntax_options@@Base+0xffd3a958>
   16d8c:	andpl	pc, sl, r7, lsl r8	; <UNPREDICTABLE>
   16d90:	mvnsle	r2, sl, lsr sp
   16d94:			; <UNDEFINED> instruction: 0x46594652
   16d98:			; <UNDEFINED> instruction: 0xf0174638
   16d9c:	stmdacs	r0, {r0, r2, r7, sl, fp, ip, sp, lr, pc}
   16da0:			; <UNDEFINED> instruction: 0xf10ad1eb
   16da4:	ldrtmi	r0, [sl], #-513	; 0xfffffdff
   16da8:	svclt	0x003c42b2
   16dac:			; <UNDEFINED> instruction: 0x46334611
   16db0:			; <UNDEFINED> instruction: 0x460cd210
   16db4:			; <UNDEFINED> instruction: 0xf814460a
   16db8:	stmdacs	sp, {r0, r8, r9, fp}
   16dbc:	stmdacs	r8, {r2, r3, r4, fp, ip, lr, pc}
   16dc0:	addmi	sp, lr, #28, 16	; 0x1c0000
   16dc4:	ldrmi	sp, [lr], -r6, lsl #18
   16dc8:	stceq	8, cr15, [r1, #-76]	; 0xffffffb4
   16dcc:	stmdale	sp, {r0, r2, r3, fp, sp}
   16dd0:	stmdale	sp, {r3, fp, sp}
   16dd4:	strbmi	r9, [r0], -sl, lsl #22
   16dd8:	andcs	pc, r0, r9, asr #17
   16ddc:	pop	{r1, r2, r3, r4, sp, lr}
   16de0:			; <UNDEFINED> instruction: 0xf04f8ff8
   16de4:			; <UNDEFINED> instruction: 0x464038ff
   16de8:	svchi	0x00f8e8bd
   16dec:	mvnsle	r2, r0, lsr #16
   16df0:	mvnle	r4, fp, lsl #5
   16df4:			; <UNDEFINED> instruction: 0xe7ed461e
   16df8:	mvnle	r2, r0, lsr #16
   16dfc:			; <UNDEFINED> instruction: 0x462242b4
   16e00:	bicsle	r4, r6, r1, lsr #12
   16e04:	svclt	0x0000e7e6
   16e08:	addlt	fp, r7, r0, lsl #10
   16e0c:	ldrsb	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   16e10:			; <UNDEFINED> instruction: 0xf8dfaa04
   16e14:	blge	106f5c <rpl_re_syntax_options@@Base+0x9947c>
   16e18:	stmdavs	r0, {r1, r2, r3, r4, r5, r6, r7, sl, lr}^
   16e1c:	andcs	r9, r0, #0, 4
   16e20:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   16e24:	ldrdgt	pc, [r0], -ip
   16e28:	andsgt	pc, r4, sp, asr #17
   16e2c:	stceq	0, cr15, [r0], {79}	; 0x4f
   16e30:			; <UNDEFINED> instruction: 0xff88f7ff
   16e34:	svclt	0x00083001
   16e38:	andle	r2, r3, r0
   16e3c:	ldrdeq	lr, [r3, -sp]
   16e40:			; <UNDEFINED> instruction: 0xf9fcf011
   16e44:	blmi	1e966c <rpl_re_syntax_options@@Base+0x17bb8c>
   16e48:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16e4c:	blls	170ebc <rpl_re_syntax_options@@Base+0x1033dc>
   16e50:	qaddle	r4, sl, r2
   16e54:			; <UNDEFINED> instruction: 0xf85db007
   16e58:			; <UNDEFINED> instruction: 0xf7effb04
   16e5c:	svclt	0x0000eae8
   16e60:	andeq	lr, r4, r8, asr #25
   16e64:	andeq	r0, r0, ip, asr #9
   16e68:	muleq	r4, r8, ip
   16e6c:	ldrdgt	pc, [r8], #-143	; 0xffffff71	; <UNPREDICTABLE>
   16e70:	ldrbtmi	fp, [ip], #1392	; 0x570
   16e74:	addlt	r4, r6, r9, lsl sp
   16e78:	ldrmi	r6, [r6], -r0, asr #16
   16e7c:	andls	sl, r0, #4, 20	; 0x4000
   16e80:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
   16e84:	andcs	r4, r0, #28, 12	; 0x1c00000
   16e88:	stmdavs	sp!, {r0, r1, r8, r9, fp, sp, pc}
   16e8c:			; <UNDEFINED> instruction: 0xf04f9505
   16e90:			; <UNDEFINED> instruction: 0xf7ff0500
   16e94:	andcc	pc, r1, r7, asr pc	; <UNPREDICTABLE>
   16e98:	andcs	fp, r0, r8, lsl #30
   16e9c:			; <UNDEFINED> instruction: 0xb1bcd00e
   16ea0:	strne	lr, [r3, #-2525]	; 0xfffff623
   16ea4:	bne	1b6876c <rpl_re_syntax_options@@Base+0x1afac8c>
   16ea8:	svclt	0x00a842a5
   16eac:	ldrbcc	pc, [pc, #260]!	; 16fb8 <ASN1_STRING_length@plt+0x10750>	; <UNPREDICTABLE>
   16eb0:			; <UNDEFINED> instruction: 0xf7ef462a
   16eb4:	andcs	lr, r1, r8, ror #18
   16eb8:	ldrbpl	r2, [r3, #-768]!	; 0xfffffd00
   16ebc:	blmi	1e96e4 <rpl_re_syntax_options@@Base+0x17bc04>
   16ec0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   16ec4:	blls	170f34 <rpl_re_syntax_options@@Base+0x103454>
   16ec8:	qaddle	r4, sl, r3
   16ecc:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   16ed0:	ldrb	r2, [r3, r1]!
   16ed4:	b	fead4e98 <rpl_re_syntax_options@@Base+0xfea673b8>
   16ed8:	andeq	lr, r4, lr, ror #24
   16edc:	andeq	r0, r0, ip, asr #9
   16ee0:	andeq	lr, r4, r0, lsr #24
   16ee4:			; <UNDEFINED> instruction: 0xb084b5b0
   16ee8:	svcge	0x00001a0c
   16eec:	andeq	pc, r8, #4, 2
   16ef0:	rsbsvs	r4, r8, r1, lsl #12
   16ef4:	movweq	pc, #28706	; 0x7022	; <UNPREDICTABLE>
   16ef8:	bl	feb68f54 <rpl_re_syntax_options@@Base+0xfeafb474>
   16efc:	blmi	55a310 <rpl_re_syntax_options@@Base+0x4ec830>
   16f00:	ldrbtmi	r4, [r8], #-1570	; 0xfffff9de
   16f04:	strbtmi	r5, [r8], -r3, asr #17
   16f08:	rscsvs	r6, fp, fp, lsl r8
   16f0c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   16f10:	ldmeq	sp, {r0, r1, r3, r5, r6, r9, sl, lr}^
   16f14:	ldmdb	r6!, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   16f18:			; <UNDEFINED> instruction: 0xf8042300
   16f1c:			; <UNDEFINED> instruction: 0x46013035
   16f20:			; <UNDEFINED> instruction: 0xf01d2007
   16f24:	bmi	355b70 <rpl_re_syntax_options@@Base+0x2e8090>
   16f28:	ldrbtmi	r4, [sl], #-2316	; 0xfffff6f4
   16f2c:			; <UNDEFINED> instruction: 0x46034479
   16f30:			; <UNDEFINED> instruction: 0xf0072003
   16f34:	bmi	2d5d18 <rpl_re_syntax_options@@Base+0x268238>
   16f38:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   16f3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   16f40:	ldrshmi	r6, [sl], #-139	; 0xffffff75
   16f44:	ldrcc	sp, [r0, -r2, lsl #2]
   16f48:	ldclt	6, cr4, [r0, #756]!	; 0x2f4
   16f4c:	b	1bd4f10 <rpl_re_syntax_options@@Base+0x1b67430>
   16f50:	ldrdeq	lr, [r4], -lr	; <UNPREDICTABLE>
   16f54:	andeq	r0, r0, ip, asr #9
   16f58:	ldrdeq	r2, [r3], -sl
   16f5c:	andeq	r2, r3, r8, asr #28
   16f60:	andeq	lr, r4, r6, lsr #23
   16f64:	mvnsmi	lr, #737280	; 0xb4000
   16f68:	stmdavs	r5, {r0, r1, r7, ip, sp, pc}
   16f6c:	svcls	0x000a4688
   16f70:	tstlt	pc, r6, lsl r6	; <UNPREDICTABLE>
   16f74:	eorsvc	r2, sl, r0, lsl #4
   16f78:			; <UNDEFINED> instruction: 0xf815462a
   16f7c:			; <UNDEFINED> instruction: 0x2c0d4b01
   16f80:	stccs	8, cr13, [r8], {7}
   16f84:	ldmdblt	r4!, {r3, r4, r5, r6, r7, fp, ip, lr, pc}
   16f88:	strtmi	r6, [r0], -r2
   16f8c:	pop	{r0, r1, ip, sp, pc}
   16f90:	stccs	3, cr8, [r0], #-960	; 0xfffffc40
   16f94:			; <UNDEFINED> instruction: 0xf8c8d0f0
   16f98:	ldrmi	r2, [r5], -r0
   16f9c:	stccs	8, cr7, [r0], {20}
   16fa0:	adcshi	pc, ip, r0
   16fa4:	stmdale	r6!, {r0, r2, r3, sl, fp, sp}
   16fa8:	stmdale	r7, {r3, sl, fp, sp}
   16fac:	svclt	0x001842a3
   16fb0:	andle	r2, r3, sp, lsr ip
   16fb4:	svcmi	0x0001f815
   16fb8:	mvnsle	r2, r0, lsl #24
   16fbc:			; <UNDEFINED> instruction: 0xf8c84295
   16fc0:	svclt	0x00185004
   16fc4:	andsle	r4, lr, ip, lsr #12
   16fc8:	strtmi	r7, [r1], -r2, lsr #16
   16fcc:	bcs	363fd8 <rpl_re_syntax_options@@Base+0x2f64f8>
   16fd0:	bcs	24d04c <rpl_re_syntax_options@@Base+0x1df56c>
   16fd4:	addsmi	sp, sl, #248, 16	; 0xf80000
   16fd8:	bcs	46c40 <_IO_stdin_used@@Base+0x8400>
   16fdc:	andcs	sp, r0, #-1073741820	; 0xc0000004
   16fe0:	rsbsvs	r6, r2, r2, lsr r0
   16fe4:	addsmi	r7, sl, #655360	; 0xa0000
   16fe8:	tstcc	r1, r8, lsl #30
   16fec:	andcs	r6, r1, r1
   16ff0:	pop	{r0, r1, ip, sp, pc}
   16ff4:	stccs	3, cr8, [r0], #-960	; 0xfffffc40
   16ff8:	addsmi	sp, r5, #216, 2	; 0x36
   16ffc:	andpl	pc, r4, r8, asr #17
   17000:	qadd16mi	fp, ip, r8
   17004:	andcs	sp, r0, r0, ror #3
   17008:	pop	{r0, r1, ip, sp, pc}
   1700c:	bcs	837fd4 <rpl_re_syntax_options@@Base+0x7ca4f4>
   17010:	addsmi	sp, sl, #218	; 0xda
   17014:	bcs	f8b3a8 <rpl_re_syntax_options@@Base+0xf1d8c8>
   17018:	strdcc	sp, [r1, -r5]
   1701c:			; <UNDEFINED> instruction: 0xf811460c
   17020:	bcs	361c2c <rpl_re_syntax_options@@Base+0x2f414c>
   17024:	bcs	24d12c <rpl_re_syntax_options@@Base+0x1df64c>
   17028:	ldrshtvs	sp, [r4], -r8
   1702c:	bcs	350bc <ASN1_STRING_length@plt+0x2e854>
   17030:	addsmi	fp, sl, #24, 30	; 0x60
   17034:			; <UNDEFINED> instruction: 0x4622d076
   17038:	svcne	0x0001f812
   1703c:	svclt	0x00182900
   17040:			; <UNDEFINED> instruction: 0xd1f94299
   17044:			; <UNDEFINED> instruction: 0x60724294
   17048:	ldrmi	sp, [r5], -r6
   1704c:	stcne	8, cr15, [r1, #-84]	; 0xffffffac
   17050:	stmdale	sl, {r0, r2, r3, r8, fp, sp}^
   17054:	stmdale	sl, {r3, r8, fp, sp}^
   17058:	addsmi	r7, r9, #1114112	; 0x110000
   1705c:	andvs	sp, r2, r3, asr #32
   17060:	ldmib	r8, {r1, r3, r5, r8, sp}^
   17064:	bl	fea6d46c <rpl_re_syntax_options@@Base+0xfe9ff98c>
   17068:	andls	r0, r1, #1342177280	; 0x50000000
   1706c:			; <UNDEFINED> instruction: 0xf7ef4628
   17070:	bls	91f18 <rpl_re_syntax_options@@Base+0x24438>
   17074:	stmdacs	r0, {r2, r9, sl, lr}
   17078:	strtmi	sp, [r8], -r3, asr #32
   1707c:			; <UNDEFINED> instruction: 0xf7ef212a
   17080:	addmi	lr, r4, #761856	; 0xba000
   17084:			; <UNDEFINED> instruction: 0xf8c8bf18
   17088:	eorsle	r4, r4, r4
   1708c:	movwcs	fp, #4367	; 0x110f
   17090:	ldmdavs	r0!, {r0, r1, r3, r4, r5, ip, sp, lr}
   17094:	ldmdavs	r2!, {r0, r1, r2, r5, r8, sp}^
   17098:			; <UNDEFINED> instruction: 0xf7ef1a12
   1709c:	orrlt	lr, r0, #172, 20	; 0xac000
   170a0:	andcs	r1, r1, r3, asr #24
   170a4:			; <UNDEFINED> instruction: 0xe7a36033
   170a8:	adcsle	r2, r7, r0, lsr #20
   170ac:			; <UNDEFINED> instruction: 0xd1bc2a22
   170b0:	eorsvs	r1, r1, r1, ror #24
   170b4:	bcs	35244 <ASN1_STRING_length@plt+0x2e9dc>
   170b8:	bcs	8c6d20 <rpl_re_syntax_options@@Base+0x859240>
   170bc:			; <UNDEFINED> instruction: 0xf811d005
   170c0:	bcs	22ccc <ASN1_STRING_length@plt+0x1c464>
   170c4:	bcs	8c6d2c <rpl_re_syntax_options@@Base+0x85924c>
   170c8:	bcs	4b8b4 <_IO_stdin_used@@Base+0xd074>
   170cc:	mcrrne	0, 9, sp, ip, cr11
   170d0:	stmdavc	r1!, {r0, r4, r5, r6, sp, lr}
   170d4:	strcc	r4, [r1], #-1570	; 0xfffff9de
   170d8:	ldmdale	r4, {r0, r2, r3, r8, fp, sp}
   170dc:	ldmle	r8!, {r3, r8, fp, sp}^
   170e0:	blcs	4574c <_IO_stdin_used@@Base+0x6f0c>
   170e4:	andcc	sp, r1, #-1073741778	; 0xc000002e
   170e8:	stmdbcs	r0!, {r0, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   170ec:	adcmi	sp, ip, #180, 2	; 0x2d
   170f0:			; <UNDEFINED> instruction: 0xd1ab6075
   170f4:			; <UNDEFINED> instruction: 0xf109e7b0
   170f8:			; <UNDEFINED> instruction: 0xf8c839ff
   170fc:	strbmi	r4, [ip, #-4]
   17100:	andcs	sp, r1, r4, asr #1
   17104:	stmdbcs	r0!, {r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   17108:	mrrcne	0, 14, sp, r4, cr3
   1710c:			; <UNDEFINED> instruction: 0x46224299
   17110:			; <UNDEFINED> instruction: 0xf814d0a5
   17114:	stmdbcs	r0, {r0, r8, r9, fp, ip}
   17118:			; <UNDEFINED> instruction: 0xe7e2d1f8
   1711c:			; <UNDEFINED> instruction: 0xf8c84620
   17120:	strb	r2, [r5, -r4]!
   17124:	rsbsvs	r4, r4, r2, lsr #12
   17128:	svclt	0x0000e796
   1712c:	svcmi	0x00f0e92d
   17130:			; <UNDEFINED> instruction: 0xf8dfb0e1
   17134:			; <UNDEFINED> instruction: 0xf10d4604
   17138:	stmib	sp, {r2, r3, r4, r5, r8, fp}^
   1713c:			; <UNDEFINED> instruction: 0xf10d230c
   17140:			; <UNDEFINED> instruction: 0xf8df084c
   17144:	ldrbtmi	r2, [ip], #-1528	; 0xfffffa08
   17148:	ldrbcc	pc, [r4, #2271]!	; 0x8df	; <UNPREDICTABLE>
   1714c:	ldrbtmi	sl, [sl], #-3857	; 0xfffff0ef
   17150:			; <UNDEFINED> instruction: 0xf8df910a
   17154:	strdcc	sl, [r6], -r0
   17158:			; <UNDEFINED> instruction: 0xf8df58d3
   1715c:	ldrbtmi	r5, [sl], #1516	; 0x5ec
   17160:	cmpls	pc, #1769472	; 0x1b0000
   17164:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   17168:	movwcs	r9, #2666	; 0xa6a
   1716c:	stmib	sp, {r0, r1, r5, r9, sp, lr}^
   17170:	ldrbtmi	r3, [sp], #-828	; 0xfffffcc4
   17174:	movwcc	lr, #39364	; 0x99c4
   17178:	movwcc	lr, #47556	; 0xb9c4
   1717c:	teqcc	lr, #3358720	; 0x334000
   17180:			; <UNDEFINED> instruction: 0xf8c99b6b
   17184:	andls	r0, fp, #0
   17188:	strcs	r9, [r0], #-782	; 0xfffffcf2
   1718c:	strbmi	r2, [r2], -ip, lsr #6
   17190:			; <UNDEFINED> instruction: 0x46484639
   17194:			; <UNDEFINED> instruction: 0xf7ff9400
   17198:	cmplt	r0, #3664	; 0xe50	; <UNPREDICTABLE>
   1719c:			; <UNDEFINED> instruction: 0xb600e9d7
   171a0:	strls	r2, [r9, -r5]
   171a4:	bl	fe9a8b08 <rpl_re_syntax_options@@Base+0xfe93b028>
   171a8:	addmi	r0, r6, #11534336	; 0xb00000
   171ac:	strcc	sp, [r1], #-9
   171b0:	andsle	r2, ip, r5, lsl #24
   171b4:	eorsvc	pc, r4, r5, asr r8	; <UNPREDICTABLE>
   171b8:			; <UNDEFINED> instruction: 0xf7ee4638
   171bc:	addmi	lr, r6, #196, 30	; 0x310
   171c0:			; <UNDEFINED> instruction: 0x4639d1f5
   171c4:			; <UNDEFINED> instruction: 0x46584632
   171c8:	b	fead518c <rpl_re_syntax_options@@Base+0xfea676ac>
   171cc:	mvnle	r2, r0, lsl #16
   171d0:	ldrbcc	pc, [r8, #-2271]!	; 0xfffff721	; <UNPREDICTABLE>
   171d4:	ldrdne	pc, [r4], -r8
   171d8:			; <UNDEFINED> instruction: 0xf8d8447b
   171dc:	bl	d71e4 <rpl_re_syntax_options@@Base+0x69704>
   171e0:	svcls	0x000904c4
   171e4:			; <UNDEFINED> instruction: 0xf0116864
   171e8:	eorvs	pc, r0, r9, lsr #16
   171ec:	svcls	0x0009e7cd
   171f0:			; <UNDEFINED> instruction: 0xf8dfe7cb
   171f4:			; <UNDEFINED> instruction: 0x4606455c
   171f8:	bvs	8283f0 <rpl_re_syntax_options@@Base+0x7ba910>
   171fc:			; <UNDEFINED> instruction: 0xf8dfb138
   17200:	ldrbtmi	r1, [r9], #-1364	; 0xfffffaac
   17204:	b	ff8d51c8 <rpl_re_syntax_options@@Base+0xff8676e8>
   17208:			; <UNDEFINED> instruction: 0xf0402800
   1720c:			; <UNDEFINED> instruction: 0xf8df81f3
   17210:	ldrbtmi	r5, [sp], #-1352	; 0xfffffab8
   17214:	cmplt	r4, ip, ror #20
   17218:	strbne	pc, [r0, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   1721c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   17220:	b	ff5551e4 <rpl_re_syntax_options@@Base+0xff4e7704>
   17224:			; <UNDEFINED> instruction: 0xf0402800
   17228:			; <UNDEFINED> instruction: 0xf8df81cc
   1722c:	ldrbtmi	r4, [ip], #-1332	; 0xfffffacc
   17230:	stmdacs	r0, {r5, r8, r9, fp, sp, lr}
   17234:	orrshi	pc, lr, r0
   17238:	blcs	31ccc <ASN1_STRING_length@plt+0x2b464>
   1723c:	orrshi	pc, sl, r0
   17240:	bls	33de70 <rpl_re_syntax_options@@Base+0x2d0390>
   17244:	svclt	0x00182a00
   17248:			; <UNDEFINED> instruction: 0xf0002b00
   1724c:	blls	2f78a0 <rpl_re_syntax_options@@Base+0x289dc0>
   17250:	bcs	3da8c <ASN1_STRING_length@plt+0x37224>
   17254:	blcs	46ebc <_IO_stdin_used@@Base+0x867c>
   17258:	orrhi	pc, ip, r0
   1725c:			; <UNDEFINED> instruction: 0xf8dfae15
   17260:			; <UNDEFINED> instruction: 0xf50d9504
   17264:			; <UNDEFINED> instruction: 0xf50d7880
   17268:	ldrtmi	r7, [r0], -r9, lsl #15
   1726c:			; <UNDEFINED> instruction: 0xf01744f9
   17270:	stcls	13, cr15, [sl, #-596]	; 0xfffffdac
   17274:			; <UNDEFINED> instruction: 0xf7ee4628
   17278:	ldrtmi	lr, [r2], -r6, ror #30
   1727c:	strtmi	r4, [r8], -r1, lsl #12
   17280:			; <UNDEFINED> instruction: 0xf9f2f018
   17284:			; <UNDEFINED> instruction: 0x46484632
   17288:			; <UNDEFINED> instruction: 0xf0182101
   1728c:			; <UNDEFINED> instruction: 0xf8d4f9ed
   17290:	mcrrge	0, 3, sl, r4, cr0
   17294:	ldrbmi	r4, [r0], -r5, asr #12
   17298:	svc	0x0054f7ee
   1729c:			; <UNDEFINED> instruction: 0x46014632
   172a0:			; <UNDEFINED> instruction: 0xf0184650
   172a4:	ldrtmi	pc, [r2], -r1, ror #19	; <UNPREDICTABLE>
   172a8:	tstcs	r1, r8, asr #12
   172ac:			; <UNDEFINED> instruction: 0xf9dcf018
   172b0:	ldrsbtls	pc, [r0], -sp	; <UNPREDICTABLE>
   172b4:			; <UNDEFINED> instruction: 0xf7ee4648
   172b8:	ldrtmi	lr, [r2], -r6, asr #30
   172bc:	strbmi	r4, [r8], -r1, lsl #12
   172c0:			; <UNDEFINED> instruction: 0xf9d2f018
   172c4:	ldrtmi	r4, [r0], -r1, asr #12
   172c8:			; <UNDEFINED> instruction: 0xf990f018
   172cc:	ldreq	pc, [r8], #2271	; 0x8df
   172d0:	ldrtmi	r4, [sl], -r1, asr #12
   172d4:			; <UNDEFINED> instruction: 0xf8114478
   172d8:	andcc	r3, r2, #1024	; 0x400
   172dc:	stceq	0, cr15, [pc], {3}
   172e0:	b	13e7d18 <rpl_re_syntax_options@@Base+0x137a238>
   172e4:			; <UNDEFINED> instruction: 0xf8101313
   172e8:	stclpl	0, cr12, [r3], {12}
   172ec:	stcgt	8, cr15, [r3], {2}
   172f0:	stccc	8, cr15, [r4], {2}
   172f4:			; <UNDEFINED> instruction: 0xf8dfd1ef
   172f8:	movwcs	fp, #1140	; 0x474
   172fc:	teqcc	r0, sp, lsl #17	; <UNPREDICTABLE>
   17300:			; <UNDEFINED> instruction: 0xf8db44fb
   17304:	teqlt	r8, r4, lsr #32
   17308:	strbtne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1730c:			; <UNDEFINED> instruction: 0xf7ef4479
   17310:	stmdacs	r0, {r1, r2, r3, r4, r6, r9, fp, sp, lr, pc}
   17314:			; <UNDEFINED> instruction: 0x81b7f000
   17318:	ldmibeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}^
   1731c:			; <UNDEFINED> instruction: 0xf0174630
   17320:	svcls	0x000dfd3d
   17324:			; <UNDEFINED> instruction: 0xf7ee4638
   17328:	ldrtmi	lr, [r2], -lr, lsl #30
   1732c:	ldrtmi	r4, [r8], -r1, lsl #12
   17330:			; <UNDEFINED> instruction: 0xf99af018
   17334:	ldrteq	pc, [ip], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   17338:	tstcs	r1, r2, lsr r6
   1733c:			; <UNDEFINED> instruction: 0xf0184478
   17340:	svcls	0x000bf993
   17344:			; <UNDEFINED> instruction: 0xf7ee4638
   17348:			; <UNDEFINED> instruction: 0x4632eefe
   1734c:	ldrtmi	r4, [r8], -r1, lsl #12
   17350:			; <UNDEFINED> instruction: 0xf98af018
   17354:	ldrtmi	r4, [r0], -r1, asr #12
   17358:			; <UNDEFINED> instruction: 0xf948f018
   1735c:	ldreq	pc, [r8], #-2271	; 0xfffff721
   17360:	addsvc	pc, fp, #54525952	; 0x3400000
   17364:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   17368:	blcc	953b4 <rpl_re_syntax_options@@Base+0x278d4>
   1736c:			; <UNDEFINED> instruction: 0xf0033202
   17370:	adcmi	r0, r1, #3932160	; 0x3c0000
   17374:	tstne	r3, #323584	; 0x4f000
   17378:	stclpl	13, cr5, [r3], {199}	; 0xc7
   1737c:	stcvc	8, cr15, [r3], {2}
   17380:	stccc	8, cr15, [r4], {2}
   17384:	blmi	fff8bb4c <rpl_re_syntax_options@@Base+0xfff1e06c>
   17388:			; <UNDEFINED> instruction: 0xf88d2200
   1738c:	ldrbtmi	r2, [fp], #-340	; 0xfffffeac
   17390:	stmdacs	r0, {r3, r4, r9, fp, sp, lr}
   17394:	teqhi	lr, r0	; <UNPREDICTABLE>
   17398:	ldrbtmi	r4, [r9], #-2553	; 0xfffff607
   1739c:	b	5d5360 <rpl_re_syntax_options@@Base+0x567880>
   173a0:			; <UNDEFINED> instruction: 0xf0402800
   173a4:			; <UNDEFINED> instruction: 0xf89d8137
   173a8:	blcs	23770 <ASN1_STRING_length@plt+0x1cf08>
   173ac:	mrshi	pc, (UNDEF: 70)	; <UNPREDICTABLE>
   173b0:	shsub8mi	r4, r0, r4
   173b4:	bicsge	pc, r0, #14614528	; 0xdf0000
   173b8:	ldc2l	0, cr15, [r0], #92	; 0x5c
   173bc:			; <UNDEFINED> instruction: 0x4632447f
   173c0:	strdcs	r4, [r0, -sl]!
   173c4:			; <UNDEFINED> instruction: 0xf0184620
   173c8:	ldrtmi	pc, [r2], -pc, asr #18	; <UNPREDICTABLE>
   173cc:	ldrtmi	r2, [r8], -r1, lsl #2
   173d0:			; <UNDEFINED> instruction: 0xf94af018
   173d4:	ldrdlt	pc, [r8], -sl	; <UNPREDICTABLE>
   173d8:			; <UNDEFINED> instruction: 0xf7ee4658
   173dc:			; <UNDEFINED> instruction: 0x4632eeb4
   173e0:	ldrbmi	r4, [r8], -r1, lsl #12
   173e4:			; <UNDEFINED> instruction: 0xf940f018
   173e8:			; <UNDEFINED> instruction: 0x46384632
   173ec:			; <UNDEFINED> instruction: 0xf0182101
   173f0:	stmiami	r6!, {r0, r1, r3, r4, r5, r8, fp, ip, sp, lr, pc}^
   173f4:	tstcs	r8, r2, lsr r6
   173f8:			; <UNDEFINED> instruction: 0xf0184478
   173fc:			; <UNDEFINED> instruction: 0x4632f935
   17400:	ldrtmi	r2, [r8], -r1, lsl #2
   17404:			; <UNDEFINED> instruction: 0xf930f018
   17408:			; <UNDEFINED> instruction: 0xf7ee4648
   1740c:			; <UNDEFINED> instruction: 0x4632ee9c
   17410:	strbmi	r4, [r8], -r1, lsl #12
   17414:			; <UNDEFINED> instruction: 0xf928f018
   17418:			; <UNDEFINED> instruction: 0x46384632
   1741c:			; <UNDEFINED> instruction: 0xf0182101
   17420:			; <UNDEFINED> instruction: 0xf8daf923
   17424:	ldrbmi	sl, [r0], -r0, lsr #32
   17428:	cdp	7, 8, cr15, cr12, cr14, {7}
   1742c:			; <UNDEFINED> instruction: 0x46014632
   17430:			; <UNDEFINED> instruction: 0xf0184650
   17434:			; <UNDEFINED> instruction: 0x4632f919
   17438:	tstcs	r1, r8, lsr r6
   1743c:			; <UNDEFINED> instruction: 0xf914f018
   17440:	stmdage	sp, {r1, r4, r5, r9, sl, lr}^
   17444:			; <UNDEFINED> instruction: 0xf0182120
   17448:	strbmi	pc, [r1], -pc, lsl #18	; <UNPREDICTABLE>
   1744c:			; <UNDEFINED> instruction: 0xf0184630
   17450:	stmibmi	pc, {r0, r2, r3, r6, r7, fp, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   17454:	adcvc	pc, sp, #54525952	; 0x3400000
   17458:			; <UNDEFINED> instruction: 0xf8154479
   1745c:	andcc	r3, r2, #1024	; 0x400
   17460:	andeq	pc, pc, r3
   17464:	b	13e7f00 <rpl_re_syntax_options@@Base+0x137a420>
   17468:	stcpl	3, cr1, [r8], {19}
   1746c:			; <UNDEFINED> instruction: 0xf8025ccb
   17470:			; <UNDEFINED> instruction: 0xf8020c03
   17474:	mvnsle	r3, r4, lsl #24
   17478:	movwcs	r9, #2058	; 0x80a
   1747c:	cmncc	r8, sp, lsl #17	; <UNPREDICTABLE>
   17480:	cdp	7, 6, cr15, cr0, cr14, {7}
   17484:	ldrbtmi	r4, [pc], #-4035	; 1748c <ASN1_STRING_length@plt+0x10c24>
   17488:	blvs	e28ca4 <rpl_re_syntax_options@@Base+0xdbb1c4>
   1748c:	cdp	7, 5, cr15, cr10, cr14, {7}
   17490:	bvs	fee28e98 <rpl_re_syntax_options@@Base+0xfedbb3b8>
   17494:	cdp	7, 5, cr15, cr6, cr14, {7}
   17498:	stmdals	fp, {r1, r2, r9, sl, lr}
   1749c:	cdp	7, 5, cr15, cr2, cr14, {7}
   174a0:	movweq	lr, #35589	; 0x8b05
   174a4:	ldrmi	r3, [lr], #-928	; 0xfffffc60
   174a8:	bvs	ffe28cc0 <rpl_re_syntax_options@@Base+0xffdbb1e0>
   174ac:	tstlt	r0, r5, lsl #12
   174b0:	cdp	7, 4, cr15, cr8, cr14, {7}
   174b4:	blmi	fee28cd0 <rpl_re_syntax_options@@Base+0xfedbb1f0>
   174b8:	ldrbtmi	r4, [fp], #-1076	; 0xfffffbcc
   174bc:			; <UNDEFINED> instruction: 0x46076a58
   174c0:			; <UNDEFINED> instruction: 0xf7eeb110
   174c4:	strmi	lr, [r7], -r0, asr #28
   174c8:			; <UNDEFINED> instruction: 0x46484eb4
   174cc:	ldrbtmi	r4, [lr], #-1061	; 0xfffffbdb
   174d0:	blcs	31da4 <ASN1_STRING_length@plt+0x2b53c>
   174d4:	strcs	fp, [r0], #3860	; 0xf14
   174d8:			; <UNDEFINED> instruction: 0xf7ee2400
   174dc:	stmibne	fp!, {r2, r4, r5, r9, sl, fp, sp, lr, pc}^
   174e0:	ldmdane	ip, {r0, r1, r5, sl, lr}
   174e4:			; <UNDEFINED> instruction: 0xf01d4620
   174e8:	bvs	d15d5c <rpl_re_syntax_options@@Base+0xca827c>
   174ec:	blcs	28d08 <ASN1_STRING_length@plt+0x224a0>
   174f0:	tsthi	ip, r0	; <UNPREDICTABLE>
   174f4:	ldrmi	r4, [r8], -sl, lsr #19
   174f8:			; <UNDEFINED> instruction: 0xf7ef4479
   174fc:	blvs	c91aa4 <rpl_re_syntax_options@@Base+0xc23fc4>
   17500:	stmdacs	r0, {r1, r4, r5, r7, r9, fp, sp, lr}
   17504:	adchi	pc, r9, r0
   17508:	vnmlsge.f64	d25, d6, d11
   1750c:	stmdbls	sl, {r1, r8, ip, pc}
   17510:	stmib	sp, {r2, r5, r7, fp, lr}^
   17514:			; <UNDEFINED> instruction: 0xf04f2303
   17518:	ldrbtmi	r3, [r8], #-1023	; 0xfffffc01
   1751c:	andls	r9, r0, r1, lsl #2
   17520:	strls	r2, [r5], -r1, lsl #4
   17524:	strtmi	r4, [r8], -r1, lsr #12
   17528:	cdp	7, 13, cr15, cr6, cr14, {7}
   1752c:	blmi	fe7a8d4c <rpl_re_syntax_options@@Base+0xfe73b26c>
   17530:	bvs	ff6a8724 <rpl_re_syntax_options@@Base+0xff63ac44>
   17534:	svcmi	0x009db15a
   17538:	stmibne	r8!, {r0, r5, r7, r8, r9, fp, ip}
   1753c:	ldrbtmi	r9, [pc], #-513	; 17544 <ASN1_STRING_length@plt+0x10cdc>
   17540:	mvnscc	pc, #79	; 0x4f
   17544:	strls	r2, [r0, -r1, lsl #4]
   17548:	cdp	7, 12, cr15, cr6, cr14, {7}
   1754c:	blmi	fe62856c <rpl_re_syntax_options@@Base+0xfe5baa8c>
   17550:	bvs	16e8744 <rpl_re_syntax_options@@Base+0x167ac64>
   17554:	svcmi	0x0097b153
   17558:	movwls	r1, #7073	; 0x1ba1
   1755c:	ldrbtmi	r1, [pc], #-2472	; 17564 <ASN1_STRING_length@plt+0x10cfc>
   17560:	mvnscc	pc, #79	; 0x4f
   17564:	strls	r2, [r0, -r1, lsl #4]
   17568:	cdp	7, 11, cr15, cr6, cr14, {7}
   1756c:	ldrbtmi	r4, [fp], #-2962	; 0xfffff46e
   17570:	and	r6, r3, r8, lsl fp
   17574:	strcs	r9, [r0, #-2574]	; 0xfffff5f2
   17578:	andsvs	r2, r3, r2, lsr r3
   1757c:			; <UNDEFINED> instruction: 0xf7ee4c8f
   17580:	strcs	lr, [r0], -r8, lsr #26
   17584:	bvs	ff82877c <rpl_re_syntax_options@@Base+0xff7bac9c>
   17588:			; <UNDEFINED> instruction: 0xf7ee6326
   1758c:	bvs	fe852a1c <rpl_re_syntax_options@@Base+0xfe7e4f3c>
   17590:			; <UNDEFINED> instruction: 0xf7ee62e6
   17594:	bvs	852a14 <rpl_re_syntax_options@@Base+0x7e4f34>
   17598:			; <UNDEFINED> instruction: 0xf7ee62a6
   1759c:	bvs	1852a0c <rpl_re_syntax_options@@Base+0x17e4f2c>
   175a0:			; <UNDEFINED> instruction: 0xf7ee6226
   175a4:	bmi	fe1d2a04 <rpl_re_syntax_options@@Base+0xfe164f24>
   175a8:	ldrbtmi	r4, [sl], #-2917	; 0xfffff49b
   175ac:	ldmpl	r3, {r1, r2, r5, r6, r9, sp, lr}^
   175b0:	blls	17f1620 <rpl_re_syntax_options@@Base+0x1783b40>
   175b4:			; <UNDEFINED> instruction: 0xf040405a
   175b8:			; <UNDEFINED> instruction: 0x462880bc
   175bc:	pop	{r0, r5, r6, ip, sp, pc}
   175c0:	stmibmi	r0, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   175c4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   175c8:	stmdb	r0, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   175cc:			; <UNDEFINED> instruction: 0xf43f2800
   175d0:	ldmdbmi	sp!, {r2, r3, r5, r9, sl, fp, sp, pc}^
   175d4:	andcs	r2, r0, r5, lsl #4
   175d8:			; <UNDEFINED> instruction: 0xf7ee4479
   175dc:	bvs	1ad2a9c <rpl_re_syntax_options@@Base+0x1a64fbc>
   175e0:	andcs	r4, r1, r1, lsl #12
   175e4:			; <UNDEFINED> instruction: 0xf81ef007
   175e8:			; <UNDEFINED> instruction: 0xf7ee6a68
   175ec:	movwcs	lr, #3314	; 0xcf2
   175f0:	ldr	r6, [sl], -fp, ror #4
   175f4:	andcs	r4, r5, #1916928	; 0x1d4000
   175f8:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   175fc:	ldc	7, cr15, [ip, #-952]	; 0xfffffc48
   17600:	strmi	r6, [r1], -r2, lsr #20
   17604:			; <UNDEFINED> instruction: 0xf0072001
   17608:	bvs	855644 <rpl_re_syntax_options@@Base+0x7e7b64>
   1760c:	stcl	7, cr15, [r0], #952	; 0x3b8
   17610:	str	r6, [sl], -r6, lsr #4
   17614:	ldrtmi	r4, [r0], -lr, ror #30
   17618:	blx	ff05367e <rpl_re_syntax_options@@Base+0xfefe5b9e>
   1761c:	ldrbtmi	r4, [pc], #-1586	; 17624 <ASN1_STRING_length@plt+0x10dbc>
   17620:	strtmi	r2, [r0], -r0, lsr #2
   17624:			; <UNDEFINED> instruction: 0xf820f018
   17628:			; <UNDEFINED> instruction: 0x46324638
   1762c:			; <UNDEFINED> instruction: 0xf0182101
   17630:	blmi	1a556a4 <rpl_re_syntax_options@@Base+0x19e7bc4>
   17634:			; <UNDEFINED> instruction: 0xf8d3447b
   17638:	ldrbt	sl, [r4], r8, lsr #32
   1763c:	andmi	pc, r0, pc, rrx
   17640:			; <UNDEFINED> instruction: 0xf0134f65
   17644:	tstcs	r0, #3760	; 0xeb0	; <UNPREDICTABLE>
   17648:			; <UNDEFINED> instruction: 0x4619447f
   1764c:	strls	r2, [r0, -r1, lsl #4]
   17650:	strbmi	r9, [r8], -r1
   17654:	cdp	7, 4, cr15, cr0, cr14, {7}
   17658:	blls	311108 <rpl_re_syntax_options@@Base+0x2a3628>
   1765c:	cdpmi	8, 5, cr9, cr15, cr10, {0}
   17660:			; <UNDEFINED> instruction: 0xf04f9304
   17664:	ldrbtmi	r3, [lr], #-1023	; 0xfffffc01
   17668:	tstls	r2, r3, lsl #4
   1766c:	andls	r2, r1, r1, lsl #4
   17670:	strls	r4, [r0], -r1, lsr #12
   17674:	cdpge	6, 5, cr4, cr6, cr8, {1}
   17678:	andsls	pc, r8, sp, asr #17
   1767c:			; <UNDEFINED> instruction: 0xf7ee9605
   17680:	strmi	lr, [r6], -ip, lsr #28
   17684:			; <UNDEFINED> instruction: 0xf06fe753
   17688:			; <UNDEFINED> instruction: 0xf10d4000
   1768c:			; <UNDEFINED> instruction: 0xf01309f0
   17690:			; <UNDEFINED> instruction: 0xf8dffec5
   17694:	tstcs	r0, #76, 2
   17698:	ldrdge	pc, [r8, #-143]	; 0xffffff71
   1769c:			; <UNDEFINED> instruction: 0x461944fc
   176a0:	andgt	pc, r0, sp, asr #17
   176a4:	ldrbtmi	r2, [sl], #513	; 0x201
   176a8:	strbmi	r9, [r8], -r1
   176ac:	cdp	7, 1, cr15, cr4, cr14, {7}
   176b0:			; <UNDEFINED> instruction: 0xf0174630
   176b4:			; <UNDEFINED> instruction: 0x4632fb73
   176b8:	strtmi	r2, [r0], -r0, lsr #2
   176bc:			; <UNDEFINED> instruction: 0xffd4f017
   176c0:	tstcs	r1, r2, lsr r6
   176c4:			; <UNDEFINED> instruction: 0xf0174650
   176c8:			; <UNDEFINED> instruction: 0xf8dbffcf
   176cc:	ldrbmi	fp, [r8], -r8, lsr #32
   176d0:	ldc	7, cr15, [r8, #-952]!	; 0xfffffc48
   176d4:			; <UNDEFINED> instruction: 0x46014632
   176d8:			; <UNDEFINED> instruction: 0xf0174658
   176dc:	ldrtmi	pc, [r2], -r5, asr #31	; <UNPREDICTABLE>
   176e0:	ldrbmi	r2, [r0], -r1, lsl #2
   176e4:			; <UNDEFINED> instruction: 0xffc0f017
   176e8:			; <UNDEFINED> instruction: 0xf7ee4648
   176ec:	ldrtmi	lr, [r2], -ip, lsr #26
   176f0:	strbmi	r4, [r8], -r1, lsl #12
   176f4:			; <UNDEFINED> instruction: 0xffb8f017
   176f8:	ldrtmi	r4, [r0], -r1, asr #12
   176fc:			; <UNDEFINED> instruction: 0xff76f017
   17700:			; <UNDEFINED> instruction: 0x46424939
   17704:			; <UNDEFINED> instruction: 0xf8124479
   17708:	strcc	r3, [r2, -r1, lsl #22]
   1770c:	andeq	pc, pc, r3
   17710:	b	13e8168 <rpl_re_syntax_options@@Base+0x137a688>
   17714:	stcpl	3, cr1, [r8], {19}
   17718:			; <UNDEFINED> instruction: 0xf8075ccb
   1771c:			; <UNDEFINED> instruction: 0xf8070c03
   17720:	mvnsle	r3, r4, lsl #24
   17724:			; <UNDEFINED> instruction: 0xf88d2300
   17728:	ldrb	r3, [r7, #304]!	; 0x130
   1772c:	bvs	fecb23f8 <rpl_re_syntax_options@@Base+0xfec44918>
   17730:			; <UNDEFINED> instruction: 0xf7eee6ea
   17734:	svclt	0x0000ee7c
   17738:	andeq	r1, r5, sl, lsr #6
   1773c:	muleq	r4, r2, r9
   17740:	andeq	r0, r0, ip, asr #9
   17744:	andeq	r2, r3, lr, lsl ip
   17748:	strdeq	ip, [r4], -lr
   1774c:	muleq	r4, r8, lr
   17750:	andeq	r1, r5, r8, ror r2
   17754:	andeq	r2, r3, r2, lsl #23
   17758:	andeq	r1, r5, lr, asr r2
   1775c:	muleq	r3, sl, fp
   17760:	andeq	r1, r5, r2, asr #4
   17764:	andeq	sl, r3, r8, asr #9
   17768:	andeq	r2, r3, r0, lsl #24
   1776c:	andeq	r1, r5, r0, ror r1
   17770:			; <UNDEFINED> instruction: 0x00032ab0
   17774:	strdeq	sl, [r3], -r8
   17778:	andeq	r2, r3, lr, ror #22
   1777c:	andeq	r1, r5, r2, ror #1
   17780:	andeq	r2, r3, sl, ror #19
   17784:	andeq	sl, r3, r8, ror r3
   17788:	strheq	r1, [r5], -r0
   1778c:	strdeq	r2, [r3], -r8
   17790:	andeq	r2, r3, ip, ror sl
   17794:	andeq	r0, r5, sl, ror #31
   17798:			; <UNDEFINED> instruction: 0x00050fb6
   1779c:	andeq	r0, r5, r2, lsr #31
   177a0:	andeq	r2, r3, ip, lsl #17
   177a4:	andeq	r2, r3, lr, asr #18
   177a8:	andeq	r0, r5, r0, asr #30
   177ac:	andeq	r2, r3, r2, ror r9
   177b0:	andeq	r0, r5, r0, lsr #30
   177b4:	andeq	r2, r3, r2, ror #18
   177b8:	andeq	r0, r5, r2, lsl #30
   177bc:	andeq	r0, r5, ip, ror #29
   177c0:	andeq	lr, r4, r6, lsr r5
   177c4:	strdeq	r2, [r3], -r6
   177c8:	strdeq	r2, [r3], -r0
   177cc:	muleq	r3, r2, r7
   177d0:	andeq	sl, r3, r6, lsl r1
   177d4:	andeq	r0, r5, ip, lsr lr
   177d8:	andeq	r2, r3, r0, lsr #15
   177dc:	muleq	r3, r6, r7
   177e0:	andeq	r2, r3, ip, asr #14
   177e4:	andeq	sl, r3, lr, lsl #1
   177e8:	ldrdeq	r2, [r3], -r0
   177ec:	svcmi	0x00f0e92d
   177f0:	stc	6, cr4, [sp, #-624]!	; 0xfffffd90
   177f4:			; <UNDEFINED> instruction: 0xf8df8b04
   177f8:	ldrbtmi	fp, [fp], #1488	; 0x5d0
   177fc:	svcge	0x0002b09d
   17800:	ldrsbtmi	pc, [r0], r7	; <UNPREDICTABLE>
   17804:	ldrdcc	pc, [r8], r7	; <UNPREDICTABLE>
   17808:	eorsgt	pc, r0, r7, asr #17
   1780c:	ldrgt	pc, [ip, #2271]!	; 0x8df
   17810:	andcc	lr, r6, r7, asr #19
   17814:	rscsvs	r2, ip, r0, lsl #6
   17818:	stmdavc	r4!, {r2, r3, r4, r5, r6, r7, sl, lr}
   1781c:	ldrdpl	pc, [r4], r7	; <UNPREDICTABLE>
   17820:	ldrdvs	pc, [ip], r7	; <UNPREDICTABLE>
   17824:	streq	pc, [r8, #2271]!	; 0x8df
   17828:	adcsvs	r6, ip, #1073741855	; 0x4000001f
   1782c:	stmib	r7, {r1, r2, r3, r4, r5, r8, sp, lr}^
   17830:			; <UNDEFINED> instruction: 0xf85c2101
   17834:	stmdavc	sp!, {}	; <UNPREDICTABLE>
   17838:	ldrbtvs	r6, [r8], -r0, lsl #16
   1783c:	andeq	pc, r0, pc, asr #32
   17840:			; <UNDEFINED> instruction: 0xf8874620
   17844:	ldmibvs	ip!, {r0, r1, r2, r6, lr}
   17848:	ldmdavc	r5!, {r0, r2, r3, r4, r5, r6, r9, sp, lr}
   1784c:			; <UNDEFINED> instruction: 0xf8d77023
   17850:	eorsvs	r4, sp, #160	; 0xa0
   17854:	stmdacs	r0, {r2, r3, r4, r5, sp, lr}
   17858:	sbchi	pc, fp, r0, asr #32
   1785c:	svclt	0x00181ad2
   17860:	addsmi	r2, r9, #268435456	; 0x10000000
   17864:	ldrmi	fp, [sl], -r8, lsl #30
   17868:	bcs	30358 <ASN1_STRING_length@plt+0x29af0>
   1786c:	sbchi	pc, r1, r0
   17870:	mvnsvs	r4, #27262976	; 0x1a00000
   17874:			; <UNDEFINED> instruction: 0x63bb64bb
   17878:	movteq	pc, #49415	; 0xc107	; <UNPREDICTABLE>
   1787c:	ldrbge	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   17880:	bcc	fe4530a8 <rpl_re_syntax_options@@Base+0xfe3e55c8>
   17884:	cmpeq	r0, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
   17888:	ldrbtmi	r6, [sl], #763	; 0x2fb
   1788c:	strbcc	pc, [r8, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   17890:	mcr	4, 0, r4, cr8, cr11, {3}
   17894:			; <UNDEFINED> instruction: 0xf8df3a10
   17898:	ldrbtmi	r3, [fp], #-1348	; 0xfffffabc
   1789c:	bcc	4530c8 <rpl_re_syntax_options@@Base+0x3e55e8>
   178a0:	blvs	e32494 <rpl_re_syntax_options@@Base+0xdc49b4>
   178a4:	bne	45310c <rpl_re_syntax_options@@Base+0x3e562c>
   178a8:	cdp	3, 1, cr9, cr8, cr0, {0}
   178ac:	stmdavs	r0, {r4, r7, r9, fp, ip, sp}^
   178b0:	blx	12558b4 <rpl_re_syntax_options@@Base+0x11e7dd4>
   178b4:	movwcc	r4, #5635	; 0x1603
   178b8:			; <UNDEFINED> instruction: 0xf0006378
   178bc:	ldmib	r7, {r0, r2, r4, r6, r7, r8, pc}^
   178c0:	bne	1b5cd14 <rpl_re_syntax_options@@Base+0x1aef234>
   178c4:	movweq	pc, #33029	; 0x8105	; <UNPREDICTABLE>
   178c8:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
   178cc:	bl	feb6917c <rpl_re_syntax_options@@Base+0xfeafb69c>
   178d0:			; <UNDEFINED> instruction: 0xf10d0d03
   178d4:			; <UNDEFINED> instruction: 0xf024040f
   178d8:	stmiaeq	r4!, {r0, r1, r2, r8, r9}^
   178dc:			; <UNDEFINED> instruction: 0xf7ee4618
   178e0:	andcs	lr, r0, #20992	; 0x5200
   178e4:	eorscs	pc, r4, r5, lsl #16
   178e8:	ldrtvs	r4, [r8], #1539	; 0x603
   178ec:			; <UNDEFINED> instruction: 0xf813461d
   178f0:	bcs	3624fc <rpl_re_syntax_options@@Base+0x2f4a1c>
   178f4:	addshi	pc, sl, r0, lsl #4
   178f8:	vpmax.s8	d2, d0, d8
   178fc:	stmib	r7, {r1, r3, r4, r7, pc}^
   17900:	stmdavc	fp!, {r0, r2, r4, r8, sl, ip, lr}
   17904:			; <UNDEFINED> instruction: 0xf0002b00
   17908:			; <UNDEFINED> instruction: 0x46298193
   1790c:	vqdmulh.s<illegal width 8>	d2, d0, d13
   17910:	blcs	237b60 <rpl_re_syntax_options@@Base+0x1ca080>
   17914:	tstcc	r1, r4, lsl #16
   17918:	stmdavc	fp, {r0, r3, r4, r5, r7, r8, sl, sp, lr}
   1791c:	mvnsle	r2, r0, lsl #22
   17920:			; <UNDEFINED> instruction: 0xf00042a9
   17924:			; <UNDEFINED> instruction: 0xf8df8185
   17928:			; <UNDEFINED> instruction: 0xf85b34b8
   1792c:			; <UNDEFINED> instruction: 0xf8944003
   17930:	blcs	23ee4 <ASN1_STRING_length@plt+0x1d67c>
   17934:	cmphi	sp, r0, asr #32	; <UNPREDICTABLE>
   17938:	adcmi	r6, lr, #12160	; 0x2f80
   1793c:	bl	fe9cde04 <rpl_re_syntax_options@@Base+0xfe960324>
   17940:			; <UNDEFINED> instruction: 0xf1b80805
   17944:	stmdble	r8!, {r2, r8, r9, sl, fp}
   17948:	ldrne	pc, [r8], #2271	; 0x8df
   1794c:	strtmi	r2, [r8], -r5, lsl #4
   17950:			; <UNDEFINED> instruction: 0xf0164479
   17954:	stmdacs	r0, {r0, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   17958:	msrhi	CPSR_sx, r0, asr #32
   1795c:	svceq	0x0005f1b8
   17960:	cmnhi	r2, r0	; <UNPREDICTABLE>
   17964:	blcs	375f18 <rpl_re_syntax_options@@Base+0x308438>
   17968:	mrshi	pc, (UNDEF: 107)	; <UNPREDICTABLE>
   1796c:	vqdmulh.s<illegal width 8>	d2, d0, d8
   17970:			; <UNDEFINED> instruction: 0xf8df814b
   17974:	andcs	r1, r6, #116, 8	; 0x74000000
   17978:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1797c:	mrc2	0, 4, pc, cr4, cr6, {0}
   17980:	cmple	lr, r0, lsl #16
   17984:	svceq	0x0006f1b8
   17988:	msrhi	SPSR_sc, r0
   1798c:	blcs	376040 <rpl_re_syntax_options@@Base+0x308560>
   17990:	mrshi	pc, (UNDEF: 100)	; <UNPREDICTABLE>
   17994:	vqdmulh.s<illegal width 8>	d2, d0, d8
   17998:			; <UNDEFINED> instruction: 0xf1b88144
   1799c:	ldmdale	r0, {r0, r1, r8, r9, sl, fp}^
   179a0:	msrcc	SPSR_fxc, r4	; <illegal shifter operand>
   179a4:	blcs	30ca4 <ASN1_STRING_length@plt+0x2a43c>
   179a8:	rscshi	pc, r0, r0, asr #32
   179ac:	ldmdbeq	ip, {r0, r1, r2, r8, ip, sp, lr, pc}^
   179b0:	ldmdaeq	r4, {r0, r1, r2, r8, ip, sp, lr, pc}^
   179b4:	strbeq	pc, [r8], -r7, lsl #2	; <UNPREDICTABLE>
   179b8:			; <UNDEFINED> instruction: 0x232c2500
   179bc:	strbmi	r4, [r1], -sl, asr #12
   179c0:	strls	r4, [r0, #-1584]	; 0xfffff9d0
   179c4:	blx	ff3d59c8 <rpl_re_syntax_options@@Base+0xff367ee8>
   179c8:	eorsle	r2, r8, r0, lsl #16
   179cc:	bcs	32fbc <ASN1_STRING_length@plt+0x2c754>
   179d0:	ldclvs	0, cr13, [fp, #212]!	; 0xd4
   179d4:	eorsle	r2, r2, r0, lsl #22
   179d8:	msrne	SPSR_fxc, r4	; <illegal shifter operand>
   179dc:	rscle	r2, ip, r0, lsl #18
   179e0:			; <UNDEFINED> instruction: 0x46506e39
   179e4:	bne	ff2fc5ec <rpl_re_syntax_options@@Base+0xff28eb0c>
   179e8:	bne	fe2730d4 <rpl_re_syntax_options@@Base+0xfe2055f4>
   179ec:	cdp2	0, 8, cr15, cr12, cr6, {0}
   179f0:	ldrcs	lr, [r9, #-2019]	; 0xfffff81d
   179f4:			; <UNDEFINED> instruction: 0x461a697b
   179f8:	andsvc	r6, r3, fp, ror sl
   179fc:			; <UNDEFINED> instruction: 0x461a693b
   17a00:	andsvc	r6, r3, fp, lsr sl
   17a04:			; <UNDEFINED> instruction: 0x461a68fb
   17a08:			; <UNDEFINED> instruction: 0x70136abb
   17a0c:	blmi	ffc2a5f0 <rpl_re_syntax_options@@Base+0xffbbcb10>
   17a10:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17a14:	mrcvs	8, 3, r6, cr11, cr10, {0}
   17a18:			; <UNDEFINED> instruction: 0xf040405a
   17a1c:	strtmi	r8, [r8], -r7, lsl #3
   17a20:	ldrtmi	r3, [sp], ip, ror #14
   17a24:	blhi	152d20 <rpl_re_syntax_options@@Base+0xe5240>
   17a28:	svchi	0x00f0e8bd
   17a2c:			; <UNDEFINED> instruction: 0xf47f2a20
   17a30:	ldrtvs	sl, [fp], #3942	; 0xf66
   17a34:	blcs	8517a4 <rpl_re_syntax_options@@Base+0x7e3cc4>
   17a38:	svcge	0x0072f43f
   17a3c:	ldcvs	7, cr14, [fp], #428	; 0x1ac
   17a40:	stmibmi	fp!, {r2, r4, r6, r8, r9, sl, sp, lr, pc}^
   17a44:	strtmi	r2, [r8], -r4, lsl #4
   17a48:			; <UNDEFINED> instruction: 0xf0164479
   17a4c:	stmdacs	r0, {r0, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}
   17a50:			; <UNDEFINED> instruction: 0xf1b8d1a6
   17a54:	stmdbvc	fp!, {r2, r8, r9, sl, fp}
   17a58:	blcs	38ba70 <rpl_re_syntax_options@@Base+0x31df90>
   17a5c:	adcshi	pc, r5, r0, lsl #4
   17a60:	ldmible	sp, {r3, r8, r9, fp, sp}
   17a64:	vqdmulh.s<illegal width 8>	d2, d0, d13
   17a68:	blcs	237ccc <rpl_re_syntax_options@@Base+0x1ca1ec>
   17a6c:	addshi	pc, r6, r0, lsl #4
   17a70:	cmnle	fp, r0, lsl #22
   17a74:	andcc	lr, lr, #3522560	; 0x35c000
   17a78:			; <UNDEFINED> instruction: 0xf0404313
   17a7c:	ldmibvs	r8!, {r0, r1, r2, r4, r8, pc}^
   17a80:	blx	ff1d3abc <rpl_re_syntax_options@@Base+0xff165fdc>
   17a84:	andcs	r4, r4, r6, lsl #12
   17a88:			; <UNDEFINED> instruction: 0xff4af01c
   17a8c:			; <UNDEFINED> instruction: 0x46042319
   17a90:	ldrtvs	r6, [sp], #3
   17a94:	andcs	r4, r5, #3522560	; 0x35c000
   17a98:	ldrbtmi	r2, [r9], #-0
   17a9c:	b	ff355a5c <rpl_re_syntax_options@@Base+0xff2e7f7c>
   17aa0:			; <UNDEFINED> instruction: 0x46016cba
   17aa4:			; <UNDEFINED> instruction: 0xf0062001
   17aa8:	ldcvs	13, cr15, [r8], #756	; 0x2f4
   17aac:			; <UNDEFINED> instruction: 0xf1a37803
   17ab0:	bcs	65843c <rpl_re_syntax_options@@Base+0x5ea95c>
   17ab4:	blcc	84791c <rpl_re_syntax_options@@Base+0x7d9e3c>
   17ab8:			; <UNDEFINED> instruction: 0xf0002b44
   17abc:	blcs	13b7f6c <rpl_re_syntax_options@@Base+0x134a48c>
   17ac0:	rschi	pc, r5, r0, asr #32
   17ac4:	strmi	r4, [r1], -ip, asr #23
   17ac8:			; <UNDEFINED> instruction: 0xf103447b
   17acc:			; <UNDEFINED> instruction: 0x46280510
   17ad0:			; <UNDEFINED> instruction: 0xf8a8f016
   17ad4:			; <UNDEFINED> instruction: 0xf0002800
   17ad8:	ldmib	r7, {r2, r4, r5, r6, r7, pc}^
   17adc:			; <UNDEFINED> instruction: 0xf1072101
   17ae0:	strtmi	r0, [r8], -r7, asr #6
   17ae4:			; <UNDEFINED> instruction: 0xf93ef016
   17ae8:	stmdavs	r5!, {r7, r9, sl, lr}
   17aec:			; <UNDEFINED> instruction: 0xf7ee4620
   17af0:			; <UNDEFINED> instruction: 0x4630ea70
   17af4:	b	1b55ab4 <rpl_re_syntax_options@@Base+0x1ae7fd4>
   17af8:			; <UNDEFINED> instruction: 0xf0402d19
   17afc:			; <UNDEFINED> instruction: 0xf1b880c4
   17b00:	andle	r0, r6, r0, lsl #30
   17b04:			; <UNDEFINED> instruction: 0x464249bd
   17b08:	movwcs	r6, #10296	; 0x2838
   17b0c:			; <UNDEFINED> instruction: 0xf7fe4479
   17b10:	ldcvs	15, cr15, [ip], #276	; 0x114
   17b14:	ldmibmi	sl!, {r2, r9, sp}
   17b18:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   17b1c:	stc2l	0, cr15, [r4, #88]	; 0x58
   17b20:			; <UNDEFINED> instruction: 0xf0402800
   17b24:	stmdbvc	r3!, {r3, r8, pc}
   17b28:	vqdmulh.s<illegal width 8>	d2, d0, d13
   17b2c:	blcs	237f38 <rpl_re_syntax_options@@Base+0x1ca458>
   17b30:	blcs	4db40 <_IO_stdin_used@@Base+0xf300>
   17b34:	rscshi	pc, pc, r0, asr #32
   17b38:	rsbsvs	r6, fp, #765952	; 0xbb000
   17b3c:	movwcs	r6, #6586	; 0x19ba
   17b40:	andsvc	r2, r3, r9, lsl r5
   17b44:	umaalcc	pc, r7, r7, r8	; <UNPREDICTABLE>
   17b48:			; <UNDEFINED> instruction: 0xe75362bb
   17b4c:	blcs	32a40 <ASN1_STRING_length@plt+0x2c1d8>
   17b50:	blvs	fff0bc50 <rpl_re_syntax_options@@Base+0xffe9e170>
   17b54:			; <UNDEFINED> instruction: 0xf47f2b00
   17b58:	stmibmi	sl!, {r0, r1, r5, r8, r9, sl, fp, sp, pc}
   17b5c:	strtmi	r2, [r8], -r5, lsl #4
   17b60:			; <UNDEFINED> instruction: 0xf0164479
   17b64:	stmdacs	r0, {r0, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   17b68:	svcge	0x001af47f
   17b6c:	blcs	376120 <rpl_re_syntax_options@@Base+0x308640>
   17b70:	blcs	24dd08 <rpl_re_syntax_options@@Base+0x1e0228>
   17b74:	blvs	ffecdd54 <rpl_re_syntax_options@@Base+0xffe60274>
   17b78:	blcs	30e78 <ASN1_STRING_length@plt+0x2a610>
   17b7c:	strtmi	fp, [sl], -r8, lsl #30
   17b80:	msrcc	SPSR_fxc, r4	; <illegal shifter operand>
   17b84:	blcs	30b74 <ASN1_STRING_length@plt+0x2a30c>
   17b88:	svcge	0x0010f43f
   17b8c:			; <UNDEFINED> instruction: 0x4631489e
   17b90:			; <UNDEFINED> instruction: 0xf0064478
   17b94:			; <UNDEFINED> instruction: 0xe709fdb9
   17b98:	bicsle	r2, r7, r0, lsr #22
   17b9c:	andcc	r6, r1, #124928	; 0x1e800
   17ba0:			; <UNDEFINED> instruction: 0xf43f2d00
   17ba4:			; <UNDEFINED> instruction: 0xe765ae7d
   17ba8:	svceq	0x0005f1b8
   17bac:	mcrge	4, 7, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
   17bb0:	andcs	r4, r4, #2457600	; 0x258000
   17bb4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   17bb8:	ldc2l	0, cr15, [r6, #-88]!	; 0xffffffa8
   17bbc:			; <UNDEFINED> instruction: 0xf47f2800
   17bc0:	stmdbvc	fp!, {r0, r1, r2, r3, r5, r6, r7, r9, sl, fp, sp, pc}
   17bc4:			; <UNDEFINED> instruction: 0xf67f2b0d
   17bc8:	blcs	8438fc <rpl_re_syntax_options@@Base+0x7d5e1c>
   17bcc:	strbt	sp, [r7], r6, ror #1
   17bd0:	andcs	r4, r6, #2342912	; 0x23c000
   17bd4:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   17bd8:	stc2l	0, cr15, [r6, #-88]!	; 0xffffffa8
   17bdc:			; <UNDEFINED> instruction: 0xd1b82800
   17be0:	blcs	376294 <rpl_re_syntax_options@@Base+0x3087b4>
   17be4:	blcs	24dc88 <rpl_re_syntax_options@@Base+0x1e01a8>
   17be8:	blcs	4dbf4 <_IO_stdin_used@@Base+0xf3b4>
   17bec:			; <UNDEFINED> instruction: 0x63bdd1b1
   17bf0:	blne	1291750 <rpl_re_syntax_options@@Base+0x1223c70>
   17bf4:	cfmsub32	mvax1, mvfx4, mvfx9, mvfx10
   17bf8:			; <UNDEFINED> instruction: 0xf0060a10
   17bfc:	ldclvs	13, cr15, [sp, #-532]!	; 0xfffffdec
   17c00:	blcs	851670 <rpl_re_syntax_options@@Base+0x7e3b90>
   17c04:	mrcge	4, 5, APSR_nzcv, cr5, cr15, {3}
   17c08:	andcs	r4, r4, #2129920	; 0x208000
   17c0c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   17c10:	stc2l	0, cr15, [sl, #-88]	; 0xffffffa8
   17c14:	orrsle	r2, r9, r0, lsl #16
   17c18:	str	r7, [r3, -fp, lsr #18]!
   17c1c:			; <UNDEFINED> instruction: 0xf47f2b20
   17c20:	ldmdbmi	sp!, {r2, r3, r4, r5, r7, r9, sl, fp, sp, pc}^
   17c24:	strtmi	r2, [r8], -r4, lsl #4
   17c28:			; <UNDEFINED> instruction: 0xf0164479
   17c2c:			; <UNDEFINED> instruction: 0xe7f1fd3d
   17c30:	andcc	r6, r1, #124928	; 0x1e800
   17c34:	blcs	85150c <rpl_re_syntax_options@@Base+0x7e3a2c>
   17c38:			; <UNDEFINED> instruction: 0xe78ad0d9
   17c3c:	blcs	832c2c <rpl_re_syntax_options@@Base+0x7c514c>
   17c40:	strtmi	fp, [sl], -r8, lsl #30
   17c44:			; <UNDEFINED> instruction: 0xe6ab63fa
   17c48:	andcs	r4, r4, #116, 18	; 0x1d0000
   17c4c:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   17c50:	stc2	0, cr15, [sl, #-88]!	; 0xffffffa8
   17c54:	ldmdbmi	r2!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   17c58:	strtmi	r2, [r8], -r4, lsl #4
   17c5c:			; <UNDEFINED> instruction: 0xf0164479
   17c60:	ldrb	pc, [r7, r3, lsr #26]	; <UNPREDICTABLE>
   17c64:			; <UNDEFINED> instruction: 0xe69b63fd
   17c68:	blvs	fee72c58 <rpl_re_syntax_options@@Base+0xfee05178>
   17c6c:			; <UNDEFINED> instruction: 0xf382fab2
   17c70:	andeq	lr, r2, r1, asr sl
   17c74:	cmpne	r3, #323584	; 0x4f000
   17c78:	bvs	ecbcb4 <rpl_re_syntax_options@@Base+0xe5e1d4>
   17c7c:	andeq	pc, r1, #130	; 0x82
   17c80:			; <UNDEFINED> instruction: 0xd12b4313
   17c84:			; <UNDEFINED> instruction: 0xf8972519
   17c88:	adcsvs	r3, fp, #71	; 0x47
   17c8c:	blcs	10d175c <rpl_re_syntax_options@@Base+0x1063c7c>
   17c90:			; <UNDEFINED> instruction: 0xf7edd036
   17c94:	stmdbmi	r3!, {r1, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
   17c98:	ldrcs	r2, [r9, #-517]	; 0xfffffdfb
   17c9c:			; <UNDEFINED> instruction: 0xf7ee4479
   17ca0:	strmi	lr, [r1], -ip, asr #19
   17ca4:			; <UNDEFINED> instruction: 0xf0062001
   17ca8:	strb	pc, [ip, r9, ror #23]!	; <UNPREDICTABLE>
   17cac:	blvs	ffeb25a0 <rpl_re_syntax_options@@Base+0xffe44ac0>
   17cb0:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   17cb4:	svclt	0x00082a00
   17cb8:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   17cbc:	rscle	r2, r1, r0, lsl #22
   17cc0:	stmdavs	r5!, {r0, r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}
   17cc4:	movwcs	r4, #5664	; 0x1620
   17cc8:	subcc	pc, r7, r7, lsl #17
   17ccc:	stmib	r0, {r1, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   17cd0:			; <UNDEFINED> instruction: 0xf7ee4630
   17cd4:	vldrcs.16	s28, [r9, #-252]	; 0xffffff04	; <UNPREDICTABLE>
   17cd8:			; <UNDEFINED> instruction: 0xe71ad1d5
   17cdc:			; <UNDEFINED> instruction: 0xf00d69f8
   17ce0:			; <UNDEFINED> instruction: 0x4606f997
   17ce4:			; <UNDEFINED> instruction: 0xf01c2004
   17ce8:	blvs	fef1755c <rpl_re_syntax_options@@Base+0xfeea9a7c>
   17cec:			; <UNDEFINED> instruction: 0x461a6bf9
   17cf0:	svclt	0x00082b00
   17cf4:	tstcs	r9, #10485760	; 0xa00000
   17cf8:			; <UNDEFINED> instruction: 0x460464ba
   17cfc:	strb	r6, [r9], r3
   17d00:	ldrdne	lr, [r1], -r7
   17d04:			; <UNDEFINED> instruction: 0xf8872301
   17d08:			; <UNDEFINED> instruction: 0xf7fe3047
   17d0c:	strmi	pc, [r0], r3, lsl #22
   17d10:	ldmdavs	fp!, {r0, r1, r3, r5, r6, r7, r9, sl, sp, lr, pc}
   17d14:	strls	r2, [r1], #-1281	; 0xfffffaff
   17d18:	ldmdavs	sl!, {r9, sl, ip, pc}^
   17d1c:	ldmdavs	fp, {r0, r3, r4, r5, r7, fp, sp, lr}
   17d20:	subpl	pc, r7, r7, lsl #17
   17d24:	blx	d5d28 <rpl_re_syntax_options@@Base+0x68248>
   17d28:	ldrb	r4, [lr], r0, lsl #13
   17d2c:	bl	1fd5cec <rpl_re_syntax_options@@Base+0x1f6820c>
   17d30:			; <UNDEFINED> instruction: 0xf43f2b20
   17d34:	ldmibvs	fp!, {r0, r8, r9, sl, fp, sp, pc}^
   17d38:	blcs	327ac <ASN1_STRING_length@plt+0x2bf44>
   17d3c:	mrcge	4, 7, APSR_nzcv, cr14, cr15, {3}
   17d40:	andcs	r4, r5, #933888	; 0xe4000
   17d44:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   17d48:	stc2	0, cr15, [lr], #88	; 0x58
   17d4c:			; <UNDEFINED> instruction: 0xf47f2800
   17d50:	stmdbvc	r3!, {r0, r2, r4, r5, r6, r7, r9, sl, fp, sp, pc}^
   17d54:	stmdale	lr!, {r0, r2, r3, r8, r9, fp, sp}
   17d58:	stmdale	r2, {r3, r8, r9, fp, sp}
   17d5c:			; <UNDEFINED> instruction: 0xf47f2b00
   17d60:	ldcmi	14, cr10, [r2, #-948]!	; 0xfffffc4c
   17d64:	ldrbtmi	r6, [sp], #-2555	; 0xfffff605
   17d68:	blvs	1af1fe0 <rpl_re_syntax_options@@Base+0x1a84500>
   17d6c:	ldcmi	3, cr11, [r0, #-204]!	; 0xffffff34
   17d70:	ldrbtmi	r4, [sp], #-1569	; 0xfffff9df
   17d74:			; <UNDEFINED> instruction: 0xf7fb6b68
   17d78:	strmi	pc, [r6], -r7, ror #17
   17d7c:			; <UNDEFINED> instruction: 0xf47f2800
   17d80:			; <UNDEFINED> instruction: 0x4620aedd
   17d84:			; <UNDEFINED> instruction: 0xf01c6b6d
   17d88:			; <UNDEFINED> instruction: 0x4632fe97
   17d8c:	strtmi	r4, [r8], -r1, lsl #12
   17d90:			; <UNDEFINED> instruction: 0xf908f7fb
   17d94:			; <UNDEFINED> instruction: 0xf85b4b12
   17d98:			; <UNDEFINED> instruction: 0xf8933003
   17d9c:	blcs	24350 <ASN1_STRING_length@plt+0x1dae8>
   17da0:	mcrge	4, 6, pc, cr12, cr15, {1}	; <UNPREDICTABLE>
   17da4:			; <UNDEFINED> instruction: 0xf01c4620
   17da8:			; <UNDEFINED> instruction: 0x4601fcfd
   17dac:	ldrbtmi	r4, [r8], #-2081	; 0xfffff7df
   17db0:	stc2	0, cr15, [sl], #24
   17db4:	blcs	8518c4 <rpl_re_syntax_options@@Base+0x7e3de4>
   17db8:	ssat	sp, #32, r3, asr #1
   17dbc:			; <UNDEFINED> instruction: 0xf7fb2001
   17dc0:	msrvs	SPSR_f, #643072	; 0x9d000
   17dc4:	svclt	0x0000e7d3
   17dc8:	andeq	lr, r4, r6, ror #5
   17dcc:	andeq	lr, r4, r8, asr #5
   17dd0:	andeq	r0, r0, ip, asr #9
   17dd4:	andeq	r2, r3, sl, lsr #13
   17dd8:			; <UNDEFINED> instruction: 0x000326bc
   17ddc:	andeq	r2, r3, lr, asr #12
   17de0:			; <UNDEFINED> instruction: 0x000004b4
   17de4:			; <UNDEFINED> instruction: 0x000325b4
   17de8:	muleq	r3, sl, r5
   17dec:	ldrdeq	lr, [r4], -r0
   17df0:	andeq	r2, r3, r4, asr #9
   17df4:	andeq	r2, r3, r6, ror #9
   17df8:	andeq	r0, r5, r8, lsr #19
   17dfc:	muleq	r3, r4, r4
   17e00:	strdeq	r2, [r3], -r2	; <UNPREDICTABLE>
   17e04:	andeq	r2, r3, r4, lsr #7
   17e08:	andeq	r2, r3, ip, lsl #7
   17e0c:	andeq	r2, r3, r6, asr r3
   17e10:	andeq	r2, r3, lr, lsr r3
   17e14:	strdeq	r2, [r3], -lr
   17e18:	andeq	r2, r3, r4, ror #5
   17e1c:			; <UNDEFINED> instruction: 0x000322be
   17e20:			; <UNDEFINED> instruction: 0x000322b0
   17e24:	andeq	r2, r3, r4, asr #5
   17e28:			; <UNDEFINED> instruction: 0x000321be
   17e2c:	andeq	r0, r5, sl, lsl #14
   17e30:	strdeq	r0, [r5], -lr
   17e34:	andeq	r2, r3, r2, lsl #4
   17e38:	tstcs	r0, r9, lsr sl
   17e3c:	ldrbtmi	r4, [sl], #-2873	; 0xfffff4c7
   17e40:	mvnsmi	lr, sp, lsr #18
   17e44:	ldmpl	r3, {r1, r2, r9, sl, lr}^
   17e48:	andcs	fp, r2, ip, asr #1
   17e4c:	ldmdavs	fp, {r0, r1, r3, r8, r9, sl, fp, sp, pc}
   17e50:			; <UNDEFINED> instruction: 0xf04f934b
   17e54:			; <UNDEFINED> instruction: 0xf7ee0300
   17e58:			; <UNDEFINED> instruction: 0xb128e99c
   17e5c:			; <UNDEFINED> instruction: 0xf7ee4604
   17e60:	mcrrne	9, 7, lr, r2, cr2	; <UNPREDICTABLE>
   17e64:	ldmdble	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r9, fp, sp}^
   17e68:	eorsvc	r2, fp, r0, lsl #6
   17e6c:	andcs	r4, r2, lr, lsr #18
   17e70:	strbtmi	r4, [r8], lr, lsr #26
   17e74:			; <UNDEFINED> instruction: 0xf7ee4479
   17e78:	ldrbtmi	lr, [sp], #-2444	; 0xfffff674
   17e7c:	strteq	pc, [r8], #-261	; 0xfffffefb
   17e80:	eorcs	r3, ip, #56, 10	; 0xe000000
   17e84:	strbmi	r2, [r0], -r0, lsl #2
   17e88:	svc	0x00eaf7ed
   17e8c:	blne	155fe4 <rpl_re_syntax_options@@Base+0xe8504>
   17e90:	ldrtmi	r4, [r0], -r2, asr #12
   17e94:	svc	0x006af7ed
   17e98:			; <UNDEFINED> instruction: 0x4603b330
   17e9c:			; <UNDEFINED> instruction: 0x4619781a
   17ea0:	bcs	364aac <rpl_re_syntax_options@@Base+0x2f6fcc>
   17ea4:	bcs	24defc <rpl_re_syntax_options@@Base+0x1e041c>
   17ea8:	stmiblt	sl!, {r3, r4, r5, r6, r7, fp, ip, lr, pc}
   17eac:			; <UNDEFINED> instruction: 0xf7ee4640
   17eb0:	ldmdavc	fp!, {r1, r2, r5, sl, fp, sp, lr, pc}
   17eb4:	ldmiblt	r3!, {r2, r9, sl, lr}^
   17eb8:	blmi	6aa734 <rpl_re_syntax_options@@Base+0x63cc54>
   17ebc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   17ec0:	blls	12f1f30 <rpl_re_syntax_options@@Base+0x1284450>
   17ec4:	qsuble	r4, sl, r9
   17ec8:	sublt	r4, ip, r0, lsr #12
   17ecc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   17ed0:	rscle	r2, r3, r0, lsr #20
   17ed4:	andsle	r2, r3, r7, asr #20
   17ed8:			; <UNDEFINED> instruction: 0xf0123a2b
   17edc:	strdle	r0, [r3, -sp]
   17ee0:	blcc	c36014 <rpl_re_syntax_options@@Base+0xbc8534>
   17ee4:	stmible	r1!, {r0, r3, r8, r9, fp, sp}^
   17ee8:	bicle	r4, sl, r5, lsr #5
   17eec:			; <UNDEFINED> instruction: 0xf04f783b
   17ef0:	blcs	252f4 <ASN1_STRING_length@plt+0x1ea8c>
   17ef4:	ldrtmi	sp, [r9], -r0, ror #1
   17ef8:			; <UNDEFINED> instruction: 0xf7ee2002
   17efc:	ldrb	lr, [fp, sl, asr #18]
   17f00:	blcs	1376034 <rpl_re_syntax_options@@Base+0x1308554>
   17f04:	stmvc	fp, {r4, r5, r6, r7, r8, ip, lr, pc}
   17f08:	mvnle	r2, r4, asr fp
   17f0c:	strtmi	lr, [r1], -lr, asr #15
   17f10:	orrvc	pc, r0, #1325400064	; 0x4f000000
   17f14:			; <UNDEFINED> instruction: 0xf7ee4638
   17f18:	str	lr, [r7, lr, lsr #17]!
   17f1c:	b	fe1d5edc <rpl_re_syntax_options@@Base+0xfe1683fc>
   17f20:	andeq	sp, r4, r2, lsr #25
   17f24:	andeq	r0, r0, ip, asr #9
   17f28:			; <UNDEFINED> instruction: 0x000334b8
   17f2c:	strdeq	ip, [r4], -r6
   17f30:	andeq	sp, r4, r4, lsr #24
   17f34:	svcmi	0x00f0e92d
   17f38:	blhi	2533f4 <rpl_re_syntax_options@@Base+0x1e5914>
   17f3c:	bge	16562c0 <rpl_re_syntax_options@@Base+0x15e87e0>
   17f40:	b	16562c4 <rpl_re_syntax_options@@Base+0x15e87e4>
   17f44:			; <UNDEFINED> instruction: 0xf8df44fa
   17f48:			; <UNDEFINED> instruction: 0xf5ad6a58
   17f4c:	svcge	0x000c7d5d
   17f50:			; <UNDEFINED> instruction: 0xf107447e
   17f54:			; <UNDEFINED> instruction: 0xf10704ac
   17f58:			; <UNDEFINED> instruction: 0xf8c70ca8
   17f5c:			; <UNDEFINED> instruction: 0xf1074094
   17f60:	ldrbtvs	r0, [lr], #-2232	; 0xfffff748
   17f64:			; <UNDEFINED> instruction: 0xf8c74625
   17f68:			; <UNDEFINED> instruction: 0xf107c048
   17f6c:	ldrvs	r0, [ip, -r9, lsr #9]!
   17f70:	strteq	pc, [sl], #263	; 0x107
   17f74:	strcs	r6, [r0], #-1788	; 0xfffff904
   17f78:	and	pc, lr, sl, asr r8	; <UNPREDICTABLE>
   17f7c:	ldmibeq	ip!, {r0, r1, r2, r8, ip, sp, lr, pc}
   17f80:	blt	856304 <rpl_re_syntax_options@@Base+0x7e8824>
   17f84:	ldrd	pc, [r0], -lr
   17f88:	teq	ip, #13041664	; 0xc70000	; <UNPREDICTABLE>
   17f8c:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   17f90:	svcvs	0x003d602c
   17f94:	addcc	pc, r4, r7, asr #17
   17f98:	adcmi	pc, r8, r7, lsl #17
   17f9c:	cdpvs	0, 15, cr7, cr13, cr12, {1}
   17fa0:	andmi	pc, r0, r8, asr #17
   17fa4:	andmi	pc, r0, r9, asr #17
   17fa8:			; <UNDEFINED> instruction: 0xf8c7702c
   17fac:			; <UNDEFINED> instruction: 0xf85600a4
   17fb0:	cmnvs	r9, #11
   17fb4:			; <UNDEFINED> instruction: 0xf8c76819
   17fb8:			; <UNDEFINED> instruction: 0xf0012090
   17fbc:	ldrtvs	r0, [sl], #-516	; 0xfffffdfc
   17fc0:			; <UNDEFINED> instruction: 0x2098f8da
   17fc4:	smlalscc	pc, r0, sl, r8	; <UNPREDICTABLE>
   17fc8:			; <UNDEFINED> instruction: 0x67ba63b9
   17fcc:	orrcs	pc, r8, #14090240	; 0xd70000
   17fd0:	adccs	pc, r0, r7, asr #17
   17fd4:	orrcs	pc, ip, #14090240	; 0xd70000
   17fd8:	blcs	30cc8 <ASN1_STRING_length@plt+0x2a460>
   17fdc:			; <UNDEFINED> instruction: 0x81bff000
   17fe0:	mulscc	r5, sl, r8
   17fe4:			; <UNDEFINED> instruction: 0xf8d767fb
   17fe8:	ldmdavs	sp, {r2, r5, r7, ip, sp}^
   17fec:			; <UNDEFINED> instruction: 0xf0002d01
   17ff0:			; <UNDEFINED> instruction: 0xf8d781be
   17ff4:	strcs	r5, [r0], #-144	; 0xffffff70
   17ff8:	movwcs	r2, #512	; 0x200
   17ffc:	stmib	r5, {r3, r5, r6, r9, fp, sp, lr}^
   18000:			; <UNDEFINED> instruction: 0xf04f2300
   18004:			; <UNDEFINED> instruction: 0xf04f32ff
   18008:	eorvs	r3, ip, #-67108861	; 0xfc000003
   1800c:	movwcs	lr, #10693	; 0x29c5
   18010:	mvnscc	pc, #79	; 0x4f
   18014:	strcc	lr, [r6], #-2501	; 0xfffff63b
   18018:	svc	0x00daf7ed
   1801c:	ldrdcc	pc, [r4], r7
   18020:	strtvs	r6, [ip], ip, ror #12
   18024:	stmib	r5, {r0, r1, r3, r4, fp, sp, lr}^
   18028:	ldrbeq	r4, [r8, -r9, lsl #8]
   1802c:			; <UNDEFINED> instruction: 0xf100632c
   18030:			; <UNDEFINED> instruction: 0xf8da81b7
   18034:	stfcss	f4, [r0], {244}	; 0xf4
   18038:	ldrhi	pc, [sp, -r0]
   1803c:	ldrdcc	pc, [r0], r7	; <UNPREDICTABLE>
   18040:			; <UNDEFINED> instruction: 0xf0002b00
   18044:			; <UNDEFINED> instruction: 0xf8d781b5
   18048:	ldmdavs	r3, {r2, r5, r7, sp}^
   1804c:			; <UNDEFINED> instruction: 0xf0002b01
   18050:	ldmdavs	r0, {r0, r1, r2, r3, r5, r7, r8, pc}
   18054:	ldc2	0, cr15, [r0, #-112]!	; 0xffffff90
   18058:	tstcs	r4, r6, lsl #12
   1805c:			; <UNDEFINED> instruction: 0xf01c2001
   18060:	movwcs	pc, #36105	; 0x8d09	; <UNPREDICTABLE>
   18064:	rsbcs	r4, r0, r5, lsl #12
   18068:			; <UNDEFINED> instruction: 0xf01c612b
   1806c:			; <UNDEFINED> instruction: 0xf8d7fc59
   18070:	stmib	r5, {r4, r7, ip, sp}^
   18074:			; <UNDEFINED> instruction: 0xf8c74600
   18078:	ldcvs	0, cr5, [sl], {204}	; 0xcc
   1807c:	biceq	pc, ip, #-1073741823	; 0xc0000001
   18080:	addscc	pc, r8, r7, asr #17
   18084:	teqlt	r2, r8, lsr #1
   18088:	ldmdbne	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1808c:	movwcs	r4, #1576	; 0x628
   18090:			; <UNDEFINED> instruction: 0xf7fe4479
   18094:			; <UNDEFINED> instruction: 0xf8d7fc83
   18098:	ldmdavs	fp, {r2, r7, ip, sp}
   1809c:			; <UNDEFINED> instruction: 0xf1000719
   180a0:			; <UNDEFINED> instruction: 0x061a8578
   180a4:	strhi	pc, [sp, #-256]!	; 0xffffff00
   180a8:			; <UNDEFINED> instruction: 0x3090f8d7
   180ac:	ldrdeq	lr, [r4, -r3]
   180b0:			; <UNDEFINED> instruction: 0x3098f8d7
   180b4:	b	143212c <rpl_re_syntax_options@@Base+0x13c464c>
   180b8:			; <UNDEFINED> instruction: 0xf0400301
   180bc:			; <UNDEFINED> instruction: 0xf8da84ec
   180c0:	bcs	20698 <ASN1_STRING_length@plt+0x19e30>
   180c4:	strhi	pc, [r0, #-0]
   180c8:	blcs	3611c <ASN1_STRING_length@plt+0x2f8b4>
   180cc:	strhi	pc, [r4, #64]!	; 0x40
   180d0:	ldmcs	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   180d4:			; <UNDEFINED> instruction: 0xf8df2300
   180d8:			; <UNDEFINED> instruction: 0x462018d8
   180dc:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   180e0:	mrrc2	7, 15, pc, ip, cr14	; <UNPREDICTABLE>
   180e4:	eorcc	pc, r4, #14286848	; 0xda0000
   180e8:			; <UNDEFINED> instruction: 0xf04f2b02
   180ec:			; <UNDEFINED> instruction: 0xf0000300
   180f0:			; <UNDEFINED> instruction: 0xf8d784af
   180f4:			; <UNDEFINED> instruction: 0xf8df0098
   180f8:			; <UNDEFINED> instruction: 0xf8df28bc
   180fc:	stmdavs	r0, {r2, r3, r4, r5, r7, fp, ip}
   18100:	ldrbtmi	r4, [r9], #-1146	; 0xfffffb86
   18104:	mcrr2	7, 15, pc, sl, cr14	; <UNPREDICTABLE>
   18108:	ldrdcc	pc, [r4], r7	; <UNPREDICTABLE>
   1810c:			; <UNDEFINED> instruction: 0x460d6a99
   18110:			; <UNDEFINED> instruction: 0xf0002900
   18114:			; <UNDEFINED> instruction: 0xf10784af
   18118:			; <UNDEFINED> instruction: 0xf8c703b0
   1811c:	ldrvs	r1, [fp, #-176]!	; 0xffffff50
   18120:	ldrdcc	pc, [r4], r7	; <UNPREDICTABLE>
   18124:	blcs	32c98 <ASN1_STRING_length@plt+0x2c430>
   18128:	mrshi	pc, (UNDEF: 72)	; <UNPREDICTABLE>
   1812c:	smlalcs	pc, r0, sl, r8	; <UNPREDICTABLE>
   18130:	adcseq	pc, r4, r7, lsl #2
   18134:	adcscc	pc, r4, r7, asr #17
   18138:	bcs	31c20 <ASN1_STRING_length@plt+0x2b3b8>
   1813c:	msrhi	SPSR_s, r0
   18140:	ldmdavs	lr, {r0, r1, r3, r4, r5, r7, r9, sl, fp, sp, lr}
   18144:			; <UNDEFINED> instruction: 0xf0002e00
   18148:			; <UNDEFINED> instruction: 0xf89a8154
   1814c:	stmdbcs	r0, {r0, r2, r4, r9, ip, sp}
   18150:	ldrthi	pc, [r2], r0	; <UNPREDICTABLE>
   18154:			; <UNDEFINED> instruction: 0xf0402b00
   18158:			; <UNDEFINED> instruction: 0xf8d7856b
   1815c:	stmdavs	r8!, {r2, r5, r7, ip, lr}^
   18160:			; <UNDEFINED> instruction: 0xf00c68ec
   18164:	stmiavs	lr!, {r0, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   18168:			; <UNDEFINED> instruction: 0xf8c7213a
   1816c:	strmi	r5, [r5], -r4, lsr #1
   18170:			; <UNDEFINED> instruction: 0xf7ed4630
   18174:	blne	1953a44 <rpl_re_syntax_options@@Base+0x18e5f64>
   18178:	stmdacc	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1817c:	svclt	0x00184631
   18180:			; <UNDEFINED> instruction: 0xf8d72401
   18184:	rsbeq	r5, r4, r4, lsr #1
   18188:	stmiavs	sl!, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1818c:			; <UNDEFINED> instruction: 0x5098f8d7
   18190:	stmdacs	r0, {r1, r2, r3, r5, fp, sp, lr}
   18194:	strcc	fp, [r1], #-3864	; 0xfffff0e8
   18198:	streq	lr, [r4], #2819	; 0xb03
   1819c:	ldrdeq	pc, [r4], r4
   181a0:			; <UNDEFINED> instruction: 0xf8c0f010
   181a4:	teqlt	r0, r2, lsl #12
   181a8:	ldmdane	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   181ac:	movwcs	r4, #9776	; 0x2630
   181b0:			; <UNDEFINED> instruction: 0xf7fe4479
   181b4:			; <UNDEFINED> instruction: 0xf8d7fbf3
   181b8:	ldmdavs	r8, {r3, r4, r7, ip, sp}
   181bc:	blcs	341b0 <ASN1_STRING_length@plt+0x2d948>
   181c0:	eorhi	pc, r0, #0
   181c4:	ubfxcs	pc, pc, #17, #29
   181c8:			; <UNDEFINED> instruction: 0xf8df2300
   181cc:	ldrbtmi	r1, [sl], #-2044	; 0xfffff804
   181d0:			; <UNDEFINED> instruction: 0xf7fe4479
   181d4:			; <UNDEFINED> instruction: 0xf8dafbe3
   181d8:	stfcss	f4, [r0], {244}	; 0xf4
   181dc:	eorshi	pc, r0, #0
   181e0:	ldrsbcc	pc, [r8, #138]!	; 0x8a	; <UNPREDICTABLE>
   181e4:			; <UNDEFINED> instruction: 0xf0002b00
   181e8:			; <UNDEFINED> instruction: 0xf8d784f0
   181ec:	movwcs	r0, #152	; 0x98
   181f0:			; <UNDEFINED> instruction: 0x27d8f8df
   181f4:			; <UNDEFINED> instruction: 0x17d8f8df
   181f8:	ldrbtmi	r6, [sl], #-2048	; 0xfffff800
   181fc:			; <UNDEFINED> instruction: 0xf7fe4479
   18200:			; <UNDEFINED> instruction: 0xf8dafbcd
   18204:	stfcss	f5, [r0, #-992]	; 0xfffffc20
   18208:	strbhi	pc, [r1, -r0]	; <UNPREDICTABLE>
   1820c:	strcs	r4, [r0], #-1576	; 0xfffff9d8
   18210:	svc	0x0098f7ed
   18214:	stmib	r7, {r0, r1, r9, sl, lr}^
   18218:			; <UNDEFINED> instruction: 0xf8d73422
   1821c:	ldmib	r7, {r3, r4, r7, ip, sp}^
   18220:	ldmdavs	ip, {r1, r5, r8}
   18224:			; <UNDEFINED> instruction: 0xf88af013
   18228:	mcrr2	0, 1, pc, r6, cr12	; <UNPREDICTABLE>
   1822c:	teqlt	r0, r2, lsl #12
   18230:	sbfxne	pc, pc, #17, #1
   18234:	movwcs	r4, #9760	; 0x2620
   18238:			; <UNDEFINED> instruction: 0xf7fe4479
   1823c:			; <UNDEFINED> instruction: 0xf8d7fbaf
   18240:	ldmdavs	sp, {r3, r4, r7, ip, sp}
   18244:			; <UNDEFINED> instruction: 0x3094f8d7
   18248:	stccs	0, cr6, [r0, #-116]	; 0xffffff8c
   1824c:	ldrbhi	pc, [r9]	; <UNPREDICTABLE>
   18250:			; <UNDEFINED> instruction: 0x0784f8df
   18254:	blhi	53d58 <quoting_style_vals@@Base+0xb54>
   18258:			; <UNDEFINED> instruction: 0x2780f8df
   1825c:	ldrbtmi	r2, [r8], #-256	; 0xffffff00
   18260:			; <UNDEFINED> instruction: 0xf8df64f8
   18264:	ldrbtmi	r0, [sl], #-1916	; 0xfffff884
   18268:			; <UNDEFINED> instruction: 0x3778f8df
   1826c:	blcc	143b0 <ASN1_STRING_length@plt+0xdb48>
   18270:	mvnsvs	r4, #120, 8	; 0x78000000
   18274:			; <UNDEFINED> instruction: 0x6639447b
   18278:	beq	453aa4 <rpl_re_syntax_options@@Base+0x3e5fc4>
   1827c:	ldrdeq	pc, [r0], r7	; <UNPREDICTABLE>
   18280:	addne	pc, r0, r7, asr #17
   18284:	svclt	0x00084288
   18288:			; <UNDEFINED> instruction: 0xf8d7461a
   1828c:	stmib	r7, {r2, r5, r7, ip, sp}^
   18290:	vmov.32	d9[0], fp
   18294:			; <UNDEFINED> instruction: 0x677b2a90
   18298:			; <UNDEFINED> instruction: 0x31dcf89a
   1829c:			; <UNDEFINED> instruction: 0xf0402b00
   182a0:			; <UNDEFINED> instruction: 0xf8da8201
   182a4:	blcs	2465c <ASN1_STRING_length@plt+0x1ddf4>
   182a8:	orrshi	pc, r6, r0, asr #32
   182ac:	ldrdcc	pc, [r0], r7	; <UNPREDICTABLE>
   182b0:			; <UNDEFINED> instruction: 0xf0002b00
   182b4:			; <UNDEFINED> instruction: 0xf8da80b5
   182b8:	stmdacs	r0, {r2, r4, r8}
   182bc:	mvnhi	pc, r0
   182c0:			; <UNDEFINED> instruction: 0x1118f8da
   182c4:			; <UNDEFINED> instruction: 0xf0002900
   182c8:			; <UNDEFINED> instruction: 0xf7fe81db
   182cc:			; <UNDEFINED> instruction: 0xf8d7f823
   182d0:	ldmdavs	fp, {r2, r5, r7, ip, sp}^
   182d4:	ldrbvs	r2, [r8, #2817]!	; 0xb01
   182d8:	strbthi	pc, [r9], #0	; <UNPREDICTABLE>
   182dc:	blcs	33ad0 <ASN1_STRING_length@plt+0x2d268>
   182e0:	strbthi	pc, [r5], #0	; <UNPREDICTABLE>
   182e4:			; <UNDEFINED> instruction: 0x1700f8df
   182e8:	movwcs	r4, #9768	; 0x2628
   182ec:	ldrbtmi	r6, [r9], #-3578	; 0xfffff206
   182f0:	blx	15562f2 <rpl_re_syntax_options@@Base+0x14e8812>
   182f4:	ldrdcc	pc, [r0], r7	; <UNPREDICTABLE>
   182f8:			; <UNDEFINED> instruction: 0xf8d7677b
   182fc:	ldmdavs	sp, {r2, r4, r7, ip, sp}
   18300:	blcs	342f4 <ASN1_STRING_length@plt+0x2da8c>
   18304:	addshi	pc, r3, r0, asr #32
   18308:	ldrdcc	pc, [r4], r7	; <UNPREDICTABLE>
   1830c:	stccs	8, cr6, [r1], {92}	; 0x5c
   18310:	ldrbhi	pc, [r3, #-0]!	; <UNPREDICTABLE>
   18314:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
   18318:			; <UNDEFINED> instruction: 0xf8df469b
   1831c:	ldrbtmi	r6, [lr], #-1744	; 0xfffff930
   18320:	biclt	r7, fp, r3, lsr pc
   18324:	movweq	pc, #4516	; 0x11a4	; <UNPREDICTABLE>
   18328:	blx	fecf6ff8 <rpl_re_syntax_options@@Base+0xfec89518>
   1832c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   18330:			; <UNDEFINED> instruction: 0xd111429a
   18334:			; <UNDEFINED> instruction: 0xf8db68b2
   18338:	addsmi	r3, sl, #12
   1833c:			; <UNDEFINED> instruction: 0xf8dbd10c
   18340:	ldmdavs	r1!, {r3, ip, sp}^
   18344:			; <UNDEFINED> instruction: 0x667b4618
   18348:	stcl	7, cr15, [ip, #-948]	; 0xfffffc4c
   1834c:			; <UNDEFINED> instruction: 0xf0012800
   18350:	stccs	0, cr8, [r1], {188}	; 0xbc
   18354:	addshi	pc, r9, r1, asr #32
   18358:	ldrbtvs	r2, [fp], -r1, lsl #6
   1835c:	movwcs	lr, #4204	; 0x106c
   18360:			; <UNDEFINED> instruction: 0xf8d767fb
   18364:	ldmdavs	sp, {r2, r5, r7, ip, sp}^
   18368:			; <UNDEFINED> instruction: 0xf47f2d01
   1836c:			; <UNDEFINED> instruction: 0xf014ae42
   18370:	strmi	pc, [r6], -r3, asr #26
   18374:			; <UNDEFINED> instruction: 0xf47f2800
   18378:			; <UNDEFINED> instruction: 0x4628ae3c
   1837c:	bvs	453ba4 <rpl_re_syntax_options@@Base+0x3e60c4>
   18380:	stc2	0, cr15, [sl, #48]!	; 0x30
   18384:			; <UNDEFINED> instruction: 0x1668f8df
   18388:	ldrtmi	r2, [r0], -r5, lsl #4
   1838c:			; <UNDEFINED> instruction: 0xf7ed4479
   18390:			; <UNDEFINED> instruction: 0x4601ee54
   18394:			; <UNDEFINED> instruction: 0xf0064628
   18398:	ldrtmi	pc, [r5], -r5, asr #18	; <UNPREDICTABLE>
   1839c:	mvns	r2, sp, lsr #12
   183a0:	ldrdcc	pc, [r0], r7	; <UNPREDICTABLE>
   183a4:			; <UNDEFINED> instruction: 0x464cf8df
   183a8:	blcs	295a0 <ASN1_STRING_length@plt+0x22d38>
   183ac:	mcrge	4, 2, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
   183b0:	ldrdeq	pc, [r4], r7	; <UNPREDICTABLE>
   183b4:	cdp2	0, 2, cr15, cr12, cr12, {0}
   183b8:	strb	r4, [lr], -r6, lsl #12
   183bc:	ldrdcc	pc, [r0], #138	; 0x8a
   183c0:			; <UNDEFINED> instruction: 0xf0002b00
   183c4:			; <UNDEFINED> instruction: 0xf8da8703
   183c8:	ldmdblt	sl!, {r3, r6, r7, sp}
   183cc:	smullcs	pc, r4, sl, r8	; <UNPREDICTABLE>
   183d0:			; <UNDEFINED> instruction: 0xf8dab922
   183d4:	bcs	2077c <ASN1_STRING_length@plt+0x19f14>
   183d8:	ldrbthi	pc, [sl], r0, asr #32	; <UNPREDICTABLE>
   183dc:	adcseq	pc, r4, #-1073741823	; 0xc0000001
   183e0:	adcscc	pc, r4, r7, asr #17
   183e4:			; <UNDEFINED> instruction: 0xf89a66ba
   183e8:	cmnlt	fp, r0, ror #1
   183ec:			; <UNDEFINED> instruction: 0xf47f2d00
   183f0:	ldcvs	14, cr10, [ip, #-668]!	; 0xfffffd64
   183f4:			; <UNDEFINED> instruction: 0xf8d72300
   183f8:	movwls	r0, #164	; 0xa4
   183fc:			; <UNDEFINED> instruction: 0x46216eba
   18400:			; <UNDEFINED> instruction: 0xf0076880
   18404:	stmdavs	r5!, {r0, r2, r4, r6, r7, r8, fp, ip, sp, lr, pc}
   18408:			; <UNDEFINED> instruction: 0xf43f2d00
   1840c:	cdpvs	14, 11, cr10, cr11, cr6, {5}
   18410:	mcrcs	8, 0, r6, cr0, cr14, {0}
   18414:	mcrge	4, 5, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
   18418:	ldrdcc	pc, [r4], r7	; <UNPREDICTABLE>
   1841c:			; <UNDEFINED> instruction: 0xe6946a99
   18420:	ldrdcc	pc, [r0], r7	; <UNPREDICTABLE>
   18424:	svcvs	0x00fb65fb
   18428:			; <UNDEFINED> instruction: 0xf43f2b00
   1842c:	movwcs	sl, #3949	; 0xf6d
   18430:			; <UNDEFINED> instruction: 0xf1bb667b
   18434:	ble	69c03c <rpl_re_syntax_options@@Base+0x62e55c>
   18438:	ldmvs	r9, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
   1843c:			; <UNDEFINED> instruction: 0xf7f06898
   18440:			; <UNDEFINED> instruction: 0xf110fd07
   18444:	strmi	r0, [r3], r4, ror #30
   18448:	strbhi	pc, [r5, #-0]!	; <UNPREDICTABLE>
   1844c:	vmlal.s8	q9, d0, d0
   18450:			; <UNDEFINED> instruction: 0xf8d786d2
   18454:			; <UNDEFINED> instruction: 0xb12b30a0
   18458:	ldrdcc	pc, [r4], r7	; <UNPREDICTABLE>
   1845c:	stccs	8, cr6, [r1], {92}	; 0x5c
   18460:	ldrhi	pc, [r2, -r0]!
   18464:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr}^
   18468:			; <UNDEFINED> instruction: 0xf0002b01
   1846c:			; <UNDEFINED> instruction: 0xf8d78564
   18470:	mulsvs	sp, r4, r0
   18474:	ldrhlt	r6, [r3, #-251]!	; 0xffffff05
   18478:	blx	ffbd44ba <rpl_re_syntax_options@@Base+0xffb669da>
   1847c:	addeq	pc, r0, r7, asr #17
   18480:			; <UNDEFINED> instruction: 0xf0012800
   18484:			; <UNDEFINED> instruction: 0xf8d78158
   18488:	blcs	24710 <ASN1_STRING_length@plt+0x1dea8>
   1848c:	strbhi	pc, [r9, #-0]	; <UNPREDICTABLE>
   18490:			; <UNDEFINED> instruction: 0x3094f8d7
   18494:			; <UNDEFINED> instruction: 0xf8d7681d
   18498:	strtmi	r2, [r8], -r0, lsl #1
   1849c:			; <UNDEFINED> instruction: 0xf7fd4659
   184a0:	stmdacs	r0, {r0, r2, r4, r6, r9, sl, fp, ip, sp, lr, pc}
   184a4:	sbcshi	pc, r1, r0, asr #5
   184a8:	ldrsbne	pc, [r8, #138]!	; 0x8a	; <UNPREDICTABLE>
   184ac:			; <UNDEFINED> instruction: 0xf0002900
   184b0:			; <UNDEFINED> instruction: 0xf89a8412
   184b4:	blcs	24a68 <ASN1_STRING_length@plt+0x1e200>
   184b8:	sbchi	pc, r7, r1, asr #32
   184bc:	ldrdcs	pc, [r8], r7
   184c0:	bleq	1253f88 <rpl_re_syntax_options@@Base+0x11e64a8>
   184c4:			; <UNDEFINED> instruction: 0xf7f04658
   184c8:			; <UNDEFINED> instruction: 0xf8d7fa13
   184cc:	ldrmi	r3, [sl], -r0, lsl #1
   184d0:	b	1be2cd8 <rpl_re_syntax_options@@Base+0x1b751f8>
   184d4:	b	13d90dc <rpl_re_syntax_options@@Base+0x136b5fc>
   184d8:	svclt	0x000873d3
   184dc:	blcs	210e4 <ASN1_STRING_length@plt+0x1a87c>
   184e0:	strbhi	pc, [lr], #64	; 0x40	; <UNPREDICTABLE>
   184e4:	vmlal.s8	q9, d0, d0
   184e8:			; <UNDEFINED> instruction: 0xf8df80b0
   184ec:	andcs	r1, r5, #12, 10	; 0x3000000
   184f0:	ldrbtmi	r2, [r9], #-0
   184f4:	stc	7, cr15, [r0, #948]!	; 0x3b4
   184f8:	bcs	fe453d64 <rpl_re_syntax_options@@Base+0xfe3e6284>
   184fc:	andcs	r4, r0, r1, lsl #12
   18500:			; <UNDEFINED> instruction: 0xf890f006
   18504:	ldrdcs	pc, [r4], r7
   18508:			; <UNDEFINED> instruction: 0xf0236813
   1850c:	andsvs	r0, r3, r2, lsl #6
   18510:	strhlt	r6, [fp, #251]!	; 0xfb
   18514:	ldrbteq	pc, [r4], #263	; 0x107	; <UNPREDICTABLE>
   18518:			; <UNDEFINED> instruction: 0x46202115
   1851c:	blx	15455e <rpl_re_syntax_options@@Base+0xe6a7e>
   18520:	addvc	pc, r6, #29360128	; 0x1c00000
   18524:			; <UNDEFINED> instruction: 0x461065fa
   18528:	blx	195456a <rpl_re_syntax_options@@Base+0x18e6a8a>
   1852c:			; <UNDEFINED> instruction: 0xf8d76dbb
   18530:	strtmi	r0, [r1], -r0, lsl #1
   18534:	movwls	r6, #11770	; 0x2dfa
   18538:	ldclvs	0, cr9, [fp, #-0]
   1853c:	ldrdeq	pc, [r4], r7	; <UNPREDICTABLE>
   18540:	cdpvs	3, 3, cr9, cr11, cr3, {0}
   18544:			; <UNDEFINED> instruction: 0xf00f6800
   18548:	stmdacs	r0, {r0, r7, r8, fp, ip, sp, lr, pc}
   1854c:	cmnhi	r2, r1	; <UNPREDICTABLE>
   18550:	strtpl	pc, [r8], #2271	; 0x8df
   18554:	eor	r4, r3, sp, ror r4
   18558:	strcs	r4, [r0], -r0, lsr #12
   1855c:			; <UNDEFINED> instruction: 0xff34f7fd
   18560:			; <UNDEFINED> instruction: 0xf8d94603
   18564:			; <UNDEFINED> instruction: 0xf8c80000
   18568:			; <UNDEFINED> instruction: 0xf7ed3000
   1856c:			; <UNDEFINED> instruction: 0xf8d8ed32
   18570:	strbmi	r3, [r9], -r0
   18574:	andvs	pc, r0, r9, asr #17
   18578:			; <UNDEFINED> instruction: 0xf7fe6858
   1857c:	stmdacs	r0, {r0, r3, r4, r5, r8, r9, fp, ip, sp, lr, pc}
   18580:	sbchi	pc, sp, r0, asr #5
   18584:	msreq	SPSR_s, #160, 2	; 0x28
   18588:	vqdmulh.s<illegal width 8>	q1, q0, <illegal reg q9.5>
   1858c:	strtmi	r8, [r0], -r6, lsr #2
   18590:	ldc	7, cr15, [lr, #-948]	; 0xfffffc4c
   18594:			; <UNDEFINED> instruction: 0xf7fd4640
   18598:			; <UNDEFINED> instruction: 0xf89afd59
   1859c:	stmiblt	fp!, {r0, r1, r3, r5, r6, r8, ip, sp}
   185a0:	orrcc	pc, r0, #1325400064	; 0x4f000000
   185a4:	andvc	pc, r0, #1325400064	; 0x4f000000
   185a8:	ldrbmi	r4, [r8], -r9, lsr #12
   185ac:	ldc2	0, cr15, [lr], {10}
   185b0:	stmdacs	r0, {r2, r9, sl, lr}
   185b4:	addshi	pc, r3, r0
   185b8:	msrcc	SPSR_fxc, sl	; <illegal shifter operand>
   185bc:	sbcle	r2, fp, r0, lsl #22
   185c0:	cfmsub32	mvax0, mvfx4, mvfx9, mvfx1
   185c4:			; <UNDEFINED> instruction: 0xf0060a10
   185c8:	bfc	pc, (invalid: 17:5)	; <UNPREDICTABLE>
   185cc:	ldrteq	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   185d0:			; <UNDEFINED> instruction: 0xf0064478
   185d4:			; <UNDEFINED> instruction: 0xe7e3f899
   185d8:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
   185dc:	mcrge	4, 3, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
   185e0:	strcs	r4, [r4], #-1576	; 0xfffff9d8
   185e4:			; <UNDEFINED> instruction: 0x5094f8d7
   185e8:	stmdavs	r8!, {sp, lr, pc}
   185ec:	blx	7d65ec <rpl_re_syntax_options@@Base+0x768b0c>
   185f0:	ldrdcc	pc, [ip], #138	; 0x8a	; <UNPREDICTABLE>
   185f4:	strcc	r5, [r4], #-2329	; 0xfffff6e7
   185f8:	mvnsle	r2, r0, lsl #18
   185fc:			; <UNDEFINED> instruction: 0x3094f8d7
   18600:			; <UNDEFINED> instruction: 0xe653681d
   18604:	bmi	ffff45fc <rpl_re_syntax_options@@Base+0xfff86b1c>
   18608:	ldrbtmi	r4, [sl], #-2559	; 0xfffff601
   1860c:	ldrbtmi	r4, [r9], #-1571	; 0xfffff9dd
   18610:	addcs	pc, r8, r7, asr #17
   18614:			; <UNDEFINED> instruction: 0xf9c2f7fe
   18618:	ldrdcs	pc, [r0], r7	; <UNPREDICTABLE>
   1861c:			; <UNDEFINED> instruction: 0xf43f2a00
   18620:			; <UNDEFINED> instruction: 0xf8d7adda
   18624:			; <UNDEFINED> instruction: 0x46230098
   18628:			; <UNDEFINED> instruction: 0xf8d749f8
   1862c:	stmdavs	r0, {r3, r7, sp}
   18630:			; <UNDEFINED> instruction: 0xf7fe4479
   18634:			; <UNDEFINED> instruction: 0xf8daf9b3
   18638:	stfcss	f4, [r0], {244}	; 0xf4
   1863c:	cfldrdge	mvd15, [r0, #508]	; 0x1fc
   18640:	strcs	r2, [r0], #-768	; 0xfffffd00
   18644:	strtcc	lr, [r2], #-2503	; 0xfffff639
   18648:			; <UNDEFINED> instruction: 0x4604e5f9
   1864c:	ldrbtmi	r4, [fp], #-3056	; 0xfffff410
   18650:	tstlt	sl, sl, lsl pc
   18654:	ldrbmi	r6, [fp, #-2075]	; 0xfffff7e5
   18658:	subhi	pc, r4, #1
   1865c:			; <UNDEFINED> instruction: 0xf7f04658
   18660:			; <UNDEFINED> instruction: 0xf8d7f9c1
   18664:	tstlt	r3, r0, lsl #1
   18668:			; <UNDEFINED> instruction: 0xf7ed4618
   1866c:	strcc	lr, [r2], #-2962	; 0xfffff46e
   18670:	bhi	ff253cf4 <rpl_re_syntax_options@@Base+0xff1e6214>
   18674:	tsthi	r2, r1	; <UNPREDICTABLE>
   18678:	bpl	453ee0 <rpl_re_syntax_options@@Base+0x3e6400>
   1867c:	add	r2, r5, ip, lsr #12
   18680:	ldrdcc	pc, [r0], r7	; <UNPREDICTABLE>
   18684:	bvs	fe6331f0 <rpl_re_syntax_options@@Base+0xfe5c5710>
   18688:	svclt	0x00181e0b
   1868c:	stmdacs	r0, {r0, r8, r9, sp}
   18690:	movwcs	fp, #3848	; 0xf08
   18694:			; <UNDEFINED> instruction: 0xf47f2b00
   18698:	ldrbvs	sl, [fp, #3608]!	; 0xe18
   1869c:	ldrdcc	pc, [r0], r7	; <UNPREDICTABLE>
   186a0:			; <UNDEFINED> instruction: 0xe6c0677b
   186a4:	ldrdmi	pc, [r4], r7	; <UNPREDICTABLE>
   186a8:	stmdavs	r2!, {r1, r3, r4, r6, r7, r8, fp, lr}^
   186ac:	stmdbvs	r3!, {r0, r3, r4, r5, r6, sl, lr}
   186b0:			; <UNDEFINED> instruction: 0xf1a26b88
   186b4:	blx	fec58ac0 <rpl_re_syntax_options@@Base+0xfebeafe0>
   186b8:	stmiavs	r2!, {r0, r7, r8, ip, sp, lr, pc}^
   186bc:	tstls	r0, r9, asr #18
   186c0:			; <UNDEFINED> instruction: 0xf7f268a1
   186c4:			; <UNDEFINED> instruction: 0x4602fb91
   186c8:	ldmibmi	r3, {r3, r5, r8, ip, sp, pc}^
   186cc:	movwcs	r4, #9768	; 0x2628
   186d0:			; <UNDEFINED> instruction: 0xf7fe4479
   186d4:			; <UNDEFINED> instruction: 0xf8d7f963
   186d8:	ldmdavs	sp, {r2, r4, r7, ip, sp}
   186dc:	cfsh32	mvfx14, mvfx8, #-15
   186e0:			; <UNDEFINED> instruction: 0xf7ee0a10
   186e4:	andcs	lr, r5, #9568256	; 0x920000
   186e8:	blcs	326fc <ASN1_STRING_length@plt+0x2be94>
   186ec:	adcshi	pc, fp, #64	; 0x40
   186f0:	strtmi	r4, [r0], -sl, asr #19
   186f4:			; <UNDEFINED> instruction: 0xf7ed4479
   186f8:	strmi	lr, [r1], -r0, lsr #25
   186fc:			; <UNDEFINED> instruction: 0xf0052001
   18700:	blmi	ff2181fc <rpl_re_syntax_options@@Base+0xff1aa71c>
   18704:	svcvc	0x001a447b
   18708:	ldmdavs	fp, {r1, r3, r4, r8, ip, sp, pc}
   1870c:			; <UNDEFINED> instruction: 0xf001455b
   18710:	ldrbmi	r8, [r8], -r2
   18714:			; <UNDEFINED> instruction: 0xf7f02500
   18718:	ldrcs	pc, [r6], -r5, ror #18
   1871c:	mcr	0, 0, lr, cr8, cr6, {1}
   18720:			; <UNDEFINED> instruction: 0x46044a10
   18724:			; <UNDEFINED> instruction: 0xf7ed4630
   18728:			; <UNDEFINED> instruction: 0xf00fee3c
   1872c:	ldmibmi	sp!, {r0, r1, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   18730:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   18734:	ldrtmi	r4, [r0], -r5, lsl #12
   18738:			; <UNDEFINED> instruction: 0xff74f005
   1873c:	andcs	r4, r5, #3047424	; 0x2e8000
   18740:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   18744:	ldcl	7, cr15, [r8], #-948	; 0xfffffc4c
   18748:	andcs	r4, r5, #184, 18	; 0x2e0000
   1874c:			; <UNDEFINED> instruction: 0x46034479
   18750:			; <UNDEFINED> instruction: 0xf8c74630
   18754:			; <UNDEFINED> instruction: 0xf7ed30a4
   18758:			; <UNDEFINED> instruction: 0x4601ec70
   1875c:			; <UNDEFINED> instruction: 0xf01b2007
   18760:			; <UNDEFINED> instruction: 0x462afef3
   18764:			; <UNDEFINED> instruction: 0xf8d74623
   18768:	andls	r1, r0, r4, lsr #1
   1876c:			; <UNDEFINED> instruction: 0xf0052001
   18770:	blmi	fec184dc <rpl_re_syntax_options@@Base+0xfebaa9fc>
   18774:	svcvc	0x001a447b
   18778:	ldmdavs	fp, {r1, r3, r4, r8, ip, sp, pc}
   1877c:			; <UNDEFINED> instruction: 0xf000455b
   18780:	ldrbmi	r8, [r8], -lr, ror #12
   18784:			; <UNDEFINED> instruction: 0xf7f02618
   18788:	strcs	pc, [r0, #-2349]	; 0xfffff6d3
   1878c:	beq	453ff4 <rpl_re_syntax_options@@Base+0x3e6514>
   18790:	ldc	7, cr15, [lr], {237}	; 0xed
   18794:			; <UNDEFINED> instruction: 0xf7ed4628
   18798:			; <UNDEFINED> instruction: 0xf8d9ec1c
   1879c:			; <UNDEFINED> instruction: 0xf7ed0000
   187a0:			; <UNDEFINED> instruction: 0x4640ec18
   187a4:			; <UNDEFINED> instruction: 0xf8c92300
   187a8:			; <UNDEFINED> instruction: 0xf7fd3000
   187ac:			; <UNDEFINED> instruction: 0xf8d7fc4f
   187b0:			; <UNDEFINED> instruction: 0xf7fe0094
   187b4:	bmi	fe816a50 <rpl_re_syntax_options@@Base+0xfe7a8f70>
   187b8:	ldrbtmi	r4, [sl], #-2936	; 0xfffff488
   187bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   187c0:	teqcc	ip, #14090240	; 0xd70000	; <UNPREDICTABLE>
   187c4:			; <UNDEFINED> instruction: 0xf042405a
   187c8:			; <UNDEFINED> instruction: 0x4630831c
   187cc:	ldrbvc	pc, [r1, -r7, lsl #10]	; <UNPREDICTABLE>
   187d0:	ldc	6, cr4, [sp], #756	; 0x2f4
   187d4:	pop	{r3, r8, r9, fp, pc}
   187d8:	mcr	15, 0, r8, cr10, cr0, {7}
   187dc:			; <UNDEFINED> instruction: 0xf8d74a90
   187e0:			; <UNDEFINED> instruction: 0x46054090
   187e4:			; <UNDEFINED> instruction: 0xf7ed6b20
   187e8:			; <UNDEFINED> instruction: 0xf8d9ebf4
   187ec:			; <UNDEFINED> instruction: 0x63260000
   187f0:			; <UNDEFINED> instruction: 0xf962f01c
   187f4:	msrcc	SPSR_f, sl	; <illegal shifter operand>
   187f8:	blcs	31480 <ASN1_STRING_length@plt+0x2ac18>
   187fc:	mvnshi	pc, #64	; 0x40
   18800:	ldrdne	pc, [r0], -r9
   18804:			; <UNDEFINED> instruction: 0xf0002900
   18808:	andcs	r8, r7, lr, asr #4
   1880c:	mrc2	0, 4, pc, cr12, cr11, {0}
   18810:	stmibmi	r9, {r0, r1, r9, sl, lr}
   18814:	andcs	r4, r0, sl, lsr #12
   18818:			; <UNDEFINED> instruction: 0xf0054479
   1881c:			; <UNDEFINED> instruction: 0xf8d8ff03
   18820:	ldrmi	r3, [ip], r0
   18824:	mulsvs	r5, sl, r8
   18828:			; <UNDEFINED> instruction: 0xf0002e00
   1882c:			; <UNDEFINED> instruction: 0xf04f8416
   18830:			; <UNDEFINED> instruction: 0xf04f33ff
   18834:	stmib	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}^
   18838:			; <UNDEFINED> instruction: 0xf5072308
   1883c:	mcr	3, 0, r7, cr10, cr14, {4}
   18840:	svcvs	0x00fb3a10
   18844:			; <UNDEFINED> instruction: 0xf0002b00
   18848:	ldmdbmi	ip!, {r0, r2, r6, r7, r8, r9, pc}^
   1884c:	cfmsub32	mvax3, mvfx4, mvfx10, mvfx0
   18850:	vst1.8	{d18-d19}, [pc :64], r0
   18854:	ldrbtmi	r7, [r9], #-768	; 0xfffffd00
   18858:	blx	25685a <rpl_re_syntax_options@@Base+0x1e8d7a>
   1885c:	strhlt	r6, [r8, #-40]	; 0xffffffd8
   18860:			; <UNDEFINED> instruction: 0xee1a4977
   18864:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
   18868:	mrc2	0, 7, pc, cr10, cr5, {0}
   1886c:			; <UNDEFINED> instruction: 0xf380fab0
   18870:	adcsvs	r0, fp, #1490944	; 0x16c000
   18874:			; <UNDEFINED> instruction: 0x31dcf89a
   18878:			; <UNDEFINED> instruction: 0xf0402b00
   1887c:	mrcvs	4, 3, r8, cr11, cr12, {1}
   18880:			; <UNDEFINED> instruction: 0xf0402b00
   18884:	vcge.s8	q12, q0, <illegal reg q14.5>
   18888:	addsmi	r1, sp, #1140850690	; 0x44000002
   1888c:	subhi	pc, r4, r1, asr #32
   18890:	blcs	34784 <ASN1_STRING_length@plt+0x2df1c>
   18894:	sbcshi	pc, sp, #0
   18898:	strcs	r4, [r0], #-2410	; 0xfffff696
   1889c:	ldrdeq	pc, [r0], -r8
   188a0:			; <UNDEFINED> instruction: 0xf7fe4479
   188a4:	mrcvs	10, 1, APSR_nzcv, cr10, cr1, {5}
   188a8:	ldrdcc	pc, [r4], r7	; <UNPREDICTABLE>
   188ac:	andls	r6, r8, #1769472	; 0x1b0000
   188b0:	movwls	r6, #23226	; 0x5aba
   188b4:	orrvc	pc, r6, #29360128	; 0x1c00000
   188b8:	bge	313ff4 <rpl_re_syntax_options@@Base+0x2a6514>
   188bc:	andcs	r9, r0, #4, 4	; 0x40000000
   188c0:			; <UNDEFINED> instruction: 0xf1079307
   188c4:	movwls	r0, #25588	; 0x63f4
   188c8:	stmib	sp, {r8, r9, sp}^
   188cc:	strmi	r3, [r6], -r2, lsl #8
   188d0:	streq	lr, [r9, #-2509]	; 0xfffff633
   188d4:	ldrdeq	lr, [r8, -r7]
   188d8:	smlabteq	r0, sp, r9, lr
   188dc:			; <UNDEFINED> instruction: 0xf8d74659
   188e0:			; <UNDEFINED> instruction: 0xf7fd0090
   188e4:	strmi	pc, [r3], -r1, lsr #30
   188e8:			; <UNDEFINED> instruction: 0x461e4630
   188ec:	bl	1c568a8 <rpl_re_syntax_options@@Base+0x1be8dc8>
   188f0:			; <UNDEFINED> instruction: 0xf0412e23
   188f4:			; <UNDEFINED> instruction: 0xf8d780dc
   188f8:	ldmibvs	fp, {r4, r7, ip, sp}
   188fc:	vqdmlsl.s<illegal width 8>	q9, d1, d0
   18900:	mrcvs	0, 3, r8, cr11, cr6, {6}
   18904:	blmi	1446e98 <rpl_re_syntax_options@@Base+0x13d93b8>
   18908:	svcvc	0x001a447b
   1890c:	ldmdavs	fp, {r1, r3, r4, r8, ip, sp, pc}
   18910:			; <UNDEFINED> instruction: 0xf000455b
   18914:	ldrbmi	r8, [r8], -fp, asr #13
   18918:	blcc	14a5c <ASN1_STRING_length@plt+0xe1f4>
   1891c:			; <UNDEFINED> instruction: 0xf862f7f0
   18920:			; <UNDEFINED> instruction: 0xf1076cb9
   18924:			; <UNDEFINED> instruction: 0xf8d702d4
   18928:	strcs	r3, [r0, #-148]	; 0xffffff6c
   1892c:	ldrmi	r4, [r4], -r7, asr #28
   18930:	ldrdeq	pc, [r4], r7	; <UNPREDICTABLE>
   18934:	ldrbtmi	r6, [lr], #-2075	; 0xfffff7e5
   18938:	svcvs	0x00399104
   1893c:	tstls	r3, r2, lsl #4
   18940:	stmib	sp, {r0, r3, r4, r5, r6, r7, r9, sl, fp, sp, lr}^
   18944:	frdvse	f3, f1, f0
   18948:	ldrdcc	pc, [r0], -r8
   1894c:	stmdavs	sl, {r0, r2, r4, r5, r6, r8, r9, ip, sp, lr}
   18950:	stmdavs	r9, {r0, r3, r4, r5, r8, sl, fp, sp, lr}
   18954:			; <UNDEFINED> instruction: 0xff4af7fe
   18958:			; <UNDEFINED> instruction: 0xf0412819
   1895c:	stmdavc	r3!, {r2, r3, r4, r5, r7, pc}
   18960:			; <UNDEFINED> instruction: 0xf0012b00
   18964:			; <UNDEFINED> instruction: 0xf8d780b4
   18968:	blvs	c30bb0 <rpl_re_syntax_options@@Base+0xbc30d0>
   1896c:	bl	c56928 <rpl_re_syntax_options@@Base+0xbe8e48>
   18970:	teqvs	r5, #64, 12	; 0x4000000
   18974:	blx	1ad6972 <rpl_re_syntax_options@@Base+0x1a68e92>
   18978:	ldrdeq	pc, [r0], -r9
   1897c:	bl	a56938 <rpl_re_syntax_options@@Base+0x9e8e58>
   18980:	beq	fe4541f0 <rpl_re_syntax_options@@Base+0xfe3e6710>
   18984:	andpl	pc, r0, r9, asr #17
   18988:	bl	8d6944 <rpl_re_syntax_options@@Base+0x868e64>
   1898c:			; <UNDEFINED> instruction: 0x3094f8d7
   18990:	str	r6, [r1], #2077	; 0x81d
   18994:	andeq	r0, r0, r0
   18998:	muleq	r4, ip, fp
   1899c:	andeq	r0, r0, ip, asr #9
   189a0:	muleq	r4, r0, fp
   189a4:			; <UNDEFINED> instruction: 0x000004b4
   189a8:	andeq	r1, r3, r4, lsr #31
   189ac:	muleq	r3, r8, r0
   189b0:	muleq	r3, sl, r0
   189b4:	andeq	r2, r3, r0, lsl #1
   189b8:	andeq	r2, r3, r6, lsl #1
   189bc:	andeq	fp, r4, r8, ror #29
   189c0:	andeq	r2, r3, r4, lsl #1
   189c4:	andeq	r2, r3, lr, rrx
   189c8:	andeq	r2, r3, r4, ror r0
   189cc:	andeq	r2, r3, r6, ror r0
   189d0:	muleq	r3, r8, r0
   189d4:	andeq	r2, r3, ip, lsl #1
   189d8:	andeq	r0, r5, r2, asr r2
   189dc:	andeq	r2, r3, r6, lsl #1
   189e0:	andeq	r2, r3, r0, lsr #4
   189e4:	andeq	r1, r3, r0, asr sl
   189e8:	andeq	r2, r3, r6
   189ec:	andeq	r0, r5, r2, asr r1
   189f0:	andeq	r1, r3, ip, ror ip
   189f4:	andeq	r1, r3, r0, lsr ip
   189f8:	andeq	r1, r3, r2, asr #30
   189fc:			; <UNDEFINED> instruction: 0xffffdf61
   18a00:	andeq	r1, r3, ip, ror #29
   18a04:	andeq	r1, r3, r6, asr #24
   18a08:	andeq	r1, r3, r6, lsr ip
   18a0c:	andeq	r1, r3, ip, lsr #24
   18a10:	andeq	pc, r4, r2, lsr #28
   18a14:	andeq	pc, r4, r4, asr #27
   18a18:	andeq	r1, r3, r8, lsr #28
   18a1c:	andeq	r1, r3, r8, ror #26
   18a20:	andeq	pc, r4, ip, ror #26
   18a24:	andeq	r8, r3, lr, ror r6
   18a28:	andeq	r1, r3, r2, ror ip
   18a2c:	andeq	r1, r3, ip, ror ip
   18a30:	strdeq	pc, [r4], -ip
   18a34:	andeq	sp, r4, r6, lsr #6
   18a38:			; <UNDEFINED> instruction: 0x00031cb8
   18a3c:	andeq	r1, r3, r2, lsl #25
   18a40:	andeq	r1, r3, r6, lsl #25
   18a44:	strdeq	r1, [r3], -r4
   18a48:	andeq	pc, r4, r8, ror #22
   18a4c:	andeq	pc, r4, sl, lsr fp	; <UNPREDICTABLE>
   18a50:			; <UNDEFINED> instruction: 0x0098f8d7
   18a54:			; <UNDEFINED> instruction: 0x27c0f8df
   18a58:			; <UNDEFINED> instruction: 0x17c0f8df
   18a5c:	ldrbtmi	r6, [sl], #-2048	; 0xfffff800
   18a60:			; <UNDEFINED> instruction: 0xf7fd4479
   18a64:			; <UNDEFINED> instruction: 0xf8d7ff9b
   18a68:	bvs	fe664d00 <rpl_re_syntax_options@@Base+0xfe5f7220>
   18a6c:	stmdbcs	r0, {r0, r2, r3, r9, sl, lr}
   18a70:	blge	1495c74 <rpl_re_syntax_options@@Base+0x1428194>
   18a74:	ldrsbtpl	pc, [ip], sl	; <UNPREDICTABLE>
   18a78:			; <UNDEFINED> instruction: 0xf0002d00
   18a7c:			; <UNDEFINED> instruction: 0xf8da838b
   18a80:	blcs	24da8 <ASN1_STRING_length@plt+0x1e540>
   18a84:	tsthi	fp, r0	; <UNPREDICTABLE>
   18a88:	movseq	pc, #-1073741823	; 0xc0000001
   18a8c:	adcspl	pc, r0, r7, asr #17
   18a90:			; <UNDEFINED> instruction: 0xf7ff653b
   18a94:			; <UNDEFINED> instruction: 0xf012bb45
   18a98:			; <UNDEFINED> instruction: 0x4601fc51
   18a9c:			; <UNDEFINED> instruction: 0x0780f8df
   18aa0:			; <UNDEFINED> instruction: 0xf00f4478
   18aa4:			; <UNDEFINED> instruction: 0x4602fc3f
   18aa8:			; <UNDEFINED> instruction: 0xf8dfb130
   18aac:			; <UNDEFINED> instruction: 0x46201778
   18ab0:	ldrbtmi	r2, [r9], #-770	; 0xfffffcfe
   18ab4:			; <UNDEFINED> instruction: 0xff72f7fd
   18ab8:			; <UNDEFINED> instruction: 0x3098f8d7
   18abc:	ldrsbcs	pc, [r4, #-138]!	; 0xffffff76	; <UNPREDICTABLE>
   18ac0:	bcs	32b38 <ASN1_STRING_length@plt+0x2c2d0>
   18ac4:	blge	55cc8 <quoting_style_vals@@Base+0x2ac4>
   18ac8:			; <UNDEFINED> instruction: 0xf8df6c79
   18acc:			; <UNDEFINED> instruction: 0xf8df375c
   18ad0:			; <UNDEFINED> instruction: 0xf8df275c
   18ad4:	stmiapl	fp, {r2, r3, r4, r6, r8, r9, sl}^
   18ad8:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   18adc:			; <UNDEFINED> instruction: 0xf00f6819
   18ae0:	strmi	pc, [r2], -r1, lsr #24
   18ae4:			; <UNDEFINED> instruction: 0xf0002800
   18ae8:			; <UNDEFINED> instruction: 0xf8df809e
   18aec:	strtmi	r1, [r0], -r8, asr #14
   18af0:	ldrbtmi	r2, [r9], #-770	; 0xfffffcfe
   18af4:			; <UNDEFINED> instruction: 0xff52f7fd
   18af8:			; <UNDEFINED> instruction: 0x3098f8d7
   18afc:			; <UNDEFINED> instruction: 0xf7ff681c
   18b00:			; <UNDEFINED> instruction: 0xf8d7bae7
   18b04:			; <UNDEFINED> instruction: 0xf1073090
   18b08:			; <UNDEFINED> instruction: 0x463006d4
   18b0c:			; <UNDEFINED> instruction: 0xf8c76e1b
   18b10:			; <UNDEFINED> instruction: 0xf7ed30d4
   18b14:	strmi	lr, [r4], -ip, lsl #28
   18b18:			; <UNDEFINED> instruction: 0xf0002800
   18b1c:	stmdavs	r2, {r1, r2, r4, r5, r6, r8, pc}
   18b20:			; <UNDEFINED> instruction: 0xf8df2320
   18b24:			; <UNDEFINED> instruction: 0xf5075714
   18b28:			; <UNDEFINED> instruction: 0xf8df709e
   18b2c:			; <UNDEFINED> instruction: 0x46196710
   18b30:	ldrbtmi	r9, [sp], #-519	; 0xfffffdf9
   18b34:	ldrbtmi	r6, [lr], #-2146	; 0xfffff79e
   18b38:	beq	454368 <rpl_re_syntax_options@@Base+0x3e6888>
   18b3c:	stmiavs	r2!, {r1, r2, r9, ip, pc}
   18b40:	stmdbvs	r2!, {r0, r2, r9, ip, pc}^
   18b44:	rsbvc	pc, ip, #536870912	; 0x20000000
   18b48:	stmdbvs	r2!, {r2, r9, ip, pc}
   18b4c:	addeq	lr, r2, #5120	; 0x1400
   18b50:	andls	r6, r3, #149504	; 0x24800
   18b54:	andls	r6, r2, #14811136	; 0xe20000
   18b58:	stmibvs	r4!, {r0, r9, sp}
   18b5c:	bl	17e364 <rpl_re_syntax_options@@Base+0x110884>
   18b60:	cdpvs	5, 10, cr0, cr12, cr4, {4}
   18b64:			; <UNDEFINED> instruction: 0xf7ed9401
   18b68:			; <UNDEFINED> instruction: 0xf8d7ebb8
   18b6c:	mrc	0, 0, r3, cr10, cr8, {4}
   18b70:	ldmdavs	ip, {r4, r9, fp}
   18b74:			; <UNDEFINED> instruction: 0xffa0f01b
   18b78:	stmdacs	r0, {r1, r9, sl, lr}
   18b7c:	bge	fe555c80 <rpl_re_syntax_options@@Base+0xfe4e81a0>
   18b80:	ssatne	pc, #29, pc, asr #17	; <UNPREDICTABLE>
   18b84:	movwcs	r4, #9760	; 0x2620
   18b88:			; <UNDEFINED> instruction: 0xf7fd4479
   18b8c:			; <UNDEFINED> instruction: 0xf7ffff07
   18b90:			; <UNDEFINED> instruction: 0xf8d7ba8b
   18b94:	movwcs	r4, #152	; 0x98
   18b98:	ssatcs	pc, #9, pc, asr #17	; <UNPREDICTABLE>
   18b9c:	ssatne	pc, #9, pc, asr #17	; <UNPREDICTABLE>
   18ba0:	stmdavs	r0!, {r1, r3, r4, r5, r6, sl, lr}
   18ba4:			; <UNDEFINED> instruction: 0xf8c74479
   18ba8:			; <UNDEFINED> instruction: 0xf7fd2088
   18bac:			; <UNDEFINED> instruction: 0xf8dffef7
   18bb0:	movwcs	r1, #1692	; 0x69c
   18bb4:	ldrdcs	pc, [r8], r7
   18bb8:	ldrbtmi	r6, [r9], #-2080	; 0xfffff7e0
   18bbc:	mcr2	7, 7, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
   18bc0:	ldrdcc	pc, [r4], r7
   18bc4:			; <UNDEFINED> instruction: 0xf7ff681b
   18bc8:			; <UNDEFINED> instruction: 0xf8daba6c
   18bcc:	blcs	253c4 <ASN1_STRING_length@plt+0x1eb5c>
   18bd0:	blge	315dd4 <rpl_re_syntax_options@@Base+0x2a82f4>
   18bd4:			; <UNDEFINED> instruction: 0x1678f8df
   18bd8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   18bdc:	stc2l	0, cr15, [r0, #-84]	; 0xffffffac
   18be0:			; <UNDEFINED> instruction: 0xf8dfb140
   18be4:			; <UNDEFINED> instruction: 0x46201670
   18be8:			; <UNDEFINED> instruction: 0xf0154479
   18bec:	stmdacs	r0, {r0, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   18bf0:	strbhi	pc, [r1], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   18bf4:			; <UNDEFINED> instruction: 0x0098f8d7
   18bf8:			; <UNDEFINED> instruction: 0xf8df2300
   18bfc:	strcs	r2, [r0], #-1628	; 0xfffff9a4
   18c00:			; <UNDEFINED> instruction: 0x1658f8df
   18c04:	ldrbtmi	r6, [sl], #-2048	; 0xfffff800
   18c08:			; <UNDEFINED> instruction: 0xf7fd4479
   18c0c:	movwcs	pc, #3783	; 0xec7	; <UNPREDICTABLE>
   18c10:	strtcc	lr, [r2], #-2503	; 0xfffff639
   18c14:	bllt	516c18 <rpl_re_syntax_options@@Base+0x4a9138>
   18c18:			; <UNDEFINED> instruction: 0x1644f8df
   18c1c:	movwcs	r4, #1568	; 0x620
   18c20:			; <UNDEFINED> instruction: 0xf7fd4479
   18c24:			; <UNDEFINED> instruction: 0xf8d7febb
   18c28:	ldmdavs	ip, {r3, r4, r7, ip, sp}
   18c2c:	blt	1456c30 <rpl_re_syntax_options@@Base+0x13e9150>
   18c30:			; <UNDEFINED> instruction: 0x3098f8d7
   18c34:			; <UNDEFINED> instruction: 0xf89a681c
   18c38:	blcs	251ec <ASN1_STRING_length@plt+0x1e984>
   18c3c:	strhi	pc, [sp, #64]	; 0x40
   18c40:			; <UNDEFINED> instruction: 0x46284631
   18c44:	blx	19d6c42 <rpl_re_syntax_options@@Base+0x1969162>
   18c48:	strmi	r2, [r2], -r1, lsl #6
   18c4c:			; <UNDEFINED> instruction: 0xf8dfb138
   18c50:	movwcs	r1, #9748	; 0x2614
   18c54:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   18c58:	mcr2	7, 5, pc, cr0, cr13, {7}	; <UNPREDICTABLE>
   18c5c:	svcvs	0x003a2301
   18c60:			; <UNDEFINED> instruction: 0xf7ff7013
   18c64:			; <UNDEFINED> instruction: 0xf8dfba7a
   18c68:	strtmi	r1, [r0], -r0, lsl #12
   18c6c:			; <UNDEFINED> instruction: 0xf7ed4479
   18c70:			; <UNDEFINED> instruction: 0xf8c7e9e4
   18c74:	ldrbmi	r0, [r8], -r4, lsr #1
   18c78:	cdp2	7, 9, cr15, cr8, cr15, {7}
   18c7c:	ldrdne	pc, [r4], r7	; <UNPREDICTABLE>
   18c80:	andcs	r4, r1, r2, lsl #12
   18c84:	stc2l	0, cr15, [lr], {5}
   18c88:	strbcc	pc, [r0, #2271]!	; 0x8df	; <UNPREDICTABLE>
   18c8c:	svcvc	0x001a447b
   18c90:	ldmdavs	fp, {r1, r3, r4, r8, ip, sp, pc}
   18c94:			; <UNDEFINED> instruction: 0xf000455b
   18c98:			; <UNDEFINED> instruction: 0x46588537
   18c9c:			; <UNDEFINED> instruction: 0xf7ef2500
   18ca0:	ldrcs	pc, [r8], -r1, lsr #29
   18ca4:			; <UNDEFINED> instruction: 0xf8dfe572
   18ca8:	ldrbtmi	r3, [fp], #-1480	; 0xfffffa38
   18cac:			; <UNDEFINED> instruction: 0xf8d7e5b1
   18cb0:	ldmdavs	sp, {r2, r4, r7, ip, sp}
   18cb4:	ldrdcc	pc, [r0], r7	; <UNPREDICTABLE>
   18cb8:			; <UNDEFINED> instruction: 0xf7ff677b
   18cbc:			; <UNDEFINED> instruction: 0xf89abbb4
   18cc0:	blcs	24fd8 <ASN1_STRING_length@plt+0x1e770>
   18cc4:	mcrge	4, 7, pc, cr0, cr15, {3}	; <UNPREDICTABLE>
   18cc8:	ldrdcc	pc, [r4], #138	; 0x8a	; <UNPREDICTABLE>
   18ccc:			; <UNDEFINED> instruction: 0xf43f2b00
   18cd0:			; <UNDEFINED> instruction: 0x461daedb
   18cd4:	ldmib	r7, {r3, r4, r6, r7, r9, sl, sp, lr, pc}^
   18cd8:			; <UNDEFINED> instruction: 0xf8da1222
   18cdc:			; <UNDEFINED> instruction: 0x460b41fc
   18ce0:	svclt	0x00144313
   18ce4:	movwcs	r2, #769	; 0x301
   18ce8:	svclt	0x00082c00
   18cec:	blcs	218f4 <ASN1_STRING_length@plt+0x1b08c>
   18cf0:	blge	fff15df4 <rpl_re_syntax_options@@Base+0xffea8314>
   18cf4:	ldrdcc	pc, [r0], r7
   18cf8:			; <UNDEFINED> instruction: 0x4618b133
   18cfc:	stmda	r0!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18d00:	ldrsbmi	pc, [ip, #138]!	; 0x8a	; <UNPREDICTABLE>
   18d04:	andsne	lr, r5, r7, asr #19
   18d08:	msrcc	SPSR_fxc, sl	; <illegal shifter operand>
   18d0c:			; <UNDEFINED> instruction: 0xf0402b00
   18d10:			; <UNDEFINED> instruction: 0xf8df86c7
   18d14:	strtmi	r1, [r0], -r0, ror #10
   18d18:			; <UNDEFINED> instruction: 0xf7ed4479
   18d1c:	strmi	lr, [r6], -r0, asr #20
   18d20:			; <UNDEFINED> instruction: 0xf0012800
   18d24:			; <UNDEFINED> instruction: 0xf8df865b
   18d28:	strcs	r3, [r0], #-1360	; 0xfffffab0
   18d2c:	stmdals	sl, {r0, r1, r2, r6, r7, r8, fp, sp, lr, pc}
   18d30:	ldrbtmi	r2, [fp], #-1280	; 0xfffffb00
   18d34:	eorge	pc, r0, r7, asr #17
   18d38:	stmdbhi	r2, {r0, r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
   18d3c:	mlas	fp, sl, r6, r4
   18d40:			; <UNDEFINED> instruction: 0x2322e9d7
   18d44:	bl	1d6979c <rpl_re_syntax_options@@Base+0x1cfbcbc>
   18d48:	vsubw.s8	q0, q0, d3
   18d4c:	cfldr64vs	mvdx8, [r8], #292	; 0x124
   18d50:	vst1.8	{d20-d22}, [pc :256], r3
   18d54:	mrscs	r5, R9_usr
   18d58:	stcl	7, cr15, [r4], {237}	; 0xed
   18d5c:			; <UNDEFINED> instruction: 0xf0022800
   18d60:			; <UNDEFINED> instruction: 0xf8d78043
   18d64:	strbne	r3, [r1, r8, lsl #1]
   18d68:	bleq	1254830 <rpl_re_syntax_options@@Base+0x11e6d50>
   18d6c:	stmdaeq	r4, {r0, r1, r4, r5, r7, r8, r9, fp, sp, lr, pc}
   18d70:	ldrdcc	pc, [ip], r7
   18d74:	stmdbeq	r5, {r0, r1, r5, r6, r8, r9, fp, sp, lr, pc}
   18d78:	bl	1c6a280 <rpl_re_syntax_options@@Base+0x1bfc7a0>
   18d7c:	svclt	0x00bc0309
   18d80:	strmi	r4, [r9], r0, lsl #13
   18d84:	ldrbmi	r4, [r1], -r2, asr #12
   18d88:			; <UNDEFINED> instruction: 0xf7ef4658
   18d8c:			; <UNDEFINED> instruction: 0xf8c7fdb1
   18d90:	stmdacs	r0, {r2, r3, r4, r6, pc}
   18d94:	strbthi	pc, [r7], #704	; 0x2c0	; <UNPREDICTABLE>
   18d98:	ldrdcc	pc, [r0], r7
   18d9c:	strbmi	fp, [r2], -r3, asr #2
   18da0:	ldrbmi	r2, [r0], -r1, lsl #2
   18da4:	b	ff7d6d60 <rpl_re_syntax_options@@Base+0xff769280>
   18da8:	addmi	r6, r3, #16064	; 0x3ec0
   18dac:	strbhi	pc, [sp, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
   18db0:	streq	lr, [r8], #-2836	; 0xfffff4ec
   18db4:	streq	lr, [r9, #-2885]	; 0xfffff4bb
   18db8:			; <UNDEFINED> instruction: 0xf7ed4630
   18dbc:	stmdacs	r0, {r1, r2, r5, r9, fp, sp, lr, pc}
   18dc0:			; <UNDEFINED> instruction: 0x4630d0be
   18dc4:	stmdbhi	r2, {r0, r1, r2, r6, r7, r8, fp, sp, lr, pc}
   18dc8:	ldrdge	pc, [r0], -r7	; <UNPREDICTABLE>
   18dcc:	stmdals	sl, {r0, r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
   18dd0:	svc	0x00def7ec
   18dd4:			; <UNDEFINED> instruction: 0x2322e9d7
   18dd8:	bl	1d69830 <rpl_re_syntax_options@@Base+0x1cfbd50>
   18ddc:	vsubw.s8	q8, q1, d3
   18de0:			; <UNDEFINED> instruction: 0xf89a8008
   18de4:	blcs	25398 <ASN1_STRING_length@plt+0x1eb30>
   18de8:	blge	2015eec <rpl_re_syntax_options@@Base+0x1fa840c>
   18dec:	streq	pc, [ip], #2271	; 0x8df
   18df0:			; <UNDEFINED> instruction: 0xf0054478
   18df4:			; <UNDEFINED> instruction: 0xf7fffc89
   18df8:			; <UNDEFINED> instruction: 0xf8d7bb78
   18dfc:			; <UNDEFINED> instruction: 0xf7ffb0a4
   18e00:	vmla.f32	s22, s17, s24
   18e04:			; <UNDEFINED> instruction: 0x26265a10
   18e08:			; <UNDEFINED> instruction: 0xf8dfe4c0
   18e0c:	andcs	r1, r5, #116, 8	; 0x74000000
   18e10:	ldrbtpl	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   18e14:			; <UNDEFINED> instruction: 0xf7ed4479
   18e18:	ldrbtmi	lr, [sp], #-2320	; 0xfffff6f0
   18e1c:	andcs	r4, r1, r1, lsl #12
   18e20:	stc2	0, cr15, [r0], {5}
   18e24:	strbtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   18e28:	strtmi	r2, [r0], -r5, lsl #4
   18e2c:			; <UNDEFINED> instruction: 0xf7ed4479
   18e30:	strmi	lr, [r1], -r4, lsl #18
   18e34:			; <UNDEFINED> instruction: 0xf0054620
   18e38:			; <UNDEFINED> instruction: 0xf507fb21
   18e3c:			; <UNDEFINED> instruction: 0x461c739e
   18e40:	bcc	454670 <rpl_re_syntax_options@@Base+0x3e6b90>
   18e44:	strgt	ip, [pc], #-3343	; 18e4c <ASN1_STRING_length@plt+0x125e4>
   18e48:	muleq	pc, r5, r8	; <UNPREDICTABLE>
   18e4c:	eorhi	ip, r3, r7, lsl #8
   18e50:	cdpvs	6, 7, cr14, cr11, cr11, {4}
   18e54:	bcs	33f44 <ASN1_STRING_length@plt+0x2d6dc>
   18e58:	movwcs	fp, #3860	; 0xf14
   18e5c:	movweq	pc, #4099	; 0x1003	; <UNPREDICTABLE>
   18e60:			; <UNDEFINED> instruction: 0xf0402b00
   18e64:			; <UNDEFINED> instruction: 0xf8df83d5
   18e68:	ldrbtmi	r3, [fp], #-1060	; 0xfffffbdc
   18e6c:	bcs	38adc <ASN1_STRING_length@plt+0x32274>
   18e70:	cfstrdge	mvd15, [sp, #-508]	; 0xfffffe04
   18e74:			; <UNDEFINED> instruction: 0xf8dfe54f
   18e78:	ldrbtmi	r4, [ip], #-1048	; 0xfffffbe8
   18e7c:	ldmlt	lr, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   18e80:			; <UNDEFINED> instruction: 0x46164610
   18e84:	svc	0x009cf7ec
   18e88:			; <UNDEFINED> instruction: 0xf8d74633
   18e8c:	strmi	r2, [ip], -r8, lsl #1
   18e90:	tstcs	r1, r5, lsl #12
   18e94:	ldrsbeq	pc, [r8, #138]!	; 0x8a	; <UNPREDICTABLE>
   18e98:	ldrmi	lr, [r5, #-2503]	; 0xfffff639
   18e9c:	b	18d6e58 <rpl_re_syntax_options@@Base+0x1869378>
   18ea0:	strtcc	lr, [r2], #-2519	; 0xfffff629
   18ea4:	adcmi	r1, r1, #50593792	; 0x3040000
   18ea8:	addsmi	fp, r8, #8, 30
   18eac:	blge	795fb0 <rpl_re_syntax_options@@Base+0x7284d0>
   18eb0:	streq	pc, [r1], #-111	; 0xffffff91
   18eb4:	bllt	ff2d6eb8 <rpl_re_syntax_options@@Base+0xff2693d8>
   18eb8:	ldrdcs	pc, [r4], r7	; <UNPREDICTABLE>
   18ebc:	ldrdlt	pc, [r8], -r2
   18ec0:			; <UNDEFINED> instruction: 0x2098f8d7
   18ec4:	blcs	32f1c <ASN1_STRING_length@plt+0x2c6b4>
   18ec8:	mrcge	4, 5, APSR_nzcv, cr5, cr15, {3}
   18ecc:	ldrbtmi	r4, [fp], #-3057	; 0xfffff40f
   18ed0:	orrlt	r6, r8, r8, asr fp
   18ed4:			; <UNDEFINED> instruction: 0xf7fa4659
   18ed8:	msrlt	SPSR_f, r7, lsr r8
   18edc:	msrcc	SPSR_fxc, sl	; <illegal shifter operand>
   18ee0:			; <UNDEFINED> instruction: 0xf43f2b00
   18ee4:	ldrbmi	sl, [r8], -sp, lsr #29
   18ee8:	mrrc2	0, 1, pc, ip, cr11	; <UNPREDICTABLE>
   18eec:	stmiami	sl!, {r0, r9, sl, lr}^
   18ef0:			; <UNDEFINED> instruction: 0xf0054478
   18ef4:	strt	pc, [r3], r9, lsl #24
   18ef8:	msrcc	SPSR_fxc, sl	; <illegal shifter operand>
   18efc:			; <UNDEFINED> instruction: 0xf43f2b00
   18f00:	ldrbmi	sl, [r8], -lr, lsr #29
   18f04:	mcrr2	0, 1, pc, lr, cr11	; <UNPREDICTABLE>
   18f08:	stmiami	r4!, {r0, r9, sl, lr}^
   18f0c:			; <UNDEFINED> instruction: 0xf0054478
   18f10:	movwcs	pc, #3067	; 0xbfb	; <UNPREDICTABLE>
   18f14:	ldc	6, cr14, [pc, #652]	; 191a8 <ASN1_STRING_length@plt+0x12940>
   18f18:			; <UNDEFINED> instruction: 0x26018abf
   18f1c:	bpl	454784 <rpl_re_syntax_options@@Base+0x3e6ca4>
   18f20:	addlt	lr, r6, r4, lsr r4
   18f24:	blge	321730 <rpl_re_syntax_options@@Base+0x2b3c50>
   18f28:			; <UNDEFINED> instruction: 0x663b4658
   18f2c:			; <UNDEFINED> instruction: 0xf7ef4619
   18f30:			; <UNDEFINED> instruction: 0xf7fff991
   18f34:			; <UNDEFINED> instruction: 0xf8d7baad
   18f38:	andcs	r3, r0, #164	; 0xa4
   18f3c:	ldmvs	r9, {r3, r4, r6, r9, sl, lr}
   18f40:			; <UNDEFINED> instruction: 0xf912f014
   18f44:			; <UNDEFINED> instruction: 0xf0002800
   18f48:			; <UNDEFINED> instruction: 0xf8d7836e
   18f4c:	ldrbmi	r3, [r8], -r4, lsr #1
   18f50:			; <UNDEFINED> instruction: 0xf0146899
   18f54:	mvnsvs	pc, #4145152	; 0x3f4000
   18f58:			; <UNDEFINED> instruction: 0xf47f2800
   18f5c:	blmi	ff443984 <rpl_re_syntax_options@@Base+0xff3d5ea4>
   18f60:	svcvc	0x001a447b
   18f64:	ldmdavs	fp, {r1, r3, r4, r8, ip, sp, pc}
   18f68:			; <UNDEFINED> instruction: 0xf000459b
   18f6c:	ldc	7, cr8, [pc, #872]	; 192dc <ASN1_STRING_length@plt+0x12a74>
   18f70:	ldrbmi	r8, [r8], -r9, lsr #21
   18f74:	ldc2	7, cr15, [r6, #-956]!	; 0xfffffc44
   18f78:	cfmsub32	mvax1, mvfx2, mvfx8, mvfx14
   18f7c:	str	r5, [r5], #-2576	; 0xfffff5f0
   18f80:	svcvs	0x007a4bc8
   18f84:	ldmvs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
   18f88:	svcvc	0x001a68d6
   18f8c:	ldmdavs	fp, {r1, r3, r4, r5, r8, ip, sp, pc}
   18f90:	ldrmi	r6, [fp, #1528]	; 0x5f8
   18f94:	cfldrdge	mvd15, [r7], #-252	; 0xffffff04
   18f98:	ldc2l	7, cr15, [r2], {253}	; 0xfd
   18f9c:	bmi	ff0b4784 <rpl_re_syntax_options@@Base+0xff046ca4>
   18fa0:	ldrbtmi	r2, [sl], #-769	; 0xfffffcff
   18fa4:			; <UNDEFINED> instruction: 0x771365fa
   18fa8:	andlt	pc, r0, r2, asr #17
   18fac:	stc2	0, cr15, [r4, #108]	; 0x6c
   18fb0:	andcs	r6, r0, #15936	; 0x3e40
   18fb4:	msrcc	SPSR_fxc, sl	; <illegal shifter operand>
   18fb8:	blvs	fffb11f8 <rpl_re_syntax_options@@Base+0xfff43718>
   18fbc:	movwvc	r7, #58186	; 0xe34a
   18fc0:	blcs	310e8 <ASN1_STRING_length@plt+0x2a880>
   18fc4:	cfldrdge	mvd15, [pc], {63}	; 0x3f
   18fc8:			; <UNDEFINED> instruction: 0x465948b8
   18fcc:			; <UNDEFINED> instruction: 0xf0054478
   18fd0:	ldrb	pc, [r8], #-2971	; 0xfffff465	; <UNPREDICTABLE>
   18fd4:			; <UNDEFINED> instruction: 0x466049b6
   18fd8:	bcs	454848 <rpl_re_syntax_options@@Base+0x3e6d68>
   18fdc:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   18fe0:			; <UNDEFINED> instruction: 0xf7fd4479
   18fe4:	stmdacs	r0, {r0, r1, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   18fe8:	eorhi	pc, r9, #64	; 0x40
   18fec:	ldrdcc	pc, [r0], -r8
   18ff0:	strt	r4, [sl], #-1692	; 0xfffff964
   18ff4:	ldrtmi	r4, [r0], -pc, lsr #19
   18ff8:			; <UNDEFINED> instruction: 0xf0054479
   18ffc:			; <UNDEFINED> instruction: 0xf8d8fb13
   19000:	ldmdavs	r3, {sp}^
   19004:	blcs	2aa5c <ASN1_STRING_length@plt+0x241f4>
   19008:	cfstrsge	mvf15, [ip], {63}	; 0x3f
   1900c:	stmdbcs	r0, {r0, r3, r4, r6, fp, sp, lr}
   19010:	cfstrsge	mvf15, [r8], {63}	; 0x3f
   19014:	subsge	pc, ip, r7, asr #17
   19018:	cfmsub32	mvax6, mvfx4, mvfx10, mvfx10
   1901c:			; <UNDEFINED> instruction: 0x46c14a90
   19020:	ldrmi	r4, [r5], -r8, lsr #13
   19024:			; <UNDEFINED> instruction: 0xf811e00e
   19028:	blcs	368034 <rpl_re_syntax_options@@Base+0x2fa554>
   1902c:			; <UNDEFINED> instruction: 0xf101bf08
   19030:			; <UNDEFINED> instruction: 0xf7fd31ff
   19034:	stmdavs	fp!, {r0, r1, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   19038:			; <UNDEFINED> instruction: 0x3604199a
   1903c:	stmdbcs	r0, {r0, r4, r7, fp, sp, lr}
   19040:	sbchi	pc, sp, r0
   19044:	addmi	r5, r1, #152, 18	; 0x260000
   19048:			; <UNDEFINED> instruction: 0xf811d9f3
   1904c:	blcs	2a8058 <rpl_re_syntax_options@@Base+0x23a578>
   19050:	stmdbcc	r1, {r0, r3, r5, r6, r7, r8, ip, lr, pc}
   19054:	mvnle	r4, #136, 4	; 0x80000008
   19058:			; <UNDEFINED> instruction: 0xf507e7eb
   1905c:	ldmibmi	r6, {r1, r2, r3, r4, r7, r8, r9, ip, sp, lr}
   19060:	cfmadd32	mvax3, mvfx4, mvfx10, mvfx0
   19064:			; <UNDEFINED> instruction: 0x461a3a10
   19068:	vst3.16	{d20-d22}, [pc :256], r9
   1906c:			; <UNDEFINED> instruction: 0xf7fd7300
   19070:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   19074:	rscshi	pc, r1, #64	; 0x40
   19078:	ldrdcc	pc, [r0], -r8
   1907c:	ldrbtcc	pc, [pc], #79	; 19084 <ASN1_STRING_length@plt+0x1281c>	; <UNPREDICTABLE>
   19080:			; <UNDEFINED> instruction: 0xf04f469c
   19084:	stmib	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   19088:			; <UNDEFINED> instruction: 0xf7ff3408
   1908c:			; <UNDEFINED> instruction: 0xf8dabbda
   19090:			; <UNDEFINED> instruction: 0xf00f01fc
   19094:	stmib	r7, {r0, r1, r2, r4, r6, r7, r9, fp, ip, sp, lr, pc}^
   19098:	ldmib	r7, {r1, r5, r8}^
   1909c:	strcc	r3, [r1], #-1058	; 0xfffffbde
   190a0:			; <UNDEFINED> instruction: 0xf1b3bf08
   190a4:			; <UNDEFINED> instruction: 0xf47f3fff
   190a8:	stmibmi	r4, {r3, r4, r5, r7, fp, sp, pc}
   190ac:	strtmi	r2, [r8], -r5, lsl #4
   190b0:	bpl	4548d8 <rpl_re_syntax_options@@Base+0x3e6df8>
   190b4:			; <UNDEFINED> instruction: 0x26264479
   190b8:	svc	0x00bef7ec
   190bc:			; <UNDEFINED> instruction: 0xf8da4601
   190c0:			; <UNDEFINED> instruction: 0xf8c701fc
   190c4:			; <UNDEFINED> instruction: 0xf01b10a0
   190c8:			; <UNDEFINED> instruction: 0xf8c7fb6d
   190cc:			; <UNDEFINED> instruction: 0xf7ed00a4
   190d0:	stmdavs	r0, {r2, r3, r4, r7, r8, r9, fp, sp, lr, pc}
   190d4:	ldcl	7, cr15, [lr, #-944]	; 0xfffffc50
   190d8:	eorne	lr, r8, #3522560	; 0x35c000
   190dc:	andcs	r4, r1, r3, lsl #12
   190e0:	blx	fe8550fc <rpl_re_syntax_options@@Base+0xfe7e761c>
   190e4:			; <UNDEFINED> instruction: 0x0098f8d7
   190e8:	stc2	7, cr15, [sl], {253}	; 0xfd
   190ec:			; <UNDEFINED> instruction: 0x3094f8d7
   190f0:			; <UNDEFINED> instruction: 0xf7ff601d
   190f4:	blmi	1cc7e28 <rpl_re_syntax_options@@Base+0x1c5a348>
   190f8:	blt	45492c <rpl_re_syntax_options@@Base+0x3e6e4c>
   190fc:			; <UNDEFINED> instruction: 0x46c34971
   19100:			; <UNDEFINED> instruction: 0xf8c7447b
   19104:	ldrbtmi	r9, [r9], #-24	; 0xffffffe8
   19108:			; <UNDEFINED> instruction: 0xf10762f9
   1910c:			; <UNDEFINED> instruction: 0xf8c701d4
   19110:			; <UNDEFINED> instruction: 0xf8d7a014
   19114:	andcs	r9, r0, #164	; 0xa4
   19118:			; <UNDEFINED> instruction: 0xa098f8d7
   1911c:	pkhbtmi	r4, r8, ip, lsl #12
   19120:	strd	r6, [r3], -sp	; <UNPREDICTABLE>
   19124:	ldrdne	pc, [r0], -sl
   19128:	ldrdcs	pc, [r0], -r8
   1912c:	ldrbvs	r1, [sl, #2642]!	; 0xa52
   19130:	movweq	pc, #33026	; 0x8102	; <UNPREDICTABLE>
   19134:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
   19138:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
   1913c:	ldrteq	pc, [r7], -sp, lsl #2	; <UNPREDICTABLE>
   19140:	movweq	pc, #28710	; 0x7026	; <UNPREDICTABLE>
   19144:			; <UNDEFINED> instruction: 0x461808f6
   19148:	ldmda	ip, {r0, r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1914c:			; <UNDEFINED> instruction: 0xf04f6afa
   19150:	strmi	r0, [r3], -r0, lsl #2
   19154:			; <UNDEFINED> instruction: 0x6dfa6b90
   19158:	eorsne	pc, r6, r2, lsl #16
   1915c:	ldmib	r9, {r8, r9, ip, pc}^
   19160:			; <UNDEFINED> instruction: 0xf8d92303
   19164:			; <UNDEFINED> instruction: 0xf7f11008
   19168:			; <UNDEFINED> instruction: 0x1c6afbb7
   1916c:	ldrdvs	pc, [r0], -fp
   19170:			; <UNDEFINED> instruction: 0x46214653
   19174:			; <UNDEFINED> instruction: 0xf8cd6870
   19178:			; <UNDEFINED> instruction: 0xf7fd8000
   1917c:	mcrrne	13, 14, pc, r3, cr3	; <UNPREDICTABLE>
   19180:	bicle	r4, pc, r5, lsl #12
   19184:	ldmibvs	sp!, {r3, r4, r6, r7, r9, sl, lr}^
   19188:	blt	4549fc <rpl_re_syntax_options@@Base+0x3e6f1c>
   1918c:	stmdbge	r5, {r0, r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
   19190:	bllt	1d97194 <rpl_re_syntax_options@@Base+0x1d296b4>
   19194:	ldrdpl	pc, [r4], #138	; 0x8a	; <UNPREDICTABLE>
   19198:			; <UNDEFINED> instruction: 0xf47f2d00
   1919c:			; <UNDEFINED> instruction: 0xf107ac75
   191a0:	ldrvs	r0, [fp, #-944]!	; 0xfffffc50
   191a4:	ldrdcc	pc, [r4], r7	; <UNPREDICTABLE>
   191a8:	adcspl	pc, r0, r7, asr #17
   191ac:	vstrcs	s12, [r0, #-884]	; 0xfffffc8c
   191b0:	stmdbge	r4, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}
   191b4:	smlalcc	pc, r0, sl, r8	; <UNPREDICTABLE>
   191b8:	adcseq	pc, r4, #-1073741823	; 0xc0000001
   191bc:	adcspl	pc, r4, r7, asr #17
   191c0:	blcs	32cb0 <ASN1_STRING_length@plt+0x2c448>
   191c4:	ldmdbge	r5, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}
   191c8:	svclt	0x00c7f7fe
   191cc:	ldrdcs	pc, [r8], #138	; 0x8a	; <UNPREDICTABLE>
   191d0:			; <UNDEFINED> instruction: 0x03b4f107
   191d4:	adcscs	pc, r4, r7, asr #17
   191d8:			; <UNDEFINED> instruction: 0xf7ff66bb
   191dc:	strbmi	fp, [r5], -r4, lsl #18
   191e0:			; <UNDEFINED> instruction: 0xf8d846c8
   191e4:	ldrbmi	r3, [r1], r0
   191e8:	bmi	fe454a18 <rpl_re_syntax_options@@Base+0xfe3e6f38>
   191ec:	ldrsbge	pc, [ip], #-135	; 0xffffff79	; <UNPREDICTABLE>
   191f0:			; <UNDEFINED> instruction: 0xf7ff469c
   191f4:			; <UNDEFINED> instruction: 0xf7edbb17
   191f8:	stmdavs	r0, {r3, r8, r9, fp, sp, lr, pc}
   191fc:			; <UNDEFINED> instruction: 0xf8e8f7ef
   19200:			; <UNDEFINED> instruction: 0xf0002800
   19204:	ldfd	f0, [pc, #200]	; 192d4 <ASN1_STRING_length@plt+0x12a6c>
   19208:	strcs	r8, [r3], -r3, lsl #20
   1920c:	bpl	454a74 <rpl_re_syntax_options@@Base+0x3e6f94>
   19210:	blt	fef57214 <rpl_re_syntax_options@@Base+0xfeee9734>
   19214:	andeq	r0, r0, r0
   19218:	andeq	r1, r3, sl, lsr r7
   1921c:	andeq	r1, r3, r8, lsr #14
   19220:	muleq	r3, ip, r6
   19224:	andeq	r1, r3, r2, asr ip
   19228:	andeq	r0, r0, r4, lsr #9
   1922c:	andeq	r1, r3, r0, ror r6
   19230:	andeq	r1, r3, lr, ror r6
   19234:	andeq	r1, r3, r6, ror r6
   19238:	andeq	fp, r4, lr, lsr r5
   1923c:	andeq	r1, r3, lr, asr #11
   19240:	andeq	r1, r3, r0, lsr #11
   19244:	muleq	r3, ip, r4
   19248:	andeq	r1, r3, r4, lsr #9
   1924c:	muleq	r3, lr, r4
   19250:	strdeq	r1, [r3], -sl
   19254:	strdeq	r1, [r3], -r4
   19258:	andeq	r1, r3, r2, ror #13
   1925c:			; <UNDEFINED> instruction: 0x000316bc
   19260:	andeq	r1, r3, r8, asr #10
   19264:	andeq	r1, r3, sl, asr #6
   19268:	andeq	r1, r3, r4, lsl #16
   1926c:	andeq	pc, r4, r4, ror #15
   19270:	andeq	r0, r3, r6, asr #3
   19274:	andeq	r0, r3, r8, asr #14
   19278:	andeq	pc, r4, lr, ror r7	; <UNPREDICTABLE>
   1927c:	andeq	r1, r3, ip, lsr r6
   19280:	andeq	r1, r3, ip, asr #4
   19284:	andeq	r1, r3, sl, asr #5
   19288:	andeq	r1, r3, ip, asr r2
   1928c:	andeq	pc, r4, r6, lsl #12
   19290:	andeq	r1, r3, r6, ror #2
   19294:	andeq	pc, r4, r2, lsr #11
   19298:	andeq	r1, r3, ip, ror #5
   1929c:	strdeq	r1, [r3], -r4
   192a0:	andeq	pc, r4, r0, lsl r5	; <UNPREDICTABLE>
   192a4:	andeq	pc, r4, ip, ror #9
   192a8:	andeq	pc, r4, lr, asr #9
   192ac:	andeq	r1, r3, r4, lsr r5
   192b0:	andeq	r1, r3, r4, ror #4
   192b4:	andeq	r8, r3, r4, ror #22
   192b8:	andeq	r1, r3, ip, asr r2
   192bc:	strdeq	r1, [r3], -r0
   192c0:	strdeq	r1, [r3], -r4
   192c4:	andeq	pc, r4, sl, ror #6
   192c8:	ldrteq	pc, [r0], #2271	; 0x8df	; <UNPREDICTABLE>
   192cc:	bicseq	pc, r4, r7, lsl #2
   192d0:			; <UNDEFINED> instruction: 0x677968da
   192d4:	ldmvs	r9, {r3, r4, r5, r6, sl, lr}
   192d8:			; <UNDEFINED> instruction: 0xf824f00f
   192dc:			; <UNDEFINED> instruction: 0x46062114
   192e0:			; <UNDEFINED> instruction: 0xf01b4620
   192e4:	movwcs	pc, #35783	; 0x8bc7	; <UNPREDICTABLE>
   192e8:	rsbcs	r4, r0, r4, lsl #12
   192ec:			; <UNDEFINED> instruction: 0xf01b6123
   192f0:	svcvs	0x0079fb17
   192f4:	ldrsbcs	pc, [r4, #-138]!	; 0xffffff76	; <UNPREDICTABLE>
   192f8:	strcc	pc, [r4], #2271	; 0x8df
   192fc:	ldrbtmi	r6, [fp], #-12
   19300:	stmib	r4, {r0, r1, r5, sp, lr}^
   19304:	bcs	31310 <ASN1_STRING_length@plt+0x2aaa8>
   19308:	rsbshi	pc, sp, #0
   1930c:	blcs	37360 <ASN1_STRING_length@plt+0x30af8>
   19310:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
   19314:	strdlt	r6, [fp, #-219]	; 0xffffff25
   19318:	strbtne	pc, [r8], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1931c:			; <UNDEFINED> instruction: 0x4620461a
   19320:	ldrbtmi	r2, [r9], #-770	; 0xfffffcfe
   19324:	blx	ed7322 <rpl_re_syntax_options@@Base+0xe69842>
   19328:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr}
   1932c:	ldrdcc	pc, [r4], r7	; <UNPREDICTABLE>
   19330:	ldrbeq	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   19334:	ldrbtmi	r6, [r8], #-2266	; 0xfffff726
   19338:			; <UNDEFINED> instruction: 0xf00e6899
   1933c:			; <UNDEFINED> instruction: 0x4602fff3
   19340:			; <UNDEFINED> instruction: 0xf8dfb130
   19344:	strtmi	r1, [r0], -r8, asr #8
   19348:	ldrbtmi	r2, [r9], #-770	; 0xfffffcfe
   1934c:	blx	9d734a <rpl_re_syntax_options@@Base+0x96986a>
   19350:	andcs	r6, r0, #504	; 0x1f8
   19354:	ldmdavs	r0!, {r0, r3, r4, r6, r9, sl, lr}
   19358:	mrc2	7, 7, pc, cr8, cr12, {7}
   1935c:	ldrtmi	r4, [r0], -r4, lsl #12
   19360:	blx	ff3d735c <rpl_re_syntax_options@@Base+0xff36987c>
   19364:	vmull.s8	q9, d0, d0
   19368:			; <UNDEFINED> instruction: 0xf8df8115
   1936c:	vst3.8	{d17-d19}, [pc :128], r4
   19370:	vst2.32	{d19-d22}, [pc], r0
   19374:	ldrbmi	r7, [r8], -r0, lsl #4
   19378:			; <UNDEFINED> instruction: 0xf0094479
   1937c:	mcr	13, 0, pc, cr10, cr7, {1}	; <UNPREDICTABLE>
   19380:	stmdacs	r0, {r4, r7, r9, fp}
   19384:			; <UNDEFINED> instruction: 0x81a3f000
   19388:			; <UNDEFINED> instruction: 0x2098f8d7
   1938c:	andsvs	r2, r3, r0, lsl #6
   19390:	blcs	373a4 <ASN1_STRING_length@plt+0x30b3c>
   19394:			; <UNDEFINED> instruction: 0x83a3f000
   19398:	msrcc	SPSR_fxc, sl	; <illegal shifter operand>
   1939c:			; <UNDEFINED> instruction: 0xf0402b00
   193a0:	mrc	5, 0, r8, cr10, cr12, {6}
   193a4:			; <UNDEFINED> instruction: 0xf1070a90
   193a8:			; <UNDEFINED> instruction: 0xf7fd06c8
   193ac:			; <UNDEFINED> instruction: 0xf8d7f80d
   193b0:			; <UNDEFINED> instruction: 0x46031098
   193b4:	eorsvs	r6, r3, r0, asr #16
   193b8:	ldc2	7, cr15, [sl], {253}	; 0xfd
   193bc:	ldrmi	r1, [ip], -r3, lsl #28
   193c0:	rsbshi	pc, r1, #192, 4
   193c4:			; <UNDEFINED> instruction: 0x3090f8d7
   193c8:			; <UNDEFINED> instruction: 0xf7ec6b18
   193cc:			; <UNDEFINED> instruction: 0xf8d7ee02
   193d0:			; <UNDEFINED> instruction: 0xf8d71098
   193d4:	movwcs	r2, #144	; 0x90
   193d8:	tstvs	r3, #8, 16	; 0x80000
   193dc:	blx	1b55452 <rpl_re_syntax_options@@Base+0x1ae7972>
   193e0:			; <UNDEFINED> instruction: 0x2090f8d7
   193e4:	ldrtmi	r4, [r0], -r3, lsl #12
   193e8:			; <UNDEFINED> instruction: 0xf7fc6313
   193ec:	cdp	14, 1, cr15, cr10, cr15, {1}
   193f0:			; <UNDEFINED> instruction: 0xf7ec0a90
   193f4:	stclcs	13, cr14, [r8], {238}	; 0xee
   193f8:	eorshi	pc, sp, #0
   193fc:	andcs	r4, r5, #3751936	; 0x394000
   19400:	ldrbtmi	r2, [r9], #-0
   19404:	cdp	7, 1, cr15, cr8, cr12, {7}
   19408:			; <UNDEFINED> instruction: 0x3098f8d7
   1940c:			; <UNDEFINED> instruction: 0x46046819
   19410:			; <UNDEFINED> instruction: 0xf0002900
   19414:	andcs	r8, r7, sp, lsr #4
   19418:			; <UNDEFINED> instruction: 0xf896f01b
   1941c:	strtmi	r4, [r1], -r2, lsl #12
   19420:			; <UNDEFINED> instruction: 0xf0052001
   19424:	ldc	8, cr15, [pc, #1020]	; 19828 <ASN1_STRING_length@plt+0x12fc0>
   19428:			; <UNDEFINED> instruction: 0xf8d78ad4
   1942c:			; <UNDEFINED> instruction: 0x26043098
   19430:			; <UNDEFINED> instruction: 0xf7ec6818
   19434:	cdp	13, 1, cr14, cr8, cr14, {6}
   19438:			; <UNDEFINED> instruction: 0xf7ff5a10
   1943c:	ldmibmi	r6, {r0, r1, r2, r5, r7, r8, fp, ip, sp, pc}^
   19440:	beq	454cb0 <rpl_re_syntax_options@@Base+0x3e71d0>
   19444:			; <UNDEFINED> instruction: 0xf0154479
   19448:			; <UNDEFINED> instruction: 0xf8d8f90b
   1944c:	ldrmi	r3, [ip], r0
   19450:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, r9, sl, fp, sp, lr}
   19454:	movwcs	fp, #3848	; 0xf08
   19458:			; <UNDEFINED> instruction: 0xf7ff667b
   1945c:			; <UNDEFINED> instruction: 0x4635b9f6
   19460:	blx	1bd745c <rpl_re_syntax_options@@Base+0x1b6997c>
   19464:			; <UNDEFINED> instruction: 0xf7ff2618
   19468:			; <UNDEFINED> instruction: 0xee08b991
   1946c:			; <UNDEFINED> instruction: 0x26050a10
   19470:			; <UNDEFINED> instruction: 0xf7ff4605
   19474:	stmibmi	r9, {r0, r1, r3, r7, r8, fp, ip, sp, pc}^
   19478:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1947c:			; <UNDEFINED> instruction: 0xf8f0f015
   19480:			; <UNDEFINED> instruction: 0xf47f2800
   19484:			; <UNDEFINED> instruction: 0xf7ffa8dd
   19488:			; <UNDEFINED> instruction: 0xf107bbb5
   1948c:	ldmdavs	r0!, {r2, r3, r4, r6, r7, r8, r9}
   19490:	ldrmi	r2, [r9], -r1, lsl #4
   19494:			; <UNDEFINED> instruction: 0xf7ee461c
   19498:	mrcvs	14, 3, APSR_nzcv, cr11, cr13, {6}
   1949c:			; <UNDEFINED> instruction: 0xf0002800
   194a0:	ldrmi	r8, [r8], -r0, asr #2
   194a4:			; <UNDEFINED> instruction: 0xf7fa2100
   194a8:	mcr	8, 0, pc, cr10, cr3, {6}	; <UNPREDICTABLE>
   194ac:	stmdacs	r0, {r4, r7, r9, fp}
   194b0:	addhi	pc, fp, r0
   194b4:			; <UNDEFINED> instruction: 0xf7f94621
   194b8:	strmi	pc, [r6], -sp, lsl #31
   194bc:	beq	fe454d2c <rpl_re_syntax_options@@Base+0xfe3e724c>
   194c0:			; <UNDEFINED> instruction: 0xfffef7f9
   194c4:			; <UNDEFINED> instruction: 0xf43e2e00
   194c8:	ldcmi	15, cr10, [r5], #284	; 0x11c
   194cc:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}
   194d0:			; <UNDEFINED> instruction: 0xf8b4f7ef
   194d4:	stmdacs	r0, {r3, r4, r5, r6, r9, sl, sp, lr}
   194d8:	msrhi	CPSR_xc, r0
   194dc:	tstcs	r1, r0, lsr #16
   194e0:			; <UNDEFINED> instruction: 0xff38f7ee
   194e4:			; <UNDEFINED> instruction: 0xf8d47b23
   194e8:	andcs	fp, r5, #0
   194ec:	stmdacs	sl, {r0, r1, r3, r4, r5, r6, r7, r8, r9, sp, lr}
   194f0:	addhi	pc, fp, r0
   194f4:	ldrbtmi	r4, [r9], #-2475	; 0xfffff655
   194f8:			; <UNDEFINED> instruction: 0xf7ec2000
   194fc:	stmdavs	r1!, {r1, r2, r3, r4, r7, r8, sl, fp, sp, lr, pc}^
   19500:	andcs	r4, r7, r6, lsl #12
   19504:			; <UNDEFINED> instruction: 0xf820f01b
   19508:	ldrtmi	r6, [r1], -r3, lsr #17
   1950c:	andcs	r4, r0, r2, lsl #12
   19510:			; <UNDEFINED> instruction: 0xf888f005
   19514:	msrcc	SPSR_fxc, sl	; <illegal shifter operand>
   19518:			; <UNDEFINED> instruction: 0xf0402b00
   1951c:	blmi	fe8b993c <rpl_re_syntax_options@@Base+0xfe84be5c>
   19520:	blvc	16ea714 <rpl_re_syntax_options@@Base+0x167cc34>
   19524:	blcs	32118 <ASN1_STRING_length@plt+0x2b8b0>
   19528:	svcge	0x0083f43e
   1952c:	movwmi	lr, #10709	; 0x29d5
   19530:	vqrdmulh.s<illegal width 8>	d18, d0, d0
   19534:	bmi	fe77a904 <rpl_re_syntax_options@@Base+0xfe70ce24>
   19538:	cfmadd32	mvax0, mvfx2, mvfx10, mvfx0
   1953c:			; <UNDEFINED> instruction: 0xf8c7ba10
   19540:	ldrbtmi	sl, [sl], #-100	; 0xffffff9c
   19544:			; <UNDEFINED> instruction: 0x46ca46b3
   19548:	ldrmi	r4, [r6], -r1, asr #13
   1954c:	ldrmi	r4, [sp], -r8, lsr #13
   19550:			; <UNDEFINED> instruction: 0xf10be005
   19554:	strcc	r0, [ip], #-2817	; 0xfffff4ff
   19558:			; <UNDEFINED> instruction: 0xf00045ab
   1955c:	stmdavs	r1!, {r0, r2, r3, r5, r7, pc}
   19560:			; <UNDEFINED> instruction: 0xf0154630
   19564:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, fp, ip, sp, lr, pc}
   19568:			; <UNDEFINED> instruction: 0x4645d1f3
   1956c:	strbmi	r4, [r8], r0, lsr #12
   19570:			; <UNDEFINED> instruction: 0xf8d746d1
   19574:			; <UNDEFINED> instruction: 0xf7fda064
   19578:	stmiavs	fp!, {r0, r1, r5, r7, r8, fp, ip, sp, lr, pc}^
   1957c:	mrc	6, 0, r4, cr10, cr14, {2}
   19580:			; <UNDEFINED> instruction: 0x1e5aba10
   19584:	vqsub.u8	d4, d16, d18
   19588:	bvs	ffef9b2c <rpl_re_syntax_options@@Base+0xffe8c04c>
   1958c:	ldrbtvs	r6, [fp], -sl, ror #1
   19590:	svclt	0x004ff7fe
   19594:	ldrbtmi	r4, [fp], #-2950	; 0xfffff47a
   19598:	tstlt	sl, sl, lsl pc
   1959c:	ldrmi	r6, [fp, #2075]	; 0x81b
   195a0:	ldrthi	pc, [r2], #0	; <UNPREDICTABLE>
   195a4:	bhi	1d54c28 <rpl_re_syntax_options@@Base+0x1ce7148>
   195a8:			; <UNDEFINED> instruction: 0xf7ef4658
   195ac:			; <UNDEFINED> instruction: 0x262cfa1b
   195b0:	bpl	454e18 <rpl_re_syntax_options@@Base+0x3e7338>
   195b4:	stmialt	sl!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   195b8:			; <UNDEFINED> instruction: 0x4620497e
   195bc:	ldrbtmi	r2, [r9], #-768	; 0xfffffd00
   195c0:			; <UNDEFINED> instruction: 0xf9ecf7fd
   195c4:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, r8, r9, sl, fp, sp, lr}
   195c8:	ldmdbmi	fp!, {r2, r5, r7, r9, sl, sp, lr, pc}^
   195cc:	cdp	2, 0, cr2, cr8, cr5, {0}
   195d0:			; <UNDEFINED> instruction: 0x26010a10
   195d4:	mrc	4, 0, r4, cr10, cr9, {3}
   195d8:			; <UNDEFINED> instruction: 0xf7ec5a90
   195dc:	ldclvs	13, cr14, [sl], #-184	; 0xffffff48
   195e0:			; <UNDEFINED> instruction: 0xf8c74b76
   195e4:	ldmpl	r3, {r3, r4, r7}^
   195e8:	ldrdeq	pc, [r8], -fp
   195ec:			; <UNDEFINED> instruction: 0xf8c7681a
   195f0:			; <UNDEFINED> instruction: 0xf01b20a4
   195f4:			; <UNDEFINED> instruction: 0xf8d7f8d7
   195f8:			; <UNDEFINED> instruction: 0xf8d720a4
   195fc:			; <UNDEFINED> instruction: 0x46031098
   19600:			; <UNDEFINED> instruction: 0xf0054630
   19604:			; <UNDEFINED> instruction: 0xf7fff80f
   19608:	stmdbmi	sp!, {r0, r6, r7, fp, ip, sp, pc}^
   1960c:			; <UNDEFINED> instruction: 0xe7734479
   19610:			; <UNDEFINED> instruction: 0x46586abb
   19614:	ldmib	r7, {r8, r9, ip, pc}^
   19618:			; <UNDEFINED> instruction: 0xf7fc2308
   1961c:	stmdacs	r0, {r0, r1, r3, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   19620:	ldmdbge	lr!, {r0, r1, r2, r3, r4, r5, r6, sl, ip, sp, lr, pc}^
   19624:	blmi	1a126a8 <rpl_re_syntax_options@@Base+0x19a4bc8>
   19628:	svcvc	0x001a447b
   1962c:	ldmdavs	fp, {r1, r3, r4, r8, ip, sp, pc}
   19630:			; <UNDEFINED> instruction: 0xf000459b
   19634:	ldfd	f0, [pc, #416]	; 197dc <ASN1_STRING_length@plt+0x12f74>
   19638:			; <UNDEFINED> instruction: 0x46588a50
   1963c:			; <UNDEFINED> instruction: 0xf9d2f7ef
   19640:	cfmsub32	mvax0, mvfx2, mvfx8, mvfx4
   19644:			; <UNDEFINED> instruction: 0xf7ff5a10
   19648:	ldmdami	pc, {r0, r5, r7, fp, ip, sp, pc}^	; <UNPREDICTABLE>
   1964c:			; <UNDEFINED> instruction: 0xf0054478
   19650:			; <UNDEFINED> instruction: 0xf8daf85b
   19654:			; <UNDEFINED> instruction: 0xf7fe11f8
   19658:			; <UNDEFINED> instruction: 0xf7edbf31
   1965c:	andcs	lr, sl, #14024704	; 0xd60000
   19660:	andvs	r4, r6, r1, lsr r6
   19664:	cfmsub32	mvax0, mvfx4, mvfx10, mvfx4
   19668:			; <UNDEFINED> instruction: 0xf7ec0a10
   1966c:			; <UNDEFINED> instruction: 0x460bec54
   19670:	tstmi	r0, pc, rrx	; <UNPREDICTABLE>
   19674:	strmi	r4, [r2], -fp, lsl #5
   19678:	rscscc	pc, pc, pc, asr #32
   1967c:	addmi	fp, r2, #8, 30
   19680:	adcshi	pc, r9, r0
   19684:	ldrdne	pc, [r0], -r8
   19688:	bcs	2b0c0 <ASN1_STRING_length@plt+0x24858>
   1968c:			; <UNDEFINED> instruction: 0x4613461c
   19690:	strcc	lr, [r8], #-2503	; 0xfffff639
   19694:	movweq	pc, #372	; 0x174	; <UNPREDICTABLE>
   19698:	ldmge	r3, {r0, r1, r2, r3, r4, r5, r7, r9, sl, ip, sp, lr, pc}^
   1969c:	mvnscc	pc, #79	; 0x4f
   196a0:	ldrbtcc	pc, [pc], #79	; 196a8 <ASN1_STRING_length@plt+0x12e40>	; <UNPREDICTABLE>
   196a4:	strcc	lr, [r8], #-2503	; 0xfffff639
   196a8:	stmialt	fp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   196ac:			; <UNDEFINED> instruction: 0xf948f7fd
   196b0:	blcc	157f4 <ASN1_STRING_length@plt+0xef8c>
   196b4:	ldmdblt	r4!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   196b8:			; <UNDEFINED> instruction: 0x46456afb
   196bc:	blt	454f2c <rpl_re_syntax_options@@Base+0x3e744c>
   196c0:	ldrbmi	r4, [r1], r8, asr #13
   196c4:	ldrdge	pc, [r4], #-135	; 0xffffff79	; <UNPREDICTABLE>
   196c8:			; <UNDEFINED> instruction: 0xf7fe667b
   196cc:	ldmdbmi	pc!, {r1, r4, r5, r7, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   196d0:	cdp	2, 0, cr2, cr8, cr5, {0}
   196d4:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
   196d8:	stc	7, cr15, [lr], #944	; 0x3b0
   196dc:	adceq	pc, r4, r7, asr #17
   196e0:			; <UNDEFINED> instruction: 0xf7ef4658
   196e4:			; <UNDEFINED> instruction: 0xf8d7f963
   196e8:	strmi	r1, [r2], -r4, lsr #1
   196ec:	beq	fe454f5c <rpl_re_syntax_options@@Base+0xfe3e747c>
   196f0:			; <UNDEFINED> instruction: 0xff98f004
   196f4:	ldrbtmi	r4, [fp], #-2870	; 0xfffff4ca
   196f8:	bcs	39368 <ASN1_STRING_length@plt+0x32b00>
   196fc:	bge	ff396800 <rpl_re_syntax_options@@Base+0xff328d20>
   19700:	ldrmi	r6, [fp, #2075]	; 0x81b
   19704:	bge	ff296908 <rpl_re_syntax_options@@Base+0xff228e28>
   19708:			; <UNDEFINED> instruction: 0xf91af7fd
   1970c:	bpl	454f74 <rpl_re_syntax_options@@Base+0x3e7494>
   19710:			; <UNDEFINED> instruction: 0xf7ff2618
   19714:			; <UNDEFINED> instruction: 0xf7fdb83b
   19718:			; <UNDEFINED> instruction: 0x4625f913
   1971c:			; <UNDEFINED> instruction: 0xf7ff2616
   19720:			; <UNDEFINED> instruction: 0xf7fdb835
   19724:			; <UNDEFINED> instruction: 0xf7fef90d
   19728:	stmdami	sl!, {r0, r1, r2, r4, r9, sl, fp, ip, sp, pc}
   1972c:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
   19730:			; <UNDEFINED> instruction: 0xffeaf004
   19734:	blmi	a53308 <rpl_re_syntax_options@@Base+0x9e5828>
   19738:	svcvc	0x001a447b
   1973c:	ldmdavs	fp, {r1, r3, r4, r8, ip, sp, pc}
   19740:			; <UNDEFINED> instruction: 0xf000455b
   19744:	cfldrs	mvf8, [pc, #236]	; 19838 <ASN1_STRING_length@plt+0x12fd0>
   19748:	ldrbmi	r8, [r8], -ip, lsl #20
   1974c:			; <UNDEFINED> instruction: 0xf94af7ef
   19750:	mrc	6, 0, r2, cr8, cr5, {1}
   19754:			; <UNDEFINED> instruction: 0xf7ff5a10
   19758:	stmdami	r0!, {r0, r3, r4, fp, ip, sp, pc}
   1975c:			; <UNDEFINED> instruction: 0xf0044478
   19760:			; <UNDEFINED> instruction: 0xf7ffffd3
   19764:	ldrtmi	fp, [r0], -sp, ror #20
   19768:	stmdals	sl, {r0, r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
   1976c:	ldrbtcc	pc, [pc], #79	; 19774 <ASN1_STRING_length@plt+0x12f0c>	; <UNPREDICTABLE>
   19770:	bl	3d7728 <rpl_re_syntax_options@@Base+0x369c48>
   19774:	svclt	0x006af7fe
   19778:	andeq	r0, r0, r0
   1977c:	strdeq	r0, [r3], -r4
   19780:	andeq	r1, r3, lr, rrx
   19784:	ldrdeq	r0, [r3], -r2
   19788:	muleq	r3, r2, r1
   1978c:	andeq	r0, r3, sl, ror #29
   19790:			; <UNDEFINED> instruction: 0xffffd13d
   19794:	ldrdeq	r0, [r3], -lr
   19798:	strdeq	r0, [r3], -r8
   1979c:	andeq	r0, r3, r6, ror #28
   197a0:	andeq	lr, r4, r4, lsr #31
   197a4:	andeq	r0, r3, lr, lsr lr
   197a8:	andeq	lr, r4, r0, asr pc
   197ac:	andeq	r0, r3, lr, asr sl
   197b0:	ldrdeq	lr, [r4], -sl
   197b4:	andeq	r0, r3, sl, lsr #23
   197b8:	andeq	r5, r2, r8, ror #7
   197bc:	andeq	r0, r0, ip, ror #9
   197c0:	strdeq	r0, [r3], -ip
   197c4:	andeq	lr, r4, r8, asr #28
   197c8:			; <UNDEFINED> instruction: 0x00030db0
   197cc:	muleq	r3, lr, ip
   197d0:	andeq	lr, r4, sl, ror sp
   197d4:	andeq	r0, r3, lr, lsr #24
   197d8:	andeq	lr, r4, r8, lsr sp
   197dc:	andeq	r0, r3, r8, asr #20
   197e0:	stmib	r7, {r4, r5, r9, sl, lr}^
   197e4:			; <UNDEFINED> instruction: 0xf8d78902
   197e8:	ldmib	r7, {r5, sp, pc}^
   197ec:			; <UNDEFINED> instruction: 0xf7ec980a
   197f0:			; <UNDEFINED> instruction: 0xf7ffead0
   197f4:	stmdavs	r1!, {r1, r2, r4, r5, r6, r7, r9, fp, ip, sp, pc}
   197f8:	ldrdeq	pc, [r0], -r8
   197fc:	strmi	r2, [r4], r2, lsr #18
   19800:	svcge	0x0043f47f
   19804:	ldclvs	7, cr14, [r9], #-296	; 0xfffffed8
   19808:	bmi	feeac6f4 <rpl_re_syntax_options@@Base+0xfee3ec14>
   1980c:	stmiapl	fp, {r1, r3, r4, r5, r7, fp, lr}^
   19810:	ldrbtmi	r4, [r8], #-1146	; 0xfffffb86
   19814:			; <UNDEFINED> instruction: 0xf00e6819
   19818:	strmi	pc, [r2], -r5, lsl #27
   1981c:			; <UNDEFINED> instruction: 0xf43f2800
   19820:	ldmibmi	r6!, {r0, r4, r6, r7, r9, sl, fp, sp, pc}
   19824:	movwcs	r4, #9760	; 0x2620
   19828:			; <UNDEFINED> instruction: 0xf7fd4479
   1982c:	svcvs	0x007bf8b7
   19830:	strb	r6, [pc, #-2076]!	; 1901c <ASN1_STRING_length@plt+0x127b4>
   19834:	ldrbtmi	r4, [fp], #-2994	; 0xfffff44e
   19838:	tstlt	sl, sl, lsl pc
   1983c:	ldrbmi	r6, [fp, #-2075]	; 0xfffff7e5
   19840:	strbhi	pc, [fp, #-0]!	; <UNPREDICTABLE>
   19844:	bhi	fea94ec8 <rpl_re_syntax_options@@Base+0xfea273e8>
   19848:			; <UNDEFINED> instruction: 0xf7ef4658
   1984c:	ldrtcs	pc, [r4], -fp, asr #17	; <UNPREDICTABLE>
   19850:	bpl	4550b8 <rpl_re_syntax_options@@Base+0x3e75d8>
   19854:	svclt	0x009af7fe
   19858:	andcs	r1, ip, #158720	; 0x26c00
   1985c:	stmiane	r1!, {r0, r8, r9, fp, ip, sp}
   19860:	blx	ab0ea <rpl_re_syntax_options@@Base+0x3d60a>
   19864:			; <UNDEFINED> instruction: 0xf7ecf203
   19868:	stmiavs	sl!, {r1, r4, r6, r9, sl, fp, sp, lr, pc}^
   1986c:	str	r3, [ip], r1, lsl #20
   19870:	ldrbtmi	r4, [sl], #-2724	; 0xfffff55c
   19874:			; <UNDEFINED> instruction: 0xf8d7e5d3
   19878:	ldmdavs	r8, {r3, r4, r7, ip, sp}
   1987c:	ldrdcc	pc, [r4], r7	; <UNPREDICTABLE>
   19880:			; <UNDEFINED> instruction: 0xf7ec677b
   19884:			; <UNDEFINED> instruction: 0xf7feeba6
   19888:	ldrtmi	fp, [r0], -sp, ror #27
   1988c:	stmdals	sl, {r0, r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
   19890:	streq	pc, [r1], #-111	; 0xffffff91
   19894:	b	1f5784c <rpl_re_syntax_options@@Base+0x1ee9d6c>
   19898:	mrclt	7, 6, APSR_nzcv, cr8, cr14, {7}
   1989c:	bpl	455104 <rpl_re_syntax_options@@Base+0x3e7624>
   198a0:			; <UNDEFINED> instruction: 0xf7fe2636
   198a4:	andcs	fp, r0, r3, ror pc
   198a8:	bhi	fe454f2c <rpl_re_syntax_options@@Base+0xfe3e744c>
   198ac:	ldcl	7, cr15, [r8, #-944]!	; 0xfffffc50
   198b0:			; <UNDEFINED> instruction: 0xf00e2618
   198b4:	ldmibmi	r4, {r0, r1, r2, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   198b8:	ldrbtmi	r4, [r9], #-1570	; 0xfffff9de
   198bc:	andcs	r4, r0, r3, lsl #12
   198c0:			; <UNDEFINED> instruction: 0xf004469a
   198c4:	ldmibmi	r1, {r0, r1, r2, r3, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   198c8:	andcs	r2, r0, r5, lsl #4
   198cc:			; <UNDEFINED> instruction: 0xf7ec4479
   198d0:	stmibmi	pc, {r2, r4, r5, r7, r8, r9, fp, sp, lr, pc}	; <UNPREDICTABLE>
   198d4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   198d8:	andcs	r4, r0, r5, lsl #12
   198dc:	bl	feb57894 <rpl_re_syntax_options@@Base+0xfeae9db4>
   198e0:	andcs	r4, r7, r1, lsl #12
   198e4:	mrc2	0, 1, pc, cr0, cr10, {0}
   198e8:	ldrbmi	r4, [r2], -r9, lsr #12
   198ec:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx3
   198f0:	andls	r5, r0, r0, lsl sl
   198f4:			; <UNDEFINED> instruction: 0xf0042001
   198f8:	mrc	14, 0, APSR_nzcv, cr10, cr5, {4}
   198fc:			; <UNDEFINED> instruction: 0xf7ec0a90
   19900:			; <UNDEFINED> instruction: 0xf7feeb68
   19904:	cdp	15, 0, cr11, cr8, cr3, {2}
   19908:			; <UNDEFINED> instruction: 0x26040a10
   1990c:			; <UNDEFINED> instruction: 0xf818f7fd
   19910:	bpl	455178 <rpl_re_syntax_options@@Base+0x3e7698>
   19914:	svclt	0x003af7fe
   19918:	mrc	14, 5, r6, cr0, cr11, {7}
   1991c:			; <UNDEFINED> instruction: 0xf8c78a6a
   19920:	ldmdavc	fp, {r5, r7, ip, lr}
   19924:	blmi	1f05d98 <rpl_re_syntax_options@@Base+0x1e982b8>
   19928:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   1992c:			; <UNDEFINED> instruction: 0xf8d7735a
   19930:	ldclvs	0, cr3, [sp], {144}	; 0x90
   19934:			; <UNDEFINED> instruction: 0xf0002d00
   19938:			; <UNDEFINED> instruction: 0xf89a8317
   1993c:	blcs	25fa4 <ASN1_STRING_length@plt+0x1f73c>
   19940:	sbcshi	pc, r3, #0
   19944:			; <UNDEFINED> instruction: 0x6090f8d7
   19948:	ldmdami	r3!, {r0, r3, r5, r9, sl, lr}^
   1994c:	ldrbtmi	r2, [r8], #-769	; 0xfffffcff
   19950:	rsbcc	pc, ip, r6, lsl #17
   19954:	stc2l	0, cr15, [r6], #56	; 0x38
   19958:	ldclvs	6, cr4, [r0], #20
   1995c:	bl	e57914 <rpl_re_syntax_options@@Base+0xde9e34>
   19960:			; <UNDEFINED> instruction: 0xf8d764f5
   19964:			; <UNDEFINED> instruction: 0xf8933090
   19968:	stmdbcs	r0, {r4, r6, ip}
   1996c:	rschi	pc, r2, #0
   19970:	msrcc	SPSR_fs, sl	; <illegal shifter operand>
   19974:			; <UNDEFINED> instruction: 0xf8d72201
   19978:			; <UNDEFINED> instruction: 0xf8811090
   1997c:	cmplt	r3, r0, asr r0
   19980:			; <UNDEFINED> instruction: 0x0090f8d7
   19984:			; <UNDEFINED> instruction: 0x5051f890
   19988:			; <UNDEFINED> instruction: 0xf7fcb92d
   1998c:	ldmdacs	r9, {r0, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   19990:			; <UNDEFINED> instruction: 0xf47e4606
   19994:			; <UNDEFINED> instruction: 0xf8d7aefb
   19998:			; <UNDEFINED> instruction: 0xf8d92090
   1999c:	ldrmi	r3, [r1], -r0
   199a0:	ldrdcs	pc, [r0], r7	; <UNPREDICTABLE>
   199a4:	ldmdavc	r8, {r1, r3, r6, r7, r9, sp, lr}
   199a8:			; <UNDEFINED> instruction: 0xf0402800
   199ac:	ldmdbmi	fp, {r1, r2, r4, r5, r7, r8, r9, pc}^
   199b0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   199b4:	bl	105796c <rpl_re_syntax_options@@Base+0xfe9e8c>
   199b8:			; <UNDEFINED> instruction: 0xf87ef01b
   199bc:			; <UNDEFINED> instruction: 0x3090f8d7
   199c0:			; <UNDEFINED> instruction: 0xf89a6298
   199c4:			; <UNDEFINED> instruction: 0xf8d8322c
   199c8:	blcs	199d0 <ASN1_STRING_length@plt+0x13168>
   199cc:	rscshi	pc, r6, r0
   199d0:			; <UNDEFINED> instruction: 0x6c7a4b53
   199d4:			; <UNDEFINED> instruction: 0x677b58d3
   199d8:	blcs	33a4c <ASN1_STRING_length@plt+0x2d1e4>
   199dc:	rschi	pc, lr, r0
   199e0:	ldrbtmi	r4, [r9], #-2384	; 0xfffff6b0
   199e4:	blx	4579e0 <rpl_re_syntax_options@@Base+0x3e9f00>
   199e8:	sbceq	pc, r8, #-1073741823	; 0xc0000001
   199ec:	biceq	pc, r4, r7, lsl #2
   199f0:	ldrbvs	r2, [sl, r0, lsl #6]!
   199f4:	addne	pc, r0, r7, asr #17
   199f8:	sbccc	pc, r4, r7, lsl #17
   199fc:	sbceq	pc, r8, r7, asr #17
   19a00:			; <UNDEFINED> instruction: 0xf0002800
   19a04:	bmi	123acc0 <rpl_re_syntax_options@@Base+0x11cd1e0>
   19a08:	ldrbeq	pc, [r4], r7, lsl #2	; <UNPREDICTABLE>
   19a0c:	rsbsge	pc, r0, r7, asr #17
   19a10:	ldrbtmi	r4, [sl], #-1565	; 0xfffff9e3
   19a14:	cfmsub32	mvax6, mvfx4, mvfx8, mvfx10
   19a18:			; <UNDEFINED> instruction: 0x46c14a10
   19a1c:	bcs	fe455244 <rpl_re_syntax_options@@Base+0xfe3e7764>
   19a20:	ldrtmi	r4, [r0], r2, asr #20
   19a24:	addcc	pc, r8, r7, asr #17
   19a28:			; <UNDEFINED> instruction: 0xf8d7447a
   19a2c:	mcr	0, 0, r6, cr9, cr8, {4}
   19a30:	ands	r2, r5, r0, lsl sl
   19a34:			; <UNDEFINED> instruction: 0xf8c72a11
   19a38:	swple	r3, r8, [sp]
   19a3c:	bne	fe4552a4 <rpl_re_syntax_options@@Base+0xfe3e77c4>
   19a40:	mrc2	0, 1, pc, cr2, cr4, {0}
   19a44:	ldrdcc	pc, [r8], r7
   19a48:			; <UNDEFINED> instruction: 0xf8d7461a
   19a4c:	stmdacs	r0, {r3, r4, r7, ip, sp}
   19a50:	ldrmi	fp, [sl], -r8, lsl #30
   19a54:	addcs	pc, r8, r7, asr #17
   19a58:	ldrdcs	pc, [r0], r7
   19a5c:	andsvc	r2, r3, r0, lsl #6
   19a60:	ldrdcc	pc, [r0], r7
   19a64:	svcvs	0x00f84642
   19a68:	movwls	r4, #1585	; 0x631
   19a6c:			; <UNDEFINED> instruction: 0xf7fd233b
   19a70:			; <UNDEFINED> instruction: 0x4603fa79
   19a74:	subsle	r2, pc, r0, lsl #16
   19a78:	andeq	lr, r0, #3506176	; 0x358000
   19a7c:	bcs	1e02cc <rpl_re_syntax_options@@Base+0x1727ec>
   19a80:	mrc	1, 0, sp, cr9, cr8, {6}
   19a84:			; <UNDEFINED> instruction: 0xf0141a10
   19a88:	stmdacs	r0, {r0, r1, r2, r3, r9, sl, fp, ip, sp, lr, pc}
   19a8c:	strtmi	sp, [r8], -r4, ror #3
   19a90:	b	fe7d7a48 <rpl_re_syntax_options@@Base+0xfe769f68>
   19a94:	ldrdeq	lr, [r0, -r8]
   19a98:	blx	ff455ada <rpl_re_syntax_options@@Base+0xff3e7ffa>
   19a9c:	ldrb	r4, [fp, r5, lsl #12]
   19aa0:	strtmi	r4, [r1], -r3, lsr #16
   19aa4:			; <UNDEFINED> instruction: 0xf0044478
   19aa8:			; <UNDEFINED> instruction: 0xf7fffe2f
   19aac:	blmi	887f7c <rpl_re_syntax_options@@Base+0x81a49c>
   19ab0:	bhi	1ad5578 <rpl_re_syntax_options@@Base+0x1a67a98>
   19ab4:	svcvc	0x001a447b
   19ab8:	ldmdavs	fp, {r1, r3, r4, r8, ip, sp, pc}
   19abc:			; <UNDEFINED> instruction: 0xf000455b
   19ac0:			; <UNDEFINED> instruction: 0x46588435
   19ac4:			; <UNDEFINED> instruction: 0xff8ef7ee
   19ac8:			; <UNDEFINED> instruction: 0xf7fe2500
   19acc:	mrc	14, 5, fp, cr0, cr15, {2}
   19ad0:	strtcs	r8, [sl], -sl, ror #20
   19ad4:	mrc	7, 5, lr, cr0, cr8, {7}
   19ad8:	strmi	r8, [r6], -sl, ror #20
   19adc:			; <UNDEFINED> instruction: 0xf7ece7f4
   19ae0:	str	lr, [fp], #2680	; 0xa78
   19ae4:			; <UNDEFINED> instruction: 0xff2cf7fc
   19ae8:	ldclt	7, cr15, [fp, #1016]!	; 0x3f8
   19aec:	andeq	r0, r0, r0
   19af0:	andeq	r0, r0, r4, lsr #9
   19af4:	andeq	r0, r3, r8, lsr r9
   19af8:	andeq	r0, r3, r6, asr #18
   19afc:	andeq	r0, r3, r0, asr #18
   19b00:	andeq	lr, r4, sl, lsr ip
   19b04:	andeq	r0, r3, r2, ror r7
   19b08:	strdeq	r7, [r3], -r6
   19b0c:	andeq	r0, r3, r8, ror #21
   19b10:	strdeq	r0, [r3], -r2
   19b14:	andeq	lr, r4, r6, asr #22
   19b18:	andeq	r1, r3, r2, lsr r0
   19b1c:	andeq	r0, r3, sl, asr #23
   19b20:			; <UNDEFINED> instruction: 0x000004bc
   19b24:	andeq	r0, r3, lr, lsr #23
   19b28:	muleq	r3, sl, fp
   19b2c:	andeq	r5, r2, ip, asr #6
   19b30:	andeq	r0, r3, ip, ror #18
   19b34:			; <UNDEFINED> instruction: 0x0004e9bc
   19b38:	cfmadd32	mvax6, mvfx4, mvfx8, mvfx8
   19b3c:			; <UNDEFINED> instruction: 0x46d14a10
   19b40:	ldrsbtge	pc, [r0], #-135	; 0xffffff79	; <UNPREDICTABLE>
   19b44:			; <UNDEFINED> instruction: 0xf0012d00
   19b48:	strmi	r8, [r1], -sp, lsr #32
   19b4c:	strtmi	r2, [r8], -sl, lsl #4
   19b50:	bl	1e57b08 <rpl_re_syntax_options@@Base+0x1dea028>
   19b54:	msrcc	SPSR_fxc, sl	; <illegal shifter operand>
   19b58:	blcs	2b378 <ASN1_STRING_length@plt+0x24b10>
   19b5c:	andshi	pc, r4, r1, asr #32
   19b60:			; <UNDEFINED> instruction: 0xf7ec4628
   19b64:			; <UNDEFINED> instruction: 0xf8d7ea36
   19b68:			; <UNDEFINED> instruction: 0xf8d73088
   19b6c:	stmib	sp, {r2, r5, r7, sp}^
   19b70:	svcvs	0x007b6300
   19b74:	stmdavs	r9, {r0, r4, r9, sl, lr}^
   19b78:	ldmvs	r3, {r3, r4, fp, sp, lr}^
   19b7c:			; <UNDEFINED> instruction: 0xf7fa6892
   19b80:	stmdacs	r0, {r0, r1, r2, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   19b84:	bicshi	pc, r6, #0
   19b88:	msrcc	SPSR_fxc, sl	; <illegal shifter operand>
   19b8c:			; <UNDEFINED> instruction: 0xf0002b00
   19b90:			; <UNDEFINED> instruction: 0xf8d783e7
   19b94:	ldmib	r3, {r2, r5, r7, ip, sp}^
   19b98:			; <UNDEFINED> instruction: 0xf8d71202
   19b9c:	blcs	25dc4 <ASN1_STRING_length@plt+0x1f55c>
   19ba0:	strbhi	pc, [sp, r0, asr #32]!	; <UNPREDICTABLE>
   19ba4:			; <UNDEFINED> instruction: 0x36c8f8df
   19ba8:			; <UNDEFINED> instruction: 0xf8df447b
   19bac:	movwls	r0, #1736	; 0x6c8
   19bb0:	ldrbtmi	r4, [r8], #-1587	; 0xfffff9cd
   19bb4:	stc2	0, cr15, [r8, #16]!
   19bb8:	ldrdeq	pc, [r0], -r8
   19bbc:	ssatne	pc, #25, pc, asr #17	; <UNPREDICTABLE>
   19bc0:			; <UNDEFINED> instruction: 0xf7fd4479
   19bc4:	strmi	pc, [r5], -r1, lsr #18
   19bc8:	teqcs	fp, r0	; <illegal shifter operand>
   19bcc:	stmdb	r4, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19bd0:	addmi	fp, r5, #208, 2	; 0x34
   19bd4:	addhi	pc, sl, #129	; 0x81
   19bd8:	bmi	455440 <rpl_re_syntax_options@@Base+0x3e7960>
   19bdc:	ldrmi	r4, [sl], -r3, lsl #12
   19be0:	stcne	8, cr15, [r1, #-76]	; 0xffffffb4
   19be4:	vmla.i8	d2, d0, d13
   19be8:	stmdbcs	r8, {r0, r1, r2, r3, r4, r6, r7, r8, pc}
   19bec:	bicshi	pc, pc, r0, lsl #4
   19bf0:	bmi	455418 <rpl_re_syntax_options@@Base+0x3e7938>
   19bf4:	andsvc	r2, r3, r0, lsl #6
   19bf8:	andscc	pc, r6, #10092544	; 0x9a0000
   19bfc:			; <UNDEFINED> instruction: 0xf8dab123
   19c00:	blcs	26468 <ASN1_STRING_length@plt+0x1fc00>
   19c04:	adcshi	pc, r7, r1
   19c08:			; <UNDEFINED> instruction: 0x1670f8df
   19c0c:	ldrdeq	pc, [r0], -r8
   19c10:			; <UNDEFINED> instruction: 0xf7fd4479
   19c14:			; <UNDEFINED> instruction: 0xf8d7f8f9
   19c18:			; <UNDEFINED> instruction: 0xf8df6090
   19c1c:	ldrbtmi	r1, [r9], #-1636	; 0xfffff99c
   19c20:			; <UNDEFINED> instruction: 0xf8d86230
   19c24:			; <UNDEFINED> instruction: 0xf7fd0000
   19c28:	rsbsvs	pc, r0, #15663104	; 0xef0000
   19c2c:			; <UNDEFINED> instruction: 0xf0012800
   19c30:			; <UNDEFINED> instruction: 0xf8df80fe
   19c34:	vst1.16	{d17-d19}, [pc :64], r0
   19c38:	cdp	3, 1, cr7, cr10, cr0, {0}
   19c3c:			; <UNDEFINED> instruction: 0xf8d82a10
   19c40:	ldrbtmi	r0, [r9], #-0
   19c44:			; <UNDEFINED> instruction: 0xf912f7fd
   19c48:			; <UNDEFINED> instruction: 0xf0402800
   19c4c:	movwcs	r8, #447	; 0x1bf
   19c50:	stmib	r7, {sl, sp}^
   19c54:			; <UNDEFINED> instruction: 0xf8df3426
   19c58:	vst1.8	{d17-d19}, [pc :256], r0
   19c5c:	cdp	3, 1, cr7, cr10, cr0, {0}
   19c60:			; <UNDEFINED> instruction: 0xf8d82a10
   19c64:	ldrbtmi	r0, [r9], #-0
   19c68:	bmi	4554d8 <rpl_re_syntax_options@@Base+0x3e79f8>
   19c6c:			; <UNDEFINED> instruction: 0xf8fef7fd
   19c70:			; <UNDEFINED> instruction: 0xf0002800
   19c74:			; <UNDEFINED> instruction: 0xf8d7808c
   19c78:			; <UNDEFINED> instruction: 0xf04f1090
   19c7c:	stmdavc	r3!, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
   19c80:	blcs	335b0 <ASN1_STRING_length@plt+0x2cd48>
   19c84:	msrhi	CPSR_, r0
   19c88:	sbcslt	r3, sl, #67584	; 0x10800
   19c8c:	vpmin.s8	d2, d0, d22
   19c90:	blcs	dba0ec <rpl_re_syntax_options@@Base+0xd4c60c>
   19c94:	tsthi	r2, r0, lsl #4	; <UNPREDICTABLE>
   19c98:			; <UNDEFINED> instruction: 0xf013e8df
   19c9c:	strdeq	r0, [ip], #9	; <UNPREDICTABLE>
   19ca0:	tsteq	r0, sl, lsl r1
   19ca4:	tsteq	r6, r0, lsl r1
   19ca8:	rsceq	r0, r0, r0, lsl r1
   19cac:	tsteq	r0, r0, lsl r1
   19cb0:	tsteq	r0, r0, lsl r1
   19cb4:	tsteq	r0, r0, lsl r1
   19cb8:	tsteq	r0, r0, lsl r1
   19cbc:	tsteq	r0, r0, lsl r1
   19cc0:	tsteq	r0, r0, lsl r1
   19cc4:	tsteq	r0, r0, lsl r1
   19cc8:	tsteq	r0, r7, lsr r0
   19ccc:	tsteq	r0, r0, lsl r1
   19cd0:	tsteq	r0, r0, lsl r1
   19cd4:	tsteq	r0, r0, lsl r1
   19cd8:	tsteq	r0, r0, lsl r1
   19cdc:	strdeq	r0, [ip], #9	; <UNPREDICTABLE>
   19ce0:	tsteq	r0, sl, lsl r1
   19ce4:	tsteq	r6, r0, lsl r1
   19ce8:	rsceq	r0, r0, r0, lsl r1
   19cec:	tsteq	r0, r0, lsl r1
   19cf0:	tsteq	r0, r0, lsl r1
   19cf4:	tsteq	r0, r0, lsl r1
   19cf8:	tsteq	r0, r0, lsl r1
   19cfc:	tsteq	r0, r0, lsl r1
   19d00:	tsteq	r0, r0, lsl r1
   19d04:	tsteq	r0, r0, lsl r1
   19d08:			; <UNDEFINED> instruction: 0xf8df0037
   19d0c:	cfcvts32	mvfx1, mvf10
   19d10:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
   19d14:	stc2	0, cr15, [r4], #80	; 0x50
   19d18:			; <UNDEFINED> instruction: 0xf0002800
   19d1c:			; <UNDEFINED> instruction: 0xf8df80b3
   19d20:	mrc	5, 0, r1, cr10, cr0, {3}
   19d24:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
   19d28:	ldc2	0, cr15, [sl], {20}
   19d2c:			; <UNDEFINED> instruction: 0xf0402800
   19d30:			; <UNDEFINED> instruction: 0xf8da80c5
   19d34:	andcs	r3, r1, #36, 4	; 0x40000002
   19d38:			; <UNDEFINED> instruction: 0x1090f8d7
   19d3c:	strbvs	r2, [sl], -r2, lsl #22
   19d40:	stccs	0, cr13, [r0, #-148]	; 0xffffff6c
   19d44:	strbhi	pc, [r8, r0]	; <UNPREDICTABLE>
   19d48:	strtmi	r2, [r8], -pc, lsr #2
   19d4c:	stmda	r4, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   19d50:	stmdacs	r0, {r0, r1, r9, sl, lr}
   19d54:	strbhi	pc, [r0, r0]	; <UNPREDICTABLE>
   19d58:	andcc	r7, r1, r2, asr #16
   19d5c:	smlaltbeq	pc, r1, r2, r1	; <UNPREDICTABLE>
   19d60:	svclt	0x00982919
   19d64:	bcs	1e265ec <rpl_re_syntax_options@@Base+0x1db8b0c>
   19d68:	ldmvc	sl, {r0, r1, r8, ip, lr, pc}
   19d6c:	svclt	0x00082a2d
   19d70:			; <UNDEFINED> instruction: 0xf8df1cd8
   19d74:	ldrbtmi	r1, [r9], #-1312	; 0xfffffae0
   19d78:	ldc2l	0, cr15, [r2], #-80	; 0xffffffb0
   19d7c:			; <UNDEFINED> instruction: 0xf0402800
   19d80:			; <UNDEFINED> instruction: 0xf8d787ab
   19d84:	mrcvs	0, 4, r3, cr11, cr0, {4}
   19d88:			; <UNDEFINED> instruction: 0xf0002b01
   19d8c:			; <UNDEFINED> instruction: 0xf8d787ab
   19d90:	blvs	fee62018 <rpl_re_syntax_options@@Base+0xfedf4538>
   19d94:	biceq	pc, r8, #-2147483608	; 0x80000028
   19d98:			; <UNDEFINED> instruction: 0xf0012b63
   19d9c:	vmax.s8	d0, d16, d0
   19da0:			; <UNDEFINED> instruction: 0xf8d781c3
   19da4:	bcs	ff31dfbc <rpl_re_syntax_options@@Base+0xff2b04dc>
   19da8:			; <UNDEFINED> instruction: 0xf043680b
   19dac:	andvs	r0, fp, r2, lsl #6
   19db0:	ldrhi	pc, [r7, -r0]!
   19db4:	svclt	0x00181e33
   19db8:	ldrmi	r2, [ip], -r1, lsl #6
   19dbc:	ldrdcc	pc, [r0], r7	; <UNPREDICTABLE>
   19dc0:	svcvc	0x0098f5b3
   19dc4:	stfcsd	f5, [r0], {2}
   19dc8:	strhi	pc, [ip, r0, asr #32]!
   19dcc:	ldrdcc	pc, [r4], r7
   19dd0:	stccs	8, cr6, [r0, #-108]	; 0xffffff94
   19dd4:			; <UNDEFINED> instruction: 0x83b8f000
   19dd8:	ldrtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   19ddc:			; <UNDEFINED> instruction: 0xf8c74628
   19de0:	ldrbtmi	r3, [r9], #-136	; 0xffffff78
   19de4:	ldc2	0, cr15, [ip], #-80	; 0xffffffb0
   19de8:	ldrdcc	pc, [r8], r7
   19dec:			; <UNDEFINED> instruction: 0xf0002800
   19df0:			; <UNDEFINED> instruction: 0xf8df86bf
   19df4:	strtmi	r1, [r8], -r8, lsr #9
   19df8:			; <UNDEFINED> instruction: 0xf0144479
   19dfc:			; <UNDEFINED> instruction: 0xf8d7fc31
   19e00:	stmdacs	r0, {r3, r7, ip, sp}
   19e04:	ldrthi	pc, [r4], r0	; <UNPREDICTABLE>
   19e08:	ldrdcs	pc, [r4], r7
   19e0c:	movweq	pc, #4131	; 0x1023	; <UNPREDICTABLE>
   19e10:			; <UNDEFINED> instruction: 0xf8df6013
   19e14:	strtmi	r1, [r8], -ip, lsl #9
   19e18:			; <UNDEFINED> instruction: 0xf0144479
   19e1c:	stmdacs	r0, {r0, r5, sl, fp, ip, sp, lr, pc}
   19e20:	orrshi	pc, r7, #64	; 0x40
   19e24:	ldrdcc	pc, [r4], r7
   19e28:			; <UNDEFINED> instruction: 0xf043681b
   19e2c:			; <UNDEFINED> instruction: 0xf89a0340
   19e30:			; <UNDEFINED> instruction: 0xf8d72199
   19e34:	andvs	r1, fp, r4, lsl #1
   19e38:			; <UNDEFINED> instruction: 0xf0002a00
   19e3c:			; <UNDEFINED> instruction: 0xf8d782c4
   19e40:	mrcvs	0, 2, r3, cr9, cr0, {4}
   19e44:	blcs	160f78 <rpl_re_syntax_options@@Base+0xf3498>
   19e48:	cmphi	r3, r1, lsl #4	; <UNPREDICTABLE>
   19e4c:			; <UNDEFINED> instruction: 0xf013e8df
   19e50:	strbeq	r0, [r4], r4, asr #13
   19e54:			; <UNDEFINED> instruction: 0x06ba06bf
   19e58:	addeq	r0, fp, #725614592	; 0x2b400000
   19e5c:	strbne	pc, [r4], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   19e60:	beq	4556d0 <rpl_re_syntax_options@@Base+0x3e7bf0>
   19e64:			; <UNDEFINED> instruction: 0xf0144479
   19e68:	bllt	e58e5c <rpl_re_syntax_options@@Base+0xdeb37c>
   19e6c:			; <UNDEFINED> instruction: 0x3090f8d7
   19e70:			; <UNDEFINED> instruction: 0xe78c6658
   19e74:	ldrtne	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   19e78:	beq	4556e8 <rpl_re_syntax_options@@Base+0x3e7c08>
   19e7c:			; <UNDEFINED> instruction: 0xf0144479
   19e80:	ldmiblt	r8, {r0, r1, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}^
   19e84:			; <UNDEFINED> instruction: 0x2090f8d7
   19e88:	ldrbvs	r2, [r3], -r3, lsl #6
   19e8c:			; <UNDEFINED> instruction: 0xf8dfe77f
   19e90:	cfmvrdl	r1, mvd10
   19e94:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
   19e98:	blx	ff8d5ef2 <rpl_re_syntax_options@@Base+0xff868412>
   19e9c:			; <UNDEFINED> instruction: 0xf8d7b970
   19ea0:	movwcs	r2, #16528	; 0x4090
   19ea4:			; <UNDEFINED> instruction: 0xe7726653
   19ea8:	strne	pc, [r4], #-2271	; 0xfffff721
   19eac:	beq	45571c <rpl_re_syntax_options@@Base+0x3e7c3c>
   19eb0:			; <UNDEFINED> instruction: 0xf0144479
   19eb4:	stmdacs	r0, {r0, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   19eb8:	svcge	0x003bf43f
   19ebc:	msrcc	SPSR_fxc, sl	; <illegal shifter operand>
   19ec0:			; <UNDEFINED> instruction: 0xf0402b00
   19ec4:	movwcs	r8, #1410	; 0x582
   19ec8:			; <UNDEFINED> instruction: 0x2090f8d7
   19ecc:			; <UNDEFINED> instruction: 0xe75e6653
   19ed0:			; <UNDEFINED> instruction: 0xee1a49f8
   19ed4:	ldrbtmi	r0, [r9], #-2576	; 0xfffff5f0
   19ed8:	blx	ff0d5f32 <rpl_re_syntax_options@@Base+0xff068452>
   19edc:	mvnle	r2, r0, lsl #16
   19ee0:			; <UNDEFINED> instruction: 0x2090f8d7
   19ee4:	ldrbvs	r2, [r3], -r2, lsl #6
   19ee8:			; <UNDEFINED> instruction: 0xf89ae751
   19eec:	cdpcs	0, 0, cr6, cr0, cr8, {2}
   19ef0:	cfstrsge	mvf15, [r8, #-508]!	; 0xfffffe04
   19ef4:			; <UNDEFINED> instruction: 0xf00e4628
   19ef8:			; <UNDEFINED> instruction: 0xf8d7fdf7
   19efc:	stmdacs	r0, {r4, r7, ip, sp}
   19f00:	strhi	pc, [r4, r0, asr #32]!
   19f04:	ldr	r6, [sp, #-3293]	; 0xfffff323
   19f08:	bhi	ff65558c <rpl_re_syntax_options@@Base+0xff5e7aac>
   19f0c:	ldc2	7, cr15, [r8, #-1008]	; 0xfffffc10
   19f10:	cfmsub32	mvax1, mvfx2, mvfx8, mvfx12
   19f14:			; <UNDEFINED> instruction: 0xf7fe5a10
   19f18:	bvs	fff09004 <rpl_re_syntax_options@@Base+0xffe9b524>
   19f1c:			; <UNDEFINED> instruction: 0xf7fe667b
   19f20:	vmla.f32	s22, s17, s16
   19f24:			; <UNDEFINED> instruction: 0x262e0a10
   19f28:	stc2	7, cr15, [sl, #-1008]	; 0xfffffc10
   19f2c:	bpl	455794 <rpl_re_syntax_options@@Base+0x3e7cb4>
   19f30:	stclt	7, cr15, [ip], #-1016	; 0xfffffc08
   19f34:			; <UNDEFINED> instruction: 0xf00e6cd8
   19f38:	stmdacs	r0, {r0, r1, r4, r6, r8, r9, fp, ip, sp, lr, pc}
   19f3c:	cfldrsge	mvf15, [r8, #-252]	; 0xffffff04
   19f40:	mlacc	lr, sl, r8, pc	; <UNPREDICTABLE>
   19f44:			; <UNDEFINED> instruction: 0xf0002b00
   19f48:			; <UNDEFINED> instruction: 0xf8da8724
   19f4c:	stccs	0, cr5, [r0, #-592]	; 0xfffffdb0
   19f50:	cfstrsge	mvf15, [lr, #-508]	; 0xfffffe04
   19f54:			; <UNDEFINED> instruction: 0xf7fe2622
   19f58:			; <UNDEFINED> instruction: 0x4601bc19
   19f5c:	ldrbtmi	r4, [r8], #-2262	; 0xfffff72a
   19f60:	blx	ff4d5f7a <rpl_re_syntax_options@@Base+0xff46849a>
   19f64:	blt	797f68 <rpl_re_syntax_options@@Base+0x72a488>
   19f68:	andscc	pc, r4, #10092544	; 0x9a0000
   19f6c:	ldmibmi	r3, {r0, r1, r5, r6, r8, ip, sp, pc}^
   19f70:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   19f74:	bcs	4557e4 <rpl_re_syntax_options@@Base+0x3e7d04>
   19f78:	ldrdeq	pc, [r0], -r8
   19f7c:			; <UNDEFINED> instruction: 0xf7fc4479
   19f80:	stmdacs	r0, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   19f84:	strbhi	pc, [r6, -r0, asr #32]!	; <UNPREDICTABLE>
   19f88:	ldrdeq	pc, [r4], r7	; <UNPREDICTABLE>
   19f8c:			; <UNDEFINED> instruction: 0xf00b2100
   19f90:			; <UNDEFINED> instruction: 0xf8d7f8db
   19f94:	strcs	r3, [r0, #-144]	; 0xffffff70
   19f98:			; <UNDEFINED> instruction: 0x462864d8
   19f9c:	ldmda	r8, {r2, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   19fa0:			; <UNDEFINED> instruction: 0x3090f8d7
   19fa4:	strb	r6, [r8], #3293	; 0xcdd
   19fa8:			; <UNDEFINED> instruction: 0xf47f2920
   19fac:	adcmi	sl, fp, #528	; 0x210
   19fb0:	mrcge	4, 0, APSR_nzcv, cr5, cr15, {3}
   19fb4:	bmi	4557dc <rpl_re_syntax_options@@Base+0x3e7cfc>
   19fb8:	ldr	r4, [fp], -sl, lsr #12
   19fbc:	ldrtcs	r4, [r5], -r5, lsl #12
   19fc0:	ldc2	7, cr15, [lr], #1008	; 0x3f0
   19fc4:	bpl	4557ec <rpl_re_syntax_options@@Base+0x3e7d0c>
   19fc8:	bllt	ff857fc8 <rpl_re_syntax_options@@Base+0xff7ea4e8>
   19fcc:	andcs	r4, r5, #188, 18	; 0x2f0000
   19fd0:	beq	455840 <rpl_re_syntax_options@@Base+0x3e7d60>
   19fd4:	mrc	4, 0, r4, cr10, cr9, {3}
   19fd8:			; <UNDEFINED> instruction: 0xf7ec4a10
   19fdc:	stmdacs	r0, {r4, r6, r7, r8, fp, sp, lr, pc}
   19fe0:	ldrhi	pc, [r0, -r0, asr #32]!
   19fe4:	vnmla.f16	s14, s16, s7
   19fe8:	blcs	eac830 <rpl_re_syntax_options@@Base+0xe3ed50>
   19fec:			; <UNDEFINED> instruction: 0xf507bf0c
   19ff0:	vcgt.s8	d7, d23, d17
   19ff4:	ldrmi	r1, [sl], -r1, asr #6
   19ff8:	blne	9804c <rpl_re_syntax_options@@Base+0x2a56c>
   19ffc:	vmla.i8	d2, d0, d13
   1a000:	stmdbcs	r8, {r1, r2, r7, pc}
   1a004:	mcr	8, 0, sp, cr8, cr7, {7}
   1a008:	stmdbcs	r0, {r4, r9, fp, lr}
   1a00c:	mrcge	4, 0, APSR_nzcv, cr15, cr15, {1}
   1a010:	blcc	c38064 <rpl_re_syntax_options@@Base+0xbca584>
   1a014:			; <UNDEFINED> instruction: 0xf63f2b09
   1a018:	mrc	14, 7, sl, cr0, cr10, {0}
   1a01c:	tstcs	r0, r8, asr #20
   1a020:	stmib	r7, {sp}^
   1a024:	ldrbmi	r0, [r1], -r6, lsr #2
   1a028:	strbmi	r2, [r2], sl, lsl #12
   1a02c:	strmi	r4, [r9], r8, asr #13
   1a030:	addpl	pc, r8, r7, asr #17
   1a034:	strmi	lr, [r6, #-2519]!	; 0xfffff629
   1a038:			; <UNDEFINED> instruction: 0xf8124696
   1a03c:	blx	fe94dc4a <rpl_re_syntax_options@@Base+0xfe8e016a>
   1a040:	stmiane	r4, {r1, r2, r8}^
   1a044:	tstne	r5, r6, lsl #22	; <UNPREDICTABLE>
   1a048:	strbvc	lr, [r3, #2881]!	; 0xb41
   1a04c:	teqeq	r0, #172, 2	; 0x2b	; <UNPREDICTABLE>
   1a050:	stmib	r7, {r0, r3, r8, r9, fp, sp}^
   1a054:	stmible	sp!, {r1, r2, r5, r8, sl, lr}^
   1a058:	svceq	0x002df1bc
   1a05c:	cdp	6, 11, cr4, cr0, cr11, {2}
   1a060:	strbmi	r8, [r1], r7, ror #20
   1a064:	ldrdpl	pc, [r8], r7
   1a068:			; <UNDEFINED> instruction: 0x469a46d0
   1a06c:	cfstrdge	mvd15, [pc, #508]!	; 1a270 <ASN1_STRING_length@plt+0x13a08>
   1a070:	blcc	c381c4 <rpl_re_syntax_options@@Base+0xbca6e4>
   1a074:			; <UNDEFINED> instruction: 0xf63f2b09
   1a078:	cdp	13, 1, cr10, cr7, cr10, {7}
   1a07c:	andcs	r4, r0, #144, 20	; 0x90000
   1a080:	movweq	pc, #8462	; 0x210e	; <UNPREDICTABLE>
   1a084:			; <UNDEFINED> instruction: 0xf8c72100
   1a088:	strbmi	sl, [r6], r0, lsl #1
   1a08c:	eorne	lr, r2, #3260416	; 0x31c000
   1a090:	andcs	r4, sl, #211812352	; 0xca00000
   1a094:			; <UNDEFINED> instruction: 0xf81c469c
   1a098:			; <UNDEFINED> instruction: 0xf1a11b01
   1a09c:	mcrcs	6, 0, r0, cr9, cr0, {1}
   1a0a0:	ldrthi	pc, [r1], r0, asr #4	; <UNPREDICTABLE>
   1a0a4:	ldrbmi	r2, [r1], pc, lsr #18
   1a0a8:	bmi	4558d0 <rpl_re_syntax_options@@Base+0x3e7df0>
   1a0ac:	ldrdge	pc, [r0], r7
   1a0b0:			; <UNDEFINED> instruction: 0xf47f46f0
   1a0b4:	ldmdavc	r8, {r2, r3, r6, r7, r8, sl, fp, sp, pc}^
   1a0b8:	eorseq	pc, r0, #160, 2	; 0x28
   1a0bc:	stmdble	r2, {r0, r3, r9, fp, sp}
   1a0c0:			; <UNDEFINED> instruction: 0xf47f282a
   1a0c4:	ldmib	r7, {r2, r6, r7, r8, sl, fp, sp, pc}^
   1a0c8:	ldmib	r7, {r1, r5, r9, ip}^
   1a0cc:	addsmi	r3, r9, #637534208	; 0x26000000
   1a0d0:	movweq	lr, #19314	; 0x4b72
   1a0d4:	ldcge	6, cr15, [fp, #1020]!	; 0x3fc
   1a0d8:			; <UNDEFINED> instruction: 0xf000282a
   1a0dc:	cdp	5, 1, cr8, cr8, cr13, {7}
   1a0e0:	andcs	r4, r0, #16, 20	; 0x10000
   1a0e4:	andcs	r2, sl, r0, lsl #6
   1a0e8:	strbmi	r4, [lr], r6, asr #12
   1a0ec:	mulne	r0, ip, r8
   1a0f0:	stmdbcs	r9, {r4, r5, r8, fp, ip, sp}
   1a0f4:	ldrbhi	pc, [r1, #512]	; 0x200	; <UNPREDICTABLE>
   1a0f8:	stmdbhi	r0, {r1, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   1a0fc:	stfeqd	f7, [r1], {12}
   1a100:	andeq	lr, r1, #24, 22	; 0x6000
   1a104:	stmdbls	r3, {r8, r9, fp, ip, sp, lr, pc}
   1a108:	mvnvc	lr, #74752	; 0x12400
   1a10c:	stmdbcs	r0!, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1a110:	svcge	0x0071f43f
   1a114:	bmi	45593c <rpl_re_syntax_options@@Base+0x3e7e5c>
   1a118:			; <UNDEFINED> instruction: 0x4618e77a
   1a11c:	stc2l	0, cr15, [ip], {26}
   1a120:			; <UNDEFINED> instruction: 0x3090f8d7
   1a124:	strb	r6, [ip], #-664	; 0xfffffd68
   1a128:	ldrdcc	pc, [r0], r7	; <UNPREDICTABLE>
   1a12c:			; <UNDEFINED> instruction: 0xf0002bcc
   1a130:			; <UNDEFINED> instruction: 0xf8d78578
   1a134:	vld4.32	{d17-d20}, [pc :128], r0
   1a138:	vfma.f32	d23, d16, d6
   1a13c:			; <UNDEFINED> instruction: 0x460b1233
   1a140:	addsmi	r4, r1, #1660944384	; 0x63000000
   1a144:	blcs	c9dac <rpl_re_syntax_options@@Base+0x5c2cc>
   1a148:	ldrhi	pc, [r9, #512]	; 0x200
   1a14c:	ldrdcc	pc, [r0], r7	; <UNPREDICTABLE>
   1a150:	svcvc	0x0096f5b3
   1a154:			; <UNDEFINED> instruction: 0xf8d7d105
   1a158:	bvs	6e63a0 <rpl_re_syntax_options@@Base+0x6788c0>
   1a15c:			; <UNDEFINED> instruction: 0xf0002b00
   1a160:	ldmdbmi	r8, {r1, r7, r8, sl, pc}^
   1a164:	andcs	r2, r0, r5, lsl #4
   1a168:			; <UNDEFINED> instruction: 0xf7eb4479
   1a16c:			; <UNDEFINED> instruction: 0xf8d7ef66
   1a170:			; <UNDEFINED> instruction: 0x46063090
   1a174:			; <UNDEFINED> instruction: 0x46346a18
   1a178:			; <UNDEFINED> instruction: 0xf0002800
   1a17c:			; <UNDEFINED> instruction: 0xf0048530
   1a180:			; <UNDEFINED> instruction: 0x4606fbd3
   1a184:			; <UNDEFINED> instruction: 0x3090f8d7
   1a188:	blcs	349fc <ASN1_STRING_length@plt+0x2e194>
   1a18c:	adcshi	pc, r6, r0
   1a190:	andcs	r4, r5, #1261568	; 0x134000
   1a194:	ldrbtmi	r2, [r9], #-0
   1a198:	svc	0x004ef7eb
   1a19c:	ldrtmi	r4, [r2], -r3, lsl #12
   1a1a0:	andcs	r4, r0, r1, lsr #12
   1a1a4:	blx	fd61bc <rpl_re_syntax_options@@Base+0xf686dc>
   1a1a8:			; <UNDEFINED> instruction: 0x3090f8d7
   1a1ac:	mrscs	r2, (UNDEF: 0)
   1a1b0:	stmib	r3, {r9, sp}^
   1a1b4:	andcs	r0, r0, r0, lsl #2
   1a1b8:	orrsvs	r2, sl, r0, lsl #2
   1a1bc:	smlabteq	r4, r3, r9, lr
   1a1c0:	svcvs	0x00bb4618
   1a1c4:			; <UNDEFINED> instruction: 0xf0002b00
   1a1c8:			; <UNDEFINED> instruction: 0xf8d78085
   1a1cc:	strcs	r3, [r0], #-164	; 0xffffff5c
   1a1d0:	ldrdne	pc, [r0], r7	; <UNPREDICTABLE>
   1a1d4:	tstls	sl, fp, lsl r8
   1a1d8:	stc	6, cr4, [sp, #356]	; 0x164
   1a1dc:	movwls	r8, #23051	; 0x5a0b
   1a1e0:	strls	r6, [r9, #-3643]	; 0xfffff1c5
   1a1e4:	bvs	feefee0c <rpl_re_syntax_options@@Base+0xfee9132c>
   1a1e8:	movwcs	r9, #772	; 0x304
   1a1ec:	strcc	lr, [r2], #-2509	; 0xfffff633
   1a1f0:	strcc	lr, [r8], #-2519	; 0xfffff629
   1a1f4:	strcc	lr, [r0], #-2509	; 0xfffff633
   1a1f8:	orrvc	pc, r6, #29360128	; 0x1c00000
   1a1fc:			; <UNDEFINED> instruction: 0xf1079307
   1a200:	movwls	r0, #25588	; 0x63f4
   1a204:	blx	fe4581fc <rpl_re_syntax_options@@Base+0xfe3ea71c>
   1a208:	strmi	r2, [r6], -r3, lsr #16
   1a20c:	ldrbthi	pc, [lr], #64	; 0x40	; <UNPREDICTABLE>
   1a210:			; <UNDEFINED> instruction: 0x0090f8d7
   1a214:	blcs	34828 <ASN1_STRING_length@plt+0x2dfc0>
   1a218:	ldrbthi	pc, [r8], #704	; 0x2c0	; <UNPREDICTABLE>
   1a21c:	ldmdblt	r3, {r0, r1, r3, r4, r5, r6, r9, sl, fp, sp, lr}^
   1a220:	ldrbtmi	r4, [fp], #-2858	; 0xfffff4d6
   1a224:	tstlt	sl, sl, lsl pc
   1a228:	ldrbmi	r6, [fp, #-2075]	; 0xfffff7e5
   1a22c:	ldrhi	pc, [r1, #-0]!
   1a230:			; <UNDEFINED> instruction: 0xf7ee4658
   1a234:			; <UNDEFINED> instruction: 0xf8d7fbd7
   1a238:			; <UNDEFINED> instruction: 0xf5b220a0
   1a23c:			; <UNDEFINED> instruction: 0xf0007f97
   1a240:	cfldrdle	mvd8, [pc], {215}	; 0xd7
   1a244:	msrne	CPSR_fsc, #64, 4
   1a248:			; <UNDEFINED> instruction: 0xf040429a
   1a24c:			; <UNDEFINED> instruction: 0xf8da84e7
   1a250:	stmdacs	r0, {r2, r4, r5, r6, r7, r8}
   1a254:	strbthi	pc, [r2], #0	; <UNPREDICTABLE>
   1a258:	ldrbtmi	r4, [r9], #-2333	; 0xfffff6e3
   1a25c:	blx	562b4 <quoting_style_vals@@Base+0x30b0>
   1a260:	svclt	0x000c2800
   1a264:	ldrtcs	r2, [r0], -r6, lsl #12
   1a268:	blt	fe458268 <rpl_re_syntax_options@@Base+0xfe3ea788>
   1a26c:	andeq	r0, r0, r0
   1a270:	andeq	r0, r3, r8, asr #8
   1a274:	andeq	r0, r3, sl, lsl #21
   1a278:	ldrdeq	r0, [r3], -r4
   1a27c:			; <UNDEFINED> instruction: 0x00030ab0
   1a280:	andeq	r0, r3, lr, lsr #21
   1a284:			; <UNDEFINED> instruction: 0x00030aba
   1a288:	andeq	r0, r3, lr, lsr #21
   1a28c:	andeq	r0, r3, lr, lsr #20
   1a290:	andeq	r0, r3, r6, lsr #20
   1a294:	andeq	r0, r3, sl, lsl #8
   1a298:	strdeq	pc, [r2], -sl
   1a29c:	andeq	r0, r3, r4, lsr sl
   1a2a0:	andeq	r0, r3, ip, lsr #20
   1a2a4:	andeq	r0, r3, r4, lsr r3
   1a2a8:			; <UNDEFINED> instruction: 0x000308b0
   1a2ac:	muleq	r3, r2, r8
   1a2b0:	ldrdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   1a2b4:	andeq	r0, r3, r2, ror #16
   1a2b8:	andeq	r0, r3, sl, lsr r4
   1a2bc:			; <UNDEFINED> instruction: 0x000305b0
   1a2c0:	andeq	r0, r3, r8, lsr r7
   1a2c4:	andeq	r0, r3, r0, ror #12
   1a2c8:	andeq	r0, r3, lr, asr #12
   1a2cc:	andeq	lr, r4, lr, asr #4
   1a2d0:	andeq	r0, r3, sl, ror r0
   1a2d4:	ldmdblt	r3, {r0, r1, r3, r4, r5, sl, fp, sp, lr}^
   1a2d8:	hvclt	14059	; 0x36eb
   1a2dc:			; <UNDEFINED> instruction: 0x46586abb
   1a2e0:	ldmib	r7, {r8, r9, ip, pc}^
   1a2e4:			; <UNDEFINED> instruction: 0xf7fc2308
   1a2e8:	stmdacs	r0, {r0, r2, r5, r8, fp, ip, sp, lr, pc}
   1a2ec:			; <UNDEFINED> instruction: 0xf8dfd1a3
   1a2f0:	ldrbtmi	r3, [fp], #-3260	; 0xfffff344
   1a2f4:	bcs	39f64 <ASN1_STRING_length@plt+0x336fc>
   1a2f8:			; <UNDEFINED> instruction: 0xe799d196
   1a2fc:	ldccc	8, cr15, [r0], #892	; 0x37c
   1a300:	smlsldx	r4, ip, fp, r4
   1a304:	ldrdcc	pc, [r0], r7	; <UNPREDICTABLE>
   1a308:	ldrvc	pc, [r9], #1135	; 0x46f
   1a30c:	blcs	ab3a0 <rpl_re_syntax_options@@Base+0x3d8c0>
   1a310:	shasxcs	fp, r0, r4
   1a314:			; <UNDEFINED> instruction: 0xf7fe2606
   1a318:			; <UNDEFINED> instruction: 0xee08ba39
   1a31c:			; <UNDEFINED> instruction: 0x26340a10
   1a320:	blx	3d831a <rpl_re_syntax_options@@Base+0x36a83a>
   1a324:	bpl	455b8c <rpl_re_syntax_options@@Base+0x3e80ac>
   1a328:	blt	c58328 <rpl_re_syntax_options@@Base+0xbea848>
   1a32c:	blx	258326 <rpl_re_syntax_options@@Base+0x1ea846>
   1a330:	bllt	ff2d8334 <rpl_re_syntax_options@@Base+0xff26a854>
   1a334:	msrcc	SPSR_fxc, sl	; <illegal shifter operand>
   1a338:			; <UNDEFINED> instruction: 0xf8d7b193
   1a33c:	ldmib	r3, {r2, r5, r7, ip, sp}^
   1a340:			; <UNDEFINED> instruction: 0xf8d71202
   1a344:	blcs	2656c <ASN1_STRING_length@plt+0x1fd04>
   1a348:	ldrthi	pc, [r3], #-64	; 0xffffffc0	; <UNPREDICTABLE>
   1a34c:	stclcc	8, cr15, [r4], #-892	; 0xfffffc84
   1a350:			; <UNDEFINED> instruction: 0xf8df447b
   1a354:	movwls	r0, #3172	; 0xc64
   1a358:	ldrbtmi	r4, [r8], #-1587	; 0xfffff9cd
   1a35c:			; <UNDEFINED> instruction: 0xf9d4f004
   1a360:	ldrdeq	pc, [r0], -r8
   1a364:			; <UNDEFINED> instruction: 0xf8dfe42a
   1a368:	ldrbtmi	r6, [lr], #-3156	; 0xfffff3ac
   1a36c:			; <UNDEFINED> instruction: 0x3090f8d7
   1a370:	ldfvse	f2, [r8], {46}	; 0x2e
   1a374:	stc	7, cr15, [ip, #940]	; 0x3ac
   1a378:	addeq	pc, r8, r7, asr #17
   1a37c:			; <UNDEFINED> instruction: 0x4631b130
   1a380:	ldc	7, cr15, [r0, #-940]!	; 0xfffffc54
   1a384:			; <UNDEFINED> instruction: 0xf8d7b910
   1a388:	andsvc	r3, r8, r8, lsl #1
   1a38c:	ldrdcc	pc, [r4], r7
   1a390:	bfieq	r6, fp, #16, #9
   1a394:	movwhi	pc, #53504	; 0xd100	; <UNPREDICTABLE>
   1a398:	strle	r0, [sl, #-1625]	; 0xfffff9a7
   1a39c:	stcne	8, cr15, [r0], #-892	; 0xfffffc84
   1a3a0:			; <UNDEFINED> instruction: 0x3090f8d7
   1a3a4:	ldrdcs	pc, [r4], r7
   1a3a8:			; <UNDEFINED> instruction: 0xf1034479
   1a3ac:			; <UNDEFINED> instruction: 0xf7fc004c
   1a3b0:	smlalbblt	pc, r6, sp, fp	; <UNPREDICTABLE>
   1a3b4:			; <UNDEFINED> instruction: 0x3090f8d7
   1a3b8:			; <UNDEFINED> instruction: 0xf8d74631
   1a3bc:			; <UNDEFINED> instruction: 0xf1032084
   1a3c0:			; <UNDEFINED> instruction: 0xf7fc004c
   1a3c4:			; <UNDEFINED> instruction: 0xf8d7fb83
   1a3c8:			; <UNDEFINED> instruction: 0xf1a330a0
   1a3cc:	blx	fed9bef4 <rpl_re_syntax_options@@Base+0xfed2e414>
   1a3d0:	ldmdbeq	r6!, {r1, r2, r7, r9, sl, ip, sp, lr, pc}^
   1a3d4:			; <UNDEFINED> instruction: 0xf0404226
   1a3d8:			; <UNDEFINED> instruction: 0xf8d7835f
   1a3dc:			; <UNDEFINED> instruction: 0xf5b330a0
   1a3e0:			; <UNDEFINED> instruction: 0xf0007fd0
   1a3e4:			; <UNDEFINED> instruction: 0xf89a82ff
   1a3e8:	blcs	269a0 <ASN1_STRING_length@plt+0x20138>
   1a3ec:	addhi	pc, pc, r0, asr #32
   1a3f0:			; <UNDEFINED> instruction: 0x3090f8d7
   1a3f4:	movwcs	lr, #18899	; 0x49d3
   1a3f8:			; <UNDEFINED> instruction: 0xf1732a01
   1a3fc:	vaddw.s8	q8, q0, d0
   1a400:	ldmib	r7, {r1, r2, r7, pc}^
   1a404:	movwmi	r1, #4134	; 0x1026
   1a408:	addhi	pc, r1, r0, asr #32
   1a40c:	rsbsle	r2, lr, r0, lsl #28
   1a410:	ldrdeq	lr, [r8, -r7]
   1a414:	orrmi	r4, fp, r2, lsl #5
   1a418:	stmdbcs	r0, {r1, r8, r9, fp, ip, lr, pc}
   1a41c:	rschi	pc, r2, #128, 4
   1a420:	strcc	lr, [r8], #-2519	; 0xfffff629
   1a424:	svclt	0x00083401
   1a428:	svccc	0x00fff1b3
   1a42c:	addshi	pc, sp, #0
   1a430:			; <UNDEFINED> instruction: 0x2090f8d7
   1a434:	blcs	75e88 <rpl_re_syntax_options@@Base+0x83a8>
   1a438:	addshi	pc, r7, #0
   1a43c:			; <UNDEFINED> instruction: 0x1098f8d7
   1a440:	ldmdane	fp, {r0, r1, r3, r4, r5, r9, fp, sp, lr}^
   1a444:			; <UNDEFINED> instruction: 0x109cf8d7
   1a448:	bvs	1ef269c <rpl_re_syntax_options@@Base+0x1e84bbc>
   1a44c:	sbcsvs	r4, r3, fp, asr #2
   1a450:	ldrdcc	pc, [r0], -sl
   1a454:			; <UNDEFINED> instruction: 0xf0002b00
   1a458:			; <UNDEFINED> instruction: 0xf8d780eb
   1a45c:	ldmdavs	fp, {r2, r7, ip, sp}
   1a460:			; <UNDEFINED> instruction: 0xf1000799
   1a464:			; <UNDEFINED> instruction: 0xf89a8084
   1a468:	blcs	26a18 <ASN1_STRING_length@plt+0x201b0>
   1a46c:	rschi	pc, r6, r0, asr #32
   1a470:			; <UNDEFINED> instruction: 0x1090f8d7
   1a474:	orrvs	r2, fp, r0, lsl #4
   1a478:	stmib	r1, {r8, r9, sp}^
   1a47c:	stmib	r1, {r8, r9, sp}^
   1a480:	svcvs	0x00bb2304
   1a484:			; <UNDEFINED> instruction: 0xf0002b00
   1a488:			; <UNDEFINED> instruction: 0xf8d782e1
   1a48c:	ldrbmi	r3, [r9], -r4, lsr #1
   1a490:	ldrdcs	pc, [r0], r7	; <UNPREDICTABLE>
   1a494:			; <UNDEFINED> instruction: 0xa090f8d7
   1a498:	andls	r6, sl, #1769472	; 0x1b0000
   1a49c:	sfm	f2, 4, [sp]
   1a4a0:	ldrbmi	r8, [r0], -fp, lsl #20
   1a4a4:	cdpvs	3, 3, cr9, cr11, cr5, {0}
   1a4a8:	movwls	r9, #34057	; 0x8509
   1a4ac:	movwls	r6, #19131	; 0x4abb
   1a4b0:	strcc	lr, [r8], #-2519	; 0xfffff629
   1a4b4:	strcc	lr, [r0], #-2509	; 0xfffff633
   1a4b8:	orrvc	pc, r6, #29360128	; 0x1c00000
   1a4bc:	movwls	r2, #29696	; 0x7400
   1a4c0:	mvnseq	pc, #-1073741823	; 0xc0000001
   1a4c4:	movwcs	r9, #774	; 0x306
   1a4c8:	strcc	lr, [r2], #-2509	; 0xfffff633
   1a4cc:			; <UNDEFINED> instruction: 0xf92cf7fc
   1a4d0:	strmi	r2, [r6], -r3, lsr #16
   1a4d4:	mvnshi	pc, r0, asr #32
   1a4d8:			; <UNDEFINED> instruction: 0x3018f8da
   1a4dc:	vqdmlsl.s<illegal width 8>	q9, d0, d0
   1a4e0:	mrcvs	1, 3, r8, cr11, cr4, {7}
   1a4e4:			; <UNDEFINED> instruction: 0xf8dfb953
   1a4e8:	ldrbtmi	r3, [fp], #-2780	; 0xfffff524
   1a4ec:	tstlt	r2, sl, lsl pc
   1a4f0:	ldrbmi	r6, [fp, #-2075]	; 0xfffff7e5
   1a4f4:			; <UNDEFINED> instruction: 0x4658d033
   1a4f8:	blx	1d584b8 <rpl_re_syntax_options@@Base+0x1cea9d8>
   1a4fc:	ldrdcc	pc, [r0], r7	; <UNPREDICTABLE>
   1a500:	svcvc	0x00fcf5b3
   1a504:	ldrcs	fp, [r7], -ip, lsl #30
   1a508:			; <UNDEFINED> instruction: 0xf7fe2623
   1a50c:	ldmib	r7, {r0, r1, r2, r3, r4, r5, r8, fp, ip, sp, pc}^
   1a510:	b	141a9b0 <rpl_re_syntax_options@@Base+0x13aced0>
   1a514:			; <UNDEFINED> instruction: 0xf0000301
   1a518:			; <UNDEFINED> instruction: 0xf8d7831e
   1a51c:	ldmib	r3, {r4, r7, ip, sp}^
   1a520:	addmi	r2, fp, #4, 6	; 0x10000000
   1a524:	addmi	fp, r2, #8, 30
   1a528:	svcge	0x007af43f
   1a52c:	bcc	fe6588b0 <rpl_re_syntax_options@@Base+0xfe5eadd0>
   1a530:	svcvc	0x001a447b
   1a534:	ldmdavs	fp, {r1, r4, r8, ip, sp, pc}
   1a538:	andsle	r4, r3, fp, asr r5
   1a53c:			; <UNDEFINED> instruction: 0x26274658
   1a540:	blx	1458500 <rpl_re_syntax_options@@Base+0x13eaa20>
   1a544:	stmdblt	r2!, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a548:	ldrdcs	pc, [r4], r7
   1a54c:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   1a550:			; <UNDEFINED> instruction: 0xf8d76013
   1a554:	ldmdavs	fp, {r2, r7, ip, sp}
   1a558:	movteq	pc, #35	; 0x23	; <UNPREDICTABLE>
   1a55c:			; <UNDEFINED> instruction: 0xf7fce467
   1a560:	strb	pc, [fp, pc, ror #19]	; <UNPREDICTABLE>
   1a564:			; <UNDEFINED> instruction: 0xf9ecf7fc
   1a568:			; <UNDEFINED> instruction: 0xf7fe2627
   1a56c:			; <UNDEFINED> instruction: 0xf8dfb90f
   1a570:	andcs	r1, r5, #92, 20	; 0x5c000
   1a574:	ldrbtmi	r2, [r9], #-0
   1a578:	ldcl	7, cr15, [lr, #-940]	; 0xfffffc54
   1a57c:	andcs	r4, r0, r1, lsl #12
   1a580:			; <UNDEFINED> instruction: 0xff7cf003
   1a584:	ldrdeq	lr, [r8, -r7]
   1a588:	svclt	0x00081c4a
   1a58c:	svccc	0x00fff1b0
   1a590:	bichi	pc, r1, r0
   1a594:			; <UNDEFINED> instruction: 0x2098f8d7
   1a598:			; <UNDEFINED> instruction: 0xf8d71883
   1a59c:	mlasvs	fp, ip, r0, r2
   1a5a0:	movweq	lr, #11073	; 0x2b41
   1a5a4:	ldmib	r7, {r0, r1, r3, r4, r5, r6, sp, lr}^
   1a5a8:			; <UNDEFINED> instruction: 0xf0100100
   1a5ac:	strmi	pc, [r1], -r7, asr #29
   1a5b0:			; <UNDEFINED> instruction: 0xf0032000
   1a5b4:	ldmib	r7, {r0, r1, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   1a5b8:			; <UNDEFINED> instruction: 0xf5b33400
   1a5bc:			; <UNDEFINED> instruction: 0xf1746f80
   1a5c0:	vsubw.s8	q0, q0, d0
   1a5c4:	ldmib	r7, {r1, r3, r4, r7, r8, pc}^
   1a5c8:			; <UNDEFINED> instruction: 0x43233426
   1a5cc:	ldmib	r7, {r1, r5, ip, lr, pc}^
   1a5d0:			; <UNDEFINED> instruction: 0xf5b33408
   1a5d4:			; <UNDEFINED> instruction: 0xf1746f80
   1a5d8:			; <UNDEFINED> instruction: 0xf04f0200
   1a5dc:	vsubl.s8	q8, d0, d5
   1a5e0:			; <UNDEFINED> instruction: 0xf8df817b
   1a5e4:	andcs	r1, r0, ip, ror #19
   1a5e8:			; <UNDEFINED> instruction: 0xf7eb4479
   1a5ec:	strmi	lr, [r3], -r6, lsr #26
   1a5f0:	ldrdeq	lr, [r8, -r7]
   1a5f4:			; <UNDEFINED> instruction: 0xf010461c
   1a5f8:	movwcs	pc, #7841	; 0x1ea1	; <UNPREDICTABLE>
   1a5fc:	strmi	r2, [r6], -sl, lsl #4
   1a600:	ldrdeq	lr, [r8, -r7]
   1a604:	ldc2l	0, cr15, [sl, #-56]	; 0xffffffc8
   1a608:			; <UNDEFINED> instruction: 0x46214632
   1a60c:	andcs	r4, r0, r3, lsl #12
   1a610:			; <UNDEFINED> instruction: 0xf808f004
   1a614:			; <UNDEFINED> instruction: 0xf0002d00
   1a618:			; <UNDEFINED> instruction: 0x462981b1
   1a61c:			; <UNDEFINED> instruction: 0xf0192007
   1a620:			; <UNDEFINED> instruction: 0xf8dfff93
   1a624:	ldrbtmi	r1, [r9], #-2480	; 0xfffff650
   1a628:	andcs	r4, r0, r2, lsl #12
   1a62c:			; <UNDEFINED> instruction: 0xfffaf003
   1a630:	ldrdcc	pc, [r4], r7
   1a634:			; <UNDEFINED> instruction: 0x079b681b
   1a638:	svcge	0x0015f57f
   1a63c:	blcs	35730 <ASN1_STRING_length@plt+0x2eec8>
   1a640:	cmnhi	r9, r0, asr #32	; <UNPREDICTABLE>
   1a644:	umaalcc	pc, r8, sl, r8	; <UNPREDICTABLE>
   1a648:			; <UNDEFINED> instruction: 0xf89ab1c3
   1a64c:	stmiblt	fp!, {r1, r2, r4, ip, sp}
   1a650:			; <UNDEFINED> instruction: 0x1090f8d7
   1a654:	ldcvs	3, cr2, [sl], #-0
   1a658:	andcs	r6, r0, #-2147483614	; 0x80000022
   1a65c:	movwcs	lr, #2497	; 0x9c1
   1a660:	movwcs	lr, #18881	; 0x49c1
   1a664:	blcs	36558 <ASN1_STRING_length@plt+0x2fcf0>
   1a668:	svcge	0x000ff47f
   1a66c:	stmdbcc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1a670:	svcvc	0x001a447b
   1a674:			; <UNDEFINED> instruction: 0xf47f2a00
   1a678:			; <UNDEFINED> instruction: 0xe73caf3b
   1a67c:	ldmdbcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1a680:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, fp, sp, lr}^
   1a684:			; <UNDEFINED> instruction: 0xf8c7681e
   1a688:	cdpcs	0, 0, cr3, cr0, cr8, {4}
   1a68c:			; <UNDEFINED> instruction: 0xf8dfd073
   1a690:	andcs	r1, r5, #80, 18	; 0x140000
   1a694:	ldrbtmi	r2, [r9], #-0
   1a698:	stcl	7, cr15, [lr], {235}	; 0xeb
   1a69c:			; <UNDEFINED> instruction: 0x3090f8d7
   1a6a0:	ldmdavc	sl, {r0, r1, r3, r4, r6, r7, sl, fp, sp, lr}
   1a6a4:	strmi	r2, [r1], -sp, lsr #20
   1a6a8:	ldmdavc	sl, {r0, r1, r8, ip, lr, pc}^
   1a6ac:			; <UNDEFINED> instruction: 0xf0002a00
   1a6b0:	ldrmi	r8, [r8], -ip, ror #2
   1a6b4:	addne	pc, r4, r7, asr #17
   1a6b8:			; <UNDEFINED> instruction: 0xf874f01a
   1a6bc:	ldrdne	pc, [r4], r7
   1a6c0:	andcs	r4, r0, r2, lsl #12
   1a6c4:			; <UNDEFINED> instruction: 0xffaef003
   1a6c8:	umlalscc	pc, r8, sl, r8	; <UNPREDICTABLE>
   1a6cc:			; <UNDEFINED> instruction: 0xf8d7b153
   1a6d0:	ldrtmi	r0, [r2], -r4, lsr #1
   1a6d4:	addmi	r6, r8, #123904	; 0x1e400
   1a6d8:			; <UNDEFINED> instruction: 0xf8d7bf04
   1a6dc:	smlatbcs	r0, r4, r0, r0
   1a6e0:	blx	1e5671e <rpl_re_syntax_options@@Base+0x1de8c3e>
   1a6e4:	ldrdcc	pc, [r4], r7	; <UNPREDICTABLE>
   1a6e8:			; <UNDEFINED> instruction: 0xf8d74659
   1a6ec:			; <UNDEFINED> instruction: 0xf8d7a090
   1a6f0:	ldmdavs	fp, {r5, r7, sp}
   1a6f4:	stc	6, cr4, [sp, #320]	; 0x140
   1a6f8:	andls	r8, sl, #45056	; 0xb000
   1a6fc:	movwls	r4, #22066	; 0x5632
   1a700:	strls	r6, [r9, #-3643]	; 0xfffff1c5
   1a704:	bvs	feeff32c <rpl_re_syntax_options@@Base+0xfee9184c>
   1a708:	ldmib	r7, {r2, r8, r9, ip, pc}^
   1a70c:	stmib	sp, {r1, r2, r5, sl, ip, sp}^
   1a710:	ldmib	r7, {r1, sl, ip, sp}^
   1a714:	stmib	sp, {r3, sl, ip, sp}^
   1a718:			; <UNDEFINED> instruction: 0xf5073400
   1a71c:	movwls	r7, #29574	; 0x7386
   1a720:	mvnseq	pc, #-1073741823	; 0xc0000001
   1a724:			; <UNDEFINED> instruction: 0xf7fb9306
   1a728:			; <UNDEFINED> instruction: 0xf8daffff
   1a72c:	blcs	26794 <ASN1_STRING_length@plt+0x1ff2c>
   1a730:	blle	4ec140 <rpl_re_syntax_options@@Base+0x47e660>
   1a734:	ldmdblt	r3, {r0, r1, r3, r4, r5, r6, r9, sl, fp, sp, lr}^
   1a738:	stmiacc	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1a73c:	svcvc	0x001a447b
   1a740:	ldmdavs	fp, {r1, r4, r8, ip, sp, pc}
   1a744:	subsle	r4, sl, fp, asr r5
   1a748:			; <UNDEFINED> instruction: 0xf7ee4658
   1a74c:			; <UNDEFINED> instruction: 0xf8d7f94b
   1a750:	ldmdavs	fp, {r3, r7, ip, sp}
   1a754:	ldrbmi	fp, [r6], -fp, asr #2
   1a758:	ldmdalt	r8, {r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1a75c:	stmcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1a760:	svcvc	0x001a447b
   1a764:	mvnle	r2, r0, lsl #20
   1a768:	ldrtmi	lr, [r0], -lr, ror #15
   1a76c:			; <UNDEFINED> instruction: 0xf7eb4656
   1a770:			; <UNDEFINED> instruction: 0xf7feeb10
   1a774:			; <UNDEFINED> instruction: 0xf8d7b80b
   1a778:	ldclvs	0, cr3, [r8], {144}	; 0x90
   1a77c:	mrrc2	0, 0, pc, lr, cr10	; <UNPREDICTABLE>
   1a780:	ldrsbcc	pc, [r0, #-138]!	; 0xffffff76	; <UNPREDICTABLE>
   1a784:			; <UNDEFINED> instruction: 0xf0402b00
   1a788:			; <UNDEFINED> instruction: 0xf8d78086
   1a78c:	ldmib	r1, {r4, r7, ip}^
   1a790:	stclvs	3, cr2, [r8], {4}
   1a794:			; <UNDEFINED> instruction: 0xd1284313
   1a798:	mlacc	lr, sl, r8, pc	; <UNPREDICTABLE>
   1a79c:			; <UNDEFINED> instruction: 0xf89ab95b
   1a7a0:	stmdblt	r3, {r2, r3, r6, r7, ip, sp}^
   1a7a4:	msrcc	SPSR_fs, sl	; <illegal shifter operand>
   1a7a8:			; <UNDEFINED> instruction: 0xf89ab92b
   1a7ac:	ldmdblt	r3, {r2, r5, ip, sp}
   1a7b0:			; <UNDEFINED> instruction: 0x3094f8da
   1a7b4:			; <UNDEFINED> instruction: 0xf89ab333
   1a7b8:	blcs	2687c <ASN1_STRING_length@plt+0x20014>
   1a7bc:			; <UNDEFINED> instruction: 0xf8d7d17b
   1a7c0:			; <UNDEFINED> instruction: 0xf8933090
   1a7c4:	blcs	2697c <ASN1_STRING_length@plt+0x20114>
   1a7c8:	vst4.16	{d29-d32}, [pc :128], fp
   1a7cc:	vhsub.s8	<illegal reg q11.5>, q8, q0
   1a7d0:			; <UNDEFINED> instruction: 0xf7eb2141
   1a7d4:			; <UNDEFINED> instruction: 0xf8dfed58
   1a7d8:	ldrbtmi	r1, [r9], #-2068	; 0xfffff7ec
   1a7dc:	stc	7, cr15, [sl, #940]	; 0x3ac
   1a7e0:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
   1a7e4:	svcge	0x0053f47f
   1a7e8:			; <UNDEFINED> instruction: 0xf8dfe020
   1a7ec:	ldrbtmi	r1, [r9], #-2052	; 0xfffff7fc
   1a7f0:	ldcl	7, cr15, [r4], {235}	; 0xeb
   1a7f4:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
   1a7f8:	svcge	0x0049f47f
   1a7fc:			; <UNDEFINED> instruction: 0xf7fce016
   1a800:			; <UNDEFINED> instruction: 0xe7a4f89f
   1a804:	ldrsbcc	pc, [r0, #-138]!	; 0xffffff76	; <UNPREDICTABLE>
   1a808:	vldmiale	r4, {d18-d17}
   1a80c:	orrscc	pc, r0, #14090240	; 0xd70000
   1a810:	vldmiale	r0, {d18-d17}
   1a814:			; <UNDEFINED> instruction: 0xf00d2101
   1a818:			; <UNDEFINED> instruction: 0x4606ff37
   1a81c:			; <UNDEFINED> instruction: 0xf47f2800
   1a820:			; <UNDEFINED> instruction: 0xf7ebaf36
   1a824:	stmdavs	r3, {r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   1a828:	eorle	r2, r0, r1, lsl fp
   1a82c:	svc	0x00ecf7eb
   1a830:			; <UNDEFINED> instruction: 0x3090f8d7
   1a834:	ldclvs	6, cr2, [sl], {19}
   1a838:	adccs	pc, r4, r7, asr #17
   1a83c:			; <UNDEFINED> instruction: 0xf7eb6800
   1a840:			; <UNDEFINED> instruction: 0xf8dfe9aa
   1a844:			; <UNDEFINED> instruction: 0xf8d717b0
   1a848:	ldrbtmi	r2, [r9], #-164	; 0xffffff5c
   1a84c:	andcs	r4, r1, r3, lsl #12
   1a850:	cdp2	0, 14, cr15, cr8, cr3, {0}
   1a854:	sbfxcc	pc, pc, #17, #1
   1a858:	svcvc	0x001a447b
   1a85c:	ldmdavs	fp, {r1, r4, r8, ip, sp, pc}
   1a860:	andsle	r4, r4, fp, asr r5
   1a864:			; <UNDEFINED> instruction: 0xf7ee4658
   1a868:			; <UNDEFINED> instruction: 0xf7fdf8bd
   1a86c:			; <UNDEFINED> instruction: 0xf8dfbf8f
   1a870:	andcs	r1, r5, #140, 14	; 0x2300000
   1a874:	ldrcs	r2, [r4], -r0
   1a878:			; <UNDEFINED> instruction: 0xf7eb4479
   1a87c:			; <UNDEFINED> instruction: 0xf8d7ebde
   1a880:	ldclvs	0, cr3, [sl], {144}	; 0x90
   1a884:	andcs	r4, r1, r1, lsl #12
   1a888:	cdp2	0, 12, cr15, cr12, cr3, {0}
   1a88c:			; <UNDEFINED> instruction: 0xf7fce7e2
   1a890:			; <UNDEFINED> instruction: 0xf7fdf857
   1a894:			; <UNDEFINED> instruction: 0xf8d7bf7b
   1a898:	ldclvs	0, cr3, [r8], {144}	; 0x90
   1a89c:	ldc2	0, cr15, [r6, #36]	; 0x24
   1a8a0:			; <UNDEFINED> instruction: 0xf8dfe773
   1a8a4:	ldrbtmi	r1, [r9], #-1884	; 0xfffff8a4
   1a8a8:	ldcl	7, cr15, [r8], #-940	; 0xfffffc54
   1a8ac:	cfmadd32cs	mvax0, mvfx4, mvfx0, mvfx6
   1a8b0:	mcrge	4, 7, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
   1a8b4:			; <UNDEFINED> instruction: 0x2100e7ba
   1a8b8:	cdp2	0, 9, cr15, cr2, cr13, {0}
   1a8bc:			; <UNDEFINED> instruction: 0xf0402800
   1a8c0:			; <UNDEFINED> instruction: 0xf8d780d7
   1a8c4:	ldclvs	0, cr3, [r8], {144}	; 0x90
   1a8c8:			; <UNDEFINED> instruction: 0xf8dfe779
   1a8cc:	ldrbtmi	r3, [fp], #-1848	; 0xfffff8c8
   1a8d0:	bcs	3a540 <ASN1_STRING_length@plt+0x33cd8>
   1a8d4:	strb	sp, [r5, r3, asr #3]
   1a8d8:			; <UNDEFINED> instruction: 0x172cf8df
   1a8dc:	ldrbtmi	r2, [r9], #-0
   1a8e0:	bl	fead8894 <rpl_re_syntax_options@@Base+0xfea6adb4>
   1a8e4:	ldmib	r7, {r1, r2, r9, sl, lr}^
   1a8e8:			; <UNDEFINED> instruction: 0xf0100108
   1a8ec:	ldrtmi	pc, [r1], -r7, lsr #26	; <UNPREDICTABLE>
   1a8f0:	andcs	r4, r0, r2, lsl #12
   1a8f4:	cdp2	0, 9, cr15, cr6, cr3, {0}
   1a8f8:	ldmib	r7, {r2, r3, r7, r9, sl, sp, lr, pc}^
   1a8fc:	movwcs	r0, #4352	; 0x1100
   1a900:			; <UNDEFINED> instruction: 0xf00e220a
   1a904:			; <UNDEFINED> instruction: 0xf8dffbdb
   1a908:	ldrbtmi	r1, [r9], #-1796	; 0xfffff8fc
   1a90c:	andcs	r4, r0, r2, lsl #12
   1a910:	cdp2	0, 8, cr15, cr8, cr3, {0}
   1a914:			; <UNDEFINED> instruction: 0xf89ae657
   1a918:	andcs	r0, r5, #21
   1a91c:	eorsle	r2, lr, r0, lsl #16
   1a920:	usatne	pc, #12, pc, asr #17	; <UNPREDICTABLE>
   1a924:	ldrbtmi	r2, [r9], #-0
   1a928:	bl	fe1d88dc <rpl_re_syntax_options@@Base+0xfe16adfc>
   1a92c:	andcs	r4, r0, r1, lsl #12
   1a930:	stc2	0, cr15, [r4, #12]!
   1a934:			; <UNDEFINED> instruction: 0xf8d7e66e
   1a938:	movwcs	r1, #144	; 0x90
   1a93c:	stmib	r1, {r9, sp}^
   1a940:	stmib	r1, {r8, r9, sp}^
   1a944:	movwcs	r2, #772	; 0x304
   1a948:	svcvs	0x00bb618b
   1a94c:			; <UNDEFINED> instruction: 0xf47f2b00
   1a950:	mrcvs	13, 3, sl, cr11, cr12, {4}
   1a954:			; <UNDEFINED> instruction: 0xf47f2b00
   1a958:			; <UNDEFINED> instruction: 0xf8dfadd1
   1a95c:	ldrbtmi	r3, [fp], #-1720	; 0xfffff948
   1a960:	bcs	3a5d0 <ASN1_STRING_length@plt+0x33d68>
   1a964:	cfstrdge	mvd15, [r4, #508]	; 0x1fc
   1a968:			; <UNDEFINED> instruction: 0xf8d7e5c5
   1a96c:			; <UNDEFINED> instruction: 0xf04f1090
   1a970:			; <UNDEFINED> instruction: 0xf04f32ff
   1a974:	stmib	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   1a978:	strb	r2, [r9, #-770]!	; 0xfffffcfe
   1a97c:			; <UNDEFINED> instruction: 0x1698f8df
   1a980:	ldrbtmi	r4, [r9], #-1576	; 0xfffff9d8
   1a984:	ldc2l	0, cr15, [sl, #-12]!
   1a988:			; <UNDEFINED> instruction: 0xf8c7e652
   1a98c:			; <UNDEFINED> instruction: 0xf8df0084
   1a990:	ldrbtmi	r0, [r8], #-1676	; 0xfffff974
   1a994:			; <UNDEFINED> instruction: 0xff06f019
   1a998:	ldrdne	pc, [r4], r7
   1a99c:			; <UNDEFINED> instruction: 0xf8dfe690
   1a9a0:	ldrbtmi	r1, [r9], #-1664	; 0xfffff980
   1a9a4:	bl	1258958 <rpl_re_syntax_options@@Base+0x11eae78>
   1a9a8:			; <UNDEFINED> instruction: 0xf8dfe7c0
   1a9ac:	ldrbtmi	r6, [lr], #-1656	; 0xfffff988
   1a9b0:			; <UNDEFINED> instruction: 0xf8d7e4dc
   1a9b4:			; <UNDEFINED> instruction: 0xf8df3090
   1a9b8:			; <UNDEFINED> instruction: 0xf8d71670
   1a9bc:			; <UNDEFINED> instruction: 0xf1032084
   1a9c0:	ldrbtmi	r0, [r9], #-76	; 0xffffffb4
   1a9c4:			; <UNDEFINED> instruction: 0xf882f7fc
   1a9c8:			; <UNDEFINED> instruction: 0xf8dfe4f3
   1a9cc:	cfmsub32	mvax3, mvfx0, mvfx10, mvfx0
   1a9d0:	ldrbtmi	r1, [r8], #-2576	; 0xfffff5f0
   1a9d4:	cdp2	0, 9, cr15, cr8, cr3, {0}
   1a9d8:	blt	1d989dc <rpl_re_syntax_options@@Base+0x1d2aefc>
   1a9dc:	ldrbtcc	pc, [pc], #79	; 1a9e4 <ASN1_STRING_length@plt+0x1417c>	; <UNPREDICTABLE>
   1a9e0:	mrclt	7, 1, APSR_nzcv, cr4, cr13, {7}
   1a9e4:			; <UNDEFINED> instruction: 0x1648f8df
   1a9e8:	andcs	r2, r0, r5, lsl #4
   1a9ec:			; <UNDEFINED> instruction: 0xf7eb4479
   1a9f0:	strmi	lr, [r1], -r4, lsr #22
   1a9f4:			; <UNDEFINED> instruction: 0xf0032000
   1a9f8:			; <UNDEFINED> instruction: 0xf8d7fd41
   1a9fc:			; <UNDEFINED> instruction: 0xf8d72090
   1aa00:	movwcs	r1, #132	; 0x84
   1aa04:	ldmib	r7, {r0, r1, r4, r7, r8, sp, lr}^
   1aa08:	stmdavs	r8, {r3, sl, ip, sp}
   1aa0c:	strcc	lr, [r0], #-2498	; 0xfffff63e
   1aa10:	movweq	pc, #8256	; 0x2040	; <UNPREDICTABLE>
   1aa14:	cdpvs	0, 7, cr6, cr11, cr11, {0}
   1aa18:			; <UNDEFINED> instruction: 0xf8dfb96b
   1aa1c:	ldrbtmi	r3, [fp], #-1560	; 0xfffff9e8
   1aa20:	tstlt	r2, sl, lsl pc
   1aa24:	ldrbmi	r6, [fp, #-2075]	; 0xfffff7e5
   1aa28:			; <UNDEFINED> instruction: 0x4658d076
   1aa2c:			; <UNDEFINED> instruction: 0xf7ed2622
   1aa30:			; <UNDEFINED> instruction: 0xf7fdffd9
   1aa34:	bvs	fef0a4e8 <rpl_re_syntax_options@@Base+0xfee9ca08>
   1aa38:	movwls	r4, #1624	; 0x658
   1aa3c:	movwcs	lr, #35287	; 0x89d7
   1aa40:	ldc2l	7, cr15, [r8, #-1004]!	; 0xfffffc14
   1aa44:			; <UNDEFINED> instruction: 0xf47f2800
   1aa48:	strb	sl, [r6, r5, lsl #21]!
   1aa4c:	blcs	35b40 <ASN1_STRING_length@plt+0x2f2d8>
   1aa50:	svcge	0x007ff47f
   1aa54:	umaalcc	pc, r8, sl, r8	; <UNPREDICTABLE>
   1aa58:	cmnle	r2, r0, lsl #22
   1aa5c:	stmiblt	r3, {r0, r1, r3, r4, r5, r6, r9, sl, fp, sp, lr}
   1aa60:	ldrbcc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
   1aa64:	svcvc	0x001a447b
   1aa68:			; <UNDEFINED> instruction: 0xf47f2a00
   1aa6c:	strb	sl, [r2, #-3393]	; 0xfffff2bf
   1aa70:			; <UNDEFINED> instruction: 0x6090f8d7
   1aa74:			; <UNDEFINED> instruction: 0xf7eb6cf0
   1aa78:	stmdacs	r0, {r3, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   1aa7c:	vldmiavs	r0!, {d29-<overflow reg d71>}
   1aa80:	bvs	fef144fc <rpl_re_syntax_options@@Base+0xfeea6a1c>
   1aa84:	movwls	r4, #1624	; 0x658
   1aa88:	movwcs	lr, #35287	; 0x89d7
   1aa8c:	ldc2l	7, cr15, [r2, #-1004]	; 0xfffffc14
   1aa90:			; <UNDEFINED> instruction: 0xf47f2800
   1aa94:			; <UNDEFINED> instruction: 0xe7e3ad33
   1aa98:			; <UNDEFINED> instruction: 0x4090f8d7
   1aa9c:	stmdacs	r0, {r5, r6, r9, fp, sp, lr}
   1aaa0:	cfstrsge	mvf15, [r1], #252	; 0xfc
   1aaa4:			; <UNDEFINED> instruction: 0xf9c8f7fd
   1aaa8:			; <UNDEFINED> instruction: 0xf43f1c42
   1aaac:	mcrvs	12, 1, sl, cr3, cr12, {4}
   1aab0:			; <UNDEFINED> instruction: 0xf6ff4283
   1aab4:	ldmib	r7, {r3, r4, r7, sl, fp, sp, pc}^
   1aab8:	stfnee	f0, [fp], {8}
   1aabc:			; <UNDEFINED> instruction: 0xf1b0bf08
   1aac0:	strdle	r3, [r6], -pc	; <UNPREDICTABLE>
   1aac4:	tstcs	r6, #212, 18	; 0x350000
   1aac8:	svclt	0x0008428b
   1aacc:			; <UNDEFINED> instruction: 0xf47f4282
   1aad0:			; <UNDEFINED> instruction: 0xf8dfac8a
   1aad4:	andcs	r1, r5, #104, 10	; 0x1a000000
   1aad8:	ldrbtmi	r2, [r9], #-0
   1aadc:	b	feb58a90 <rpl_re_syntax_options@@Base+0xfeaeafb0>
   1aae0:			; <UNDEFINED> instruction: 0x3090f8d7
   1aae4:	adceq	pc, r4, r7, asr #17
   1aae8:			; <UNDEFINED> instruction: 0xf0196cd8
   1aaec:			; <UNDEFINED> instruction: 0xf8d7fe5b
   1aaf0:	strmi	r1, [r2], -r4, lsr #1
   1aaf4:			; <UNDEFINED> instruction: 0xf0032000
   1aaf8:			; <UNDEFINED> instruction: 0xf8dffd95
   1aafc:			; <UNDEFINED> instruction: 0xf8d72544
   1ab00:	ldrbtmi	r0, [sl], #-132	; 0xffffff7c
   1ab04:	stmdavs	r3, {r0, r4, r8, r9, sl, fp, ip, sp, lr}
   1ab08:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   1ab0c:	stmdbcs	r0, {r0, r1, sp, lr}
   1ab10:	ldmdavs	r3, {r0, r1, r3, r7, ip, lr, pc}
   1ab14:	orrle	r4, r8, fp, asr r5
   1ab18:			; <UNDEFINED> instruction: 0xff12f7fb
   1ab1c:			; <UNDEFINED> instruction: 0xf7fd2622
   1ab20:			; <UNDEFINED> instruction: 0xf89abe35
   1ab24:	blcs	26b84 <ASN1_STRING_length@plt+0x2031c>
   1ab28:	ldr	sp, [pc, #408]	; 1acc8 <ASN1_STRING_length@plt+0x14460>
   1ab2c:	cdp	7, 6, cr15, cr12, cr11, {7}
   1ab30:			; <UNDEFINED> instruction: 0x3090f8d7
   1ab34:	ldclvs	6, cr2, [sl], {47}	; 0x2f
   1ab38:	adccs	pc, r4, r7, asr #17
   1ab3c:			; <UNDEFINED> instruction: 0xf7eb6800
   1ab40:			; <UNDEFINED> instruction: 0xf8dfe82a
   1ab44:			; <UNDEFINED> instruction: 0xf8d71500
   1ab48:	ldrbtmi	r2, [r9], #-164	; 0xffffff5c
   1ab4c:	andcs	r4, r1, r3, lsl #12
   1ab50:	stc2l	0, cr15, [r8, #-12]!
   1ab54:			; <UNDEFINED> instruction: 0xf8d7e67e
   1ab58:	blcs	ff3a6de0 <rpl_re_syntax_options@@Base+0xff339300>
   1ab5c:	cfstrdge	mvd15, [r0], #-508	; 0xfffffe04
   1ab60:			; <UNDEFINED> instruction: 0x3090f8d7
   1ab64:	movwcs	lr, #18899	; 0x49d3
   1ab68:			; <UNDEFINED> instruction: 0xf43f4313
   1ab6c:	ldrb	sl, [sp], #3161	; 0xc59
   1ab70:	ldrdcs	pc, [r4], r7
   1ab74:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   1ab78:			; <UNDEFINED> instruction: 0xf7ff6013
   1ab7c:			; <UNDEFINED> instruction: 0xf8dfb94a
   1ab80:	ldrbtmi	r3, [fp], #-1224	; 0xfffffb38
   1ab84:	ldmdalt	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ab88:	ldrdcc	pc, [r8], r7
   1ab8c:			; <UNDEFINED> instruction: 0xf8dfb9b3
   1ab90:	ldrbtmi	r2, [sl], #-1212	; 0xfffffb44
   1ab94:	ldrteq	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   1ab98:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   1ab9c:	ldc2	0, cr15, [r4, #12]!
   1aba0:	svclt	0x00def7fe
   1aba4:	strtne	pc, [ip], #2271	; 0x8df
   1aba8:			; <UNDEFINED> instruction: 0xf0034479
   1abac:			; <UNDEFINED> instruction: 0xf7fffd3b
   1abb0:			; <UNDEFINED> instruction: 0xf8dfbbd7
   1abb4:	ldrbtmi	r3, [fp], #-1188	; 0xfffffb5c
   1abb8:	bllt	ff318bbc <rpl_re_syntax_options@@Base+0xff2ab0dc>
   1abbc:	ldrcs	pc, [ip], #2271	; 0x8df
   1abc0:			; <UNDEFINED> instruction: 0xe7e7447a
   1abc4:	ldrvs	pc, [r8], #2271	; 0x8df
   1abc8:			; <UNDEFINED> instruction: 0xf7ff447e
   1abcc:			; <UNDEFINED> instruction: 0xf8dfbbcf
   1abd0:	ldrbtmi	r6, [lr], #-1172	; 0xfffffb6c
   1abd4:	bllt	ff2d8bd8 <rpl_re_syntax_options@@Base+0xff26b0f8>
   1abd8:			; <UNDEFINED> instruction: 0xf7ff2600
   1abdc:			; <UNDEFINED> instruction: 0xf8dfbbd7
   1abe0:	andcs	r1, r5, #136, 8	; 0x88000000
   1abe4:			; <UNDEFINED> instruction: 0xf7eb4479
   1abe8:	strmi	lr, [r6], -r8, lsr #20
   1abec:	blt	ff2d8bf0 <rpl_re_syntax_options@@Base+0xff26b110>
   1abf0:	ldrsbeq	pc, [r4, #138]!	; 0x8a	; <UNPREDICTABLE>
   1abf4:			; <UNDEFINED> instruction: 0xf8dfb190
   1abf8:	ldrbtmi	r1, [r9], #-1140	; 0xfffffb8c
   1abfc:	ldc2	0, cr15, [r0, #-76]!	; 0xffffffb4
   1ac00:	svclt	0x000c2800
   1ac04:	ldrtcs	r2, [r0], -r6, lsl #12
   1ac08:	stcllt	7, cr15, [r0, #1012]	; 0x3f4
   1ac0c:	strbtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   1ac10:	svcvc	0x001a447b
   1ac14:			; <UNDEFINED> instruction: 0xf47f2a00
   1ac18:	strt	sl, [r3], -r2, lsr #28
   1ac1c:			; <UNDEFINED> instruction: 0xf7fd2606
   1ac20:			; <UNDEFINED> instruction: 0xf8d7bdb5
   1ac24:	movwcs	r1, #144	; 0x90
   1ac28:	stmib	r1, {r9, sp}^
   1ac2c:	stmib	r1, {r8, r9, sp}^
   1ac30:	movwcs	r2, #772	; 0x304
   1ac34:	rpwvs<illegal precision>	f6, f3, #3.0
   1ac38:			; <UNDEFINED> instruction: 0xf8dfb96b
   1ac3c:	ldrbtmi	r3, [fp], #-1080	; 0xfffffbc8
   1ac40:	tstlt	r2, sl, lsl pc
   1ac44:	ldrbmi	r6, [fp, #-2075]	; 0xfffff7e5
   1ac48:	ldrbmi	sp, [r8], -r8
   1ac4c:			; <UNDEFINED> instruction: 0xf7ed2623
   1ac50:			; <UNDEFINED> instruction: 0xf7fdfec9
   1ac54:			; <UNDEFINED> instruction: 0x2623bd9b
   1ac58:	ldclt	7, cr15, [r8, #1012]	; 0x3f4
   1ac5c:	mrc2	7, 3, pc, cr0, cr11, {7}
   1ac60:			; <UNDEFINED> instruction: 0xf7fd2623
   1ac64:			; <UNDEFINED> instruction: 0xf8d7bd93
   1ac68:	cdpne	0, 3, cr2, cr1, cr4, {4}
   1ac6c:	tstcs	r1, r8, lsl pc
   1ac70:			; <UNDEFINED> instruction: 0x460c6813
   1ac74:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   1ac78:			; <UNDEFINED> instruction: 0xf7ff6013
   1ac7c:			; <UNDEFINED> instruction: 0xf8d7b8aa
   1ac80:			; <UNDEFINED> instruction: 0xf5a330a0
   1ac84:			; <UNDEFINED> instruction: 0xf0337396
   1ac88:			; <UNDEFINED> instruction: 0xf43f0308
   1ac8c:			; <UNDEFINED> instruction: 0xf7ffaa5f
   1ac90:			; <UNDEFINED> instruction: 0xf7fbb891
   1ac94:			; <UNDEFINED> instruction: 0xf7fffe55
   1ac98:	b	c97d8 <rpl_re_syntax_options@@Base+0x5bcf8>
   1ac9c:	adfe	f0, f0, f3
   1aca0:	tstcc	r1, r0, lsl sl
   1aca4:			; <UNDEFINED> instruction: 0x46f146b0
   1aca8:	ldmib	r7, {r1, r2, ip, lr, pc}^
   1acac:	addsmi	r0, r0, #-2147483640	; 0x80000008
   1acb0:	movweq	lr, #15217	; 0x3b71
   1acb4:	svcge	0x00cbf6be
   1acb8:	ldrdeq	lr, [r6, -r7]!
   1acbc:	ldrdcc	pc, [r8], r7
   1acc0:	ldrdcs	pc, [ip], r7
   1acc4:	bl	18a1538 <rpl_re_syntax_options@@Base+0x1833a58>
   1acc8:	movwcc	r0, #4609	; 0x1201
   1accc:			; <UNDEFINED> instruction: 0xf142623b
   1acd0:	rsbsvs	r0, fp, #0, 6
   1acd4:	svclt	0x00bff7fe
   1acd8:			; <UNDEFINED> instruction: 0x2090f8d7
   1acdc:	ldrvs	r2, [r3], r1, lsl #6
   1ace0:	ldrbvs	r2, [r3], -r0, lsl #6
   1ace4:	ldrdcc	pc, [r4], r7	; <UNPREDICTABLE>
   1ace8:	bvs	16231a8 <rpl_re_syntax_options@@Base+0x15b56c8>
   1acec:	ldm	r0, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1acf0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   1acf4:	stmdage	fp, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
   1acf8:	ldrbtmi	r4, [r9], #-2527	; 0xfffff621
   1acfc:	ldc2	0, cr15, [r0], #76	; 0x4c
   1ad00:	ldmibmi	lr, {r3, r4, r5, r8, ip, sp, pc}^
   1ad04:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   1ad08:	stc2	0, cr15, [sl], #76	; 0x4c
   1ad0c:			; <UNDEFINED> instruction: 0xf47f2800
   1ad10:			; <UNDEFINED> instruction: 0xf89aa83e
   1ad14:	bllt	12e72c8 <rpl_re_syntax_options@@Base+0x12797e8>
   1ad18:			; <UNDEFINED> instruction: 0x2090f8d7
   1ad1c:	ldrvs	r2, [r3], r0, lsl #6
   1ad20:	ldmdalt	r5!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ad24:	andcs	r4, r5, #3506176	; 0x358000
   1ad28:	ldrbtmi	r2, [r9], #-0
   1ad2c:	stmib	r4, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ad30:			; <UNDEFINED> instruction: 0x3090f8d7
   1ad34:	adceq	pc, r4, r7, asr #17
   1ad38:			; <UNDEFINED> instruction: 0xf0196cd8
   1ad3c:			; <UNDEFINED> instruction: 0xf8d7fd33
   1ad40:	strmi	r1, [r2], -r4, lsr #1
   1ad44:			; <UNDEFINED> instruction: 0xf0032000
   1ad48:			; <UNDEFINED> instruction: 0xf8d7fc6d
   1ad4c:	ldmdavs	r3, {r2, r7, sp}
   1ad50:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   1ad54:	mrcvs	0, 3, r6, cr11, cr3, {0}
   1ad58:			; <UNDEFINED> instruction: 0xf47f2b00
   1ad5c:	blmi	ff285150 <rpl_re_syntax_options@@Base+0xff217670>
   1ad60:	svcvc	0x001a447b
   1ad64:			; <UNDEFINED> instruction: 0xf47f2a00
   1ad68:			; <UNDEFINED> instruction: 0xe65eae5d
   1ad6c:	ldrbtmi	r4, [r8], #-2246	; 0xfffff73a
   1ad70:	stc2l	0, cr15, [sl], {3}
   1ad74:	ldrdcc	lr, [r1], -r0
   1ad78:	blx	ff856dc4 <rpl_re_syntax_options@@Base+0xff7e92e4>
   1ad7c:	tstlt	r8, r6, lsl #12
   1ad80:			; <UNDEFINED> instruction: 0x46316b38
   1ad84:	ldc2l	0, cr15, [lr], #-68	; 0xffffffbc
   1ad88:			; <UNDEFINED> instruction: 0xf7eb4630
   1ad8c:			; <UNDEFINED> instruction: 0xf7fee922
   1ad90:			; <UNDEFINED> instruction: 0xf89abf3b
   1ad94:	blcs	270cc <ASN1_STRING_length@plt+0x20864>
   1ad98:	cfstrdge	mvd15, [sl, #504]!	; 0x1f8
   1ad9c:	msrcc	SPSR_fs, sl	; <illegal shifter operand>
   1ada0:			; <UNDEFINED> instruction: 0xf47e2b00
   1ada4:			; <UNDEFINED> instruction: 0xf89aade5
   1ada8:	blcs	26e40 <ASN1_STRING_length@plt+0x205d8>
   1adac:	cfstrdge	mvd15, [r0, #504]!	; 0x1f8
   1adb0:			; <UNDEFINED> instruction: 0x3094f8da
   1adb4:			; <UNDEFINED> instruction: 0xf47e2b00
   1adb8:			; <UNDEFINED> instruction: 0xf8daaddb
   1adbc:	blcs	27384 <ASN1_STRING_length@plt+0x20b1c>
   1adc0:	ldclge	7, cr15, [r6, #248]	; 0xf8
   1adc4:			; <UNDEFINED> instruction: 0x5090f8d7
   1adc8:	stfvse	f2, [r8], #4
   1adcc:			; <UNDEFINED> instruction: 0xf9baf010
   1add0:	addsmi	r6, r8, #60160	; 0xeb00
   1add4:	andle	r4, r2, r5, lsl #12
   1add8:			; <UNDEFINED> instruction: 0xf7eb4618
   1addc:			; <UNDEFINED> instruction: 0xf8d7e8fa
   1ade0:	ldrbvs	r3, [sp], #144	; 0x90
   1ade4:	stcllt	7, cr15, [r4, #1016]	; 0x3f8
   1ade8:	ldmib	r7, {r4, r5, r9, sl, lr}^
   1adec:			; <UNDEFINED> instruction: 0xf7ea980a
   1adf0:			; <UNDEFINED> instruction: 0xf7ebefd0
   1adf4:			; <UNDEFINED> instruction: 0xf04fed0a
   1adf8:	tstcs	r6, #-16777216	; 0xff000000
   1adfc:			; <UNDEFINED> instruction: 0xf7fd6003
   1ae00:			; <UNDEFINED> instruction: 0xf7ebbc25
   1ae04:	ldmib	r7, {r2, r4, r8, r9, fp, sp, lr, pc}^
   1ae08:	strbtmi	r0, [r3], -r2, lsr #2
   1ae0c:	stmdbhi	r2, {r5, r7, r8, r9, fp, ip, sp, lr, pc}
   1ae10:	tstls	r1, r2, lsl #22	; <UNPREDICTABLE>
   1ae14:	stmdbhi	r2!, {r0, r1, r2, r6, r7, r8, fp, sp, lr, pc}
   1ae18:	addne	pc, ip, r7, asr #17
   1ae1c:	ldrdeq	lr, [r2, -r7]!
   1ae20:	bl	1061428 <rpl_re_syntax_options@@Base+0xff3948>
   1ae24:	stmib	r7, {r1, r2, r5, r6, r7, r8, ip, sp, lr}^
   1ae28:			; <UNDEFINED> instruction: 0xf7ff0122
   1ae2c:	ldmibmi	r7, {r0, r1, r4, r5, r8, fp, ip, sp, pc}
   1ae30:	ldrdeq	pc, [r0], -r8
   1ae34:			; <UNDEFINED> instruction: 0xf7fb4479
   1ae38:			; <UNDEFINED> instruction: 0xf8d7ffe7
   1ae3c:	subsvs	r3, r8, #144	; 0x90
   1ae40:	mrclt	7, 7, APSR_nzcv, cr7, cr14, {7}
   1ae44:	bcs	4566b4 <rpl_re_syntax_options@@Base+0x3e8bd4>
   1ae48:	stmialt	r2!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ae4c:	rsbvs	pc, ip, r3, lsl #17
   1ae50:	stclt	7, cr15, [r7, #1016]	; 0x3f8
   1ae54:	biceq	pc, r0, #-1073741823	; 0xc0000001
   1ae58:	blmi	fe374b4c <rpl_re_syntax_options@@Base+0xfe30706c>
   1ae5c:	adceq	pc, fp, #-1073741823	; 0xc0000001
   1ae60:	biceq	pc, r4, r7, lsl #2
   1ae64:	sbceq	pc, r8, r7, lsl #2
   1ae68:			; <UNDEFINED> instruction: 0xf8c7447b
   1ae6c:	stc	0, cr10, [r7, #432]	; 0x1b0
   1ae70:			; <UNDEFINED> instruction: 0x46caaa30
   1ae74:	ldrbeq	pc, [r4], r7, lsl #2	; <UNPREDICTABLE>
   1ae78:			; <UNDEFINED> instruction: 0xf8c746c1
   1ae7c:	cdp	0, 0, cr2, cr8, cr8, {4}
   1ae80:			; <UNDEFINED> instruction: 0xf8c73a90
   1ae84:	ldrbvs	r1, [r8, r0, lsl #1]!
   1ae88:	adcpl	pc, fp, r7, lsl #17
   1ae8c:	ldrpl	lr, [r1, #-2503]!	; 0xfffff639
   1ae90:			; <UNDEFINED> instruction: 0xf8d7e003
   1ae94:	movwcs	r2, #136	; 0x88
   1ae98:			; <UNDEFINED> instruction: 0xf8d77013
   1ae9c:	ldrtmi	r3, [r2], -r8, lsl #1
   1aea0:			; <UNDEFINED> instruction: 0x1098f8d7
   1aea4:	movwls	r6, #3896	; 0xf38
   1aea8:			; <UNDEFINED> instruction: 0xf7fc233b
   1aeac:	stmdacs	r0, {r0, r1, r3, r4, r6, fp, ip, sp, lr, pc}
   1aeb0:			; <UNDEFINED> instruction: 0xf8d7d05c
   1aeb4:	ldmib	r3, {r3, r4, r7, ip, sp}^
   1aeb8:	bne	89bec0 <rpl_re_syntax_options@@Base+0x82e3e0>
   1aebc:	mvnle	r2, r8, lsl #20
   1aec0:	bne	fe456728 <rpl_re_syntax_options@@Base+0xfe3e8c48>
   1aec4:	blx	ffc56f1a <rpl_re_syntax_options@@Base+0xffbe943a>
   1aec8:	mvnle	r2, r0, lsl #16
   1aecc:	blcs	34fa0 <ASN1_STRING_length@plt+0x2e738>
   1aed0:	ldmdavs	r5!, {r0, r1, r2, r3, r4, r6, r7, ip, lr, pc}^
   1aed4:	ldrmi	r2, [r8], -pc, lsr #2
   1aed8:	bne	ffab49cc <rpl_re_syntax_options@@Base+0xffa46eec>
   1aedc:			; <UNDEFINED> instruction: 0xf7eb677a
   1aee0:			; <UNDEFINED> instruction: 0x6ebbeb8a
   1aee4:	cmpcs	ip, sl, ror pc
   1aee8:	ldrmi	r4, [r8], -r0, lsl #13
   1aeec:	bl	fe0d8ea0 <rpl_re_syntax_options@@Base+0xfe06b3c0>
   1aef0:	svceq	0x0000f1b8
   1aef4:	rschi	pc, pc, r0
   1aef8:			; <UNDEFINED> instruction: 0xf0002800
   1aefc:	strmi	r8, [r0, #236]	; 0xec
   1af00:	rscshi	pc, r1, r0, lsl #1
   1af04:	eorsvs	r3, r0, r1
   1af08:	ldrdhi	pc, [r0], -r6
   1af0c:	sbcle	r4, r0, r5, asr #10
   1af10:	blcs	ab8fa4 <rpl_re_syntax_options@@Base+0xa4b4c4>
   1af14:	adcshi	pc, lr, r0
   1af18:	stmdavs	r3!, {r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr}
   1af1c:			; <UNDEFINED> instruction: 0xf0002b00
   1af20:			; <UNDEFINED> instruction: 0xf8d780c2
   1af24:	bl	fe96714c <rpl_re_syntax_options@@Base+0xfe8f966c>
   1af28:	stmdavs	r2!, {r3, r8, sl}
   1af2c:			; <UNDEFINED> instruction: 0x4610781b
   1af30:			; <UNDEFINED> instruction: 0x677b65fa
   1af34:	stmdb	r6, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1af38:	strmi	r6, [r5], #-3578	; 0xfffff206
   1af3c:	stclne	6, cr6, [r9], #-736	; 0xfffffd20
   1af40:			; <UNDEFINED> instruction: 0xf0194610
   1af44:	mrcvs	13, 5, APSR_nzcv, cr11, cr1, {0}
   1af48:	ldmdavs	r2!, {r0, r4, r5, fp, sp, lr}^
   1af4c:	strmi	r1, [r3], #-2642	; 0xfffff5ae
   1af50:	eorvs	r4, r0, r0, lsl #13
   1af54:			; <UNDEFINED> instruction: 0xf7eb4618
   1af58:	andcs	lr, r0, #360448	; 0x58000
   1af5c:	andcs	pc, r5, r8, lsl #16
   1af60:	bcs	36d50 <ASN1_STRING_length@plt+0x304e8>
   1af64:			; <UNDEFINED> instruction: 0xf009d095
   1af68:			; <UNDEFINED> instruction: 0xe792ff33
   1af6c:	ldrdcc	pc, [r0], r7
   1af70:	svcvs	0x00fa46c8
   1af74:			; <UNDEFINED> instruction: 0xf8d746d1
   1af78:	ldmdavs	fp, {r2, r3, r5, r6, sp, pc}
   1af7c:	blcs	34fd8 <ASN1_STRING_length@plt+0x2e770>
   1af80:	adchi	pc, r5, r0
   1af84:	ldrmi	r4, [sp], -r8, lsr #12
   1af88:	stmda	r2!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1af8c:	msrcc	SPSR_fxc, sl	; <illegal shifter operand>
   1af90:			; <UNDEFINED> instruction: 0xf0402b00
   1af94:			; <UNDEFINED> instruction: 0xf8d78096
   1af98:	strtmi	r0, [r9], -r4, lsr #1
   1af9c:			; <UNDEFINED> instruction: 0xf8d4f00a
   1afa0:			; <UNDEFINED> instruction: 0x3090f8d7
   1afa4:			; <UNDEFINED> instruction: 0xf7fe64d8
   1afa8:	svclt	0x0000bff8
   1afac:	andeq	lr, r4, lr, ror r1
   1afb0:	andeq	lr, r2, r0, ror fp
   1afb4:	andeq	pc, r2, r0, lsr #25
   1afb8:	andeq	r0, r3, r6, lsr #6
   1afbc:	muleq	r2, r6, ip
   1afc0:	ldrdeq	r0, [r3], -r4
   1afc4:	andeq	sp, r4, r6, lsl #31
   1afc8:	andeq	sp, r4, r0, asr #30
   1afcc:			; <UNDEFINED> instruction: 0x000303b6
   1afd0:	andeq	r4, r2, r8, ror sl
   1afd4:	andeq	r0, r3, sl, lsl r3
   1afd8:	andeq	sp, r4, r0, lsl #28
   1afdc:	ldrdeq	r0, [r0], -r4
   1afe0:	ldrdeq	r0, [r3], -r2
   1afe4:	andeq	sp, r4, r4, lsr sp
   1afe8:	andeq	sp, r4, r0, lsl sp
   1afec:	muleq	r2, r2, r3
   1aff0:	andeq	r4, r2, r6, asr #31
   1aff4:	andeq	r1, r3, r6, lsr #9
   1aff8:	andeq	sp, r4, r8, lsl ip
   1affc:	ldrdeq	r0, [r3], -r0	; <UNPREDICTABLE>
   1b000:	andeq	r4, r2, r6, asr #5
   1b004:	andeq	sp, r4, r2, lsr #23
   1b008:	muleq	r2, r6, r7
   1b00c:	andeq	r4, r2, lr, asr #14
   1b010:	andeq	r0, r3, r2, lsl r0
   1b014:	andeq	sp, r4, r2, lsl fp
   1b018:	ldrdeq	r7, [r3], -sl
   1b01c:	andeq	pc, r2, r6, ror #31
   1b020:	andeq	pc, r2, r6, lsr lr	; <UNPREDICTABLE>
   1b024:	andeq	pc, r2, r6, asr r6	; <UNPREDICTABLE>
   1b028:			; <UNDEFINED> instruction: 0x0002feb2
   1b02c:	andeq	pc, r2, r2, lsl #27
   1b030:	andeq	pc, r2, r4, lsl #30
   1b034:	andeq	sp, r4, r2, asr sl
   1b038:	andeq	sp, r4, ip, lsl #20
   1b03c:	andeq	pc, r2, sl, lsr #27
   1b040:	andeq	sp, r4, lr, ror #18
   1b044:	andeq	r1, r3, r6, lsr #3
   1b048:	andeq	pc, r2, r6, ror #8
   1b04c:	andeq	pc, r2, lr, asr r4	; <UNPREDICTABLE>
   1b050:	andeq	pc, r2, r6, lsr #20
   1b054:	andeq	pc, r2, r0, ror #20
   1b058:	andeq	pc, r2, r2, lsr r4	; <UNPREDICTABLE>
   1b05c:	andeq	pc, r2, r8, lsr #8
   1b060:	andeq	pc, r2, r0, lsr r4	; <UNPREDICTABLE>
   1b064:	andeq	r6, r3, r6, asr #23
   1b068:	strdeq	pc, [r2], -r4
   1b06c:	ldrdeq	pc, [r2], -sl
   1b070:	andeq	sp, r4, r0, ror #16
   1b074:	andeq	sp, r4, r2, lsr r8
   1b078:	muleq	r3, lr, sl
   1b07c:	andeq	pc, r2, r2, ror sl	; <UNPREDICTABLE>
   1b080:	andeq	pc, r2, sl, asr #21
   1b084:	andeq	sp, r4, r0, lsl r7
   1b088:	andeq	pc, r2, r2, lsl sl	; <UNPREDICTABLE>
   1b08c:	andeq	pc, r2, r8, lsr #17
   1b090:	ldrdeq	pc, [r2], -r8
   1b094:	blcc	c39228 <rpl_re_syntax_options@@Base+0xbcb748>
   1b098:			; <UNDEFINED> instruction: 0xf67f2b09
   1b09c:			; <UNDEFINED> instruction: 0xf8d7af3d
   1b0a0:	stmdavs	r3!, {r7, lr}
   1b0a4:			; <UNDEFINED> instruction: 0x4629e73a
   1b0a8:			; <UNDEFINED> instruction: 0xf00d4640
   1b0ac:			; <UNDEFINED> instruction: 0xf8d7f8c7
   1b0b0:	ldmdavc	fp, {r3, r7, ip, sp}
   1b0b4:	blcs	3313c <ASN1_STRING_length@plt+0x2c8d4>
   1b0b8:	mcrge	4, 7, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
   1b0bc:	cdp2	0, 8, cr15, cr8, cr9, {0}
   1b0c0:	ldmdami	r2, {r0, r1, r2, r5, r6, r7, r9, sl, sp, lr, pc}
   1b0c4:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   1b0c8:	blx	7d70de <rpl_re_syntax_options@@Base+0x7695fe>
   1b0cc:	stccs	7, cr14, [r0, #-396]	; 0xfffffe74
   1b0d0:	svcge	0x005af43e
   1b0d4:	b	1654e44 <rpl_re_syntax_options@@Base+0x15e7364>
   1b0d8:			; <UNDEFINED> instruction: 0xf43f0300
   1b0dc:			; <UNDEFINED> instruction: 0xf1b8af15
   1b0e0:			; <UNDEFINED> instruction: 0xf43f0f00
   1b0e4:			; <UNDEFINED> instruction: 0xf108af0f
   1b0e8:	str	r0, [ip, -r1]
   1b0ec:			; <UNDEFINED> instruction: 0xf7fe4602
   1b0f0:			; <UNDEFINED> instruction: 0xf89abd81
   1b0f4:	adfcssz	f6, f0, #3.0
   1b0f8:	stmdbge	r8, {r0, r1, r2, r3, r4, r5, sl, ip, sp, lr, pc}^
   1b0fc:	strcs	r4, [r0], -r4, lsl #16
   1b100:			; <UNDEFINED> instruction: 0xf0034478
   1b104:			; <UNDEFINED> instruction: 0xf7fffb01
   1b108:	svclt	0x0000b941
   1b10c:	andeq	pc, r2, r6, lsl #9
   1b110:	andeq	pc, r2, r0, asr r7	; <UNPREDICTABLE>
   1b114:	svcmi	0x00f0e92d
   1b118:	stc	6, cr4, [sp, #-524]!	; 0xfffffdf4
   1b11c:			; <UNDEFINED> instruction: 0xf8df8b02
   1b120:			; <UNDEFINED> instruction: 0xf8df6bdc
   1b124:	ldrbtmi	r4, [lr], #-3036	; 0xfffff424
   1b128:	blpl	ff6594ac <rpl_re_syntax_options@@Base+0xff5eb9cc>
   1b12c:	cfstr32vc	mvfx15, [pc, #-692]	; 1ae80 <ASN1_STRING_length@plt+0x14618>
   1b130:	ldrls	r4, [r0, #-1149]	; 0xfffffb83
   1b134:			; <UNDEFINED> instruction: 0x46285934
   1b138:	stmdavs	r4!, {r1, r3, r4, r7, r9, sl, fp, ip, pc}
   1b13c:			; <UNDEFINED> instruction: 0xf04f948d
   1b140:			; <UNDEFINED> instruction: 0xf8df0400
   1b144:	svcls	0x009b4bc4
   1b148:	stmib	sp, {r0, r2, r3, r5, r8, fp, ip, lr}^
   1b14c:	ldrmi	r2, [r9], -r8, lsl #2
   1b150:			; <UNDEFINED> instruction: 0xf8d5930a
   1b154:	mrcne	0, 0, r3, cr10, cr8, {4}
   1b158:	andcs	fp, r1, #24, 30	; 0x60
   1b15c:	bls	fe73f994 <rpl_re_syntax_options@@Base+0xfe6d1eb4>
   1b160:	bls	fe77f980 <rpl_re_syntax_options@@Base+0xfe711ea0>
   1b164:	cmnlt	r9, fp, lsl #4
   1b168:			; <UNDEFINED> instruction: 0x0094f8d5
   1b16c:	stmdavc	r3, {r4, r6, r8, ip, sp, pc}
   1b170:	tstle	r3, sp, lsr #22
   1b174:	blcs	39288 <ASN1_STRING_length@plt+0x32a20>
   1b178:	andhi	pc, r2, #0
   1b17c:	ldc2	0, cr15, [ip], {25}
   1b180:	andsvs	r9, r8, sl, lsl #22
   1b184:			; <UNDEFINED> instruction: 0x31dcf895
   1b188:	stmdbls	r8, {r9, sp}
   1b18c:	blcs	331bc <ASN1_STRING_length@plt+0x2c954>
   1b190:	orrshi	pc, r9, r0, asr #32
   1b194:	smlalcc	pc, r1, r5, r8	; <UNPREDICTABLE>
   1b198:			; <UNDEFINED> instruction: 0xf0402b00
   1b19c:	ldfged	f0, [r0], #-700	; 0xfffffd44
   1b1a0:	tstcs	r0, r0, ror r2
   1b1a4:			; <UNDEFINED> instruction: 0xf7ea4620
   1b1a8:			; <UNDEFINED> instruction: 0xf8d5ee5c
   1b1ac:	strtvs	r0, [r6], #148	; 0x94
   1b1b0:			; <UNDEFINED> instruction: 0xf0002800
   1b1b4:			; <UNDEFINED> instruction: 0xf0198152
   1b1b8:	strbtvs	pc, [r0], #3199	; 0xc7f	; <UNPREDICTABLE>
   1b1bc:			; <UNDEFINED> instruction: 0xf00d2100
   1b1c0:	teqlt	r8, pc, lsl #20	; <UNPREDICTABLE>
   1b1c4:	mlacc	lr, r5, r8, pc	; <UNPREDICTABLE>
   1b1c8:			; <UNDEFINED> instruction: 0xf8d5b123
   1b1cc:	mcrcs	0, 0, r6, cr0, cr4, {4}
   1b1d0:	msrhi	CPSR_sc, #0
   1b1d4:			; <UNDEFINED> instruction: 0xf8952300
   1b1d8:	eorsvs	r1, fp, r4, lsl r2
   1b1dc:	umaalcc	pc, r8, r5, r8	; <UNPREDICTABLE>
   1b1e0:	stmdbcs	r0, {r0, r1, r2, r8, r9, ip, pc}
   1b1e4:	adcshi	pc, r1, r0, asr #32
   1b1e8:	movwls	r2, #54017	; 0xd301
   1b1ec:	msrvs	SPSR_fs, r5	; <illegal shifter operand>
   1b1f0:			; <UNDEFINED> instruction: 0xf895b16e
   1b1f4:	teqlt	r3, sp, ror #2
   1b1f8:	bls	381e1c <rpl_re_syntax_options@@Base+0x31433c>
   1b1fc:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   1b200:			; <UNDEFINED> instruction: 0xf040421a
   1b204:	stmdbcs	r0, {r0, r1, r2, r3, r4, r5, r7, r8, pc}
   1b208:	bichi	pc, r8, r0
   1b20c:			; <UNDEFINED> instruction: 0xf8df9607
   1b210:			; <UNDEFINED> instruction: 0xf04f3afc
   1b214:	strbmi	r0, [r6], -r0, lsl #16
   1b218:	andshi	pc, r4, sp, asr #17
   1b21c:	movwls	r4, #58491	; 0xe47b
   1b220:	bcc	ffb595a4 <rpl_re_syntax_options@@Base+0xffaebac4>
   1b224:	ldrbtmi	r9, [fp], #-1796	; 0xfffff8fc
   1b228:			; <UNDEFINED> instruction: 0xf04f930f
   1b22c:	stmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, ip, sp}^
   1b230:			; <UNDEFINED> instruction: 0x36013811
   1b234:			; <UNDEFINED> instruction: 0xf0084630
   1b238:			; <UNDEFINED> instruction: 0x2000feb9
   1b23c:	ldm	r0!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1b240:			; <UNDEFINED> instruction: 0xf930f00d
   1b244:	umaalcc	pc, r8, r5, r8	; <UNPREDICTABLE>
   1b248:			; <UNDEFINED> instruction: 0xf0834680
   1b24c:	blls	15b258 <rpl_re_syntax_options@@Base+0xed778>
   1b250:	stmdbeq	r0, {r0, r1, r4, r6, r9, fp, sp, lr, pc}
   1b254:	rsbhi	pc, r2, #0
   1b258:	blcs	3530c <ASN1_STRING_length@plt+0x2eaa4>
   1b25c:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
   1b260:	blls	181a78 <rpl_re_syntax_options@@Base+0x113f98>
   1b264:			; <UNDEFINED> instruction: 0xf0836811
   1b268:	bls	1dbe74 <rpl_re_syntax_options@@Base+0x16e394>
   1b26c:	blls	12badc <rpl_re_syntax_options@@Base+0xbdffc>
   1b270:			; <UNDEFINED> instruction: 0xf041bf14
   1b274:			; <UNDEFINED> instruction: 0xf0210104
   1b278:	andsvs	r0, r9, r4, lsl #2
   1b27c:	blcs	41eb4 <_IO_stdin_used@@Base+0x3674>
   1b280:	rschi	pc, r2, r0
   1b284:	movwcs	lr, #2516	; 0x9d4
   1b288:	movwcs	lr, #18884	; 0x49c4
   1b28c:	blcs	41eac <_IO_stdin_used@@Base+0x366c>
   1b290:	mcrcs	15, 0, fp, cr1, cr8, {0}
   1b294:	sbcshi	pc, r0, r0, asr #6
   1b298:	tsteq	r8, r1, asr #32	; <UNPREDICTABLE>
   1b29c:	strtmi	r9, [r2], -r4, lsl #22
   1b2a0:	andsvs	r9, r9, r6, lsl #16
   1b2a4:	andls	r9, r0, fp, lsl #18
   1b2a8:			; <UNDEFINED> instruction: 0x96024658
   1b2ac:	stmdbls	r9, {r0, r8, ip, pc}
   1b2b0:	mcr2	7, 2, pc, cr0, cr12, {7}	; <UNPREDICTABLE>
   1b2b4:	andcs	r4, r0, r1, lsl #13
   1b2b8:	ldmda	r2!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b2bc:			; <UNDEFINED> instruction: 0xf8f2f00d
   1b2c0:	strmi	r6, [r2], r3, lsr #20
   1b2c4:	ldrmi	fp, [r8], -r3, lsr #2
   1b2c8:	blx	ffdd7336 <rpl_re_syntax_options@@Base+0xffd69856>
   1b2cc:	andsvs	r9, r8, r8, lsl #22
   1b2d0:	mvnscc	pc, #1073741826	; 0x40000002
   1b2d4:	vpadd.i8	d2, d0, d21
   1b2d8:	ldm	pc, {r0, r1, r5, r8, r9, pc}^	; <UNPREDICTABLE>
   1b2dc:	msreq	CPSR_fx, r3, lsl r0
   1b2e0:			; <UNDEFINED> instruction: 0x012e012e
   1b2e4:	subeq	r0, r3, sl, lsl r2
   1b2e8:			; <UNDEFINED> instruction: 0x0321003e
   1b2ec:			; <UNDEFINED> instruction: 0x03210321
   1b2f0:			; <UNDEFINED> instruction: 0x03210321
   1b2f4:			; <UNDEFINED> instruction: 0x03210321
   1b2f8:			; <UNDEFINED> instruction: 0x03210321
   1b2fc:			; <UNDEFINED> instruction: 0x03210321
   1b300:	rsbseq	r0, fp, r1, lsr #6
   1b304:	rsbseq	r0, fp, lr, lsr #2
   1b308:			; <UNDEFINED> instruction: 0x012e012e
   1b30c:			; <UNDEFINED> instruction: 0x0321012e
   1b310:			; <UNDEFINED> instruction: 0x03210321
   1b314:			; <UNDEFINED> instruction: 0x03210321
   1b318:			; <UNDEFINED> instruction: 0x03210321
   1b31c:	subeq	r0, r3, r1, lsr #6
   1b320:			; <UNDEFINED> instruction: 0x01a90046
   1b324:			; <UNDEFINED> instruction: 0x0321012e
   1b328:			; <UNDEFINED> instruction: 0x012e0043
   1b32c:	subeq	r0, r3, r1, lsr #6
   1b330:			; <UNDEFINED> instruction: 0x0321019e
   1b334:	subeq	r0, r3, lr, lsr #2
   1b338:	orrseq	r0, r3, r3, asr #32
   1b33c:			; <UNDEFINED> instruction: 0x0321003e
   1b340:	subeq	r0, r3, r8, lsl #3
   1b344:	smceq	24605	; 0x601d
   1b348:	tstls	sp, r6, ror #2
   1b34c:	smullne	pc, ip, r5, r8	; <UNPREDICTABLE>
   1b350:			; <UNDEFINED> instruction: 0xf0002900
   1b354:	smlattls	r7, r6, r0, r8
   1b358:	blls	255080 <rpl_re_syntax_options@@Base+0x1e75a0>
   1b35c:	stmdacs	r0, {r3, r4, fp, sp, lr}
   1b360:	rsbshi	pc, pc, #0
   1b364:	svceq	0x0019f1b9
   1b368:			; <UNDEFINED> instruction: 0xf04fd152
   1b36c:	vstrls.16	s0, [sl, #-50]	; 0xffffffce	; <UNPREDICTABLE>
   1b370:	stmdavs	r8!, {r0, r2, r3, r6, r8, ip, sp, pc}
   1b374:	cdp	7, 2, cr15, cr12, cr10, {7}
   1b378:	movwcs	r6, #3296	; 0xce0
   1b37c:	tstlt	r0, fp, lsr #32
   1b380:	blx	fe6d73ee <rpl_re_syntax_options@@Base+0xfe66990e>
   1b384:	bvs	83342c <rpl_re_syntax_options@@Base+0x7c594c>
   1b388:	cdp	7, 2, cr15, cr2, cr10, {7}
   1b38c:			; <UNDEFINED> instruction: 0xf7ea6a60
   1b390:	bvs	fe856c18 <rpl_re_syntax_options@@Base+0xfe7e9138>
   1b394:	cdp	7, 1, cr15, cr12, cr10, {7}
   1b398:			; <UNDEFINED> instruction: 0xf7ea69e0
   1b39c:	stclvs	14, cr14, [r0], #104	; 0x68
   1b3a0:	cdp	7, 1, cr15, cr6, cr10, {7}
   1b3a4:			; <UNDEFINED> instruction: 0xf7ea6d60
   1b3a8:	blvs	856c00 <rpl_re_syntax_options@@Base+0x7e9120>
   1b3ac:	cdp	7, 1, cr15, cr0, cr10, {7}
   1b3b0:	stmdbcs	r0!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1b3b4:	stmdbcc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1b3b8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1b3bc:	blls	fe37542c <rpl_re_syntax_options@@Base+0xfe30794c>
   1b3c0:			; <UNDEFINED> instruction: 0xf040405a
   1b3c4:	strbmi	r8, [r8], -r4, asr #8
   1b3c8:	cfstr32vc	mvfx15, [pc, #-52]	; 1b39c <ASN1_STRING_length@plt+0x14b34>
   1b3cc:	blhi	d66c8 <rpl_re_syntax_options@@Base+0x68be8>
   1b3d0:	svchi	0x00f0e8bd
   1b3d4:	stmdbne	r0, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   1b3d8:	ldrbtmi	r2, [r9], #-0
   1b3dc:			; <UNDEFINED> instruction: 0xf84ef003
   1b3e0:	ldmdbne	r8!, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1b3e4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1b3e8:			; <UNDEFINED> instruction: 0xf7ea2000
   1b3ec:	strmi	lr, [r1], -r6, lsr #28
   1b3f0:	smlattls	r5, r0, ip, r6
   1b3f4:			; <UNDEFINED> instruction: 0xf9d6f019
   1b3f8:			; <UNDEFINED> instruction: 0xf7eb9004
   1b3fc:	stmdavs	r0, {r1, r2, r9, fp, sp, lr, pc}
   1b400:	bl	ff2593b0 <rpl_re_syntax_options@@Base+0xff1eb8d0>
   1b404:	ldrdcs	lr, [r4, -sp]
   1b408:	andcs	r4, r1, r3, lsl #12
   1b40c:			; <UNDEFINED> instruction: 0xf90af003
   1b410:	msrcc	SPSR_fx, r5	; <illegal shifter operand>
   1b414:	adcsle	r2, r6, r0, lsl #22
   1b418:			; <UNDEFINED> instruction: 0xf895e7a9
   1b41c:	bls	367754 <rpl_re_syntax_options@@Base+0x2f9c74>
   1b420:			; <UNDEFINED> instruction: 0xf040421a
   1b424:	mvfcsdz	f0, f5
   1b428:	adchi	pc, r3, r0, asr #32
   1b42c:	andcs	r2, r0, #0, 6
   1b430:	movwcs	lr, #18884	; 0x49c4
   1b434:	ldmdavs	r9, {r2, r8, r9, fp, ip, pc}
   1b438:	smlalscc	pc, r2, r5, r8	; <UNPREDICTABLE>
   1b43c:			; <UNDEFINED> instruction: 0xf43f2b00
   1b440:			; <UNDEFINED> instruction: 0xf021af2b
   1b444:	str	r0, [r9, -r8, lsl #2]!
   1b448:	teqcs	r4, #3489792	; 0x354000
   1b44c:			; <UNDEFINED> instruction: 0xf1732a00
   1b450:	blle	ff89b458 <rpl_re_syntax_options@@Base+0xff82d978>
   1b454:	movwcs	lr, #18884	; 0x49c4
   1b458:			; <UNDEFINED> instruction: 0xf895e718
   1b45c:	stmdbcs	r0, {r2, r4, r9, ip}
   1b460:			; <UNDEFINED> instruction: 0xf895d161
   1b464:	blls	25bcec <rpl_re_syntax_options@@Base+0x1ee20c>
   1b468:	svclt	0x00182800
   1b46c:			; <UNDEFINED> instruction: 0x4618465b
   1b470:	cdp2	0, 6, cr15, cr10, cr9, {0}
   1b474:	strt	r6, [r1], r0, ror #9
   1b478:	ldrbmi	r2, [r8], -r1, lsl #2
   1b47c:	blx	7574ac <rpl_re_syntax_options@@Base+0x6e99cc>
   1b480:	strmi	r2, [r1], r1, lsl #28
   1b484:	cmphi	r4, r0	; <UNPREDICTABLE>
   1b488:	ldmne	r4, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}
   1b48c:	andcs	r2, r0, r5, lsl #4
   1b490:	bvc	fe6d88cc <rpl_re_syntax_options@@Base+0xfe66adec>
   1b494:			; <UNDEFINED> instruction: 0xf7ea4479
   1b498:			; <UNDEFINED> instruction: 0xf44fedd0
   1b49c:	smlabbcs	r1, r0, r2, r7
   1b4a0:	strmi	r9, [r3], -r0, lsl #12
   1b4a4:			; <UNDEFINED> instruction: 0xf7eb4650
   1b4a8:			; <UNDEFINED> instruction: 0xf8dfe918
   1b4ac:			; <UNDEFINED> instruction: 0x46531878
   1b4b0:	ldrbtmi	r4, [r9], #-1602	; 0xfffff9be
   1b4b4:			; <UNDEFINED> instruction: 0xf8cd2001
   1b4b8:			; <UNDEFINED> instruction: 0xf0039000
   1b4bc:			; <UNDEFINED> instruction: 0x4648f8b3
   1b4c0:	stc	7, cr15, [r6, #936]	; 0x3a8
   1b4c4:			; <UNDEFINED> instruction: 0xf8dfe6cc
   1b4c8:	ldrbtmi	r4, [ip], #-2144	; 0xfffff7a0
   1b4cc:	blcs	36360 <ASN1_STRING_length@plt+0x2faf8>
   1b4d0:	teqhi	r5, r0	; <UNPREDICTABLE>
   1b4d4:	ldrdne	pc, [r0, #133]!	; 0x85
   1b4d8:			; <UNDEFINED> instruction: 0xf43f2900
   1b4dc:			; <UNDEFINED> instruction: 0xf8dfae5b
   1b4e0:	ldrbtmi	r4, [ip], #-2124	; 0xfffff7b4
   1b4e4:	mlascc	ip, r4, r8, pc	; <UNPREDICTABLE>
   1b4e8:			; <UNDEFINED> instruction: 0xf47f2b00
   1b4ec:	blvs	fe846e40 <rpl_re_syntax_options@@Base+0xfe7d9360>
   1b4f0:	cdp2	7, 9, cr15, cr2, cr15, {7}
   1b4f4:			; <UNDEFINED> instruction: 0xf8842301
   1b4f8:			; <UNDEFINED> instruction: 0xe64b303c
   1b4fc:			; <UNDEFINED> instruction: 0x0010f8db
   1b500:	blx	e5753e <rpl_re_syntax_options@@Base+0xde9a5e>
   1b504:			; <UNDEFINED> instruction: 0xf43f2800
   1b508:			; <UNDEFINED> instruction: 0xf8dfae4a
   1b50c:	andcs	r1, r5, #36, 16	; 0x240000
   1b510:	ldrbtmi	r2, [r9], #-0
   1b514:	ldc	7, cr15, [r0, #936]	; 0x3a8
   1b518:	andcs	r4, r0, r1, lsl #12
   1b51c:			; <UNDEFINED> instruction: 0xffaef002
   1b520:	tstcs	r1, sp, lsr r6
   1b524:			; <UNDEFINED> instruction: 0xf895e662
   1b528:	eorsvs	r3, r8, r8, asr #32
   1b52c:	movwls	r9, #28685	; 0x700d
   1b530:	blvc	1b15168 <rpl_re_syntax_options@@Base+0x1aa7688>
   1b534:			; <UNDEFINED> instruction: 0xf43f2b00
   1b538:	stmiavs	r9!, {r0, r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}
   1b53c:			; <UNDEFINED> instruction: 0xf0084630
   1b540:	blvs	85a99c <rpl_re_syntax_options@@Base+0x7ecebc>
   1b544:	stcl	7, cr15, [r4, #-936]	; 0xfffffc58
   1b548:	movwcs	r6, #2720	; 0xaa0
   1b54c:			; <UNDEFINED> instruction: 0xf7ea6323
   1b550:	movwcs	lr, #3392	; 0xd40
   1b554:	stmiavs	sl!, {r0, r1, r5, r7, r9, sp, lr}
   1b558:	svclt	0x00d442b2
   1b55c:	movwcs	r2, #4864	; 0x1300
   1b560:	svclt	0x00082a00
   1b564:	blcs	24170 <ASN1_STRING_length@plt+0x1d908>
   1b568:	mcrge	4, 3, pc, cr3, cr15, {3}	; <UNPREDICTABLE>
   1b56c:	stmdbeq	r5!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1b570:	ldmib	r4, {r1, r2, r3, r6, r8, r9, sl, sp, lr, pc}^
   1b574:	stmdbls	r4, {r8, r9, sp}
   1b578:	movwcs	lr, #18884	; 0x49c4
   1b57c:	str	r6, [r5], r9, lsl #16
   1b580:	ldrb	r4, [sp, #1560]!	; 0x618
   1b584:	smlattcs	r0, r0, ip, r6
   1b588:			; <UNDEFINED> instruction: 0xf82af00d
   1b58c:			; <UNDEFINED> instruction: 0xf0402800
   1b590:			; <UNDEFINED> instruction: 0xf89581c9
   1b594:	stmdbcs	r0, {r2, r4, r9, ip}
   1b598:	mrcge	4, 1, APSR_nzcv, cr8, cr15, {3}
   1b59c:			; <UNDEFINED> instruction: 0xf00d6ce0
   1b5a0:	stmdacs	r0, {r0, r1, r2, r3, r4, fp, ip, sp, lr, pc}
   1b5a4:	mrcge	4, 1, APSR_nzcv, cr2, cr15, {3}
   1b5a8:			; <UNDEFINED> instruction: 0xf8dfe631
   1b5ac:	andcs	r1, r0, r8, lsl #15
   1b5b0:			; <UNDEFINED> instruction: 0xf0024479
   1b5b4:			; <UNDEFINED> instruction: 0xf8dfff63
   1b5b8:	andcs	r1, r5, #128, 14	; 0x2000000
   1b5bc:	andcs	r4, r0, r9, ror r4
   1b5c0:	ldc	7, cr15, [sl, #-936]!	; 0xfffffc58
   1b5c4:	andcs	r4, r1, r1, lsl #12
   1b5c8:			; <UNDEFINED> instruction: 0xf82cf003
   1b5cc:	msrcc	SPSR_fx, r5	; <illegal shifter operand>
   1b5d0:			; <UNDEFINED> instruction: 0xf43f2b00
   1b5d4:			; <UNDEFINED> instruction: 0xe6caaed8
   1b5d8:			; <UNDEFINED> instruction: 0x1760f8df
   1b5dc:	ldrbtmi	r2, [r9], #-0
   1b5e0:			; <UNDEFINED> instruction: 0xff4cf002
   1b5e4:	smmlsne	r8, pc, r8, pc	; <UNPREDICTABLE>
   1b5e8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1b5ec:			; <UNDEFINED> instruction: 0xf8dfe7e7
   1b5f0:	andcs	r1, r0, r4, asr r7
   1b5f4:			; <UNDEFINED> instruction: 0xf0024479
   1b5f8:			; <UNDEFINED> instruction: 0xf8dfff41
   1b5fc:	andcs	r1, r5, #76, 14	; 0x1300000
   1b600:			; <UNDEFINED> instruction: 0xe7dc4479
   1b604:			; <UNDEFINED> instruction: 0x1744f8df
   1b608:	ldrbtmi	r2, [r9], #-0
   1b60c:			; <UNDEFINED> instruction: 0xff36f002
   1b610:			; <UNDEFINED> instruction: 0x173cf8df
   1b614:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1b618:			; <UNDEFINED> instruction: 0xf8dfe6e6
   1b61c:	andcs	r1, r0, r8, lsr r7
   1b620:			; <UNDEFINED> instruction: 0xf0024479
   1b624:			; <UNDEFINED> instruction: 0xf8dfff2b
   1b628:	andcs	r1, r5, #48, 14	; 0xc00000
   1b62c:			; <UNDEFINED> instruction: 0xe7c64479
   1b630:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
   1b634:	tsteq	r2, r3, lsl r0	; <UNPREDICTABLE>
   1b638:			; <UNDEFINED> instruction: 0xf000461a
   1b63c:	blls	17b854 <rpl_re_syntax_options@@Base+0x10dd74>
   1b640:			; <UNDEFINED> instruction: 0xf895b143
   1b644:	blcs	2776c <ASN1_STRING_length@plt+0x20f04>
   1b648:	msrhi	CPSR_, r0
   1b64c:	blcs	3ad00 <ASN1_STRING_length@plt+0x34498>
   1b650:	tsthi	ip, r0, asr #32	; <UNPREDICTABLE>
   1b654:	msrcc	SPSR_fs, r5	; <illegal shifter operand>
   1b658:	blcs	35fe0 <ASN1_STRING_length@plt+0x2f778>
   1b65c:	mrshi	pc, CPSR	; <UNPREDICTABLE>
   1b660:			; <UNDEFINED> instruction: 0xf0002800
   1b664:			; <UNDEFINED> instruction: 0xf7fc823c
   1b668:	strmi	pc, [r3], -r7, ror #23
   1b66c:	andsls	r3, r1, r1, lsl #6
   1b670:	eorhi	pc, r7, #0
   1b674:	ldmdavs	sl, {r2, r8, r9, fp, ip, pc}
   1b678:			; <UNDEFINED> instruction: 0xf0129b12
   1b67c:	svclt	0x00180f04
   1b680:	tstls	r2, #67108864	; 0x4000000
   1b684:	blcs	422a8 <_IO_stdin_used@@Base+0x3a68>
   1b688:	mrshi	pc, (UNDEF: 0)	; <UNPREDICTABLE>
   1b68c:	msrcc	SPSR_fs, r5	; <illegal shifter operand>
   1b690:			; <UNDEFINED> instruction: 0xf0002b00
   1b694:	sfmvs	f0, 3, [r3, #-344]!	; 0xfffffea8
   1b698:	ldmdbls	r1, {r0, r1, r4, r6, r8, ip, sp, pc}
   1b69c:	mcrrne	10, 6, r6, fp, cr2
   1b6a0:	movwcs	fp, #7960	; 0x1f18
   1b6a4:	svclt	0x00082a00
   1b6a8:	blcs	242b0 <ASN1_STRING_length@plt+0x1da48>
   1b6ac:	eorhi	pc, r1, #64	; 0x40
   1b6b0:	ldmdavs	sl, {r2, r8, r9, fp, ip, pc}
   1b6b4:			; <UNDEFINED> instruction: 0xf8842301
   1b6b8:			; <UNDEFINED> instruction: 0xf8953051
   1b6bc:			; <UNDEFINED> instruction: 0xb1ab3048
   1b6c0:			; <UNDEFINED> instruction: 0xf0027dab
   1b6c4:	blcs	1bfd0 <ASN1_STRING_length@plt+0x15768>
   1b6c8:	cmnhi	ip, #0	; <UNPREDICTABLE>
   1b6cc:			; <UNDEFINED> instruction: 0xf0002a00
   1b6d0:			; <UNDEFINED> instruction: 0xf8df817c
   1b6d4:	andcs	r1, r5, #136, 12	; 0x8800000
   1b6d8:	ldrbtmi	r2, [r9], #-0
   1b6dc:	stc	7, cr15, [ip], #936	; 0x3a8
   1b6e0:	andcs	r4, r0, r1, lsl #12
   1b6e4:	cdp2	0, 12, cr15, cr10, cr2, {0}
   1b6e8:	ldmdavs	sl, {r2, r8, r9, fp, ip, pc}
   1b6ec:			; <UNDEFINED> instruction: 0xf0229b04
   1b6f0:	blvs	81bf08 <rpl_re_syntax_options@@Base+0x7ae428>
   1b6f4:	strls	r2, [sp], -r1, lsl #12
   1b6f8:			; <UNDEFINED> instruction: 0xf7ea601a
   1b6fc:	strls	lr, [r5], -sl, ror #24
   1b700:	strcs	r6, [r0], -r0, lsr #21
   1b704:			; <UNDEFINED> instruction: 0x63232300
   1b708:	stcl	7, cr15, [r2], #-936	; 0xfffffc58
   1b70c:	adcvs	r4, r6, #53477376	; 0x3300000
   1b710:			; <UNDEFINED> instruction: 0xf8dfe721
   1b714:	andcs	r1, r5, #76, 12	; 0x4c00000
   1b718:			; <UNDEFINED> instruction: 0xe7504479
   1b71c:	andcs	r9, r5, #229376	; 0x38000
   1b720:			; <UNDEFINED> instruction: 0xf7ea4648
   1b724:	strmi	lr, [r1], -sl, lsl #25
   1b728:			; <UNDEFINED> instruction: 0xf0024648
   1b72c:	ldr	pc, [r3, #3963]	; 0xf7b
   1b730:	stmdbls	pc, {r0, r1, r9, sl, lr}	; <UNPREDICTABLE>
   1b734:	ldrtmi	r4, [r0], -r2, asr #12
   1b738:			; <UNDEFINED> instruction: 0xff74f002
   1b73c:			; <UNDEFINED> instruction: 0xf7efe6bf
   1b740:	movvs	pc, #12386304	; 0xbd0000
   1b744:	stmdavs	sl!, {r1, r2, r6, r7, r9, sl, sp, lr, pc}
   1b748:	bne	456f70 <rpl_re_syntax_options@@Base+0x3e9490>
   1b74c:			; <UNDEFINED> instruction: 0xf0002a00
   1b750:	ldrbeq	r8, [pc, -sp, lsr #2]
   1b754:	bvs	ff910b70 <rpl_re_syntax_options@@Base+0xff8a3090>
   1b758:	mvnsvc	pc, #683671552	; 0x28c00000
   1b75c:	vqdmulh.s<illegal width 8>	d18, d0, d1
   1b760:			; <UNDEFINED> instruction: 0xf89581a9
   1b764:			; <UNDEFINED> instruction: 0xb1233048
   1b768:	blvc	70239c <rpl_re_syntax_options@@Base+0x6948bc>
   1b76c:			; <UNDEFINED> instruction: 0xf0002b00
   1b770:			; <UNDEFINED> instruction: 0xf8d581f7
   1b774:			; <UNDEFINED> instruction: 0xf8d49010
   1b778:			; <UNDEFINED> instruction: 0xf1b9802c
   1b77c:	andsle	r0, r5, r0, lsl #30
   1b780:	mulcc	r0, r9, r8
   1b784:	orrlt	r9, fp, r4, lsl #30
   1b788:	tstcs	r0, sl, lsl #4
   1b78c:			; <UNDEFINED> instruction: 0xf7ea4648
   1b790:	strmi	lr, [r0, #3418]	; 0xd5a
   1b794:	sbcshi	pc, r5, r0
   1b798:			; <UNDEFINED> instruction: 0x212c4648
   1b79c:	bl	75974c <rpl_re_syntax_options@@Base+0x6ebc6c>
   1b7a0:	stmdavc	r3, {r5, r8, ip, sp, pc}^
   1b7a4:	stmdbeq	r1, {r8, ip, sp, lr, pc}
   1b7a8:	mvnle	r2, r0, lsl #22
   1b7ac:	ldrne	pc, [r4, #2271]!	; 0x8df
   1b7b0:	andcs	r2, r0, r5, lsl #4
   1b7b4:			; <UNDEFINED> instruction: 0xf7ea4479
   1b7b8:	bvs	ff9168c0 <rpl_re_syntax_options@@Base+0xff8a8de0>
   1b7bc:	movwls	r6, #19105	; 0x4aa1
   1b7c0:	andcs	r4, r7, r6, lsl #12
   1b7c4:	mcr2	0, 6, pc, cr0, cr8, {0}	; <UNPREDICTABLE>
   1b7c8:	ldrtmi	r9, [r1], -r4, lsl #22
   1b7cc:	andls	r4, r0, r2, asr r6
   1b7d0:			; <UNDEFINED> instruction: 0xf0022001
   1b7d4:			; <UNDEFINED> instruction: 0xf8dfff27
   1b7d8:	mulcs	r0, r0, r5
   1b7dc:	ldmdbeq	fp, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1b7e0:			; <UNDEFINED> instruction: 0xf0024479
   1b7e4:	cdp	14, 1, cr15, cr8, cr11, {2}
   1b7e8:			; <UNDEFINED> instruction: 0xf7ea0a10
   1b7ec:			; <UNDEFINED> instruction: 0xe60febf2
   1b7f0:	ldmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}^
   1b7f4:	andcs	r6, r3, r1, ror #25
   1b7f8:			; <UNDEFINED> instruction: 0xf7ea4642
   1b7fc:	stmdacs	r0, {r1, r2, r3, r4, r6, r7, r8, sl, fp, sp, lr, pc}
   1b800:	mrcge	4, 0, APSR_nzcv, cr1, cr15, {3}
   1b804:			; <UNDEFINED> instruction: 0x3010f8d8
   1b808:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   1b80c:	svcmi	0x0000f5b3
   1b810:	mcrge	4, 0, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
   1b814:	ldmib	r8, {r2, r8, fp, ip, pc}^
   1b818:	stmdavs	r9, {r2, r3, r8, r9, sp}
   1b81c:			; <UNDEFINED> instruction: 0xf8dfe61a
   1b820:	andcs	r1, r5, #76, 10	; 0x13000000
   1b824:	stclvs	6, cr4, [r5], #192	; 0xc0
   1b828:			; <UNDEFINED> instruction: 0xf7ea4479
   1b82c:	andls	lr, r4, r6, lsl #24
   1b830:			; <UNDEFINED> instruction: 0xf0184628
   1b834:	stmdbls	r4, {r0, r1, r2, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1b838:	ldrtmi	r4, [r0], -r2, lsl #12
   1b83c:	cdp2	0, 15, cr15, cr2, cr2, {0}
   1b840:			; <UNDEFINED> instruction: 0x4628683b
   1b844:	movweq	pc, #8259	; 0x2043	; <UNPREDICTABLE>
   1b848:			; <UNDEFINED> instruction: 0xf00d603b
   1b84c:	stmdacs	r0, {r0, r1, r2, r3, r4, r7, r8, fp, ip, sp, lr, pc}
   1b850:	cfstrsge	mvf15, [fp, #252]	; 0xfc
   1b854:			; <UNDEFINED> instruction: 0xf04f683b
   1b858:			; <UNDEFINED> instruction: 0xf0430919
   1b85c:	eorsvs	r0, fp, r1, lsl #6
   1b860:			; <UNDEFINED> instruction: 0xf8dfe585
   1b864:	andcs	r1, r5, #12, 10	; 0x3000000
   1b868:	ldmdbeq	fp, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1b86c:			; <UNDEFINED> instruction: 0xf7ea4479
   1b870:	bvs	ff8d6808 <rpl_re_syntax_options@@Base+0xff868d28>
   1b874:	andcs	r4, r1, r1, lsl #12
   1b878:	cdp2	0, 13, cr15, cr4, cr2, {0}
   1b87c:	stmdacs	r0, {r3, r6, r7, r8, sl, sp, lr, pc}
   1b880:	mrcge	4, 7, APSR_nzcv, cr1, cr15, {3}
   1b884:	blcs	424a8 <_IO_stdin_used@@Base+0x3c68>
   1b888:	svcge	0x0017f47f
   1b88c:	eorcc	pc, r1, #9764864	; 0x950000
   1b890:	blls	487f04 <rpl_re_syntax_options@@Base+0x41a424>
   1b894:	andsle	r3, r0, r1, lsl #6
   1b898:	ldrdeq	lr, [r2, -r4]
   1b89c:	movwcs	lr, #2516	; 0x9d4
   1b8a0:	svclt	0x0008428b
   1b8a4:			; <UNDEFINED> instruction: 0xf0004282
   1b8a8:	stmibvs	r3!, {r0, r1, r3, r5, r6, r7, pc}
   1b8ac:	blcs	2b8d4 <ASN1_STRING_length@plt+0x2506c>
   1b8b0:			; <UNDEFINED> instruction: 0xf1b0bf08
   1b8b4:			; <UNDEFINED> instruction: 0xf0003fff
   1b8b8:	ldmib	r4, {r0, r1, r5, r6, r7, pc}^
   1b8bc:	ldfs	f0, [r4, #56]	; 0x38
   1b8c0:			; <UNDEFINED> instruction: 0xf0070b10
   1b8c4:			; <UNDEFINED> instruction: 0xf8dfffb5
   1b8c8:	ldmib	r4, {r2, r3, r5, r7, sl, sp}^
   1b8cc:	vldr.16	s16, [r4, #4]
   1b8d0:			; <UNDEFINED> instruction: 0x46177b10
   1b8d4:	ldmibpl	r2, {r4, r9, fp, ip, pc}^
   1b8d8:	blvs	56f28 <quoting_style_vals@@Base+0x3d24>
   1b8dc:	blvc	1d71c0 <rpl_re_syntax_options@@Base+0x1696e0>
   1b8e0:	blvc	56ef0 <quoting_style_vals@@Base+0x3cec>
   1b8e4:	ldmib	r4, {r0, r1, r9, sl, lr}^
   1b8e8:	strbmi	r0, [r9, #-256]	; 0xffffff00
   1b8ec:	strbmi	fp, [r0, #-3848]	; 0xfffff0f8
   1b8f0:	mrshi	pc, (UNDEF: 74)	; <UNPREDICTABLE>
   1b8f4:	ldrmi	r6, [r7], -r2, lsr #19
   1b8f8:			; <UNDEFINED> instruction: 0xf1b9bb6a
   1b8fc:	svclt	0x00083fff
   1b900:	svccc	0x00fff1b8
   1b904:			; <UNDEFINED> instruction: 0x81a5f000
   1b908:	bl	1c6ce10 <rpl_re_syntax_options@@Base+0x1bff330>
   1b90c:	vsubl.s8	q8, d0, d9
   1b910:	ldmib	r4, {r0, r2, r3, r4, r7, pc}^
   1b914:	addsmi	r2, r9, #4, 6	; 0x10000000
   1b918:	addsmi	fp, r0, #8, 30
   1b91c:	cfstrsge	mvf15, [r5, #-252]!	; 0xffffff04
   1b920:	stmdb	r2!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1b924:			; <UNDEFINED> instruction: 0x4620683b
   1b928:	orreq	pc, r0, #67	; 0x43
   1b92c:			; <UNDEFINED> instruction: 0xf7fa603b
   1b930:	ldmdacs	r9, {r0, r1, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}
   1b934:	svclt	0x00044681
   1b938:	movwls	r2, #29440	; 0x7300
   1b93c:	cfstrdge	mvd15, [r7], #-252	; 0xffffff04
   1b940:			; <UNDEFINED> instruction: 0x4630e536
   1b944:	strls	r6, [r4, -r9, lsr #17]
   1b948:	blx	457972 <rpl_re_syntax_options@@Base+0x3e9e92>
   1b94c:	beq	4571b4 <rpl_re_syntax_options@@Base+0x3e96d4>
   1b950:	bl	fd9900 <rpl_re_syntax_options@@Base+0xf6be20>
   1b954:			; <UNDEFINED> instruction: 0xf1b9e5ff
   1b958:			; <UNDEFINED> instruction: 0xf04f3fff
   1b95c:	svclt	0x00080205
   1b960:	svccc	0x00fff1b8
   1b964:	subsle	r9, r7, r3, lsl r3
   1b968:	strne	pc, [ip], #-2271	; 0xfffff721
   1b96c:	movwcs	r2, #4096	; 0x1000
   1b970:	ldrbtmi	r9, [r9], #-773	; 0xfffffcfb
   1b974:	bl	1859924 <rpl_re_syntax_options@@Base+0x17ebe44>
   1b978:	ldmib	r4, {r0, r7, r9, sl, lr}^
   1b97c:			; <UNDEFINED> instruction: 0xf00f0100
   1b980:	pkhtbmi	pc, r0, sp, asr #25	; <UNPREDICTABLE>
   1b984:	ldrdeq	lr, [r2, -r4]
   1b988:	ldc2l	0, cr15, [r8], {15}
   1b98c:	andhi	pc, r0, sp, asr #17
   1b990:	blls	4ed2bc <rpl_re_syntax_options@@Base+0x47f7dc>
   1b994:	andls	r4, r1, r2, asr r6
   1b998:	andls	r6, r2, r0, ror #19
   1b99c:			; <UNDEFINED> instruction: 0xf0022000
   1b9a0:	stmiavs	r9!, {r0, r6, r9, sl, fp, ip, sp, lr, pc}
   1b9a4:			; <UNDEFINED> instruction: 0xf0084630
   1b9a8:	ldrb	pc, [r4, #2785]	; 0xae1	; <UNPREDICTABLE>
   1b9ac:	ldrbmi	r2, [r8], -r1, lsl #2
   1b9b0:			; <UNDEFINED> instruction: 0xff82f009
   1b9b4:	ldrbtmi	r4, [r9], #-2545	; 0xfffff60f
   1b9b8:	cfmadd32	mvax0, mvfx4, mvfx8, mvfx2
   1b9bc:	andcs	r0, r2, r0, lsl sl
   1b9c0:	cdp2	0, 3, cr15, cr0, cr2, {0}
   1b9c4:	ldmdavs	fp, {r2, r8, r9, fp, ip, pc}
   1b9c8:	stmibmi	sp!, {r0, r1, r6, r7, r9, sl, sp, lr, pc}^
   1b9cc:	andcs	r4, r5, #23068672	; 0x1600000
   1b9d0:			; <UNDEFINED> instruction: 0x46304479
   1b9d4:	bl	c59984 <rpl_re_syntax_options@@Base+0xbebea4>
   1b9d8:	ldrtmi	r4, [r0], -r1, lsl #12
   1b9dc:	cdp2	0, 2, cr15, cr2, cr2, {0}
   1b9e0:	andcs	r4, r5, #232, 18	; 0x3a0000
   1b9e4:	ldrbtmi	r2, [r9], #-0
   1b9e8:	bl	9d9998 <rpl_re_syntax_options@@Base+0x96beb8>
   1b9ec:			; <UNDEFINED> instruction: 0xf8db6b21
   1b9f0:	bvs	ff9a79f8 <rpl_re_syntax_options@@Base+0xff939f18>
   1b9f4:	stmdbcs	r0, {r0, r2, r9, sl, lr}
   1b9f8:	andcs	sp, r7, lr, rrx
   1b9fc:			; <UNDEFINED> instruction: 0xf0189304
   1ba00:	blls	15b094 <rpl_re_syntax_options@@Base+0xed5b4>
   1ba04:	andvs	lr, r0, sp, asr #19
   1ba08:			; <UNDEFINED> instruction: 0x46294652
   1ba0c:			; <UNDEFINED> instruction: 0xf0022002
   1ba10:			; <UNDEFINED> instruction: 0xf04ffe09
   1ba14:	strt	r0, [sl], #2329	; 0x919
   1ba18:	ldrdcs	r4, [r0], -fp
   1ba1c:	movwls	r2, #21249	; 0x5301
   1ba20:			; <UNDEFINED> instruction: 0xf7ea4479
   1ba24:	strmi	lr, [r0], sl, lsl #22
   1ba28:	ldrdeq	lr, [r0, -r4]
   1ba2c:	stc2	0, cr15, [r6], {15}
   1ba30:	blls	4ed33c <rpl_re_syntax_options@@Base+0x47f85c>
   1ba34:	andls	r4, r0, r2, asr r6
   1ba38:	stmibvs	r7!, {sp}^
   1ba3c:			; <UNDEFINED> instruction: 0xf0029701
   1ba40:	stmiavs	r9!, {r0, r4, r5, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   1ba44:			; <UNDEFINED> instruction: 0xf0084630
   1ba48:	str	pc, [r4, #2705]	; 0xa91
   1ba4c:	andcs	r4, r5, #3391488	; 0x33c000
   1ba50:	tstls	r3, #56, 12	; 0x3800000
   1ba54:	movwcs	r4, #5241	; 0x1479
   1ba58:			; <UNDEFINED> instruction: 0xf7ea9305
   1ba5c:	strmi	lr, [r1], lr, ror #21
   1ba60:	ldrdeq	lr, [r0, -r4]
   1ba64:	stc2l	0, cr15, [sl], #-60	; 0xffffffc4
   1ba68:	blls	4ed394 <rpl_re_syntax_options@@Base+0x47f8b4>
   1ba6c:	andls	r4, r0, r2, asr r6
   1ba70:			; <UNDEFINED> instruction: 0xf0024638
   1ba74:	stmiavs	r9!, {r0, r1, r2, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   1ba78:			; <UNDEFINED> instruction: 0xf0084630
   1ba7c:	strb	pc, [sl, #-2679]!	; 0xfffff589	; <UNPREDICTABLE>
   1ba80:	ldmdaeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}^
   1ba84:	movwcs	r6, #3297	; 0xce1
   1ba88:			; <UNDEFINED> instruction: 0xf8c84640
   1ba8c:			; <UNDEFINED> instruction: 0xf0083000
   1ba90:			; <UNDEFINED> instruction: 0xf8d8fd6d
   1ba94:	stmdacs	r0, {}	; <UNPREDICTABLE>
   1ba98:	svcge	0x000ff43f
   1ba9c:			; <UNDEFINED> instruction: 0xb12b9b12
   1baa0:	tstlt	fp, r3, ror #20
   1baa4:	bcs	39b14 <ASN1_STRING_length@plt+0x332ac>
   1baa8:	orrshi	pc, ip, r0, asr #32
   1baac:			; <UNDEFINED> instruction: 0xf00c9911
   1bab0:			; <UNDEFINED> instruction: 0xe702fcff
   1bab4:	beq	45731c <rpl_re_syntax_options@@Base+0x3e983c>
   1bab8:	movwls	r2, #21249	; 0x5301
   1babc:	b	fe259a6c <rpl_re_syntax_options@@Base+0xfe1ebf8c>
   1bac0:	ldmibmi	r3!, {r0, r3, r6, r8, sl, sp, lr, pc}
   1bac4:	andcs	r2, r0, r5, lsl #4
   1bac8:			; <UNDEFINED> instruction: 0xf7ea4479
   1bacc:			; <UNDEFINED> instruction: 0x4601eab6
   1bad0:			; <UNDEFINED> instruction: 0xf0022000
   1bad4:	strb	pc, [sp, #3283]	; 0xcd3	; <UNPREDICTABLE>
   1bad8:	ldrbtmi	r4, [r8], #-2222	; 0xfffff752
   1badc:	stmibmi	lr!, {r1, r4, r7, r8, r9, sl, sp, lr, pc}
   1bae0:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1bae4:	b	fea59a94 <rpl_re_syntax_options@@Base+0xfe9ebfb4>
   1bae8:	andcs	r4, r1, r1, lsl #12
   1baec:	stc2l	0, cr15, [r6], {2}
   1baf0:	cfsh64vs	mvdx14, mvdx2, #-24
   1baf4:	blle	9ec524 <rpl_re_syntax_options@@Base+0x97ea44>
   1baf8:	ldrdeq	lr, [r2, -r4]
   1bafc:	svclt	0x00081c4e
   1bb00:	svccc	0x00fff1b0
   1bb04:	orrhi	pc, r6, r0
   1bb08:	tstcs	r6, #212, 18	; 0x350000
   1bb0c:	svclt	0x00084299
   1bb10:			; <UNDEFINED> instruction: 0xf0004290
   1bb14:	stmibmi	r1!, {r0, r1, r2, r3, r4, r5, r6, r8, pc}
   1bb18:	andcs	r2, r0, r5, lsl #4
   1bb1c:			; <UNDEFINED> instruction: 0xf7ea4479
   1bb20:	strmi	lr, [r6], -ip, lsl #21
   1bb24:			; <UNDEFINED> instruction: 0x0116e9d4
   1bb28:	stc2	0, cr15, [r8], {15}
   1bb2c:			; <UNDEFINED> instruction: 0x46024631
   1bb30:			; <UNDEFINED> instruction: 0xf0022000
   1bb34:	ldmibmi	sl, {r0, r1, r2, r4, r5, r6, r8, sl, fp, ip, sp, lr, pc}
   1bb38:	ldrbtmi	r2, [r9], #-0
   1bb3c:	ldc2	0, cr15, [lr], {2}
   1bb40:	blls	155220 <rpl_re_syntax_options@@Base+0xe7740>
   1bb44:	ldr	r6, [r8, #2074]!	; 0x81a
   1bb48:	andcs	r4, r5, #2457600	; 0x258000
   1bb4c:	movwls	r2, #49152	; 0xc000
   1bb50:			; <UNDEFINED> instruction: 0xf7ea4479
   1bb54:			; <UNDEFINED> instruction: 0x4601ea72
   1bb58:			; <UNDEFINED> instruction: 0xf0022000
   1bb5c:	strb	pc, [sl, pc, lsl #25]!	; <UNPREDICTABLE>
   1bb60:	bcc	4573c8 <rpl_re_syntax_options@@Base+0x3e98e8>
   1bb64:			; <UNDEFINED> instruction: 0xf0002b00
   1bb68:	mnfez	f0, #0.0
   1bb6c:			; <UNDEFINED> instruction: 0xf0080a10
   1bb70:	stmibmi	sp, {r0, r1, r2, r3, r5, r8, sl, fp, ip, sp, lr, pc}
   1bb74:	andcs	r2, r0, r5, lsl #4
   1bb78:			; <UNDEFINED> instruction: 0xf7ea4479
   1bb7c:			; <UNDEFINED> instruction: 0x4601ea5e
   1bb80:			; <UNDEFINED> instruction: 0xf0022001
   1bb84:	strt	pc, [r6], -pc, asr #26
   1bb88:	movwls	r9, #24324	; 0x5f04
   1bb8c:			; <UNDEFINED> instruction: 0x079b683b
   1bb90:			; <UNDEFINED> instruction: 0xf895d403
   1bb94:	blcs	28144 <ASN1_STRING_length@plt+0x218dc>
   1bb98:			; <UNDEFINED> instruction: 0xf8d5d03d
   1bb9c:			; <UNDEFINED> instruction: 0xb11b3094
   1bba0:	bcs	b79c10 <rpl_re_syntax_options@@Base+0xb0c130>
   1bba4:	msrhi	CPSR_f, r0
   1bba8:	andcs	r4, r5, #128, 18	; 0x200000
   1bbac:	ldrbtmi	r2, [r9], #-0
   1bbb0:	b	10d9b60 <rpl_re_syntax_options@@Base+0x106c080>
   1bbb4:	stclvs	6, cr4, [r0], #20
   1bbb8:	ldc2l	0, cr15, [r4, #96]!	; 0x60
   1bbbc:	ldmib	sp, {r7, r9, sl, lr}^
   1bbc0:			; <UNDEFINED> instruction: 0xf00f0130
   1bbc4:			; <UNDEFINED> instruction: 0x4681fbbb
   1bbc8:	ldrdeq	lr, [r2, -r4]
   1bbcc:	blx	fedd7c12 <rpl_re_syntax_options@@Base+0xfed6a132>
   1bbd0:			; <UNDEFINED> instruction: 0x46294652
   1bbd4:			; <UNDEFINED> instruction: 0xf8cd9b05
   1bbd8:			; <UNDEFINED> instruction: 0xf8cd9004
   1bbdc:	andls	r8, r2, r0
   1bbe0:			; <UNDEFINED> instruction: 0xf0022000
   1bbe4:			; <UNDEFINED> instruction: 0xf8dbfd1f
   1bbe8:	ldmib	sp, {ip, sp}^
   1bbec:	movwls	r0, #16688	; 0x4130
   1bbf0:	blx	fe957c36 <rpl_re_syntax_options@@Base+0xfe8ea156>
   1bbf4:	ldmib	r4, {r0, r2, r9, sl, lr}^
   1bbf8:			; <UNDEFINED> instruction: 0xf00f0102
   1bbfc:	fstmiaxvs	r1!, {d31-d109}	;@ Deprecated
   1bc00:	ldrbmi	r9, [r2], -r4, lsl #22
   1bc04:	tstls	r2, r0, lsl #10
   1bc08:	strls	r4, [r3], -r9, ror #18
   1bc0c:	andls	r4, r1, r9, ror r4
   1bc10:			; <UNDEFINED> instruction: 0xf0022002
   1bc14:	ldcls	13, cr15, [r0, #-28]	; 0xffffffe4
   1bc18:	bmi	19ee9b8 <rpl_re_syntax_options@@Base+0x1980ed8>
   1bc1c:	blvs	fe8f1fc4 <rpl_re_syntax_options@@Base+0xfe8844e4>
   1bc20:	tstcc	r1, r1, lsl #16
   1bc24:	stmiapl	sl!, {r0, sp, lr}
   1bc28:	blvs	ff875d28 <rpl_re_syntax_options@@Base+0xff808248>
   1bc2c:	streq	lr, [r0, #-2514]	; 0xfffff62e
   1bc30:	andsvs	r1, r3, fp, lsl r8
   1bc34:	streq	lr, [r5, #-2881]	; 0xfffff4bf
   1bc38:	stclvs	6, cr0, [r1], #704	; 0x2c0
   1bc3c:	ldrble	r6, [r6, #-85]	; 0xffffffab
   1bc40:			; <UNDEFINED> instruction: 0xf04f2002
   1bc44:			; <UNDEFINED> instruction: 0xf7ed0919
   1bc48:			; <UNDEFINED> instruction: 0xf7fffde9
   1bc4c:			; <UNDEFINED> instruction: 0xf7eabb90
   1bc50:	svcls	0x0004ebee
   1bc54:	ldmdavs	fp!, {r0, r2, r8, r9, ip, pc}
   1bc58:	strle	r0, [r2], #-1946	; 0xfffff866
   1bc5c:	msrcc	SPSR_fx, r5	; <illegal shifter operand>
   1bc60:			; <UNDEFINED> instruction: 0xf8d5b383
   1bc64:			; <UNDEFINED> instruction: 0xb11b3094
   1bc68:	bcs	b79cd8 <rpl_re_syntax_options@@Base+0xb0c1f8>
   1bc6c:	rschi	pc, pc, r0
   1bc70:	andcs	r4, r5, #1343488	; 0x148000
   1bc74:	ldrbtmi	r2, [r9], #-0
   1bc78:	ldmib	lr, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1bc7c:	stclvs	6, cr4, [r0], #20
   1bc80:	ldc2	0, cr15, [r0, #96]	; 0x60
   1bc84:	ldmib	sp, {r7, r9, sl, lr}^
   1bc88:			; <UNDEFINED> instruction: 0xf00f0130
   1bc8c:			; <UNDEFINED> instruction: 0x4652fb57
   1bc90:	strtmi	r9, [r9], -r5, lsl #22
   1bc94:	andhi	pc, r0, sp, asr #17
   1bc98:	andcs	r9, r0, r1
   1bc9c:	stc2l	0, cr15, [r2], {2}
   1bca0:	ldrdcc	pc, [r0], -fp
   1bca4:	teqeq	r0, sp	; <illegal shifter operand>
   1bca8:			; <UNDEFINED> instruction: 0xf00f9304
   1bcac:	fstmiaxvs	r1!, {d31-d65}	;@ Deprecated
   1bcb0:	blls	12d600 <rpl_re_syntax_options@@Base+0xbfb20>
   1bcb4:	strne	lr, [r1], -sp, asr #19
   1bcb8:	ldrbtmi	r4, [r9], #-2369	; 0xfffff6bf
   1bcbc:	andcs	r9, r2, r0
   1bcc0:	ldc2	0, cr15, [r0], #8
   1bcc4:	blmi	f0310c <rpl_re_syntax_options@@Base+0xe9562c>
   1bcc8:	stmiapl	r8!, {r0, r1, r3, r4, r5, r9, fp, lr}^
   1bccc:	stmdavs	r1, {r0, r1, r5, r7, r8, r9, fp, sp, lr}
   1bcd0:	andvs	r3, r1, r1, lsl #2
   1bcd4:	ldmdavs	lr!, {r1, r3, r5, r7, fp, ip, lr}
   1bcd8:	ldmib	r2, {r5, r6, r7, r8, r9, fp, sp, lr}^
   1bcdc:	ldmdane	fp, {r8, sl, ip}^
   1bce0:	bl	1173d34 <rpl_re_syntax_options@@Base+0x1106254>
   1bce4:	ldrteq	r0, [r3], r0
   1bce8:	subsvs	r6, r0, r1, ror #25
   1bcec:	andcs	sp, r1, r8, lsr #9
   1bcf0:	ldmdbeq	r9, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1bcf4:	ldc2	7, cr15, [r2, #948]	; 0x3b4
   1bcf8:	bllt	e99cfc <rpl_re_syntax_options@@Base+0xe2c21c>
   1bcfc:			; <UNDEFINED> instruction: 0x0004a9ba
   1bd00:	andeq	r0, r0, ip, asr #9
   1bd04:			; <UNDEFINED> instruction: 0x0004a9b0
   1bd08:			; <UNDEFINED> instruction: 0x000004b4
   1bd0c:	andeq	pc, r2, r4, asr #15
   1bd10:	strdeq	pc, [r2], -lr
   1bd14:	andeq	sl, r4, r8, lsr #14
   1bd18:	andeq	r6, r3, r2, lsl #15
   1bd1c:	andeq	pc, r2, sl, asr #12
   1bd20:	andeq	r4, r2, r0, lsr r6
   1bd24:	andeq	pc, r2, r2, ror #10
   1bd28:	andeq	ip, r4, r6, lsr #31
   1bd2c:	andeq	ip, r4, lr, lsl #31
   1bd30:	andeq	pc, r2, r6, ror r4	; <UNPREDICTABLE>
   1bd34:	andeq	r6, r3, ip, lsr #11
   1bd38:	andeq	pc, r2, ip, lsl #10
   1bd3c:	andeq	r6, r3, lr, ror r5
   1bd40:	andeq	pc, r2, r2, asr #9
   1bd44:	andeq	r6, r3, r8, ror #10
   1bd48:	andeq	pc, r2, ip, asr #8
   1bd4c:	andeq	r6, r3, r2, asr r5
   1bd50:	andeq	pc, r2, r2, lsl #10
   1bd54:	andeq	r6, r3, ip, lsr r5
   1bd58:	andeq	pc, r2, r4, asr r4	; <UNPREDICTABLE>
   1bd5c:	andeq	pc, r2, r6, asr #11
   1bd60:	ldrdeq	pc, [r2], -r8
   1bd64:	andeq	lr, r2, r0, lsl #24
   1bd68:	andeq	r6, r3, ip, ror r3
   1bd6c:	andeq	pc, r2, ip, lsl #3
   1bd70:	andeq	pc, r2, r4, asr #5
   1bd74:	ldrdeq	r0, [r0], -r8
   1bd78:	andeq	pc, r2, sl, ror #9
   1bd7c:	andeq	pc, r2, r6, lsr #3
   1bd80:	andeq	pc, r2, r0, lsr #6
   1bd84:	andeq	pc, r2, lr, asr #7
   1bd88:	andeq	pc, r2, r4, lsl r4	; <UNPREDICTABLE>
   1bd8c:			; <UNDEFINED> instruction: 0x0002f3b4
   1bd90:	andeq	pc, r2, r8, lsl #2
   1bd94:	muleq	r2, r6, r3
   1bd98:	strheq	pc, [r2], -r2	; <UNPREDICTABLE>
   1bd9c:	andeq	pc, r2, ip, lsr #2
   1bda0:	andeq	r6, r3, r2, lsr #32
   1bda4:	andeq	pc, r2, ip, lsr #2
   1bda8:	andeq	lr, r2, ip, ror #31
   1bdac:	ldrdeq	pc, [r2], -sl
   1bdb0:			; <UNDEFINED> instruction: 0x0002f1bc
   1bdb4:	andeq	r0, r0, r4, ror r4
   1bdb8:	andeq	r0, r0, r4, ror #8
   1bdbc:	andeq	r3, r2, r6, asr #30
   1bdc0:	andeq	pc, r2, lr, lsr #2
   1bdc4:	andcs	r4, r5, #23068672	; 0x1600000
   1bdc8:	eorsle	r2, sp, r0, lsl #28
   1bdcc:	ldrmi	r4, [r8], -r7, lsr #18
   1bdd0:	ldrbtmi	r9, [r9], #-772	; 0xfffffcfc
   1bdd4:	ldmdb	r0!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1bdd8:	strmi	r9, [r1], -r4, lsl #22
   1bddc:			; <UNDEFINED> instruction: 0xf0024618
   1bde0:	ldrb	pc, [sp, #3105]!	; 0xc21	; <UNPREDICTABLE>
   1bde4:			; <UNDEFINED> instruction: 0xf7fc4618
   1bde8:	strmi	pc, [r3], -r7, lsr #16
   1bdec:	ldrdeq	pc, [r0], -r8
   1bdf0:	svclt	0x00181c5a
   1bdf4:			; <UNDEFINED> instruction: 0xe6599311
   1bdf8:	stmdacs	r0, {r3, r4, r6, fp, ip, sp, lr}
   1bdfc:	mrcge	4, 6, APSR_nzcv, cr4, cr15, {3}
   1be00:	andcs	r4, r5, #442368	; 0x6c000
   1be04:	ldrdhi	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1be08:			; <UNDEFINED> instruction: 0xf7ea4479
   1be0c:	ldrbtmi	lr, [r8], #2326	; 0x916
   1be10:	ldrb	r4, [r4], r5, lsl #12
   1be14:	andcs	r4, r5, #24, 18	; 0x60000
   1be18:			; <UNDEFINED> instruction: 0xf04f2000
   1be1c:	ldrbtmi	r0, [r9], #-2329	; 0xfffff6e7
   1be20:	stmdb	sl, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1be24:	stclvs	0, cr9, [r0, #-16]!
   1be28:	ldc2	0, cr15, [ip], #96	; 0x60
   1be2c:	strmi	r9, [r2], -r4, lsl #18
   1be30:			; <UNDEFINED> instruction: 0xf0022000
   1be34:			; <UNDEFINED> instruction: 0xf7fffbf7
   1be38:			; <UNDEFINED> instruction: 0x4658ba9a
   1be3c:			; <UNDEFINED> instruction: 0xf0092101
   1be40:	mcr	13, 0, pc, cr8, cr11, {1}	; <UNPREDICTABLE>
   1be44:			; <UNDEFINED> instruction: 0xe6900a10
   1be48:	ldrbtmi	r4, [r9], #-2316	; 0xfffff6f4
   1be4c:	ldmdavc	r8, {r0, r6, r7, r8, sl, sp, lr, pc}^
   1be50:			; <UNDEFINED> instruction: 0xf47f2800
   1be54:	stmdbmi	sl, {r0, r2, r3, r8, r9, sl, fp, sp, pc}
   1be58:			; <UNDEFINED> instruction: 0xf8df2205
   1be5c:	ldrbtmi	r8, [r9], #-40	; 0xffffffd8
   1be60:	stmia	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1be64:			; <UNDEFINED> instruction: 0x460544f8
   1be68:	svclt	0x0000e70d
   1be6c:	andeq	lr, r2, r6, ror #30
   1be70:	andeq	pc, r2, r0, lsr #1
   1be74:	andeq	sp, r2, r2, rrx
   1be78:	andeq	lr, r2, sl, ror #27
   1be7c:	andeq	lr, r2, r2, asr pc
   1be80:	andeq	r3, r2, sl, ror sp
   1be84:	andeq	sp, r2, ip
   1be88:	bmi	1eeaa8 <rpl_re_syntax_options@@Base+0x180fc8>
   1be8c:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   1be90:			; <UNDEFINED> instruction: 0xb1286b98
   1be94:	ldmpl	r3, {r0, r2, r8, r9, fp, lr}^
   1be98:	ldrdne	pc, [r4, #131]!	; 0x83
   1be9c:	bllt	fec59e60 <rpl_re_syntax_options@@Base+0xfebec380>
   1bea0:	svclt	0x00004770
   1bea4:	andeq	ip, r4, r4, ror #11
   1bea8:	andeq	r9, r4, r2, asr ip
   1beac:			; <UNDEFINED> instruction: 0x000004b4
   1beb0:	cfstr32mi	mvfx11, [r7], {16}
   1beb4:	stmdavs	r0!, {r2, r3, r4, r5, r6, sl, lr}^
   1beb8:	stm	sl, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1bebc:	movwcs	r6, #2976	; 0xba0
   1bec0:	tstlt	r8, r3, rrx
   1bec4:			; <UNDEFINED> instruction: 0x4010e8bd
   1bec8:	stcllt	7, cr15, [r4], #956	; 0x3bc
   1becc:	svclt	0x0000bd10
   1bed0:			; <UNDEFINED> instruction: 0x0004c5bc
   1bed4:	andeq	r0, r0, r0
   1bed8:	subsle	r4, ip, #136, 4	; 0x80000008
   1bedc:			; <UNDEFINED> instruction: 0x4604b4f0
   1bee0:	blcc	99f28 <rpl_re_syntax_options@@Base+0x2c448>
   1bee4:	stmdale	pc, {r0, r2, r3, r8, r9, fp, sp}^	; <UNPREDICTABLE>
   1bee8:	stmdale	pc, {r3, r8, r9, fp, sp}^	; <UNPREDICTABLE>
   1beec:	ldmdble	r2!, {r0, r5, r7, r9, lr}
   1bef0:	eoreq	pc, fp, r3, lsr #3
   1bef4:	rscseq	pc, sp, r0, lsl r0	; <UNPREDICTABLE>
   1bef8:	strcc	sp, [r1], #-331	; 0xfffffeb5
   1befc:	streq	pc, [sp, -r3, lsr #3]!
   1bf00:			; <UNDEFINED> instruction: 0xf787fab7
   1bf04:	b	13ec990 <rpl_re_syntax_options@@Base+0x137eeb0>
   1bf08:	stmdble	r5!, {r0, r1, r2, r4, r6, r8, r9, sl, ip}
   1bf0c:	cdp	0, 11, cr2, cr7, cr0, {0}
   1bf10:	vldr	d5, [pc]	; 1bf18 <ASN1_STRING_length@plt+0x156b0>
   1bf14:			; <UNDEFINED> instruction: 0x3c016b23
   1bf18:	strmi	r1, [r5], -lr, asr #28
   1bf1c:	blmi	1579ec <rpl_re_syntax_options@@Base+0xe9f0c>
   1bf20:	ldmiblt	sp, {r0, r1, r3, sp, lr, pc}^
   1bf24:	bne	fe457748 <rpl_re_syntax_options@@Base+0xfe3e9c68>
   1bf28:	cdp	0, 11, cr2, cr8, cr1, {0}
   1bf2c:	vmls.f64	d7, d22, d23
   1bf30:	vmov.f64	d7, #4	; 0x40200000  2.5
   1bf34:	adcsmi	r6, r4, #72704	; 0x11c00
   1bf38:			; <UNDEFINED> instruction: 0xf814d01d
   1bf3c:			; <UNDEFINED> instruction: 0xf1a33f01
   1bf40:	stmdbcs	r9, {r4, r5, r8}
   1bf44:	blcs	bd2700 <rpl_re_syntax_options@@Base+0xb64c20>
   1bf48:	strtmi	fp, [fp], -ip, lsl #30
   1bf4c:	movweq	pc, #4165	; 0x1045	; <UNPREDICTABLE>
   1bf50:	blcs	2535c <ASN1_STRING_length@plt+0x1eaf4>
   1bf54:	andcs	sp, r0, pc, ror #1
   1bf58:			; <UNDEFINED> instruction: 0x4770bcf0
   1bf5c:	blpl	1577f8 <rpl_re_syntax_options@@Base+0xe9d18>
   1bf60:	mcr	2, 0, r4, cr7, cr4, {5}
   1bf64:			; <UNDEFINED> instruction: 0x46281a90
   1bf68:	blvc	ffa17a50 <rpl_re_syntax_options@@Base+0xff9a9f70>
   1bf6c:	blcc	197990 <rpl_re_syntax_options@@Base+0x129eb0>
   1bf70:	blvs	117850 <rpl_re_syntax_options@@Base+0xa9d70>
   1bf74:	stmdacs	r0, {r0, r5, r6, r7, r8, ip, lr, pc}
   1bf78:	smlattlt	pc, lr, r0, sp
   1bf7c:	blvs	11d7a48 <rpl_re_syntax_options@@Base+0x1169f68>
   1bf80:	stc	12, cr11, [r2, #960]	; 0x3c0
   1bf84:	ldrbmi	r6, [r0, -r0, lsl #22]!
   1bf88:			; <UNDEFINED> instruction: 0xd1af2b20
   1bf8c:			; <UNDEFINED> instruction: 0xd1a64288
   1bf90:	strcs	lr, [r0, -r1, ror #15]
   1bf94:			; <UNDEFINED> instruction: 0x2000e7ba
   1bf98:	svclt	0x00004770
   1bf9c:	andhi	pc, r0, pc, lsr #7
	...
   1bfa8:			; <UNDEFINED> instruction: 0x4614b538
   1bfac:			; <UNDEFINED> instruction: 0x460d6810
   1bfb0:	stmda	lr, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1bfb4:	strtmi	r2, [r8], -r0, lsl #6
   1bfb8:			; <UNDEFINED> instruction: 0xf0186023
   1bfbc:			; <UNDEFINED> instruction: 0x4603fd7d
   1bfc0:	eorvs	r2, r3, r1
   1bfc4:	svclt	0x0000bd38
   1bfc8:	svclt	0x0000e7ee
   1bfcc:			; <UNDEFINED> instruction: 0x4615b570
   1bfd0:	ldrbtmi	r4, [lr], #-3608	; 0xfffff1e8
   1bfd4:	stmdavc	fp, {r0, r4, r8, ip, sp, pc}
   1bfd8:	ldmiblt	fp!, {r2, r3, r9, sl, lr}^
   1bfdc:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
   1bfe0:	cdp	7, 14, cr15, cr8, cr9, {7}
   1bfe4:	tstlt	r8, r4, lsl #12
   1bfe8:	ldmiblt	fp!, {r0, r1, fp, ip, sp, lr}
   1bfec:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   1bff0:	cdp	7, 14, cr15, cr0, cr9, {7}
   1bff4:	tstlt	r8, r4, lsl #12
   1bff8:	ldmdblt	fp!, {r0, r1, fp, ip, sp, lr}^
   1bffc:	andcs	r4, r5, #16, 22	; 0x4000
   1c000:	andcs	r4, r0, r0, lsl r9
   1c004:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   1c008:			; <UNDEFINED> instruction: 0xf7ea681c
   1c00c:	tstcs	r1, r6, lsl r8
   1c010:	strtmi	r4, [r0], -r2, lsl #12
   1c014:	b	959fc4 <rpl_re_syntax_options@@Base+0x8ec4e4>
   1c018:	ldcllt	0, cr2, [r0, #-0]
   1c01c:			; <UNDEFINED> instruction: 0xf7e96828
   1c020:	movwcs	lr, #4056	; 0xfd8
   1c024:	eorvs	r4, fp, r0, lsr #12
   1c028:	stc2l	0, cr15, [r6, #-96]	; 0xffffffa0
   1c02c:	andcs	r4, r1, r3, lsl #12
   1c030:	ldcllt	0, cr6, [r0, #-172]!	; 0xffffff54
   1c034:	andeq	r9, r4, lr, lsl #22
   1c038:	andeq	lr, r2, lr, ror pc
   1c03c:	andeq	lr, r2, lr, ror pc
   1c040:	strdeq	r0, [r0], -r8
   1c044:	andeq	lr, r2, r2, ror pc
   1c048:	mvnsmi	lr, sp, lsr #18
   1c04c:	bmi	17ad8ac <rpl_re_syntax_options@@Base+0x173fdcc>
   1c050:	blmi	17c8278 <rpl_re_syntax_options@@Base+0x175a798>
   1c054:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
   1c058:	strmi	r4, [sp], -r8, lsl #12
   1c05c:	ldrsbhi	pc, [r0, #-143]!	; 0xffffff71	; <UNPREDICTABLE>
   1c060:	ldrbtmi	r5, [r8], #2259	; 0x8d3
   1c064:	movwls	r6, #30747	; 0x781b
   1c068:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c06c:	stmda	sl!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c070:	adcmi	r1, r5, #44, 16	; 0x2c0000
   1c074:	strtmi	sp, [r3], -r7, lsl #4
   1c078:			; <UNDEFINED> instruction: 0xf813461c
   1c07c:	stmdbcs	sp, {r0, r8, sl, fp, ip}
   1c080:	stmdbcs	r8, {r1, r3, r6, fp, ip, lr, pc}
   1c084:	adcmi	sp, r5, #4849664	; 0x4a0000
   1c088:			; <UNDEFINED> instruction: 0xf814d05a
   1c08c:			; <UNDEFINED> instruction: 0xf1a33c01
   1c090:	bcs	65c99c <rpl_re_syntax_options@@Base+0x5eeebc>
   1c094:			; <UNDEFINED> instruction: 0x3320bf98
   1c098:	blcs	4eae30 <rpl_re_syntax_options@@Base+0x47d350>
   1c09c:	ldm	pc, {r0, r1, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   1c0a0:	beq	1c980b4 <rpl_re_syntax_options@@Base+0x1c2a5d4>
   1c0a4:	beq	1d5e8d4 <rpl_re_syntax_options@@Base+0x1cf0df4>
   1c0a8:	stmdbvc	sl, {r1, r3, r9, fp}
   1c0ac:	beq	29e8dc <rpl_re_syntax_options@@Base+0x230dfc>
   1c0b0:	beq	2bb4e0 <rpl_re_syntax_options@@Base+0x24da00>
   1c0b4:	cdp	13, 11, cr6, cr7, cr10, {0}
   1c0b8:	adcmi	r2, r5, #0, 22
   1c0bc:	qasxmi	fp, r9, ip
   1c0c0:	andsle	r4, r0, #35651584	; 0x2200000
   1c0c4:	strmi	r4, [sp], -fp, lsl #12
   1c0c8:	bleq	9a11c <rpl_re_syntax_options@@Base+0x2c63c>
   1c0cc:	stmdale	pc!, {r0, r2, r3, fp, sp}	; <UNPREDICTABLE>
   1c0d0:	stmdale	pc!, {r3, fp, sp}	; <UNPREDICTABLE>
   1c0d4:	stmdble	r6, {r2, r3, r7, r9, lr}
   1c0d8:			; <UNDEFINED> instruction: 0xf8124614
   1c0dc:	blcs	36b4e8 <rpl_re_syntax_options@@Base+0x2fda08>
   1c0e0:	blcs	252168 <rpl_re_syntax_options@@Base+0x1e4688>
   1c0e4:	adcmi	sp, r5, #32, 16	; 0x200000
   1c0e8:	bge	150198 <rpl_re_syntax_options@@Base+0xe26b8>
   1c0ec:	strtmi	r4, [r8], -r1, lsr #12
   1c0f0:	mrc2	7, 7, pc, cr2, cr15, {7}
   1c0f4:	ldc	3, cr11, [sp, #96]	; 0x60
   1c0f8:	vmul.f64	d7, d7, d4
   1c0fc:	vstr	d7, [r6, #8]
   1c100:	bmi	d3ad08 <rpl_re_syntax_options@@Base+0xccd228>
   1c104:	ldrbtmi	r4, [sl], #-2865	; 0xfffff4cf
   1c108:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c10c:	subsmi	r9, sl, r7, lsl #22
   1c110:	andlt	sp, r8, r8, asr #2
   1c114:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1c118:			; <UNDEFINED> instruction: 0xd1b42920
   1c11c:			; <UNDEFINED> instruction: 0xd1ab42ab
   1c120:	ldr	r4, [r0, ip, lsr #12]!
   1c124:	bicsle	r2, lr, r0, lsr #22
   1c128:			; <UNDEFINED> instruction: 0xd1d54291
   1c12c:	ldrb	r4, [sl, ip, lsl #12]
   1c130:	bicle	r2, pc, r0, lsr #16
   1c134:			; <UNDEFINED> instruction: 0x461d429c
   1c138:			; <UNDEFINED> instruction: 0x4619d0d5
   1c13c:	strtmi	lr, [ip], -r2, asr #15
   1c140:	andcs	r4, r5, #37888	; 0x9400
   1c144:	andcs	r4, r0, r5, lsr #18
   1c148:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1c14c:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
   1c150:	svc	0x0072f7e9
   1c154:	andls	r4, r3, r2, lsr #22
   1c158:			; <UNDEFINED> instruction: 0xf8584620
   1c15c:	ldmdavs	fp, {r0, r1, ip, sp}
   1c160:			; <UNDEFINED> instruction: 0xf0189302
   1c164:	bls	11ade8 <rpl_re_syntax_options@@Base+0xad308>
   1c168:	strls	r9, [r0, -r2, lsl #22]
   1c16c:	strtmi	r4, [r8], -r1, lsl #12
   1c170:	tstcs	r1, r1, lsl #2
   1c174:	ldmdb	r4!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c178:	strb	r2, [r2, r0]
   1c17c:	blcs	2d7800 <rpl_re_syntax_options@@Base+0x269d20>
   1c180:	ldr	r3, [sl, r1, lsl #24]
   1c184:	blcs	2d7808 <rpl_re_syntax_options@@Base+0x269d28>
   1c188:	ldr	r3, [r6, r1, lsl #24]
   1c18c:	blcs	2d7810 <rpl_re_syntax_options@@Base+0x269d30>
   1c190:	ldr	r3, [r2, r1, lsl #24]
   1c194:	blcs	2d7818 <rpl_re_syntax_options@@Base+0x269d38>
   1c198:	str	r3, [lr, r1, lsl #24]
   1c19c:	blcs	57c80 <quoting_style_vals@@Base+0x4a7c>
   1c1a0:	str	r3, [sl, r1, lsl #24]
   1c1a4:	stmdb	r2, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c1a8:	andeq	r0, r0, r0
   1c1ac:			; <UNDEFINED> instruction: 0x41227500
   1c1b0:	andeq	r0, r0, r0
   1c1b4:	rscsmi	r1, r5, r0, lsl #16
   1c1b8:	andeq	r0, r0, r0
   1c1bc:	adcmi	r2, ip, r0
   1c1c0:	andeq	r0, r0, r0
   1c1c4:	submi	r0, lr, r0
   1c1c8:	andeq	r9, r4, sl, lsl #21
   1c1cc:	andeq	r0, r0, ip, asr #9
   1c1d0:	andeq	r9, r4, lr, ror sl
   1c1d4:	ldrdeq	r9, [r4], -sl
   1c1d8:	strdeq	r0, [r0], -r8
   1c1dc:	muleq	r2, r4, lr
   1c1e0:	andeq	r0, r0, ip, ror #9
   1c1e4:	addlt	fp, r5, r0, lsr r5
   1c1e8:	blmi	4af234 <rpl_re_syntax_options@@Base+0x441754>
   1c1ec:	ldrbtmi	r4, [ip], #-1642	; 0xfffff996
   1c1f0:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1c1f4:			; <UNDEFINED> instruction: 0xf04f9303
   1c1f8:			; <UNDEFINED> instruction: 0xf7ff0300
   1c1fc:	blmi	3dbe98 <rpl_re_syntax_options@@Base+0x36e3b8>
   1c200:	hvclt	33867	; 0x844b
   1c204:	ldmib	sp, {r0, r2, r3, r9, fp, lr}^
   1c208:	ldmpl	fp, {r8, sl, lr}
   1c20c:	strbmi	lr, [r8, #-2499]	; 0xfffff63d
   1c210:	strbmi	lr, [ip, #-2499]	; 0xfffff63d
   1c214:	strbmi	lr, [sl, #-2499]	; 0xfffff63d
   1c218:	blmi	1aea44 <rpl_re_syntax_options@@Base+0x140f64>
   1c21c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1c220:	blls	f6290 <rpl_re_syntax_options@@Base+0x887b0>
   1c224:	qaddle	r4, sl, r1
   1c228:	ldclt	0, cr11, [r0, #-20]!	; 0xffffffec
   1c22c:	ldm	lr!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1c230:	strdeq	r9, [r4], -r2
   1c234:	andeq	r0, r0, ip, asr #9
   1c238:	andeq	r9, r4, r0, ror #17
   1c23c:			; <UNDEFINED> instruction: 0x000004b4
   1c240:	andeq	r9, r4, r4, asr #17
   1c244:			; <UNDEFINED> instruction: 0x4616b570
   1c248:	ldmdavs	r0, {r2, r3, r9, sl, lr}
   1c24c:	cdp	7, 12, cr15, cr0, cr9, {7}
   1c250:	strtmi	r2, [r0], -r0, lsl #10
   1c254:			; <UNDEFINED> instruction: 0xf0186035
   1c258:	eorsvs	pc, r0, pc, lsr #24
   1c25c:			; <UNDEFINED> instruction: 0xf7e94604
   1c260:	stmdane	r3!, {r1, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   1c264:	stmdble	r8, {r0, r1, r5, r7, r9, lr}
   1c268:	and	r4, r2, r9, lsr #12
   1c26c:	andsvc	r4, r9, r3, lsr #5
   1c270:			; <UNDEFINED> instruction: 0xf813d003
   1c274:	bcs	be7680 <rpl_re_syntax_options@@Base+0xb79ba0>
   1c278:	strdcs	sp, [r1], -r8
   1c27c:	svclt	0x0000bd70
   1c280:	mvnsmi	lr, #737280	; 0xb4000
   1c284:	stmibeq	r7!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1c288:			; <UNDEFINED> instruction: 0x46064912
   1c28c:	ldrdhi	pc, [r8], #-143	; 0xffffff71
   1c290:	ldrbtmi	r4, [r9], #-1611	; 0xfffff9b5
   1c294:	ldrbtmi	r2, [r8], #1280	; 0x500
   1c298:	and	r2, r3, ip, lsl #14
   1c29c:	vqdmulh.s<illegal width 8>	d15, d2, d7
   1c2a0:	andne	pc, r2, r8, asr r8	; <UNPREDICTABLE>
   1c2a4:	subsne	r4, ip, r0, lsr r6
   1c2a8:			; <UNDEFINED> instruction: 0xf9daf012
   1c2ac:	svclt	0x00b82800
   1c2b0:	ldmibcc	pc!, {r2, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   1c2b4:			; <UNDEFINED> instruction: 0xf104db02
   1c2b8:	andle	r0, r7, r1, lsl #10
   1c2bc:	movweq	lr, #23305	; 0x5b09
   1c2c0:	b	13ed96c <rpl_re_syntax_options@@Base+0x137fe8c>
   1c2c4:	ble	ffa5cc58 <rpl_re_syntax_options@@Base+0xff9ef178>
   1c2c8:	ldrbtcc	pc, [pc], #79	; 1c2d0 <ASN1_STRING_length@plt+0x15a68>	; <UNPREDICTABLE>
   1c2cc:	pop	{r5, r9, sl, lr}
   1c2d0:	svclt	0x000083f8
   1c2d4:	andeq	lr, r2, lr, ror #26
   1c2d8:	andeq	r8, r4, r2, lsr pc
   1c2dc:	svcmi	0x00f0e92d
   1c2e0:	bmi	1b2dd2c <rpl_re_syntax_options@@Base+0x1ac024c>
   1c2e4:	blmi	1b2dd54 <rpl_re_syntax_options@@Base+0x1ac0274>
   1c2e8:	ldrbtmi	fp, [sl], #-133	; 0xffffff7b
   1c2ec:	strmi	sl, [r3], r0, lsl #30
   1c2f0:	pkhtbmi	r5, r8, r3, asr #17
   1c2f4:	rscsvs	r6, fp, fp, lsl r8
   1c2f8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c2fc:	svc	0x0022f7e9
   1c300:	mulne	r0, fp, r8
   1c304:	movweq	lr, #2827	; 0xb0b
   1c308:	subsle	r2, r1, r0, lsl #18
   1c30c:	stmdale	r9, {r0, r2, r3, r8, fp, sp}^
   1c310:	stmdale	r9, {r3, r8, fp, sp}^
   1c314:	msreq	CPSR_xc, r1, lsr #3
   1c318:	blx	fec6d98c <rpl_re_syntax_options@@Base+0xfebffeac>
   1c31c:	b	1418928 <rpl_re_syntax_options@@Base+0x13aae48>
   1c320:			; <UNDEFINED> instruction: 0xf0801151
   1c324:	ldrmi	r8, [sl], -r8, lsr #1
   1c328:	stceq	8, cr15, [r1], {18}
   1c32c:			; <UNDEFINED> instruction: 0x46131e54
   1c330:	ldmdale	r1!, {r0, r2, r3, fp, sp}
   1c334:	ldmdale	r1!, {r3, fp, sp}
   1c338:	teqle	sp, r0, lsl #18
   1c33c:			; <UNDEFINED> instruction: 0xf0804593
   1c340:	ldrbmi	r8, [sp], -r3, lsr #1
   1c344:	mcrrcs	0, 0, lr, r0, cr12
   1c348:			; <UNDEFINED> instruction: 0xf1a4d807
   1c34c:	stmdacs	r9, {r4, r5}
   1c350:			; <UNDEFINED> instruction: 0x2c2dd903
   1c354:	mrrccs	15, 1, fp, pc, cr8	; <UNPREDICTABLE>
   1c358:	adcmi	sp, sl, #-1073741821	; 0xc0000003
   1c35c:	eorle	r4, sp, lr, lsr #12
   1c360:			; <UNDEFINED> instruction: 0xf8154629
   1c364:	mrrccs	11, 0, r4, sl, cr1
   1c368:			; <UNDEFINED> instruction: 0xf1a4d9ed
   1c36c:	ldmdacs	r9, {r0, r5, r6}
   1c370:			; <UNDEFINED> instruction: 0x2c2dd9f3
   1c374:	mrrccs	15, 1, fp, pc, cr8	; <UNPREDICTABLE>
   1c378:	addsmi	sp, r1, #239	; 0xef
   1c37c:	movwle	r4, #26126	; 0x660e
   1c380:	stccs	0, cr14, [r8], {29}
   1c384:			; <UNDEFINED> instruction: 0x3601d91b
   1c388:			; <UNDEFINED> instruction: 0xd0714296
   1c38c:	stccs	8, cr7, [sp], {52}	; 0x34
   1c390:			; <UNDEFINED> instruction: 0x2c20d9f7
   1c394:			; <UNDEFINED> instruction: 0xe7f6d113
   1c398:	bicle	r2, sp, r0, lsr #16
   1c39c:	rsble	r4, r9, #683671552	; 0x28c00000
   1c3a0:	strb	r4, [r1, r2, lsr #12]
   1c3a4:			; <UNDEFINED> instruction: 0xd1b52920
   1c3a8:	svcne	0x0001f81b
   1c3ac:			; <UNDEFINED> instruction: 0xd1ad2900
   1c3b0:	svclt	0x0038459b
   1c3b4:			; <UNDEFINED> instruction: 0xd3b62101
   1c3b8:	sub	r2, r7, r1
   1c3bc:	addsmi	r4, lr, #42991616	; 0x2900000
   1c3c0:	ldmdavc	r2!, {r1, r2, r4, r6, ip, lr, pc}
   1c3c4:	cmple	r3, sp, lsr sl
   1c3c8:	addsmi	r3, lr, #1048576	; 0x100000
   1c3cc:	ldrtmi	sp, [r2], -r7, lsl #4
   1c3d0:			; <UNDEFINED> instruction: 0xf8124616
   1c3d4:	stmdacs	sp, {r0, r8, r9, fp}
   1c3d8:	stmdacs	r8, {r2, r6, fp, ip, lr, pc}
   1c3dc:	ldrbmi	sp, [r8], -r4, asr #16
   1c3e0:	streq	lr, [fp, #-2977]	; 0xfffff45f
   1c3e4:			; <UNDEFINED> instruction: 0xf00b607b
   1c3e8:	ldmdavs	fp!, {r0, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
   1c3ec:			; <UNDEFINED> instruction: 0xf8c84619
   1c3f0:	ldrtmi	r0, [r0], -r0
   1c3f4:			; <UNDEFINED> instruction: 0xff22f00b
   1c3f8:	movweq	pc, #33029	; 0x8105	; <UNPREDICTABLE>
   1c3fc:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
   1c400:	bl	feb6dd6c <rpl_re_syntax_options@@Base+0xfeb0028c>
   1c404:	strtmi	r0, [sl], -r3, lsl #26
   1c408:	stmiaeq	r6!, {r2, r3, r5, r6, r9, sl, lr}^
   1c40c:	andeq	pc, r0, r9, asr #17
   1c410:			; <UNDEFINED> instruction: 0xf7e94620
   1c414:	movwcs	lr, #3768	; 0xeb8
   1c418:	eorscc	pc, r6, r5, lsl #16
   1c41c:	orrlt	r7, fp, #2293760	; 0x230000
   1c420:	strtmi	r4, [r2], -r1, lsr #12
   1c424:	svclt	0x00182b2d
   1c428:	svclt	0x00182b5f
   1c42c:	blcc	9a43c <rpl_re_syntax_options@@Base+0x2c95c>
   1c430:	svccc	0x0001f811
   1c434:	mvnsle	r2, r0, lsl #22
   1c438:	strcs	r4, [r0], #-1568	; 0xfffff9e0
   1c43c:			; <UNDEFINED> instruction: 0xf7ff7014
   1c440:	mcrrne	15, 1, pc, r3, cr15	; <UNPREDICTABLE>
   1c444:			; <UNDEFINED> instruction: 0xf8cad01c
   1c448:	strtmi	r0, [r0], -r0
   1c44c:	blmi	4aeca0 <rpl_re_syntax_options@@Base+0x4411c0>
   1c450:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1c454:	ldmvs	fp!, {r1, r3, r4, fp, sp, lr}^
   1c458:	tstle	r8, sl, asr r0
   1c45c:	ssatmi	r3, #30, r4, lsl #14
   1c460:	svchi	0x00f0e8bd
   1c464:			; <UNDEFINED> instruction: 0xd1ba2820
   1c468:			; <UNDEFINED> instruction: 0x46164293
   1c46c:			; <UNDEFINED> instruction: 0xe7b6d1b0
   1c470:	strb	r2, [fp, r2]!
   1c474:	ldrbmi	r4, [lr], -r3, lsr #12
   1c478:	orrsle	r2, sp, r0, lsl #18
   1c47c:			; <UNDEFINED> instruction: 0xe79e4659
   1c480:	strb	r2, [r3, r3]!
   1c484:	ldrb	r4, [r7, r2, lsr #12]
   1c488:			; <UNDEFINED> instruction: 0x465e4659
   1c48c:			; <UNDEFINED> instruction: 0xf7e9e797
   1c490:	svclt	0x0000efce
   1c494:	strdeq	r9, [r4], -r6
   1c498:	andeq	r0, r0, ip, asr #9
   1c49c:	muleq	r4, r0, r6
   1c4a0:	bl	89c88 <rpl_re_syntax_options@@Base+0x1c1a8>
   1c4a4:	strmi	r0, [ip], -r2, asr #13
   1c4a8:	ldrmi	r4, [pc], -r5, lsl #12
   1c4ac:	strtmi	r6, [r8], -r1, lsr #16
   1c4b0:			; <UNDEFINED> instruction: 0xf8d6f012
   1c4b4:	strcc	fp, [r8], #-288	; 0xfffffee0
   1c4b8:	ldrhle	r4, [r7, #36]!	; 0x24
   1c4bc:	ldcllt	0, cr2, [r8]
   1c4c0:	andcs	r6, r1, r3, ror #16
   1c4c4:	ldcllt	0, cr6, [r8, #236]!	; 0xec
   1c4c8:	mvnsmi	lr, #737280	; 0xb4000
   1c4cc:	cfmadda32mi	mvax4, mvax4, mvfx2, mvfx0
   1c4d0:	stcmi	6, cr4, [r2], #-32	; 0xffffffe0
   1c4d4:	ldrbtmi	r4, [lr], #-1549	; 0xfffff9f3
   1c4d8:	addlt	r4, r7, r1, lsr #18
   1c4dc:	ldmdbpl	r4!, {r1, r9, sp}
   1c4e0:	ldrbtmi	sl, [r9], #-2820	; 0xfffff4fc
   1c4e4:	stmdavs	r4!, {r0, r9, sl, sp}
   1c4e8:			; <UNDEFINED> instruction: 0xf04f9405
   1c4ec:	strls	r0, [r4], -r0, lsl #8
   1c4f0:			; <UNDEFINED> instruction: 0xffd6f7ff
   1c4f4:	ldrbtmi	r4, [pc], #-3867	; 1c4fc <ASN1_STRING_length@plt+0x15c94>
   1c4f8:	cmnlt	r8, r4, lsl #12
   1c4fc:	bls	12f16c <rpl_re_syntax_options@@Base+0xc168c>
   1c500:			; <UNDEFINED> instruction: 0x671a58fb
   1c504:	blmi	56ed70 <rpl_re_syntax_options@@Base+0x501290>
   1c508:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1c50c:	blls	17657c <rpl_re_syntax_options@@Base+0x108a9c>
   1c510:	tstle	pc, sl, asr r0	; <UNPREDICTABLE>
   1c514:	andlt	r4, r7, r0, lsr #12
   1c518:	mvnshi	lr, #12386304	; 0xbd0000
   1c51c:	andcs	r4, r5, #20, 22	; 0x5000
   1c520:	ldmpl	fp!, {r2, r4, r8, fp, lr}^
   1c524:			; <UNDEFINED> instruction: 0xf8d34479
   1c528:			; <UNDEFINED> instruction: 0xf7e99000
   1c52c:	blmi	4d7b4c <rpl_re_syntax_options@@Base+0x46a06c>
   1c530:	strtmi	r9, [r8], -r3
   1c534:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   1c538:			; <UNDEFINED> instruction: 0xf0189302
   1c53c:	bls	11aa10 <rpl_re_syntax_options@@Base+0xacf30>
   1c540:			; <UNDEFINED> instruction: 0xf8cd9b02
   1c544:	strmi	r8, [r1], -r0
   1c548:	tstls	r1, r8, asr #12
   1c54c:			; <UNDEFINED> instruction: 0xf7e94631
   1c550:	ldrb	lr, [r3, r8, lsl #31]
   1c554:	svc	0x006af7e9
   1c558:	andeq	r9, r4, sl, lsl #12
   1c55c:	andeq	r0, r0, ip, asr #9
   1c560:	andeq	r7, r4, r2, lsr #24
   1c564:	andeq	r9, r4, sl, ror #11
   1c568:			; <UNDEFINED> instruction: 0x000004b4
   1c56c:	ldrdeq	r9, [r4], -r8
   1c570:	strdeq	r0, [r0], -r8
   1c574:	andeq	lr, r2, r8, ror #21
   1c578:	andeq	r0, r0, ip, ror #9
   1c57c:	mvnsmi	lr, sp, lsr #18
   1c580:	stcmi	6, cr4, [r3, #-56]!	; 0xffffffc8
   1c584:	stcmi	0, cr11, [r3], #-536	; 0xfffffde8
   1c588:	ldrbtmi	r4, [sp], #-1543	; 0xfffff9f9
   1c58c:	ldrtmi	r4, [r0], -r2, lsr #22
   1c590:	stmdbpl	ip!, {r0, r1, r9, sp}
   1c594:			; <UNDEFINED> instruction: 0xf103447b
   1c598:	blge	11c9e0 <rpl_re_syntax_options@@Base+0xaef00>
   1c59c:	strls	r6, [r5], #-2084	; 0xfffff7dc
   1c5a0:	streq	pc, [r0], #-79	; 0xffffffb1
   1c5a4:	strls	r2, [r4], #-1026	; 0xfffffbfe
   1c5a8:			; <UNDEFINED> instruction: 0xff7af7ff
   1c5ac:	ldrbtmi	r4, [sp], #-3355	; 0xfffff2e5
   1c5b0:	orrlt	r4, r0, r4, lsl #12
   1c5b4:	bls	12f224 <rpl_re_syntax_options@@Base+0xc1744>
   1c5b8:			; <UNDEFINED> instruction: 0xf8c358eb
   1c5bc:	bmi	664e04 <rpl_re_syntax_options@@Base+0x5f7324>
   1c5c0:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
   1c5c4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1c5c8:	subsmi	r9, sl, r5, lsl #22
   1c5cc:			; <UNDEFINED> instruction: 0x4620d11e
   1c5d0:	pop	{r1, r2, ip, sp, pc}
   1c5d4:	blmi	53cd9c <rpl_re_syntax_options@@Base+0x4cf2bc>
   1c5d8:	ldmdbmi	r4, {r0, r2, r9, sp}
   1c5dc:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   1c5e0:	ldrdhi	pc, [r0], -r3
   1c5e4:	stc	7, cr15, [r8, #-932]!	; 0xfffffc5c
   1c5e8:	andls	r4, r3, r1, lsl fp
   1c5ec:	stmiapl	fp!, {r4, r5, r9, sl, lr}^
   1c5f0:	movwls	r6, #10267	; 0x281b
   1c5f4:			; <UNDEFINED> instruction: 0xf8d6f018
   1c5f8:	blls	c2e0c <rpl_re_syntax_options@@Base+0x5532c>
   1c5fc:	strmi	r9, [r1], -r0, lsl #14
   1c600:	tstls	r1, r0, asr #12
   1c604:			; <UNDEFINED> instruction: 0xf7e92101
   1c608:	ldrb	lr, [r3, ip, lsr #30]
   1c60c:	svc	0x000ef7e9
   1c610:	andeq	r9, r4, r6, asr r5
   1c614:	andeq	r0, r0, ip, asr #9
   1c618:	andeq	r7, r4, r0, ror fp
   1c61c:	andeq	r9, r4, r2, lsr r5
   1c620:			; <UNDEFINED> instruction: 0x000004b4
   1c624:	andeq	r9, r4, lr, lsl r5
   1c628:	strdeq	r0, [r0], -r8
   1c62c:	andeq	lr, r2, lr, lsr #20
   1c630:	andeq	r0, r0, ip, ror #9
   1c634:	mvnsmi	lr, sp, lsr #18
   1c638:	ldmdbmi	fp, {r2, r3, r9, sl, lr}
   1c63c:	strmi	fp, [r7], -r4, lsl #1
   1c640:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1c644:			; <UNDEFINED> instruction: 0xf0124d19
   1c648:	blmi	69a67c <rpl_re_syntax_options@@Base+0x62cb9c>
   1c64c:	stmiapl	lr!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   1c650:	svclt	0x000a2800
   1c654:	andcs	r2, r0, #268435456	; 0x10000000
   1c658:			; <UNDEFINED> instruction: 0xf8862001
   1c65c:	tstle	r2, r3, lsr #4
   1c660:	pop	{r2, ip, sp, pc}
   1c664:	blmi	4fce2c <rpl_re_syntax_options@@Base+0x48f34c>
   1c668:	ldmdbmi	r3, {r0, r2, r9, sp}
   1c66c:	stmiapl	fp!, {sp}^
   1c670:			; <UNDEFINED> instruction: 0xf8d34479
   1c674:			; <UNDEFINED> instruction: 0xf7e98000
   1c678:	blmi	457a00 <rpl_re_syntax_options@@Base+0x3e9f20>
   1c67c:	strtmi	r9, [r0], -r3
   1c680:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   1c684:			; <UNDEFINED> instruction: 0xf0189302
   1c688:	bls	11a8c4 <rpl_re_syntax_options@@Base+0xacde4>
   1c68c:	strls	r9, [r0, -r2, lsl #22]
   1c690:	strbmi	r4, [r0], -r1, lsl #12
   1c694:	tstcs	r1, r1, lsl #2
   1c698:	cdp	7, 14, cr15, cr2, cr9, {7}
   1c69c:	eoreq	pc, r3, #9830400	; 0x960000
   1c6a0:	pop	{r2, ip, sp, pc}
   1c6a4:	svclt	0x000081f0
   1c6a8:	andeq	lr, r2, r6, ror #19
   1c6ac:	muleq	r4, r4, r4
   1c6b0:			; <UNDEFINED> instruction: 0x000004b4
   1c6b4:	strdeq	r0, [r0], -r8
   1c6b8:	muleq	r2, ip, r9
   1c6bc:	andeq	r0, r0, ip, ror #9
   1c6c0:	push	{r0, r1, r5, r6, r8, r9, fp, lr}
   1c6c4:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   1c6c8:	blhi	157b84 <rpl_re_syntax_options@@Base+0xea0a4>
   1c6cc:	ldrdhi	pc, [r4, pc]
   1c6d0:	vmls.f32	s8, s16, s3
   1c6d4:	blmi	186b11c <rpl_re_syntax_options@@Base+0x17fd63c>
   1c6d8:	ldrbtmi	fp, [r8], #135	; 0x87
   1c6dc:			; <UNDEFINED> instruction: 0xf8df447b
   1c6e0:	andls	fp, r5, r0, lsl #3
   1c6e4:	bcc	457f10 <rpl_re_syntax_options@@Base+0x3ea430>
   1c6e8:			; <UNDEFINED> instruction: 0xf8584b5e
   1c6ec:	ldrbtmi	r5, [fp], #2
   1c6f0:	mcr	4, 0, r4, cr9, cr11, {3}
   1c6f4:			; <UNDEFINED> instruction: 0xf8d53a90
   1c6f8:			; <UNDEFINED> instruction: 0xf8953200
   1c6fc:			; <UNDEFINED> instruction: 0xf8d56204
   1c700:	movwls	r9, #12808	; 0x3208
   1c704:			; <UNDEFINED> instruction: 0xf8954b58
   1c708:	ldrbtmi	r7, [fp], #-517	; 0xfffffdfb
   1c70c:	bcc	457f34 <rpl_re_syntax_options@@Base+0x3ea454>
   1c710:	ldrmi	r4, [sl], fp, lsr #12
   1c714:			; <UNDEFINED> instruction: 0x212c460d
   1c718:			; <UNDEFINED> instruction: 0xf7e94628
   1c71c:			; <UNDEFINED> instruction: 0x4604eb5e
   1c720:	subsle	r2, lr, r0, lsl #16
   1c724:	bcs	1234b4 <rpl_re_syntax_options@@Base+0xb59d4>
   1c728:	bcs	110858 <rpl_re_syntax_options@@Base+0xa2d78>
   1c72c:	bcs	2107bc <rpl_re_syntax_options@@Base+0x1a2cdc>
   1c730:	bcs	2908cc <rpl_re_syntax_options@@Base+0x222dec>
   1c734:	bcs	1908f0 <rpl_re_syntax_options@@Base+0x122e10>
   1c738:			; <UNDEFINED> instruction: 0x4659d11f
   1c73c:			; <UNDEFINED> instruction: 0xf7e94628
   1c740:	ldmiblt	r0, {r4, r7, r9, fp, sp, lr, pc}^
   1c744:	stmdavc	r3!, {r0, r8, r9, sl, sp}
   1c748:	stmdavc	r2!, {r0, r1, r3, r4, r8, ip, sp, pc}^
   1c74c:	bcs	238e8 <ASN1_STRING_length@plt+0x1d080>
   1c750:	blls	110edc <rpl_re_syntax_options@@Base+0xa33fc>
   1c754:			; <UNDEFINED> instruction: 0xf8ca2001
   1c758:	andmi	r9, r6, r8, lsl #4
   1c75c:			; <UNDEFINED> instruction: 0xf88a4007
   1c760:			; <UNDEFINED> instruction: 0xf88a6204
   1c764:			; <UNDEFINED> instruction: 0xf8ca7205
   1c768:	andlt	r3, r7, r0, lsl #4
   1c76c:	blhi	157a68 <rpl_re_syntax_options@@Base+0xe9f88>
   1c770:	svchi	0x00f0e8bd
   1c774:	bcs	1dba824 <rpl_re_syntax_options@@Base+0x1d4cd44>
   1c778:	ldcmi	0, cr13, [ip], #-224	; 0xffffff20
   1c77c:	ldmdbmi	ip!, {r0, r2, r9, sp}
   1c780:			; <UNDEFINED> instruction: 0xf8582000
   1c784:	ldrbtmi	r4, [r9], #-4
   1c788:			; <UNDEFINED> instruction: 0xf7e96824
   1c78c:	ldmdbmi	r9!, {r1, r2, r4, r6, sl, fp, sp, lr, pc}
   1c790:	strtmi	r9, [r8], -r4
   1c794:	andcc	pc, r1, r8, asr r8	; <UNPREDICTABLE>
   1c798:	movwls	r6, #14363	; 0x381b
   1c79c:			; <UNDEFINED> instruction: 0xf802f018
   1c7a0:	blls	102fb8 <rpl_re_syntax_options@@Base+0x954d8>
   1c7a4:	tstls	r1, r1, lsl #12
   1c7a8:	strtmi	r9, [r0], -r5, lsl #18
   1c7ac:	mrscs	r9, (UNDEF: 17)
   1c7b0:	cdp	7, 5, cr15, cr6, cr9, {7}
   1c7b4:	andlt	r2, r7, r0
   1c7b8:	blhi	157ab4 <rpl_re_syntax_options@@Base+0xe9fd4>
   1c7bc:	svchi	0x00f0e8bd
   1c7c0:	bcs	1d7a870 <rpl_re_syntax_options@@Base+0x1d0cd90>
   1c7c4:	stmdavc	sl!, {r0, r3, r4, r6, r7, r8, ip, lr, pc}^
   1c7c8:	bcs	1ba3974 <rpl_re_syntax_options@@Base+0x1b35e94>
   1c7cc:			; <UNDEFINED> instruction: 0xf811d1d5
   1c7d0:	bcs	1a683dc <rpl_re_syntax_options@@Base+0x19fa8fc>
   1c7d4:	stmdavc	sl, {r0, r4, r6, r7, r8, ip, lr, pc}^
   1c7d8:	bicle	r2, lr, r8, ror sl
   1c7dc:	movwls	r2, #13056	; 0x3300
   1c7e0:			; <UNDEFINED> instruction: 0x4628e7b1
   1c7e4:	stc	7, cr15, [lr], #932	; 0x3a4
   1c7e8:	ldr	r1, [fp, ip, lsr #16]
   1c7ec:	bcs	1b7a99c <rpl_re_syntax_options@@Base+0x1b0cebc>
   1c7f0:	stmiavc	sl!, {r0, r1, r6, r7, r8, ip, lr, pc}
   1c7f4:	bicle	r2, r0, r3, ror sl
   1c7f8:	movwls	r2, #13057	; 0x3301
   1c7fc:	cdp	7, 1, cr14, cr8, cr3, {5}
   1c800:			; <UNDEFINED> instruction: 0x46281a10
   1c804:	b	b5a7b0 <rpl_re_syntax_options@@Base+0xaeccd0>
   1c808:			; <UNDEFINED> instruction: 0xd1b62800
   1c80c:	movwls	r2, #13058	; 0x3302
   1c810:	mrc	7, 0, lr, cr8, cr9, {4}
   1c814:			; <UNDEFINED> instruction: 0x46281a90
   1c818:			; <UNDEFINED> instruction: 0xf7e99204
   1c81c:	ldmdblt	r0, {r1, r5, r9, fp, sp, lr, pc}
   1c820:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1c824:	cdp	7, 1, cr14, cr9, cr15, {4}
   1c828:			; <UNDEFINED> instruction: 0x46281a10
   1c82c:			; <UNDEFINED> instruction: 0xf7e99a04
   1c830:	ldmdblt	r0, {r3, r4, r9, fp, sp, lr, pc}
   1c834:	stmdbeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1c838:	cdp	7, 1, cr14, cr9, cr5, {4}
   1c83c:			; <UNDEFINED> instruction: 0x46281a90
   1c840:			; <UNDEFINED> instruction: 0xf7e99a04
   1c844:	strmi	lr, [r6], -lr, lsl #20
   1c848:			; <UNDEFINED> instruction: 0xf43f2800
   1c84c:			; <UNDEFINED> instruction: 0xe794af7c
   1c850:	andeq	lr, r2, r6, ror #19
   1c854:	andeq	r9, r4, r6, lsl #8
   1c858:			; <UNDEFINED> instruction: 0x000004b4
   1c85c:	ldrdeq	lr, [r2], -ip
   1c860:	andeq	lr, r2, r2, ror #19
   1c864:	ldrdeq	lr, [r2], -r4
   1c868:	muleq	r2, sl, r9
   1c86c:	strdeq	r0, [r0], -r8
   1c870:			; <UNDEFINED> instruction: 0x0002e8b2
   1c874:	andeq	r0, r0, ip, ror #9
   1c878:	blmi	152f1cc <rpl_re_syntax_options@@Base+0x14c16ec>
   1c87c:	ldrblt	r4, [r0, #-1146]!	; 0xfffffb86
   1c880:	ldmdbmi	r3, {r0, r2, r3, r9, sl, lr}^
   1c884:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   1c888:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
   1c88c:	movwls	r6, #14363	; 0x381b
   1c890:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1c894:	svc	0x009af7e9
   1c898:	rsble	r2, fp, r0, lsl #16
   1c89c:			; <UNDEFINED> instruction: 0xf7e94620
   1c8a0:	stmdane	r3!, {r1, r4, r6, sl, fp, sp, lr, pc}
   1c8a4:	andle	r4, r7, #156, 4	; 0xc0000009
   1c8a8:			; <UNDEFINED> instruction: 0x4613461a
   1c8ac:	stceq	8, cr15, [r1, #-72]	; 0xffffffb8
   1c8b0:	ldmdale	r6, {r0, r2, r3, fp, sp}
   1c8b4:	ldmdale	r6, {r3, fp, sp}
   1c8b8:	umaalle	r4, r4, ip, r2
   1c8bc:	stccs	8, cr15, [r1], {19}
   1c8c0:	smlaltbeq	pc, r1, r2, r1	; <UNPREDICTABLE>
   1c8c4:	svclt	0x00982919
   1c8c8:	bcc	19e9150 <rpl_re_syntax_options@@Base+0x197b670>
   1c8cc:	stmdale	lr, {r0, r2, r3, r9, fp, sp}
   1c8d0:			; <UNDEFINED> instruction: 0xf002e8df
   1c8d4:	stceq	13, cr0, [sp, #-344]	; 0xfffffea8
   1c8d8:	ldcleq	13, cr0, [lr, #-360]	; 0xfffffe98
   1c8dc:	stceq	13, cr0, [sp, #-52]	; 0xffffffcc
   1c8e0:	stmdacs	r0!, {r0, r2, r3, r9, sp, lr}
   1c8e4:	addsmi	sp, r4, #232, 2	; 0x3a
   1c8e8:			; <UNDEFINED> instruction: 0x4623d1df
   1c8ec:	cdp	7, 11, cr14, cr7, cr4, {7}
   1c8f0:	addsmi	r2, ip, #0, 22
   1c8f4:	qasxmi	fp, r0, ip
   1c8f8:	andsle	r4, r0, #26214400	; 0x1900000
   1c8fc:	strmi	r4, [r4], -r2, lsl #12
   1c900:	blvs	9a950 <rpl_re_syntax_options@@Base+0x2ce70>
   1c904:	stmdale	pc!, {r0, r2, r3, r9, sl, fp, sp}	; <UNPREDICTABLE>
   1c908:	stmdale	pc!, {r3, r9, sl, fp, sp}	; <UNPREDICTABLE>
   1c90c:	stmdble	r6, {r0, r1, r7, r9, lr}
   1c910:			; <UNDEFINED> instruction: 0xf811460b
   1c914:	bcs	367d20 <rpl_re_syntax_options@@Base+0x2fa240>
   1c918:	bcs	2529a0 <rpl_re_syntax_options@@Base+0x1e4ec0>
   1c91c:	addsmi	sp, ip, #32, 16	; 0x200000
   1c920:			; <UNDEFINED> instruction: 0x4619d011
   1c924:	strbtmi	r4, [sl], -r0, lsr #12
   1c928:	blx	ff5da92c <rpl_re_syntax_options@@Base+0xff56ce4c>
   1c92c:	ldfd	f3, [sp, #352]	; 0x160
   1c930:	vmov.f64	d7, #80	; 0x3e800000  0.250
   1c934:	vsqrt.f64	d23, d0
   1c938:	strle	pc, [r4], #-2576	; 0xfffff5f0
   1c93c:	blvc	d81e0 <rpl_re_syntax_options@@Base+0x6a700>
   1c940:	blvc	57f5c <quoting_style_vals@@Base+0x4d58>
   1c944:	andcs	lr, r0, r0
   1c948:	blmi	82f1d8 <rpl_re_syntax_options@@Base+0x7c16f8>
   1c94c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1c950:	blls	f69c0 <rpl_re_syntax_options@@Base+0x88ee0>
   1c954:	qsuble	r4, sl, r3
   1c958:	ldcllt	0, cr11, [r0, #-16]!
   1c95c:	bicsle	r2, lr, r0, lsr #20
   1c960:	bicsle	r4, r5, r8, lsl #5
   1c964:	ldrb	r4, [sl, r3, lsl #12]
   1c968:	bicle	r2, pc, r0, lsr #28
   1c96c:	smlalle	r4, sl, sl, r2
   1c970:	bfi	r4, r0, (invalid: 12:3)
   1c974:	movwcs	r2, #512	; 0x200
   1c978:	stmib	r5, {r0, sp}^
   1c97c:	strb	r2, [r3, r0, lsl #6]!
   1c980:	blcs	298004 <rpl_re_syntax_options@@Base+0x22a524>
   1c984:	ldr	r3, [r4, r1, lsl #22]!
   1c988:	blcs	29800c <rpl_re_syntax_options@@Base+0x22a52c>
   1c98c:	ldr	r3, [r0, r1, lsl #22]!
   1c990:	blcs	298014 <rpl_re_syntax_options@@Base+0x22a534>
   1c994:	str	r3, [ip, r1, lsl #22]!
   1c998:	blcs	29801c <rpl_re_syntax_options@@Base+0x22a53c>
   1c99c:	str	r3, [r8, r1, lsl #22]!
   1c9a0:	stcl	7, cr15, [r4, #-932]	; 0xfffffc5c
   1c9a4:	andhi	pc, r0, pc, lsr #7
   1c9a8:	andeq	r0, r0, r0
   1c9ac:	bicsmi	r0, r0, r0
   1c9b0:	andeq	r0, r0, r0
   1c9b4:	addsmi	r0, r0, r0
   1c9b8:	andeq	r0, r0, r0
   1c9bc:	teqmi	r0, r0
   1c9c0:	andeq	r0, r0, r0
   1c9c4:	rsbsmi	r0, r0, #0
   1c9c8:	andeq	r9, r4, r4, ror #4
   1c9cc:	andeq	r0, r0, ip, asr #9
   1c9d0:	andeq	lr, r2, lr, asr #16
   1c9d4:	muleq	r4, r4, r1
   1c9d8:			; <UNDEFINED> instruction: 0x4616b570
   1c9dc:	ldmdavs	r0, {r2, r3, r9, sl, lr}
   1c9e0:	b	ffdda98c <rpl_re_syntax_options@@Base+0xffd6ceac>
   1c9e4:	strtmi	r2, [r0], -r0, lsl #6
   1c9e8:			; <UNDEFINED> instruction: 0xf7e96033
   1c9ec:	andcc	lr, r1, ip, lsr #23
   1c9f0:			; <UNDEFINED> instruction: 0xff96f017
   1c9f4:			; <UNDEFINED> instruction: 0x46056030
   1c9f8:	cmnlt	fp, r3, lsr #16
   1c9fc:			; <UNDEFINED> instruction: 0xf1a34621
   1ca00:			; <UNDEFINED> instruction: 0xf1a30261
   1ca04:	bcs	65ca8c <rpl_re_syntax_options@@Base+0x5eefac>
   1ca08:	sbclt	fp, r3, #152, 30	; 0x260
   1ca0c:	blcc	9aa28 <rpl_re_syntax_options@@Base+0x2cf48>
   1ca10:	svccc	0x0001f811
   1ca14:	mvnsle	r2, r0, lsl #22
   1ca18:	andcs	r2, r1, r0, lsl #6
   1ca1c:	ldcllt	0, cr7, [r0, #-172]!	; 0xffffff54
   1ca20:			; <UNDEFINED> instruction: 0xf1a37803
   1ca24:	bcs	65d330 <rpl_re_syntax_options@@Base+0x5ef850>
   1ca28:			; <UNDEFINED> instruction: 0x3320bf98
   1ca2c:	eorle	r2, r5, pc, ror #22
   1ca30:	andle	r2, r8, r9, ror fp
   1ca34:	tstle	r1, r1, lsr fp
   1ca38:	blcs	3ab4c <ASN1_STRING_length@plt+0x342e4>
   1ca3c:			; <UNDEFINED> instruction: 0xf04fbf14
   1ca40:	strdcs	r3, [r1], -pc	; <UNPREDICTABLE>
   1ca44:	stmdavc	r3, {r4, r5, r6, r8, r9, sl, lr}^
   1ca48:	subeq	pc, r1, #-1073741784	; 0xc0000028
   1ca4c:	svclt	0x00982a19
   1ca50:	blcs	19696d8 <rpl_re_syntax_options@@Base+0x18fbbf8>
   1ca54:			; <UNDEFINED> instruction: 0xf04fd039
   1ca58:			; <UNDEFINED> instruction: 0x477030ff
   1ca5c:			; <UNDEFINED> instruction: 0xd1252b6e
   1ca60:			; <UNDEFINED> instruction: 0xf1a37843
   1ca64:	bcs	65d370 <rpl_re_syntax_options@@Base+0x5ef890>
   1ca68:			; <UNDEFINED> instruction: 0x3320bf98
   1ca6c:	mvnsle	r2, pc, ror #22
   1ca70:	stmdacc	r0, {r7, fp, ip, sp, lr}
   1ca74:	andcs	fp, r1, r8, lsl pc
   1ca78:	ldrbmi	r4, [r0, -r0, asr #4]!
   1ca7c:			; <UNDEFINED> instruction: 0xf1a37843
   1ca80:	bcs	65d38c <rpl_re_syntax_options@@Base+0x5ef8ac>
   1ca84:			; <UNDEFINED> instruction: 0x3320bf98
   1ca88:	andsle	r2, r7, lr, ror #22
   1ca8c:	mvnle	r2, r6, ror #22
   1ca90:			; <UNDEFINED> instruction: 0xf1a37883
   1ca94:	bcs	65d3a0 <rpl_re_syntax_options@@Base+0x5ef8c0>
   1ca98:			; <UNDEFINED> instruction: 0x3320bf98
   1ca9c:	bicsle	r2, sl, r6, ror #22
   1caa0:	stmdacc	r0, {r6, r7, fp, ip, sp, lr}
   1caa4:	andcs	fp, r1, r8, lsl pc
   1caa8:	ldrbmi	r4, [r0, -r0, asr #4]!
   1caac:	bicsle	r2, r2, r0, lsr fp
   1cab0:	stmdacc	r0, {r6, fp, ip, sp, lr}
   1cab4:	andcs	fp, r1, r8, lsl pc
   1cab8:	ldrbmi	r4, [r0, -r0, asr #4]!
   1cabc:	blcs	3acd0 <ASN1_STRING_length@plt+0x34468>
   1cac0:			; <UNDEFINED> instruction: 0xf04fbf14
   1cac4:	strdcs	r3, [r1], -pc	; <UNPREDICTABLE>
   1cac8:	stmvc	r3, {r4, r5, r6, r8, r9, sl, lr}
   1cacc:	subeq	pc, r1, #-1073741784	; 0xc0000028
   1cad0:	svclt	0x00982a19
   1cad4:	blcs	1ce975c <rpl_re_syntax_options@@Base+0x1c7bc7c>
   1cad8:	stmiavc	r3, {r0, r2, r3, r4, r5, r7, r8, ip, lr, pc}^
   1cadc:	svclt	0x00142b00
   1cae0:	rscscc	pc, pc, pc, asr #32
   1cae4:	ldrbmi	r2, [r0, -r1]!
   1cae8:	ldrblt	r6, [r0, #-2067]!	; 0xfffff7ed
   1caec:	cdpmi	0, 1, cr11, cr1, cr2, {4}
   1caf0:			; <UNDEFINED> instruction: 0xb1ab447e
   1caf4:			; <UNDEFINED> instruction: 0x46054b10
   1caf8:	andcs	r4, r5, #16, 18	; 0x40000
   1cafc:	ldmpl	r3!, {sp}^
   1cb00:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
   1cb04:	b	fe65aab0 <rpl_re_syntax_options@@Base+0xfe5ecfd0>
   1cb08:	tstcs	r1, sp, lsl #22
   1cb0c:	strls	r5, [r0, #-2291]	; 0xfffff70d
   1cb10:			; <UNDEFINED> instruction: 0x4602681b
   1cb14:			; <UNDEFINED> instruction: 0xf7e94620
   1cb18:	andcs	lr, r0, r4, lsr #25
   1cb1c:	ldcllt	0, cr11, [r0, #-8]!
   1cb20:	ldrmi	r4, [r4], -r8, lsl #12
   1cb24:			; <UNDEFINED> instruction: 0xffc8f017
   1cb28:	andcs	r4, r1, r3, lsl #12
   1cb2c:	andlt	r6, r2, r3, lsr #32
   1cb30:	svclt	0x0000bd70
   1cb34:	strdeq	r8, [r4], -r0
   1cb38:	strdeq	r0, [r0], -r8
   1cb3c:	ldrdeq	lr, [r2], -ip
   1cb40:	andeq	r0, r0, ip, ror #9
   1cb44:			; <UNDEFINED> instruction: 0x4606b5f0
   1cb48:	strmi	fp, [r8], -r5, lsl #1
   1cb4c:	ldrmi	r4, [r1], -ip, lsl #12
   1cb50:			; <UNDEFINED> instruction: 0xff66f7ff
   1cb54:	ldrbtmi	r4, [sp], #-3347	; 0xfffff2ed
   1cb58:	mvnslt	r4, r3, lsl #12
   1cb5c:	andsle	r2, ip, r1, lsl #16
   1cb60:	andcs	r4, r5, #17408	; 0x4400
   1cb64:	andcs	r4, r0, r1, lsl r9
   1cb68:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   1cb6c:			; <UNDEFINED> instruction: 0xf7e9681f
   1cb70:	blmi	417508 <rpl_re_syntax_options@@Base+0x3a9a28>
   1cb74:	strtmi	r9, [r0], -r3
   1cb78:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   1cb7c:			; <UNDEFINED> instruction: 0xf0179302
   1cb80:	bls	11c3cc <rpl_re_syntax_options@@Base+0xae8ec>
   1cb84:	strls	r9, [r0], -r2, lsl #22
   1cb88:	ldrtmi	r4, [r8], -r1, lsl #12
   1cb8c:	tstcs	r1, r1, lsl #2
   1cb90:	stcl	7, cr15, [r6], #-932	; 0xfffffc5c
   1cb94:	andlt	r2, r5, r0
   1cb98:	strdcs	fp, [r1], -r0
   1cb9c:	andlt	r7, r5, fp
   1cba0:	svclt	0x0000bdf0
   1cba4:	andeq	r8, r4, sl, lsl #31
   1cba8:	strdeq	r0, [r0], -r8
   1cbac:	muleq	r2, r2, r5
   1cbb0:	andeq	r0, r0, ip, ror #9
   1cbb4:	addlt	fp, r2, r0, lsl r5
   1cbb8:			; <UNDEFINED> instruction: 0xf10d4c11
   1cbbc:	blmi	45d3d0 <rpl_re_syntax_options@@Base+0x3ef8f0>
   1cbc0:	stmiapl	r3!, {r2, r3, r4, r5, r6, sl, lr}^
   1cbc4:	movwls	r6, #6171	; 0x181b
   1cbc8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1cbcc:			; <UNDEFINED> instruction: 0xffbaf7ff
   1cbd0:	ldrbtmi	r4, [fp], #-2829	; 0xfffff4f3
   1cbd4:	bmi	3890dc <rpl_re_syntax_options@@Base+0x31b5fc>
   1cbd8:	mvnscc	pc, pc, asr #32
   1cbdc:	mulmi	r3, sp, r8
   1cbe0:	mulsvs	ip, fp, r8
   1cbe4:	smlabtne	ip, r3, r8, pc	; <UNPREDICTABLE>
   1cbe8:	blmi	1af414 <rpl_re_syntax_options@@Base+0x141934>
   1cbec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1cbf0:	blls	76c60 <rpl_re_syntax_options@@Base+0x9180>
   1cbf4:	qaddle	r4, sl, r1
   1cbf8:	ldclt	0, cr11, [r0, #-8]
   1cbfc:	ldc	7, cr15, [r6], {233}	; 0xe9
   1cc00:	andeq	r8, r4, r0, lsr #30
   1cc04:	andeq	r0, r0, ip, asr #9
   1cc08:	andeq	r8, r4, lr, lsl #30
   1cc0c:			; <UNDEFINED> instruction: 0x000004b4
   1cc10:	strdeq	r8, [r4], -r4
   1cc14:	ldrdgt	pc, [r8], #-143	; 0xffffff71
   1cc18:	ldrbtmi	r4, [ip], #2834	; 0xb12
   1cc1c:	addlt	fp, r3, r0, lsl #10
   1cc20:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   1cc24:	andeq	pc, r3, #1073741827	; 0x40000003
   1cc28:	movwls	r6, #6171	; 0x181b
   1cc2c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1cc30:			; <UNDEFINED> instruction: 0xff88f7ff
   1cc34:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
   1cc38:	bmi	3490e0 <rpl_re_syntax_options@@Base+0x2db600>
   1cc3c:	mulne	r3, sp, r8
   1cc40:			; <UNDEFINED> instruction: 0xf8c3589b
   1cc44:	bmi	2a107c <rpl_re_syntax_options@@Base+0x23359c>
   1cc48:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   1cc4c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1cc50:	subsmi	r9, sl, r1, lsl #22
   1cc54:	andlt	sp, r3, r2, lsl #2
   1cc58:	blx	15add6 <rpl_re_syntax_options@@Base+0xed2f6>
   1cc5c:	bl	ff9dac08 <rpl_re_syntax_options@@Base+0xff96d128>
   1cc60:	andeq	r8, r4, r6, asr #29
   1cc64:	andeq	r0, r0, ip, asr #9
   1cc68:	andeq	r8, r4, sl, lsr #29
   1cc6c:			; <UNDEFINED> instruction: 0x000004b4
   1cc70:	muleq	r4, r6, lr
   1cc74:	bmi	2af8a0 <rpl_re_syntax_options@@Base+0x241dc0>
   1cc78:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1cc7c:			; <UNDEFINED> instruction: 0xf104589c
   1cc80:			; <UNDEFINED> instruction: 0xf7ff0216
   1cc84:	cmplt	r0, pc, asr pc	; <UNPREDICTABLE>
   1cc88:	teqlt	r3, r3, lsr #27
   1cc8c:	mlaeq	r5, r4, r8, pc	; <UNPREDICTABLE>
   1cc90:			; <UNDEFINED> instruction: 0x4618b918
   1cc94:			; <UNDEFINED> instruction: 0xf8842301
   1cc98:	ldclt	0, cr3, [r0, #-144]	; 0xffffff70
   1cc9c:	andeq	r8, r4, r8, ror #28
   1cca0:			; <UNDEFINED> instruction: 0x000004b4
   1cca4:	ldrdgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   1cca8:	ldrbtmi	r4, [ip], #2843	; 0xb1b
   1ccac:	addlt	fp, r3, r0, lsl #10
   1ccb0:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   1ccb4:	andeq	pc, r3, #1073741827	; 0x40000003
   1ccb8:	movwls	r6, #6171	; 0x181b
   1ccbc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ccc0:			; <UNDEFINED> instruction: 0xff40f7ff
   1ccc4:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
   1ccc8:			; <UNDEFINED> instruction: 0xf89db110
   1cccc:	ldmdblt	r2, {r0, r1, sp}^
   1ccd0:	blmi	46f524 <rpl_re_syntax_options@@Base+0x401a44>
   1ccd4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1ccd8:	blls	76d48 <rpl_re_syntax_options@@Base+0x9268>
   1ccdc:	tstle	r6, sl, asr r0
   1cce0:			; <UNDEFINED> instruction: 0xf85db003
   1cce4:	stmdbmi	pc, {r2, r8, r9, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   1cce8:	ldmdapl	fp, {r0, sp}^
   1ccec:	mlane	r5, r3, r8, pc	; <UNPREDICTABLE>
   1ccf0:	stmdblt	r9, {r3, r4, r7, r8, sl, ip, sp, lr}
   1ccf4:	eoreq	pc, r4, r3, lsl #17
   1ccf8:	tstcs	r1, r0, lsl r6
   1ccfc:	rscscc	pc, pc, #79	; 0x4f
   1cd00:	msrne	SPSR_fs, r3, lsl #17
   1cd04:	andcs	r6, r0, #-1610612735	; 0xa0000001
   1cd08:	cmncs	lr, r3, lsl #17	; <UNPREDICTABLE>
   1cd0c:			; <UNDEFINED> instruction: 0xf7e9e7e0
   1cd10:	svclt	0x0000eb8e
   1cd14:	andeq	r8, r4, r6, lsr lr
   1cd18:	andeq	r0, r0, ip, asr #9
   1cd1c:	andeq	r8, r4, sl, lsl lr
   1cd20:	andeq	r8, r4, ip, lsl #28
   1cd24:			; <UNDEFINED> instruction: 0x000004b4
   1cd28:	bmi	22f94c <rpl_re_syntax_options@@Base+0x1c1e6c>
   1cd2c:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1cd30:	vtst.8	d5, d20, d12
   1cd34:			; <UNDEFINED> instruction: 0xf7ff127f
   1cd38:	msrlt	LR_irq, r5
   1cd3c:			; <UNDEFINED> instruction: 0x317ff894
   1cd40:			; <UNDEFINED> instruction: 0xf884b90b
   1cd44:	ldflts	f3, [r0, #-504]	; 0xfffffe08
   1cd48:			; <UNDEFINED> instruction: 0x00048db4
   1cd4c:			; <UNDEFINED> instruction: 0x000004b4
   1cd50:	bmi	2ef980 <rpl_re_syntax_options@@Base+0x281ea0>
   1cd54:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1cd58:			; <UNDEFINED> instruction: 0xf104589c
   1cd5c:			; <UNDEFINED> instruction: 0xf7ff0224
   1cd60:	teqlt	r0, r1	; <illegal shifter operand>	; <UNPREDICTABLE>
   1cd64:	mlacc	r4, r4, r8, pc	; <UNPREDICTABLE>
   1cd68:	ldrmi	fp, [r8], -r3, lsr #2
   1cd6c:			; <UNDEFINED> instruction: 0xf8842300
   1cd70:	ldclt	0, cr3, [r0, #-148]	; 0xffffff6c
   1cd74:			; <UNDEFINED> instruction: 0xf8842301
   1cd78:	ldclt	0, cr3, [r0, #-148]	; 0xffffff6c
   1cd7c:	andeq	r8, r4, ip, lsl #27
   1cd80:			; <UNDEFINED> instruction: 0x000004b4
   1cd84:			; <UNDEFINED> instruction: 0x460eb5f0
   1cd88:	addlt	r4, r5, r0, lsl ip
   1cd8c:			; <UNDEFINED> instruction: 0x46054b10
   1cd90:	ldmdbmi	r0, {r2, r3, r4, r5, r6, sl, lr}
   1cd94:	andcs	r2, r0, r5, lsl #4
   1cd98:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   1cd9c:			; <UNDEFINED> instruction: 0xf7e9681f
   1cda0:	blmi	3972d8 <rpl_re_syntax_options@@Base+0x3297f8>
   1cda4:	andls	r4, r3, #2097152	; 0x200000
   1cda8:	ldrtmi	r5, [r0], -r3, ror #17
   1cdac:	movwls	r6, #10267	; 0x281b
   1cdb0:	ldc2l	0, cr15, [r8], #92	; 0x5c
   1cdb4:	blls	c35c8 <rpl_re_syntax_options@@Base+0x55ae8>
   1cdb8:	strmi	r9, [r1], -r0, lsl #10
   1cdbc:	tstls	r1, r8, lsr r6
   1cdc0:			; <UNDEFINED> instruction: 0xf7e92101
   1cdc4:	andlt	lr, r5, lr, asr #22
   1cdc8:	svclt	0x0000bdf0
   1cdcc:	andeq	r8, r4, r0, asr sp
   1cdd0:	strdeq	r0, [r0], -r8
   1cdd4:	andeq	lr, r2, r2, ror r2
   1cdd8:	andeq	r0, r0, ip, ror #9
   1cddc:			; <UNDEFINED> instruction: 0x460db570
   1cde0:	ldrmi	r4, [r3], -r9, lsl #24
   1cde4:	andcs	r4, r8, #6291456	; 0x600000
   1cde8:			; <UNDEFINED> instruction: 0x4628447c
   1cdec:	msreq	CPSR_f, r4, lsl #2
   1cdf0:	blx	15dadf6 <rpl_re_syntax_options@@Base+0x156d316>
   1cdf4:	tstlt	r8, r4, lsl #12
   1cdf8:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   1cdfc:			; <UNDEFINED> instruction: 0x46294630
   1ce00:			; <UNDEFINED> instruction: 0xffc0f7ff
   1ce04:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   1ce08:	andeq	r7, r4, ip, lsl r3
   1ce0c:			; <UNDEFINED> instruction: 0x460db570
   1ce10:	ldrmi	r4, [r3], -r9, lsl #24
   1ce14:	andcs	r4, r3, #6291456	; 0x600000
   1ce18:			; <UNDEFINED> instruction: 0x4628447c
   1ce1c:	msreq	SPSR_f, r4, lsl #2
   1ce20:	blx	fdae26 <rpl_re_syntax_options@@Base+0xf6d346>
   1ce24:	tstlt	r8, r4, lsl #12
   1ce28:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   1ce2c:			; <UNDEFINED> instruction: 0x46294630
   1ce30:			; <UNDEFINED> instruction: 0xffa8f7ff
   1ce34:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   1ce38:	andeq	r7, r4, ip, ror #5
   1ce3c:			; <UNDEFINED> instruction: 0x460db570
   1ce40:	ldrmi	r4, [r3], -r9, lsl #24
   1ce44:	andcs	r4, r3, #6291456	; 0x600000
   1ce48:			; <UNDEFINED> instruction: 0x4628447c
   1ce4c:	orreq	pc, r0, r4, lsl #2
   1ce50:	blx	9dae56 <rpl_re_syntax_options@@Base+0x96d376>
   1ce54:	tstlt	r8, r4, lsl #12
   1ce58:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   1ce5c:			; <UNDEFINED> instruction: 0x46294630
   1ce60:			; <UNDEFINED> instruction: 0xff90f7ff
   1ce64:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   1ce68:			; <UNDEFINED> instruction: 0x000472bc
   1ce6c:			; <UNDEFINED> instruction: 0x4607b5f0
   1ce70:	strmi	fp, [r8], -r5, lsl #1
   1ce74:			; <UNDEFINED> instruction: 0xf7ff4615
   1ce78:	mrcmi	13, 0, APSR_nzcv, cr7, cr3, {6}
   1ce7c:			; <UNDEFINED> instruction: 0x4603447e
   1ce80:	stmdacs	r1, {r3, r6, r8, ip, sp, pc}
   1ce84:	strmi	sp, [ip], -r7
   1ce88:			; <UNDEFINED> instruction: 0x46204914
   1ce8c:			; <UNDEFINED> instruction: 0xf0114479
   1ce90:	movwcs	pc, #11239	; 0x2be7	; <UNPREDICTABLE>
   1ce94:	andcs	fp, r1, r8, lsl r9
   1ce98:	andlt	r6, r5, fp, lsr #32
   1ce9c:	blmi	44c664 <rpl_re_syntax_options@@Base+0x3deb84>
   1cea0:	ldmdbmi	r0, {r0, r2, r9, sp}
   1cea4:	ldmpl	r3!, {sp}^
   1cea8:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
   1ceac:	stmia	r4, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ceb0:	andls	r4, r3, sp, lsl #22
   1ceb4:	ldmpl	r3!, {r5, r9, sl, lr}^
   1ceb8:	movwls	r6, #10267	; 0x281b
   1cebc:	ldc2l	0, cr15, [r2], #-92	; 0xffffffa4
   1cec0:	blls	c36d4 <rpl_re_syntax_options@@Base+0x55bf4>
   1cec4:	strmi	r9, [r1], -r0, lsl #14
   1cec8:	tstls	r1, r8, lsr #12
   1cecc:			; <UNDEFINED> instruction: 0xf7e92101
   1ced0:	andcs	lr, r0, r8, asr #21
   1ced4:	svclt	0x0000e7e1
   1ced8:	andeq	r8, r4, r4, ror #24
   1cedc:	andeq	lr, r2, r0, lsr #5
   1cee0:	strdeq	r0, [r0], -r8
   1cee4:	andeq	lr, r2, ip, lsl #5
   1cee8:	andeq	r0, r0, ip, ror #9
   1ceec:	blcs	ebaf00 <rpl_re_syntax_options@@Base+0xe4d420>
   1cef0:	blcs	4cb58 <_IO_stdin_used@@Base+0xe318>
   1cef4:	andcs	fp, r1, #20, 30	; 0x50
   1cef8:	andsle	r2, sl, r0, lsl #4
   1cefc:	strmi	r2, [r1], -sp, lsl #22
   1cf00:	blcs	252f58 <rpl_re_syntax_options@@Base+0x1e5478>
   1cf04:	ldrlt	sp, [r0, #-2068]	; 0xfffff7ec
   1cf08:	svccc	0x0001f811
   1cf0c:	ldrteq	pc, [sl], #-435	; 0xfffffe4d	; <UNPREDICTABLE>
   1cf10:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   1cf14:	svclt	0x00142b00
   1cf18:	andcs	r4, r0, #35651584	; 0x2200000
   1cf1c:	blcs	3894ec <rpl_re_syntax_options@@Base+0x31ba0c>
   1cf20:	blcs	252f4c <rpl_re_syntax_options@@Base+0x1e546c>
   1cf24:	andcs	sp, r0, #240, 18	; 0x3c0000
   1cf28:	ldclt	6, cr4, [r0, #-64]	; 0xffffffc0
   1cf2c:	mvnle	r2, r0, lsr #22
   1cf30:	ldrmi	r2, [r0], -r0, lsl #4
   1cf34:	blcs	82ecfc <rpl_re_syntax_options@@Base+0x7c121c>
   1cf38:			; <UNDEFINED> instruction: 0xe7e5d0f5
   1cf3c:	svclt	0x00144288
   1cf40:			; <UNDEFINED> instruction: 0xf0444621
   1cf44:	stmdbcs	r0, {r0, r8}
   1cf48:	smlattcs	sl, lr, r1, sp
   1cf4c:	svc	0x0044f7e8
   1cf50:			; <UNDEFINED> instruction: 0xf280fab0
   1cf54:			; <UNDEFINED> instruction: 0x46100952
   1cf58:	svclt	0x0000bd10
   1cf5c:	mvnsmi	lr, sp, lsr #18
   1cf60:	stmdavc	sp, {r2, r7, ip, sp, pc}
   1cf64:	ldrdhi	pc, [ip], pc	; <UNPREDICTABLE>
   1cf68:	cfstrscs	mvf4, [r0, #-992]	; 0xfffffc20
   1cf6c:			; <UNDEFINED> instruction: 0x4606d033
   1cf70:	strmi	r4, [ip], -r8, lsl #12
   1cf74:			; <UNDEFINED> instruction: 0xffbaf7ff
   1cf78:	cmnlt	r8, r7, lsl #12
   1cf7c:			; <UNDEFINED> instruction: 0x46214b1e
   1cf80:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1cf84:	ldrsbteq	pc, [r4], r4	; <UNPREDICTABLE>
   1cf88:			; <UNDEFINED> instruction: 0xff24f00b
   1cf8c:	adcseq	pc, r4, r4, asr #17
   1cf90:	andlt	r4, r4, r8, lsr r6
   1cf94:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1cf98:	andcs	r4, r5, #24, 22	; 0x6000
   1cf9c:			; <UNDEFINED> instruction: 0xf8584918
   1cfa0:	ldrbtmi	r3, [r9], #-3
   1cfa4:			; <UNDEFINED> instruction: 0xf7e9681d
   1cfa8:	blmi	5d70d0 <rpl_re_syntax_options@@Base+0x5695f0>
   1cfac:	strtmi	r9, [r0], -r3
   1cfb0:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1cfb4:	movwls	r6, #10267	; 0x281b
   1cfb8:	blx	ffd5901e <rpl_re_syntax_options@@Base+0xffceb53e>
   1cfbc:	blls	c37d0 <rpl_re_syntax_options@@Base+0x55cf0>
   1cfc0:	strmi	r9, [r1], -r0, lsl #12
   1cfc4:	tstls	r1, r8, lsr #12
   1cfc8:			; <UNDEFINED> instruction: 0xf7e92101
   1cfcc:	ldrtmi	lr, [r8], -sl, asr #20
   1cfd0:	pop	{r2, ip, sp, pc}
   1cfd4:	blmi	23d79c <rpl_re_syntax_options@@Base+0x1cfcbc>
   1cfd8:			; <UNDEFINED> instruction: 0xf8582701
   1cfdc:			; <UNDEFINED> instruction: 0xf8d44003
   1cfe0:			; <UNDEFINED> instruction: 0xf00b00b4
   1cfe4:	ldrtmi	pc, [r8], -sp, lsr #29	; <UNPREDICTABLE>
   1cfe8:	adcspl	pc, r4, r4, asr #17
   1cfec:	pop	{r2, ip, sp, pc}
   1cff0:	svclt	0x000081f0
   1cff4:	andeq	r8, r4, r8, ror fp
   1cff8:			; <UNDEFINED> instruction: 0x000004b4
   1cffc:	strdeq	r0, [r0], -r8
   1d000:	andeq	lr, r2, r6, asr #3
   1d004:	andeq	r0, r0, ip, ror #9
   1d008:	mvnsmi	lr, sp, lsr #18
   1d00c:	stmdavc	sp, {r2, r7, ip, sp, pc}
   1d010:	ldrdhi	pc, [ip], pc	; <UNPREDICTABLE>
   1d014:	cfstrscs	mvf4, [r0, #-992]	; 0xfffffc20
   1d018:			; <UNDEFINED> instruction: 0x4606d033
   1d01c:	strmi	r4, [ip], -r8, lsl #12
   1d020:			; <UNDEFINED> instruction: 0xff64f7ff
   1d024:	cmnlt	r8, r7, lsl #12
   1d028:			; <UNDEFINED> instruction: 0x46214b1e
   1d02c:	andmi	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1d030:	ldrdeq	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
   1d034:	cdp2	0, 12, cr15, cr14, cr11, {0}
   1d038:	rsceq	pc, ip, r4, asr #17
   1d03c:	andlt	r4, r4, r8, lsr r6
   1d040:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1d044:	andcs	r4, r5, #24, 22	; 0x6000
   1d048:			; <UNDEFINED> instruction: 0xf8584918
   1d04c:	ldrbtmi	r3, [r9], #-3
   1d050:			; <UNDEFINED> instruction: 0xf7e8681d
   1d054:	blmi	5d9024 <rpl_re_syntax_options@@Base+0x56b544>
   1d058:	strtmi	r9, [r0], -r3
   1d05c:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   1d060:	movwls	r6, #10267	; 0x281b
   1d064:	blx	fe7d90ca <rpl_re_syntax_options@@Base+0xfe76b5ea>
   1d068:	blls	c387c <rpl_re_syntax_options@@Base+0x55d9c>
   1d06c:	strmi	r9, [r1], -r0, lsl #12
   1d070:	tstls	r1, r8, lsr #12
   1d074:			; <UNDEFINED> instruction: 0xf7e92101
   1d078:			; <UNDEFINED> instruction: 0x4638e9f4
   1d07c:	pop	{r2, ip, sp, pc}
   1d080:	blmi	23d848 <rpl_re_syntax_options@@Base+0x1cfd68>
   1d084:			; <UNDEFINED> instruction: 0xf8582701
   1d088:			; <UNDEFINED> instruction: 0xf8d44003
   1d08c:			; <UNDEFINED> instruction: 0xf00b00ec
   1d090:			; <UNDEFINED> instruction: 0x4638fe57
   1d094:	rscpl	pc, ip, r4, asr #17
   1d098:	pop	{r2, ip, sp, pc}
   1d09c:	svclt	0x000081f0
   1d0a0:	andeq	r8, r4, ip, asr #21
   1d0a4:			; <UNDEFINED> instruction: 0x000004b4
   1d0a8:	strdeq	r0, [r0], -r8
   1d0ac:	andeq	lr, r2, lr, lsr r1
   1d0b0:	andeq	r0, r0, ip, ror #9
   1d0b4:			; <UNDEFINED> instruction: 0x460cb5f0
   1d0b8:	strmi	fp, [r6], -r5, lsl #1
   1d0bc:	strtmi	r2, [r0], -sl, lsl #2
   1d0c0:	cdp	7, 8, cr15, cr10, cr8, {7}
   1d0c4:	ldrbtmi	r4, [pc], #-3864	; 1d0cc <ASN1_STRING_length@plt+0x16864>
   1d0c8:	blmi	649850 <rpl_re_syntax_options@@Base+0x5dbd70>
   1d0cc:	ldmdbmi	r8, {r0, r2, r9, sp}
   1d0d0:	ldmpl	fp!, {sp}^
   1d0d4:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
   1d0d8:	svc	0x00aef7e8
   1d0dc:	andls	r4, r3, r5, lsl fp
   1d0e0:	ldmpl	fp!, {r5, r9, sl, lr}^
   1d0e4:	movwls	r6, #10267	; 0x281b
   1d0e8:	blx	175914e <rpl_re_syntax_options@@Base+0x16eb66e>
   1d0ec:	blls	c3900 <rpl_re_syntax_options@@Base+0x55e20>
   1d0f0:	strmi	r9, [r1], -r0, lsl #12
   1d0f4:	tstls	r1, r8, lsr #12
   1d0f8:			; <UNDEFINED> instruction: 0xf7e92101
   1d0fc:			; <UNDEFINED> instruction: 0x2000e9b2
   1d100:	ldcllt	0, cr11, [r0, #20]!
   1d104:	strmi	r4, [r5], -ip, lsl #22
   1d108:			; <UNDEFINED> instruction: 0xf8d658fe
   1d10c:			; <UNDEFINED> instruction: 0xf7e80174
   1d110:	strtmi	lr, [r0], -r0, ror #30
   1d114:	cmnpl	r4, r6, asr #17	; <UNPREDICTABLE>
   1d118:	stc2l	0, cr15, [lr], {23}
   1d11c:	andcs	r4, r1, r3, lsl #12
   1d120:	cmncc	r4, r6, asr #17	; <UNPREDICTABLE>
   1d124:	ldcllt	0, cr11, [r0, #20]!
   1d128:	andeq	r8, r4, sl, lsl sl
   1d12c:	strdeq	r0, [r0], -r8
   1d130:	andeq	sp, r2, r8, lsr pc
   1d134:	andeq	r0, r0, ip, ror #9
   1d138:			; <UNDEFINED> instruction: 0x000004b4
   1d13c:			; <UNDEFINED> instruction: 0x460eb5f0
   1d140:	addlt	r4, r5, r0, lsl ip
   1d144:			; <UNDEFINED> instruction: 0x46054b10
   1d148:	ldmdbmi	r0, {r2, r3, r4, r5, r6, sl, lr}
   1d14c:	andcs	r2, r0, r5, lsl #4
   1d150:	ldrbtmi	r5, [r9], #-2275	; 0xfffff71d
   1d154:			; <UNDEFINED> instruction: 0xf7e8681f
   1d158:	blmi	398f20 <rpl_re_syntax_options@@Base+0x32b440>
   1d15c:	andls	r4, r3, #2097152	; 0x200000
   1d160:	ldrtmi	r5, [r0], -r3, ror #17
   1d164:	movwls	r6, #10267	; 0x281b
   1d168:	blx	7591ce <rpl_re_syntax_options@@Base+0x6eb6ee>
   1d16c:	blls	c3980 <rpl_re_syntax_options@@Base+0x55ea0>
   1d170:	strmi	r9, [r1], -r0, lsl #10
   1d174:	tstls	r1, r8, lsr r6
   1d178:			; <UNDEFINED> instruction: 0xf7e92101
   1d17c:	andcs	lr, r0, r2, ror r9
   1d180:	ldcllt	0, cr11, [r0, #20]!
   1d184:	muleq	r4, r8, r9
   1d188:	strdeq	r0, [r0], -r8
   1d18c:	andeq	lr, r2, r6, asr r0
   1d190:	andeq	r0, r0, ip, ror #9
   1d194:			; <UNDEFINED> instruction: 0x4617b5f0
   1d198:	addlt	r4, r5, r1, lsr #20
   1d19c:	strmi	r4, [r6], -r1, lsr #22
   1d1a0:			; <UNDEFINED> instruction: 0x460d447a
   1d1a4:	strbtmi	r4, [r9], -r8, lsl #12
   1d1a8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d1ac:			; <UNDEFINED> instruction: 0xf04f9303
   1d1b0:			; <UNDEFINED> instruction: 0xf7ff0300
   1d1b4:			; <UNDEFINED> instruction: 0xb1b8fb61
   1d1b8:	blvs	59883c <rpl_re_syntax_options@@Base+0x52ad5c>
   1d1bc:	blvc	58838 <quoting_style_vals@@Base+0x5634>
   1d1c0:	blvc	ff1d8c98 <rpl_re_syntax_options@@Base+0xff16b1b8>
   1d1c4:	blx	458d90 <rpl_re_syntax_options@@Base+0x3eb2b0>
   1d1c8:	cfldrs	mvf13, [pc, #56]	; 1d208 <ASN1_STRING_length@plt+0x169a0>
   1d1cc:	vmov.32	r6, d4[1]
   1d1d0:	vsqrt.f64	d23, d6
   1d1d4:			; <UNDEFINED> instruction: 0xdc07fa10
   1d1d8:	mrrc	6, 0, r4, r1, cr4
   1d1dc:			; <UNDEFINED> instruction: 0xf0210b17
   1d1e0:	stmib	r7, {r0, r6, r9, fp, ip, sp, lr, pc}^
   1d1e4:	and	r0, r4, r0, lsl #2
   1d1e8:	ldrtmi	r4, [r0], -r9, lsr #12
   1d1ec:			; <UNDEFINED> instruction: 0xffa6f7ff
   1d1f0:	bmi	36ea08 <rpl_re_syntax_options@@Base+0x300f28>
   1d1f4:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   1d1f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d1fc:	subsmi	r9, sl, r3, lsl #22
   1d200:	strtmi	sp, [r0], -r2, lsl #2
   1d204:	ldcllt	0, cr11, [r0, #20]!
   1d208:	ldmdb	r0, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d20c:	andhi	pc, r0, pc, lsr #7
   1d210:	andeq	r0, r0, r0
   1d214:	mvngt	r0, r0
   1d218:			; <UNDEFINED> instruction: 0xffc00000
   1d21c:	ldrshmi	pc, [pc, #255]	; 1d323 <ASN1_STRING_length@plt+0x16abb>	; <UNPREDICTABLE>
   1d220:	andeq	r8, r4, r0, asr #18
   1d224:	andeq	r0, r0, ip, asr #9
   1d228:	andeq	r8, r4, sl, ror #17
   1d22c:			; <UNDEFINED> instruction: 0x4616b5f0
   1d230:	addlt	r4, r5, r4, lsl sl
   1d234:			; <UNDEFINED> instruction: 0x46074b14
   1d238:			; <UNDEFINED> instruction: 0x460d447a
   1d23c:	strbtmi	r4, [r9], -r8, lsl #12
   1d240:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d244:			; <UNDEFINED> instruction: 0xf04f9303
   1d248:			; <UNDEFINED> instruction: 0xf7ff0300
   1d24c:	orrlt	pc, r8, r5, lsl fp	; <UNPREDICTABLE>
   1d250:	ldmib	sp, {r2, r9, sl, lr}^
   1d254:			; <UNDEFINED> instruction: 0xf0210100
   1d258:	stmib	r6, {r0, r2, r9, fp, ip, sp, lr, pc}^
   1d25c:	bmi	2dd664 <rpl_re_syntax_options@@Base+0x26fb84>
   1d260:	ldrbtmi	r4, [sl], #-2825	; 0xfffff4f7
   1d264:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d268:	subsmi	r9, sl, r3, lsl #22
   1d26c:	strtmi	sp, [r0], -r8, lsl #2
   1d270:	ldcllt	0, cr11, [r0, #20]!
   1d274:	ldrtmi	r4, [r8], -r9, lsr #12
   1d278:			; <UNDEFINED> instruction: 0xff60f7ff
   1d27c:	strb	r4, [lr, r4, lsl #12]!
   1d280:	ldm	r4, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1d284:	andeq	r8, r4, r8, lsr #17
   1d288:	andeq	r0, r0, ip, asr #9
   1d28c:	andeq	r8, r4, lr, ror r8
   1d290:	mvnsmi	lr, sp, lsr #18
   1d294:	addlt	r4, r4, r7, lsl #12
   1d298:	strmi	r4, [lr], -r8, lsl #12
   1d29c:	stc2l	0, cr15, [r4, #12]
   1d2a0:	ldrbtmi	r4, [sp], #-3353	; 0xfffff2e7
   1d2a4:	orrlt	r4, r8, r4, lsl #12
   1d2a8:	stmiapl	sp!, {r3, r4, r8, r9, fp, lr}^
   1d2ac:	ldrdeq	pc, [r8, -r5]
   1d2b0:	cdp	7, 8, cr15, cr14, cr8, {7}
   1d2b4:	movwcs	r4, #1584	; 0x630
   1d2b8:	smlabtcc	r8, r5, r8, pc	; <UNPREDICTABLE>
   1d2bc:	blx	fff59322 <rpl_re_syntax_options@@Base+0xffeeb842>
   1d2c0:	smlabteq	r8, r5, r8, pc	; <UNPREDICTABLE>
   1d2c4:	andlt	r4, r4, r0, lsr #12
   1d2c8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1d2cc:	andcs	r4, r5, #16, 22	; 0x4000
   1d2d0:	stmiapl	fp!, {r4, r8, fp, lr}^
   1d2d4:			; <UNDEFINED> instruction: 0xf8d34479
   1d2d8:			; <UNDEFINED> instruction: 0xf7e88000
   1d2dc:	blmi	3d8d9c <rpl_re_syntax_options@@Base+0x36b2bc>
   1d2e0:	ldrtmi	r9, [r0], -r3
   1d2e4:	ldmdavs	fp, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   1d2e8:			; <UNDEFINED> instruction: 0xf0179302
   1d2ec:	bls	11bc60 <rpl_re_syntax_options@@Base+0xae180>
   1d2f0:	strls	r9, [r0, -r2, lsl #22]
   1d2f4:	strbmi	r4, [r0], -r1, lsl #12
   1d2f8:	tstcs	r1, r1, lsl #2
   1d2fc:	ldm	r0!, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d300:	andlt	r4, r4, r0, lsr #12
   1d304:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1d308:	andeq	r8, r4, lr, lsr r8
   1d30c:			; <UNDEFINED> instruction: 0x000004b4
   1d310:	strdeq	r0, [r0], -r8
   1d314:	strdeq	sp, [r2], -r4
   1d318:	andeq	r0, r0, ip, ror #9
   1d31c:	mvnsmi	lr, sp, lsr #18
   1d320:	stmdavc	ip, {r1, r2, r4, r9, sl, lr}
   1d324:			; <UNDEFINED> instruction: 0x4608b31c
   1d328:			; <UNDEFINED> instruction: 0xffa8f00a
   1d32c:	lslslt	r4, r7, #12
   1d330:			; <UNDEFINED> instruction: 0xf04f1f05
   1d334:			; <UNDEFINED> instruction: 0xf8550800
   1d338:	strtmi	r4, [r0], -r4, lsl #30
   1d33c:			; <UNDEFINED> instruction: 0xf7e8b17c
   1d340:	stmdacs	r1, {r1, r8, r9, sl, fp, sp, lr, pc}
   1d344:	mvnscc	pc, #0, 2
   1d348:			; <UNDEFINED> instruction: 0x5ce2d9f5
   1d34c:	svclt	0x00082a2f
   1d350:	andhi	pc, r3, r4, lsl #16
   1d354:	svcmi	0x0004f855
   1d358:	stccs	6, cr4, [r0], {32}
   1d35c:	ldmdavs	r0!, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   1d360:			; <UNDEFINED> instruction: 0xf00b4639
   1d364:	eorsvs	pc, r0, r1, lsl #26
   1d368:	pop	{r0, sp}
   1d36c:	ldmdavs	r0, {r4, r5, r6, r7, r8, pc}
   1d370:	stc2l	0, cr15, [r6], #44	; 0x2c
   1d374:	eorsvs	r2, r4, r1
   1d378:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1d37c:			; <UNDEFINED> instruction: 0x4614b570
   1d380:	ldmdavs	r6, {r0, r2, r3, fp, ip, sp, lr}
   1d384:	strmi	fp, [r8], -sp, asr #2
   1d388:			; <UNDEFINED> instruction: 0xff78f00a
   1d38c:	ldrtmi	r4, [r0], -r1, lsl #12
   1d390:	stc2l	0, cr15, [sl], #44	; 0x2c
   1d394:	andcs	r6, r1, r0, lsr #32
   1d398:			; <UNDEFINED> instruction: 0x4630bd70
   1d39c:	ldc2l	0, cr15, [r0], {11}
   1d3a0:	eorvs	r2, r5, r1
   1d3a4:	svclt	0x0000bd70
   1d3a8:	mvnsmi	lr, sp, lsr #18
   1d3ac:	addlt	r4, r4, r0, lsl #13
   1d3b0:	strmi	r4, [sp], -r8, lsl #12
   1d3b4:	tstcs	r0, r6, lsl r6
   1d3b8:			; <UNDEFINED> instruction: 0xf7e8220a
   1d3bc:	svcmi	0x001aef44
   1d3c0:			; <UNDEFINED> instruction: 0xf100447f
   1d3c4:	strmi	r4, [r4], -r0, lsl #6
   1d3c8:	movwcc	r3, #15105	; 0x3b01
   1d3cc:			; <UNDEFINED> instruction: 0xf7e9d904
   1d3d0:	stmdavs	r3, {r2, r3, r4, r9, fp, sp, lr, pc}
   1d3d4:	andle	r2, r7, r2, lsr #22
   1d3d8:	svclt	0x00a42c00
   1d3dc:	andcs	r6, r1, r4, lsr r0
   1d3e0:	andlt	sp, r4, r2, lsl #22
   1d3e4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   1d3e8:	andcs	r4, r5, #16, 22	; 0x4000
   1d3ec:	andcs	r4, r0, r0, lsl r9
   1d3f0:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   1d3f4:			; <UNDEFINED> instruction: 0xf7e8681c
   1d3f8:	blmi	3d8c80 <rpl_re_syntax_options@@Base+0x36b1a0>
   1d3fc:	strtmi	r9, [r8], -r3
   1d400:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   1d404:			; <UNDEFINED> instruction: 0xf0179302
   1d408:	bls	11bb44 <rpl_re_syntax_options@@Base+0xae064>
   1d40c:			; <UNDEFINED> instruction: 0xf8cd9b02
   1d410:	strmi	r8, [r1], -r0
   1d414:	tstls	r1, r0, lsr #12
   1d418:			; <UNDEFINED> instruction: 0xf7e92101
   1d41c:	andcs	lr, r0, r2, lsr #16
   1d420:	pop	{r2, ip, sp, pc}
   1d424:	svclt	0x000081f0
   1d428:	andeq	r8, r4, r0, lsr #14
   1d42c:	strdeq	r0, [r0], -r8
   1d430:	strdeq	sp, [r2], -sl
   1d434:	andeq	r0, r0, ip, ror #9
   1d438:			; <UNDEFINED> instruction: 0x4606b570
   1d43c:	strmi	r4, [r8], -ip, lsl #12
   1d440:	ldrmi	r4, [r5], -r7, lsl #18
   1d444:			; <UNDEFINED> instruction: 0xf0114479
   1d448:	ldmdblt	r0, {r0, r1, r3, r8, fp, ip, sp, lr, pc}
   1d44c:	andcs	r6, r1, r8, lsr #32
   1d450:			; <UNDEFINED> instruction: 0x462abd70
   1d454:	ldrtmi	r4, [r0], -r1, lsr #12
   1d458:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1d45c:	svclt	0x0000e7a4
   1d460:	muleq	r2, r4, ip
   1d464:	mvnsmi	lr, sp, lsr #18
   1d468:	ldcmi	6, cr4, [r1, #-16]
   1d46c:	svcmi	0x00114616
   1d470:	stmibpl	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   1d474:			; <UNDEFINED> instruction: 0xf893460d
   1d478:	stmdblt	r3!, {r0, r1, r3, r5, r6, r8, ip, sp}^
   1d47c:	andcs	r4, ip, #14336	; 0x3800
   1d480:			; <UNDEFINED> instruction: 0x46284631
   1d484:	blx	ae67a <rpl_re_syntax_options@@Base+0x40b9a>
   1d488:	ldmib	r3, {r2, r8, r9, ip, sp}^
   1d48c:	strtmi	r2, [r3], -r1, lsl #8
   1d490:	ldrhmi	lr, [r0, #141]!	; 0x8d
   1d494:	andcs	r4, ip, #24, 14	; 0x600000
   1d498:	blx	b10c2 <rpl_re_syntax_options@@Base+0x435e2>
   1d49c:	ldrbtmi	pc, [pc], #-512	; 1d4a4 <ASN1_STRING_length@plt+0x16c3c>	; <UNPREDICTABLE>
   1d4a0:	ldrtmi	r4, [r3], -r7, lsl #16
   1d4a4:	ldmpl	sl!, {r3, r4, r5, r6, sl, lr}
   1d4a8:			; <UNDEFINED> instruction: 0xf92ef001
   1d4ac:	svclt	0x0000e7e6
   1d4b0:	andeq	r8, r4, r0, ror r6
   1d4b4:			; <UNDEFINED> instruction: 0x000004b4
   1d4b8:	andeq	r7, r4, r4, asr #26
   1d4bc:	andeq	r7, r4, sl, lsr #26
   1d4c0:	andeq	sp, r2, r4, ror #26
   1d4c4:			; <UNDEFINED> instruction: 0xf44f4b45
   1d4c8:	stmdami	r5, {r4, r9, ip, sp, lr}^
   1d4cc:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
   1d4d0:	ldmdapl	ip, {r4, r6, r7, r8, sl, ip, sp, pc}
   1d4d4:			; <UNDEFINED> instruction: 0xf7e84620
   1d4d8:	stmdami	r2, {r2, r6, r7, sl, fp, sp, lr, pc}^
   1d4dc:	rscscc	pc, pc, #79	; 0x4f
   1d4e0:	ldrbtmi	r6, [r8], #-34	; 0xffffffde
   1d4e4:	eorvs	r2, r2, #1342177280	; 0x50000000
   1d4e8:	andne	pc, r1, #64, 4
   1d4ec:	rsccs	pc, r0, r4, lsr #17
   1d4f0:			; <UNDEFINED> instruction: 0xf8a42314
   1d4f4:	strdvs	r2, [r3], r0	; <UNPREDICTABLE>
   1d4f8:			; <UNDEFINED> instruction: 0xf8842301
   1d4fc:			; <UNDEFINED> instruction: 0xf88431dc
   1d500:			; <UNDEFINED> instruction: 0xf884302c
   1d504:			; <UNDEFINED> instruction: 0xf7e8317f
   1d508:	tstlt	r8, r6, asr ip
   1d50c:	cdp2	0, 11, cr15, cr6, cr10, {0}
   1d510:	smlabteq	r0, r4, r8, pc	; <UNPREDICTABLE>
   1d514:	strcs	r2, [r0], -r0, lsl #4
   1d518:	strcs	r2, [r0, -r0]
   1d51c:	movwne	pc, #4672	; 0x1240	; <UNPREDICTABLE>
   1d520:	streq	pc, [r4, -r4, asr #5]!
   1d524:	movwne	pc, #704	; 0x2c0	; <UNPREDICTABLE>
   1d528:	ldrbvs	lr, [r2, -r4, asr #19]
   1d52c:	adcscc	pc, r0, r4, asr #17
   1d530:	strvs	pc, [r0], pc, asr #8
   1d534:	strcs	r2, [r0, -r2, lsl #6]
   1d538:	andscc	pc, r0, #196, 16	; 0xc40000
   1d53c:	tstpl	r0, pc, asr #8	; <UNPREDICTABLE>
   1d540:	strbvs	lr, [r2, -r4, asr #19]!
   1d544:	orreq	pc, ip, r4, asr #5
   1d548:	stmib	r4, {r9, sl, sp}^
   1d54c:	strcs	r0, [r0, -r8, asr #2]
   1d550:	stmib	r4, {r1, r3, r8, sp}^
   1d554:	eorscs	r6, r2, sl, lsr #14
   1d558:	eorcc	pc, r4, #196, 16	; 0xc40000
   1d55c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   1d560:			; <UNDEFINED> instruction: 0xf8c42301
   1d564:			; <UNDEFINED> instruction: 0xf04f1194
   1d568:			; <UNDEFINED> instruction: 0x211437ff
   1d56c:	rscscc	pc, r2, r4, lsl #17
   1d570:			; <UNDEFINED> instruction: 0xf04f61a1
   1d574:			; <UNDEFINED> instruction: 0xf88431ff
   1d578:			; <UNDEFINED> instruction: 0xf884316d
   1d57c:			; <UNDEFINED> instruction: 0xf8843150
   1d580:			; <UNDEFINED> instruction: 0xf884317e
   1d584:			; <UNDEFINED> instruction: 0xf8843084
   1d588:			; <UNDEFINED> instruction: 0xf88430e2
   1d58c:			; <UNDEFINED> instruction: 0xf8c43091
   1d590:			; <UNDEFINED> instruction: 0xf88431a4
   1d594:			; <UNDEFINED> instruction: 0xf8a431d1
   1d598:	strvs	r3, [r3, -r4, lsl #4]!
   1d59c:	andscc	pc, r6, #132, 16	; 0x840000
   1d5a0:	eorcc	pc, r1, #132, 16	; 0x840000
   1d5a4:	orrseq	pc, r0, r4, asr #17
   1d5a8:	bicscs	pc, r2, r4, lsr #17
   1d5ac:	bicscs	pc, r4, r4, lsl #17
   1d5b0:	andcs	pc, r0, #196, 16	; 0xc40000
   1d5b4:	andcs	pc, r8, #196, 16	; 0xc40000
   1d5b8:	addcs	lr, r6, #196, 18	; 0x310000
   1d5bc:	eorcs	pc, r2, #132, 16	; 0x840000
   1d5c0:	eorcs	lr, r7, #196, 18	; 0x310000
   1d5c4:	ldrvs	lr, [r4, -r4, asr #19]!
   1d5c8:	eorcc	pc, ip, #132, 16	; 0x840000
   1d5cc:	tstcs	r0, r4, lsl #17	; <UNPREDICTABLE>
   1d5d0:	adcscs	pc, r8, r4, lsl #17
   1d5d4:	smlabtne	ip, r4, r8, pc	; <UNPREDICTABLE>
   1d5d8:	svclt	0x0000bdd0
   1d5dc:	andeq	r8, r4, r2, lsl r6
   1d5e0:			; <UNDEFINED> instruction: 0x000004b4
   1d5e4:	andeq	sp, r2, lr, lsr sp
   1d5e8:	cfldr32mi	mvfx11, [r2, #-224]	; 0xffffff20
   1d5ec:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}
   1d5f0:	strtmi	fp, [r0], -r4, ror #2
   1d5f4:			; <UNDEFINED> instruction: 0xf0174d10
   1d5f8:	ldrbtmi	pc, [sp], #-2655	; 0xfffff5a1	; <UNPREDICTABLE>
   1d5fc:	stmdavs	r8!, {r2, r9, sl, lr}^
   1d600:	stcl	7, cr15, [r6], #928	; 0x3a0
   1d604:	rsbvs	r2, fp, r0, lsl #6
   1d608:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   1d60c:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   1d610:	bl	ff45b5b8 <rpl_re_syntax_options@@Base+0xff3edad8>
   1d614:	eorvs	r4, r8, r4, lsl #12
   1d618:	mvnle	r2, r0, lsl #16
   1d61c:	stcl	7, cr15, [r4], {232}	; 0xe8
   1d620:	stcl	7, cr15, [r8, #928]	; 0x3a0
   1d624:	stmdacs	r0, {r2, r9, sl, lr}
   1d628:	stmdbvs	r4, {r1, r2, r3, r5, r6, r7, ip, lr, pc}^
   1d62c:	rscle	r2, fp, r0, lsl #24
   1d630:	ldrb	r6, [lr, ip, lsr #32]
   1d634:	andeq	ip, r4, r4, asr #29
   1d638:			; <UNDEFINED> instruction: 0x0004ceb6
   1d63c:	andeq	sp, r2, lr, lsl ip
   1d640:	blmi	92fed4 <rpl_re_syntax_options@@Base+0x8c23f4>
   1d644:	stmdami	r4!, {r1, r3, r4, r5, r6, sl, lr}
   1d648:	addlt	fp, ip, r0, ror r5
   1d64c:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   1d650:	ldmdavs	fp, {r1, r5, r8, sl, fp, lr}
   1d654:			; <UNDEFINED> instruction: 0xf04f930b
   1d658:			; <UNDEFINED> instruction: 0xf7e80300
   1d65c:	ldrbtmi	lr, [sp], #-2988	; 0xfffff454
   1d660:	strmi	r9, [r4], -r2
   1d664:	stmdavc	r3, {r3, r6, r8, ip, sp, pc}
   1d668:	stmdbge	r4, {r0, r1, r4, r7, r8, ip, sp, pc}
   1d66c:			; <UNDEFINED> instruction: 0xffb8f00a
   1d670:			; <UNDEFINED> instruction: 0x4620b190
   1d674:	blx	8596d8 <rpl_re_syntax_options@@Base+0x7ebbf8>
   1d678:	bmi	66ee90 <rpl_re_syntax_options@@Base+0x6013b0>
   1d67c:	ldrbtmi	r4, [sl], #-2837	; 0xfffff4eb
   1d680:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d684:	subsmi	r9, sl, fp, lsl #22
   1d688:	strtmi	sp, [r0], -r4, lsl #2
   1d68c:	ldcllt	0, cr11, [r0, #-48]!	; 0xffffffd0
   1d690:			; <UNDEFINED> instruction: 0xe7f2461c
   1d694:	cdp	7, 12, cr15, cr10, cr8, {7}
   1d698:	andcs	r4, r5, #18432	; 0x4800
   1d69c:	stmiapl	fp!, {r1, r4, r8, fp, lr}^
   1d6a0:	ldmdavs	lr, {r0, r3, r4, r5, r6, sl, lr}
   1d6a4:	stcl	7, cr15, [r8], {232}	; 0xe8
   1d6a8:	andls	r4, r3, r0, lsl fp
   1d6ac:	stmdals	r4, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   1d6b0:	movwls	r6, #10267	; 0x281b
   1d6b4:	b	1bdb65c <rpl_re_syntax_options@@Base+0x1b6db7c>
   1d6b8:	blls	c3ecc <rpl_re_syntax_options@@Base+0x563ec>
   1d6bc:	strmi	r9, [r1], -r0, lsl #8
   1d6c0:	tstls	r1, r0, lsr r6
   1d6c4:			; <UNDEFINED> instruction: 0xf7e82101
   1d6c8:	andcs	lr, r1, ip, asr #29
   1d6cc:	stm	r4, {r0, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d6d0:	muleq	r4, ip, r4
   1d6d4:	andeq	r0, r0, ip, asr #9
   1d6d8:	andeq	sp, r2, r6, ror #23
   1d6dc:	andeq	r8, r4, r2, lsl #9
   1d6e0:	andeq	r8, r4, r2, ror #8
   1d6e4:	strdeq	r0, [r0], -r8
   1d6e8:	muleq	r2, ip, fp
   1d6ec:	andeq	r0, r0, ip, ror #9
   1d6f0:	bmi	3f0330 <rpl_re_syntax_options@@Base+0x382850>
   1d6f4:	ldrlt	r4, [r0, #-1147]	; 0xfffffb85
   1d6f8:			; <UNDEFINED> instruction: 0xf8d3589b
   1d6fc:	cmnlt	r1, r4, lsr r2
   1d700:	ldrbtmi	r4, [r8], #-2060	; 0xfffff7f4
   1d704:	cdp2	0, 0, cr15, cr14, cr10, {0}
   1d708:	teqlt	r0, r4, lsl #12
   1d70c:			; <UNDEFINED> instruction: 0xf00a2100
   1d710:	strmi	pc, [r3], -r7, ror #30
   1d714:	strtmi	fp, [r0], -r0, lsr #2
   1d718:	strcs	fp, [r0], #-3344	; 0xfffff2f0
   1d71c:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   1d720:	ldrmi	r4, [ip], -r0, lsr #12
   1d724:	mrrc	7, 14, pc, r4, cr8	; <UNPREDICTABLE>
   1d728:	svclt	0x0000e7f5
   1d72c:	andeq	r8, r4, ip, ror #7
   1d730:			; <UNDEFINED> instruction: 0x000004b4
   1d734:	andeq	sp, r2, r6, lsl #23
   1d738:			; <UNDEFINED> instruction: 0xf7ffb508
   1d73c:	smlabblt	r8, r1, pc, pc	; <UNPREDICTABLE>
   1d740:	ldmdblt	fp, {r0, r1, fp, ip, sp, lr}
   1d744:			; <UNDEFINED> instruction: 0x4008e8bd
   1d748:	svclt	0x00d2f7ff
   1d74c:	svclt	0x0000bd08
   1d750:	svcmi	0x00f0e92d
   1d754:	stc	6, cr4, [sp, #-40]!	; 0xffffffd8
   1d758:	strmi	r8, [r3], r2, lsl #22
   1d75c:	strcs	r4, [r0, #-3225]	; 0xfffff367
   1d760:	ldrbtmi	r4, [ip], #-2969	; 0xfffff467
   1d764:	umulllt	r4, pc, r9, r9	; <UNPREDICTABLE>
   1d768:	stmiapl	r3!, {r0, r3, r4, r7, r8, r9, sl, fp, lr}^
   1d76c:	ldrbtmi	r4, [pc], #-1145	; 1d774 <ASN1_STRING_length@plt+0x16f0c>
   1d770:	movwls	r6, #55323	; 0xd81b
   1d774:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1d778:	strpl	lr, [r8, #-2509]	; 0xfffff633
   1d77c:			; <UNDEFINED> instruction: 0xffa0f00a
   1d780:			; <UNDEFINED> instruction: 0xf0002800
   1d784:	blmi	fe4fdb84 <rpl_re_syntax_options@@Base+0xfe4900a4>
   1d788:	stmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
   1d78c:	stmdaeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   1d790:	ldrbtmi	r4, [fp], #-1542	; 0xfffff9fa
   1d794:	cdp	4, 0, cr2, cr8, cr1, {0}
   1d798:	blmi	fe3ebfe0 <rpl_re_syntax_options@@Base+0xfe37e500>
   1d79c:	mcr	4, 0, r4, cr8, cr11, {3}
   1d7a0:	blmi	fe3ac1e8 <rpl_re_syntax_options@@Base+0xfe33e708>
   1d7a4:	movwls	r4, #25723	; 0x647b
   1d7a8:	andcs	r4, sl, #53477376	; 0x3300000
   1d7ac:	strbmi	r4, [r0], -r9, asr #12
   1d7b0:	cdp	7, 6, cr15, cr2, cr8, {7}
   1d7b4:	ldclle	8, cr2, [sp, #-0]
   1d7b8:	blge	3437e0 <rpl_re_syntax_options@@Base+0x2d5d00>
   1d7bc:	stmdbge	sl, {r0, r1, r3, r9, fp, sp, pc}
   1d7c0:	stceq	0, cr15, [r0], {79}	; 0x4f
   1d7c4:			; <UNDEFINED> instruction: 0xcc0ae9cd
   1d7c8:	stc2	7, cr15, [r8, #1016]	; 0x3f8
   1d7cc:	vadd.i8	d2, d0, d3
   1d7d0:	ldm	pc, {r0, r1, r2, r4, r5, r6, r7, pc}^	; <UNPREDICTABLE>
   1d7d4:	stmdbne	r1!, {ip, sp, lr, pc}
   1d7d8:	blmi	fe071be8 <rpl_re_syntax_options@@Base+0xfe004108>
   1d7dc:	cdp	2, 1, cr2, cr8, cr5, {0}
   1d7e0:	mulcs	r0, r0, sl
   1d7e4:	ldmpl	fp!, {r0, r8, sl, ip, sp}^
   1d7e8:	ldrdge	pc, [r0], -r3
   1d7ec:	stc	7, cr15, [r4], #-928	; 0xfffffc60
   1d7f0:	ldrsbgt	pc, [r0, #143]!	; 0x8f	; <UNPREDICTABLE>
   1d7f4:	strmi	r2, [r2], -r1, lsl #2
   1d7f8:			; <UNDEFINED> instruction: 0xf8574650
   1d7fc:	stmib	sp, {r2, r3, ip, sp}^
   1d800:	ldmdavs	fp, {sl, ip, sp, pc}
   1d804:	cdp	7, 2, cr15, cr12, cr8, {7}
   1d808:	strcc	r9, [r1], #-2058	; 0xfffff7f6
   1d80c:	bl	ff85b7b4 <rpl_re_syntax_options@@Base+0xff7edcd4>
   1d810:			; <UNDEFINED> instruction: 0xf7e8980b
   1d814:			; <UNDEFINED> instruction: 0xe7c7ebde
   1d818:	blcs	fea04450 <rpl_re_syntax_options@@Base+0xfe996970>
   1d81c:			; <UNDEFINED> instruction: 0xf8ddd81b
   1d820:	ldrmi	sl, [r8], -ip, lsr #32
   1d824:	movwls	r9, #18698	; 0x490a
   1d828:			; <UNDEFINED> instruction: 0xf7ff4652
   1d82c:			; <UNDEFINED> instruction: 0xf8dffe1b
   1d830:	blls	14df18 <rpl_re_syntax_options@@Base+0xe0438>
   1d834:	cdpeq	0, 0, cr15, cr12, cr15, {2}
   1d838:	stmdbmi	ip!, {r2, r3, r4, r5, r6, r7, sl, lr}^
   1d83c:			; <UNDEFINED> instruction: 0xcc03fb0e
   1d840:			; <UNDEFINED> instruction: 0xf8dc4479
   1d844:	addmi	r2, sl, #8
   1d848:	stmdbmi	r9!, {r2, r3, r6, ip, lr, pc}^
   1d84c:	addmi	r4, sl, #2030043136	; 0x79000000
   1d850:	stmdacs	r0, {r3, r6, ip, lr, pc}
   1d854:	blmi	18d1fbc <rpl_re_syntax_options@@Base+0x18644dc>
   1d858:	stmdbls	r6, {r0, r2, r9, sp}
   1d85c:	strcc	r2, [r1, #-0]
   1d860:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, r7, fp, ip, lr}
   1d864:			; <UNDEFINED> instruction: 0xf7e89304
   1d868:	blls	158810 <rpl_re_syntax_options@@Base+0xead30>
   1d86c:			; <UNDEFINED> instruction: 0xf8df2101
   1d870:			; <UNDEFINED> instruction: 0x4602c174
   1d874:	bfi	r4, r8, (invalid: 12:0)
   1d878:	andcs	r4, r5, #91136	; 0x16400
   1d87c:	bne	4590e4 <rpl_re_syntax_options@@Base+0x3eb604>
   1d880:	strcc	r2, [r1, #-0]
   1d884:			; <UNDEFINED> instruction: 0xf8d358fb
   1d888:			; <UNDEFINED> instruction: 0xf7e8a000
   1d88c:	blmi	15987ec <rpl_re_syntax_options@@Base+0x152ad0c>
   1d890:	ldmpl	fp!, {r0, r2, ip, pc}^
   1d894:	ldmdavs	fp, {r1, r3, fp, ip, pc}
   1d898:			; <UNDEFINED> instruction: 0xf0169304
   1d89c:	bls	19d6b0 <rpl_re_syntax_options@@Base+0x12fbd0>
   1d8a0:	stmib	sp, {r2, r8, r9, fp, ip, pc}^
   1d8a4:	strmi	fp, [r1], -r1, lsl #8
   1d8a8:	tstls	r0, r0, asr r6
   1d8ac:			; <UNDEFINED> instruction: 0xf7e82101
   1d8b0:	sbfx	lr, r8, #27, #10
   1d8b4:			; <UNDEFINED> instruction: 0xf7e89808
   1d8b8:	ldrtmi	lr, [r0], -ip, lsl #23
   1d8bc:	movwls	r2, #33536	; 0x8300
   1d8c0:	b	19db868 <rpl_re_syntax_options@@Base+0x196dd88>
   1d8c4:			; <UNDEFINED> instruction: 0xf085fab5
   1d8c8:	bmi	129fdd0 <rpl_re_syntax_options@@Base+0x12322f0>
   1d8cc:	ldrbtmi	r4, [sl], #-2878	; 0xfffff4c2
   1d8d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1d8d4:	subsmi	r9, sl, sp, lsl #22
   1d8d8:	andlt	sp, pc, r0, ror r1	; <UNPREDICTABLE>
   1d8dc:	blhi	d8bd8 <rpl_re_syntax_options@@Base+0x6b0f8>
   1d8e0:	svchi	0x00f0e8bd
   1d8e4:	adcsle	r2, r6, r0, lsl #16
   1d8e8:	mulne	r0, sl, r8
   1d8ec:	orrle	r2, fp, lr, ror r9
   1d8f0:	mulne	r1, sl, r8
   1d8f4:	orrle	r2, r7, pc, lsr #18
   1d8f8:	ldmdapl	r9!, {r0, r1, r2, r3, r4, r5, r8, fp, lr}^
   1d8fc:	eorseq	pc, r4, #13697024	; 0xd10000
   1d900:	addle	r2, r1, r0, lsl #16
   1d904:			; <UNDEFINED> instruction: 0xf04f493d
   1d908:	ldrbtmi	r0, [r9], #-3084	; 0xfffff3f4
   1d90c:	movwne	pc, #15116	; 0x3b0c	; <UNPREDICTABLE>
   1d910:	movwls	r6, #18523	; 0x485b
   1d914:			; <UNDEFINED> instruction: 0xf8d0f017
   1d918:			; <UNDEFINED> instruction: 0xf7e89005
   1d91c:	cmnlt	r8, r4, lsl ip
   1d920:	vmlane.f32	s19, s6, s10
   1d924:	stceq	0, cr15, [r0], {79}	; 0x4f
   1d928:			; <UNDEFINED> instruction: 0xf1c24413
   1d92c:	and	r0, r3, r1
   1d930:			; <UNDEFINED> instruction: 0xf88342d8
   1d934:	andle	ip, r3, r1
   1d938:	stmdbcs	r1, {r0, r1, r4, fp, ip, sp, lr, pc}
   1d93c:	rscsle	r2, r7, pc, lsr #20
   1d940:	stmdbmi	pc!, {r2, r8, r9, fp, ip, pc}	; <UNPREDICTABLE>
   1d944:	ldrbtmi	r6, [r9], #-2072	; 0xfffff7e8
   1d948:			; <UNDEFINED> instruction: 0xf7e89107
   1d94c:	blls	15865c <rpl_re_syntax_options@@Base+0xeab7c>
   1d950:	andeq	pc, r1, sl, lsl #2
   1d954:	ldrmi	r9, [sl], -r7, lsl #18
   1d958:	andsvs	r2, r3, r0, lsl #6
   1d95c:	cdp	7, 7, cr15, cr4, cr8, {7}
   1d960:	movwcs	r9, #2311	; 0x907
   1d964:	bl	2a9970 <rpl_re_syntax_options@@Base+0x23be90>
   1d968:			; <UNDEFINED> instruction: 0xf8dd0200
   1d96c:			; <UNDEFINED> instruction: 0x4650a014
   1d970:	stc2l	0, cr15, [sl, #-40]	; 0xffffffd8
   1d974:	strmi	r9, [r3], -r4, lsl #20
   1d978:	andsvs	r4, r3, r0, asr r6
   1d97c:	bl	a5b924 <rpl_re_syntax_options@@Base+0x9ede44>
   1d980:	blmi	617690 <rpl_re_syntax_options@@Base+0x5a9bb0>
   1d984:	ldmdbmi	pc, {r0, r2, r9, sp}	; <UNPREDICTABLE>
   1d988:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   1d98c:			; <UNDEFINED> instruction: 0xf7e8681c
   1d990:	blmi	5586e8 <rpl_re_syntax_options@@Base+0x4eac08>
   1d994:	ldmpl	fp!, {r0, r2, ip, pc}^
   1d998:	movwls	r6, #18459	; 0x481b
   1d99c:	svc	0x0034f7e8
   1d9a0:			; <UNDEFINED> instruction: 0xf7e86800
   1d9a4:	ldmib	sp, {r3, r4, r5, r6, r7, fp, sp, lr, pc}^
   1d9a8:	strmi	r3, [r1], -r4, lsl #4
   1d9ac:	stmib	sp, {r5, r9, sl, lr}^
   1d9b0:	mrscs	fp, (UNDEF: 17)
   1d9b4:	ldcl	7, cr15, [r4, #-928]	; 0xfffffc60
   1d9b8:	str	r2, [r6, r1]
   1d9bc:	ldc	7, cr15, [r6, #-928]!	; 0xfffffc60
   1d9c0:	ldmdb	r2, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1d9c4:	andeq	r8, r4, lr, ror r3
   1d9c8:	andeq	r0, r0, ip, asr #9
   1d9cc:	muleq	r2, r0, r1
   1d9d0:	andeq	r8, r4, r2, ror r3
   1d9d4:	andeq	sp, r2, r2, asr #22
   1d9d8:	andeq	sp, r2, r4, lsl fp
   1d9dc:	andeq	sp, r2, ip, asr fp
   1d9e0:	strdeq	r0, [r0], -r8
   1d9e4:	andeq	r0, r0, ip, ror #9
   1d9e8:	muleq	r4, r0, r9
   1d9ec:			; <UNDEFINED> instruction: 0xffffe785
   1d9f0:			; <UNDEFINED> instruction: 0xffffe9f5
   1d9f4:	andeq	r8, r4, r2, lsl r2
   1d9f8:			; <UNDEFINED> instruction: 0x000004b4
   1d9fc:			; <UNDEFINED> instruction: 0x000478be
   1da00:	andeq	r4, r3, r2, lsr #17
   1da04:	andeq	sp, r2, sl, lsl #18
   1da08:	blmi	13b0344 <rpl_re_syntax_options@@Base+0x1342864>
   1da0c:	stmdami	lr, {r1, r3, r4, r5, r6, sl, lr}^
   1da10:	strdlt	fp, [sp], r0
   1da14:	stcge	8, cr5, [r4], {211}	; 0xd3
   1da18:	mcrmi	4, 2, r4, cr12, cr8, {3}
   1da1c:	movwls	r6, #47131	; 0xb81b
   1da20:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1da24:	rsbvs	r2, r3, r0, lsl #6
   1da28:	movwls	r4, #17534	; 0x447e
   1da2c:	movwcc	lr, #10692	; 0x29c4
   1da30:	movwcc	lr, #18884	; 0x49c4
   1da34:	ldmib	lr!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1da38:	strtmi	fp, [r1], -r8, lsr #2
   1da3c:			; <UNDEFINED> instruction: 0xf00a4605
   1da40:	stmdacs	r0, {r0, r1, r2, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   1da44:	stfmip	f5, [r2, #-284]	; 0xfffffee4
   1da48:	ldrbtmi	r4, [sp], #-1569	; 0xfffff9df
   1da4c:			; <UNDEFINED> instruction: 0xf00a4628
   1da50:	stmdacs	r0, {r0, r1, r2, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   1da54:			; <UNDEFINED> instruction: 0xf7ffd14a
   1da58:	blmi	fdd41c <rpl_re_syntax_options@@Base+0xf6f93c>
   1da5c:			; <UNDEFINED> instruction: 0x460558f7
   1da60:	eorseq	pc, r8, #13041664	; 0xc70000
   1da64:	rsble	r2, r6, r0, lsl #16
   1da68:	ldrbtmi	r4, [r9], #-2363	; 0xfffff6c5
   1da6c:	cdp	7, 10, cr15, cr14, cr8, {7}
   1da70:			; <UNDEFINED> instruction: 0x4628b1b8
   1da74:			; <UNDEFINED> instruction: 0xf00a4621
   1da78:	stmdacs	r0, {r0, r1, r4, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   1da7c:			; <UNDEFINED> instruction: 0xf8d7d14c
   1da80:			; <UNDEFINED> instruction: 0xf7e80238
   1da84:	movwcs	lr, #2726	; 0xaa6
   1da88:			; <UNDEFINED> instruction: 0xf8c74618
   1da8c:	bmi	cea374 <rpl_re_syntax_options@@Base+0xc7c894>
   1da90:	ldrbtmi	r4, [sl], #-2860	; 0xfffff4d4
   1da94:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1da98:	subsmi	r9, sl, fp, lsl #22
   1da9c:	andlt	sp, sp, sp, asr #2
   1daa0:	blmi	c0d268 <rpl_re_syntax_options@@Base+0xb9f788>
   1daa4:	stmdbmi	pc!, {r0, r2, r9, sp}	; <UNPREDICTABLE>
   1daa8:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   1daac:			; <UNDEFINED> instruction: 0xf7e8681c
   1dab0:	blmi	b985c8 <rpl_re_syntax_options@@Base+0xb2aae8>
   1dab4:	ldmpl	r3!, {r0, r1, ip, pc}^
   1dab8:	eorseq	pc, r8, #14090240	; 0xd70000
   1dabc:	movwls	r6, #10267	; 0x281b
   1dac0:	mrc2	0, 3, pc, cr0, cr6, {0}
   1dac4:	blls	c42d8 <rpl_re_syntax_options@@Base+0x567f8>
   1dac8:	strtmi	r4, [r0], -r1, lsl #12
   1dacc:	mrscs	r9, (UNDEF: 17)
   1dad0:	stcl	7, cr15, [r6], {232}	; 0xe8
   1dad4:			; <UNDEFINED> instruction: 0x4621e7d3
   1dad8:			; <UNDEFINED> instruction: 0xf7ff4628
   1dadc:	stmdacs	r0, {r0, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}
   1dae0:	stmdbmi	r2!, {r0, r3, r4, r5, r7, r8, ip, lr, pc}
   1dae4:	blmi	7a6300 <rpl_re_syntax_options@@Base+0x738820>
   1dae8:	and	r4, r9, r9, ror r4
   1daec:	strtmi	r4, [r8], -r1, lsr #12
   1daf0:	mcr2	7, 1, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   1daf4:			; <UNDEFINED> instruction: 0xd1ae2800
   1daf8:	andcs	r4, r5, #475136	; 0x74000
   1dafc:	ldrbtmi	r4, [r9], #-2840	; 0xfffff4e8
   1db00:	ldmdavs	ip, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1db04:	b	fe65baac <rpl_re_syntax_options@@Base+0xfe5edfcc>
   1db08:	tstcs	r1, fp, lsr #12
   1db0c:	strtmi	r4, [r0], -r2, lsl #12
   1db10:	stc	7, cr15, [r6], #928	; 0x3a0
   1db14:	ldr	r2, [sl, r2]!
   1db18:			; <UNDEFINED> instruction: 0xf8d74621
   1db1c:			; <UNDEFINED> instruction: 0xf7ff0238
   1db20:			; <UNDEFINED> instruction: 0x4604fe17
   1db24:	eorseq	pc, r8, #14090240	; 0xd70000
   1db28:	b	14dbad0 <rpl_re_syntax_options@@Base+0x146dff0>
   1db2c:			; <UNDEFINED> instruction: 0xf8c72300
   1db30:	sfmcs	f3, 4, [r0], {56}	; 0x38
   1db34:	andcs	sp, r0, lr, ror #1
   1db38:			; <UNDEFINED> instruction: 0xf7e8e7a9
   1db3c:	svclt	0x0000ec78
   1db40:	ldrdeq	r8, [r4], -r4
   1db44:	andeq	r0, r0, ip, asr #9
   1db48:	andeq	sp, r2, r8, lsl #18
   1db4c:	strheq	r8, [r4], -r8	; <UNPREDICTABLE>
   1db50:	andeq	sp, r2, lr, asr r9
   1db54:			; <UNDEFINED> instruction: 0x000004b4
   1db58:	andeq	sp, r2, lr, lsr r9
   1db5c:	andeq	r8, r4, lr, asr #32
   1db60:	strdeq	r0, [r0], -r8
   1db64:	andeq	sp, r2, lr, ror #18
   1db68:	andeq	r0, r0, ip, ror #9
   1db6c:	andeq	sp, r2, r8, asr #16
   1db70:			; <UNDEFINED> instruction: 0x0002d8b6
   1db74:			; <UNDEFINED> instruction: 0x4614b5f0
   1db78:	ldrmi	r4, [r0], -r5, lsl #12
   1db7c:	addlt	r4, r3, fp, lsl sl
   1db80:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
   1db84:	strmi	sl, [lr], -r0, lsl #30
   1db88:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   1db8c:			; <UNDEFINED> instruction: 0xf04f607b
   1db90:			; <UNDEFINED> instruction: 0xf7e80300
   1db94:			; <UNDEFINED> instruction: 0x4621ead8
   1db98:	movweq	pc, #41216	; 0xa100	; <UNPREDICTABLE>
   1db9c:			; <UNDEFINED> instruction: 0xf0231c42
   1dba0:	bl	feb5e7c4 <rpl_re_syntax_options@@Base+0xfeaf0ce4>
   1dba4:			; <UNDEFINED> instruction: 0xf6420d03
   1dba8:	strbtmi	r5, [ip], -sp, lsr #6
   1dbac:			; <UNDEFINED> instruction: 0xf8204620
   1dbb0:			; <UNDEFINED> instruction: 0xf7e83b02
   1dbb4:	strtmi	lr, [r8], -r8, ror #21
   1dbb8:	blx	18dbbba <rpl_re_syntax_options@@Base+0x186e0da>
   1dbbc:	stmdale	pc, {r0, r1, r2, r5, r7, fp, sp}	; <UNPREDICTABLE>
   1dbc0:			; <UNDEFINED> instruction: 0x46214632
   1dbc4:	mcrr2	7, 15, pc, lr, cr15	; <UNPREDICTABLE>
   1dbc8:	bmi	2ca110 <rpl_re_syntax_options@@Base+0x25c630>
   1dbcc:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   1dbd0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1dbd4:	subsmi	r6, sl, fp, ror r8
   1dbd8:	strcc	sp, [ip, -r5, lsl #2]
   1dbdc:	ldcllt	6, cr4, [r0, #756]!	; 0x2f4
   1dbe0:			; <UNDEFINED> instruction: 0xf7e82002
   1dbe4:			; <UNDEFINED> instruction: 0xf7e8edfa
   1dbe8:	svclt	0x0000ec22
   1dbec:	andeq	r7, r4, lr, asr pc
   1dbf0:	andeq	r0, r0, ip, asr #9
   1dbf4:	andeq	r7, r4, r2, lsl pc
   1dbf8:	addlt	fp, r8, r0, ror r5
   1dbfc:	blge	1b1090 <rpl_re_syntax_options@@Base+0x1435b0>
   1dc00:	bge	170c94 <rpl_re_syntax_options@@Base+0x1031b4>
   1dc04:	stmdbge	r4, {r0, r2, r3, r4, r5, r6, sl, lr}
   1dc08:	strmi	r5, [r5], -ip, lsr #18
   1dc0c:	strls	r6, [r7], #-2084	; 0xfffff7dc
   1dc10:	streq	pc, [r0], #-79	; 0xffffffb1
   1dc14:	blx	18dbc16 <rpl_re_syntax_options@@Base+0x186e136>
   1dc18:	ldrbtmi	r4, [ip], #-3102	; 0xfffff3e2
   1dc1c:	stmdals	r6, {r3, r4, r5, r7, r8, fp, ip, sp, pc}
   1dc20:	stmdale	sp!, {r0, r1, r2, r5, r7, fp, sp}
   1dc24:	andne	lr, r4, #3620864	; 0x374000
   1dc28:	ldc2	7, cr15, [ip], {255}	; 0xff
   1dc2c:	stmdals	r4, {r6, r8, r9, ip, sp, pc}
   1dc30:	stmib	lr, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1dc34:			; <UNDEFINED> instruction: 0xf7e89805
   1dc38:	bmi	618370 <rpl_re_syntax_options@@Base+0x5aa890>
   1dc3c:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
   1dc40:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1dc44:	subsmi	r9, sl, r7, lsl #22
   1dc48:	andlt	sp, r8, sp, lsl r1
   1dc4c:	blmi	50d214 <rpl_re_syntax_options@@Base+0x49f734>
   1dc50:	ldmdbmi	r3, {r0, r2, r9, sp}
   1dc54:	stmiapl	r3!, {sp}^
   1dc58:	ldmdavs	lr, {r0, r3, r4, r5, r6, sl, lr}
   1dc5c:	stmib	ip!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1dc60:	andls	r4, r3, r0, lsl fp
   1dc64:	stmiapl	r3!, {r3, r5, r9, sl, lr}^
   1dc68:	movwls	r6, #10267	; 0x281b
   1dc6c:	ldc2	0, cr15, [sl, #88]	; 0x58
   1dc70:	blls	c4484 <rpl_re_syntax_options@@Base+0x569a4>
   1dc74:	ldrtmi	r4, [r0], -r1, lsl #12
   1dc78:	mrscs	r9, (UNDEF: 17)
   1dc7c:	bl	ffc5bc24 <rpl_re_syntax_options@@Base+0xffbee144>
   1dc80:			; <UNDEFINED> instruction: 0xf7e82002
   1dc84:			; <UNDEFINED> instruction: 0xf7e8edaa
   1dc88:	svclt	0x0000ebd2
   1dc8c:	ldrdeq	r7, [r4], -ip
   1dc90:	andeq	r0, r0, ip, asr #9
   1dc94:	andeq	r7, r4, r6, asr #29
   1dc98:	andeq	r7, r4, r2, lsr #29
   1dc9c:	strdeq	r0, [r0], -r8
   1dca0:	strdeq	sp, [r2], -r8
   1dca4:	andeq	r0, r0, ip, ror #9
   1dca8:	cfldr32mi	mvfx11, [r3], {16}
   1dcac:	ldrbtmi	r4, [ip], #-2835	; 0xfffff4ed
   1dcb0:	ldmdavs	r3, {r1, r5, r6, r7, fp, ip, lr}
   1dcb4:	andsvs	r1, r1, r9, asr ip
   1dcb8:	blmi	48c3ac <rpl_re_syntax_options@@Base+0x41e8cc>
   1dcbc:			; <UNDEFINED> instruction: 0xf8d358e3
   1dcc0:	swplt	r3, r8, [fp]
   1dcc4:	ldc2l	0, cr15, [r4], #36	; 0x24
   1dcc8:	ldc2l	0, cr15, [r4]
   1dccc:	stmiapl	r3!, {r0, r2, r3, r8, r9, fp, lr}^
   1dcd0:	cmplt	r0, r8, lsl r8
   1dcd4:	stmiapl	r2!, {r2, r3, r9, fp, lr}
   1dcd8:	addsmi	r6, r0, #1179648	; 0x120000
   1dcdc:	andcs	sp, r0, #5
   1dce0:			; <UNDEFINED> instruction: 0xf7e8601a
   1dce4:	andcc	lr, r1, r6, asr r8
   1dce8:	ldclt	0, cr13, [r0, #-0]
   1dcec:			; <UNDEFINED> instruction: 0x4010e8bd
   1dcf0:			; <UNDEFINED> instruction: 0xf00e2031
   1dcf4:	svclt	0x0000b937
   1dcf8:	andeq	r7, r4, r2, lsr lr
   1dcfc:	andeq	r0, r0, ip, ror #8
   1dd00:			; <UNDEFINED> instruction: 0x000004b4
   1dd04:	ldrdeq	r0, [r0], -r4
   1dd08:	strdeq	r0, [r0], -r8
   1dd0c:	blcs	3bd20 <ASN1_STRING_length@plt+0x354b8>
   1dd10:	adchi	pc, r8, r0
   1dd14:	push	{r2, r4, r6, r8, r9, fp, lr}
   1dd18:	ldrbtmi	r4, [fp], #-4080	; 0xfffff010
   1dd1c:	ldrdhi	pc, [ip, #-143]	; 0xffffff71
   1dd20:	strmi	fp, [r5], -r3, lsl #1
   1dd24:	ldrbtmi	r4, [r8], #1691	; 0x69b
   1dd28:	ldclne	0, cr14, [r3], #-180	; 0xffffff4c
   1dd2c:			; <UNDEFINED> instruction: 0xf8cbbf04
   1dd30:	strbmi	r9, [r6], -r0
   1dd34:	orrcs	sp, ip, #8
   1dd38:	strhi	pc, [r6], -r3, lsl #22
   1dd3c:	ldrdeq	pc, [r4], r6
   1dd40:	stmdb	r6, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1dd44:	stmdbls	r1!, {r1, r2, r6, r7, r8, fp, sp, lr, pc}
   1dd48:	ldclle	15, cr2, [r3, #-512]	; 0xfffffe00
   1dd4c:	strtmi	r4, [r1], -r8, lsr #12
   1dd50:	blx	1d59d80 <rpl_re_syntax_options@@Base+0x1cec2a0>
   1dd54:	eoreq	lr, r1, r6, asr #19
   1dd58:	stccs	8, cr15, [r1], {20}
   1dd5c:	bcs	2b0a74 <rpl_re_syntax_options@@Base+0x242f94>
   1dd60:	svclt	0x0014447b
   1dd64:	andcs	r2, r0, #268435456	; 0x10000000
   1dd68:	stccs	8, cr15, [r0, #-524]!	; 0xfffffdf4
   1dd6c:	bmi	1092190 <rpl_re_syntax_options@@Base+0x10246b0>
   1dd70:	ldmdavs	r3, {r1, r3, r4, r5, r6, sl, lr}
   1dd74:	blcs	5ea980 <rpl_re_syntax_options@@Base+0x57cea0>
   1dd78:	movwcs	fp, #4040	; 0xfc8
   1dd7c:	stmdavc	r3!, {r0, r1, r4, sp, lr}
   1dd80:	rsble	r2, r0, r0, lsl #22
   1dd84:	tstcs	sl, r5, lsr #12
   1dd88:			; <UNDEFINED> instruction: 0xf7e84628
   1dd8c:	mcrrne	8, 2, lr, r4, cr6
   1dd90:	blne	1a0aaf8 <rpl_re_syntax_options@@Base+0x199d018>
   1dd94:			; <UNDEFINED> instruction: 0xf898d0f3
   1dd98:			; <UNDEFINED> instruction: 0xf8db9d20
   1dd9c:			; <UNDEFINED> instruction: 0xf1b96000
   1dda0:	sbcle	r0, r2, r0, lsl #30
   1dda4:	blx	e6bde <rpl_re_syntax_options@@Base+0x790fe>
   1dda8:			; <UNDEFINED> instruction: 0xf8d68606
   1ddac:			; <UNDEFINED> instruction: 0xf1b99084
   1ddb0:	eorle	r0, r9, r0, lsl #30
   1ddb4:			; <UNDEFINED> instruction: 0xf7e84648
   1ddb8:	stmibne	r3, {r1, r2, r6, r7, r8, fp, sp, lr, pc}^
   1ddbc:	mrrcne	6, 8, r4, r9, cr2
   1ddc0:	movwls	r4, #1608	; 0x648
   1ddc4:	ldc2l	0, cr15, [r0, #88]	; 0x58
   1ddc8:			; <UNDEFINED> instruction: 0x4629463a
   1ddcc:	addeq	pc, r4, r6, asr #17
   1ddd0:			; <UNDEFINED> instruction: 0xf7e84450
   1ddd4:	blls	5853c <quoting_style_vals@@Base+0x5338>
   1ddd8:	ldrdcs	pc, [r4], r6
   1dddc:	ldrbpl	r2, [r1], #256	; 0x100
   1dde0:	ldrdcc	pc, [r4], r6
   1dde4:	addcc	pc, r8, r6, asr #17
   1dde8:			; <UNDEFINED> instruction: 0x4628e7b6
   1ddec:	stmib	sl!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ddf0:	strb	r1, [lr, ip, lsr #16]
   1ddf4:	ldrtmi	r4, [sl], -r9, lsr #12
   1ddf8:			; <UNDEFINED> instruction: 0xf7e84630
   1ddfc:	movwcs	lr, #2500	; 0x9c4
   1de00:			; <UNDEFINED> instruction: 0xf8c655f3
   1de04:	str	r6, [r7, r8, lsl #1]!
   1de08:			; <UNDEFINED> instruction: 0xf7e84630
   1de0c:	stmibne	r3, {r2, r3, r4, r7, r8, fp, sp, lr, pc}^
   1de10:	blcs	fe02f820 <rpl_re_syntax_options@@Base+0xfdfc1d40>
   1de14:	mrrcne	13, 1, sp, r8, cr10
   1de18:			; <UNDEFINED> instruction: 0xf0169301
   1de1c:	ldrbmi	pc, [r2], -r1, lsl #27	; <UNPREDICTABLE>
   1de20:			; <UNDEFINED> instruction: 0xf8c64631
   1de24:	andls	r0, r0, r4, lsl #1
   1de28:	stmib	ip!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1de2c:	stcls	6, cr4, [r0, #-164]	; 0xffffff5c
   1de30:	bl	16f720 <rpl_re_syntax_options@@Base+0x101c40>
   1de34:			; <UNDEFINED> instruction: 0xf7e8000a
   1de38:	blls	984d8 <rpl_re_syntax_options@@Base+0x2a9f8>
   1de3c:	addpl	pc, r8, r6, asr #17
   1de40:	andls	pc, r3, r5, lsl #16
   1de44:	andlt	lr, r3, r8, lsl #15
   1de48:	svchi	0x00f0e8bd
   1de4c:			; <UNDEFINED> instruction: 0x463a1830
   1de50:	movwls	r4, #1577	; 0x629
   1de54:	ldmib	r6, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1de58:			; <UNDEFINED> instruction: 0xf8069b00
   1de5c:			; <UNDEFINED> instruction: 0xf8c69003
   1de60:	ldrb	r6, [r9, -r8, lsl #1]!
   1de64:	svclt	0x00004770
   1de68:	andeq	r8, r4, lr, lsr #8
   1de6c:	muleq	r4, r2, r7
   1de70:	andeq	ip, r4, r8, asr r7
   1de74:	ldrdeq	r8, [r4], -r8	; <UNPREDICTABLE>
   1de78:	svcmi	0x00f8e92d
   1de7c:	stmdavc	r4, {r0, r1, r2, r9, sl, lr}
   1de80:			; <UNDEFINED> instruction: 0xf0002c00
   1de84:	pkhbtmi	r8, r8, pc, lsl #1	; <UNPREDICTABLE>
   1de88:			; <UNDEFINED> instruction: 0x46054691
   1de8c:	strcs	r4, [r0], -r3, lsr #12
   1de90:	blcs	17acb18 <rpl_re_syntax_options@@Base+0x173f038>
   1de94:	svccc	0x0001f815
   1de98:	strcc	fp, [r1], -r8, lsl #31
   1de9c:	mvnsle	r2, r0, lsl #22
   1dea0:			; <UNDEFINED> instruction: 0xf0002e00
   1dea4:	blmi	14fe0e8 <rpl_re_syntax_options@@Base+0x1490608>
   1dea8:	ldrbtmi	r4, [fp], #-1592	; 0xfffff9c8
   1deac:	strpl	pc, [r4, #-1539]!	; 0xfffff9fd
   1deb0:	ldcge	8, cr15, [ip, #-844]!	; 0xfffffcb4
   1deb4:	stmdb	r6, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1deb8:	svceq	0x0008f1b9
   1debc:	eorscc	pc, sl, r5, asr r8	; <UNPREDICTABLE>
   1dec0:	bleq	ff2d8adc <rpl_re_syntax_options@@Base+0xff26affc>
   1dec4:	andcc	sp, r1, r3, asr #32
   1dec8:	strbeq	lr, [r6], -r0, lsl #22
   1decc:	rsbsle	r2, ip, r0, lsl #22
   1ded0:	ldrdcs	pc, [r4], -fp
   1ded4:	lfmle	f4, 2, [r8], #-600	; 0xfffffda8
   1ded8:	svceq	0x0010f1b9
   1dedc:	addhi	pc, r7, r0, asr #32
   1dee0:	mcrmi	12, 2, r1, cr5, cr10, {3}
   1dee4:	and	r4, lr, lr, ror r4
   1dee8:			; <UNDEFINED> instruction: 0xf0040921
   1deec:			; <UNDEFINED> instruction: 0xf883040f
   1def0:	movwcc	r8, #12288	; 0x3000
   1def4:	ldcpl	12, cr5, [r1, #-448]!	; 0xfffffe40
   1def8:	stceq	8, cr15, [r2], {3}
   1defc:	stcne	8, cr15, [r1], {3}
   1df00:	blmi	9bf50 <rpl_re_syntax_options@@Base+0x2e470>
   1df04:			; <UNDEFINED> instruction: 0xf1a4b15c
   1df08:	ldmdbcs	lr, {r5, r8}^
   1df0c:	ldrmi	sp, [r8], -ip, ror #17
   1df10:	blmi	9bf18 <rpl_re_syntax_options@@Base+0x2e438>
   1df14:			; <UNDEFINED> instruction: 0xf8124603
   1df18:			; <UNDEFINED> instruction: 0x2c004b01
   1df1c:	ldmdbmi	r7!, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
   1df20:	andsvc	r2, r8, r0
   1df24:	subspl	pc, r6, #1342177284	; 0x50000004
   1df28:	vmvn.i32	q10, #5832704	; 0x00590000
   1df2c:			; <UNDEFINED> instruction: 0xf8555255
   1df30:			; <UNDEFINED> instruction: 0xf8d1003a
   1df34:	movwcc	r3, #7484	; 0x1d3c
   1df38:	andmi	pc, r3, #133120	; 0x20800
   1df3c:	rscvc	lr, r3, #165888	; 0x28800
   1df40:	subeq	lr, r2, #2048	; 0x800
   1df44:			; <UNDEFINED> instruction: 0xf8c11a9a
   1df48:	pop	{r2, r3, r4, r5, r8, sl, fp, sp}
   1df4c:	bl	1c1f34 <rpl_re_syntax_options@@Base+0x154454>
   1df50:	andcc	r0, r1, r6, asr #12
   1df54:			; <UNDEFINED> instruction: 0xb12b4406
   1df58:	ldrdcs	pc, [r4], -fp
   1df5c:	svclt	0x00d84296
   1df60:	stcle	12, cr1, [sp, #-488]	; 0xfffffe18
   1df64:			; <UNDEFINED> instruction: 0x46314618
   1df68:	ldc2l	0, cr15, [lr], #88	; 0x58
   1df6c:			; <UNDEFINED> instruction: 0x4603463a
   1df70:	eorseq	pc, sl, r5, asr #16
   1df74:	andvs	pc, r4, fp, asr #17
   1df78:	blmi	9bfc8 <rpl_re_syntax_options@@Base+0x2e4e8>
   1df7c:	sbcle	r2, lr, r0, lsl #24
   1df80:	eoreq	pc, r0, r4, lsr #3
   1df84:	stmdale	fp, {r1, r2, r3, r4, r6, fp, sp}
   1df88:			; <UNDEFINED> instruction: 0xf8004618
   1df8c:	strmi	r4, [r3], -r1, lsl #22
   1df90:	blmi	9bfe0 <rpl_re_syntax_options@@Base+0x2e500>
   1df94:	sbcle	r2, r2, r0, lsl #24
   1df98:	eoreq	pc, r0, r4, lsr #3
   1df9c:	ldmible	r3!, {r1, r2, r3, r4, r6, fp, sp}^
   1dfa0:			; <UNDEFINED> instruction: 0xf3c409a0
   1dfa4:			; <UNDEFINED> instruction: 0xf00401c2
   1dfa8:	eorscc	r0, r0, r7, lsl #8
   1dfac:	ldrtcc	r3, [r0], #-304	; 0xfffffed0
   1dfb0:	andhi	pc, r0, r3, lsl #17
   1dfb4:			; <UNDEFINED> instruction: 0xf8033304
   1dfb8:			; <UNDEFINED> instruction: 0xf8030c03
   1dfbc:			; <UNDEFINED> instruction: 0xf8031c02
   1dfc0:	ldrb	r4, [r9, r1, lsl #24]
   1dfc4:	pop	{r3, r4, r5, r9, sl, lr}
   1dfc8:	ssub8mi	r8, r8, r8
   1dfcc:			; <UNDEFINED> instruction: 0xf0164631
   1dfd0:			; <UNDEFINED> instruction: 0xf1b9fccb
   1dfd4:			; <UNDEFINED> instruction: 0xf8450f10
   1dfd8:			; <UNDEFINED> instruction: 0x4603003a
   1dfdc:	andvs	pc, r4, fp, asr #17
   1dfe0:	ldrtmi	sp, [sl], -r5, lsl #2
   1dfe4:	blmi	9c034 <rpl_re_syntax_options@@Base+0x2e554>
   1dfe8:	addsle	r2, r8, r0, lsl #24
   1dfec:			; <UNDEFINED> instruction: 0xf7e7e779
   1dff0:	svclt	0x0000edfc
   1dff4:	andeq	ip, r4, lr, lsl #12
   1dff8:			; <UNDEFINED> instruction: 0x0002ddb0
   1dffc:	muleq	r4, r0, r5
   1e000:	bmi	1f0c20 <rpl_re_syntax_options@@Base+0x183140>
   1e004:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   1e008:	stclcc	8, cr15, [r0, #-844]	; 0xfffffcb4
   1e00c:	blmi	18c480 <rpl_re_syntax_options@@Base+0x11e9a0>
   1e010:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   1e014:	andcs	r4, r0, r0, ror r7
   1e018:	svclt	0x00004770
   1e01c:			; <UNDEFINED> instruction: 0x0004c4b4
   1e020:	ldrdeq	r7, [r4], -sl
   1e024:	strdeq	r0, [r0], -r8
   1e028:	blmi	eb0914 <rpl_re_syntax_options@@Base+0xe42e34>
   1e02c:	ldmdbmi	sl!, {r1, r3, r4, r5, r6, sl, lr}
   1e030:			; <UNDEFINED> instruction: 0xf892447b
   1e034:	ldrbtmi	r0, [r9], #-3396	; 0xfffff2bc
   1e038:	ldrbmi	lr, [r0, sp, lsr #18]!
   1e03c:	stmdacs	r0, {r2, r3, r4, fp, sp, lr}
   1e040:			; <UNDEFINED> instruction: 0xf8d2d15b
   1e044:	svccs	0x00007d40
   1e048:	blmi	d521b4 <rpl_re_syntax_options@@Base+0xce46d4>
   1e04c:			; <UNDEFINED> instruction: 0xf8d3447b
   1e050:	cdpcs	13, 0, cr6, cr0, cr8, {2}
   1e054:			; <UNDEFINED> instruction: 0xf1b4d049
   1e058:	svclt	0x00183fff
   1e05c:	suble	r2, ip, r0, lsl #30
   1e060:	ldrbtmi	r4, [fp], #-2863	; 0xfffff4d1
   1e064:	stccc	8, cr15, [r0, #-588]!	; 0xfffffdb4
   1e068:	cmple	ip, r0, lsl #22
   1e06c:	ldrsbtls	pc, [r4], pc	; <UNPREDICTABLE>
   1e070:	stmeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1e074:	ldrsbtge	pc, [r0], pc	; <UNPREDICTABLE>
   1e078:	ldrbtmi	r4, [sl], #1273	; 0x4f9
   1e07c:	strls	pc, [r4, #-2824]	; 0xfffff4f8
   1e080:	strcc	r4, [r1], #-1593	; 0xfffff9c7
   1e084:	ldrdeq	pc, [r8], r5
   1e088:			; <UNDEFINED> instruction: 0xf7e8b138
   1e08c:	ldrtmi	lr, [r1], -r8, ror #23
   1e090:			; <UNDEFINED> instruction: 0xf8d5b11e
   1e094:			; <UNDEFINED> instruction: 0xf7e80088
   1e098:			; <UNDEFINED> instruction: 0x2c18ebe2
   1e09c:	ldrdcc	pc, [r0], -sl
   1e0a0:	strcs	fp, [r0], #-4008	; 0xfffff058
   1e0a4:	mvnle	r4, r3, lsr #5
   1e0a8:	ldrbtmi	r4, [sp], #-3360	; 0xfffff2e0
   1e0ac:	stccc	8, cr15, [r0, #-596]!	; 0xfffffdac
   1e0b0:			; <UNDEFINED> instruction: 0xf04fb19b
   1e0b4:	blx	2202ee <rpl_re_syntax_options@@Base+0x1b280e>
   1e0b8:			; <UNDEFINED> instruction: 0xf8d45404
   1e0bc:	smulbblt	r0, r8, r0
   1e0c0:			; <UNDEFINED> instruction: 0xf7e84639
   1e0c4:	smlalbtlt	lr, r6, ip, fp
   1e0c8:	ldrdcc	pc, [r0], -sl
   1e0cc:	blx	22f99a <rpl_re_syntax_options@@Base+0x1c1eba>
   1e0d0:			; <UNDEFINED> instruction: 0xf8d55503
   1e0d4:			; <UNDEFINED> instruction: 0xf7e80088
   1e0d8:	ldrtmi	lr, [r8], -r2, asr #23
   1e0dc:	ldc2	0, cr15, [lr, #-88]	; 0xffffffa8
   1e0e0:	pop	{r4, r5, r9, sl, lr}
   1e0e4:			; <UNDEFINED> instruction: 0xf01647f0
   1e0e8:			; <UNDEFINED> instruction: 0xf7ffbd19
   1e0ec:			; <UNDEFINED> instruction: 0xf1b4ff89
   1e0f0:	svclt	0x00183fff
   1e0f4:	strmi	r2, [r6], -r0, lsl #30
   1e0f8:	pop	{r1, r4, r5, r7, r8, ip, lr, pc}
   1e0fc:	blmi	3400c4 <rpl_re_syntax_options@@Base+0x2d25e4>
   1e100:	ldmdavs	pc, {r0, r1, r3, r6, r7, fp, ip, lr}	; <UNPREDICTABLE>
   1e104:	strcc	lr, [r1], #-1953	; 0xfffff85f
   1e108:	svclt	0x00a82c18
   1e10c:	str	r2, [sp, r0, lsl #8]!
   1e110:	andeq	ip, r4, ip, lsl #9
   1e114:	andeq	r8, r4, r8, lsl r1
   1e118:	andeq	r7, r4, sl, lsr #21
   1e11c:	andeq	ip, r4, ip, ror #8
   1e120:	andeq	ip, r4, r6, asr r4
   1e124:	andeq	ip, r4, r0, asr #8
   1e128:	andeq	r8, r4, lr, asr #1
   1e12c:	andeq	ip, r4, lr, lsl #8
   1e130:	strdeq	r0, [r0], -r8
   1e134:	mvnsmi	lr, sp, lsr #18
   1e138:	ldcmi	0, cr11, [r9], #-528	; 0xfffffdf0
   1e13c:	ldrbtmi	r4, [ip], #-3385	; 0xfffff2c7
   1e140:			; <UNDEFINED> instruction: 0xf8d4447d
   1e144:	mvnlt	r6, ip, asr #26
   1e148:	andcs	r4, r5, #56320	; 0xdc00
   1e14c:	andcs	r4, r0, r7, lsr r9
   1e150:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   1e154:			; <UNDEFINED> instruction: 0xf7e7681d
   1e158:			; <UNDEFINED> instruction: 0x4602ef70
   1e15c:	ldcleq	8, cr15, [r0, #-848]	; 0xfffffcb0
   1e160:			; <UNDEFINED> instruction: 0xf0169203
   1e164:	bls	11cde8 <rpl_re_syntax_options@@Base+0xaf308>
   1e168:	strmi	r2, [r3], -r1, lsl #2
   1e16c:			; <UNDEFINED> instruction: 0xf7e84628
   1e170:			; <UNDEFINED> instruction: 0xf8d4e978
   1e174:			; <UNDEFINED> instruction: 0xf8c43d4c
   1e178:	andlt	r3, r4, r0, asr #26
   1e17c:	ldrhmi	lr, [r0, #141]!	; 0x8d
   1e180:			; <UNDEFINED> instruction: 0xf8dfe752
   1e184:			; <UNDEFINED> instruction: 0xf50480ac
   1e188:			; <UNDEFINED> instruction: 0x46076255
   1e18c:	ldrbtmi	r4, [r8], #1585	; 0x631
   1e190:			; <UNDEFINED> instruction: 0xf00c4640
   1e194:	andls	pc, r3, fp, ror #31
   1e198:	stcleq	8, cr15, [ip, #-784]	; 0xfffffcf0
   1e19c:	blmi	8ca964 <rpl_re_syntax_options@@Base+0x85ce84>
   1e1a0:	stmdbmi	r4!, {r4, r5, r9, sl, lr}
   1e1a4:	stmiapl	fp!, {r0, r2, r9, sp}^
   1e1a8:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
   1e1ac:	svc	0x0044f7e7
   1e1b0:			; <UNDEFINED> instruction: 0xf8d44602
   1e1b4:	andls	r0, r3, #80, 26	; 0x1400
   1e1b8:	blx	ffd5a218 <rpl_re_syntax_options@@Base+0xffcec738>
   1e1bc:	tstcs	r1, r3, lsl #20
   1e1c0:	strtmi	r4, [r8], -r3, lsl #12
   1e1c4:	stmdb	ip, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e1c8:	stclcc	8, cr15, [ip, #-848]	; 0xfffffcb0
   1e1cc:	ldclvc	8, cr15, [r4, #-784]	; 0xfffffcf0
   1e1d0:	stclcc	8, cr15, [r0, #-784]	; 0xfffffcf0
   1e1d4:	pop	{r2, ip, sp, pc}
   1e1d8:			; <UNDEFINED> instruction: 0xe72541f0
   1e1dc:	andcs	r4, r5, #18432	; 0x4800
   1e1e0:	stmiapl	fp!, {r0, r2, r4, r8, fp, lr}^
   1e1e4:	ldmdavs	lr, {r0, r3, r4, r5, r6, sl, lr}
   1e1e8:	svc	0x0026f7e7
   1e1ec:	ldclpl	8, cr15, [r0, #-848]	; 0xfffffcb0
   1e1f0:	svclt	0x00082d00
   1e1f4:	andls	r4, r3, r5, asr #12
   1e1f8:	bl	1dc1a0 <rpl_re_syntax_options@@Base+0x16e6c0>
   1e1fc:			; <UNDEFINED> instruction: 0xf7e76800
   1e200:	strtmi	lr, [fp], -sl, asr #25
   1e204:	strmi	r9, [r1], -r3, lsl #20
   1e208:	tstls	r0, r0, lsr r6
   1e20c:			; <UNDEFINED> instruction: 0xf7e82101
   1e210:	movwcs	lr, #6440	; 0x1928
   1e214:	stclcc	8, cr15, [r4, #-528]	; 0xfffffdf0
   1e218:	pop	{r2, ip, sp, pc}
   1e21c:	svclt	0x000081f0
   1e220:	andeq	ip, r4, sl, ror r3
   1e224:	andeq	r7, r4, r0, lsr #19
   1e228:	strdeq	r0, [r0], -r8
   1e22c:	andeq	sp, r2, r2, ror #22
   1e230:	andeq	sp, r2, sl, lsl fp
   1e234:	andeq	sp, r2, ip, lsl #22
   1e238:	andeq	sp, r2, ip, ror #21
   1e23c:	cfldr32mi	mvfx11, [r8], {248}	; 0xf8
   1e240:	ldrbtmi	r4, [ip], #-2840	; 0xfffff4e8
   1e244:			; <UNDEFINED> instruction: 0xf8d4447b
   1e248:	tstlt	r2, r4, asr sp
   1e24c:			; <UNDEFINED> instruction: 0xf8d4bdf8
   1e250:	bcs	297b8 <ASN1_STRING_length@plt+0x22f50>
   1e254:	bmi	552644 <rpl_re_syntax_options@@Base+0x4e4b64>
   1e258:	blvs	1a344d4 <rpl_re_syntax_options@@Base+0x19c69f4>
   1e25c:	mvnsle	r2, r0, lsl #16
   1e260:	cdp	7, 7, cr15, cr12, cr7, {7}
   1e264:	stclvc	8, cr15, [r0, #-848]	; 0xfffffcb0
   1e268:	strmi	r1, [r6], -r3, asr #24
   1e26c:			; <UNDEFINED> instruction: 0xf7e7d00c
   1e270:	adcsmi	lr, r0, #120, 24	; 0x7800
   1e274:	stmdbvc	r8!, {r3, ip, lr, pc}
   1e278:			; <UNDEFINED> instruction: 0xf8d4b930
   1e27c:	adcsmi	r3, fp, #76, 26	; 0x1300
   1e280:	pop	{r2, r5, r6, r7, ip, lr, pc}
   1e284:	smmlsr	r5, r8, r0, r4
   1e288:	ldrbtmi	r4, [fp], #-2824	; 0xfffff4f8
   1e28c:	ldclcs	8, cr15, [ip, #-844]	; 0xfffffcb4
   1e290:	ldrhle	r4, [fp], #42	; 0x2a
   1e294:	stclcs	8, cr15, [r0, #-780]	; 0xfffffcf4
   1e298:	ldrhtmi	lr, [r8], #141	; 0x8d
   1e29c:	svclt	0x0000e6c4
   1e2a0:	andeq	ip, r4, r6, ror r2
   1e2a4:	muleq	r4, ip, r8
   1e2a8:			; <UNDEFINED> instruction: 0x000004b4
   1e2ac:	andeq	ip, r4, lr, lsr #4
   1e2b0:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   1e2b4:	stcleq	8, cr15, [r8, #-780]	; 0xfffffcf4
   1e2b8:	svclt	0x00004770
   1e2bc:	andeq	ip, r4, r6, lsl #4
   1e2c0:	bmi	5b0f1c <rpl_re_syntax_options@@Base+0x54343c>
   1e2c4:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   1e2c8:	stclne	8, cr15, [r4, #-588]	; 0xfffffdb4
   1e2cc:	ldmdblt	r9!, {r4, r8, sl, ip, sp, pc}^
   1e2d0:	stclne	8, cr15, [r0, #-844]	; 0xfffffcb4
   1e2d4:	stclmi	8, cr15, [r8, #-844]	; 0xfffffcb4
   1e2d8:	ldmdblt	r4, {r0, r7, r8, ip, sp, pc}
   1e2dc:	mrc2	7, 4, pc, cr0, cr15, {7}
   1e2e0:	strmi	r4, [r8], -r4, lsl #12
   1e2e4:	ldc2	0, cr15, [sl], {22}
   1e2e8:			; <UNDEFINED> instruction: 0x4620b114
   1e2ec:	ldc2	0, cr15, [r6], {22}
   1e2f0:	andcs	r4, r0, #11264	; 0x2c00
   1e2f4:			; <UNDEFINED> instruction: 0xf883447b
   1e2f8:	ldclt	13, cr2, [r0, #-384]	; 0xfffffe80
   1e2fc:	ldmpl	r3, {r0, r3, r8, r9, fp, lr}^
   1e300:	tstlt	r4, r9, lsl r8
   1e304:	rscsle	r2, r0, r0, lsl #18
   1e308:			; <UNDEFINED> instruction: 0xf7ffe7eb
   1e30c:			; <UNDEFINED> instruction: 0x4604fe79
   1e310:	rscle	r2, r9, r0, lsl #18
   1e314:	svclt	0x0000e7e5
   1e318:	strdeq	ip, [r4], -r4
   1e31c:	andeq	r7, r4, sl, lsl r8
   1e320:	andeq	ip, r4, r4, asr #3
   1e324:	strdeq	r0, [r0], -r8
   1e328:	ldrbmi	lr, [r0, sp, lsr #18]!
   1e32c:	bmi	126fd7c <rpl_re_syntax_options@@Base+0x120229c>
   1e330:	stclmi	0, cr11, [r9, #-656]	; 0xfffffd70
   1e334:	blmi	126fb78 <rpl_re_syntax_options@@Base+0x1202098>
   1e338:	ldrbtmi	r4, [sp], #-1146	; 0xfffffb86
   1e33c:	ldmpl	r3, {r2, r9, sl, lr}^
   1e340:	stclne	8, cr15, [r4, #-596]	; 0xfffffdac
   1e344:			; <UNDEFINED> instruction: 0x9323681b
   1e348:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1e34c:	ldrbtmi	r4, [fp], #-2884	; 0xfffff4bc
   1e350:	cmnle	lr, r0, lsl #18
   1e354:	stclhi	8, cr15, [r0, #-852]	; 0xfffffcac
   1e358:	svceq	0x0000f1b8
   1e35c:	stmdbmi	r1, {r3, r6, ip, lr, pc}^
   1e360:			; <UNDEFINED> instruction: 0xf8d14479
   1e364:	cdpcs	13, 0, cr6, cr0, cr8, {2}
   1e368:	stmiavs	r5!, {r0, r1, r2, r6, ip, lr, pc}
   1e36c:	teqle	fp, r0, lsl #26
   1e370:			; <UNDEFINED> instruction: 0xf10d2180
   1e374:	strmi	r0, [sp], -ip, lsl #18
   1e378:	mvnscc	pc, #79	; 0x4f
   1e37c:	strbmi	r2, [r8], -r1, lsl #4
   1e380:	bvc	58abc <quoting_style_vals@@Base+0x58b8>
   1e384:	svc	0x0072f7e7
   1e388:	svclt	0x00081c43
   1e38c:	suble	r0, r1, sp, rrx
   1e390:	lfmle	f4, 4, [lr, #-532]!	; 0xfffffdec
   1e394:	ldrbtmi	r4, [fp], #-2868	; 0xfffff4cc
   1e398:	stclcc	8, cr15, [r1, #-588]!	; 0xfffffdb4
   1e39c:	cmple	r4, r0, lsl #22
   1e3a0:	strbmi	r4, [r8], -r1, asr #12
   1e3a4:	b	16dc34c <rpl_re_syntax_options@@Base+0x166e86c>
   1e3a8:			; <UNDEFINED> instruction: 0x4631b11e
   1e3ac:			; <UNDEFINED> instruction: 0xf7e84648
   1e3b0:	stmdavs	r0!, {r1, r2, r4, r6, r9, fp, sp, lr, pc}
   1e3b4:	cdp	7, 0, cr15, cr12, cr7, {7}
   1e3b8:	eorvs	r2, r3, r0, lsl #6
   1e3bc:	ldrbtmi	r4, [fp], #-2859	; 0xfffff4d5
   1e3c0:	bllt	1fbc840 <rpl_re_syntax_options@@Base+0x1f4ed60>
   1e3c4:	andcs	r4, r1, #43008	; 0xa800
   1e3c8:	ldrbtmi	r4, [fp], #-1558	; 0xfffff9ea
   1e3cc:	stclcs	8, cr15, [r0, #-524]!	; 0xfffffdf4
   1e3d0:	blmi	8b0c78 <rpl_re_syntax_options@@Base+0x843198>
   1e3d4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1e3d8:	blls	8f8448 <rpl_re_syntax_options@@Base+0x88a968>
   1e3dc:	teqle	r7, sl, asr r0
   1e3e0:	eorlt	r4, r4, r0, lsr r6
   1e3e4:			; <UNDEFINED> instruction: 0x87f0e8bd
   1e3e8:	ldrdls	pc, [r0], -r4
   1e3ec:	strb	r4, [r3, r9, lsr #12]
   1e3f0:	ldmpl	fp, {r0, r5, r9, fp, lr}
   1e3f4:	ldrdhi	pc, [r0], -r3
   1e3f8:			; <UNDEFINED> instruction: 0xf7ffe7b1
   1e3fc:			; <UNDEFINED> instruction: 0xf891fe01
   1e400:	strmi	r3, [r6], -r1, ror #26
   1e404:	lslsle	r2, r0, #22
   1e408:	stmiavs	r5!, {r3, r4, r5, r7, r8, ip, sp, pc}
   1e40c:	adcle	r2, pc, r0, lsl #26
   1e410:	mcrrne	7, 14, lr, r5, cr10
   1e414:	strtmi	r6, [r9], -r0, lsr #16
   1e418:	blx	fe9da478 <rpl_re_syntax_options@@Base+0xfe96c998>
   1e41c:	adcvs	r2, r5, r0, lsl #12
   1e420:	ldrb	r6, [r5, r0, lsr #32]
   1e424:			; <UNDEFINED> instruction: 0xff4cf7ff
   1e428:			; <UNDEFINED> instruction: 0x4648e7d2
   1e42c:	stc2l	7, cr15, [lr], #-1020	; 0xfffffc04
   1e430:			; <UNDEFINED> instruction: 0xf895e7b6
   1e434:	ldrmi	r3, [r8], r1, ror #26
   1e438:			; <UNDEFINED> instruction: 0x4653b933
   1e43c:			; <UNDEFINED> instruction: 0x4640463a
   1e440:			; <UNDEFINED> instruction: 0xf7e72101
   1e444:	ldr	lr, [r9, ip, lsr #30]!
   1e448:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   1e44c:	str	r4, [ip, r6, asr #12]
   1e450:	svc	0x00ecf7e7
   1e454:	andeq	r7, r4, r8, lsr #15
   1e458:	andeq	ip, r4, lr, ror r1
   1e45c:	andeq	r0, r0, ip, asr #9
   1e460:	muleq	r4, r2, r7
   1e464:	andeq	ip, r4, r8, asr r1
   1e468:	andeq	ip, r4, r2, lsr #2
   1e46c:	andeq	r7, r4, sl, lsl #27
   1e470:	andeq	ip, r4, lr, ror #1
   1e474:	andeq	r7, r4, ip, lsl #14
   1e478:	strdeq	r0, [r0], -r8
   1e47c:	mvnsmi	lr, #737280	; 0xb4000
   1e480:	strmi	r4, [r8], r4, lsl #12
   1e484:	stmib	r0, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e488:	ldrbtmi	r4, [sp], #-3401	; 0xfffff2b7
   1e48c:	ldrdls	pc, [r0], -r0
   1e490:			; <UNDEFINED> instruction: 0xf7ff4607
   1e494:	stccs	14, cr15, [r4], {211}	; 0xd3
   1e498:	blmi	11d2584 <rpl_re_syntax_options@@Base+0x1164aa4>
   1e49c:			; <UNDEFINED> instruction: 0xf893447b
   1e4a0:	bllt	10a99b8 <rpl_re_syntax_options@@Base+0x103bed8>
   1e4a4:	stclne	8, cr15, [r0, #-844]	; 0xfffffcb4
   1e4a8:			; <UNDEFINED> instruction: 0xf8c7b349
   1e4ac:	blmi	10c24b4 <rpl_re_syntax_options@@Base+0x10549d4>
   1e4b0:			; <UNDEFINED> instruction: 0xf8d3447b
   1e4b4:	cdpcs	13, 0, cr6, cr0, cr8, {2}
   1e4b8:	stccs	0, cr13, [r4], {54}	; 0x36
   1e4bc:	ldm	pc, {r2, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   1e4c0:	blmi	149a4d8 <rpl_re_syntax_options@@Base+0x142c9f8>
   1e4c4:	subseq	r0, r7, sp, lsr r3
   1e4c8:			; <UNDEFINED> instruction: 0xf7e84640
   1e4cc:	ldrtmi	lr, [r1], -r8, asr #19
   1e4d0:			; <UNDEFINED> instruction: 0xf7e84640
   1e4d4:	blmi	e98bec <rpl_re_syntax_options@@Base+0xe2b10c>
   1e4d8:			; <UNDEFINED> instruction: 0xf893447b
   1e4dc:	blcs	2da68 <ASN1_STRING_length@plt+0x27200>
   1e4e0:	blmi	e12a28 <rpl_re_syntax_options@@Base+0xda4f48>
   1e4e4:	ldmdbvc	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1e4e8:	cmple	r8, r0, lsl #22
   1e4ec:	andcs	r4, r1, #54272	; 0xd400
   1e4f0:			; <UNDEFINED> instruction: 0xf883447b
   1e4f4:			; <UNDEFINED> instruction: 0xf8c72d60
   1e4f8:	pop	{ip, pc}
   1e4fc:	blmi	cbf4e4 <rpl_re_syntax_options@@Base+0xc51a04>
   1e500:	ldmdavs	r9, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   1e504:	andls	pc, r0, r7, asr #17
   1e508:	bicsle	r2, r0, r0, lsl #18
   1e50c:	blmi	c184e8 <rpl_re_syntax_options@@Base+0xbaaa08>
   1e510:			; <UNDEFINED> instruction: 0xf8d358eb
   1e514:	bcs	6694c <version_string@@Base+0x61c>
   1e518:	blmi	b92600 <rpl_re_syntax_options@@Base+0xb24b20>
   1e51c:			; <UNDEFINED> instruction: 0xf893447b
   1e520:	bcs	29a38 <ASN1_STRING_length@plt+0x231d0>
   1e524:			; <UNDEFINED> instruction: 0xe7e6d0be
   1e528:	stc2l	7, cr15, [sl, #-1020]!	; 0xfffffc04
   1e52c:	stccs	6, cr4, [r4], {6}
   1e530:	ldm	pc, {r2, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   1e534:	tstne	r7, r4	; <UNPREDICTABLE>
   1e538:	andseq	r0, sp, r3, lsl #22
   1e53c:	stmiapl	fp!, {r0, r1, r5, r8, r9, fp, lr}^
   1e540:	bcs	385b0 <ASN1_STRING_length@plt+0x31d48>
   1e544:	ldmdbvc	fp, {r0, r3, r4, r6, r7, r8, ip, lr, pc}
   1e548:	bicsle	r2, r6, r0, lsl #22
   1e54c:			; <UNDEFINED> instruction: 0xf7e84640
   1e550:	vmlacs.f16	s28, s1, s12	; <UNPREDICTABLE>
   1e554:			; <UNDEFINED> instruction: 0xe7bed1bb
   1e558:	stmiapl	fp!, {r2, r3, r4, r8, r9, fp, lr}^
   1e55c:	blcs	3c9d0 <ASN1_STRING_length@plt+0x36168>
   1e560:			; <UNDEFINED> instruction: 0xe7cad0f4
   1e564:	stmiapl	fp!, {r0, r3, r4, r8, r9, fp, lr}^
   1e568:	blcs	385dc <ASN1_STRING_length@plt+0x31d74>
   1e56c:	strb	sp, [r4, lr, ror #3]
   1e570:	stmiapl	fp!, {r1, r2, r4, r8, r9, fp, lr}^
   1e574:	ldrdcc	pc, [ip, -r3]
   1e578:	mvnle	r2, r0, lsl #22
   1e57c:			; <UNDEFINED> instruction: 0xf7ffe7bd
   1e580:			; <UNDEFINED> instruction: 0xe7b8fe9f
   1e584:			; <UNDEFINED> instruction: 0xf7ff4640
   1e588:	str	pc, [sl, r1, asr #23]!
   1e58c:	stmiapl	sl!, {r1, r2, r3, r9, fp, lr}
   1e590:			; <UNDEFINED> instruction: 0xf8c76811
   1e594:	stmdbcs	r0, {ip, pc}
   1e598:	bmi	3d285c <rpl_re_syntax_options@@Base+0x364d7c>
   1e59c:			; <UNDEFINED> instruction: 0xf892447a
   1e5a0:	bcs	29ab8 <ASN1_STRING_length@plt+0x23250>
   1e5a4:			; <UNDEFINED> instruction: 0xf8d3d083
   1e5a8:	blcs	2a9e0 <ASN1_STRING_length@plt+0x24178>
   1e5ac:			; <UNDEFINED> instruction: 0xe7a4d190
   1e5b0:	andeq	r7, r4, r6, asr r6
   1e5b4:	andeq	ip, r4, ip, lsl r0
   1e5b8:	andeq	ip, r4, r8
   1e5bc:	andeq	fp, r4, r0, ror #31
   1e5c0:	andeq	r7, r4, r4, ror #24
   1e5c4:	andeq	fp, r4, r8, asr #31
   1e5c8:	strdeq	r0, [r0], -r8
   1e5cc:			; <UNDEFINED> instruction: 0x000004b4
   1e5d0:	muleq	r4, ip, pc	; <UNPREDICTABLE>
   1e5d4:	andeq	fp, r4, ip, lsl pc
   1e5d8:	blmi	2cba00 <rpl_re_syntax_options@@Base+0x25df20>
   1e5dc:	ldmdbvc	sl, {r0, r1, r3, r4, r5, r6, sl, lr}
   1e5e0:	andle	r4, r9, r2, lsl #5
   1e5e4:	blmi	24ab0c <rpl_re_syntax_options@@Base+0x1dd02c>
   1e5e8:			; <UNDEFINED> instruction: 0xf893447b
   1e5ec:	ldmdblt	r3!, {r5, r6, r8, sl, fp, ip, sp}
   1e5f0:	andcs	r4, r1, #6144	; 0x1800
   1e5f4:	tstvc	sl, fp, ror r4
   1e5f8:	tstvc	r8, r8, lsl #26
   1e5fc:			; <UNDEFINED> instruction: 0xf7ffbd08
   1e600:	ubfx	pc, pc, #28, #22
   1e604:	andeq	r7, r4, ip, ror #22
   1e608:	ldrdeq	fp, [r4], -r0
   1e60c:	andeq	r7, r4, r4, asr fp
   1e610:	strmi	r4, [r2], -r3, lsl #22
   1e614:			; <UNDEFINED> instruction: 0xf893447b
   1e618:			; <UNDEFINED> instruction: 0xf8830d61
   1e61c:	ldrbmi	r2, [r0, -r1, ror #26]!
   1e620:	andeq	fp, r4, r4, lsr #29
   1e624:	bmi	ccb664 <rpl_re_syntax_options@@Base+0xc5db84>
   1e628:	ldrbtmi	r4, [sl], #-2866	; 0xfffff4ce
   1e62c:	mvnsmi	lr, sp, lsr #18
   1e630:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
   1e634:	cfmsuba32mi	mvax0, mvax4, mvfx0, mvfx4
   1e638:	movwls	r6, #22555	; 0x581b
   1e63c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1e640:	stmia	r2!, {r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e644:	ldrbtmi	r9, [lr], #-3853	; 0xfffff0f3
   1e648:	ldrdhi	pc, [r0], -r0
   1e64c:			; <UNDEFINED> instruction: 0xf7ff4605
   1e650:	blmi	adde2c <rpl_re_syntax_options@@Base+0xa7034c>
   1e654:			; <UNDEFINED> instruction: 0xf8c5447b
   1e658:			; <UNDEFINED> instruction: 0xf8938000
   1e65c:	bllt	2edb74 <rpl_re_syntax_options@@Base+0x280094>
   1e660:	stmdale	sl, {r2, sl, fp, sp}
   1e664:			; <UNDEFINED> instruction: 0xf004e8df
   1e668:	stmdbeq	r3, {r1, r4, r5, fp, ip, sp}
   1e66c:	blmi	91e720 <rpl_re_syntax_options@@Base+0x8b0c40>
   1e670:	ldmdavs	sl, {r0, r1, r4, r5, r6, r7, fp, ip, lr}
   1e674:	ldmdbvc	fp, {r1, r4, r5, r7, r8, fp, ip, sp, pc}
   1e678:	vmlage.f16	s22, s5, s7	; <UNPREDICTABLE>
   1e67c:	movwcs	sl, #3086	; 0xc0e
   1e680:	eorvs	r9, fp, r2, lsl #6
   1e684:	movwcc	lr, #6598	; 0x19c6
   1e688:	ldrtmi	r4, [r9], -r2, lsr #12
   1e68c:	strls	r4, [r1], #-1584	; 0xfffff9d0
   1e690:	mcr2	7, 2, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   1e694:	rscsle	r2, r7, r0, lsl #16
   1e698:	blcs	83874c <rpl_re_syntax_options@@Base+0x7cac6c>
   1e69c:			; <UNDEFINED> instruction: 0xf8c5bf18
   1e6a0:	andsle	r8, pc, r0
   1e6a4:	blmi	4f0f08 <rpl_re_syntax_options@@Base+0x483428>
   1e6a8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   1e6ac:	blls	17871c <rpl_re_syntax_options@@Base+0x10ac3c>
   1e6b0:	tstle	sl, sl, asr r0
   1e6b4:	pop	{r0, r1, r2, ip, sp, pc}
   1e6b8:	strdlt	r4, [r3], -r0
   1e6bc:	blmi	430484 <rpl_re_syntax_options@@Base+0x3c29a4>
   1e6c0:			; <UNDEFINED> instruction: 0xf8d358f3
   1e6c4:	blcs	2aafc <ASN1_STRING_length@plt+0x24294>
   1e6c8:	ubfx	sp, r7, #3, #12
   1e6cc:	ldmpl	r3!, {r2, r3, r8, r9, fp, lr}^
   1e6d0:	blcs	38744 <ASN1_STRING_length@plt+0x31edc>
   1e6d4:	ubfx	sp, r1, #3, #6
   1e6d8:	ldmpl	r3!, {r0, r3, r8, r9, fp, lr}^
   1e6dc:	blcs	3cb50 <ASN1_STRING_length@plt+0x362e8>
   1e6e0:	ldrb	sp, [pc, fp, asr #1]
   1e6e4:			; <UNDEFINED> instruction: 0xf7e82001
   1e6e8:			; <UNDEFINED> instruction: 0xf7e7e878
   1e6ec:	svclt	0x0000eea0
   1e6f0:			; <UNDEFINED> instruction: 0x000474b6
   1e6f4:	andeq	r0, r0, ip, asr #9
   1e6f8:	muleq	r4, sl, r4
   1e6fc:	andeq	fp, r4, r4, ror #28
   1e700:			; <UNDEFINED> instruction: 0x000004b4
   1e704:	andeq	r7, r4, r8, lsr r4
   1e708:	ldmdbmi	fp, {r0, r1, r2, r3, sl, ip, sp, pc}
   1e70c:	ldrbtmi	r4, [r9], #-2587	; 0xfffff5e5
   1e710:	ldrblt	r4, [r0, #-2843]!	; 0xfffff4e5
   1e714:	stmpl	sl, {r1, r2, r7, ip, sp, pc}
   1e718:	cfstrsls	mvf4, [sl, #-492]	; 0xfffffe14
   1e71c:	andls	r6, r5, #1179648	; 0x120000
   1e720:	andeq	pc, r0, #79	; 0x4f
   1e724:	ldmpl	fp, {r0, r1, r2, r4, r9, fp, lr}
   1e728:	msrcc	SPSR_fxc, r3	; <illegal shifter operand>
   1e72c:	bmi	5cccc0 <rpl_re_syntax_options@@Base+0x55f1e0>
   1e730:	ldrbtmi	r4, [sl], #-2834	; 0xfffff4ee
   1e734:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1e738:	subsmi	r9, sl, r5, lsl #22
   1e73c:	andlt	sp, r6, sl, lsl r1
   1e740:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   1e744:	ldrbmi	fp, [r0, -r4]!
   1e748:	ldc2l	7, cr15, [r8, #-1020]!	; 0xfffffc04
   1e74c:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
   1e750:	stclcc	8, cr15, [r4, #-588]	; 0xfffffdb4
   1e754:	mvnle	r2, r0, lsl #22
   1e758:	stcge	14, cr10, [fp], {2}
   1e75c:	stmib	r6, {r1, r8, r9, ip, pc}^
   1e760:	strtmi	r3, [r2], -r1, lsl #6
   1e764:	ldrtmi	r4, [r0], -r9, lsr #12
   1e768:			; <UNDEFINED> instruction: 0xf7ff9401
   1e76c:	stmdacs	r0, {r0, r2, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   1e770:			; <UNDEFINED> instruction: 0xe7dcd0f7
   1e774:	cdp	7, 5, cr15, cr10, cr7, {7}
   1e778:	ldrdeq	r7, [r4], -r2
   1e77c:	andeq	r0, r0, ip, asr #9
   1e780:	andeq	r7, r4, r8, asr #7
   1e784:			; <UNDEFINED> instruction: 0x000004b4
   1e788:	andeq	r7, r4, lr, lsr #7
   1e78c:	andeq	fp, r4, sl, ror #26
   1e790:	addlt	fp, r5, r0, lsr r5
   1e794:	ldrbtmi	r4, [sp], #-3372	; 0xfffff2d4
   1e798:	stmdavc	r3, {r3, r6, r8, r9, ip, sp, pc}
   1e79c:	blcs	b6ffb4 <rpl_re_syntax_options@@Base+0xb024d4>
   1e7a0:	stmiblt	r1!, {r3, r4, ip, lr, pc}
   1e7a4:	ldrbtmi	r4, [r9], #-2345	; 0xfffff6d7
   1e7a8:			; <UNDEFINED> instruction: 0xf7e74620
   1e7ac:	blmi	a59b94 <rpl_re_syntax_options@@Base+0x9ec0b4>
   1e7b0:			; <UNDEFINED> instruction: 0xf8c3447b
   1e7b4:	cmnlt	r8, #76, 26	; 0x1300
   1e7b8:	stcleq	8, cr15, [r0, #-780]	; 0xfffffcf4
   1e7bc:			; <UNDEFINED> instruction: 0xf7e72000
   1e7c0:	blmi	959a70 <rpl_re_syntax_options@@Base+0x8ebf90>
   1e7c4:			; <UNDEFINED> instruction: 0xf8c3447b
   1e7c8:	andlt	r0, r5, r8, asr sp
   1e7cc:	stmdbmi	r2!, {r4, r5, r8, sl, fp, ip, sp, pc}
   1e7d0:			; <UNDEFINED> instruction: 0xe7e94479
   1e7d4:	blcs	3c8e8 <ASN1_STRING_length@plt+0x36080>
   1e7d8:	blmi	852f6c <rpl_re_syntax_options@@Base+0x7e548c>
   1e7dc:	stmiapl	fp!, {r5, r9, fp, lr}^
   1e7e0:	ldmdavs	fp, {r1, r3, r4, r5, r6, sl, lr}
   1e7e4:	ldclcc	8, cr15, [ip, #-776]	; 0xfffffcf8
   1e7e8:	stclcc	8, cr15, [r0, #-776]	; 0xfffffcf8
   1e7ec:	blmi	79878c <rpl_re_syntax_options@@Base+0x72acac>
   1e7f0:	stmiapl	fp!, {r0, r2, r3, r4, sl, fp, lr}^
   1e7f4:	ldmdavs	r8, {r2, r3, r4, r5, r6, sl, lr}
   1e7f8:	ldcleq	8, cr15, [ip, #-784]	; 0xfffffcf0
   1e7fc:	stcleq	8, cr15, [r0, #-784]	; 0xfffffcf0
   1e800:	ldmib	r4, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1e804:	stc	7, cr15, [r6], {231}	; 0xe7
   1e808:	sbcsle	r2, r7, r0, lsl #16
   1e80c:			; <UNDEFINED> instruction: 0xf8842301
   1e810:	ldrb	r3, [r3, r1, ror #26]
   1e814:	bmi	4f1470 <rpl_re_syntax_options@@Base+0x483990>
   1e818:	stmiapl	sl!, {r0, r1, r3, r5, r6, r7, fp, ip, lr}
   1e81c:	ldmdavs	r5, {r0, r1, r3, r4, fp, sp, lr}
   1e820:			; <UNDEFINED> instruction: 0xf7e79303
   1e824:	stmdavs	r0, {r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   1e828:	ldmib	r4!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e82c:	tstcs	r1, r3, lsl #22
   1e830:	strmi	r9, [r2], -r0, lsl #8
   1e834:	bmi	3c3040 <rpl_re_syntax_options@@Base+0x355560>
   1e838:	ldrbtmi	r4, [sl], #-1576	; 0xfffff9d8
   1e83c:	cdp	7, 1, cr15, cr0, cr7, {7}
   1e840:			; <UNDEFINED> instruction: 0xf7e72001
   1e844:	svclt	0x0000efca
   1e848:	andeq	r7, r4, sl, asr #6
   1e84c:	andeq	r2, r3, r2, lsl r6
   1e850:	andeq	fp, r4, r8, lsl #26
   1e854:	strdeq	fp, [r4], -r4
   1e858:	andeq	r4, r3, ip, lsl #21
   1e85c:	andeq	r0, r0, r8, ror #9
   1e860:	ldrdeq	fp, [r4], -r8
   1e864:	strdeq	r0, [r0], -r8
   1e868:	andeq	fp, r4, r4, asr #25
   1e86c:	andeq	r0, r0, ip, ror #9
   1e870:			; <UNDEFINED> instruction: 0x0002d4b2
   1e874:	blmi	8f1104 <rpl_re_syntax_options@@Base+0x883624>
   1e878:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   1e87c:	stcleq	8, cr15, [r0, #-840]	; 0xfffffcb8
   1e880:	bicslt	fp, r8, r0, ror r5
   1e884:	ldmdapl	r9, {r5, r8, fp, lr}^
   1e888:	addmi	r6, r8, #589824	; 0x90000
   1e88c:	ldmdbmi	pc, {r1, r2, r4, ip, lr, pc}	; <UNPREDICTABLE>
   1e890:	ldmdavs	fp, {r0, r1, r3, r4, r6, fp, ip, lr}
   1e894:	mulsle	r1, r8, r2
   1e898:	ldclcc	8, cr15, [ip, #-840]	; 0xfffffcb8
   1e89c:	svclt	0x00044298
   1e8a0:			; <UNDEFINED> instruction: 0xf8c22300
   1e8a4:	blmi	6ade1c <rpl_re_syntax_options@@Base+0x64033c>
   1e8a8:			; <UNDEFINED> instruction: 0xf8d3447b
   1e8ac:	addsmi	r2, r0, #76, 26	; 0x1300
   1e8b0:	andcs	fp, r0, #4, 30
   1e8b4:	stclcs	8, cr15, [ip, #-780]	; 0xfffffcf4
   1e8b8:	b	1adc85c <rpl_re_syntax_options@@Base+0x1a6ed7c>
   1e8bc:	andcs	r4, r0, #21504	; 0x5400
   1e8c0:	tstcs	r1, r5, lsl r6
   1e8c4:			; <UNDEFINED> instruction: 0xf503447b
   1e8c8:			; <UNDEFINED> instruction: 0x461c6652
   1e8cc:	stclne	8, cr15, [r4, #-524]	; 0xfffffdf4
   1e8d0:	stclcs	8, cr15, [r0, #-780]	; 0xfffffcf4
   1e8d4:	stclcs	8, cr15, [r1, #-524]!	; 0xfffffdf4
   1e8d8:	ldrdeq	pc, [r4], r4
   1e8dc:	bl	1e5c880 <rpl_re_syntax_options@@Base+0x1deeda0>
   1e8e0:	strpl	lr, [r1, #-2500]!	; 0xfffff63c
   1e8e4:	adcmi	r3, r6, #140, 8	; 0x8c000000
   1e8e8:	bmi	3130c8 <rpl_re_syntax_options@@Base+0x2a55e8>
   1e8ec:	mvnscc	pc, pc, asr #32
   1e8f0:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   1e8f4:	andsvs	r4, r1, fp, ror r4
   1e8f8:	stcpl	8, cr15, [r0, #-524]!	; 0xfffffdf4
   1e8fc:	svclt	0x0000bd70
   1e900:	andeq	fp, r4, r0, asr #24
   1e904:	andeq	r7, r4, r6, ror #4
   1e908:	strdeq	r0, [r0], -r8
   1e90c:	andeq	r0, r0, r8, ror #9
   1e910:	andeq	fp, r4, r0, lsl ip
   1e914:	strdeq	fp, [r4], -r4
   1e918:	andeq	r7, r4, r6, asr r8
   1e91c:	andeq	fp, r4, r4, asr #23
   1e920:	cmpcs	ip, r8, lsl #4
   1e924:	blt	fea5c928 <rpl_re_syntax_options@@Base+0xfe9eee48>
   1e928:			; <UNDEFINED> instruction: 0x21252210
   1e92c:	blt	fe95c930 <rpl_re_syntax_options@@Base+0xfe8eee50>
   1e930:	strcs	fp, [r0, #-1336]	; 0xfffffac8
   1e934:	ldrbtmi	r4, [ip], #-3082	; 0xfffff3f6
   1e938:	stceq	8, cr15, [r4, #-848]!	; 0xfffffcb0
   1e93c:	bl	125c8e0 <rpl_re_syntax_options@@Base+0x11eee00>
   1e940:	stceq	8, cr15, [ip, #-848]!	; 0xfffffcb0
   1e944:	stcpl	8, cr15, [r4, #-784]!	; 0xfffffcf0
   1e948:	bl	10dc8ec <rpl_re_syntax_options@@Base+0x106ee0c>
   1e94c:	ldceq	8, cr15, [r4, #-848]!	; 0xfffffcb0
   1e950:	stcpl	8, cr15, [ip, #-784]!	; 0xfffffcf0
   1e954:	bl	f5c8f8 <rpl_re_syntax_options@@Base+0xeeee18>
   1e958:	ldcpl	8, cr15, [r4, #-784]!	; 0xfffffcf0
   1e95c:	svclt	0x0000bd38
   1e960:	andeq	fp, r4, r2, lsl #23
   1e964:	blmi	50be4c <rpl_re_syntax_options@@Base+0x49e36c>
   1e968:	ldrbtmi	r4, [fp], #-3347	; 0xfffff2ed
   1e96c:			; <UNDEFINED> instruction: 0xf8d3447d
   1e970:	stmdblt	r8, {r6, r8, sl, fp, sp}^
   1e974:	ldclne	8, cr15, [ip, #-844]	; 0xfffffcb4
   1e978:	mulsle	r9, r1, r2
   1e97c:	stclne	8, cr15, [r0, #-780]	; 0xfffffcf4
   1e980:	ldrhtmi	lr, [r8], -sp
   1e984:	bllt	145c988 <rpl_re_syntax_options@@Base+0x13eeea8>
   1e988:	stclcc	8, cr15, [ip, #-844]	; 0xfffffcb4
   1e98c:	mulle	pc, r3, r2	; <UNPREDICTABLE>
   1e990:	cmplt	r1, ip, lsl #12
   1e994:	strmi	r4, [fp], -r9, lsl #16
   1e998:	tstcs	r1, r9, lsl #20
   1e99c:	ldrbtmi	r5, [sl], #-2088	; 0xfffff7d8
   1e9a0:			; <UNDEFINED> instruction: 0xf7e76800
   1e9a4:			; <UNDEFINED> instruction: 0x4620ed5e
   1e9a8:	ldrhtmi	lr, [r8], -sp
   1e9ac:	bllt	ff0dc9b0 <rpl_re_syntax_options@@Base+0xff06eed0>
   1e9b0:	svclt	0x0000bd38
   1e9b4:	andeq	fp, r4, lr, asr #22
   1e9b8:	andeq	r7, r4, r4, ror r1
   1e9bc:	strdeq	r0, [r0], -r8
   1e9c0:	andeq	sp, r2, sl, asr r3
   1e9c4:	ldrlt	r2, [r0, #-2049]	; 0xfffff7ff
   1e9c8:	andsle	r4, r2, r4, lsl #12
   1e9cc:	tstle	sp, sl, lsl #16
   1e9d0:	ldrbtmi	r4, [r9], #-2313	; 0xfffff6f7
   1e9d4:			; <UNDEFINED> instruction: 0xf7ff2001
   1e9d8:			; <UNDEFINED> instruction: 0xf002ffc5
   1e9dc:	stmdbmi	r7, {r0, r1, r2, r4, r8, r9, fp, ip, sp, lr, pc}
   1e9e0:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1e9e4:			; <UNDEFINED> instruction: 0x4010e8bd
   1e9e8:	stmiblt	r2, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1e9ec:	ldrbtmi	r4, [r9], #-2308	; 0xfffff6fc
   1e9f0:	stmdbmi	r4, {r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1e9f4:			; <UNDEFINED> instruction: 0xe7ed4479
   1e9f8:	andeq	sp, r2, r6, asr #6
   1e9fc:			; <UNDEFINED> instruction: 0xffffffdf
   1ea00:	andeq	sp, r2, r2, lsr #6
   1ea04:	andeq	sp, r2, r4, lsl r3
   1ea08:	cfstr32mi	mvfx11, [sp], {112}	; 0x70
   1ea0c:	orrslt	r4, r0, ip, ror r4
   1ea10:	stmiapl	r3!, {r2, r3, r8, r9, fp, lr}^
   1ea14:	stmdbmi	ip, {r0, r2, r3, r4, fp, sp, lr}
   1ea18:	andcs	r2, r0, r5, lsl #4
   1ea1c:			; <UNDEFINED> instruction: 0xf7e74479
   1ea20:	blmi	2d9658 <rpl_re_syntax_options@@Base+0x26bb78>
   1ea24:	stmiapl	r3!, {r0, r8, sp}^
   1ea28:			; <UNDEFINED> instruction: 0x4602681b
   1ea2c:	pop	{r3, r5, r9, sl, lr}
   1ea30:			; <UNDEFINED> instruction: 0xf7e74070
   1ea34:	blmi	1cde88 <rpl_re_syntax_options@@Base+0x1603a8>
   1ea38:	ldmdavs	sp, {r0, r1, r5, r6, r7, fp, ip, lr}
   1ea3c:	svclt	0x0000e7eb
   1ea40:	ldrdeq	r7, [r4], -r4
   1ea44:	strdeq	r0, [r0], -r8
   1ea48:	andeq	sp, r2, r4, lsl #6
   1ea4c:	andeq	r0, r0, ip, ror #9
   1ea50:	andeq	r0, r0, r8, ror #9
   1ea54:	andcs	r4, r5, #24, 18	; 0x60000
   1ea58:	ldrbtmi	fp, [r9], #-1288	; 0xfffffaf8
   1ea5c:	ldcmi	0, cr2, [r7], {-0}
   1ea60:	b	ffadca04 <rpl_re_syntax_options@@Base+0xffa6ef24>
   1ea64:	ldrbtmi	r4, [ip], #-2838	; 0xfffff4ea
   1ea68:	ldmdavs	sl, {r0, r1, r5, r6, r7, fp, ip, lr}
   1ea6c:	andcs	r4, r1, r1, lsl #12
   1ea70:	stmib	ip!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ea74:	blle	668a7c <rpl_re_syntax_options@@Base+0x5faf9c>
   1ea78:			; <UNDEFINED> instruction: 0xf7ff2000
   1ea7c:	stmdacs	r0, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   1ea80:	blmi	4556d8 <rpl_re_syntax_options@@Base+0x3e7bf8>
   1ea84:	ldrbtmi	r4, [sp], #-3344	; 0xfffff2f0
   1ea88:	svcne	0x002c58e6
   1ea8c:	ldrvc	pc, [r2, #-1285]!	; 0xfffffafb
   1ea90:	adcmi	lr, ip, #1
   1ea94:			; <UNDEFINED> instruction: 0xf854d00d
   1ea98:	andcs	r1, r5, #4, 30
   1ea9c:			; <UNDEFINED> instruction: 0xf7e72000
   1eaa0:	ldmdavs	r1!, {r2, r3, r6, r7, r9, fp, sp, lr, pc}
   1eaa4:	cdp	7, 13, cr15, cr10, cr7, {7}
   1eaa8:	ble	ffca8ab0 <rpl_re_syntax_options@@Base+0xffc3afd0>
   1eaac:			; <UNDEFINED> instruction: 0xf7e72003
   1eab0:	mulcs	r0, r4, lr
   1eab4:	cdp	7, 9, cr15, cr0, cr7, {7}
   1eab8:	andeq	sp, r2, r6, ror #5
   1eabc:	andeq	r7, r4, sl, ror r0
   1eac0:	andeq	r0, r0, r4, lsr #9
   1eac4:	andeq	r0, r0, r8, ror #9
   1eac8:	andeq	r5, r4, r6, lsl r7
   1eacc:	blvs	5a5ac <quoting_style_vals@@Base+0x73a8>
   1ead0:	adcmi	pc, r3, #1325400064	; 0x4f000000
   1ead4:	vqrshl.s8	<illegal reg q13.5>, q8, q10
   1ead8:	vabal.s8	<illegal reg q10.5>, d12, d7
   1eadc:	vabal.s8	q9, d0, d30
   1eae0:	vhsub.s8	d16, d11, d1
   1eae4:	vmls.i<illegal width 8>	d19, d25, d1[1]
   1eae8:	vst3.32	{d17-d19}, [pc :128], r2
   1eaec:			; <UNDEFINED> instruction: 0xf6486161
   1eaf0:			; <UNDEFINED> instruction: 0xf6c80089
   1eaf4:	ldrtcs	r0, [ip], -r8, lsl #1
   1eaf8:	cdp	0, 3, cr11, cr0, cr5, {4}
   1eafc:	vmov.f64	d23, #214	; 0xbeb00000 -0.3437500
   1eb00:	vnmla.f64	d7, d23, d7
   1eb04:	blx	fe16d54e <rpl_re_syntax_options@@Base+0xfe0ffa6e>
   1eb08:	ldrbne	r7, [pc, r3, lsl #10]
   1eb0c:	bl	ff1efb88 <rpl_re_syntax_options@@Base+0xff1820a8>
   1eb10:	blx	affae <rpl_re_syntax_options@@Base+0x424ce>
   1eb14:	blx	fe12b772 <rpl_re_syntax_options@@Base+0xfe0bdc92>
   1eb18:	ldrbne	r2, [sl, r3, lsl #8]
   1eb1c:	bl	ff0afb94 <rpl_re_syntax_options@@Base+0xff0420b4>
   1eb20:	blx	67eba <version_string@@Base+0x1b8a>
   1eb24:	blx	fe02b77e <rpl_re_syntax_options@@Base+0xfdfbdc9e>
   1eb28:	ldrbne	r2, [sl, r3]
   1eb2c:	bl	ff0afb94 <rpl_re_syntax_options@@Base+0xff0420b4>
   1eb30:	blx	1a2cba <rpl_re_syntax_options@@Base+0x1351da>
   1eb34:	ldmiblt	sp, {r4, r8, r9, ip, sp}^
   1eb38:	teqlt	r0, #116, 18	; 0x1d0000
   1eb3c:	eorcs	r9, r0, #67108864	; 0x4000000
   1eb40:	tstcs	r1, r8, lsl fp
   1eb44:	ldmdami	r8, {ip, pc}
   1eb48:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   1eb4c:	stcl	7, cr15, [r4, #924]	; 0x39c
   1eb50:	ldrbtmi	r4, [r8], #-2070	; 0xfffff7ea
   1eb54:	ldcllt	0, cr11, [r0, #20]!
   1eb58:	eorcs	r9, r0, #134217728	; 0x8000000
   1eb5c:	tstcs	r1, r1
   1eb60:	ldmdami	r4, {r0, r1, r4, r8, r9, fp, lr}
   1eb64:	strls	r4, [r0], #-1147	; 0xfffffb85
   1eb68:			; <UNDEFINED> instruction: 0xf7e74478
   1eb6c:			; <UNDEFINED> instruction: 0xe7efedb6
   1eb70:	eorcs	r9, r0, #201326592	; 0xc000000
   1eb74:	tstcs	r1, r2
   1eb78:	ldmdami	r0, {r0, r1, r2, r3, r8, r9, fp, lr}
   1eb7c:	stmib	sp, {r0, r1, r3, r4, r5, r6, sl, lr}^
   1eb80:	ldrbtmi	r5, [r8], #-1024	; 0xfffffc00
   1eb84:	stc	7, cr15, [r8, #924]!	; 0x39c
   1eb88:			; <UNDEFINED> instruction: 0xf00ce7e2
   1eb8c:	blmi	35e9e8 <rpl_re_syntax_options@@Base+0x2f0f08>
   1eb90:	tstcs	r1, r0, lsr #4
   1eb94:	andls	r4, r0, fp, ror r4
   1eb98:	ldrbtmi	r4, [r8], #-2058	; 0xfffff7f6
   1eb9c:	ldc	7, cr15, [ip, #924]	; 0x39c
   1eba0:	svclt	0x0000e7d6
   1eba4:	andeq	sp, r2, r4, lsr r2
   1eba8:	ldrdeq	ip, [r4], -r2
   1ebac:	andeq	ip, r4, sl, asr #13
   1ebb0:	andeq	sp, r2, r4, lsl r2
   1ebb4:			; <UNDEFINED> instruction: 0x0004c6b4
   1ebb8:	strdeq	sp, [r2], -r8
   1ebbc:	muleq	r4, sl, r6
   1ebc0:	strdeq	sp, [r2], -r0
   1ebc4:	andeq	ip, r4, r2, lsl #13
   1ebc8:	bmi	2717f0 <rpl_re_syntax_options@@Base+0x203d10>
   1ebcc:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   1ebd0:	eorseq	pc, r0, #13828096	; 0xd30000
   1ebd4:			; <UNDEFINED> instruction: 0xf8d3b940
   1ebd8:	tstlt	r9, r4, lsr r2
   1ebdc:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   1ebe0:	bllt	fe85ac0c <rpl_re_syntax_options@@Base+0xfe7ed12c>
   1ebe4:	ldrbmi	r4, [r0, -r8, lsl #12]!
   1ebe8:	svclt	0x0066f015
   1ebec:	andeq	r6, r4, r4, lsl pc
   1ebf0:			; <UNDEFINED> instruction: 0x000004b4
   1ebf4:	andeq	sp, r2, sl, lsr #3
   1ebf8:	ldrbmi	lr, [r0, sp, lsr #18]!
   1ebfc:	andls	fp, r1, r2, lsl #1
   1ec00:			; <UNDEFINED> instruction: 0xf0154608
   1ec04:	stmdbmi	fp!, {r0, r3, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   1ec08:	ldrbtmi	r9, [r9], #-2561	; 0xfffff5ff
   1ec0c:	andcs	r4, r1, r2, lsl #13
   1ec10:	ldm	ip, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ec14:	blle	d28c1c <rpl_re_syntax_options@@Base+0xcbb13c>
   1ec18:	ldrbmi	r4, [r0], -r7, lsr #18
   1ec1c:			; <UNDEFINED> instruction: 0xf7e74479
   1ec20:			; <UNDEFINED> instruction: 0x4604ec52
   1ec24:	svcmi	0x0025b3a8
   1ec28:			; <UNDEFINED> instruction: 0xf8df2500
   1ec2c:			; <UNDEFINED> instruction: 0xf8df8094
   1ec30:	ldrbtmi	r9, [pc], #-148	; 1ec38 <ASN1_STRING_length@plt+0x183d0>
   1ec34:	ldrbtmi	r4, [r9], #1272	; 0x4f8
   1ec38:			; <UNDEFINED> instruction: 0xf7e7e00a
   1ec3c:	vstrcc	s28, [r1, #-528]	; 0xfffffdf0
   1ec40:	strmi	r4, [r3], -r9, asr #12
   1ec44:	bne	ffb66c4c <rpl_re_syntax_options@@Base+0xffaf916c>
   1ec48:	ldc	7, cr15, [ip], #-924	; 0xfffffc64
   1ec4c:	movwlt	r4, #1540	; 0x604
   1ec50:			; <UNDEFINED> instruction: 0xf7e74620
   1ec54:			; <UNDEFINED> instruction: 0x2320ea78
   1ec58:	ldrtmi	r2, [r9], -r4, lsl #4
   1ec5c:	adcmi	r4, lr, #6291456	; 0x600000
   1ec60:	andeq	pc, r1, pc, asr #32
   1ec64:			; <UNDEFINED> instruction: 0xf7e7db04
   1ec68:	strbcs	lr, [r4, #-2226]	; 0xfffff74e
   1ec6c:	blle	228c74 <rpl_re_syntax_options@@Base+0x1bb194>
   1ec70:	strbmi	r4, [r1], -r2, lsr #12
   1ec74:			; <UNDEFINED> instruction: 0xf7e72001
   1ec78:	strmi	lr, [r3], -sl, lsr #17
   1ec7c:	strtmi	r2, [r0], -r0, lsl #22
   1ec80:			; <UNDEFINED> instruction: 0x4650dadb
   1ec84:	stmib	r4!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ec88:	rscscc	pc, pc, pc, asr #32
   1ec8c:	pop	{r1, ip, sp, pc}
   1ec90:	stmdbmi	sp, {r4, r5, r6, r7, r8, r9, sl, pc}
   1ec94:	ldrbtmi	r2, [r9], #-1
   1ec98:	ldm	r8, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ec9c:	ldrbmi	r2, [r0], -r0, lsl #16
   1eca0:			; <UNDEFINED> instruction: 0xf7e7db03
   1eca4:	mulcs	r0, r6, r9
   1eca8:			; <UNDEFINED> instruction: 0xf7e7e7f0
   1ecac:			; <UNDEFINED> instruction: 0xf04fe992
   1ecb0:			; <UNDEFINED> instruction: 0xe7eb30ff
   1ecb4:	andeq	pc, r1, r2, lsr #26
   1ecb8:	andeq	r0, r2, r8, lsr #14
   1ecbc:	andeq	sp, r2, r6, ror #2
   1ecc0:	andeq	sl, r2, r4, asr r7
   1ecc4:	andeq	r0, r2, lr, lsl #14
   1ecc8:	andeq	r2, r3, r6, asr #29
   1eccc:	andcs	r4, r5, #2129920	; 0x208000
   1ecd0:	stmmi	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
   1ecd4:	addlt	r4, r5, r9, ror r4
   1ecd8:			; <UNDEFINED> instruction: 0xf7e72000
   1ecdc:	ldmdbmi	pc!, {r1, r2, r3, r5, r7, r8, fp, sp, lr, pc}^	; <UNPREDICTABLE>
   1ece0:			; <UNDEFINED> instruction: 0xf8df2205
   1ece4:	ldrbtmi	r9, [r9], #-508	; 0xfffffe04
   1ece8:			; <UNDEFINED> instruction: 0x468244f9
   1ecec:			; <UNDEFINED> instruction: 0xf7e72000
   1ecf0:	ldmdbmi	ip!, {r2, r5, r7, r8, fp, sp, lr, pc}^
   1ecf4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1ecf8:	andcs	r4, r0, r3, lsl #12
   1ecfc:			; <UNDEFINED> instruction: 0xf7e79300
   1ed00:	ldmdbmi	r9!, {r2, r3, r4, r7, r8, fp, sp, lr, pc}^
   1ed04:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1ed08:	andcs	r4, r0, r3, lsl #12
   1ed0c:			; <UNDEFINED> instruction: 0xf7e79301
   1ed10:	ldmdbmi	r6!, {r2, r4, r7, r8, fp, sp, lr, pc}^
   1ed14:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1ed18:	andcs	r4, r0, r3, lsl #12
   1ed1c:			; <UNDEFINED> instruction: 0xf7e79302
   1ed20:	bmi	1d19358 <rpl_re_syntax_options@@Base+0x1cab878>
   1ed24:			; <UNDEFINED> instruction: 0xf8594b73
   1ed28:	ldrbtmi	r2, [fp], #-2
   1ed2c:			; <UNDEFINED> instruction: 0x46016812
   1ed30:			; <UNDEFINED> instruction: 0xf7e72001
   1ed34:	stmdacs	r0, {r2, r3, r6, fp, sp, lr, pc}
   1ed38:	blmi	1c159d8 <rpl_re_syntax_options@@Base+0x1ba7ef8>
   1ed3c:	svcmi	0x006f2600
   1ed40:			; <UNDEFINED> instruction: 0xb1bcf8df
   1ed44:	andhi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1ed48:	ldrbtmi	r4, [fp], #1151	; 0x47f
   1ed4c:	eorcs	pc, r6, r8, asr r8	; <UNPREDICTABLE>
   1ed50:	bl	24b500 <rpl_re_syntax_options@@Base+0x1dda20>
   1ed54:	strbcs	r0, [r8], #-1414	; 0xfffffa7a
   1ed58:	stmdavs	sl!, {r0, sp, lr, pc}
   1ed5c:			; <UNDEFINED> instruction: 0x4639b172
   1ed60:			; <UNDEFINED> instruction: 0xf7e72001
   1ed64:	stmdacs	r0, {r2, r4, r5, fp, sp, lr, pc}
   1ed68:			; <UNDEFINED> instruction: 0xf855db0e
   1ed6c:	strcc	r0, [r1], -r4, lsl #22
   1ed70:	stmib	r8!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1ed74:	bne	92ad84 <rpl_re_syntax_options@@Base+0x8bd2a4>
   1ed78:	stclle	12, cr2, [lr]
   1ed7c:	andcs	r4, r1, r9, asr r6
   1ed80:	stmda	r4!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1ed84:	ble	ff868d8c <rpl_re_syntax_options@@Base+0xff7fb2ac>
   1ed88:			; <UNDEFINED> instruction: 0xf7e72003
   1ed8c:	ldmdbmi	sp, {r1, r2, r5, r8, sl, fp, sp, lr, pc}^
   1ed90:	andls	r2, r3, #1
   1ed94:			; <UNDEFINED> instruction: 0xf7e74479
   1ed98:	stmdacs	r0, {r1, r3, r4, fp, sp, lr, pc}
   1ed9c:	ldmdbmi	sl, {r2, r4, r5, r6, r7, r8, r9, fp, ip, lr, pc}^
   1eda0:	andcs	r4, r1, r2, asr r6
   1eda4:			; <UNDEFINED> instruction: 0xf7e74479
   1eda8:	stmdacs	r0, {r1, r4, fp, sp, lr, pc}
   1edac:			; <UNDEFINED> instruction: 0xf7fedbec
   1edb0:	strmi	pc, [r4], -r7, asr #24
   1edb4:	stmdavc	r2, {r3, r4, r8, ip, sp, pc}
   1edb8:	bcs	459cc <_IO_stdin_used@@Base+0x718c>
   1edbc:			; <UNDEFINED> instruction: 0xf7fed17a
   1edc0:			; <UNDEFINED> instruction: 0x4604fc97
   1edc4:	ldmdbmi	r1, {r3, r4, r5, r6, r8, ip, sp, pc}^
   1edc8:	andcs	r2, r0, r5, lsl #4
   1edcc:			; <UNDEFINED> instruction: 0xf7e74479
   1edd0:			; <UNDEFINED> instruction: 0x4622e934
   1edd4:	andcs	r4, r1, r1, lsl #12
   1edd8:	svc	0x00f8f7e6
   1eddc:	blle	ff4e8de4 <rpl_re_syntax_options@@Base+0xff47b304>
   1ede0:			; <UNDEFINED> instruction: 0xf7e74620
   1ede4:	stmdbmi	sl, {r1, r2, r4, r5, r6, r7, fp, sp, lr, pc}^
   1ede8:	andcs	r2, r0, r5, lsl #4
   1edec:			; <UNDEFINED> instruction: 0xf7e74479
   1edf0:	bmi	1259288 <rpl_re_syntax_options@@Base+0x11eb7a8>
   1edf4:			; <UNDEFINED> instruction: 0x4601447a
   1edf8:			; <UNDEFINED> instruction: 0xf7e62001
   1edfc:	stmdacs	r0, {r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   1ee00:	stmdbmi	r5, {r1, r6, r7, r8, r9, fp, ip, lr, pc}^
   1ee04:	ldrbtmi	r9, [r9], #-2048	; 0xfffff800
   1ee08:	mrc2	7, 7, pc, cr6, cr15, {7}
   1ee0c:	blle	feee8e14 <rpl_re_syntax_options@@Base+0xfee7b334>
   1ee10:			; <UNDEFINED> instruction: 0xf8594b42
   1ee14:	ldmdavs	r9, {r0, r1, ip, sp}
   1ee18:	stmdals	r1, {r0, r5, r8, ip, sp, pc}
   1ee1c:	mcr2	7, 7, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   1ee20:	blle	fec68e28 <rpl_re_syntax_options@@Base+0xfebfb348>
   1ee24:			; <UNDEFINED> instruction: 0xf8594b3e
   1ee28:	ldmdavs	r9, {r0, r1, ip, sp}
   1ee2c:	stmdals	r2, {r0, r5, r8, ip, sp, pc}
   1ee30:	mcr2	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   1ee34:	blle	fe9e8e3c <rpl_re_syntax_options@@Base+0xfe97b35c>
   1ee38:	andcs	r4, r1, sl, lsr r9
   1ee3c:			; <UNDEFINED> instruction: 0xf7e64479
   1ee40:	stmdacs	r0, {r1, r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   1ee44:	ldmdbmi	r8!, {r5, r7, r8, r9, fp, ip, lr, pc}
   1ee48:	andcs	r2, r0, r5, lsl #4
   1ee4c:			; <UNDEFINED> instruction: 0xf7e74479
   1ee50:	bmi	dd9228 <rpl_re_syntax_options@@Base+0xd6b748>
   1ee54:			; <UNDEFINED> instruction: 0x4601447a
   1ee58:			; <UNDEFINED> instruction: 0xf7e62001
   1ee5c:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   1ee60:	ldmdbmi	r3!, {r1, r4, r7, r8, r9, fp, ip, lr, pc}
   1ee64:	andcs	r2, r0, r5, lsl #4
   1ee68:			; <UNDEFINED> instruction: 0xf7e74479
   1ee6c:	blmi	c9920c <rpl_re_syntax_options@@Base+0xc2b72c>
   1ee70:	andmi	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1ee74:			; <UNDEFINED> instruction: 0xf7e76821
   1ee78:	stmdacs	r0, {r1, r4, r5, r6, r7, sl, fp, sp, lr, pc}
   1ee7c:	stmdbmi	lr!, {r2, r7, r8, r9, fp, ip, lr, pc}
   1ee80:	andcs	r2, r0, r5, lsl #4
   1ee84:			; <UNDEFINED> instruction: 0xf7e74479
   1ee88:	stmdavs	r1!, {r3, r4, r6, r7, fp, sp, lr, pc}
   1ee8c:	stcl	7, cr15, [r6], #924	; 0x39c
   1ee90:			; <UNDEFINED> instruction: 0xf6ff2800
   1ee94:	stmdbmi	r9!, {r0, r3, r4, r5, r6, r8, r9, sl, fp, sp, pc}
   1ee98:	andcs	r2, r0, r5, lsl #4
   1ee9c:			; <UNDEFINED> instruction: 0xf7e74479
   1eea0:	stmdavs	r1!, {r2, r3, r6, r7, fp, sp, lr, pc}
   1eea4:	ldcl	7, cr15, [sl], {231}	; 0xe7
   1eea8:			; <UNDEFINED> instruction: 0xf6ff2800
   1eeac:	andcs	sl, r0, sp, ror #30
   1eeb0:	ldc	7, cr15, [r2], {231}	; 0xe7
   1eeb4:	ldrmi	r4, [r8], -r2, lsr #18
   1eeb8:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   1eebc:	ldm	ip!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1eec0:	strmi	r4, [r1], -r2, lsr #12
   1eec4:			; <UNDEFINED> instruction: 0xf7e62001
   1eec8:	stmdacs	r0, {r1, r7, r8, r9, sl, fp, sp, lr, pc}
   1eecc:	svcge	0x005cf6ff
   1eed0:			; <UNDEFINED> instruction: 0xf7e74620
   1eed4:			; <UNDEFINED> instruction: 0xe772e87e
   1eed8:	andeq	sp, r2, ip, asr #1
   1eedc:	andeq	sp, r2, r6, asr #1
   1eee0:	strdeq	r6, [r4], -r8
   1eee4:	andeq	sp, r2, r2, asr #1
   1eee8:	strheq	sp, [r2], -lr
   1eeec:	strheq	sp, [r2], -r6
   1eef0:	andeq	r0, r0, r4, lsr #9
   1eef4:	andeq	fp, r2, lr, lsl r4
   1eef8:	strdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   1eefc:	andeq	sl, r2, r0, asr #12
   1ef00:	andeq	r2, r3, r2, lsl lr
   1ef04:	andeq	r2, r3, r8, asr #27
   1ef08:	andeq	fp, r2, r8, lsl #25
   1ef0c:	andeq	sp, r2, ip, lsr #32
   1ef10:	andeq	sp, r2, ip, lsl r0
   1ef14:			; <UNDEFINED> instruction: 0x0002c5b4
   1ef18:	andeq	sp, r2, r6, lsl r0
   1ef1c:	andeq	r0, r0, r8, ror r4
   1ef20:			; <UNDEFINED> instruction: 0x000004b8
   1ef24:	andeq	r2, r3, r0, lsr #26
   1ef28:	andeq	ip, r2, r4, ror #31
   1ef2c:	andeq	sp, r2, r0, lsl r0
   1ef30:	andeq	sp, r2, r4
   1ef34:	andeq	r0, r0, r8, ror #9
   1ef38:	strheq	sp, [r2], -r8
   1ef3c:	ldrdeq	sp, [r2], -ip
   1ef40:	andeq	ip, r2, lr, lsr #30
   1ef44:	blmi	1ab18f0 <rpl_re_syntax_options@@Base+0x1a43e10>
   1ef48:	svcmi	0x00f0e92d
   1ef4c:			; <UNDEFINED> instruction: 0xf2ad447a
   1ef50:			; <UNDEFINED> instruction: 0x46074d7c
   1ef54:	ldmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   1ef58:	mcrmi	8, 3, r5, cr6, cr3, {6}
   1ef5c:	ldmdavs	fp, {r3, r6, r9, sl, lr}
   1ef60:	ldrbtcc	pc, [r4], #-2253	; 0xfffff733	; <UNPREDICTABLE>
   1ef64:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1ef68:	ldc	7, cr15, [r2], {231}	; 0xe7
   1ef6c:	andcc	r4, r1, lr, ror r4
   1ef70:	stcge	0, cr13, [sl, #-348]	; 0xfffffea4
   1ef74:			; <UNDEFINED> instruction: 0xf7e74628
   1ef78:	strmi	lr, [r4], -sl, lsr #19
   1ef7c:			; <UNDEFINED> instruction: 0xf0402800
   1ef80:			; <UNDEFINED> instruction: 0xf8d980a3
   1ef84:	andcs	r1, r1, #4
   1ef88:			; <UNDEFINED> instruction: 0xf7e74628
   1ef8c:			; <UNDEFINED> instruction: 0x4603e85c
   1ef90:			; <UNDEFINED> instruction: 0xf0402800
   1ef94:	ldmdbmi	r8, {r1, r2, r7, pc}^
   1ef98:			; <UNDEFINED> instruction: 0xf8df462a
   1ef9c:	stfged	f4, [r7], {96}	; 0x60
   1efa0:			; <UNDEFINED> instruction: 0xf8564d57
   1efa4:	ldrbtmi	r8, [sp], #-1
   1efa8:	stmib	sp, {r5, r8, sl, ip, sp}^
   1efac:			; <UNDEFINED> instruction: 0xf8d85008
   1efb0:	stmdage	r4, {r3, r6, r7, ip}
   1efb4:			; <UNDEFINED> instruction: 0xf8569107
   1efb8:	strls	ip, [r0], #-12
   1efbc:	ldrdmi	pc, [r0], -ip
   1efc0:			; <UNDEFINED> instruction: 0xf7e79401
   1efc4:	pkhtbmi	lr, r2, r4, asr #20
   1efc8:	cmple	fp, r0, lsl #16
   1efcc:	bleq	1d5b408 <rpl_re_syntax_options@@Base+0x1ced928>
   1efd0:	ldrdeq	pc, [r4], -r9
   1efd4:	stmib	ip!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1efd8:	ldrdeq	pc, [r0], -r9
   1efdc:	vmin.s8	q10, q0, <illegal reg q4.5>
   1efe0:			; <UNDEFINED> instruction: 0xf7e632ff
   1efe4:	mcrne	15, 0, lr, cr4, cr12, {7}
   1efe8:	stmdbmi	r6, {r1, r2, r3, r5, r8, sl, fp, ip, lr, pc}^
   1efec:			; <UNDEFINED> instruction: 0xf80b4658
   1eff0:	ldrbtmi	sl, [r9], #-4
   1eff4:	bl	ff65cf98 <rpl_re_syntax_options@@Base+0xff5ef4b8>
   1eff8:	bl	fe84b420 <rpl_re_syntax_options@@Base+0xfe7dd940>
   1effc:	strtmi	r0, [r1], -fp, lsl #8
   1f000:			; <UNDEFINED> instruction: 0xf01e4658
   1f004:	bmi	105e8d8 <rpl_re_syntax_options@@Base+0xff0df8>
   1f008:	ldrbtmi	r4, [sl], #-2873	; 0xfffff4c7
   1f00c:	ldmpl	r3, {r3, r4, r5, sp, lr}^
   1f010:			; <UNDEFINED> instruction: 0xf8dd681a
   1f014:	subsmi	r3, sl, r4, ror r4
   1f018:	vand	d13, d13, d4
   1f01c:	pop	{r2, r3, r4, r5, r6, r8, sl, fp, lr}
   1f020:	blmi	ec2fe8 <rpl_re_syntax_options@@Base+0xe55508>
   1f024:	ldmdbmi	sl!, {r0, r2, r9, sp}
   1f028:	ldmpl	r3!, {sp}^
   1f02c:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
   1f030:	stmda	r2, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f034:	strmi	r2, [r2], -r1, lsl #2
   1f038:			; <UNDEFINED> instruction: 0xf7e74620
   1f03c:	andcs	lr, r1, r2, lsl sl
   1f040:	bl	ff2dcfe4 <rpl_re_syntax_options@@Base+0xff26f504>
   1f044:	ldmib	r2!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f048:	andcs	r4, r5, #48, 22	; 0xc000
   1f04c:			; <UNDEFINED> instruction: 0x46504931
   1f050:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   1f054:			; <UNDEFINED> instruction: 0xf7e6681c
   1f058:			; <UNDEFINED> instruction: 0xf8d8eff0
   1f05c:	movwls	r3, #12488	; 0x30c8
   1f060:			; <UNDEFINED> instruction: 0xf7e79002
   1f064:	stmdavs	r0, {r1, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   1f068:	ldc	7, cr15, [r4, #920]	; 0x398
   1f06c:	movwcs	lr, #10717	; 0x29dd
   1f070:	strtmi	r4, [r0], -r1, lsl #12
   1f074:	smlabtpl	r0, sp, r9, lr
   1f078:			; <UNDEFINED> instruction: 0xf7e72101
   1f07c:	strdcs	lr, [r1], -r2
   1f080:	bl	feadd024 <rpl_re_syntax_options@@Base+0xfea6f544>
   1f084:	tstcs	r1, r1, lsr #16
   1f088:			; <UNDEFINED> instruction: 0xf8d84a23
   1f08c:	ldmdapl	r0!, {r3, r6, r7, ip, sp}
   1f090:			; <UNDEFINED> instruction: 0xf8cd447a
   1f094:	stmdavs	r0, {sp, pc}
   1f098:	stmib	r2!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f09c:			; <UNDEFINED> instruction: 0xf7e72001
   1f0a0:	vldrmi	d14, [sl, #-624]	; 0xfffffd90
   1f0a4:	andls	r2, r2, r5, lsl #4
   1f0a8:	ldmdbmi	ip, {r5, r9, sl, lr}
   1f0ac:	ldrbtmi	r5, [r9], #-2420	; 0xfffff68c
   1f0b0:			; <UNDEFINED> instruction: 0xf7e66824
   1f0b4:	blls	dafc4 <rpl_re_syntax_options@@Base+0x6d4e4>
   1f0b8:	strmi	r2, [r2], -r1, lsl #2
   1f0bc:			; <UNDEFINED> instruction: 0xf7e74620
   1f0c0:	ldrdcs	lr, [r1], -r0
   1f0c4:	bl	fe25d068 <rpl_re_syntax_options@@Base+0xfe1ef588>
   1f0c8:	andcs	r4, r5, #16, 22	; 0x4000
   1f0cc:	andcs	r4, r0, r4, lsl r9
   1f0d0:	ldrbtmi	r5, [r9], #-2291	; 0xfffff70d
   1f0d4:			; <UNDEFINED> instruction: 0xf7e6681d
   1f0d8:			; <UNDEFINED> instruction: 0x4623efb0
   1f0dc:	strmi	r2, [r2], -r1, lsl #2
   1f0e0:			; <UNDEFINED> instruction: 0xf7e74628
   1f0e4:			; <UNDEFINED> instruction: 0x2001e9be
   1f0e8:	bl	1ddd08c <rpl_re_syntax_options@@Base+0x1d6f5ac>
   1f0ec:	muleq	r4, r4, fp
   1f0f0:	andeq	r0, r0, ip, asr #9
   1f0f4:	andeq	r6, r4, r4, ror fp
   1f0f8:			; <UNDEFINED> instruction: 0x000004b4
   1f0fc:	andeq	r0, r0, r8, asr #9
   1f100:	andeq	ip, r4, r6, ror r2
   1f104:	muleq	r3, lr, r8
   1f108:	ldrdeq	r6, [r4], -r6	; <UNPREDICTABLE>
   1f10c:	strdeq	r0, [r0], -r8
   1f110:	andeq	ip, r2, ip, lsl #31
   1f114:	andeq	sp, r2, r6
   1f118:			; <UNDEFINED> instruction: 0x0002cfb0
   1f11c:	andeq	ip, r2, sl, asr pc
   1f120:	strdeq	ip, [r2], -sl
   1f124:	mvnsmi	lr, sp, lsr #18
   1f128:	stmdavs	r4, {r1, r2, r9, sl, lr}
   1f12c:	stmdavs	pc, {r0, r2, r3, r9, sl, lr}	; <UNPREDICTABLE>
   1f130:			; <UNDEFINED> instruction: 0xf8d4b18c
   1f134:			; <UNDEFINED> instruction: 0xf1b88004
   1f138:	andle	r0, lr, r0, lsl #30
   1f13c:	andscs	r6, r0, r7, ror #1
   1f140:	blx	ffbdb19e <rpl_re_syntax_options@@Base+0xffb6d6be>
   1f144:	andvs	r2, r2, r0, lsl #4
   1f148:	addvs	r6, r2, r2, asr #32
   1f14c:	eorsvs	r6, r0, r2, asr #1
   1f150:	pop	{r2, r3, r5, sp, lr}
   1f154:			; <UNDEFINED> instruction: 0x463c81f0
   1f158:	stmdavs	r0!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   1f15c:	svc	0x0038f7e6
   1f160:			; <UNDEFINED> instruction: 0xf8c46860
   1f164:			; <UNDEFINED> instruction: 0xf7e68000
   1f168:	stmiavs	r0!, {r2, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   1f16c:	andhi	pc, r4, r4, asr #17
   1f170:	svc	0x002ef7e6
   1f174:			; <UNDEFINED> instruction: 0xf8c44620
   1f178:	ldrtmi	r8, [ip], -r8
   1f17c:	svclt	0x0000e7e2
   1f180:	svcmi	0x00f0e92d
   1f184:	stc	3, cr2, [sp, #-0]
   1f188:	ldrmi	r8, [sp], -r6, lsl #22
   1f18c:	ldrcs	pc, [r0, #2271]	; 0x8df
   1f190:	ldrls	pc, [r0, #2271]	; 0x8df
   1f194:	bne	fe45a9c0 <rpl_re_syntax_options@@Base+0xfe3ecee0>
   1f198:	strne	pc, [ip, #2271]	; 0x8df
   1f19c:			; <UNDEFINED> instruction: 0xf8dfb091
   1f1a0:	ldrbtmi	r7, [r9], #-1420	; 0xfffffa74
   1f1a4:	strdls	r4, [r8], -r9
   1f1a8:	stmpl	sl, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   1f1ac:	andls	r6, pc, #1179648	; 0x120000
   1f1b0:	andeq	pc, r0, #79	; 0x4f
   1f1b4:	movwcc	lr, #47565	; 0xb9cd
   1f1b8:	bge	383ddc <rpl_re_syntax_options@@Base+0x3162fc>
   1f1bc:	movwls	r9, #58125	; 0xe30d
   1f1c0:	vmla.f64	d10, d9, d12
   1f1c4:	vmov	s16, r2
   1f1c8:	blge	3adc10 <rpl_re_syntax_options@@Base+0x340130>
   1f1cc:	bcc	fe45a9fc <rpl_re_syntax_options@@Base+0xfe3ecf1c>
   1f1d0:	vmla.f64	d10, d10, d11
   1f1d4:			; <UNDEFINED> instruction: 0xf8df3a10
   1f1d8:	ldrbtmi	r3, [fp], #-1368	; 0xfffffaa8
   1f1dc:	bcc	45aa04 <rpl_re_syntax_options@@Base+0x3ecf24>
   1f1e0:	bcc	fe45aa4c <rpl_re_syntax_options@@Base+0xfe3ecf6c>
   1f1e4:	cdp	2, 1, cr2, cr10, cr10, {0}
   1f1e8:	vmov	r1, s21
   1f1ec:			; <UNDEFINED> instruction: 0xf7e70a10
   1f1f0:	stmdacs	r0, {r2, r6, r8, fp, sp, lr, pc}
   1f1f4:	andhi	pc, r6, #64, 6
   1f1f8:	blls	20622c <rpl_re_syntax_options@@Base+0x19874c>
   1f1fc:	movwls	r3, #29441	; 0x7301
   1f200:	blcs	3d294 <ASN1_STRING_length@plt+0x36a2c>
   1f204:	subshi	pc, r0, #0
   1f208:	stmdale	r5, {r0, r2, r3, r8, r9, fp, sp}
   1f20c:	stmdale	r5, {r3, r8, r9, fp, sp}
   1f210:	tstle	sp, r3, lsl #26
   1f214:	strb	r2, [r3, r3, lsl #10]!
   1f218:	tstle	r7, r0, lsr #22
   1f21c:	svccc	0x0001f814
   1f220:	mvnsle	r2, r0, lsl #22
   1f224:	svclt	0x00082d03
   1f228:	and	r2, r1, r0, lsl #10
   1f22c:	rscsle	r2, r1, r3, lsl #26
   1f230:	bcs	3d2c0 <ASN1_STRING_length@plt+0x36a58>
   1f234:			; <UNDEFINED> instruction: 0xf8dfd0d4
   1f238:	bcs	388630 <rpl_re_syntax_options@@Base+0x31ab50>
   1f23c:	ldrbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   1f240:	ldrbtmi	r4, [fp], #-1274	; 0xfffffb06
   1f244:	vcgt.s8	d9, d0, d9
   1f248:	bcs	23f71c <rpl_re_syntax_options@@Base+0x1d1c3c>
   1f24c:	stmdavc	r2!, {r3, r4, r7, r8, r9, sl, fp, ip, sp, pc}
   1f250:	msrhi	LR_usr, r0
   1f254:	bcs	27e5c <ASN1_STRING_length@plt+0x215f4>
   1f258:	addshi	pc, r4, r0
   1f25c:	blcs	30cf0 <ASN1_STRING_length@plt+0x2a488>
   1f260:	teqhi	r4, r0	; <UNPREDICTABLE>
   1f264:			; <UNDEFINED> instruction: 0xf0002a22
   1f268:	bcs	173f824 <rpl_re_syntax_options@@Base+0x16d1d44>
   1f26c:	mrshi	pc, (UNDEF: 65)	; <UNPREDICTABLE>
   1f270:	svccs	0x0001f81b
   1f274:	mvnsle	r2, r0, lsl #20
   1f278:	blcs	1a6c2c <rpl_re_syntax_options@@Base+0x13914c>
   1f27c:	sbcshi	pc, fp, r0, lsl #4
   1f280:			; <UNDEFINED> instruction: 0xf013e8df
   1f284:	adcseq	r0, lr, lr, asr #1
   1f288:	ldrsbteq	r0, [r1], r9
   1f28c:	andseq	r0, r2, r2, lsl #1
   1f290:	blls	31f2b4 <rpl_re_syntax_options@@Base+0x2b17d4>
   1f294:			; <UNDEFINED> instruction: 0xf0002b00
   1f298:			; <UNDEFINED> instruction: 0x465c80d1
   1f29c:	bcs	3d32c <ASN1_STRING_length@plt+0x36ac4>
   1f2a0:	addhi	pc, r5, r0, asr #32
   1f2a4:	ldr	r2, [fp, r0, lsl #10]
   1f2a8:	blcs	45ee0 <_IO_stdin_used@@Base+0x76a0>
   1f2ac:			; <UNDEFINED> instruction: 0x4626d1f5
   1f2b0:			; <UNDEFINED> instruction: 0xf8df465c
   1f2b4:	strcs	fp, [r6, #-1160]	; 0xfffffb78
   1f2b8:			; <UNDEFINED> instruction: 0xf8df44fb
   1f2bc:	andcs	r3, r5, #132, 8	; 0x84000000
   1f2c0:	andcs	r4, r0, r1, asr r6
   1f2c4:			; <UNDEFINED> instruction: 0xf8d358fb
   1f2c8:			; <UNDEFINED> instruction: 0xf7e68000
   1f2cc:			; <UNDEFINED> instruction: 0xf8dfeeb6
   1f2d0:	andls	r3, r6, r4, ror r4
   1f2d4:	ldmpl	fp!, {r3, r4, r6, r9, sl, lr}^
   1f2d8:	movwls	r6, #22555	; 0x581b
   1f2dc:	blx	18db338 <rpl_re_syntax_options@@Base+0x186d858>
   1f2e0:	blls	185b00 <rpl_re_syntax_options@@Base+0x118020>
   1f2e4:	tstls	r2, r1, lsl #12
   1f2e8:	strbmi	r9, [r0], -r7, lsl #18
   1f2ec:	stmdbls	r8, {r0, r8, ip, pc}
   1f2f0:	mrscs	r9, (UNDEF: 17)
   1f2f4:	ldm	r4!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f2f8:	cmple	r4, r0, lsl #26
   1f2fc:	ldrtmi	r4, [r0], -r9, asr #12
   1f300:	b	195d2a4 <rpl_re_syntax_options@@Base+0x18ef7c4>
   1f304:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1f308:	rscshi	pc, pc, r0
   1f30c:	bne	45ab74 <rpl_re_syntax_options@@Base+0x3ed094>
   1f310:			; <UNDEFINED> instruction: 0xf7e74630
   1f314:	stmdacs	r0, {r2, r3, r4, r6, r9, fp, sp, lr, pc}
   1f318:	msrhi	CPSR_, r0
   1f31c:	strtne	pc, [r8], #-2271	; 0xfffff721
   1f320:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   1f324:	b	14dd2c8 <rpl_re_syntax_options@@Base+0x146f7e8>
   1f328:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1f32c:	addhi	pc, ip, r0, asr #32
   1f330:	bcs	3d3c0 <ASN1_STRING_length@plt+0x36b58>
   1f334:			; <UNDEFINED> instruction: 0x81bcf000
   1f338:			; <UNDEFINED> instruction: 0xf04f2a0d
   1f33c:	vrshl.s8	d0, d2, d0
   1f340:	bcs	23f624 <rpl_re_syntax_options@@Base+0x1d1b44>
   1f344:	stmdavc	r3!, {r1, r3, r7, r8, fp, ip, lr, pc}^
   1f348:	bleq	9b760 <rpl_re_syntax_options@@Base+0x2dc80>
   1f34c:	blcs	30bbc <ASN1_STRING_length@plt+0x2a354>
   1f350:	svcge	0x0046f43f
   1f354:	vqdmulh.s<illegal width 8>	d18, d0, d13
   1f358:	blcs	83f5d4 <rpl_re_syntax_options@@Base+0x7d1af4>
   1f35c:			; <UNDEFINED> instruction: 0x81aaf000
   1f360:			; <UNDEFINED> instruction: 0xf0002b23
   1f364:	blcs	8bfa00 <rpl_re_syntax_options@@Base+0x851f20>
   1f368:	bicshi	pc, r3, r0, asr #32
   1f36c:			; <UNDEFINED> instruction: 0x4623465c
   1f370:			; <UNDEFINED> instruction: 0xf803785a
   1f374:	bcs	29f80 <ASN1_STRING_length@plt+0x23718>
   1f378:	stmdavc	r2!, {r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   1f37c:	bcs	27f88 <ASN1_STRING_length@plt+0x21720>
   1f380:	svcge	0x006cf47f
   1f384:	ldrb	r4, [r7, -r3, lsr #13]!
   1f388:	blcs	45fc0 <_IO_stdin_used@@Base+0x7780>
   1f38c:	tsthi	r3, r0	; <UNPREDICTABLE>
   1f390:			; <UNDEFINED> instruction: 0xf7e66898
   1f394:	stcls	14, cr14, [ip, #-120]	; 0xffffff88
   1f398:	movwcs	r4, #1568	; 0x620
   1f39c:	adcvs	r4, fp, ip, asr r6
   1f3a0:	blx	fe2db3fe <rpl_re_syntax_options@@Base+0xfe26d91e>
   1f3a4:	stmdavc	r2!, {r3, r5, r7, sp, lr}
   1f3a8:			; <UNDEFINED> instruction: 0xf43f2a00
   1f3ac:	bcs	38b1a0 <rpl_re_syntax_options@@Base+0x31d6c0>
   1f3b0:	streq	pc, [r0, #-79]	; 0xffffffb1
   1f3b4:	bcs	2555ac <rpl_re_syntax_options@@Base+0x1e7acc>
   1f3b8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   1f3bc:	svcge	0x004ef67f
   1f3c0:	stclne	8, cr7, [r6], #-392	; 0xfffffe78
   1f3c4:			; <UNDEFINED> instruction: 0xf43f2a00
   1f3c8:	bcs	38affc <rpl_re_syntax_options@@Base+0x31d51c>
   1f3cc:	rschi	pc, sl, r0, asr #4
   1f3d0:			; <UNDEFINED> instruction: 0xf0002a20
   1f3d4:	bcs	8ff7b8 <rpl_re_syntax_options@@Base+0x891cd8>
   1f3d8:	svcge	0x0002f43f
   1f3dc:			; <UNDEFINED> instruction: 0xf0402a22
   1f3e0:			; <UNDEFINED> instruction: 0x4634819d
   1f3e4:	cdp	7, 1, cr14, cr9, cr3, {6}
   1f3e8:	vmov	r1, s16
   1f3ec:			; <UNDEFINED> instruction: 0xf7ff0a90
   1f3f0:			; <UNDEFINED> instruction: 0x4620fe99
   1f3f4:			; <UNDEFINED> instruction: 0xf0159d0c
   1f3f8:			; <UNDEFINED> instruction: 0x465cfb5f
   1f3fc:	ldrb	r6, [r2, r8, lsr #32]
   1f400:	blcs	46038 <_IO_stdin_used@@Base+0x77f8>
   1f404:	sbcshi	pc, r0, r0
   1f408:			; <UNDEFINED> instruction: 0xf7e66858
   1f40c:	stcls	13, cr14, [ip, #-904]	; 0xfffffc78
   1f410:	movwcs	r4, #1568	; 0x620
   1f414:	rsbvs	r4, fp, ip, asr r6
   1f418:	blx	13db476 <rpl_re_syntax_options@@Base+0x136d996>
   1f41c:	strb	r6, [r2, r8, rrx]
   1f420:	blcs	46058 <_IO_stdin_used@@Base+0x7818>
   1f424:	svcge	0x0039f47f
   1f428:	ldrbmi	r4, [ip], -r6, lsr #12
   1f42c:	tstlt	ip, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   1f430:	ldrbtmi	r2, [fp], #1281	; 0x501
   1f434:	strtmi	lr, [r6], -r1, asr #14
   1f438:			; <UNDEFINED> instruction: 0xe75d465c
   1f43c:	strcs	r4, [r7, #-1574]	; 0xfffff9da
   1f440:			; <UNDEFINED> instruction: 0xf8dd465c
   1f444:	ldr	fp, [r8, -r4, lsr #32]!
   1f448:	ldrtmi	r4, [r0], -r1, asr #19
   1f44c:			; <UNDEFINED> instruction: 0xf7e74479
   1f450:	stmdacs	r0, {r1, r2, r3, r4, r5, r7, r8, fp, sp, lr, pc}
   1f454:	mrcge	4, 6, APSR_nzcv, cr14, cr15, {1}
   1f458:			; <UNDEFINED> instruction: 0x463049be
   1f45c:			; <UNDEFINED> instruction: 0xf7e74479
   1f460:			; <UNDEFINED> instruction: 0x4603e9b6
   1f464:			; <UNDEFINED> instruction: 0xf0402800
   1f468:	stmdavc	r2!, {r2, r4, r5, r7, pc}
   1f46c:			; <UNDEFINED> instruction: 0xf0002a00
   1f470:	bcs	37f9b0 <rpl_re_syntax_options@@Base+0x311ed0>
   1f474:	streq	pc, [r4, #-79]	; 0xffffffb1
   1f478:	bcs	2554e8 <rpl_re_syntax_options@@Base+0x1e7a08>
   1f47c:	mcrge	6, 7, pc, cr14, cr15, {3}	; <UNPREDICTABLE>
   1f480:			; <UNDEFINED> instruction: 0xf1047863
   1f484:	ldrmi	r0, [sl], -r1, lsl #22
   1f488:			; <UNDEFINED> instruction: 0xf0002b00
   1f48c:	blcs	37f994 <rpl_re_syntax_options@@Base+0x311eb4>
   1f490:	tsthi	r8, r0, lsl #4	; <UNPREDICTABLE>
   1f494:	ldrbmi	r2, [ip], -r8, lsl #20
   1f498:	stmdavc	r2!, {r3, r4, r7, r8, r9, sl, fp, ip, sp, pc}
   1f49c:	mrcge	6, 6, APSR_nzcv, cr10, cr15, {3}
   1f4a0:	strcc	r7, [r1], #-2146	; 0xfffff79e
   1f4a4:			; <UNDEFINED> instruction: 0xf43f2a00
   1f4a8:	bcs	38af1c <rpl_re_syntax_options@@Base+0x31d43c>
   1f4ac:	mcrge	6, 6, pc, cr13, cr15, {3}	; <UNPREDICTABLE>
   1f4b0:	rscsle	r2, r5, r0, lsr #20
   1f4b4:			; <UNDEFINED> instruction: 0xf43f2a23
   1f4b8:	bcs	8caf0c <rpl_re_syntax_options@@Base+0x85d42c>
   1f4bc:			; <UNDEFINED> instruction: 0xf0407823
   1f4c0:	blcs	3f96c <_IO_stdin_used@@Base+0x112c>
   1f4c4:	svcge	0x0053f47f
   1f4c8:	ldrb	r4, [r5], r3, lsr #13
   1f4cc:	stmdale	fp, {r0, r2, r3, r9, fp, sp}
   1f4d0:			; <UNDEFINED> instruction: 0xf67f2a08
   1f4d4:			; <UNDEFINED> instruction: 0xf89baecd
   1f4d8:	blcs	2b4e0 <ASN1_STRING_length@plt+0x24c78>
   1f4dc:	mcrge	4, 6, pc, cr12, cr15, {1}	; <UNPREDICTABLE>
   1f4e0:			; <UNDEFINED> instruction: 0xf80b2300
   1f4e4:	strb	r3, [r7], r1, lsl #22
   1f4e8:	rscsle	r2, r4, r0, lsr #20
   1f4ec:			; <UNDEFINED> instruction: 0xf47f2a5c
   1f4f0:			; <UNDEFINED> instruction: 0xf89baebf
   1f4f4:	bcs	274fc <ASN1_STRING_length@plt+0x20c94>
   1f4f8:	mrcge	4, 5, APSR_nzcv, cr10, cr15, {1}
   1f4fc:	ldmdavc	r1, {r1, r3, r4, r6, r9, sl, lr}^
   1f500:	blne	9d510 <rpl_re_syntax_options@@Base+0x2fa30>
   1f504:	mvnsle	r2, r0, lsl #18
   1f508:	stmdavc	r2!, {r1, r4, r5, r7, r9, sl, sp, lr, pc}
   1f50c:	bcs	28918 <ASN1_STRING_length@plt+0x220b0>
   1f510:	mcrge	4, 3, pc, cr6, cr15, {1}	; <UNPREDICTABLE>
   1f514:	stmiale	fp, {r0, r2, r3, r9, fp, sp}^
   1f518:			; <UNDEFINED> instruction: 0xf67f2a08
   1f51c:	stmdavc	r2!, {r0, r1, r2, r3, r4, r7, r9, sl, fp, sp, pc}^
   1f520:	bleq	19a138 <rpl_re_syntax_options@@Base+0x12c658>
   1f524:			; <UNDEFINED> instruction: 0xf43f2a00
   1f528:	bcs	38ae9c <rpl_re_syntax_options@@Base+0x31d3bc>
   1f52c:	bcs	855bfc <rpl_re_syntax_options@@Base+0x7e811c>
   1f530:	addhi	pc, lr, r0
   1f534:			; <UNDEFINED> instruction: 0xf43f2a23
   1f538:	bcs	8cae8c <rpl_re_syntax_options@@Base+0x85d3ac>
   1f53c:	svcge	0x0016f43f
   1f540:	pkhtb	r4, r7, ip, asr #12
   1f544:	mulcc	r0, fp, r8
   1f548:			; <UNDEFINED> instruction: 0xf43f2b00
   1f54c:			; <UNDEFINED> instruction: 0x465bae95
   1f550:			; <UNDEFINED> instruction: 0xf803785a
   1f554:	bcs	2a160 <ASN1_STRING_length@plt+0x238f8>
   1f558:			; <UNDEFINED> instruction: 0xe7bcd1fa
   1f55c:	cdp	0, 1, cr9, cr9, cr5, {0}
   1f560:	vmov	r1, s16
   1f564:			; <UNDEFINED> instruction: 0xf7ff0a90
   1f568:	stmdavc	r2!, {r0, r2, r3, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   1f56c:			; <UNDEFINED> instruction: 0xf43f2a00
   1f570:	bcs	38afdc <rpl_re_syntax_options@@Base+0x31d4fc>
   1f574:	bcs	2557ec <rpl_re_syntax_options@@Base+0x1e7d0c>
   1f578:			; <UNDEFINED> instruction: 0xf67f9b05
   1f57c:	stmdavc	r3!, {r0, r1, r2, r3, r5, r6, r9, sl, fp, sp, pc}^
   1f580:	ldrmi	r1, [sl], -r6, ror #24
   1f584:			; <UNDEFINED> instruction: 0xf43f2b00
   1f588:	blcs	38ae3c <rpl_re_syntax_options@@Base+0x31d35c>
   1f58c:	blcs	8559bc <rpl_re_syntax_options@@Base+0x7e7edc>
   1f590:	blcs	9135f8 <rpl_re_syntax_options@@Base+0x8a5b18>
   1f594:	mcrge	4, 1, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
   1f598:			; <UNDEFINED> instruction: 0xf43f2b22
   1f59c:	ldrtmi	sl, [r4], -r2, lsr #30
   1f5a0:			; <UNDEFINED> instruction: 0xe657461a
   1f5a4:			; <UNDEFINED> instruction: 0xe6504634
   1f5a8:	ldrbmi	r4, [ip], -r6, lsr #12
   1f5ac:	ldrdlt	pc, [r8, pc]!	; <UNPREDICTABLE>
   1f5b0:	ldrbtmi	r2, [fp], #1282	; 0x502
   1f5b4:	strtmi	lr, [r6], -r1, lsl #13
   1f5b8:			; <UNDEFINED> instruction: 0xf8df465c
   1f5bc:	strcs	fp, [r5, #-416]	; 0xfffffe60
   1f5c0:			; <UNDEFINED> instruction: 0xe67a44fb
   1f5c4:	strcc	r4, [r1], #-1588	; 0xfffff9cc
   1f5c8:	bcs	3d658 <ASN1_STRING_length@plt+0x36df0>
   1f5cc:	svcge	0x006df47f
   1f5d0:	stmdbmi	r3!, {r1, r2, r9, sl, sp, lr, pc}^
   1f5d4:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   1f5d8:	ldm	r8!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1f5dc:	stmdacs	r0, {r0, r1, r9, sl, lr}
   1f5e0:	stmdavc	r2!, {r0, r2, r3, r4, r5, r8, ip, lr, pc}
   1f5e4:	bcs	38bb74 <rpl_re_syntax_options@@Base+0x31e094>
   1f5e8:	streq	pc, [r5, #-79]	; 0xffffffb1
   1f5ec:	svcge	0x0060f63f
   1f5f0:			; <UNDEFINED> instruction: 0xf67f2a08
   1f5f4:	stmdavc	r2!, {r0, r1, r4, r5, r9, sl, fp, sp, pc}^
   1f5f8:	bleq	9ba10 <rpl_re_syntax_options@@Base+0x2df30>
   1f5fc:	orrsle	r2, r4, r0, lsl #20
   1f600:	strb	r2, [sp, #1285]!	; 0x505
   1f604:	strcs	r9, [r0], #-2059	; 0xfffff7f5
   1f608:	stcl	7, cr15, [r2], #920	; 0x398
   1f60c:	bne	45ae78 <rpl_re_syntax_options@@Base+0x3ed398>
   1f610:	beq	fe45ae78 <rpl_re_syntax_options@@Base+0xfe3ed398>
   1f614:			; <UNDEFINED> instruction: 0xf7ff940b
   1f618:	stmdals	ip, {r0, r2, r7, r8, sl, fp, ip, sp, lr, pc}
   1f61c:	ldcl	7, cr15, [r8], {230}	; 0xe6
   1f620:	stmib	sp, {r0, r2, r3, fp, ip, pc}^
   1f624:	stmdblt	r8, {r2, r3, sl}
   1f628:	ldrmi	lr, [r8], -r5
   1f62c:	sbcvs	r6, r4, r3, asr #17
   1f630:	blcs	30e48 <ASN1_STRING_length@plt+0x2a5e0>
   1f634:	bmi	1313e20 <rpl_re_syntax_options@@Base+0x12a6340>
   1f638:	ldrbtmi	r4, [sl], #-2873	; 0xfffff4c7
   1f63c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f640:	subsmi	r9, sl, pc, lsl #22
   1f644:	andslt	sp, r1, r8, ror #2
   1f648:	blhi	1da944 <rpl_re_syntax_options@@Base+0x16ce64>
   1f64c:	svchi	0x00f0e8bd
   1f650:	strcc	r4, [r1], #-1628	; 0xfffff9a4
   1f654:	bcs	3d6e4 <ASN1_STRING_length@plt+0x36e7c>
   1f658:	svcge	0x0027f47f
   1f65c:	stmdbmi	r2, {r6, r7, r8, sl, sp, lr, pc}^
   1f660:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   1f664:	ldm	r2!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   1f668:	stmiblt	r8, {r0, r1, r9, sl, lr}
   1f66c:	strcs	r7, [r6, #-2082]	; 0xfffff7de
   1f670:			; <UNDEFINED> instruction: 0xf43f2a00
   1f674:	bcs	38ad50 <rpl_re_syntax_options@@Base+0x31d270>
   1f678:	svcge	0x001af63f
   1f67c:			; <UNDEFINED> instruction: 0xf67f2a08
   1f680:	stmdavc	r2!, {r0, r2, r3, r5, r6, r7, r8, sl, fp, sp, pc}^
   1f684:	bleq	9ba9c <rpl_re_syntax_options@@Base+0x2dfbc>
   1f688:			; <UNDEFINED> instruction: 0xf47f2a00
   1f68c:	str	sl, [r7, #3918]!	; 0xf4e
   1f690:			; <UNDEFINED> instruction: 0x46304936
   1f694:			; <UNDEFINED> instruction: 0xf7e74479
   1f698:			; <UNDEFINED> instruction: 0x4603e89a
   1f69c:	stmdavc	r2!, {r6, r7, r8, fp, ip, sp, pc}
   1f6a0:	bcs	28ac4 <ASN1_STRING_length@plt+0x2225c>
   1f6a4:	ldr	sp, [fp, #487]	; 0x1e7
   1f6a8:	svclt	0x00082d03
   1f6ac:	ldr	r2, [r7, #1280]	; 0x500
   1f6b0:	ldr	r2, [r5, #1282]	; 0x502
   1f6b4:	strcs	r4, [r2, #-1628]	; 0xfffff9a4
   1f6b8:	strcc	r7, [r1], #-2146	; 0xfffff79e
   1f6bc:			; <UNDEFINED> instruction: 0xf47f2a00
   1f6c0:	str	sl, [sp, #3828]	; 0xef4
   1f6c4:	sbcle	r2, r3, r0, lsr #22
   1f6c8:			; <UNDEFINED> instruction: 0xf47f2b23
   1f6cc:	str	sl, [r7, #3660]	; 0xe4c
   1f6d0:	andcs	r4, r5, #27648	; 0x6c00
   1f6d4:	strtmi	r4, [r8], -r6, lsr #18
   1f6d8:	ldrbtmi	r5, [r9], #-2299	; 0xfffff705
   1f6dc:	ldrdlt	pc, [r0], -r3
   1f6e0:	stc	7, cr15, [sl], #920	; 0x398
   1f6e4:	tstcs	r1, r7, lsl fp
   1f6e8:			; <UNDEFINED> instruction: 0x960258fb
   1f6ec:	strls	r9, [r1], -r7, lsl #28
   1f6f0:	ldmdavs	fp, {r3, r9, sl, fp, ip, pc}
   1f6f4:	strmi	r9, [r2], -r0, lsl #12
   1f6f8:			; <UNDEFINED> instruction: 0xf7e64658
   1f6fc:	stmdavc	r2!, {r1, r4, r5, r7, r9, sl, fp, sp, lr, pc}
   1f700:			; <UNDEFINED> instruction: 0xf43f2a00
   1f704:	bcs	38ae48 <rpl_re_syntax_options@@Base+0x31d368>
   1f708:	mrcge	6, 6, APSR_nzcv, cr2, cr15, {1}
   1f70c:	strcs	lr, [r4, #-1619]	; 0xfffff9ad
   1f710:	ldrbmi	lr, [ip], -r6, ror #10
   1f714:	ldr	r4, [sp, #1562]	; 0x61a
   1f718:	cdp	7, 8, cr15, cr8, cr6, {7}
   1f71c:	ldr	r4, [r9, #1588]	; 0x634
   1f720:	andeq	r0, r0, ip, asr #9
   1f724:	andeq	r1, r3, r8, asr r4
   1f728:	andeq	r6, r4, lr, lsr r9
   1f72c:	andeq	r6, r4, r8, lsr r9
   1f730:	andeq	r1, r3, r2, lsr r4
   1f734:	andeq	r1, r3, r4, lsl #8
   1f738:	andeq	r1, r3, r2, asr #7
   1f73c:	andeq	r1, r3, ip, lsr r3
   1f740:	strdeq	r0, [r0], -r8
   1f744:	andeq	r0, r0, ip, ror #9
   1f748:	andeq	ip, r2, r6, lsr #11
   1f74c:	andeq	r1, r3, sl, asr #3
   1f750:	andeq	r1, r3, r8, asr #3
   1f754:	andeq	r1, r3, r0, asr #3
   1f758:	andeq	ip, r2, r6, lsl r3
   1f75c:	andeq	r0, r3, ip, lsr r9
   1f760:	andeq	r0, r3, r6, lsr #18
   1f764:	andeq	r6, r4, r6, lsr #9
   1f768:	muleq	r3, r2, pc	; <UNPREDICTABLE>
   1f76c:	andeq	r0, r3, r0, ror pc
   1f770:	andeq	r0, r3, sl, asr #30
   1f774:	blmi	34cc5c <rpl_re_syntax_options@@Base+0x2df17c>
   1f778:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   1f77c:			; <UNDEFINED> instruction: 0x4625b17c
   1f780:	stmdavs	r8!, {r2, r5, r6, r7, fp, sp, lr}^
   1f784:	stc	7, cr15, [r4], #-920	; 0xfffffc68
   1f788:			; <UNDEFINED> instruction: 0xf7e668a8
   1f78c:	stmdavs	r8!, {r1, r5, sl, fp, sp, lr, pc}
   1f790:	ldc	7, cr15, [lr], {230}	; 0xe6
   1f794:			; <UNDEFINED> instruction: 0xf7e64628
   1f798:	stccs	12, cr14, [r0], {28}
   1f79c:	blmi	113f60 <rpl_re_syntax_options@@Base+0xa6480>
   1f7a0:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   1f7a4:	ldclt	0, cr6, [r8, #-360]!	; 0xfffffe98
   1f7a8:	andeq	sp, r4, ip, lsr ip
   1f7ac:	andeq	sp, r4, r2, lsl ip
   1f7b0:	svcmi	0x00f0e92d
   1f7b4:	ldclmi	0, cr11, [r0, #-652]!	; 0xfffffd74
   1f7b8:	ldclmi	15, cr10, [r0], #-8
   1f7bc:	ldrbtmi	r4, [sp], #-1550	; 0xfffff9f2
   1f7c0:			; <UNDEFINED> instruction: 0x91bcf8df
   1f7c4:			; <UNDEFINED> instruction: 0xc1bcf8df
   1f7c8:	ldrbtmi	r5, [r9], #2348	; 0x92c
   1f7cc:	ldrdne	pc, [r8], r7	; <UNPREDICTABLE>
   1f7d0:	ldrbvs	r6, [ip, r4, lsr #16]!
   1f7d4:	streq	pc, [r0], #-79	; 0xffffffb1
   1f7d8:			; <UNDEFINED> instruction: 0xf8594604
   1f7dc:	rscsvs	r0, fp, ip
   1f7e0:	smlalcc	pc, r0, r0, r8	; <UNPREDICTABLE>
   1f7e4:			; <UNDEFINED> instruction: 0xf8dfb30b
   1f7e8:	ldrmi	sl, [r0], r0, lsr #3
   1f7ec:			; <UNDEFINED> instruction: 0xf8da44fa
   1f7f0:	blcs	2b808 <ASN1_STRING_length@plt+0x24fa0>
   1f7f4:			; <UNDEFINED> instruction: 0xf04fd14b
   1f7f8:			; <UNDEFINED> instruction: 0xf8ca0b01
   1f7fc:			; <UNDEFINED> instruction: 0xf8ca3000
   1f800:	mvnslt	fp, r4
   1f804:	ldrbtmi	r4, [r8], #-2145	; 0xfffff79f
   1f808:	ldc2	7, cr15, [sl], #1020	; 0x3fc
   1f80c:			; <UNDEFINED> instruction: 0xf8ca4683
   1f810:			; <UNDEFINED> instruction: 0xf1bb0000
   1f814:	andle	r0, r8, r0, lsl #30
   1f818:	ldrdge	pc, [r0], -r6
   1f81c:	svceq	0x0000f1ba
   1f820:			; <UNDEFINED> instruction: 0xf8d8d038
   1f824:	blcs	2b82c <ASN1_STRING_length@plt+0x24fc4>
   1f828:	bmi	1693900 <rpl_re_syntax_options@@Base+0x1625e20>
   1f82c:	ldrbtmi	r4, [sl], #-2899	; 0xfffff4ad
   1f830:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1f834:	ldrshmi	r6, [sl], #-251	; 0xffffff05
   1f838:	addshi	pc, ip, r0, asr #32
   1f83c:	ldrtmi	r3, [sp], r4, lsl #15
   1f840:	svchi	0x00f0e8bd
   1f844:	eorspl	pc, r4, #208, 16	; 0xd00000
   1f848:	rscle	r2, lr, r0, lsl #26
   1f84c:			; <UNDEFINED> instruction: 0xf7e64628
   1f850:			; <UNDEFINED> instruction: 0xf8dfec7a
   1f854:	blmi	144fd5c <rpl_re_syntax_options@@Base+0x13e227c>
   1f858:	ldrbtmi	r4, [fp], #-1276	; 0xfffffb04
   1f85c:			; <UNDEFINED> instruction: 0xf020300f
   1f860:	bl	feb60084 <rpl_re_syntax_options@@Base+0xfeaf25a4>
   1f864:			; <UNDEFINED> instruction: 0xf04f0d02
   1f868:	stmdbge	r2, {r0, r1, r2, r3, r4, r5, r6, r7, r9, ip, sp}
   1f86c:	strls	r6, [r0, #-185]	; 0xffffff47
   1f870:	popvs	{r0, r3, r4, r6, r9, sl, lr}
   1f874:	andgt	pc, r4, sp, asr #17
   1f878:			; <UNDEFINED> instruction: 0xf7e64628
   1f87c:			; <UNDEFINED> instruction: 0xf107ef2e
   1f880:			; <UNDEFINED> instruction: 0x46290210
   1f884:			; <UNDEFINED> instruction: 0xf7e62003
   1f888:	stmdacs	r0, {r3, r4, r7, r8, sl, fp, sp, lr, pc}
   1f88c:			; <UNDEFINED> instruction: 0xf8dad03f
   1f890:	ldr	fp, [lr, r0]!
   1f894:	stmdavs	r8!, {r0, r2, r3, r4, r6, r9, sl, lr}
   1f898:	strtmi	fp, [r1], -r0, lsr #2
   1f89c:	b	fe8dd83c <rpl_re_syntax_options@@Base+0xfe86fd5c>
   1f8a0:			; <UNDEFINED> instruction: 0xb1a84603
   1f8a4:	stccs	8, cr6, [r0, #-948]	; 0xfffffc4c
   1f8a8:	ldmvs	fp!, {r0, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   1f8ac:			; <UNDEFINED> instruction: 0xf583fab3
   1f8b0:			; <UNDEFINED> instruction: 0xf1ba096d
   1f8b4:	svclt	0x00180f00
   1f8b8:	cfstr32cs	mvfx2, [r0, #-4]
   1f8bc:			; <UNDEFINED> instruction: 0xf8dbd1b5
   1f8c0:	orrslt	r3, fp, r0
   1f8c4:	ldrdlt	pc, [ip], -fp
   1f8c8:	svceq	0x0000f1bb
   1f8cc:			; <UNDEFINED> instruction: 0xe7acd1f7
   1f8d0:			; <UNDEFINED> instruction: 0xf1ba6868
   1f8d4:	andsle	r0, r5, r0, lsl #30
   1f8d8:	rscsvs	r4, fp, r1, asr r6
   1f8dc:	svc	0x0076f7e6
   1f8e0:	stmdblt	r0!, {r0, r1, r3, r4, r5, r6, r7, fp, sp, lr}^
   1f8e4:			; <UNDEFINED> instruction: 0xf8c868ab
   1f8e8:	ldr	r3, [lr, r0]
   1f8ec:	ldrdcc	pc, [r4], -fp
   1f8f0:			; <UNDEFINED> instruction: 0xf8d86033
   1f8f4:	blcs	2b8fc <ASN1_STRING_length@plt+0x25094>
   1f8f8:			; <UNDEFINED> instruction: 0xf8dbd197
   1f8fc:			; <UNDEFINED> instruction: 0xf8c83008
   1f900:	ldr	r3, [r2, r0]
   1f904:	stmiavs	fp!, {r4, r5, sp, lr}
   1f908:	mvnsle	r2, r0, lsl #22
   1f90c:	stmdbmi	r3!, {r0, r2, r3, r7, r8, r9, sl, sp, lr, pc}
   1f910:	ldrbtmi	r6, [r9], #-2232	; 0xfffff748
   1f914:	mcrr	7, 14, pc, r2, cr6	; <UNPREDICTABLE>
   1f918:	cmplt	r0, r5, lsl #12
   1f91c:	ldmvs	r8!, {r0, r3, r5, r9, sl, lr}
   1f920:	stc2	7, cr15, [lr], #-1020	; 0xfffffc04
   1f924:	strtmi	r4, [r8], -r3, lsl #13
   1f928:	b	cdd8c8 <rpl_re_syntax_options@@Base+0xc6fde8>
   1f92c:	andlt	pc, r0, sl, asr #17
   1f930:	blmi	7196f4 <rpl_re_syntax_options@@Base+0x6abc14>
   1f934:	ldmdbmi	fp, {r0, r2, r9, sp}
   1f938:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1f93c:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
   1f940:	bl	1edd8e0 <rpl_re_syntax_options@@Base+0x1e6fe00>
   1f944:	rsbsvs	r4, r8, r8, lsl fp
   1f948:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   1f94c:	rscsvs	r6, fp, fp, lsl r8
   1f950:	svc	0x005af7e6
   1f954:			; <UNDEFINED> instruction: 0xf7e66800
   1f958:	ldmvs	fp!, {r1, r2, r3, r4, r8, fp, sp, lr, pc}^
   1f95c:			; <UNDEFINED> instruction: 0x4601687a
   1f960:	ldmvs	r9!, {r0, r8, ip, pc}
   1f964:	tstls	r0, r0, lsr #12
   1f968:			; <UNDEFINED> instruction: 0xf7e64659
   1f96c:			; <UNDEFINED> instruction: 0xf8caed7a
   1f970:	ldrb	r5, [sl, -r0]
   1f974:	ldcl	7, cr15, [sl, #-920]	; 0xfffffc68
   1f978:	andeq	r6, r4, r2, lsr #6
   1f97c:	andeq	r0, r0, ip, asr #9
   1f980:	andeq	r6, r4, r6, lsl r3
   1f984:			; <UNDEFINED> instruction: 0x000004b4
   1f988:	andeq	sp, r4, r8, asr #23
   1f98c:	andeq	r0, r3, lr, ror lr
   1f990:			; <UNDEFINED> instruction: 0x000462b2
   1f994:	andeq	r0, r3, ip, lsr #28
   1f998:	andeq	r0, r2, lr, ror r4
   1f99c:	andeq	fp, r2, sl, ror #31
   1f9a0:	strdeq	r0, [r0], -r8
   1f9a4:	andeq	fp, r2, r8, asr r9
   1f9a8:	andeq	r0, r0, ip, ror #9
   1f9ac:	andeq	r0, r0, r0
   1f9b0:	vstr.16	s12, [r0, #6]
   1f9b4:	ldrmi	r0, [sl], #-2822	; 0xfffff4fa
   1f9b8:	ldrbmi	r6, [r0, -r2, lsl #2]!
   1f9bc:	strdlt	fp, [r5], r0
   1f9c0:	cmple	r6, r0, lsl #18
   1f9c4:	ldrbtmi	r4, [r9], #-2381	; 0xfffff6b3
   1f9c8:	ldrbtmi	r4, [fp], #-2893	; 0xfffff4b3
   1f9cc:	addmi	r6, r2, #1703936	; 0x1a0000
   1f9d0:	stmdacs	r3!, {r0, r1, r3, r4, r5, ip, lr, pc}^
   1f9d4:	ldcle	0, cr6, [pc, #-96]!	; 1f97c <ASN1_STRING_length@plt+0x19114>
   1f9d8:	msrvc	SPSR_fsxc, #268435460	; 0x10000004
   1f9dc:	sfmle	f4, 2, [r5, #-608]	; 0xfffffda0
   1f9e0:	mvnscs	pc, #-1610612732	; 0xa0000004
   1f9e4:	movweq	pc, #8896	; 0x22c0	; <UNPREDICTABLE>
   1f9e8:	sfmle	f4, 2, [r2, #-608]!	; 0xfffffda0
   1f9ec:	movwpl	pc, #29252	; 0x7244	; <UNPREDICTABLE>
   1f9f0:	msrcs	CPSR_fsx, #204, 4	; 0xc000000c
   1f9f4:	subsmi	pc, r6, #1325400064	; 0x4f000000
   1f9f8:	addeq	pc, r3, #192, 4
   1f9fc:	movwmi	pc, #2947	; 0xb83	; <UNPREDICTABLE>
   1fa00:	b	13f0448 <rpl_re_syntax_options@@Base+0x1382968>
   1fa04:	strmi	r7, [r3], #-1504	; 0xfffffa20
   1fa08:			; <UNDEFINED> instruction: 0x4323ebc5
   1fa0c:	vpmax.s8	<illegal reg q14.5>, <illegal reg q5.5>, <illegal reg q3.5>
   1fa10:	vmlal.s<illegal width 8>	<illegal reg q9.5>, d25, d1[1]
   1fa14:	smlatbls	r1, r2, r2, r1
   1fa18:	strtcs	pc, [fp], #1610	; 0x64a
   1fa1c:	andne	pc, r0, #133120	; 0x20800
   1fa20:	strtcs	pc, [sl], #1738	; 0x6ca
   1fa24:	movwls	r2, #1560	; 0x618
   1fa28:	blmi	db0a70 <rpl_re_syntax_options@@Base+0xd42f90>
   1fa2c:	tstcs	r1, sl, lsl #4
   1fa30:	strbcs	lr, [r0, #3013]!	; 0xbc5
   1fa34:	blx	fe930c2a <rpl_re_syntax_options@@Base+0xfe8c314a>
   1fa38:	ldmdami	r3!, {r0, r2, sl}
   1fa3c:	stmdbeq	r4!, {r3, r4, r5, r6, sl, lr}
   1fa40:	ldrpl	pc, [r4], #-2822	; 0xfffff4fa
   1fa44:			; <UNDEFINED> instruction: 0xf7e69402
   1fa48:	ldmdami	r0!, {r3, r6, r9, sl, fp, sp, lr, pc}
   1fa4c:	andlt	r4, r5, r8, ror r4
   1fa50:	stmdbmi	pc!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   1fa54:			; <UNDEFINED> instruction: 0xe7b74479
   1fa58:	andcs	r9, sl, #0
   1fa5c:	tstcs	r1, sp, lsr #22
   1fa60:	ldrbtmi	r4, [fp], #-2093	; 0xfffff7d3
   1fa64:			; <UNDEFINED> instruction: 0xf7e64478
   1fa68:			; <UNDEFINED> instruction: 0xe7eeee38
   1fa6c:	orreq	pc, r9, #72, 12	; 0x4800000
   1fa70:	orreq	pc, r8, #200, 12	; 0xc800000
   1fa74:	ldrtcs	r1, [ip], -r5, asr #15
   1fa78:	strcc	pc, [r0], #-2947	; 0xfffff47d
   1fa7c:	tstls	r1, r7, lsr #22
   1fa80:	strmi	r2, [r4], #-522	; 0xfffffdf6
   1fa84:	tstcs	r1, fp, ror r4
   1fa88:	strbtne	lr, [r4], #-3013	; 0xfffff43b
   1fa8c:	blx	1c4a96 <rpl_re_syntax_options@@Base+0x156fb6>
   1fa90:	stmdami	r3!, {r2, r4, sl}
   1fa94:	strls	r4, [r2], #-1144	; 0xfffffb88
   1fa98:	cdp	7, 1, cr15, cr14, cr6, {7}
   1fa9c:	movwls	lr, #2005	; 0x7d5
   1faa0:	blmi	8282d0 <rpl_re_syntax_options@@Base+0x7ba7f0>
   1faa4:	stmdami	r0!, {r0, r8, sp}
   1faa8:	ldrbtmi	r4, [r8], #-1147	; 0xfffffb85
   1faac:	cdp	7, 1, cr15, cr4, cr6, {7}
   1fab0:			; <UNDEFINED> instruction: 0xf648e7cb
   1fab4:			; <UNDEFINED> instruction: 0xf6c80389
   1fab8:	strbne	r0, [r7, r8, lsl #7]
   1fabc:	blx	fe103eca <rpl_re_syntax_options@@Base+0xfe0963ea>
   1fac0:	vshl.s8	d18, d0, d11
   1fac4:	vmlal.s<illegal width 8>	<illegal reg q9.5>, d25, d1[1]
   1fac8:	ldrtcs	r1, [ip], -r2, lsr #5
   1facc:	blx	fe0b0ae6 <rpl_re_syntax_options@@Base+0xfe043006>
   1fad0:	bl	ff1e42d8 <rpl_re_syntax_options@@Base+0xff1767f8>
   1fad4:	tstcs	r1, r4, ror #10
   1fad8:	strcc	pc, [r5], #-2979	; 0xfffff45d
   1fadc:	blmi	4f0b24 <rpl_re_syntax_options@@Base+0x483044>
   1fae0:	bl	ff1e8310 <rpl_re_syntax_options@@Base+0xff17a830>
   1fae4:	andls	r2, r0, r0, ror #1
   1fae8:	ldrbtmi	r4, [fp], #-2065	; 0xfffff7ef
   1faec:	ldrbtmi	r0, [r8], #-2404	; 0xfffff69c
   1faf0:	ldrpl	pc, [r4], #-2822	; 0xfffff4fa
   1faf4:			; <UNDEFINED> instruction: 0xf7e69402
   1faf8:			; <UNDEFINED> instruction: 0xe7a6edf0
   1fafc:	andeq	pc, r1, lr, ror r9	; <UNPREDICTABLE>
   1fb00:	andeq	r6, r4, sl, lsl #15
   1fb04:	andeq	r0, r3, r0, ror ip
   1fb08:	andeq	sp, r4, r0, lsl #19
   1fb0c:	andeq	sp, r4, r0, ror r9
   1fb10:	andeq	r9, r2, ip, lsl r4
   1fb14:	andeq	ip, r2, lr, lsl r3
   1fb18:	andeq	sp, r4, r8, asr r9
   1fb1c:	andeq	r0, r3, r8, lsl #24
   1fb20:	andeq	sp, r4, r8, lsr #18
   1fb24:	andeq	r0, r3, r8, lsl #24
   1fb28:	andeq	sp, r4, r2, lsl r9
   1fb2c:	andeq	r0, r3, lr, lsr #23
   1fb30:	andeq	sp, r4, lr, asr #17
   1fb34:	blmi	6f23a4 <rpl_re_syntax_options@@Base+0x6848c4>
   1fb38:	ldrblt	r4, [r0, #1146]!	; 0x47a
   1fb3c:	ldmpl	r3, {r2, r9, sl, lr}^
   1fb40:	ldmdavs	fp, {r0, r1, r7, ip, sp, pc}
   1fb44:			; <UNDEFINED> instruction: 0xf04f9301
   1fb48:			; <UNDEFINED> instruction: 0xf7e60300
   1fb4c:	stmdavc	r6!, {r2, r3, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   1fb50:	strmi	fp, [r5], -lr, asr #3
   1fb54:	strcs	r4, [r0], -pc, ror #12
   1fb58:	strmi	lr, [r4], #-12
   1fb5c:	bne	ffb85b64 <rpl_re_syntax_options@@Base+0xffb18084>
   1fb60:	ldcl	7, cr15, [r2, #920]	; 0x398
   1fb64:			; <UNDEFINED> instruction: 0xf1b07822
   1fb68:	svclt	0x00143fff
   1fb6c:	movwcs	r4, #5635	; 0x1603
   1fb70:	cmplt	r2, lr, lsl r4
   1fb74:	strtmi	r4, [r1], -sl, lsr #12
   1fb78:			; <UNDEFINED> instruction: 0xf7e64638
   1fb7c:	mcrrne	13, 1, lr, r2, cr14
   1fb80:	mvnle	r4, r3, lsl #12
   1fb84:	bmi	230c44 <rpl_re_syntax_options@@Base+0x1c3164>
   1fb88:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   1fb8c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1fb90:	subsmi	r9, sl, r1, lsl #22
   1fb94:	ldrtmi	sp, [r0], -r2, lsl #2
   1fb98:	ldcllt	0, cr11, [r0, #12]!
   1fb9c:	mcrr	7, 14, pc, r6, cr6	; <UNPREDICTABLE>
   1fba0:	andeq	r5, r4, r8, lsr #31
   1fba4:	andeq	r0, r0, ip, asr #9
   1fba8:	andeq	r5, r4, r6, asr pc
   1fbac:	svcmi	0x00f8e92d
   1fbb0:	stmibvs	r0, {r2, r9, sl, lr}
   1fbb4:	stmibvs	r1!, {r0, r1, r2, r3, r4, r9, sl, lr}^
   1fbb8:	ldmib	r4, {r1, r2, r4, r9, sl, lr}^
   1fbbc:	ldmdane	r0, {r2, r8, r9, fp, sp, pc}
   1fbc0:	tsteq	r1, r3, asr #22
   1fbc4:	bleq	2db1dc <rpl_re_syntax_options@@Base+0x26d6fc>
   1fbc8:	svceq	0x0001f1ba
   1fbcc:			; <UNDEFINED> instruction: 0xf17b61a0
   1fbd0:	mvnvs	r0, r0, lsl #6
   1fbd4:	ldmib	r4, {r0, r1, r3, r8, r9, fp, ip, lr, pc}^
   1fbd8:	bl	4287e8 <rpl_re_syntax_options@@Base+0x3bad08>
   1fbdc:	bl	1061bec <rpl_re_syntax_options@@Base+0xff410c>
   1fbe0:	strbmi	r0, [r2, #2307]	; 0x903
   1fbe4:	movweq	lr, #39803	; 0x9b7b
   1fbe8:	stmib	r4, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
   1fbec:	vldr.16	s16, [r4, #8]
   1fbf0:	ldmib	r4, {r1, r2, r5, r6, r8, r9, fp, ip, sp, lr}^
   1fbf4:	lfm	f3, 4, [pc, #416]	; 1fd9c <ASN1_STRING_length@plt+0x19534>
   1fbf8:	ldmne	r3!, {r1, r4, r5, r8, r9, fp, sp, lr}^
   1fbfc:	andeq	lr, r2, #72704	; 0x11c00
   1fc00:	rsbcc	lr, r8, #196, 18	; 0x310000
   1fc04:	blvc	121b4cc <rpl_re_syntax_options@@Base+0x11ad9ec>
   1fc08:	blvc	ff1db6e0 <rpl_re_syntax_options@@Base+0xff16dc00>
   1fc0c:	blx	45b7d8 <rpl_re_syntax_options@@Base+0x3edcf8>
   1fc10:	b	15d4d0c <rpl_re_syntax_options@@Base+0x156722c>
   1fc14:	eorsle	r0, ip, r7, lsl #2
   1fc18:			; <UNDEFINED> instruction: 0x11a8f894
   1fc1c:	asnsp	f3, f1
   1fc20:	tstcs	r0, r0, lsl #22
   1fc24:			; <UNDEFINED> instruction: 0x11a8f884
   1fc28:	ldc	12, cr6, [r4, #148]	; 0x94
   1fc2c:			; <UNDEFINED> instruction: 0xf8d46b62
   1fc30:			; <UNDEFINED> instruction: 0xf1050190
   1fc34:	bl	122c40 <rpl_re_syntax_options@@Base+0xb5160>
   1fc38:			; <UNDEFINED> instruction: 0xf8d401c5
   1fc3c:	ldfs	f6, [r1, #592]	; 0x250
   1fc40:			; <UNDEFINED> instruction: 0xf8d15b12
   1fc44:			; <UNDEFINED> instruction: 0xf8c170e8
   1fc48:	stc	0, cr3, [r1, #928]	; 0x3a0
   1fc4c:	blne	ff03e89c <rpl_re_syntax_options@@Base+0xfefd0dbc>
   1fc50:	ldrdvc	pc, [ip], #129	; 0x81	; <UNPREDICTABLE>
   1fc54:	rsccs	pc, ip, r1, asr #17
   1fc58:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   1fc5c:	blvs	119b53c <rpl_re_syntax_options@@Base+0x112da5c>
   1fc60:	streq	lr, [r7], -r6, ror #22
   1fc64:	bleq	19db27c <rpl_re_syntax_options@@Base+0x196d79c>
   1fc68:	bl	11a5cdc <rpl_re_syntax_options@@Base+0x11381fc>
   1fc6c:	lfmcs	f0, 4, [r3, #-8]
   1fc70:	andeq	pc, r0, pc, asr #32
   1fc74:	rsbcc	lr, r4, #196, 18	; 0x310000
   1fc78:	cmneq	r8, r4, asr #19
   1fc7c:	movwcs	fp, #3850	; 0xf0a
   1fc80:	subgt	pc, r0, r4, asr #17
   1fc84:	cdp	4, 3, cr6, cr6, cr3, {1}
   1fc88:	vstr	d7, [r4, #28]
   1fc8c:	pop	{r1, r5, r6, r8, r9, fp, ip, sp, lr}
   1fc90:	mrc	15, 5, r8, cr1, cr8, {7}
   1fc94:	vmov.f64	d6, #68	; 0x3e200000  0.1562500
   1fc98:	vsqrt.f64	d23, d6
   1fc9c:	blle	ffdde4e4 <rpl_re_syntax_options@@Base+0xffd70a04>
   1fca0:			; <UNDEFINED> instruction: 0xf1042301
   1fca4:	vst4.16	{d16-d19}, [pc], r0
   1fca8:	smlatbcs	r0, ip, r2, r7
   1fcac:			; <UNDEFINED> instruction: 0x31a8f884
   1fcb0:	ldm	r6, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1fcb4:	strbvs	lr, [r8, -r4, asr #19]!
   1fcb8:	svclt	0x0000e7e9
   1fcbc:	andhi	pc, r0, pc, lsr #7
   1fcc0:	teqcc	r3, #-872415232	; 0xcc000000
   1fcc4:	svccc	0x00c33333
   1fcc8:			; <UNDEFINED> instruction: 0x4605b538
   1fccc:			; <UNDEFINED> instruction: 0xf7fe2000
   1fcd0:	stmdbmi	r7, {r0, r1, r2, r3, r4, r7, sl, fp, ip, sp, lr, pc}
   1fcd4:			; <UNDEFINED> instruction: 0x46044479
   1fcd8:			; <UNDEFINED> instruction: 0xf7fe2004
   1fcdc:	strtmi	pc, [r9], -pc, asr #23
   1fce0:			; <UNDEFINED> instruction: 0xf7fe2004
   1fce4:	strtmi	pc, [r0], -fp, asr #23
   1fce8:	ldrhtmi	lr, [r8], -sp
   1fcec:	ldclt	7, cr15, [r0], {254}	; 0xfe
   1fcf0:	andeq	r0, r3, r0, ror #19
   1fcf4:	addlt	fp, r3, r0, lsr r5
   1fcf8:	ldrbtmi	r4, [sp], #-3378	; 0xfffff2ce
   1fcfc:	stmdavc	r3, {r4, r8, ip, sp, pc}
   1fd00:	stmdblt	r3!, {r2, r9, sl, lr}
   1fd04:	stmiapl	fp!, {r4, r5, r8, r9, fp, lr}^
   1fd08:	ldrdmi	pc, [r0, r3]
   1fd0c:	stmdbmi	pc!, {r2, r4, r5, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
   1fd10:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1fd14:	stc2	0, cr15, [r4], #56	; 0x38
   1fd18:	pushmi	{r4, r7, r8, ip, sp, pc}
   1fd1c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1fd20:	ldc2	0, cr15, [lr], {14}
   1fd24:	blmi	a4e44c <rpl_re_syntax_options@@Base+0x9e096c>
   1fd28:	andpl	pc, r0, pc, asr #8
   1fd2c:	ldrcs	r2, [r0], #-256	; 0xffffff00
   1fd30:	eorscs	r5, r0, #15400960	; 0xeb0000
   1fd34:	cmneq	r2, r3, asr #19
   1fd38:	strbtcs	lr, [r4], #-2499	; 0xfffff63d
   1fd3c:	ldclt	0, cr11, [r0, #-12]!
   1fd40:			; <UNDEFINED> instruction: 0xf44f4b21
   1fd44:	smlabbcs	r0, r0, r0, r6
   1fd48:	eorscs	r2, r2, #167772160	; 0xa000000
   1fd4c:	stmib	r3, {r0, r1, r3, r5, r6, r7, fp, ip, lr}^
   1fd50:	stmib	r3, {r1, r5, r6, r8}^
   1fd54:	andlt	r2, r3, r4, ror #8
   1fd58:	ldmdbmi	lr, {r4, r5, r8, sl, fp, ip, sp, pc}
   1fd5c:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1fd60:	ldc2l	0, cr15, [lr], #-56	; 0xffffffc8
   1fd64:	ldmdbmi	ip, {r3, r7, r8, ip, sp, pc}
   1fd68:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   1fd6c:	ldc2l	0, cr15, [r8], #-56	; 0xffffffc8
   1fd70:	blmi	58e398 <rpl_re_syntax_options@@Base+0x5208b8>
   1fd74:	addne	pc, r0, pc, asr #8
   1fd78:	strcs	r2, [r8], #-256	; 0xffffff00
   1fd7c:	stmiapl	fp!, {r5, r9, sp}^
   1fd80:	cmneq	r2, r3, asr #19
   1fd84:	strbtcs	lr, [r4], #-2499	; 0xfffff63d
   1fd88:	blmi	419cf0 <rpl_re_syntax_options@@Base+0x3ac210>
   1fd8c:	addcc	pc, r0, pc, asr #8
   1fd90:	strcs	r2, [r8], #-256	; 0xffffff00
   1fd94:	blmi	499ccc <rpl_re_syntax_options@@Base+0x42c1ec>
   1fd98:	ldmdbmi	r1, {r0, r2, r9, sp}
   1fd9c:	stmiapl	fp!, {sp}^
   1fda0:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
   1fda4:	stmdb	r8, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   1fda8:	strtmi	r4, [r0], -r2, lsl #12
   1fdac:			; <UNDEFINED> instruction: 0xf0149201
   1fdb0:	bls	9f19c <rpl_re_syntax_options@@Base+0x316bc>
   1fdb4:	strmi	r2, [r3], -r1, lsl #2
   1fdb8:	andlt	r4, r3, r8, lsr #12
   1fdbc:	ldrhtmi	lr, [r0], -sp
   1fdc0:	bllt	135dd60 <rpl_re_syntax_options@@Base+0x12f0280>
   1fdc4:	andeq	r5, r4, r6, ror #27
   1fdc8:			; <UNDEFINED> instruction: 0x000004b4
   1fdcc:	strdeq	r0, [r3], -sl
   1fdd0:	muleq	r3, sl, r9
   1fdd4:	andeq	r0, r3, r2, ror #18
   1fdd8:	andeq	r0, r3, lr, asr r9
   1fddc:	strdeq	r0, [r0], -r8
   1fde0:	andeq	r0, r3, r0, lsr r9
   1fde4:	svcmi	0x00f0e92d
   1fde8:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
   1fdec:	strmi	r8, [sl], r4, lsl #22
   1fdf0:	bmi	fedb30cc <rpl_re_syntax_options@@Base+0xfed455ec>
   1fdf4:	blmi	fedb0fec <rpl_re_syntax_options@@Base+0xfed4350c>
   1fdf8:			; <UNDEFINED> instruction: 0xf8d6b08f
   1fdfc:	stmiapl	r2!, {r5, lr, pc}
   1fe00:	cfldrsmi	mvf4, [r4], #492	; 0x1ec
   1fe04:	blhi	105b8cc <rpl_re_syntax_options@@Base+0xfeddec>
   1fe08:	andls	r6, sp, #1179648	; 0x120000
   1fe0c:	andeq	pc, r0, #79	; 0x4f
   1fe10:	ldmdbpl	r8, {r1, r6, r9, fp, sp, lr}
   1fe14:	strcc	lr, [r2], #-2518	; 0xfffff62a
   1fe18:	stmibvc	r2!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   1fe1c:	stmib	sp, {r0, r2, ip, pc}^
   1fe20:			; <UNDEFINED> instruction: 0xf8d03408
   1fe24:	strbtmi	r3, [r0], -ip, lsl #3
   1fe28:	stmib	sp, {r0, r6, r7, r8, r9, sl, ip}^
   1fe2c:	stmdbls	r5, {r1, r2, r8}
   1fe30:			; <UNDEFINED> instruction: 0x4190f8d1
   1fe34:	ldrd	pc, [r8, r1]
   1fe38:	strbne	r4, [r1, r0, lsr #12]!
   1fe3c:	smlabteq	sl, sp, r9, lr
   1fe40:	blx	146276 <rpl_re_syntax_options@@Base+0xd8796>
   1fe44:	blx	3dbe5a <rpl_re_syntax_options@@Base+0x36e37a>
   1fe48:	blx	fe920256 <rpl_re_syntax_options@@Base+0xfe8b2776>
   1fe4c:	blx	b128e <rpl_re_syntax_options@@Base+0x437ae>
   1fe50:	strmi	pc, [sp], #-771	; 0xfffffcfd
   1fe54:	blx	34627a <rpl_re_syntax_options@@Base+0x2d879a>
   1fe58:	blx	3dbe76 <rpl_re_syntax_options@@Base+0x36e396>
   1fe5c:	blx	fe8ade8a <rpl_re_syntax_options@@Base+0xfe8403aa>
   1fe60:	blx	128aa2 <rpl_re_syntax_options@@Base+0xbafc2>
   1fe64:	strbmi	r0, [r3], #-3585	; 0xfffff1ff
   1fe68:	smlatbeq	r4, ip, fp, pc	; <UNPREDICTABLE>
   1fe6c:	ldrbtmi	r1, [r1], #-2183	; 0xfffff779
   1fe70:	stmdbeq	r3, {r0, r6, r8, r9, fp, sp, lr, pc}
   1fe74:			; <UNDEFINED> instruction: 0xf1ba970a
   1fe78:	subsle	r0, lr, r0, lsl #30
   1fe7c:	b	13fa348 <rpl_re_syntax_options@@Base+0x138c868>
   1fe80:	strmi	r7, [fp], r1, ror #25
   1fe84:	tstls	sl, r9, ror r8
   1fe88:	ldrdeq	lr, [r8, -sp]
   1fe8c:	stmdbeq	ip, {r0, r3, r6, r8, r9, fp, sp, lr, pc}
   1fe90:			; <UNDEFINED> instruction: 0xf0404301
   1fe94:	bl	4c01d4 <rpl_re_syntax_options@@Base+0x4526f4>
   1fe98:	bl	10e1acc <rpl_re_syntax_options@@Base+0x1073fec>
   1fe9c:	strtmi	r0, [r2], -ip, lsl #22
   1fea0:	ldmib	r6, {r0, r1, r3, r5, r9, sl, lr}^
   1fea4:			; <UNDEFINED> instruction: 0xf01e0100
   1fea8:	ldmib	sp, {r0, r1, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
   1feac:	adcmi	r4, r9, #25165824	; 0x1800000
   1feb0:	adcmi	fp, r0, #8, 30
   1feb4:	bne	ff0142c4 <rpl_re_syntax_options@@Base+0xfefa67e4>
   1feb8:	bleq	11ac6c <rpl_re_syntax_options@@Base+0xad18c>
   1febc:	bleq	2db51c <rpl_re_syntax_options@@Base+0x26da3c>
   1fec0:	ldrtmi	sl, [r8], -ip, lsl #20
   1fec4:	mrc	6, 1, r4, cr8, cr9, {2}
   1fec8:			; <UNDEFINED> instruction: 0xf0030b40
   1fecc:	ldc	12, cr15, [pc, #300]	; 20000 <ASN1_STRING_length@plt+0x19798>
   1fed0:	vmov.u16	r7, d4[3]
   1fed4:	vsqrt.f64	d16, d7
   1fed8:	svclt	0x00a8fa10
   1fedc:	ble	2286e4 <rpl_re_syntax_options@@Base+0x1bac04>
   1fee0:	blvc	1d1b564 <rpl_re_syntax_options@@Base+0x1cada84>
   1fee4:	bleq	ff21b9bc <rpl_re_syntax_options@@Base+0xff1adedc>
   1fee8:	blx	45bab4 <rpl_re_syntax_options@@Base+0x3edfd4>
   1feec:	andcs	fp, r1, #172, 30	; 0x2b0
   1fef0:	blmi	1e68700 <rpl_re_syntax_options@@Base+0x1dfac20>
   1fef4:	stmdbls	ip, {r2, sp}
   1fef8:	cfstrs	mvf4, [sp, #492]	; 0x1ec
   1fefc:	mrrcpl	11, 0, r0, fp, cr0
   1ff00:	movwls	r4, #10614	; 0x2976
   1ff04:			; <UNDEFINED> instruction: 0xf7fe4479
   1ff08:	vstr	d15, [r6, #564]	; 0x234
   1ff0c:			; <UNDEFINED> instruction: 0xf1ba8b0a
   1ff10:	cmnle	sl, r0, lsl #30
   1ff14:	movwcs	lr, #10710	; 0x29d6
   1ff18:	tsteq	r3, r2, asr sl
   1ff1c:	bmi	1c54400 <rpl_re_syntax_options@@Base+0x1be6920>
   1ff20:	ldrbtmi	r4, [sl], #-2922	; 0xfffff496
   1ff24:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   1ff28:	subsmi	r9, sl, sp, lsl #22
   1ff2c:	adcshi	pc, r8, r0, asr #32
   1ff30:	ldc	0, cr11, [sp], #60	; 0x3c
   1ff34:	pop	{r2, r8, r9, fp, pc}
   1ff38:	ldmib	sp, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   1ff3c:	tstmi	r3, #8, 6	; 0x20000000
   1ff40:	strtmi	fp, [r7], -r4, lsl #30
   1ff44:	adcle	r4, sl, fp, lsr #13
   1ff48:	strbmi	r9, [r9], -sl, lsl #16
   1ff4c:	blx	ffbdbfcc <rpl_re_syntax_options@@Base+0xffb6e4ec>
   1ff50:	blvc	169b5d4 <rpl_re_syntax_options@@Base+0x162daf4>
   1ff54:	strtmi	r4, [fp], r7, lsr #12
   1ff58:	bleq	69b064 <rpl_re_syntax_options@@Base+0x62d584>
   1ff5c:	ldrdeq	lr, [r8, -sp]
   1ff60:	blls	21b80c <rpl_re_syntax_options@@Base+0x1add2c>
   1ff64:	blx	ff8dbfe4 <rpl_re_syntax_options@@Base+0xff86e504>
   1ff68:	bleq	5db074 <rpl_re_syntax_options@@Base+0x56d594>
   1ff6c:	andcs	r4, r4, sp, asr r9
   1ff70:	blvc	1db99c <rpl_re_syntax_options@@Base+0x16debc>
   1ff74:	mrc	4, 7, r4, cr13, cr9, {3}
   1ff78:	vnmla.f64	d7, d23, d7
   1ff7c:			; <UNDEFINED> instruction: 0xf7fe2a90
   1ff80:	bvs	c9eccc <rpl_re_syntax_options@@Base+0xc311ec>
   1ff84:	strmi	r1, [sl], -fp, asr #15
   1ff88:	movwcs	lr, #27085	; 0x69cd
   1ff8c:	stcls	7, cr14, [sl], {135}	; 0x87
   1ff90:	bl	18e6bd8 <rpl_re_syntax_options@@Base+0x18790f8>
   1ff94:			; <UNDEFINED> instruction: 0xf01e0109
   1ff98:	ldmdavs	r3!, {r0, r3, r6, r7, r9, fp, ip, sp, lr, pc}
   1ff9c:	bleq	61b0a8 <rpl_re_syntax_options@@Base+0x5ad5c8>
   1ffa0:	bne	ff83a16c <rpl_re_syntax_options@@Base+0xff7cc68c>
   1ffa4:	tsteq	r1, r9, ror #22
   1ffa8:	blhi	25b84c <rpl_re_syntax_options@@Base+0x1edd6c>
   1ffac:	blx	fefdc02c <rpl_re_syntax_options@@Base+0xfef6e54c>
   1ffb0:	blvs	111b634 <rpl_re_syntax_options@@Base+0x10adb54>
   1ffb4:	bleq	61b0c0 <rpl_re_syntax_options@@Base+0x5ad5e0>
   1ffb8:	blvc	21b9e0 <rpl_re_syntax_options@@Base+0x1adf00>
   1ffbc:	blvc	ff1dba94 <rpl_re_syntax_options@@Base+0xff16dfb4>
   1ffc0:	blx	45bb8c <rpl_re_syntax_options@@Base+0x3ee0ac>
   1ffc4:	cdp	5, 11, cr13, cr6, cr11, {5}
   1ffc8:	tstcs	r1, r0, lsl #22
   1ffcc:	blvc	1db8b0 <rpl_re_syntax_options@@Base+0x16ddd0>
   1ffd0:	blvc	ff21bbcc <rpl_re_syntax_options@@Base+0xff1ae0ec>
   1ffd4:	beq	fe45b838 <rpl_re_syntax_options@@Base+0xfe3edd58>
   1ffd8:	ldc2l	7, cr15, [r0], #1020	; 0x3fc
   1ffdc:	ldrbtmi	r4, [r9], #-2370	; 0xfffff6be
   1ffe0:	andcs	r4, r4, r2, lsl #12
   1ffe4:	blx	7ddfe6 <rpl_re_syntax_options@@Base+0x770506>
   1ffe8:	mrc	7, 5, lr, cr2, cr9, {4}
   1ffec:	vmov.f64	d7, #68	; 0x3e200000  0.1562500
   1fff0:	vsqrt.f64	d24, d7
   1fff4:	blle	49e83c <rpl_re_syntax_options@@Base+0x430d5c>
   1fff8:	bleq	5bad8 <quoting_style_vals@@Base+0x88d4>
   1fffc:	rsfe	f2, f0, f1
   20000:	vmov.f64	d24, #208	; 0xbe800000 -0.250
   20004:	vnmla.f64	d7, d23, d8
   20008:			; <UNDEFINED> instruction: 0xf7ff0a90
   2000c:	ldmdbmi	r7!, {r0, r1, r2, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   20010:			; <UNDEFINED> instruction: 0x46024479
   20014:			; <UNDEFINED> instruction: 0xf7fe2004
   20018:	str	pc, [r0, r5, lsl #22]
   2001c:	bleq	125bae4 <rpl_re_syntax_options@@Base+0x11ee004>
   20020:	stc2l	0, cr15, [sl, #-44]	; 0xffffffd4
   20024:	ldrbtmi	r4, [r9], #-2354	; 0xfffff6ce
   20028:	andcs	r4, r4, r2, lsl #12
   2002c:	blx	ffede02c <rpl_re_syntax_options@@Base+0xffe7054c>
   20030:	stmdals	sl, {r0, r2, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   20034:			; <UNDEFINED> instruction: 0xf01e4649
   20038:	vldr	s30, [pc, #484]	; 20224 <ASN1_STRING_length@plt+0x199bc>
   2003c:	vmov	d15, r7, r1
   20040:	ldmib	sp, {r0, r3, r4, r8, r9, fp}^
   20044:	sufe	f0, f1, #0.0
   20048:			; <UNDEFINED> instruction: 0xf01e9b07
   2004c:	mcrr	10, 6, pc, r1, cr15	; <UNPREDICTABLE>
   20050:	stmdbmi	r8!, {r1, r2, r4, r8, r9, fp}
   20054:	cdp	0, 8, cr2, cr9, cr4, {0}
   20058:	ldrbtmi	r7, [r9], #-2822	; 0xfffff4fa
   2005c:	blvc	ff21bc58 <rpl_re_syntax_options@@Base+0xff1ae178>
   20060:	bcs	fe45b8c4 <rpl_re_syntax_options@@Base+0xfe3edde4>
   20064:	blx	ff7de064 <rpl_re_syntax_options@@Base+0xff770584>
   20068:	bvs	1c86c84 <rpl_re_syntax_options@@Base+0x1c191a4>
   2006c:	ldmib	r3, {r1, r4, r5, r8, fp, sp, lr}^
   20070:	b	13fc200 <rpl_re_syntax_options@@Base+0x138e720>
   20074:	ldrmi	r7, [r3], r1, ror #25
   20078:			; <UNDEFINED> instruction: 0xf000fb01
   2007c:	andeq	pc, ip, r7, lsl #22
   20080:	vstmiavc	r2!, {s29-s107}
   20084:	movwcs	pc, #7079	; 0x1ba7	; <UNPREDICTABLE>
   20088:	strmi	r6, [r3], #-2609	; 0xfffff5cf
   2008c:	b	13f18d0 <rpl_re_syntax_options@@Base+0x1383df0>
   20090:	stmib	sp, {r0, r5, r6, r7, fp, ip, sp, lr}^
   20094:	bl	4be0b4 <rpl_re_syntax_options@@Base+0x4505d4>
   20098:	bl	10e1ccc <rpl_re_syntax_options@@Base+0x10741ec>
   2009c:	ldrbt	r0, [lr], ip, lsl #22
   200a0:	stmib	r4, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   200a4:	andhi	pc, r0, pc, lsr #7
   200a8:	stclgt	12, cr12, [ip], {205}	; 0xcd
   200ac:	subsmi	pc, r8, ip, asr #25
   200b0:	bicsge	r0, r7, #249856	; 0x3d000
   200b4:	eormi	pc, r3, r0, ror sp	; <UNPREDICTABLE>
   200b8:	andeq	r0, r0, r0
   200bc:	subsmi	r0, r9, r0
   200c0:			; <UNDEFINED> instruction: 0xff800000
   200c4:	ldrshmi	pc, [pc, #255]	; 201cb <ASN1_STRING_length@plt+0x19963>	; <UNPREDICTABLE>
   200c8:	andeq	r5, r4, ip, ror #25
   200cc:	andeq	r0, r0, ip, asr #9
   200d0:	andeq	r5, r4, r0, ror #25
   200d4:			; <UNDEFINED> instruction: 0x000004b4
   200d8:	andeq	r0, r3, r4, asr #17
   200dc:	andeq	r0, r3, r4, lsl #16
   200e0:			; <UNDEFINED> instruction: 0x00045bbe
   200e4:	andeq	r0, r3, ip, lsr #15
   200e8:	muleq	r3, r2, pc	; <UNPREDICTABLE>
   200ec:	andeq	r0, r3, r4, lsl #14
   200f0:	strdeq	r0, [r3], -r2
   200f4:	andeq	r0, r3, r6, asr #13
   200f8:			; <UNDEFINED> instruction: 0x4df0e92d
   200fc:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
   20100:	andcs	r8, r0, r2, lsl #22
   20104:	bmi	d72ddc <rpl_re_syntax_options@@Base+0xd052fc>
   20108:	mrc	4, 5, r4, cr0, cr11, {3}
   2010c:	ldmpl	sp, {r6, r8, r9, fp, pc}
   20110:	stmdavs	r2!, {r0, r2, r4, r6, r7, r8, fp, sp, lr, pc}^
   20114:			; <UNDEFINED> instruction: 0xa190f8d5
   20118:	blx	17de118 <rpl_re_syntax_options@@Base+0x1770638>
   2011c:	orrslt	r6, ip, #124, 20	; 0x7c000
   20120:			; <UNDEFINED> instruction: 0x3190f8d5
   20124:	ble	6b0b9c <rpl_re_syntax_options@@Base+0x6430bc>
   20128:	ldrsbthi	pc, [r4], pc	; <UNPREDICTABLE>
   2012c:	ldrbtmi	r4, [r8], #3629	; 0xe2d
   20130:	and	r4, r7, lr, ror r4
   20134:	andcs	r4, r4, r1, lsr r6
   20138:			; <UNDEFINED> instruction: 0xf9a0f7fe
   2013c:			; <UNDEFINED> instruction: 0x3190f8d5
   20140:	sfmle	f4, 4, [ip, #-652]	; 0xfffffd74
   20144:			; <UNDEFINED> instruction: 0xf8d54620
   20148:	strcc	r1, [r1], #-404	; 0xfffffe6c
   2014c:			; <UNDEFINED> instruction: 0xf852f01e
   20150:	mvnle	r2, r0, lsl #18
   20154:	andcs	r4, r4, r1, asr #12
   20158:			; <UNDEFINED> instruction: 0xf990f7fe
   2015c:	cdp	7, 11, cr14, cr0, cr10, {7}
   20160:	ldrtmi	r0, [r8], -r8, asr #22
   20164:			; <UNDEFINED> instruction: 0xf7ff2101
   20168:	ldmdbmi	pc, {r0, r2, r3, r4, r5, r9, sl, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   2016c:	ldrbtmi	r2, [r9], #-0
   20170:			; <UNDEFINED> instruction: 0xf984f7fe
   20174:			; <UNDEFINED> instruction: 0xf7fe2000
   20178:	vpop	{s30-s76}
   2017c:	ldrtmi	r8, [r8], -r2, lsl #22
   20180:	ldclmi	8, cr14, [r0, #756]!	; 0x2f4
   20184:	svclt	0x0022f7e5
   20188:	bvs	ef1ad0 <rpl_re_syntax_options@@Base+0xe83ff0>
   2018c:	blx	2a609a <rpl_re_syntax_options@@Base+0x2385ba>
   20190:	blx	1de1ba <rpl_re_syntax_options@@Base+0x1706da>
   20194:	ldrbne	r8, [r9, r1, lsl #16]
   20198:	blge	1df048 <rpl_re_syntax_options@@Base+0x171568>
   2019c:	blx	f14b2 <rpl_re_syntax_options@@Base+0x839d2>
   201a0:	blx	2dc9d6 <rpl_re_syntax_options@@Base+0x26eef6>
   201a4:	blx	fe8e89b2 <rpl_re_syntax_options@@Base+0xfe87aed2>
   201a8:	ldrmi	sl, [r3], #2826	; 0xb0a
   201ac:	rscvc	lr, fp, #323584	; 0x4f000
   201b0:	andeq	pc, r9, #134217731	; 0x8000003
   201b4:	andeq	lr, sl, #18432	; 0x4800
   201b8:	streq	lr, [fp], #-2884	; 0xfffff4bc
   201bc:	adcne	r0, r1, #144, 20	; 0x90000
   201c0:	addpl	lr, r4, r0, asr #20
   201c4:			; <UNDEFINED> instruction: 0xf8baf00b
   201c8:	ldrbtmi	r4, [r9], #-2312	; 0xfffff6f8
   201cc:	andcs	r4, r4, r2, lsl #12
   201d0:	blx	a5e1d0 <rpl_re_syntax_options@@Base+0x9f06f0>
   201d4:			; <UNDEFINED> instruction: 0xe7a36a7c
   201d8:	ldrdeq	r5, [r4], -r8
   201dc:			; <UNDEFINED> instruction: 0x000004b4
   201e0:	andeq	pc, r1, r6, lsl r2	; <UNPREDICTABLE>
   201e4:	andeq	pc, r1, r4, lsl r2	; <UNPREDICTABLE>
   201e8:	andeq	pc, r1, sl, ror #25
   201ec:	andeq	r0, r3, lr, asr r5
   201f0:	bmi	ff2ef0 <rpl_re_syntax_options@@Base+0xf85410>
   201f4:	svcmi	0x00f0e92d
   201f8:	addlt	r4, r3, fp, ror r4
   201fc:	andls	r4, r1, r4, lsl #12
   20200:			; <UNDEFINED> instruction: 0xf8532000
   20204:	ldmib	r8, {r1, pc}^
   20208:			; <UNDEFINED> instruction: 0xf8d83663
   2020c:	b	13f4834 <rpl_re_syntax_options@@Base+0x1386d54>
   20210:	blx	1bf1b2 <rpl_re_syntax_options@@Base+0x1516d2>
   20214:	blx	19ce2a <rpl_re_syntax_options@@Base+0x12f34a>
   20218:	blx	fe9ace4e <rpl_re_syntax_options@@Base+0xfe93f36e>
   2021c:	ldrmi	r6, [pc], #-1797	; 20224 <ASN1_STRING_length@plt+0x199bc>
   20220:			; <UNDEFINED> instruction: 0xf9daf7fe
   20224:	addsmi	r6, sp, #573440	; 0x8c000
   20228:			; <UNDEFINED> instruction: 0xf8dfdc59
   2022c:			; <UNDEFINED> instruction: 0xf8dfa0c8
   20230:	ldrbtmi	r9, [sl], #200	; 0xc8
   20234:			; <UNDEFINED> instruction: 0xe01644f9
   20238:			; <UNDEFINED> instruction: 0x1194f8d8
   2023c:			; <UNDEFINED> instruction: 0xffdaf01d
   20240:	eorsle	r2, r8, r0, lsl #18
   20244:	andcs	r4, r4, sp, lsr #18
   20248:			; <UNDEFINED> instruction: 0xf7fe4479
   2024c:	bvs	191e6b0 <rpl_re_syntax_options@@Base+0x18b0bd0>
   20250:			; <UNDEFINED> instruction: 0x2190f8d8
   20254:	rsbvs	r3, r3, #67108864	; 0x4000000
   20258:	ble	c70cac <rpl_re_syntax_options@@Base+0xc031cc>
   2025c:	blne	16fa6f0 <rpl_re_syntax_options@@Base+0x168cc10>
   20260:	adcmi	r6, fp, #-1073741816	; 0xc0000008
   20264:	bvs	1856f58 <rpl_re_syntax_options@@Base+0x17e9478>
   20268:	mvnle	r2, r0, lsl #16
   2026c:	ldrdgt	pc, [r0], -r4	; <UNPREDICTABLE>
   20270:	ldrbne	r4, [r3, r2, ror #12]
   20274:			; <UNDEFINED> instruction: 0xf107fb0c
   20278:	tstne	r3, r6, lsl #22	; <UNPREDICTABLE>
   2027c:			; <UNDEFINED> instruction: 0xbc06fbac
   20280:	b	13f14b8 <rpl_re_syntax_options@@Base+0x13839d8>
   20284:	vmla.f<illegal width 8>	<illegal reg q11.5>, <illegal reg q8.5>, d0[7]
   20288:	bl	4606b4 <rpl_re_syntax_options@@Base+0x3f2bd4>
   2028c:	bl	1020ac0 <rpl_re_syntax_options@@Base+0xfb2fe0>
   20290:	beq	fe4206c8 <rpl_re_syntax_options@@Base+0xfe3b2be8>
   20294:	addpl	lr, r1, r0, asr #20
   20298:			; <UNDEFINED> instruction: 0xf00b1289
   2029c:	strbmi	pc, [r9], -pc, asr #16	; <UNPREDICTABLE>
   202a0:	andcs	r4, r4, r2, lsl #12
   202a4:			; <UNDEFINED> instruction: 0xf9bef7fe
   202a8:			; <UNDEFINED> instruction: 0xf8d86a60
   202ac:			; <UNDEFINED> instruction: 0xf01d1194
   202b0:	stmdbcs	r0, {r0, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   202b4:	ldrbmi	sp, [r1], -r6, asr #3
   202b8:			; <UNDEFINED> instruction: 0xf7fe2004
   202bc:			; <UNDEFINED> instruction: 0xe7c1f8df
   202c0:	tstcs	r0, r3, lsr #20
   202c4:	bleq	1db91c <rpl_re_syntax_options@@Base+0x16de3c>
   202c8:	movwcc	r4, #5664	; 0x1620
   202cc:	eorvs	r6, r3, #268435462	; 0x10000006
   202d0:	stc2	7, cr15, [r8, #1020]	; 0x3fc
   202d4:	blne	16fa768 <rpl_re_syntax_options@@Base+0x168cc88>
   202d8:	adcmi	r6, fp, #-1073741816	; 0xc0000008
   202dc:	andcs	sp, r1, r3, asr #21
   202e0:	pop	{r0, r1, ip, sp, pc}
   202e4:			; <UNDEFINED> instruction: 0xf7fe4ff0
   202e8:	svclt	0x0000b977
   202ec:	andeq	r5, r4, r8, ror #17
   202f0:			; <UNDEFINED> instruction: 0x000004b4
   202f4:	andeq	pc, r1, r2, lsl r1	; <UNPREDICTABLE>
   202f8:	strdeq	r0, [r3], -r4
   202fc:	andeq	sl, r2, r0, lsl ip
   20300:	svcmi	0x00f0e92d
   20304:	teqcs	r0, r7, lsl #1
   20308:	ldrmi	r2, [pc], -r1
   2030c:	ldmib	sp, {r1, r2, r4, r9, sl, lr}^
   20310:			; <UNDEFINED> instruction: 0xf0148910
   20314:	blmi	125f1d8 <rpl_re_syntax_options@@Base+0x11f16f8>
   20318:	andeq	lr, r7, #352256	; 0x56000
   2031c:			; <UNDEFINED> instruction: 0x4604447b
   20320:	stmdbhi	r2, {r6, r7, r8, fp, sp, lr, pc}
   20324:	strvs	lr, [r0, -r0, asr #19]
   20328:	bmi	11544b8 <rpl_re_syntax_options@@Base+0x10e69d8>
   2032c:			; <UNDEFINED> instruction: 0x46394630
   20330:	bleq	5c474 <quoting_style_vals@@Base+0x9270>
   20334:	andge	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   20338:	rsbcc	lr, r3, #3571712	; 0x368000
   2033c:	ldrdpl	pc, [r8, sl]
   20340:	stmibvc	r2!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   20344:	vqrdmulh.s<illegal width 8>	d15, d3, d2
   20348:	movwcc	pc, #39685	; 0x9b05	; <UNPREDICTABLE>
   2034c:	stmdbhi	r5, {r1, r5, r7, r8, r9, fp, ip, sp, lr, pc}
   20350:	stmib	sp, {r0, r1, r3, r6, sl, lr}^
   20354:	movwls	r8, #14594	; 0x3902
   20358:	movwcs	lr, #10717	; 0x29dd
   2035c:			; <UNDEFINED> instruction: 0xf914f01e
   20360:			; <UNDEFINED> instruction: 0x46901ab1
   20364:	rscvc	lr, r8, #105472	; 0x19c00
   20368:	stmib	sp, {r0, r1, r2, r3, r4, r6, r9, sl, lr}^
   2036c:	ldrbne	r1, [r6, r4, lsl #4]
   20370:	streq	pc, [r9], -r6, asr #7
   20374:	bl	10a6554 <rpl_re_syntax_options@@Base+0x1038a74>
   20378:	b	1461f9c <rpl_re_syntax_options@@Base+0x13f44bc>
   2037c:	b	13e0f8c <rpl_re_syntax_options@@Base+0x13734ac>
   20380:	b	11a9de0 <rpl_re_syntax_options@@Base+0x113c300>
   20384:	b	13f5da8 <rpl_re_syntax_options@@Base+0x13882c8>
   20388:	teqle	r5, r7, lsr #15
   2038c:			; <UNDEFINED> instruction: 0x46304639
   20390:			; <UNDEFINED> instruction: 0xffd4f00a
   20394:	ldrbtmi	r4, [r9], #-2346	; 0xfffff6d6
   20398:	andcs	r4, r4, r2, lsl #12
   2039c:			; <UNDEFINED> instruction: 0xf942f7fe
   203a0:	cfldr32le	mvfx4, [ip], {69}	; 0x45
   203a4:	cdpmi	15, 2, cr4, cr8, cr7, {1}
   203a8:	ldrbtmi	r6, [pc], #-2656	; 203b0 <ASN1_STRING_length@plt+0x19b48>
   203ac:	and	r4, r9, lr, ror r4
   203b0:	ldrtmi	r2, [r1], -r4
   203b4:			; <UNDEFINED> instruction: 0xf862f7fe
   203b8:	strbmi	r6, [r5, #-2656]	; 0xfffff5a0
   203bc:	andeq	pc, r1, r0, lsl #2
   203c0:	sfmle	f6, 4, [ip], {96}	; 0x60
   203c4:			; <UNDEFINED> instruction: 0x1194f8da
   203c8:	stmdaeq	r5, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
   203cc:			; <UNDEFINED> instruction: 0xff12f01d
   203d0:	mvnle	r2, r0, lsl #18
   203d4:	andcs	r4, r4, r9, lsr r6
   203d8:			; <UNDEFINED> instruction: 0xf850f7fe
   203dc:	ldmib	sp, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   203e0:	ldmib	sp, {r1, r8, r9, sp}^
   203e4:			; <UNDEFINED> instruction: 0xf8c40104
   203e8:			; <UNDEFINED> instruction: 0xf01e8010
   203ec:	eorvs	pc, r0, #13434880	; 0xcd0000
   203f0:	andlt	r4, r7, r0, lsr #12
   203f4:	svchi	0x00f0e8bd
   203f8:			; <UNDEFINED> instruction: 0x46304639
   203fc:	cdp2	0, 13, cr15, cr4, cr8, {0}
   20400:	andcs	r4, r5, #294912	; 0x48000
   20404:	sxtab16mi	r4, r1, r9, ror #8
   20408:			; <UNDEFINED> instruction: 0xf7e54658
   2040c:			; <UNDEFINED> instruction: 0x4639ee16
   20410:	ldrtmi	r4, [r0], -r3, lsl #13
   20414:			; <UNDEFINED> instruction: 0xff92f00a
   20418:	svceq	0x0006f1b9
   2041c:	ldrbmi	r4, [r9], -ip, lsl #22
   20420:			; <UNDEFINED> instruction: 0xf04fbfb8
   20424:			; <UNDEFINED> instruction: 0xf1090906
   20428:	ldrbtmi	r0, [fp], #-514	; 0xfffffdfe
   2042c:	andcs	r9, r4, r0
   20430:			; <UNDEFINED> instruction: 0xf8f8f7fe
   20434:	svclt	0x0000e7aa
   20438:	andeq	r5, r4, r4, asr #15
   2043c:			; <UNDEFINED> instruction: 0x000004b4
   20440:	muleq	r3, r2, r3
   20444:	muleq	r1, sl, pc	; <UNPREDICTABLE>
   20448:	muleq	r3, ip, r3
   2044c:	andeq	r0, r3, ip, lsr #6
   20450:	andeq	r8, r2, r6, asr #20
   20454:	andcs	r4, r1, #4, 22	; 0x1000
   20458:	andscs	r4, ip, r4, lsl #18
   2045c:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   20460:			; <UNDEFINED> instruction: 0xf7e560da
   20464:	svclt	0x0000bc45
   20468:	andeq	ip, r4, r0, ror #30
   2046c:			; <UNDEFINED> instruction: 0xfffffff3
   20470:	svcmi	0x00f0e92d
   20474:	blmi	1a0c6d0 <rpl_re_syntax_options@@Base+0x199ebf0>
   20478:	andls	r4, r2, #136, 12	; 0x8800000
   2047c:	bmi	19a9c84 <rpl_re_syntax_options@@Base+0x193c1a4>
   20480:	ldmdbeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   20484:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   20488:	tstls	r3, #1769472	; 0x1b0000
   2048c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   20490:	andls	r4, r9, r2, ror #22
   20494:	andls	r4, r3, fp, ror r4
   20498:			; <UNDEFINED> instruction: 0xf7e59301
   2049c:	stmdbls	r3, {r2, r4, r6, r9, sl, fp, sp, lr, pc}
   204a0:			; <UNDEFINED> instruction: 0xf8c945b0
   204a4:	svclt	0x00d86004
   204a8:			; <UNDEFINED> instruction: 0xf88d4634
   204ac:			; <UNDEFINED> instruction: 0x96066014
   204b0:	eorvs	pc, r0, sp, lsl #17
   204b4:	andeq	lr, r0, #1024	; 0x400
   204b8:	lfmle	f1, 3, [r2, #-16]
   204bc:	ldrtmi	r2, [r4], -r1, lsl #14
   204c0:			; <UNDEFINED> instruction: 0xf89de039
   204c4:	blcs	2c51c <ASN1_STRING_length@plt+0x25cb4>
   204c8:	ldmdami	r5, {r0, r1, r3, r4, r6, r8, ip, lr, pc}^
   204cc:	strmi	r7, [r4], fp, lsl #16
   204d0:			; <UNDEFINED> instruction: 0xf8509801
   204d4:			; <UNDEFINED> instruction: 0xf003000c
   204d8:	ldmdbeq	fp, {r0, r1, r2, r3, r4, sl, fp}^
   204dc:	eorcc	pc, r3, r0, asr r8	; <UNPREDICTABLE>
   204e0:	vpmax.u8	d15, d12, d19
   204e4:	strble	r0, [sl, #-2011]	; 0xfffff825
   204e8:	movwls	r2, #41729	; 0xa301
   204ec:	mulge	r0, r1, r8
   204f0:			; <UNDEFINED> instruction: 0xf88d469b
   204f4:			; <UNDEFINED> instruction: 0xf88d702c
   204f8:			; <UNDEFINED> instruction: 0xf8cd7020
   204fc:			; <UNDEFINED> instruction: 0x4650a030
   20500:	stmdb	r2, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20504:	svclt	0x00a82800
   20508:	ble	1a9914 <rpl_re_syntax_options@@Base+0x13be34>
   2050c:	strcs	r4, [r1, #-1616]	; 0xfffff9b0
   20510:	ldcl	7, cr15, [sl, #916]	; 0x394
   20514:			; <UNDEFINED> instruction: 0xf080fab0
   20518:	strmi	r0, [r4], #-2368	; 0xfffff6c0
   2051c:	blle	731ba4 <rpl_re_syntax_options@@Base+0x6c40c4>
   20520:			; <UNDEFINED> instruction: 0xf04f9b09
   20524:	stmdbls	sl, {r9}
   20528:			; <UNDEFINED> instruction: 0xf88d445e
   2052c:	ldrmi	r2, [r9], #-32	; 0xffffffe0
   20530:	ldfled	f1, [r6, #-36]	; 0xffffffdc
   20534:	addsmi	r9, r1, #4, 20	; 0x4000
   20538:			; <UNDEFINED> instruction: 0xf89dd213
   2053c:	stccs	0, cr5, [r0, #-128]	; 0xffffff80
   20540:			; <UNDEFINED> instruction: 0xf89dd0bf
   20544:			; <UNDEFINED> instruction: 0xf8dd502c
   20548:			; <UNDEFINED> instruction: 0xf8ddb028
   2054c:	stccs	0, cr10, [r0, #-192]	; 0xffffff40
   20550:	ldrdcs	sp, [r1], -r5
   20554:	strmi	r4, [r0, #1028]!	; 0x404
   20558:	andcs	sp, r1, r2, ror #21
   2055c:	cmple	sl, r0, lsl #26
   20560:	blls	a6df8 <rpl_re_syntax_options@@Base+0x39318>
   20564:	andsvs	r4, ip, pc, lsr #20
   20568:	blmi	ab1758 <rpl_re_syntax_options@@Base+0xa43c78>
   2056c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   20570:	subsmi	r9, sl, r3, lsl fp
   20574:	ldrtmi	sp, [r0], -fp, asr #2
   20578:	pop	{r0, r2, r4, ip, sp, pc}
   2057c:			; <UNDEFINED> instruction: 0xf88d8ff0
   20580:	bne	14bc5d8 <rpl_re_syntax_options@@Base+0x144eaf8>
   20584:	strbmi	sl, [fp], -ip, lsl #16
   20588:	blx	13dc5e2 <rpl_re_syntax_options@@Base+0x136eb02>
   2058c:	svccc	0x00fff1b0
   20590:	andls	r4, sl, r3, lsl #13
   20594:			; <UNDEFINED> instruction: 0xf110d016
   20598:			; <UNDEFINED> instruction: 0xf8dd0f02
   2059c:	andsle	sl, lr, r0, lsr r0
   205a0:			; <UNDEFINED> instruction: 0xf04fb918
   205a4:			; <UNDEFINED> instruction: 0xf8cd0b01
   205a8:	strbmi	fp, [r8], -r8, lsr #32
   205ac:	eorvc	pc, ip, sp, lsl #17
   205b0:	ldcl	7, cr15, [sl, #916]!	; 0x394
   205b4:	eorvc	pc, r0, sp, lsl #17
   205b8:	adcle	r2, r0, r0, lsl #16
   205bc:			; <UNDEFINED> instruction: 0xf88d2200
   205c0:			; <UNDEFINED> instruction: 0xe79c2014
   205c4:	bleq	9c708 <rpl_re_syntax_options@@Base+0x2ec28>
   205c8:			; <UNDEFINED> instruction: 0xf8dd2300
   205cc:			; <UNDEFINED> instruction: 0x4658a030
   205d0:	eorlt	pc, r8, sp, asr #17
   205d4:	eorvc	pc, r0, sp, lsl #17
   205d8:	eorcc	pc, ip, sp, lsl #17
   205dc:	stmdbls	r4, {r0, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}
   205e0:	stmdals	r9, {r9, sp}
   205e4:	eorvc	pc, r0, sp, lsl #17
   205e8:	bleq	5b474 <quoting_style_vals@@Base+0x8270>
   205ec:	eorcs	pc, ip, sp, lsl #17
   205f0:	eorlt	pc, r8, sp, asr #17
   205f4:	ldrbmi	lr, [r0], -sp, lsr #15
   205f8:	stm	r6, {r1, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   205fc:	ble	febea604 <rpl_re_syntax_options@@Base+0xfeb7cb24>
   20600:			; <UNDEFINED> instruction: 0xf7e54650
   20604:	blx	fec5bb94 <rpl_re_syntax_options@@Base+0xfebee0b4>
   20608:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   2060c:			; <UNDEFINED> instruction: 0xf7e5e7a8
   20610:	svclt	0x0000ef0e
   20614:	andeq	r0, r0, ip, asr #9
   20618:	andeq	r5, r4, ip, asr r6
   2061c:	andeq	r5, r4, ip, asr #12
   20620:	andeq	r0, r0, ip, asr r4
   20624:	andeq	r5, r4, r8, ror r5
   20628:	svcmi	0x00f0e92d
   2062c:	stc	6, cr4, [sp, #-16]!
   20630:	strmi	r8, [pc], -r6, lsl #22
   20634:	ldrtcs	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   20638:	ldrtcc	pc, [r0], #-2271	; 0xfffff721	; <UNPREDICTABLE>
   2063c:			; <UNDEFINED> instruction: 0xf8d0447a
   20640:	addlt	sl, sp, r0, lsr r0
   20644:	ldmpl	r3, {r1, r2, r7, fp, sp, lr}^
   20648:	streq	pc, [r3, #-266]	; 0xfffffef6
   2064c:	b	57ac54 <rpl_re_syntax_options@@Base+0x50d174>
   20650:	svclt	0x0038052a
   20654:	ldmdavs	fp, {r0, r2, r4, r6, r9, sl, lr}
   20658:			; <UNDEFINED> instruction: 0xf04f930b
   2065c:	stmiavs	r1!, {r8, r9}^
   20660:	ldmdane	r2!, {r0, r1, r5, r6, r7, r8, fp, sp, lr}
   20664:	cdp	8, 11, cr6, cr0, cr0, {1}
   20668:	bl	1083370 <rpl_re_syntax_options@@Base+0x1015890>
   2066c:	andls	r0, r6, #201326592	; 0xc000000
   20670:	adcne	r9, sp, r7, lsl #6
   20674:	ldrsbtlt	pc, [r4], -r4	; <UNPREDICTABLE>
   20678:	blx	175e67c <rpl_re_syntax_options@@Base+0x16f0b9c>
   2067c:			; <UNDEFINED> instruction: 0xf1056b22
   20680:	tstcs	r0, r8, lsr #12
   20684:	mvnhi	pc, #14614528	; 0xdf0000
   20688:	rsbcc	r1, r4, #153600	; 0x25800
   2068c:			; <UNDEFINED> instruction: 0x468144f8
   20690:			; <UNDEFINED> instruction: 0xf7e56b60
   20694:	vmlscs.f64	d14, d20, d22
   20698:			; <UNDEFINED> instruction: 0x2600bfd8
   2069c:	vmls.f<illegal width 8>	d4, d0, d1[3]
   206a0:	sfmne	f0, 3, [fp, #-336]!	; 0xfffffeb0
   206a4:	vmls.f<illegal width 8>	d20, d0, d3[2]
   206a8:	tstcs	r0, ip, lsr r1
   206ac:	strmi	r4, [sl], r9, lsr #13
   206b0:	stmdavs	r0!, {r1, r3, r9, fp, sp, pc}
   206b4:			; <UNDEFINED> instruction: 0xf7ff9209
   206b8:	bls	2a022c <rpl_re_syntax_options@@Base+0x23274c>
   206bc:	strmi	r4, [r3], -r9, asr #12
   206c0:	movwls	r6, #38944	; 0x9820
   206c4:			; <UNDEFINED> instruction: 0xf7ff4418
   206c8:	stmdavs	r1!, {r0, r1, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   206cc:	ldrmi	r9, [r9], #-2825	; 0xfffff4f7
   206d0:	ldrbmi	r4, [r8], -r2, lsl #12
   206d4:	stmdbeq	r2, {r0, r1, r3, r8, r9, fp, sp, lr, pc}
   206d8:	ldcl	7, cr15, [r4, #-916]	; 0xfffffc6c
   206dc:			; <UNDEFINED> instruction: 0x21209a0a
   206e0:	ldrbmi	r4, [r2], #-1608	; 0xfffff9b8
   206e4:	andcc	r1, r1, #696320	; 0xaa000
   206e8:			; <UNDEFINED> instruction: 0xf7e54491
   206ec:	ldmib	r4, {r1, r3, r4, r5, r7, r8, r9, fp, sp, lr, pc}^
   206f0:			; <UNDEFINED> instruction: 0xf1baab04
   206f4:			; <UNDEFINED> instruction: 0xf17b0f01
   206f8:	vsubw.s8	q8, q0, d0
   206fc:	ldmib	sp, {r0, r5, r9, pc}^
   20700:			; <UNDEFINED> instruction: 0xf01d0106
   20704:	ldc	15, cr15, [pc, #76]	; 20758 <ASN1_STRING_length@plt+0x19ef0>
   20708:	vldrmi	d23, [sl, #840]	; 0x348
   2070c:	cfstrd	mvd4, [r1], {125}	; 0x7d
   20710:			; <UNDEFINED> instruction: 0x46500b19
   20714:	mcr	6, 1, r4, cr9, cr9, {2}
   20718:			; <UNDEFINED> instruction: 0xf01d9b07
   2071c:	strtmi	pc, [fp], -r7, lsl #30
   20720:	rscscc	pc, pc, #79	; 0x4f
   20724:	bleq	5db830 <rpl_re_syntax_options@@Base+0x56dd50>
   20728:	tstcs	r1, r8, asr #12
   2072c:	blvc	1dc158 <rpl_re_syntax_options@@Base+0x16e678>
   20730:	blvc	ff21c22c <rpl_re_syntax_options@@Base+0xff1ae74c>
   20734:	bvc	5bd70 <quoting_style_vals@@Base+0x8b6c>
   20738:	svc	0x00cef7e5
   2073c:	cdpcs	4, 0, cr4, cr0, cr1, {4}
   20740:	ldmib	r4, {r6, ip, lr, pc}^
   20744:			; <UNDEFINED> instruction: 0xf1090104
   20748:	stmdacs	r1, {r0, r8, sl}
   2074c:	movweq	pc, #369	; 0x171	; <UNPREDICTABLE>
   20750:			; <UNDEFINED> instruction: 0x81a4f280
   20754:	blvs	fe828320 <rpl_re_syntax_options@@Base+0xfe7ba840>
   20758:	beq	85c89c <rpl_re_syntax_options@@Base+0x7eedbc>
   2075c:			; <UNDEFINED> instruction: 0xf01d0049
   20760:	cdpne	13, 11, cr15, cr3, cr9, {2}
   20764:			; <UNDEFINED> instruction: 0x462a205b
   20768:	andeq	pc, r0, r9, lsl #17
   2076c:	cdpeq	0, 3, cr15, cr14, cr15, {2}
   20770:	ldmdbeq	ip!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   20774:			; <UNDEFINED> instruction: 0xf04f428b
   20778:	svclt	0x00d70300
   2077c:	smlalbteq	lr, r6, r1, fp
   20780:	stfeqd	f7, [r1], {1}
   20784:	stfeqd	f7, [r5], {161}	; 0xa1
   20788:			; <UNDEFINED> instruction: 0xf10c3906
   2078c:	andcc	r0, r1, #1024	; 0x400
   20790:	svclt	0x00084299
   20794:	stcls	8, cr15, [r1], {2}
   20798:	ldrmi	sp, [ip, #11]
   2079c:	eorscs	fp, sp, r4, lsl #30
   207a0:	stceq	8, cr15, [r1], {2}
   207a4:	ldrmi	sp, [fp, #5]
   207a8:	uadd16mi	fp, r0, r4
   207ac:			; <UNDEFINED> instruction: 0xf8024670
   207b0:	movwcc	r0, #7169	; 0x1c01
   207b4:			; <UNDEFINED> instruction: 0xd1ea429e
   207b8:	stmdbeq	r6, {r0, r2, r8, r9, fp, sp, lr, pc}
   207bc:			; <UNDEFINED> instruction: 0xf109235d
   207c0:	strpl	r0, [fp, #2305]!	; 0x901
   207c4:	movwcs	r6, #11173	; 0x2ba5
   207c8:	ldrdeq	lr, [r6, -sp]
   207cc:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
   207d0:			; <UNDEFINED> instruction: 0x63a53501
   207d4:	ldc2l	0, cr15, [r2], #-32	; 0xffffffe0
   207d8:			; <UNDEFINED> instruction: 0xf7ff4605
   207dc:	msrcs	CPSR_, fp, lsr #19
   207e0:	andeq	pc, r8, #192, 2	; 0x30
   207e4:	bl	27210c <rpl_re_syntax_options@@Base+0x20462c>
   207e8:			; <UNDEFINED> instruction: 0xf7e50602
   207ec:	stmibmi	r2!, {r1, r3, r4, r5, r8, r9, fp, sp, lr, pc}
   207f0:	ldrtmi	r4, [r0], -sl, lsr #12
   207f4:			; <UNDEFINED> instruction: 0xf7e64479
   207f8:	ldc	8, cr14, [r4, #152]	; 0x98
   207fc:			; <UNDEFINED> instruction: 0xeeb57b62
   20800:	vsqrt.f64	d23, d0
   20804:	bl	1df04c <rpl_re_syntax_options@@Base+0x17156c>
   20808:	strmi	r0, [r3], -r0, lsl #10
   2080c:	ldmib	r4, {r0, r2, r8, sl, fp, ip, lr, pc}^
   20810:	b	16cb5a8 <rpl_re_syntax_options@@Base+0x165dac8>
   20814:			; <UNDEFINED> instruction: 0xf040020b
   20818:	bmi	fe640adc <rpl_re_syntax_options@@Base+0xfe5d2ffc>
   2081c:	stmdaeq	sl, {r0, r2, r8, ip, sp, lr, pc}
   20820:	bgt	f1a10 <rpl_re_syntax_options@@Base+0x83f30>
   20824:	rscspl	r8, r0, r2, lsl r8
   20828:			; <UNDEFINED> instruction: 0x812a6069
   2082c:			; <UNDEFINED> instruction: 0xf0402f00
   20830:	ldmib	r4, {r0, r1, r3, r4, r6, r7, pc}^
   20834:	bcs	6944c <yy_flex_debug@@Base+0x102c>
   20838:	tsteq	r0, r3, ror r1	; <UNPREDICTABLE>
   2083c:	ldmib	r4, {r2, r4, r6, r8, r9, fp, ip, lr, pc}^
   20840:	cdpcs	7, 0, cr6, cr1, cr6, {0}
   20844:	tsteq	r0, r7, ror r1	; <UNPREDICTABLE>
   20848:	msrhi	(UNDEF: 109), r0
   2084c:	blvc	25c314 <rpl_re_syntax_options@@Base+0x1ee834>
   20850:	blhi	ff21c328 <rpl_re_syntax_options@@Base+0xff1ae848>
   20854:	blx	45c420 <rpl_re_syntax_options@@Base+0x3ee940>
   20858:	msrhi	(UNDEF: 117), r0
   2085c:	ldrdeq	lr, [r6, -sp]
   20860:	svclt	0x0008428b
   20864:	andle	r4, r4, r2, lsl #5
   20868:			; <UNDEFINED> instruction: 0x51b8f8d4
   2086c:			; <UNDEFINED> instruction: 0xf0402d00
   20870:	ldmib	sp, {r1, r2, r3, r5, r7, r8, pc}^
   20874:	bl	fecc7094 <rpl_re_syntax_options@@Base+0xfec595b4>
   20878:	bl	18e08a4 <rpl_re_syntax_options@@Base+0x1872dc4>
   2087c:			; <UNDEFINED> instruction: 0xf01d010a
   20880:	mcrr	14, 5, pc, r1, cr5	; <UNPREDICTABLE>
   20884:			; <UNDEFINED> instruction: 0x46300b19
   20888:			; <UNDEFINED> instruction: 0xf01d4639
   2088c:	cdp	14, 2, cr15, cr9, cr15, {2}
   20890:	vldr	d9, [pc, #32]	; 208b8 <ASN1_STRING_length@plt+0x1a050>
   20894:	mcrr	11, 7, r6, r1, cr1
   20898:	vdup.32	d9, r0
   2089c:	vmov.f64	d7, #71	; 0x3e380000  0.1796875
   208a0:	vsqrt.f64	d23, d6
   208a4:	vmov.i16	d15, #0	; 0x0000
   208a8:	mrc	1, 5, r8, cr6, cr14, {1}
   208ac:	vstr	d6, [r4]
   208b0:	vsub.f64	d8, d7, d28
   208b4:	vmov.f64	d23, #214	; 0xbeb00000 -0.3437500
   208b8:	vnmla.f64	d7, d23, d7
   208bc:	vstr	s11, [r4, #576]	; 0x240
   208c0:	svcmi	0x006f7a6e
   208c4:	ldmdbvs	lr!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   208c8:			; <UNDEFINED> instruction: 0xf0002e00
   208cc:	smlabbcs	r0, sp, r1, r8
   208d0:			; <UNDEFINED> instruction: 0xf7ff4628
   208d4:			; <UNDEFINED> instruction: 0x4633f873
   208d8:	rscscc	pc, pc, #79	; 0x4f
   208dc:	andls	r2, r0, r1, lsl #2
   208e0:			; <UNDEFINED> instruction: 0xf7e54640
   208e4:	strmi	lr, [r0], #3834	; 0xefa
   208e8:	ldrdpl	lr, [ip], -r4
   208ec:			; <UNDEFINED> instruction: 0xf922f7ff
   208f0:	bne	b28d78 <rpl_re_syntax_options@@Base+0xabb298>
   208f4:	b	9321fc <rpl_re_syntax_options@@Base+0x8c471c>
   208f8:	strtmi	r7, [r2], -r4, ror #9
   208fc:	b	fec5e898 <rpl_re_syntax_options@@Base+0xfebf0db8>
   20900:	movwcs	r4, #2656	; 0xa60
   20904:	andcc	pc, r4, r8, lsl #16
   20908:	ldrbtmi	r4, [sl], #-2904	; 0xfffff4a8
   2090c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   20910:	subsmi	r9, sl, fp, lsl #22
   20914:	cmnhi	fp, r0, asr #32	; <UNPREDICTABLE>
   20918:	ldc	0, cr11, [sp], #52	; 0x34
   2091c:	pop	{r1, r2, r8, r9, fp, pc}
   20920:	blmi	16848e8 <rpl_re_syntax_options@@Base+0x1616e08>
   20924:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   20928:			; <UNDEFINED> instruction: 0x3110f893
   2092c:			; <UNDEFINED> instruction: 0xf47f433b
   20930:			; <UNDEFINED> instruction: 0xf10aaebc
   20934:	blvs	fe821158 <rpl_re_syntax_options@@Base+0xfe7b3678>
   20938:	beq	adb228 <rpl_re_syntax_options@@Base+0xa6d748>
   2093c:	ldrmi	fp, [r2], r8, lsr #30
   20940:	tsteq	r9, r5, lsl #22
   20944:	movwls	r4, #37960	; 0x9448
   20948:	rsceq	lr, sl, r0, lsl #22
   2094c:	mrrc2	0, 1, pc, r2, cr13	; <UNPREDICTABLE>
   20950:	strmi	r9, [r9, #2825]	; 0xb09
   20954:	ldrmi	fp, [sl], r4, lsr #31
   20958:			; <UNDEFINED> instruction: 0xf6bf46a9
   2095c:	bl	fe88c408 <rpl_re_syntax_options@@Base+0xfe81e928>
   20960:	ldrbmi	r0, [r8], -r9, lsl #18
   20964:	beq	29b800 <rpl_re_syntax_options@@Base+0x22dd20>
   20968:	ldrbmi	r2, [r3], #288	; 0x120
   2096c:			; <UNDEFINED> instruction: 0xf7e54652
   20970:	blls	29b358 <rpl_re_syntax_options@@Base+0x22d878>
   20974:			; <UNDEFINED> instruction: 0xe69b4619
   20978:	bleq	19dbfd0 <rpl_re_syntax_options@@Base+0x196e4f0>
   2097c:	ldmib	r4, {r1, r3, r9, fp, sp, pc}^
   20980:	strcs	r0, [r0], -r8, ror #2
   20984:	bl	6c61b4 <rpl_re_syntax_options@@Base+0x6586d4>
   20988:	cdp	0, 3, cr0, cr8, cr0, {0}
   2098c:	bl	12e3694 <rpl_re_syntax_options@@Base+0x1275bb4>
   20990:	rsfs	f0, f0, f1
   20994:			; <UNDEFINED> instruction: 0xf0020b07
   20998:	ldc	14, cr15, [pc, #916]	; 20d34 <ASN1_STRING_length@plt+0x1a4cc>
   2099c:	vmov.u16	r7, d4[2]
   209a0:	vsqrt.f64	d16, d7
   209a4:	vmov.i16	d31, #0	; 0x0000
   209a8:	blmi	e00d9c <rpl_re_syntax_options@@Base+0xd932bc>
   209ac:			; <UNDEFINED> instruction: 0xf8589a0a
   209b0:			; <UNDEFINED> instruction: 0xf8933003
   209b4:	blcs	2d248 <ASN1_STRING_length@plt+0x269e0>
   209b8:	rschi	pc, sp, r0
   209bc:	ldrbtmi	r4, [fp], #-2867	; 0xfffff4cd
   209c0:	orreq	lr, r2, #3072	; 0xc00
   209c4:	movwls	r6, #18715	; 0x491b
   209c8:	rscscc	pc, pc, #79	; 0x4f
   209cc:	tstcs	r1, r0, lsr fp
   209d0:	bleq	dc00c <rpl_re_syntax_options@@Base+0x6e52c>
   209d4:	ldrbtmi	r4, [fp], #-1576	; 0xfffff9d8
   209d8:			; <UNDEFINED> instruction: 0xf7e59600
   209dc:	bl	19c3dc <rpl_re_syntax_options@@Base+0x12e8fc>
   209e0:	svccs	0x00000800
   209e4:	svcge	0x0025f43f
   209e8:	andcs	r4, r5, #688128	; 0xa8000
   209ec:	ldrbtmi	r2, [r9], #-0
   209f0:	bl	8de98c <rpl_re_syntax_options@@Base+0x870eac>
   209f4:	strbmi	r4, [r0], -r1, lsl #12
   209f8:	b	7de994 <rpl_re_syntax_options@@Base+0x770eb4>
   209fc:	strbmi	r4, [r0], -r7, lsl #12
   20a00:			; <UNDEFINED> instruction: 0xf898f7ff
   20a04:	blvc	15c4d4 <rpl_re_syntax_options@@Base+0xee9f4>
   20a08:	streq	lr, [r8], -r7, lsr #23
   20a0c:	blhi	ff21c4e4 <rpl_re_syntax_options@@Base+0xff1aea04>
   20a10:	blx	45c5dc <rpl_re_syntax_options@@Base+0x3eeafc>
   20a14:	streq	lr, [r0], -r6, lsr #23
   20a18:	vsubhn.i16	d4, q0, <illegal reg q2.5>
   20a1c:	cdp	0, 11, cr8, cr0, cr9, {5}
   20a20:			; <UNDEFINED> instruction: 0xf00b0b48
   20a24:	blmi	75eb50 <rpl_re_syntax_options@@Base+0x6f1070>
   20a28:	ldrbtmi	r2, [fp], #-257	; 0xfffffeff
   20a2c:	ldrtmi	r4, [r8], -r2, lsl #12
   20a30:			; <UNDEFINED> instruction: 0xf04f9200
   20a34:			; <UNDEFINED> instruction: 0xf7e532ff
   20a38:	stmdane	sl!, {r4, r6, r9, sl, fp, sp, lr, pc}
   20a3c:			; <UNDEFINED> instruction: 0x212018b0
   20a40:	andeq	pc, pc, #-2147483600	; 0x80000030
   20a44:	bl	31b4c <ASN1_STRING_length@plt+0x2b2e4>
   20a48:			; <UNDEFINED> instruction: 0xf7e50802
   20a4c:	strb	lr, [fp, -sl, lsl #20]
   20a50:	andeq	r0, r0, r0
   20a54:	subsmi	r0, r9, r0
   20a58:			; <UNDEFINED> instruction: 0xff800000
   20a5c:	ldrshmi	pc, [pc, #255]	; 20b63 <ASN1_STRING_length@plt+0x1a2fb>	; <UNPREDICTABLE>
   20a60:	stclgt	12, cr12, [ip], {205}	; 0xcd
   20a64:	subsmi	pc, r8, ip, asr #25
   20a68:	andeq	r5, r4, r4, lsr #9
   20a6c:	andeq	r0, r0, ip, asr #9
   20a70:	andeq	r5, r4, r4, asr r4
   20a74:	andeq	r0, r3, r4, lsl r0
   20a78:	andeq	lr, r1, r8, lsr r1
   20a7c:	andeq	pc, r2, r8, lsr pc	; <UNPREDICTABLE>
   20a80:	strdeq	ip, [r4], -r8
   20a84:	ldrdeq	r5, [r4], -r6
   20a88:			; <UNDEFINED> instruction: 0x000004b4
   20a8c:	andeq	r4, r4, sl, ror r7
   20a90:	andeq	pc, r2, r6, ror sp	; <UNPREDICTABLE>
   20a94:	andeq	pc, r2, r6, ror sp	; <UNPREDICTABLE>
   20a98:	andeq	fp, r2, sl, asr r3
   20a9c:	stc2l	0, cr15, [r6, #-116]	; 0xffffff8c
   20aa0:	strmi	r4, [fp], -r2, lsl #12
   20aa4:	ldrdeq	lr, [r2, -r4]
   20aa8:	blcs	6dbbbc <rpl_re_syntax_options@@Base+0x66e0dc>
   20aac:	ldc2	0, cr15, [lr, #-116]!	; 0xffffff8c
   20ab0:	bleq	5dbbbc <rpl_re_syntax_options@@Base+0x56e0dc>
   20ab4:	ldrdeq	lr, [r6, -sp]
   20ab8:	blvc	2dc4d8 <rpl_re_syntax_options@@Base+0x26e9f8>
   20abc:	bvs	fe45c2dc <rpl_re_syntax_options@@Base+0xfe3ee7fc>
   20ac0:	blls	ff9dc5a8 <rpl_re_syntax_options@@Base+0xff96eac8>
   20ac4:	blvc	29c368 <rpl_re_syntax_options@@Base+0x22e888>
   20ac8:	blvc	ff21c6c4 <rpl_re_syntax_options@@Base+0xff1aebe4>
   20acc:	bge	fe45c330 <rpl_re_syntax_options@@Base+0xfe3ee850>
   20ad0:	stc2	0, cr15, [ip, #-116]!	; 0xffffff8c
   20ad4:			; <UNDEFINED> instruction: 0xf889235b
   20ad8:	ldrbmi	r3, [r2], -r0
   20adc:	bleq	2db6f8 <rpl_re_syntax_options@@Base+0x26dc18>
   20ae0:	bleq	5dbbec <rpl_re_syntax_options@@Base+0x56e10c>
   20ae4:	strtmi	r2, [r8], -fp, lsr #2
   20ae8:	blvc	2dc508 <rpl_re_syntax_options@@Base+0x26ea28>
   20aec:	blvc	29c390 <rpl_re_syntax_options@@Base+0x22e8b0>
   20af0:	blvc	ff21c6ec <rpl_re_syntax_options@@Base+0xff1aec0c>
   20af4:	bls	fe45c358 <rpl_re_syntax_options@@Base+0xfe3ee878>
   20af8:	ldmib	r2!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20afc:	beq	2db9a8 <rpl_re_syntax_options@@Base+0x26dec8>
   20b00:	svceq	0x0000f1ba
   20b04:	bl	feb17c64 <rpl_re_syntax_options@@Base+0xfeaaa184>
   20b08:			; <UNDEFINED> instruction: 0x21200505
   20b0c:			; <UNDEFINED> instruction: 0x46581b76
   20b10:	stmdbeq	r6, {r0, r1, r3, r8, r9, fp, sp, lr, pc}
   20b14:			; <UNDEFINED> instruction: 0xf1094632
   20b18:			; <UNDEFINED> instruction: 0xf7e50901
   20b1c:	cmpcs	sp, #2654208	; 0x288000
   20b20:	andcc	pc, r6, fp, lsl #16
   20b24:			; <UNDEFINED> instruction: 0xf04fe64e
   20b28:			; <UNDEFINED> instruction: 0xf1083320
   20b2c:			; <UNDEFINED> instruction: 0xf848080f
   20b30:			; <UNDEFINED> instruction: 0xf8483c07
   20b34:			; <UNDEFINED> instruction: 0xf8483c0f
   20b38:			; <UNDEFINED> instruction: 0xf8483c0b
   20b3c:	ldrb	r3, [r3], r4, lsl #24
   20b40:	nopcc	{79}	; 0x4f
   20b44:	blcc	15ec70 <rpl_re_syntax_options@@Base+0xf1190>
   20b48:	bl	fe99a334 <rpl_re_syntax_options@@Base+0xfe92c854>
   20b4c:	stmdavs	r5!, {r0, r3, r8, fp}
   20b50:			; <UNDEFINED> instruction: 0xf04f4b35
   20b54:	strdcs	r3, [r1, -pc]
   20b58:	ldrbtmi	r4, [fp], #-1624	; 0xfffff9a8
   20b5c:			; <UNDEFINED> instruction: 0xf7e59500
   20b60:			; <UNDEFINED> instruction: 0x464aedbc
   20b64:	ldrbmi	r2, [r8], #-288	; 0xfffffee0
   20b68:			; <UNDEFINED> instruction: 0xf7e54481
   20b6c:	ldr	lr, [lr, #2426]!	; 0x97a
   20b70:	blvc	5c650 <quoting_style_vals@@Base+0x944c>
   20b74:	rsfe	f2, f0, f0
   20b78:	vmov.f64	d24, #215	; 0xbeb80000 -0.3593750
   20b7c:	vnmla.f64	d7, d23, d8
   20b80:			; <UNDEFINED> instruction: 0xf7fe0a90
   20b84:	stmdbmi	r9!, {r0, r1, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   20b88:			; <UNDEFINED> instruction: 0x46024479
   20b8c:			; <UNDEFINED> instruction: 0xf7e54638
   20b90:	stmdane	sl!, {r1, r3, r4, r6, r9, sl, fp, sp, lr, pc}
   20b94:	blmi	9da8e4 <rpl_re_syntax_options@@Base+0x96ce04>
   20b98:			; <UNDEFINED> instruction: 0xf853447b
   20b9c:	ldr	r3, [r2, -r2, lsr #32]
   20ba0:	blvc	79c224 <rpl_re_syntax_options@@Base+0x72e744>
   20ba4:	bleq	ff21c67c <rpl_re_syntax_options@@Base+0xff1aeb9c>
   20ba8:	blx	45c774 <rpl_re_syntax_options@@Base+0x3eec94>
   20bac:	strcs	fp, [r1], -ip, lsr #31
   20bb0:	ldrbt	r2, [sl], r2, lsl #12
   20bb4:	ldmibcc	pc!, {r1, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   20bb8:	teqcs	sp, r8, asr r6
   20bbc:	ldrbmi	r4, [r9], #1610	; 0x64a
   20bc0:	stmdb	lr, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   20bc4:	teqcs	lr, #-754974720	; 0xd3000000
   20bc8:	andcc	pc, r0, r9, lsl #17
   20bcc:	ldc	7, cr14, [r4, #620]	; 0x26c
   20bd0:	vldr	d7, [pc, #432]	; 20d88 <ASN1_STRING_length@plt+0x1a520>
   20bd4:	vmov.32	r6, d8[1]
   20bd8:	vcmp.f64	d7, d7
   20bdc:	vsqrt.f64	d23, d6
   20be0:			; <UNDEFINED> instruction: 0xf53ffa10
   20be4:	strb	sl, [r4], -lr, ror #28
   20be8:	andcs	r4, r5, #294912	; 0x48000
   20bec:	ldrbtmi	r4, [r9], #-1584	; 0xfffff9d0
   20bf0:			; <UNDEFINED> instruction: 0xf7e53104
   20bf4:	strmi	lr, [r6], -r2, lsr #20
   20bf8:			; <UNDEFINED> instruction: 0xf7e56138
   20bfc:	strmi	lr, [r1], r4, lsr #21
   20c00:			; <UNDEFINED> instruction: 0xf7fe4630
   20c04:	bl	feaa0a68 <rpl_re_syntax_options@@Base+0xfea32f88>
   20c08:	cmnvs	r8, r0
   20c0c:			; <UNDEFINED> instruction: 0xf7e5e65f
   20c10:	svclt	0x0000ec0e
   20c14:	andhi	pc, r0, pc, lsr #7
   20c18:	bicsge	r0, r7, #249856	; 0x3d000
   20c1c:	eormi	pc, r3, r0, ror sp	; <UNPREDICTABLE>
   20c20:	bvc	ff872ae0 <rpl_re_syntax_options@@Base+0xff805000>
   20c24:	svccc	0x00efae14
   20c28:	andeq	r8, r2, lr, lsr #16
   20c2c:	andeq	sp, r1, r4, lsr #27
   20c30:	andeq	r4, r4, r0, lsr #11
   20c34:	andeq	pc, r2, lr, asr #23
   20c38:	movwcs	lr, #18896	; 0x49d0
   20c3c:	mvnsmi	lr, sp, lsr #18
   20c40:			; <UNDEFINED> instruction: 0xf1732a01
   20c44:	addlt	r0, r2, r0, lsl #2
   20c48:	blle	2f2650 <rpl_re_syntax_options@@Base+0x284b70>
   20c4c:	ldmib	r0, {r0, r7, r8, fp, sp, lr}^
   20c50:	stmibne	ip, {r1, r8, r9, sl, sp, lr}
   20c54:	bl	107b360 <rpl_re_syntax_options@@Base+0x100d880>
   20c58:	adcmi	r0, r2, #29360128	; 0x1c00000
   20c5c:	svclt	0x00b841ab
   20c60:	strmi	lr, [r4, #-2496]	; 0xfffff640
   20c64:	tstcs	r1, lr, lsl #24
   20c68:	ldrbtmi	r4, [ip], #-1600	; 0xfffff9c0
   20c6c:	ldc2l	7, cr15, [ip], {255}	; 0xff
   20c70:	ldrsbteq	pc, [r4], -r8	; <UNPREDICTABLE>
   20c74:			; <UNDEFINED> instruction: 0xf828f7ff
   20c78:	andcs	r4, r0, r1, lsr #12
   20c7c:			; <UNDEFINED> instruction: 0xf7fd9401
   20c80:	stmdbls	r1, {r0, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   20c84:			; <UNDEFINED> instruction: 0xf7fd2004
   20c88:			; <UNDEFINED> instruction: 0xf8d8fbf9
   20c8c:			; <UNDEFINED> instruction: 0xf7e50034
   20c90:	strbmi	lr, [r0], -r0, lsr #19
   20c94:	pop	{r1, ip, sp, pc}
   20c98:			; <UNDEFINED> instruction: 0xf7e541f0
   20c9c:	svclt	0x0000b997
   20ca0:	strdeq	r0, [r3], -r2
   20ca4:			; <UNDEFINED> instruction: 0x4604b570
   20ca8:	ldrbtmi	r4, [sp], #-3367	; 0xfffff2d9
   20cac:	stmdblt	fp!, {r0, r1, r3, r5, r6, r7, fp, sp, lr}^
   20cb0:	bleq	2dc2f8 <rpl_re_syntax_options@@Base+0x26e818>
   20cb4:	blvc	25c2fc <rpl_re_syntax_options@@Base+0x1ee81c>
   20cb8:	blvs	89c33c <rpl_re_syntax_options@@Base+0x82e85c>
   20cbc:	blvc	121c584 <rpl_re_syntax_options@@Base+0x11aeaa4>
   20cc0:	blvc	ff1dc798 <rpl_re_syntax_options@@Base+0xff16ecb8>
   20cc4:	blx	45c890 <rpl_re_syntax_options@@Base+0x3eedb0>
   20cc8:	cfldr64lt	mvdx13, [r0, #-96]!	; 0xffffffa0
   20ccc:			; <UNDEFINED> instruction: 0xf00a69ae
   20cd0:	mvnslt	pc, r7, ror #22
   20cd4:	svclt	0x00d8282c
   20cd8:	addmi	r2, r6, #45	; 0x2d
   20cdc:	andsle	r6, sp, r8, lsr #3
   20ce0:			; <UNDEFINED> instruction: 0xf1001e43
   20ce4:			; <UNDEFINED> instruction: 0x63230163
   20ce8:			; <UNDEFINED> instruction: 0xf0136b60
   20cec:	blmi	6205e8 <rpl_re_syntax_options@@Base+0x5b2b08>
   20cf0:	bleq	2dc348 <rpl_re_syntax_options@@Base+0x26e868>
   20cf4:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   20cf8:	cmnvs	r0, #218	; 0xda
   20cfc:	strtmi	r2, [r0], -r0, lsl #2
   20d00:	ldc2	7, cr15, [r2], {255}	; 0xff
   20d04:			; <UNDEFINED> instruction: 0xf7fe6b60
   20d08:	ldmib	r4, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   20d0c:	stmib	r4, {r1, r3, r8, r9, sp}^
   20d10:	ldcllt	3, cr2, [r0, #-32]!	; 0xffffffe0
   20d14:	addmi	r2, r6, #80	; 0x50
   20d18:	mvnle	r6, r8, lsr #3
   20d1c:	bleq	2dc374 <rpl_re_syntax_options@@Base+0x26e894>
   20d20:	blmi	2e9528 <rpl_re_syntax_options@@Base+0x27ba48>
   20d24:	blvc	25c37c <rpl_re_syntax_options@@Base+0x1ee89c>
   20d28:	sbcsvs	r4, sl, fp, ror r4
   20d2c:	blvs	15c3b0 <rpl_re_syntax_options@@Base+0xee8d0>
   20d30:	blvc	121c5f8 <rpl_re_syntax_options@@Base+0x11aeb18>
   20d34:	blvc	ff1dc80c <rpl_re_syntax_options@@Base+0xff16ed2c>
   20d38:	blx	45c904 <rpl_re_syntax_options@@Base+0x3eee24>
   20d3c:			; <UNDEFINED> instruction: 0xe7c4d5de
   20d40:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
   20d44:	svccc	0x00c99999
   20d48:	andeq	ip, r4, r2, lsl r7
   20d4c:	andeq	ip, r4, r6, asr #13
   20d50:	muleq	r4, r4, r6
   20d54:	svcmi	0x00f8e92d
   20d58:	mvnvc	pc, pc, asr #8
   20d5c:	andcs	r4, r1, r3, lsl #13
   20d60:	stmdbhi	sl, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   20d64:			; <UNDEFINED> instruction: 0x461d4692
   20d68:	mcr2	0, 4, pc, cr4, cr3, {0}	; <UNPREDICTABLE>
   20d6c:	bl	1d7247c <rpl_re_syntax_options@@Base+0x1d0499c>
   20d70:	blmi	9e199c <rpl_re_syntax_options@@Base+0x973ebc>
   20d74:	svclt	0x00b9447b
   20d78:	strbmi	r4, [pc], -r6, asr #12
   20d7c:			; <UNDEFINED> instruction: 0x462f4656
   20d80:	stmib	r0, {r2, r9, sl, lr}^
   20d84:	stmib	r0, {r1, r8, sl, sp, pc}^
   20d88:			; <UNDEFINED> instruction: 0xf8c06704
   20d8c:	ldmibvs	r8, {ip, sp, pc}
   20d90:	ldmvs	fp, {r3, r6, r7, r8, ip, sp, pc}^
   20d94:	rsbcc	r1, r3, r2, asr #28
   20d98:			; <UNDEFINED> instruction: 0x6322b9ab
   20d9c:	stc2l	0, cr15, [r0, #76]	; 0x4c
   20da0:	ldrbtmi	r4, [r9], #-2332	; 0xfffff6e4
   20da4:	andcs	r4, r0, r3, lsl #12
   20da8:			; <UNDEFINED> instruction: 0xf7fd6363
   20dac:	vldr	d15, [pc, #412]	; 20f50 <ASN1_STRING_length@plt+0x1a6e8>
   20db0:	tstcs	r0, r6, lsl fp
   20db4:			; <UNDEFINED> instruction: 0xf7ff4620
   20db8:	blvs	185fe9c <rpl_re_syntax_options@@Base+0x17f23bc>
   20dbc:			; <UNDEFINED> instruction: 0xff84f7fe
   20dc0:	pop	{r5, r9, sl, lr}
   20dc4:			; <UNDEFINED> instruction: 0xf00a8ff8
   20dc8:	strmi	pc, [r3], -fp, ror #21
   20dcc:	blmi	4cf314 <rpl_re_syntax_options@@Base+0x461834>
   20dd0:	subcs	r2, pc, #179	; 0xb3
   20dd4:	ldrbtmi	r2, [fp], #-336	; 0xfffffeb0
   20dd8:	blmi	439444 <rpl_re_syntax_options@@Base+0x3cb964>
   20ddc:	ldrbtmi	r2, [fp], #-256	; 0xffffff00
   20de0:			; <UNDEFINED> instruction: 0xe7da60d9
   20de4:	stcle	8, cr2, [r6], {44}	; 0x2c
   20de8:			; <UNDEFINED> instruction: 0x212d4b0d
   20dec:	eorcs	r2, ip, #144	; 0x90
   20df0:	orrsvs	r4, r9, fp, ror r4
   20df4:	stmdbmi	fp, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   20df8:	rsbcc	r1, r3, r2, asr #28
   20dfc:	orrvs	r4, fp, r9, ror r4
   20e00:	svclt	0x0000e7eb
   20e04:	andhi	pc, r0, pc, lsr #7
	...
   20e10:	andeq	ip, r4, r8, asr #12
   20e14:			; <UNDEFINED> instruction: 0x00030dba
   20e18:	andeq	ip, r4, r6, ror #11
   20e1c:	ldrdeq	ip, [r4], -lr
   20e20:	andeq	ip, r4, ip, asr #11
   20e24:	andeq	ip, r4, r0, asr #11
   20e28:	teqcs	sl, r0, lsr r5
   20e2c:	strmi	fp, [r4], -r3, lsl #1
   20e30:	svc	0x00d2f7e4
   20e34:	orrlt	r1, r8, r2, lsl #22
   20e38:	strtmi	r4, [r1], -ip, lsl #26
   20e3c:	ldrbtmi	r9, [sp], #-513	; 0xfffffdff
   20e40:			; <UNDEFINED> instruction: 0xf7e56828
   20e44:	cmnlt	r0, lr, ror #24
   20e48:	strtmi	r9, [r1], -r1, lsl #20
   20e4c:			; <UNDEFINED> instruction: 0xf7e569e8
   20e50:	blx	fec5bff8 <rpl_re_syntax_options@@Base+0xfebee518>
   20e54:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   20e58:	ldclt	0, cr11, [r0, #-12]!
   20e5c:			; <UNDEFINED> instruction: 0xf7e54620
   20e60:			; <UNDEFINED> instruction: 0x4602e972
   20e64:	andcs	lr, r1, r8, ror #15
   20e68:	svclt	0x0000e7f6
   20e6c:	andeq	r5, r4, sl, lsl r3
   20e70:	strdlt	fp, [r3], r0
   20e74:	ldrbtmi	r4, [lr], #-3626	; 0xfffff1d6
   20e78:	movtlt	r6, #34871	; 0x8837
   20e7c:			; <UNDEFINED> instruction: 0x4604213a
   20e80:	svc	0x00aaf7e4
   20e84:	stmdacs	r0, {r0, r2, r9, sl, lr}
   20e88:	blne	d4f9c <rpl_re_syntax_options@@Base+0x674bc>
   20e8c:	ldrtmi	r4, [r8], -r1, lsr #12
   20e90:			; <UNDEFINED> instruction: 0xf7e59201
   20e94:	bls	9bfb4 <rpl_re_syntax_options@@Base+0x2e4d4>
   20e98:	ldmibvs	r0!, {r4, r7, r8, ip, sp, pc}^
   20e9c:			; <UNDEFINED> instruction: 0xf7e54621
   20ea0:	stmdacs	r0, {r6, sl, fp, sp, lr, pc}
   20ea4:	bmi	815394 <rpl_re_syntax_options@@Base+0x7a78b4>
   20ea8:	ldrbtmi	r3, [sl], #-1564	; 0xfffff9e4
   20eac:	stmib	r2, {r0, r1, r4, r5, r9, sl, lr}^
   20eb0:	stclne	0, cr6, [r8], #-28	; 0xffffffe4
   20eb4:			; <UNDEFINED> instruction: 0xb14b699b
   20eb8:	pop	{r0, r1, ip, sp, pc}
   20ebc:			; <UNDEFINED> instruction: 0x471840f0
   20ec0:			; <UNDEFINED> instruction: 0x46334a19
   20ec4:	stmib	r2, {r1, r3, r4, r5, r6, sl, lr}^
   20ec8:	ldrb	r6, [r2, r7]!
   20ecc:	ldcllt	0, cr11, [r0, #12]!
   20ed0:	andcs	r4, r3, #5632	; 0x1600
   20ed4:			; <UNDEFINED> instruction: 0x4638447c
   20ed8:	andls	r4, r1, #34603008	; 0x2100000
   20edc:	stc	7, cr15, [r0], #-916	; 0xfffffc6c
   20ee0:	cmnlt	r8, r1, lsl #20
   20ee4:			; <UNDEFINED> instruction: 0x46214d12
   20ee8:	stmibvs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   20eec:	ldc	7, cr15, [r8], {229}	; 0xe5
   20ef0:	ldmiblt	r8, {r1, r9, sl, lr}
   20ef4:	ldrcc	r4, [ip, #-2319]	; 0xfffff6f1
   20ef8:	ldrbtmi	r4, [r9], #-1552	; 0xfffff9f0
   20efc:	stmib	r1, {r0, r1, r3, r5, r9, sl, lr}^
   20f00:	ldrb	r5, [r7, r7, lsl #4]
   20f04:	blmi	37373c <rpl_re_syntax_options@@Base+0x305c5c>
   20f08:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   20f0c:	andcc	lr, r7, r2, asr #19
   20f10:			; <UNDEFINED> instruction: 0x4620e7d0
   20f14:	ldmdb	r6, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20f18:	ldrb	r4, [ip, r2, lsl #12]
   20f1c:	cdp	7, 6, cr15, cr4, cr4, {7}
   20f20:	andeq	r5, r4, r2, ror #5
   20f24:	andeq	ip, r4, r2, lsl r5
   20f28:	strdeq	ip, [r4], -r8
   20f2c:	muleq	r2, r8, r8
   20f30:	andeq	r5, r4, r0, ror r2
   20f34:	andeq	ip, r4, r2, asr #9
   20f38:			; <UNDEFINED> instruction: 0x0004c4b4
   20f3c:	andeq	r5, r4, lr, asr #4
   20f40:	mvnsmi	lr, #737280	; 0xb4000
   20f44:			; <UNDEFINED> instruction: 0x809cf8df
   20f48:	cmplt	r0, #248, 8	; 0xf8000000
   20f4c:	vmulmi.f16	s8, s14, s13	; <UNPREDICTABLE>
   20f50:	cfstrsmi	mvf4, [r7, #-484]!	; 0xfffffe1c
   20f54:	b	feddeef0 <rpl_re_syntax_options@@Base+0xfed71410>
   20f58:			; <UNDEFINED> instruction: 0xf8df4b26
   20f5c:	ldrbtmi	r9, [lr], #-156	; 0xffffff64
   20f60:			; <UNDEFINED> instruction: 0xf858447d
   20f64:	ldrbtmi	r7, [r9], #3
   20f68:	and	r4, r9, r4, lsl #12
   20f6c:			; <UNDEFINED> instruction: 0xf8c92301
   20f70:	stmdbmi	r2!, {r5, ip, sp}
   20f74:	ldrbtmi	r2, [r9], #-0
   20f78:	b	fe95ef14 <rpl_re_syntax_options@@Base+0xfe8f1434>
   20f7c:	orrslt	r4, r8, r4, lsl #12
   20f80:			; <UNDEFINED> instruction: 0x46204631
   20f84:	stc	7, cr15, [r2], #-916	; 0xfffffc6c
   20f88:	strmi	r4, [r3], -r9, lsr #12
   20f8c:	blcs	32814 <ASN1_STRING_length@plt+0x2bfac>
   20f90:			; <UNDEFINED> instruction: 0xf7e5d0ec
   20f94:	stmdacs	r0, {r2, r3, r4, sl, fp, sp, lr, pc}
   20f98:	movwcs	sp, #4587	; 0x11eb
   20f9c:	tstcc	r0, r7, lsl #17	; <UNPREDICTABLE>
   20fa0:	blmi	55af44 <rpl_re_syntax_options@@Base+0x4ed464>
   20fa4:	andvc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   20fa8:	hvclt	46779	; 0xb6bb
   20fac:	ldrdcc	pc, [ip, -r7]
   20fb0:	andle	r2, r5, r1, lsl #22
   20fb4:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
   20fb8:	cmnlt	r3, fp, lsl sl
   20fbc:	mvnshi	lr, #12386304	; 0xbd0000
   20fc0:			; <UNDEFINED> instruction: 0xf8584b10
   20fc4:	ldmdavs	r8, {r0, r1, ip, sp}
   20fc8:	ldcl	7, cr15, [r0, #912]!	; 0x390
   20fcc:	stmia	r2!, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   20fd0:	rscle	r2, pc, r0, lsl #16
   20fd4:	stmdami	ip, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   20fd8:	mvnsmi	lr, #12386304	; 0xbd0000
   20fdc:			; <UNDEFINED> instruction: 0xf7ff4478
   20fe0:	svclt	0x0000bf47
   20fe4:	muleq	r4, r8, fp
   20fe8:	andeq	r0, r3, r4, ror #15
   20fec:	andeq	pc, r2, r6, lsr #13
   20ff0:	andeq	pc, r2, r0, lsl r8	; <UNPREDICTABLE>
   20ff4:			; <UNDEFINED> instruction: 0x000004b4
   20ff8:	andeq	ip, r4, r6, asr r4
   20ffc:			; <UNDEFINED> instruction: 0x000307be
   21000:	andeq	ip, r4, r6, lsl #8
   21004:	strdeq	r0, [r0], -r8
   21008:	andeq	fp, r2, r4, lsl #11
   2100c:	andcs	r4, r1, #2048	; 0x800
   21010:	subsvs	r4, sl, #2063597568	; 0x7b000000
   21014:	svclt	0x00004770
   21018:	andeq	ip, r4, ip, lsr #7
   2101c:	ldrblt	r4, [r0, #2321]	; 0x911
   21020:			; <UNDEFINED> instruction: 0x46044479
   21024:	bvs	124d234 <rpl_re_syntax_options@@Base+0x11df754>
   21028:			; <UNDEFINED> instruction: 0x6706e9dd
   2102c:	bvs	28d4d4 <rpl_re_syntax_options@@Base+0x21f9f4>
   21030:	stmdbmi	sp, {r0, r4, r5, r6, r8, ip, sp, pc}
   21034:	ldrbtmi	r2, [r9], #-0
   21038:	stmdbmi	ip, {r3, r6, r9, sp, lr}
   2103c:	stmib	sp, {r5, r9, sl, lr}^
   21040:	ldrbtmi	r6, [r9], #-1798	; 0xfffff8fa
   21044:	stmvs	r9, {r0, r3, r6, r7, r8, fp, sp, lr}
   21048:	pop	{r1, ip, sp, pc}
   2104c:			; <UNDEFINED> instruction: 0x470840d0
   21050:	stmib	sp, {r0, r1, r2, fp, lr}^
   21054:	ldrbtmi	r2, [r8], #-768	; 0xfffffd00
   21058:			; <UNDEFINED> instruction: 0xff0af7ff
   2105c:	movwcs	lr, #2525	; 0x9dd
   21060:	svclt	0x0000e7e7
   21064:	muleq	r4, ip, r3
   21068:	andeq	ip, r4, r6, lsl #7
   2106c:	andeq	ip, r4, sl, ror r3
   21070:	andeq	fp, r2, sl, lsl #10
   21074:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   21078:	ldmdbvc	r8, {r0, r1, r3, r4, r6, r7, r8, fp, sp, lr}
   2107c:	svclt	0x00004770
   21080:	andeq	ip, r4, r6, asr #6
   21084:			; <UNDEFINED> instruction: 0x4604b570
   21088:	ldrbtmi	r4, [sp], #-3333	; 0xfffff2fb
   2108c:	stmiavs	r9, {r0, r3, r5, r6, r7, r8, fp, sp, lr}^
   21090:	stmibvs	fp!, {r3, r7, r8, r9, sl, lr}^
   21094:	pop	{r5, r9, sl, lr}
   21098:	ldmdbvs	fp, {r4, r5, r6, lr}
   2109c:	svclt	0x00004718
   210a0:	andeq	ip, r4, r2, lsr r3
   210a4:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   210a8:	ldmdbvs	fp, {r0, r1, r3, r4, r6, r7, r8, fp, sp, lr}^
   210ac:	svclt	0x00004718
   210b0:	andeq	ip, r4, r6, lsl r3
   210b4:	andeq	r0, r0, r0
   210b8:	tstcs	r8, r3, asr #20
   210bc:	andcs	r4, r1, r3, asr #22
   210c0:	ldrblt	r4, [r0, #1146]!	; 0x47a
   210c4:	ldmpl	r3, {r0, r1, r2, r7, ip, sp, pc}^
   210c8:	movwls	r6, #22555	; 0x581b
   210cc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   210d0:	ldc2l	0, cr15, [r0], {19}
   210d4:	ldrbtmi	r4, [fp], #-2878	; 0xfffff4c2
   210d8:			; <UNDEFINED> instruction: 0x4604781a
   210dc:	ldmdavs	r8, {r1, r5, r7, r8, ip, sp, pc}^
   210e0:			; <UNDEFINED> instruction: 0xf7e44621
   210e4:	andcs	lr, r0, #0, 28
   210e8:	stmib	r4, {r8, r9, sp}^
   210ec:	stmib	r4, {r1, r8, r9, sp}^
   210f0:	bmi	e29d08 <rpl_re_syntax_options@@Base+0xdbc228>
   210f4:	ldrbtmi	r4, [sl], #-2869	; 0xfffff4cb
   210f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   210fc:	subsmi	r9, sl, r5, lsl #22
   21100:			; <UNDEFINED> instruction: 0x4620d155
   21104:	ldcllt	0, cr11, [r0, #28]!
   21108:	strcs	r2, [r1, #-149]	; 0xffffff6b
   2110c:			; <UNDEFINED> instruction: 0xf7e4701d
   21110:	stmdbge	r3, {r2, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   21114:	blle	9eb11c <rpl_re_syntax_options@@Base+0x97d63c>
   21118:	tstls	r1, r8, lsr #12
   2111c:	stmia	sl, {r0, r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21120:	stmdacs	r0, {r0, r8, fp, ip, pc}
   21124:	strtmi	fp, [r8], -r8, lsr #31
   21128:	vldr	d29, [sp, #120]	; 0x78
   2112c:	blmi	abf944 <rpl_re_syntax_options@@Base+0xa51e64>
   21130:	blpl	89c7b4 <rpl_re_syntax_options@@Base+0x82ecd4>
   21134:	subsvs	r4, r8, fp, ror r4
   21138:	blvs	ffa1cc20 <rpl_re_syntax_options@@Base+0xff9af140>
   2113c:	blvc	19cb5c <rpl_re_syntax_options@@Base+0x12f07c>
   21140:	bvs	11c8bc <rpl_re_syntax_options@@Base+0xaeddc>
   21144:	blvs	ff9dcc2c <rpl_re_syntax_options@@Base+0xff96f14c>
   21148:	blvc	1dca2c <rpl_re_syntax_options@@Base+0x16ef4c>
   2114c:	blvc	105cc28 <rpl_re_syntax_options@@Base+0xfef148>
   21150:	blx	45cd1c <rpl_re_syntax_options@@Base+0x3ef23c>
   21154:	ldrge	sp, [sl, -r5, lsl #2]
   21158:			; <UNDEFINED> instruction: 0x6700e9d7
   2115c:	strvs	lr, [r2, -r3, asr #19]
   21160:	stc	7, cr14, [r3, #760]	; 0x2f8
   21164:	ldr	r7, [fp, r2, lsl #22]!
   21168:			; <UNDEFINED> instruction: 0xf7e52000
   2116c:	stmdacs	r0, {r2, r5, r7, fp, sp, lr, pc}
   21170:	andcs	fp, r0, r8, lsr #31
   21174:	ldmdbmi	r9, {r0, r3, r4, r6, r7, r9, fp, ip, lr, pc}
   21178:	andcs	r2, r0, r5, lsl #4
   2117c:	ldmib	r7, {r4, r8, r9, sl, sp, pc}^
   21180:	ldrbtmi	r6, [r9], #-1792	; 0xfffff900
   21184:	svc	0x0058f7e4
   21188:			; <UNDEFINED> instruction: 0xf7e59001
   2118c:	stmdavs	r0, {r1, r2, r3, r4, r5, r8, r9, fp, sp, lr, pc}
   21190:	stc	7, cr15, [r0, #-912]	; 0xfffffc70
   21194:	strmi	r9, [r2], -r1, lsl #18
   21198:			; <UNDEFINED> instruction: 0xf7fd2001
   2119c:	blmi	45fab0 <rpl_re_syntax_options@@Base+0x3f1fd0>
   211a0:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   211a4:	stmib	r3, {r4, r9, sl, lr}^
   211a8:	subsvs	r6, sl, r2, lsl #14
   211ac:			; <UNDEFINED> instruction: 0xf7e5e798
   211b0:	svclt	0x0000e93e
   211b4:	andhi	pc, r0, pc, lsr #7
   211b8:	andeq	r0, r0, r0
   211bc:	bicmi	ip, sp, r5, ror #26
   211c0:	rscsle	sl, r1, #252, 18	; 0x3f0000
   211c4:	svccc	0x0050624d
   211c8:	andeq	r4, r4, r0, lsr #20
   211cc:	andeq	r0, r0, ip, asr #9
   211d0:	andeq	ip, r4, lr, lsl #6
   211d4:	andeq	r4, r4, sl, ror #19
   211d8:			; <UNDEFINED> instruction: 0x0004c2b0
   211dc:	andeq	pc, r2, sl, asr #12
   211e0:	andeq	ip, r4, r2, asr #4
   211e4:	cdplt	7, 15, cr15, cr2, cr4, {7}
   211e8:	strmi	r4, [r1], -r7, lsl #22
   211ec:	ldrbtmi	fp, [fp], #-1296	; 0xfffffaf0
   211f0:	ldmdavs	r8, {r2, r9, sl, lr}^
   211f4:	ldcl	7, cr15, [r6, #-912]!	; 0xfffffc70
   211f8:	movwcs	r2, #512	; 0x200
   211fc:	movwcs	lr, #10692	; 0x29c4
   21200:	movwcs	lr, #18884	; 0x49c4
   21204:	svclt	0x0000bd10
   21208:	strdeq	ip, [r4], -r6
   2120c:	blmi	9f36ac <rpl_re_syntax_options@@Base+0x985bcc>
   21210:	ldrbtmi	r4, [r9], #-2599	; 0xfffff5d9
   21214:	addlt	fp, r5, r0, lsr r5
   21218:	cfstrsge	mvf4, [r1, #-492]	; 0xfffffe14
   2121c:	strmi	r5, [r4], -sl, lsl #17
   21220:	ldmdavs	r8, {r0, r3, r5, r9, sl, lr}^
   21224:	andls	r6, r3, #1179648	; 0x120000
   21228:	andeq	pc, r0, #79	; 0x4f
   2122c:	ldcl	7, cr15, [sl, #-912]	; 0xfffffc70
   21230:	blls	bb3c0 <rpl_re_syntax_options@@Base+0x4d8e0>
   21234:	blcc	6dc8b8 <rpl_re_syntax_options@@Base+0x66edd8>
   21238:	stmdavs	r2!, {r0, r1, r3, r4, r7, r9, fp, ip}
   2123c:	bcc	45ca5c <rpl_re_syntax_options@@Base+0x3eef7c>
   21240:	vldr	d9, [r4, #4]
   21244:	bne	fe6f7e5c <rpl_re_syntax_options@@Base+0xfe68a37c>
   21248:	blvs	ff1dcd30 <rpl_re_syntax_options@@Base+0xff16f250>
   2124c:	bcc	45ca54 <rpl_re_syntax_options@@Base+0x3eef74>
   21250:	blmi	dc8a8 <rpl_re_syntax_options@@Base+0x6edc8>
   21254:	blvc	11cc74 <rpl_re_syntax_options@@Base+0xaf194>
   21258:	bleq	ff05cd40 <rpl_re_syntax_options@@Base+0xfefef260>
   2125c:	bleq	5cb40 <quoting_style_vals@@Base+0x993c>
   21260:	bleq	19cb28 <rpl_re_syntax_options@@Base+0x12f048>
   21264:	blmi	ff05cd3c <rpl_re_syntax_options@@Base+0xfefef25c>
   21268:	blx	45ce34 <rpl_re_syntax_options@@Base+0x3ef354>
   2126c:	stc	13, cr13, [r4, #28]
   21270:	ldm	r5, {r2, r8, r9, fp, lr}
   21274:	cdp	0, 11, cr0, cr0, cr3, {0}
   21278:	stm	r4, {r2, r6, r8, r9, fp}
   2127c:	stc	0, cr0, [r4, #12]
   21280:	bmi	323e90 <rpl_re_syntax_options@@Base+0x2b63b0>
   21284:	ldrbtmi	r4, [sl], #-2826	; 0xfffff4f6
   21288:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2128c:	subsmi	r9, sl, r3, lsl #22
   21290:	andlt	sp, r5, r1, lsl #2
   21294:			; <UNDEFINED> instruction: 0xf7e5bd30
   21298:	svclt	0x0000e8ca
   2129c:	andhi	pc, r0, pc, lsr #7
   212a0:	andeq	r0, r0, r0
   212a4:	bicmi	ip, sp, r5, ror #26
   212a8:	andeq	r4, r4, lr, asr #17
   212ac:	andeq	ip, r4, ip, asr #3
   212b0:	andeq	r0, r0, ip, asr #9
   212b4:	andeq	r4, r4, sl, asr r8
   212b8:	bleq	dc900 <rpl_re_syntax_options@@Base+0x6ee20>
   212bc:	svclt	0x00004770
   212c0:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   212c4:	bleq	dc918 <rpl_re_syntax_options@@Base+0x6ee38>
   212c8:	svclt	0x00004770
   212cc:	andeq	ip, r4, r2, lsr #2
   212d0:			; <UNDEFINED> instruction: 0x4605b5f8
   212d4:	ldmdami	lr, {r2, fp, sp, lr}
   212d8:	movwlt	r4, #17528	; 0x4478
   212dc:	eorvs	r6, lr, r6, lsr #19
   212e0:	stmdbvs	r6!, {r1, r2, r3, r4, r6, r7, r8, ip, sp, pc}
   212e4:	andvs	r6, lr, r7, lsr #16
   212e8:	andsvs	r6, r7, r6, lsr #17
   212ec:	blvc	87b490 <rpl_re_syntax_options@@Base+0x80d9b0>
   212f0:	andsvs	r4, pc, r8, lsl sl	; <UNPREDICTABLE>
   212f4:	andsvs	r9, lr, r6, lsl #22
   212f8:	vmlals.f64	d9, d8, d7
   212fc:	stcvc	0, cr7, [r1, #-100]!	; 0xffffff9c
   21300:	eorsvc	r6, r1, fp, lsr #17
   21304:	adcvs	r3, fp, r1, lsl #22
   21308:			; <UNDEFINED> instruction: 0xf8965886
   2130c:	stmdblt	r3, {r0, r1, r3, r5, r6, r8, ip, sp}^
   21310:			; <UNDEFINED> instruction: 0xf7e44620
   21314:	andcs	lr, r1, lr, asr lr
   21318:	strdvs	fp, [lr], #-216	; 0xffffff28	; <UNPREDICTABLE>
   2131c:	strtmi	lr, [r0], -r1, ror #15
   21320:	stmdavs	r2!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   21324:	andcs	r2, r0, r7, lsl #2
   21328:			; <UNDEFINED> instruction: 0xf8b8f013
   2132c:	strmi	r6, [r1], -r2, lsr #17
   21330:	ldrbtmi	r4, [r8], #-2057	; 0xfffff7f7
   21334:			; <UNDEFINED> instruction: 0xf9e8f7fd
   21338:	msrcc	SPSR_fxc, r6	; <illegal shifter operand>
   2133c:	rscle	r2, r7, r0, lsl #22
   21340:	ldmib	r5, {r1, r2, fp, lr}^
   21344:	ldrbtmi	r1, [r8], #-514	; 0xfffffdfe
   21348:			; <UNDEFINED> instruction: 0xf9def7fd
   2134c:	svclt	0x0000e7e0
   21350:	andeq	r4, r4, r8, lsl #16
   21354:			; <UNDEFINED> instruction: 0x000004b4
   21358:	andeq	pc, r2, r6, asr #9
   2135c:	andeq	pc, r2, lr, asr #9
   21360:			; <UNDEFINED> instruction: 0x4ef0e92d
   21364:	strmi	fp, [r5], -r2, lsl #1
   21368:			; <UNDEFINED> instruction: 0x461f201c
   2136c:	ldrmi	r4, [r1], lr, lsl #12
   21370:	mlalt	ip, sp, r8, pc	; <UNPREDICTABLE>
   21374:	mlasge	r0, sp, r8, pc	; <UNPREDICTABLE>
   21378:			; <UNDEFINED> instruction: 0xf0139301
   2137c:	stmdbls	sl, {r0, r4, r6, r7, r9, fp, ip, sp, lr, pc}
   21380:	stmiavs	sl!, {r0, r1, r3, r5, r7, fp, sp, lr}^
   21384:	adcvs	r3, fp, r1, lsl #6
   21388:	svclt	0x00c84293
   2138c:	blmi	9f9740 <rpl_re_syntax_options@@Base+0x98bc60>
   21390:	smlabbcs	r0, r1, r0, r6
   21394:	strmi	r6, [r4], -r1, lsl #3
   21398:	subvs	r4, r7, r5, lsr #18
   2139c:	tstvs	r6, r9, ror r4
   213a0:	andls	pc, r0, r0, asr #17
   213a4:	andlt	pc, ip, r0, lsl #17
   213a8:	andsge	pc, r4, r0, lsl #17
   213ac:			; <UNDEFINED> instruction: 0xf89758cf
   213b0:	stmdblt	r3!, {r0, r1, r3, r5, r6, r8, ip, sp}^
   213b4:	tstlt	r3, fp, ror #16
   213b8:	stmdavs	fp!, {r2, r3, r4, r7, r8, sp, lr}
   213bc:	tstlt	r3, ip, rrx
   213c0:	pop	{r1, ip, sp, pc}
   213c4:	strdvs	r8, [ip], -r0	; <UNPREDICTABLE>
   213c8:	pop	{r1, ip, sp, pc}
   213cc:			; <UNDEFINED> instruction: 0x464a8ef0
   213d0:	andcs	r2, r0, r7, lsl #2
   213d4:			; <UNDEFINED> instruction: 0xf862f013
   213d8:	strmi	r9, [r1], -sl, lsl #20
   213dc:	ldrbtmi	r4, [r8], #-2069	; 0xfffff7eb
   213e0:			; <UNDEFINED> instruction: 0xf992f7fd
   213e4:	msrcc	SPSR_fxc, r7	; <illegal shifter operand>
   213e8:	rscle	r2, r3, r0, lsl #22
   213ec:	ldmib	r5, {r1, r4, fp, lr}^
   213f0:	ldrbtmi	r1, [r8], #-514	; 0xfffffdfe
   213f4:			; <UNDEFINED> instruction: 0xf988f7fd
   213f8:	sbcsle	r2, fp, r0, lsl #28
   213fc:	msrcc	SPSR_fxc, r7	; <illegal shifter operand>
   21400:	sbcsle	r2, r7, r0, lsl #22
   21404:	andcs	r4, r0, r9, asr #12
   21408:			; <UNDEFINED> instruction: 0xf9c4f013
   2140c:			; <UNDEFINED> instruction: 0x46066831
   21410:	andcs	fp, r1, r9, asr #2
   21414:			; <UNDEFINED> instruction: 0xf9bef013
   21418:	stmdami	r8, {r1, r9, sl, lr}
   2141c:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   21420:			; <UNDEFINED> instruction: 0xf972f7fd
   21424:	bmi	1db344 <rpl_re_syntax_options@@Base+0x16d864>
   21428:			; <UNDEFINED> instruction: 0xe7f6447a
   2142c:			; <UNDEFINED> instruction: 0x000004b4
   21430:	andeq	r4, r4, r4, asr #14
   21434:	andeq	pc, r2, lr, asr r4	; <UNPREDICTABLE>
   21438:	andeq	pc, r2, r2, lsr #8
   2143c:	andeq	pc, r2, sl, lsr r4	; <UNPREDICTABLE>
   21440:	andeq	pc, r2, ip, lsl #8
   21444:			; <UNDEFINED> instruction: 0x4605b538
   21448:			; <UNDEFINED> instruction: 0xf0134608
   2144c:			; <UNDEFINED> instruction: 0x4604fb35
   21450:	ldc2	0, cr15, [lr], #12
   21454:	strtmi	r4, [r1], -r8, lsr #12
   21458:	stc2l	0, cr15, [r0], #28
   2145c:	pop	{r5, r9, sl, lr}
   21460:			; <UNDEFINED> instruction: 0xf7e44038
   21464:	svclt	0x0000bdb3
   21468:	svcmi	0x00f0e92d
   2146c:	stclmi	0, cr11, [fp, #540]!	; 0x21c
   21470:	ldrbtmi	r4, [sp], #-3307	; 0xfffff315
   21474:	stmdavs	r6, {r0, r1, r3, r5, r6, r7, r8, r9, sl, fp, lr}
   21478:	ldrbtmi	r5, [pc], #-2348	; 21480 <ASN1_STRING_length@plt+0x1ac18>
   2147c:	stmdavs	r4!, {r0, r2, r9, sl, lr}
   21480:			; <UNDEFINED> instruction: 0xf04f9405
   21484:	cfstrdmi	mvd0, [r8]
   21488:			; <UNDEFINED> instruction: 0xf8d64638
   2148c:	ldmdbpl	ip!, {sp, pc}
   21490:	stmib	sp, {r0, r1, r2, r3, r9, sl, lr}^
   21494:	ldmib	sp, {r0, r9, ip, sp}^
   21498:			; <UNDEFINED> instruction: 0xf894b210
   2149c:	andls	r3, r3, #-1073741798	; 0xc000001a
   214a0:			; <UNDEFINED> instruction: 0xf0402b00
   214a4:	ldrbmi	r8, [r0], -r7, ror #1
   214a8:	blx	1dd4fe <rpl_re_syntax_options@@Base+0x16fa1e>
   214ac:			; <UNDEFINED> instruction: 0xf0034680
   214b0:	strbmi	pc, [r1], -pc, lsl #25	; <UNPREDICTABLE>
   214b4:			; <UNDEFINED> instruction: 0xf0074658
   214b8:	strmi	pc, [r1], r5, asr #25
   214bc:			; <UNDEFINED> instruction: 0xf7e44640
   214c0:			; <UNDEFINED> instruction: 0xf1b9ed88
   214c4:	cmnle	fp, r0, lsl #30
   214c8:			; <UNDEFINED> instruction: 0x31d0f894
   214cc:			; <UNDEFINED> instruction: 0xb1a36870
   214d0:	andsle	r2, r2, r1, lsl #16
   214d4:	msrcc	SPSR_fxc, r4	; <illegal shifter operand>
   214d8:	blcs	2a8e8 <ASN1_STRING_length@plt+0x24080>
   214dc:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
   214e0:	blmi	ff3f4030 <rpl_re_syntax_options@@Base+0xff386550>
   214e4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   214e8:	blls	17b558 <rpl_re_syntax_options@@Base+0x10da78>
   214ec:			; <UNDEFINED> instruction: 0xf040405a
   214f0:	strtmi	r8, [r8], -r0, lsl #3
   214f4:	pop	{r0, r1, r2, ip, sp, pc}
   214f8:	strdcs	r8, [r0, -r0]
   214fc:			; <UNDEFINED> instruction: 0xff22f004
   21500:	stmdacs	r0, {r7, r9, sl, lr}
   21504:	ldmdavs	r3!, {r0, r1, r3, r4, r6, r8, ip, lr, pc}^
   21508:	blcs	70118 <rpl_re_syntax_options@@Base+0x2638>
   2150c:			; <UNDEFINED> instruction: 0xf894d868
   21510:	blcs	2d758 <ASN1_STRING_length@plt+0x26ef0>
   21514:	ldrtmi	sp, [r0], -r4, rrx
   21518:	blx	ddf4ea <rpl_re_syntax_options@@Base+0xd71a0a>
   2151c:	rsble	r2, fp, r0, lsl #16
   21520:	blcs	412b4 <_IO_stdin_used@@Base+0x2a74>
   21524:	adcshi	pc, r1, r0, asr #32
   21528:	blcs	3cbbc <ASN1_STRING_length@plt+0x36354>
   2152c:	adchi	pc, r8, r0
   21530:			; <UNDEFINED> instruction: 0xf0076a30
   21534:	stmdacs	r0, {r0, r1, r2, r5, r6, r9, fp, ip, sp, lr, pc}
   21538:	sbcshi	pc, sl, r0
   2153c:			; <UNDEFINED> instruction: 0xf0074650
   21540:	stmdacs	r0, {r0, r2, r3, r4, r5, r9, fp, ip, sp, lr, pc}
   21544:	rschi	pc, r8, r0
   21548:	stmdavc	r3, {r4, r5, r6, r9, fp, sp, lr}
   2154c:	subsle	r2, pc, r0, lsl #22
   21550:	blx	75d576 <rpl_re_syntax_options@@Base+0x6efa96>
   21554:	bvs	90da9c <rpl_re_syntax_options@@Base+0x89ffbc>
   21558:	subsle	r1, r9, sl, asr ip
   2155c:	blcc	87d6c <rpl_re_syntax_options@@Base+0x1a28c>
   21560:	lfmle	f4, 2, [r5], {147}	; 0x93
   21564:			; <UNDEFINED> instruction: 0x319af894
   21568:	cmple	r1, r0, lsl #22
   2156c:			; <UNDEFINED> instruction: 0xf0076a70
   21570:	stmdacs	r0, {r0, r1, r3, r4, r5, r7, r9, fp, ip, sp, lr, pc}
   21574:			; <UNDEFINED> instruction: 0xf894d14c
   21578:	strcs	r3, [r9, #-363]	; 0xfffffe95
   2157c:	adcle	r2, pc, r0, lsl #22
   21580:	ldrbmi	r4, [r1], -fp, lsr #17
   21584:	strcs	r6, [r9, #-2674]	; 0xfffff58e
   21588:			; <UNDEFINED> instruction: 0xf7fd4478
   2158c:			; <UNDEFINED> instruction: 0xf894f8bd
   21590:	blcs	2db44 <ASN1_STRING_length@plt+0x272dc>
   21594:	stmiami	r7!, {r2, r5, r7, ip, lr, pc}
   21598:			; <UNDEFINED> instruction: 0xf7fd4478
   2159c:			; <UNDEFINED> instruction: 0xe79ff8b5
   215a0:	umaalcc	pc, r8, r4, r8	; <UNPREDICTABLE>
   215a4:	cmple	r8, r0, lsl #22
   215a8:	msrcc	SPSR_fxc, r4	; <illegal shifter operand>
   215ac:	blcs	2a9b8 <ASN1_STRING_length@plt+0x24150>
   215b0:	stmiami	r1!, {r1, r2, r4, r7, ip, lr, pc}
   215b4:	ldrbtmi	r2, [r8], #-1281	; 0xfffffaff
   215b8:			; <UNDEFINED> instruction: 0xf8a6f7fd
   215bc:	svcvc	0x0023e7e7
   215c0:	adcle	r2, r8, r0, lsl #22
   215c4:	ldreq	r7, [r8, fp, lsr #20]
   215c8:			; <UNDEFINED> instruction: 0xf894d4a5
   215cc:	strcs	r3, [r4, #-363]	; 0xfffffe95
   215d0:	addle	r2, r5, r0, lsl #22
   215d4:	strcs	r4, [r4, #-2201]	; 0xfffff767
   215d8:			; <UNDEFINED> instruction: 0xf7fd4478
   215dc:	bfi	pc, r5, #17, #6	; <UNPREDICTABLE>
   215e0:	msrcc	SPSR_fxc, r4	; <illegal shifter operand>
   215e4:	blcs	2a9f8 <ASN1_STRING_length@plt+0x24190>
   215e8:	svcge	0x007af43f
   215ec:	strcs	r4, [r3, #-2196]	; 0xfffff76c
   215f0:			; <UNDEFINED> instruction: 0xf7fd4478
   215f4:	strb	pc, [sl, r9, lsl #17]	; <UNPREDICTABLE>
   215f8:	msrcc	SPSR_fxc, r4	; <illegal shifter operand>
   215fc:	blcs	2aa18 <ASN1_STRING_length@plt+0x241b0>
   21600:	svcge	0x006ef43f
   21604:	strcs	r4, [r5, #-2191]	; 0xfffff771
   21608:			; <UNDEFINED> instruction: 0xf7fd4478
   2160c:			; <UNDEFINED> instruction: 0xe7bef87d
   21610:	ldmdavs	r0!, {r0, r3, r4, r5, r6, fp, sp, lr}^
   21614:	cdp2	0, 9, cr15, cr6, cr4, {0}
   21618:	stfvcp	f3, [r3, #480]!	; 0x1e0
   2161c:	ldmvs	pc!, {r0, r1, r3, r5, r6, r8, fp, ip, sp, pc}	; <UNPREDICTABLE>
   21620:			; <UNDEFINED> instruction: 0x463868b5
   21624:			; <UNDEFINED> instruction: 0xf7e44629
   21628:	teqlt	r0, lr	; <illegal shifter operand>
   2162c:	msrcc	SPSR_fxc, r4	; <illegal shifter operand>
   21630:			; <UNDEFINED> instruction: 0xf0402b00
   21634:	strcs	r8, [sl, #-214]	; 0xffffff2a
   21638:			; <UNDEFINED> instruction: 0xf894e752
   2163c:	b	62db84 <rpl_re_syntax_options@@Base+0x5c00a4>
   21640:	cmnle	r6, r3, lsl #30
   21644:	msrpl	SPSR_fxc, r4	; <illegal shifter operand>
   21648:			; <UNDEFINED> instruction: 0xf43f2d00
   2164c:	ldmdami	lr!, {r0, r3, r6, r8, r9, sl, fp, sp, pc}^
   21650:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
   21654:			; <UNDEFINED> instruction: 0xf858f7fd
   21658:	tstcs	r1, r2, asr #14
   2165c:			; <UNDEFINED> instruction: 0xf0044638
   21660:			; <UNDEFINED> instruction: 0xf894f92b
   21664:	strmi	r3, [r5], -fp, ror #2
   21668:	cmnle	r9, r0, lsl #22
   2166c:			; <UNDEFINED> instruction: 0xf7e44628
   21670:			; <UNDEFINED> instruction: 0xe799ecb0
   21674:			; <UNDEFINED> instruction: 0x46514875
   21678:			; <UNDEFINED> instruction: 0xf7fd4478
   2167c:	ldr	pc, [r2, -r5, asr #16]
   21680:	blcs	3cc14 <ASN1_STRING_length@plt+0x363ac>
   21684:	svcge	0x0054f47f
   21688:	blls	9b3f0 <rpl_re_syntax_options@@Base+0x2d910>
   2168c:	ldmdavs	r9, {r4, r5, r6, fp, sp, lr}^
   21690:	cdp2	0, 5, cr15, cr8, cr4, {0}
   21694:			; <UNDEFINED> instruction: 0xf43f2800
   21698:	bls	8d3bc <rpl_re_syntax_options@@Base+0x1f8dc>
   2169c:	ldmvs	r1, {r4, r5, r7, fp, sp, lr}
   216a0:	bl	fe85f638 <rpl_re_syntax_options@@Base+0xfe7f1b58>
   216a4:			; <UNDEFINED> instruction: 0xf47f2800
   216a8:	blls	8d3ac <rpl_re_syntax_options@@Base+0x1f8cc>
   216ac:	ldmdavs	fp, {r1, r4, r5, r6, fp, sp, lr}^
   216b0:			; <UNDEFINED> instruction: 0xd05e429a
   216b4:			; <UNDEFINED> instruction: 0x319af894
   216b8:	bvc	b0db2c <rpl_re_syntax_options@@Base+0xaa004c>
   216bc:			; <UNDEFINED> instruction: 0xf53f06d9
   216c0:	blls	8d394 <rpl_re_syntax_options@@Base+0x1f8b4>
   216c4:	bvs	63bf90 <rpl_re_syntax_options@@Base+0x5ce4b0>
   216c8:			; <UNDEFINED> instruction: 0xf996f007
   216cc:			; <UNDEFINED> instruction: 0xf47f2800
   216d0:			; <UNDEFINED> instruction: 0xf894af2b
   216d4:	strcs	r3, [r6, #-363]	; 0xfffffe95
   216d8:			; <UNDEFINED> instruction: 0xf43f2b00
   216dc:	blls	8d2e8 <rpl_re_syntax_options@@Base+0x1f808>
   216e0:	ldmdami	fp, {r1, r2, r8, sl, sp}^
   216e4:	bvs	6bbfb0 <rpl_re_syntax_options@@Base+0x64e4d0>
   216e8:			; <UNDEFINED> instruction: 0xf7fd4478
   216ec:	strb	pc, [lr, -sp, lsl #16]	; <UNPREDICTABLE>
   216f0:	msrcc	SPSR_fxc, r4	; <illegal shifter operand>
   216f4:	blcs	2ab18 <ASN1_STRING_length@plt+0x242b0>
   216f8:	mrcge	4, 7, APSR_nzcv, cr2, cr15, {1}
   216fc:			; <UNDEFINED> instruction: 0x46514855
   21700:	strcs	r6, [r7, #-2610]	; 0xfffff5ce
   21704:			; <UNDEFINED> instruction: 0xf7fc4478
   21708:			; <UNDEFINED> instruction: 0xe740ffff
   2170c:	strcs	r4, [r2, #-2130]	; 0xfffff7ae
   21710:			; <UNDEFINED> instruction: 0xf7fc4478
   21714:			; <UNDEFINED> instruction: 0xe73afff9
   21718:	msrcc	SPSR_fxc, r4	; <illegal shifter operand>
   2171c:	blcs	2ab44 <ASN1_STRING_length@plt+0x242dc>
   21720:	mrcge	4, 6, APSR_nzcv, cr14, cr15, {1}
   21724:	ldrbmi	r4, [r1], -sp, asr #16
   21728:	ldrbtmi	r2, [r8], #-1288	; 0xfffffaf8
   2172c:			; <UNDEFINED> instruction: 0xffecf7fc
   21730:	ldmib	r6, {r0, r2, r3, r5, r8, r9, sl, sp, lr, pc}^
   21734:			; <UNDEFINED> instruction: 0xf0010102
   21738:			; <UNDEFINED> instruction: 0x4605f93f
   2173c:	ldmdbvs	r1!, {r8, r9, ip, sp, pc}
   21740:			; <UNDEFINED> instruction: 0xf0004628
   21744:	stmdacs	r0, {r0, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   21748:	svcge	0x007cf47f
   2174c:	msrcc	SPSR_fxc, r4	; <illegal shifter operand>
   21750:	cmple	r0, r0, lsl #22
   21754:			; <UNDEFINED> instruction: 0x46584651
   21758:	mrc2	7, 3, pc, cr4, cr15, {7}
   2175c:	ldr	r2, [r6, -fp, lsl #10]
   21760:			; <UNDEFINED> instruction: 0xf0136838
   21764:			; <UNDEFINED> instruction: 0x4601f81f
   21768:	ldrbtmi	r4, [r8], #-2109	; 0xfffff7c3
   2176c:			; <UNDEFINED> instruction: 0xffccf7fc
   21770:	blls	9b568 <rpl_re_syntax_options@@Base+0x2da88>
   21774:	ldmvs	fp, {r1, r4, r5, r6, r7, fp, sp, lr}^
   21778:			; <UNDEFINED> instruction: 0xf47f429a
   2177c:			; <UNDEFINED> instruction: 0xe799aed5
   21780:	stmdbge	r4, {r0, r1, r9, fp, ip, pc}
   21784:			; <UNDEFINED> instruction: 0xf0014650
   21788:	tstlt	r8, #1654784	; 0x194000	; <UNPREDICTABLE>
   2178c:			; <UNDEFINED> instruction: 0xf0009804
   21790:			; <UNDEFINED> instruction: 0xf894ff63
   21794:			; <UNDEFINED> instruction: 0x46053198
   21798:			; <UNDEFINED> instruction: 0xf894b913
   2179c:	cmnlt	r3, r8, asr #32
   217a0:	andcs	r4, r5, #48, 18	; 0xc0000
   217a4:	ldrbtmi	r2, [r9], #-0
   217a8:	mcrr	7, 14, pc, r6, cr4	; <UNPREDICTABLE>
   217ac:	strmi	r9, [r1], -r4, lsl #20
   217b0:			; <UNDEFINED> instruction: 0xf7fc2000
   217b4:	stmdals	r4, {r0, r1, r2, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   217b8:	ldcl	7, cr15, [r6], {228}	; 0xe4
   217bc:	stmdals	r4, {r3, r8, r9, fp, ip, sp, pc}
   217c0:	stc	7, cr15, [r6], {228}	; 0xe4
   217c4:	movwls	r2, #17152	; 0x4300
   217c8:	ldrdeq	lr, [r2, -r6]
   217cc:			; <UNDEFINED> instruction: 0xf001462a
   217d0:			; <UNDEFINED> instruction: 0xe7b4f87b
   217d4:	strtmi	r4, [r9], -r4, lsr #16
   217d8:			; <UNDEFINED> instruction: 0xf0004478
   217dc:			; <UNDEFINED> instruction: 0x4605fd77
   217e0:	stmdami	r2!, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   217e4:	ldrtmi	r4, [sl], -r9, lsr #12
   217e8:	ldrbtmi	r2, [r8], #-1290	; 0xfffffaf6
   217ec:			; <UNDEFINED> instruction: 0xff8cf7fc
   217f0:			; <UNDEFINED> instruction: 0xf7e4e6cd
   217f4:	ldmdami	lr, {r2, r3, r4, r9, sl, fp, sp, lr, pc}
   217f8:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
   217fc:			; <UNDEFINED> instruction: 0xff84f7fc
   21800:			; <UNDEFINED> instruction: 0xf7e5e7a8
   21804:	stmdavs	r0, {r1, fp, sp, lr, pc}
   21808:	stmib	r4, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2180c:	ldrbtmi	r4, [r9], #-2329	; 0xfffff6e7
   21810:	andcs	r4, r1, r2, lsl #12
   21814:			; <UNDEFINED> instruction: 0xff06f7fc
   21818:	svclt	0x0000e7d1
   2181c:	andeq	r4, r4, lr, ror #12
   21820:	andeq	r0, r0, ip, asr #9
   21824:	andeq	r4, r4, r6, ror #12
   21828:			; <UNDEFINED> instruction: 0x000004b4
   2182c:	strdeq	r4, [r4], -ip
   21830:	andeq	pc, r2, ip, lsr r4	; <UNPREDICTABLE>
   21834:	ldrdeq	pc, [r2], -ip
   21838:	andeq	pc, r2, r6, lsl #6
   2183c:	andeq	pc, r2, r4, asr #6
   21840:	andeq	pc, r2, r8, lsl #6
   21844:	andeq	pc, r2, r4, asr #6
   21848:	andeq	pc, r2, sl, lsl #8
   2184c:	strdeq	pc, [r2], -ip
   21850:	andeq	pc, r2, r4, lsl #5
   21854:	muleq	r2, ip, r2
   21858:	andeq	pc, r2, r8, asr #3
   2185c:	andeq	lr, r1, r2, asr #10
   21860:	andeq	pc, r2, lr, lsr #2
   21864:	strdeq	lr, [r1], -sl
   21868:	muleq	r2, r8, r6
   2186c:	andeq	pc, r2, r2, lsl #4
   21870:	andeq	pc, r2, lr, lsr #4
   21874:	andeq	lr, r1, r2, lsr #7
   21878:	mvnsmi	lr, sp, lsr #18
   2187c:	addlt	r4, r8, r6, lsl #12
   21880:	strmi	r6, [ip], -r8, lsl #16
   21884:	blx	fea5d898 <rpl_re_syntax_options@@Base+0xfe9efdb8>
   21888:	strmi	r6, [r5], -r2, ror #16
   2188c:	stmdale	r3, {r0, r1, r9, fp, sp}^
   21890:			; <UNDEFINED> instruction: 0xf002e8df
   21894:	bcc	fa2128 <rpl_re_syntax_options@@Base+0xf34648>
   21898:	ldrdhi	pc, [r4], pc	; <UNPREDICTABLE>
   2189c:	stmdbvs	r2!, {r3, r4, r5, r6, r7, sl, lr}^
   218a0:			; <UNDEFINED> instruction: 0x7c02e9d4
   218a4:			; <UNDEFINED> instruction: 0xe010f8d4
   218a8:	stmibvs	r3!, {r1, r3, r8, r9, ip, sp, pc}
   218ac:	stmibvs	r1!, {r0, r1, r5, r8, r9, ip, sp, pc}^
   218b0:	andls	fp, r4, #-469762048	; 0xe4000000
   218b4:	bmi	6f317c <rpl_re_syntax_options@@Base+0x68569c>
   218b8:	tstcs	r1, r6, lsl #2
   218bc:	ldrbtmi	r9, [sl], #-773	; 0xfffffcfb
   218c0:	stmib	sp, {r0, r1, r3, r5, r9, sl, lr}^
   218c4:	stmib	sp, {r1, r9, sl, fp, lr, pc}^
   218c8:			; <UNDEFINED> instruction: 0xf7e48700
   218cc:	strtmi	lr, [r8], -sl, asr #27
   218d0:	pop	{r3, ip, sp, pc}
   218d4:			; <UNDEFINED> instruction: 0xf7e441f0
   218d8:	stmdbvs	r2!, {r0, r3, r4, r5, r6, r8, r9, fp, ip, sp, pc}^
   218dc:	ldrdhi	pc, [r8], #-143	; 0xffffff71
   218e0:			; <UNDEFINED> instruction: 0x7c02e9d4
   218e4:			; <UNDEFINED> instruction: 0xe010f8d4
   218e8:	bcs	32cd0 <ASN1_STRING_length@plt+0x2c468>
   218ec:	stmibvs	r3!, {r0, r2, r3, r4, r6, r7, r8, ip, lr, pc}
   218f0:	ldrbtmi	r4, [sl], #-2574	; 0xfffff5f2
   218f4:	bicsle	r2, sl, r0, lsl #22
   218f8:	blmi	37c084 <rpl_re_syntax_options@@Base+0x30e5a4>
   218fc:	stmdbcs	r0, {r0, r1, r3, r4, r5, r6, sl, lr}
   21900:	stmdbmi	ip, {r0, r1, r2, r4, r6, r7, r8, ip, lr, pc}
   21904:			; <UNDEFINED> instruction: 0xe7d44479
   21908:	ldrdhi	pc, [ip], -pc	; <UNPREDICTABLE>
   2190c:			; <UNDEFINED> instruction: 0xe7c644f8
   21910:	ldrdhi	pc, [r8], -pc	; <UNPREDICTABLE>
   21914:			; <UNDEFINED> instruction: 0xe7c244f8
   21918:	ldrdhi	pc, [r4], -pc	; <UNPREDICTABLE>
   2191c:			; <UNDEFINED> instruction: 0xe7be44f8
   21920:	andeq	pc, r2, r8, lsr #4
   21924:	andeq	pc, r2, r6, lsl r2	; <UNPREDICTABLE>
   21928:			; <UNDEFINED> instruction: 0x0002f1b8
   2192c:	andeq	r7, r2, lr, ror r5
   21930:	andeq	r7, r2, r4, ror r5
   21934:	andeq	r7, r2, ip, ror #10
   21938:	andeq	pc, r2, r0, lsr #3
   2193c:	andeq	pc, r2, r4, lsr #3
   21940:	andeq	pc, r2, r4, ror r1	; <UNPREDICTABLE>
   21944:	suble	r2, r8, r0, lsl #16
   21948:			; <UNDEFINED> instruction: 0x4616b570
   2194c:			; <UNDEFINED> instruction: 0x4604461d
   21950:	stmdale	r3, {r0, r1, r3, r8, fp, sp}^
   21954:			; <UNDEFINED> instruction: 0xf001e8df
   21958:	stmdbcs	r6!, {r5, r9, sl}
   2195c:	ldrcc	r2, [r2, #-3884]!	; 0xfffff0d4
   21960:	teqcs	lr, #56, 22	; 0xe000
   21964:	ldrbtmi	r4, [fp], #-2847	; 0xfffff4e1
   21968:	tstcs	r1, pc, lsl sl
   2196c:	ldrbtmi	r4, [sl], #-1568	; 0xfffff9e0
   21970:	ldcl	7, cr15, [r6, #-912]!	; 0xfffffc70
   21974:			; <UNDEFINED> instruction: 0x46204631
   21978:			; <UNDEFINED> instruction: 0xff7ef7ff
   2197c:	andcs	r4, r9, r1, lsr #12
   21980:	ldc	7, cr15, [r4, #912]	; 0x390
   21984:	strtmi	r4, [r0], -r9, lsr #12
   21988:			; <UNDEFINED> instruction: 0xff76f7ff
   2198c:	andcs	r4, sl, r1, lsr #12
   21990:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   21994:	stclt	7, cr15, [r8, #912]	; 0x390
   21998:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
   2199c:	blmi	55b934 <rpl_re_syntax_options@@Base+0x4ede54>
   219a0:			; <UNDEFINED> instruction: 0xe7e1447b
   219a4:	ldrbtmi	r4, [fp], #-2835	; 0xfffff4ed
   219a8:	blmi	51b928 <rpl_re_syntax_options@@Base+0x4ade48>
   219ac:			; <UNDEFINED> instruction: 0xe7db447b
   219b0:	ldrbtmi	r4, [fp], #-2834	; 0xfffff4ee
   219b4:	blmi	4db91c <rpl_re_syntax_options@@Base+0x46de3c>
   219b8:			; <UNDEFINED> instruction: 0xe7d5447b
   219bc:	ldrbtmi	r4, [fp], #-2833	; 0xfffff4ef
   219c0:	blmi	49b910 <rpl_re_syntax_options@@Base+0x42de30>
   219c4:			; <UNDEFINED> instruction: 0xe7cf447b
   219c8:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
   219cc:	blmi	45b904 <rpl_re_syntax_options@@Base+0x3ede24>
   219d0:			; <UNDEFINED> instruction: 0xe7c9447b
   219d4:	ldrbtmi	r4, [fp], #-2831	; 0xfffff4f1
   219d8:	ldrbmi	lr, [r0, -r6, asr #15]!
   219dc:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
   219e0:	svclt	0x0000e7c2
   219e4:	andeq	pc, r2, sl, ror #3
   219e8:	andeq	pc, r2, lr, ror #3
   219ec:	andeq	pc, r2, sl, asr r1	; <UNPREDICTABLE>
   219f0:	andeq	pc, r2, r8, lsr #3
   219f4:	andeq	pc, r2, r6, asr r1	; <UNPREDICTABLE>
   219f8:	andeq	pc, r2, ip, asr r1	; <UNPREDICTABLE>
   219fc:	andeq	pc, r2, lr, asr r1	; <UNPREDICTABLE>
   21a00:	andeq	pc, r2, r4, ror #2
   21a04:	andeq	pc, r2, r6, ror #2
   21a08:	andeq	r7, r2, r4, lsl #12
   21a0c:	andeq	pc, r2, r2, ror #2
   21a10:	andeq	pc, r2, r4, ror #2
   21a14:	andeq	pc, r2, r6, ror #2
   21a18:	andeq	pc, r2, lr, lsl #2
   21a1c:	svcmi	0x00f0e92d
   21a20:	stc	6, cr4, [sp, #-48]!	; 0xffffffd0
   21a24:			; <UNDEFINED> instruction: 0xf8df8b08
   21a28:			; <UNDEFINED> instruction: 0xf8df27a4
   21a2c:	ldrbtmi	r3, [sl], #-1956	; 0xfffff85c
   21a30:	beq	fe45d260 <rpl_re_syntax_options@@Base+0xfe3ef780>
   21a34:			; <UNDEFINED> instruction: 0xf8dfb09d
   21a38:	ldmpl	r3, {r2, r3, r4, r7, r8, r9, sl, sp, pc}^
   21a3c:	ldmdavs	fp, {r1, r3, r4, r5, r6, r7, sl, lr}
   21a40:			; <UNDEFINED> instruction: 0xf04f931b
   21a44:			; <UNDEFINED> instruction: 0xf00a0300
   21a48:	mulsls	r3, r7, sp
   21a4c:			; <UNDEFINED> instruction: 0xf0002c00
   21a50:	stmdavs	r2!, {r2, r5, r7, r8, r9, pc}
   21a54:			; <UNDEFINED> instruction: 0xb1224603
   21a58:			; <UNDEFINED> instruction: 0xf0134610
   21a5c:	blls	51fb18 <rpl_re_syntax_options@@Base+0x4b2038>
   21a60:	stmdavs	r0!, {r1, r9, sl, lr}^
   21a64:	tstlt	r0, sl, lsl r0
   21a68:			; <UNDEFINED> instruction: 0xf826f013
   21a6c:	blvc	8886c0 <rpl_re_syntax_options@@Base+0x81abe0>
   21a70:			; <UNDEFINED> instruction: 0x2764f8df
   21a74:	tstvc	r9, #88	; 0x58
   21a78:	andlt	pc, r2, sl, asr r8	; <UNPREDICTABLE>
   21a7c:	andcs	r2, r1, r0, lsl r1
   21a80:			; <UNDEFINED> instruction: 0xfff8f012
   21a84:	bpl	fe45d2f4 <rpl_re_syntax_options@@Base+0xfe3ef814>
   21a88:	strmi	r2, [r7], -r1, lsl #8
   21a8c:			; <UNDEFINED> instruction: 0xf7f12000
   21a90:	ldmdbls	r3, {r0, r1, r3, r5, sl, fp, ip, sp, lr, pc}
   21a94:	strmi	r9, [r6], -r7, lsl #2
   21a98:	stmdavs	r8!, {r2, r3, ip, pc}
   21a9c:			; <UNDEFINED> instruction: 0xf80cf013
   21aa0:	stmdbls	r7, {r8, r9, sp}
   21aa4:	stmib	sp, {r1, r8, r9, ip, pc}^
   21aa8:	strmi	r3, [r2], -r0, lsl #8
   21aac:			; <UNDEFINED> instruction: 0xf7ff4638
   21ab0:	stmdavs	r9!, {r0, r1, r2, r4, r6, sl, fp, ip, sp, lr, pc}
   21ab4:			; <UNDEFINED> instruction: 0xf7ff4630
   21ab8:			; <UNDEFINED> instruction: 0xf8dbfcc5
   21abc:	cdp	2, 0, cr3, cr10, cr8, {1}
   21ac0:	orrslt	r3, r3, r0, lsl sl
   21ac4:			; <UNDEFINED> instruction: 0x1714f8df
   21ac8:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   21acc:	bl	19dfa64 <rpl_re_syntax_options@@Base+0x1971f84>
   21ad0:	beq	45d300 <rpl_re_syntax_options@@Base+0x3ef820>
   21ad4:	stmdacs	r0, {r0, r1, r9, sl, lr}
   21ad8:	movthi	pc, #61440	; 0xf000	; <UNPREDICTABLE>
   21adc:			; <UNDEFINED> instruction: 0x0700f8df
   21ae0:	addcs	r4, r7, #34603008	; 0x2100000
   21ae4:			; <UNDEFINED> instruction: 0xf7e44478
   21ae8:			; <UNDEFINED> instruction: 0xf8dfec3e
   21aec:			; <UNDEFINED> instruction: 0x46b936f8
   21af0:	mcr	4, 0, r4, cr9, cr11, {3}
   21af4:	blge	57053c <rpl_re_syntax_options@@Base+0x502a5c>
   21af8:	bcc	45d320 <rpl_re_syntax_options@@Base+0x3ef840>
   21afc:	usatcc	pc, #8, pc, asr #17	; <UNPREDICTABLE>
   21b00:	mcr	4, 0, r4, cr11, cr11, {3}
   21b04:	blge	5f054c <rpl_re_syntax_options@@Base+0x582a6c>
   21b08:			; <UNDEFINED> instruction: 0xf8df9309
   21b0c:	ldrbtmi	r3, [fp], #-1760	; 0xfffff920
   21b10:	blge	68675c <rpl_re_syntax_options@@Base+0x618c7c>
   21b14:			; <UNDEFINED> instruction: 0xf8df930a
   21b18:	ldrbtmi	r3, [fp], #-1752	; 0xfffff928
   21b1c:	blge	6c6764 <rpl_re_syntax_options@@Base+0x658c84>
   21b20:	bcc	fe45d348 <rpl_re_syntax_options@@Base+0xfe3ef868>
   21b24:	movwls	sl, #47894	; 0xbb16
   21b28:	vmov.32	d9[0], sl
   21b2c:	tstcs	r9, #16, 20	; 0x10000
   21b30:	ldmib	fp, {r0, r1, r2, r8, r9, ip, pc}^
   21b34:	tstcs	r0, r8, asr r3
   21b38:	b	14c5f98 <rpl_re_syntax_options@@Base+0x14584b8>
   21b3c:	andle	r0, r9, r3, lsl #2
   21b40:	ssatne	pc, #17, pc, asr #17	; <UNPREDICTABLE>
   21b44:	andne	pc, r1, sl, asr r8	; <UNPREDICTABLE>
   21b48:	ldrdeq	lr, [r0, -r1]
   21b4c:	orrmi	r4, fp, r2, lsl #5
   21b50:	andshi	pc, r6, #192, 4
   21b54:	blcs	588778 <rpl_re_syntax_options@@Base+0x51ac98>
   21b58:	andshi	pc, r2, #0
   21b5c:	bge	548788 <rpl_re_syntax_options@@Base+0x4daca8>
   21b60:			; <UNDEFINED> instruction: 0x4648a913
   21b64:			; <UNDEFINED> instruction: 0xf10d9300
   21b68:	movwls	r0, #9035	; 0x234b
   21b6c:	movteq	pc, #41229	; 0xa10d	; <UNPREDICTABLE>
   21b70:	cdp	3, 1, cr9, cr8, cr1, {0}
   21b74:			; <UNDEFINED> instruction: 0xf7ff3a10
   21b78:	strmi	pc, [r4], -fp, lsr #23
   21b7c:			; <UNDEFINED> instruction: 0xf0002800
   21b80:			; <UNDEFINED> instruction: 0xf8df81ff
   21b84:	ldmdbls	r4, {r2, r4, r5, r6, r9, sl, ip, sp}
   21b88:	andpl	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   21b8c:			; <UNDEFINED> instruction: 0xb1286828
   21b90:			; <UNDEFINED> instruction: 0xf9daf7f1
   21b94:			; <UNDEFINED> instruction: 0xf0402800
   21b98:	ldmdbls	r4, {r0, r1, r2, r6, r8, pc}
   21b9c:	bls	4f33c4 <rpl_re_syntax_options@@Base+0x4858e4>
   21ba0:	movwcs	r9, #6410	; 0x190a
   21ba4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   21ba8:	rsbhi	pc, r0, sp, asr #17
   21bac:	rsbhi	pc, r8, sp, asr #17
   21bb0:			; <UNDEFINED> instruction: 0xffd0f003
   21bb4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   21bb8:	cmphi	pc, r0	; <UNPREDICTABLE>
   21bbc:			; <UNDEFINED> instruction: 0x26019a13
   21bc0:			; <UNDEFINED> instruction: 0xee189915
   21bc4:	andls	r3, r3, #144, 20	; 0x90000
   21bc8:	bls	305fd0 <rpl_re_syntax_options@@Base+0x2984f0>
   21bcc:	stc	6, cr9, [sp, #16]
   21bd0:	ldmdbls	r4, {r0, r9, fp, ip, pc}
   21bd4:	andhi	pc, r8, sp, asr #17
   21bd8:	cdp2	0, 9, cr15, cr4, cr1, {0}
   21bdc:			; <UNDEFINED> instruction: 0xf89d9a1a
   21be0:	blls	5b9d10 <rpl_re_syntax_options@@Base+0x54c230>
   21be4:	andls	r9, r7, r8, lsl #4
   21be8:			; <UNDEFINED> instruction: 0xf0402e00
   21bec:	blcs	42014 <_IO_stdin_used@@Base+0x37d4>
   21bf0:	eorshi	pc, r0, #0
   21bf4:	blcs	688818 <rpl_re_syntax_options@@Base+0x61ad38>
   21bf8:	eorhi	pc, r2, #0
   21bfc:	ldrtmi	r9, [r0], r8, lsl #22
   21c00:			; <UNDEFINED> instruction: 0xf0002b00
   21c04:	ldmdals	r4, {r0, r1, r4, r9, pc}
   21c08:	stmib	r2!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   21c0c:	tstls	r4, #26624	; 0x6800
   21c10:			; <UNDEFINED> instruction: 0xf0034628
   21c14:	vmlacs.f32	s30, s0, s30
   21c18:	addshi	pc, r6, r0
   21c1c:	ldrdcs	pc, [r0], -fp	; <UNPREDICTABLE>
   21c20:	mrrcne	9, 1, r9, r6, cr7	; <UNPREDICTABLE>
   21c24:			; <UNDEFINED> instruction: 0x2601bf18
   21c28:	svclt	0x00c8428a
   21c2c:	cfmadd32cs	mvax0, mvfx2, mvfx0, mvfx0
   21c30:	msrhi	SPSR_fsxc, r0, asr #32
   21c34:			; <UNDEFINED> instruction: 0xf88d2300
   21c38:			; <UNDEFINED> instruction: 0xf1b83068
   21c3c:			; <UNDEFINED> instruction: 0xf0000f00
   21c40:	ldmdbls	r4, {r0, r4, r6, r8, pc}
   21c44:			; <UNDEFINED> instruction: 0xf7ee9816
   21c48:			; <UNDEFINED> instruction: 0x4607f8dd
   21c4c:			; <UNDEFINED> instruction: 0x3150f89b
   21c50:			; <UNDEFINED> instruction: 0xf89db11b
   21c54:	blcs	2ddfc <ASN1_STRING_length@plt+0x27594>
   21c58:	svccs	0x0000d173
   21c5c:	bls	515e34 <rpl_re_syntax_options@@Base+0x4a8354>
   21c60:	ldmdals	r4, {r0, r8, r9, sp}
   21c64:			; <UNDEFINED> instruction: 0xf0032100
   21c68:			; <UNDEFINED> instruction: 0x4680ff75
   21c6c:			; <UNDEFINED> instruction: 0xf43f2800
   21c70:	bvs	fe10d9f8 <rpl_re_syntax_options@@Base+0xfe09ff18>
   21c74:			; <UNDEFINED> instruction: 0xf0002b00
   21c78:	tstcs	r2, r0, ror r2
   21c7c:	movwls	r2, #62209	; 0xf301
   21c80:	cdp2	0, 1, cr15, cr10, cr3, {0}
   21c84:	beq	45d4b8 <rpl_re_syntax_options@@Base+0x3ef9d8>
   21c88:	smladxls	sp, sp, r6, r4
   21c8c:	eorsge	pc, r8, sp, asr #17
   21c90:	cdp	15, 1, cr9, cr10, cr12, {0}
   21c94:	mlas	ip, r0, sl, sl
   21c98:			; <UNDEFINED> instruction: 0x06dcb116
   21c9c:	cmphi	lr, r0, asr #2	; <UNPREDICTABLE>
   21ca0:			; <UNDEFINED> instruction: 0x46539c13
   21ca4:			; <UNDEFINED> instruction: 0x46419a17
   21ca8:	strls	r4, [r0, -r8, lsr #12]
   21cac:			; <UNDEFINED> instruction: 0xf7ff9401
   21cb0:			; <UNDEFINED> instruction: 0x4604fbdb
   21cb4:			; <UNDEFINED> instruction: 0xf0402800
   21cb8:			; <UNDEFINED> instruction: 0xf00a80af
   21cbc:	blls	520e38 <rpl_re_syntax_options@@Base+0x4b3358>
   21cc0:	ldmdavs	r9, {r1, r5, r9, sl, lr}^
   21cc4:			; <UNDEFINED> instruction: 0xf00a4604
   21cc8:	stmdavs	fp!, {r0, r1, r5, r7, sl, fp, ip, sp, lr, pc}
   21ccc:			; <UNDEFINED> instruction: 0xf0126818
   21cd0:			; <UNDEFINED> instruction: 0x4602fef3
   21cd4:	beq	45d548 <rpl_re_syntax_options@@Base+0x3efa68>
   21cd8:			; <UNDEFINED> instruction: 0xf0129208
   21cdc:			; <UNDEFINED> instruction: 0xf895feed
   21ce0:	strtmi	ip, [r1], -r9
   21ce4:	bls	248d48 <rpl_re_syntax_options@@Base+0x1db268>
   21ce8:	strmi	r3, [r3], -r1, lsl #8
   21cec:	andeq	pc, r1, ip
   21cf0:	strbmi	r9, [r8], -r2
   21cf4:	mulgt	r8, r5, r8
   21cf8:	vldmiane	ip, {s29-s107}
   21cfc:			; <UNDEFINED> instruction: 0x4c00e9cd
   21d00:	blx	bdfd06 <rpl_re_syntax_options@@Base+0xb72226>
   21d04:	ldrtmi	r6, [r8], -fp, lsr #16
   21d08:			; <UNDEFINED> instruction: 0xf7ff6819
   21d0c:	stmibvs	sp!, {r0, r1, r3, r4, r7, r8, r9, fp, ip, sp, lr, pc}^
   21d10:	bvc	b0e2ec <rpl_re_syntax_options@@Base+0xaa080c>
   21d14:	ldrle	r0, [pc, #2010]!	; 224f6 <ASN1_STRING_length@plt+0x1bc8e>
   21d18:	msrcc	SPSR_fxc, fp	; <illegal shifter operand>
   21d1c:	rscsle	r2, r6, r0, lsl #22
   21d20:	ldmdals	r0, {r0, r1, r3, r5, fp, sp, lr}
   21d24:			; <UNDEFINED> instruction: 0xf7fc6819
   21d28:	stmibvs	sp!, {r0, r1, r2, r3, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
   21d2c:	mvnsle	r2, r0, lsl #26
   21d30:	ldmib	sp, {r0, r1, r2, r3, r8, r9, fp, ip, pc}^
   21d34:	blcs	40570 <_IO_stdin_used@@Base+0x1d30>
   21d38:	andhi	pc, sl, #64	; 0x40
   21d3c:			; <UNDEFINED> instruction: 0xf0034640
   21d40:			; <UNDEFINED> instruction: 0x4638f979
   21d44:			; <UNDEFINED> instruction: 0xf994f002
   21d48:	cmplt	r8, #1441792	; 0x160000
   21d4c:			; <UNDEFINED> instruction: 0x3198f89b
   21d50:	teqle	r8, r0, lsl #22
   21d54:	umaalcc	pc, r8, fp, r8	; <UNPREDICTABLE>
   21d58:			; <UNDEFINED> instruction: 0xf0002b00
   21d5c:			; <UNDEFINED> instruction: 0xf89b80fa
   21d60:	blcs	2e314 <ASN1_STRING_length@plt+0x27aac>
   21d64:	mvnshi	pc, r0, asr #32
   21d68:	umaaleq	pc, r8, fp, r8	; <UNPREDICTABLE>
   21d6c:	eorsle	r2, lr, r0, lsl #16
   21d70:	strne	pc, [r8], #2271	; 0x8df
   21d74:	andcs	r2, r0, r5, lsl #4
   21d78:			; <UNDEFINED> instruction: 0xf7e44479
   21d7c:			; <UNDEFINED> instruction: 0x4601e95e
   21d80:	bls	5a9d88 <rpl_re_syntax_options@@Base+0x53c2a8>
   21d84:	mcrr2	7, 15, pc, lr, cr12	; <UNPREDICTABLE>
   21d88:			; <UNDEFINED> instruction: 0xf7e49816
   21d8c:	stmdacs	r0, {r1, r2, r3, r5, r6, r7, r8, fp, sp, lr, pc}
   21d90:	adcshi	pc, r1, r0, asr #32
   21d94:	cdp	0, 1, cr2, cr9, cr0, {0}
   21d98:			; <UNDEFINED> instruction: 0xf7fc1a90
   21d9c:	ldmdals	r6, {r0, r1, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   21da0:	mcrr2	7, 14, pc, r6, cr7	; <UNPREDICTABLE>
   21da4:	strcs	r9, [r0], #-2068	; 0xfffff7ec
   21da8:	ldmdb	r2, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21dac:	ldrls	r9, [r4], #-2069	; 0xfffff7eb
   21db0:	stmdb	lr, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21db4:	ldrls	r9, [r5], #-2070	; 0xfffff7ea
   21db8:	stmdb	sl, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21dbc:	ldrls	r9, [r6], #-2067	; 0xfffff7ed
   21dc0:	ldc2	0, cr15, [r4], {10}
   21dc4:			; <UNDEFINED> instruction: 0xf89be6b5
   21dc8:	blcs	2e37c <ASN1_STRING_length@plt+0x27b14>
   21dcc:			; <UNDEFINED> instruction: 0xf8dfd0d0
   21dd0:	ldrbtmi	r1, [r9], #-1072	; 0xfffffbd0
   21dd4:	strteq	pc, [ip], #-2271	; 0xfffff721
   21dd8:			; <UNDEFINED> instruction: 0xf7fc4478
   21ddc:			; <UNDEFINED> instruction: 0xf89bfc95
   21de0:	blcs	2e448 <ASN1_STRING_length@plt+0x27be0>
   21de4:			; <UNDEFINED> instruction: 0xf89bd1c4
   21de8:	stmdacs	r0, {r3, r6}
   21dec:			; <UNDEFINED> instruction: 0xf8dfd1c0
   21df0:	andcs	r1, r5, #24, 8	; 0x18000000
   21df4:			; <UNDEFINED> instruction: 0xf7e44479
   21df8:	strmi	lr, [r1], -r0, lsr #18
   21dfc:	blcs	5bd04 <quoting_style_vals@@Base+0x8b00>
   21e00:	msrhi	CPSR_fsc, r0
   21e04:	blcs	688a28 <rpl_re_syntax_options@@Base+0x61af48>
   21e08:	orrhi	pc, sp, r0
   21e0c:	blcs	48a34 <_IO_stdin_used@@Base+0xa1f4>
   21e10:	mrshi	pc, (UNDEF: 10)	; <UNPREDICTABLE>
   21e14:	ldrbt	r4, [r6], r6, asr #12
   21e18:	stmdavs	sl!, {r0, r9, sl, lr}
   21e1c:	beq	45d68c <rpl_re_syntax_options@@Base+0x3efbac>
   21e20:			; <UNDEFINED> instruction: 0xf7ff4643
   21e24:	ldrb	pc, [r2, -pc, lsl #27]!	; <UNPREDICTABLE>
   21e28:	stmdavs	r8!, {r2, r4, r8, fp, ip, pc}
   21e2c:			; <UNDEFINED> instruction: 0xf81ef7f1
   21e30:	mcr2	0, 2, pc, cr2, cr2, {0}	; <UNPREDICTABLE>
   21e34:	msrcc	SPSR_fxc, fp	; <illegal shifter operand>
   21e38:	blcs	45e98 <_IO_stdin_used@@Base+0x7658>
   21e3c:	orrshi	pc, r5, r0, asr #32
   21e40:	umaalcc	pc, fp, sp, r8	; <UNPREDICTABLE>
   21e44:	blmi	ffc8ec18 <rpl_re_syntax_options@@Base+0xffc21138>
   21e48:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   21e4c:	movtlt	r6, #47131	; 0xb81b
   21e50:	ldrmi	r4, [r8], -r1, lsl #12
   21e54:			; <UNDEFINED> instruction: 0xfff6f006
   21e58:			; <UNDEFINED> instruction: 0xf8dbb318
   21e5c:	ldmdbls	r7, {r5, sp}
   21e60:	svclt	0x00cc428a
   21e64:	strcs	r2, [r1], -r0, lsl #12
   21e68:	svclt	0x00081c50
   21e6c:	cfmadd32cs	mvax0, mvfx2, mvfx0, mvfx0
   21e70:	orrshi	pc, pc, r0, asr #32
   21e74:	rsbvs	pc, r8, sp, lsl #17
   21e78:	ldmdbls	r9, {r0, r1, r5, r6, r7, r9, sl, sp, lr, pc}
   21e7c:			; <UNDEFINED> instruction: 0xf0039814
   21e80:	stmibmi	r3!, {r0, r7, fp, ip, sp, lr, pc}^
   21e84:	ldrbtmi	r9, [r9], #-2580	; 0xfffff5ec
   21e88:	strmi	r4, [r4], -r3, lsl #12
   21e8c:			; <UNDEFINED> instruction: 0xf7fc2001
   21e90:	strtmi	pc, [r0], -r9, asr #23
   21e94:	ldm	ip, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   21e98:			; <UNDEFINED> instruction: 0xf00a2012
   21e9c:	ldmdals	r6, {r0, r1, r5, r6, fp, ip, sp, lr, pc}
   21ea0:	ldmdals	r6, {r0, r1, r4, r6, r8, r9, sl, sp, lr, pc}
   21ea4:	umaalcc	pc, sl, sp, r8	; <UNPREDICTABLE>
   21ea8:			; <UNDEFINED> instruction: 0xf43f2b00
   21eac:	blmi	ff68dbec <rpl_re_syntax_options@@Base+0xff62010c>
   21eb0:	andcc	pc, r3, sl, asr r8	; <UNPREDICTABLE>
   21eb4:	blcs	3bf28 <ASN1_STRING_length@plt+0x356c0>
   21eb8:	svcge	0x0047f43f
   21ebc:	ldrmi	r4, [r8], -r1, lsl #12
   21ec0:			; <UNDEFINED> instruction: 0xffc0f006
   21ec4:			; <UNDEFINED> instruction: 0xf43f2800
   21ec8:			; <UNDEFINED> instruction: 0xf8dbaf3f
   21ecc:	ldmdbls	r7, {r5, sp}
   21ed0:	svclt	0x00cc428a
   21ed4:	strcs	r2, [r1], -r0, lsl #12
   21ed8:	svclt	0x00081c53
   21edc:	ldmiblt	r6!, {r9, sl, sp}
   21ee0:	rsbvs	pc, r8, sp, lsl #17
   21ee4:	bcs	fe45d74c <rpl_re_syntax_options@@Base+0xfe3efc6c>
   21ee8:	ldmdbls	r4, {r0, r1, r4, r8, r9, fp, ip, pc}
   21eec:			; <UNDEFINED> instruction: 0xf7f39816
   21ef0:			; <UNDEFINED> instruction: 0x4607ff5d
   21ef4:			; <UNDEFINED> instruction: 0xf7e4e6aa
   21ef8:	stmdavs	r0, {r3, r7, sl, fp, sp, lr, pc}
   21efc:	cdp	7, 4, cr15, cr10, cr3, {7}
   21f00:	bne	fe45d774 <rpl_re_syntax_options@@Base+0xfe3efc94>
   21f04:	andcs	r4, r1, r2, lsl #12
   21f08:	blx	fe35ff02 <rpl_re_syntax_options@@Base+0xfe2f2422>
   21f0c:			; <UNDEFINED> instruction: 0xf04fe742
   21f10:			; <UNDEFINED> instruction: 0xf89b0800
   21f14:	teqlt	r6, sl	; <illegal shifter operand>
   21f18:			; <UNDEFINED> instruction: 0xf43f4291
   21f1c:	mrrcne	14, 8, sl, r3, cr11
   21f20:			; <UNDEFINED> instruction: 0xf43f428b
   21f24:			; <UNDEFINED> instruction: 0xf89bae87
   21f28:	blcs	2e4dc <ASN1_STRING_length@plt+0x27c74>
   21f2c:	svcge	0x000cf43f
   21f30:	ldrbtmi	r4, [r8], #-2233	; 0xfffff747
   21f34:	blx	ffa5ff2e <rpl_re_syntax_options@@Base+0xff9f244e>
   21f38:	smlad	r6, r6, r8, r9
   21f3c:	msrcc	SPSR_fxc, fp	; <illegal shifter operand>
   21f40:			; <UNDEFINED> instruction: 0xf43f2b00
   21f44:	stmdavs	fp!, {r2, r5, r6, r7, r9, sl, fp, sp, pc}
   21f48:	ldmdavs	r9, {r0, r4, fp, ip, pc}
   21f4c:	blx	ff75ff46 <rpl_re_syntax_options@@Base+0xff6f2466>
   21f50:			; <UNDEFINED> instruction: 0xf006e6dd
   21f54:	stmdacs	r0, {r0, r3, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   21f58:	svcge	0x0024f47f
   21f5c:	msrcs	SPSR_fxc, fp	; <illegal shifter operand>
   21f60:			; <UNDEFINED> instruction: 0x3198f89b
   21f64:			; <UNDEFINED> instruction: 0xf43f2a00
   21f68:	blcs	4dc60 <_IO_stdin_used@@Base+0xf420>
   21f6c:	svcge	0x002ff47f
   21f70:	umaalcc	pc, r8, fp, r8	; <UNPREDICTABLE>
   21f74:			; <UNDEFINED> instruction: 0xf0402b00
   21f78:	stmibmi	r8!, {r2, r5, r8, pc}
   21f7c:			; <UNDEFINED> instruction: 0xe7294479
   21f80:	bcc	45d7f0 <rpl_re_syntax_options@@Base+0x3efd10>
   21f84:	tstlt	fp, pc, asr #12
   21f88:	beq	45d7f8 <rpl_re_syntax_options@@Base+0x3efd18>
   21f8c:	svc	0x0000f7e3
   21f90:	eorge	pc, r0, sp, asr #17
   21f94:			; <UNDEFINED> instruction: 0xf8cd2400
   21f98:	mrc	0, 0, fp, cr8, cr4, {1}
   21f9c:	vmov	r5, s18
   21fa0:	vmov	r9, s16
   21fa4:	vmovls	s23, fp
   21fa8:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
   21fac:	ldrdge	pc, [r8], -sp	; <UNPREDICTABLE>
   21fb0:	ldmdals	sl, {r1, r3, sp, lr, pc}
   21fb4:	blx	6ddfe6 <rpl_re_syntax_options@@Base+0x670506>
   21fb8:			; <UNDEFINED> instruction: 0xf7e49817
   21fbc:	ldmdals	r8, {r1, r3, fp, sp, lr, pc}
   21fc0:			; <UNDEFINED> instruction: 0xf7e49417
   21fc4:	ldrls	lr, [r8], #-2054	; 0xfffff7fa
   21fc8:	strbmi	r4, [r2], -fp, asr #12
   21fcc:			; <UNDEFINED> instruction: 0x46384659
   21fd0:	strls	r9, [r1, #-1538]	; 0xfffff9fe
   21fd4:	andge	pc, r0, sp, asr #17
   21fd8:			; <UNDEFINED> instruction: 0xf97af7ff
   21fdc:	mvnle	r2, r0, lsl #16
   21fe0:	ldrsbtlt	pc, [r4], -sp	; <UNPREDICTABLE>
   21fe4:			; <UNDEFINED> instruction: 0xf8dd4638
   21fe8:			; <UNDEFINED> instruction: 0xf7e3a020
   21fec:	stmdals	ip, {r1, r4, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   21ff0:			; <UNDEFINED> instruction: 0xff54f006
   21ff4:	cmpcs	r8, #3588096	; 0x36c000
   21ff8:	tsteq	r3, r2, asr sl
   21ffc:	addshi	pc, ip, r0, asr #32
   22000:	blcs	588c24 <rpl_re_syntax_options@@Base+0x51b144>
   22004:	tstcs	r9, #24, 30	; 0x60
   22008:	bmi	fe186c2c <rpl_re_syntax_options@@Base+0xfe11914c>
   2200c:	ldrbtmi	r4, [sl], #-2928	; 0xfffff490
   22010:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   22014:	subsmi	r9, sl, fp, lsl fp
   22018:	sbcshi	pc, r6, r0, asr #32
   2201c:	andslt	r9, sp, r7, lsl #16
   22020:	blhi	25d31c <rpl_re_syntax_options@@Base+0x1ef83c>
   22024:	svchi	0x00f0e8bd
   22028:			; <UNDEFINED> instruction: 0x461e4698
   2202c:			; <UNDEFINED> instruction: 0xf7e39814
   22030:	stmdavs	r8!, {r4, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   22034:	tstls	r4, #0, 6
   22038:	ldc2	0, cr15, [lr, #-72]!	; 0xffffffb8
   2203c:	strb	r9, [r7, #20]!
   22040:			; <UNDEFINED> instruction: 0x07989b18
   22044:			; <UNDEFINED> instruction: 0x0659d517
   22048:	blls	257494 <rpl_re_syntax_options@@Base+0x1e99b4>
   2204c:	strtmi	r4, [r6], -r0, lsr #13
   22050:	ubfx	fp, fp, #19, #12
   22054:	bcs	33b1c <ASN1_STRING_length@plt+0x2d2b4>
   22058:	cfldrdge	mvd15, [r5, #508]	; 0x1fc
   2205c:	bls	25bffc <rpl_re_syntax_options@@Base+0x1ee51c>
   22060:			; <UNDEFINED> instruction: 0x46164690
   22064:	rscle	r2, r1, r0, lsl #20
   22068:			; <UNDEFINED> instruction: 0x46464698
   2206c:			; <UNDEFINED> instruction: 0xf89de5cb
   22070:	blcs	2e1a4 <ASN1_STRING_length@plt+0x2793c>
   22074:	blls	256820 <rpl_re_syntax_options@@Base+0x1e8d40>
   22078:			; <UNDEFINED> instruction: 0xf0002b00
   2207c:	ssatmi	r8, #17, r7, lsl #1
   22080:			; <UNDEFINED> instruction: 0xf43f2e00
   22084:			; <UNDEFINED> instruction: 0xf04fadc0
   22088:	bls	5e4090 <rpl_re_syntax_options@@Base+0x5765b0>
   2208c:	ldmdals	r3, {r8, r9, sp}
   22090:	mcr	6, 0, r4, cr11, cr9, {0}
   22094:			; <UNDEFINED> instruction: 0x461a2a10
   22098:	stmdals	r8, {r0, r1, r2, r9, sl, lr}
   2209c:	ldc2l	0, cr15, [sl, #-12]
   220a0:	strmi	r2, [r6], -r0, lsr #2
   220a4:	strls	r2, [sp], -r1
   220a8:	stc2l	0, cr15, [r4], #72	; 0x48
   220ac:	strtmi	r9, [r9], -ip, lsl #22
   220b0:	svcls	0x000d9701
   220b4:	cdp	3, 1, cr9, cr11, cr0, {0}
   220b8:	vmov	r2, s20
   220bc:	mulvs	r7, r0, sl
   220c0:			; <UNDEFINED> instruction: 0xf7ff900e
   220c4:			; <UNDEFINED> instruction: 0x4607f9d1
   220c8:	svcne	0x00c3b1d8
   220cc:	msrcs	SPSR_fxc, fp	; <illegal shifter operand>
   220d0:	ldmdble	r1, {r0, r8, r9, fp, sp}
   220d4:	cmnle	lr, r0, lsl #20
   220d8:	strcs	r9, [r0], -sp, lsl #16
   220dc:			; <UNDEFINED> instruction: 0xffaaf002
   220e0:			; <UNDEFINED> instruction: 0xf7e3980e
   220e4:	mrc	15, 0, lr, cr10, cr6, {3}
   220e8:	vmov	r3, s21
   220ec:			; <UNDEFINED> instruction: 0x462a0a10
   220f0:			; <UNDEFINED> instruction: 0xf7ff4639
   220f4:	str	pc, [r6, #3111]	; 0xc27
   220f8:	stmdami	sl, {r1, r3, r4, r8, ip, sp, pc}^
   220fc:			; <UNDEFINED> instruction: 0xf7fc4478
   22100:	vmlals.f64	d15, d14, d3
   22104:	ldmdavs	r3!, {r2, r3, fp, ip, pc}
   22108:			; <UNDEFINED> instruction: 0xf7ff6819
   2210c:	stmdals	sp, {r0, r1, r3, r4, r7, r8, fp, ip, sp, lr, pc}
   22110:			; <UNDEFINED> instruction: 0xff90f002
   22114:			; <UNDEFINED> instruction: 0xf7e34630
   22118:	ldmdbls	r4, {r2, r3, r4, r6, r8, r9, sl, fp, sp, lr, pc}
   2211c:	strtmi	r9, [r6], -ip, lsl #16
   22120:			; <UNDEFINED> instruction: 0xf990f7ff
   22124:	blls	65b6e8 <rpl_re_syntax_options@@Base+0x5edc08>
   22128:	streq	pc, [r3], -r3
   2212c:	streq	pc, [r3], -r6, lsr #3
   22130:			; <UNDEFINED> instruction: 0xf686fab6
   22134:			; <UNDEFINED> instruction: 0xe7840976
   22138:			; <UNDEFINED> instruction: 0xf85a492e
   2213c:	ldmib	r1, {r0, ip}^
   22140:	addmi	r0, r2, #0, 2
   22144:			; <UNDEFINED> instruction: 0xf6bf418b
   22148:			; <UNDEFINED> instruction: 0x232baf5b
   2214c:	ldrb	r9, [ip, -r7, lsl #6]
   22150:	beq	45d9c4 <rpl_re_syntax_options@@Base+0x3efee4>
   22154:	svc	0x003cf7e3
   22158:	bls	55b920 <rpl_re_syntax_options@@Base+0x4ede40>
   2215c:	cdp	3, 0, cr9, cr11, cr15, {0}
   22160:	ldr	r2, [r1, #2576]	; 0xa10
   22164:	ldrbtmi	r4, [r9], #-2352	; 0xfffff6d0
   22168:			; <UNDEFINED> instruction: 0x4602e634
   2216c:	ldmdbls	r4, {r0, r1, r2, r3, r5, fp, lr}
   22170:			; <UNDEFINED> instruction: 0xf7fc4478
   22174:	ldmdals	r6, {r0, r3, r6, r7, r9, fp, ip, sp, lr, pc}
   22178:			; <UNDEFINED> instruction: 0xf7e4e662
   2217c:			; <UNDEFINED> instruction: 0xf8dbeb46
   22180:	andls	r2, r7, #40, 4	; 0x80000002
   22184:			; <UNDEFINED> instruction: 0xf7e36800
   22188:	stmdbmi	r9!, {r1, r2, r8, sl, fp, sp, lr, pc}
   2218c:	ldrbtmi	r9, [r9], #-2567	; 0xfffff5f9
   22190:	strtmi	r4, [r0], -r3, lsl #12
   22194:	blx	11e018c <rpl_re_syntax_options@@Base+0x11726ac>
   22198:	blmi	41b43c <rpl_re_syntax_options@@Base+0x3ad95c>
   2219c:			; <UNDEFINED> instruction: 0xf85a2201
   221a0:			; <UNDEFINED> instruction: 0xf8dbb003
   221a4:			; <UNDEFINED> instruction: 0xf00a121c
   221a8:	strbt	pc, [r7], #-2611	; 0xfffff5cd	; <UNPREDICTABLE>
   221ac:	ldrdhi	pc, [r0], -sp	; <UNPREDICTABLE>
   221b0:			; <UNDEFINED> instruction: 0x46b0e73c
   221b4:	ldmdami	pc, {r0, r2, r3, r5, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   221b8:	ldrbtmi	r9, [r8], #-2312	; 0xfffff6f8
   221bc:	blx	fe9601b4 <rpl_re_syntax_options@@Base+0xfe8f26d4>
   221c0:	ldmdbmi	sp, {r1, r3, r7, r8, r9, sl, sp, lr, pc}
   221c4:			; <UNDEFINED> instruction: 0xe6054479
   221c8:	ldmdb	r0!, {r2, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   221cc:	strheq	r4, [r4], -r2
   221d0:	andeq	r0, r0, ip, asr #9
   221d4:	andeq	r4, r4, r4, lsr #1
   221d8:			; <UNDEFINED> instruction: 0x000004b4
   221dc:	andeq	pc, r2, lr, ror #5
   221e0:	strheq	pc, [r2], -r8	; <UNPREDICTABLE>
   221e4:	andeq	r0, r3, ip, rrx
   221e8:	strheq	lr, [r1], -r0
   221ec:	strdeq	pc, [r2], -sl
   221f0:	andeq	pc, r2, r6, asr #3
   221f4:	andeq	r0, r0, r4, ror #8
   221f8:	andeq	r0, r0, r8, lsl #9
   221fc:	andeq	sp, r1, r8, lsr #28
   22200:	andeq	lr, r2, lr, lsr #27
   22204:	andeq	lr, r2, r0, ror #30
   22208:	andeq	lr, r2, r8, ror pc
   2220c:	andeq	r0, r0, r4, asr r4
   22210:	andeq	pc, r2, r6, lsl #2
   22214:	andeq	r0, r0, r4, lsl #9
   22218:	andeq	lr, r2, lr, ror sp
   2221c:	andeq	lr, r2, r4, ror #23
   22220:	ldrdeq	r3, [r4], -r2
   22224:	andeq	lr, r2, r8, asr fp
   22228:	andeq	lr, r2, sl, lsr #20
   2222c:			; <UNDEFINED> instruction: 0x0002eab4
   22230:	andeq	r9, r2, r2, ror #22
   22234:	ldrdeq	lr, [r2], -r2
   22238:	andeq	lr, r2, ip, asr #19
   2223c:			; <UNDEFINED> instruction: 0x4604b5f8
   22240:	addsmi	r4, r0, #8, 12	; 0x800000
   22244:	mulsvs	r8, sp, r8
   22248:			; <UNDEFINED> instruction: 0x461d4611
   2224c:	stmdavc	r3, {r0, r1, r9, ip, lr, pc}
   22250:	svclt	0x00082b2f
   22254:			; <UNDEFINED> instruction: 0xf0053001
   22258:	stmdavs	r2!, {r0, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2225c:	andcc	r6, r1, #6356992	; 0x610000
   22260:	addmi	r6, sl, #34	; 0x22
   22264:	svclt	0x00d84607
   22268:	stcle	8, cr6, [r8, #-640]	; 0xfffffd80
   2226c:	subeq	fp, fp, r9, lsl #3
   22270:	stmiavs	r0!, {r0, r3, r8}
   22274:			; <UNDEFINED> instruction: 0xf0126063
   22278:	stmdavs	r2!, {r0, r1, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   2227c:			; <UNDEFINED> instruction: 0xf10260a0
   22280:	bcc	76a88 <rpl_re_syntax_options@@Base+0x8fa8>
   22284:	biceq	lr, r2, r0, lsl #22
   22288:	eorsvc	pc, r2, r0, asr #16
   2228c:	cmpvc	lr, sp, lsl #2
   22290:	strdcs	fp, [r8, -r8]
   22294:	strb	r2, [ip, r1, lsl #6]!
   22298:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
   2229c:	strmi	r2, [r5], -r0, lsl #22
   222a0:	stcle	8, cr6, [ip, #-512]	; 0xfffffe00
   222a4:	strtmi	r2, [r6], -r0, lsl #8
   222a8:	eorseq	pc, r4, r0, asr r8	; <UNPREDICTABLE>
   222ac:	cdp	7, 9, cr15, cr0, cr3, {7}
   222b0:	stmdavs	fp!, {r3, r5, r7, fp, sp, lr}
   222b4:	eorsvs	pc, r4, r0, asr #16
   222b8:	adcmi	r3, r3, #16777216	; 0x1000000
   222bc:			; <UNDEFINED> instruction: 0xf7e3dcf4
   222c0:	strtmi	lr, [r8], -r8, lsl #29
   222c4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   222c8:	cdplt	7, 8, cr15, cr0, cr3, {7}
   222cc:	svcmi	0x00f0e92d
   222d0:	strmi	r4, [lr], -r4, lsl #12
   222d4:	andcs	fp, r1, fp, lsl #1
   222d8:			; <UNDEFINED> instruction: 0xf012210c
   222dc:	strtmi	pc, [r6], #-3019	; 0xfffff435
   222e0:	cmpls	r4, #14614528	; 0xdf0000	; <UNPREDICTABLE>
   222e4:	ldrbtmi	r4, [r9], #692	; 0x2b4
   222e8:			; <UNDEFINED> instruction: 0xf0004680
   222ec:	blmi	ff5028e8 <rpl_re_syntax_options@@Base+0xff494e08>
   222f0:	tstcs	sl, r2, lsr fp
   222f4:	ldrbtmi	r4, [fp], #-1568	; 0xfffff9e0
   222f8:	blmi	ff486f18 <rpl_re_syntax_options@@Base+0xff419438>
   222fc:	beq	5e440 <quoting_style_vals@@Base+0xb23c>
   22300:	stmib	sp, {r0, r8, r9, sl, sp}^
   22304:	ldrbtmi	sl, [fp], #-2564	; 0xfffff5fc
   22308:	blmi	ff3c6f30 <rpl_re_syntax_options@@Base+0xff359450>
   2230c:	andge	pc, ip, sp, asr #17
   22310:	movwls	r4, #29819	; 0x747b
   22314:	b	15602ac <rpl_re_syntax_options@@Base+0x14f27cc>
   22318:	subsle	r2, ip, r0, lsl #16
   2231c:	adcmi	r1, r5, #17664	; 0x4500
   22320:	strtmi	sp, [r2], -sp, asr #18
   22324:			; <UNDEFINED> instruction: 0xf8124620
   22328:	blcs	370f34 <rpl_re_syntax_options@@Base+0x303454>
   2232c:	blcs	2584a4 <rpl_re_syntax_options@@Base+0x1ea9c4>
   22330:	adcmi	sp, ip, #92, 16	; 0x5c0000
   22334:	blcs	916c48 <rpl_re_syntax_options@@Base+0x8a9168>
   22338:	strtmi	sp, [r2], -r1, asr #32
   2233c:	stmdbcs	r8, {r2, sp, lr, pc}
   22340:	andcc	sp, r1, #655360	; 0xa0000
   22344:	andle	r4, ip, sl, lsr #5
   22348:	andle	r4, r5, r2, lsr #5
   2234c:	stcne	8, cr15, [r1], {18}
   22350:	ldmible	r4!, {r0, r2, r3, r8, fp, sp}^
   22354:	mvnsle	r2, r0, lsr #18
   22358:	stmdbcs	r3!, {r0, r4, fp, ip, sp, lr}
   2235c:	adcmi	sp, r2, #1073741884	; 0x4000003c
   22360:			; <UNDEFINED> instruction: 0xf812d926
   22364:			; <UNDEFINED> instruction: 0xf1021c01
   22368:	stmdbcs	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, fp, ip, sp}
   2236c:	addhi	pc, sl, r0, lsl #4
   22370:	vmla.i8	d2, d0, d8
   22374:	adcmi	r8, r2, #138	; 0x8a
   22378:	ands	sp, r9, fp, lsl #16
   2237c:	stmdale	r4, {r6, r8, r9, fp, sp}
   22380:	svceq	0x0009f1be
   22384:	blcs	b98790 <rpl_re_syntax_options@@Base+0xb2acb0>
   22388:	strmi	sp, [r3, #268]!	; 0x10c
   2238c:			; <UNDEFINED> instruction: 0xf814d010
   22390:	blcs	16b1f9c <rpl_re_syntax_options@@Base+0x16444bc>
   22394:	rndeqdp	f7, f3
   22398:	msreq	SPSR_c, r3, lsr #3
   2239c:	stmible	sp!, {r2, r5, r7, r9, sl, lr}^
   223a0:	ldmible	r2!, {r0, r3, r4, r8, fp, sp}^
   223a4:	andle	r4, r3, #148, 4	; 0x40000009
   223a8:	ldmdale	r3!, {r0, r2, r3, r8, r9, fp, sp}
   223ac:	ldmdale	ip!, {r3, r8, r9, fp, sp}^
   223b0:			; <UNDEFINED> instruction: 0xf8594ba5
   223b4:			; <UNDEFINED> instruction: 0xf8933003
   223b8:	blcs	2e96c <ASN1_STRING_length@plt+0x28104>
   223bc:	adcsmi	sp, r5, #112, 2
   223c0:	streq	pc, [r1, -r7, lsl #2]
   223c4:			; <UNDEFINED> instruction: 0x462cd019
   223c8:	blne	caa7f8 <rpl_re_syntax_options@@Base+0xc3cd18>
   223cc:			; <UNDEFINED> instruction: 0xf7e44620
   223d0:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   223d4:	adcmi	sp, r6, #-2147483608	; 0x80000028
   223d8:	strtmi	sp, [r2], -pc, lsl #18
   223dc:			; <UNDEFINED> instruction: 0xf8124635
   223e0:	strtmi	r3, [r0], -r1, lsl #22
   223e4:	stmible	r2!, {r0, r2, r3, r8, r9, fp, sp}
   223e8:			; <UNDEFINED> instruction: 0xd1a22b20
   223ec:			; <UNDEFINED> instruction: 0x46144295
   223f0:	adcsmi	sp, r5, #9895936	; 0x970000
   223f4:	streq	pc, [r1, -r7, lsl #2]
   223f8:	blls	116b94 <rpl_re_syntax_options@@Base+0xa90b4>
   223fc:	ldrdcs	pc, [r0], -r8
   22400:	cmnle	r8, r0, lsl #22
   22404:	ldrdcc	pc, [r4], -r8
   22408:	lfmle	f4, 2, [sl], {147}	; 0x93
   2240c:	andlt	r4, fp, r0, asr #12
   22410:	svchi	0x00f0e8bd
   22414:	suble	r2, r8, r0, lsr #22
   22418:	svclt	0x00184584
   2241c:	sbcle	r4, r7, #148, 4	; 0x40000009
   22420:	bicle	r2, r5, sl, lsr fp
   22424:	addsmi	r3, r4, #16777216	; 0x1000000
   22428:	strtmi	sp, [r3], -r9, asr #4
   2242c:			; <UNDEFINED> instruction: 0xf813469b
   22430:	stmdbcs	sp, {r0, r8, r9, fp, ip}
   22434:	stmdbcs	r8, {r1, r2, r3, r4, r5, fp, ip, lr, pc}
   22438:	ldrbmi	sp, [sl, #-2110]	; 0xfffff7c2
   2243c:	uasxmi	fp, sl, r8
   22440:	bl	feb33c98 <rpl_re_syntax_options@@Base+0xfeac61b8>
   22444:	bcs	2a2c4c <rpl_re_syntax_options@@Base+0x23516c>
   22448:	addshi	pc, fp, r0
   2244c:			; <UNDEFINED> instruction: 0xf0002a05
   22450:	bcs	242738 <rpl_re_syntax_options@@Base+0x1d4c58>
   22454:	stmdbls	r7, {r1, r6, r8, ip, lr, pc}
   22458:			; <UNDEFINED> instruction: 0xf926f00c
   2245c:	teqle	sp, r0, lsl #16
   22460:	cmplt	fp, r5, lsl #22
   22464:	movweq	lr, #19371	; 0x4bab
   22468:	blx	fecf3cf8 <rpl_re_syntax_options@@Base+0xfec86218>
   2246c:	ldrbmi	pc, [r9], -r3, lsl #7	; <UNPREDICTABLE>
   22470:			; <UNDEFINED> instruction: 0xf8cd4640
   22474:	ldmdbeq	fp, {sp, pc}^
   22478:	mcr2	7, 7, pc, cr0, cr15, {7}	; <UNPREDICTABLE>
   2247c:	movwcc	r9, #6916	; 0x1b04
   22480:	ldr	r9, [ip, r4, lsl #6]
   22484:			; <UNDEFINED> instruction: 0xf47f2920
   22488:	strmi	sl, [r3, #3958]!	; 0xf76
   2248c:			; <UNDEFINED> instruction: 0xf47f465a
   22490:	blmi	1b8e238 <rpl_re_syntax_options@@Base+0x1b20758>
   22494:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   22498:	msrcc	SPSR_fxc, r3	; <illegal shifter operand>
   2249c:	addle	r2, lr, r0, lsl #22
   224a0:	ldrtmi	r9, [r9], -r6, lsl #16
   224a4:			; <UNDEFINED> instruction: 0xf930f7fc
   224a8:	strmi	lr, [r3, #1929]!	; 0x789
   224ac:			; <UNDEFINED> instruction: 0xf814d080
   224b0:	ldrb	r3, [r9, -r1, lsl #30]!
   224b4:	bicle	r2, r0, r0, lsr #18
   224b8:			; <UNDEFINED> instruction: 0x461c4293
   224bc:			; <UNDEFINED> instruction: 0x46a3d1b6
   224c0:			; <UNDEFINED> instruction: 0xf8d8e7bf
   224c4:	sbcseq	r0, r1, r8
   224c8:	blx	13de518 <rpl_re_syntax_options@@Base+0x1370a38>
   224cc:	ldrdcc	pc, [r0], -r8
   224d0:	andcc	lr, r1, r8, asr #19
   224d4:	andlt	r4, fp, r0, asr #12
   224d8:	svchi	0x00f0e8bd
   224dc:			; <UNDEFINED> instruction: 0xf8594b5a
   224e0:			; <UNDEFINED> instruction: 0xf8933003
   224e4:	blcs	2ea98 <ASN1_STRING_length@plt+0x28230>
   224e8:	svcge	0x0069f43f
   224ec:	ldrtmi	r9, [r9], -r8, lsl #16
   224f0:			; <UNDEFINED> instruction: 0xf90af7fc
   224f4:	bcs	5c288 <quoting_style_vals@@Base+0x9084>
   224f8:			; <UNDEFINED> instruction: 0xf8d8dd78
   224fc:			; <UNDEFINED> instruction: 0xf04f3008
   22500:	bl	e4908 <rpl_re_syntax_options@@Base+0x76e28>
   22504:	ldmdbvc	r9, {r1, r6, r7, r9}^
   22508:	tstlt	r9, r8, lsl #6
   2250c:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   22510:			; <UNDEFINED> instruction: 0xd1f84293
   22514:	sbceq	lr, r9, pc, asr #20
   22518:	blx	de568 <rpl_re_syntax_options@@Base+0x70a88>
   2251c:	ldrdgt	pc, [r0], -r8
   22520:	ldrdvc	pc, [r8], -r8
   22524:	svceq	0x0000f1bc
   22528:	ldcle	6, cr4, [pc, #-520]	; 22328 <ASN1_STRING_length@plt+0x1bac0>
   2252c:	strtmi	r2, [ip], -r0, lsl #10
   22530:	ldm	r3, {r3, sp, lr, pc}
   22534:	strcc	r0, [r1], #-3
   22538:			; <UNDEFINED> instruction: 0xf1054564
   2253c:	stm	r2, {r0, r8, sl}
   22540:	ble	4e2554 <rpl_re_syntax_options@@Base+0x474a74>
   22544:	biceq	lr, r4, #7168	; 0x1c00
   22548:	sbceq	lr, r5, #10240	; 0x2800
   2254c:			; <UNDEFINED> instruction: 0x2e00795e
   22550:			; <UNDEFINED> instruction: 0xf857d1ef
   22554:			; <UNDEFINED> instruction: 0xf7e30034
   22558:			; <UNDEFINED> instruction: 0xf8d8ed3c
   2255c:			; <UNDEFINED> instruction: 0xf8d87008
   22560:			; <UNDEFINED> instruction: 0xf847c000
   22564:	strcc	r6, [r1], #-52	; 0xffffffcc
   22568:	blle	ffaf3b00 <rpl_re_syntax_options@@Base+0xffa86020>
   2256c:			; <UNDEFINED> instruction: 0xf7e34638
   22570:			; <UNDEFINED> instruction: 0x4640ed30
   22574:	andge	pc, r8, r8, asr #17
   22578:	stmdbls	r0, {r3, r6, r7, r8, fp, sp, lr, pc}
   2257c:	pop	{r0, r1, r3, ip, sp, pc}
   22580:	ldmdbmi	r2!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   22584:			; <UNDEFINED> instruction: 0xf00c4479
   22588:	strmi	pc, [r3], -pc, lsl #17
   2258c:			; <UNDEFINED> instruction: 0xd1a52800
   22590:	stmdbls	r4, {r0, r2, r9, fp, ip, pc}
   22594:	andeq	pc, r1, #130	; 0x82
   22598:	svclt	0x00182900
   2259c:	andeq	pc, r1, #66	; 0x42
   225a0:	rscseq	pc, pc, #18
   225a4:			; <UNDEFINED> instruction: 0xd1249205
   225a8:			; <UNDEFINED> instruction: 0xf1ba9b05
   225ac:	movwls	r0, #20224	; 0x4f00
   225b0:	uadd16mi	fp, r3, r4
   225b4:	movwls	r2, #21249	; 0x5301
   225b8:	svclt	0x00189b03
   225bc:	movwls	r4, #13907	; 0x3653
   225c0:	stmdbmi	r3!, {r0, r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   225c4:			; <UNDEFINED> instruction: 0xf00c4479
   225c8:	stmdacs	r0, {r0, r1, r2, r3, r5, r6, fp, ip, sp, lr, pc}
   225cc:	blls	196bec <rpl_re_syntax_options@@Base+0x12910c>
   225d0:			; <UNDEFINED> instruction: 0xf43f2b00
   225d4:	qsaxmi	sl, r2, r3
   225d8:	movwcs	r4, #5721	; 0x1659
   225dc:			; <UNDEFINED> instruction: 0xf8cd4640
   225e0:			; <UNDEFINED> instruction: 0xf7ffa000
   225e4:	strb	pc, [r9, -fp, lsr #28]	; <UNPREDICTABLE>
   225e8:	str	r6, [fp, -r2, lsl #16]
   225ec:	strmi	r2, [r1], r0
   225f0:	bl	fe95c440 <rpl_re_syntax_options@@Base+0xfe8ee960>
   225f4:	bcs	62e28 <quoting_style_vals@@Base+0xfc24>
   225f8:	bcs	156614 <rpl_re_syntax_options@@Base+0xe8b34>
   225fc:	ldrmi	sp, [sl], lr
   22600:	movwcc	lr, #18893	; 0x49cd
   22604:			; <UNDEFINED> instruction: 0xf89be6db
   22608:	strmi	r2, [r2], r0
   2260c:			; <UNDEFINED> instruction: 0xf1a29004
   22610:	blx	fece32c0 <rpl_re_syntax_options@@Base+0xfec757e0>
   22614:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   22618:	ldrb	r9, [r0], r5, lsl #6
   2261c:	andls	r4, r9, sp, lsl #18
   22620:	ldrbtmi	r4, [r9], #-1624	; 0xfffff9a8
   22624:			; <UNDEFINED> instruction: 0xf840f00c
   22628:	andls	r9, r4, r9, lsl #22
   2262c:	mvnle	r2, r0, lsl #16
   22630:	ldrmi	r9, [sl], r5, lsl #22
   22634:	strb	r9, [r2], r3, lsl #6
   22638:	strdeq	r3, [r4], -sl
   2263c:	andeq	lr, r2, r2, lsr #21
   22640:	andeq	lr, r2, r2, asr #21
   22644:	andeq	lr, r2, ip, lsr #21
   22648:			; <UNDEFINED> instruction: 0x000004b4
   2264c:	ldrdeq	sp, [r2], -r8
   22650:	strdeq	lr, [r2], -r0
   22654:	andeq	r9, r2, sl, ror #20
   22658:	addlt	fp, r3, r0, lsr r5
   2265c:			; <UNDEFINED> instruction: 0xf0064605
   22660:			; <UNDEFINED> instruction: 0x4604fab7
   22664:	ldmib	r0, {r3, r4, r6, r8, ip, sp, pc}^
   22668:			; <UNDEFINED> instruction: 0xf7ff0100
   2266c:	strmi	pc, [r3], -pc, lsr #28
   22670:	ldrmi	r4, [ip], -r0, lsr #12
   22674:	blx	145e696 <rpl_re_syntax_options@@Base+0x13f0bb6>
   22678:	andlt	r4, r3, r0, lsr #12
   2267c:	stmdbmi	r9, {r4, r5, r8, sl, fp, ip, sp, pc}
   22680:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   22684:	ldcl	7, cr15, [r8], {227}	; 0xe3
   22688:			; <UNDEFINED> instruction: 0xf7e49001
   2268c:	stmdavs	r0, {r1, r2, r3, r4, r5, r7, fp, sp, lr, pc}
   22690:	b	fe060624 <rpl_re_syntax_options@@Base+0xfdff2b44>
   22694:	strtmi	r9, [sl], -r1, lsl #18
   22698:	andcs	r4, r1, r3, lsl #12
   2269c:			; <UNDEFINED> instruction: 0xffc2f7fb
   226a0:	svclt	0x0000e7ea
   226a4:	andeq	lr, r2, sl, ror #14
   226a8:	svcmi	0x00f0e92d
   226ac:			; <UNDEFINED> instruction: 0xf8dfb083
   226b0:	ldrbtmi	r9, [r9], #516	; 0x204
   226b4:			; <UNDEFINED> instruction: 0xf8d0b388
   226b8:			; <UNDEFINED> instruction: 0xf1bee000
   226bc:	stcle	15, cr0, [ip, #-0]
   226c0:	strcs	r6, [r0, -r2, lsl #17]
   226c4:	mulhi	r0, r1, r8
   226c8:			; <UNDEFINED> instruction: 0xf8524694
   226cc:			; <UNDEFINED> instruction: 0xf8900037
   226d0:			; <UNDEFINED> instruction: 0xf1baa000
   226d4:			; <UNDEFINED> instruction: 0xf0000f00
   226d8:	strbmi	r8, [r5], -lr, asr #1
   226dc:	strmi	r4, [r4], -lr, lsl #12
   226e0:			; <UNDEFINED> instruction: 0xf1bab1b5
   226e4:	andsle	r0, sp, r5, lsr #30
   226e8:	svclt	0x001c2d25
   226ec:	ldrbmi	r4, [r5], -fp, lsr #12
   226f0:	sbcshi	pc, sp, r0
   226f4:			; <UNDEFINED> instruction: 0xd10b429d
   226f8:	mulge	r1, r4, r8
   226fc:	ldmdavc	r5!, {r0, r1, r4, r5, r6, sl, fp, ip}^
   22700:			; <UNDEFINED> instruction: 0xf1ba3401
   22704:			; <UNDEFINED> instruction: 0xf0000f00
   22708:			; <UNDEFINED> instruction: 0x461e80b6
   2270c:	mvnle	r2, r0, lsl #26
   22710:			; <UNDEFINED> instruction: 0xf10c3701
   22714:	ldrbmi	r0, [r7, #-3080]!	; 0xfffff3f8
   22718:	strcs	sp, [r1], #-471	; 0xfffffe29
   2271c:	andlt	r4, r3, r0, lsr #12
   22720:	svchi	0x00f0e8bd
   22724:	mulge	r1, r4, r8
   22728:	svceq	0x0046f1ba
   2272c:			; <UNDEFINED> instruction: 0xf1bad816
   22730:	ldmdale	r7, {r6, r8, r9, sl, fp}
   22734:	teqeq	r0, #-2147483606	; 0x8000002a	; <UNPREDICTABLE>
   22738:	ldmdble	r3, {r0, r3, r8, r9, fp, sp}
   2273c:	mvnle	r2, r5, lsr #26
   22740:	mulge	r1, r6, r8
   22744:	svceq	0x0046f1ba
   22748:			; <UNDEFINED> instruction: 0xf1bad849
   2274c:	stmdale	sl, {r6, r8, r9, sl, fp}^
   22750:	teqeq	r0, #-2147483606	; 0x8000002a	; <UNPREDICTABLE>
   22754:	stmdble	r6, {r0, r3, r8, r9, fp, sp}^
   22758:	strb	r2, [fp, r5, lsr #6]
   2275c:	msreq	SPSR_c, #-2147483606	; 0x8000002a
   22760:	stmiale	fp!, {r0, r2, r8, r9, fp, sp}^
   22764:	blcs	11c09f8 <rpl_re_syntax_options@@Base+0x1152f18>
   22768:	blcs	105883c <rpl_re_syntax_options@@Base+0xfead5c>
   2276c:			; <UNDEFINED> instruction: 0xf1a3d804
   22770:			; <UNDEFINED> instruction: 0xf1bb0b30
   22774:	stmiale	r1!, {r0, r3, r8, r9, sl, fp}^
   22778:	svceq	0x0040f1ba
   2277c:	b	14125f4 <rpl_re_syntax_options@@Base+0x13a4b14>
   22780:			; <UNDEFINED> instruction: 0xf00a1a0a
   22784:	stmdble	lr, {r4, r5, r6, r7, r9, fp}
   22788:	bleq	189ee38 <rpl_re_syntax_options@@Base+0x1831358>
   2278c:	svceq	0x0019f1bb
   22790:			; <UNDEFINED> instruction: 0xf1aabf9c
   22794:	blx	17e501c <rpl_re_syntax_options@@Base+0x177753c>
   22798:			; <UNDEFINED> instruction: 0xf1aafa8a
   2279c:	b	13e5080 <rpl_re_syntax_options@@Base+0x13775a0>
   227a0:	blx	17e8fd0 <rpl_re_syntax_options@@Base+0x177b4f0>
   227a4:	blcs	10611d4 <rpl_re_syntax_options@@Base+0xff36f4>
   227a8:	blcc	c52620 <rpl_re_syntax_options@@Base+0xbe4b40>
   227ac:	stmdble	r8, {r0, r1, r3, r4, r6, r7, r9, ip, sp, pc}
   227b0:	bleq	189ee44 <rpl_re_syntax_options@@Base+0x1831364>
   227b4:	svceq	0x0019f1bb
   227b8:	blcc	852630 <rpl_re_syntax_options@@Base+0x7e4b50>
   227bc:	blcc	e0f330 <rpl_re_syntax_options@@Base+0xda1850>
   227c0:	ldrmi	fp, [sl], #731	; 0x2db
   227c4:	blx	fe2e1148 <rpl_re_syntax_options@@Base+0xfe273668>
   227c8:	svceq	0x002ff1ba
   227cc:	strcc	sp, [r2], #-73	; 0xffffffb7
   227d0:			; <UNDEFINED> instruction: 0xf1a3e78a
   227d4:			; <UNDEFINED> instruction: 0xf1bb0b61
   227d8:	stmiale	pc!, {r0, r2, r8, r9, sl, fp}	; <UNPREDICTABLE>
   227dc:			; <UNDEFINED> instruction: 0xf1aae7cc
   227e0:	blcs	16356c <rpl_re_syntax_options@@Base+0xf5a8c>
   227e4:	ldmvc	r3!, {r3, r4, r5, r7, fp, ip, lr, pc}
   227e8:	ldmdale	r3!, {r1, r2, r6, r8, r9, fp, sp}
   227ec:	stmdale	r4, {r6, r8, r9, fp, sp}
   227f0:	bleq	c5ee84 <rpl_re_syntax_options@@Base+0xbf13a4>
   227f4:	svceq	0x0009f1bb
   227f8:			; <UNDEFINED> instruction: 0xf1bad8ae
   227fc:	svclt	0x009c0f40
   22800:	bne	2dd144 <rpl_re_syntax_options@@Base+0x26f664>
   22804:	beq	ffc5e834 <rpl_re_syntax_options@@Base+0xffbf0d54>
   22808:			; <UNDEFINED> instruction: 0xf1aad90e
   2280c:			; <UNDEFINED> instruction: 0xf1bb0b61
   22810:	svclt	0x009c0f19
   22814:	beq	85eec4 <rpl_re_syntax_options@@Base+0x7f13e4>
   22818:	blx	fe2e119c <rpl_re_syntax_options@@Base+0xfe2736bc>
   2281c:	beq	e1eecc <rpl_re_syntax_options@@Base+0xdb13ec>
   22820:	bne	2dd164 <rpl_re_syntax_options@@Base+0x26f684>
   22824:	blx	fe2e11a8 <rpl_re_syntax_options@@Base+0xfe2736c8>
   22828:	svclt	0x009c2b40
   2282c:	sbcslt	r3, fp, #48, 22	; 0xc000
   22830:			; <UNDEFINED> instruction: 0xf1a3d908
   22834:			; <UNDEFINED> instruction: 0xf1bb0b61
   22838:	svclt	0x009c0f19
   2283c:	sbcslt	r3, fp, #32, 22	; 0x8000
   22840:	sbcslt	r3, fp, #56320	; 0xdc00
   22844:	sbcslt	r4, fp, #1392508928	; 0x53000000
   22848:	svclt	0x00182b2f
   2284c:			; <UNDEFINED> instruction: 0xf47f3602
   22850:			; <UNDEFINED> instruction: 0xe781af51
   22854:	bleq	189eee8 <rpl_re_syntax_options@@Base+0x1831408>
   22858:	svceq	0x0005f1bb
   2285c:	svcge	0x007cf63f
   22860:	stccs	7, cr14, [r5, #-812]!	; 0xfffffcd4
   22864:	svcge	0x006cf43f
   22868:			; <UNDEFINED> instruction: 0xf10c3701
   2286c:	ldrbmi	r0, [r7, #-3080]!	; 0xfffff3f8
   22870:	svcge	0x002bf47f
   22874:	blmi	45c5c0 <rpl_re_syntax_options@@Base+0x3eeae0>
   22878:	mulmi	r4, ip, r8
   2287c:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   22880:	msrcc	SPSR_fxc, r3	; <illegal shifter operand>
   22884:			; <UNDEFINED> instruction: 0xf43f2b00
   22888:	stmdblt	ip!, {r0, r3, r6, r8, r9, sl, fp, sp, pc}^
   2288c:	ldrbtmi	r4, [sp], #-3339	; 0xfffff2f5
   22890:			; <UNDEFINED> instruction: 0xf0119101
   22894:	stmdbls	r1, {r0, r1, r2, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   22898:	strtmi	r4, [r9], -sl, lsl #12
   2289c:	stmdami	r8, {r0, r1, r9, sl, lr}
   228a0:			; <UNDEFINED> instruction: 0xf7fb4478
   228a4:			; <UNDEFINED> instruction: 0xe739ff31
   228a8:	ldrbtmi	r4, [sp], #-3334	; 0xfffff2fa
   228ac:			; <UNDEFINED> instruction: 0x4655e7f0
   228b0:	svclt	0x0000e746
   228b4:	andeq	r3, r4, lr, lsr #8
   228b8:			; <UNDEFINED> instruction: 0x000004b4
   228bc:	andeq	lr, r2, lr, ror r5
   228c0:	andeq	lr, r2, r8, ror r5
   228c4:	andeq	lr, r2, r6, asr r5
   228c8:	svcmi	0x00f0e92d
   228cc:	bmi	d34318 <rpl_re_syntax_options@@Base+0xcc6838>
   228d0:	blmi	d4eaf4 <rpl_re_syntax_options@@Base+0xce1014>
   228d4:	svcge	0x0000447a
   228d8:	strbne	r4, [sp, ip, lsl #12]
   228dc:	pkhtbmi	r5, r0, r3, asr #17
   228e0:	ldrdlt	pc, [r4], #143	; 0x8f
   228e4:	cmnvs	fp, fp, lsl r8
   228e8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   228ec:	stc	7, cr15, [sl], #-908	; 0xfffffc74
   228f0:	ldrbtmi	r4, [fp], #1577	; 0x629
   228f4:	strtmi	r4, [r0], -r6, lsl #12
   228f8:	mrrc2	0, 0, pc, r6, cr6	; <UNPREDICTABLE>
   228fc:	beq	9ed1c <rpl_re_syntax_options@@Base+0x3123c>
   22900:	ldrtmi	r4, [r2], -r1, asr #12
   22904:	movweq	lr, #2826	; 0xb0a
   22908:			; <UNDEFINED> instruction: 0xf0233308
   2290c:	bl	feb62930 <rpl_re_syntax_options@@Base+0xfeaf4e50>
   22910:	strbtmi	r0, [r8], r0, lsl #26
   22914:	strbmi	r4, [r0], -fp, ror #12
   22918:	ldrsbtvs	r0, [fp], #-139	; 0xffffff75
   2291c:	ldc	7, cr15, [r2], #-908	; 0xfffffc74
   22920:	ldmdavs	ip!, {r1, r5, r9, sl, lr}^
   22924:	bl	22ae14 <rpl_re_syntax_options@@Base+0x1bd334>
   22928:	strtmi	r0, [fp], -sl
   2292c:	eorsne	pc, r4, r6, lsl #16
   22930:	mrrc2	0, 0, pc, sl, cr6	; <UNPREDICTABLE>
   22934:	ldrdeq	pc, [r0], -fp
   22938:			; <UNDEFINED> instruction: 0xf107b350
   2293c:			; <UNDEFINED> instruction: 0xf107030c
   22940:			; <UNDEFINED> instruction: 0x46410210
   22944:	blx	ff0e090c <rpl_re_syntax_options@@Base+0xff072e2c>
   22948:	ldmvs	r8!, {r4, r5, r7, r8, ip, sp, pc}^
   2294c:			; <UNDEFINED> instruction: 0xf7ffb108
   22950:	blmi	5e1be4 <rpl_re_syntax_options@@Base+0x574104>
   22954:	ldmdbvs	r9!, {r1, r3, r6, r9, sl, lr}
   22958:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   2295c:	blx	8e0926 <rpl_re_syntax_options@@Base+0x872e46>
   22960:	blmi	4351b4 <rpl_re_syntax_options@@Base+0x3c76d4>
   22964:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   22968:	ldmdbvs	fp!, {r1, r3, r4, fp, sp, lr}^
   2296c:	tstle	r4, sl, asr r0
   22970:	ssatmi	r3, #30, ip, lsl #14
   22974:	svchi	0x00f0e8bd
   22978:	strbmi	r4, [r0], -lr, lsl #22
   2297c:	ldmdavs	ip, {r0, r1, r3, r4, r5, r6, sl, lr}
   22980:			; <UNDEFINED> instruction: 0xf89af012
   22984:	strmi	r4, [r1], -sl, asr #12
   22988:			; <UNDEFINED> instruction: 0xf7f04620
   2298c:	strb	pc, [r7, fp, lsl #22]!	; <UNPREDICTABLE>
   22990:	ldc2	7, cr15, [r4], #960	; 0x3c0
   22994:	andeq	pc, r0, fp, asr #17
   22998:			; <UNDEFINED> instruction: 0xf7e3e7cf
   2299c:	svclt	0x0000ed48
   229a0:	andeq	r3, r4, ip, lsl #4
   229a4:	andeq	r0, r0, ip, asr #9
   229a8:	andeq	sl, r4, r2, lsl #22
   229ac:	muleq	r4, ip, sl
   229b0:	andeq	r3, r4, ip, ror r1
   229b4:	andeq	sl, r4, r8, ror sl
   229b8:	blmi	8f5248 <rpl_re_syntax_options@@Base+0x887768>
   229bc:	push	{r1, r3, r4, r5, r6, sl, lr}
   229c0:	strdlt	r4, [r2], r0
   229c4:	svcge	0x000058d3
   229c8:	strbne	r4, [sp, ip, lsl #12]
   229cc:	rsbsvs	r6, fp, fp, lsl r8
   229d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   229d4:			; <UNDEFINED> instruction: 0xf7e34681
   229d8:			; <UNDEFINED> instruction: 0x4629ebb6
   229dc:	strtmi	r4, [r0], -r6, lsl #12
   229e0:	blx	ff8dea02 <rpl_re_syntax_options@@Base+0xff870f22>
   229e4:	stmdaeq	r1, {r1, r2, r8, ip, sp, lr, pc}
   229e8:	ldrtmi	r4, [r2], -r9, asr #12
   229ec:	movweq	lr, #2824	; 0xb08
   229f0:			; <UNDEFINED> instruction: 0xf0233308
   229f4:	bl	feb63618 <rpl_re_syntax_options@@Base+0xfeaf5b38>
   229f8:	strbtmi	r0, [r9], r3, lsl #26
   229fc:	beq	ff69d340 <rpl_re_syntax_options@@Base+0xff62f860>
   22a00:			; <UNDEFINED> instruction: 0xf7e34648
   22a04:	strtmi	lr, [fp], -r0, asr #23
   22a08:	bl	26aef8 <rpl_re_syntax_options@@Base+0x1fd418>
   22a0c:	strtmi	r0, [r2], -r8
   22a10:	eorsne	pc, sl, r6, lsl #16
   22a14:	blx	ffa5ea36 <rpl_re_syntax_options@@Base+0xff9f0f56>
   22a18:	ldrbtmi	r4, [fp], #-2828	; 0xfffff4f4
   22a1c:	tstlt	r0, r8, lsl r8
   22a20:			; <UNDEFINED> instruction: 0xf7f04649
   22a24:	bmi	2e12b8 <rpl_re_syntax_options@@Base+0x2737d8>
   22a28:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   22a2c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   22a30:	subsmi	r6, sl, fp, ror r8
   22a34:	strcc	sp, [r8, -r3, lsl #2]
   22a38:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
   22a3c:			; <UNDEFINED> instruction: 0xf7e387f0
   22a40:	svclt	0x0000ecf6
   22a44:	andeq	r3, r4, r4, lsr #2
   22a48:	andeq	r0, r0, ip, asr #9
   22a4c:	ldrdeq	sl, [r4], -sl	; <UNPREDICTABLE>
   22a50:	strheq	r3, [r4], -r6
   22a54:	svcmi	0x00f0e92d
   22a58:	bmi	11742b0 <rpl_re_syntax_options@@Base+0x11067d0>
   22a5c:	blmi	118ec88 <rpl_re_syntax_options@@Base+0x11211a8>
   22a60:	ldrbtmi	r4, [sl], #-1542	; 0xfffff9fa
   22a64:	ldmpl	r3, {r3, r7, r9, sl, lr}^
   22a68:	movwls	r6, #30747	; 0x781b
   22a6c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   22a70:	stc2	0, cr15, [r2, #36]	; 0x24
   22a74:	ldrbtmi	r4, [r9], #-2368	; 0xfffff6c0
   22a78:	ldrtmi	r4, [r0], -r5, lsl #12
   22a7c:	cdp2	0, 0, cr15, cr0, cr2, {0}
   22a80:			; <UNDEFINED> instruction: 0xf8df4e3e
   22a84:	andcs	ip, r0, #252	; 0xfc
   22a88:	stmdavs	r1!, {r1, r2, r3, r4, r5, r6, sl, lr}
   22a8c:			; <UNDEFINED> instruction: 0x46334614
   22a90:	andvs	pc, ip, r6, asr r8	; <UNPREDICTABLE>
   22a94:	msrlt	SPSR_fs, r6	; <illegal shifter operand>
   22a98:	umaalge	pc, r8, r6, r8	; <UNPREDICTABLE>
   22a9c:	strtmi	r4, [r8], -r7, lsl #12
   22aa0:	ldc2	0, cr15, [r6, #36]!	; 0x24
   22aa4:	andcs	r4, r5, #901120	; 0xdc000
   22aa8:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   22aac:			; <UNDEFINED> instruction: 0xf7e3732c
   22ab0:	strmi	lr, [r1], -r4, asr #21
   22ab4:			; <UNDEFINED> instruction: 0xf7fb4620
   22ab8:			; <UNDEFINED> instruction: 0xf8c8fce1
   22abc:	stmdbge	r6, {lr}
   22ac0:	ldrtmi	r4, [r8], -sl, lsr #12
   22ac4:			; <UNDEFINED> instruction: 0xf8862301
   22ac8:			; <UNDEFINED> instruction: 0xf886416c
   22acc:			; <UNDEFINED> instruction: 0xf0034048
   22ad0:	teqlt	r8, #4259840	; 0x410000	; <UNPREDICTABLE>
   22ad4:	strbmi	r4, [r2], -r3, lsr #12
   22ad8:	strls	r4, [r4], #-1593	; 0xfffff9c7
   22adc:	strmi	r9, [r1], r2, lsl #8
   22ae0:	strmi	lr, [r0], #-2509	; 0xfffff633
   22ae4:			; <UNDEFINED> instruction: 0xf0009503
   22ae8:	strmi	pc, [r4], -sp, lsl #30
   22aec:			; <UNDEFINED> instruction: 0xf0024648
   22af0:	ldrtmi	pc, [r8], -r1, lsr #21	; <UNPREDICTABLE>
   22af4:	msrlt	SPSR_fs, r6, lsl #17
   22af8:	subge	pc, r8, r6, lsl #17
   22afc:	b	1a60a90 <rpl_re_syntax_options@@Base+0x19f2fb0>
   22b00:			; <UNDEFINED> instruction: 0xf0094628
   22b04:	ldccs	13, cr15, [r9], {115}	; 0x73
   22b08:	andcs	fp, r1, r8, lsl #30
   22b0c:	bmi	7d6fa0 <rpl_re_syntax_options@@Base+0x7694c0>
   22b10:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
   22b14:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   22b18:	subsmi	r9, sl, r7, lsl #22
   22b1c:	andlt	sp, r9, r6, lsr #2
   22b20:	svchi	0x00f0e8bd
   22b24:	ldrtmi	r9, [r8], -r6, lsl #18
   22b28:	blx	b5eb38 <rpl_re_syntax_options@@Base+0xaf1058>
   22b2c:			; <UNDEFINED> instruction: 0x463a4917
   22b30:			; <UNDEFINED> instruction: 0x46034479
   22b34:	andcs	r4, r1, r4, lsl #12
   22b38:	ldc2l	7, cr15, [r4, #-1004]!	; 0xfffffc14
   22b3c:			; <UNDEFINED> instruction: 0xf7e34620
   22b40:	ldrtmi	lr, [r8], -r8, asr #20
   22b44:	msrlt	SPSR_fs, r6, lsl #17
   22b48:	subge	pc, r8, r6, lsl #17
   22b4c:	b	1060ae0 <rpl_re_syntax_options@@Base+0xff3000>
   22b50:			; <UNDEFINED> instruction: 0xf0094628
   22b54:			; <UNDEFINED> instruction: 0xf8d8fd4b
   22b58:	stmdacs	r0, {}	; <UNPREDICTABLE>
   22b5c:			; <UNDEFINED> instruction: 0xf7e3d0d7
   22b60:	movwcs	lr, #2616	; 0xa38
   22b64:			; <UNDEFINED> instruction: 0xf8c84618
   22b68:	ldrb	r3, [r0, r0]
   22b6c:	mrrc	7, 14, pc, lr, cr3	; <UNPREDICTABLE>
   22b70:	andeq	r3, r4, lr, ror r0
   22b74:	andeq	r0, r0, ip, asr #9
   22b78:	andeq	lr, r2, r2, asr #7
   22b7c:	andeq	r3, r4, r8, asr r0
   22b80:			; <UNDEFINED> instruction: 0x000004b4
   22b84:	muleq	r2, sl, r3
   22b88:	andeq	r2, r4, lr, asr #31
   22b8c:	andeq	lr, r2, ip, asr r4
   22b90:	ldrlt	r4, [r8, #-2312]!	; 0xfffff6f8
   22b94:			; <UNDEFINED> instruction: 0x46054479
   22b98:	ldc2l	0, cr15, [r2, #-8]!
   22b9c:	strtmi	r4, [r8], -r4, lsl #12
   22ba0:			; <UNDEFINED> instruction: 0xf0034621
   22ba4:	strmi	pc, [r5], -r5, ror #23
   22ba8:			; <UNDEFINED> instruction: 0xf7e34620
   22bac:			; <UNDEFINED> instruction: 0x4628ea12
   22bb0:	svclt	0x0000bd38
   22bb4:	andeq	lr, r2, r4, lsr #5
   22bb8:	ldmdbmi	sl, {r0, r3, r4, r8, r9, fp, lr}
   22bbc:	ldrbtmi	r4, [fp], #-2586	; 0xfffff5e6
   22bc0:	ldmdavs	r8, {r0, r3, r4, r5, r6, sl, lr}
   22bc4:	addlt	fp, r6, r0, ror r5
   22bc8:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   22bcc:			; <UNDEFINED> instruction: 0xf04f9205
   22bd0:	biclt	r0, r0, r0, lsl #4
   22bd4:	strcs	sl, [r0], -r1, lsl #26
   22bd8:			; <UNDEFINED> instruction: 0xf7f04629
   22bdc:	and	pc, r6, r1, ror #22
   22be0:			; <UNDEFINED> instruction: 0xf7e39801
   22be4:	stmdals	r2, {r1, r2, r4, r5, r6, r7, r8, fp, sp, lr, pc}
   22be8:			; <UNDEFINED> instruction: 0xf7ff9601
   22bec:			; <UNDEFINED> instruction: 0x4628fb55
   22bf0:	blx	17e0bba <rpl_re_syntax_options@@Base+0x17730da>
   22bf4:	stmdacs	r0, {r2, r9, sl, lr}
   22bf8:	stfmid	f5, [ip, #-968]	; 0xfffffc38
   22bfc:	stmdavs	r8!, {r0, r2, r3, r4, r5, r6, sl, lr}
   22c00:			; <UNDEFINED> instruction: 0xf92af7f0
   22c04:	bmi	2bacbc <rpl_re_syntax_options@@Base+0x24d1dc>
   22c08:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   22c0c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   22c10:	subsmi	r9, sl, r5, lsl #22
   22c14:	andlt	sp, r6, r1, lsl #2
   22c18:			; <UNDEFINED> instruction: 0xf7e3bd70
   22c1c:	svclt	0x0000ec08
   22c20:	andeq	sl, r4, r6, lsr r8
   22c24:	andeq	r2, r4, r0, lsr #30
   22c28:	andeq	r0, r0, ip, asr #9
   22c2c:	strdeq	sl, [r4], -r8
   22c30:	ldrdeq	r2, [r4], -r6
   22c34:	andeq	r0, r0, r0
   22c38:			; <UNDEFINED> instruction: 0xf7e34608
   22c3c:	svclt	0x0000b9c7
   22c40:	ldrmi	r4, [r1], -r8, lsl #12
   22c44:	svclt	0x0016f011
   22c48:	tstcs	sl, r8, lsl #12
   22c4c:			; <UNDEFINED> instruction: 0xf7e3b508
   22c50:			; <UNDEFINED> instruction: 0xb100edb8
   22c54:	stclt	0, cr3, [r8, #-4]
   22c58:	ldrbmi	lr, [r0, sp, lsr #18]!
   22c5c:			; <UNDEFINED> instruction: 0xf8dd4605
   22c60:	strmi	ip, [lr], -r0, lsr #32
   22c64:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
   22c68:			; <UNDEFINED> instruction: 0x461c4617
   22c6c:	svceq	0x0000f1bc
   22c70:	ldmib	ip, {r0, r2, r4, ip, lr, pc}^
   22c74:	ldrbne	r9, [r9, r0, lsl #20]
   22c78:	bl	1c741ac <rpl_re_syntax_options@@Base+0x1c066cc>
   22c7c:	blle	fe38ac <rpl_re_syntax_options@@Base+0xf75dcc>
   22c80:	movweq	lr, #43609	; 0xaa59
   22c84:	bl	fed56cb8 <rpl_re_syntax_options@@Base+0xfece91d8>
   22c88:			; <UNDEFINED> instruction: 0xf04f0409
   22c8c:			; <UNDEFINED> instruction: 0xf04f0000
   22c90:	stmib	ip, {r8}^
   22c94:	svclt	0x00080100
   22c98:	eorsle	r2, fp, r1
   22c9c:			; <UNDEFINED> instruction: 0xb12d444f
   22ca0:	strtmi	r4, [r2], -fp, lsr #12
   22ca4:	ldrtmi	r2, [r8], -r1, lsl #2
   22ca8:	bl	1760c3c <rpl_re_syntax_options@@Base+0x16f315c>
   22cac:	ldrtmi	fp, [r8], -lr, lsr #2
   22cb0:			; <UNDEFINED> instruction: 0x46224633
   22cb4:			; <UNDEFINED> instruction: 0xf7e32101
   22cb8:			; <UNDEFINED> instruction: 0xf1b8eb56
   22cbc:	andle	r0, r6, r0, lsl #30
   22cc0:	movwcs	lr, #2520	; 0x9d8
   22cc4:	bl	10e9114 <rpl_re_syntax_options@@Base+0x107b634>
   22cc8:	stmib	r8, {r2, r5, r6, r7, r8, r9, ip, sp, lr}^
   22ccc:	orrlt	r2, sp, r0, lsl #6
   22cd0:			; <UNDEFINED> instruction: 0xf0114628
   22cd4:	mvnslt	pc, r3, lsr #30
   22cd8:			; <UNDEFINED> instruction: 0xf0114630
   22cdc:	qadd16mi	pc, r8, pc	; <UNPREDICTABLE>
   22ce0:	stc	7, cr15, [sl, #-908]!	; 0xfffffc74
   22ce4:	ldrtmi	fp, [r0], -r8, ror #19
   22ce8:	stc	7, cr15, [r6, #-908]!	; 0xfffffc74
   22cec:	andcs	fp, r0, r0, ror #19
   22cf0:			; <UNDEFINED> instruction: 0x87f0e8bd
   22cf4:	rscsle	r2, sl, r0, lsl #28
   22cf8:			; <UNDEFINED> instruction: 0xf0114630
   22cfc:	ldrb	pc, [r2, pc, lsl #30]!	; <UNPREDICTABLE>
   22d00:	andeq	lr, r4, #189440	; 0x2e400
   22d04:	andeq	pc, r1, pc, asr #32
   22d08:	movweq	lr, #7018	; 0x1b6a
   22d0c:	andcs	pc, r0, ip, asr #17
   22d10:	andcc	pc, r4, ip, asr #17
   22d14:			; <UNDEFINED> instruction: 0x87f0e8bd
   22d18:			; <UNDEFINED> instruction: 0xf7e34628
   22d1c:	stmdacs	r0, {r1, r2, r3, r8, sl, fp, sp, lr, pc}
   22d20:			; <UNDEFINED> instruction: 0xf06fd0e5
   22d24:	ldrb	r0, [r5, r1]!
   22d28:	andeq	pc, r2, pc, rrx
   22d2c:	svclt	0x0000e7f2
   22d30:	blmi	a50218 <rpl_re_syntax_options@@Base+0x9e2738>
   22d34:	ldrbtmi	r4, [fp], #-2600	; 0xfffff5d8
   22d38:			; <UNDEFINED> instruction: 0xf894589c
   22d3c:	ldrshlt	r3, [fp, r1]!
   22d40:			; <UNDEFINED> instruction: 0xf8d44605
   22d44:	tstlt	r8, r0, lsl #2
   22d48:			; <UNDEFINED> instruction: 0xf7f06809
   22d4c:	ldmdblt	r8!, {r0, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}^
   22d50:	blcs	fce04 <rpl_re_syntax_options@@Base+0x8f324>
   22d54:	ldm	pc, {r2, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   22d58:	ldmdbcs	sp, {r0, r1, ip, sp, lr, pc}
   22d5c:			; <UNDEFINED> instruction: 0xf8d40d02
   22d60:	ldmdblt	r4, {r3, r4, r5, r6, r7, lr}^
   22d64:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   22d68:	stmda	r4!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22d6c:	stmdblt	r4!, {r2, r9, sl, lr}
   22d70:	ldclt	0, cr2, [r8, #-0]
   22d74:	ldrsbtmi	pc, [r8], #132	; 0x84	; <UNPREDICTABLE>
   22d78:	stmdavc	r3!, {r2, r5, r8, r9, ip, sp, pc}
   22d7c:	rscsle	r2, r7, r0, lsl #22
   22d80:			; <UNDEFINED> instruction: 0xf0024620
   22d84:	stmdacs	r0, {r0, r2, r3, r4, r5, r7, fp, ip, sp, lr, pc}
   22d88:			; <UNDEFINED> instruction: 0x4620d1f3
   22d8c:	ldrhtmi	lr, [r8], -sp
   22d90:	bllt	660d24 <rpl_re_syntax_options@@Base+0x5f3244>
   22d94:	ldrsbtmi	pc, [r4], #132	; 0x84	; <UNPREDICTABLE>
   22d98:	mvnle	r2, r0, lsl #24
   22d9c:	ldrbtmi	r4, [r8], #-2064	; 0xfffff7f0
   22da0:	stmda	r8, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   22da4:	stccs	6, cr4, [r0], {4}
   22da8:	strb	sp, [r1, r7, ror #3]!
   22dac:	ldrsbtmi	pc, [ip], #132	; 0x84	; <UNPREDICTABLE>
   22db0:	mvnle	r2, r0, lsl #24
   22db4:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   22db8:	svc	0x00fcf7e2
   22dbc:	stccs	6, cr4, [r0], {4}
   22dc0:			; <UNDEFINED> instruction: 0xe7d5d1db
   22dc4:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   22dc8:	svc	0x00f4f7e2
   22dcc:	stccs	6, cr4, [r0], {4}
   22dd0:			; <UNDEFINED> instruction: 0xe7cdd1d3
   22dd4:	andeq	r2, r4, sl, lsr #27
   22dd8:			; <UNDEFINED> instruction: 0x000004b4
   22ddc:	andeq	lr, r2, lr, lsr #2
   22de0:	ldrdeq	lr, [r2], -r2
   22de4:	andeq	lr, r2, r6, asr #1
   22de8:	andeq	lr, r2, r2, asr #1
   22dec:	svcmi	0x00f0e92d
   22df0:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
   22df4:	ldrmi	r8, [r0], -r4, lsl #22
   22df8:			; <UNDEFINED> instruction: 0x46994617
   22dfc:	cdp	5, 11, cr2, cr15, cr0, {0}
   22e00:	strtmi	r8, [fp], r0, lsl #22
   22e04:	ldc	0, cr11, [pc, #524]	; 23018 <ASN1_STRING_length@plt+0x1c7b0>
   22e08:	tstls	r1, r0, asr #22
   22e0c:	stc2	0, cr15, [r8, #68]	; 0x44
   22e10:			; <UNDEFINED> instruction: 0x46061e7a
   22e14:			; <UNDEFINED> instruction: 0xeeb01971
   22e18:	blne	14a5b40 <rpl_re_syntax_options@@Base+0x1438060>
   22e1c:	tstls	r0, r0, asr #12
   22e20:	stc2	7, cr15, [r2, #-916]	; 0xfffffc6c
   22e24:	vmlane.f16	s18, s8, s0	; <UNPREDICTABLE>
   22e28:	tstls	r0, r4, asr fp
   22e2c:	blls	746bc <rpl_re_syntax_options@@Base+0x6bdc>
   22e30:			; <UNDEFINED> instruction: 0x47984630
   22e34:	strmi	r9, [r2], r0, lsl #18
   22e38:	bne	114f2c0 <rpl_re_syntax_options@@Base+0x10e17e0>
   22e3c:	stmdbne	fp!, {r2, r4, r6, ip, lr, pc}
   22e40:	ble	c73934 <rpl_re_syntax_options@@Base+0xc05e54>
   22e44:	bleq	129e90c <rpl_re_syntax_options@@Base+0x1230e2c>
   22e48:	strbmi	r4, [r0], -r2, lsr #12
   22e4c:	stc2	7, cr15, [sl], {229}	; 0xe5
   22e50:	blle	fea664 <rpl_re_syntax_options@@Base+0xf7cb84>
   22e54:			; <UNDEFINED> instruction: 0xf806441d
   22e58:	eorle	fp, sp, r5
   22e5c:	blx	fece99f0 <rpl_re_syntax_options@@Base+0xfec7bf10>
   22e60:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   22e64:	svceq	0x0000f1ba
   22e68:	movwcs	fp, #3848	; 0xf08
   22e6c:	vsubne.f64	d27, d10, d19
   22e70:	bicle	r4, pc, sl, lsr #5
   22e74:	andeq	pc, r0, #1073741870	; 0x4000002e
   22e78:	andcs	fp, r1, #24, 30	; 0x60
   22e7c:	svclt	0x00b4454f
   22e80:			; <UNDEFINED> instruction: 0xf0022100
   22e84:	bllt	fec63290 <rpl_re_syntax_options@@Base+0xfebf57b0>
   22e88:			; <UNDEFINED> instruction: 0x4630007f
   22e8c:	svclt	0x00ac45b9
   22e90:			; <UNDEFINED> instruction: 0xf0022200
   22e94:	bcs	236a0 <ASN1_STRING_length@plt+0x1ce38>
   22e98:			; <UNDEFINED> instruction: 0x464fbf18
   22e9c:			; <UNDEFINED> instruction: 0xf0114639
   22ea0:	cdpne	13, 7, cr15, cr10, cr3, {3}
   22ea4:	ldr	r4, [r5, r6, lsl #12]!
   22ea8:			; <UNDEFINED> instruction: 0x46301c5f
   22eac:			; <UNDEFINED> instruction: 0xf0114639
   22eb0:	stmdbne	r1, {r0, r1, r3, r4, r6, r8, sl, fp, ip, sp, lr, pc}^
   22eb4:	strb	r4, [r5, r6, lsl #12]
   22eb8:			; <UNDEFINED> instruction: 0x4630b935
   22ebc:			; <UNDEFINED> instruction: 0xf7e3462e
   22ec0:			; <UNDEFINED> instruction: 0xf7e3e888
   22ec4:	andvs	lr, r5, r2, lsr #25
   22ec8:	andlt	r4, r3, r0, lsr r6
   22ecc:	blhi	15e1c8 <rpl_re_syntax_options@@Base+0xf06e8>
   22ed0:	svchi	0x00f0e8bd
   22ed4:			; <UNDEFINED> instruction: 0x26004630
   22ed8:	ldmda	sl!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22edc:	andlt	r4, r3, r0, lsr r6
   22ee0:	blhi	15e1dc <rpl_re_syntax_options@@Base+0xf06fc>
   22ee4:	svchi	0x00f0e8bd
   22ee8:	andvc	r4, ip, r0, lsr r6
   22eec:	ldc	0, cr11, [sp], #12
   22ef0:	pop	{r2, r8, r9, fp, pc}
   22ef4:	shsub8mi	r8, r0, r0
   22ef8:			; <UNDEFINED> instruction: 0xf7e3461e
   22efc:			; <UNDEFINED> instruction: 0xf7e3e86a
   22f00:	movwcs	lr, #52356	; 0xcc84
   22f04:	ldrb	r6, [pc, r3]
	...
   22f10:	svcmi	0x00f0e92d
   22f14:	stc	6, cr4, [sp, #-24]!	; 0xffffffe8
   22f18:			; <UNDEFINED> instruction: 0xf44f8b0c
   22f1c:	blmi	fff36f24 <rpl_re_syntax_options@@Base+0xffec9444>
   22f20:	bne	45e75c <rpl_re_syntax_options@@Base+0x3f0c7c>
   22f24:	andsls	fp, r2, #179	; 0xb3
   22f28:	mcrrls	10, 15, r4, pc, cr10
   22f2c:			; <UNDEFINED> instruction: 0xf8dd447a
   22f30:			; <UNDEFINED> instruction: 0xf8dd8128
   22f34:	ldmpl	r3, {r2, r3, r5, r8, ip, pc}^
   22f38:	teqls	r1, #1769472	; 0x1b0000
   22f3c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   22f40:	movweq	pc, #4100	; 0x1004	; <UNPREDICTABLE>
   22f44:	tstls	sl, #738197504	; 0x2c000000
   22f48:	tstls	r6, #76, 22	; 0x13000
   22f4c:	movweq	pc, #16388	; 0x4004	; <UNPREDICTABLE>
   22f50:	blls	1387b78 <rpl_re_syntax_options@@Base+0x131a098>
   22f54:	blls	13c7bb8 <rpl_re_syntax_options@@Base+0x135a0d8>
   22f58:	blls	1447b7c <rpl_re_syntax_options@@Base+0x13da09c>
   22f5c:			; <UNDEFINED> instruction: 0xf0119309
   22f60:	blmi	ffba22e4 <rpl_re_syntax_options@@Base+0xffb34804>
   22f64:	ldrbtmi	r2, [fp], #-512	; 0xfffffe00
   22f68:	movwcs	r9, #785	; 0x311
   22f6c:	tstcs	lr, #3358720	; 0x334000
   22f70:			; <UNDEFINED> instruction: 0x2320e9cd
   22f74:	movweq	pc, #32788	; 0x8014	; <UNPREDICTABLE>
   22f78:	movwls	fp, #28424	; 0x6f08
   22f7c:			; <UNDEFINED> instruction: 0xf0404607
   22f80:	streq	r8, [r3, r0, lsl #6]!
   22f84:	blmi	ff9897d0 <rpl_re_syntax_options@@Base+0xff91bcf0>
   22f88:	stmib	sp, {r3, r6, r8, r9, sl, fp, ip, sp, pc}^
   22f8c:	ldmpl	r5, {r1, r2, r3, r4, r8, fp, pc}^
   22f90:	ldrdeq	pc, [ip, -r5]
   22f94:			; <UNDEFINED> instruction: 0xf0002800
   22f98:	ldmib	sp, {r0, r1, r2, r3, r5, r6, r7, pc}^
   22f9c:	tstmi	r3, #2013265920	; 0x78000000
   22fa0:	teqhi	r4, #64	; 0x40	; <UNPREDICTABLE>
   22fa4:	bl	649ccc <rpl_re_syntax_options@@Base+0x5dc1ec>
   22fa8:	blls	12657bc <rpl_re_syntax_options@@Base+0x11f7cdc>
   22fac:	streq	lr, [r3], #-2889	; 0xfffff4b7
   22fb0:	tstlt	r8, r8, lsr #22
   22fb4:	stmia	r6, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   22fb8:	strmi	r3, [r6], #-1
   22fbc:	strbmi	r4, [fp], -r2, asr #12
   22fc0:			; <UNDEFINED> instruction: 0xf8cd4630
   22fc4:	strls	sl, [r1], #-0
   22fc8:			; <UNDEFINED> instruction: 0xf828f7fe
   22fcc:			; <UNDEFINED> instruction: 0xf7fe4683
   22fd0:	ldmib	r5, {r0, r4, r6, fp, ip, sp, lr, pc}^
   22fd4:	tstmi	r3, #1476395009	; 0x58000001
   22fd8:			; <UNDEFINED> instruction: 0xf040900a
   22fdc:			; <UNDEFINED> instruction: 0xf1bb830d
   22fe0:			; <UNDEFINED> instruction: 0xf0000f00
   22fe4:			; <UNDEFINED> instruction: 0xf7fe80cf
   22fe8:	ldmib	r5, {r0, r1, r2, r5, r6, fp, ip, sp, lr, pc}^
   22fec:			; <UNDEFINED> instruction: 0xf5b88956
   22ff0:			; <UNDEFINED> instruction: 0xf1795f00
   22ff4:	svclt	0x00b40300
   22ff8:	tstcs	r0, r1, lsl #2
   22ffc:	movweq	lr, #39512	; 0x9a58
   23000:	movwcs	fp, #3852	; 0xf0c
   23004:	blcs	34838 <ASN1_STRING_length@plt+0x2dfd0>
   23008:	svclt	0x00144606
   2300c:	vst1.16	{d20-d22}, [pc], r3
   23010:	tstls	r0, #0, 6
   23014:	strbcc	lr, [r8], #-2525	; 0xfffff623
   23018:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2301c:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   23020:			; <UNDEFINED> instruction: 0xf1742b01
   23024:	blls	2e3c2c <rpl_re_syntax_options@@Base+0x27614c>
   23028:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   2302c:	svclt	0x00a89313
   23030:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   23034:	blcs	348ac <ASN1_STRING_length@plt+0x2e044>
   23038:	cdp	0, 11, cr13, cr6, cr6, {2}
   2303c:	movwcs	r9, #2816	; 0xb00
   23040:	ldrmi	r2, [r8], r0, lsl #8
   23044:	strcc	lr, [r4], #-2509	; 0xfffff633
   23048:	blmi	fed74ad4 <rpl_re_syntax_options@@Base+0xfed06ff4>
   2304c:	blhi	feb5e6d0 <rpl_re_syntax_options@@Base+0xfeaf0bf0>
   23050:	tstls	fp, #2063597568	; 0x7b000000
   23054:	bfine	r9, r0, #22, #5
   23058:	mrc	6, 5, r4, cr14, cr9, {0}
   2305c:	stmib	sp, {r8, r9, fp, sp, pc}^
   23060:	blls	227898 <rpl_re_syntax_options@@Base+0x1b9db8>
   23064:	bllt	125e6c0 <rpl_re_syntax_options@@Base+0x11f0be0>
   23068:			; <UNDEFINED> instruction: 0xf0002b00
   2306c:	ldmib	sp, {r0, r2, r3, r5, r8, pc}^
   23070:			; <UNDEFINED> instruction: 0x43233404
   23074:	eorshi	pc, fp, #0
   23078:	movwcs	lr, #51677	; 0xc9dd
   2307c:	ldrdeq	lr, [r4, -sp]
   23080:			; <UNDEFINED> instruction: 0x46144290
   23084:	movweq	lr, #15217	; 0x3b71
   23088:			; <UNDEFINED> instruction: 0x4604bfb8
   2308c:	blcs	49cbc <_IO_stdin_used@@Base+0xb47c>
   23090:	addhi	pc, r4, r0
   23094:	blvc	125e6f0 <rpl_re_syntax_options@@Base+0x11f0c10>
   23098:	blvc	105eb74 <rpl_re_syntax_options@@Base+0xff1094>
   2309c:	blx	45ec68 <rpl_re_syntax_options@@Base+0x3f1188>
   230a0:	cmphi	r2, r0, asr #32	; <UNPREDICTABLE>
   230a4:	bleq	fe65e728 <rpl_re_syntax_options@@Base+0xfe5f0c48>
   230a8:	ldrtmi	r4, [r9], -r2, lsr #12
   230ac:	beq	45e928 <rpl_re_syntax_options@@Base+0x3f0e48>
   230b0:	blx	166104e <rpl_re_syntax_options@@Base+0x15f356e>
   230b4:	ble	1eaa8cc <rpl_re_syntax_options@@Base+0x1e3cdec>
   230b8:	bl	fe9e104c <rpl_re_syntax_options@@Base+0xfe97356c>
   230bc:	blcs	1bbd0d0 <rpl_re_syntax_options@@Base+0x1b4f5f0>
   230c0:	andhi	pc, r7, #0
   230c4:	ldrbtcc	pc, [pc], #79	; 230cc <ASN1_STRING_length@plt+0x1c864>	; <UNPREDICTABLE>
   230c8:	svceq	0x0000f1bb
   230cc:	ldrtmi	sp, [r0], -r5
   230d0:			; <UNDEFINED> instruction: 0xf8f2f7fe
   230d4:			; <UNDEFINED> instruction: 0xf7fd4658
   230d8:	blls	223074 <rpl_re_syntax_options@@Base+0x1b5594>
   230dc:	ldrtmi	fp, [r0], -fp, lsr #2
   230e0:			; <UNDEFINED> instruction: 0xf8eaf7fe
   230e4:	vstr	d9, [r3, #28]
   230e8:	tstlt	r6, r0, lsl #22
   230ec:			; <UNDEFINED> instruction: 0xf7fe4630
   230f0:	blls	1e12dc <rpl_re_syntax_options@@Base+0x1737fc>
   230f4:	stmdage	r3!, {r0, r1, r3, r6, r7, r8, ip, sp, pc}
   230f8:	ldcl	7, cr15, [r0, #904]	; 0x388
   230fc:	blle	ee104 <rpl_re_syntax_options@@Base+0x80624>
   23100:	stmdacs	r0, {r2, r9, sl, lr}
   23104:	addhi	pc, r8, #64	; 0x40
   23108:			; <UNDEFINED> instruction: 0xf7e29806
   2310c:	stmdbls	r5!, {r1, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   23110:	strbmi	r2, [fp, #-768]	; 0xfffffd00
   23114:	strbmi	fp, [r1, #-3848]	; 0xfffff0f8
   23118:	blmi	fe05713c <rpl_re_syntax_options@@Base+0xfdfe965c>
   2311c:	ldmpl	r3, {r0, r4, r9, fp, ip, pc}^
   23120:	msrcc	SPSR_fxc, r3	; <illegal shifter operand>
   23124:			; <UNDEFINED> instruction: 0xf0402b00
   23128:	ldmdbls	r6, {r0, r1, r2, r3, r4, r6, r7, r9, pc}
   2312c:	stmdavs	fp, {r0, r3, r4, r5, r8, ip, sp, pc}
   23130:	bl	4fd260 <rpl_re_syntax_options@@Base+0x48f780>
   23134:	andvs	r0, fp, r8, lsl #6
   23138:	andeq	lr, r9, #67584	; 0x10800
   2313c:	ldmdals	r7, {r1, r3, r6, sp, lr}
   23140:	stmdavs	r3, {r6, r8, ip, sp, pc}
   23144:	stmdavs	r2, {r5, r8, fp, ip, pc}^
   23148:	stmdbls	r1!, {r0, r1, r3, r4, r6, fp, ip}
   2314c:	bl	107b160 <rpl_re_syntax_options@@Base+0x100d680>
   23150:	subvs	r0, r2, r2, lsl #4
   23154:			; <UNDEFINED> instruction: 0xf7e24638
   23158:	bmi	1cdee50 <rpl_re_syntax_options@@Base+0x1c71370>
   2315c:	ldrbtmi	r4, [sl], #-2924	; 0xfffff494
   23160:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   23164:	subsmi	r9, sl, r1, lsr fp
   23168:	rschi	pc, r0, #64	; 0x40
   2316c:	eorslt	r4, r3, r0, lsr #12
   23170:	blhi	35e46c <rpl_re_syntax_options@@Base+0x2f098c>
   23174:	svchi	0x00f0e8bd
   23178:	cmpcs	r6, #3489792	; 0x354000
   2317c:	tstmi	r3, #10
   23180:	eorshi	pc, r9, #64	; 0x40
   23184:			; <UNDEFINED> instruction: 0xf04f9b07
   23188:	blcs	25d90 <ASN1_STRING_length@plt+0x1f528>
   2318c:	svcge	0x002bf47f
   23190:			; <UNDEFINED> instruction: 0x469b461e
   23194:	movwpl	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   23198:			; <UNDEFINED> instruction: 0xe73b9310
   2319c:	cfmsub32	mvax1, mvfx4, mvfx13, mvfx2
   231a0:			; <UNDEFINED> instruction: 0xeeb00a10
   231a4:	ldrtmi	r0, [r9], -fp, asr #22
   231a8:	blx	ff761144 <rpl_re_syntax_options@@Base+0xff6f3664>
   231ac:	stccs	6, cr4, [r0], {4}
   231b0:	sbchi	pc, r3, #64, 6
   231b4:	svceq	0x0000f1bb
   231b8:	ldmib	r5, {r1, r3, r8, ip, lr, pc}^
   231bc:	tstmi	r3, #1476395009	; 0x58000001
   231c0:	svclt	0x00149a07
   231c4:	movwcs	r2, #769	; 0x301
   231c8:	svclt	0x00182a00
   231cc:	teqlt	fp, r1, lsl #6
   231d0:			; <UNDEFINED> instruction: 0xf7fe4630
   231d4:			; <UNDEFINED> instruction: 0x4630f81b
   231d8:			; <UNDEFINED> instruction: 0xf86ef7fe
   231dc:	blhi	105eca4 <rpl_re_syntax_options@@Base+0xff11c4>
   231e0:	strbne	r9, [r2, r6, lsl #22]!
   231e4:	stmdaeq	r4, {r3, r4, r8, r9, fp, sp, lr, pc}
   231e8:	bl	1274a74 <rpl_re_syntax_options@@Base+0x1206f94>
   231ec:	stmib	sp, {r1, r8, fp}^
   231f0:	blcs	27a58 <ASN1_STRING_length@plt+0x211f0>
   231f4:	adcshi	pc, r8, r0
   231f8:	cmplt	r3, r9, lsl #22
   231fc:	stmdbls	r9, {sp}
   23200:	ldrtmi	r4, [sl], -r3, lsr #12
   23204:	andeq	lr, r0, sp, asr #19
   23208:	stc2	7, cr15, [r6, #-1020]!	; 0xfffffc04
   2320c:	vmlal.s8	q9, d0, d0
   23210:	stmib	sp, {r1, r2, r7, r9, pc}^
   23214:			; <UNDEFINED> instruction: 0x46d98914
   23218:	ldcls	6, cr4, [r2, #-684]	; 0xfffffd54
   2321c:	beq	fe35f658 <rpl_re_syntax_options@@Base+0xfe2f1b78>
   23220:	strls	r9, [r3, -r4, lsr #8]!
   23224:	movwmi	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   23228:	blls	1c7ecc <rpl_re_syntax_options@@Base+0x15a3ec>
   2322c:	ldrbmi	r2, [r0], -r0, lsl #2
   23230:			; <UNDEFINED> instruction: 0xf7e29326
   23234:			; <UNDEFINED> instruction: 0x3004eeb4
   23238:	stmdale	r5!, {r1, r2, fp, sp}
   2323c:			; <UNDEFINED> instruction: 0xf000e8df
   23240:	strtcs	r0, [r4], #-1084	; 0xfffffbc4
   23244:	andeq	r0, r4, r4, lsr #28
   23248:	b	ff7e11dc <rpl_re_syntax_options@@Base+0xff7736fc>
   2324c:	tstcs	r6, #212860928	; 0xcb00000
   23250:	ldmdbhi	r4, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   23254:	ldrbtcc	pc, [pc], #79	; 2325c <ASN1_STRING_length@plt+0x1c9f4>	; <UNPREDICTABLE>
   23258:	ldr	r6, [r5, -r3]!
   2325c:	movtcs	lr, #35293	; 0x89dd
   23260:			; <UNDEFINED> instruction: 0x0114e9dd
   23264:	blls	6b3c98 <rpl_re_syntax_options@@Base+0x6461b8>
   23268:	addmi	fp, r2, #4, 30
   2326c:	cmplt	fp, r0, lsl #6
   23270:	msrcc	SPSR_fxc, fp	; <illegal shifter operand>
   23274:	ldmib	sp, {r0, r1, r6, r8, ip, sp, pc}^
   23278:	stmib	sp, {r3, r6, r8, r9, sp}^
   2327c:	strmi	r2, [r2], -r0, lsl #6
   23280:	ldmdals	fp, {r0, r1, r3, r9, sl, lr}
   23284:	blx	1061278 <rpl_re_syntax_options@@Base+0xff3798>
   23288:	cmnlt	r5, r7, lsr #22
   2328c:			; <UNDEFINED> instruction: 0xf5c3aa20
   23290:	andls	r4, r1, #0, 6
   23294:	bge	7ab69c <rpl_re_syntax_options@@Base+0x73dbbc>
   23298:	andls	r4, r0, #40, 12	; 0x2800000
   2329c:			; <UNDEFINED> instruction: 0xf7ff9a06
   232a0:	stmdacs	r0, {r0, r1, r3, r4, r6, r7, sl, fp, ip, sp, lr, pc}
   232a4:	eorshi	pc, sp, #192, 4
   232a8:	blcs	49f4c <_IO_stdin_used@@Base+0xb70c>
   232ac:			; <UNDEFINED> instruction: 0x465dd0ba
   232b0:	ldmib	sp, {r0, r1, r3, r6, r7, r9, sl, lr}^
   232b4:	rsb	r8, r7, r4, lsl r9
   232b8:	b	fe9e124c <rpl_re_syntax_options@@Base+0xfe97376c>
   232bc:	movwcs	r4, #50891	; 0xc6cb
   232c0:	ldmdbhi	r4, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   232c4:	ldrbt	r6, [sp], r3
   232c8:			; <UNDEFINED> instruction: 0x9c109b0b
   232cc:			; <UNDEFINED> instruction: 0xf43f2b00
   232d0:	blls	124ee4c <rpl_re_syntax_options@@Base+0x11e136c>
   232d4:	movweq	lr, #35763	; 0x8bb3
   232d8:	blls	1287f18 <rpl_re_syntax_options@@Base+0x121a438>
   232dc:	movweq	lr, #39779	; 0x9b63
   232e0:	ldmib	sp, {r0, r1, r2, r3, r8, r9, ip, pc}^
   232e4:	ldmib	sp, {r1, r2, r3, r9, ip}^
   232e8:	addmi	r3, fp, #12, 8	; 0xc000000
   232ec:	andeq	lr, r2, #116, 22	; 0x1d000
   232f0:	stmib	sp, {r3, r4, r5, r7, r8, r9, sl, fp, ip, sp, pc}^
   232f4:	cfstrsls	mvf3, [lr], {14}
   232f8:	svclt	0x0000e6c8
   232fc:	andhi	pc, r0, pc, lsr #7
	...
   23308:	strbtvs	r6, [r6], -r6, ror #12
   2330c:	svccc	0x00ee6666
   23310:	andeq	r0, r0, ip, asr #9
   23314:			; <UNDEFINED> instruction: 0x00042bb4
   23318:	andeq	r2, r4, sl, ror fp
   2331c:			; <UNDEFINED> instruction: 0x000004b4
   23320:	andeq	sp, r2, r8, asr lr
   23324:	andeq	r2, r4, r2, lsl #19
   23328:			; <UNDEFINED> instruction: 0xf7fd4630
   2332c:	ldc	15, cr15, [pc, #788]	; 23648 <ASN1_STRING_length@plt+0x1cde0>
   23330:	vldr	d6, [r5, #832]	; 0x340
   23334:	vsub.f64	d7, d0, d8
   23338:	vsub.f64	d0, d0, d8
   2333c:	vmov.f64	d6, #70	; 0x3e300000  0.1718750
   23340:	vsqrt.f64	d22, d7
   23344:			; <UNDEFINED> instruction: 0xf77ffa10
   23348:	cdp	14, 3, cr10, cr7, cr13, {5}
   2334c:	vcmp.f64	d0, #0.0
   23350:	vsqrt.f64	d16, d0
   23354:			; <UNDEFINED> instruction: 0xf57ffa10
   23358:			; <UNDEFINED> instruction: 0xf7e3aea7
   2335c:			; <UNDEFINED> instruction: 0xf04fea56
   23360:	cmncs	lr, #-16777216	; 0xff000000
   23364:	strt	r6, [pc], r3
   23368:	ldmdals	r2, {r0, r3, r8, fp, ip, pc}
   2336c:	movwmi	r4, #13835	; 0x360b
   23370:	blge	8573a0 <rpl_re_syntax_options@@Base+0x7e98c0>
   23374:	movwls	sl, #6686	; 0x1a1e
   23378:	andls	r4, r0, #36700160	; 0x2300000
   2337c:			; <UNDEFINED> instruction: 0xf7ff463a
   23380:	stmdacs	r0, {r0, r1, r3, r5, r6, sl, fp, ip, sp, lr, pc}
   23384:	bichi	pc, fp, r0, asr #5
   23388:	teqlt	r3, #8, 22	; 0x2000
   2338c:	ldmib	sp, {r2, r8, r9, fp, ip, pc}^
   23390:	bne	6e37f8 <rpl_re_syntax_options@@Base+0x675d18>
   23394:	blls	187fac <rpl_re_syntax_options@@Base+0x11a4cc>
   23398:	movweq	lr, #7011	; 0x1b63
   2339c:	ldmib	sp, {r0, r2, r8, r9, ip, pc}^
   233a0:	tstmi	r3, #4, 6	; 0x10000000
   233a4:	ldmibmi	r8!, {r0, r3, r4, r8, ip, lr, pc}
   233a8:	orrpl	pc, r0, #1325400064	; 0x4f000000
   233ac:	beq	45ec28 <rpl_re_syntax_options@@Base+0x3f1148>
   233b0:	ldrbtmi	r2, [r9], #-640	; 0xfffffd80
   233b4:	ldc2	7, cr15, [sl, #-1020]	; 0xfffffc04
   233b8:	stmdacs	r0, {r1, r7, r9, sl, lr}
   233bc:	mcrge	4, 4, pc, cr2, cr15, {1}	; <UNPREDICTABLE>
   233c0:	teqlt	fp, r9, lsl #22
   233c4:	cdp	7, 11, cr15, cr14, cr2, {7}
   233c8:	tstcs	r1, r9, lsl #22
   233cc:	ldrbmi	r4, [r0], -r2, lsl #12
   233d0:	svc	0x00c8f7e2
   233d4:			; <UNDEFINED> instruction: 0xf7e24650
   233d8:	ldmib	r5, {r2, r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
   233dc:	tstmi	r3, #1476395009	; 0x58000001
   233e0:			; <UNDEFINED> instruction: 0xf1bbd117
   233e4:	andle	r0, r7, r0, lsl #30
   233e8:			; <UNDEFINED> instruction: 0xf7fd4630
   233ec:	strbne	pc, [r3, r5, ror #30]!	; <UNPREDICTABLE>
   233f0:	ldrbmi	r4, [r8], -r2, lsr #12
   233f4:	mcr2	7, 2, pc, cr6, cr13, {7}	; <UNPREDICTABLE>
   233f8:	movtcs	lr, #35293	; 0x89dd
   233fc:	bl	1e74a44 <rpl_re_syntax_options@@Base+0x1e06f64>
   23400:	blls	4e4014 <rpl_re_syntax_options@@Base+0x476534>
   23404:			; <UNDEFINED> instruction: 0xf043bfb8
   23408:	blcs	24014 <ASN1_STRING_length@plt+0x1d7ac>
   2340c:	mcrge	4, 1, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
   23410:			; <UNDEFINED> instruction: 0x4630e65a
   23414:	rsbsge	pc, r4, #14614528	; 0xdf0000
   23418:			; <UNDEFINED> instruction: 0xff4ef7fd
   2341c:	ldmib	sl, {r1, r3, r4, r5, r6, r7, sl, lr}^
   23420:	ldc	3, cr2, [sl]
   23424:	ldmdbne	r0, {r1, r8, r9, fp, ip, sp, pc}
   23428:	mvnvc	lr, r3, asr #22
   2342c:	smlabteq	r0, sl, r9, lr
   23430:	tsteq	r4, sp, asr #19
   23434:	bllt	131ecfc <rpl_re_syntax_options@@Base+0x12b121c>
   23438:			; <UNDEFINED> instruction: 0xf878f01b
   2343c:	strmi	r4, [fp], -r2, lsl #12
   23440:	ldrsbeq	lr, [r6, #-149]	; 0xffffff6b
   23444:	blcs	75e558 <rpl_re_syntax_options@@Base+0x6f0a78>
   23448:			; <UNDEFINED> instruction: 0xf870f01b
   2344c:	bleq	61e558 <rpl_re_syntax_options@@Base+0x5b0a78>
   23450:	blvc	21ee88 <rpl_re_syntax_options@@Base+0x1b13a8>
   23454:	bllt	ff21ef2c <rpl_re_syntax_options@@Base+0xff1b144c>
   23458:	blx	45f024 <rpl_re_syntax_options@@Base+0x3f1544>
   2345c:	cdp	5, 3, cr13, cr7, cr12, {1}
   23460:			; <UNDEFINED> instruction: 0xf8957b4b
   23464:	ldfs	f3, [sl, #428]	; 0x1ac
   23468:	vldr	d12, [pc, #16]	; 23480 <ASN1_STRING_length@plt+0x1cc18>
   2346c:	vadd.f64	d6, d23, d3
   23470:	vmov.f64	d12, #76	; 0x3e600000  0.2187500
   23474:	vsqrt.f64	d28, d6
   23478:			; <UNDEFINED> instruction: 0xf100fa10
   2347c:	blcs	437d4 <_IO_stdin_used@@Base+0x4f94>
   23480:	teqhi	r9, r0, asr #32	; <UNPREDICTABLE>
   23484:			; <UNDEFINED> instruction: 0xf7fd4630
   23488:	mrc	15, 5, APSR_nzcv, cr0, cr7, {0}
   2348c:	vmov.f64	d11, d0
   23490:			; <UNDEFINED> instruction: 0xf0080b4c
   23494:			; <UNDEFINED> instruction: 0x4630f877
   23498:	mrc2	7, 5, pc, cr8, cr13, {7}
   2349c:	bleq	131ed64 <rpl_re_syntax_options@@Base+0x12b1284>
   234a0:	blgt	105ed98 <rpl_re_syntax_options@@Base+0xff12b8>
   234a4:	blgt	ff29ef7c <rpl_re_syntax_options@@Base+0xff23149c>
   234a8:	blx	45f074 <rpl_re_syntax_options@@Base+0x3f1594>
   234ac:	sbcshi	pc, r0, r0, asr #6
   234b0:	ldrbtmi	r4, [fp], #-2935	; 0xfffff489
   234b4:	blls	15eac8 <rpl_re_syntax_options@@Base+0xf0fe8>
   234b8:	ldrsbge	pc, [r8, #143]	; 0x8f	; <UNPREDICTABLE>
   234bc:	andcs	r4, r0, #48, 12	; 0x3000000
   234c0:	ldrbtmi	r2, [sl], #768	; 0x300
   234c4:	movwcs	lr, #2506	; 0x9ca
   234c8:	mrc2	7, 7, pc, cr6, cr13, {7}
   234cc:	bleq	deafc <rpl_re_syntax_options@@Base+0x7101c>
   234d0:			; <UNDEFINED> instruction: 0xf1bbe787
   234d4:			; <UNDEFINED> instruction: 0xf0000f00
   234d8:			; <UNDEFINED> instruction: 0x463080f8
   234dc:			; <UNDEFINED> instruction: 0xf7fd2400
   234e0:	ldmib	r5, {r0, r2, r4, r7, r9, sl, fp, ip, sp, lr, pc}^
   234e4:	tstmi	r3, #1476395009	; 0x58000001
   234e8:	svcge	0x007bf43f
   234ec:	stmdbmi	sl!, {r0, r4, r7, r8, r9, sl, sp, lr, pc}^
   234f0:	orrpl	pc, r0, #1325400064	; 0x4f000000
   234f4:	beq	45ed70 <rpl_re_syntax_options@@Base+0x3f1290>
   234f8:	ldrbtmi	r2, [r9], #-640	; 0xfffffd80
   234fc:	ldc2l	7, cr15, [r6], #-1020	; 0xfffffc04
   23500:	stmdacs	r0, {r2, r9, sl, lr}
   23504:	cfldrdge	mvd15, [lr, #252]	; 0xfc
   23508:	teqlt	fp, r9, lsl #22
   2350c:	cdp	7, 1, cr15, cr10, cr2, {7}
   23510:	tstcs	r1, r9, lsl #22
   23514:	strtmi	r4, [r0], -r2, lsl #12
   23518:	svc	0x0024f7e2
   2351c:	andscs	sl, r0, #475136	; 0x74000
   23520:			; <UNDEFINED> instruction: 0xf7e24620
   23524:			; <UNDEFINED> instruction: 0x4603ee90
   23528:	ldrbne	r4, [sl, r0, lsr #12]
   2352c:	stmib	sp, {r0, r3, r4, r9, sl, lr}^
   23530:			; <UNDEFINED> instruction: 0xf7e21204
   23534:	ldmib	sp, {r1, r2, r3, r6, r8, sl, fp, sp, lr, pc}^
   23538:	blcs	30550 <ASN1_STRING_length@plt+0x29ce8>
   2353c:	andeq	pc, r0, #116, 2
   23540:	stclge	6, cr15, [r0, #1020]	; 0x3fc
   23544:			; <UNDEFINED> instruction: 0xf47f4323
   23548:	ldmdbmi	r4, {r0, r1, r2, r4, r7, r8, sl, fp, sp, pc}^
   2354c:	orrpl	pc, r0, #1325400064	; 0x4f000000
   23550:	beq	45edcc <rpl_re_syntax_options@@Base+0x3f12ec>
   23554:	ldrbtmi	r2, [r9], #-640	; 0xfffffd80
   23558:	mcrr2	7, 15, pc, r8, cr15	; <UNPREDICTABLE>
   2355c:	stmdacs	r0, {r2, r9, sl, lr}
   23560:	cfldrsge	mvf15, [r0, #252]!	; 0xfc
   23564:	teqlt	sp, r9, lsl #26
   23568:	stcl	7, cr15, [ip, #904]!	; 0x388
   2356c:	tstcs	r1, fp, lsr #12
   23570:	strtmi	r4, [r0], -r2, lsl #12
   23574:	cdp	7, 15, cr15, cr6, cr2, {7}
   23578:	strcs	r4, [r0], #-1568	; 0xfffff9e0
   2357c:	stc	7, cr15, [r8, #-904]!	; 0xfffffc78
   23580:	vst3.32	{d30,d32,d34}, [pc :128], r2
   23584:			; <UNDEFINED> instruction: 0xf0114000
   23588:	strmi	pc, [r5], -fp, asr #19
   2358c:	stmdacs	r0, {r1, r2, ip, pc}
   23590:	sbchi	pc, lr, r0
   23594:	stmdage	r3!, {r1, r6, r9, fp, lr}
   23598:	ldrd	pc, [r8, -pc]
   2359c:			; <UNDEFINED> instruction: 0xf8df2338
   235a0:	ldrbtmi	ip, [sl], #-264	; 0xfffffef8
   235a4:	ldrbtmi	r2, [lr], #303	; 0x12f
   235a8:	stmib	sp, {r2, r3, r4, r5, r6, r7, sl, lr}^
   235ac:			; <UNDEFINED> instruction: 0xf04fec2b
   235b0:			; <UNDEFINED> instruction: 0xf8cd0c00
   235b4:	stmib	sp, {r2, r4, r5, r7, lr, pc}^
   235b8:			; <UNDEFINED> instruction: 0xf7e2cc23
   235bc:	strmi	lr, [r2], r4, asr #25
   235c0:			; <UNDEFINED> instruction: 0xf43f2800
   235c4:			; <UNDEFINED> instruction: 0x4628acde
   235c8:	stc	7, cr15, [r2, #-904]	; 0xfffffc78
   235cc:	svceq	0x0004f11a
   235d0:	strcs	fp, [ip], #-3852	; 0xfffff0f4
   235d4:			; <UNDEFINED> instruction: 0xf7e32416
   235d8:	andvs	lr, r4, r8, lsl r9
   235dc:	blcs	4a200 <_IO_stdin_used@@Base+0xb9c0>
   235e0:	movwcs	sp, #108	; 0x6c
   235e4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   235e8:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   235ec:			; <UNDEFINED> instruction: 0xf04f461e
   235f0:	movwls	r3, #25855	; 0x64ff
   235f4:			; <UNDEFINED> instruction: 0x4683e573
   235f8:	andcs	r4, r0, #44, 22	; 0xb000
   235fc:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   23600:	stmib	r3, {r9, sp}^
   23604:	stmib	r3, {r1, r9, sp}^
   23608:	strbt	r2, [ip], #516	; 0x204
   2360c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   23610:	strbge	lr, [r8], #-2525	; 0xfffff623
   23614:	strb	r4, [fp], #1729	; 0x6c1
   23618:	ldm	r6!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2361c:	ldrbtcc	pc, [pc], #79	; 23624 <ASN1_STRING_length@plt+0x1cdbc>	; <UNPREDICTABLE>
   23620:	andvs	r2, r3, r6, lsl r3
   23624:	blcs	5cbec <quoting_style_vals@@Base+0x99e8>
   23628:	mrcge	4, 6, APSR_nzcv, cr11, cr15, {1}
   2362c:			; <UNDEFINED> instruction: 0x0114e9dd
   23630:	cdp2	0, 8, cr15, cr4, cr7, {0}
   23634:	blvc	4decb8 <rpl_re_syntax_options@@Base+0x4711d8>
   23638:	bllt	dec74 <rpl_re_syntax_options@@Base+0x71194>
   2363c:	blvc	21eef4 <rpl_re_syntax_options@@Base+0x1b1414>
   23640:	blcs	61e794 <rpl_re_syntax_options@@Base+0x5b0cb4>
   23644:	ldmdami	sl, {ip, pc}
   23648:			; <UNDEFINED> instruction: 0xf7fb4478
   2364c:			; <UNDEFINED> instruction: 0xe6c8f85d
   23650:	blgt	ff2df128 <rpl_re_syntax_options@@Base+0xff271648>
   23654:	blx	45f220 <rpl_re_syntax_options@@Base+0x3f1740>
   23658:	blmi	5d8a70 <rpl_re_syntax_options@@Base+0x56af90>
   2365c:	cfstrs	mvf4, [r3, #492]	; 0x1ec
   23660:	str	sl, [r9, -r4, lsl #22]!
   23664:	ldrbtmi	r4, [fp], #-2836	; 0xfffff4ec
   23668:	blgt	15ec7c <rpl_re_syntax_options@@Base+0xf119c>
   2366c:	svclt	0x0000e724
   23670:	strbtvs	r6, [r6], -r6, ror #12
   23674:	svccc	0x00ee6666
   23678:	ldmibls	r9, {r1, r3, r4, r7, r8, fp, ip, pc}
   2367c:	svccc	0x00c99999
   23680:	andeq	r0, r0, r0
   23684:	addmi	r4, pc, r0
   23688:			; <UNDEFINED> instruction: 0xfffff893
   2368c:	andeq	r9, r4, r0, ror #31
   23690:	andeq	r9, r4, sl, asr #30
   23694:	andeq	r9, r4, sl, lsr pc
   23698:			; <UNDEFINED> instruction: 0xfffff74b
   2369c:			; <UNDEFINED> instruction: 0xfffff6ef
   236a0:	strdeq	sp, [r2], -lr
   236a4:			; <UNDEFINED> instruction: 0xfffff697
   236a8:			; <UNDEFINED> instruction: 0xfffff68d
   236ac:	andeq	r9, r4, r0, lsl #28
   236b0:	muleq	r2, r4, r8
   236b4:	andeq	r9, r4, r0, lsr #27
   236b8:	muleq	r4, r6, sp
   236bc:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   236c0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   236c4:	ldrbtcc	pc, [pc], #79	; 236cc <ASN1_STRING_length@plt+0x1ce64>	; <UNPREDICTABLE>
   236c8:	ldmib	r5, {r0, r1, r2, r3, r5, r8, sl, sp, lr, pc}^
   236cc:			; <UNDEFINED> instruction: 0x465c2356
   236d0:	bls	1f4324 <rpl_re_syntax_options@@Base+0x186844>
   236d4:	movwcs	fp, #7956	; 0x1f14
   236d8:	bcs	2c2e0 <ASN1_STRING_length@plt+0x25a78>
   236dc:	movwcs	fp, #7960	; 0x1f18
   236e0:			; <UNDEFINED> instruction: 0xf47f2b00
   236e4:			; <UNDEFINED> instruction: 0xe687aefa
   236e8:			; <UNDEFINED> instruction: 0x46424817
   236ec:	ldrbtmi	r4, [r8], #-1611	; 0xfffff9b5
   236f0:			; <UNDEFINED> instruction: 0xf80af7fb
   236f4:	ldmib	sp, {r0, r3, r4, r8, sl, sp, lr, pc}^
   236f8:			; <UNDEFINED> instruction: 0xf0070114
   236fc:	ldc	14, cr15, [pc, #124]	; 23780 <ASN1_STRING_length@plt+0x1cf18>
   23700:	vmov.32	d12[1], r7
   23704:	mrrc	11, 0, r7, r3, cr7
   23708:	andls	r2, r0, r7, lsl fp
   2370c:	blvs	15ed7c <rpl_re_syntax_options@@Base+0xf129c>
   23710:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   23714:	blvs	ded50 <rpl_re_syntax_options@@Base+0x71270>
   23718:			; <UNDEFINED> instruction: 0xfff6f7fa
   2371c:			; <UNDEFINED> instruction: 0x4604e6b2
   23720:			; <UNDEFINED> instruction: 0x46cbe4d2
   23724:	ldmib	sp, {r2, r9, sl, lr}^
   23728:	strb	r8, [sp], #2324	; 0x914
   2372c:	cdp	7, 7, cr15, cr14, cr2, {7}
   23730:	stmda	sl!, {r0, r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23734:	andvs	r2, r3, ip, lsl #6
   23738:	b	115d480 <rpl_re_syntax_options@@Base+0x10ef9a0>
   2373c:	strb	r7, [r3], #1252	; 0x4e4
   23740:	andeq	r0, r0, r0
   23744:	addmi	r4, pc, r0
   23748:	andeq	sp, r2, r6, asr #16
   2374c:	strdeq	sp, [r2], -r2
   23750:	vst2.8	{d20,d22}, [pc], r3
   23754:	addcs	r5, r0, #128, 6
   23758:			; <UNDEFINED> instruction: 0xf7ff4479
   2375c:	svclt	0x0000bb47
   23760:			; <UNDEFINED> instruction: 0xfffff4ed
   23764:			; <UNDEFINED> instruction: 0x4614b530
   23768:	blhi	15ec24 <rpl_re_syntax_options@@Base+0xf1144>
   2376c:	vstmdbmi	pc!, {d4-d26}
   23770:	cfldrs	mvf4, [pc, #492]	; 23964 <ASN1_STRING_length@plt+0x1d0fc>
   23774:	addlt	r8, r3, r9, lsr #22
   23778:	vldr.16	s10, [pc, #180]	; 23834 <ASN1_STRING_length@plt+0x1cfcc>
   2377c:			; <UNDEFINED> instruction: 0xf8927b29
   23780:	cdp	2, 11, cr3, cr5, cr3, {1}
   23784:	blcs	2648c <ASN1_STRING_length@plt+0x1fc24>
   23788:	cdp	15, 11, cr11, cr0, cr8, {0}
   2378c:	vneg.f64	d24, d7
   23790:	eorsle	pc, r3, r0, lsl sl	; <UNPREDICTABLE>
   23794:	blls	105f25c <rpl_re_syntax_options@@Base+0xff177c>
   23798:	ldc2l	0, cr15, [r2, #28]!
   2379c:	mcr2	0, 6, pc, cr6, cr10, {0}	; <UNPREDICTABLE>
   237a0:	bleq	61e8ac <rpl_re_syntax_options@@Base+0x5b0dcc>
   237a4:	bleq	29f1c8 <rpl_re_syntax_options@@Base+0x2316e8>
   237a8:	blhi	ff05f280 <rpl_re_syntax_options@@Base+0xfeff17a0>
   237ac:	blx	45f378 <rpl_re_syntax_options@@Base+0x3f1898>
   237b0:	movwcs	fp, #4036	; 0xfc4
   237b4:	stcle	0, cr6, [sl], {35}	; 0x23
   237b8:	blvc	25f060 <rpl_re_syntax_options@@Base+0x1f1580>
   237bc:	blvc	ff05f294 <rpl_re_syntax_options@@Base+0xfeff17b4>
   237c0:	blx	45f38c <rpl_re_syntax_options@@Base+0x3f18ac>
   237c4:	cdp	13, 8, cr13, cr0, cr7, {0}
   237c8:	movwcs	r0, #6920	; 0x1b08
   237cc:	andlt	r6, r3, r3, lsr #32
   237d0:	blhi	15eacc <rpl_re_syntax_options@@Base+0xf0fec>
   237d4:	mcr	13, 1, fp, cr7, cr0, {1}
   237d8:	vmov.f64	d8, #72	; 0x3e400000  0.1875000
   237dc:	vsqrt.f64	d24, d0
   237e0:	svclt	0x00c6fa10
   237e4:	bleq	21f1ec <rpl_re_syntax_options@@Base+0x1b170c>
   237e8:	movwcs	r2, #13058	; 0x3302
   237ec:	svclt	0x00d86023
   237f0:	bleq	25f1f8 <rpl_re_syntax_options@@Base+0x1f1718>
   237f4:	ldc	0, cr11, [sp], #12
   237f8:	vldmdblt	r0!, {d8-d9}
   237fc:	smlabteq	r0, sp, r9, lr
   23800:	ldc2l	7, cr15, [lr, #-1012]	; 0xfffffc0c
   23804:	blls	5f2e4 <quoting_style_vals@@Base+0xc0e0>
   23808:	ldrdeq	lr, [r0, -sp]
   2380c:	blls	29f094 <rpl_re_syntax_options@@Base+0x2315b4>
   23810:	svclt	0x0000e7c2
   23814:	andhi	pc, r0, pc, lsr #7
   23818:	andeq	r0, r0, r0
   2381c:	addmi	r4, pc, r0
   23820:	andeq	r0, r0, r0
   23824:	addsmi	r0, r0, r0
   23828:	andeq	r2, r4, r0, ror r3
   2382c:			; <UNDEFINED> instruction: 0x000004b4
   23830:	addlt	fp, r9, r0, lsr r5
   23834:	bge	1b68e4 <rpl_re_syntax_options@@Base+0x148e04>
   23838:	ldrbtmi	r4, [ip], #-2858	; 0xfffff4d6
   2383c:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   23840:			; <UNDEFINED> instruction: 0xf04f9307
   23844:			; <UNDEFINED> instruction: 0xf7ff0300
   23848:	ldc	15, cr15, [pc, #564]	; 23a84 <ASN1_STRING_length@plt+0x1d21c>
   2384c:	bmi	9c24d8 <rpl_re_syntax_options@@Base+0x9549f8>
   23850:	mrc	4, 5, r4, cr4, cr10, {3}
   23854:	vsqrt.f64	d16, d7
   23858:	svclt	0x00a8fa10
   2385c:	ble	22b864 <rpl_re_syntax_options@@Base+0x1bdd84>
   23860:	blvc	79eee4 <rpl_re_syntax_options@@Base+0x731404>
   23864:	bleq	ff21f33c <rpl_re_syntax_options@@Base+0xff1b185c>
   23868:	blx	45f434 <rpl_re_syntax_options@@Base+0x3f1954>
   2386c:	andcs	fp, r1, ip, lsr #31
   23870:	blmi	7ab880 <rpl_re_syntax_options@@Base+0x73dda0>
   23874:	ldmpl	r3, {r1, r2, r8, fp, ip, pc}^
   23878:	eorcc	pc, r3, #9633792	; 0x930000
   2387c:	blmi	752050 <rpl_re_syntax_options@@Base+0x6e4570>
   23880:			; <UNDEFINED> instruction: 0xf853447b
   23884:	ldcmi	0, cr2, [fp], {33}	; 0x21
   23888:	ldcmi	3, cr2, [fp, #-80]	; 0xffffffb0
   2388c:	ldrbtmi	r4, [ip], #-1561	; 0xfffff9e7
   23890:	ldrcc	r9, [r8], #-516	; 0xfffffdfc
   23894:	andls	r2, r1, r1, lsl #4
   23898:	cfstrs	mvf4, [sp, #500]	; 0x1f4
   2389c:	strtmi	r0, [r0], -r2, lsl #22
   238a0:			; <UNDEFINED> instruction: 0xf7e29500
   238a4:	bmi	59ed14 <rpl_re_syntax_options@@Base+0x531234>
   238a8:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   238ac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   238b0:	subsmi	r9, sl, r7, lsl #22
   238b4:	strtmi	sp, [r0], -r8, lsl #2
   238b8:	ldclt	0, cr11, [r0, #-36]!	; 0xffffffdc
   238bc:	ldrbtmi	r4, [fp], #-2832	; 0xfffff4f0
   238c0:	orreq	lr, r1, #3072	; 0xc00
   238c4:	bfi	r6, sl, #18, #13
   238c8:	ldc	7, cr15, [r0, #904]!	; 0x388
   238cc:	andhi	pc, r0, pc, lsr #7
   238d0:	stclgt	12, cr12, [ip], {205}	; 0xcd
   238d4:	subsmi	pc, r8, ip, asr #25
   238d8:	bicsge	r0, r7, #249856	; 0x3d000
   238dc:	eormi	pc, r3, r0, ror sp	; <UNPREDICTABLE>
   238e0:	andeq	r2, r4, r6, lsr #5
   238e4:	andeq	r0, r0, ip, asr #9
   238e8:	muleq	r4, r0, r2
   238ec:			; <UNDEFINED> instruction: 0x000004b4
   238f0:	ldrdeq	r1, [r4], -r8
   238f4:	andeq	r9, r4, lr, ror #22
   238f8:	ldrdeq	sp, [r2], -r4
   238fc:	andeq	r2, r4, r6, lsr r2
   23900:	muleq	r4, sl, r8
   23904:	svcmi	0x00f0e92d
   23908:	blhi	dedc4 <rpl_re_syntax_options@@Base+0x712e4>
   2390c:	bne	45f134 <rpl_re_syntax_options@@Base+0x3f1654>
   23910:	stmib	sp, {r0, r2, r3, r4, r7, ip, sp, pc}^
   23914:			; <UNDEFINED> instruction: 0xf8df2311
   23918:	stcls	6, cr2, [r9], #-96	; 0xffffffa0
   2391c:			; <UNDEFINED> instruction: 0x3614f8df
   23920:	andls	r4, r5, sl, ror r4
   23924:	ldmpl	r3, {r3, sl, ip, pc}^
   23928:	ldrdhi	pc, [ip], sp	; <UNPREDICTABLE>
   2392c:	tstls	fp, #1769472	; 0x1b0000
   23930:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   23934:			; <UNDEFINED> instruction: 0x3600f8df
   23938:	movwls	r4, #25723	; 0x647b
   2393c:	movwcs	r4, #1562	; 0x61a
   23940:	blls	a485b0 <rpl_re_syntax_options@@Base+0x9daad0>
   23944:			; <UNDEFINED> instruction: 0xf89d930a
   23948:	tstls	r0, #168	; 0xa8
   2394c:	umlalscc	pc, r0, sp, r8	; <UNPREDICTABLE>
   23950:	stccs	3, cr9, [r0], {19}
   23954:			; <UNDEFINED> instruction: 0x81a3f000
   23958:	beq	45f1c0 <rpl_re_syntax_options@@Base+0x3f16e0>
   2395c:			; <UNDEFINED> instruction: 0xf8acf011
   23960:	pkhbtmi	r9, r1, r2, lsl #20
   23964:	movwcs	fp, #266	; 0x10a
   23968:	bls	47b9bc <rpl_re_syntax_options@@Base+0x40dedc>
   2396c:	movwcs	fp, #266	; 0x10a
   23970:	blls	2bb9c4 <rpl_re_syntax_options@@Base+0x24dee4>
   23974:			; <UNDEFINED> instruction: 0xf0002b00
   23978:	movwcs	r8, #395	; 0x18b
   2397c:	stmib	sp, {r0, r1, r2, r3, r8, r9, ip, pc}^
   23980:	movwls	r3, #37645	; 0x930d
   23984:	movwls	r9, #45831	; 0xb307
   23988:	ldrcc	pc, [r0, #2271]!	; 0x8df
   2398c:	ldrbtmi	r9, [fp], #-3077	; 0xfffff3fb
   23990:			; <UNDEFINED> instruction: 0xf8df9315
   23994:	ldrbtmi	r3, [fp], #-1452	; 0xfffffa54
   23998:			; <UNDEFINED> instruction: 0xf8df930c
   2399c:	ldrbtmi	r3, [fp], #-1448	; 0xfffffa58
   239a0:	ldmdals	sl, {r2, r4, r8, r9, ip, pc}
   239a4:	beq	5fae8 <quoting_style_vals@@Base+0xc8e4>
   239a8:	rsbge	pc, r0, sp, asr #17
   239ac:	bl	46193c <rpl_re_syntax_options@@Base+0x3f3e5c>
   239b0:	tsteq	r8, r4, lsl #2	; <UNPREDICTABLE>
   239b4:			; <UNDEFINED> instruction: 0xf8cd1d20
   239b8:			; <UNDEFINED> instruction: 0xf7ffa068
   239bc:			; <UNDEFINED> instruction: 0x4606f9b9
   239c0:			; <UNDEFINED> instruction: 0xf0002800
   239c4:			; <UNDEFINED> instruction: 0xf008810e
   239c8:			; <UNDEFINED> instruction: 0xf8dffdd7
   239cc:	stmdbls	r6, {r2, r3, r4, r5, r6, r8, sl, ip, sp}
   239d0:	stmiapl	sp, {r0, r9, sp}^
   239d4:	andsne	pc, ip, #13959168	; 0xd50000
   239d8:			; <UNDEFINED> instruction: 0xf0084683
   239dc:	ldmdbge	r9, {r0, r3, r4, r9, sl, fp, ip, sp, lr, pc}
   239e0:	movwcs	r4, #5722	; 0x165a
   239e4:			; <UNDEFINED> instruction: 0xf88b4630
   239e8:			; <UNDEFINED> instruction: 0xf002a00c
   239ec:			; <UNDEFINED> instruction: 0x4607f8b3
   239f0:			; <UNDEFINED> instruction: 0xf0002800
   239f4:	stmdavs	r3, {r3, r4, r5, r7, r8, pc}^
   239f8:	stmdavs	r2!, {r0, r1, r3, r4, r8, ip, sp, pc}^
   239fc:			; <UNDEFINED> instruction: 0xf0404293
   23a00:	ldrbmi	r8, [r8], -r1, ror #4
   23a04:	ldc2l	0, cr15, [r2, #32]!
   23a08:			; <UNDEFINED> instruction: 0xf7e24630
   23a0c:	stmdavs	r3!, {r1, r5, r6, r7, r9, fp, sp, lr, pc}^
   23a10:	stmdble	sp, {r0, r8, r9, fp, sp}^
   23a14:	bcs	3dc04 <ASN1_STRING_length@plt+0x3739c>
   23a18:	blcc	d7b48 <rpl_re_syntax_options@@Base+0x6a068>
   23a1c:	vqdmulh.s<illegal width 8>	d18, d0, d1
   23a20:			; <UNDEFINED> instruction: 0x46388132
   23a24:	beq	5fb68 <quoting_style_vals@@Base+0xc964>
   23a28:	blx	15fa36 <rpl_re_syntax_options@@Base+0xf1f56>
   23a2c:			; <UNDEFINED> instruction: 0xf7e29818
   23a30:	blls	25e578 <rpl_re_syntax_options@@Base+0x1f0a98>
   23a34:	andsls	r2, r8, #0, 4
   23a38:			; <UNDEFINED> instruction: 0xf013681b
   23a3c:			; <UNDEFINED> instruction: 0xf0400302
   23a40:			; <UNDEFINED> instruction: 0xf8988132
   23a44:	cdpcs	0, 0, cr6, cr0, cr12, {0}
   23a48:	msrhi	CPSR_fsc, r0
   23a4c:	andcc	pc, ip, r8, lsl #17
   23a50:	addsmi	r9, ip, #5120	; 0x1400
   23a54:	strtmi	sp, [r0], -r2
   23a58:	blx	ffb5fa64 <rpl_re_syntax_options@@Base+0xffaf1f84>
   23a5c:	beq	45f2c4 <rpl_re_syntax_options@@Base+0x3f17e4>
   23a60:	strbmi	r2, [r2], -r1, lsl #6
   23a64:			; <UNDEFINED> instruction: 0xf0022100
   23a68:			; <UNDEFINED> instruction: 0x4604f875
   23a6c:			; <UNDEFINED> instruction: 0xf0002800
   23a70:	blls	184284 <rpl_re_syntax_options@@Base+0x1167a4>
   23a74:	ldmdavs	r9, {fp, sp, lr}
   23a78:	cdp	7, 10, cr15, cr8, cr2, {7}
   23a7c:	strbcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   23a80:	ldmpl	r5, {r1, r2, r9, fp, ip, pc}^
   23a84:	msrcc	SPSR_fxc, r5	; <illegal shifter operand>
   23a88:			; <UNDEFINED> instruction: 0xf0002800
   23a8c:	blcs	442c0 <_IO_stdin_used@@Base+0x5a80>
   23a90:	rscshi	pc, r1, r0, asr #32
   23a94:	strls	r4, [fp], -r8, asr #12
   23a98:	b	fe6e1a28 <rpl_re_syntax_options@@Base+0xfe673f48>
   23a9c:			; <UNDEFINED> instruction: 0xf0116820
   23aa0:	strmi	pc, [r1], fp, lsl #16
   23aa4:			; <UNDEFINED> instruction: 0xf8dfe77d
   23aa8:	strmi	r3, [r7], -r0, lsr #9
   23aac:	ldmpl	r5, {r1, r2, r9, fp, ip, pc}^
   23ab0:	eorcc	pc, ip, #9764864	; 0x950000
   23ab4:			; <UNDEFINED> instruction: 0xf8dfb15b
   23ab8:	bls	1b0d10 <rpl_re_syntax_options@@Base+0x143230>
   23abc:	ldmdavs	r8, {r0, r1, r4, r6, r7, fp, ip, lr}
   23ac0:	strtmi	fp, [r1], -r8, lsr #2
   23ac4:	blx	1ce1a8c <rpl_re_syntax_options@@Base+0x1c73fac>
   23ac8:			; <UNDEFINED> instruction: 0xf0402800
   23acc:	stmdbls	r8, {r0, r1, r2, r3, r6, r7, pc}
   23ad0:	stmdals	sl, {r1, r3, r4, r8, r9, fp, sp, pc}
   23ad4:			; <UNDEFINED> instruction: 0xf8cdaa18
   23ad8:	tstls	r1, ip
   23adc:	strtmi	r9, [r0], -r0
   23ae0:	strls	r9, [r2, -r5, lsl #18]
   23ae4:	blx	5e1aca <rpl_re_syntax_options@@Base+0x573fea>
   23ae8:			; <UNDEFINED> instruction: 0xf1ba4682
   23aec:	svclt	0x00180f06
   23af0:	svceq	0x0030f1ba
   23af4:	strcs	fp, [r1, #-3852]	; 0xfffff0f4
   23af8:	tstlt	r7, r0, lsl #10
   23afc:			; <UNDEFINED> instruction: 0xf0014638
   23b00:	vstrcs	s30, [r0, #-612]	; 0xfffffd9c
   23b04:	ldmdals	sl, {r1, r4, r7, ip, lr, pc}
   23b08:	b	18e1a98 <rpl_re_syntax_options@@Base+0x1873fb8>
   23b0c:	movwcs	r9, #2328	; 0x918
   23b10:	addsmi	r9, r9, #1744830464	; 0x68000000
   23b14:	strbmi	r9, [r8], -ip, lsl #22
   23b18:	ldrmi	fp, [r9], -r8, lsl #30
   23b1c:	ldc2	0, cr15, [r0, #4]!
   23b20:	ldmdals	r8, {r0, r2, r9, sl, lr}
   23b24:	b	1561ab4 <rpl_re_syntax_options@@Base+0x14f3fd4>
   23b28:	ldrcc	pc, [ip], #-2271	; 0xfffff721
   23b2c:	ldrls	r9, [r8, #-2566]	; 0xfffff5fa
   23b30:			; <UNDEFINED> instruction: 0xf89558d5
   23b34:			; <UNDEFINED> instruction: 0xf8d53216
   23b38:			; <UNDEFINED> instruction: 0xf8881218
   23b3c:	tstlt	r9, ip
   23b40:	strbmi	r2, [r0], -r1, lsl #4
   23b44:	stc2l	0, cr15, [r4, #-32]!	; 0xffffffe0
   23b48:	strbmi	r2, [r0], -r0, lsl #2
   23b4c:	ldc2	0, cr15, [sl, #32]
   23b50:	ldrdeq	pc, [r8], -r8
   23b54:	b	f61ae4 <rpl_re_syntax_options@@Base+0xef4004>
   23b58:	ldmdals	r8, {r8, r9, sl, sp}
   23b5c:	movwcs	sl, #6425	; 0x1919
   23b60:			; <UNDEFINED> instruction: 0xf8c84642
   23b64:			; <UNDEFINED> instruction: 0xf0017008
   23b68:			; <UNDEFINED> instruction: 0x4606fff5
   23b6c:			; <UNDEFINED> instruction: 0xf0002800
   23b70:	blls	204018 <rpl_re_syntax_options@@Base+0x196538>
   23b74:	movwcc	r9, #6168	; 0x1818
   23b78:			; <UNDEFINED> instruction: 0xf7e29307
   23b7c:	ldmdavs	r0!, {r1, r3, r5, r9, fp, sp, lr, pc}
   23b80:			; <UNDEFINED> instruction: 0xf0109718
   23b84:	stmibvs	fp!, {r0, r3, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   23b88:	addsmi	r9, r3, #28672	; 0x7000
   23b8c:	vmov.i32	d25, #8	; 0x00000008
   23b90:	strbmi	r8, [r8], -r5, asr #2
   23b94:	b	761b24 <rpl_re_syntax_options@@Base+0x6f4044>
   23b98:			; <UNDEFINED> instruction: 0xf8dd9b05
   23b9c:	addsmi	r9, ip, #96	; 0x60
   23ba0:	strtmi	sp, [r0], -r2
   23ba4:	blx	11dfbb0 <rpl_re_syntax_options@@Base+0x11720d0>
   23ba8:	ldrtmi	r9, [r4], -r9, lsl #22
   23bac:	andeq	pc, r1, r3, lsl #1
   23bb0:	svceq	0x0030f1ba
   23bb4:	andcs	fp, r0, ip, lsl #30
   23bb8:	andeq	pc, r1, r0
   23bbc:			; <UNDEFINED> instruction: 0xf43f2800
   23bc0:			; <UNDEFINED> instruction: 0xf8d5aef0
   23bc4:			; <UNDEFINED> instruction: 0xf8d521fc
   23bc8:	strdls	r3, [r9], -r8
   23bcc:			; <UNDEFINED> instruction: 0xf8d5920f
   23bd0:	movwls	r2, #53748	; 0xd1f4
   23bd4:	stmib	r5, {r8, r9, sp}^
   23bd8:	andls	r3, lr, #-134217727	; 0xf8000001
   23bdc:	mvnscc	pc, r5, asr #17
   23be0:	stmdavs	r3!, {r0, r1, r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}^
   23be4:			; <UNDEFINED> instruction: 0xf67f2b01
   23be8:	blcc	cf968 <rpl_re_syntax_options@@Base+0x61e88>
   23bec:	svclt	0x00882b01
   23bf0:			; <UNDEFINED> instruction: 0xf63f4682
   23bf4:	blls	20f868 <rpl_re_syntax_options@@Base+0x1a1d88>
   23bf8:	blls	4508ac <rpl_re_syntax_options@@Base+0x3e2dcc>
   23bfc:	stmdbls	r5, {r1, r3, r4, r9, fp, sp, pc}
   23c00:	strtmi	r2, [r0], -r0, lsl #10
   23c04:	movwls	r9, #5632	; 0x1600
   23c08:	blls	249018 <rpl_re_syntax_options@@Base+0x1db538>
   23c0c:			; <UNDEFINED> instruction: 0xffa6f7ea
   23c10:	pkhbtmi	r9, r2, sl, lsl #20
   23c14:	eorsle	r2, r8, r0, lsl #20
   23c18:	blcc	bddac <rpl_re_syntax_options@@Base+0x502cc>
   23c1c:	svclt	0x00842b01
   23c20:			; <UNDEFINED> instruction: 0x46379510
   23c24:	svcge	0x0061f63f
   23c28:			; <UNDEFINED> instruction: 0x46374610
   23c2c:			; <UNDEFINED> instruction: 0xffaef004
   23c30:	stmdacs	r0, {r4, ip, pc}
   23c34:	svcge	0x0059f43f
   23c38:	ldrls	r9, [r0, #-2568]	; 0xfffff5f8
   23c3c:			; <UNDEFINED> instruction: 0xf0436813
   23c40:	andsvs	r0, r3, r1, lsl #6
   23c44:	svcls	0x0006e751
   23c48:			; <UNDEFINED> instruction: 0x4dbfaa1a
   23c4c:	blls	2354d4 <rpl_re_syntax_options@@Base+0x1c79f4>
   23c50:	ldmdbpl	sp!, {r0, r2, r8, fp, ip, pc}^
   23c54:			; <UNDEFINED> instruction: 0xf8954637
   23c58:	ldcls	0, cr12, [r0, #-900]	; 0xfffffc7c
   23c5c:	andgt	pc, r8, sp, asr #17
   23c60:	strvs	lr, [r0, #-2509]	; 0xfffff633
   23c64:			; <UNDEFINED> instruction: 0xff7af7ea
   23c68:	ldr	r4, [lr, -r2, lsl #13]!
   23c6c:	andcs	r9, r0, r4, lsl r9
   23c70:	ldc2l	7, cr15, [r8], {250}	; 0xfa
   23c74:	strbmi	lr, [r8], -fp, lsr #14
   23c78:	ldc2	0, cr15, [r4, #64]	; 0x40
   23c7c:	ldmdals	r5, {r0, r9, sl, lr}
   23c80:	stc2l	7, cr15, [r2, #-1000]	; 0xfffffc18
   23c84:	ldrtmi	lr, [lr], -r6, lsl #14
   23c88:			; <UNDEFINED> instruction: 0x4637e7b5
   23c8c:			; <UNDEFINED> instruction: 0xe72c9210
   23c90:	bls	1b6b4c <rpl_re_syntax_options@@Base+0x14906c>
   23c94:			; <UNDEFINED> instruction: 0xf8d558d5
   23c98:	movwls	r3, #41336	; 0xa178
   23c9c:	blge	61d658 <rpl_re_syntax_options@@Base+0x5afb78>
   23ca0:	movwls	r9, #33815	; 0x8417
   23ca4:	bls	21d60c <rpl_re_syntax_options@@Base+0x1afb2c>
   23ca8:			; <UNDEFINED> instruction: 0x1e16991a
   23cac:	svclt	0x00184608
   23cb0:	mvnlt	r2, r1, lsl #12
   23cb4:	bmi	fe95044c <rpl_re_syntax_options@@Base+0xfe8e296c>
   23cb8:	stmpl	r5, {r1, r2, fp, ip, pc}
   23cbc:			; <UNDEFINED> instruction: 0xf895b91b
   23cc0:	strmi	r3, [r8], -sl, ror #2
   23cc4:	stmdavs	r0!, {r0, r1, r5, r7, r8, ip, sp, pc}
   23cc8:	blx	fe3e1c66 <rpl_re_syntax_options@@Base+0xfe374186>
   23ccc:	umaalcc	pc, r8, r5, r8	; <UNPREDICTABLE>
   23cd0:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   23cd4:			; <UNDEFINED> instruction: 0xf040421e
   23cd8:	blls	244120 <rpl_re_syntax_options@@Base+0x1d6640>
   23cdc:	ldmdavs	fp, {r1, r3, r4, fp, ip, pc}
   23ce0:			; <UNDEFINED> instruction: 0xf10007da
   23ce4:	ldrbeq	r8, [fp], -r4, lsl #2
   23ce8:			; <UNDEFINED> instruction: 0xf7e5d502
   23cec:	ldmdals	sl, {r0, r1, r4, r8, sl, fp, ip, sp, lr, pc}
   23cf0:	blcs	4a93c <_IO_stdin_used@@Base+0xc0fc>
   23cf4:	rscshi	pc, r6, r0
   23cf8:	blls	17bd60 <rpl_re_syntax_options@@Base+0x10e280>
   23cfc:	andle	r4, r2, r3, lsr #5
   23d00:			; <UNDEFINED> instruction: 0xf0014620
   23d04:	blls	322368 <rpl_re_syntax_options@@Base+0x2b4888>
   23d08:	blls	4b4988 <rpl_re_syntax_options@@Base+0x446ea8>
   23d0c:	teqlt	r3, #37	; 0x25
   23d10:	andls	pc, r0, r3, asr #17
   23d14:	cmplt	fp, r9, lsl #22
   23d18:	blmi	fe30a538 <rpl_re_syntax_options@@Base+0xfe29ca58>
   23d1c:	bls	37a070 <rpl_re_syntax_options@@Base+0x30c590>
   23d20:	mvnscs	pc, r3, asr #17
   23d24:			; <UNDEFINED> instruction: 0xf8c39a0f
   23d28:	bls	3ac520 <rpl_re_syntax_options@@Base+0x33ea40>
   23d2c:	mvnscs	pc, r3, asr #17
   23d30:	ldmdblt	r3!, {r0, r1, r4, r8, r9, fp, ip, pc}^
   23d34:	blmi	1ff6754 <rpl_re_syntax_options@@Base+0x1f88c74>
   23d38:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   23d3c:	blls	6fddac <rpl_re_syntax_options@@Base+0x6902cc>
   23d40:			; <UNDEFINED> instruction: 0xf040405a
   23d44:			; <UNDEFINED> instruction: 0x465080f2
   23d48:	ldc	0, cr11, [sp], #116	; 0x74
   23d4c:	pop	{r1, r8, r9, fp, pc}
   23d50:	usub8mi	r8, r0, r0
   23d54:			; <UNDEFINED> instruction: 0xf906f008
   23d58:	smlattlt	r3, ip, r7, lr
   23d5c:			; <UNDEFINED> instruction: 0x4648601e
   23d60:	ldmdb	r6!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23d64:	ldmdbls	r9, {r1, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   23d68:			; <UNDEFINED> instruction: 0xf0014630
   23d6c:	ldmdbmi	r9!, {r0, r1, r3, r8, fp, ip, sp, lr, pc}^
   23d70:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   23d74:	ldrtmi	r4, [r8], -r4, lsl #12
   23d78:	ldmdb	lr, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23d7c:	ldrtmi	r4, [r2], -r3, lsr #12
   23d80:	andcs	r4, r1, r1, lsl #12
   23d84:	mcrr2	7, 15, pc, lr, cr10	; <UNPREDICTABLE>
   23d88:			; <UNDEFINED> instruction: 0xf7e24648
   23d8c:	strtmi	lr, [r0], -r2, lsr #18
   23d90:	ldmdb	lr, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23d94:			; <UNDEFINED> instruction: 0xf7e24630
   23d98:			; <UNDEFINED> instruction: 0x4658e91c
   23d9c:	stc2	0, cr15, [r6], #-32	; 0xffffffe0
   23da0:			; <UNDEFINED> instruction: 0xf04f9b09
   23da4:	blcs	26650 <ASN1_STRING_length@plt+0x1fde8>
   23da8:	blls	3980b8 <rpl_re_syntax_options@@Base+0x32a5d8>
   23dac:	beq	a9fef0 <rpl_re_syntax_options@@Base+0xa32410>
   23db0:	mvnscc	pc, r5, asr #17
   23db4:			; <UNDEFINED> instruction: 0xf8c59b0f
   23db8:	blls	3b05b0 <rpl_re_syntax_options@@Base+0x342ad0>
   23dbc:	mvnscc	pc, r5, asr #17
   23dc0:	ldmib	sp, {r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   23dc4:			; <UNDEFINED> instruction: 0xf0010118
   23dc8:			; <UNDEFINED> instruction: 0x4606f8dd
   23dcc:			; <UNDEFINED> instruction: 0xf7fa9818
   23dd0:	stmdbmi	r1!, {r0, r1, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}^
   23dd4:	ldrbtmi	r4, [r9], #-1587	; 0xfffff9cd
   23dd8:	andcs	r4, r1, r2, lsl #12
   23ddc:	stc2	7, cr15, [r2], #-1000	; 0xfffffc18
   23de0:	addsmi	r9, ip, #5120	; 0x1400
   23de4:	strtmi	sp, [r0], -r2
   23de8:			; <UNDEFINED> instruction: 0xf924f001
   23dec:			; <UNDEFINED> instruction: 0xf7e24648
   23df0:	ldmdals	r8, {r4, r5, r6, r7, fp, sp, lr, pc}
   23df4:	stmia	ip!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23df8:	movwcs	r4, #1584	; 0x630
   23dfc:			; <UNDEFINED> instruction: 0xf7e29318
   23e00:	blls	29e1a8 <rpl_re_syntax_options@@Base+0x2306c8>
   23e04:	addsle	r2, r3, r0, lsl #22
   23e08:			; <UNDEFINED> instruction: 0xf8c59b0d
   23e0c:	blls	3f05f4 <rpl_re_syntax_options@@Base+0x382b14>
   23e10:	mvnscc	pc, r5, asr #17
   23e14:			; <UNDEFINED> instruction: 0xf8c59b0e
   23e18:			; <UNDEFINED> instruction: 0xe78931f4
   23e1c:	andcs	r4, r5, #1294336	; 0x13c000
   23e20:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   23e24:	stmdb	r8, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23e28:	strmi	r6, [r1], -sl, lsr #19
   23e2c:			; <UNDEFINED> instruction: 0xf7fa2001
   23e30:			; <UNDEFINED> instruction: 0x4630fbf9
   23e34:			; <UNDEFINED> instruction: 0xf8fef001
   23e38:	addsmi	r9, ip, #5120	; 0x1400
   23e3c:	strtmi	sp, [r0], -r2
   23e40:			; <UNDEFINED> instruction: 0xf8f8f001
   23e44:			; <UNDEFINED> instruction: 0xf04f4648
   23e48:			; <UNDEFINED> instruction: 0xf7e20a1b
   23e4c:	ldmdals	r8, {r1, r6, r7, fp, sp, lr, pc}
   23e50:	ldm	lr!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23e54:	tstls	r8, #0, 6
   23e58:	blcs	4aa84 <_IO_stdin_used@@Base+0xc244>
   23e5c:	svcge	0x0068f43f
   23e60:			; <UNDEFINED> instruction: 0xf04f9b0d
   23e64:			; <UNDEFINED> instruction: 0xf8c50a1b
   23e68:	blls	3f0650 <rpl_re_syntax_options@@Base+0x382b70>
   23e6c:	mvnscc	pc, r5, asr #17
   23e70:			; <UNDEFINED> instruction: 0xf8c59b0e
   23e74:	smmlsr	fp, r4, r1, r3
   23e78:	blmi	d0a69c <rpl_re_syntax_options@@Base+0xc9cbbc>
   23e7c:	bls	1ab6dc <rpl_re_syntax_options@@Base+0x13dbfc>
   23e80:			; <UNDEFINED> instruction: 0x2601bf18
   23e84:			; <UNDEFINED> instruction: 0xf89358d3
   23e88:	blcs	3043c <ASN1_STRING_length@plt+0x29bd4>
   23e8c:	svcge	0x002ff43f
   23e90:			; <UNDEFINED> instruction: 0xf0104648
   23e94:	strmi	pc, [r1], -r7, lsl #25
   23e98:	ldrbtmi	r4, [r8], #-2097	; 0xfffff7cf
   23e9c:	ldc2	7, cr15, [r4], #-1000	; 0xfffffc18
   23ea0:			; <UNDEFINED> instruction: 0xe725981a
   23ea4:	teqle	r7, r0, lsl #22
   23ea8:	ldmdbls	sl, {r0, r1, r2, r8, r9, fp, ip, pc}
   23eac:			; <UNDEFINED> instruction: 0x46081e1e
   23eb0:			; <UNDEFINED> instruction: 0x2601bf18
   23eb4:			; <UNDEFINED> instruction: 0xf43f2900
   23eb8:	blls	24fb2c <rpl_re_syntax_options@@Base+0x1e204c>
   23ebc:			; <UNDEFINED> instruction: 0xf003681b
   23ec0:	ldrbt	r0, [fp], r2, lsl #6
   23ec4:	andcs	r4, r5, #638976	; 0x9c000
   23ec8:	ldrbtmi	r4, [r9], #-1616	; 0xfffff9b0
   23ecc:	ldm	r4!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   23ed0:			; <UNDEFINED> instruction: 0x46014632
   23ed4:			; <UNDEFINED> instruction: 0xf7fa2001
   23ed8:	ldrtmi	pc, [r8], -r5, lsr #23	; <UNPREDICTABLE>
   23edc:			; <UNDEFINED> instruction: 0xf8aaf001
   23ee0:	ldrb	r4, [r5, -r8, asr #12]
   23ee4:	ldmda	r4!, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23ee8:	tstls	sl, #17408	; 0x4400
   23eec:			; <UNDEFINED> instruction: 0xf7e5e705
   23ef0:	blls	262ecc <rpl_re_syntax_options@@Base+0x1f53ec>
   23ef4:	ldmdavs	fp, {r1, r3, r4, fp, ip, pc}
   23ef8:	stmdavs	r1!, {r0, r2, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   23efc:	beq	45f764 <rpl_re_syntax_options@@Base+0x3f1c84>
   23f00:			; <UNDEFINED> instruction: 0xf7e29107
   23f04:	stmdbls	r7, {r2, r5, r6, sl, fp, sp, lr, pc}
   23f08:			; <UNDEFINED> instruction: 0xf43f2800
   23f0c:	cdp	14, 1, cr10, cr8, cr6, {7}
   23f10:			; <UNDEFINED> instruction: 0xf7e50a10
   23f14:	usat	pc, #0, r3, asr #22	; <UNPREDICTABLE>
   23f18:			; <UNDEFINED> instruction: 0xf0104648
   23f1c:	strmi	pc, [r1], -r3, asr #24
   23f20:	ldrbtmi	r4, [r8], #-2065	; 0xfffff7ef
   23f24:	blx	ffc61f16 <rpl_re_syntax_options@@Base+0xffbf4436>
   23f28:			; <UNDEFINED> instruction: 0xf7e2e7be
   23f2c:	svclt	0x0000ea80
   23f30:	andeq	r2, r4, r0, asr #3
   23f34:	andeq	r0, r0, ip, asr #9
   23f38:	andeq	r2, r4, r8, lsr #3
   23f3c:	andeq	sp, r2, lr, ror r6
   23f40:	ldrdeq	r5, [r2], -sl
   23f44:	andeq	sp, r2, r2, lsr #12
   23f48:			; <UNDEFINED> instruction: 0x000004b4
   23f4c:			; <UNDEFINED> instruction: 0x000004bc
   23f50:	andeq	r1, r4, r8, lsr #27
   23f54:	andeq	sp, r2, r2, lsl #4
   23f58:			; <UNDEFINED> instruction: 0x0002d1b6
   23f5c:	andeq	sp, r2, lr, asr #3
   23f60:	andeq	sp, r2, r2, asr #3
   23f64:	andeq	sp, r2, lr, asr #1
   23f68:	andeq	sp, r2, r2, lsl r1
   23f6c:			; <UNDEFINED> instruction: 0xf04f4288
   23f70:	strlt	r0, [r8, #-517]	; 0xfffffdfb
   23f74:	stmdbmi	fp, {r1, r3, ip, lr, pc}
   23f78:	ldrbtmi	r2, [r9], #-0
   23f7c:	ldmda	ip, {r1, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   23f80:			; <UNDEFINED> instruction: 0x4008e8bd
   23f84:	andcs	r4, r0, r1, lsl #12
   23f88:	blt	1e61f78 <rpl_re_syntax_options@@Base+0x1df4498>
   23f8c:	andcs	r4, r0, r6, lsl #18
   23f90:			; <UNDEFINED> instruction: 0xf7e24479
   23f94:	pop	{r1, r4, r6, fp, sp, lr, pc}
   23f98:	strmi	r4, [r1], -r8
   23f9c:			; <UNDEFINED> instruction: 0xf7fa2000
   23fa0:	svclt	0x0000ba6d
   23fa4:	andeq	sp, r2, sl, lsl r1
   23fa8:	strdeq	sp, [r2], -r4
   23fac:	blmi	b76864 <rpl_re_syntax_options@@Base+0xb08d84>
   23fb0:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   23fb4:	bllt	c82000 <rpl_re_syntax_options@@Base+0xc14520>
   23fb8:	stmdacs	r1, {r0, r1, r3, r5, r9, fp, lr}
   23fbc:	svclt	0x00d8b510
   23fc0:	ldmpl	ip, {r8, sp}
   23fc4:	smlabtcs	r1, r8, pc, fp	; <UNPREDICTABLE>
   23fc8:	ldc	0, cr11, [r4, #528]	; 0x210
   23fcc:			; <UNDEFINED> instruction: 0xeeb50b52
   23fd0:	vneg.f64	d16, d0
   23fd4:	svclt	0x0014fa10
   23fd8:	movwcs	r4, #1547	; 0x60b
   23fdc:	vldr.16	s22, [r4, #358]	; 0x166
   23fe0:			; <UNDEFINED> instruction: 0xeeb50b50
   23fe4:	vneg.f64	d16, d0
   23fe8:	andle	pc, sl, r0, lsl sl	; <UNPREDICTABLE>
   23fec:	teqcc	r8, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   23ff0:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   23ff4:	andsle	r4, r8, fp, lsl #6
   23ff8:	pop	{r2, ip, sp, pc}
   23ffc:			; <UNDEFINED> instruction: 0xf0074010
   24000:	andlt	fp, r4, r1, asr #21
   24004:	movwcs	fp, #3344	; 0xd10
   24008:			; <UNDEFINED> instruction: 0x47707013
   2400c:	beq	fe45f830 <rpl_re_syntax_options@@Base+0xfe3f1d50>
   24010:	blvc	ffa1faf8 <rpl_re_syntax_options@@Base+0xff9b2018>
   24014:	bleq	ff21faec <rpl_re_syntax_options@@Base+0xff1b200c>
   24018:	blx	45fbe4 <rpl_re_syntax_options@@Base+0x3f2104>
   2401c:	vmlsne.f64	d29, d19, d28
   24020:	bcc	45f828 <rpl_re_syntax_options@@Base+0x3f1d48>
   24024:	bleq	ff05fb0c <rpl_re_syntax_options@@Base+0xfeff202c>
   24028:			; <UNDEFINED> instruction: 0xf007e7e6
   2402c:	mrc	10, 5, APSR_nzcv, cr6, cr9, {0}
   24030:	vldr	d6, [r4]
   24034:			; <UNDEFINED> instruction: 0xf8947b50
   24038:	rsfsz	f3, f0, #3.0
   2403c:	vmul.f64	d0, d0, d6
   24040:	blcs	26c64 <ASN1_STRING_length@plt+0x203fc>
   24044:	stmdami	r9, {r3, r4, r6, r7, ip, lr, pc}
   24048:	bleq	5f684 <quoting_style_vals@@Base+0xc480>
   2404c:	cfldrd	mvd4, [r3], {120}	; 0x78
   24050:	vstr	d2, [sp, #92]	; 0x5c
   24054:			; <UNDEFINED> instruction: 0xf7fa0b02
   24058:	vldr	d15, [sp, #348]	; 0x15c
   2405c:	strb	r0, [fp, r2, lsl #22]
   24060:	andeq	r2, r4, r0, ror #3
   24064:	andeq	r1, r4, lr, lsr #22
   24068:			; <UNDEFINED> instruction: 0x000004b4
   2406c:	andeq	sp, r2, r4, asr r0
   24070:	ldrlt	fp, [r8, #-384]!	; 0xfffffe80
   24074:	strtmi	r4, [r5], -r4, lsl #12
   24078:	stmdavs	r8!, {r2, r5, r6, r7, r8, fp, sp, lr}
   2407c:			; <UNDEFINED> instruction: 0xf000b108
   24080:	stmdavs	r8!, {r0, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   24084:	svc	0x00a4f7e1
   24088:			; <UNDEFINED> instruction: 0xf7e14628
   2408c:	stccs	15, cr14, [r0], {162}	; 0xa2
   24090:	ldfltd	f5, [r8, #-964]!	; 0xfffffc3c
   24094:	svclt	0x00004770
   24098:	svcmi	0x00f0e92d
   2409c:	bmi	ff075af0 <rpl_re_syntax_options@@Base+0xff008010>
   240a0:	blmi	ff0902fc <rpl_re_syntax_options@@Base+0xff02281c>
   240a4:	ldrbtmi	r4, [sl], #-1540	; 0xfffff9fc
   240a8:			; <UNDEFINED> instruction: 0xf8df460e
   240ac:	ldmpl	r3, {r8, r9, ip, pc}^
   240b0:	ldmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
   240b4:			; <UNDEFINED> instruction: 0xf04f9313
   240b8:			; <UNDEFINED> instruction: 0xf0080300
   240bc:	blmi	fef62a38 <rpl_re_syntax_options@@Base+0xfeef4f58>
   240c0:			; <UNDEFINED> instruction: 0xf8cb2200
   240c4:	andls	r2, pc, #0
   240c8:			; <UNDEFINED> instruction: 0xf8592201
   240cc:			; <UNDEFINED> instruction: 0xf8d77003
   240d0:	pkhbtmi	r1, r2, ip, lsl #4
   240d4:	blx	fe7600fc <rpl_re_syntax_options@@Base+0xfe6f261c>
   240d8:			; <UNDEFINED> instruction: 0xf8d74650
   240dc:			; <UNDEFINED> instruction: 0xf008121c
   240e0:			; <UNDEFINED> instruction: 0x4620fad1
   240e4:	cdp2	0, 14, cr15, cr8, cr0, {0}
   240e8:			; <UNDEFINED> instruction: 0xf0402800
   240ec:	mcrcs	0, 0, r8, cr0, cr12, {4}
   240f0:	addshi	pc, r1, r0, asr #32
   240f4:			; <UNDEFINED> instruction: 0xf7f14620
   240f8:	mulls	r9, sp, lr
   240fc:			; <UNDEFINED> instruction: 0xf7e1980f
   24100:	stcls	15, cr14, [r9], {104}	; 0x68
   24104:	movwls	r2, #62208	; 0xf300
   24108:			; <UNDEFINED> instruction: 0xf0002c00
   2410c:	blmi	fea845d4 <rpl_re_syntax_options@@Base+0xfea16af4>
   24110:	movwls	r4, #42107	; 0xa47b
   24114:	ldrbtmi	r4, [fp], #-2984	; 0xfffff458
   24118:	tstcs	r9, #738197504	; 0x2c000000
   2411c:	blmi	fea08d40 <rpl_re_syntax_options@@Base+0xfe99b260>
   24120:	movwls	r4, #50299	; 0xc47b
   24124:	stmdavs	r0!, {r0, r2, r4, r5, sp, lr, pc}
   24128:	blcc	be23c <rpl_re_syntax_options@@Base+0x5075c>
   2412c:	vqdmulh.s<illegal width 8>	d18, d0, d1
   24130:			; <UNDEFINED> instruction: 0xf89780b5
   24134:	movwls	r3, #32912	; 0x8090
   24138:	svclt	0x00182e00
   2413c:			; <UNDEFINED> instruction: 0x46294630
   24140:	stc2l	7, cr15, [ip], #-1012	; 0xfffffc0c
   24144:			; <UNDEFINED> instruction: 0xf8879b08
   24148:	mulls	r7, r0, r0
   2414c:			; <UNDEFINED> instruction: 0xf7e14640
   24150:	tstlt	r6, r0, asr #30
   24154:			; <UNDEFINED> instruction: 0xf0004630
   24158:	ldmdals	r0, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   2415c:			; <UNDEFINED> instruction: 0xf897b120
   24160:	blcs	307c8 <ASN1_STRING_length@plt+0x29f60>
   24164:	adchi	pc, r4, r0, asr #32
   24168:			; <UNDEFINED> instruction: 0x26009811
   2416c:	svc	0x0030f7e1
   24170:			; <UNDEFINED> instruction: 0x96119810
   24174:	svc	0x002cf7e1
   24178:	ldrls	r4, [r0], -r8, lsr #12
   2417c:	blx	de01a4 <rpl_re_syntax_options@@Base+0xd726c4>
   24180:			; <UNDEFINED> instruction: 0xf8db69e4
   24184:	movwcc	r3, #4096	; 0x1000
   24188:	andcc	pc, r0, fp, asr #17
   2418c:			; <UNDEFINED> instruction: 0xf0002c00
   24190:	ldrbmi	r8, [r0], -lr, lsr #1
   24194:	stmib	sp, {r8, r9, sp}^
   24198:	tstls	r2, #16, 6	; 0x40000000
   2419c:	blx	2601c4 <rpl_re_syntax_options@@Base+0x1f26e4>
   241a0:	ldrbeq	r7, [fp, r3, lsr #20]
   241a4:	strbtle	r4, [fp], #1541	; 0x605
   241a8:	cmpcs	r8, #3522560	; 0x35c000
   241ac:	tsteq	r3, r2, asr sl
   241b0:	stmibmi	r3, {r3, ip, lr, pc}
   241b4:	andne	pc, r1, r9, asr r8	; <UNPREDICTABLE>
   241b8:	ldrdeq	lr, [r0, -r1]
   241bc:	orrmi	r4, fp, r2, lsl #5
   241c0:	addshi	pc, r3, r0, asr #5
   241c4:	strtmi	r6, [sl], -r0, lsr #16
   241c8:	tstcs	r0, r1, lsl #6
   241cc:			; <UNDEFINED> instruction: 0xf0016800
   241d0:	stmdavs	r3!, {r0, r6, r7, sl, fp, ip, sp, lr, pc}
   241d4:	tsteq	r8, r3, lsl #2	; <UNPREDICTABLE>
   241d8:	ldcne	6, cr4, [r8, #-24]	; 0xffffffe8
   241dc:	stc2	7, cr15, [r8, #1016]!	; 0x3f8
   241e0:			; <UNDEFINED> instruction: 0x46807dba
   241e4:	orrsle	r2, lr, r0, lsl #20
   241e8:			; <UNDEFINED> instruction: 0x319af897
   241ec:	blcs	3e274 <locale_charset@@Base+0x5b0>
   241f0:	stmdavs	r1, {r1, r3, r4, r7, r8, ip, lr, pc}
   241f4:	andls	r2, r2, #67108864	; 0x4000000
   241f8:	svclt	0x00182e00
   241fc:	andcs	r4, r0, #48, 12	; 0x3000000
   24200:	andls	r9, r0, #4, 6	; 0x10000000
   24204:	bge	44ee54 <rpl_re_syntax_options@@Base+0x3e1374>
   24208:	strls	r9, [r3, #-769]	; 0xfffffcff
   2420c:			; <UNDEFINED> instruction: 0xf7ffab11
   24210:	andls	pc, r7, r9, ror fp	; <UNPREDICTABLE>
   24214:	andcs	lr, r0, #40370176	; 0x2680000
   24218:	ldrmi	r4, [r1], -r0, lsr #12
   2421c:			; <UNDEFINED> instruction: 0xf7f14653
   24220:	andls	pc, r9, r5, asr #27
   24224:	ldmdbge	r2, {r1, r3, r5, r6, r8, r9, sl, sp, lr, pc}
   24228:	movwcs	r4, #5637	; 0x1605
   2422c:			; <UNDEFINED> instruction: 0x46204652
   24230:	ldc2	0, cr15, [r0], {1}
   24234:	stmdacs	r0, {r7, r9, sl, lr}
   24238:	addshi	pc, ip, r0
   2423c:	ldrdcc	pc, [r4, -r7]
   24240:			; <UNDEFINED> instruction: 0xf0002b00
   24244:	movwcs	r8, #142	; 0x8e
   24248:	ldmdage	r1, {r0, r5, r9, sl, lr}
   2424c:	movwls	r2, #8705	; 0x2201
   24250:	andls	r9, r4, #0, 6
   24254:	andls	sl, r1, pc, lsl #20
   24258:			; <UNDEFINED> instruction: 0xf8cd4640
   2425c:			; <UNDEFINED> instruction: 0xf7ffa00c
   24260:			; <UNDEFINED> instruction: 0x4603fb51
   24264:	ldrmi	r4, [ip], -r0, asr #12
   24268:			; <UNDEFINED> instruction: 0xf0009307
   2426c:			; <UNDEFINED> instruction: 0xf1b4fee3
   24270:	blls	3e4adc <rpl_re_syntax_options@@Base+0x376ffc>
   24274:	andcs	fp, r1, #24, 30	; 0x60
   24278:	svclt	0x00082b00
   2427c:	bcs	2ca88 <ASN1_STRING_length@plt+0x26220>
   24280:	bmi	14583bc <rpl_re_syntax_options@@Base+0x13ea8dc>
   24284:	ldrbtmi	r4, [sl], #-2888	; 0xfffff4b8
   24288:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2428c:	subsmi	r9, sl, r3, lsl fp
   24290:	addhi	pc, r5, r0, asr #32
   24294:	andslt	r9, r5, r7, lsl #16
   24298:	svchi	0x00f0e8bd
   2429c:	svceq	0x0000f1b8
   242a0:			; <UNDEFINED> instruction: 0xf897d0a7
   242a4:	movwls	r3, #32912	; 0x8090
   242a8:			; <UNDEFINED> instruction: 0xf8872301
   242ac:			; <UNDEFINED> instruction: 0xe7433090
   242b0:			; <UNDEFINED> instruction: 0xf0042100
   242b4:	stmdacs	r0, {r0, r2, r4, r7, r8, fp, ip, sp, lr, pc}
   242b8:	svcge	0x0056f43f
   242bc:	msrcc	SPSR_fxc, r7	; <illegal shifter operand>
   242c0:	cmple	sl, r0, lsl #22
   242c4:	andcs	r9, r5, #163840	; 0x28000
   242c8:			; <UNDEFINED> instruction: 0xf7e12000
   242cc:	bls	45fdac <rpl_re_syntax_options@@Base+0x3f22cc>
   242d0:	andcs	r4, r0, r1, lsl #12
   242d4:			; <UNDEFINED> instruction: 0xf9a6f7fa
   242d8:			; <UNDEFINED> instruction: 0xf7e19810
   242dc:	stmdblt	r8!, {r1, r2, r6, r8, r9, sl, fp, sp, lr, pc}^
   242e0:			; <UNDEFINED> instruction: 0xf0239b12
   242e4:	tstls	r2, #134217728	; 0x8000000
   242e8:			; <UNDEFINED> instruction: 0x232be73e
   242ec:	stmdals	r9, {r0, r1, r2, r8, r9, ip, pc}
   242f0:	mrc2	7, 5, pc, cr14, cr15, {7}
   242f4:			; <UNDEFINED> instruction: 0xf0084650
   242f8:			; <UNDEFINED> instruction: 0xe7c2f979
   242fc:	b	fe16228c <rpl_re_syntax_options@@Base+0xfe0f47ac>
   24300:	andls	r9, sp, #16, 20	; 0x10000
   24304:	ldrmi	r6, [r8], -r3, lsl #16
   24308:			; <UNDEFINED> instruction: 0xf7e19308
   2430c:	blls	25f424 <rpl_re_syntax_options@@Base+0x1f1944>
   24310:	stmdbls	fp, {r0, r2, r3, r9, fp, ip, pc}
   24314:	andcs	r9, r1, r0
   24318:			; <UNDEFINED> instruction: 0xf984f7fa
   2431c:	blls	49e2a4 <rpl_re_syntax_options@@Base+0x4307c4>
   24320:	ldrdne	pc, [r4], -sl
   24324:	svceq	0x0001f013
   24328:	andscc	pc, ip, #14090240	; 0xd70000
   2432c:	qadd16mi	fp, lr, r8
   24330:	mulle	r2, r9, r2
   24334:			; <UNDEFINED> instruction: 0xf0084650
   24338:			; <UNDEFINED> instruction: 0xf897f96b
   2433c:			; <UNDEFINED> instruction: 0xf8da3216
   24340:			; <UNDEFINED> instruction: 0xf88a0008
   24344:			; <UNDEFINED> instruction: 0xf7e1300c
   24348:	movwcs	lr, #3652	; 0xe44
   2434c:			; <UNDEFINED> instruction: 0xf8ca9c0f
   24350:	cdpcs	0, 0, cr3, cr0, cr8, {0}
   24354:	mcrge	4, 6, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
   24358:	stmdals	ip, {r0, r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
   2435c:			; <UNDEFINED> instruction: 0xf9d4f7fa
   24360:			; <UNDEFINED> instruction: 0x4620e7b0
   24364:	blx	fea603ae <rpl_re_syntax_options@@Base+0xfe9f28ce>
   24368:	smlabteq	r4, r7, r8, pc	; <UNPREDICTABLE>
   2436c:	tstcs	r9, #28049408	; 0x1ac0000
   24370:	ldr	r9, [ip, r7, lsl #6]!
   24374:			; <UNDEFINED> instruction: 0x46209912
   24378:	cdp2	0, 0, cr15, cr4, cr0, {0}
   2437c:			; <UNDEFINED> instruction: 0x46224912
   24380:	ldrbtmi	r2, [r9], #-1042	; 0xfffffbee
   24384:	strmi	r9, [r3], -r7, lsl #8
   24388:	andcs	r4, r1, r5, lsl #12
   2438c:			; <UNDEFINED> instruction: 0xf94af7fa
   24390:			; <UNDEFINED> instruction: 0xf7e14628
   24394:			; <UNDEFINED> instruction: 0x4650ee1e
   24398:			; <UNDEFINED> instruction: 0xf928f008
   2439c:			; <UNDEFINED> instruction: 0xf7e2e771
   243a0:	svclt	0x0000e846
   243a4:	andeq	r1, r4, sl, lsr sl
   243a8:	andeq	r0, r0, ip, asr #9
   243ac:	andeq	r1, r4, r0, lsr sl
   243b0:			; <UNDEFINED> instruction: 0x000004b4
   243b4:	muleq	r1, r0, sl
   243b8:	strdeq	ip, [r2], -r6
   243bc:	andeq	ip, r2, ip, lsr #31
   243c0:	andeq	r0, r0, r4, ror #8
   243c4:	andeq	r1, r4, sl, asr r8
   243c8:	andeq	ip, r2, sl, lsl #24
   243cc:	blmi	1576d24 <rpl_re_syntax_options@@Base+0x1509244>
   243d0:	push	{r1, r3, r4, r5, r6, sl, lr}
   243d4:	strdlt	r4, [r3], r0	; <UNPREDICTABLE>
   243d8:	svcge	0x000458d3
   243dc:	ldclmi	6, cr4, [r2, #-24]	; 0xffffffe8
   243e0:			; <UNDEFINED> instruction: 0x677b681b
   243e4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   243e8:	cdp	7, 10, cr15, cr12, cr1, {7}
   243ec:	ldrbtmi	r4, [sp], #-2639	; 0xfffff5b1
   243f0:			; <UNDEFINED> instruction: 0xf855462b
   243f4:	strmi	sl, [r4], -r2
   243f8:	ldrsbeq	pc, [r0, #-138]!	; 0xffffff76	; <UNPREDICTABLE>
   243fc:	strbne	r3, [r1, r2, lsl #8]
   24400:	cdp2	0, 13, cr15, cr2, cr4, {0}
   24404:	andeq	pc, r8, #-1073741823	; 0xc0000001
   24408:	stmdane	r5!, {r0, r4, r5, r9, sl, lr}
   2440c:	stclne	0, cr2, [fp, #12]!
   24410:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
   24414:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
   24418:	ldmdbeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   2441c:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
   24420:	svc	0x00caf7e1
   24424:	ldmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}
   24428:	ldmibvs	fp!, {r3, r5, r8, fp, ip, sp, pc}
   2442c:	cmnmi	r0, #50331648	; 0x3000000	; <UNPREDICTABLE>
   24430:	svcmi	0x0000f5b3
   24434:			; <UNDEFINED> instruction: 0xf8dad155
   24438:	stfcss	f4, [r1], {112}	; 0x70
   2443c:			; <UNDEFINED> instruction: 0xf8dfdd3c
   24440:			; <UNDEFINED> instruction: 0xf8dfb0f0
   24444:	ldrbtmi	sl, [fp], #240	; 0xf0
   24448:	strd	r4, [r1], -sl
   2444c:	eorsle	r2, r3, r1, lsl #24
   24450:	mvnscc	pc, #79	; 0x4f
   24454:	strtmi	r2, [r9], -r1, lsl #4
   24458:	strbmi	r9, [r0], -r3, lsl #8
   2445c:	andlt	pc, r8, sp, asr #17
   24460:	ldrmi	r9, [ip], #-1537	; 0xfffff9ff
   24464:	andge	pc, r0, sp, asr #17
   24468:	svc	0x0036f7e1
   2446c:			; <UNDEFINED> instruction: 0xf04f4629
   24470:	andcs	r3, r1, #-67108861	; 0xfc000003
   24474:	strls	r4, [r3], #-1608	; 0xfffff9b8
   24478:	andlt	pc, r8, sp, asr #17
   2447c:			; <UNDEFINED> instruction: 0xf8cd9601
   24480:			; <UNDEFINED> instruction: 0xf7e1a000
   24484:	strbmi	lr, [r1], -sl, lsr #30
   24488:			; <UNDEFINED> instruction: 0xf7e14648
   2448c:	stmdacs	r0, {r2, r3, r4, r5, r6, sl, fp, sp, lr, pc}
   24490:			; <UNDEFINED> instruction: 0xf7e2d0dc
   24494:	stmdavs	r3, {r1, r3, r4, r5, r7, r8, fp, sp, lr, pc}
   24498:	rsbsvs	r4, fp, r8, lsl r6
   2449c:	bl	1ee2428 <rpl_re_syntax_options@@Base+0x1e74948>
   244a0:	stmdbmi	r5!, {r0, r1, r3, r4, r5, r6, fp, sp, lr}
   244a4:	movwls	r4, #1610	; 0x64a
   244a8:			; <UNDEFINED> instruction: 0x46434479
   244ac:	andcs	r9, r1, r1
   244b0:			; <UNDEFINED> instruction: 0xf8b8f7fa
   244b4:	bicle	r2, fp, r1, lsl #24
   244b8:	strcs	r4, [r1], #-2848	; 0xfffff4e0
   244bc:	strtmi	r4, [r9], -r0, lsr #16
   244c0:			; <UNDEFINED> instruction: 0x4622447b
   244c4:	movwls	r4, #9336	; 0x2478
   244c8:			; <UNDEFINED> instruction: 0xf04f9000
   244cc:			; <UNDEFINED> instruction: 0x464033ff
   244d0:	strls	r9, [r3], #-1537	; 0xfffff9ff
   244d4:	svc	0x0000f7e1
   244d8:	ldrtmi	r4, [r0], -r1, asr #12
   244dc:	mrrc	7, 14, pc, r2, cr1	; <UNPREDICTABLE>
   244e0:	bmi	652a48 <rpl_re_syntax_options@@Base+0x5e4f68>
   244e4:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   244e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   244ec:	subsmi	r6, sl, fp, ror pc
   244f0:			; <UNDEFINED> instruction: 0x377cd113
   244f4:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
   244f8:			; <UNDEFINED> instruction: 0xf7e28ff0
   244fc:	stmdavs	r5, {r1, r2, r7, r8, fp, sp, lr, pc}
   24500:			; <UNDEFINED> instruction: 0xf7e14628
   24504:	ldmdbmi	r0, {r3, r6, r8, r9, fp, sp, lr, pc}
   24508:	ldrtmi	r4, [r2], -r3, asr #12
   2450c:	strls	r4, [r0, #-1145]	; 0xfffffb87
   24510:	strtmi	r9, [r0], -r1
   24514:			; <UNDEFINED> instruction: 0xf886f7fa
   24518:			; <UNDEFINED> instruction: 0xf7e1e7e3
   2451c:	svclt	0x0000ef88
   24520:	andeq	r1, r4, r0, lsl r7
   24524:	andeq	r0, r0, ip, asr #9
   24528:	strdeq	r1, [r4], -r2
   2452c:			; <UNDEFINED> instruction: 0x000004b4
   24530:	andeq	r6, r2, r2, lsl sl
   24534:	andeq	ip, r2, r4, ror #25
   24538:	andeq	ip, r2, ip, lsl #25
   2453c:	muleq	r2, r8, r9
   24540:	andeq	ip, r2, r8, ror #24
   24544:	strdeq	r1, [r4], -sl
   24548:	andeq	ip, r2, r8, lsr #24
   2454c:			; <UNDEFINED> instruction: 0x4604b510
   24550:			; <UNDEFINED> instruction: 0xf100b148
   24554:	andcc	r0, r4, r8, lsl #2
   24558:	blx	ffae255a <rpl_re_syntax_options@@Base+0xffa74a7a>
   2455c:	svclt	0x00181e04
   24560:			; <UNDEFINED> instruction: 0xf7e12401
   24564:			; <UNDEFINED> instruction: 0x4620ed36
   24568:	svclt	0x0000bd10
   2456c:	blmi	236d90 <rpl_re_syntax_options@@Base+0x1c92b0>
   24570:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   24574:			; <UNDEFINED> instruction: 0x3094f8d3
   24578:	stmdbmi	r6, {r0, r1, r3, r5, r8, ip, sp, pc}
   2457c:	ldmdavc	r2, {r1, r4, r6, fp, ip, lr}
   24580:	andvs	fp, r3, r2, lsl r1
   24584:	andvs	r4, r1, r0, ror r7
   24588:	svclt	0x00004770
   2458c:	andeq	r1, r4, r0, ror r5
   24590:			; <UNDEFINED> instruction: 0x000004b4
   24594:	ldrdeq	r0, [r0], -r0	; <UNPREDICTABLE>
   24598:	strlt	fp, [r8, #-352]	; 0xfffffea0
   2459c:	mcrr2	0, 0, pc, ip, cr0	; <UNPREDICTABLE>
   245a0:	blmi	190a68 <rpl_re_syntax_options@@Base+0x122f88>
   245a4:	ldmdavc	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   245a8:	andcs	fp, r0, #16, 2
   245ac:	stclt	0, cr7, [r8, #-360]	; 0xfffffe98
   245b0:	stclt	0, cr2, [r8, #-0]
   245b4:	ldrbmi	r2, [r0, -r0]!
   245b8:	andeq	r1, r4, ip, ror #23
   245bc:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   245c0:	tstlt	r8, r8, lsl r8
   245c4:	stcllt	0, cr15, [sl], #-16
   245c8:	svclt	0x00004770
   245cc:	andeq	r8, r4, sl, ror #28
   245d0:			; <UNDEFINED> instruction: 0x4604b538
   245d4:	blx	ff7625d4 <rpl_re_syntax_options@@Base+0xff6f4af4>
   245d8:	vstrmi.16	s22, [sl, #-144]	; 0xffffff70	; <UNPREDICTABLE>
   245dc:	stmdavs	fp!, {r0, r2, r3, r4, r5, r6, sl, lr}
   245e0:			; <UNDEFINED> instruction: 0x4621b133
   245e4:	pop	{r3, r4, r9, sl, lr}
   245e8:			; <UNDEFINED> instruction: 0xf0044038
   245ec:	ldclt	12, cr11, [r8, #-92]!	; 0xffffffa4
   245f0:	cdp2	7, 7, cr15, cr10, cr14, {7}
   245f4:	strmi	r4, [r3], -r1, lsr #12
   245f8:	ldrmi	r6, [r8], -r8, lsr #32
   245fc:	ldrhtmi	lr, [r8], -sp
   24600:	stclt	0, cr15, [ip], {4}
   24604:	andeq	r8, r4, ip, asr #28
   24608:	strdlt	fp, [r9], r0
   2460c:	bmi	a782b4 <rpl_re_syntax_options@@Base+0xa0a7d4>
   24610:	ldrbtmi	r4, [pc], #-2857	; 24618 <ASN1_STRING_length@plt+0x1ddb0>
   24614:	ldmdavs	r8!, {r1, r3, r4, r5, r6, sl, lr}
   24618:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2461c:			; <UNDEFINED> instruction: 0xf04f9307
   24620:	stmdacs	r0, {r8, r9}
   24624:			; <UNDEFINED> instruction: 0xf7eed038
   24628:	andcs	pc, r5, #1488	; 0x5d0
   2462c:	vstrge.16	s8, [r3, #-70]	; 0xffffffba	; <UNPREDICTABLE>
   24630:	bmi	908e38 <rpl_re_syntax_options@@Base+0x89b358>
   24634:	mcrmi	4, 1, r4, cr3, cr9, {3}
   24638:	ldrbtmi	r4, [lr], #-1146	; 0xfffffb86
   2463c:	strmi	r4, [r4], -r3, lsl #12
   24640:			; <UNDEFINED> instruction: 0xf7e12000
   24644:	strtmi	lr, [r2], -r6, lsr #28
   24648:	andcs	r4, r1, r1, lsl #12
   2464c:			; <UNDEFINED> instruction: 0xffeaf7f9
   24650:			; <UNDEFINED> instruction: 0x46296838
   24654:	cdp2	7, 2, cr15, cr4, cr14, {7}
   24658:	andcs	lr, r5, #10
   2465c:	andcs	r4, r0, r1, lsr r6
   24660:			; <UNDEFINED> instruction: 0xf7e19c03
   24664:	strtmi	lr, [r2], -sl, ror #25
   24668:	andcs	r4, r1, r1, lsl #12
   2466c:			; <UNDEFINED> instruction: 0xffdaf7f9
   24670:			; <UNDEFINED> instruction: 0xf7ee4628
   24674:	stmdacs	r0, {r0, r2, r3, r4, r9, sl, fp, ip, sp, lr, pc}
   24678:	ldmdbmi	r3, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   2467c:	ldrbtmi	r2, [r9], #-1
   24680:	mrc2	7, 7, pc, cr12, cr9, {7}
   24684:	blmi	336ed0 <rpl_re_syntax_options@@Base+0x2c93f0>
   24688:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2468c:	blls	1fe6fc <rpl_re_syntax_options@@Base+0x190c1c>
   24690:	qaddle	r4, sl, fp
   24694:	ldcllt	0, cr11, [r0, #36]!	; 0x24
   24698:	andcs	r4, r5, #212992	; 0x34000
   2469c:			; <UNDEFINED> instruction: 0xf7e14479
   246a0:	strmi	lr, [r1], -ip, asr #25
   246a4:			; <UNDEFINED> instruction: 0xf7f92001
   246a8:			; <UNDEFINED> instruction: 0xe7ebffbd
   246ac:	cdp	7, 11, cr15, cr14, cr1, {7}
   246b0:	andeq	r8, r4, r6, lsl lr
   246b4:	andeq	r1, r4, ip, asr #9
   246b8:	andeq	r0, r0, ip, asr #9
   246bc:	andeq	ip, r2, r4, ror #22
   246c0:	andeq	ip, r2, r4, asr #22
   246c4:	strdeq	r6, [r2], -r2
   246c8:	ldrdeq	sp, [r2], -lr
   246cc:	andeq	r1, r4, r8, asr r4
   246d0:	andeq	ip, r2, r4, asr #21
   246d4:	blcs	426e8 <_IO_stdin_used@@Base+0x3ea8>
   246d8:	ldrbtlt	sp, [r0], #104	; 0x68
   246dc:	ldcmi	6, cr4, [r5, #-8]!
   246e0:	and	r4, r6, sp, ror r4
   246e4:	blcc	a26f4 <rpl_re_syntax_options@@Base+0x34c14>
   246e8:	stmdavc	r3, {r2, r6, sl, fp, ip}^
   246ec:	suble	r2, r7, r0, lsl #22
   246f0:	blcs	975f78 <rpl_re_syntax_options@@Base+0x908498>
   246f4:	stmdavc	r4, {r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   246f8:	rscsle	r2, r3, r0, lsl #24
   246fc:	cdpcs	8, 0, cr7, cr0, cr6, {4}
   24700:	mcrrcs	0, 15, sp, r6, cr0
   24704:	mcrrcs	8, 4, sp, r0, cr11
   24708:			; <UNDEFINED> instruction: 0xf1a4d803
   2470c:	svccs	0x00090730
   24710:	cdpcs	8, 4, cr13, cr6, cr8, {7}
   24714:	mcrcs	8, 2, sp, cr0, cr8, {1}
   24718:			; <UNDEFINED> instruction: 0xf1a6d803
   2471c:	svccs	0x00090730
   24720:	mcrrcs	8, 14, sp, r0, cr0
   24724:			; <UNDEFINED> instruction: 0x0124bf9c
   24728:	ldrbteq	pc, [r0], #4	; <UNPREDICTABLE>
   2472c:			; <UNDEFINED> instruction: 0xf1a4d908
   24730:	svccs	0x00190761
   24734:	stccc	15, cr11, [r0], #-624	; 0xfffffd90
   24738:	lfmcc	f3, 1, [r7], #-912	; 0xfffffc70
   2473c:	rsclt	r0, r4, #36, 2
   24740:	svclt	0x009c2e40
   24744:	rscslt	r3, r6, #48, 28	; 0x300
   24748:			; <UNDEFINED> instruction: 0xf1a6d907
   2474c:	svccs	0x00190761
   24750:	mcrcc	15, 1, fp, cr0, cr12, {4}
   24754:	mrccc	2, 1, fp, cr7, cr6, {7}
   24758:	ldrtmi	fp, [r4], #-758	; 0xfffffd0a
   2475c:	sfmpl	f3, 1, [lr, #-912]!	; 0xfffffc70
   24760:			; <UNDEFINED> instruction: 0xf006400e
   24764:	stccs	6, cr0, [r0], {1}
   24768:	strcs	fp, [r1], -r8, lsl #30
   2476c:			; <UNDEFINED> instruction: 0xd1b92e00
   24770:	strtmi	r3, [r3], -r2
   24774:	blcc	a2784 <rpl_re_syntax_options@@Base+0x34ca4>
   24778:	stmdavc	r3, {r2, r6, sl, fp, ip}^
   2477c:			; <UNDEFINED> instruction: 0xd1b72b00
   24780:	andsvc	r2, r3, r0, lsl #6
   24784:			; <UNDEFINED> instruction: 0x4770bcf0
   24788:	strbeq	pc, [r1, -r6, lsr #3]!	; <UNPREDICTABLE>
   2478c:	stmiale	r9!, {r0, r2, r8, r9, sl, fp, sp}
   24790:	svclt	0x009c2c40
   24794:			; <UNDEFINED> instruction: 0xf0040124
   24798:	ldmible	r1, {r4, r5, r6, r7, sl}^
   2479c:			; <UNDEFINED> instruction: 0xf1a4e7c7
   247a0:	svccs	0x00050761
   247a4:	mcrcs	8, 2, sp, cr6, cr14, {4}
   247a8:			; <UNDEFINED> instruction: 0xe7edd9b5
   247ac:	andvc	r2, r3, r0, lsl #6
   247b0:	svclt	0x00004770
   247b4:	strdeq	ip, [r2], -ip	; <UNPREDICTABLE>
   247b8:			; <UNDEFINED> instruction: 0x4605b538
   247bc:	strmi	r6, [r4], -r0, lsl #18
   247c0:			; <UNDEFINED> instruction: 0xf7e1b110
   247c4:	mcrrne	12, 12, lr, r4, cr0
   247c8:	tstlt	r8, r8, ror #18
   247cc:	ldc	7, cr15, [sl], #900	; 0x384
   247d0:	strmi	r3, [r4], #-1025	; 0xfffffbff
   247d4:	tstlt	r8, r8, lsr #19
   247d8:	ldc	7, cr15, [r4], #900	; 0x384
   247dc:	strmi	r3, [r4], #-1025	; 0xfffffbff
   247e0:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   247e4:			; <UNDEFINED> instruction: 0x4606b5f8
   247e8:	strmi	r6, [ip], -r7, lsl #18
   247ec:	ldrtmi	fp, [r8], -pc, ror #2
   247f0:			; <UNDEFINED> instruction: 0xf7e1460d
   247f4:			; <UNDEFINED> instruction: 0x232feca8
   247f8:			; <UNDEFINED> instruction: 0xf8054639
   247fc:	strmi	r3, [r4], -r1, lsl #22
   24800:	strtmi	r4, [r8], -r2, lsl #12
   24804:			; <UNDEFINED> instruction: 0xf7e1442c
   24808:	ldmdbvs	r7!, {r1, r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}^
   2480c:	ldrtmi	fp, [r8], -pc, ror #2
   24810:			; <UNDEFINED> instruction: 0xf7e14625
   24814:	teqcs	fp, #152, 24	; 0x9800
   24818:			; <UNDEFINED> instruction: 0xf8054639
   2481c:	strmi	r3, [r4], -r1, lsl #22
   24820:	strtmi	r4, [r8], -r2, lsl #12
   24824:			; <UNDEFINED> instruction: 0xf7e1442c
   24828:	ldmibvs	r5!, {r1, r2, r3, r5, r7, sl, fp, sp, lr, pc}
   2482c:	strtmi	fp, [r8], -r5, ror #2
   24830:	stc	7, cr15, [r8], {225}	; 0xe1
   24834:			; <UNDEFINED> instruction: 0x4629233f
   24838:	strtmi	r4, [r0], -r2, lsl #12
   2483c:	blcc	a2844 <rpl_re_syntax_options@@Base+0x34d64>
   24840:	ldrhtmi	lr, [r8], #141	; 0x8d
   24844:	ldclt	7, cr15, [ip], {225}	; 0xe1
   24848:	svclt	0x0000bdf8
   2484c:	movwne	lr, #6608	; 0x19d0
   24850:	addmi	fp, fp, #16, 10	; 0x4000000
   24854:	stmdavs	r0, {r2, r9, sl, lr}
   24858:	subeq	sp, r9, sl, lsl #22
   2485c:	svclt	0x00b82910
   24860:	addmi	r2, fp, #16, 2
   24864:	strdvs	sp, [r1], #-169	; 0xffffff57	; <UNPREDICTABLE>
   24868:			; <UNDEFINED> instruction: 0xf87ef010
   2486c:	eorvs	r6, r0, r3, lsr #17
   24870:	strbpl	r2, [r2], #512	; 0x200
   24874:	svclt	0x0000bd10
   24878:			; <UNDEFINED> instruction: 0x4605b538
   2487c:	andcc	lr, r1, #3424256	; 0x344000
   24880:	stmdavs	r8, {r2, r3, r9, sl, lr}
   24884:	blle	2f52f4 <rpl_re_syntax_options@@Base+0x287814>
   24888:	blcs	4249fc <rpl_re_syntax_options@@Base+0x3b6f1c>
   2488c:	tstcs	r0, #184, 30	; 0x2e0
   24890:	ble	ffe75300 <rpl_re_syntax_options@@Base+0xffe07820>
   24894:	rsbvs	r4, r3, r9, lsl r6
   24898:			; <UNDEFINED> instruction: 0xf866f010
   2489c:	eorvs	r6, r0, r2, lsr #17
   248a0:	strtmi	r5, [r0], -r5, lsl #9
   248a4:	movwcc	r6, #6307	; 0x18a3
   248a8:	pop	{r0, r1, r5, r7, sp, lr}
   248ac:			; <UNDEFINED> instruction: 0xe7cd4038
   248b0:			; <UNDEFINED> instruction: 0x460cb5f8
   248b4:			; <UNDEFINED> instruction: 0xf7e14606
   248b8:	bicslt	lr, r0, r6, asr #24
   248bc:			; <UNDEFINED> instruction: 0x3701e9d4
   248c0:	ldmdane	sl!, {r0, r2, r9, sl, lr}
   248c4:	addsmi	r6, sl, #32, 16	; 0x200000
   248c8:	subseq	sp, fp, fp, lsl #26
   248cc:	svclt	0x00b82b10
   248d0:	addsmi	r2, sl, #16, 6	; 0x40000000
   248d4:			; <UNDEFINED> instruction: 0x4619dcf9
   248d8:			; <UNDEFINED> instruction: 0xf0106063
   248dc:	stmiavs	r7!, {r0, r2, r6, fp, ip, sp, lr, pc}
   248e0:	strtmi	r6, [sl], -r0, lsr #32
   248e4:			; <UNDEFINED> instruction: 0x46314438
   248e8:	mcrr	7, 14, pc, ip, cr1	; <UNPREDICTABLE>
   248ec:	strtmi	r6, [sl], #-2210	; 0xfffff75e
   248f0:	strtmi	r6, [r0], -r2, lsr #1
   248f4:	ldrhtmi	lr, [r8], #141	; 0x8d
   248f8:	svclt	0x0000e7a8
   248fc:	blcs	11c2a10 <rpl_re_syntax_options@@Base+0x1154f30>
   24900:	blcs	105a92c <rpl_re_syntax_options@@Base+0xfece4c>
   24904:			; <UNDEFINED> instruction: 0xf1a3d80b
   24908:	bcs	2651d0 <rpl_re_syntax_options@@Base+0x1f76f0>
   2490c:			; <UNDEFINED> instruction: 0x2325d907
   24910:	andvc	r2, fp, r1
   24914:			; <UNDEFINED> instruction: 0xf1a34770
   24918:	bcs	1652a4 <rpl_re_syntax_options@@Base+0xf77c4>
   2491c:	stmvc	r2, {r0, r1, r2, r4, r5, r6, r7, fp, ip, lr, pc}
   24920:	stmdale	fp!, {r1, r2, r6, r9, fp, sp}
   24924:	stmdale	r3, {r6, r9, fp, sp}
   24928:	eorseq	pc, r0, r2, lsr #3
   2492c:	stmiale	lr!, {r0, r3, fp, sp}^
   24930:	svclt	0x009c2b40
   24934:			; <UNDEFINED> instruction: 0xf003011b
   24938:	stmdble	r8, {r4, r5, r6, r7, r8, r9}
   2493c:	rsbeq	pc, r1, r3, lsr #3
   24940:	svclt	0x009c2819
   24944:	sbcslt	r3, fp, #32, 22	; 0x8000
   24948:	tsteq	fp, r7, lsr fp
   2494c:	bcs	10514c0 <rpl_re_syntax_options@@Base+0xfe39e0>
   24950:	bcc	c547c8 <rpl_re_syntax_options@@Base+0xbe6ce8>
   24954:	stmdble	r7, {r1, r4, r6, r7, r9, ip, sp, pc}
   24958:	rsbeq	pc, r1, r2, lsr #3
   2495c:	svclt	0x009c2819
   24960:	sbcslt	r3, r2, #32, 20	; 0x20000
   24964:	sbcslt	r3, r2, #225280	; 0x37000
   24968:	bmi	2359bc <rpl_re_syntax_options@@Base+0x1c7edc>
   2496c:	ldrbtmi	fp, [sl], #-731	; 0xfffffd25
   24970:	ldclpl	0, cr7, [r3], {11}
   24974:	strble	r0, [sl], #2011	; 0x7db
   24978:	ldrbmi	r2, [r0, -r3]!
   2497c:	rsbeq	pc, r1, r2, lsr #3
   24980:	ldmible	r5, {r0, r2, fp, sp}^
   24984:	andcs	r2, r1, r5, lsr #6
   24988:	ldrbmi	r7, [r0, -fp]!
   2498c:	andeq	ip, r2, lr, ror #22
   24990:	mvnsmi	lr, #737280	; 0xb4000
   24994:	stmdavc	r3, {r0, r1, r2, r9, sl, lr}
   24998:	eorsle	r2, sp, r0, lsl #22
   2499c:	strmi	r4, [sp], -r3, lsr #28
   249a0:	tstcs	r0, r4, lsl #12
   249a4:	cfldrdpl	mvd4, [r3], #504	; 0x1f8
   249a8:			; <UNDEFINED> instruction: 0xf814421d
   249ac:	svclt	0x00183f01
   249b0:	blcs	30dc0 <ASN1_STRING_length@plt+0x2a558>
   249b4:	cmnlt	r9, #-1073741763	; 0xc000003d
   249b8:	strmi	r1, [ip], #-3044	; 0xfffff41c
   249bc:			; <UNDEFINED> instruction: 0xf00f1c60
   249c0:	ldmdavc	fp!, {r0, r1, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   249c4:			; <UNDEFINED> instruction: 0xf8dfb37b
   249c8:	ldrtmi	lr, [lr], -r8, rrx
   249cc:	ldrdhi	pc, [r4], #-143	; 0xffffff71	; <UNPREDICTABLE>
   249d0:	ldrbtmi	r4, [lr], #1538	; 0x602
   249d4:	stmdbeq	r5!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   249d8:			; <UNDEFINED> instruction: 0xf81e44f8
   249dc:			; <UNDEFINED> instruction: 0xf0034003
   249e0:	b	13e6624 <rpl_re_syntax_options@@Base+0x1378b44>
   249e4:			; <UNDEFINED> instruction: 0x46111c13
   249e8:	svclt	0x000d4225
   249ec:	blcc	a29f8 <rpl_re_syntax_options@@Base+0x34f18>
   249f0:	andls	pc, r0, r2, lsl #17
   249f4:	andcc	pc, r7, r8, lsl r8	; <UNPREDICTABLE>
   249f8:	svclt	0x001c460a
   249fc:	andne	pc, ip, r8, lsl r8	; <UNPREDICTABLE>
   24a00:			; <UNDEFINED> instruction: 0xf8167093
   24a04:	svclt	0x001c3f01
   24a08:	andcc	r7, r3, #81	; 0x51
   24a0c:	mvnle	r2, r0, lsl #22
   24a10:	andsvc	r2, r3, r0, lsl #6
   24a14:	mvnshi	lr, #12386304	; 0xbd0000
   24a18:	bcs	36300 <ASN1_STRING_length@plt+0x2fa98>
   24a1c:	pop	{r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   24a20:			; <UNDEFINED> instruction: 0xf01043f8
   24a24:	strmi	fp, [r2], -r9, asr #16
   24a28:	svclt	0x0000e7f2
   24a2c:	andeq	ip, r2, r8, lsr fp
   24a30:	andeq	ip, r2, sl, lsl #22
   24a34:			; <UNDEFINED> instruction: 0x000272bc
   24a38:			; <UNDEFINED> instruction: 0x4604b510
   24a3c:			; <UNDEFINED> instruction: 0xf7e16880
   24a40:	stmdbvs	r0!, {r3, r6, r7, r9, fp, sp, lr, pc}
   24a44:	b	ff1629d0 <rpl_re_syntax_options@@Base+0xff0f4ef0>
   24a48:			; <UNDEFINED> instruction: 0xf7e16820
   24a4c:	stmdbvs	r0!, {r1, r6, r7, r9, fp, sp, lr, pc}^
   24a50:	b	fefe29dc <rpl_re_syntax_options@@Base+0xfef74efc>
   24a54:			; <UNDEFINED> instruction: 0xf7e169a0
   24a58:	stmibvs	r0!, {r2, r3, r4, r5, r7, r9, fp, sp, lr, pc}^
   24a5c:	b	fee629e8 <rpl_re_syntax_options@@Base+0xfedf4f08>
   24a60:			; <UNDEFINED> instruction: 0xf7e16aa0
   24a64:	bvs	ff85f544 <rpl_re_syntax_options@@Base+0xff7f1a64>
   24a68:	b	fece29f4 <rpl_re_syntax_options@@Base+0xfec74f14>
   24a6c:			; <UNDEFINED> instruction: 0xf7e16a20
   24a70:	bvs	185f538 <rpl_re_syntax_options@@Base+0x17f1a58>
   24a74:	b	feb62a00 <rpl_re_syntax_options@@Base+0xfeaf4f20>
   24a78:	pop	{r5, r9, sl, lr}
   24a7c:			; <UNDEFINED> instruction: 0xf7e14010
   24a80:	svclt	0x0000baa5
   24a84:	svcmi	0x00f0e92d
   24a88:	stcmi	0, cr11, [r4, #524]	; 0x20c
   24a8c:	stcmi	15, cr10, [r4], {0}
   24a90:	blmi	fe135c8c <rpl_re_syntax_options@@Base+0xfe0c81ac>
   24a94:	ldrbtmi	r5, [fp], #-2348	; 0xfffff6d4
   24a98:	stmdavs	r4!, {r0, r2, r4, r9, sl, lr}
   24a9c:			; <UNDEFINED> instruction: 0xf04f607c
   24aa0:	cfstrsmi	mvf0, [r1], {0}
   24aa4:	andls	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   24aa8:	andcc	pc, r0, #14221312	; 0xd90000
   24aac:			; <UNDEFINED> instruction: 0xf0002b00
   24ab0:	blcs	84d5c <rpl_re_syntax_options@@Base+0x1727c>
   24ab4:			; <UNDEFINED> instruction: 0xf04fbf0c
   24ab8:			; <UNDEFINED> instruction: 0xf04f0a02
   24abc:			; <UNDEFINED> instruction: 0xf8990a04
   24ac0:	tstlt	fp, r4, lsl #4
   24ac4:	beq	260bf4 <rpl_re_syntax_options@@Base+0x1f3114>
   24ac8:	strmi	r1, [r1], -lr, lsl #20
   24acc:	movweq	pc, #33030	; 0x8106	; <UNPREDICTABLE>
   24ad0:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
   24ad4:	bl	feb763a4 <rpl_re_syntax_options@@Base+0xfeb088c4>
   24ad8:	strbtmi	r0, [ip], -r3, lsl #26
   24adc:	ldmeq	r4, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   24ae0:			; <UNDEFINED> instruction: 0xf7e14620
   24ae4:	tstcs	r0, r0, asr fp
   24ae8:			; <UNDEFINED> instruction: 0xf8064620
   24aec:			; <UNDEFINED> instruction: 0xf7ff1038
   24af0:			; <UNDEFINED> instruction: 0x4620fdf1
   24af4:	bl	9e2a80 <rpl_re_syntax_options@@Base+0x974fa0>
   24af8:	bl	12eb08 <rpl_re_syntax_options@@Base+0xc1028>
   24afc:			; <UNDEFINED> instruction: 0xf0000600
   24b00:	adcsmi	r8, r4, #169	; 0xa9
   24b04:			; <UNDEFINED> instruction: 0xf0804680
   24b08:	stmdavc	r3!, {r0, r2, r4, r5, r7, pc}
   24b0c:	andne	pc, r5, #10027008	; 0x990000
   24b10:	stmdami	r6!, {r1, r5, r6, sl, fp, ip}^
   24b14:	bleq	60c58 <quoting_style_vals@@Base+0xda54>
   24b18:	cmplt	r1, r8, ror r4
   24b1c:	svceq	0x0080f013
   24b20:	addsmi	sp, r6, #7
   24b24:	bleq	a0f58 <rpl_re_syntax_options@@Base+0x33478>
   24b28:			; <UNDEFINED> instruction: 0xf812d90b
   24b2c:	stmdbcs	r0, {r0, r8, r9, fp, ip, sp}
   24b30:	strmi	sp, [r3], #-500	; 0xfffffe0c
   24b34:			; <UNDEFINED> instruction: 0x3100f893
   24b38:	svceq	0x000aea13
   24b3c:	addsmi	sp, r6, #1073741884	; 0x4000003c
   24b40:	stmiavs	fp!, {r0, r1, r4, r5, r6, r7, fp, ip, lr, pc}
   24b44:	stmdaeq	fp, {r3, r8, r9, fp, sp, lr, pc}^
   24b48:	bl	fecf4 <rpl_re_syntax_options@@Base+0x91214>
   24b4c:	stmdavs	r8!, {r3, r9}
   24b50:	sfmle	f4, 4, [sl, #-552]	; 0xfffffdd8
   24b54:	ldmdbcs	r0, {r0, r3, r6}
   24b58:			; <UNDEFINED> instruction: 0x2110bfb8
   24b5c:	lfmle	f4, 2, [r9], #552	; 0x228
   24b60:			; <UNDEFINED> instruction: 0xf00f6069
   24b64:	stmiavs	fp!, {r0, r8, r9, sl, fp, ip, sp, lr, pc}
   24b68:	ldrmi	r6, [r8], #-40	; 0xffffffd8
   24b6c:	svceq	0x0000f1bb
   24b70:	addhi	pc, fp, r0
   24b74:	eorle	r4, sp, #180, 4	; 0x4000000b
   24b78:			; <UNDEFINED> instruction: 0x3c01494d
   24b7c:	teqgt	r4, pc	; <illegal shifter operand>	; <UNPREDICTABLE>
   24b80:	ldrbtmi	r3, [r9], #-3585	; 0xfffff1ff
   24b84:	cdpeq	0, 2, cr15, cr5, cr15, {2}
   24b88:			; <UNDEFINED> instruction: 0xe01044fc
   24b8c:	ldrle	r0, [r4, #-1562]	; 0xfffff9e6
   24b90:			; <UNDEFINED> instruction: 0xf003091a
   24b94:	adcmi	r0, r6, #1006632960	; 0x3c000000
   24b98:	and	pc, r0, r0, lsl #17
   24b9c:			; <UNDEFINED> instruction: 0xf1005c8a
   24ba0:	stclpl	0, cr0, [fp], {3}
   24ba4:	stccs	8, cr15, [r2], {-0}
   24ba8:	stccc	8, cr15, [r1], {-0}
   24bac:			; <UNDEFINED> instruction: 0xf899d011
   24bb0:			; <UNDEFINED> instruction: 0xf8142205
   24bb4:	bcs	347c0 <ASN1_STRING_length@plt+0x2df58>
   24bb8:	bl	359360 <rpl_re_syntax_options@@Base+0x2eb880>
   24bbc:			; <UNDEFINED> instruction: 0xf8920203
   24bc0:	b	4acfc8 <rpl_re_syntax_options@@Base+0x43f4e8>
   24bc4:	svclt	0x00080f0a
   24bc8:	blcc	a2bd0 <rpl_re_syntax_options@@Base+0x350f0>
   24bcc:	adcmi	sp, r6, #224, 2	; 0x38
   24bd0:	stmiavs	fp!, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   24bd4:	andne	pc, r8, #14221312	; 0xd90000
   24bd8:	bcs	6c508 <numurls@@Base+0xde4>
   24bdc:	bl	114a04 <rpl_re_syntax_options@@Base+0xa6f24>
   24be0:	ldmdble	r2, {r3}
   24be4:	strtmi	r6, [r8], -r8, lsr #1
   24be8:	mrc2	7, 1, pc, cr0, cr15, {7}
   24bec:	blmi	b374bc <rpl_re_syntax_options@@Base+0xac99dc>
   24bf0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   24bf4:	ldmdavs	fp!, {r1, r3, r4, fp, sp, lr}^
   24bf8:	qdaddle	r4, sl, ip
   24bfc:	ldrtmi	r3, [sp], ip, lsl #14
   24c00:	svchi	0x00f0e8bd
   24c04:	beq	a0d48 <rpl_re_syntax_options@@Base+0x33268>
   24c08:	stmdavs	sl!, {r0, r3, r4, r6, r8, r9, sl, sp, lr, pc}
   24c0c:	andeq	lr, r8, r3, lsl #22
   24c10:	strmi	r4, [r2], #-1043	; 0xfffffbed
   24c14:	rscle	r4, r5, #805306377	; 0x30000009
   24c18:	ands	r4, r0, sl, lsl r6
   24c1c:	msreq	SPSR_c, r3, lsr #3
   24c20:	svclt	0x009c2919
   24c24:	sbcslt	r3, fp, #32, 22	; 0x8000
   24c28:	stccc	8, cr15, [r1], {2}
   24c2c:	stmdavs	r9!, {r0, r1, r3, r5, r7, fp, sp, lr}
   24c30:	andeq	lr, r8, r3, lsl #22
   24c34:	addsmi	r4, r1, #16777216	; 0x1000000
   24c38:			; <UNDEFINED> instruction: 0xf8d9d9d4
   24c3c:	stmdbcs	r1, {r3, r9, ip}
   24c40:	blcc	a2c90 <rpl_re_syntax_options@@Base+0x351b0>
   24c44:			; <UNDEFINED> instruction: 0xf1a3d1ea
   24c48:	ldmdbcs	r9, {r0, r6, r8}
   24c4c:			; <UNDEFINED> instruction: 0x3320bf9c
   24c50:	ubfx	fp, fp, #5, #10
   24c54:	blcs	bc2ce8 <rpl_re_syntax_options@@Base+0xb55208>
   24c58:	svcge	0x0053f47f
   24c5c:	blcs	bc2df0 <rpl_re_syntax_options@@Base+0xb55310>
   24c60:	svcge	0x004ff47f
   24c64:			; <UNDEFINED> instruction: 0xf04f4c15
   24c68:			; <UNDEFINED> instruction: 0x23250806
   24c6c:	bl	135e64 <rpl_re_syntax_options@@Base+0xc8384>
   24c70:	strb	r0, [fp, -r8, lsl #12]
   24c74:	movwne	lr, #6613	; 0x19d5
   24c78:	stmdavs	r8!, {r1, r3, r4, fp, ip}
   24c7c:	svclt	0x00b84291
   24c80:	bleq	60dc4 <quoting_style_vals@@Base+0xdbc0>
   24c84:	svcge	0x0066f6ff
   24c88:			; <UNDEFINED> instruction: 0x46214418
   24c8c:			; <UNDEFINED> instruction: 0xf7e14642
   24c90:	stmiavs	fp!, {r1, r3, r4, r5, r6, r9, fp, sp, lr, pc}
   24c94:			; <UNDEFINED> instruction: 0xf7e1e79e
   24c98:	svclt	0x0000ebca
   24c9c:	andeq	r1, r4, r0, asr r0
   24ca0:	andeq	r0, r0, ip, asr #9
   24ca4:	andeq	r1, r4, sl, asr #32
   24ca8:			; <UNDEFINED> instruction: 0x000004b4
   24cac:	andeq	ip, r2, r4, asr #19
   24cb0:	andeq	r7, r2, r2, lsl r1
   24cb4:	andeq	ip, r2, r4, asr r9
   24cb8:	strdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   24cbc:	andeq	ip, r2, r4, asr #10
   24cc0:			; <UNDEFINED> instruction: 0x4604b5f8
   24cc4:	blcs	42cd8 <_IO_stdin_used@@Base+0x4498>
   24cc8:	ldcmi	0, cr13, [lr, #-288]!	; 0xfffffee0
   24ccc:	andcs	r4, r0, r1, lsl #12
   24cd0:			; <UNDEFINED> instruction: 0x461a447d
   24cd4:			; <UNDEFINED> instruction: 0xf8112a25
   24cd8:	suble	r3, r1, r1, lsl #30
   24cdc:			; <UNDEFINED> instruction: 0xf0025caa
   24ce0:	bcs	a54f4 <rpl_re_syntax_options@@Base+0x37a14>
   24ce4:	blcs	58e1c <quoting_style_vals@@Base+0x5c18>
   24ce8:	stmdacs	r0, {r0, r1, r4, r5, r6, r7, r8, ip, lr, pc}
   24cec:	blne	298dcc <rpl_re_syntax_options@@Base+0x22b2ec>
   24cf0:	subeq	lr, r0, r1, lsl #22
   24cf4:			; <UNDEFINED> instruction: 0xf00f3001
   24cf8:	stmdavc	r3!, {r0, r1, r4, r9, sl, fp, ip, sp, lr, pc}
   24cfc:	subsle	r2, lr, r0, lsl #22
   24d00:	strcc	r4, [r1], #-3377	; 0xfffff2cf
   24d04:			; <UNDEFINED> instruction: 0x46024e31
   24d08:			; <UNDEFINED> instruction: 0x2725447d
   24d0c:	and	r4, r9, lr, ror r4
   24d10:			; <UNDEFINED> instruction: 0xf0015cf1
   24d14:	stmdbcs	r2, {r0, r1, r8}
   24d18:			; <UNDEFINED> instruction: 0xf802d00e
   24d1c:			; <UNDEFINED> instruction: 0xf8143b01
   24d20:	biclt	r3, r3, r1, lsl #22
   24d24:	mvnsle	r2, r5, lsr #22
   24d28:	stmdbcs	r6, {r0, r5, fp, ip, sp, lr}^
   24d2c:	stmdbcs	r0, {r0, r1, r2, r4, r5, fp, ip, lr, pc}^
   24d30:	ldmdbcc	r0!, {r3, r4, r5, fp, ip, lr, pc}
   24d34:	ldmdble	r5!, {r0, r3, r8, fp, sp}
   24d38:			; <UNDEFINED> instruction: 0xf0030919
   24d3c:	andsvc	r0, r7, pc, lsl #6
   24d40:	sfmpl	f3, 2, [fp], #12
   24d44:			; <UNDEFINED> instruction: 0xf8025c69
   24d48:			; <UNDEFINED> instruction: 0xf8143c01
   24d4c:			; <UNDEFINED> instruction: 0xf8023b01
   24d50:	blcs	2bd60 <ASN1_STRING_length@plt+0x254f8>
   24d54:	strmi	sp, [r4], -r6, ror #3
   24d58:	andsvc	r2, r3, r0, lsl #6
   24d5c:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   24d60:	ldmdale	r1, {r1, r2, r6, r8, r9, fp, sp}
   24d64:	stmdale	r3, {r6, r8, r9, fp, sp}
   24d68:	eorseq	pc, r0, #-1073741784	; 0xc0000028
   24d6c:	stmdale	r7, {r0, r3, r9, fp, sp}
   24d70:	bcs	11c2ea0 <rpl_re_syntax_options@@Base+0x11553c0>
   24d74:	bcs	105adb4 <rpl_re_syntax_options@@Base+0xfed2d4>
   24d78:	bcc	c5b054 <rpl_re_syntax_options@@Base+0xbed574>
   24d7c:	ldmible	r2!, {r0, r3, r9, fp, sp}
   24d80:	blcs	30d8c <ASN1_STRING_length@plt+0x2a524>
   24d84:	ldr	sp, [r0, r5, lsr #3]!
   24d88:	rsbeq	pc, r1, #-1073741784	; 0xc0000028
   24d8c:	stmible	pc!, {r0, r2, r9, fp, sp}^	; <UNPREDICTABLE>
   24d90:	ldrb	r3, [r6, r1]!
   24d94:	bcs	173720 <rpl_re_syntax_options@@Base+0x105c40>
   24d98:	andcc	sp, r1, r5, lsr #19
   24d9c:	stmdbcc	r1!, {r0, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   24da0:	stmiale	r9, {r0, r2, r8, fp, sp}^
   24da4:	stmdbcs	r6, {r0, r5, r6, fp, ip, sp, lr}^
   24da8:	stmdbcs	r0, {r0, r2, fp, ip, lr, pc}^
   24dac:	ldmdbcc	r0!, {r0, r2, r4, r5, r7, fp, ip, lr, pc}
   24db0:	stmiale	r1, {r0, r3, r8, fp, sp}^
   24db4:	stmdbcc	r1!, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}^
   24db8:	pople	{r0, r2, r8, fp, sp}
   24dbc:	strmi	lr, [r2], -sp, lsr #15
   24dc0:	svclt	0x0000e7c9
   24dc4:	andeq	ip, r2, ip, lsl #16
   24dc8:	andeq	r6, r2, ip, lsl #31
   24dcc:	ldrdeq	ip, [r2], -r0
   24dd0:	ldrbt	r2, [pc], #-256	; 24dd8 <ASN1_STRING_length@plt+0x1e570>
   24dd4:	ldrbt	r2, [sp], #-257	; 0xfffffeff
   24dd8:	mrscs	r2, R10_usr
   24ddc:	svclt	0x0000e5d8
   24de0:	mrscs	r2, R11_usr
   24de4:	svclt	0x0000e5d4
   24de8:	cfldr32mi	mvfx11, [r1, #-992]	; 0xfffffc20
   24dec:	stmdavs	ip!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   24df0:			; <UNDEFINED> instruction: 0x4607b1dc
   24df4:	and	r2, r2, r0, lsl #12
   24df8:	strcc	r6, [r1], -ip, ror #16
   24dfc:	strtmi	fp, [r0], -ip, lsr #3
   24e00:			; <UNDEFINED> instruction: 0xf7e13510
   24e04:	strtmi	lr, [r1], -r0, lsr #19
   24e08:	ldrtmi	r4, [r8], -r2, lsl #12
   24e0c:	mcrr2	0, 0, pc, ip, cr9	; <UNPREDICTABLE>
   24e10:	mvnsle	r2, r0, lsl #16
   24e14:	ldrbtmi	r4, [fp], #-2823	; 0xfffff4f9
   24e18:	movwne	lr, #27395	; 0x6b03
   24e1c:			; <UNDEFINED> instruction: 0xf01368db
   24e20:	svclt	0x000c0f01
   24e24:	andcs	r4, r4, r0, lsr r6
   24e28:	strdcs	fp, [r4], -r8
   24e2c:	svclt	0x0000bdf8
   24e30:			; <UNDEFINED> instruction: 0x000413b0
   24e34:	andeq	r1, r4, r6, lsl #7
   24e38:			; <UNDEFINED> instruction: 0xb3bb7803
   24e3c:	stmdale	sp!, {r1, r3, r4, r6, r8, r9, fp, sp}
   24e40:	stmdale	r7, {r6, r8, r9, fp, sp}
   24e44:	eorseq	pc, r0, #-1073741784	; 0xc0000028
   24e48:	stmdble	r3, {r0, r3, r9, fp, sp}
   24e4c:			; <UNDEFINED> instruction: 0xf0133b2b
   24e50:	strdle	r0, [fp, -sp]!
   24e54:	andcc	r7, r1, r3, asr #16
   24e58:	ldrlt	fp, [r0], #-835	; 0xfffffcbd
   24e5c:	blcs	105ce88 <rpl_re_syntax_options@@Base+0xfef3a8>
   24e60:	stmdbcs	r9, {r2, fp, ip, lr, pc}
   24e64:			; <UNDEFINED> instruction: 0xf014d902
   24e68:	strdle	r0, [pc, -sp]
   24e6c:	svccc	0x0001f810
   24e70:	blcs	16d1644 <rpl_re_syntax_options@@Base+0x1663b64>
   24e74:	strteq	pc, [fp], #-419	; 0xfffffe5d
   24e78:	teqeq	r0, r3, lsr #3	; <UNPREDICTABLE>
   24e7c:	rsbeq	pc, r1, #-1073741784	; 0xc0000028
   24e80:	bcs	69b63c <rpl_re_syntax_options@@Base+0x62db5c>
   24e84:			; <UNDEFINED> instruction: 0xf014d9f2
   24e88:	strdle	r0, [pc], #253	; <UNPREDICTABLE>
   24e8c:	eorseq	pc, sl, r3, lsr #3
   24e90:	blmi	16300c <rpl_re_syntax_options@@Base+0xf552c>
   24e94:			; <UNDEFINED> instruction: 0xf080fab0
   24e98:	ldrbmi	r0, [r0, -r0, asr #18]!
   24e9c:	rsbeq	pc, r1, #-1073741784	; 0xc0000028
   24ea0:	ldmible	r7, {r0, r3, r4, r9, fp, sp}^
   24ea4:			; <UNDEFINED> instruction: 0xf0133b2b
   24ea8:	ldrshle	r0, [r3], #253	; 0xfd
   24eac:	ldrbmi	r2, [r0, -r0]!
   24eb0:			; <UNDEFINED> instruction: 0xf85d4618
   24eb4:	ldrbmi	r4, [r0, -r4, lsl #22]!
   24eb8:			; <UNDEFINED> instruction: 0xf7ffb508
   24ebc:	stmdacc	r4, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   24ec0:	andcs	fp, r1, r8, lsl pc
   24ec4:	svclt	0x0000bd08
   24ec8:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   24ecc:	movwne	lr, #2819	; 0xb03
   24ed0:			; <UNDEFINED> instruction: 0x47706898
   24ed4:	ldrdeq	r1, [r4], -r2
   24ed8:	ldrbtmi	r4, [fp], #-2820	; 0xfffff4fc
   24edc:	andne	lr, r0, r3, lsl #22
   24ee0:			; <UNDEFINED> instruction: 0xf04368c3
   24ee4:	sbcvs	r0, r3, r1, lsl #6
   24ee8:	svclt	0x00004770
   24eec:	andeq	r1, r4, r2, asr #5
   24ef0:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   24ef4:	movwne	lr, #2819	; 0xb03
   24ef8:			; <UNDEFINED> instruction: 0x47706858
   24efc:	andeq	r1, r4, sl, lsr #5
   24f00:			; <UNDEFINED> instruction: 0x4604b538
   24f04:			; <UNDEFINED> instruction: 0xff70f7ff
   24f08:	tstle	r5, r4, lsl #16
   24f0c:			; <UNDEFINED> instruction: 0x46204919
   24f10:			; <UNDEFINED> instruction: 0xf7e14479
   24f14:	addmi	lr, r4, #18944	; 0x4a00
   24f18:	andle	r4, sp, r5, lsl #12
   24f1c:	stmdavc	r3, {r4, r8, ip, sp, pc}
   24f20:	andle	r2, fp, sl, lsr fp
   24f24:			; <UNDEFINED> instruction: 0x46214814
   24f28:	ldrhtmi	lr, [r8], -sp
   24f2c:			; <UNDEFINED> instruction: 0xf0034478
   24f30:	stmvc	r3, {r0, r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
   24f34:	tstle	r4, pc, lsr #22
   24f38:	ldclt	0, cr2, [r8, #-0]
   24f3c:	blcs	c03050 <rpl_re_syntax_options@@Base+0xb95570>
   24f40:	stmdbmi	lr, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
   24f44:	ldrbtmi	r1, [r9], #-3176	; 0xfffff398
   24f48:	bl	1fe2ed4 <rpl_re_syntax_options@@Base+0x1f753f4>
   24f4c:	strtmi	fp, [r8], #-296	; 0xfffffed8
   24f50:	blcs	43064 <_IO_stdin_used@@Base+0x4824>
   24f54:	blcs	c14bbc <rpl_re_syntax_options@@Base+0xba70dc>
   24f58:	stmdami	r9, {r2, r5, r6, r7, ip, lr, pc}
   24f5c:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   24f60:			; <UNDEFINED> instruction: 0xf9e0f003
   24f64:	rscle	r2, r8, r0, lsl #16
   24f68:			; <UNDEFINED> instruction: 0x232f1b2c
   24f6c:			; <UNDEFINED> instruction: 0x71a34404
   24f70:	svclt	0x0000bd38
   24f74:	andeq	ip, r2, r8, lsr #5
   24f78:	andeq	ip, r2, r8, lsr #5
   24f7c:	andeq	ip, r2, r6, ror r2
   24f80:	andeq	ip, r2, sl, ror #4
   24f84:	ldrlt	r2, [r8, #-2305]!	; 0xfffff6ff
   24f88:	blmi	798fbc <rpl_re_syntax_options@@Base+0x72b4dc>
   24f8c:	andcs	r2, r0, r5, lsl #4
   24f90:			; <UNDEFINED> instruction: 0xf853447b
   24f94:			; <UNDEFINED> instruction: 0xf7e11021
   24f98:	pop	{r4, r6, fp, sp, lr, pc}
   24f9c:			; <UNDEFINED> instruction: 0xf00f4038
   24fa0:			; <UNDEFINED> instruction: 0xf00fbd8b
   24fa4:	teqcs	sl, r9, lsl #27	; <UNPREDICTABLE>
   24fa8:			; <UNDEFINED> instruction: 0xf7e04604
   24fac:	tstlt	r8, r6, lsl pc
   24fb0:	andvc	r2, r3, r0, lsl #6
   24fb4:			; <UNDEFINED> instruction: 0x46204913
   24fb8:			; <UNDEFINED> instruction: 0xf0094479
   24fbc:	andcs	pc, r5, #82944	; 0x14400
   24fc0:	ldmdbmi	r1, {r4, r7, r8, ip, sp, pc}
   24fc4:	ldrbtmi	r2, [r9], #-0
   24fc8:	ldmda	r6!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24fcc:	strtmi	r4, [r0], -r5, lsl #12
   24fd0:	blx	ffa61016 <rpl_re_syntax_options@@Base+0xff9f3536>
   24fd4:	strtmi	r4, [r8], -r1, lsl #12
   24fd8:			; <UNDEFINED> instruction: 0xf9a4f003
   24fdc:	strtmi	r4, [r0], -r5, lsl #12
   24fe0:	svc	0x00f6f7e0
   24fe4:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   24fe8:	ldrbtmi	r4, [r9], #-2312	; 0xfffff6f8
   24fec:	stmda	r4!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   24ff0:			; <UNDEFINED> instruction: 0xf998f003
   24ff4:	strtmi	r4, [r0], -r5, lsl #12
   24ff8:	svc	0x00eaf7e0
   24ffc:	ldclt	6, cr4, [r8, #-160]!	; 0xffffff60
   25000:	andeq	r0, r4, r8, ror #3
   25004:	andeq	ip, r2, r8, lsr #4
   25008:	andeq	ip, r2, r2, asr #4
   2500c:	strdeq	ip, [r2], -lr
   25010:			; <UNDEFINED> instruction: 0x4606b570
   25014:	blx	ff46301a <rpl_re_syntax_options@@Base+0xff3f553a>
   25018:	andcc	r4, r1, r5, lsl #12
   2501c:	stc2	0, cr15, [r0], {15}
   25020:	ldrtmi	r4, [r0], -r4, lsl #12
   25024:			; <UNDEFINED> instruction: 0xf7ff4621
   25028:	movwcs	pc, #3037	; 0xbdd	; <UNPREDICTABLE>
   2502c:	strbpl	r4, [r3, #-1568]!	; 0xfffff9e0
   25030:	svclt	0x0000bd70
   25034:	ldrbt	fp, [pc], #256	; 2503c <ASN1_STRING_length@plt+0x1e7d4>
   25038:	svclt	0x00004770
   2503c:			; <UNDEFINED> instruction: 0x212f4a3a
   25040:	ldrbtmi	r4, [sl], #-2874	; 0xfffff4c6
   25044:	adclt	fp, r0, r0, ror r5
   25048:			; <UNDEFINED> instruction: 0x460458d3
   2504c:	ldmdavs	fp, {r3, r4, r5, r9, sl, fp, lr}
   25050:			; <UNDEFINED> instruction: 0xf04f931f
   25054:			; <UNDEFINED> instruction: 0xf7e00300
   25058:	ldrbtmi	lr, [lr], #-3868	; 0xfffff0e4
   2505c:	eorsle	r2, sp, r0, lsl #16
   25060:	strmi	r4, [r1], -r4, lsl #5
   25064:			; <UNDEFINED> instruction: 0x4620d03b
   25068:			; <UNDEFINED> instruction: 0xf8e8f003
   2506c:	strmi	sl, [r1], -r4, lsl #20
   25070:	andcs	r4, r3, r5, lsl #12
   25074:	stmib	r0!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   25078:	ldmdblt	r8!, {r2, r9, sl, lr}^
   2507c:			; <UNDEFINED> instruction: 0xf4039b08
   25080:			; <UNDEFINED> instruction: 0xf5b34370
   25084:	andle	r4, lr, r0, lsl #31
   25088:	ldmpl	r3!, {r1, r3, r5, r8, r9, fp, lr}^
   2508c:	msrcc	SPSR_fxc, r3	; <illegal shifter operand>
   25090:	cmple	r0, r0, lsl #22
   25094:			; <UNDEFINED> instruction: 0xf7e14628
   25098:	bllt	c5f240 <rpl_re_syntax_options@@Base+0xbf1760>
   2509c:			; <UNDEFINED> instruction: 0xf0034628
   250a0:	strmi	pc, [r4], -fp, lsl #24
   250a4:	strtmi	fp, [r8], -r8, ror #18
   250a8:	svc	0x0092f7e0
   250ac:	blmi	7f793c <rpl_re_syntax_options@@Base+0x789e5c>
   250b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   250b4:	blls	7ff124 <rpl_re_syntax_options@@Base+0x791644>
   250b8:	teqle	r2, sl, asr r0
   250bc:	eorlt	r4, r0, r0, lsr #12
   250c0:			; <UNDEFINED> instruction: 0xf7e1bd70
   250c4:	stmdavs	r0, {r1, r5, r7, r8, r9, fp, sp, lr, pc}
   250c8:	stcl	7, cr15, [r4, #-896]!	; 0xfffffc80
   250cc:			; <UNDEFINED> instruction: 0x462a491b
   250d0:			; <UNDEFINED> instruction: 0x46034479
   250d4:			; <UNDEFINED> instruction: 0xf7f92001
   250d8:	strb	pc, [r4, r5, lsr #21]!	; <UNPREDICTABLE>
   250dc:	stmdavc	fp, {r0, r5, r9, sl, lr}
   250e0:	svclt	0x00182b2f
   250e4:	mvnle	r2, r0, lsl #8
   250e8:			; <UNDEFINED> instruction: 0xf7e1e7bd
   250ec:	stmdavs	r3, {r1, r2, r3, r7, r8, r9, fp, sp, lr, pc}
   250f0:	movwls	r4, #13848	; 0x3618
   250f4:	stcl	7, cr15, [lr, #-896]	; 0xfffffc80
   250f8:	blls	f7544 <rpl_re_syntax_options@@Base+0x89a64>
   250fc:	ldrbtmi	r4, [r9], #-1578	; 0xfffff9d6
   25100:	andcs	r9, r1, r0
   25104:	blx	fe3e30f0 <rpl_re_syntax_options@@Base+0xfe375610>
   25108:			; <UNDEFINED> instruction: 0xf0034628
   2510c:			; <UNDEFINED> instruction: 0x4604fbd5
   25110:	sbcle	r2, r8, r0, lsl #16
   25114:	stmdami	fp, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   25118:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   2511c:	blx	ffd63108 <rpl_re_syntax_options@@Base+0xffcf5628>
   25120:			; <UNDEFINED> instruction: 0xf7e1e7b8
   25124:	svclt	0x0000e984
   25128:	muleq	r4, lr, sl
   2512c:	andeq	r0, r0, ip, asr #9
   25130:	andeq	r0, r4, r6, lsl #21
   25134:			; <UNDEFINED> instruction: 0x000004b4
   25138:	andeq	r0, r4, r0, lsr sl
   2513c:	andeq	r6, r2, r0, lsr #24
   25140:	andeq	ip, r2, lr, asr #2
   25144:	andeq	ip, r2, r6, lsl #2
   25148:	svcmi	0x00f0e92d
   2514c:	stc	6, cr4, [sp, #-28]!	; 0xffffffe4
   25150:	strmi	r8, [lr], -r4, lsl #22
   25154:	ldrbmi	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   25158:	ldrbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   2515c:			; <UNDEFINED> instruction: 0xf8df447c
   25160:			; <UNDEFINED> instruction: 0xb09b24d4
   25164:	ldrbtmi	r5, [sl], #-2275	; 0xfffff71d
   25168:	strbmi	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   2516c:	tstls	r9, #1769472	; 0x1b0000
   25170:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   25174:	stmib	sp, {r8, r9, sp}^
   25178:	movwls	r3, #62221	; 0xf30d
   2517c:	tstls	r1, #16, 6	; 0x40000000
   25180:	ldmdbpl	r4, {r1, r4, r8, r9, ip, pc}
   25184:	ldrdls	pc, [r4], #-132	; 0xffffff7c
   25188:	svceq	0x0000f1b9
   2518c:	cmphi	r1, r0	; <UNPREDICTABLE>
   25190:	blge	37fe18 <rpl_re_syntax_options@@Base+0x312338>
   25194:	bcc	4609bc <rpl_re_syntax_options@@Base+0x3f2edc>
   25198:			; <UNDEFINED> instruction: 0x4619b110
   2519c:	blx	fe2631a2 <rpl_re_syntax_options@@Base+0xfe1f56c2>
   251a0:	mlacc	r4, r4, r8, pc	; <UNPREDICTABLE>
   251a4:			; <UNDEFINED> instruction: 0xf0402b00
   251a8:			; <UNDEFINED> instruction: 0xf10d80a2
   251ac:	cdpcs	8, 0, cr0, cr0, cr0, {2}
   251b0:	tsthi	r4, r0	; <UNPREDICTABLE>
   251b4:			; <UNDEFINED> instruction: 0xf7e04630
   251b8:	ldmdane	r1!, {r1, r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   251bc:			; <UNDEFINED> instruction: 0xf0034630
   251c0:			; <UNDEFINED> instruction: 0x4607f83d
   251c4:	blcs	4be14 <_IO_stdin_used@@Base+0xd5d4>
   251c8:	msrhi	CPSR_x, r0, asr #32
   251cc:			; <UNDEFINED> instruction: 0xf7e04638
   251d0:			; <UNDEFINED> instruction: 0x4642efba
   251d4:			; <UNDEFINED> instruction: 0x46381839
   251d8:	mrrc2	7, 15, pc, r4, cr15	; <UNPREDICTABLE>
   251dc:			; <UNDEFINED> instruction: 0xf7ff4640
   251e0:	blls	463ebc <rpl_re_syntax_options@@Base+0x3f63dc>
   251e4:	andscs	pc, r8, #212, 16	; 0xd40000
   251e8:	andsne	pc, ip, #212, 16	; 0xd40000
   251ec:	andls	r9, r6, #603979776	; 0x24000000
   251f0:	bcs	49604 <_IO_stdin_used@@Base+0xadc4>
   251f4:	tsthi	r1, r0	; <UNPREDICTABLE>
   251f8:	blcs	4be0c <_IO_stdin_used@@Base+0xd5cc>
   251fc:	tsthi	r4, r0	; <UNPREDICTABLE>
   25200:	stmdals	r3, {r1, r2, r8, fp, ip, pc}
   25204:	b	feb63190 <rpl_re_syntax_options@@Base+0xfeaf56b0>
   25208:	svccc	0x00fff1b0
   2520c:			; <UNDEFINED> instruction: 0xf0004681
   25210:			; <UNDEFINED> instruction: 0xf8dd81c0
   25214:	movwcs	sl, #36	; 0x24
   25218:	blge	2c9e3c <rpl_re_syntax_options@@Base+0x25c35c>
   2521c:	bleq	c61658 <rpl_re_syntax_options@@Base+0xbf3b78>
   25220:	bvc	fe460a4c <rpl_re_syntax_options@@Base+0xfe3f2f6c>
   25224:	bcc	460a50 <rpl_re_syntax_options@@Base+0x3f2f70>
   25228:	ldrbmi	sl, [r0], -r9, lsl #22
   2522c:	mcr	6, 0, r4, cr8, cr15, {2}
   25230:	blge	2f3c78 <rpl_re_syntax_options@@Base+0x286198>
   25234:			; <UNDEFINED> instruction: 0xf7e09305
   25238:	strtmi	lr, [r3], r6, lsl #31
   2523c:	andls	r0, sl, r5, asr #32
   25240:	strls	r1, [fp, #-3176]	; 0xfffff398
   25244:	blx	1b6128a <rpl_re_syntax_options@@Base+0x1af37aa>
   25248:	andls	r4, ip, r6, lsl #12
   2524c:	b	ff7631d8 <rpl_re_syntax_options@@Base+0xff6f56f8>
   25250:	ands	r9, ip, r4
   25254:	ldmdavs	sl, {r2, r8, r9, fp, ip, pc}
   25258:	svclt	0x00182a54
   2525c:	svclt	0x000c2a16
   25260:	movwcs	r2, #769	; 0x301
   25264:	rschi	pc, r9, r0
   25268:			; <UNDEFINED> instruction: 0xf0002a00
   2526c:	bcs	2057ec <rpl_re_syntax_options@@Base+0x197d0c>
   25270:	msrhi	SPSR_x, r0, asr #32
   25274:	ldrtmi	r9, [r0], -sl, lsl #22
   25278:	bl	18a69c <rpl_re_syntax_options@@Base+0x11cbbc>
   2527c:	strls	r0, [fp], #-1091	; 0xfffffbbd
   25280:			; <UNDEFINED> instruction: 0xf00f1c61
   25284:	stmdbne	r2, {r0, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}^
   25288:	strtmi	r4, [r5], -r6, lsl #12
   2528c:	blls	149ac4 <rpl_re_syntax_options@@Base+0xdbfe4>
   25290:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx8
   25294:			; <UNDEFINED> instruction: 0x461a1a90
   25298:	andsvs	r2, r3, r0, lsl #6
   2529c:	bls	176b90 <rpl_re_syntax_options@@Base+0x1090b0>
   252a0:	cdp	2, 1, cr9, cr9, cr0, {0}
   252a4:			; <UNDEFINED> instruction: 0xf7e02a10
   252a8:			; <UNDEFINED> instruction: 0x4602ee18
   252ac:	bicsle	r2, r1, r0, lsl #16
   252b0:	strmi	r9, [r1], -r5, lsl #22
   252b4:	movwls	r4, #1608	; 0x648
   252b8:			; <UNDEFINED> instruction: 0xf7e0463b
   252bc:	stmdacs	r0, {r1, r2, r3, r9, sl, fp, sp, lr, pc}
   252c0:	bls	3199e8 <rpl_re_syntax_options@@Base+0x2abf08>
   252c4:	strbmi	r4, [r8], -r3, lsl #12
   252c8:	bvc	fe460b34 <rpl_re_syntax_options@@Base+0xfe3f3054>
   252cc:	bls	1ebd88 <rpl_re_syntax_options@@Base+0x17e2a8>
   252d0:	bne	feb76c48 <rpl_re_syntax_options@@Base+0xfeb09168>
   252d4:			; <UNDEFINED> instruction: 0xf7e05573
   252d8:			; <UNDEFINED> instruction: 0xf89bef2a
   252dc:	blcs	31890 <ASN1_STRING_length@plt+0x2b028>
   252e0:	orrshi	pc, r8, r0, asr #32
   252e4:	ssatmi	r4, #19, r0, asr #12
   252e8:	cdp	7, 7, cr15, cr2, cr0, {7}
   252ec:			; <UNDEFINED> instruction: 0xf894e0bf
   252f0:			; <UNDEFINED> instruction: 0xf10d302d
   252f4:	blcs	273fc <ASN1_STRING_length@plt+0x20b94>
   252f8:			; <UNDEFINED> instruction: 0xf894d15d
   252fc:	bllt	10f13b4 <rpl_re_syntax_options@@Base+0x10838d4>
   25300:			; <UNDEFINED> instruction: 0xb010f8d7
   25304:	ldrdge	pc, [r8], -r4	; <UNPREDICTABLE>
   25308:	ldrbmi	lr, [r8], -r8
   2530c:	strtmi	r4, [r9], -r2, asr #12
   25310:	blx	fee63316 <rpl_re_syntax_options@@Base+0xfedf5836>
   25314:	bleq	a1730 <rpl_re_syntax_options@@Base+0x33c50>
   25318:	bcc	21748 <ASN1_STRING_length@plt+0x1aee0>
   2531c:	ldrbmi	r2, [r8], -pc, lsr #2
   25320:	ldcl	7, cr15, [sl, #-896]	; 0xfffffc80
   25324:	stmdacs	r0, {r0, r2, r9, sl, lr}
   25328:	svcge	0x0041f43f
   2532c:	svceq	0x0000f1ba
   25330:	movwcs	fp, #4052	; 0xfd4
   25334:	strmi	r2, [fp, #769]!	; 0x301
   25338:			; <UNDEFINED> instruction: 0xf043bf08
   2533c:	blcs	25f48 <ASN1_STRING_length@plt+0x1f6e0>
   25340:	blls	4d9ae8 <rpl_re_syntax_options@@Base+0x46c008>
   25344:	rscle	r2, r0, r0, lsl #22
   25348:	eorcs	r4, pc, r1, asr #12
   2534c:	blx	fe563350 <rpl_re_syntax_options@@Base+0xfe4f5870>
   25350:	blls	4df2c4 <rpl_re_syntax_options@@Base+0x4717e4>
   25354:			; <UNDEFINED> instruction: 0xf0402b00
   25358:	ldmvs	r8!, {r0, r1, r2, r4, r8, pc}
   2535c:	blcs	bc3370 <rpl_re_syntax_options@@Base+0xb55890>
   25360:	tsthi	r9, r0, asr #32	; <UNPREDICTABLE>
   25364:	blcs	bc3478 <rpl_re_syntax_options@@Base+0xb55998>
   25368:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
   2536c:	blcs	43580 <_IO_stdin_used@@Base+0x4d40>
   25370:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
   25374:			; <UNDEFINED> instruction: 0x464148b1
   25378:			; <UNDEFINED> instruction: 0xf7ff4478
   2537c:	ldmdavs	r9!, {r0, r3, r4, r7, r9, fp, ip, sp, lr, pc}^
   25380:	ldmvs	sl!, {r0, r1, r2, r3, r5, r7, r8, r9, fp, lr}^
   25384:	bl	f6578 <rpl_re_syntax_options@@Base+0x88a98>
   25388:	ldmvs	fp, {r0, r8, r9, ip}
   2538c:	umlalsle	r4, r7, sl, r2
   25390:	bfine	sl, r3, (invalid: 26:19)
   25394:			; <UNDEFINED> instruction: 0xf0034628
   25398:			; <UNDEFINED> instruction: 0xf8d4ff27
   2539c:	strbmi	r3, [r1], -r0, lsl #4
   253a0:	svclt	0x00142b02
   253a4:	eorcs	r2, fp, sl, lsr r0
   253a8:	blx	19e33ac <rpl_re_syntax_options@@Base+0x19758cc>
   253ac:	strtmi	r4, [r8], -r1, asr #12
   253b0:	blx	1fe33b4 <rpl_re_syntax_options@@Base+0x1f758d4>
   253b4:	blls	4df24c <rpl_re_syntax_options@@Base+0x47176c>
   253b8:	stmdaeq	r0, {r0, r2, r3, r8, ip, sp, lr, pc}^
   253bc:			; <UNDEFINED> instruction: 0xf0402b00
   253c0:	ldmdavs	fp!, {r1, r2, r3, r4, r6, r7, pc}^
   253c4:	bmi	fe7f6cd0 <rpl_re_syntax_options@@Base+0xfe7891f0>
   253c8:	ldrbtmi	r0, [sl], #-283	; 0xfffffee5
   253cc:			; <UNDEFINED> instruction: 0xf7ff58d0
   253d0:			; <UNDEFINED> instruction: 0xf894fa6f
   253d4:	blcs	3148c <ASN1_STRING_length@plt+0x2ac24>
   253d8:			; <UNDEFINED> instruction: 0xe7bad092
   253dc:	ldmibvs	sl!, {r0, r1, r3, r4, r5, r6, r9, fp, sp, lr}
   253e0:	stmdbcs	r0, {r0, r3, r4, fp, ip, sp, lr}
   253e4:			; <UNDEFINED> instruction: 0x4699bf18
   253e8:			; <UNDEFINED> instruction: 0xf0002a00
   253ec:			; <UNDEFINED> instruction: 0xf8d48101
   253f0:	blcc	71bf8 <rpl_re_syntax_options@@Base+0x4118>
   253f4:	vqdmulh.s<illegal width 8>	d18, d0, d1
   253f8:	ldmibmi	r3, {r3, r4, r5, r6, r7, pc}
   253fc:	movwcs	r4, #1145	; 0x479
   25400:			; <UNDEFINED> instruction: 0xf0034648
   25404:	blls	4e3410 <rpl_re_syntax_options@@Base+0x475930>
   25408:	blcs	36c2c <ASN1_STRING_length@plt+0x303c4>
   2540c:	mrcge	4, 6, APSR_nzcv, cr14, cr15, {1}
   25410:	eorcs	r4, pc, r1, asr #12
   25414:	blx	c63418 <rpl_re_syntax_options@@Base+0xbf5938>
   25418:	blmi	fe35ef80 <rpl_re_syntax_options@@Base+0xfe2f14a0>
   2541c:	movwls	r4, #25723	; 0x647b
   25420:	blcs	4c034 <_IO_stdin_used@@Base+0xd7f4>
   25424:	mcrge	4, 7, pc, cr12, cr15, {3}	; <UNPREDICTABLE>
   25428:			; <UNDEFINED> instruction: 0xf7e0200e
   2542c:	strdls	lr, [r3], -sl
   25430:			; <UNDEFINED> instruction: 0xf8dfe6e6
   25434:	ldrbtmi	r9, [r9], #540	; 0x21c
   25438:	cfmsub32	mvax5, mvfx14, mvfx9, mvfx10
   2543c:			; <UNDEFINED> instruction: 0x465c7a90
   25440:	rsbsle	r2, r5, r0, lsl #20
   25444:	andcs	r4, r5, #2146304	; 0x20c000
   25448:	andcs	r4, r0, r9, ror r4
   2544c:	ldcl	7, cr15, [r4, #896]!	; 0x380
   25450:	andcs	r4, r0, r1, lsl #12
   25454:			; <UNDEFINED> instruction: 0xf8e6f7f9
   25458:			; <UNDEFINED> instruction: 0xf7e04630
   2545c:			; <UNDEFINED> instruction: 0xf894edba
   25460:	blcs	31a14 <ASN1_STRING_length@plt+0x2b1ac>
   25464:	sbchi	pc, lr, r0, asr #32
   25468:			; <UNDEFINED> instruction: 0xf7e04648
   2546c:	strbmi	lr, [r1], -r0, ror #28
   25470:			; <UNDEFINED> instruction: 0x26004650
   25474:	ldrvs	lr, [r0], -sp, asr #19
   25478:			; <UNDEFINED> instruction: 0xf7ff9612
   2547c:			; <UNDEFINED> instruction: 0x4650fa19
   25480:	stc	7, cr15, [r6, #896]!	; 0x380
   25484:	stmdals	sp, {r0, r1, r2, r3, r8, fp, ip, pc}
   25488:			; <UNDEFINED> instruction: 0xf0062203
   2548c:			; <UNDEFINED> instruction: 0xf1b0fb95
   25490:	andle	r0, r5, r3, lsl r5
   25494:			; <UNDEFINED> instruction: 0xf7e09810
   25498:	adcmi	lr, r8, #1376	; 0x560
   2549c:	addshi	pc, r1, r0, lsl #4
   254a0:			; <UNDEFINED> instruction: 0xf7e04638
   254a4:	blls	420b04 <rpl_re_syntax_options@@Base+0x3b3024>
   254a8:	vnmla.f64	d11, d8, d3
   254ac:	ldmdals	r0, {r4, r9, fp, ip}
   254b0:			; <UNDEFINED> instruction: 0xf9fef7ff
   254b4:	stcls	8, cr9, [sp, #-64]	; 0xffffffc0
   254b8:	stc	7, cr15, [sl, #896]	; 0x380
   254bc:	mlacc	lr, r4, r8, pc	; <UNPREDICTABLE>
   254c0:	andsls	r2, r0, #0, 4
   254c4:			; <UNDEFINED> instruction: 0xf894b933
   254c8:	ldmdblt	fp, {r2, r3, r6, r7, ip, sp}
   254cc:	msrcc	SPSR_fs, r4	; <illegal shifter operand>
   254d0:	suble	r2, r3, r0, lsl #22
   254d4:	strtmi	r2, [r8], -r0, lsl #2
   254d8:			; <UNDEFINED> instruction: 0xf882f003
   254dc:	bmi	17d3b64 <rpl_re_syntax_options@@Base+0x1766084>
   254e0:	ldrbtmi	r4, [sl], #-2899	; 0xfffff4ad
   254e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   254e8:	subsmi	r9, sl, r9, lsl fp
   254ec:	addshi	pc, ip, r0, asr #32
   254f0:	andslt	r4, fp, r8, lsr #12
   254f4:	blhi	1607f0 <rpl_re_syntax_options@@Base+0xf2d10>
   254f8:	svchi	0x00f0e8bd
   254fc:	bne	460d64 <rpl_re_syntax_options@@Base+0x3f3284>
   25500:			; <UNDEFINED> instruction: 0xf7ff202f
   25504:			; <UNDEFINED> instruction: 0xe7d0f9b9
   25508:			; <UNDEFINED> instruction: 0xf0034628
   2550c:	stmdacs	r0, {r0, r2, r3, r5, r6, fp, ip, sp, lr, pc}
   25510:	smlattcs	r1, r5, r1, sp
   25514:			; <UNDEFINED> instruction: 0xf0054628
   25518:	addmi	pc, r5, #336	; 0x150
   2551c:	sbcsle	r4, lr, r3, lsl #12
   25520:	ldrmi	r4, [sp], -r8, lsr #12
   25524:	ldcl	7, cr15, [r4, #-896]	; 0xfffffc80
   25528:	mrc	7, 0, lr, cr9, cr9, {6}
   2552c:			; <UNDEFINED> instruction: 0x465c7a90
   25530:	andcs	r4, r5, #1212416	; 0x128000
   25534:			; <UNDEFINED> instruction: 0xe7884479
   25538:	andcs	r4, r5, #1196032	; 0x124000
   2553c:	movwls	r4, #22040	; 0x5618
   25540:	mrc	4, 0, r4, cr9, cr9, {3}
   25544:			; <UNDEFINED> instruction: 0xf7e07a90
   25548:	blls	160b30 <rpl_re_syntax_options@@Base+0xf3050>
   2554c:	ldmdavs	sl, {r2, r3, r4, r6, r9, sl, lr}
   25550:	strmi	r9, [r1], -r5, lsl #22
   25554:			; <UNDEFINED> instruction: 0xf7f94618
   25558:	ldrb	pc, [sp, -r5, ror #16]!	; <UNPREDICTABLE>
   2555c:	mlacc	r4, r4, r8, pc	; <UNPREDICTABLE>
   25560:			; <UNDEFINED> instruction: 0xd1b72b00
   25564:			; <UNDEFINED> instruction: 0x3094f8d4
   25568:			; <UNDEFINED> instruction: 0xd1b32b00
   2556c:	ldrsbcc	pc, [r0, #-132]!	; 0xffffff7c	; <UNPREDICTABLE>
   25570:	sfmle	f4, 4, [pc], #588	; 257c4 <ASN1_STRING_length@plt+0x1ef5c>
   25574:	strbmi	lr, [r1], -sp, asr #15
   25578:			; <UNDEFINED> instruction: 0xf99af7ff
   2557c:	strdcs	lr, [pc], -pc	; <UNPREDICTABLE>
   25580:			; <UNDEFINED> instruction: 0xf7ff4641
   25584:			; <UNDEFINED> instruction: 0xe71cf979
   25588:	eorcs	r4, pc, r1, asr #12
   2558c:			; <UNDEFINED> instruction: 0xf974f7ff
   25590:	ldmdbmi	r4!, {r0, r1, r5, r6, r7, r9, sl, sp, lr, pc}
   25594:	andcs	r2, r0, r5, lsl #4
   25598:			; <UNDEFINED> instruction: 0xf7e04479
   2559c:	strmi	lr, [r1], -lr, asr #26
   255a0:	tstls	r5, r6, lsl #16
   255a4:			; <UNDEFINED> instruction: 0xf8fef00f
   255a8:	stmdals	r3, {r2, ip, pc}
   255ac:			; <UNDEFINED> instruction: 0xf8faf00f
   255b0:	ldrdcs	lr, [r4, -sp]
   255b4:	andcs	r4, r0, r3, lsl #12
   255b8:			; <UNDEFINED> instruction: 0xf834f7f9
   255bc:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
   255c0:	stmdbmi	r9!, {r0, r2, r4, r6, r8, r9, sl, sp, lr, pc}
   255c4:	andcs	r4, r1, r2, lsl #12
   255c8:			; <UNDEFINED> instruction: 0xf7f94479
   255cc:	stmdbmi	r7!, {r0, r1, r3, r5, fp, ip, sp, lr, pc}
   255d0:	ldrbtmi	r2, [r9], #-1
   255d4:			; <UNDEFINED> instruction: 0xf826f7f9
   255d8:	stmdbmi	r5!, {r4, r8, r9, fp, ip, pc}
   255dc:	ldrbpl	r2, [lr, #-1]
   255e0:	bls	4367cc <rpl_re_syntax_options@@Base+0x3c8cec>
   255e4:			; <UNDEFINED> instruction: 0xf81ef7f9
   255e8:	stmdbmi	r2!, {r1, r3, r4, r6, r8, r9, sl, sp, lr, pc}
   255ec:	smlsdx	r6, r9, r4, r4
   255f0:			; <UNDEFINED> instruction: 0xf7e04648
   255f4:	bl	2a0c9c <rpl_re_syntax_options@@Base+0x2331bc>
   255f8:	strbmi	r0, [r8], -r0, lsl #2
   255fc:	cdp2	0, 1, cr15, cr14, cr2, {0}
   25600:	ldrb	r4, [pc, #1543]	; 25c0f <ASN1_STRING_length@plt+0x1f3a7>
   25604:			; <UNDEFINED> instruction: 0x4651481c
   25608:	bls	1cc21c <rpl_re_syntax_options@@Base+0x15e73c>
   2560c:			; <UNDEFINED> instruction: 0xf7f94478
   25610:			; <UNDEFINED> instruction: 0xe729f87b
   25614:	ldrbmi	r9, [r1], -r3, lsl #22
   25618:	bls	1b7680 <rpl_re_syntax_options@@Base+0x149ba0>
   2561c:	ldrbtmi	r9, [r8], #-768	; 0xfffffd00
   25620:			; <UNDEFINED> instruction: 0xf7f94633
   25624:			; <UNDEFINED> instruction: 0xe65df871
   25628:	svc	0x0000f7e0
   2562c:	andeq	r0, r4, r4, lsl #19
   25630:	andeq	r0, r0, ip, asr #9
   25634:	andeq	r0, r4, sl, ror r9
   25638:			; <UNDEFINED> instruction: 0x000004b4
   2563c:	andeq	fp, r2, r8, lsr lr
   25640:	andeq	r0, r4, r8, lsl lr
   25644:	ldrdeq	r0, [r4], -r2
   25648:	andeq	r4, r2, r8, ror #23
   2564c:	andeq	fp, r2, ip, asr lr
   25650:	andeq	fp, r2, r6, lsr lr
   25654:	muleq	r2, r0, lr
   25658:	strdeq	r0, [r4], -lr
   2565c:	ldrdeq	fp, [r2], -ip
   25660:	andeq	fp, r2, r0, lsl #28
   25664:	andeq	fp, r2, r8, ror #25
   25668:	andeq	fp, r2, r0, asr #27
   2566c:	ldrdeq	fp, [r2], -lr
   25670:	andeq	fp, r2, r8, ror #27
   25674:	andeq	r9, r1, r0, asr #23
   25678:	andeq	fp, r2, r8, asr #26
   2567c:	andeq	fp, r2, lr, lsl #25
   25680:	mvnsmi	lr, #737280	; 0xb4000
   25684:	strmi	r4, [r8], -r4, lsl #12
   25688:			; <UNDEFINED> instruction: 0xf7ff460d
   2568c:	stmdacs	r0, {r0, r2, r4, r6, r7, r8, r9, fp, ip, sp, lr, pc}
   25690:	strmi	sp, [r6], -r6, ror #2
   25694:			; <UNDEFINED> instruction: 0xf7ff4620
   25698:	blmi	fe12453c <rpl_re_syntax_options@@Base+0xfe0b6a5c>
   2569c:	stmdacs	r4, {r0, r1, r3, r4, r5, r6, sl, lr}
   256a0:	andcs	fp, r0, r8, lsl #30
   256a4:	movwne	lr, #2819	; 0xb03
   256a8:			; <UNDEFINED> instruction: 0x079068da
   256ac:	blmi	201a7fc <rpl_re_syntax_options@@Base+0x1facd1c>
   256b0:	movwcc	r4, #9339	; 0x247b
   256b4:			; <UNDEFINED> instruction: 0x46200751
   256b8:	teqcs	pc, r4, asr #30
   256bc:	blne	a36d0 <rpl_re_syntax_options@@Base+0x35bf0>
   256c0:			; <UNDEFINED> instruction: 0x0712497b
   256c4:	svclt	0x00484479
   256c8:			; <UNDEFINED> instruction: 0xf1012223
   256cc:	svclt	0x00480102
   256d0:	blcs	a36e4 <rpl_re_syntax_options@@Base+0x35c04>
   256d4:	andsvc	r2, sl, r0, lsl #4
   256d8:	stmda	r6!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   256dc:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   256e0:			; <UNDEFINED> instruction: 0x4628d072
   256e4:	stc	7, cr15, [lr, #-896]!	; 0xfffffc80
   256e8:	strmi	r7, [r0], r9, lsr #16
   256ec:	rsbsle	r2, r6, r0, lsl #18
   256f0:			; <UNDEFINED> instruction: 0xf000293f
   256f4:	stmdbcs	r3!, {r0, r5, r7, pc}
   256f8:	stmdbcs	pc!, {r1, r2, r4, r5, r6, ip, lr, pc}	; <UNPREDICTABLE>
   256fc:	andeq	lr, r4, #171008	; 0x29c00
   25700:			; <UNDEFINED> instruction: 0x212fd033
   25704:			; <UNDEFINED> instruction: 0xf7e04620
   25708:	stmdacs	r0, {r1, r2, r4, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   2570c:	addhi	pc, ip, r0
   25710:	addsmi	r1, r8, #41728	; 0xa300
   25714:			; <UNDEFINED> instruction: 0xf810d304
   25718:	blcs	eb4728 <rpl_re_syntax_options@@Base+0xe46c48>
   2571c:	adchi	pc, r2, r0
   25720:	blne	1b172c <rpl_re_syntax_options@@Base+0x143c4c>
   25724:	streq	lr, [r6, -r8, lsl #22]
   25728:			; <UNDEFINED> instruction: 0xf00f1c78
   2572c:			; <UNDEFINED> instruction: 0x4681f8f9
   25730:	rsbsle	r2, pc, r0, lsl #28
   25734:	ldrtmi	r4, [r2], -r1, lsr #12
   25738:	stc	7, cr15, [r4, #-896]!	; 0xfffffc80
   2573c:	andeq	lr, r6, r9, lsl #22
   25740:	strtmi	r4, [r9], -r2, asr #12
   25744:	ldc	7, cr15, [lr, #-896]	; 0xfffffc80
   25748:	strbmi	r2, [r8], -r0, lsl #6
   2574c:	andcc	pc, r7, r9, lsl #16
   25750:	mvnshi	lr, #12386304	; 0xbd0000
   25754:	eorscs	r4, fp, r7, asr r9
   25758:	cfstrdne	mvd4, [fp], {121}	; 0x79
   2575c:	str	r7, [r9, r8, lsl #1]!
   25760:	pop	{r3, r5, r9, sl, lr}
   25764:			; <UNDEFINED> instruction: 0xf00f43f8
   25768:	strtmi	fp, [r0], -r7, lsr #19
   2576c:	stmda	r8!, {r0, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   25770:	blcs	c03924 <rpl_re_syntax_options@@Base+0xb95e44>
   25774:	tstle	r7, r1, lsl #12
   25778:	stmdavc	r9, {r1, r4, r6, sp, lr, pc}^
   2577c:	stmdbcs	pc!, {r1, r2, r3, r4, r9, sl, lr}	; <UNPREDICTABLE>
   25780:			; <UNDEFINED> instruction: 0xf7e1d152
   25784:			; <UNDEFINED> instruction: 0x4601e81e
   25788:	movweq	pc, #4230	; 0x1086	; <UNPREDICTABLE>
   2578c:	stfeqd	f7, [r0], {177}	; 0xb1
   25790:	andeq	pc, r2, r1, lsl #2
   25794:	mcr2	10, 4, pc, cr3, cr15, {2}	; <UNPREDICTABLE>
   25798:			; <UNDEFINED> instruction: 0xf04fbf18
   2579c:	b	4e87a8 <rpl_re_syntax_options@@Base+0x47acc8>
   257a0:	bl	fe9e63d8 <rpl_re_syntax_options@@Base+0xfe9788f8>
   257a4:	mvnle	r0, r0, lsl #4
   257a8:			; <UNDEFINED> instruction: 0xf381fab1
   257ac:	b	7a7d20 <rpl_re_syntax_options@@Base+0x73a240>
   257b0:	teqle	r9, r3, lsl #30
   257b4:	svclt	0x00184233
   257b8:	tstle	r3, r9, lsr r6
   257bc:	svceq	0x0006ea1c
   257c0:	tstcs	r0, r8, lsl #30
   257c4:	str	r1, [sp, lr, lsl #22]!
   257c8:			; <UNDEFINED> instruction: 0xf7e04620
   257cc:	stmdane	r7!, {r2, r3, r4, r5, r7, sl, fp, sp, lr, pc}
   257d0:			; <UNDEFINED> instruction: 0xf7e04628
   257d4:	stmdavc	r9!, {r3, r4, r5, r7, sl, fp, sp, lr, pc}
   257d8:	stmdbcs	r0, {r7, r9, sl, lr}
   257dc:	strtmi	sp, [r0], -r8, lsl #3
   257e0:	mvnsmi	lr, #12386304	; 0xbd0000
   257e4:	stmdblt	r8!, {r0, r1, r2, r3, ip, sp, lr, pc}^
   257e8:			; <UNDEFINED> instruction: 0xf7e04620
   257ec:	stmdacs	r0, {r1, r2, r4, r5, r6, r7, r9, fp, sp, lr, pc}
   257f0:	blne	1d9948 <rpl_re_syntax_options@@Base+0x16be68>
   257f4:	streq	lr, [r6, -r8, lsl #22]
   257f8:			; <UNDEFINED> instruction: 0xf00f1c78
   257fc:			; <UNDEFINED> instruction: 0x4621f891
   25800:			; <UNDEFINED> instruction: 0x46814632
   25804:	ldc	7, cr15, [lr], #896	; 0x380
   25808:	andeq	lr, r6, r9, lsl #22
   2580c:	strtmi	r4, [r9], -r2, asr #12
   25810:	ldc	7, cr15, [r8], #896	; 0x380
   25814:	strbmi	r2, [r8], -r0, lsl #6
   25818:	andcc	pc, r7, r9, lsl #16
   2581c:	mvnshi	lr, #12386304	; 0xbd0000
   25820:	stmdavc	r3, {r4, r8, ip, sp, pc}^
   25824:	sbcle	r2, sp, pc, lsr #22
   25828:	andeq	pc, r1, r8, lsl #2
   2582c:			; <UNDEFINED> instruction: 0xf00f4647
   25830:	sxtab16mi	pc, r1, r7, ror #16	; <UNPREDICTABLE>
   25834:	str	r4, [r3, r8, asr #12]
   25838:	stmibne	r6, {r0, r1, r2, r3, r4, r5, r8, r9, fp, ip}^
   2583c:			; <UNDEFINED> instruction: 0xf00f1c70
   25840:	strtmi	pc, [r1], -pc, ror #16
   25844:			; <UNDEFINED> instruction: 0x4681463a
   25848:	ldc	7, cr15, [ip], {224}	; 0xe0
   2584c:	andeq	lr, r7, r9, lsl #22
   25850:	strtmi	r4, [r9], -r2, asr #12
   25854:	ldc	7, cr15, [r6], {224}	; 0xe0
   25858:	strbmi	r2, [r8], -r0, lsl #6
   2585c:	andcc	pc, r6, r9, lsl #16
   25860:	mvnshi	lr, #12386304	; 0xbd0000
   25864:	stccc	8, cr15, [r1], {16}
   25868:			; <UNDEFINED> instruction: 0xf47f2b2f
   2586c:	ldclne	15, cr10, [lr], #-356	; 0xfffffe9c
   25870:	bl	22c550 <rpl_re_syntax_options@@Base+0x1bea70>
   25874:	ldclne	7, cr0, [r8], #-24	; 0xffffffe8
   25878:			; <UNDEFINED> instruction: 0xf852f00f
   2587c:	stmdblt	lr!, {r0, r7, r9, sl, lr}
   25880:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   25884:			; <UNDEFINED> instruction: 0xf809232f
   25888:	ldrb	r3, [r9, -r6]
   2588c:			; <UNDEFINED> instruction: 0x46214632
   25890:	ldcl	7, cr15, [r8], #-896	; 0xfffffc80
   25894:	andeq	lr, r6, r9, lsl #22
   25898:	ldrb	r3, [r3, r1, lsl #28]!
   2589c:			; <UNDEFINED> instruction: 0xf7e04620
   258a0:	strtmi	lr, [r0], #-3154	; 0xfffff3ae
   258a4:	svclt	0x0000e7a5
   258a8:	andeq	r0, r4, r0, lsl #22
   258ac:	andeq	r0, r4, r4, ror #21
   258b0:	ldrdeq	r0, [r4], -r0	; <UNPREDICTABLE>
   258b4:	andeq	r0, r4, ip, lsr sl
   258b8:	blmi	fe93f9c8 <rpl_re_syntax_options@@Base+0xfe8d1ee8>
   258bc:	svcmi	0x00f0e92d
   258c0:	bl	f6ab4 <rpl_re_syntax_options@@Base+0x88fd4>
   258c4:	addlt	r1, r5, r2, lsl #6
   258c8:	strmi	r4, [lr], -r4, lsl #12
   258cc:	ldmdavs	sp, {r1, r3, r4, r7, fp, sp, lr}^
   258d0:			; <UNDEFINED> instruction: 0xf7fe9201
   258d4:	bvs	fe9256a0 <rpl_re_syntax_options@@Base+0xfe8b7bc0>
   258d8:	svclt	0x00182e02
   258dc:	svclt	0x00092b00
   258e0:	bleq	61a24 <quoting_style_vals@@Base+0xe820>
   258e4:	bleq	a1a28 <rpl_re_syntax_options@@Base+0x33f48>
   258e8:			; <UNDEFINED> instruction: 0x465f46d9
   258ec:			; <UNDEFINED> instruction: 0xf0409002
   258f0:	stmiavs	r0!, {r1, r3, r8, pc}
   258f4:	tstcs	r2, r1, lsl #4
   258f8:			; <UNDEFINED> instruction: 0xf84af7ff
   258fc:	addmi	r6, r3, #10682368	; 0xa30000
   25900:	andsle	r4, sp, r6, lsl #12
   25904:	strmi	r7, [r1], -r3, lsl #16
   25908:	strmi	fp, [r2], -r3, asr #3
   2590c:			; <UNDEFINED> instruction: 0xf801e005
   25910:	mrrcne	11, 0, r3, r0, cr1
   25914:			; <UNDEFINED> instruction: 0x46027853
   25918:	blcs	991f2c <rpl_re_syntax_options@@Base+0x92444c>
   2591c:	ldmdavc	r0, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   25920:	mvnsle	r2, r3, lsr r8
   25924:	stmdacs	r1, {r4, r7, fp, ip, sp, lr}^
   25928:	andcc	fp, r2, #4, 30
   2592c:			; <UNDEFINED> instruction: 0xf801233a
   25930:	ldmdavc	r3, {r0, r8, r9, fp, ip, sp}^
   25934:			; <UNDEFINED> instruction: 0x46021c50
   25938:	mvnle	r2, r0, lsl #22
   2593c:	andvc	r2, fp, r0, lsl #6
   25940:			; <UNDEFINED> instruction: 0x4630213a
   25944:	b	12638cc <rpl_re_syntax_options@@Base+0x11f5dec>
   25948:	strtmi	r4, [r8], -r2, lsl #13
   2594c:	bl	ffee38d4 <rpl_re_syntax_options@@Base+0xffe75df4>
   25950:	ldrtmi	r4, [r0], -r0, lsl #13
   25954:	bl	ffde38dc <rpl_re_syntax_options@@Base+0xffd75dfc>
   25958:			; <UNDEFINED> instruction: 0xf1ba9b02
   2595c:			; <UNDEFINED> instruction: 0xf1030f00
   25960:	bl	a616c <rpl_re_syntax_options@@Base+0x3868c>
   25964:	stmiavs	r2!, {r3, r8, r9}^
   25968:			; <UNDEFINED> instruction: 0xf04fbf14
   2596c:			; <UNDEFINED> instruction: 0xf04f0802
   25970:	ldrmi	r0, [r8], #-2048	; 0xfffff800
   25974:	strmi	r9, [r0], #2817	; 0xb01
   25978:			; <UNDEFINED> instruction: 0xf040429a
   2597c:	svccs	0x00008083
   25980:	addhi	pc, r9, r0
   25984:			; <UNDEFINED> instruction: 0xf7e04638
   25988:			; <UNDEFINED> instruction: 0xf108ebde
   2598c:	bl	e6598 <rpl_re_syntax_options@@Base+0x78ab8>
   25990:			; <UNDEFINED> instruction: 0xf1b90800
   25994:			; <UNDEFINED> instruction: 0xf0000f00
   25998:			; <UNDEFINED> instruction: 0x4648809a
   2599c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   259a0:	bl	ff463928 <rpl_re_syntax_options@@Base+0xff3f5e48>
   259a4:			; <UNDEFINED> instruction: 0xf00e4440
   259a8:	selmi	pc, r0, fp	; <UNPREDICTABLE>
   259ac:			; <UNDEFINED> instruction: 0xf7e04628
   259b0:	strtmi	lr, [r9], -sl, asr #23
   259b4:	andls	r4, r3, r2, lsl #12
   259b8:			; <UNDEFINED> instruction: 0xf7e04640
   259bc:	bls	120954 <rpl_re_syntax_options@@Base+0xb2e74>
   259c0:	bl	2372a8 <rpl_re_syntax_options@@Base+0x1c97c8>
   259c4:			; <UNDEFINED> instruction: 0xf7e00502
   259c8:			; <UNDEFINED> instruction: 0x4639ebbe
   259cc:	strtmi	r4, [r8], -r2, lsl #12
   259d0:			; <UNDEFINED> instruction: 0xf7e09203
   259d4:	bls	12093c <rpl_re_syntax_options@@Base+0xb2e5c>
   259d8:			; <UNDEFINED> instruction: 0x4648213a
   259dc:	strtpl	r1, [r9], #2219	; 0x8ab
   259e0:			; <UNDEFINED> instruction: 0xf7e01c5d
   259e4:			; <UNDEFINED> instruction: 0x4649ebb0
   259e8:	strtmi	r4, [r8], -r2, lsl #12
   259ec:			; <UNDEFINED> instruction: 0xf7e09203
   259f0:	bls	120920 <rpl_re_syntax_options@@Base+0xb2e40>
   259f4:	movtcs	r4, #1045	; 0x415
   259f8:	blcc	a3a14 <rpl_re_syntax_options@@Base+0x35f34>
   259fc:	svceq	0x0000f1ba
   25a00:	cmpcs	fp, #90	; 0x5a
   25a04:			; <UNDEFINED> instruction: 0xf8054630
   25a08:			; <UNDEFINED> instruction: 0xf7e03b01
   25a0c:			; <UNDEFINED> instruction: 0x4631eb9c
   25a10:	strtmi	r4, [r8], -r2, lsl #12
   25a14:			; <UNDEFINED> instruction: 0xf7e09203
   25a18:	bls	1208f8 <rpl_re_syntax_options@@Base+0xb2e18>
   25a1c:	bl	16e798 <rpl_re_syntax_options@@Base+0x100cb8>
   25a20:			; <UNDEFINED> instruction: 0xf10a0a02
   25a24:	strtpl	r0, [fp], #2561	; 0xa01
   25a28:	blls	7fdb8 <rpl_re_syntax_options@@Base+0x122d8>
   25a2c:	mulle	r7, sl, r2
   25a30:	teqcs	sl, #80, 12	; 0x5000000
   25a34:	blcc	a3a3c <rpl_re_syntax_options@@Base+0x35f5c>
   25a38:			; <UNDEFINED> instruction: 0xf00317d3
   25a3c:	pkhtbmi	pc, r2, r5, asr #23	; <UNPREDICTABLE>
   25a40:			; <UNDEFINED> instruction: 0x46204651
   25a44:	mcr2	7, 6, pc, cr14, cr14, {7}	; <UNPREDICTABLE>
   25a48:	movwcs	r9, #2562	; 0xa02
   25a4c:	andcc	pc, r2, sl, lsl #16
   25a50:	bvs	fe911f14 <rpl_re_syntax_options@@Base+0xfe8a4434>
   25a54:			; <UNDEFINED> instruction: 0xd00242bb
   25a58:			; <UNDEFINED> instruction: 0xf7e04638
   25a5c:			; <UNDEFINED> instruction: 0xf1bbeaba
   25a60:	andle	r0, r5, r0, lsl #30
   25a64:	strbmi	r6, [fp, #-2787]	; 0xfffff51d
   25a68:	strbmi	sp, [r8], -r2
   25a6c:	b	fec639f4 <rpl_re_syntax_options@@Base+0xfebf5f14>
   25a70:	adcsmi	r6, r3, #10682368	; 0xa30000
   25a74:	ldrtmi	sp, [r0], -r2
   25a78:	b	feae3a00 <rpl_re_syntax_options@@Base+0xfea75f20>
   25a7c:	andlt	r4, r5, r0, asr #12
   25a80:	svchi	0x00f0e8bd
   25a84:			; <UNDEFINED> instruction: 0x461017d1
   25a88:	blx	fe3e1a9e <rpl_re_syntax_options@@Base+0xfe373fbe>
   25a8c:	strmi	r3, [r0], #1
   25a90:			; <UNDEFINED> instruction: 0xf47f2f00
   25a94:			; <UNDEFINED> instruction: 0x4640af77
   25a98:			; <UNDEFINED> instruction: 0xff42f00e
   25a9c:	strtmi	r4, [r8], -r0, lsl #13
   25aa0:	bl	1463a28 <rpl_re_syntax_options@@Base+0x13f5f48>
   25aa4:	strmi	r4, [r2], -r9, lsr #12
   25aa8:	bl	2373b0 <rpl_re_syntax_options@@Base+0x1c98d0>
   25aac:			; <UNDEFINED> instruction: 0xf7e00502
   25ab0:			; <UNDEFINED> instruction: 0xf1baeb6a
   25ab4:			; <UNDEFINED> instruction: 0xd1a40f00
   25ab8:			; <UNDEFINED> instruction: 0xf7e04630
   25abc:	ldrtmi	lr, [r1], -r4, asr #22
   25ac0:	strtmi	r4, [r8], -r2, lsl #12
   25ac4:	beq	e06e0 <rpl_re_syntax_options@@Base+0x72c00>
   25ac8:	bl	1763a50 <rpl_re_syntax_options@@Base+0x16f5f70>
   25acc:	strbmi	lr, [r0], -ip, lsr #15
   25ad0:			; <UNDEFINED> instruction: 0xff26f00e
   25ad4:	strtmi	r4, [r8], -r0, lsl #13
   25ad8:	bl	d63a60 <rpl_re_syntax_options@@Base+0xcf5f80>
   25adc:	strmi	r4, [r2], -r9, lsr #12
   25ae0:	strbmi	r9, [r0], -r3
   25ae4:	bl	13e3a6c <rpl_re_syntax_options@@Base+0x1375f8c>
   25ae8:	ldrtmi	r9, [r8], -r3, lsl #20
   25aec:	streq	lr, [r2, #-2824]	; 0xfffff4f8
   25af0:	bl	a63a78 <rpl_re_syntax_options@@Base+0x9f5f98>
   25af4:			; <UNDEFINED> instruction: 0x46024639
   25af8:	andls	r4, r3, #40, 12	; 0x2800000
   25afc:	bl	10e3a84 <rpl_re_syntax_options@@Base+0x1075fa4>
   25b00:	ldrmi	r9, [r5], #-2563	; 0xfffff5fd
   25b04:			; <UNDEFINED> instruction: 0x4618e777
   25b08:	tstcs	r2, r1, lsl #4
   25b0c:			; <UNDEFINED> instruction: 0xff40f7fe
   25b10:	ldrdls	pc, [ip], -r4	; <UNPREDICTABLE>
   25b14:	strmi	r4, [r7], -fp, asr #13
   25b18:	svceq	0x0000f1b9
   25b1c:	mcrge	4, 7, pc, cr9, cr15, {1}	; <UNPREDICTABLE>
   25b20:	blx	fe1e4602 <rpl_re_syntax_options@@Base+0xfe176b22>
   25b24:	b	13f1330 <rpl_re_syntax_options@@Base+0x1383850>
   25b28:	tstle	r3, fp, asr fp
   25b2c:	ldrdls	pc, [r0], -pc	; <UNPREDICTABLE>
   25b30:			; <UNDEFINED> instruction: 0xe6de44f9
   25b34:	andcs	r4, r1, #72, 12	; 0x4800000
   25b38:			; <UNDEFINED> instruction: 0xf7fe2102
   25b3c:	stmdacs	r0, {r0, r3, r5, r8, r9, sl, fp, ip, sp, lr, pc}
   25b40:			; <UNDEFINED> instruction: 0xf04fbf08
   25b44:	strmi	r0, [r1], r0, lsl #22
   25b48:	svclt	0x0000e6d3
   25b4c:	ldrdeq	r0, [r4], -ip
   25b50:	andeq	fp, r2, ip, lsr #17
   25b54:	svcmi	0x00f0e92d
   25b58:	stc	6, cr4, [sp, #-92]!	; 0xffffffa4
   25b5c:	ldrmi	r8, [ip], -r2, lsl #22
   25b60:			; <UNDEFINED> instruction: 0x2664f8df
   25b64:			; <UNDEFINED> instruction: 0xf8df4682
   25b68:	ldrbtmi	r3, [sl], #-1636	; 0xfffff99c
   25b6c:	smlabbls	r1, pc, r0, fp	; <UNPREDICTABLE>
   25b70:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   25b74:			; <UNDEFINED> instruction: 0xf04f930d
   25b78:			; <UNDEFINED> instruction: 0xf7ff0300
   25b7c:			; <UNDEFINED> instruction: 0xf8dff935
   25b80:	ldrbtmi	r3, [fp], #-1616	; 0xfffff9b0
   25b84:	stmdacs	r4, {r1, r8, r9, ip, pc}
   25b88:	addshi	pc, lr, #0
   25b8c:	tstlt	r7, r5, lsl #12
   25b90:	blcs	44884 <_IO_stdin_used@@Base+0x6044>
   25b94:			; <UNDEFINED> instruction: 0x46d0d174
   25b98:			; <UNDEFINED> instruction: 0xf0402c00
   25b9c:			; <UNDEFINED> instruction: 0xf8df80b3
   25ba0:	b	13f3478 <rpl_re_syntax_options@@Base+0x1385998>
   25ba4:	ldrbtmi	r1, [fp], #-2309	; 0xfffff6fb
   25ba8:	ldmdavs	r8, {r0, r1, r3, r6, sl, lr}^
   25bac:	b	ff2e3b34 <rpl_re_syntax_options@@Base+0xff276054>
   25bb0:			; <UNDEFINED> instruction: 0x1624f8df
   25bb4:	bl	236da0 <rpl_re_syntax_options@@Base+0x1c92c0>
   25bb8:	ldrtmi	r0, [r0], -r0, lsl #12
   25bbc:	ldcl	7, cr15, [r4, #896]!	; 0x380
   25bc0:	subsle	r2, r4, r0, lsl #16
   25bc4:	blcs	1043bd8 <rpl_re_syntax_options@@Base+0xfd60f8>
   25bc8:	mcrrne	15, 0, fp, r4, cr8
   25bcc:			; <UNDEFINED> instruction: 0xf8dfd14f
   25bd0:	ldrbtmi	r3, [fp], #-1548	; 0xfffff9f4
   25bd4:	ldmvs	sl, {r0, r1, r3, r6, sl, lr}^
   25bd8:	strble	r0, [sl], #-1936	; 0xfffff870
   25bdc:			; <UNDEFINED> instruction: 0x3600f8df
   25be0:	movwcc	r4, #9339	; 0x247b
   25be4:	svclt	0x00440751
   25be8:			; <UNDEFINED> instruction: 0xf803213f
   25bec:	ldreq	r1, [r2, -r1, lsl #22]
   25bf0:	eorcs	fp, r3, #68, 30	; 0x110
   25bf4:	blcs	a3c08 <rpl_re_syntax_options@@Base+0x36128>
   25bf8:	andsvc	r2, sl, r0, lsl #4
   25bfc:	blcs	1703c90 <rpl_re_syntax_options@@Base+0x16961b0>
   25c00:			; <UNDEFINED> instruction: 0xf8dfd061
   25c04:	strtmi	r1, [r0], -r0, ror #11
   25c08:			; <UNDEFINED> instruction: 0xf7e04479
   25c0c:	strmi	lr, [r3], -lr, asr #27
   25c10:			; <UNDEFINED> instruction: 0xf0002800
   25c14:	strtmi	r8, [r3], r0, asr #4
   25c18:	bls	49c20 <_IO_stdin_used@@Base+0xb3e0>
   25c1c:	mlsle	pc, r3, r5, r4	; <UNPREDICTABLE>
   25c20:	strbcs	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
   25c24:	ldrbtmi	r7, [sl], #-2073	; 0xfffff7e7
   25c28:	ldmdbcs	sl!, {r1, r3, r6, sl, lr}
   25c2c:	andls	r6, r3, #9568256	; 0x920000
   25c30:	andhi	pc, r4, #0
   25c34:	svclt	0x001e292f
   25c38:	andls	r2, r4, #0, 4
   25c3c:	bcs	461464 <rpl_re_syntax_options@@Base+0x3f3984>
   25c40:	eorshi	pc, r0, #0
   25c44:	strcs	pc, [r4, #2271]!	; 0x8df
   25c48:	ldrmi	r4, [r1], #1146	; 0x47a
   25c4c:	ldrdls	pc, [ip], -r9
   25c50:	andeq	pc, r2, #25
   25c54:	ldmdavc	sl, {r0, r1, r3, r4, r6, ip, lr, pc}
   25c58:			; <UNDEFINED> instruction: 0xf0002a3b
   25c5c:			; <UNDEFINED> instruction: 0xf8df81c5
   25c60:			; <UNDEFINED> instruction: 0x21002590
   25c64:	ldrbtmi	r9, [sl], #-265	; 0xfffffef7
   25c68:	ldfned	f1, [r1, #-20]	; 0xffffffec
   25c6c:			; <UNDEFINED> instruction: 0x4634e055
   25c70:			; <UNDEFINED> instruction: 0xf8dfe7ad
   25c74:	eorscs	r1, fp, r0, lsl #11
   25c78:	cfstrdne	mvd4, [fp], {121}	; 0x79
   25c7c:	ldr	r7, [r1, r8, lsl #1]!
   25c80:			; <UNDEFINED> instruction: 0x260068b9
   25c84:	ldrtmi	sl, [r8], -ip, lsl #20
   25c88:	svclt	0x000842b1
   25c8c:			; <UNDEFINED> instruction: 0x960c4651
   25c90:	blx	ff661cb2 <rpl_re_syntax_options@@Base+0xff5f41d2>
   25c94:	stmdacs	r0, {r3, r4, r5, r8, r9, ip, sp, lr}
   25c98:	svcge	0x007df43f
   25c9c:			; <UNDEFINED> instruction: 0xf7e068b8
   25ca0:			; <UNDEFINED> instruction: 0x4650e998
   25ca4:			; <UNDEFINED> instruction: 0xf00e60be
   25ca8:	strmi	pc, [r3], -r7, lsl #30
   25cac:	adcsvs	r9, fp, ip, lsl #16
   25cb0:			; <UNDEFINED> instruction: 0xf806f7ff
   25cb4:	addmi	r9, r3, #12, 22	; 0x3000
   25cb8:			; <UNDEFINED> instruction: 0xf43f4680
   25cbc:	ssub16mi	sl, r8, r0
   25cc0:	stmib	r6, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   25cc4:			; <UNDEFINED> instruction: 0xf104e76b
   25cc8:	cmpcs	sp, r1, lsl #22
   25ccc:			; <UNDEFINED> instruction: 0xf7e04658
   25cd0:	andls	lr, r0, r4, lsl #17
   25cd4:			; <UNDEFINED> instruction: 0xf0002800
   25cd8:	strmi	r8, [r1], -lr, lsl #4
   25cdc:			; <UNDEFINED> instruction: 0xf7ed4658
   25ce0:	stmdacs	r0, {r0, r1, r2, r6, sl, fp, ip, sp, lr, pc}
   25ce4:	orrshi	pc, r1, r0
   25ce8:			; <UNDEFINED> instruction: 0xf8df9b00
   25cec:	movwcc	r0, #5388	; 0x150c
   25cf0:	ldrbtmi	r7, [r8], #-2073	; 0xfffff7e7
   25cf4:			; <UNDEFINED> instruction: 0xf7e09303
   25cf8:	blls	11fec0 <rpl_re_syntax_options@@Base+0xb23e0>
   25cfc:	orrle	r2, ip, r0, lsl #16
   25d00:	tst	r7, r3, lsl #8
   25d04:			; <UNDEFINED> instruction: 0xf7fe4650
   25d08:	pkhtbmi	pc, r0, fp, asr #31	; <UNPREDICTABLE>
   25d0c:			; <UNDEFINED> instruction: 0xf8dfe747
   25d10:	andls	r1, r9, #236, 8	; 0xec000000
   25d14:	andls	r4, r5, #2030043136	; 0x79000000
   25d18:			; <UNDEFINED> instruction: 0xf0193103
   25d1c:	svclt	0x00040204
   25d20:	andls	r9, r6, #-1610612736	; 0xa0000000
   25d24:	ldmdavc	sl, {r3, ip, lr, pc}
   25d28:	svclt	0x001e2a3f
   25d2c:	andls	r2, sl, #0, 4
   25d30:			; <UNDEFINED> instruction: 0xf0009206
   25d34:	tstcc	r1, sp, asr #2
   25d38:	stmdbeq	r8, {r0, r3, r4, ip, sp, lr, pc}
   25d3c:	ldmdavc	sl, {r0, r1, ip, lr, pc}
   25d40:			; <UNDEFINED> instruction: 0xf0002a23
   25d44:	movwcs	r8, #307	; 0x133
   25d48:	movwcc	lr, #31181	; 0x79cd
   25d4c:			; <UNDEFINED> instruction: 0xf00042a6
   25d50:			; <UNDEFINED> instruction: 0xf10481b6
   25d54:	ldrmi	r3, [r1, #2559]!	; 0x9ff
   25d58:			; <UNDEFINED> instruction: 0x81bef000
   25d5c:	andeq	lr, r6, #173056	; 0x2a400
   25d60:			; <UNDEFINED> instruction: 0x4630213a
   25d64:	stc	7, cr15, [ip, #-896]!	; 0xfffffc80
   25d68:	strmi	r4, [r4], -r6, lsl #5
   25d6c:			; <UNDEFINED> instruction: 0x81b4f000
   25d70:			; <UNDEFINED> instruction: 0x4649b150
   25d74:			; <UNDEFINED> instruction: 0xf0023001
   25d78:	tstcs	r0, r1, ror #20	; <UNPREDICTABLE>
   25d7c:	andls	r4, fp, r1, lsr #13
   25d80:	stc2	7, cr15, [r8], #1016	; 0x3f8
   25d84:	ldrmi	r9, [ip], -fp, lsl #22
   25d88:	ldrtmi	r4, [r0], -r9, asr #12
   25d8c:	blx	15e1d9c <rpl_re_syntax_options@@Base+0x15742bc>
   25d90:	strmi	r2, [r6], -r0, lsl #2
   25d94:	ldc2	7, cr15, [lr], {254}	; 0xfe
   25d98:	andcs	r2, r1, r0, lsr r1
   25d9c:	cdp2	0, 6, cr15, cr10, cr14, {0}
   25da0:	strmi	r9, [r1], r0, lsl #18
   25da4:	ldrbmi	r6, [r8], -r5, asr #32
   25da8:	blx	1261db8 <rpl_re_syntax_options@@Base+0x11f42d8>
   25dac:	stmdbls	r4, {r0, r1, r9, fp, ip, pc}
   25db0:	eorvs	pc, r8, r9, asr #17
   25db4:	andcs	pc, ip, r9, asr #17
   25db8:	eormi	pc, ip, r9, asr #17
   25dbc:	cfmsub32	mvax0, mvfx4, mvfx8, mvfx3
   25dc0:			; <UNDEFINED> instruction: 0xf8c90a10
   25dc4:			; <UNDEFINED> instruction: 0xf0023008
   25dc8:			; <UNDEFINED> instruction: 0xf8c9fa39
   25dcc:			; <UNDEFINED> instruction: 0x46060010
   25dd0:	ldmib	r8!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   25dd4:	addmi	r1, lr, #3211264	; 0x310000
   25dd8:			; <UNDEFINED> instruction: 0x81a1f080
   25ddc:	ldrtmi	r3, [r4], r2, lsl #26
   25de0:	ldmdavc	sl, {r0, r1, r4, r5, r9, sl, lr}
   25de4:	andsle	r2, r8, lr, lsr #20
   25de8:	ldrhtle	r4, [r8], -r3
   25dec:	movwle	r4, #25227	; 0x628b
   25df0:	movwcc	lr, #4139	; 0x102b
   25df4:	blcs	a3e14 <rpl_re_syntax_options@@Base+0x36334>
   25df8:	mlale	r7, r9, r2, r4
   25dfc:	bcs	c03e6c <rpl_re_syntax_options@@Base+0xb9638c>
   25e00:	addsmi	sp, r9, #-1073741763	; 0xc000003d
   25e04:	bicshi	pc, sl, r0, asr #4
   25e08:			; <UNDEFINED> instruction: 0xf8063301
   25e0c:	addmi	r2, fp, #1024	; 0x400
   25e10:	bne	ffd5adb4 <rpl_re_syntax_options@@Base+0xffced2d4>
   25e14:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   25e18:	ldmdavc	r8, {r2, r3, r4, sp, lr, pc}^
   25e1c:	svclt	0x00182800
   25e20:	svclt	0x0008282f
   25e24:	rscsle	r3, r2, r2, lsl #6
   25e28:	bicsle	r2, sp, lr, lsr #16
   25e2c:	stmdacs	r0, {r3, r4, r7, fp, ip, sp, lr}
   25e30:	stmdacs	pc!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   25e34:	strbmi	sp, [r6, #-472]!	; 0xfffffe28
   25e38:	cmnhi	r3, r0, lsl #4	; <UNPREDICTABLE>
   25e3c:	svclt	0x00982d01
   25e40:	stfeqd	f7, [r3], {6}
   25e44:	movwcc	sp, #14800	; 0x39d0
   25e48:	ldrmi	lr, [r9], -r1, ror #15
   25e4c:	svclt	0x00181a74
   25e50:	strmi	r2, [fp], -r1, lsl #8
   25e54:	svclt	0x001c42b3
   25e58:	eorsvc	r2, r3, r0, lsl #6
   25e5c:	addsmi	lr, r9, #14
   25e60:	and	sp, sl, r2, lsl #16
   25e64:	mulle	r8, r9, r2
   25e68:	movwcc	r4, #5658	; 0x161a
   25e6c:	stmdacs	pc!, {r4, fp, ip, sp, lr}	; <UNPREDICTABLE>
   25e70:	addsmi	sp, r1, #248, 2	; 0x3e
   25e74:	ldrmi	sp, [lr], -r1, lsl #18
   25e78:	strcs	lr, [r0], #-1993	; 0xfffff837
   25e7c:			; <UNDEFINED> instruction: 0x6010f8d9
   25e80:	ldrtmi	r2, [r0], -pc, lsr #2
   25e84:	stmda	r4, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   25e88:	stmdacs	r0, {r0, r2, r9, sl, lr}
   25e8c:	msrhi	CPSR_sx, r0
   25e90:	ldrtmi	r4, [r0], -r9, lsr #12
   25e94:			; <UNDEFINED> instruction: 0xf9d2f002
   25e98:	stclne	6, cr4, [r8], #-12
   25e9c:	eorcc	pc, r0, r9, asr #17
   25ea0:	cdp2	0, 0, cr15, cr10, cr14, {0}
   25ea4:	eoreq	pc, r4, r9, asr #17
   25ea8:	ldrdeq	pc, [r0], -r9	; <UNPREDICTABLE>
   25eac:			; <UNDEFINED> instruction: 0xf7fe2100
   25eb0:			; <UNDEFINED> instruction: 0xf8d9fc11
   25eb4:	tstcs	r0, r4, lsr #32
   25eb8:	stc2	7, cr15, [ip], {254}	; 0xfe
   25ebc:	ldrdpl	pc, [r8], -r9
   25ec0:	blcs	43f74 <_IO_stdin_used@@Base+0x5734>
   25ec4:	msrhi	CPSR_fc, r0
   25ec8:			; <UNDEFINED> instruction: 0xf1a32600
   25ecc:	bcs	6667d8 <rpl_re_syntax_options@@Base+0x5f8cf8>
   25ed0:			; <UNDEFINED> instruction: 0x3320bf9c
   25ed4:			; <UNDEFINED> instruction: 0xf815702b
   25ed8:	svclt	0x00983f01
   25edc:	blcs	2f6e8 <ASN1_STRING_length@plt+0x28e80>
   25ee0:			; <UNDEFINED> instruction: 0xf8d9d1f3
   25ee4:			; <UNDEFINED> instruction: 0x21255008
   25ee8:			; <UNDEFINED> instruction: 0xf7df4628
   25eec:	cmnlt	r8, #472	; 0x1d8
   25ef0:	strtmi	r2, [r8], -r0, lsl #2
   25ef4:	blx	ffbe3ef6 <rpl_re_syntax_options@@Base+0xffb76416>
   25ef8:	ldrdne	pc, [r8], -r9
   25efc:	blcs	43f30 <_IO_stdin_used@@Base+0x56f0>
   25f00:	addhi	pc, sp, r0
   25f04:	blcs	7f7734 <rpl_re_syntax_options@@Base+0x789c54>
   25f08:	addhi	pc, r1, r0, lsl #4
   25f0c:	strcs	r4, [r3], #-1608	; 0xfffff9b8
   25f10:	ldc2	7, cr15, [r2, #1016]	; 0x3f8
   25f14:	svceq	0x0000f1b8
   25f18:	ldrbmi	fp, [r0, #3864]	; 0xf18
   25f1c:	strbmi	sp, [r0], -r2
   25f20:	ldmda	r6, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   25f24:	tstlt	r3, r1, lsl #22
   25f28:			; <UNDEFINED> instruction: 0xf04f601c
   25f2c:	bmi	fed28334 <rpl_re_syntax_options@@Base+0xfecba854>
   25f30:	ldrbtmi	r4, [sl], #-2982	; 0xfffff45a
   25f34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   25f38:	subsmi	r9, sl, sp, lsl #22
   25f3c:	teqhi	ip, r0, asr #32	; <UNPREDICTABLE>
   25f40:	andlt	r4, pc, r8, asr #12
   25f44:	blhi	e1240 <rpl_re_syntax_options@@Base+0x73760>
   25f48:	svchi	0x00f0e8bd
   25f4c:	bls	b8e08 <rpl_re_syntax_options@@Base+0x4b328>
   25f50:	blls	17c2ac <rpl_re_syntax_options@@Base+0x10e7cc>
   25f54:	stmdbls	r9, {r0, r1, r3, r5, r8, ip, sp, pc}
   25f58:			; <UNDEFINED> instruction: 0xf0024618
   25f5c:			; <UNDEFINED> instruction: 0xf8c9f96f
   25f60:	blls	1a5fb8 <rpl_re_syntax_options@@Base+0x1384d8>
   25f64:	stmdbls	sl, {r0, r1, r3, r5, r8, ip, sp, pc}
   25f68:			; <UNDEFINED> instruction: 0xf0024618
   25f6c:			; <UNDEFINED> instruction: 0xf8c9f967
   25f70:	blls	1e5fd8 <rpl_re_syntax_options@@Base+0x1784f8>
   25f74:	stmdbls	r8, {r0, r1, r3, r5, r8, ip, sp, pc}
   25f78:			; <UNDEFINED> instruction: 0xf0024618
   25f7c:			; <UNDEFINED> instruction: 0xf8c9f95f
   25f80:			; <UNDEFINED> instruction: 0xf895001c
   25f84:			; <UNDEFINED> instruction: 0x43233216
   25f88:			; <UNDEFINED> instruction: 0xf8d9d104
   25f8c:	blcs	32004 <ASN1_STRING_length@plt+0x2b79c>
   25f90:	sbcshi	pc, r7, r0
   25f94:	strbmi	r2, [r8], -r0, lsl #2
   25f98:	stc2	7, cr15, [lr], {255}	; 0xff
   25f9c:			; <UNDEFINED> instruction: 0xf8c945d0
   25fa0:	sbcle	r0, r4, r0
   25fa4:			; <UNDEFINED> instruction: 0xf7e04640
   25fa8:	bfi	lr, r4, (invalid: 16:0)
   25fac:	movwls	r3, #29441	; 0x7301
   25fb0:			; <UNDEFINED> instruction: 0xf7e04618
   25fb4:	strdls	lr, [r8], -sl
   25fb8:			; <UNDEFINED> instruction: 0xf47f2800
   25fbc:			; <UNDEFINED> instruction: 0xf8ddaec7
   25fc0:			; <UNDEFINED> instruction: 0x4648901c
   25fc4:	ldm	lr!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   25fc8:	strmi	r4, [r3], #-1611	; 0xfffff9b5
   25fcc:	ldrt	r9, [sp], r8, lsl #6
   25fd0:	stmib	sp, {r3, r4, r6, sl, fp, ip}^
   25fd4:			; <UNDEFINED> instruction: 0xf7e00106
   25fd8:	stmdbls	r7, {r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   25fdc:	stmdacs	r0, {r0, r1, r9, sl, lr}
   25fe0:	sbchi	pc, r5, r0
   25fe4:	strt	r9, [r6], sl
   25fe8:	movwcc	r4, #6791	; 0x1a87
   25fec:	ldrbtmi	r9, [sl], #-773	; 0xfffffcfb
   25ff0:	ldclne	6, cr4, [r1], {24}
   25ff4:			; <UNDEFINED> instruction: 0xf7e09206
   25ff8:	bls	1e0f60 <rpl_re_syntax_options@@Base+0x173480>
   25ffc:	stmdacs	r0, {r0, r1, r9, sl, lr}
   26000:	adcshi	pc, sp, r0
   26004:	andls	r1, r9, r1, lsl sp
   26008:	strcs	lr, [r8], #-1671	; 0xfffff979
   2600c:	blcs	201fe1c <rpl_re_syntax_options@@Base+0x1fb233c>
   26010:	svcge	0x007cf43f
   26014:	svccc	0x0001f812
   26018:			; <UNDEFINED> instruction: 0xf47f2b00
   2601c:	blmi	1e91df4 <rpl_re_syntax_options@@Base+0x1e24314>
   26020:	ldmpl	r5, {r1, r9, fp, ip, pc}^
   26024:	andsvs	pc, r6, #9764864	; 0x950000
   26028:	svclt	0x000c2f00
   2602c:			; <UNDEFINED> instruction: 0xf0062600
   26030:	cfmadd32cs	mvax0, mvfx0, mvfx0, mvfx1
   26034:	adcshi	pc, r2, r0, asr #32
   26038:	str	r2, [sl, r1, lsl #12]
   2603c:	mrrcne	9, 7, r4, sl, cr3	; <UNPREDICTABLE>
   26040:	ldrbtmi	r9, [r9], #-773	; 0xfffffcfb
   26044:	tstcc	r1, r0, lsl r6
   26048:			; <UNDEFINED> instruction: 0xf7e09204
   2604c:	ldmib	sp, {r1, r2, r3, r5, r7, r8, r9, fp, sp, lr, pc}^
   26050:	stmdacs	r0, {r2, r8, r9, sp}
   26054:	addmi	sp, r2, #81	; 0x51
   26058:	ldmdavc	r1, {r2, r8, r9, sl, fp, ip, sp, pc}
   2605c:			; <UNDEFINED> instruction: 0xf43f4613
   26060:	svclt	0x003fade9
   26064:			; <UNDEFINED> instruction: 0xf1002200
   26068:			; <UNDEFINED> instruction: 0xf04f31ff
   2606c:	ldrmi	r0, [r6], sl, lsl #24
   26070:	addhi	pc, pc, r0, lsl #1
   26074:	svccs	0x0001f813
   26078:	bcs	274940 <rpl_re_syntax_options@@Base+0x206e60>
   2607c:	blx	35c10e <rpl_re_syntax_options@@Base+0x2ee62e>
   26080:			; <UNDEFINED> instruction: 0xf5be2e0e
   26084:	ble	775e8c <rpl_re_syntax_options@@Base+0x7083ac>
   26088:			; <UNDEFINED> instruction: 0xd1f34299
   2608c:	strmi	r7, [r3], -r1, lsl #16
   26090:	and	pc, ip, sp, asr #17
   26094:	strtmi	lr, [r0], -lr, asr #11
   26098:			; <UNDEFINED> instruction: 0xf7e046a3
   2609c:	stmdane	r3!, {r2, r4, r6, fp, sp, lr, pc}
   260a0:	ldr	r9, [sl, #768]!	; 0x300
   260a4:	movwcc	r4, #6490	; 0x195a
   260a8:			; <UNDEFINED> instruction: 0x46184479
   260ac:	adfe	f3, f0, f2
   260b0:			; <UNDEFINED> instruction: 0xf7e03a10
   260b4:			; <UNDEFINED> instruction: 0x4603eb7a
   260b8:	andls	fp, r4, r0, lsr r3
   260bc:	strcs	lr, [r0], #-1474	; 0xfffffa3e
   260c0:	strbt	r4, [r9], -r6, lsr #12
   260c4:	str	r2, [r5, -r4, lsl #8]!
   260c8:			; <UNDEFINED> instruction: 0xf7fe4650
   260cc:	stmdacs	r0, {r0, r2, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   260d0:	strcs	fp, [r1], #-3860	; 0xfffff0ec
   260d4:	str	r2, [r5, -r2, lsl #8]!
   260d8:	ldr	r2, [fp, -r5, lsl #8]
   260dc:	ldrbtmi	r4, [r8], #-2125	; 0xfffff7b3
   260e0:	stc2l	0, cr15, [sl], #56	; 0x38
   260e4:	ldrtmi	r4, [r0], -r3, lsl #12
   260e8:	eorcc	pc, r0, r9, asr #17
   260ec:	stc2l	0, cr15, [r4], #56	; 0x38
   260f0:	eoreq	pc, r4, r9, asr #17
   260f4:	strcs	lr, [r6], #-1752	; 0xfffff928
   260f8:	ldrmi	lr, [r0], -ip, lsl #14
   260fc:	stmda	r2!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26100:	blls	18c918 <rpl_re_syntax_options@@Base+0x11ee38>
   26104:			; <UNDEFINED> instruction: 0xe7a64410
   26108:	beq	461970 <rpl_re_syntax_options@@Base+0x3f3e90>
   2610c:	ldmda	sl, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   26110:	bcc	461978 <rpl_re_syntax_options@@Base+0x3f3e98>
   26114:	movwls	r4, #17411	; 0x4403
   26118:			; <UNDEFINED> instruction: 0x461ee594
   2611c:	strcs	lr, [r0], #-1763	; 0xfffff91d
   26120:	cfmadd32cc	mvax5, mvfx14, mvfx1, mvfx14
   26124:			; <UNDEFINED> instruction: 0xf67f4566
   26128:	ldrtmi	sl, [r2], -lr, lsl #29
   2612c:	bcc	7798c <rpl_re_syntax_options@@Base+0x9eac>
   26130:	stceq	8, cr15, [r1], {22}
   26134:			; <UNDEFINED> instruction: 0xf43f282f
   26138:	ldrmi	sl, [r4, #3718]	; 0xe86
   2613c:			; <UNDEFINED> instruction: 0x4666d1f6
   26140:	cfmsub32	mvax4, mvfx14, mvfx8, mvfx1
   26144:	bls	13498c <rpl_re_syntax_options@@Base+0xc6eac>
   26148:	svclt	0x00084293
   2614c:	streq	pc, [r1], -r6, asr #32
   26150:			; <UNDEFINED> instruction: 0xf47f2e00
   26154:	ldrbmi	sl, [r0, #3871]	; 0xf1f
   26158:			; <UNDEFINED> instruction: 0xf8c9bf18
   2615c:			; <UNDEFINED> instruction: 0xf47f8000
   26160:	strbmi	sl, [r0], -r6, ror #29
   26164:	stc2	0, cr15, [r8], #56	; 0x38
   26168:	andeq	pc, r0, r9, asr #17
   2616c:	stmdals	r6, {r0, r1, r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}
   26170:	svc	0x00e8f7df
   26174:	stmdbls	r7, {r1, r2, r8, r9, fp, ip, pc}
   26178:	movwls	r4, #41987	; 0xa403
   2617c:	stmdals	r5, {r0, r1, r3, r4, r6, r7, r8, sl, sp, lr, pc}
   26180:	tstls	r6, r1, lsl sp
   26184:	svc	0x00def7df
   26188:	stmdbls	r6, {r0, r2, r8, r9, fp, ip, pc}
   2618c:	movwls	r4, #37891	; 0x9403
   26190:	andcs	lr, r0, #817889280	; 0x30c00000
   26194:	strmi	r7, [r3], -r1, lsl #16
   26198:	strb	r9, [fp, #-515]	; 0xfffffdfd
   2619c:			; <UNDEFINED> instruction: 0xf0064638
   261a0:	strmi	pc, [r7], -r9, lsl #19
   261a4:			; <UNDEFINED> instruction: 0xf43f2800
   261a8:			; <UNDEFINED> instruction: 0xf8d9af47
   261ac:			; <UNDEFINED> instruction: 0xf7df0008
   261b0:			; <UNDEFINED> instruction: 0xf8c9ef10
   261b4:	strb	r7, [ip], r8
   261b8:	ldmdb	r8!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   261bc:			; <UNDEFINED> instruction: 0x46191b9c
   261c0:	strcs	fp, [r1], #-3864	; 0xfffff0e8
   261c4:	svclt	0x0000e645
   261c8:	andeq	pc, r3, r6, ror pc	; <UNPREDICTABLE>
   261cc:	andeq	r0, r0, ip, asr #9
   261d0:	andeq	pc, r3, lr, asr pc	; <UNPREDICTABLE>
   261d4:	strdeq	r0, [r4], -r6
   261d8:	andeq	fp, r2, r4, lsr r8
   261dc:	andeq	r0, r4, sl, asr #11
   261e0:			; <UNDEFINED> instruction: 0x000405b4
   261e4:	andeq	r0, r4, ip, lsl #11
   261e8:	andeq	r0, r4, r6, ror r5
   261ec:	andeq	r0, r4, r4, asr r5
   261f0:	andeq	r0, r4, lr, lsr #10
   261f4:	andeq	r0, r4, ip, lsl r5
   261f8:	andeq	r0, r4, r2, lsr #9
   261fc:	andeq	r0, r4, r0, lsl #9
   26200:	andeq	pc, r3, lr, lsr #23
   26204:			; <UNDEFINED> instruction: 0x000004b4
   26208:	andeq	r0, r4, r6, lsr #3
   2620c:	andeq	r0, r4, r2, asr r1
   26210:	andeq	r0, r4, ip, ror #1
   26214:	muleq	r2, r2, sp
   26218:	mvnsmi	lr, #737280	; 0xb4000
   2621c:	stmdbvs	r0, {r2, r9, sl, lr}
   26220:	mrc	7, 6, APSR_nzcv, cr6, cr15, {6}
   26224:	movwcs	r6, #2598	; 0xa26
   26228:	tstcs	r3, r1, lsl #4
   2622c:	ldrtmi	r6, [r0], -r3, lsr #2
   26230:	blx	febe4232 <rpl_re_syntax_options@@Base+0xfeb76752>
   26234:	strmi	r4, [r5], -r6, lsl #5
   26238:	stmdavc	r2, {r0, r2, r3, r4, ip, lr, pc}
   2623c:	biclt	r4, r2, r1, lsl #12
   26240:	and	r4, r5, r3, lsl #12
   26244:	blcs	a4250 <rpl_re_syntax_options@@Base+0x36770>
   26248:	ldmdavc	sl, {r3, r4, r6, sl, fp, ip}^
   2624c:	orrlt	r4, r2, r3, lsl #12
   26250:	mvnsle	r2, r5, lsr #20
   26254:	ldmdacs	r2!, {r3, r4, r6, fp, ip, sp, lr}
   26258:	ldmvc	r8, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   2625c:	svclt	0x00042846
   26260:	eorcs	r3, pc, #134217728	; 0x8000000
   26264:	blcs	a4270 <rpl_re_syntax_options@@Base+0x36790>
   26268:	mrrcne	8, 5, r7, r8, cr10
   2626c:	bcs	37a80 <ASN1_STRING_length@plt+0x31218>
   26270:	movwcs	sp, #494	; 0x1ee
   26274:	bvs	18422a8 <rpl_re_syntax_options@@Base+0x17d47c8>
   26278:	tstcs	r3, r1, lsl #4
   2627c:	blx	fe26427e <rpl_re_syntax_options@@Base+0xfe1f679e>
   26280:	strmi	r7, [r6], -fp, lsr #16
   26284:			; <UNDEFINED> instruction: 0xf00eb9d3
   26288:			; <UNDEFINED> instruction: 0x4607fc17
   2628c:			; <UNDEFINED> instruction: 0x61276a23
   26290:	andle	r4, r2, fp, lsr #5
   26294:			; <UNDEFINED> instruction: 0xf7df4628
   26298:	bvs	1921d10 <rpl_re_syntax_options@@Base+0x18b4230>
   2629c:			; <UNDEFINED> instruction: 0xd00242b3
   262a0:			; <UNDEFINED> instruction: 0xf7df4630
   262a4:	stmdavs	r0!, {r1, r2, r4, r7, r9, sl, fp, sp, lr, pc}
   262a8:	mrc	7, 4, APSR_nzcv, cr2, cr15, {6}
   262ac:	strtmi	r2, [r0], -r0, lsl #2
   262b0:			; <UNDEFINED> instruction: 0xf7ff6021
   262b4:	eorvs	pc, r0, r1, lsl #22
   262b8:	mvnshi	lr, #12386304	; 0xbd0000
   262bc:			; <UNDEFINED> instruction: 0xf7df4628
   262c0:	strmi	lr, [r0], r2, asr #30
   262c4:			; <UNDEFINED> instruction: 0xf7df4630
   262c8:			; <UNDEFINED> instruction: 0x4681ef3e
   262cc:	andcc	r4, r2, r0, asr #8
   262d0:	blx	9e2312 <rpl_re_syntax_options@@Base+0x974832>
   262d4:	strtmi	r4, [r9], -r2, asr #12
   262d8:			; <UNDEFINED> instruction: 0xf7df4607
   262dc:	bl	222034 <rpl_re_syntax_options@@Base+0x1b4554>
   262e0:	eorcs	r0, pc, #8, 6	; 0x20000000
   262e4:			; <UNDEFINED> instruction: 0xf8073301
   262e8:	ldrtmi	r2, [r1], -r8
   262ec:	ldrmi	r4, [r8], -sl, asr #12
   262f0:	svc	0x0048f7df
   262f4:			; <UNDEFINED> instruction: 0xf8002200
   262f8:	strb	r2, [r7, r9]
   262fc:			; <UNDEFINED> instruction: 0x4604b538
   26300:	bvs	37b3c <ASN1_STRING_length@plt+0x312d4>
   26304:	mcr	7, 3, pc, cr4, cr15, {6}	; <UNPREDICTABLE>
   26308:	strtmi	r2, [r8], -r0, lsl #6
   2630c:			; <UNDEFINED> instruction: 0xf00e6223
   26310:			; <UNDEFINED> instruction: 0x4603fbd3
   26314:	eorvs	r4, r3, #32, 12	; 0x2000000
   26318:	ldrhtmi	lr, [r8], -sp
   2631c:	svclt	0x0000e77c
   26320:			; <UNDEFINED> instruction: 0x4604b538
   26324:	bvs	1037b60 <rpl_re_syntax_options@@Base+0xfca080>
   26328:	mrc	7, 2, APSR_nzcv, cr2, cr15, {6}
   2632c:	strtmi	r2, [r8], -r0, lsl #6
   26330:			; <UNDEFINED> instruction: 0xf00e6263
   26334:	strmi	pc, [r3], -r1, asr #23
   26338:	rsbvs	r4, r3, #32, 12	; 0x2000000
   2633c:	ldrhtmi	lr, [r8], -sp
   26340:	svclt	0x0000e76a
   26344:	svclt	0x00084288
   26348:	andle	r2, lr, r1, lsl #6
   2634c:	movweq	pc, #4513	; 0x11a1	; <UNPREDICTABLE>
   26350:			; <UNDEFINED> instruction: 0xf383fab3
   26354:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp}
   26358:	movwcs	fp, #3864	; 0xf18
   2635c:	stmdacs	r1, {r0, r1, r3, r5, r8, fp, ip, sp, pc}
   26360:	stmdbcs	r0, {r3, r8, r9, sl, fp, ip, sp, pc}
   26364:	movwcs	fp, #7948	; 0x1f0c
   26368:	ldrmi	r2, [r8], -r0, lsl #6
   2636c:	svclt	0x00004770
   26370:	mvnsmi	lr, sp, lsr #18
   26374:	ldmdbmi	r0!, {r2, r3, r9, sl, lr}
   26378:	blmi	c52588 <rpl_re_syntax_options@@Base+0xbe4aa8>
   2637c:	stmdavc	r2, {r0, r3, r4, r5, r6, sl, lr}
   26380:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   26384:			; <UNDEFINED> instruction: 0xf04f9301
   26388:	bcs	26f90 <ASN1_STRING_length@plt+0x20728>
   2638c:			; <UNDEFINED> instruction: 0xf10dd049
   26390:			; <UNDEFINED> instruction: 0xf10d0602
   26394:	strmi	r0, [r5], -r3, lsl #14
   26398:	blcs	99e3fc <rpl_re_syntax_options@@Base+0x93091c>
   2639c:			; <UNDEFINED> instruction: 0xf88dbf1c
   263a0:	andcs	r3, r1, r3
   263a4:			; <UNDEFINED> instruction: 0xf89dd027
   263a8:			; <UNDEFINED> instruction: 0xf1a22002
   263ac:	ldmdbcs	r9, {r0, r6, r8}
   263b0:	smlaltbeq	pc, r1, r3, r1	; <UNPREDICTABLE>
   263b4:	eorcc	fp, r0, #152, 30	; 0x260
   263b8:	svclt	0x00982919
   263bc:	addsmi	r3, r3, #32, 6	; 0x80000000
   263c0:	strbmi	sp, [r5], #-289	; 0xfffffedf
   263c4:	stmdavc	sl!, {r2, sl, lr}
   263c8:	stmdavc	r3!, {r1, r3, r4, r6, r8, r9, ip, sp, pc}
   263cc:	bcs	9931a0 <rpl_re_syntax_options@@Base+0x9256c0>
   263d0:			; <UNDEFINED> instruction: 0xf88dbf1c
   263d4:			; <UNDEFINED> instruction: 0xf04f2002
   263d8:	bicsle	r0, lr, r1, lsl #16
   263dc:			; <UNDEFINED> instruction: 0x46284631
   263e0:	blx	fe3643e0 <rpl_re_syntax_options@@Base+0xfe2f6900>
   263e4:	cmnlt	r0, r0, lsl #13
   263e8:	blcs	98447c <rpl_re_syntax_options@@Base+0x91699c>
   263ec:			; <UNDEFINED> instruction: 0xf88dbf1c
   263f0:	andcs	r3, r1, r3
   263f4:			; <UNDEFINED> instruction: 0x4639d1d7
   263f8:			; <UNDEFINED> instruction: 0xf7fe4620
   263fc:	tstlt	r0, pc, ror sl	; <UNPREDICTABLE>
   26400:	mulcc	r3, sp, r8
   26404:	stmdavc	fp!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   26408:	andcs	fp, r0, fp, asr r1
   2640c:	blmi	2f8c44 <rpl_re_syntax_options@@Base+0x28b164>
   26410:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   26414:	blls	80484 <rpl_re_syntax_options@@Base+0x129a4>
   26418:	qaddle	r4, sl, fp
   2641c:	pop	{r1, ip, sp, pc}
   26420:	stmdavc	r3!, {r4, r5, r6, r7, r8, pc}
   26424:	mvnsle	r2, r0, lsl #22
   26428:	strb	r2, [pc, r1]!
   2642c:	blcs	444e0 <_IO_stdin_used@@Base+0x5ca0>
   26430:	ldrb	sp, [r9, fp, ror #3]!
   26434:	svc	0x00faf7df
   26438:	andeq	pc, r3, r4, ror #14
   2643c:	andeq	r0, r0, ip, asr #9
   26440:	ldrdeq	pc, [r3], -r0
   26444:	ldrbmi	r6, [r0, -r0, lsl #16]!
   26448:	strlt	r2, [r8, #-532]	; 0xfffffdec
   2644c:	stc	7, cr15, [r8], {223}	; 0xdf
   26450:			; <UNDEFINED> instruction: 0xf080fab0
   26454:	vstrlt.16	s0, [r8, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   26458:	svcmi	0x00f0e92d
   2645c:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
   26460:	vqdmulh.s<illegal width 8>	d24, d8, d2
   26464:	blmi	1aa658c <rpl_re_syntax_options@@Base+0x1a38aac>
   26468:	stcge	0, cr11, [r9], {219}	; 0xdb
   2646c:	andne	lr, r2, #3358720	; 0x334000
   26470:	vmls.f32	s8, s16, s17
   26474:	ldrbtmi	r4, [sl], #-2576	; 0xfffff5f0
   26478:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2647c:			; <UNDEFINED> instruction: 0xf04f9359
   26480:			; <UNDEFINED> instruction: 0xf00e0300
   26484:	strmi	pc, [r6], -sp, asr #20
   26488:			; <UNDEFINED> instruction: 0xf0094620
   2648c:	ldmib	sp, {r0, r2, r3, r5, r9, fp, ip, sp, lr, pc}^
   26490:	blcs	33630 <ASN1_STRING_length@plt+0x2cdc8>
   26494:	movweq	pc, #372	; 0x174	; <UNPREDICTABLE>
   26498:	ldmdage	r1!, {r1, r8, r9, fp, ip, lr, pc}
   2649c:	blx	9624c8 <rpl_re_syntax_options@@Base+0x8f49e8>
   264a0:	beq	625e4 <quoting_style_vals@@Base+0xf3e0>
   264a4:	bleq	625e8 <quoting_style_vals@@Base+0xf3e4>
   264a8:	strcs	r2, [r0, #-1024]	; 0xfffffc00
   264ac:	tstmi	r3, #6
   264b0:	suble	r4, r7, r8, asr #12
   264b4:	mcr	7, 5, pc, cr8, cr15, {6}	; <UNPREDICTABLE>
   264b8:	cmple	fp, r0, lsl #16
   264bc:	andmi	pc, r0, #196, 10	; 0x31000000
   264c0:			; <UNDEFINED> instruction: 0x464b1930
   264c4:			; <UNDEFINED> instruction: 0xf7e02101
   264c8:	stmib	sp, {r1, r2, r3, r8, fp, sp, lr, pc}^
   264cc:	ldrbmi	r4, [r7], -r0, lsl #10
   264d0:	movwcs	r4, #1752	; 0x6d8
   264d4:	strmi	r1, [r2], -r4, lsr #16
   264d8:	streq	pc, [r0, #-325]	; 0xfffffebb
   264dc:	beq	6114c <quoting_style_vals@@Base+0xdf48>
   264e0:	bleq	62a14 <quoting_style_vals@@Base+0xf810>
   264e4:	svclt	0x00082d00
   264e8:	svcmi	0x0000f5b4
   264ec:	mrc	1, 0, sp, cr8, cr15, {6}
   264f0:	vst1.8	{d18-d19}, [pc :64], r0
   264f4:	ldrtmi	r4, [r0], -r0, lsl #2
   264f8:	blx	9e2524 <rpl_re_syntax_options@@Base+0x974a44>
   264fc:	strbtcc	lr, [r6], #-2525	; 0xfffff623
   26500:	svclt	0x0008455c
   26504:	sbcle	r4, pc, #348127232	; 0x14c00000
   26508:			; <UNDEFINED> instruction: 0xf5ba9b66
   2650c:			; <UNDEFINED> instruction: 0xf14b4200
   26510:	bne	fe6f2d14 <rpl_re_syntax_options@@Base+0xfe685234>
   26514:	blls	1a0b12c <rpl_re_syntax_options@@Base+0x199d64c>
   26518:	bl	1910de4 <rpl_re_syntax_options@@Base+0x18a3304>
   2651c:	movwls	r0, #21249	; 0x5301
   26520:	strcc	lr, [r4], #-2525	; 0xfffff623
   26524:			; <UNDEFINED> instruction: 0xf1742b00
   26528:	svclt	0x00be0300
   2652c:	movwcs	r2, #1024	; 0x400
   26530:	strcc	lr, [r4], #-2509	; 0xfffff633
   26534:	strmi	lr, [r4, #-2525]	; 0xfffff623
   26538:	smlabtmi	r0, r4, r5, pc	; <UNPREDICTABLE>
   2653c:			; <UNDEFINED> instruction: 0xf00a1930
   26540:			; <UNDEFINED> instruction: 0xe7b1fa35
   26544:	ldm	r8!, {r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26548:	cmple	sl, r0, lsl #16
   2654c:			; <UNDEFINED> instruction: 0x46d84657
   26550:	strmi	lr, [r0, #-2509]	; 0xfffff633
   26554:	movweq	lr, #23124	; 0x5a54
   26558:	mrc	1, 0, sp, cr8, cr11, {0}
   2655c:	stmdbls	r2, {r4, r9, fp}
   26560:			; <UNDEFINED> instruction: 0xf9e2f00a
   26564:	strbtcc	lr, [r6], #-2525	; 0xfffff623
   26568:			; <UNDEFINED> instruction: 0xf1742b00
   2656c:	ble	10a7174 <rpl_re_syntax_options@@Base+0x1039694>
   26570:			; <UNDEFINED> instruction: 0xf7df4630
   26574:	andcs	lr, r0, lr, lsr #26
   26578:	blmi	978e1c <rpl_re_syntax_options@@Base+0x90b33c>
   2657c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   26580:	blls	16805f0 <rpl_re_syntax_options@@Base+0x1612b10>
   26584:	qdaddle	r4, sl, r1
   26588:	ldc	0, cr11, [sp], #364	; 0x16c
   2658c:	pop	{r1, r8, r9, fp, pc}
   26590:	mrc	15, 0, r8, cr8, cr0, {7}
   26594:			; <UNDEFINED> instruction: 0x46212a10
   26598:			; <UNDEFINED> instruction: 0xf00a4630
   2659c:	ldmib	sp, {r0, r1, r2, r9, fp, ip, sp, lr, pc}^
   265a0:	ldrbmi	r2, [fp, #-870]	; 0xfffffc9a
   265a4:	ldrbmi	fp, [r2, #-3848]	; 0xfffff0f8
   265a8:	blls	5b10c <quoting_style_vals@@Base+0x7f08>
   265ac:	bne	11a78 <ASN1_STRING_length@plt+0xb210>
   265b0:	bl	1a4d1bc <rpl_re_syntax_options@@Base+0x19df6dc>
   265b4:	blls	19a85c8 <rpl_re_syntax_options@@Base+0x193aae8>
   265b8:	movwls	r1, #27611	; 0x6bdb
   265bc:	bl	190d360 <rpl_re_syntax_options@@Base+0x189f880>
   265c0:	movwls	r0, #29448	; 0x7308
   265c4:	movwcs	lr, #27101	; 0x69dd
   265c8:			; <UNDEFINED> instruction: 0xf1732a00
   265cc:	svclt	0x00be0300
   265d0:	movwcs	r2, #512	; 0x200
   265d4:	movwcs	lr, #27085	; 0x69cd
   265d8:	ldmib	sp, {r1, r3, r5, r9, sl, lr}^
   265dc:	blne	ff8845fc <rpl_re_syntax_options@@Base+0xff816b1c>
   265e0:	ldrtmi	r4, [r3], #-1595	; 0xfffff9c5
   265e4:			; <UNDEFINED> instruction: 0xf00a4618
   265e8:	vnmla.f16	s30, s17, s3
   265ec:	stmdbls	r2, {r4, r9, fp}
   265f0:			; <UNDEFINED> instruction: 0xf99af00a
   265f4:	ldcge	0, cr14, [r1, #-0]
   265f8:	strtmi	r9, [r8], -r3, lsl #18
   265fc:			; <UNDEFINED> instruction: 0xf994f00a
   26600:			; <UNDEFINED> instruction: 0x4630e7b6
   26604:	stcl	7, cr15, [r4], #892	; 0x37c
   26608:	ldr	r2, [r5, r1]!
   2660c:	svc	0x000ef7df
   26610:	andeq	r0, r0, ip, asr #9
   26614:	andeq	pc, r3, sl, ror #12
   26618:	andeq	pc, r3, r4, ror #10
   2661c:	bmi	a38ac0 <rpl_re_syntax_options@@Base+0x9cafe0>
   26620:	blmi	a3780c <rpl_re_syntax_options@@Base+0x9c9d2c>
   26624:	mvnsmi	lr, sp, lsr #18
   26628:	stmpl	sl, {r2, r7, ip, sp, pc}
   2662c:	ldrbtmi	sl, [fp], #-3840	; 0xfffff100
   26630:	ldmdavs	r2, {r0, r2, r5, r8, sl, fp, lr}
   26634:			; <UNDEFINED> instruction: 0xf04f60fa
   26638:	bmi	926e40 <rpl_re_syntax_options@@Base+0x8b9360>
   2663c:	ldmpl	fp, {r0, r2, r3, r4, r5, r6, sl, lr}
   26640:			; <UNDEFINED> instruction: 0x1098f8d3
   26644:	rsbsvs	r4, r9, r8, lsl #12
   26648:	ldcl	7, cr15, [ip, #-892]!	; 0xfffffc84
   2664c:			; <UNDEFINED> instruction: 0xf1006879
   26650:	strmi	r0, [r4], -ip, lsl #6
   26654:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
   26658:	bl	feb77e68 <rpl_re_syntax_options@@Base+0xfeb0a388>
   2665c:	strbtmi	r0, [lr], -r3, lsl #26
   26660:	b	13f7f28 <rpl_re_syntax_options@@Base+0x138a448>
   26664:			; <UNDEFINED> instruction: 0xf7df08d6
   26668:	blmi	6a1ca8 <rpl_re_syntax_options@@Base+0x6341c8>
   2666c:	ldmdbmi	r9, {r1, r4, r5, r8, fp, ip}
   26670:	ldrbtmi	r4, [r9], #-1147	; 0xfffffb85
   26674:	ldmdbvc	fp, {r3, r4, fp, sp, lr}
   26678:	eorseq	pc, r8, r4, asr #16
   2667c:	tstvc	r3, r0, lsr r6
   26680:	stc	7, cr15, [ip, #892]	; 0x37c
   26684:	eorvs	r4, r8, r3, lsl #12
   26688:	ldmdami	r3, {r3, r6, r8, ip, sp, pc}
   2668c:	tstcs	r1, fp, lsl r2
   26690:			; <UNDEFINED> instruction: 0xf7df4478
   26694:	stmdavs	r8!, {r3, r5, r6, r9, sl, fp, sp, lr, pc}
   26698:	blx	10626d8 <rpl_re_syntax_options@@Base+0xff4bf8>
   2669c:	bmi	3ee6a8 <rpl_re_syntax_options@@Base+0x380bc8>
   266a0:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   266a4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   266a8:	ldrshmi	r6, [sl], #-139	; 0xffffff75
   266ac:	ldrcc	sp, [r0, -r3, lsl #2]
   266b0:	pop	{r0, r2, r3, r4, r5, r7, r9, sl, lr}
   266b4:			; <UNDEFINED> instruction: 0xf7df81f0
   266b8:	svclt	0x0000eeba
   266bc:	andeq	pc, r3, r0, asr #9
   266c0:	andeq	r0, r0, ip, asr #9
   266c4:			; <UNDEFINED> instruction: 0x0003f4b2
   266c8:	strdeq	r6, [r4], -r0
   266cc:			; <UNDEFINED> instruction: 0x000004b4
   266d0:	andeq	fp, r2, ip, rrx
   266d4:	strdeq	r3, [r2], -lr
   266d8:	andeq	fp, r2, r4, asr r0
   266dc:	andeq	pc, r3, lr, lsr r4	; <UNPREDICTABLE>
   266e0:	ldrblt	r4, [r0], #2828	; 0xb0c
   266e4:			; <UNDEFINED> instruction: 0x460c447b
   266e8:	cmnlt	r2, sl, asr r8
   266ec:			; <UNDEFINED> instruction: 0x6702e9d3
   266f0:	ldrmi	r4, [r0], -r1, lsl #12
   266f4:	ldmdbne	r6!, {r1, r5, r9, sl, lr}
   266f8:	streq	pc, [r0, -r7, asr #2]
   266fc:	strvs	lr, [r2, -r3, asr #19]
   26700:			; <UNDEFINED> instruction: 0xf7dfbcd0
   26704:	strmi	fp, [sl], -r9, lsl #25
   26708:			; <UNDEFINED> instruction: 0xbcd0691b
   2670c:			; <UNDEFINED> instruction: 0xf7df2101
   26710:	svclt	0x0000be27
   26714:	andeq	r6, r4, r8, asr #26
   26718:	tstcs	r4, lr, asr #20
   2671c:	push	{r1, r2, r3, r6, r8, r9, fp, lr}
   26720:	ldrbtmi	r4, [sl], #-4080	; 0xfffff010
   26724:	addlt	r4, sp, sp, asr #24
   26728:	ldmpl	r3, {r0, r2, r3, r6, fp, lr}^
   2672c:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
   26730:	movwls	r6, #47131	; 0xb81b
   26734:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   26738:			; <UNDEFINED> instruction: 0xffd2f7ff
   2673c:	cmplt	r8, r0, lsr #26
   26740:	cmplt	fp, r3, ror #16
   26744:			; <UNDEFINED> instruction: 0xf7df4618
   26748:			; <UNDEFINED> instruction: 0x4605eb18
   2674c:	blmi	1192d34 <rpl_re_syntax_options@@Base+0x1125254>
   26750:	ldrmi	r2, [r0], -r0, lsl #4
   26754:	ldrvc	r4, [sl, #-1147]	; 0xfffffb85
   26758:	blmi	ff906c <rpl_re_syntax_options@@Base+0xf8b58c>
   2675c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   26760:	blls	3007d0 <rpl_re_syntax_options@@Base+0x292cf0>
   26764:	cmnle	r3, sl, asr r0
   26768:	pop	{r0, r2, r3, ip, sp, pc}
   2676c:	stmdbvs	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   26770:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   26774:			; <UNDEFINED> instruction: 0xf9d2f00e
   26778:	movwcs	r2, #512	; 0x200
   2677c:			; <UNDEFINED> instruction: 0xf8cd6920
   26780:			; <UNDEFINED> instruction: 0xf10d8000
   26784:			; <UNDEFINED> instruction: 0xf00e0910
   26788:	stmdbvs	r0!, {r0, r4, r5, r6, r7, r8, fp, ip, sp, lr, pc}
   2678c:	bl	664710 <rpl_re_syntax_options@@Base+0x5f6c30>
   26790:	stmibvs	r3!, {r0, r1, r2, r5, r7, r8, fp, sp, lr}^
   26794:	andeq	pc, lr, #-1073741819	; 0xc0000005
   26798:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   2679c:	stmdbvs	r0!, {r1, r2, r9, sl, lr}
   267a0:			; <UNDEFINED> instruction: 0xf8b49500
   267a4:			; <UNDEFINED> instruction: 0xf8d4b008
   267a8:			; <UNDEFINED> instruction: 0xf00ea008
   267ac:	stmdbvs	r3!, {r0, r1, r2, r3, r4, r6, r7, r8, fp, ip, sp, lr, pc}
   267b0:	andcs	r4, sl, #72, 12	; 0x4800000
   267b4:			; <UNDEFINED> instruction: 0xf7df2101
   267b8:	stmdacs	sl, {r1, r2, r4, r7, r8, r9, sl, fp, sp, lr, pc}
   267bc:	blne	ffddaee0 <rpl_re_syntax_options@@Base+0xffd6d400>
   267c0:	mulsvc	r3, sp, r8
   267c4:	movwcs	lr, #27092	; 0x69d4
   267c8:			; <UNDEFINED> instruction: 0xf0479003
   267cc:	stmdbvs	r0!, {r2, r8, r9, sl}
   267d0:			; <UNDEFINED> instruction: 0xf88d9500
   267d4:			; <UNDEFINED> instruction: 0xf00e7013
   267d8:	stmdbls	r3, {r0, r3, r6, r7, r8, fp, ip, sp, lr, pc}
   267dc:	stmdbvs	r3!, {r3, r6, r9, sl, lr}
   267e0:			; <UNDEFINED> instruction: 0x460a0c37
   267e4:			; <UNDEFINED> instruction: 0xf7df2101
   267e8:	stmibvs	r2!, {r1, r2, r3, r4, r5, r7, r8, sl, fp, sp, lr, pc}
   267ec:	smlattcs	ip, r3, r9, r6
   267f0:	stmdbvs	r0!, {r1, r3, r9, ip, sp}
   267f4:	movweq	pc, #323	; 0x143	; <UNPREDICTABLE>
   267f8:			; <UNDEFINED> instruction: 0xf6c69500
   267fc:	mrceq	1, 1, r4, cr5, cr3, {3}
   26800:	eorvs	pc, r2, sp, lsr #17
   26804:			; <UNDEFINED> instruction: 0xf88d2608
   26808:	b	13fa8a4 <rpl_re_syntax_options@@Base+0x138cdc4>
   2680c:	tstls	r7, sl, lsl r5
   26810:	bvs	6e1154 <rpl_re_syntax_options@@Base+0x673674>
   26814:	eorlt	pc, r6, sp, lsr #17
   26818:	eorvc	pc, r4, sp, lsl #17
   2681c:	eorvs	pc, r0, sp, lsr #17
   26820:	eorpl	pc, r8, sp, lsl #17
   26824:	eorge	pc, r9, sp, lsl #17
   26828:			; <UNDEFINED> instruction: 0xf9a0f00e
   2682c:	andcs	r6, lr, #573440	; 0x8c000
   26830:	stmdage	r7, {r0, r8, sp}
   26834:	ldc	7, cr15, [r6, #892]	; 0x37c
   26838:			; <UNDEFINED> instruction: 0xf00e6920
   2683c:	stmdbvs	r0!, {r0, r1, r2, r3, r5, r6, r8, fp, ip, sp, lr, pc}
   26840:	movwcs	r2, #512	; 0x200
   26844:	andhi	pc, r0, sp, asr #17
   26848:			; <UNDEFINED> instruction: 0xf990f00e
   2684c:	str	r7, [r3, r0, lsr #26]
   26850:	stcl	7, cr15, [ip, #892]!	; 0x37c
   26854:			; <UNDEFINED> instruction: 0x0003f3be
   26858:	andeq	r0, r0, ip, asr #9
   2685c:	andeq	r6, r4, r0, lsl #26
   26860:	ldrdeq	sl, [r2], -r2
   26864:	ldrdeq	r6, [r4], -r8
   26868:	andeq	pc, r3, r4, lsl #7
   2686c:			; <UNDEFINED> instruction: 0x4605b538
   26870:	stcl	7, cr15, [r8], #-892	; 0xfffffc84
   26874:	strtmi	r4, [r8], -r4, lsl #12
   26878:			; <UNDEFINED> instruction: 0xf7ff4621
   2687c:	addmi	pc, r4, #49, 30	; 0xc4
   26880:	blmi	19a89c <rpl_re_syntax_options@@Base+0x12cdbc>
   26884:	ldrmi	r2, [r0], -r0, lsl #4
   26888:	ldrvc	r4, [sl, #-1147]	; 0xfffffb85
   2688c:	blmi	115d74 <rpl_re_syntax_options@@Base+0xa8294>
   26890:	cfldrsvc	mvf4, [r8, #-492]	; 0xfffffe14
   26894:	svclt	0x0000bd38
   26898:	andeq	r6, r4, r4, lsr #23
   2689c:	muleq	r4, ip, fp
   268a0:	cfldr32mi	mvfx11, [r1, #-224]	; 0xffffff20
   268a4:	cfstrsvc	mvf4, [fp, #-500]!	; 0xfffffe0c
   268a8:	ldmdblt	r3, {r0, r3, r8, ip, sp, pc}
   268ac:	ldrmi	r2, [r8], -r0, lsl #6
   268b0:			; <UNDEFINED> instruction: 0x460cbd38
   268b4:			; <UNDEFINED> instruction: 0xffdaf7ff
   268b8:	blcs	45d6c <_IO_stdin_used@@Base+0x752c>
   268bc:	stmdami	fp, {r1, r2, r4, r5, r6, r7, ip, lr, pc}
   268c0:			; <UNDEFINED> instruction: 0xf7ff4478
   268c4:	stcvc	15, cr15, [fp, #-844]!	; 0xfffffcb4
   268c8:	rscle	r2, pc, r0, lsl #22
   268cc:			; <UNDEFINED> instruction: 0xf7ff4620
   268d0:	stcvc	15, cr15, [fp, #-820]!	; 0xfffffccc
   268d4:	rscle	r2, sl, r0, lsl #22
   268d8:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   268dc:			; <UNDEFINED> instruction: 0xffc6f7ff
   268e0:	ldrmi	r7, [r8], -fp, lsr #26
   268e4:	svclt	0x0000bd38
   268e8:	andeq	r6, r4, r8, lsl #23
   268ec:	andeq	r5, r2, r4, lsr pc
   268f0:			; <UNDEFINED> instruction: 0x0002afb6
   268f4:	mvnsmi	lr, #737280	; 0xb4000
   268f8:	cfstr32pl	mvfx15, [r0, #-692]	; 0xfffffd4c
   268fc:	addlt	r4, fp, r7, lsr lr
   26900:			; <UNDEFINED> instruction: 0xf50d4c37
   26904:	ldrbtmi	r5, [lr], #-256	; 0xffffff00
   26908:	movwls	r2, #770	; 0x302
   2690c:	ldmdbpl	r4!, {r2, r5, r8, ip, sp}
   26910:	movwcs	r2, #512	; 0x200
   26914:	stmdavs	r4!, {r0, r2, r9, sl, lr}
   26918:			; <UNDEFINED> instruction: 0xf04f600c
   2691c:	svcge	0x000a0400
   26920:			; <UNDEFINED> instruction: 0xf924f00e
   26924:			; <UNDEFINED> instruction: 0xf7df4628
   26928:			; <UNDEFINED> instruction: 0xf1a7ea4c
   2692c:			; <UNDEFINED> instruction: 0x460b041c
   26930:	strtmi	r4, [r0], -r2, lsl #12
   26934:	mrrc2	0, 0, pc, r8, cr2	; <UNPREDICTABLE>
   26938:	strtmi	r4, [r1], -sl, lsr #16
   2693c:			; <UNDEFINED> instruction: 0xf7ff4478
   26940:	blmi	aa6804 <rpl_re_syntax_options@@Base+0xa38d24>
   26944:	cfldrsvc	mvf4, [fp, #-492]	; 0xfffffe14
   26948:	stmdami	r8!, {r0, r1, r3, r4, r8, ip, sp, pc}
   2694c:			; <UNDEFINED> instruction: 0xf7ff4478
   26950:	strcs	pc, [r0], #-3981	; 0xfffff073
   26954:	movwcs	r2, #512	; 0x200
   26958:	strls	r4, [r0], #-1576	; 0xfffff9d8
   2695c:			; <UNDEFINED> instruction: 0xf906f00e
   26960:	blmi	9156e8 <rpl_re_syntax_options@@Base+0x8a7c08>
   26964:	cfldrsvc	mvf4, [r8, #-492]	; 0xfffffe14
   26968:			; <UNDEFINED> instruction: 0xf8df4e22
   2696c:	ldrbtmi	r8, [lr], #-140	; 0xffffff74
   26970:			; <UNDEFINED> instruction: 0xf1a744f8
   26974:	orrlt	r0, r8, r4, lsl #18
   26978:	vst1.8	{d20-d22}, [pc :128], fp
   2697c:	mrscs	r5, R9_usr
   26980:			; <UNDEFINED> instruction: 0xf7df4648
   26984:			; <UNDEFINED> instruction: 0x4604eeb0
   26988:	strtmi	fp, [r1], -r8, ror #3
   2698c:			; <UNDEFINED> instruction: 0xf7ff4648
   26990:	adcmi	pc, r0, #2672	; 0xa70
   26994:	ldcvc	3, cr13, [r0, #-108]!	; 0xffffff94
   26998:	mvnle	r2, r0, lsl #16
   2699c:			; <UNDEFINED> instruction: 0xf50d4917
   269a0:	bmi	3fb5a8 <rpl_re_syntax_options@@Base+0x38dac8>
   269a4:	ldrbtmi	r3, [r9], #-804	; 0xfffffcdc
   269a8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   269ac:	subsmi	r6, r1, sl, lsl r8
   269b0:			; <UNDEFINED> instruction: 0xf50dd112
   269b4:	andlt	r5, fp, r0, lsl #26
   269b8:	mvnshi	lr, #12386304	; 0xbd0000
   269bc:			; <UNDEFINED> instruction: 0x46204b10
   269c0:	ldrvc	r4, [ip, #-1147]	; 0xfffffb85
   269c4:	blmi	42090c <rpl_re_syntax_options@@Base+0x3b2e2c>
   269c8:	cfldrsvc	mvf4, [r8, #-492]	; 0xfffffe14
   269cc:	movwcs	lr, #2022	; 0x7e6
   269d0:	andscc	pc, r4, r8, lsl #17
   269d4:	bfi	r4, r8, #12, #1
   269d8:	stc	7, cr15, [r8, #-892]!	; 0xfffffc84
   269dc:	ldrdeq	pc, [r3], -sl
   269e0:	andeq	r0, r0, ip, asr #9
   269e4:	andeq	r3, r2, r8, lsl #19
   269e8:	andeq	r6, r4, r8, ror #21
   269ec:	andeq	sl, r2, r4, asr #30
   269f0:	andeq	r6, r4, r8, asr #21
   269f4:			; <UNDEFINED> instruction: 0x00046abe
   269f8:			; <UNDEFINED> instruction: 0x00046abc
   269fc:	andeq	pc, r3, sl, lsr r1	; <UNPREDICTABLE>
   26a00:	andeq	r6, r4, ip, ror #20
   26a04:	andeq	r6, r4, r4, ror #20
   26a08:			; <UNDEFINED> instruction: 0xf7ecb508
   26a0c:	pop	{r0, r1, r3, r7, r8, sl, fp, ip, sp, lr, pc}
   26a10:	strmi	r4, [r1], -r8
   26a14:	ldrbtmi	r4, [r8], #-2049	; 0xfffff7ff
   26a18:	svclt	0x0000e742
   26a1c:	strdeq	sl, [r2], -r2
   26a20:			; <UNDEFINED> instruction: 0x4604b538
   26a24:	ldrbtmi	r4, [sp], #-3344	; 0xfffff2f0
   26a28:	tstlt	ip, r8, lsr #26
   26a2c:	andcs	fp, r0, r8, lsl #18
   26a30:	stmdami	lr, {r3, r4, r5, r8, sl, fp, ip, sp, pc}
   26a34:			; <UNDEFINED> instruction: 0xf7ff4478
   26a38:	stcvc	15, cr15, [fp, #-100]!	; 0xffffff9c
   26a3c:	rscsle	r2, r6, r0, lsl #22
   26a40:	ldrbtmi	r4, [r8], #-2059	; 0xfffff7f5
   26a44:			; <UNDEFINED> instruction: 0xff12f7ff
   26a48:	blcs	45efc <_IO_stdin_used@@Base+0x76bc>
   26a4c:	strtmi	sp, [r0], -pc, ror #1
   26a50:			; <UNDEFINED> instruction: 0xff0cf7ff
   26a54:	stmdacs	r0, {r3, r5, r8, sl, fp, ip, sp, lr}
   26a58:	stmdami	r6, {r1, r3, r5, r6, r7, ip, lr, pc}
   26a5c:			; <UNDEFINED> instruction: 0xf7ff4478
   26a60:	stcvc	15, cr15, [r8, #-20]!	; 0xffffffec
   26a64:	svclt	0x0000bd38
   26a68:	andeq	r6, r4, r6, lsl #20
   26a6c:	andeq	sl, r2, r4, ror #25
   26a70:	andeq	sl, r2, r6, ror #25
   26a74:	ldrdeq	sl, [r2], -r0
   26a78:	cfstrdne	mvd11, [sl, #-448]	; 0xfffffe40
   26a7c:	strmi	r4, [ip], -r6, lsl #26
   26a80:			; <UNDEFINED> instruction: 0x23214606
   26a84:	ldmib	r5, {r0, r2, r3, r4, r5, r6, sl, lr}^
   26a88:	eorvs	r0, r0, r0, lsl #2
   26a8c:			; <UNDEFINED> instruction: 0x71214630
   26a90:	ldflte	f2, [r0], #-80	; 0xffffffb0
   26a94:	bllt	ff4e2ab8 <rpl_re_syntax_options@@Base+0xff474fd8>
   26a98:	andeq	sl, r2, ip, lsr #25
   26a9c:	blmi	7b9318 <rpl_re_syntax_options@@Base+0x74b838>
   26aa0:	ldrblt	r4, [r0, #1146]!	; 0x47a
   26aa4:	ldmpl	r3, {r0, r1, r3, r4, r7, ip, sp, pc}^
   26aa8:	cdpge	15, 0, cr10, cr5, cr10, {0}
   26aac:	strmi	r4, [r5], -ip, lsl #12
   26ab0:	tstls	r9, #1769472	; 0x1b0000
   26ab4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   26ab8:	stmdb	r0, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26abc:	strbne	r4, [r3, r2, lsr #12]!
   26ac0:	stmib	sp, {r3, r5, r9, sl, lr}^
   26ac4:	ldrtmi	r2, [r1], -r0, lsl #6
   26ac8:			; <UNDEFINED> instruction: 0xf7ff463a
   26acc:	smlalbtlt	pc, r8, r5, ip	; <UNPREDICTABLE>
   26ad0:	blmi	479320 <rpl_re_syntax_options@@Base+0x40b840>
   26ad4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   26ad8:	blls	680b48 <rpl_re_syntax_options@@Base+0x613068>
   26adc:	tstle	r7, sl, asr r0
   26ae0:	ldcllt	0, cr11, [r0, #108]!	; 0x6c
   26ae4:	ldrtmi	sl, [r0], -pc, lsl #18
   26ae8:			; <UNDEFINED> instruction: 0xf7ff9103
   26aec:	stmdami	ip, {r0, r2, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   26af0:	ldrbtmi	r9, [r8], #-2307	; 0xfffff6fd
   26af4:	mrc2	7, 6, pc, cr4, cr15, {7}
   26af8:	blle	ffa71b00 <rpl_re_syntax_options@@Base+0xffa04020>
   26afc:	ldrtmi	r9, [r8], -r3, lsl #18
   26b00:			; <UNDEFINED> instruction: 0xffbaf7ff
   26b04:	stmdbls	r3, {r0, r1, r2, fp, lr}
   26b08:			; <UNDEFINED> instruction: 0xf7ff4478
   26b0c:	ldrb	pc, [pc, r9, asr #29]	; <UNPREDICTABLE>
   26b10:	stc	7, cr15, [ip], {223}	; 0xdf
   26b14:	andeq	pc, r3, r0, asr #32
   26b18:	andeq	r0, r0, ip, asr #9
   26b1c:	andeq	pc, r3, ip
   26b20:	andeq	sl, r2, r6, asr #24
   26b24:	andeq	sl, r2, r4, asr #24
   26b28:	blmi	679390 <rpl_re_syntax_options@@Base+0x60b8b0>
   26b2c:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   26b30:	ldmpl	r3, {r2, r9, sl, lr}^
   26b34:	andcs	fp, r0, r3, lsl #1
   26b38:	ldmdavs	fp, {r0, r2, r3, r9, sl, lr}
   26b3c:			; <UNDEFINED> instruction: 0xf04f9301
   26b40:			; <UNDEFINED> instruction: 0xf7df0300
   26b44:	strmi	lr, [r3], -lr, lsr #24
   26b48:	movwls	r4, #1640	; 0x668
   26b4c:	stcl	7, cr15, [lr, #892]!	; 0x37c
   26b50:			; <UNDEFINED> instruction: 0x46294a10
   26b54:			; <UNDEFINED> instruction: 0x4603447a
   26b58:			; <UNDEFINED> instruction: 0xf7df4620
   26b5c:	blx	fec61f8c <rpl_re_syntax_options@@Base+0xfebf44ac>
   26b60:	ldmdbeq	fp, {r7, r8, r9, ip, sp, lr, pc}^
   26b64:	svclt	0x00082d00
   26b68:	ldmdblt	r3, {r8, r9, sp}^
   26b6c:	blmi	23939c <rpl_re_syntax_options@@Base+0x1cb8bc>
   26b70:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   26b74:	blls	80be4 <rpl_re_syntax_options@@Base+0x13104>
   26b78:	qaddle	r4, sl, r5
   26b7c:	andlt	r4, r3, r0, lsr #12
   26b80:	movwcs	fp, #3376	; 0xd30
   26b84:	ldrb	r7, [r1, r3, lsr #32]!
   26b88:	mrrc	7, 13, pc, r0, cr15	; <UNPREDICTABLE>
   26b8c:			; <UNDEFINED> instruction: 0x0003efb4
   26b90:	andeq	r0, r0, ip, asr #9
   26b94:	andeq	sl, r2, ip, lsl #24
   26b98:	andeq	lr, r3, r0, ror pc
   26b9c:			; <UNDEFINED> instruction: 0x46014a11
   26ba0:	ldrbtmi	r4, [sl], #-2833	; 0xfffff4ef
   26ba4:	addlt	fp, r9, r0, lsl #10
   26ba8:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   26bac:			; <UNDEFINED> instruction: 0xf04f9307
   26bb0:	cmnlt	r0, r0, lsl #6
   26bb4:	ldrbtmi	r4, [r8], #-2061	; 0xfffff7f3
   26bb8:	mrc2	7, 3, pc, cr2, cr15, {7}
   26bbc:	blmi	2b93f4 <rpl_re_syntax_options@@Base+0x24b914>
   26bc0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   26bc4:	blls	200c34 <rpl_re_syntax_options@@Base+0x193154>
   26bc8:	qaddle	r4, sl, r8
   26bcc:			; <UNDEFINED> instruction: 0xf85db009
   26bd0:	tstcs	r5, r4, lsl #22	; <UNPREDICTABLE>
   26bd4:			; <UNDEFINED> instruction: 0xf7ffa801
   26bd8:	strmi	pc, [r1], -r7, lsr #31
   26bdc:			; <UNDEFINED> instruction: 0xf7dfe7ea
   26be0:	svclt	0x0000ec26
   26be4:	andeq	lr, r3, lr, lsr pc
   26be8:	andeq	r0, r0, ip, asr #9
   26bec:			; <UNDEFINED> instruction: 0x0002abbe
   26bf0:	andeq	lr, r3, r0, lsr #30
   26bf4:	blmi	57944c <rpl_re_syntax_options@@Base+0x50b96c>
   26bf8:	ldrlt	r4, [r0, #-1146]!	; 0xfffffb86
   26bfc:	ldmpl	r3, {r0, r2, r4, r7, ip, sp, pc}^
   26c00:	strmi	sl, [r5], -r9, lsl #24
   26c04:	ldmdavs	fp, {r0, r2, fp, sp, pc}
   26c08:			; <UNDEFINED> instruction: 0xf04f9313
   26c0c:	andls	r0, r3, r0, lsl #6
   26c10:	svc	0x00e4f7de
   26c14:	strtmi	r9, [r1], -r3, lsl #16
   26c18:	stcl	7, cr15, [sl, #-892]!	; 0xfffffc84
   26c1c:			; <UNDEFINED> instruction: 0xf04f4b0c
   26c20:			; <UNDEFINED> instruction: 0x462832ff
   26c24:	tstcs	r1, fp, ror r4
   26c28:			; <UNDEFINED> instruction: 0xf7df9400
   26c2c:	bmi	2a218c <rpl_re_syntax_options@@Base+0x2346ac>
   26c30:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   26c34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   26c38:	subsmi	r9, sl, r3, lsl fp
   26c3c:	andslt	sp, r5, r1, lsl #2
   26c40:			; <UNDEFINED> instruction: 0xf7dfbd30
   26c44:	svclt	0x0000ebf4
   26c48:	andeq	lr, r3, r8, ror #29
   26c4c:	andeq	r0, r0, ip, asr #9
   26c50:	andeq	sl, r2, ip, asr fp
   26c54:	andeq	lr, r3, lr, lsr #29
   26c58:	blmi	7b90d4 <rpl_re_syntax_options@@Base+0x74b5f4>
   26c5c:	bmi	7b7e48 <rpl_re_syntax_options@@Base+0x74a368>
   26c60:	addslt	fp, sp, r0, lsr r5
   26c64:	ldrbtmi	r5, [sl], #-2251	; 0xfffff735
   26c68:	vstrge.16	s8, [r2, #-56]	; 0xffffffc8	; <UNPREDICTABLE>
   26c6c:	tstls	fp, #1769472	; 0x1b0000
   26c70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   26c74:	strcs	r4, [r1], #-2842	; 0xfffff4e6
   26c78:	ldmdapl	r2, {r3, r5, r9, sl, lr}^
   26c7c:	strls	r4, [r0], #-1147	; 0xfffffb85
   26c80:			; <UNDEFINED> instruction: 0xf8d22164
   26c84:			; <UNDEFINED> instruction: 0xf00d209c
   26c88:	andcc	pc, r1, r7, asr #27
   26c8c:	tstcs	r0, fp, lsl r0
   26c90:			; <UNDEFINED> instruction: 0xf7df4628
   26c94:			; <UNDEFINED> instruction: 0x1e04e934
   26c98:			; <UNDEFINED> instruction: 0x4628db15
   26c9c:	b	1964c20 <rpl_re_syntax_options@@Base+0x18f7140>
   26ca0:	strtmi	r2, [r0], -r0, lsl #16
   26ca4:	stmdbmi	pc, {r0, r2, r3, r8, r9, fp, ip, lr, pc}	; <UNPREDICTABLE>
   26ca8:			; <UNDEFINED> instruction: 0xf7df4479
   26cac:	bmi	3e1944 <rpl_re_syntax_options@@Base+0x373e64>
   26cb0:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   26cb4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   26cb8:	subsmi	r9, sl, fp, lsl fp
   26cbc:	andslt	sp, sp, r5, lsl #2
   26cc0:			; <UNDEFINED> instruction: 0xf7dfbd30
   26cc4:	andcs	lr, r0, r6, lsr fp
   26cc8:			; <UNDEFINED> instruction: 0xf7dfe7f1
   26ccc:	svclt	0x0000ebb0
   26cd0:	andeq	lr, r3, r4, lsl #29
   26cd4:	andeq	r0, r0, ip, asr #9
   26cd8:	andeq	lr, r3, sl, ror lr
   26cdc:			; <UNDEFINED> instruction: 0x000004b4
   26ce0:	andeq	r5, r2, r0, lsl r4
   26ce4:	andeq	sl, r2, r8, ror #21
   26ce8:	andeq	lr, r3, lr, lsr #28
   26cec:	blmi	febf97ac <rpl_re_syntax_options@@Base+0xfeb8bccc>
   26cf0:	push	{r1, r3, r4, r5, r6, sl, lr}
   26cf4:	strdlt	r4, [pc], r0
   26cf8:	pkhtbmi	r5, r1, r3, asr #17
   26cfc:	ldmdavs	fp, {r2, r3, r5, r7, r8, r9, sl, fp, lr}
   26d00:			; <UNDEFINED> instruction: 0xf04f930d
   26d04:	blmi	feae790c <rpl_re_syntax_options@@Base+0xfea79e2c>
   26d08:	ldmpl	sp!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}^
   26d0c:	umlalscc	pc, r0, r5, r8	; <UNPREDICTABLE>
   26d10:			; <UNDEFINED> instruction: 0xf0402b00
   26d14:			; <UNDEFINED> instruction: 0xf8d58103
   26d18:			; <UNDEFINED> instruction: 0xf8df3098
   26d1c:	ldrbtmi	r8, [r8], #668	; 0x29c
   26d20:			; <UNDEFINED> instruction: 0xf0002b00
   26d24:	blmi	fe987138 <rpl_re_syntax_options@@Base+0xfe919658>
   26d28:	ldmdbvs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}
   26d2c:			; <UNDEFINED> instruction: 0xf7dfb108
   26d30:	stcmi	8, cr14, [r3], #192	; 0xc0
   26d34:	ldrbtmi	r2, [ip], #-1536	; 0xfffffa00
   26d38:			; <UNDEFINED> instruction: 0xf8846d20
   26d3c:			; <UNDEFINED> instruction: 0xf7df6020
   26d40:			; <UNDEFINED> instruction: 0x6d63e948
   26d44:			; <UNDEFINED> instruction: 0x0098f8d5
   26d48:	strvs	r3, [r6, #-769]!	; 0xfffffcff
   26d4c:			; <UNDEFINED> instruction: 0xf7df6563
   26d50:	strdcc	lr, [pc], -sl
   26d54:	stc2l	0, cr15, [r4, #52]!	; 0x34
   26d58:	strvs	r4, [r0, #-1542]!	; 0xfffff9fa
   26d5c:	svceq	0x0000f1b9
   26d60:	rscshi	pc, r1, r0, asr #32
   26d64:	blge	ae14c0 <rpl_re_syntax_options@@Base+0xa739e0>
   26d68:			; <UNDEFINED> instruction: 0x3098f8d5
   26d6c:	svceq	0x0001f1ba
   26d70:	andeq	pc, r0, #-1073741794	; 0xc000001e
   26d74:	sbcshi	pc, ip, r0, asr #5
   26d78:			; <UNDEFINED> instruction: 0xf04f6d64
   26d7c:	strdcs	r3, [r1, -pc]
   26d80:	andhi	pc, r8, sp, asr #17
   26d84:	strcc	lr, [r0], #-2509	; 0xfffff633
   26d88:	ldrbtmi	r4, [fp], #-2958	; 0xfffff472
   26d8c:	stc	7, cr15, [r4], #892	; 0x37c
   26d90:	andcs	r4, r5, #2310144	; 0x234000
   26d94:			; <UNDEFINED> instruction: 0xf8df2000
   26d98:	ldrbtmi	r8, [r9], #-564	; 0xfffffdcc
   26d9c:	stmdb	ip, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26da0:	strdls	r4, [r5], -r8
   26da4:			; <UNDEFINED> instruction: 0xf00d4630
   26da8:	stmdbls	r5, {r0, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}
   26dac:	andcs	r4, r0, r2, lsl #12
   26db0:	ldc2	7, cr15, [r8], #-988	; 0xfffffc24
   26db4:	ldrtmi	r4, [r0], -r6, lsl #19
   26db8:			; <UNDEFINED> instruction: 0xf7df4479
   26dbc:			; <UNDEFINED> instruction: 0x4604e9f0
   26dc0:	andseq	pc, r0, r8, asr #17
   26dc4:			; <UNDEFINED> instruction: 0xf0002800
   26dc8:			; <UNDEFINED> instruction: 0xf10d80de
   26dcc:			; <UNDEFINED> instruction: 0xf108091c
   26dd0:			; <UNDEFINED> instruction: 0xf7ff0020
   26dd4:	tstcs	r6, pc, lsl #30	; <UNPREDICTABLE>
   26dd8:			; <UNDEFINED> instruction: 0xf7ff4648
   26ddc:	ldrtmi	pc, [r0], -r5, lsr #29	; <UNPREDICTABLE>
   26de0:			; <UNDEFINED> instruction: 0xf820f00c
   26de4:	mulscc	r4, r8, r8
   26de8:	tstlt	fp, r4, lsl #12
   26dec:			; <UNDEFINED> instruction: 0xf92cf000
   26df0:	ldmdami	r9!, {r3, r4, r5, r6, r8, fp, lr}^
   26df4:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   26df8:	ldc2l	7, cr15, [r2, #-1020]	; 0xfffffc04
   26dfc:	ldmdami	r8!, {r0, r1, r2, r4, r5, r6, r8, fp, lr}^
   26e00:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   26e04:	stc2l	7, cr15, [ip, #-1020]	; 0xfffffc04
   26e08:			; <UNDEFINED> instruction: 0x46494876
   26e0c:			; <UNDEFINED> instruction: 0xf7ff4478
   26e10:	ldmdbmi	r5!, {r0, r1, r2, r6, r8, sl, fp, ip, sp, lr, pc}^
   26e14:	ldrbtmi	r4, [r9], #-2165	; 0xfffff78b
   26e18:	ldrbtmi	r3, [r8], #-288	; 0xfffffee0
   26e1c:	stc2l	7, cr15, [r0, #-1020]	; 0xfffffc04
   26e20:			; <UNDEFINED> instruction: 0x46214873
   26e24:			; <UNDEFINED> instruction: 0xf7ff4478
   26e28:			; <UNDEFINED> instruction: 0x4620fd3b
   26e2c:	ldm	r0, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26e30:			; <UNDEFINED> instruction: 0xff12f7ff
   26e34:	stmdacs	r0, {r0, r2, ip, pc}
   26e38:	stclmi	0, cr13, [lr], #-480	; 0xfffffe20
   26e3c:	blmi	1baf248 <rpl_re_syntax_options@@Base+0x1b41768>
   26e40:	ldmdbpl	ip!, {r1, r2, r3, r5, r6, r9, fp, lr}
   26e44:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   26e48:	stmdavs	r3!, {r8, r9, ip, pc}
   26e4c:	bl	264dd0 <rpl_re_syntax_options@@Base+0x1f72f0>
   26e50:	blls	179004 <rpl_re_syntax_options@@Base+0x10b524>
   26e54:	tstcs	r1, lr, lsl r2
   26e58:			; <UNDEFINED> instruction: 0xf7df4478
   26e5c:	stmdami	r9!, {r2, r7, r9, fp, sp, lr, pc}^
   26e60:	subcs	r9, pc, #5120	; 0x1400
   26e64:	tstcs	r1, r8, ror r4
   26e68:	b	1f64dec <rpl_re_syntax_options@@Base+0x1ef730c>
   26e6c:			; <UNDEFINED> instruction: 0x3150f895
   26e70:	cmnle	r5, r0, lsl #22
   26e74:	ldrbtmi	r4, [fp], #-2916	; 0xfffff49c
   26e78:	tstcs	r1, r4, ror #20
   26e7c:	ldrbtmi	r9, [sl], #-2053	; 0xfffff7fb
   26e80:	b	ffbe4e04 <rpl_re_syntax_options@@Base+0xffb77324>
   26e84:	bmi	18f9c14 <rpl_re_syntax_options@@Base+0x188c134>
   26e88:	stmdals	r5, {r0, r8, sp}
   26e8c:	ldrbtmi	r5, [sl], #-2299	; 0xfffff705
   26e90:			; <UNDEFINED> instruction: 0xf7df681b
   26e94:			; <UNDEFINED> instruction: 0xf8d5eae6
   26e98:	ldrhlt	r3, [fp, #-4]!
   26e9c:	cmnlt	fp, fp, lsl r8
   26ea0:	strcs	r4, [r4], #-3677	; 0xfffff1a3
   26ea4:	stmdals	r5, {r1, r2, r3, r4, r5, r6, sl, lr}
   26ea8:	tstcs	r1, r2, lsr r6
   26eac:	b	ff664e30 <rpl_re_syntax_options@@Base+0xff5f7350>
   26eb0:	ldrsbtcc	pc, [r4], r5	; <UNPREDICTABLE>
   26eb4:	strcc	r5, [r4], #-2331	; 0xfffff6e5
   26eb8:	mvnsle	r2, r0, lsl #22
   26ebc:	andcs	r4, r2, #5701632	; 0x570000
   26ec0:	tstcs	r1, r5, lsl #22
   26ec4:			; <UNDEFINED> instruction: 0xf7df4478
   26ec8:			; <UNDEFINED> instruction: 0xf895ea4e
   26ecc:	blcs	33198 <ASN1_STRING_length@plt+0x2c930>
   26ed0:	stmdals	r5, {r0, r3, r6, r8, ip, lr, pc}
   26ed4:	stc2	7, cr15, [lr, #-1020]	; 0xfffffc04
   26ed8:	ldc2	7, cr15, [lr], {255}	; 0xff
   26edc:	ldrbtmi	r4, [fp], #-2896	; 0xfffff4b0
   26ee0:	stmdacs	r0, {r3, r4, r8, sl, fp, ip, sp, lr}
   26ee4:	stmdals	r5, {r0, r2, r6, ip, lr, pc}
   26ee8:	svc	0x0052f7de
   26eec:	ldrbtmi	r4, [fp], #-2893	; 0xfffff4b3
   26ef0:	bicslt	r7, ip, ip, lsl sp
   26ef4:			; <UNDEFINED> instruction: 0xb1286d98
   26ef8:			; <UNDEFINED> instruction: 0x33204a4b
   26efc:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   26f00:	b	febe4e84 <rpl_re_syntax_options@@Base+0xfeb773a4>
   26f04:	blmi	a79830 <rpl_re_syntax_options@@Base+0xa0bd50>
   26f08:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   26f0c:	blls	380f7c <rpl_re_syntax_options@@Base+0x31349c>
   26f10:	qdaddle	r4, sl, r7
   26f14:	andlt	r4, pc, r0, lsr #12
   26f18:	svchi	0x00f0e8bd
   26f1c:			; <UNDEFINED> instruction: 0x3098f8d5
   26f20:	ldrdhi	pc, [ip, -pc]
   26f24:	blcs	3830c <ASN1_STRING_length@plt+0x31aa4>
   26f28:	mrcge	4, 7, APSR_nzcv, cr13, cr15, {3}
   26f2c:	strb	r2, [r9, r0, lsl #8]!
   26f30:			; <UNDEFINED> instruction: 0xf04f9300
   26f34:	blmi	ff3b38 <rpl_re_syntax_options@@Base+0xf86058>
   26f38:			; <UNDEFINED> instruction: 0xf8cd2101
   26f3c:	ldrbtmi	r8, [fp], #-4
   26f40:	bl	ff2e4ec4 <rpl_re_syntax_options@@Base+0xff2773e4>
   26f44:			; <UNDEFINED> instruction: 0xf8d5e724
   26f48:			; <UNDEFINED> instruction: 0xf04f4098
   26f4c:	blmi	eb3b50 <rpl_re_syntax_options@@Base+0xe46070>
   26f50:			; <UNDEFINED> instruction: 0xf8cd2101
   26f54:	ldrbtmi	r8, [fp], #-4
   26f58:			; <UNDEFINED> instruction: 0xf7df9400
   26f5c:			; <UNDEFINED> instruction: 0xe717ebbe
   26f60:	ldrbtmi	r4, [fp], #-2870	; 0xfffff4ca
   26f64:	stmdals	r5, {r3, r7, r8, r9, sl, sp, lr, pc}
   26f68:	mvnscc	pc, pc, asr #32
   26f6c:	ldc2	7, cr15, [r6, #1020]	; 0x3fc
   26f70:	ldmdbmi	r3!, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   26f74:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   26f78:	ldmda	lr, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26f7c:	andcs	r4, r1, r1, lsl #12
   26f80:	blx	1464f66 <rpl_re_syntax_options@@Base+0x13f7486>
   26f84:	stmdbmi	pc!, {r0, r1, r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   26f88:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   26f8c:	ldmda	r4, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   26f90:	ldrtmi	r9, [r0], -r5
   26f94:	stc2	0, cr15, [r6], {13}
   26f98:	strmi	r9, [r2], -r5, lsl #18
   26f9c:			; <UNDEFINED> instruction: 0xf7f72001
   26fa0:	str	pc, [pc, r1, asr #22]!
   26fa4:	b	10e4f28 <rpl_re_syntax_options@@Base+0x1077448>
   26fa8:	strdeq	lr, [r3], -r0
   26fac:	andeq	r0, r0, ip, asr #9
   26fb0:	ldrdeq	lr, [r3], -r8
   26fb4:			; <UNDEFINED> instruction: 0x000004b4
   26fb8:	andeq	sl, r2, lr, ror sl
   26fbc:	andeq	r6, r4, r4, lsl #14
   26fc0:	strdeq	r6, [r4], -r6	; <UNPREDICTABLE>
   26fc4:	andeq	sl, r2, r2, lsr sl
   26fc8:	andeq	sl, r2, r6, lsr sl
   26fcc:	andeq	r6, r4, ip, lsl #13
   26fd0:	ldrdeq	sl, [r2], -r8
   26fd4:	andeq	sl, r2, r4, lsl sl
   26fd8:	andeq	sl, r2, lr, lsl sl
   26fdc:	andeq	sl, r2, r0, lsr #20
   26fe0:	muleq	r2, r2, r4
   26fe4:	andeq	sl, r2, r8, ror #18
   26fe8:	andeq	r6, r4, r6, lsl r6
   26fec:	andeq	sl, r2, lr, lsl sl
   26ff0:	andeq	sl, r2, r4, lsr #20
   26ff4:	andeq	r0, r0, r4, lsr #9
   26ff8:	andeq	r3, r2, r4, lsl #6
   26ffc:	andeq	sl, r2, r2, lsl sl
   27000:	andeq	sl, r2, ip, lsl sl
   27004:	andeq	sl, r2, r0, lsr sl
   27008:	andeq	sl, r2, r6, lsr r9
   2700c:	andeq	sl, r2, r6, ror #20
   27010:	muleq	r0, r8, r4
   27014:	andeq	sl, r2, r6, ror #20
   27018:	andeq	sl, r2, r0, ror #20
   2701c:	andeq	sl, r2, ip, asr #19
   27020:	andeq	r6, r4, lr, asr #10
   27024:	andeq	r6, r4, lr, lsr r5
   27028:	andeq	r3, r2, lr, lsr #22
   2702c:	ldrdeq	lr, [r3], -r8
   27030:	andeq	sl, r2, r0, ror r8
   27034:	andeq	sl, r2, sl, lsl #17
   27038:	andeq	sl, r2, sl, asr r8
   2703c:	andeq	sl, r2, r2, asr #16
   27040:	muleq	r2, r6, r9
   27044:	andeq	sl, r2, lr, asr r8
   27048:	cfldr32mi	mvfx11, [r7, #-992]!	; 0xfffffc20
   2704c:	ldrbtmi	r4, [sp], #-3127	; 0xfffff3c9
   27050:	stmdbvs	r8!, {r2, r3, r4, r5, r6, sl, lr}
   27054:	stc2l	0, cr15, [r2, #-52]!	; 0xffffffcc
   27058:	stmiapl	r4!, {r0, r2, r4, r5, r8, r9, fp, lr}^
   2705c:			; <UNDEFINED> instruction: 0x232ae9d4
   27060:			; <UNDEFINED> instruction: 0xf1732a01
   27064:	ble	367c6c <rpl_re_syntax_options@@Base+0x2fa18c>
   27068:	umlalscc	pc, r0, r4, r8	; <UNPREDICTABLE>
   2706c:			; <UNDEFINED> instruction: 0x4c31b9d3
   27070:	cfstrsvc	mvf4, [r0, #-496]!	; 0xfffffe10
   27074:			; <UNDEFINED> instruction: 0xbdf8b900
   27078:	ldrbtmi	r4, [r8], #-2095	; 0xfffff7d1
   2707c:	blx	ffde5082 <rpl_re_syntax_options@@Base+0xffd775a2>
   27080:	ldcllt	13, cr7, [r8, #128]!	; 0x80
   27084:			; <UNDEFINED> instruction: 0xf7de6928
   27088:	ldmib	r4, {r2, r3, r4, r7, r9, sl, fp, sp, lr, pc}^
   2708c:	addsmi	r2, r0, #-1476395008	; 0xa8000000
   27090:	movweq	lr, #15217	; 0x3b71
   27094:	andcs	sp, r0, r8, ror #23
   27098:	mcr2	7, 1, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   2709c:	umlalscc	pc, r0, r4, r8	; <UNPREDICTABLE>
   270a0:	rscle	r2, r4, r0, lsl #22
   270a4:	ldrbtmi	r4, [sp], #-3365	; 0xfffff2db
   270a8:			; <UNDEFINED> instruction: 0xf7de6928
   270ac:	andcs	lr, r1, #2208	; 0x8a0
   270b0:	strmi	r4, [pc], -r6, lsl #12
   270b4:	tstcs	lr, r8, lsr #18
   270b8:	strvs	lr, [r6, -r5, asr #19]
   270bc:	stc2l	0, cr15, [ip, #-52]	; 0xffffffcc
   270c0:			; <UNDEFINED> instruction: 0xf00d6928
   270c4:	stmdbvs	r8!, {r0, r1, r3, r5, r8, sl, fp, ip, sp, lr, pc}
   270c8:	ldcl	7, cr15, [r0, #-888]!	; 0xfffffc88
   270cc:	b	fe065050 <rpl_re_syntax_options@@Base+0xfdff7570>
   270d0:	blle	6ae8f0 <rpl_re_syntax_options@@Base+0x640e10>
   270d4:	ldrbtmi	r4, [r9], #-2330	; 0xfffff6e6
   270d8:	stmda	r2, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   270dc:	movwcs	r2, #512	; 0x200
   270e0:	movwcs	lr, #10693	; 0x29c5
   270e4:	rsbvs	r4, r8, r4, lsl #12
   270e8:	bicle	r2, r0, r0, lsl #16
   270ec:	andcs	r4, r5, #344064	; 0x54000
   270f0:			; <UNDEFINED> instruction: 0xf7de4479
   270f4:	strmi	lr, [r1], -r2, lsr #31
   270f8:			; <UNDEFINED> instruction: 0xf7f72001
   270fc:			; <UNDEFINED> instruction: 0x4630fa93
   27100:	ldmdb	r6, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27104:	strvc	r4, [ip, #-1568]!	; 0xfffff9e0
   27108:	stmdbmi	pc, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}	; <UNPREDICTABLE>
   2710c:	andcs	r2, r0, r5, lsl #4
   27110:			; <UNDEFINED> instruction: 0xf7de4479
   27114:			; <UNDEFINED> instruction: 0x4601ef92
   27118:			; <UNDEFINED> instruction: 0xf7f72001
   2711c:	movwcs	pc, #2691	; 0xa83	; <UNPREDICTABLE>
   27120:	strvc	r4, [fp, #-1560]!	; 0xfffff9e8
   27124:	svclt	0x0000bdf8
   27128:	ldrdeq	r6, [r4], -lr
   2712c:	muleq	r3, r0, sl
   27130:			; <UNDEFINED> instruction: 0x000004b4
   27134:			; <UNDEFINED> instruction: 0x000463bc
   27138:	andeq	sl, r2, r2, lsr #18
   2713c:	andeq	r6, r4, r6, lsl #7
   27140:	muleq	r2, r6, r8
   27144:	andeq	sl, r2, r0, lsl #17
   27148:	andeq	sl, r2, ip, lsr #16
   2714c:	svcmi	0x00f0e92d
   27150:	stc	6, cr4, [sp, #-84]!	; 0xffffffac
   27154:	ldrmi	r8, [ip], -r2, lsl #22
   27158:			; <UNDEFINED> instruction: 0x468b4a3e
   2715c:			; <UNDEFINED> instruction: 0x46014b3e
   27160:			; <UNDEFINED> instruction: 0xf8df447a
   27164:	strdlt	r9, [r5], r8
   27168:	ldmpl	r3, {r8, r9, sl, fp, sp, pc}^
   2716c:	ldmdavs	fp, {r0, r3, r4, r5, r6, r7, sl, lr}
   27170:			; <UNDEFINED> instruction: 0xf04f60fb
   27174:	ldcvs	3, cr0, [fp], #-0
   27178:	ldmdage	r1, {r0, r1, r2, r4, r6, r7, r8, fp, sp, lr, pc}
   2717c:	bcc	4629a4 <rpl_re_syntax_options@@Base+0x3f4ec4>
   27180:	tstvs	r3, #3522560	; 0x35c000
   27184:			; <UNDEFINED> instruction: 0xf1bb607b
   27188:	subsle	r0, r9, r0, lsl #30
   2718c:	svceq	0x0000f1b8
   27190:	bmi	d1b2e0 <rpl_re_syntax_options@@Base+0xcad800>
   27194:	cfldrsvc	mvf4, [r2, #-488]	; 0xfffffe18
   27198:	eorsvs	fp, r9, sl, lsl r1
   2719c:			; <UNDEFINED> instruction: 0xff54f7ff
   271a0:	ldmdami	r0!, {r0, r3, r4, r5, fp, sp, lr}
   271a4:			; <UNDEFINED> instruction: 0xf7ff4478
   271a8:	stmdami	pc!, {r0, r1, r3, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   271ac:	ldrbtmi	r4, [r8], #-1625	; 0xfffff9a7
   271b0:	blx	1de51b6 <rpl_re_syntax_options@@Base+0x1d776d6>
   271b4:	stmdami	lr!, {r0, r2, r3, r5, r8, fp, lr}
   271b8:			; <UNDEFINED> instruction: 0x31204479
   271bc:			; <UNDEFINED> instruction: 0xf7ff4478
   271c0:	stmdami	ip!, {r0, r1, r2, r3, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   271c4:	bne	462a2c <rpl_re_syntax_options@@Base+0x3f4f4c>
   271c8:			; <UNDEFINED> instruction: 0xf7ff4478
   271cc:	strtmi	pc, [r8], -r9, ror #22
   271d0:	stc2	7, cr15, [r6], #-1020	; 0xfffffc04
   271d4:			; <UNDEFINED> instruction: 0xf7ff4620
   271d8:			; <UNDEFINED> instruction: 0xf1bafce1
   271dc:	andle	r0, r2, r0, lsl #30
   271e0:			; <UNDEFINED> instruction: 0xf7ff4650
   271e4:	blmi	966230 <rpl_re_syntax_options@@Base+0x8f8750>
   271e8:	andcc	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   271ec:	umlalscc	pc, r1, r3, r8	; <UNPREDICTABLE>
   271f0:	stmdami	r2!, {r0, r1, r3, r5, r6, r7, r8, fp, ip, sp, pc}
   271f4:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   271f8:	blx	14e51fe <rpl_re_syntax_options@@Base+0x147771e>
   271fc:			; <UNDEFINED> instruction: 0xf7ff4630
   27200:			; <UNDEFINED> instruction: 0xf7fffb79
   27204:	ldrtmi	pc, [r0], -r9, lsl #21	; <UNPREDICTABLE>
   27208:	stcl	7, cr15, [r2, #888]	; 0x378
   2720c:	bmi	779e84 <rpl_re_syntax_options@@Base+0x70c3a4>
   27210:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   27214:	blmi	44667c <rpl_re_syntax_options@@Base+0x3d8b9c>
   27218:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2721c:	ldrshmi	r6, [sl], #-139	; 0xffffff75
   27220:			; <UNDEFINED> instruction: 0x3714d116
   27224:	ldc	6, cr4, [sp], #756	; 0x2f4
   27228:	pop	{r1, r8, r9, fp, pc}
   2722c:	ldmdavs	r9!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   27230:			; <UNDEFINED> instruction: 0xf7ff4630
   27234:			; <UNDEFINED> instruction: 0xe7dcfc33
   27238:	ldrdhi	pc, [ip], #-143	; 0xffffff71
   2723c:			; <UNDEFINED> instruction: 0xe7a844f8
   27240:	eorsvs	fp, r8, ip, lsl #1
   27244:	ldrbmi	r4, [r8], -fp, ror #13
   27248:	ldc2l	7, cr15, [r4], {255}	; 0xff
   2724c:			; <UNDEFINED> instruction: 0xe79d6839
   27250:	stmia	ip!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27254:	andeq	lr, r3, r0, lsl #19
   27258:	andeq	r0, r0, ip, asr #9
   2725c:	andeq	lr, r3, r4, ror r9
   27260:	muleq	r4, r8, r2
   27264:	andeq	sl, r2, r0, ror r6
   27268:	andeq	sl, r2, sl, lsl #13
   2726c:	andeq	r6, r4, r4, ror r2
   27270:	andeq	sl, r2, r8, lsl #16
   27274:	andeq	sl, r2, r0, lsl r8
   27278:			; <UNDEFINED> instruction: 0x000004b4
   2727c:	muleq	r2, lr, r0
   27280:	andeq	r6, r4, ip, lsl r2
   27284:	andeq	lr, r3, lr, asr #17
   27288:	andeq	sl, r2, ip, ror #14
   2728c:	svcmi	0x00f0e92d
   27290:	cfstrs	mvf2, [sp, #-4]!
   27294:	bmi	ffa89eb4 <rpl_re_syntax_options@@Base+0xffa1c3d4>
   27298:	ldrbtmi	r4, [sl], #-3049	; 0xfffff417
   2729c:	addslt	r4, r3, r9, ror #19
   272a0:	ldrbtmi	r5, [r9], #-2259	; 0xfffff72d
   272a4:	ldmdavs	fp, {r3, r5, r6, r7, r9, fp, lr}
   272a8:			; <UNDEFINED> instruction: 0xf04f9311
   272ac:	blmi	ff9e7eb4 <rpl_re_syntax_options@@Base+0xff97a3d4>
   272b0:	ldrbtmi	r7, [fp], #-1292	; 0xfffffaf4
   272b4:			; <UNDEFINED> instruction: 0xf8d5589d
   272b8:	blcs	33520 <ASN1_STRING_length@plt+0x2ccb8>
   272bc:	adchi	pc, r1, r0
   272c0:	ldrdeq	pc, [r0], r5	; <UNPREDICTABLE>
   272c4:	rsbsle	r2, fp, r0, lsl #16
   272c8:			; <UNDEFINED> instruction: 0xf04f49e1
   272cc:	stmib	sp, {r9, fp}^
   272d0:	ldrbtmi	sl, [r9], #-2569	; 0xfffff5f7
   272d4:	svc	0x0062f7de
   272d8:	stmdacs	r0, {r1, r2, r9, sl, lr}
   272dc:	rschi	pc, r1, r0
   272e0:	stmdbeq	r8!, {r0, r2, r3, r8, ip, sp, lr, pc}
   272e4:	stmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
   272e8:	andcs	r4, sl, #3145728	; 0x300000
   272ec:	strbmi	r4, [r0], -r9, asr #12
   272f0:	stmia	r2, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   272f4:	strmi	r1, [r7], -r2, asr #24
   272f8:	adchi	pc, r1, r0, asr #32
   272fc:			; <UNDEFINED> instruction: 0x465049d5
   27300:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   27304:	mrc	7, 4, APSR_nzcv, cr8, cr14, {6}
   27308:	strtmi	r4, [r0], -r1, lsl #12
   2730c:			; <UNDEFINED> instruction: 0xf98af7f7
   27310:	andcs	r4, r5, #3424256	; 0x344000
   27314:	ldrbtmi	r2, [r9], #-0
   27318:	mcr	7, 4, pc, cr14, cr14, {6}	; <UNPREDICTABLE>
   2731c:	andcs	r4, r1, r1, lsl #12
   27320:			; <UNDEFINED> instruction: 0xf980f7f7
   27324:			; <UNDEFINED> instruction: 0x465be0de
   27328:	stcls	3, cr3, [r2, #-4]
   2732c:	andslt	pc, r4, sp, asr #17
   27330:	sbchi	pc, sl, r0
   27334:	movwcc	r9, #6915	; 0x1b03
   27338:	ldclne	0, cr13, [fp], #-936	; 0xfffffc58
   2733c:	sbcshi	pc, r5, r0
   27340:	vst1.64	{d20-d21}, [pc], r6
   27344:	stmibmi	r6, {r1, r3, r4, r5, r6, ip, sp, lr}^
   27348:	ldrbtmi	r4, [sl], #-1714	; 0xfffff94e
   2734c:			; <UNDEFINED> instruction: 0xf7eb4479
   27350:	bmi	ff1667e4 <rpl_re_syntax_options@@Base+0xff0f8d04>
   27354:	ldrbtmi	r4, [sl], #-3012	; 0xfffff43c
   27358:	ldrbtmi	r9, [fp], #-1286	; 0xfffffafa
   2735c:	bcs	462b88 <rpl_re_syntax_options@@Base+0x3f50a8>
   27360:	ldrbtmi	r4, [sl], #-2754	; 0xfffff53e
   27364:	bcs	fe462b90 <rpl_re_syntax_options@@Base+0xfe3f50b0>
   27368:	blmi	ff080ad0 <rpl_re_syntax_options@@Base+0xff012ff0>
   2736c:	movwls	r4, #29819	; 0x747b
   27370:	andcs	r4, sl, #87031808	; 0x5300000
   27374:	strbmi	r4, [r0], -r9, asr #12
   27378:	ldmda	lr!, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2737c:			; <UNDEFINED> instruction: 0xf0403001
   27380:	blmi	fef47684 <rpl_re_syntax_options@@Base+0xfeed9ba4>
   27384:	stcls	6, cr4, [r6, #-344]	; 0xfffffea8
   27388:	cfldrdvs	mvd4, [r8, #492]	; 0x1ec
   2738c:			; <UNDEFINED> instruction: 0xffaaf7eb
   27390:	ldmibmi	r9!, {r0, r2, r9, sp}
   27394:	bmi	fee8bb9c <rpl_re_syntax_options@@Base+0xfee1e0bc>
   27398:	ldrbtmi	r4, [sl], #-1145	; 0xfffffb87
   2739c:	strmi	r4, [r3], -r4, lsl #12
   273a0:			; <UNDEFINED> instruction: 0xf7de2000
   273a4:	qsub16mi	lr, r2, r6
   273a8:	andcs	r4, r0, r1, lsl #12
   273ac:			; <UNDEFINED> instruction: 0xf93af7f7
   273b0:			; <UNDEFINED> instruction: 0xf7de9809
   273b4:	ldrtmi	lr, [r0], -lr, lsl #28
   273b8:	movwls	r2, #37632	; 0x9300
   273bc:	stcl	7, cr15, [r8], #888	; 0x378
   273c0:	mcrr2	7, 15, pc, sl, cr15	; <UNPREDICTABLE>
   273c4:	ldrbtmi	r4, [ip], #-3246	; 0xfffff352
   273c8:	stmdacs	r0, {r5, r7, r8, sl, sp, lr}
   273cc:	msrhi	CPSR_fsc, r0
   273d0:	umlalscc	pc, r3, r5, r8	; <UNPREDICTABLE>
   273d4:			; <UNDEFINED> instruction: 0xf7ffb13b
   273d8:			; <UNDEFINED> instruction: 0x6620fc3f
   273dc:			; <UNDEFINED> instruction: 0xf0002800
   273e0:			; <UNDEFINED> instruction: 0xf7f68128
   273e4:	blmi	fea27180 <rpl_re_syntax_options@@Base+0xfe9b96a0>
   273e8:			; <UNDEFINED> instruction: 0xf04f2000
   273ec:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
   273f0:			; <UNDEFINED> instruction: 0xf7ff655a
   273f4:	stmdacs	r0, {r0, r1, r3, r4, r5, r6, sl, fp, ip, sp, lr, pc}
   273f8:	tsthi	r3, r0	; <UNPREDICTABLE>
   273fc:	umlalscc	pc, r2, r5, r8	; <UNPREDICTABLE>
   27400:	bmi	fe8959b4 <rpl_re_syntax_options@@Base+0xfe827ed4>
   27404:	ldrbtmi	r4, [sl], #-2958	; 0xfffff472
   27408:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2740c:	subsmi	r9, sl, r1, lsl fp
   27410:	tsthi	r5, r0, asr #32	; <UNPREDICTABLE>
   27414:	ldc	0, cr11, [sp], #76	; 0x4c
   27418:	pop	{r1, r2, r8, r9, fp, pc}
   2741c:			; <UNDEFINED> instruction: 0xf7ff8ff0
   27420:	stmdacs	r0, {r0, r2, r3, r4, r5, r6, r7, fp, ip, sp, lr, pc}
   27424:	ldmibmi	r9, {r0, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   27428:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   2742c:	mcr	7, 0, pc, cr4, cr14, {6}	; <UNPREDICTABLE>
   27430:	andcs	r4, r1, r1, lsl #12
   27434:			; <UNDEFINED> instruction: 0xf8f6f7f7
   27438:			; <UNDEFINED> instruction: 0xf7df2001
   2743c:			; <UNDEFINED> instruction: 0xf8dfe9ce
   27440:	blge	44fd88 <rpl_re_syntax_options@@Base+0x3e22a8>
   27444:	ldrbtmi	r9, [sl], #2057	; 0x809
   27448:	mcr	6, 0, r4, cr10, cr10, {0}
   2744c:			; <UNDEFINED> instruction: 0x46513a10
   27450:	stmda	r4, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27454:			; <UNDEFINED> instruction: 0xf0002800
   27458:	stmibmi	lr, {r0, r6, r7, pc}
   2745c:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   27460:			; <UNDEFINED> instruction: 0xf7df4479
   27464:	bllt	1c61b3c <rpl_re_syntax_options@@Base+0x1bf405c>
   27468:	strmi	r9, [r4], -r2, lsl #10
   2746c:	bpl	462cdc <rpl_re_syntax_options@@Base+0x3f51fc>
   27470:			; <UNDEFINED> instruction: 0x970346bb
   27474:	ldrbmi	r4, [r1], -sl, lsr #12
   27478:			; <UNDEFINED> instruction: 0xf7df2000
   2747c:	stmdacs	r0, {r4, r5, fp, sp, lr, pc}
   27480:	svcge	0x0051f43f
   27484:	stclne	8, cr7, [r1], #-12
   27488:	svclt	0x00082b6b
   2748c:	andle	r9, r6, r3, lsl #8
   27490:	svclt	0x00082b75
   27494:	andle	r4, r2, r7, lsr #12
   27498:	svclt	0x00082b61
   2749c:	strmi	r4, [ip], -r3, lsr #13
   274a0:	ldmdbmi	sp!, {r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   274a4:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   274a8:	stcl	7, cr15, [r6, #888]	; 0x378
   274ac:			; <UNDEFINED> instruction: 0xf8d59002
   274b0:			; <UNDEFINED> instruction: 0xf00d00a0
   274b4:	stmdbls	r2, {r0, r1, r2, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   274b8:	strtmi	r4, [r0], -r2, lsl #12
   274bc:			; <UNDEFINED> instruction: 0xf8b2f7f7
   274c0:			; <UNDEFINED> instruction: 0xf7df4620
   274c4:	strls	lr, [r3, -sl, lsl #19]
   274c8:	andcs	r4, r5, #116, 18	; 0x1d0000
   274cc:	ldrbtmi	r2, [r9], #-0
   274d0:	ldc	7, cr15, [r2, #888]!	; 0x378
   274d4:	andcs	r4, r1, r1, lsl #12
   274d8:			; <UNDEFINED> instruction: 0xf8a4f7f7
   274dc:	movwcc	r9, #6915	; 0x1b03
   274e0:	svcge	0x0016f43f
   274e4:			; <UNDEFINED> instruction: 0xf47f3701
   274e8:	stmdbmi	sp!, {r0, r1, r5, r6, r8, r9, sl, fp, sp, pc}^
   274ec:	andcs	r2, r0, r5, lsl #4
   274f0:			; <UNDEFINED> instruction: 0xf7de4479
   274f4:	strmi	lr, [r1], -r2, lsr #27
   274f8:			; <UNDEFINED> instruction: 0xf7f72001
   274fc:			; <UNDEFINED> instruction: 0xe757f893
   27500:	cdp	13, 1, cr10, cr9, cr14, {0}
   27504:	stmdals	r9, {r4, r9, fp, ip}
   27508:	strtmi	r2, [sl], -r0, lsl #12
   2750c:	strvs	lr, [fp], -sp, asr #19
   27510:			; <UNDEFINED> instruction: 0xf7de960d
   27514:	strmi	lr, [r4], -r4, ror #31
   27518:	subsle	r2, r3, r0, lsl #16
   2751c:	vmla.f64	d10, d8, d11
   27520:	movwls	r8, #18960	; 0x4a10
   27524:	blge	338fec <rpl_re_syntax_options@@Base+0x2cb50c>
   27528:	bvs	fe462d94 <rpl_re_syntax_options@@Base+0xfe3f52b4>
   2752c:	cdp	12, 0, cr9, cr8, cr5, {0}
   27530:			; <UNDEFINED> instruction: 0xf8dd9a90
   27534:	movwls	fp, #8204	; 0x200c
   27538:	ldrmi	lr, [r8, #12]!
   2753c:			; <UNDEFINED> instruction: 0xf10dbf08
   27540:	andle	r0, sp, r4, lsr r9
   27544:	ldrtmi	r4, [r1], -sl, lsr #12
   27548:			; <UNDEFINED> instruction: 0xf1082000
   2754c:			; <UNDEFINED> instruction: 0xf7de0801
   27550:	cmnlt	r8, r6, asr #31
   27554:	andle	r4, r8, r0, lsr #11
   27558:	ldrdle	r4, [lr, #88]!	; 0x58
   2755c:	ldrdls	pc, [r8], -sp
   27560:	svc	0x0032f7de
   27564:	andeq	pc, r0, r9, asr #17
   27568:			; <UNDEFINED> instruction: 0xf8dde7ec
   2756c:			; <UNDEFINED> instruction: 0xe7f79010
   27570:			; <UNDEFINED> instruction: 0x460be9dd
   27574:	bhi	462ddc <rpl_re_syntax_options@@Base+0x3f52fc>
   27578:	bls	fe462de0 <rpl_re_syntax_options@@Base+0xfe3f5300>
   2757c:	tstlt	ip, #832	; 0x340
   27580:	movwlt	fp, #54038	; 0xd316
   27584:			; <UNDEFINED> instruction: 0xf7de4630
   27588:	mrc	13, 0, lr, cr10, cr14, {6}
   2758c:	stmdbge	pc, {r4, r9, fp, ip, sp}	; <UNPREDICTABLE>
   27590:	ldrtmi	r9, [r1], -r0, lsl #2
   27594:	andcs	r4, r0, r2, lsl #12
   27598:			; <UNDEFINED> instruction: 0xf81cf007
   2759c:			; <UNDEFINED> instruction: 0xf7de4630
   275a0:	mrcls	13, 0, lr, cr0, cr8, {0}
   275a4:	movwls	r2, #49920	; 0xc300
   275a8:	blls	413a08 <rpl_re_syntax_options@@Base+0x3a5f28>
   275ac:	andsle	r2, r9, r4, lsl fp
   275b0:			; <UNDEFINED> instruction: 0xf7de4620
   275b4:	ldrtmi	lr, [r0], -lr, lsl #26
   275b8:	stc	7, cr15, [sl, #-888]	; 0xfffffc88
   275bc:			; <UNDEFINED> instruction: 0xf7de4628
   275c0:	ldrb	lr, [r5], r8, lsl #26
   275c4:	strmi	r4, [r6], -r5, lsl #12
   275c8:			; <UNDEFINED> instruction: 0xf7de4630
   275cc:	strtmi	lr, [r0], -r2, lsl #26
   275d0:	ldcl	7, cr15, [lr], #888	; 0x378
   275d4:			; <UNDEFINED> instruction: 0xf7de4628
   275d8:			; <UNDEFINED> instruction: 0xe6c9ecfc
   275dc:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   275e0:	ldrb	r9, [r1, -r3, lsl #14]!
   275e4:			; <UNDEFINED> instruction: 0xf00d201c
   275e8:	blls	465c5c <rpl_re_syntax_options@@Base+0x3f817c>
   275ec:	strmi	lr, [r0, #-2496]	; 0xfffff640
   275f0:	ldmdavs	ip, {r1, r9, sl, lr}
   275f4:	tsteq	r8, r2, lsl #2	; <UNPREDICTABLE>
   275f8:	ldrdgt	pc, [r4], -r3
   275fc:	ldmvs	r8, {r0, r2, r3, r4, r7, fp, sp, lr}^
   27600:			; <UNDEFINED> instruction: 0xf8c26094
   27604:	cmpvs	r0, ip
   27608:	ldmdbvs	ip, {r0, r2, r4, r8, sp, lr}
   2760c:	orrsvs	r9, r4, r7, lsl #22
   27610:			; <UNDEFINED> instruction: 0xf7eb6dd8
   27614:	ldmdals	r0, {r0, r1, r2, r6, r7, sl, fp, ip, sp, lr, pc}
   27618:	ldcl	7, cr15, [sl], {222}	; 0xde
   2761c:			; <UNDEFINED> instruction: 0xf7dee6a8
   27620:	stmdbmi	r0!, {r1, r2, r8, r9, sl, fp, sp, lr, pc}
   27624:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   27628:	ldmdbmi	pc, {r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   2762c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   27630:	ldmdbmi	lr, {r2, r3, r4, r5, r6, r7, r9, sl, sp, lr, pc}
   27634:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   27638:	svclt	0x0000e6f8
   2763c:	andeq	lr, r3, r6, asr #16
   27640:	andeq	r0, r0, ip, asr #9
   27644:	andeq	r6, r4, sl, lsl #3
   27648:			; <UNDEFINED> instruction: 0x000004b4
   2764c:	andeq	lr, r3, lr, lsr #16
   27650:	andeq	r4, r2, sl, lsr #12
   27654:	andeq	sl, r2, lr, ror r8
   27658:	andeq	sl, r2, r2, lsl r7
   2765c:			; <UNDEFINED> instruction: 0xfffff0fb
   27660:			; <UNDEFINED> instruction: 0xfffff0f5
   27664:	andeq	sl, r2, r6, asr #13
   27668:	ldrdeq	r6, [r4], -r2
   2766c:			; <UNDEFINED> instruction: 0x0002a6ba
   27670:	andeq	r6, r4, r0, asr #1
   27674:	andeq	r6, r4, r4, lsr #1
   27678:	andeq	sl, r2, r8, asr #15
   2767c:	andeq	sl, r2, r6, lsr #15
   27680:	andeq	r6, r4, r6, rrx
   27684:	andeq	r6, r4, lr, lsr r0
   27688:	ldrdeq	lr, [r3], -sl
   2768c:	andeq	sl, r2, lr, ror #13
   27690:	ldrdeq	sl, [r2], -r6
   27694:	andeq	sl, r2, r4, asr #11
   27698:	andeq	sl, r2, r6, asr #10
   2769c:			; <UNDEFINED> instruction: 0x0002a6b2
   276a0:	andeq	sl, r2, r4, ror r5
   276a4:	ldrdeq	sl, [r2], -r6
   276a8:	andeq	sl, r2, r2, ror r4
   276ac:	muleq	r2, sl, r4
   276b0:	ldmdbmi	r4, {r0, r1, r4, r6, r8, r9, fp, lr}^
   276b4:	ldrbtmi	r4, [fp], #-2644	; 0xfffff5ac
   276b8:	ldmdbvs	fp, {r0, r3, r4, r5, r6, sl, lr}
   276bc:	svcmi	0x00f0e92d
   276c0:	stmpl	sl, {r0, r1, r2, r4, r7, ip, sp, pc}
   276c4:	ldmdavs	r2, {r0, r4, r6, r9, sl, fp, lr}
   276c8:			; <UNDEFINED> instruction: 0xf04f9215
   276cc:	ldrbtmi	r0, [lr], #-512	; 0xfffffe00
   276d0:	rsble	r2, r7, r0, lsl #22
   276d4:	ldmpl	r3!, {r1, r2, r3, r6, r8, r9, fp, lr}^
   276d8:			; <UNDEFINED> instruction: 0x232ae9d3
   276dc:			; <UNDEFINED> instruction: 0xf1732a01
   276e0:	ble	1ee82e8 <rpl_re_syntax_options@@Base+0x1e7a808>
   276e4:			; <UNDEFINED> instruction: 0xf10d4f4b
   276e8:	blmi	12e9f80 <rpl_re_syntax_options@@Base+0x127c4a0>
   276ec:	ldrbtmi	r2, [pc], #-1024	; 276f4 <ASN1_STRING_length@plt+0x20e8c>
   276f0:	ldrbtmi	r4, [fp], #-1616	; 0xfffff9b0
   276f4:			; <UNDEFINED> instruction: 0xf04f9307
   276f8:			; <UNDEFINED> instruction: 0xf04f38ff
   276fc:			; <UNDEFINED> instruction: 0x461d39ff
   27700:	blx	1e65704 <rpl_re_syntax_options@@Base+0x1df7c24>
   27704:			; <UNDEFINED> instruction: 0xf00d6db8
   27708:			; <UNDEFINED> instruction: 0x6dbafa09
   2770c:	ldrbmi	r4, [r1], -r3, asr #16
   27710:	stmib	sp, {r0, r1, r5, r9, sl, lr}^
   27714:	andls	r4, r3, #4194304	; 0x400000
   27718:	bmi	1078900 <rpl_re_syntax_options@@Base+0x100ae20>
   2771c:	ldrbtmi	r9, [sl], #-1024	; 0xfffffc00
   27720:	stmdbhi	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   27724:	ldc2	7, cr15, [r2, #-1020]	; 0xfffffc04
   27728:	blx	fe5e572c <rpl_re_syntax_options@@Base+0xfe577c4c>
   2772c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   27730:			; <UNDEFINED> instruction: 0xf00dd05a
   27734:	blmi	f25f08 <rpl_re_syntax_options@@Base+0xeb8428>
   27738:	tstcs	r1, fp, lsr sl
   2773c:			; <UNDEFINED> instruction: 0xf8df4628
   27740:	ldmpl	r3!, {r2, r3, r5, r6, r7, ip, sp, pc}^
   27744:	ldrbtmi	r4, [fp], #1146	; 0x47a
   27748:			; <UNDEFINED> instruction: 0xf7de681b
   2774c:	strls	lr, [r3, #-3722]	; 0xfffff176
   27750:	strtmi	r9, [r3], -r7, lsl #26
   27754:			; <UNDEFINED> instruction: 0x46584a36
   27758:	stmib	sp, {r0, r5, r9, sl, lr}^
   2775c:	ldrbtmi	r8, [sl], #-2308	; 0xfffff6fc
   27760:	strls	r9, [r1], #-1282	; 0xfffffafe
   27764:	andge	pc, r0, sp, asr #17
   27768:	ldc2l	7, cr15, [r0], #1020	; 0x3fc
   2776c:	orrlt	r6, r3, fp, lsr lr
   27770:			; <UNDEFINED> instruction: 0x46584a30
   27774:	strtmi	r9, [r1], -r3, lsl #6
   27778:			; <UNDEFINED> instruction: 0x4623447a
   2777c:	stmdbhi	r4, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   27780:	stmib	sp, {r1, r8, sl, ip, pc}^
   27784:			; <UNDEFINED> instruction: 0xf7ffa400
   27788:	strtmi	pc, [r0], -r1, ror #25
   2778c:			; <UNDEFINED> instruction: 0xf7f6663c
   27790:	stcmi	13, cr15, [r9], #-572	; 0xfffffdc4
   27794:	ldrbtmi	r2, [ip], #-1280	; 0xfffffb00
   27798:			; <UNDEFINED> instruction: 0xf8846920
   2779c:			; <UNDEFINED> instruction: 0xf7de5020
   277a0:	strdvs	lr, [r5, -r8]!
   277a4:	ldrbtmi	r4, [ip], #-3109	; 0xfffff3db
   277a8:	tstlt	r8, r0, lsr #16
   277ac:	b	ffc6572c <rpl_re_syntax_options@@Base+0xffbf7c4c>
   277b0:	eorvs	r2, r3, r0, lsl #6
   277b4:	ldrbtmi	r4, [fp], #-2850	; 0xfffff4de
   277b8:			; <UNDEFINED> instruction: 0xb1206e18
   277bc:	b	ffa6573c <rpl_re_syntax_options@@Base+0xff9f7c5c>
   277c0:			; <UNDEFINED> instruction: 0xf7f62000
   277c4:	bmi	826da0 <rpl_re_syntax_options@@Base+0x7b92c0>
   277c8:	ldrbtmi	r4, [sl], #-2831	; 0xfffff4f1
   277cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   277d0:	subsmi	r9, sl, r5, lsl fp
   277d4:	andslt	sp, r7, r6, lsl #2
   277d8:	svchi	0x00f0e8bd
   277dc:			; <UNDEFINED> instruction: 0xf7ff2001
   277e0:	ldrb	pc, [pc, -r5, lsl #21]!	; <UNPREDICTABLE>
   277e4:	mcr	7, 1, pc, cr2, cr14, {6}	; <UNPREDICTABLE>
   277e8:	andcs	r4, r5, #376832	; 0x5c000
   277ec:			; <UNDEFINED> instruction: 0xf7de4479
   277f0:	strmi	lr, [r1], -r4, lsr #24
   277f4:			; <UNDEFINED> instruction: 0xf7f62001
   277f8:	andcs	pc, r1, r5, lsl pc	; <UNPREDICTABLE>
   277fc:	svc	0x00ecf7de
   27800:	andeq	r5, r4, r6, ror sp
   27804:	andeq	lr, r3, r8, lsr #8
   27808:	andeq	r0, r0, ip, asr #9
   2780c:	andeq	lr, r3, r2, lsl r4
   27810:			; <UNDEFINED> instruction: 0x000004b4
   27814:	andeq	r5, r4, lr, lsr sp
   27818:	andeq	sl, r2, lr, lsl #10
   2781c:	ldrdeq	sl, [r2], -ip
   27820:	andeq	sl, r2, r2, lsr #9
   27824:	muleq	r0, r8, r4
   27828:	andeq	r3, r2, r8, ror #5
   2782c:	andeq	sl, r2, sl, lsr #10
   27830:	ldrdeq	sl, [r2], -r6
   27834:	andeq	sl, r2, r4, lsl #10
   27838:	muleq	r4, r6, ip
   2783c:	andeq	r5, r4, r6, lsl #25
   27840:	andeq	r5, r4, r6, ror ip
   27844:	andeq	lr, r3, r6, lsl r3
   27848:	andeq	sl, r2, r0, lsr #8
   2784c:	ldrbmi	lr, [r0, sp, lsr #18]!
   27850:	stcmi	6, cr4, [r4], #-520	; 0xfffffdf8
   27854:			; <UNDEFINED> instruction: 0xf8df460e
   27858:			; <UNDEFINED> instruction: 0x46158090
   2785c:	svcls	0x0008447c
   27860:			; <UNDEFINED> instruction: 0xf8dd44f8
   27864:	stcvc	0, cr9, [r0, #-160]!	; 0xffffff60
   27868:	tstlt	r8, ip, lsl r6
   2786c:	blx	ffb65872 <rpl_re_syntax_options@@Base+0xffaf7d92>
   27870:	ldmdami	pc, {r1, r2, r3, r4, r8, fp, lr}	; <UNPREDICTABLE>
   27874:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   27878:			; <UNDEFINED> instruction: 0xf812f7ff
   2787c:			; <UNDEFINED> instruction: 0xf7ff4650
   27880:	ldmdbmi	ip, {r0, r1, r2, r3, r6, r7, fp, ip, sp, lr, pc}
   27884:	ldrbtmi	r4, [r9], #-2076	; 0xfffff7e4
   27888:			; <UNDEFINED> instruction: 0xf7ff4478
   2788c:	ldrtmi	pc, [r0], -r9, lsl #16	; <UNPREDICTABLE>
   27890:			; <UNDEFINED> instruction: 0xf984f7ff
   27894:			; <UNDEFINED> instruction: 0x46294819
   27898:			; <UNDEFINED> instruction: 0xf7ff4478
   2789c:	tstlt	r4, r1, lsl #16	; <UNPREDICTABLE>
   278a0:			; <UNDEFINED> instruction: 0xf7ff4620
   278a4:	ldmdbmi	r6, {r0, r4, r5, r7, fp, ip, sp, lr, pc}
   278a8:	ldrbtmi	r4, [r9], #-2070	; 0xfffff7ea
   278ac:			; <UNDEFINED> instruction: 0x31204478
   278b0:			; <UNDEFINED> instruction: 0xfff6f7fe
   278b4:			; <UNDEFINED> instruction: 0xf8584b14
   278b8:			; <UNDEFINED> instruction: 0xf8933003
   278bc:	stmdblt	r3!, {r0, r4, r5, r7, ip, sp}^
   278c0:			; <UNDEFINED> instruction: 0xf7ff4638
   278c4:			; <UNDEFINED> instruction: 0xf7fef817
   278c8:	ldrtmi	pc, [r8], -r7, lsr #30	; <UNPREDICTABLE>
   278cc:	b	186584c <rpl_re_syntax_options@@Base+0x17f7d6c>
   278d0:	ldrbtmi	r4, [fp], #-2830	; 0xfffff4f2
   278d4:	pop	{r3, r4, r8, sl, fp, ip, sp, lr}
   278d8:			; <UNDEFINED> instruction: 0x464987f0
   278dc:			; <UNDEFINED> instruction: 0xf7ff4638
   278e0:	ubfx	pc, sp, #17, #14
   278e4:	ldrdeq	r5, [r4], -r0
   278e8:	andeq	lr, r3, r0, lsl #5
   278ec:	andeq	sl, r2, r8, lsr r4
   278f0:	muleq	r2, lr, pc	; <UNPREDICTABLE>
   278f4:	andeq	sl, r2, lr, lsr #8
   278f8:	andeq	r2, r2, ip, lsl #20
   278fc:	andeq	r9, r2, r0, lsr #31
   27900:	andeq	r5, r4, r2, lsl #23
   27904:	andeq	sl, r2, r8, lsl r1
   27908:			; <UNDEFINED> instruction: 0x000004b4
   2790c:	andeq	r5, r4, sl, asr fp
   27910:	svcmi	0x00f0e92d
   27914:	cdpmi	0, 13, cr11, cr4, cr7, {6}
   27918:	ldclmi	6, cr4, [r4], {139}	; 0x8b
   2791c:	cfldrdmi	mvd4, [r4, #504]	; 0x1f8
   27920:	ldmdbpl	r4!, {r2, r4, r6, r7, r8, r9, sl, fp, lr}
   27924:			; <UNDEFINED> instruction: 0x461e447d
   27928:	strbls	r6, [r5], #-2084	; 0xfffff7dc
   2792c:	streq	pc, [r0], #-79	; 0xffffffb1
   27930:	strtmi	r4, [r8], -r4, lsl #12
   27934:	andls	r5, fp, #3883008	; 0x3b4000
   27938:			; <UNDEFINED> instruction: 0xf8959a54
   2793c:	strls	r3, [ip, #-177]	; 0xffffff4f
   27940:	bls	15cc17c <rpl_re_syntax_options@@Base+0x155e69c>
   27944:	andls	r9, lr, #80, 26	; 0x1400
   27948:	strtmi	fp, [r8], -fp, lsl #3
   2794c:	beq	1a63d88 <rpl_re_syntax_options@@Base+0x19f62a8>
   27950:	ldmib	r4!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27954:	cmpcs	r2, #3620864	; 0x374000
   27958:	qadd16mi	sl, r8, r5
   2795c:	movwcs	lr, #2509	; 0x9cd
   27960:			; <UNDEFINED> instruction: 0x46524639
   27964:	ldc2l	7, cr15, [r8, #-1016]!	; 0xfffffc08
   27968:			; <UNDEFINED> instruction: 0xf0002800
   2796c:			; <UNDEFINED> instruction: 0xf10d80c5
   27970:			; <UNDEFINED> instruction: 0xf10d0894
   27974:			; <UNDEFINED> instruction: 0xf8df09bc
   27978:	svcge	0x0039a300
   2797c:			; <UNDEFINED> instruction: 0x463844fa
   27980:			; <UNDEFINED> instruction: 0xf938f7ff
   27984:			; <UNDEFINED> instruction: 0xf8da2302
   27988:	andcs	r0, r0, #16
   2798c:	movwcs	r9, #768	; 0x300
   27990:			; <UNDEFINED> instruction: 0xf8ecf00d
   27994:			; <UNDEFINED> instruction: 0x0010f8da
   27998:	b	4e5918 <rpl_re_syntax_options@@Base+0x477e38>
   2799c:	mulscc	r4, sl, r8
   279a0:	strmi	r9, [r2], pc, lsl #2
   279a4:			; <UNDEFINED> instruction: 0xf0402b00
   279a8:	ldmibmi	r4!, {r2, r5, r7, pc}
   279ac:	ldrbtmi	r4, [r9], #-2228	; 0xfffff74c
   279b0:			; <UNDEFINED> instruction: 0xf7fe4478
   279b4:	ldmmi	r3!, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   279b8:	ldrbtmi	r4, [r8], #-1593	; 0xfffff9c7
   279bc:			; <UNDEFINED> instruction: 0xff70f7fe
   279c0:	ldmmi	r2!, {r0, r4, r5, r7, r8, fp, lr}
   279c4:			; <UNDEFINED> instruction: 0x31204479
   279c8:			; <UNDEFINED> instruction: 0xf7fe4478
   279cc:	ldmmi	r0!, {r0, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   279d0:	ldrbtmi	r9, [r8], #-2315	; 0xfffff6f5
   279d4:			; <UNDEFINED> instruction: 0xff64f7fe
   279d8:			; <UNDEFINED> instruction: 0xf7ff4620
   279dc:	ldrbmi	pc, [r8], -r1, lsr #16	; <UNPREDICTABLE>
   279e0:			; <UNDEFINED> instruction: 0xf8dcf7ff
   279e4:			; <UNDEFINED> instruction: 0x4630b116
   279e8:			; <UNDEFINED> instruction: 0xf80ef7ff
   279ec:	strbmi	r4, [r9], -r9, lsr #17
   279f0:			; <UNDEFINED> instruction: 0xf7fe4478
   279f4:	stmiami	r8!, {r0, r2, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   279f8:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   279fc:			; <UNDEFINED> instruction: 0xff50f7fe
   27a00:	stmiami	r7!, {r1, r2, r5, r7, r8, fp, lr}
   27a04:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   27a08:			; <UNDEFINED> instruction: 0xff4af7fe
   27a0c:			; <UNDEFINED> instruction: 0xf7fe4628
   27a10:			; <UNDEFINED> instruction: 0xf7feff71
   27a14:	strtmi	pc, [r8], -r1, lsl #29
   27a18:	ldmib	sl!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27a1c:	ldrbtmi	r4, [fp], #-2977	; 0xfffff45f
   27a20:	ldmdblt	r8, {r3, r4, r8, sl, fp, ip, sp, lr}^
   27a24:	blmi	fe47a4ac <rpl_re_syntax_options@@Base+0xfe40c9cc>
   27a28:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   27a2c:	blls	1181a9c <rpl_re_syntax_options@@Base+0x1113fbc>
   27a30:			; <UNDEFINED> instruction: 0xf040405a
   27a34:	sublt	r8, r7, r6, lsl r1
   27a38:	svchi	0x00f0e8bd
   27a3c:			; <UNDEFINED> instruction: 0xf8939b0c
   27a40:	blcs	33d10 <ASN1_STRING_length@plt+0x2d4a8>
   27a44:			; <UNDEFINED> instruction: 0xf8bbd0ee
   27a48:	tstcs	r0, r5
   27a4c:	ldrdcs	pc, [r0], -fp
   27a50:			; <UNDEFINED> instruction: 0x0008f8bb
   27a54:	subcc	pc, r8, sp, lsr #17
   27a58:			; <UNDEFINED> instruction: 0x3011f8bb
   27a5c:	subsne	pc, r2, sp, lsl #17
   27a60:			; <UNDEFINED> instruction: 0xf8bb9211
   27a64:			; <UNDEFINED> instruction: 0xf8bb100b
   27a68:			; <UNDEFINED> instruction: 0xf8ad200e
   27a6c:	blls	373bb4 <rpl_re_syntax_options@@Base+0x3060d4>
   27a70:	subeq	pc, sl, sp, lsr #17
   27a74:	subne	pc, ip, sp, lsr #17
   27a78:	subcs	pc, lr, sp, lsr #17
   27a7c:			; <UNDEFINED> instruction: 0xf0002b00
   27a80:	ldmdavc	fp, {r0, r2, r5, r6, r7, pc}
   27a84:	blmi	fe295ed8 <rpl_re_syntax_options@@Base+0xfe2283f8>
   27a88:	movwls	r4, #54395	; 0xd47b
   27a8c:	tstlt	fp, lr, lsl #22
   27a90:	blcs	45b04 <_IO_stdin_used@@Base+0x72c4>
   27a94:	sbcshi	pc, lr, r0, asr #32
   27a98:	ldrbtmi	r4, [r8], #-2181	; 0xfffff77b
   27a9c:	ldc	7, cr15, [r4], {222}	; 0xde
   27aa0:			; <UNDEFINED> instruction: 0xf10d4606
   27aa4:	stcmi	8, cr0, [r3, #496]	; 0x1f0
   27aa8:	ldrbmi	r9, [r2], -pc, lsl #22
   27aac:			; <UNDEFINED> instruction: 0x4640447d
   27ab0:	blx	fe6e3abe <rpl_re_syntax_options@@Base+0xfe675fde>
   27ab4:			; <UNDEFINED> instruction: 0x6d2a9955
   27ab8:	stmdavs	r8!, {r0, r1, r5, r9, sl, lr}
   27abc:	stmdbls	sp, {r0, r1, r8, ip, pc}
   27ac0:			; <UNDEFINED> instruction: 0xf10d9207
   27ac4:	andls	r0, r4, #-1879048183	; 0x90000009
   27ac8:	andls	sl, r0, #69632	; 0x11000
   27acc:	tstls	r2, sl, ror sl
   27ad0:	ldrbtmi	r2, [sl], #-257	; 0xfffffeff
   27ad4:	andshi	pc, r8, sp, asr #17
   27ad8:	strls	r9, [r5], -r8, lsl #14
   27adc:			; <UNDEFINED> instruction: 0xf7de9401
   27ae0:	stmdavs	r8!, {r6, r7, sl, fp, sp, lr, pc}
   27ae4:			; <UNDEFINED> instruction: 0xf81af00d
   27ae8:			; <UNDEFINED> instruction: 0xf7de4630
   27aec:	vstmdbvc	r8!, {s28-s141}
   27af0:			; <UNDEFINED> instruction: 0xf7ffe798
   27af4:	ldrb	pc, [r8, -r9, lsr #21]	; <UNPREDICTABLE>
   27af8:	ldrbtmi	r4, [fp], #-2928	; 0xfffff490
   27afc:	stmdacs	r0, {r3, r4, r6, r7, r8, sl, fp, sp, lr}
   27b00:	addshi	pc, r4, r0
   27b04:			; <UNDEFINED> instruction: 0xf7eb4651
   27b08:			; <UNDEFINED> instruction: 0x900ff9b1
   27b0c:			; <UNDEFINED> instruction: 0xf0002800
   27b10:	stmdavs	r0, {r0, r2, r3, r7, pc}
   27b14:			; <UNDEFINED> instruction: 0xf7de4621
   27b18:	pkhtbmi	lr, r0, sl, asr #28
   27b1c:			; <UNDEFINED> instruction: 0xf0402800
   27b20:	stmdbmi	r7!, {r0, r2, r7, pc}^
   27b24:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   27b28:	b	fe1e5aa8 <rpl_re_syntax_options@@Base+0xfe177fc8>
   27b2c:	strbmi	r4, [r0], -r1, lsl #12
   27b30:	ldc2l	7, cr15, [r8, #-984]!	; 0xfffffc28
   27b34:	cmpcs	r2, #3620864	; 0x374000
   27b38:			; <UNDEFINED> instruction: 0xf1732a01
   27b3c:	blle	268744 <rpl_re_syntax_options@@Base+0x1fac64>
   27b40:			; <UNDEFINED> instruction: 0xf7de4628
   27b44:	ldmib	sp, {r2, r4, r5, fp, sp, lr, pc}^
   27b48:			; <UNDEFINED> instruction: 0xf7de2352
   27b4c:	andcc	lr, r1, r0, lsl lr
   27b50:	addhi	pc, r5, r0
   27b54:	ldmeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   27b58:	svcge	0x00394650
   27b5c:	ldmibeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
   27b60:			; <UNDEFINED> instruction: 0xf7fe4641
   27b64:	blls	427990 <rpl_re_syntax_options@@Base+0x3b9eb0>
   27b68:			; <UNDEFINED> instruction: 0xf8d34638
   27b6c:			; <UNDEFINED> instruction: 0xf7ffa004
   27b70:	ldmdbge	pc, {r0, r6, fp, ip, sp, lr, pc}	; <UNPREDICTABLE>
   27b74:	tstls	ip, r8, lsr #12
   27b78:			; <UNDEFINED> instruction: 0xffeaf008
   27b7c:	strmi	r9, [r8], -ip, lsl #18
   27b80:			; <UNDEFINED> instruction: 0xf7fe4649
   27b84:	blmi	1427970 <rpl_re_syntax_options@@Base+0x13b9e90>
   27b88:	cfldrsvc	mvf4, [fp, #-492]	; 0xfffffe14
   27b8c:	cmple	sl, r0, lsl #22
   27b90:	stmdami	lr, {r0, r2, r3, r6, r8, fp, lr}^
   27b94:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   27b98:	mcr2	7, 4, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
   27b9c:	ldrtmi	r4, [r9], -ip, asr #16
   27ba0:			; <UNDEFINED> instruction: 0xf7fe4478
   27ba4:	stmdbmi	fp, {r0, r2, r3, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   27ba8:	ldrbtmi	r4, [r9], #-2123	; 0xfffff7b5
   27bac:	ldrbtmi	r3, [r8], #-288	; 0xfffffee0
   27bb0:	mrc2	7, 3, pc, cr6, cr14, {7}
   27bb4:	stmdbls	fp, {r0, r3, r6, fp, lr}
   27bb8:			; <UNDEFINED> instruction: 0xf7fe4478
   27bbc:	stmdami	r8, {r0, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   27bc0:	ldrbtmi	r4, [r8], #-1617	; 0xfffff9af
   27bc4:	mcr2	7, 3, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
   27bc8:	stmdami	r7, {r1, r2, r6, r8, fp, lr}^
   27bcc:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   27bd0:	mcr2	7, 3, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
   27bd4:	stmdami	r6, {r0, r2, r6, r8, fp, lr}^
   27bd8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   27bdc:	mcr2	7, 3, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
   27be0:			; <UNDEFINED> instruction: 0xf7fe4620
   27be4:	uadd16mi	pc, r8, sp	; <UNPREDICTABLE>
   27be8:			; <UNDEFINED> instruction: 0xffd8f7fe
   27bec:			; <UNDEFINED> instruction: 0x4630b116
   27bf0:			; <UNDEFINED> instruction: 0xff0af7fe
   27bf4:	stmdami	r0, {r0, r1, r2, r3, r4, r5, r8, fp, lr}^
   27bf8:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   27bfc:	mrc2	7, 2, pc, cr0, cr14, {7}
   27c00:			; <UNDEFINED> instruction: 0x4649483e
   27c04:			; <UNDEFINED> instruction: 0xf7fe4478
   27c08:	ldmdami	sp!, {r0, r1, r3, r6, r9, sl, fp, ip, sp, lr, pc}
   27c0c:	ldrbtmi	r4, [r8], #-1601	; 0xfffff9bf
   27c10:	mcr2	7, 2, pc, cr6, cr14, {7}	; <UNPREDICTABLE>
   27c14:			; <UNDEFINED> instruction: 0xf7fe4628
   27c18:			; <UNDEFINED> instruction: 0xf7fefe6d
   27c1c:			; <UNDEFINED> instruction: 0x4628fd7d
   27c20:	ldm	r6!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   27c24:	ldrbtmi	r4, [fp], #-2871	; 0xfffff4c9
   27c28:	usat	r7, #27, r8, lsl #26
   27c2c:	ldmibeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
   27c30:	ldmeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   27c34:			; <UNDEFINED> instruction: 0x46494638
   27c38:			; <UNDEFINED> instruction: 0xff1ef7fe
   27c3c:			; <UNDEFINED> instruction: 0x46414650
   27c40:			; <UNDEFINED> instruction: 0xff1af7fe
   27c44:			; <UNDEFINED> instruction: 0xf7ffe697
   27c48:			; <UNDEFINED> instruction: 0xe7a1f9ff
   27c4c:	ldrbtmi	r4, [fp], #-2862	; 0xfffff4d2
   27c50:	ldr	r9, [fp, -sp, lsl #6]
   27c54:			; <UNDEFINED> instruction: 0xf7fd980e
   27c58:			; <UNDEFINED> instruction: 0x4606f8bf
   27c5c:	strbmi	lr, [r0], -r1, lsr #14
   27c60:			; <UNDEFINED> instruction: 0xf7dee6e0
   27c64:	svclt	0x0000ebe4
   27c68:	andeq	lr, r3, r4, asr #3
   27c6c:	andeq	r0, r0, ip, asr #9
   27c70:			; <UNDEFINED> instruction: 0x0003e1bc
   27c74:			; <UNDEFINED> instruction: 0x000004b4
   27c78:			; <UNDEFINED> instruction: 0x00045ab0
   27c7c:	andeq	sl, r2, r2, lsl r4
   27c80:	andeq	r9, r2, r4, ror #28
   27c84:	andeq	r9, r2, lr, ror lr
   27c88:	andeq	r5, r4, r8, ror #20
   27c8c:	strdeq	r9, [r2], -ip
   27c90:	andeq	sl, r2, r6
   27c94:	andeq	r9, r2, r8, asr #26
   27c98:	andeq	r9, r2, r2, asr sp
   27c9c:	muleq	r2, r8, r3
   27ca0:	andeq	r2, r2, lr, lsl #17
   27ca4:	andeq	r5, r4, lr, lsl #20
   27ca8:	strheq	lr, [r3], -r8
   27cac:	andeq	sl, r2, r4, asr #15
   27cb0:			; <UNDEFINED> instruction: 0x0002a7b2
   27cb4:	andeq	r5, r4, r0, lsl #19
   27cb8:	strdeq	sl, [r2], -sl	; <UNPREDICTABLE>
   27cbc:	andeq	r5, r4, r2, lsr r9
   27cc0:			; <UNDEFINED> instruction: 0x0002a1b2
   27cc4:	andeq	r5, r4, r4, lsr #17
   27cc8:	andeq	sl, r2, r4, lsl #3
   27ccc:	andeq	r9, r2, lr, ror ip
   27cd0:	muleq	r2, r8, ip
   27cd4:	andeq	r5, r4, r2, lsl #17
   27cd8:	andeq	r9, r2, r6, lsl lr
   27cdc:	andeq	r9, r2, r0, lsr #28
   27ce0:	andeq	sl, r2, lr, asr r1
   27ce4:	andeq	sl, r2, r4, ror #2
   27ce8:	andeq	sl, r2, r6, lsr #3
   27cec:	andeq	sl, r2, ip, lsr #3
   27cf0:			; <UNDEFINED> instruction: 0x0002a1b2
   27cf4:	andeq	sl, r2, r4, lsr #3
   27cf8:	muleq	r2, sl, r6
   27cfc:	andeq	r9, r2, r4, lsr fp
   27d00:	andeq	r9, r2, lr, lsr fp
   27d04:	andeq	r5, r4, r6, lsl #16
   27d08:	strdeq	sl, [r2], -lr
   27d0c:			; <UNDEFINED> instruction: 0x468cb4f0
   27d10:	strvs	lr, [r4, #-2525]	; 0xfffff623
   27d14:	stcls	6, cr4, [r6], {1}
   27d18:	andls	r4, r4, r8, lsl r6
   27d1c:	stmdami	r5, {r0, r1, r2, r4, r9, sl, lr}
   27d20:			; <UNDEFINED> instruction: 0x9605463b
   27d24:	stmib	sp, {r1, r5, r6, r9, sl, lr}^
   27d28:	ldrbtmi	r5, [r8], #-1030	; 0xfffffbfa
   27d2c:			; <UNDEFINED> instruction: 0xf7ffbcf0
   27d30:	svclt	0x0000ba0d
   27d34:	andeq	r9, r2, r6, asr #30
   27d38:			; <UNDEFINED> instruction: 0x468cb4f0
   27d3c:	strvs	lr, [r4, #-2525]	; 0xfffff623
   27d40:	stcls	6, cr4, [r6], {1}
   27d44:	andls	r4, r4, r8, lsl r6
   27d48:	stmdami	r5, {r0, r1, r2, r4, r9, sl, lr}
   27d4c:			; <UNDEFINED> instruction: 0x9605463b
   27d50:	stmib	sp, {r1, r5, r6, r9, sl, lr}^
   27d54:	ldrbtmi	r5, [r8], #-1030	; 0xfffffbfa
   27d58:			; <UNDEFINED> instruction: 0xf7ffbcf0
   27d5c:	svclt	0x0000b9f7
   27d60:	muleq	r2, lr, lr
   27d64:	stmdbcs	r0, {r4, r5, r6, r7, r8, sl, ip, sp, pc}
   27d68:	bcs	579d0 <quoting_style_vals@@Base+0x47cc>
   27d6c:	addlt	r4, r3, r6, lsl pc
   27d70:	eorle	r4, r6, pc, ror r4
   27d74:	ldrmi	r4, [r0], -r5, lsl #12
   27d78:			; <UNDEFINED> instruction: 0xf7dd460c
   27d7c:			; <UNDEFINED> instruction: 0x4606ef18
   27d80:			; <UNDEFINED> instruction: 0xf7de4620
   27d84:	strtmi	lr, [r2], -r0, ror #19
   27d88:	mrsls	r2, (UNDEF: 16)
   27d8c:	strmi	r4, [r3], -r9, lsr #12
   27d90:			; <UNDEFINED> instruction: 0xf7de4630
   27d94:	stmdacs	r0, {r1, r2, r3, r5, r8, sl, fp, sp, lr, pc}
   27d98:	strbtvc	lr, [r0], #2560	; 0xa00
   27d9c:	strtmi	sp, [r0], -r2, lsl #22
   27da0:	ldcllt	0, cr11, [r0, #12]!
   27da4:	ldmpl	fp!, {r0, r3, r8, r9, fp, lr}^
   27da8:	msrcc	SPSR_fxc, r3	; <illegal shifter operand>
   27dac:	rscsle	r2, r6, r0, lsl #22
   27db0:			; <UNDEFINED> instruction: 0xf00c4628
   27db4:			; <UNDEFINED> instruction: 0x4601fcf7
   27db8:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   27dbc:	stc2	7, cr15, [r4], #984	; 0x3d8
   27dc0:			; <UNDEFINED> instruction: 0xf04fe7ed
   27dc4:			; <UNDEFINED> instruction: 0xe7ea34ff
   27dc8:	andeq	sp, r3, r0, ror sp
   27dcc:			; <UNDEFINED> instruction: 0x000004b4
   27dd0:	andeq	sl, r2, r6, lsr r0
   27dd4:			; <UNDEFINED> instruction: 0xf382fab2
   27dd8:	mvnsmi	lr, sp, lsr #18
   27ddc:			; <UNDEFINED> instruction: 0x460f095b
   27de0:	stmdacs	r0, {r1, r3, r5, r8, fp, lr}
   27de4:	sadd16mi	fp, sp, r4
   27de8:	blmi	a711f4 <rpl_re_syntax_options@@Base+0xa03714>
   27dec:	addlt	r4, lr, r9, ror r4
   27df0:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   27df4:			; <UNDEFINED> instruction: 0xf04f930d
   27df8:	stccs	3, cr0, [r0, #-0]
   27dfc:	tstcs	r2, r0, asr #2
   27e00:			; <UNDEFINED> instruction: 0xf7fd4616
   27e04:	pkhtbmi	pc, r0, r9, asr #26	; <UNPREDICTABLE>
   27e08:	stc2	7, cr15, [lr, #984]	; 0x3d8
   27e0c:			; <UNDEFINED> instruction: 0x46014632
   27e10:	ldrbtmi	r4, [r8], #-2080	; 0xfffff7e0
   27e14:			; <UNDEFINED> instruction: 0xffa6f7ff
   27e18:	strbmi	r4, [r0], -r4, lsl #12
   27e1c:	ldm	r8, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27e20:	svclt	0x00181e3b
   27e24:	stccs	3, cr2, [r0], {1}
   27e28:	movwcs	fp, #3864	; 0xf18
   27e2c:	bmi	6d63a0 <rpl_re_syntax_options@@Base+0x6688c0>
   27e30:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
   27e34:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   27e38:	subsmi	r9, sl, sp, lsl #22
   27e3c:	strtmi	sp, [r0], -r3, lsr #2
   27e40:	pop	{r1, r2, r3, ip, sp, pc}
   27e44:	blge	8860c <rpl_re_syntax_options@@Base+0x1ab2c>
   27e48:	eorscs	r4, r0, #42991616	; 0x2900000
   27e4c:			; <UNDEFINED> instruction: 0xf7de4618
   27e50:	ldmib	r7, {r3, fp, sp, lr, pc}^
   27e54:	ldmvs	fp!, {r0, r9, lr}^
   27e58:	stmib	sp, {r0, r3, r5, r9, sl, lr}^
   27e5c:	movwls	r4, #16898	; 0x4202
   27e60:	stc2	7, cr15, [sl, #-1012]!	; 0xfffffc0c
   27e64:			; <UNDEFINED> instruction: 0xf7f64605
   27e68:			; <UNDEFINED> instruction: 0x4632fd5f
   27e6c:	stmdami	fp, {r0, r9, sl, lr}
   27e70:			; <UNDEFINED> instruction: 0xf7ff4478
   27e74:			; <UNDEFINED> instruction: 0x4604ff77
   27e78:			; <UNDEFINED> instruction: 0xf7de4628
   27e7c:	ldrb	lr, [r6, sl, lsr #17]
   27e80:	ldrbtcc	pc, [pc], #79	; 27e88 <ASN1_STRING_length@plt+0x21620>	; <UNPREDICTABLE>
   27e84:			; <UNDEFINED> instruction: 0xf7dee7d3
   27e88:	svclt	0x0000ead2
   27e8c:	strdeq	sp, [r3], -r4
   27e90:	andeq	r0, r0, ip, asr #9
   27e94:	strdeq	r9, [r2], -sl
   27e98:	andeq	sp, r3, lr, lsr #25
   27e9c:			; <UNDEFINED> instruction: 0x00029fb0
   27ea0:	svcmi	0x00f0e92d
   27ea4:			; <UNDEFINED> instruction: 0xf8ddb089
   27ea8:	tstls	r4, r8, asr #32
   27eac:	movwle	r4, #9539	; 0x2543
   27eb0:	pop	{r0, r3, ip, sp, pc}
   27eb4:	mrcls	15, 0, r8, cr3, cr0, {7}
   27eb8:			; <UNDEFINED> instruction: 0x0c08eb03
   27ebc:			; <UNDEFINED> instruction: 0x4605461f
   27ec0:			; <UNDEFINED> instruction: 0x96014614
   27ec4:	ldrbeq	lr, [ip], -pc, asr #20
   27ec8:	strls	r9, [r3], -r0, lsl #12
   27ecc:	strls	r3, [r5], -r1, lsl #12
   27ed0:			; <UNDEFINED> instruction: 0xffe6f7ff
   27ed4:			; <UNDEFINED> instruction: 0x46229b13
   27ed8:			; <UNDEFINED> instruction: 0xa010f8dd
   27edc:			; <UNDEFINED> instruction: 0xf8cd4628
   27ee0:	movwls	r8, #4096	; 0x1000
   27ee4:			; <UNDEFINED> instruction: 0x46514633
   27ee8:			; <UNDEFINED> instruction: 0xffdaf7ff
   27eec:	mcrls	6, 0, r4, cr3, cr3, {1}
   27ef0:	svclt	0x00984543
   27ef4:	stmdale	fp!, {r0, r1, r2, r4, r5, r7, r9, lr}^
   27ef8:	vqdmulh.s<illegal width 8>	d15, d7, d4
   27efc:	ssatmi	r4, #26, lr, lsl #12
   27f00:	ldrmi	r9, [r2], #1799	; 0x707
   27f04:	blx	28c726 <rpl_re_syntax_options@@Base+0x21ec46>
   27f08:	blls	4feb20 <rpl_re_syntax_options@@Base+0x491040>
   27f0c:	tstpl	r4, r6, lsl #22	; <UNPREDICTABLE>
   27f10:	ldrbmi	r3, [r8], -r1, lsl #14
   27f14:	ldrmi	r9, [r8, r2, lsl #2]
   27f18:	strtmi	r9, [r2], -r2, lsl #18
   27f1c:			; <UNDEFINED> instruction: 0xf1bc4684
   27f20:	ldrbmi	r0, [r0], -r0, lsl #30
   27f24:			; <UNDEFINED> instruction: 0xf109bfda
   27f28:	ldrbmi	r0, [r9], -r1, lsl #18
   27f2c:			; <UNDEFINED> instruction: 0xf7de3601
   27f30:	blls	1223e0 <rpl_re_syntax_options@@Base+0xb4900>
   27f34:	ldrmi	r4, [r9, #1186]	; 0x4a2
   27f38:	strbmi	fp, [r6, #-3992]	; 0xfffff068
   27f3c:	strls	sp, [r2, -r3, ror #19]
   27f40:	bls	10fb64 <rpl_re_syntax_options@@Base+0xa2084>
   27f44:	tstle	lr, #310378496	; 0x12800000
   27f48:	bpl	166b74 <rpl_re_syntax_options@@Base+0xf9094>
   27f4c:	stmdbls	r4, {r1, r8, r9, fp, ip, pc}
   27f50:	strls	r4, [r3, #-1739]	; 0xfffff935
   27f54:	blx	f97f2 <rpl_re_syntax_options@@Base+0x8bd12>
   27f58:	ldrbmi	r1, [r4], -r4, lsl #6
   27f5c:			; <UNDEFINED> instruction: 0x46214692
   27f60:			; <UNDEFINED> instruction: 0x462a4618
   27f64:			; <UNDEFINED> instruction: 0xf7de442c
   27f68:	ldrbmi	lr, [sl, #2318]	; 0x90e
   27f6c:	bleq	a43a0 <rpl_re_syntax_options@@Base+0x368c0>
   27f70:	strtmi	r4, [fp], #-1539	; 0xfffff9fd
   27f74:	bls	dc748 <rpl_re_syntax_options@@Base+0x6ec68>
   27f78:	blls	179830 <rpl_re_syntax_options@@Base+0x10bd50>
   27f7c:	ldrmi	r9, [r3], #-3331	; 0xfffff2fd
   27f80:	movweq	lr, #39843	; 0x9ba3
   27f84:	ldrmi	r9, [r0, #770]!	; 0x302
   27f88:	blls	dcbd0 <rpl_re_syntax_options@@Base+0x6f0f0>
   27f8c:	blx	1ce7a6 <rpl_re_syntax_options@@Base+0x160cc6>
   27f90:	blx	fe3aa <rpl_re_syntax_options@@Base+0x908ca>
   27f94:	strbmi	r2, [r9], -r4, lsl #6
   27f98:			; <UNDEFINED> instruction: 0x46224618
   27f9c:	ldm	r2!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   27fa0:	ldrmi	r3, [r0, #1537]!	; 0x601
   27fa4:	strmi	r4, [r3], -r1, lsr #9
   27fa8:	rscsle	r4, r4, #587202560	; 0x23000000
   27fac:	bls	14ebcc <rpl_re_syntax_options@@Base+0xe10ec>
   27fb0:	ldrmi	r4, [sl], #-1053	; 0xfffffbe3
   27fb4:			; <UNDEFINED> instruction: 0x46314616
   27fb8:	strcc	r4, [r1, -r8, lsr #12]
   27fbc:			; <UNDEFINED> instruction: 0xf7de4622
   27fc0:	ldrmi	lr, [r8, #2274]!	; 0x8e2
   27fc4:	strtmi	r4, [r5], #-1062	; 0xfffffbda
   27fc8:	strdlt	sp, [r9], -r5
   27fcc:	svchi	0x00f0e8bd
   27fd0:	vqrdmulh.s<illegal width 8>	d15, d7, d4
   27fd4:	ldrtmi	r9, [r9], r5, lsl #28
   27fd8:	movwls	r9, #26370	; 0x6702
   27fdc:	svclt	0x0000e7b1
   27fe0:	addlt	fp, r2, r0, lsl r5
   27fe4:	stmdage	r1, {r0, ip, pc}
   27fe8:			; <UNDEFINED> instruction: 0xf7dd9100
   27fec:	bls	63894 <quoting_style_vals@@Base+0x10690>
   27ff0:	stfmid	f3, [r6], {80}	; 0x50
   27ff4:			; <UNDEFINED> instruction: 0x21204603
   27ff8:			; <UNDEFINED> instruction: 0x4620447c
   27ffc:	b	fee65f7c <rpl_re_syntax_options@@Base+0xfedf849c>
   28000:			; <UNDEFINED> instruction: 0x4620b110
   28004:	ldclt	0, cr11, [r0, #-8]
   28008:	stcl	7, cr15, [lr, #884]!	; 0x374
   2800c:	muleq	r4, ip, r4
   28010:	andseq	pc, r0, #66	; 0x42
   28014:	blt	fe065f94 <rpl_re_syntax_options@@Base+0xfdff84b4>
   28018:			; <UNDEFINED> instruction: 0xf04f4803
   2801c:	strlt	r3, [r8, #-511]	; 0xfffffe01
   28020:	eorcc	r4, r0, r8, ror r4
   28024:	mrc	7, 1, APSR_nzcv, cr4, cr13, {6}
   28028:	andeq	r5, r4, r4, ror r4
   2802c:	blmi	afa8dc <rpl_re_syntax_options@@Base+0xa8cdfc>
   28030:	ldrblt	r4, [r0, #1146]!	; 0x47a
   28034:	ldmpl	r3, {r0, r2, r3, r4, r7, ip, sp, pc}^
   28038:	strmi	r4, [sp], -r6, lsl #12
   2803c:	tstls	fp, #1769472	; 0x1b0000
   28040:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   28044:	bl	ff865fc4 <rpl_re_syntax_options@@Base+0xff7f84e4>
   28048:	ldrtmi	r2, [r1], -r0, lsl #6
   2804c:	strmi	r4, [r4], -sl, ror #12
   28050:	andcs	r6, r3, r3
   28054:	ldmib	r0!, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28058:	blls	156500 <rpl_re_syntax_options@@Base+0xe8a20>
   2805c:	rsbsmi	pc, r0, #50331648	; 0x3000000
   28060:	svcmi	0x0000f5b2
   28064:			; <UNDEFINED> instruction: 0xb125d011
   28068:	blcs	420fc <_IO_stdin_used@@Base+0x38bc>
   2806c:	movwcs	fp, #57096	; 0xdf08
   28070:	andcs	r6, r0, fp, lsr #32
   28074:	bmi	6c00fc <rpl_re_syntax_options@@Base+0x65261c>
   28078:	ldrbtmi	r4, [sl], #-2840	; 0xfffff4e8
   2807c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   28080:	subsmi	r9, sl, fp, lsl fp
   28084:	andslt	sp, sp, r5, lsr #2
   28088:	ldrbeq	fp, [r9, #3568]	; 0xdf0
   2808c:			; <UNDEFINED> instruction: 0x069ad412
   28090:	smmlaeq	fp, r8, r4, sp
   28094:	andcs	sp, r1, r7, ror #11
   28098:	rscle	r2, ip, r0, lsl #26
   2809c:			; <UNDEFINED> instruction: 0x6718e9dd
   280a0:	ldmib	sp, {r8, sp}^
   280a4:	andcs	r2, r1, r0, lsl #6
   280a8:	stmib	r5, {r0, r3, r5, sp, lr}^
   280ac:	stmib	r5, {r1, r8, r9, sl, sp, lr}^
   280b0:	strb	r2, [r0, r4, lsl #6]!
   280b4:	svc	0x0078f7dd
   280b8:	addsmi	r9, r8, #6144	; 0x1800
   280bc:	blls	157d24 <rpl_re_syntax_options@@Base+0xea244>
   280c0:	strb	sp, [r8, r5, ror #3]!
   280c4:			; <UNDEFINED> instruction: 0xf7de9807
   280c8:	stmdacs	r0, {r1, r3, r6, fp, sp, lr, pc}
   280cc:	blls	15c860 <rpl_re_syntax_options@@Base+0xeed80>
   280d0:			; <UNDEFINED> instruction: 0xf7dee7df
   280d4:	svclt	0x0000e9ac
   280d8:			; <UNDEFINED> instruction: 0x0003dab0
   280dc:	andeq	r0, r0, ip, asr #9
   280e0:	andeq	sp, r3, r6, ror #20
   280e4:	ldrbtlt	r4, [r0], #2599	; 0xa27
   280e8:	cfstrsmi	mvf4, [r7], #-488	; 0xfffffe18
   280ec:	ldmdbpl	r2, {r0, r1, fp, ip, sp, lr}
   280f0:			; <UNDEFINED> instruction: 0x205cf892
   280f4:	blcs	54d24 <quoting_style_vals@@Base+0x1b20>
   280f8:			; <UNDEFINED> instruction: 0x460ad038
   280fc:			; <UNDEFINED> instruction: 0xf1bce00c
   28100:	svclt	0x00980f19
   28104:	svccs	0x00193320
   28108:	strtcc	fp, [r0], #-3992	; 0xfffff068
   2810c:			; <UNDEFINED> instruction: 0xd128429c
   28110:	svccc	0x0001f810
   28114:	movtlt	r4, #46609	; 0xb611
   28118:			; <UNDEFINED> instruction: 0xf8124611
   2811c:			; <UNDEFINED> instruction: 0xf1a35b01
   28120:	strmi	r0, [r6], -r1, asr #24
   28124:	strbeq	pc, [r1, -r5, lsr #3]	; <UNPREDICTABLE>
   28128:	stccs	6, cr4, [r0, #-176]	; 0xffffff50
   2812c:	stmdavc	r0, {r0, r1, r2, r5, r6, r7, r8, ip, lr, pc}
   28130:	blx	fec574f8 <rpl_re_syntax_options@@Base+0xfebe9a18>
   28134:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   28138:			; <UNDEFINED> instruction: 0xb1bb4770
   2813c:	and	r4, r3, sl, lsl #12
   28140:	svccc	0x0001f810
   28144:	orrlt	r4, fp, r1, lsl r6
   28148:			; <UNDEFINED> instruction: 0xf8124611
   2814c:	strmi	r4, [r6], -r1, lsl #22
   28150:	blx	feceece4 <rpl_re_syntax_options@@Base+0xfec81204>
   28154:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   28158:	svclt	0x00082c00
   2815c:	blcs	30d64 <ASN1_STRING_length@plt+0x2a4fc>
   28160:	ldmdavc	r3!, {r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   28164:	mrslt	r2, (UNDEF: 11)
   28168:			; <UNDEFINED> instruction: 0x4770bcf0
   2816c:	ldcllt	8, cr7, [r0], #44	; 0x2c
   28170:	eoreq	pc, pc, r3, lsr #3
   28174:			; <UNDEFINED> instruction: 0xf080fab0
   28178:	blcs	2a680 <ASN1_STRING_length@plt+0x23e18>
   2817c:	andcs	fp, r1, r8, lsl #30
   28180:	svclt	0x00004770
   28184:	strdeq	sp, [r3], -r8
   28188:			; <UNDEFINED> instruction: 0x000004b4
   2818c:	blmi	77aa04 <rpl_re_syntax_options@@Base+0x70cf24>
   28190:	push	{r1, r3, r4, r5, r6, sl, lr}
   28194:			; <UNDEFINED> instruction: 0x460747f0
   28198:	pkhtbmi	r5, r8, r3, asr #17
   2819c:			; <UNDEFINED> instruction: 0x305cf893
   281a0:	blmi	696ef4 <rpl_re_syntax_options@@Base+0x629414>
   281a4:	andge	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   281a8:	movwlt	r6, #18492	; 0x483c
   281ac:	ldrsbls	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   281b0:	strd	r4, [r4], -r9
   281b4:	ldrdlt	r4, [r8, #112]	; 0x70
   281b8:	svcmi	0x0004f857
   281bc:	stmdavc	r5!, {r2, r3, r4, r5, r7, r8, ip, sp, pc}
   281c0:			; <UNDEFINED> instruction: 0xf1a54649
   281c4:	blx	fed69688 <rpl_re_syntax_options@@Base+0xfecfbba8>
   281c8:	stmdbeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
   281cc:	ldrtmi	r1, [r0], -r6, ror #18
   281d0:	b	ffae6150 <rpl_re_syntax_options@@Base+0xffa78670>
   281d4:	strbmi	r2, [r1], -r1, lsl #4
   281d8:	ldrtmi	r4, [r0], -r3, lsl #12
   281dc:	mvnle	r2, r0, lsl #22
   281e0:	tstlt	fp, r3, ror #26
   281e4:			; <UNDEFINED> instruction: 0xff7ef7ff
   281e8:	rscle	r2, r5, r0, lsl #16
   281ec:	mcrne	8, 1, r6, cr0, cr12, {1}
   281f0:	andcs	fp, r1, r8, lsl pc
   281f4:			; <UNDEFINED> instruction: 0x87f0e8bd
   281f8:			; <UNDEFINED> instruction: 0xa014f8df
   281fc:			; <UNDEFINED> instruction: 0xe7d344fa
   28200:	andeq	sp, r3, r0, asr r9
   28204:			; <UNDEFINED> instruction: 0x000004b4
   28208:	andeq	r0, r0, r0, ror #9
   2820c:	andeq	r9, r2, r8, lsl #25
   28210:			; <UNDEFINED> instruction: 0xfffffe11
   28214:			; <UNDEFINED> instruction: 0xf00cb510
   28218:	stmdavc	r3, {r0, r1, r2, r3, r6, sl, fp, ip, sp, lr, pc}
   2821c:	strmi	fp, [r2], -r3, ror #2
   28220:	smlaltbeq	pc, r1, r3, r1	; <UNPREDICTABLE>
   28224:	strteq	pc, [r0], #-259	; 0xfffffefd
   28228:	svclt	0x00982919
   2822c:	andsvc	fp, r3, r3, ror #5
   28230:	svccc	0x0001f812
   28234:	mvnsle	r2, r0, lsl #22
   28238:	svclt	0x0000bd10
   2823c:	ldrlt	r4, [r8, #-648]!	; 0xfffffd78
   28240:	movwcs	fp, #3980	; 0xf8c
   28244:	stmdacs	r0, {r0, r8, r9, sp}
   28248:	movwcs	fp, #3848	; 0xf08
   2824c:	stmdami	sl, {r0, r1, r3, r5, r8, fp, ip, sp, pc}
   28250:	ldrhtmi	lr, [r8], -sp
   28254:			; <UNDEFINED> instruction: 0xf00c4478
   28258:	bne	35731c <rpl_re_syntax_options@@Base+0x2e983c>
   2825c:	stclne	6, cr4, [r0], #-20	; 0xffffffec
   28260:	blx	17e429a <rpl_re_syntax_options@@Base+0x17767ba>
   28264:	strtmi	r4, [r2], -r9, lsr #12
   28268:			; <UNDEFINED> instruction: 0xf7dd4605
   2826c:	movwcs	lr, #3980	; 0xf8c
   28270:	strpl	r4, [fp, #-1576]!	; 0xfffff9d8
   28274:	svclt	0x0000bd38
   28278:	andeq	r0, r2, ip, lsl ip
   2827c:	svcmi	0x00f8e92d
   28280:	teqlt	r0, #5242880	; 0x500000
   28284:	cdpcs	8, 0, cr7, cr0, cr6, {0}
   28288:			; <UNDEFINED> instruction: 0xf04fd047
   2828c:	strmi	r0, [r2], r0, lsl #16
   28290:			; <UNDEFINED> instruction: 0xf10846c1
   28294:	cdpcs	4, 2, cr0, cr12, cr2, {0}
   28298:	streq	pc, [r1, -r5, lsl #2]
   2829c:	streq	lr, [r4], #2639	; 0xa4f
   282a0:	stmdavc	lr!, {r3, r4, r8, r9, sl, fp, ip, sp, pc}^
   282a4:	bleq	26493c <rpl_re_syntax_options@@Base+0x1f6e5c>
   282a8:	shadd16mi	fp, sp, r8
   282ac:	mcrcs	0, 0, sp, cr0, cr4, {0}
   282b0:	strtmi	sp, [r1], -pc, ror #3
   282b4:			; <UNDEFINED> instruction: 0xf00c4648
   282b8:			; <UNDEFINED> instruction: 0x4629fb57
   282bc:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   282c0:	ldrbmi	r4, [r0], -r2, lsl #12
   282c4:			; <UNDEFINED> instruction: 0xf7ff4615
   282c8:			; <UNDEFINED> instruction: 0xf845ffb9
   282cc:			; <UNDEFINED> instruction: 0xf845000b
   282d0:	strtmi	r6, [r8], -r8, lsr #32
   282d4:	svchi	0x00f8e8bd
   282d8:	strtmi	r4, [r1], -r8, asr #12
   282dc:	blx	1164316 <rpl_re_syntax_options@@Base+0x10f6836>
   282e0:			; <UNDEFINED> instruction: 0xf1084629
   282e4:	strmi	r0, [r1], r1, lsl #16
   282e8:			; <UNDEFINED> instruction: 0xf7ff4650
   282ec:	movwcs	pc, #4007	; 0xfa7	; <UNPREDICTABLE>
   282f0:	andeq	pc, fp, r9, asr #16
   282f4:	bleq	16498c <rpl_re_syntax_options@@Base+0xf6eac>
   282f8:	andcc	pc, fp, r9, asr #16
   282fc:			; <UNDEFINED> instruction: 0xf817463d
   28300:	vmlacs.f64	d6, d13, d1
   28304:	cdpcs	8, 0, cr13, cr8, cr6, {0}
   28308:	strcc	sp, [r4], #-2296	; 0xfffff708
   2830c:	cfmadd32cs	mvax5, mvfx4, mvfx0, mvfx10
   28310:			; <UNDEFINED> instruction: 0xe7ced1bf
   28314:	rscsle	r2, r1, r0, lsr #28
   28318:			; <UNDEFINED> instruction: 0x4635e7f7
   2831c:	pop	{r3, r5, r9, sl, lr}
   28320:	svclt	0x00008ff8
   28324:	tstcs	r1, pc, lsl #8
   28328:	addlt	fp, r4, r0, lsl r5
   2832c:	ldrsbtgt	pc, [ip], #-143	; 0xffffff71	; <UNPREDICTABLE>
   28330:			; <UNDEFINED> instruction: 0x4c1fab06
   28334:	ldrbtmi	sl, [ip], #2050	; 0x802
   28338:	blcs	16648c <rpl_re_syntax_options@@Base+0xf89ac>
   2833c:	andmi	pc, r4, ip, asr r8	; <UNPREDICTABLE>
   28340:	strls	r6, [r3], #-2084	; 0xfffff7dc
   28344:	streq	pc, [r0], #-79	; 0xffffffb1
   28348:			; <UNDEFINED> instruction: 0xf7de9301
   2834c:			; <UNDEFINED> instruction: 0x4c19ea58
   28350:	stmdacs	r0, {r2, r3, r4, r5, r6, sl, lr}
   28354:	stmdals	r2, {r3, r5, r7, r8, r9, sl, fp, ip, sp, pc}
   28358:	bmi	61ef90 <rpl_re_syntax_options@@Base+0x5b14b0>
   2835c:	ldrbtmi	r4, [sl], #-2836	; 0xfffff4ec
   28360:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   28364:	subsmi	r9, sl, r3, lsl #22
   28368:	andlt	sp, r4, lr, lsl r1
   2836c:			; <UNDEFINED> instruction: 0x4010e8bd
   28370:	ldrbmi	fp, [r0, -r4]!
   28374:	b	12662f4 <rpl_re_syntax_options@@Base+0x11f8814>
   28378:	andcs	r6, r0, r3, lsl #16
   2837c:	mvnle	r2, ip, lsl #22
   28380:			; <UNDEFINED> instruction: 0xf946f7f6
   28384:	andcs	r4, r5, #212992	; 0x34000
   28388:	ldrbtmi	r2, [r9], #-0
   2838c:	mrc	7, 2, APSR_nzcv, cr4, cr13, {6}
   28390:	blmi	33abc4 <rpl_re_syntax_options@@Base+0x2cd0e4>
   28394:	ldrbtmi	r5, [fp], #-2210	; 0xfffff75e
   28398:			; <UNDEFINED> instruction: 0x46016812
   2839c:			; <UNDEFINED> instruction: 0xf7f62003
   283a0:	andcs	pc, r1, r1, asr #18
   283a4:	b	666324 <rpl_re_syntax_options@@Base+0x5f8844>
   283a8:	stmda	r0, {r1, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   283ac:	andeq	sp, r3, sl, lsr #15
   283b0:	andeq	r0, r0, ip, asr #9
   283b4:	muleq	r3, r0, r7
   283b8:	andeq	sp, r3, r2, lsl #15
   283bc:			; <UNDEFINED> instruction: 0x00029ab6
   283c0:	andeq	r0, r0, ip, ror #9
   283c4:	andeq	r9, r2, sl, ror #21
   283c8:	ldrbtlt	r4, [r0], #-1547	; 0xfffff9f5
   283cc:	stmne	r5, {r1, r7, r8, ip, sp, pc}
   283d0:	cdpne	6, 6, cr4, cr14, cr10, {0}
   283d4:			; <UNDEFINED> instruction: 0xf812e004
   283d8:			; <UNDEFINED> instruction: 0xf8004c01
   283dc:	cmnlt	ip, r1, lsl #22
   283e0:	ldrmi	r4, [r3], -r6, lsl #5
   283e4:	andeq	pc, r1, #-2147483648	; 0x80000000
   283e8:	andcs	sp, r0, #1073741885	; 0x4000003d
   283ec:	stccs	8, cr15, [r1], {5}
   283f0:	blmi	a6444 <rpl_re_syntax_options@@Base+0x38964>
   283f4:	mvnsle	r2, r0, lsl #24
   283f8:	stmdacc	r1, {r3, r4, r6, r9, fp, ip}
   283fc:			; <UNDEFINED> instruction: 0x4770bc70
   28400:	stmdacc	r1, {r4, r6, r9, fp, ip}
   28404:			; <UNDEFINED> instruction: 0x4770bc70
   28408:	bmi	85544c <rpl_re_syntax_options@@Base+0x7e796c>
   2840c:	mvnsmi	lr, #737280	; 0xb4000
   28410:	blmi	814624 <rpl_re_syntax_options@@Base+0x7a6b44>
   28414:	cfstrsls	mvf4, [sl, #-488]	; 0xfffffe18
   28418:	ssatmi	r5, #10, r3, asr #17
   2841c:	movwls	r6, #6171	; 0x181b
   28420:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   28424:			; <UNDEFINED> instruction: 0xf10db30d
   28428:	strtmi	r0, [ip], -ip, lsr #16
   2842c:			; <UNDEFINED> instruction: 0xf8cd2600
   28430:	strbmi	r8, [r7], -r0
   28434:			; <UNDEFINED> instruction: 0xf7dd4620
   28438:			; <UNDEFINED> instruction: 0xf857ee86
   2843c:	strmi	r4, [r6], #-2820	; 0xfffff4fc
   28440:	mvnsle	r2, r0, lsl #24
   28444:	strbmi	r3, [r7], -r1, lsl #12
   28448:			; <UNDEFINED> instruction: 0xf00c4630
   2844c:			; <UNDEFINED> instruction: 0xf8cdfa69
   28450:	strmi	r8, [r1], r0
   28454:	bl	26f124 <rpl_re_syntax_options@@Base+0x201644>
   28458:	strtmi	r0, [r9], -r4
   2845c:			; <UNDEFINED> instruction: 0xffb4f7ff
   28460:	blpl	1665c4 <rpl_re_syntax_options@@Base+0xf8ae4>
   28464:	cfstrscs	mvf4, [r0, #-16]
   28468:	bmi	2dcc40 <rpl_re_syntax_options@@Base+0x26f160>
   2846c:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   28470:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   28474:	subsmi	r9, sl, r1, lsl #22
   28478:	strbmi	sp, [r8], -r5, lsl #2
   2847c:	pop	{r0, r1, ip, sp, pc}
   28480:	strdlt	r4, [r4], -r0
   28484:			; <UNDEFINED> instruction: 0xf7dd4770
   28488:	svclt	0x0000efd2
   2848c:	andeq	sp, r3, ip, asr #13
   28490:	andeq	r0, r0, ip, asr #9
   28494:	andeq	sp, r3, r2, ror r6
   28498:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
   2849c:	svclt	0x0000e5a0
   284a0:	andeq	r9, r2, lr, ror #19
   284a4:	ldrbtmi	r4, [r9], #-2305	; 0xfffff6ff
   284a8:	svclt	0x0000e59a
   284ac:	andeq	r9, r2, lr, ror #19
   284b0:	blmi	63ad14 <rpl_re_syntax_options@@Base+0x5cd234>
   284b4:	ldrlt	r4, [r0, #-1146]	; 0xfffffb86
   284b8:	ldmpl	r3, {r2, r7, ip, sp, pc}^
   284bc:	andcs	r4, r0, r4, lsl #12
   284c0:	movwls	r6, #14363	; 0x381b
   284c4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   284c8:			; <UNDEFINED> instruction: 0xf7dd9102
   284cc:	stmdbge	r1, {r1, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   284d0:	strtmi	r4, [r0], -r3, lsl #12
   284d4:			; <UNDEFINED> instruction: 0xf7dd9301
   284d8:	andcc	lr, r1, ip, lsr lr
   284dc:	bmi	3dc508 <rpl_re_syntax_options@@Base+0x36ea28>
   284e0:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   284e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   284e8:	subsmi	r9, sl, r3, lsl #22
   284ec:	andlt	sp, r4, lr, lsl #2
   284f0:			; <UNDEFINED> instruction: 0xf7debd10
   284f4:	stmdavs	r0, {r1, r3, r7, r8, fp, sp, lr, pc}
   284f8:	bl	1366474 <rpl_re_syntax_options@@Base+0x12f8994>
   284fc:	strtmi	r4, [r2], -r7, lsl #18
   28500:			; <UNDEFINED> instruction: 0x46034479
   28504:			; <UNDEFINED> instruction: 0xf7f62001
   28508:	strb	pc, [r8, sp, lsl #17]!	; <UNPREDICTABLE>
   2850c:	svc	0x008ef7dd
   28510:	andeq	sp, r3, ip, lsr #12
   28514:	andeq	r0, r0, ip, asr #9
   28518:	strdeq	sp, [r3], -lr
   2851c:	andeq	r9, r2, r8, lsr #19
   28520:			; <UNDEFINED> instruction: 0x4605b530
   28524:	addslt	r4, pc, r7, lsr #24
   28528:	bge	bb1cc <rpl_re_syntax_options@@Base+0x4d6ec>
   2852c:	andcs	r4, r3, ip, ror r4
   28530:	stmiapl	r3!, {r0, r3, r5, r9, sl, lr}^
   28534:	ldmdavs	fp, {sl, sp}
   28538:			; <UNDEFINED> instruction: 0xf04f931d
   2853c:			; <UNDEFINED> instruction: 0xf7de0300
   28540:	blmi	8e2770 <rpl_re_syntax_options@@Base+0x874c90>
   28544:	ldmdblt	r0!, {r0, r1, r3, r4, r5, r6, sl, lr}
   28548:	strmi	r9, [r4], -r6, lsl #20
   2854c:	rsbsmi	pc, r0, #33554432	; 0x2000000
   28550:	svcmi	0x0020f5b2
   28554:	bmi	7dc584 <rpl_re_syntax_options@@Base+0x76eaa4>
   28558:	ldrbtmi	r4, [sl], #-2843	; 0xfffff4e5
   2855c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   28560:	subsmi	r9, sl, sp, lsl fp
   28564:	strtmi	sp, [r0], -fp, lsr #2
   28568:	ldclt	0, cr11, [r0, #-124]!	; 0xffffff84
   2856c:	ldmpl	fp, {r0, r3, r4, r9, fp, lr}
   28570:	msrcc	SPSR_fxc, r3	; <illegal shifter operand>
   28574:	strtmi	fp, [r8], -fp, ror #19
   28578:	ldcl	7, cr15, [r6, #884]!	; 0x374
   2857c:	stmdacs	r0, {r2, r9, sl, lr}
   28580:	ldmdbmi	r5, {r0, r3, r5, r6, r7, ip, lr, pc}
   28584:	andcs	r2, r0, r5, lsl #4
   28588:			; <UNDEFINED> instruction: 0xf7dd4479
   2858c:			; <UNDEFINED> instruction: 0x4601ed56
   28590:	tstls	r1, r8, lsr #12
   28594:			; <UNDEFINED> instruction: 0xf906f00c
   28598:			; <UNDEFINED> instruction: 0xf7de9000
   2859c:	stmdavs	r0, {r1, r2, r4, r5, r8, fp, sp, lr, pc}
   285a0:	b	ffe6651c <rpl_re_syntax_options@@Base+0xffdf8a3c>
   285a4:	ldrdcs	lr, [r0, -sp]
   285a8:	andcs	r4, r0, r3, lsl #12
   285ac:			; <UNDEFINED> instruction: 0xf83af7f6
   285b0:	stmdami	sl, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   285b4:	ldrbtmi	r4, [r8], #-1577	; 0xfffff9d7
   285b8:			; <UNDEFINED> instruction: 0xf8a6f7f6
   285bc:			; <UNDEFINED> instruction: 0xf7dde7db
   285c0:	svclt	0x0000ef36
   285c4:			; <UNDEFINED> instruction: 0x0003d5b4
   285c8:	andeq	r0, r0, ip, asr #9
   285cc:	muleq	r3, ip, r5
   285d0:	andeq	sp, r3, r6, lsl #11
   285d4:			; <UNDEFINED> instruction: 0x000004b4
   285d8:	andeq	r9, r2, ip, asr #18
   285dc:	andeq	r9, r2, r2, lsl #18
   285e0:	str	fp, [r3, #-256]!	; 0xffffff00
   285e4:	svclt	0x00004770
   285e8:	ldrdgt	pc, [ip], #-143	; 0xffffff71
   285ec:	blmi	4f9df8 <rpl_re_syntax_options@@Base+0x48c318>
   285f0:	ldrbtmi	r2, [ip], #3
   285f4:	addslt	fp, sp, r0, lsl #10
   285f8:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   285fc:	ldmdavs	fp, {r1, r3, r5, r6, r9, sl, lr}
   28600:			; <UNDEFINED> instruction: 0xf04f931b
   28604:			; <UNDEFINED> instruction: 0xf7de0300
   28608:	stmiblt	r8, {r1, r2, r5, fp, sp, lr, pc}
   2860c:	vst2.8	{d9-d10}, [r0], r4
   28610:			; <UNDEFINED> instruction: 0xf5b04070
   28614:	svclt	0x00184080
   28618:	bmi	270624 <rpl_re_syntax_options@@Base+0x202b44>
   2861c:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   28620:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   28624:	subsmi	r9, sl, fp, lsl fp
   28628:	andslt	sp, sp, r4, lsl #2
   2862c:	blx	1667aa <rpl_re_syntax_options@@Base+0xf8cca>
   28630:	ldrb	r2, [r2, r0]!
   28634:	mrc	7, 7, APSR_nzcv, cr10, cr13, {6}
   28638:	andeq	sp, r3, lr, ror #9
   2863c:	andeq	r0, r0, ip, asr #9
   28640:	andeq	sp, r3, r2, asr #9
   28644:	ldrlt	r4, [r0, #-2319]	; 0xfffff6f1
   28648:	addlt	r4, r4, r9, ror r4
   2864c:	stc	7, cr15, [r6, #884]!	; 0x374
   28650:			; <UNDEFINED> instruction: 0x4604b198
   28654:	andcs	r2, r0, #-2147483648	; 0x80000000
   28658:	mrsls	r2, LR_irq
   2865c:	blx	fe1e4694 <rpl_re_syntax_options@@Base+0xfe176bb4>
   28660:			; <UNDEFINED> instruction: 0xf7dd4620
   28664:	strmi	lr, [r3], -lr, lsr #23
   28668:	tstls	r3, r0, lsr #12
   2866c:			; <UNDEFINED> instruction: 0xf7dd461c
   28670:	stmdbls	r3, {r4, r7, r8, r9, fp, sp, lr, pc}
   28674:	andlt	r4, r4, r0, lsr #12
   28678:			; <UNDEFINED> instruction: 0xf04fbd10
   2867c:			; <UNDEFINED> instruction: 0x462134ff
   28680:	svclt	0x0000e7f8
   28684:	andeq	r0, r2, r8, lsl lr
   28688:	vst3.8	{d27,d29,d31}, [pc :64], r0
   2868c:			; <UNDEFINED> instruction: 0x460c72db
   28690:			; <UNDEFINED> instruction: 0xf7dd21c1
   28694:	stmdacs	r0, {r3, r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   28698:	stmdblt	ip!, {r2, r3, r8, r9, fp, ip, lr, pc}
   2869c:	pop	{r1, r2, r8, fp, lr}
   286a0:	ldrbtmi	r4, [r9], #-16
   286a4:	mcrlt	7, 1, pc, cr4, cr13, {6}	; <UNPREDICTABLE>
   286a8:	pop	{r2, r8, fp, lr}
   286ac:	ldrbtmi	r4, [r9], #-16
   286b0:	mrclt	7, 0, APSR_nzcv, cr14, cr13, {6}
   286b4:	ldclt	0, cr2, [r0, #-0]
   286b8:	andeq	r8, r2, r6, lsl r7
   286bc:			; <UNDEFINED> instruction: 0x000164be
   286c0:	ldrbmi	lr, [r0, sp, lsr #18]!
   286c4:	bmi	c79f20 <rpl_re_syntax_options@@Base+0xc0c440>
   286c8:	blmi	c94940 <rpl_re_syntax_options@@Base+0xc26e60>
   286cc:	ldrbtmi	r4, [sl], #-1666	; 0xfffff97e
   286d0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   286d4:			; <UNDEFINED> instruction: 0xf04f931b
   286d8:			; <UNDEFINED> instruction: 0xf7dd0300
   286dc:	strmi	lr, [r4], -r0, ror #26
   286e0:	suble	r2, r1, r0, lsl #16
   286e4:	b	18e6660 <rpl_re_syntax_options@@Base+0x1878b80>
   286e8:	blle	e6ff08 <rpl_re_syntax_options@@Base+0xe02428>
   286ec:	rsbcs	r4, r8, #112197632	; 0x6b00000
   286f0:	ldrmi	r2, [r8], -r0, lsl #2
   286f4:	bl	fed66670 <rpl_re_syntax_options@@Base+0xfecf8b90>
   286f8:			; <UNDEFINED> instruction: 0x46024631
   286fc:			; <UNDEFINED> instruction: 0xf7dd2003
   28700:	andcc	lr, r1, ip, lsl ip
   28704:	cmnlt	sp, fp, lsr r0
   28708:	stmdbhi	r0, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   2870c:			; <UNDEFINED> instruction: 0x6704e9d5
   28710:	svclt	0x000845b9
   28714:			; <UNDEFINED> instruction: 0xd11345b0
   28718:	tstcs	r8, #3620864	; 0x374000
   2871c:	ldrdeq	lr, [r2, -r5]
   28720:	svclt	0x0008428b
   28724:	smlabble	fp, r2, r2, r4
   28728:	blmi	67af98 <rpl_re_syntax_options@@Base+0x60d4b8>
   2872c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   28730:	blls	7027a0 <rpl_re_syntax_options@@Base+0x694cc0>
   28734:	qsuble	r4, sl, r6
   28738:	andslt	r4, ip, r0, lsr #12
   2873c:			; <UNDEFINED> instruction: 0x87f0e8bd
   28740:	andcs	r4, r5, #344064	; 0x54000
   28744:	andcs	r4, r0, r9, ror r4
   28748:	ldcl	7, cr15, [r6], #-884	; 0xfffffc8c
   2874c:			; <UNDEFINED> instruction: 0x46014652
   28750:			; <UNDEFINED> instruction: 0xf7f52001
   28754:	strtmi	pc, [r0], -r7, ror #30
   28758:	bl	6e66d4 <rpl_re_syntax_options@@Base+0x678bf4>
   2875c:	strb	r2, [r3, r0, lsl #8]!
   28760:	andcs	r4, r5, #229376	; 0x38000
   28764:			; <UNDEFINED> instruction: 0xe7ee4479
   28768:	andcs	r4, r5, #212992	; 0x34000
   2876c:			; <UNDEFINED> instruction: 0xf7dd4479
   28770:	ldrbmi	lr, [r2], -r4, ror #24
   28774:	andcs	r4, r1, r1, lsl #12
   28778:			; <UNDEFINED> instruction: 0xff54f7f5
   2877c:	stmdbmi	r9, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   28780:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   28784:			; <UNDEFINED> instruction: 0xf7dde7df
   28788:	svclt	0x0000ee52
   2878c:	andeq	sp, r3, r2, lsl r4
   28790:	andeq	r0, r0, ip, asr #9
   28794:			; <UNDEFINED> instruction: 0x0003d3b4
   28798:	andeq	r9, r2, r0, lsr #16
   2879c:			; <UNDEFINED> instruction: 0x000297b0
   287a0:	andeq	r9, r2, ip, lsl #15
   287a4:			; <UNDEFINED> instruction: 0x000297b2
   287a8:	mvnsmi	lr, sp, lsr #18
   287ac:	ldcmi	6, cr4, [ip], #-116	; 0xffffff8c
   287b0:	blmi	f54a30 <rpl_re_syntax_options@@Base+0xee6f50>
   287b4:	ldrbtmi	r4, [ip], #-1664	; 0xfffff980
   287b8:	ldmdavs	fp, {r0, r1, r5, r6, r7, fp, ip, lr}
   287bc:			; <UNDEFINED> instruction: 0xf04f931d
   287c0:			; <UNDEFINED> instruction: 0xf7dd0300
   287c4:	cdpne	13, 0, cr14, cr4, cr0, {3}
   287c8:	blge	df4bc <rpl_re_syntax_options@@Base+0x719dc>
   287cc:	tstcs	r0, r8, ror #4
   287d0:			; <UNDEFINED> instruction: 0xf7dd4618
   287d4:	strtmi	lr, [r1], -r6, asr #22
   287d8:	andcs	r4, r3, r2, lsl #12
   287dc:	bl	feb66758 <rpl_re_syntax_options@@Base+0xfeaf8c78>
   287e0:	strmi	r1, [r6], -r3, asr #24
   287e4:	cmnlt	sp, r2, asr #32
   287e8:			; <UNDEFINED> instruction: 0x6702e9dd
   287ec:	movwcs	lr, #18901	; 0x49d5
   287f0:	svclt	0x0008429f
   287f4:			; <UNDEFINED> instruction: 0xd1134296
   287f8:	tstcs	sl, #3620864	; 0x374000
   287fc:	ldrdeq	lr, [r2, -r5]
   28800:	svclt	0x0008428b
   28804:	smlabble	fp, r2, r2, r4
   28808:	blmi	9bb0ac <rpl_re_syntax_options@@Base+0x94d5cc>
   2880c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   28810:	blls	782880 <rpl_re_syntax_options@@Base+0x714da0>
   28814:	qdaddle	r4, sl, r0
   28818:	andslt	r4, lr, r0, lsr #12
   2881c:	ldrhhi	lr, [r0, #141]!	; 0x8d
   28820:	andcs	r4, r5, #557056	; 0x88000
   28824:	ldrbtmi	r2, [r9], #-0
   28828:	stc	7, cr15, [r6], {221}	; 0xdd
   2882c:	strmi	r4, [r1], -r2, asr #12
   28830:			; <UNDEFINED> instruction: 0xf7f52001
   28834:			; <UNDEFINED> instruction: 0x4620fef7
   28838:	ldcl	7, cr15, [sl, #-884]!	; 0xfffffc8c
   2883c:	ldrbtcc	pc, [pc], #79	; 28844 <ASN1_STRING_length@plt+0x21fdc>	; <UNPREDICTABLE>
   28840:	ldmdbmi	fp, {r1, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   28844:	andcs	r2, r0, r5, lsl #4
   28848:	ldrbtcc	pc, [pc], #79	; 28850 <ASN1_STRING_length@plt+0x21fe8>	; <UNPREDICTABLE>
   2884c:			; <UNDEFINED> instruction: 0xf7dd4479
   28850:	strdls	lr, [r1], -r4
   28854:	svc	0x00d8f7dd
   28858:			; <UNDEFINED> instruction: 0xf7dd6800
   2885c:	stmdbls	r1, {r2, r3, r4, r7, r8, fp, sp, lr, pc}
   28860:	strmi	r4, [r3], -r2, asr #12
   28864:			; <UNDEFINED> instruction: 0xf7f52001
   28868:			; <UNDEFINED> instruction: 0xe7cdfedd
   2886c:	andcs	r4, r5, #278528	; 0x44000
   28870:	ldrbtmi	r2, [r9], #-0
   28874:	bl	ff8667f0 <rpl_re_syntax_options@@Base+0xff7f8d10>
   28878:			; <UNDEFINED> instruction: 0xf7dd9001
   2887c:	stmdavs	r0, {r1, r2, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   28880:	stmib	r8, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28884:	strbmi	r9, [r2], -r1, lsl #18
   28888:	andcs	r4, r1, r3, lsl #12
   2888c:	mcr2	7, 6, pc, cr10, cr5, {7}	; <UNPREDICTABLE>
   28890:			; <UNDEFINED> instruction: 0xf7dd4620
   28894:	ldrtmi	lr, [r4], -lr, asr #26
   28898:			; <UNDEFINED> instruction: 0xf7dde7b6
   2889c:	svclt	0x0000edc8
   288a0:	andeq	sp, r3, sl, lsr #6
   288a4:	andeq	r0, r0, ip, asr #9
   288a8:	ldrdeq	sp, [r3], -r4
   288ac:	andeq	r9, r2, r6, asr #15
   288b0:	andeq	r9, r2, r8, asr r7
   288b4:	andeq	r9, r2, r6, asr r7
   288b8:	blmi	b7b170 <rpl_re_syntax_options@@Base+0xb0d690>
   288bc:	push	{r1, r3, r4, r5, r6, sl, lr}
   288c0:	strdlt	r4, [r4], r0
   288c4:	ldmpl	r3, {r8, r9, sl, fp, sp, pc}^
   288c8:	stmdaeq	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}	; <UNPREDICTABLE>
   288cc:	rscsvs	r6, fp, fp, lsl r8
   288d0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   288d4:			; <UNDEFINED> instruction: 0xf7dd6078
   288d8:	ldmdavs	r9!, {r1, r2, r4, r5, sl, fp, sp, lr, pc}^
   288dc:	movweq	pc, #33024	; 0x8100	; <UNPREDICTABLE>
   288e0:			; <UNDEFINED> instruction: 0xf0231c42
   288e4:	bl	feb69508 <rpl_re_syntax_options@@Base+0xfeafba28>
   288e8:	strbtmi	r0, [lr], -r3, lsl #26
   288ec:			; <UNDEFINED> instruction: 0xf7dd4630
   288f0:	ldmdavc	r5!, {r1, r3, r6, sl, fp, sp, lr, pc}
   288f4:	svclt	0x00144545
   288f8:	ldclne	6, cr4, [r5], #-212	; 0xffffff2c
   288fc:	blmi	a6958 <rpl_re_syntax_options@@Base+0x38e78>
   28900:	msreq	CPSR_fsxc, r4	; <illegal shifter operand>
   28904:	tstcs	r1, r8, lsl pc
   28908:	svclt	0x00082c00
   2890c:	stmdbcs	r0, {r8, sp}
   28910:	stmiblt	ip, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   28914:	ldrtmi	r4, [r0], -r1, lsr #12
   28918:	blx	fe26691e <rpl_re_syntax_options@@Base+0xfe1f8e3e>
   2891c:	strtmi	fp, [r0], -r8, ror #3
   28920:	blmi	4fb178 <rpl_re_syntax_options@@Base+0x48d698>
   28924:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   28928:	ldmvs	fp!, {r1, r3, r4, fp, sp, lr}^
   2892c:	tstle	sl, sl, asr r0
   28930:	ssatmi	r3, #30, r0, lsl #14
   28934:	ldrhhi	lr, [r0, #141]!	; 0x8d
   28938:			; <UNDEFINED> instruction: 0xf8054630
   2893c:			; <UNDEFINED> instruction: 0xf7ff1c01
   28940:	tstlt	r0, r5, ror fp	; <UNPREDICTABLE>
   28944:	stchi	8, cr15, [r1], {5}
   28948:	vaba.s8	q15, q8, q4
   2894c:			; <UNDEFINED> instruction: 0x463011ff
   28950:	ldmdb	r8!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28954:	stchi	8, cr15, [r1], {5}
   28958:			; <UNDEFINED> instruction: 0x4630e7d0
   2895c:	mvnsne	pc, r0, asr #4
   28960:	ldmdb	r0!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28964:			; <UNDEFINED> instruction: 0xf7dde7dc
   28968:	svclt	0x0000ed62
   2896c:	andeq	sp, r3, r4, lsr #4
   28970:	andeq	r0, r0, ip, asr #9
   28974:			; <UNDEFINED> instruction: 0x0003d1bc
   28978:			; <UNDEFINED> instruction: 0x460eb570
   2897c:	strmi	r2, [r5], -pc, lsr #2
   28980:	b	fe1e68fc <rpl_re_syntax_options@@Base+0xfe178e1c>
   28984:	blne	115502c <rpl_re_syntax_options@@Base+0x10e754c>
   28988:			; <UNDEFINED> instruction: 0xf7dd4630
   2898c:	vstmiane	r3!, {d14-<overflow reg d59>}
   28990:			; <UNDEFINED> instruction: 0xf00b4418
   28994:	strtmi	pc, [r9], -r5, asr #31
   28998:	strmi	r4, [r5], -r2, lsr #12
   2899c:	bl	ffce6918 <rpl_re_syntax_options@@Base+0xffc78e38>
   289a0:			; <UNDEFINED> instruction: 0x232f1c60
   289a4:	ldrtmi	r4, [r1], -r8, lsr #8
   289a8:			; <UNDEFINED> instruction: 0xf7dd552b
   289ac:			; <UNDEFINED> instruction: 0x4628ec52
   289b0:			; <UNDEFINED> instruction: 0x4630bd70
   289b4:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   289b8:	ldmdalt	lr!, {r2, r3, ip, sp, lr, pc}^
   289bc:	strmi	r4, [r1], -ip, lsl #22
   289c0:	ldrbtmi	r4, [fp], #-2572	; 0xfffff5f4
   289c4:	addlt	fp, r2, r0, lsl r5
   289c8:	mcrvs	8, 5, r5, cr0, cr12, {4}
   289cc:	svcvs	0x00a3b120
   289d0:	ldrmi	r9, [r8, r1, lsl #2]
   289d4:	teqlt	r0, r1, lsl #18
   289d8:	teqlt	r0, r0, ror #29
   289dc:	ldrmi	r6, [r8, r3, lsr #31]
   289e0:	andeq	pc, r1, r0, lsl #1
   289e4:	andlt	fp, r2, r0, asr #5
   289e8:	andcs	fp, r1, r0, lsl sp
   289ec:	ldclt	0, cr11, [r0, #-8]
   289f0:	andeq	sp, r3, lr, lsl r1
   289f4:			; <UNDEFINED> instruction: 0x000004b4
   289f8:	tstlt	fp, r3, lsl #16
   289fc:	bllt	1ce6a00 <rpl_re_syntax_options@@Base+0x1c78f20>
   28a00:	ldrbmi	r2, [r0, -r1]!
   28a04:			; <UNDEFINED> instruction: 0x4604b538
   28a08:	blmi	346a18 <rpl_re_syntax_options@@Base+0x2d8f38>
   28a0c:	bmi	3332d0 <rpl_re_syntax_options@@Base+0x2c57f0>
   28a10:	svclt	0x0008447b
   28a14:	ldmpl	sp, {r0, sl, ip, sp}
   28a18:	tstlt	r8, r8, lsr #27
   28a1c:			; <UNDEFINED> instruction: 0xf7ff4621
   28a20:	teqlt	r8, r5	; <illegal shifter operand>	; <UNPREDICTABLE>
   28a24:	teqlt	r0, r8, ror #26
   28a28:			; <UNDEFINED> instruction: 0xf7ff4621
   28a2c:			; <UNDEFINED> instruction: 0xf080fbaf
   28a30:	sbclt	r0, r0, #1
   28a34:	andcs	fp, r1, r8, lsr sp
   28a38:	svclt	0x0000bd38
   28a3c:	ldrdeq	sp, [r3], -r0
   28a40:			; <UNDEFINED> instruction: 0x000004b4
   28a44:			; <UNDEFINED> instruction: 0x460eb5f8
   28a48:			; <UNDEFINED> instruction: 0x46054617
   28a4c:	bl	1ee69c8 <rpl_re_syntax_options@@Base+0x1e78ee8>
   28a50:	ldrtmi	r4, [r0], -r4, lsl #12
   28a54:	bl	1de69d0 <rpl_re_syntax_options@@Base+0x1d78ef0>
   28a58:	svclt	0x00481a24
   28a5c:	strle	r2, [r7], #-0
   28a60:	ldrtmi	r1, [r1], -r8, lsr #18
   28a64:			; <UNDEFINED> instruction: 0xf7ddb92f
   28a68:	blx	fec64538 <rpl_re_syntax_options@@Base+0xfebf6a58>
   28a6c:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   28a70:			; <UNDEFINED> instruction: 0xf7ddbdf8
   28a74:	blx	fec6315c <rpl_re_syntax_options@@Base+0xfebf567c>
   28a78:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   28a7c:	svclt	0x0000bdf8
   28a80:	mvnsmi	lr, sp, lsr #18
   28a84:	bmi	582a9c <rpl_re_syntax_options@@Base+0x514fbc>
   28a88:			; <UNDEFINED> instruction: 0xb324447a
   28a8c:			; <UNDEFINED> instruction: 0x46054b14
   28a90:	ldrsbhi	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   28a94:	ldmpl	r7, {r1, r2, r3, r9, sl, lr}^
   28a98:	strd	r4, [sl], -r8
   28a9c:	ldrtmi	r4, [r1], -r0, lsr #12
   28aa0:	stmdblt	r3, {r4, r9, sp}
   28aa4:			; <UNDEFINED> instruction: 0xf7dd461a
   28aa8:	orrlt	lr, r8, sl, lsr sp
   28aac:	svcmi	0x0004f855
   28ab0:	strbmi	fp, [r1], -ip, lsl #3
   28ab4:			; <UNDEFINED> instruction: 0xf7dd4620
   28ab8:			; <UNDEFINED> instruction: 0xf897ee78
   28abc:	stmdacs	r0, {r2, r3, r4, r6, ip, sp}
   28ac0:	strtmi	sp, [r1], -ip, ror #3
   28ac4:			; <UNDEFINED> instruction: 0x461a4630
   28ac8:			; <UNDEFINED> instruction: 0xffbcf7ff
   28acc:	rscle	r2, sp, r0, lsl #16
   28ad0:	pop	{r0, sp}
   28ad4:	strdcs	r8, [r0], -r0
   28ad8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   28adc:	andeq	sp, r3, r8, asr r0
   28ae0:			; <UNDEFINED> instruction: 0x000004b4
   28ae4:	andeq	r9, r2, r0, lsr #7
   28ae8:			; <UNDEFINED> instruction: 0x4604b538
   28aec:	bmi	63b750 <rpl_re_syntax_options@@Base+0x5cdc70>
   28af0:	ldmpl	sp, {r0, r1, r3, r4, r5, r6, sl, lr}
   28af4:			; <UNDEFINED> instruction: 0x1094f8d5
   28af8:			; <UNDEFINED> instruction: 0xf7ddb111
   28afc:	cmnlt	r8, r8, ror #28
   28b00:	strtmi	r2, [r0], -pc, lsr #2
   28b04:	stmib	r4, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28b08:	stfnep	f3, [r4], {-0}
   28b0c:	tsteq	r3, #3489792	; 0x354000
   28b10:	strtmi	fp, [r1], -r8, lsr #2
   28b14:			; <UNDEFINED> instruction: 0xf7ffb133
   28b18:	ldmdblt	r0!, {r0, r1, r4, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   28b1c:	stmdblt	r3!, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
   28b20:	ldclt	0, cr2, [r8, #-4]!
   28b24:	ldrhtmi	lr, [r8], -sp
   28b28:	stcvs	7, cr14, [r8, #-680]!	; 0xfffffd58
   28b2c:			; <UNDEFINED> instruction: 0xf7ff4621
   28b30:			; <UNDEFINED> instruction: 0xf080ffa7
   28b34:	sbclt	r0, r0, #1
   28b38:			; <UNDEFINED> instruction: 0x4621bd38
   28b3c:			; <UNDEFINED> instruction: 0xf7ff4618
   28b40:			; <UNDEFINED> instruction: 0xf080ff9f
   28b44:	sbclt	r0, r0, #1
   28b48:	svclt	0x0000bd38
   28b4c:	strdeq	ip, [r3], -r0
   28b50:			; <UNDEFINED> instruction: 0x000004b4
   28b54:			; <UNDEFINED> instruction: 0x212eb510
   28b58:	ldmib	sl, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28b5c:	teqlt	r8, r4, lsl #12
   28b60:			; <UNDEFINED> instruction: 0x212f3401
   28b64:			; <UNDEFINED> instruction: 0xf7dd4620
   28b68:	stmdacs	r0, {r3, r4, r5, r8, fp, sp, lr, pc}
   28b6c:	strcs	fp, [r0], #-3864	; 0xfffff0e8
   28b70:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   28b74:	strlt	r4, [r8, #-2308]	; 0xfffff6fc
   28b78:			; <UNDEFINED> instruction: 0xf7dd4479
   28b7c:	stmdacc	r0, {r1, r2, r4, r9, sl, fp, sp, lr, pc}
   28b80:	andcs	fp, r1, r8, lsl pc
   28b84:	svclt	0x0000bd08
   28b88:	andeq	r9, r2, r0, asr #5
   28b8c:			; <UNDEFINED> instruction: 0xf7ffb538
   28b90:	strmi	pc, [r4], -r1, ror #31
   28b94:	stfmid	f3, [ip, #-640]	; 0xfffffd80
   28b98:			; <UNDEFINED> instruction: 0x4629447d
   28b9c:	stc2l	0, cr15, [r0, #-20]!	; 0xffffffec
   28ba0:	stmdbmi	sl, {r3, r4, r5, r6, r8, ip, sp, pc}
   28ba4:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   28ba8:	ldc2l	0, cr15, [sl, #-20]	; 0xffffffec
   28bac:	stmdavc	r0!, {r3, r6, r8, ip, sp, pc}
   28bb0:	stfnep	f3, [r0], #-192	; 0xffffff40
   28bb4:			; <UNDEFINED> instruction: 0xf0054629
   28bb8:	blx	fec6810c <rpl_re_syntax_options@@Base+0xfebfa62c>
   28bbc:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   28bc0:	andcs	fp, r1, r8, lsr sp
   28bc4:	svclt	0x0000bd38
   28bc8:	andeq	r9, r2, r4, lsr #9
   28bcc:	muleq	r2, lr, r4
   28bd0:	blmi	137b508 <rpl_re_syntax_options@@Base+0x130da28>
   28bd4:	push	{r1, r3, r4, r5, r6, sl, lr}
   28bd8:	strdlt	r4, [r1], r0	; <UNPREDICTABLE>
   28bdc:	stmdavc	r2, {r0, r1, r4, r6, r7, fp, ip, lr}
   28be0:	tstls	pc, #1769472	; 0x1b0000
   28be4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   28be8:	bcs	b7b910 <rpl_re_syntax_options@@Base+0xb0de30>
   28bec:	tstle	r2, fp, ror r4
   28bf0:	bcs	46d00 <_IO_stdin_used@@Base+0x84c0>
   28bf4:	tstcs	r0, r2, rrx
   28bf8:			; <UNDEFINED> instruction: 0xf7dd2600
   28bfc:	strmi	lr, [r5], -r4, asr #22
   28c00:	svclt	0x00b82d00
   28c04:	blle	7f1c0c <rpl_re_syntax_options@@Base+0x78412c>
   28c08:			; <UNDEFINED> instruction: 0xf00b200c
   28c0c:	bge	168638 <rpl_re_syntax_options@@Base+0xfab58>
   28c10:	strmi	r4, [r4], -r9, lsr #12
   28c14:			; <UNDEFINED> instruction: 0xf7dd2003
   28c18:	stmdacs	r0, {r4, r7, r8, fp, sp, lr, pc}
   28c1c:	ldmdbls	r0, {r5, r8, r9, fp, ip, lr, pc}
   28c20:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   28c24:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   28c28:	andcs	r2, r3, #134217728	; 0x8000000
   28c2c:	rsbvs	r2, r1, r0
   28c30:	stmib	sp, {r8, sl, ip, pc}^
   28c34:			; <UNDEFINED> instruction: 0xf7dd8902
   28c38:	eorvs	lr, r0, r8, ror #23
   28c3c:	andle	r3, pc, r1
   28c40:	suble	r2, r3, r0, lsl #28
   28c44:	adcvs	r2, r3, r1, lsl #6
   28c48:	blmi	bfb514 <rpl_re_syntax_options@@Base+0xb8da34>
   28c4c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   28c50:	blls	802cc0 <rpl_re_syntax_options@@Base+0x7951e0>
   28c54:	cmple	r3, sl, asr r0
   28c58:	eorlt	r4, r1, r0, lsr #12
   28c5c:	mvnshi	lr, #12386304	; 0xbd0000
   28c60:	vst2.8	{d18-d21}, [pc], r0
   28c64:	rsbvs	r7, r3, r0
   28c68:			; <UNDEFINED> instruction: 0xf00b4607
   28c6c:	stmdavs	r2!, {r0, r3, r4, r6, r9, sl, fp, ip, sp, lr, pc}^
   28c70:	and	r6, sp, r0, lsr #32
   28c74:	bne	feeaee80 <rpl_re_syntax_options@@Base+0xfee413a0>
   28c78:			; <UNDEFINED> instruction: 0xf7dd4628
   28c7c:	stmdacs	r0, {r4, r5, r7, r8, fp, sp, lr, pc}
   28c80:	mvnvc	lr, pc, asr #20
   28c84:	stcle	6, cr4, [sp, #-8]
   28c88:	movweq	lr, #2516	; 0x9d4
   28c8c:	rsbvs	r4, r2, sl, lsl r4
   28c90:	svceq	0x0067ebb2
   28c94:	rsbseq	sp, pc, lr, ror #27
   28c98:			; <UNDEFINED> instruction: 0xf00b4639
   28c9c:	stmdavs	r2!, {r0, r2, r5, r6, r9, sl, fp, ip, sp, lr, pc}^
   28ca0:	strb	r6, [r7, r0, lsr #32]!
   28ca4:	movweq	lr, #6736	; 0x1a50
   28ca8:	orrslt	sp, lr, r8, lsl r1
   28cac:	stmdbcs	r0, {r0, r5, r6, fp, sp, lr}
   28cb0:	adcsmi	fp, r9, #24, 30	; 0x60
   28cb4:	movwcs	sp, #2843	; 0xb1b
   28cb8:	strb	r6, [r5, r3, lsr #1]
   28cbc:			; <UNDEFINED> instruction: 0x26014a15
   28cc0:	ldmdavs	r8, {r0, r1, r3, r4, r7, fp, ip, lr}
   28cc4:	svc	0x0072f7dc
   28cc8:	ldr	r4, [r9, r5, lsl #12]
   28ccc:			; <UNDEFINED> instruction: 0xf7dd4628
   28cd0:			; <UNDEFINED> instruction: 0xe7b7eb30
   28cd4:			; <UNDEFINED> instruction: 0xf7dd4628
   28cd8:	strb	lr, [r7, ip, lsr #22]!
   28cdc:	stmdavs	r0!, {r1, r2, r5, r6, r8, ip, sp, pc}
   28ce0:	ldmdb	r6!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28ce4:			; <UNDEFINED> instruction: 0xf7dd4620
   28ce8:	strcs	lr, [r0], #-2420	; 0xfffff68c
   28cec:	stmdavs	r0!, {r2, r3, r5, r7, r8, r9, sl, sp, lr, pc}
   28cf0:	cdp2	0, 3, cr15, cr10, cr11, {0}
   28cf4:	ldrb	r6, [lr, r0, lsr #32]
   28cf8:			; <UNDEFINED> instruction: 0xf7dd4628
   28cfc:			; <UNDEFINED> instruction: 0xe7eeeb1a
   28d00:	bl	fe566c7c <rpl_re_syntax_options@@Base+0xfe4f919c>
   28d04:	andeq	ip, r3, ip, lsl #30
   28d08:	andeq	r0, r0, ip, asr #9
   28d0c:	strdeq	ip, [r3], -r4
   28d10:	muleq	r3, r4, lr
   28d14:	ldrdeq	r0, [r0], -ip
   28d18:	ldrlt	r6, [r0, #-2179]	; 0xfffff77d
   28d1c:	stmdavs	r0, {r2, r9, sl, lr}
   28d20:	stmdavs	r1!, {r0, r1, r3, r4, r5, r8, ip, sp, pc}^
   28d24:	stc	7, cr15, [r4], {221}	; 0xdd
   28d28:	pop	{r5, r9, sl, lr}
   28d2c:			; <UNDEFINED> instruction: 0xf7dd4010
   28d30:			; <UNDEFINED> instruction: 0xf7ddb94d
   28d34:	strtmi	lr, [r0], -lr, asr #18
   28d38:			; <UNDEFINED> instruction: 0x4010e8bd
   28d3c:	stmdblt	r6, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28d40:	ldrblt	fp, [r0, #-392]!	; 0xfffffe78
   28d44:	stmdavs	r0, {r1, r2, r9, sl, lr}
   28d48:	ldrtmi	fp, [r4], -r0, asr #2
   28d4c:			; <UNDEFINED> instruction: 0xf7dd2500
   28d50:	eorvs	lr, r5, r0, asr #18
   28d54:	svceq	0x0004f854
   28d58:	mvnsle	r2, r0, lsl #16
   28d5c:	pop	{r4, r5, r9, sl, lr}
   28d60:			; <UNDEFINED> instruction: 0xf7dd4070
   28d64:			; <UNDEFINED> instruction: 0x4770b933
   28d68:	mvnsmi	lr, #737280	; 0xb4000
   28d6c:	strmi	r4, [ip], -pc, lsl #12
   28d70:	strmi	fp, [r1], -r8, asr #6
   28d74:	teqlt	r7, #4, 12	; 0x400000
   28d78:	teqlt	fp, #3866624	; 0x3b0000
   28d7c:	strtmi	r6, [r0], r4, lsl #16
   28d80:	strmi	fp, [r3], -r4, asr #2
   28d84:			; <UNDEFINED> instruction: 0xf8532400
   28d88:	strcc	r2, [r1], #-3844	; 0xfffff0fc
   28d8c:	stmeq	r4, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   28d90:	mvnsle	r2, r0, lsl #20
   28d94:	movwcs	r4, #1597	; 0x63d
   28d98:	svcvs	0x0004f855
   28d9c:	movwcc	r4, #5785	; 0x1699
   28da0:	mvnsle	r2, r0, lsl #28
   28da4:	strmi	r4, [r8], -r3, lsr #8
   28da8:	addseq	r3, r9, r1, lsl #6
   28dac:	ldc2l	0, cr15, [ip, #44]	; 0x2c
   28db0:	andeq	pc, r2, #1073741826	; 0x40000002
   28db4:	addseq	r4, r2, r9, lsr r6
   28db8:	strbmi	r4, [r0], #-1540	; 0xfffff9fc
   28dbc:	stmib	r2!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   28dc0:			; <UNDEFINED> instruction: 0xf7dd4638
   28dc4:	strtmi	lr, [r0], -r6, lsl #18
   28dc8:	mvnshi	lr, #12386304	; 0xbd0000
   28dcc:			; <UNDEFINED> instruction: 0xf7dd4638
   28dd0:	ldrb	lr, [r8, r0, lsl #18]!
   28dd4:			; <UNDEFINED> instruction: 0x460eb5f8
   28dd8:	stmdavs	r5, {r3, r6, r7, r8, ip, sp, pc}
   28ddc:			; <UNDEFINED> instruction: 0x4602b1dd
   28de0:			; <UNDEFINED> instruction: 0xf8522300
   28de4:	ldrmi	r4, [sp], -r4, lsl #30
   28de8:	stccs	3, cr3, [r0], {1}
   28dec:	strcc	sp, [r3, #-505]	; 0xfffffe07
   28df0:	svcne	0x000f00a9
   28df4:	streq	pc, [r8, #-417]	; 0xfffffe5f
   28df8:	ldc2	0, cr15, [r6, #44]!	; 0x2c
   28dfc:	ldrtmi	r4, [r0], -r4, lsl #12
   28e00:	cdp2	0, 5, cr15, cr10, cr11, {0}
   28e04:	cmnpl	r0, r0, lsl #6
   28e08:	mvnpl	r4, r0, lsr #12
   28e0c:			; <UNDEFINED> instruction: 0x2704bdf8
   28e10:	tstcs	r8, r5, lsl #12
   28e14:			; <UNDEFINED> instruction: 0x2704e7f0
   28e18:	strb	r2, [sp, r8, lsl #2]!
   28e1c:			; <UNDEFINED> instruction: 0x4604b538
   28e20:			; <UNDEFINED> instruction: 0xf7ea460d
   28e24:			; <UNDEFINED> instruction: 0xb100f891
   28e28:			; <UNDEFINED> instruction: 0x4628bd38
   28e2c:	cdp2	0, 4, cr15, cr4, cr11, {0}
   28e30:	ldrbtmi	r4, [sl], #-2563	; 0xfffff5fd
   28e34:	strtmi	r4, [r0], -r1, lsl #12
   28e38:	ldrhtmi	lr, [r8], -sp
   28e3c:	ldmlt	r2!, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28e40:	andeq	r2, r2, sl, lsl #13
   28e44:	stmlt	r0, {r1, r3, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28e48:	blmi	4bb694 <rpl_re_syntax_options@@Base+0x44dbb4>
   28e4c:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
   28e50:	strmi	fp, [ip], -r7, lsl #1
   28e54:	ldmpl	r3, {r0, r8, sl, fp, sp, pc}^
   28e58:	ldmdavs	fp, {r0, r3, r5, r9, sl, lr}
   28e5c:			; <UNDEFINED> instruction: 0xf04f9305
   28e60:			; <UNDEFINED> instruction: 0xf7ea0300
   28e64:	and	pc, r2, sp, lsl sl	; <UNPREDICTABLE>
   28e68:			; <UNDEFINED> instruction: 0xf8449b01
   28e6c:	strtmi	r3, [r8], -r4, lsl #22
   28e70:	blx	7e6e20 <rpl_re_syntax_options@@Base+0x779340>
   28e74:	mvnsle	r2, r0, lsl #16
   28e78:	blmi	1bb69c <rpl_re_syntax_options@@Base+0x14dbbc>
   28e7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   28e80:	blls	182ef0 <rpl_re_syntax_options@@Base+0x115410>
   28e84:	qaddle	r4, sl, r1
   28e88:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
   28e8c:	b	ff3e6e08 <rpl_re_syntax_options@@Base+0xff379328>
   28e90:	muleq	r3, r2, ip
   28e94:	andeq	r0, r0, ip, asr #9
   28e98:	andeq	ip, r3, r4, ror #24
   28e9c:	blmi	57b6f4 <rpl_re_syntax_options@@Base+0x50dc14>
   28ea0:	ldrbtmi	fp, [sl], #-1392	; 0xfffffa90
   28ea4:	strmi	fp, [r6], -r6, lsl #1
   28ea8:	ldmpl	r3, {r0, sl, fp, sp, pc}^
   28eac:	strtmi	r2, [r1], -r0, lsl #10
   28eb0:	movwls	r6, #22555	; 0x581b
   28eb4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   28eb8:			; <UNDEFINED> instruction: 0xf9f2f7ea
   28ebc:	stmdals	r1, {r0, r1, sp, lr, pc}
   28ec0:	stm	r6, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   28ec4:	strtmi	r9, [r0], -r1, lsl #10
   28ec8:			; <UNDEFINED> instruction: 0xf9f2f7ea
   28ecc:	mvnsle	r2, r0, lsl #16
   28ed0:			; <UNDEFINED> instruction: 0xf7e94630
   28ed4:	bmi	268de0 <rpl_re_syntax_options@@Base+0x1fb300>
   28ed8:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   28edc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   28ee0:	subsmi	r9, sl, r5, lsl #22
   28ee4:	andlt	sp, r6, r1, lsl #2
   28ee8:			; <UNDEFINED> instruction: 0xf7ddbd70
   28eec:	svclt	0x0000eaa0
   28ef0:	andeq	ip, r3, lr, lsr ip
   28ef4:	andeq	r0, r0, ip, asr #9
   28ef8:	andeq	ip, r3, r6, lsl #24
   28efc:	blmi	57b754 <rpl_re_syntax_options@@Base+0x50dc74>
   28f00:	ldrbtmi	fp, [sl], #-1328	; 0xfffffad0
   28f04:	strcs	fp, [r0], #-135	; 0xffffff79
   28f08:	ldmpl	r3, {r0, r8, sl, fp, sp, pc}^
   28f0c:	ldmdavs	fp, {r0, r3, r5, r9, sl, lr}
   28f10:			; <UNDEFINED> instruction: 0xf04f9305
   28f14:			; <UNDEFINED> instruction: 0xf7ea0300
   28f18:	and	pc, r7, r3, asr #19
   28f1c:			; <UNDEFINED> instruction: 0xf7dd9801
   28f20:	stmdals	r2, {r3, r4, r6, fp, sp, lr, pc}
   28f24:			; <UNDEFINED> instruction: 0xf7dd9401
   28f28:	strls	lr, [r2], #-2132	; 0xfffff7ac
   28f2c:			; <UNDEFINED> instruction: 0xf7ea4628
   28f30:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   28f34:	bmi	25d704 <rpl_re_syntax_options@@Base+0x1efc24>
   28f38:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   28f3c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   28f40:	subsmi	r9, sl, r5, lsl #22
   28f44:	andlt	sp, r7, r1, lsl #2
   28f48:			; <UNDEFINED> instruction: 0xf7ddbd30
   28f4c:	svclt	0x0000ea70
   28f50:	ldrdeq	ip, [r3], -lr
   28f54:	andeq	r0, r0, ip, asr #9
   28f58:	andeq	ip, r3, r6, lsr #23
   28f5c:	svcmi	0x00f0e92d
   28f60:	mcrrmi	0, 8, fp, pc, cr3
   28f64:	smlabteq	r0, sp, r9, lr
   28f68:			; <UNDEFINED> instruction: 0xf894447c
   28f6c:	blcs	356d4 <ASN1_STRING_length@plt+0x2ee6c>
   28f70:	ldmib	r4, {r2, r4, r5, r6, ip, lr, pc}^
   28f74:			; <UNDEFINED> instruction: 0x4658b577
   28f78:			; <UNDEFINED> instruction: 0xf7dd4e4a
   28f7c:	ldmib	sp, {r2, r5, r6, r7, fp, sp, lr, pc}^
   28f80:	strtmi	r9, [r8], r0, lsl #20
   28f84:	andcs	r4, sl, #2113929216	; 0x7e000000
   28f88:	ldrbmi	r2, [r3], -r0, lsl #14
   28f8c:	movwcs	r1, #2009	; 0x7d9
   28f90:	streq	lr, [r9], #-2689	; 0xfffff57f
   28f94:	streq	lr, [sl, #-2689]	; 0xfffff57f
   28f98:			; <UNDEFINED> instruction: 0xf8181a64
   28f9c:	bl	198fba8 <rpl_re_syntax_options@@Base+0x19220c8>
   28fa0:			; <UNDEFINED> instruction: 0xf8860501
   28fa4:			; <UNDEFINED> instruction: 0x462971d7
   28fa8:	strtmi	r4, [r0], -r2, lsl #13
   28fac:	blx	ffb65008 <rpl_re_syntax_options@@Base+0xffaf7528>
   28fb0:	strtmi	r4, [r0], -r9, lsr #12
   28fb4:	ldrmi	r2, [r4], r0, lsl #6
   28fb8:			; <UNDEFINED> instruction: 0xf10c220a
   28fbc:			; <UNDEFINED> instruction: 0xf8860430
   28fc0:			; <UNDEFINED> instruction: 0xf01541d6
   28fc4:	strmi	pc, [r4], -r1, ror #21
   28fc8:	b	153a804 <rpl_re_syntax_options@@Base+0x14ccd24>
   28fcc:			; <UNDEFINED> instruction: 0xf5060305
   28fd0:	vhadd.s8	<illegal reg q3.5>, q11, <illegal reg q13.5>
   28fd4:			; <UNDEFINED> instruction: 0xd11616d7
   28fd8:			; <UNDEFINED> instruction: 0x4620e033
   28fdc:	andcs	r4, sl, #42991616	; 0x2900000
   28fe0:			; <UNDEFINED> instruction: 0xf0152300
   28fe4:			; <UNDEFINED> instruction: 0x4620fad1
   28fe8:	movwcs	r4, #1577	; 0x629
   28fec:			; <UNDEFINED> instruction: 0xf8063230
   28ff0:	andcs	r2, sl, #256	; 0x100
   28ff4:	blx	ff265050 <rpl_re_syntax_options@@Base+0xff1f7570>
   28ff8:	strmi	r4, [sp], -r4, lsl #12
   28ffc:	movweq	lr, #23124	; 0x5a54
   29000:	rscscc	pc, pc, r6, lsl #2
   29004:	smladcc	r1, sp, r0, sp
   29008:	svclt	0x0018454f
   2900c:	mvnle	r4, r6, lsl #12
   29010:	svceq	0x0001f1ba
   29014:			; <UNDEFINED> instruction: 0x46594652
   29018:			; <UNDEFINED> instruction: 0xf89bd10d
   2901c:	cdpcc	0, 0, cr3, cr2, cr0, {0}
   29020:			; <UNDEFINED> instruction: 0xf8987033
   29024:	strcs	r3, [r0, -r0]
   29028:			; <UNDEFINED> instruction: 0xf108b11b
   2902c:	ldrmi	r0, [r9], r1, lsl #16
   29030:			; <UNDEFINED> instruction: 0x461fe7d3
   29034:	bl	fe862f80 <rpl_re_syntax_options@@Base+0xfe7f54a0>
   29038:	ldrtmi	r0, [r0], -sl, lsl #12
   2903c:	stmia	r2!, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   29040:	ldmib	sp, {r0, r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   29044:	blcs	3604c <ASN1_STRING_length@plt+0x2f7e4>
   29048:	movweq	pc, #372	; 0x174	; <UNPREDICTABLE>
   2904c:			; <UNDEFINED> instruction: 0x232dbfbe
   29050:	stccc	8, cr15, [r1], {-0}
   29054:			; <UNDEFINED> instruction: 0xb0031eb0
   29058:	svchi	0x00f0e8bd
   2905c:	stmia	r2, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29060:	strlt	lr, [r1, #-2512]	; 0xfffff630
   29064:	mulcc	r0, fp, r8
   29068:	ldrblt	lr, [r7, #-2500]!	; 0xfffff63c
   2906c:	stmdavs	r3, {r0, r1, r3, r5, r6, r8, fp, ip, sp, pc}
   29070:	blcs	b470e4 <rpl_re_syntax_options@@Base+0xad9604>
   29074:			; <UNDEFINED> instruction: 0xf8dfd00f
   29078:	ldrbtmi	fp, [fp], #48	; 0x30
   2907c:	blmi	33b8b0 <rpl_re_syntax_options@@Base+0x2cddd0>
   29080:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   29084:	stmib	r3, {r0, r2, r4, r9, sl, lr}^
   29088:	blmi	2d5a6c <rpl_re_syntax_options@@Base+0x267f8c>
   2908c:	ldrbtmi	r2, [fp], #-513	; 0xfffffdff
   29090:	bicscs	pc, r8, r3, lsl #17
   29094:			; <UNDEFINED> instruction: 0xf8dfe76f
   29098:	ldrbtmi	fp, [fp], #32
   2909c:	svclt	0x0000e7ee
   290a0:	andeq	r4, r4, ip, lsr #10
   290a4:	andeq	r4, r4, r0, lsl r5
   290a8:	andeq	r7, r2, lr, asr #13
   290ac:	andeq	r8, r2, r8, asr #31
   290b0:	andeq	r4, r4, r2, lsl r4
   290b4:	andeq	r4, r4, r6, lsl #8
   290b8:			; <UNDEFINED> instruction: 0x00021dbe
   290bc:	svcvs	0x0080f5b0
   290c0:	blmi	ffc6357c <rpl_re_syntax_options@@Base+0xffbf5a9c>
   290c4:			; <UNDEFINED> instruction: 0xf1714698
   290c8:	addlt	r0, r6, r0, lsl #6
   290cc:	svclt	0x00a24683
   290d0:	ldrmi	r4, [r1], ip, lsl #13
   290d4:	ble	f28dc <rpl_re_syntax_options@@Base+0x84dfc>
   290d8:			; <UNDEFINED> instruction: 0x3601e03f
   290dc:	ldrtmi	r4, [ip], r3, lsl #13
   290e0:	svcne	0x0080f5bb
   290e4:	addscs	lr, fp, pc, asr #20
   290e8:	movweq	pc, #380	; 0x17c	; <UNPREDICTABLE>
   290ec:	strcs	lr, [ip, pc, asr #20]!
   290f0:	addpl	lr, ip, r0, asr #20
   290f4:			; <UNDEFINED> instruction: 0x2101bfb4
   290f8:	adfcss	f2, f5, f0
   290fc:			; <UNDEFINED> instruction: 0xf041bf08
   29100:	stmdbcs	r0, {r0, r8}
   29104:	ldrbmi	sp, [r8], -r9, ror #1
   29108:			; <UNDEFINED> instruction: 0xf0154661
   2910c:	vldr	s30, [pc, #60]	; 29150 <ASN1_STRING_length@plt+0x228e8>
   29110:	blmi	7ffd90 <rpl_re_syntax_options@@Base+0x7922b0>
   29114:			; <UNDEFINED> instruction: 0xee074a1f
   29118:	ldrbtmi	r9, [fp], #-2704	; 0xfffff570
   2911c:	andls	r4, r0, #2046820352	; 0x7a000000
   29120:	blvc	ffa24c08 <rpl_re_syntax_options@@Base+0xff9b7128>
   29124:	sfm	f2, 2, [r1], {1}
   29128:	vldrpl	d0, [r9, #88]	; 0x58
   2912c:	movwcs	r4, #34842	; 0x881a
   29130:	blvs	1a49d0 <rpl_re_syntax_options@@Base+0x136ef0>
   29134:	tstls	r4, r8, ror r4
   29138:	rscsvc	pc, r2, r0, lsl #10
   2913c:	mrc	6, 5, r4, cr4, cr9, {0}
   29140:	vstr	d7, [sp, #792]	; 0x318
   29144:	vmov.f64	d22, #18	; 0x40900000  4.5
   29148:	svclt	0x00d8fa10
   2914c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   29150:	andhi	pc, r4, sp, asr #17
   29154:	stmia	r0, {r0, r2, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   29158:	ldmdami	r0, {r0, r2, r3, sp, lr, pc}
   2915c:	ldcmi	3, cr2, [r0, #-32]	; 0xffffffe0
   29160:	ldrbtmi	r4, [r8], #-1561	; 0xfffff9e7
   29164:	ldrbtmi	r2, [sp], #-513	; 0xfffffdff
   29168:	rscsvc	pc, r2, r0, lsl #10
   2916c:	andlt	pc, r4, sp, asr #17
   29170:			; <UNDEFINED> instruction: 0xf7dd9500
   29174:	stmdami	fp, {r1, r4, r5, r7, fp, sp, lr, pc}
   29178:			; <UNDEFINED> instruction: 0xf5004478
   2917c:	strdlt	r7, [r6], -r2
   29180:	blhi	ffc6347c <rpl_re_syntax_options@@Base+0xffbf599c>
   29184:	andhi	pc, r0, pc, lsr #7
   29188:	andeq	r0, r0, r0
   2918c:	svccc	0x00500000
   29190:	andeq	r9, r2, r6, lsr r1
   29194:	andeq	r8, r2, r0, lsr pc
   29198:	andeq	r4, r4, r0, ror #6
   2919c:	andeq	r4, r4, r2, lsr r3
   291a0:	muleq	r1, r6, sp
   291a4:	andeq	r4, r4, ip, lsl r3
   291a8:			; <UNDEFINED> instruction: 0xf04f2800
   291ac:	ldrlt	r0, [r8, #-522]!	; 0xfffffdf6
   291b0:	streq	pc, [r0], #-369	; 0xfffffe8f
   291b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   291b8:	strcs	fp, [r1], #-4012	; 0xfffff054
   291bc:			; <UNDEFINED> instruction: 0xf0152402
   291c0:	strmi	pc, [r2], -r3, ror #19
   291c4:	b	14ba9f8 <rpl_re_syntax_options@@Base+0x144cf18>
   291c8:	andle	r0, fp, r3, lsl #2
   291cc:			; <UNDEFINED> instruction: 0x46194610
   291d0:	movwcs	r2, #522	; 0x20a
   291d4:			; <UNDEFINED> instruction: 0xf9d8f015
   291d8:	strmi	r3, [r2], -r1, lsl #8
   291dc:	b	14baa10 <rpl_re_syntax_options@@Base+0x144cf30>
   291e0:	mvnsle	r0, r3, lsl #2
   291e4:	ldclt	6, cr4, [r8, #-128]!	; 0xffffff80
   291e8:	push	{r9, fp, sp}
   291ec:			; <UNDEFINED> instruction: 0x461f43f8
   291f0:	movweq	pc, #371	; 0x173	; <UNPREDICTABLE>
   291f4:			; <UNDEFINED> instruction: 0x46044616
   291f8:	vmlacs.f64	d13, d10, d25
   291fc:	movweq	pc, #375	; 0x177	; <UNPREDICTABLE>
   29200:	strtmi	sp, [r5], -r8, lsl #20
   29204:			; <UNDEFINED> instruction: 0xf8053630
   29208:	movwcs	r6, #2817	; 0xb01
   2920c:	eorvc	r4, fp, r8, lsr #12
   29210:	mvnshi	lr, #12386304	; 0xbd0000
   29214:			; <UNDEFINED> instruction: 0xf1772e64
   29218:	ble	969e20 <rpl_re_syntax_options@@Base+0x8fc340>
   2921c:	movwcs	r2, #522	; 0x20a
   29220:			; <UNDEFINED> instruction: 0x46394630
   29224:			; <UNDEFINED> instruction: 0xf9b0f015
   29228:	ldrtmi	r4, [r9], -r5, lsr #12
   2922c:	strmi	r2, [r3], -sl, lsl #4
   29230:			; <UNDEFINED> instruction: 0xf1034630
   29234:	movwcs	r0, #1584	; 0x630
   29238:	blvs	e7254 <rpl_re_syntax_options@@Base+0x79774>
   2923c:			; <UNDEFINED> instruction: 0xf9a4f015
   29240:	strtmi	r2, [r8], -r0, lsl #6
   29244:	rsbvc	r3, r2, r0, lsr r2
   29248:	pop	{r0, r1, r3, r5, ip, sp, lr}
   2924c:			; <UNDEFINED> instruction: 0xf1b783f8
   29250:	svclt	0x00084f00
   29254:	rsbsle	r2, r6, r0, lsl #20
   29258:			; <UNDEFINED> instruction: 0xf04f4256
   2925c:			; <UNDEFINED> instruction: 0xf804032d
   29260:	bl	19f7e6c <rpl_re_syntax_options@@Base+0x198a38c>
   29264:	strb	r0, [r8, r7, asr #14]
   29268:	svcvc	0x007af5b6
   2926c:	movweq	pc, #375	; 0x177	; <UNPREDICTABLE>
   29270:	rsbcs	sp, r4, #40, 20	; 0x28000
   29274:	ldrtmi	r2, [r0], -r0, lsl #6
   29278:			; <UNDEFINED> instruction: 0xf0154639
   2927c:	ldrtmi	pc, [r9], -r5, lsl #19	; <UNPREDICTABLE>
   29280:	movwcs	r2, #612	; 0x264
   29284:	ldreq	pc, [r0, #-256]!	; 0xffffff00
   29288:	eorvc	r4, r5, r0, lsr r6
   2928c:			; <UNDEFINED> instruction: 0xf97cf015
   29290:			; <UNDEFINED> instruction: 0x461e4615
   29294:			; <UNDEFINED> instruction: 0x46194610
   29298:	movwcs	r2, #522	; 0x20a
   2929c:			; <UNDEFINED> instruction: 0xf974f015
   292a0:	andcs	r4, sl, #51380224	; 0x3100000
   292a4:	strtmi	r4, [r8], -r3, lsl #12
   292a8:	ldreq	pc, [r0, #-259]!	; 0xfffffefd
   292ac:	rsbvc	r2, r5, r0, lsl #6
   292b0:			; <UNDEFINED> instruction: 0xf0151ce5
   292b4:	movwcs	pc, #2409	; 0x969	; <UNPREDICTABLE>
   292b8:	eorscc	r4, r0, #40, 12	; 0x2800000
   292bc:	eorvc	r7, fp, r2, lsr #1
   292c0:	mvnshi	lr, #12386304	; 0xbd0000
   292c4:	andvc	pc, pc, #536870916	; 0x20000004
   292c8:			; <UNDEFINED> instruction: 0xf04f42b2
   292cc:			; <UNDEFINED> instruction: 0x41bb0300
   292d0:	bichi	pc, r6, r0, asr #5
   292d4:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
   292d8:	ldrtmi	r2, [r0], -r0, lsl #6
   292dc:			; <UNDEFINED> instruction: 0xf0154639
   292e0:			; <UNDEFINED> instruction: 0x4639f953
   292e4:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
   292e8:			; <UNDEFINED> instruction: 0xf1002300
   292ec:			; <UNDEFINED> instruction: 0x46300530
   292f0:			; <UNDEFINED> instruction: 0xf0157025
   292f4:	ldrmi	pc, [r5], -r9, asr #18
   292f8:			; <UNDEFINED> instruction: 0x4610461e
   292fc:	rsbcs	r4, r4, #26214400	; 0x1900000
   29300:			; <UNDEFINED> instruction: 0xf0152300
   29304:	ldrtmi	pc, [r1], -r1, asr #18	; <UNPREDICTABLE>
   29308:	strmi	r2, [r3], -r4, ror #4
   2930c:			; <UNDEFINED> instruction: 0xf1034628
   29310:	movwcs	r0, #1328	; 0x530
   29314:	stcne	0, cr7, [r5, #-404]!	; 0xfffffe6c
   29318:			; <UNDEFINED> instruction: 0xf936f015
   2931c:			; <UNDEFINED> instruction: 0x461f4616
   29320:			; <UNDEFINED> instruction: 0x46194610
   29324:	movwcs	r2, #522	; 0x20a
   29328:			; <UNDEFINED> instruction: 0xf92ef015
   2932c:	andcs	r4, sl, #59768832	; 0x3900000
   29330:	ldrtmi	r4, [r0], -r3, lsl #12
   29334:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   29338:	adcvc	r2, r6, r0, lsl #6
   2933c:			; <UNDEFINED> instruction: 0xf924f015
   29340:	rscvc	r3, r2, r0, lsr r2
   29344:			; <UNDEFINED> instruction: 0xf64ce761
   29348:			; <UNDEFINED> instruction: 0xf6c047cc
   2934c:			; <UNDEFINED> instruction: 0xf04f47cc
   29350:			; <UNDEFINED> instruction: 0xf04f36cc
   29354:			; <UNDEFINED> instruction: 0x232d0838
   29358:	blcc	a7370 <rpl_re_syntax_options@@Base+0x39890>
   2935c:	msrvc	SPSR_, #15728640	; 0xf00000
   29360:	movwcs	lr, #2515	; 0x9d3
   29364:			; <UNDEFINED> instruction: 0x46394630
   29368:			; <UNDEFINED> instruction: 0xf90ef015
   2936c:			; <UNDEFINED> instruction: 0xf60f4639
   29370:	ldmib	r3, {r4, r6, r8, r9, ip, sp, lr}^
   29374:			; <UNDEFINED> instruction: 0xf1002300
   29378:			; <UNDEFINED> instruction: 0x46300530
   2937c:			; <UNDEFINED> instruction: 0xf0157025
   29380:	ldrmi	pc, [r5], -r3, lsl #18
   29384:			; <UNDEFINED> instruction: 0x4610461e
   29388:			; <UNDEFINED> instruction: 0xf60f4619
   2938c:	ldmib	r3, {r2, r3, r4, r5, r8, r9, ip, sp, lr}^
   29390:			; <UNDEFINED> instruction: 0xf0152300
   29394:			; <UNDEFINED> instruction: 0x4631f8f9
   29398:	strtmi	r4, [r8], -r3, lsl #12
   2939c:	ldreq	pc, [r0, #-259]!	; 0xfffffefd
   293a0:	msrvc	CPSR_s, #15728640	; 0xf00000
   293a4:	movwcs	lr, #2515	; 0x9d3
   293a8:			; <UNDEFINED> instruction: 0xf1047065
   293ac:			; <UNDEFINED> instruction: 0xf0150512
   293b0:	ldrmi	pc, [r6], -fp, ror #17
   293b4:			; <UNDEFINED> instruction: 0x4610461f
   293b8:			; <UNDEFINED> instruction: 0xf60f4619
   293bc:	ldmib	r3, {r2, r4, r8, r9, ip, sp, lr}^
   293c0:			; <UNDEFINED> instruction: 0xf0152300
   293c4:	ldrtmi	pc, [r9], -r1, ror #17	; <UNPREDICTABLE>
   293c8:	ldrtmi	r4, [r0], -r3, lsl #12
   293cc:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   293d0:	mvnsvs	pc, #15728640	; 0xf00000
   293d4:	movwcs	lr, #2515	; 0x9d3
   293d8:			; <UNDEFINED> instruction: 0xf01570a6
   293dc:			; <UNDEFINED> instruction: 0x4616f8d5
   293e0:			; <UNDEFINED> instruction: 0x4610461f
   293e4:	vst1.8	{d20-d22}, [pc :64], r9
   293e8:			; <UNDEFINED> instruction: 0xf6454280
   293ec:	vrsra.s64	q9, <illegal reg q9.5>, #63
   293f0:			; <UNDEFINED> instruction: 0xf015027a
   293f4:	ldrtmi	pc, [r9], -r9, asr #17	; <UNPREDICTABLE>
   293f8:	addmi	pc, r0, #1325400064	; 0x4f000000
   293fc:	rsbseq	pc, sl, #268435468	; 0x1000000c
   29400:	ldrtmi	r4, [r0], -r3, lsl #12
   29404:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   29408:	mvnscs	pc, #72351744	; 0x4500000
   2940c:			; <UNDEFINED> instruction: 0xf01570e6
   29410:			; <UNDEFINED> instruction: 0x4616f8bb
   29414:			; <UNDEFINED> instruction: 0x4610461f
   29418:			; <UNDEFINED> instruction: 0xf60f4619
   2941c:	ldmib	r3, {r2, r3, r4, r5, r7, r8, r9, sp, lr}^
   29420:			; <UNDEFINED> instruction: 0xf0152300
   29424:			; <UNDEFINED> instruction: 0x4639f8b1
   29428:	ldrtmi	r4, [r0], -r3, lsl #12
   2942c:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   29430:			; <UNDEFINED> instruction: 0x63a4f60f
   29434:	movwcs	lr, #2515	; 0x9d3
   29438:			; <UNDEFINED> instruction: 0xf0157126
   2943c:	ldrmi	pc, [r6], -r5, lsr #17
   29440:			; <UNDEFINED> instruction: 0x4610461f
   29444:			; <UNDEFINED> instruction: 0xf60f4619
   29448:	ldmib	r3, {r3, r4, r7, r8, r9, sp, lr}^
   2944c:			; <UNDEFINED> instruction: 0xf0152300
   29450:			; <UNDEFINED> instruction: 0x4639f89b
   29454:	ldrtmi	r4, [r0], -r3, lsl #12
   29458:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2945c:	orrvs	pc, r0, #15728640	; 0xf00000
   29460:	movwcs	lr, #2515	; 0x9d3
   29464:			; <UNDEFINED> instruction: 0xf0157166
   29468:	ldrmi	pc, [r6], -pc, lsl #17
   2946c:			; <UNDEFINED> instruction: 0x4610461f
   29470:			; <UNDEFINED> instruction: 0xf60f4619
   29474:	ldmib	r3, {r2, r4, r5, r6, r8, r9, sp, lr}^
   29478:			; <UNDEFINED> instruction: 0xf0152300
   2947c:	ldrtmi	pc, [r9], -r5, lsl #17	; <UNPREDICTABLE>
   29480:	ldrtmi	r4, [r0], -r3, lsl #12
   29484:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   29488:	cmpvs	ip, #15728640	; 0xf00000	; <UNPREDICTABLE>
   2948c:	movwcs	lr, #2515	; 0x9d3
   29490:			; <UNDEFINED> instruction: 0xf01571a6
   29494:			; <UNDEFINED> instruction: 0x4616f879
   29498:			; <UNDEFINED> instruction: 0x4610461f
   2949c:			; <UNDEFINED> instruction: 0xf60f4619
   294a0:	ldmib	r3, {r4, r6, r8, r9, sp, lr}^
   294a4:			; <UNDEFINED> instruction: 0xf0152300
   294a8:	ldrtmi	pc, [r9], -pc, ror #16	; <UNPREDICTABLE>
   294ac:	ldrtmi	r4, [r0], -r3, lsl #12
   294b0:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   294b4:	teqvs	r8, #15728640	; 0xf00000	; <UNPREDICTABLE>
   294b8:	movwcs	lr, #2515	; 0x9d3
   294bc:			; <UNDEFINED> instruction: 0xf01571e6
   294c0:	ldrmi	pc, [r6], -r3, ror #16
   294c4:			; <UNDEFINED> instruction: 0x4610461f
   294c8:			; <UNDEFINED> instruction: 0xf60f4619
   294cc:	ldmib	r3, {r2, r3, r5, r8, r9, sp, lr}^
   294d0:			; <UNDEFINED> instruction: 0xf0152300
   294d4:			; <UNDEFINED> instruction: 0x4639f859
   294d8:	ldrtmi	r4, [r0], -r3, lsl #12
   294dc:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   294e0:	tstvs	r4, #15728640	; 0xf00000	; <UNPREDICTABLE>
   294e4:	movwcs	lr, #2515	; 0x9d3
   294e8:			; <UNDEFINED> instruction: 0xf0157226
   294ec:	ldrmi	pc, [r6], -sp, asr #16
   294f0:			; <UNDEFINED> instruction: 0x4610461f
   294f4:			; <UNDEFINED> instruction: 0xf60f4619
   294f8:	ldmib	r3, {r3, r8, r9, sp, lr}^
   294fc:			; <UNDEFINED> instruction: 0xf0152300
   29500:	ldrtmi	pc, [r9], -r3, asr #16	; <UNPREDICTABLE>
   29504:	ldrtmi	r4, [r0], -r3, lsl #12
   29508:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2950c:	mvnspl	pc, #15728640	; 0xf00000
   29510:	movwcs	lr, #2515	; 0x9d3
   29514:			; <UNDEFINED> instruction: 0xf0157266
   29518:			; <UNDEFINED> instruction: 0x4616f837
   2951c:			; <UNDEFINED> instruction: 0x4610461f
   29520:	vmin.s8	d20, d9, d9
   29524:	movwcs	r6, #640	; 0x280
   29528:	addseq	pc, r8, #192, 4
   2952c:			; <UNDEFINED> instruction: 0xf82cf015
   29530:	vmin.s8	d20, d9, d25
   29534:	vsubl.s8	q11, d16, d0
   29538:			; <UNDEFINED> instruction: 0x46030298
   2953c:			; <UNDEFINED> instruction: 0xf1034630
   29540:	movwcs	r0, #1584	; 0x630
   29544:			; <UNDEFINED> instruction: 0xf01572a6
   29548:			; <UNDEFINED> instruction: 0x4616f81f
   2954c:			; <UNDEFINED> instruction: 0x4610461f
   29550:	vmin.s8	d20, d4, d9
   29554:	movwcs	r2, #576	; 0x240
   29558:	andeq	pc, pc, #192, 4
   2955c:			; <UNDEFINED> instruction: 0xf814f015
   29560:	vmin.s8	d20, d4, d25
   29564:	vmlal.s<illegal width 8>	q9, d0, d0[0]
   29568:	strmi	r0, [r3], -pc, lsl #4
   2956c:			; <UNDEFINED> instruction: 0xf1034630
   29570:	movwcs	r0, #1584	; 0x630
   29574:			; <UNDEFINED> instruction: 0xf01572e6
   29578:	ldrmi	pc, [r6], -r7, lsl #16
   2957c:			; <UNDEFINED> instruction: 0x4610461f
   29580:	vmin.s8	d20, d8, d9
   29584:	movwcs	r6, #672	; 0x2a0
   29588:	andeq	pc, r1, #192, 4
   2958c:			; <UNDEFINED> instruction: 0xfffcf014
   29590:	vmin.s8	d20, d8, d25
   29594:	vsubl.s8	q11, d16, d16
   29598:	strmi	r0, [r3], -r1, lsl #4
   2959c:			; <UNDEFINED> instruction: 0xf1034630
   295a0:	movwcs	r0, #1584	; 0x630
   295a4:			; <UNDEFINED> instruction: 0xf0147326
   295a8:	ldrmi	pc, [r6], -pc, ror #31
   295ac:			; <UNDEFINED> instruction: 0x4610461f
   295b0:	vmin.s8	d20, d2, d9
   295b4:	movwcs	r7, #528	; 0x210
   295b8:			; <UNDEFINED> instruction: 0xffe6f014
   295bc:	vmin.s8	d20, d2, d25
   295c0:			; <UNDEFINED> instruction: 0x46037210
   295c4:			; <UNDEFINED> instruction: 0xf1034630
   295c8:	movwcs	r0, #1584	; 0x630
   295cc:			; <UNDEFINED> instruction: 0xf0147366
   295d0:			; <UNDEFINED> instruction: 0x4616ffdb
   295d4:			; <UNDEFINED> instruction: 0x4610461f
   295d8:	vst1.8	{d20-d22}, [pc :64], r9
   295dc:	movwcs	r7, #634	; 0x27a
   295e0:			; <UNDEFINED> instruction: 0xffd2f014
   295e4:	vst1.8	{d20-d22}, [pc :256], r9
   295e8:			; <UNDEFINED> instruction: 0x4603727a
   295ec:			; <UNDEFINED> instruction: 0xf1034630
   295f0:	movwcs	r0, #1584	; 0x630
   295f4:			; <UNDEFINED> instruction: 0xf01473a6
   295f8:	ldrmi	pc, [r6], -r7, asr #31
   295fc:			; <UNDEFINED> instruction: 0x4610461f
   29600:	rsbcs	r4, r4, #26214400	; 0x1900000
   29604:			; <UNDEFINED> instruction: 0xf0142300
   29608:			; <UNDEFINED> instruction: 0x4639ffbf
   2960c:	strmi	r2, [r3], -r4, ror #4
   29610:			; <UNDEFINED> instruction: 0xf1034630
   29614:	movwcs	r0, #1584	; 0x630
   29618:			; <UNDEFINED> instruction: 0xf01473e6
   2961c:			; <UNDEFINED> instruction: 0x4616ffb5
   29620:			; <UNDEFINED> instruction: 0x4610461f
   29624:	andcs	r4, sl, #26214400	; 0x1900000
   29628:			; <UNDEFINED> instruction: 0xf0142300
   2962c:	ldrtmi	pc, [r9], -sp, lsr #31	; <UNPREDICTABLE>
   29630:	strmi	r2, [r3], -sl, lsl #4
   29634:			; <UNDEFINED> instruction: 0xf1034630
   29638:	movwcs	r0, #1584	; 0x630
   2963c:			; <UNDEFINED> instruction: 0xf0147426
   29640:	eorscc	pc, r0, #652	; 0x28c
   29644:			; <UNDEFINED> instruction: 0xf1b87462
   29648:			; <UNDEFINED> instruction: 0xf43f0f00
   2964c:			; <UNDEFINED> instruction: 0xf104adde
   29650:	movwcs	r0, #1299	; 0x513
   29654:	andshi	pc, r2, r4, lsl #17
   29658:	eorvc	r4, fp, r8, lsr #12
   2965c:	mvnshi	lr, #12386304	; 0xbd0000
   29660:	addsvs	pc, pc, #72, 4	; 0x80000004
   29664:	andeq	pc, r1, #192, 4
   29668:			; <UNDEFINED> instruction: 0xf04f42b2
   2966c:			; <UNDEFINED> instruction: 0x41bb0300
   29670:	vqdmulh.s<illegal width 8>	<illegal reg q14.5>, q1, q6
   29674:	movwcs	r7, #528	; 0x210
   29678:			; <UNDEFINED> instruction: 0x46394630
   2967c:			; <UNDEFINED> instruction: 0xff84f014
   29680:	vmin.s8	d20, d2, d25
   29684:	movwcs	r7, #528	; 0x210
   29688:	ldreq	pc, [r0, #-256]!	; 0xffffff00
   2968c:	eorvc	r4, r5, r0, lsr r6
   29690:			; <UNDEFINED> instruction: 0xff7af014
   29694:			; <UNDEFINED> instruction: 0x461e4615
   29698:			; <UNDEFINED> instruction: 0x46194610
   2969c:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
   296a0:			; <UNDEFINED> instruction: 0xf0142300
   296a4:	shsub16mi	pc, r1, r1	; <UNPREDICTABLE>
   296a8:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
   296ac:	strtmi	r4, [r8], -r3, lsl #12
   296b0:	ldreq	pc, [r0, #-259]!	; 0xfffffefd
   296b4:	rsbvc	r2, r5, r0, lsl #6
   296b8:			; <UNDEFINED> instruction: 0xf0141d65
   296bc:	ldrmi	pc, [r6], -r5, ror #30
   296c0:			; <UNDEFINED> instruction: 0x4610461f
   296c4:	rsbcs	r4, r4, #26214400	; 0x1900000
   296c8:			; <UNDEFINED> instruction: 0xf0142300
   296cc:	shsaxmi	pc, r9, sp	; <UNPREDICTABLE>
   296d0:	strmi	r2, [r3], -r4, ror #4
   296d4:			; <UNDEFINED> instruction: 0xf1034630
   296d8:	movwcs	r0, #1584	; 0x630
   296dc:			; <UNDEFINED> instruction: 0xf01470a6
   296e0:	ssaxmi	pc, r6, r3	; <UNPREDICTABLE>
   296e4:			; <UNDEFINED> instruction: 0x4610461f
   296e8:	andcs	r4, sl, #26214400	; 0x1900000
   296ec:			; <UNDEFINED> instruction: 0xf0142300
   296f0:	ldrtmi	pc, [r9], -fp, asr #30	; <UNPREDICTABLE>
   296f4:	strmi	r2, [r3], -sl, lsl #4
   296f8:			; <UNDEFINED> instruction: 0xf1034630
   296fc:	movwcs	r0, #1584	; 0x630
   29700:			; <UNDEFINED> instruction: 0xf01470e6
   29704:	eorscc	pc, r0, #260	; 0x104
   29708:	ldrb	r7, [lr, #-290]!	; 0xfffffede
   2970c:	eorscs	pc, pc, #68, 4	; 0x40000004
   29710:	andeq	pc, pc, #192, 4
   29714:			; <UNDEFINED> instruction: 0xf04f42b2
   29718:			; <UNDEFINED> instruction: 0x41bb0300
   2971c:	movwcs	sp, #2916	; 0xb64
   29720:			; <UNDEFINED> instruction: 0x46394630
   29724:	adcvs	pc, r0, #72, 4	; 0x80000004
   29728:	andeq	pc, r1, #192, 4
   2972c:			; <UNDEFINED> instruction: 0xff2cf014
   29730:	vmin.s8	d20, d8, d25
   29734:	movwcs	r6, #672	; 0x2a0
   29738:	andeq	pc, r1, #192, 4
   2973c:	ldreq	pc, [r0, #-256]!	; 0xffffff00
   29740:	eorvc	r4, r5, r0, lsr r6
   29744:			; <UNDEFINED> instruction: 0xff20f014
   29748:			; <UNDEFINED> instruction: 0x461e4615
   2974c:			; <UNDEFINED> instruction: 0x46194610
   29750:	andsvc	pc, r0, #536870916	; 0x20000004
   29754:			; <UNDEFINED> instruction: 0xf0142300
   29758:	shadd16mi	pc, r1, r7	; <UNPREDICTABLE>
   2975c:	andsvc	pc, r0, #536870916	; 0x20000004
   29760:	strtmi	r4, [r8], -r3, lsl #12
   29764:	ldreq	pc, [r0, #-259]!	; 0xfffffefd
   29768:	rsbvc	r2, r5, r0, lsl #6
   2976c:			; <UNDEFINED> instruction: 0xf0141da5
   29770:	ldrmi	pc, [r6], -fp, lsl #30
   29774:			; <UNDEFINED> instruction: 0x4610461f
   29778:	vst1.8	{d20-d22}, [pc :64], r9
   2977c:	movwcs	r7, #634	; 0x27a
   29780:			; <UNDEFINED> instruction: 0xff02f014
   29784:	vst1.8	{d20-d22}, [pc :256], r9
   29788:			; <UNDEFINED> instruction: 0x4603727a
   2978c:			; <UNDEFINED> instruction: 0xf1034630
   29790:	movwcs	r0, #1584	; 0x630
   29794:			; <UNDEFINED> instruction: 0xf01470a6
   29798:			; <UNDEFINED> instruction: 0x4616fef7
   2979c:			; <UNDEFINED> instruction: 0x4610461f
   297a0:	rsbcs	r4, r4, #26214400	; 0x1900000
   297a4:			; <UNDEFINED> instruction: 0xf0142300
   297a8:	ldrtmi	pc, [r9], -pc, ror #29	; <UNPREDICTABLE>
   297ac:	strmi	r2, [r3], -r4, ror #4
   297b0:			; <UNDEFINED> instruction: 0xf1034630
   297b4:	movwcs	r0, #1584	; 0x630
   297b8:			; <UNDEFINED> instruction: 0xf01470e6
   297bc:	ldrmi	pc, [r6], -r5, ror #29
   297c0:			; <UNDEFINED> instruction: 0x4610461f
   297c4:	andcs	r4, sl, #26214400	; 0x1900000
   297c8:			; <UNDEFINED> instruction: 0xf0142300
   297cc:			; <UNDEFINED> instruction: 0x4639fedd
   297d0:	strmi	r2, [r3], -sl, lsl #4
   297d4:			; <UNDEFINED> instruction: 0xf1034630
   297d8:	movwcs	r0, #1584	; 0x630
   297dc:			; <UNDEFINED> instruction: 0xf0147126
   297e0:	eorscc	pc, r0, #3376	; 0xd30
   297e4:	ldr	r7, [r0, #-354]	; 0xfffffe9e
   297e8:	stmvs	r0, {r0, r3, r6, r9, ip, sp, lr, pc}
   297ec:	ldmeq	r8, {r6, r7, r9, ip, sp, lr, pc}
   297f0:			; <UNDEFINED> instruction: 0xf04f4546
   297f4:	bl	1debbfc <rpl_re_syntax_options@@Base+0x1d7e11c>
   297f8:	ble	1f2a424 <rpl_re_syntax_options@@Base+0x1ebc944>
   297fc:	ldrtmi	r2, [r0], -r0, lsl #6
   29800:	vmin.s8	d20, d4, d25
   29804:	vmlal.s<illegal width 8>	q9, d0, d0[0]
   29808:			; <UNDEFINED> instruction: 0xf014020f
   2980c:			; <UNDEFINED> instruction: 0x4639febd
   29810:	subcs	pc, r0, #68, 4	; 0x40000004
   29814:	vsubw.s8	q9, q0, d0
   29818:			; <UNDEFINED> instruction: 0xf100020f
   2981c:			; <UNDEFINED> instruction: 0x46300530
   29820:			; <UNDEFINED> instruction: 0xf0147025
   29824:			; <UNDEFINED> instruction: 0x4615feb1
   29828:			; <UNDEFINED> instruction: 0x4610461e
   2982c:	vmin.s8	d20, d8, d9
   29830:	movwcs	r6, #672	; 0x2a0
   29834:	andeq	pc, r1, #192, 4
   29838:	mcr2	0, 5, pc, cr6, cr4, {0}	; <UNPREDICTABLE>
   2983c:	vmin.s8	d20, d8, d17
   29840:	vsubl.s8	q11, d16, d16
   29844:	strmi	r0, [r3], -r1, lsl #4
   29848:			; <UNDEFINED> instruction: 0xf1034628
   2984c:	movwcs	r0, #1328	; 0x530
   29850:	stclne	0, cr7, [r5, #404]!	; 0x194
   29854:	mrc2	0, 4, pc, cr8, cr4, {0}
   29858:			; <UNDEFINED> instruction: 0x461f4616
   2985c:			; <UNDEFINED> instruction: 0x46194610
   29860:	andsvc	pc, r0, #536870916	; 0x20000004
   29864:			; <UNDEFINED> instruction: 0xf0142300
   29868:	ldrtmi	pc, [r9], -pc, lsl #29	; <UNPREDICTABLE>
   2986c:	andsvc	pc, r0, #536870916	; 0x20000004
   29870:	ldrtmi	r4, [r0], -r3, lsl #12
   29874:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   29878:	adcvc	r2, r6, r0, lsl #6
   2987c:	mcr2	0, 4, pc, cr4, cr4, {0}	; <UNPREDICTABLE>
   29880:			; <UNDEFINED> instruction: 0x461f4616
   29884:			; <UNDEFINED> instruction: 0x46194610
   29888:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
   2988c:			; <UNDEFINED> instruction: 0xf0142300
   29890:			; <UNDEFINED> instruction: 0x4639fe7b
   29894:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
   29898:	ldrtmi	r4, [r0], -r3, lsl #12
   2989c:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   298a0:	rscvc	r2, r6, r0, lsl #6
   298a4:	mrc2	0, 3, pc, cr0, cr4, {0}
   298a8:			; <UNDEFINED> instruction: 0x461f4616
   298ac:			; <UNDEFINED> instruction: 0x46194610
   298b0:	movwcs	r2, #612	; 0x264
   298b4:	mcr2	0, 3, pc, cr8, cr4, {0}	; <UNPREDICTABLE>
   298b8:	rsbcs	r4, r4, #59768832	; 0x3900000
   298bc:	ldrtmi	r4, [r0], -r3, lsl #12
   298c0:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   298c4:			; <UNDEFINED> instruction: 0x71262300
   298c8:	mrc2	0, 2, pc, cr14, cr4, {0}
   298cc:			; <UNDEFINED> instruction: 0x461f4616
   298d0:			; <UNDEFINED> instruction: 0x46194610
   298d4:	movwcs	r2, #522	; 0x20a
   298d8:	mrc2	0, 2, pc, cr6, cr4, {0}
   298dc:	andcs	r4, sl, #59768832	; 0x3900000
   298e0:	ldrtmi	r4, [r0], -r3, lsl #12
   298e4:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   298e8:	cmnvc	r6, r0, lsl #6
   298ec:	mcr2	0, 2, pc, cr12, cr4, {0}	; <UNPREDICTABLE>
   298f0:			; <UNDEFINED> instruction: 0x71a23230
   298f4:			; <UNDEFINED> instruction: 0xf60fe489
   298f8:	ldmib	r3, {r4, r8, r9, sp}^
   298fc:	adcsmi	r2, r2, #0, 6
   29900:	vsra.s64	d20, d27, #64
   29904:			; <UNDEFINED> instruction: 0x46428091
   29908:	ldrtmi	r4, [r0], -fp, asr #12
   2990c:			; <UNDEFINED> instruction: 0xf0144639
   29910:			; <UNDEFINED> instruction: 0x4639fe3b
   29914:	strbmi	r4, [fp], -r2, asr #12
   29918:	ldreq	pc, [r0, #-256]!	; 0xffffff00
   2991c:	eorvc	r4, r5, r0, lsr r6
   29920:	mrc2	0, 1, pc, cr2, cr4, {0}
   29924:			; <UNDEFINED> instruction: 0x461e4615
   29928:			; <UNDEFINED> instruction: 0x46194610
   2992c:	subcs	pc, r0, #68, 4	; 0x40000004
   29930:	vsubw.s8	q9, q0, d0
   29934:			; <UNDEFINED> instruction: 0xf014020f
   29938:	ldrtmi	pc, [r1], -r7, lsr #28	; <UNPREDICTABLE>
   2993c:	subcs	pc, r0, #68, 4	; 0x40000004
   29940:	andeq	pc, pc, #192, 4
   29944:	strtmi	r4, [r8], -r3, lsl #12
   29948:	ldreq	pc, [r0, #-259]!	; 0xfffffefd
   2994c:	rsbvc	r2, r5, r0, lsl #6
   29950:	streq	pc, [r8, #-260]	; 0xfffffefc
   29954:	mrc2	0, 0, pc, cr8, cr4, {0}
   29958:			; <UNDEFINED> instruction: 0x461f4616
   2995c:			; <UNDEFINED> instruction: 0x46194610
   29960:	adcvs	pc, r0, #72, 4	; 0x80000004
   29964:	vsubw.s8	q9, q0, d0
   29968:			; <UNDEFINED> instruction: 0xf0140201
   2996c:	ldrtmi	pc, [r9], -sp, lsl #28	; <UNPREDICTABLE>
   29970:	adcvs	pc, r0, #72, 4	; 0x80000004
   29974:	andeq	pc, r1, #192, 4
   29978:	ldrtmi	r4, [r0], -r3, lsl #12
   2997c:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   29980:	adcvc	r2, r6, r0, lsl #6
   29984:	mcr2	0, 0, pc, cr0, cr4, {0}	; <UNPREDICTABLE>
   29988:			; <UNDEFINED> instruction: 0x461f4616
   2998c:			; <UNDEFINED> instruction: 0x46194610
   29990:	andsvc	pc, r0, #536870916	; 0x20000004
   29994:			; <UNDEFINED> instruction: 0xf0142300
   29998:			; <UNDEFINED> instruction: 0x4639fdf7
   2999c:	andsvc	pc, r0, #536870916	; 0x20000004
   299a0:	ldrtmi	r4, [r0], -r3, lsl #12
   299a4:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   299a8:	rscvc	r2, r6, r0, lsl #6
   299ac:	stc2l	0, cr15, [ip, #80]!	; 0x50
   299b0:			; <UNDEFINED> instruction: 0x461f4616
   299b4:			; <UNDEFINED> instruction: 0x46194610
   299b8:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
   299bc:			; <UNDEFINED> instruction: 0xf0142300
   299c0:	ldrtmi	pc, [r9], -r3, ror #27	; <UNPREDICTABLE>
   299c4:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
   299c8:	ldrtmi	r4, [r0], -r3, lsl #12
   299cc:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   299d0:			; <UNDEFINED> instruction: 0x71262300
   299d4:	ldc2l	0, cr15, [r8, #80]	; 0x50
   299d8:			; <UNDEFINED> instruction: 0x461f4616
   299dc:			; <UNDEFINED> instruction: 0x46194610
   299e0:	movwcs	r2, #612	; 0x264
   299e4:	ldc2l	0, cr15, [r0, #80]	; 0x50
   299e8:	rsbcs	r4, r4, #59768832	; 0x3900000
   299ec:	ldrtmi	r4, [r0], -r3, lsl #12
   299f0:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   299f4:	cmnvc	r6, r0, lsl #6
   299f8:	stc2l	0, cr15, [r6, #80]	; 0x50
   299fc:			; <UNDEFINED> instruction: 0x461f4616
   29a00:			; <UNDEFINED> instruction: 0x46194610
   29a04:	movwcs	r2, #522	; 0x20a
   29a08:	ldc2	0, cr15, [lr, #80]!	; 0x50
   29a0c:	andcs	r4, sl, #59768832	; 0x3900000
   29a10:	ldrtmi	r4, [r0], -r3, lsl #12
   29a14:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   29a18:			; <UNDEFINED> instruction: 0x71a62300
   29a1c:	ldc2	0, cr15, [r4, #80]!	; 0x50
   29a20:	mvnvc	r3, r0, lsr r2
   29a24:	bllt	ffca7a28 <rpl_re_syntax_options@@Base+0xffc39f48>
   29a28:	mvneq	pc, #15728640	; 0xf00000
   29a2c:	movwcs	lr, #2515	; 0x9d3
   29a30:			; <UNDEFINED> instruction: 0x41bb42b2
   29a34:	adchi	pc, r7, r0, asr #5
   29a38:	biceq	pc, r4, #15728640	; 0xf00000
   29a3c:	movwcs	lr, #2515	; 0x9d3
   29a40:			; <UNDEFINED> instruction: 0x46394630
   29a44:	stc2	0, cr15, [r0, #80]!	; 0x50
   29a48:			; <UNDEFINED> instruction: 0xf60f4639
   29a4c:	ldmib	r3, {r2, r4, r5, r7, r8, r9}^
   29a50:			; <UNDEFINED> instruction: 0xf1002300
   29a54:			; <UNDEFINED> instruction: 0x46300530
   29a58:			; <UNDEFINED> instruction: 0xf0147025
   29a5c:			; <UNDEFINED> instruction: 0x4615fd95
   29a60:			; <UNDEFINED> instruction: 0x4610461e
   29a64:			; <UNDEFINED> instruction: 0x46424619
   29a68:			; <UNDEFINED> instruction: 0xf014464b
   29a6c:	ldrtmi	pc, [r1], -sp, lsl #27	; <UNPREDICTABLE>
   29a70:	strmi	r4, [r3], -r2, asr #12
   29a74:			; <UNDEFINED> instruction: 0xf1034628
   29a78:			; <UNDEFINED> instruction: 0x464b0530
   29a7c:			; <UNDEFINED> instruction: 0xf1047065
   29a80:			; <UNDEFINED> instruction: 0xf0140509
   29a84:	ldrmi	pc, [r6], -r1, lsl #27
   29a88:			; <UNDEFINED> instruction: 0x4610461f
   29a8c:	vmin.s8	d20, d4, d9
   29a90:	movwcs	r2, #576	; 0x240
   29a94:	andeq	pc, pc, #192, 4
   29a98:	ldc2l	0, cr15, [r6, #-80]!	; 0xffffffb0
   29a9c:	vmin.s8	d20, d4, d25
   29aa0:	vmlal.s<illegal width 8>	q9, d0, d0[0]
   29aa4:	strmi	r0, [r3], -pc, lsl #4
   29aa8:			; <UNDEFINED> instruction: 0xf1034630
   29aac:	movwcs	r0, #1584	; 0x630
   29ab0:			; <UNDEFINED> instruction: 0xf01470a6
   29ab4:	ldrmi	pc, [r6], -r9, ror #26
   29ab8:			; <UNDEFINED> instruction: 0x4610461f
   29abc:	vmin.s8	d20, d8, d9
   29ac0:	movwcs	r6, #672	; 0x2a0
   29ac4:	andeq	pc, r1, #192, 4
   29ac8:	ldc2l	0, cr15, [lr, #-80]	; 0xffffffb0
   29acc:	vmin.s8	d20, d8, d25
   29ad0:	vsubl.s8	q11, d16, d16
   29ad4:	strmi	r0, [r3], -r1, lsl #4
   29ad8:			; <UNDEFINED> instruction: 0xf1034630
   29adc:	movwcs	r0, #1584	; 0x630
   29ae0:			; <UNDEFINED> instruction: 0xf01470e6
   29ae4:			; <UNDEFINED> instruction: 0x4616fd51
   29ae8:			; <UNDEFINED> instruction: 0x4610461f
   29aec:	vmin.s8	d20, d2, d9
   29af0:	movwcs	r7, #528	; 0x210
   29af4:	stc2l	0, cr15, [r8, #-80]	; 0xffffffb0
   29af8:	vmin.s8	d20, d2, d25
   29afc:			; <UNDEFINED> instruction: 0x46037210
   29b00:			; <UNDEFINED> instruction: 0xf1034630
   29b04:	movwcs	r0, #1584	; 0x630
   29b08:			; <UNDEFINED> instruction: 0xf0147126
   29b0c:			; <UNDEFINED> instruction: 0x4616fd3d
   29b10:			; <UNDEFINED> instruction: 0x4610461f
   29b14:	vst1.8	{d20-d22}, [pc :64], r9
   29b18:	movwcs	r7, #634	; 0x27a
   29b1c:	ldc2	0, cr15, [r4, #-80]!	; 0xffffffb0
   29b20:	vst1.8	{d20-d22}, [pc :256], r9
   29b24:			; <UNDEFINED> instruction: 0x4603727a
   29b28:			; <UNDEFINED> instruction: 0xf1034630
   29b2c:	movwcs	r0, #1584	; 0x630
   29b30:			; <UNDEFINED> instruction: 0xf0147166
   29b34:	ldrmi	pc, [r6], -r9, lsr #26
   29b38:			; <UNDEFINED> instruction: 0x4610461f
   29b3c:	rsbcs	r4, r4, #26214400	; 0x1900000
   29b40:			; <UNDEFINED> instruction: 0xf0142300
   29b44:	ldrtmi	pc, [r9], -r1, lsr #26	; <UNPREDICTABLE>
   29b48:	strmi	r2, [r3], -r4, ror #4
   29b4c:			; <UNDEFINED> instruction: 0xf1034630
   29b50:	movwcs	r0, #1584	; 0x630
   29b54:			; <UNDEFINED> instruction: 0xf01471a6
   29b58:			; <UNDEFINED> instruction: 0x4616fd17
   29b5c:			; <UNDEFINED> instruction: 0x4610461f
   29b60:	andcs	r4, sl, #26214400	; 0x1900000
   29b64:			; <UNDEFINED> instruction: 0xf0142300
   29b68:	ldrtmi	pc, [r9], -pc, lsl #26	; <UNPREDICTABLE>
   29b6c:	strmi	r2, [r3], -sl, lsl #4
   29b70:			; <UNDEFINED> instruction: 0xf1034630
   29b74:	movwcs	r0, #1584	; 0x630
   29b78:			; <UNDEFINED> instruction: 0xf01471e6
   29b7c:	eorscc	pc, r0, #320	; 0x140
   29b80:			; <UNDEFINED> instruction: 0xf7ff7222
   29b84:	vqdmulh.s<illegal width 8>	<illegal reg q5.5>, <illegal reg q7.5>, q1
   29b88:	ldmib	r3, {r4, r7, r8, r9, ip, sp, lr}^
   29b8c:	adcsmi	r2, r2, #0, 6
   29b90:	vsra.s64	d20, d27, #64
   29b94:	vhadd.s8	q4, <illegal reg q15.5>, <illegal reg q1.5>
   29b98:	ldmib	r3, {r5, r6, r8, r9, ip, sp, lr}^
   29b9c:	ldrtmi	r2, [r0], -r0, lsl #6
   29ba0:			; <UNDEFINED> instruction: 0xf0144639
   29ba4:			; <UNDEFINED> instruction: 0x4639fcf1
   29ba8:	movtvc	pc, #49679	; 0xc20f	; <UNPREDICTABLE>
   29bac:	movwcs	lr, #2515	; 0x9d3
   29bb0:	ldreq	pc, [r0, #-256]!	; 0xffffff00
   29bb4:	eorvc	r4, r5, r0, lsr r6
   29bb8:	stc2l	0, cr15, [r6], #80	; 0x50
   29bbc:			; <UNDEFINED> instruction: 0x461e4615
   29bc0:			; <UNDEFINED> instruction: 0x46194610
   29bc4:	teqvc	r8, #-268435456	; 0xf0000000	; <UNPREDICTABLE>
   29bc8:	movwcs	lr, #2515	; 0x9d3
   29bcc:	ldc2l	0, cr15, [ip], {20}
   29bd0:			; <UNDEFINED> instruction: 0x46034631
   29bd4:			; <UNDEFINED> instruction: 0xf1034628
   29bd8:	vqrshl.s8	d0, d16, d15
   29bdc:	ldmib	r3, {r2, r5, r8, r9, ip, sp, lr}^
   29be0:	rsbvc	r2, r5, r0, lsl #6
   29be4:	streq	pc, [sl, #-260]	; 0xfffffefc
   29be8:	stc2l	0, cr15, [lr], {20}
   29bec:			; <UNDEFINED> instruction: 0x461f4616
   29bf0:			; <UNDEFINED> instruction: 0x46194610
   29bf4:	addvs	pc, r0, #-1879048188	; 0x90000004
   29bf8:	vsubw.s8	q9, q0, d0
   29bfc:			; <UNDEFINED> instruction: 0xf0140298
   29c00:	ldrtmi	pc, [r9], -r3, asr #25	; <UNPREDICTABLE>
   29c04:	addvs	pc, r0, #-1879048188	; 0x90000004
   29c08:	addseq	pc, r8, #192, 4
   29c0c:	ldrtmi	r4, [r0], -r3, lsl #12
   29c10:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   29c14:	adcvc	r2, r6, r0, lsl #6
   29c18:	ldc2	0, cr15, [r6], #80	; 0x50
   29c1c:			; <UNDEFINED> instruction: 0x461f4616
   29c20:			; <UNDEFINED> instruction: 0x46194610
   29c24:	subcs	pc, r0, #68, 4	; 0x40000004
   29c28:	vsubw.s8	q9, q0, d0
   29c2c:			; <UNDEFINED> instruction: 0xf014020f
   29c30:	ldrtmi	pc, [r9], -fp, lsr #25	; <UNPREDICTABLE>
   29c34:	subcs	pc, r0, #68, 4	; 0x40000004
   29c38:	andeq	pc, pc, #192, 4
   29c3c:	ldrtmi	r4, [r0], -r3, lsl #12
   29c40:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   29c44:	rscvc	r2, r6, r0, lsl #6
   29c48:	ldc2	0, cr15, [lr], {20}
   29c4c:			; <UNDEFINED> instruction: 0x461f4616
   29c50:			; <UNDEFINED> instruction: 0x46194610
   29c54:	adcvs	pc, r0, #72, 4	; 0x80000004
   29c58:	vsubw.s8	q9, q0, d0
   29c5c:			; <UNDEFINED> instruction: 0xf0140201
   29c60:			; <UNDEFINED> instruction: 0x4639fc93
   29c64:	adcvs	pc, r0, #72, 4	; 0x80000004
   29c68:	andeq	pc, r1, #192, 4
   29c6c:	ldrtmi	r4, [r0], -r3, lsl #12
   29c70:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   29c74:			; <UNDEFINED> instruction: 0x71262300
   29c78:	stc2	0, cr15, [r6], {20}
   29c7c:			; <UNDEFINED> instruction: 0x461f4616
   29c80:			; <UNDEFINED> instruction: 0x46194610
   29c84:	andsvc	pc, r0, #536870916	; 0x20000004
   29c88:			; <UNDEFINED> instruction: 0xf0142300
   29c8c:			; <UNDEFINED> instruction: 0x4639fc7d
   29c90:	andsvc	pc, r0, #536870916	; 0x20000004
   29c94:	ldrtmi	r4, [r0], -r3, lsl #12
   29c98:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   29c9c:	cmnvc	r6, r0, lsl #6
   29ca0:	ldc2l	0, cr15, [r2], #-80	; 0xffffffb0
   29ca4:			; <UNDEFINED> instruction: 0x461f4616
   29ca8:			; <UNDEFINED> instruction: 0x46194610
   29cac:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
   29cb0:			; <UNDEFINED> instruction: 0xf0142300
   29cb4:	ldrtmi	pc, [r9], -r9, ror #24	; <UNPREDICTABLE>
   29cb8:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
   29cbc:	ldrtmi	r4, [r0], -r3, lsl #12
   29cc0:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   29cc4:			; <UNDEFINED> instruction: 0x71a62300
   29cc8:	mrrc2	0, 1, pc, lr, cr4	; <UNPREDICTABLE>
   29ccc:			; <UNDEFINED> instruction: 0x461f4616
   29cd0:			; <UNDEFINED> instruction: 0x46194610
   29cd4:	movwcs	r2, #612	; 0x264
   29cd8:	mrrc2	0, 1, pc, r6, cr4	; <UNPREDICTABLE>
   29cdc:	rsbcs	r4, r4, #59768832	; 0x3900000
   29ce0:	ldrtmi	r4, [r0], -r3, lsl #12
   29ce4:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   29ce8:	mvnvc	r2, r0, lsl #6
   29cec:	mcrr2	0, 1, pc, ip, cr4	; <UNPREDICTABLE>
   29cf0:			; <UNDEFINED> instruction: 0x461f4616
   29cf4:			; <UNDEFINED> instruction: 0x46194610
   29cf8:	movwcs	r2, #522	; 0x20a
   29cfc:	mcrr2	0, 1, pc, r4, cr4	; <UNPREDICTABLE>
   29d00:	andcs	r4, sl, #59768832	; 0x3900000
   29d04:	ldrtmi	r4, [r0], -r3, lsl #12
   29d08:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   29d0c:	eorvc	r2, r6, #0, 6
   29d10:	ldc2	0, cr15, [sl], #-80	; 0xffffffb0
   29d14:	rsbvc	r3, r2, #48, 4
   29d18:	blt	1e27d1c <rpl_re_syntax_options@@Base+0x1dba23c>
   29d1c:	movwvs	pc, #527	; 0x20f	; <UNPREDICTABLE>
   29d20:	movwcs	lr, #2515	; 0x9d3
   29d24:			; <UNDEFINED> instruction: 0x41bb42b2
   29d28:	sbcshi	pc, r9, r0, asr #5
   29d2c:	bicpl	pc, r0, #-268435456	; 0xf0000000
   29d30:	movwcs	lr, #2515	; 0x9d3
   29d34:			; <UNDEFINED> instruction: 0x46394630
   29d38:	stc2	0, cr15, [r6], #-80	; 0xffffffb0
   29d3c:	vmin.s8	d4, d15, d25
   29d40:	ldmib	r3, {r4, r5, r7, r8, r9, ip, lr}^
   29d44:			; <UNDEFINED> instruction: 0xf1002300
   29d48:			; <UNDEFINED> instruction: 0x46300530
   29d4c:			; <UNDEFINED> instruction: 0xf0147025
   29d50:			; <UNDEFINED> instruction: 0x4615fc1b
   29d54:			; <UNDEFINED> instruction: 0x4610461e
   29d58:	vmin.s8	d4, d15, d9
   29d5c:	ldmib	r3, {r2, r3, r4, r7, r8, r9, ip, lr}^
   29d60:			; <UNDEFINED> instruction: 0xf0142300
   29d64:			; <UNDEFINED> instruction: 0x4631fc11
   29d68:	strtmi	r4, [r8], -r3, lsl #12
   29d6c:	ldreq	pc, [r0, #-259]!	; 0xfffffefd
   29d70:	orrpl	pc, r4, #-268435456	; 0xf0000000
   29d74:	movwcs	lr, #2515	; 0x9d3
   29d78:			; <UNDEFINED> instruction: 0xf1047065
   29d7c:			; <UNDEFINED> instruction: 0xf014050b
   29d80:	ldrmi	pc, [r6], -r3, lsl #24
   29d84:			; <UNDEFINED> instruction: 0x4610461f
   29d88:	vmin.s8	d4, d15, d9
   29d8c:	ldmib	r3, {r2, r4, r5, r6, r8, r9, ip, lr}^
   29d90:			; <UNDEFINED> instruction: 0xf0142300
   29d94:			; <UNDEFINED> instruction: 0x4639fbf9
   29d98:	ldrtmi	r4, [r0], -r3, lsl #12
   29d9c:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   29da0:	cmppl	ip, #-268435456	; 0xf0000000	; <UNPREDICTABLE>
   29da4:	movwcs	lr, #2515	; 0x9d3
   29da8:			; <UNDEFINED> instruction: 0xf01470a6
   29dac:	ldrmi	pc, [r6], -sp, ror #23
   29db0:			; <UNDEFINED> instruction: 0x4610461f
   29db4:	vmin.s8	d20, d9, d9
   29db8:	movwcs	r6, #640	; 0x280
   29dbc:	addseq	pc, r8, #192, 4
   29dc0:	blx	ff8e5e1a <rpl_re_syntax_options@@Base+0xff87833a>
   29dc4:	vmin.s8	d20, d9, d25
   29dc8:	vsubl.s8	q11, d16, d0
   29dcc:			; <UNDEFINED> instruction: 0x46030298
   29dd0:			; <UNDEFINED> instruction: 0xf1034630
   29dd4:	movwcs	r0, #1584	; 0x630
   29dd8:			; <UNDEFINED> instruction: 0xf01470e6
   29ddc:			; <UNDEFINED> instruction: 0x4616fbd5
   29de0:			; <UNDEFINED> instruction: 0x4610461f
   29de4:	vmin.s8	d20, d4, d9
   29de8:	movwcs	r2, #576	; 0x240
   29dec:	andeq	pc, pc, #192, 4
   29df0:	blx	ff2e5e4a <rpl_re_syntax_options@@Base+0xff27836a>
   29df4:	vmin.s8	d20, d4, d25
   29df8:	vmlal.s<illegal width 8>	q9, d0, d0[0]
   29dfc:	strmi	r0, [r3], -pc, lsl #4
   29e00:			; <UNDEFINED> instruction: 0xf1034630
   29e04:	movwcs	r0, #1584	; 0x630
   29e08:			; <UNDEFINED> instruction: 0xf0147126
   29e0c:			; <UNDEFINED> instruction: 0x4616fbbd
   29e10:			; <UNDEFINED> instruction: 0x4610461f
   29e14:	vmin.s8	d20, d8, d9
   29e18:	movwcs	r6, #672	; 0x2a0
   29e1c:	andeq	pc, r1, #192, 4
   29e20:	blx	fece5e7a <rpl_re_syntax_options@@Base+0xfec7839a>
   29e24:	vmin.s8	d20, d8, d25
   29e28:	vsubl.s8	q11, d16, d16
   29e2c:	strmi	r0, [r3], -r1, lsl #4
   29e30:			; <UNDEFINED> instruction: 0xf1034630
   29e34:	movwcs	r0, #1584	; 0x630
   29e38:			; <UNDEFINED> instruction: 0xf0147166
   29e3c:	ldrmi	pc, [r6], -r5, lsr #23
   29e40:			; <UNDEFINED> instruction: 0x4610461f
   29e44:	vmin.s8	d20, d2, d9
   29e48:	movwcs	r7, #528	; 0x210
   29e4c:	blx	fe765ea6 <rpl_re_syntax_options@@Base+0xfe6f83c6>
   29e50:	vmin.s8	d20, d2, d25
   29e54:			; <UNDEFINED> instruction: 0x46037210
   29e58:			; <UNDEFINED> instruction: 0xf1034630
   29e5c:	movwcs	r0, #1584	; 0x630
   29e60:			; <UNDEFINED> instruction: 0xf01471a6
   29e64:			; <UNDEFINED> instruction: 0x4616fb91
   29e68:			; <UNDEFINED> instruction: 0x4610461f
   29e6c:	vst1.8	{d20-d22}, [pc :64], r9
   29e70:	movwcs	r7, #634	; 0x27a
   29e74:	blx	fe265ece <rpl_re_syntax_options@@Base+0xfe1f83ee>
   29e78:	vst1.8	{d20-d22}, [pc :256], r9
   29e7c:			; <UNDEFINED> instruction: 0x4603727a
   29e80:			; <UNDEFINED> instruction: 0xf1034630
   29e84:	movwcs	r0, #1584	; 0x630
   29e88:			; <UNDEFINED> instruction: 0xf01471e6
   29e8c:			; <UNDEFINED> instruction: 0x4616fb7d
   29e90:			; <UNDEFINED> instruction: 0x4610461f
   29e94:	rsbcs	r4, r4, #26214400	; 0x1900000
   29e98:			; <UNDEFINED> instruction: 0xf0142300
   29e9c:			; <UNDEFINED> instruction: 0x4639fb75
   29ea0:	strmi	r2, [r3], -r4, ror #4
   29ea4:			; <UNDEFINED> instruction: 0xf1034630
   29ea8:	movwcs	r0, #1584	; 0x630
   29eac:			; <UNDEFINED> instruction: 0xf0147226
   29eb0:	ldrmi	pc, [r6], -fp, ror #22
   29eb4:			; <UNDEFINED> instruction: 0x4610461f
   29eb8:	andcs	r4, sl, #26214400	; 0x1900000
   29ebc:			; <UNDEFINED> instruction: 0xf0142300
   29ec0:	ldrtmi	pc, [r9], -r3, ror #22	; <UNPREDICTABLE>
   29ec4:	strmi	r2, [r3], -sl, lsl #4
   29ec8:			; <UNDEFINED> instruction: 0xf1034630
   29ecc:	movwcs	r0, #1584	; 0x630
   29ed0:			; <UNDEFINED> instruction: 0xf0147266
   29ed4:	eorscc	pc, r0, #91136	; 0x16400
   29ed8:			; <UNDEFINED> instruction: 0xf7ff72a2
   29edc:	vmul.i8	d11, d31, d6
   29ee0:	ldmib	r3, {r3, r6, r8, r9, lr}^
   29ee4:	adcsmi	r2, r2, #0, 6
   29ee8:	vsra.s64	d20, d27, #64
   29eec:	mvnsge	r8, #231	; 0xe7
   29ef0:	movwcs	lr, #2515	; 0x9d3
   29ef4:			; <UNDEFINED> instruction: 0x46394630
   29ef8:	blx	11e5f52 <rpl_re_syntax_options@@Base+0x1178472>
   29efc:	mvnsge	r4, #59768832	; 0x3900000
   29f00:	movwcs	lr, #2515	; 0x9d3
   29f04:	ldreq	pc, [r0, #-256]!	; 0xffffff00
   29f08:	eorvc	r4, r5, r0, lsr r6
   29f0c:	blx	f65f66 <rpl_re_syntax_options@@Base+0xef8486>
   29f10:			; <UNDEFINED> instruction: 0x461e4615
   29f14:			; <UNDEFINED> instruction: 0x46194610
   29f18:	ldmib	r3, {r0, r2, r4, r5, r6, r7, r8, r9, sp, pc}^
   29f1c:			; <UNDEFINED> instruction: 0xf0142300
   29f20:			; <UNDEFINED> instruction: 0x4631fb33
   29f24:	strtmi	r4, [r8], -r3, lsl #12
   29f28:	ldreq	pc, [r0, #-259]!	; 0xfffffefd
   29f2c:	ldmib	r3, {r4, r5, r6, r7, r8, r9, sp, pc}^
   29f30:	rsbvc	r2, r5, r0, lsl #6
   29f34:	streq	pc, [ip, #-260]	; 0xfffffefc
   29f38:	blx	9e5f92 <rpl_re_syntax_options@@Base+0x9784b2>
   29f3c:			; <UNDEFINED> instruction: 0x461f4616
   29f40:			; <UNDEFINED> instruction: 0x46194610
   29f44:	ldmib	r3, {r2, r3, r5, r6, r7, r8, r9, sp, pc}^
   29f48:			; <UNDEFINED> instruction: 0xf0142300
   29f4c:			; <UNDEFINED> instruction: 0x4639fb1d
   29f50:	ldrtmi	r4, [r0], -r3, lsl #12
   29f54:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   29f58:	ldmib	r3, {r0, r1, r2, r5, r6, r7, r8, r9, sp, pc}^
   29f5c:	adcvc	r2, r6, r0, lsl #6
   29f60:	blx	4e5fba <rpl_re_syntax_options@@Base+0x4784da>
   29f64:			; <UNDEFINED> instruction: 0x461f4616
   29f68:			; <UNDEFINED> instruction: 0x46194610
   29f6c:	ldmib	r3, {r2, r5, r6, r7, r8, r9, sp, pc}^
   29f70:			; <UNDEFINED> instruction: 0xf0142300
   29f74:	ldrtmi	pc, [r9], -r9, lsl #22	; <UNPREDICTABLE>
   29f78:	ldrtmi	r4, [r0], -r3, lsl #12
   29f7c:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   29f80:	ldmib	r3, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sp, pc}^
   29f84:	rscvc	r2, r6, r0, lsl #6
   29f88:	blx	fffe5fe0 <rpl_re_syntax_options@@Base+0xfff78500>
   29f8c:			; <UNDEFINED> instruction: 0x461f4616
   29f90:			; <UNDEFINED> instruction: 0x46194610
   29f94:	addvs	pc, r0, #-1879048188	; 0x90000004
   29f98:	vsubw.s8	q9, q0, d0
   29f9c:			; <UNDEFINED> instruction: 0xf0140298
   29fa0:			; <UNDEFINED> instruction: 0x4639faf3
   29fa4:	addvs	pc, r0, #-1879048188	; 0x90000004
   29fa8:	addseq	pc, r8, #192, 4
   29fac:	ldrtmi	r4, [r0], -r3, lsl #12
   29fb0:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   29fb4:			; <UNDEFINED> instruction: 0x71262300
   29fb8:	blx	ff9e6010 <rpl_re_syntax_options@@Base+0xff978530>
   29fbc:			; <UNDEFINED> instruction: 0x461f4616
   29fc0:			; <UNDEFINED> instruction: 0x46194610
   29fc4:	subcs	pc, r0, #68, 4	; 0x40000004
   29fc8:	vsubw.s8	q9, q0, d0
   29fcc:			; <UNDEFINED> instruction: 0xf014020f
   29fd0:			; <UNDEFINED> instruction: 0x4639fadb
   29fd4:	subcs	pc, r0, #68, 4	; 0x40000004
   29fd8:	andeq	pc, pc, #192, 4
   29fdc:	ldrtmi	r4, [r0], -r3, lsl #12
   29fe0:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   29fe4:	cmnvc	r6, r0, lsl #6
   29fe8:	blx	ff3e6040 <rpl_re_syntax_options@@Base+0xff378560>
   29fec:			; <UNDEFINED> instruction: 0x461f4616
   29ff0:			; <UNDEFINED> instruction: 0x46194610
   29ff4:	adcvs	pc, r0, #72, 4	; 0x80000004
   29ff8:	vsubw.s8	q9, q0, d0
   29ffc:			; <UNDEFINED> instruction: 0xf0140201
   2a000:	ldrtmi	pc, [r9], -r3, asr #21	; <UNPREDICTABLE>
   2a004:	adcvs	pc, r0, #72, 4	; 0x80000004
   2a008:	andeq	pc, r1, #192, 4
   2a00c:	ldrtmi	r4, [r0], -r3, lsl #12
   2a010:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a014:			; <UNDEFINED> instruction: 0x71a62300
   2a018:	blx	fede6070 <rpl_re_syntax_options@@Base+0xfed78590>
   2a01c:			; <UNDEFINED> instruction: 0x461f4616
   2a020:			; <UNDEFINED> instruction: 0x46194610
   2a024:	andsvc	pc, r0, #536870916	; 0x20000004
   2a028:			; <UNDEFINED> instruction: 0xf0142300
   2a02c:	ldrtmi	pc, [r9], -sp, lsr #21	; <UNPREDICTABLE>
   2a030:	andsvc	pc, r0, #536870916	; 0x20000004
   2a034:	ldrtmi	r4, [r0], -r3, lsl #12
   2a038:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a03c:	mvnvc	r2, r0, lsl #6
   2a040:	blx	fe8e6098 <rpl_re_syntax_options@@Base+0xfe8785b8>
   2a044:			; <UNDEFINED> instruction: 0x461f4616
   2a048:			; <UNDEFINED> instruction: 0x46194610
   2a04c:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
   2a050:			; <UNDEFINED> instruction: 0xf0142300
   2a054:			; <UNDEFINED> instruction: 0x4639fa99
   2a058:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
   2a05c:	ldrtmi	r4, [r0], -r3, lsl #12
   2a060:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a064:	eorvc	r2, r6, #0, 6
   2a068:	blx	fe3e60c0 <rpl_re_syntax_options@@Base+0xfe3785e0>
   2a06c:			; <UNDEFINED> instruction: 0x461f4616
   2a070:			; <UNDEFINED> instruction: 0x46194610
   2a074:	movwcs	r2, #612	; 0x264
   2a078:	blx	fe1e60d0 <rpl_re_syntax_options@@Base+0xfe1785f0>
   2a07c:	rsbcs	r4, r4, #59768832	; 0x3900000
   2a080:	ldrtmi	r4, [r0], -r3, lsl #12
   2a084:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a088:	rsbvc	r2, r6, #0, 6
   2a08c:	blx	1f660e4 <rpl_re_syntax_options@@Base+0x1ef8604>
   2a090:			; <UNDEFINED> instruction: 0x461f4616
   2a094:			; <UNDEFINED> instruction: 0x46194610
   2a098:	movwcs	r2, #522	; 0x20a
   2a09c:	blx	1d660f4 <rpl_re_syntax_options@@Base+0x1cf8614>
   2a0a0:	andcs	r4, sl, #59768832	; 0x3900000
   2a0a4:	ldrtmi	r4, [r0], -r3, lsl #12
   2a0a8:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a0ac:	adcvc	r2, r6, #0, 6
   2a0b0:	blx	1ae6108 <rpl_re_syntax_options@@Base+0x1a78628>
   2a0b4:	rscvc	r3, r2, #48, 4
   2a0b8:	stmialt	r7!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2a0bc:	ldmib	r3, {r2, r3, r4, r7, r8, r9, sp, pc}^
   2a0c0:	adcsmi	r2, r2, #0, 6
   2a0c4:	vsra.s64	d20, d27, #64
   2a0c8:	orrge	r8, r5, #-1073741811	; 0xc000000d
   2a0cc:	movwcs	lr, #2515	; 0x9d3
   2a0d0:			; <UNDEFINED> instruction: 0x46394630
   2a0d4:	blx	166612c <rpl_re_syntax_options@@Base+0x15f864c>
   2a0d8:	orrge	r4, r1, #59768832	; 0x3900000
   2a0dc:	movwcs	lr, #2515	; 0x9d3
   2a0e0:	ldreq	pc, [r0, #-256]!	; 0xffffff00
   2a0e4:	eorvc	r4, r5, r0, lsr r6
   2a0e8:	blx	13e6140 <rpl_re_syntax_options@@Base+0x1378660>
   2a0ec:			; <UNDEFINED> instruction: 0x461e4615
   2a0f0:			; <UNDEFINED> instruction: 0x46194610
   2a0f4:	ldmib	r3, {r2, r3, r4, r5, r6, r8, r9, sp, pc}^
   2a0f8:			; <UNDEFINED> instruction: 0xf0142300
   2a0fc:	ldrtmi	pc, [r1], -r5, asr #20	; <UNPREDICTABLE>
   2a100:	strtmi	r4, [r8], -r3, lsl #12
   2a104:	ldreq	pc, [r0, #-259]!	; 0xfffffefd
   2a108:	ldmib	r3, {r0, r1, r2, r4, r5, r6, r8, r9, sp, pc}^
   2a10c:	rsbvc	r2, r5, r0, lsl #6
   2a110:	streq	pc, [sp, #-260]	; 0xfffffefc
   2a114:	blx	e6616c <rpl_re_syntax_options@@Base+0xdf868c>
   2a118:			; <UNDEFINED> instruction: 0x461f4616
   2a11c:			; <UNDEFINED> instruction: 0x46194610
   2a120:	ldmib	r3, {r0, r1, r4, r5, r6, r8, r9, sp, pc}^
   2a124:			; <UNDEFINED> instruction: 0xf0142300
   2a128:	ldrtmi	pc, [r9], -pc, lsr #20	; <UNPREDICTABLE>
   2a12c:	ldrtmi	r4, [r0], -r3, lsl #12
   2a130:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a134:	ldmib	r3, {r1, r2, r3, r5, r6, r8, r9, sp, pc}^
   2a138:	adcvc	r2, r6, r0, lsl #6
   2a13c:	blx	966194 <rpl_re_syntax_options@@Base+0x8f86b4>
   2a140:			; <UNDEFINED> instruction: 0x461f4616
   2a144:			; <UNDEFINED> instruction: 0x46194610
   2a148:	ldmib	r3, {r0, r1, r3, r5, r6, r8, r9, sp, pc}^
   2a14c:			; <UNDEFINED> instruction: 0xf0142300
   2a150:			; <UNDEFINED> instruction: 0x4639fa1b
   2a154:	ldrtmi	r4, [r0], -r3, lsl #12
   2a158:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a15c:	ldmib	r3, {r1, r2, r5, r6, r8, r9, sp, pc}^
   2a160:	rscvc	r2, r6, r0, lsl #6
   2a164:	blx	4661bc <rpl_re_syntax_options@@Base+0x3f86dc>
   2a168:			; <UNDEFINED> instruction: 0x461f4616
   2a16c:			; <UNDEFINED> instruction: 0x46194610
   2a170:	ldmib	r3, {r0, r1, r5, r6, r8, r9, sp, pc}^
   2a174:			; <UNDEFINED> instruction: 0xf0142300
   2a178:	ldrtmi	pc, [r9], -r7, lsl #20	; <UNPREDICTABLE>
   2a17c:	ldrtmi	r4, [r0], -r3, lsl #12
   2a180:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a184:	ldmib	r3, {r1, r2, r3, r4, r6, r8, r9, sp, pc}^
   2a188:			; <UNDEFINED> instruction: 0x71262300
   2a18c:			; <UNDEFINED> instruction: 0xf9fcf014
   2a190:			; <UNDEFINED> instruction: 0x461f4616
   2a194:			; <UNDEFINED> instruction: 0x46194610
   2a198:	addvs	pc, r0, #-1879048188	; 0x90000004
   2a19c:	vsubw.s8	q9, q0, d0
   2a1a0:			; <UNDEFINED> instruction: 0xf0140298
   2a1a4:			; <UNDEFINED> instruction: 0x4639f9f1
   2a1a8:	addvs	pc, r0, #-1879048188	; 0x90000004
   2a1ac:	addseq	pc, r8, #192, 4
   2a1b0:	ldrtmi	r4, [r0], -r3, lsl #12
   2a1b4:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a1b8:	cmnvc	r6, r0, lsl #6
   2a1bc:			; <UNDEFINED> instruction: 0xf9e4f014
   2a1c0:			; <UNDEFINED> instruction: 0x461f4616
   2a1c4:			; <UNDEFINED> instruction: 0x46194610
   2a1c8:	subcs	pc, r0, #68, 4	; 0x40000004
   2a1cc:	vsubw.s8	q9, q0, d0
   2a1d0:			; <UNDEFINED> instruction: 0xf014020f
   2a1d4:			; <UNDEFINED> instruction: 0x4639f9d9
   2a1d8:	subcs	pc, r0, #68, 4	; 0x40000004
   2a1dc:	andeq	pc, pc, #192, 4
   2a1e0:	ldrtmi	r4, [r0], -r3, lsl #12
   2a1e4:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a1e8:			; <UNDEFINED> instruction: 0x71a62300
   2a1ec:			; <UNDEFINED> instruction: 0xf9ccf014
   2a1f0:			; <UNDEFINED> instruction: 0x461f4616
   2a1f4:			; <UNDEFINED> instruction: 0x46194610
   2a1f8:	adcvs	pc, r0, #72, 4	; 0x80000004
   2a1fc:	vsubw.s8	q9, q0, d0
   2a200:			; <UNDEFINED> instruction: 0xf0140201
   2a204:	ldrtmi	pc, [r9], -r1, asr #19	; <UNPREDICTABLE>
   2a208:	adcvs	pc, r0, #72, 4	; 0x80000004
   2a20c:	andeq	pc, r1, #192, 4
   2a210:	ldrtmi	r4, [r0], -r3, lsl #12
   2a214:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a218:	mvnvc	r2, r0, lsl #6
   2a21c:			; <UNDEFINED> instruction: 0xf9b4f014
   2a220:			; <UNDEFINED> instruction: 0x461f4616
   2a224:			; <UNDEFINED> instruction: 0x46194610
   2a228:	andsvc	pc, r0, #536870916	; 0x20000004
   2a22c:			; <UNDEFINED> instruction: 0xf0142300
   2a230:	ldrtmi	pc, [r9], -fp, lsr #19	; <UNPREDICTABLE>
   2a234:	andsvc	pc, r0, #536870916	; 0x20000004
   2a238:	ldrtmi	r4, [r0], -r3, lsl #12
   2a23c:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a240:	eorvc	r2, r6, #0, 6
   2a244:			; <UNDEFINED> instruction: 0xf9a0f014
   2a248:			; <UNDEFINED> instruction: 0x461f4616
   2a24c:			; <UNDEFINED> instruction: 0x46194610
   2a250:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
   2a254:			; <UNDEFINED> instruction: 0xf0142300
   2a258:			; <UNDEFINED> instruction: 0x4639f997
   2a25c:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
   2a260:	ldrtmi	r4, [r0], -r3, lsl #12
   2a264:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a268:	rsbvc	r2, r6, #0, 6
   2a26c:			; <UNDEFINED> instruction: 0xf98cf014
   2a270:			; <UNDEFINED> instruction: 0x461f4616
   2a274:			; <UNDEFINED> instruction: 0x46194610
   2a278:	movwcs	r2, #612	; 0x264
   2a27c:			; <UNDEFINED> instruction: 0xf984f014
   2a280:	rsbcs	r4, r4, #59768832	; 0x3900000
   2a284:	ldrtmi	r4, [r0], -r3, lsl #12
   2a288:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a28c:	adcvc	r2, r6, #0, 6
   2a290:			; <UNDEFINED> instruction: 0xf97af014
   2a294:			; <UNDEFINED> instruction: 0x461f4616
   2a298:			; <UNDEFINED> instruction: 0x46194610
   2a29c:	movwcs	r2, #522	; 0x20a
   2a2a0:			; <UNDEFINED> instruction: 0xf972f014
   2a2a4:	andcs	r4, sl, #59768832	; 0x3900000
   2a2a8:	ldrtmi	r4, [r0], -r3, lsl #12
   2a2ac:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a2b0:	rscvc	r2, r6, #0, 6
   2a2b4:			; <UNDEFINED> instruction: 0xf968f014
   2a2b8:			; <UNDEFINED> instruction: 0x73223230
   2a2bc:	svclt	0x00a5f7fe
   2a2c0:	stcpl	0, cr0, [sl]
   2a2c4:	smceq	13400	; 0x3458
   2a2c8:	svcvs	0x00c10000
   2a2cc:	strdeq	r8, [r3], -r2	; <UNPREDICTABLE>
   2a2d0:	strbge	r8, [r6], #0
   2a2d4:	andeq	r8, r3, lr, ror sp
   2a2d8:	cdpmi	0, 7, cr10, cr2, cr0, {0}
   2a2dc:	andeq	r0, r0, r8, lsl r9
   2a2e0:	strtle	r1, [r5], #0
   2a2e4:	andeq	r0, r0, r8, ror #1
   2a2e8:	ldmdami	r6!, {fp, sp, lr, pc}^
   2a2ec:	andeq	r0, r0, r7, lsl r0
   2a2f0:	strpl	lr, [fp], #-1024	; 0xfffffc00
   2a2f4:	andeq	r0, r0, r2
   2a2f8:	blcc	fe6dcb00 <rpl_re_syntax_options@@Base+0xfe66f020>
   2a2fc:	andeq	r0, r0, r0
   2a300:	ldrbeq	lr, [r5, #256]!	; 0x100
   2a304:	andeq	r0, r0, r0
   2a308:	ldrbeq	lr, [r5, #255]!	; 0xff
   2a30c:	andeq	r0, r0, r0
   2a310:	blcc	fe6dcb14 <rpl_re_syntax_options@@Base+0xfe66f034>
   2a314:	andeq	r0, r0, r0
   2a318:	strpl	lr, [fp], #-1023	; 0xfffffc01
   2a31c:	andeq	r0, r0, r2
   2a320:	ldmdami	r6!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   2a324:	andeq	r0, r0, r7, lsl r0
   2a328:	strtle	r0, [r5], #4095	; 0xfff
   2a32c:	andeq	r0, r0, r8, ror #1
   2a330:	mrcmi	15, 3, r9, cr2, cr15, {7}
   2a334:	andeq	r0, r0, r8, lsl r9
   2a338:	stmmi	r0, {r0, r1, r2, r3, r6, sl, ip, sp, lr, pc}
   2a33c:	ldmdaeq	sl!, {r0, r6, r7, r9, ip, sp, lr, pc}^
   2a340:			; <UNDEFINED> instruction: 0xf6454546
   2a344:	bl	1df4b18 <rpl_re_syntax_options@@Base+0x1d87038>
   2a348:	vsubw.s8	q0, q0, d9
   2a34c:			; <UNDEFINED> instruction: 0xf60f811b
   2a350:	ldmib	r3, {r4, r5, r6, r7, r8, r9, lr}^
   2a354:	ldrtmi	r2, [r0], -r0, lsl #6
   2a358:			; <UNDEFINED> instruction: 0xf0144639
   2a35c:			; <UNDEFINED> instruction: 0x4639f915
   2a360:	bicsmi	pc, ip, #15728640	; 0xf00000
   2a364:	movwcs	lr, #2515	; 0x9d3
   2a368:	ldreq	pc, [r0, #-256]!	; 0xffffff00
   2a36c:	eorvc	r4, r5, r0, lsr r6
   2a370:			; <UNDEFINED> instruction: 0xf90af014
   2a374:			; <UNDEFINED> instruction: 0x461e4615
   2a378:			; <UNDEFINED> instruction: 0x46194610
   2a37c:	bicmi	pc, r8, #15728640	; 0xf00000
   2a380:	movwcs	lr, #2515	; 0x9d3
   2a384:			; <UNDEFINED> instruction: 0xf900f014
   2a388:			; <UNDEFINED> instruction: 0x46034631
   2a38c:			; <UNDEFINED> instruction: 0xf1034628
   2a390:			; <UNDEFINED> instruction: 0xf60f0530
   2a394:	ldmib	r3, {r2, r4, r5, r7, r8, r9, lr}^
   2a398:	rsbvc	r2, r5, r0, lsl #6
   2a39c:	streq	pc, [lr, #-260]	; 0xfffffefc
   2a3a0:			; <UNDEFINED> instruction: 0xf8f2f014
   2a3a4:			; <UNDEFINED> instruction: 0x461f4616
   2a3a8:			; <UNDEFINED> instruction: 0x46194610
   2a3ac:	movmi	pc, #15728640	; 0xf00000
   2a3b0:	movwcs	lr, #2515	; 0x9d3
   2a3b4:			; <UNDEFINED> instruction: 0xf8e8f014
   2a3b8:			; <UNDEFINED> instruction: 0x46034639
   2a3bc:			; <UNDEFINED> instruction: 0xf1034630
   2a3c0:			; <UNDEFINED> instruction: 0xf60f0630
   2a3c4:	ldmib	r3, {r2, r3, r7, r8, r9, lr}^
   2a3c8:	adcvc	r2, r6, r0, lsl #6
   2a3cc:			; <UNDEFINED> instruction: 0xf8dcf014
   2a3d0:			; <UNDEFINED> instruction: 0x461f4616
   2a3d4:			; <UNDEFINED> instruction: 0x46194610
   2a3d8:	cmnmi	ip, #15728640	; 0xf00000	; <UNPREDICTABLE>
   2a3dc:	movwcs	lr, #2515	; 0x9d3
   2a3e0:			; <UNDEFINED> instruction: 0xf8d2f014
   2a3e4:			; <UNDEFINED> instruction: 0x46034639
   2a3e8:			; <UNDEFINED> instruction: 0xf1034630
   2a3ec:			; <UNDEFINED> instruction: 0xf60f0630
   2a3f0:	ldmib	r3, {r3, r5, r6, r8, r9, lr}^
   2a3f4:	rscvc	r2, r6, r0, lsl #6
   2a3f8:			; <UNDEFINED> instruction: 0xf8c6f014
   2a3fc:			; <UNDEFINED> instruction: 0x461f4616
   2a400:			; <UNDEFINED> instruction: 0x46194610
   2a404:	cmpmi	r8, #15728640	; 0xf00000	; <UNPREDICTABLE>
   2a408:	movwcs	lr, #2515	; 0x9d3
   2a40c:			; <UNDEFINED> instruction: 0xf8bcf014
   2a410:			; <UNDEFINED> instruction: 0x46034639
   2a414:			; <UNDEFINED> instruction: 0xf1034630
   2a418:			; <UNDEFINED> instruction: 0xf60f0630
   2a41c:	ldmib	r3, {r2, r6, r8, r9, lr}^
   2a420:			; <UNDEFINED> instruction: 0x71262300
   2a424:			; <UNDEFINED> instruction: 0xf8b0f014
   2a428:			; <UNDEFINED> instruction: 0x461f4616
   2a42c:			; <UNDEFINED> instruction: 0x46194610
   2a430:	teqmi	r4, #15728640	; 0xf00000	; <UNPREDICTABLE>
   2a434:	movwcs	lr, #2515	; 0x9d3
   2a438:			; <UNDEFINED> instruction: 0xf8a6f014
   2a43c:			; <UNDEFINED> instruction: 0x46034639
   2a440:			; <UNDEFINED> instruction: 0xf1034630
   2a444:			; <UNDEFINED> instruction: 0xf60f0630
   2a448:	ldmib	r3, {r5, r8, r9, lr}^
   2a44c:	cmnvc	r6, r0, lsl #6
   2a450:			; <UNDEFINED> instruction: 0xf89af014
   2a454:			; <UNDEFINED> instruction: 0x461f4616
   2a458:			; <UNDEFINED> instruction: 0x46194610
   2a45c:	addvs	pc, r0, #-1879048188	; 0x90000004
   2a460:	vsubw.s8	q9, q0, d0
   2a464:			; <UNDEFINED> instruction: 0xf0140298
   2a468:	ldrtmi	pc, [r9], -pc, lsl #17	; <UNPREDICTABLE>
   2a46c:	addvs	pc, r0, #-1879048188	; 0x90000004
   2a470:	addseq	pc, r8, #192, 4
   2a474:	ldrtmi	r4, [r0], -r3, lsl #12
   2a478:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a47c:			; <UNDEFINED> instruction: 0x71a62300
   2a480:			; <UNDEFINED> instruction: 0xf882f014
   2a484:			; <UNDEFINED> instruction: 0x461f4616
   2a488:			; <UNDEFINED> instruction: 0x46194610
   2a48c:	subcs	pc, r0, #68, 4	; 0x40000004
   2a490:	vsubw.s8	q9, q0, d0
   2a494:			; <UNDEFINED> instruction: 0xf014020f
   2a498:			; <UNDEFINED> instruction: 0x4639f877
   2a49c:	subcs	pc, r0, #68, 4	; 0x40000004
   2a4a0:	andeq	pc, pc, #192, 4
   2a4a4:	ldrtmi	r4, [r0], -r3, lsl #12
   2a4a8:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a4ac:	mvnvc	r2, r0, lsl #6
   2a4b0:			; <UNDEFINED> instruction: 0xf86af014
   2a4b4:			; <UNDEFINED> instruction: 0x461f4616
   2a4b8:			; <UNDEFINED> instruction: 0x46194610
   2a4bc:	adcvs	pc, r0, #72, 4	; 0x80000004
   2a4c0:	vsubw.s8	q9, q0, d0
   2a4c4:			; <UNDEFINED> instruction: 0xf0140201
   2a4c8:			; <UNDEFINED> instruction: 0x4639f85f
   2a4cc:	adcvs	pc, r0, #72, 4	; 0x80000004
   2a4d0:	andeq	pc, r1, #192, 4
   2a4d4:	ldrtmi	r4, [r0], -r3, lsl #12
   2a4d8:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a4dc:	eorvc	r2, r6, #0, 6
   2a4e0:			; <UNDEFINED> instruction: 0xf852f014
   2a4e4:			; <UNDEFINED> instruction: 0x461f4616
   2a4e8:			; <UNDEFINED> instruction: 0x46194610
   2a4ec:	andsvc	pc, r0, #536870916	; 0x20000004
   2a4f0:			; <UNDEFINED> instruction: 0xf0142300
   2a4f4:	ldrtmi	pc, [r9], -r9, asr #16	; <UNPREDICTABLE>
   2a4f8:	andsvc	pc, r0, #536870916	; 0x20000004
   2a4fc:	ldrtmi	r4, [r0], -r3, lsl #12
   2a500:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a504:	rsbvc	r2, r6, #0, 6
   2a508:			; <UNDEFINED> instruction: 0xf83ef014
   2a50c:			; <UNDEFINED> instruction: 0x461f4616
   2a510:			; <UNDEFINED> instruction: 0x46194610
   2a514:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
   2a518:			; <UNDEFINED> instruction: 0xf0142300
   2a51c:			; <UNDEFINED> instruction: 0x4639f835
   2a520:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
   2a524:	ldrtmi	r4, [r0], -r3, lsl #12
   2a528:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a52c:	adcvc	r2, r6, #0, 6
   2a530:			; <UNDEFINED> instruction: 0xf82af014
   2a534:			; <UNDEFINED> instruction: 0x461f4616
   2a538:			; <UNDEFINED> instruction: 0x46194610
   2a53c:	movwcs	r2, #612	; 0x264
   2a540:			; <UNDEFINED> instruction: 0xf822f014
   2a544:	rsbcs	r4, r4, #59768832	; 0x3900000
   2a548:	ldrtmi	r4, [r0], -r3, lsl #12
   2a54c:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a550:	rscvc	r2, r6, #0, 6
   2a554:			; <UNDEFINED> instruction: 0xf818f014
   2a558:			; <UNDEFINED> instruction: 0x461f4616
   2a55c:			; <UNDEFINED> instruction: 0x46194610
   2a560:	movwcs	r2, #522	; 0x20a
   2a564:			; <UNDEFINED> instruction: 0xf810f014
   2a568:	andcs	r4, sl, #59768832	; 0x3900000
   2a56c:	ldrtmi	r4, [r0], -r3, lsl #12
   2a570:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a574:			; <UNDEFINED> instruction: 0x73262300
   2a578:			; <UNDEFINED> instruction: 0xf806f014
   2a57c:	cmnvc	r2, #48, 4
   2a580:	mcrlt	7, 2, pc, cr3, cr14, {7}	; <UNPREDICTABLE>
   2a584:	mvncs	pc, #15728640	; 0xf00000
   2a588:	movwcs	lr, #2515	; 0x9d3
   2a58c:			; <UNDEFINED> instruction: 0x41bb42b2
   2a590:	smlawthi	sp, r0, r2, pc	; <UNPREDICTABLE>
   2a594:	strbmi	r4, [fp], -r2, asr #12
   2a598:			; <UNDEFINED> instruction: 0x46394630
   2a59c:			; <UNDEFINED> instruction: 0xfff4f013
   2a5a0:			; <UNDEFINED> instruction: 0x46424639
   2a5a4:			; <UNDEFINED> instruction: 0xf100464b
   2a5a8:			; <UNDEFINED> instruction: 0x46300530
   2a5ac:			; <UNDEFINED> instruction: 0xf0137025
   2a5b0:	ldrmi	pc, [r5], -fp, ror #31
   2a5b4:			; <UNDEFINED> instruction: 0x4610461e
   2a5b8:			; <UNDEFINED> instruction: 0xf60f4619
   2a5bc:	ldmib	r3, {r2, r7, r8, r9, sp}^
   2a5c0:			; <UNDEFINED> instruction: 0xf0132300
   2a5c4:	ldrtmi	pc, [r1], -r1, ror #31	; <UNPREDICTABLE>
   2a5c8:	strtmi	r4, [r8], -r3, lsl #12
   2a5cc:	ldreq	pc, [r0, #-259]!	; 0xfffffefd
   2a5d0:	msrcs	SPSR_fs, #15728640	; 0xf00000
   2a5d4:	movwcs	lr, #2515	; 0x9d3
   2a5d8:			; <UNDEFINED> instruction: 0xf1047065
   2a5dc:			; <UNDEFINED> instruction: 0xf013050f
   2a5e0:			; <UNDEFINED> instruction: 0x4616ffd3
   2a5e4:			; <UNDEFINED> instruction: 0x4610461f
   2a5e8:			; <UNDEFINED> instruction: 0xf60f4619
   2a5ec:	ldmib	r3, {r2, r3, r4, r6, r8, r9, sp}^
   2a5f0:			; <UNDEFINED> instruction: 0xf0132300
   2a5f4:	ldrtmi	pc, [r9], -r9, asr #31	; <UNPREDICTABLE>
   2a5f8:	ldrtmi	r4, [r0], -r3, lsl #12
   2a5fc:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a600:	movtcs	pc, #17935	; 0x460f	; <UNPREDICTABLE>
   2a604:	movwcs	lr, #2515	; 0x9d3
   2a608:			; <UNDEFINED> instruction: 0xf01370a6
   2a60c:			; <UNDEFINED> instruction: 0x4616ffbd
   2a610:			; <UNDEFINED> instruction: 0x4610461f
   2a614:			; <UNDEFINED> instruction: 0xf60f4619
   2a618:	ldmib	r3, {r3, r4, r5, r8, r9, sp}^
   2a61c:			; <UNDEFINED> instruction: 0xf0132300
   2a620:			; <UNDEFINED> instruction: 0x4639ffb3
   2a624:	ldrtmi	r4, [r0], -r3, lsl #12
   2a628:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a62c:	msrcs	CPSR_, #15728640	; 0xf00000
   2a630:	movwcs	lr, #2515	; 0x9d3
   2a634:			; <UNDEFINED> instruction: 0xf01370e6
   2a638:	ldrmi	pc, [r6], -r7, lsr #31
   2a63c:			; <UNDEFINED> instruction: 0x4610461f
   2a640:			; <UNDEFINED> instruction: 0xf60f4619
   2a644:	ldmib	r3, {r2, r4, r8, r9, sp}^
   2a648:			; <UNDEFINED> instruction: 0xf0132300
   2a64c:	shadd8mi	pc, r9, sp	; <UNPREDICTABLE>
   2a650:	ldrtmi	r4, [r0], -r3, lsl #12
   2a654:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a658:	mvnsne	pc, #15728640	; 0xf00000
   2a65c:	movwcs	lr, #2515	; 0x9d3
   2a660:			; <UNDEFINED> instruction: 0xf0137126
   2a664:	sadd8mi	pc, r6, r1	; <UNPREDICTABLE>
   2a668:			; <UNDEFINED> instruction: 0x4610461f
   2a66c:			; <UNDEFINED> instruction: 0xf60f4619
   2a670:	ldmib	r3, {r4, r5, r6, r7, r8, r9, ip}^
   2a674:			; <UNDEFINED> instruction: 0xf0132300
   2a678:	ldrtmi	pc, [r9], -r7, lsl #31	; <UNPREDICTABLE>
   2a67c:	ldrtmi	r4, [r0], -r3, lsl #12
   2a680:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a684:	bicsne	pc, r8, #15728640	; 0xf00000
   2a688:	movwcs	lr, #2515	; 0x9d3
   2a68c:			; <UNDEFINED> instruction: 0xf0137166
   2a690:	ssub16mi	pc, r6, fp	; <UNPREDICTABLE>
   2a694:			; <UNDEFINED> instruction: 0x4610461f
   2a698:			; <UNDEFINED> instruction: 0xf60f4619
   2a69c:	ldmib	r3, {r2, r3, r6, r7, r8, r9, ip}^
   2a6a0:			; <UNDEFINED> instruction: 0xf0132300
   2a6a4:	shsub16mi	pc, r9, r1	; <UNPREDICTABLE>
   2a6a8:	ldrtmi	r4, [r0], -r3, lsl #12
   2a6ac:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a6b0:			; <UNDEFINED> instruction: 0x13b4f60f
   2a6b4:	movwcs	lr, #2515	; 0x9d3
   2a6b8:			; <UNDEFINED> instruction: 0xf01371a6
   2a6bc:	ldrmi	pc, [r6], -r5, ror #30
   2a6c0:			; <UNDEFINED> instruction: 0x4610461f
   2a6c4:	vmin.s8	d20, d9, d9
   2a6c8:	movwcs	r6, #640	; 0x280
   2a6cc:	addseq	pc, r8, #192, 4
   2a6d0:			; <UNDEFINED> instruction: 0xff5af013
   2a6d4:	vmin.s8	d20, d9, d25
   2a6d8:	vsubl.s8	q11, d16, d0
   2a6dc:			; <UNDEFINED> instruction: 0x46030298
   2a6e0:			; <UNDEFINED> instruction: 0xf1034630
   2a6e4:	movwcs	r0, #1584	; 0x630
   2a6e8:			; <UNDEFINED> instruction: 0xf01371e6
   2a6ec:	ldrmi	pc, [r6], -sp, asr #30
   2a6f0:			; <UNDEFINED> instruction: 0x4610461f
   2a6f4:	vmin.s8	d20, d4, d9
   2a6f8:	movwcs	r2, #576	; 0x240
   2a6fc:	andeq	pc, pc, #192, 4
   2a700:			; <UNDEFINED> instruction: 0xff42f013
   2a704:	vmin.s8	d20, d4, d25
   2a708:	vmlal.s<illegal width 8>	q9, d0, d0[0]
   2a70c:	strmi	r0, [r3], -pc, lsl #4
   2a710:			; <UNDEFINED> instruction: 0xf1034630
   2a714:	movwcs	r0, #1584	; 0x630
   2a718:			; <UNDEFINED> instruction: 0xf0137226
   2a71c:	sasxmi	pc, r6, r5	; <UNPREDICTABLE>
   2a720:			; <UNDEFINED> instruction: 0x4610461f
   2a724:	vmin.s8	d20, d8, d9
   2a728:	movwcs	r6, #672	; 0x2a0
   2a72c:	andeq	pc, r1, #192, 4
   2a730:			; <UNDEFINED> instruction: 0xff2af013
   2a734:	vmin.s8	d20, d8, d25
   2a738:	vsubl.s8	q11, d16, d16
   2a73c:	strmi	r0, [r3], -r1, lsl #4
   2a740:			; <UNDEFINED> instruction: 0xf1034630
   2a744:	movwcs	r0, #1584	; 0x630
   2a748:			; <UNDEFINED> instruction: 0xf0137266
   2a74c:	sadd16mi	pc, r6, sp	; <UNPREDICTABLE>
   2a750:			; <UNDEFINED> instruction: 0x4610461f
   2a754:	vmin.s8	d20, d2, d9
   2a758:	movwcs	r7, #528	; 0x210
   2a75c:			; <UNDEFINED> instruction: 0xff14f013
   2a760:	vmin.s8	d20, d2, d25
   2a764:			; <UNDEFINED> instruction: 0x46037210
   2a768:			; <UNDEFINED> instruction: 0xf1034630
   2a76c:	movwcs	r0, #1584	; 0x630
   2a770:			; <UNDEFINED> instruction: 0xf01372a6
   2a774:	ldrmi	pc, [r6], -r9, lsl #30
   2a778:			; <UNDEFINED> instruction: 0x4610461f
   2a77c:	vst1.8	{d20-d22}, [pc :64], r9
   2a780:	movwcs	r7, #634	; 0x27a
   2a784:			; <UNDEFINED> instruction: 0xff00f013
   2a788:	vst1.8	{d20-d22}, [pc :256], r9
   2a78c:			; <UNDEFINED> instruction: 0x4603727a
   2a790:			; <UNDEFINED> instruction: 0xf1034630
   2a794:	movwcs	r0, #1584	; 0x630
   2a798:			; <UNDEFINED> instruction: 0xf01372e6
   2a79c:			; <UNDEFINED> instruction: 0x4616fef5
   2a7a0:			; <UNDEFINED> instruction: 0x4610461f
   2a7a4:	rsbcs	r4, r4, #26214400	; 0x1900000
   2a7a8:			; <UNDEFINED> instruction: 0xf0132300
   2a7ac:	ldrtmi	pc, [r9], -sp, ror #29	; <UNPREDICTABLE>
   2a7b0:	strmi	r2, [r3], -r4, ror #4
   2a7b4:			; <UNDEFINED> instruction: 0xf1034630
   2a7b8:	movwcs	r0, #1584	; 0x630
   2a7bc:			; <UNDEFINED> instruction: 0xf0137326
   2a7c0:	ldrmi	pc, [r6], -r3, ror #29
   2a7c4:			; <UNDEFINED> instruction: 0x4610461f
   2a7c8:	andcs	r4, sl, #26214400	; 0x1900000
   2a7cc:			; <UNDEFINED> instruction: 0xf0132300
   2a7d0:			; <UNDEFINED> instruction: 0x4639fedb
   2a7d4:	strmi	r2, [r3], -sl, lsl #4
   2a7d8:			; <UNDEFINED> instruction: 0xf1034630
   2a7dc:	movwcs	r0, #1584	; 0x630
   2a7e0:			; <UNDEFINED> instruction: 0xf0137366
   2a7e4:	eorscc	pc, r0, #3344	; 0xd10
   2a7e8:			; <UNDEFINED> instruction: 0xf7fe73a2
   2a7ec:			; <UNDEFINED> instruction: 0xf60fbd0e
   2a7f0:	ldmib	r3, {r3, r7, r8, r9}^
   2a7f4:	adcsmi	r2, r2, #0, 6
   2a7f8:	vsra.s64	d20, d27, #64
   2a7fc:			; <UNDEFINED> instruction: 0xf60f8143
   2a800:	ldmib	r3, {r7, r8, r9}^
   2a804:	ldrtmi	r2, [r0], -r0, lsl #6
   2a808:			; <UNDEFINED> instruction: 0xf0134639
   2a80c:			; <UNDEFINED> instruction: 0x4639febd
   2a810:	msreq	SPSR_fs, #15728640	; 0xf00000
   2a814:	movwcs	lr, #2515	; 0x9d3
   2a818:	ldreq	pc, [r0, #-256]!	; 0xffffff00
   2a81c:	eorvc	r4, r5, r0, lsr r6
   2a820:	mrc2	0, 5, pc, cr2, cr3, {0}
   2a824:			; <UNDEFINED> instruction: 0x461e4615
   2a828:			; <UNDEFINED> instruction: 0x46194610
   2a82c:	strbmi	r4, [fp], -r2, asr #12
   2a830:	mcr2	0, 5, pc, cr10, cr3, {0}	; <UNPREDICTABLE>
   2a834:			; <UNDEFINED> instruction: 0x46424631
   2a838:	strtmi	r4, [r8], -r3, lsl #12
   2a83c:	ldreq	pc, [r0, #-259]!	; 0xfffffefd
   2a840:	rsbvc	r4, r5, fp, asr #12
   2a844:	ldreq	pc, [r0, #-260]	; 0xfffffefc
   2a848:	mrc2	0, 4, pc, cr14, cr3, {0}
   2a84c:			; <UNDEFINED> instruction: 0x461f4616
   2a850:			; <UNDEFINED> instruction: 0x46194610
   2a854:	mvnvc	pc, #-268435456	; 0xf0000000
   2a858:	movwcs	lr, #2515	; 0x9d3
   2a85c:	mrc2	0, 4, pc, cr4, cr3, {0}
   2a860:			; <UNDEFINED> instruction: 0x46034639
   2a864:			; <UNDEFINED> instruction: 0xf1034630
   2a868:	vmin.s8	d0, d15, d16
   2a86c:	ldmib	r3, {r2, r4, r6, r7, r8, r9, ip, sp, lr}^
   2a870:	adcvc	r2, r6, r0, lsl #6
   2a874:	mcr2	0, 4, pc, cr8, cr3, {0}	; <UNPREDICTABLE>
   2a878:			; <UNDEFINED> instruction: 0x461f4616
   2a87c:			; <UNDEFINED> instruction: 0x46194610
   2a880:	bicvc	pc, r4, #-268435456	; 0xf0000000
   2a884:	movwcs	lr, #2515	; 0x9d3
   2a888:	mrc2	0, 3, pc, cr14, cr3, {0}
   2a88c:			; <UNDEFINED> instruction: 0x46034639
   2a890:			; <UNDEFINED> instruction: 0xf1034630
   2a894:	vmin.s8	d0, d15, d16
   2a898:	ldmib	r3, {r4, r5, r7, r8, r9, ip, sp, lr}^
   2a89c:	rscvc	r2, r6, r0, lsl #6
   2a8a0:	mrc2	0, 3, pc, cr2, cr3, {0}
   2a8a4:			; <UNDEFINED> instruction: 0x461f4616
   2a8a8:			; <UNDEFINED> instruction: 0x46194610
   2a8ac:	movvc	pc, #-268435456	; 0xf0000000
   2a8b0:	movwcs	lr, #2515	; 0x9d3
   2a8b4:	mcr2	0, 3, pc, cr8, cr3, {0}	; <UNPREDICTABLE>
   2a8b8:			; <UNDEFINED> instruction: 0x46034639
   2a8bc:			; <UNDEFINED> instruction: 0xf1034630
   2a8c0:	vmin.s8	d0, d15, d16
   2a8c4:	ldmib	r3, {r2, r3, r7, r8, r9, ip, sp, lr}^
   2a8c8:			; <UNDEFINED> instruction: 0x71262300
   2a8cc:	mrc2	0, 2, pc, cr12, cr3, {0}
   2a8d0:			; <UNDEFINED> instruction: 0x461f4616
   2a8d4:			; <UNDEFINED> instruction: 0x46194610
   2a8d8:	cmnvc	ip, #-268435456	; 0xf0000000	; <UNPREDICTABLE>
   2a8dc:	movwcs	lr, #2515	; 0x9d3
   2a8e0:	mrc2	0, 2, pc, cr2, cr3, {0}
   2a8e4:			; <UNDEFINED> instruction: 0x46034639
   2a8e8:			; <UNDEFINED> instruction: 0xf1034630
   2a8ec:	vmin.s8	d0, d15, d16
   2a8f0:	ldmib	r3, {r3, r5, r6, r8, r9, ip, sp, lr}^
   2a8f4:	cmnvc	r6, r0, lsl #6
   2a8f8:	mcr2	0, 2, pc, cr6, cr3, {0}	; <UNPREDICTABLE>
   2a8fc:			; <UNDEFINED> instruction: 0x461f4616
   2a900:			; <UNDEFINED> instruction: 0x46194610
   2a904:	cmpvc	r8, #-268435456	; 0xf0000000	; <UNPREDICTABLE>
   2a908:	movwcs	lr, #2515	; 0x9d3
   2a90c:	mrc2	0, 1, pc, cr12, cr3, {0}
   2a910:			; <UNDEFINED> instruction: 0x46034639
   2a914:			; <UNDEFINED> instruction: 0xf1034630
   2a918:	vmin.s8	d0, d15, d16
   2a91c:	ldmib	r3, {r2, r6, r8, r9, ip, sp, lr}^
   2a920:			; <UNDEFINED> instruction: 0x71a62300
   2a924:	mrc2	0, 1, pc, cr0, cr3, {0}
   2a928:			; <UNDEFINED> instruction: 0x461f4616
   2a92c:			; <UNDEFINED> instruction: 0x46194610
   2a930:	teqvc	r4, #-268435456	; 0xf0000000	; <UNPREDICTABLE>
   2a934:	movwcs	lr, #2515	; 0x9d3
   2a938:	mcr2	0, 1, pc, cr6, cr3, {0}	; <UNPREDICTABLE>
   2a93c:			; <UNDEFINED> instruction: 0x46034639
   2a940:			; <UNDEFINED> instruction: 0xf1034630
   2a944:	vmin.s8	d0, d15, d16
   2a948:	ldmib	r3, {r5, r8, r9, ip, sp, lr}^
   2a94c:	mvnvc	r2, r0, lsl #6
   2a950:	mrc2	0, 0, pc, cr10, cr3, {0}
   2a954:			; <UNDEFINED> instruction: 0x461f4616
   2a958:			; <UNDEFINED> instruction: 0x46194610
   2a95c:	addvs	pc, r0, #-1879048188	; 0x90000004
   2a960:	vsubw.s8	q9, q0, d0
   2a964:			; <UNDEFINED> instruction: 0xf0130298
   2a968:	ldrtmi	pc, [r9], -pc, lsl #28	; <UNPREDICTABLE>
   2a96c:	addvs	pc, r0, #-1879048188	; 0x90000004
   2a970:	addseq	pc, r8, #192, 4
   2a974:	ldrtmi	r4, [r0], -r3, lsl #12
   2a978:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a97c:	eorvc	r2, r6, #0, 6
   2a980:	mcr2	0, 0, pc, cr2, cr3, {0}	; <UNPREDICTABLE>
   2a984:			; <UNDEFINED> instruction: 0x461f4616
   2a988:			; <UNDEFINED> instruction: 0x46194610
   2a98c:	subcs	pc, r0, #68, 4	; 0x40000004
   2a990:	vsubw.s8	q9, q0, d0
   2a994:			; <UNDEFINED> instruction: 0xf013020f
   2a998:			; <UNDEFINED> instruction: 0x4639fdf7
   2a99c:	subcs	pc, r0, #68, 4	; 0x40000004
   2a9a0:	andeq	pc, pc, #192, 4
   2a9a4:	ldrtmi	r4, [r0], -r3, lsl #12
   2a9a8:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a9ac:	rsbvc	r2, r6, #0, 6
   2a9b0:	stc2l	0, cr15, [sl, #76]!	; 0x4c
   2a9b4:			; <UNDEFINED> instruction: 0x461f4616
   2a9b8:			; <UNDEFINED> instruction: 0x46194610
   2a9bc:	adcvs	pc, r0, #72, 4	; 0x80000004
   2a9c0:	vsubw.s8	q9, q0, d0
   2a9c4:			; <UNDEFINED> instruction: 0xf0130201
   2a9c8:			; <UNDEFINED> instruction: 0x4639fddf
   2a9cc:	adcvs	pc, r0, #72, 4	; 0x80000004
   2a9d0:	andeq	pc, r1, #192, 4
   2a9d4:	ldrtmi	r4, [r0], -r3, lsl #12
   2a9d8:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2a9dc:	adcvc	r2, r6, #0, 6
   2a9e0:	ldc2l	0, cr15, [r2, #76]	; 0x4c
   2a9e4:			; <UNDEFINED> instruction: 0x461f4616
   2a9e8:			; <UNDEFINED> instruction: 0x46194610
   2a9ec:	andsvc	pc, r0, #536870916	; 0x20000004
   2a9f0:			; <UNDEFINED> instruction: 0xf0132300
   2a9f4:	ldrtmi	pc, [r9], -r9, asr #27	; <UNPREDICTABLE>
   2a9f8:	andsvc	pc, r0, #536870916	; 0x20000004
   2a9fc:	ldrtmi	r4, [r0], -r3, lsl #12
   2aa00:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2aa04:	rscvc	r2, r6, #0, 6
   2aa08:	ldc2	0, cr15, [lr, #76]!	; 0x4c
   2aa0c:			; <UNDEFINED> instruction: 0x461f4616
   2aa10:			; <UNDEFINED> instruction: 0x46194610
   2aa14:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
   2aa18:			; <UNDEFINED> instruction: 0xf0132300
   2aa1c:			; <UNDEFINED> instruction: 0x4639fdb5
   2aa20:	rsbsvc	pc, sl, #1325400064	; 0x4f000000
   2aa24:	ldrtmi	r4, [r0], -r3, lsl #12
   2aa28:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2aa2c:			; <UNDEFINED> instruction: 0x73262300
   2aa30:	stc2	0, cr15, [sl, #76]!	; 0x4c
   2aa34:			; <UNDEFINED> instruction: 0x461f4616
   2aa38:			; <UNDEFINED> instruction: 0x46194610
   2aa3c:	movwcs	r2, #612	; 0x264
   2aa40:	stc2	0, cr15, [r2, #76]!	; 0x4c
   2aa44:	rsbcs	r4, r4, #59768832	; 0x3900000
   2aa48:	ldrtmi	r4, [r0], -r3, lsl #12
   2aa4c:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2aa50:	cmnvc	r6, #0, 6
   2aa54:	ldc2	0, cr15, [r8, #76]	; 0x4c
   2aa58:			; <UNDEFINED> instruction: 0x461f4616
   2aa5c:			; <UNDEFINED> instruction: 0x46194610
   2aa60:	movwcs	r2, #522	; 0x20a
   2aa64:	ldc2	0, cr15, [r0, #76]	; 0x4c
   2aa68:	andcs	r4, sl, #59768832	; 0x3900000
   2aa6c:	ldrtmi	r4, [r0], -r3, lsl #12
   2aa70:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2aa74:			; <UNDEFINED> instruction: 0x73a62300
   2aa78:	stc2	0, cr15, [r6, #76]	; 0x4c
   2aa7c:	mvnvc	r3, #48, 4
   2aa80:	bllt	ff128a80 <rpl_re_syntax_options@@Base+0xff0bafa0>
   2aa84:	movwvs	pc, #527	; 0x20f	; <UNPREDICTABLE>
   2aa88:	movwcs	lr, #2515	; 0x9d3
   2aa8c:			; <UNDEFINED> instruction: 0x41bb42b2
   2aa90:	cmphi	r9, r0, asr #5	; <UNPREDICTABLE>
   2aa94:	mvnspl	pc, #-268435456	; 0xf0000000
   2aa98:	movwcs	lr, #2515	; 0x9d3
   2aa9c:			; <UNDEFINED> instruction: 0x46394630
   2aaa0:	ldc2l	0, cr15, [r2, #-76]!	; 0xffffffb4
   2aaa4:	vmin.s8	d4, d15, d25
   2aaa8:	ldmib	r3, {r3, r5, r6, r7, r8, r9, ip, lr}^
   2aaac:			; <UNDEFINED> instruction: 0xf1002300
   2aab0:			; <UNDEFINED> instruction: 0x46300530
   2aab4:			; <UNDEFINED> instruction: 0xf0137025
   2aab8:	ldrmi	pc, [r5], -r7, ror #26
   2aabc:			; <UNDEFINED> instruction: 0x4610461e
   2aac0:	vmin.s8	d4, d15, d9
   2aac4:	ldmib	r3, {r2, r3, r4, r5, r7, r8, r9, ip, lr}^
   2aac8:			; <UNDEFINED> instruction: 0xf0132300
   2aacc:			; <UNDEFINED> instruction: 0x4631fd5d
   2aad0:	strtmi	r4, [r8], -r3, lsl #12
   2aad4:	ldreq	pc, [r0, #-259]!	; 0xfffffefd
   2aad8:			; <UNDEFINED> instruction: 0x53a4f20f
   2aadc:	movwcs	lr, #2515	; 0x9d3
   2aae0:			; <UNDEFINED> instruction: 0xf1047065
   2aae4:			; <UNDEFINED> instruction: 0xf0130511
   2aae8:	ldrmi	pc, [r6], -pc, asr #26
   2aaec:			; <UNDEFINED> instruction: 0x4610461f
   2aaf0:			; <UNDEFINED> instruction: 0x46424619
   2aaf4:			; <UNDEFINED> instruction: 0xf013464b
   2aaf8:	ldrtmi	pc, [r9], -r7, asr #26	; <UNPREDICTABLE>
   2aafc:	strmi	r4, [r3], -r2, asr #12
   2ab00:			; <UNDEFINED> instruction: 0xf1034630
   2ab04:			; <UNDEFINED> instruction: 0x464b0630
   2ab08:			; <UNDEFINED> instruction: 0xf01370a6
   2ab0c:			; <UNDEFINED> instruction: 0x4616fd3d
   2ab10:			; <UNDEFINED> instruction: 0x4610461f
   2ab14:	vmin.s8	d4, d15, d9
   2ab18:	ldmib	r3, {r3, r5, r8, r9, ip, lr}^
   2ab1c:			; <UNDEFINED> instruction: 0xf0132300
   2ab20:			; <UNDEFINED> instruction: 0x4639fd33
   2ab24:	ldrtmi	r4, [r0], -r3, lsl #12
   2ab28:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2ab2c:	tstpl	r0, #-268435456	; 0xf0000000	; <UNPREDICTABLE>
   2ab30:	movwcs	lr, #2515	; 0x9d3
   2ab34:			; <UNDEFINED> instruction: 0xf01370e6
   2ab38:	ldrmi	pc, [r6], -r7, lsr #26
   2ab3c:			; <UNDEFINED> instruction: 0x4610461f
   2ab40:	vmin.s8	d4, d15, d9
   2ab44:	ldmib	r3, {r2, r8, r9, ip, lr}^
   2ab48:			; <UNDEFINED> instruction: 0xf0132300
   2ab4c:			; <UNDEFINED> instruction: 0x4639fd1d
   2ab50:	ldrtmi	r4, [r0], -r3, lsl #12
   2ab54:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2ab58:	mvnmi	pc, #-268435456	; 0xf0000000
   2ab5c:	movwcs	lr, #2515	; 0x9d3
   2ab60:			; <UNDEFINED> instruction: 0xf0137126
   2ab64:			; <UNDEFINED> instruction: 0x4616fd11
   2ab68:			; <UNDEFINED> instruction: 0x4610461f
   2ab6c:	vmin.s8	d4, d15, d9
   2ab70:	ldmib	r3, {r5, r6, r7, r8, r9, lr}^
   2ab74:			; <UNDEFINED> instruction: 0xf0132300
   2ab78:	ldrtmi	pc, [r9], -r7, lsl #26	; <UNPREDICTABLE>
   2ab7c:	ldrtmi	r4, [r0], -r3, lsl #12
   2ab80:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2ab84:	bicmi	pc, r8, #-268435456	; 0xf0000000
   2ab88:	movwcs	lr, #2515	; 0x9d3
   2ab8c:			; <UNDEFINED> instruction: 0xf0137166
   2ab90:			; <UNDEFINED> instruction: 0x4616fcfb
   2ab94:			; <UNDEFINED> instruction: 0x4610461f
   2ab98:	vmin.s8	d4, d15, d9
   2ab9c:	ldmib	r3, {r2, r3, r4, r5, r7, r8, r9, lr}^
   2aba0:			; <UNDEFINED> instruction: 0xf0132300
   2aba4:			; <UNDEFINED> instruction: 0x4639fcf1
   2aba8:	ldrtmi	r4, [r0], -r3, lsl #12
   2abac:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2abb0:			; <UNDEFINED> instruction: 0x43a4f20f
   2abb4:	movwcs	lr, #2515	; 0x9d3
   2abb8:			; <UNDEFINED> instruction: 0xf01371a6
   2abbc:	ldrmi	pc, [r6], -r5, ror #25
   2abc0:			; <UNDEFINED> instruction: 0x4610461f
   2abc4:	vmin.s8	d4, d15, d9
   2abc8:	ldmib	r3, {r3, r4, r7, r8, r9, lr}^
   2abcc:			; <UNDEFINED> instruction: 0xf0132300
   2abd0:			; <UNDEFINED> instruction: 0x4639fcdb
   2abd4:	ldrtmi	r4, [r0], -r3, lsl #12
   2abd8:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2abdc:	orrmi	pc, r0, #-268435456	; 0xf0000000
   2abe0:	movwcs	lr, #2515	; 0x9d3
   2abe4:			; <UNDEFINED> instruction: 0xf01371e6
   2abe8:	ldrmi	pc, [r6], -pc, asr #25
   2abec:			; <UNDEFINED> instruction: 0x4610461f
   2abf0:	vmin.s8	d4, d15, d9
   2abf4:	ldmib	r3, {r2, r4, r5, r6, r8, r9, lr}^
   2abf8:			; <UNDEFINED> instruction: 0xf0132300
   2abfc:	ldrtmi	pc, [r9], -r5, asr #25	; <UNPREDICTABLE>
   2ac00:	ldrtmi	r4, [r0], -r3, lsl #12
   2ac04:	ldrteq	pc, [r0], -r3, lsl #2	; <UNPREDICTABLE>
   2ac08:	cmpmi	ip, #-268435456	; 0xf0000000	; <UNPREDICTABLE>
   2ac0c:	movwcs	lr, #2515	; 0x9d3
   2ac10:			; <UNDEFINED> instruction: 0xf0137226
   2ac14:			; <UNDEFINED> instruction: 0x4616fcb9
   2ac18:			; <UNDEFINED> instruction: 0x4610461f
   2ac1c:	vmin.s8	d20, d9, d9
   2ac20:	movwcs	r6, #640	; 0x280
   2ac24:	addseq	pc, r8, #192, 4
   2ac28:	stc2	0, cr15, [lr], #76	; 0x4c
   2ac2c:	vmin.s8	d20, d9, d25
   2ac30:	vsubl.s8	q11, d16, d0
   2ac34:			; <UNDEFINED> instruction: 0x46030298
   2ac38:			; <UNDEFINED> instruction: 0xf1034630
   2ac3c:	movwcs	r0, #1584	; 0x630
   2ac40:			; <UNDEFINED> instruction: 0xf0137266
   2ac44:	ldrmi	pc, [r6], -r1, lsr #25
   2ac48:			; <UNDEFINED> instruction: 0x4610461f
   2ac4c:	vmin.s8	d20, d4, d9
   2ac50:	movwcs	r2, #576	; 0x240
   2ac54:	andeq	pc, pc, #192, 4
   2ac58:	ldc2	0, cr15, [r6], {19}
   2ac5c:	vmin.s8	d20, d4, d25
   2ac60:	vmlal.s<illegal width 8>	q9, d0, d0[0]
   2ac64:	strmi	r0, [r3], -pc, lsl #4
   2ac68:			; <UNDEFINED> instruction: 0xf1034630
   2ac6c:	movwcs	r0, #1584	; 0x630
   2ac70:			; <UNDEFINED> instruction: 0xf01372a6
   2ac74:	ldrmi	pc, [r6], -r9, lsl #25
   2ac78:			; <UNDEFINED> instruction: 0x4610461f
   2ac7c:	vmin.s8	d20, d8, d9
   2ac80:	movwcs	r6, #672	; 0x2a0
   2ac84:	andeq	pc, r1, #192, 4
   2ac88:	ldc2l	0, cr15, [lr], #-76	; 0xffffffb4
   2ac8c:	vmin.s8	d20, d8, d25
   2ac90:	vsubl.s8	q11, d16, d16
   2ac94:	strmi	r0, [r3], -r1, lsl #4
   2ac98:			; <UNDEFINED> instruction: 0xf1034630
   2ac9c:	movwcs	r0, #1584	; 0x630
   2aca0:			; <UNDEFINED> instruction: 0xf01372e6
   2aca4:			; <UNDEFINED> instruction: 0x4616fc71
   2aca8:			; <UNDEFINED> instruction: 0x4610461f
   2acac:	vmin.s8	d20, d2, d9
   2acb0:	movwcs	r7, #528	; 0x210
   2acb4:	stc2l	0, cr15, [r8], #-76	; 0xffffffb4
   2acb8:	vmin.s8	d20, d2, d25
   2acbc:			; <UNDEFINED> instruction: 0x46037210
   2acc0:			; <UNDEFINED> instruction: 0xf1034630
   2acc4:	movwcs	r0, #1584	; 0x630
   2acc8:			; <UNDEFINED> instruction: 0xf0137326
   2accc:			; <UNDEFINED> instruction: 0x4616fc5d
   2acd0:			; <UNDEFINED> instruction: 0x4610461f
   2acd4:	vst1.8	{d20-d22}, [pc :64], r9
   2acd8:	movwcs	r7, #634	; 0x27a
   2acdc:	mrrc2	0, 1, pc, r4, cr3	; <UNPREDICTABLE>
   2ace0:	vst1.8	{d20-d22}, [pc :256], r9
   2ace4:			; <UNDEFINED> instruction: 0x4603727a
   2ace8:			; <UNDEFINED> instruction: 0xf1034630
   2acec:	movwcs	r0, #1584	; 0x630
   2acf0:			; <UNDEFINED> instruction: 0xf0137366
   2acf4:	ldrmi	pc, [r6], -r9, asr #24
   2acf8:			; <UNDEFINED> instruction: 0x4610461f
   2acfc:	rsbcs	r4, r4, #26214400	; 0x1900000
   2ad00:			; <UNDEFINED> instruction: 0xf0132300
   2ad04:	ldrtmi	pc, [r9], -r1, asr #24	; <UNPREDICTABLE>
   2ad08:	strmi	r2, [r3], -r4, ror #4
   2ad0c:			; <UNDEFINED> instruction: 0xf1034630
   2ad10:	movwcs	r0, #1584	; 0x630
   2ad14:			; <UNDEFINED> instruction: 0xf01373a6
   2ad18:			; <UNDEFINED> instruction: 0x4616fc37
   2ad1c:			; <UNDEFINED> instruction: 0x4610461f
   2ad20:	andcs	r4, sl, #26214400	; 0x1900000
   2ad24:			; <UNDEFINED> instruction: 0xf0132300
   2ad28:	ldrtmi	pc, [r9], -pc, lsr #24	; <UNPREDICTABLE>
   2ad2c:	strmi	r2, [r3], -sl, lsl #4
   2ad30:			; <UNDEFINED> instruction: 0xf1034630
   2ad34:	movwcs	r0, #1584	; 0x630
   2ad38:			; <UNDEFINED> instruction: 0xf01373e6
   2ad3c:	eorscc	pc, r0, #9472	; 0x2500
   2ad40:			; <UNDEFINED> instruction: 0xf7fe7422
   2ad44:	bicsge	fp, r4, #401408	; 0x62000
   2ad48:	movwcs	lr, #2515	; 0x9d3
   2ad4c:			; <UNDEFINED> instruction: 0x41bb42b2
   2ad50:	cmnhi	r1, r0, lsl #5	; <UNPREDICTABLE>
   2ad54:	ldmib	r3, {r1, r4, r6, r7, r8, r9, sp, pc}^
   2ad58:	ldrtmi	r2, [r0], -r0, lsl #6
   2ad5c:			; <UNDEFINED> instruction: 0xf0134639
   2ad60:			; <UNDEFINED> instruction: 0x4639fc13
   2ad64:	ldmib	r3, {r1, r2, r3, r6, r7, r8, r9, sp, pc}^
   2ad68:			; <UNDEFINED> instruction: 0xf1002300
   2ad6c:			; <UNDEFINED> instruction: 0x46300530
   2ad70:			; <UNDEFINED> instruction: 0xf0137025
   2ad74:	ldrmi	pc, [r5], -r9, lsl #24
   2ad78:			; <UNDEFINED> instruction: 0x4610461e
   2ad7c:	bicge	r4, sl, #26214400	; 0x1900000
   2ad80:	movwcs	lr, #2515	; 0x9d3
   2ad84:	stc2	0, cr15, [r0], {19}
   2ad88:			; <UNDEFINED> instruction: 0x46034631
   2ad8c:			; <UNDEFINED> instruction: 0xf1034628
   2ad90:	bicge	r0, r5, #48, 10	; 0xc000000
   2ad94:	movwcs	lr, #2515	; 0x9d3
   2ad98:			; <UNDEFINED> instruction: 0xf1047065
   2ad9c:			; <UNDEFINED> instruction: 0xf0130513
   2ada0:			; <UNDEFINED> instruction: 0x4616fbf3
   2ada4:			; <UNDEFINED> instruction: 0x4610461f
   2ada8:			; <UNDEFINED> instruction: 0xa3b94619
   2adac:	movwcs	lr, #2515	; 0x9d3
   2adb0:	blx	ffae6e06 <rpl_re_syntax_options@@Base+0xffa79326>
   2adb4:			; <UNDEFINED> instruction: 0x46034639
   2adb8:			; <UNDEFINED> instruction: 0xf1034630
   2adbc:			; <UNDEFINED> instruction: 0xa3b40630
   2adc0:	movwcs	lr, #2515	; 0x9d3
   2adc4:			; <UNDEFINED> instruction: 0xf01370a6
   2adc8:			; <UNDEFINED> instruction: 0x4616fbdf
   2adcc:			; <UNDEFINED> instruction: 0x4610461f
   2add0:			; <UNDEFINED> instruction: 0xa3ab4619
   2add4:	movwcs	lr, #2515	; 0x9d3
   2add8:	blx	ff5e6e2e <rpl_re_syntax_options@@Base+0xff57934e>
   2addc:			; <UNDEFINED> instruction: 0x46034639
   2ade0:			; <UNDEFINED> instruction: 0xf1034630
   2ade4:			; <UNDEFINED> instruction: 0xa3a60630
   2ade8:	movwcs	lr, #2515	; 0x9d3
   2adec:			; <UNDEFINED> instruction: 0xf01370e6
   2adf0:	ldrmi	pc, [r6], -fp, asr #23
   2adf4:			; <UNDEFINED> instruction: 0x4610461f
   2adf8:			; <UNDEFINED> instruction: 0x46424619
   2adfc:			; <UNDEFINED> instruction: 0xf013464b
   2ae00:	ldrtmi	pc, [r9], -r3, asr #23	; <UNPREDICTABLE>
   2ae04:	strmi	r4, [r3], -r2, asr #12
   2ae08:			; <UNDEFINED> instruction: 0xf1034630
   2ae0c:			; <UNDEFINED> instruction: 0x464b0630
   2ae10:			; <UNDEFINED> instruction: 0xf0137126
   2ae14:			; <UNDEFINED> instruction: 0x4616fbb9
   2ae18:			; <UNDEFINED> instruction: 0x4610461f
   2ae1c:	orrge	r4, r8, #26214400	; 0x1900000
   2ae20:	movwcs	lr, #2515	; 0x9d3
   2ae24:	blx	fec66e7a <rpl_re_syntax_options@@Base+0xfebf939a>
   2ae28:			; <UNDEFINED> instruction: 0x46034639
   2ae2c:			; <UNDEFINED> instruction: 0xf1034630
   2ae30:	orrge	r0, r3, #48, 12	; 0x3000000
   2ae34:	movwcs	lr, #2515	; 0x9d3
   2ae38:			; <UNDEFINED> instruction: 0xf0137166
   2ae3c:	ldrmi	pc, [r6], -r5, lsr #23
   2ae40:			; <UNDEFINED> instruction: 0x4610461f
   2ae44:	orrge	r4, r0, #26214400	; 0x1900000
   2ae48:	movwcs	lr, #2515	; 0x9d3
   2ae4c:	blx	fe766ea2 <rpl_re_syntax_options@@Base+0xfe6f93c2>
   2ae50:			; <UNDEFINED> instruction: 0x46034639
   2ae54:			; <UNDEFINED> instruction: 0xf1034630
   2ae58:	cmnge	fp, #48, 12	; 0x3000000
   2ae5c:	movwcs	lr, #2515	; 0x9d3
   2ae60:			; <UNDEFINED> instruction: 0xf01371a6
   2ae64:			; <UNDEFINED> instruction: 0x4616fb91
   2ae68:			; <UNDEFINED> instruction: 0x4610461f
   2ae6c:	cmnge	r8, #26214400	; 0x1900000
   2ae70:	movwcs	lr, #2515	; 0x9d3
   2ae74:	blx	fe266eca <rpl_re_syntax_options@@Base+0xfe1f93ea>
   2ae78:			; <UNDEFINED> instruction: 0x46034639
   2ae7c:			; <UNDEFINED> instruction: 0xf1034630
   2ae80:	cmnge	r3, #48, 12	; 0x3000000
   2ae84:	movwcs	lr, #2515	; 0x9d3
   2ae88:			; <UNDEFINED> instruction: 0xf01371e6
   2ae8c:			; <UNDEFINED> instruction: 0x4616fb7d
   2ae90:			; <UNDEFINED> instruction: 0x4610461f
   2ae94:	cmnge	r0, #26214400	; 0x1900000
   2ae98:	movwcs	lr, #2515	; 0x9d3
   2ae9c:	blx	1d66ef2 <rpl_re_syntax_options@@Base+0x1cf9412>
   2aea0:			; <UNDEFINED> instruction: 0x46034639
   2aea4:			; <UNDEFINED> instruction: 0xf1034630
   2aea8:	cmnge	fp, #48, 12	; 0x3000000
   2aeac:	movwcs	lr, #2515	; 0x9d3
   2aeb0:			; <UNDEFINED> instruction: 0xf0137226
   2aeb4:	ldrmi	pc, [r6], -r9, ror #22
   2aeb8:			; <UNDEFINED> instruction: 0x4610461f
   2aebc:	cmnge	r8, #26214400	; 0x1900000
   2aec0:	movwcs	lr, #2515	; 0x9d3
   2aec4:	blx	1866f1a <rpl_re_syntax_options@@Base+0x17f943a>
   2aec8:			; <UNDEFINED> instruction: 0x46034639
   2aecc:			; <UNDEFINED> instruction: 0xf1034630
   2aed0:	cmnge	r3, #48, 12	; 0x3000000
   2aed4:	movwcs	lr, #2515	; 0x9d3
   2aed8:			; <UNDEFINED> instruction: 0xf0137266
   2aedc:			; <UNDEFINED> instruction: 0x4616fb55
   2aee0:			; <UNDEFINED> instruction: 0x4610461f
   2aee4:	cmnge	r0, #26214400	; 0x1900000
   2aee8:	movwcs	lr, #2515	; 0x9d3
   2aeec:	blx	1366f42 <rpl_re_syntax_options@@Base+0x12f9462>
   2aef0:			; <UNDEFINED> instruction: 0x46034639
   2aef4:			; <UNDEFINED> instruction: 0xf1034630
   2aef8:	cmpge	fp, #48, 12	; 0x3000000
   2aefc:	movwcs	lr, #2515	; 0x9d3
   2af00:			; <UNDEFINED> instruction: 0xf01372a6
   2af04:	ldrmi	pc, [r6], -r1, asr #22
   2af08:			; <UNDEFINED> instruction: 0x4610461f
   2af0c:	vmin.s8	d20, d9, d9
   2af10:	movwcs	r6, #640	; 0x280
   2af14:	addseq	pc, r8, #192, 4
   2af18:	blx	de6f6e <rpl_re_syntax_options@@Base+0xd7948e>
   2af1c:	vmin.s8	d20, d9, d25
   2af20:	vsubl.s8	q11, d16, d0
   2af24:			; <UNDEFINED> instruction: 0x46030298
   2af28:			; <UNDEFINED> instruction: 0xf1034630
   2af2c:	movwcs	r0, #1584	; 0x630
   2af30:			; <UNDEFINED> instruction: 0xf01372e6
   2af34:	ldrmi	pc, [r6], -r9, lsr #22
   2af38:			; <UNDEFINED> instruction: 0x4610461f
   2af3c:	vmin.s8	d20, d4, d9
   2af40:	movwcs	r2, #576	; 0x240
   2af44:	andeq	pc, pc, #192, 4
   2af48:	blx	7e6f9e <rpl_re_syntax_options@@Base+0x7794be>
   2af4c:	vmin.s8	d20, d4, d25
   2af50:	vmlal.s<illegal width 8>	q9, d0, d0[0]
   2af54:	strmi	r0, [r3], -pc, lsl #4
   2af58:			; <UNDEFINED> instruction: 0xf1034630
   2af5c:	movwcs	r0, #1584	; 0x630
   2af60:			; <UNDEFINED> instruction: 0xf0137326
   2af64:			; <UNDEFINED> instruction: 0x4616fb11
   2af68:			; <UNDEFINED> instruction: 0x4610461f
   2af6c:	vmin.s8	d20, d8, d9
   2af70:	movwcs	r6, #672	; 0x2a0
   2af74:	andeq	pc, r1, #192, 4
   2af78:	blx	1e6fce <rpl_re_syntax_options@@Base+0x1794ee>
   2af7c:	vmin.s8	d20, d8, d25
   2af80:	vsubl.s8	q11, d16, d16
   2af84:	strmi	r0, [r3], -r1, lsl #4
   2af88:			; <UNDEFINED> instruction: 0xf1034630
   2af8c:	movwcs	r0, #1584	; 0x630
   2af90:			; <UNDEFINED> instruction: 0xf0137366
   2af94:			; <UNDEFINED> instruction: 0x4616faf9
   2af98:			; <UNDEFINED> instruction: 0x4610461f
   2af9c:	vmin.s8	d20, d2, d9
   2afa0:	movwcs	r7, #528	; 0x210
   2afa4:	blx	ffc66ff8 <rpl_re_syntax_options@@Base+0xffbf9518>
   2afa8:	vmin.s8	d20, d2, d25
   2afac:			; <UNDEFINED> instruction: 0x46037210
   2afb0:			; <UNDEFINED> instruction: 0xf1034630
   2afb4:	movwcs	r0, #1584	; 0x630
   2afb8:			; <UNDEFINED> instruction: 0xf01373a6
   2afbc:	ldrmi	pc, [r6], -r5, ror #21
   2afc0:			; <UNDEFINED> instruction: 0x4610461f
   2afc4:	vst1.8	{d20-d22}, [pc :64], r9
   2afc8:	movwcs	r7, #634	; 0x27a
   2afcc:	blx	ff767020 <rpl_re_syntax_options@@Base+0xff6f9540>
   2afd0:	vst1.8	{d20-d22}, [pc :256], r9
   2afd4:			; <UNDEFINED> instruction: 0x4603727a
   2afd8:			; <UNDEFINED> instruction: 0xf1034630
   2afdc:	movwcs	r0, #1584	; 0x630
   2afe0:			; <UNDEFINED> instruction: 0xf01373e6
   2afe4:			; <UNDEFINED> instruction: 0x4616fad1
   2afe8:			; <UNDEFINED> instruction: 0x4610461f
   2afec:	rsbcs	r4, r4, #26214400	; 0x1900000
   2aff0:			; <UNDEFINED> instruction: 0xf0132300
   2aff4:	ldrtmi	pc, [r9], -r9, asr #21	; <UNPREDICTABLE>
   2aff8:	strmi	r2, [r3], -r4, ror #4
   2affc:			; <UNDEFINED> instruction: 0xf1034630
   2b000:	movwcs	r0, #1584	; 0x630
   2b004:			; <UNDEFINED> instruction: 0xf0137426
   2b008:			; <UNDEFINED> instruction: 0x4616fabf
   2b00c:			; <UNDEFINED> instruction: 0x4610461f
   2b010:	andcs	r4, sl, #26214400	; 0x1900000
   2b014:			; <UNDEFINED> instruction: 0xf0132300
   2b018:			; <UNDEFINED> instruction: 0x4639fab7
   2b01c:	strmi	r2, [r3], -sl, lsl #4
   2b020:			; <UNDEFINED> instruction: 0xf1034630
   2b024:	movwcs	r0, #1584	; 0x630
   2b028:			; <UNDEFINED> instruction: 0xf0137466
   2b02c:	eorscc	pc, r0, #708608	; 0xad000
   2b030:			; <UNDEFINED> instruction: 0xf7fe74a2
   2b034:			; <UNDEFINED> instruction: 0xf04fb8ea
   2b038:			; <UNDEFINED> instruction: 0xf7fe0800
   2b03c:	svclt	0x0000b98f
   2b040:	cdpmi	0, 7, cr10, cr2, cr0, {0}
   2b044:	andeq	r0, r0, r8, lsl r9
   2b048:	strtle	r1, [r5], #0
   2b04c:	andeq	r0, r0, r8, ror #1
   2b050:	ldmdami	r6!, {fp, sp, lr, pc}^
   2b054:	andeq	r0, r0, r7, lsl r0
   2b058:	strpl	lr, [fp], #-1024	; 0xfffffc00
   2b05c:	andeq	r0, r0, r2
   2b060:	blcc	fe6dd868 <rpl_re_syntax_options@@Base+0xfe66fd88>
   2b064:	andeq	r0, r0, r0
   2b068:	ldrbeq	lr, [r5, #256]!	; 0x100
   2b06c:	andeq	r0, r0, r0
   2b070:	strbge	r7, [r6], #4095	; 0xfff
   2b074:	andeq	r8, r3, lr, ror sp
   2b078:	svcvs	0x00c0ffff
   2b07c:	strdeq	r8, [r3], -r2	; <UNPREDICTABLE>
   2b080:	strbge	r8, [r6], #0
   2b084:	andeq	r8, r3, lr, ror sp
   2b088:	stcpl	15, cr15, [r9, #1020]	; 0x3fc
   2b08c:	smceq	13400	; 0x3458
   2b090:	svcvs	0x00c10000
   2b094:	strdeq	r8, [r3], -r2	; <UNPREDICTABLE>
   2b098:			; <UNDEFINED> instruction: 0xa763ffff
   2b09c:	stcleq	6, cr11, [r0, #716]!	; 0x2cc
   2b0a0:	strbge	r0, [r4, -r0]!
   2b0a4:	stcleq	6, cr11, [r0, #716]!	; 0x2cc
   2b0a8:	stcpl	0, cr0, [sl]
   2b0ac:	smceq	13400	; 0x3458
   2b0b0:	blmi	8bd93c <rpl_re_syntax_options@@Base+0x84fe5c>
   2b0b4:	push	{r1, r3, r4, r5, r6, sl, lr}
   2b0b8:	strdlt	r4, [r5], r0
   2b0bc:	ldmpl	r3, {r8, r9, sl, fp, sp, pc}^
   2b0c0:	strcs	r2, [r0, #-1025]	; 0xfffffbff
   2b0c4:	rscsvs	r6, fp, fp, lsl r8
   2b0c8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2b0cc:			; <UNDEFINED> instruction: 0xf7db6078
   2b0d0:	ldmdavs	r9!, {r1, r3, r4, r5, fp, sp, lr, pc}^
   2b0d4:	msreq	CPSR_, #0, 2
   2b0d8:			; <UNDEFINED> instruction: 0xf0234602
   2b0dc:	strmi	r0, [r1], r7, lsl #6
   2b0e0:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
   2b0e4:	bl	1bcaa4 <rpl_re_syntax_options@@Base+0x14efc4>
   2b0e8:	ldrtmi	r0, [r0], -r0, lsl #16
   2b0ec:			; <UNDEFINED> instruction: 0xf7db44a0
   2b0f0:	ldmeq	r3!, {r1, r3, r6, fp, sp, lr, pc}^
   2b0f4:			; <UNDEFINED> instruction: 0xf809222e
   2b0f8:			; <UNDEFINED> instruction: 0x46222033
   2b0fc:	strbmi	r4, [r0], -fp, lsr #12
   2b100:			; <UNDEFINED> instruction: 0xf872f7fe
   2b104:	ldrtmi	r2, [r0], -r0, lsl #2
   2b108:			; <UNDEFINED> instruction: 0xff90f7fc
   2b10c:			; <UNDEFINED> instruction: 0xf1453401
   2b110:	stmdacs	r0, {r8, sl}
   2b114:			; <UNDEFINED> instruction: 0x4630d1f1
   2b118:	stc2l	0, cr15, [lr], {9}
   2b11c:	blmi	1fd944 <rpl_re_syntax_options@@Base+0x18fe64>
   2b120:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2b124:	ldmvs	fp!, {r1, r3, r4, fp, sp, lr}^
   2b128:	qaddle	r4, sl, r3
   2b12c:	ssatmi	r3, #30, r4, lsl #14
   2b130:	mvnshi	lr, #12386304	; 0xbd0000
   2b134:	ldmdb	sl!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2b138:	andeq	sl, r3, ip, lsr #20
   2b13c:	andeq	r0, r0, ip, asr #9
   2b140:	andeq	sl, r3, r0, asr #19
   2b144:			; <UNDEFINED> instruction: 0x460db538
   2b148:	tstlt	r8, r4, lsl #12
   2b14c:			; <UNDEFINED> instruction: 0xf7fc2100
   2b150:	ldmdblt	r0, {r0, r2, r3, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   2b154:	strtmi	fp, [r0], -sp, lsr #2
   2b158:			; <UNDEFINED> instruction: 0x4620bd38
   2b15c:	ldrhtmi	lr, [r8], -sp
   2b160:	strtmi	lr, [r0], -r6, lsr #15
   2b164:	ldrhtmi	lr, [r8], -sp
   2b168:	stclt	0, cr15, [r6], #36	; 0x24
   2b16c:	mvnsmi	lr, sp, lsr #18
   2b170:	tstcs	r0, lr, lsl #12
   2b174:			; <UNDEFINED> instruction: 0x46074690
   2b178:			; <UNDEFINED> instruction: 0xffe4f7ff
   2b17c:	and	r4, ip, r4, lsl #12
   2b180:	bl	10e90f4 <rpl_re_syntax_options@@Base+0x107b614>
   2b184:	strtmi	r6, [r0], -r3, lsl #16
   2b188:	tstle	r5, r1, lsl fp
   2b18c:	svc	0x0020f7da
   2b190:	ldrtmi	r4, [r8], -r9, lsr #12
   2b194:			; <UNDEFINED> instruction: 0xffd6f7ff
   2b198:	ldrtmi	r4, [r1], -r4, lsl #12
   2b19c:			; <UNDEFINED> instruction: 0xf7fd4620
   2b1a0:			; <UNDEFINED> instruction: 0x4605fa73
   2b1a4:	rscle	r2, fp, r0, lsl #16
   2b1a8:	svceq	0x0000f1b8
   2b1ac:			; <UNDEFINED> instruction: 0x4628d016
   2b1b0:	andmi	pc, r0, r8, asr #17
   2b1b4:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2b1b8:	svceq	0x0000f1b8
   2b1bc:	strtmi	sp, [r0], -r6, lsl #2
   2b1c0:			; <UNDEFINED> instruction: 0xf7da4645
   2b1c4:	strtmi	lr, [r8], -r6, lsl #30
   2b1c8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2b1cc:			; <UNDEFINED> instruction: 0xf8c84620
   2b1d0:			; <UNDEFINED> instruction: 0xf7da5000
   2b1d4:			; <UNDEFINED> instruction: 0x4628eefe
   2b1d8:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2b1dc:	strb	r4, [lr, r0, lsl #13]!
   2b1e0:	strdlt	fp, [r3], r0
   2b1e4:	blmi	113e6f8 <rpl_re_syntax_options@@Base+0x10d0c18>
   2b1e8:	stmiapl	lr!, {r0, r2, r3, r4, r5, r6, sl, lr}^
   2b1ec:	blcs	45fc0 <_IO_stdin_used@@Base+0x7780>
   2b1f0:	smladxcs	r0, sl, r0, sp
   2b1f4:	b	169168 <rpl_re_syntax_options@@Base+0xfb688>
   2b1f8:	blle	1cf2a10 <rpl_re_syntax_options@@Base+0x1c84f30>
   2b1fc:			; <UNDEFINED> instruction: 0xf7dad125
   2b200:	blmi	fe6b58 <rpl_re_syntax_options@@Base+0xf79078>
   2b204:	ldmdami	pc!, {r1, r2, r3, r4, r5, r8, fp, lr}	; <UNPREDICTABLE>
   2b208:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   2b20c:	ldmdavs	sl, {r3, r4, r5, r6, sl, lr}
   2b210:	ldm	r4!, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2b214:	subsle	r2, ip, r0, lsl #16
   2b218:	ldmdbmi	ip!, {r0, r1, r3, r4, r5, r8, r9, fp, lr}
   2b21c:	stmiapl	fp!, {r2, r3, r4, r5, fp, lr}^
   2b220:	ldrbtmi	r4, [r8], #-1145	; 0xfffffb87
   2b224:			; <UNDEFINED> instruction: 0xf7db681a
   2b228:	stmdacs	r0, {r1, r3, r5, r6, r7, fp, sp, lr, pc}
   2b22c:	blmi	e9f354 <rpl_re_syntax_options@@Base+0xe31874>
   2b230:	ldmdami	sl!, {r0, r3, r4, r5, r8, fp, lr}
   2b234:	ldrbtmi	r5, [r9], #-2283	; 0xfffff715
   2b238:	ldmdavs	sl, {r3, r4, r5, r6, sl, lr}
   2b23c:	ldm	lr, {r0, r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2b240:	eorsle	r2, r4, r0, lsl #16
   2b244:	andlt	r4, r3, r8, lsr r6
   2b248:	ldmdbmi	r5!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   2b24c:	andcs	r2, r0, r5, lsl #4
   2b250:			; <UNDEFINED> instruction: 0xf7da4479
   2b254:			; <UNDEFINED> instruction: 0x4622eef2
   2b258:	andcs	r4, r1, r1, lsl #12
   2b25c:	ldc	7, cr15, [r6, #872]!	; 0x368
   2b260:	andcs	fp, r0, pc, lsr #19
   2b264:	b	fee691d8 <rpl_re_syntax_options@@Base+0xfedfb6f8>
   2b268:	tstlt	fp, r3, lsr r9
   2b26c:	msrcc	SPSR_f, r6	; <illegal shifter operand>
   2b270:	adcsle	r2, lr, r0, lsl #22
   2b274:			; <UNDEFINED> instruction: 0xf106482b
   2b278:	tstcs	r0, r4, lsr r2
   2b27c:			; <UNDEFINED> instruction: 0xf7ff4478
   2b280:	stmdacs	r0, {r0, r2, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   2b284:			; <UNDEFINED> instruction: 0xf7dad0b5
   2b288:	strcs	lr, [r1, -r4, lsl #27]
   2b28c:	stmdbmi	r6!, {r1, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   2b290:	andcs	r2, r0, r5, lsl #4
   2b294:			; <UNDEFINED> instruction: 0xf7da4479
   2b298:	ldrdls	lr, [r1], -r0
   2b29c:			; <UNDEFINED> instruction: 0xf0096b70
   2b2a0:	stmdbls	r1, {r0, r7, r9, fp, ip, sp, lr, pc}
   2b2a4:	andcs	r4, r1, r2, lsl #12
   2b2a8:	ldc	7, cr15, [r0, #872]	; 0x368
   2b2ac:			; <UNDEFINED> instruction: 0xf896e7d9
   2b2b0:	blcs	37864 <ASN1_STRING_length@plt+0x30ffc>
   2b2b4:	ldmdami	sp, {r1, r2, r6, r7, ip, lr, pc}
   2b2b8:			; <UNDEFINED> instruction: 0xf7f34478
   2b2bc:	strb	pc, [r1, r5, lsr #20]	; <UNPREDICTABLE>
   2b2c0:	msrcc	SPSR_fxc, r6	; <illegal shifter operand>
   2b2c4:	adcsle	r2, r2, r0, lsl #22
   2b2c8:	ldrbtmi	r4, [r8], #-2073	; 0xfffff7e7
   2b2cc:	blx	7692a0 <rpl_re_syntax_options@@Base+0x6fb7c0>
   2b2d0:			; <UNDEFINED> instruction: 0xf896e7ad
   2b2d4:	blcs	37888 <ASN1_STRING_length@plt+0x31020>
   2b2d8:	ldmdami	r6, {r1, r2, r3, r4, r7, ip, lr, pc}
   2b2dc:			; <UNDEFINED> instruction: 0xf7f34478
   2b2e0:			; <UNDEFINED> instruction: 0xe799fa13
   2b2e4:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
   2b2e8:	ldcl	7, cr15, [r0, #872]!	; 0x368
   2b2ec:			; <UNDEFINED> instruction: 0xf7db2001
   2b2f0:	svclt	0x0000ea74
   2b2f4:	strdeq	sl, [r3], -r8
   2b2f8:			; <UNDEFINED> instruction: 0x000004b4
   2b2fc:	ldrdeq	r0, [r0], -ip
   2b300:	strdeq	r0, [r2], -r2
   2b304:	muleq	r2, r4, lr
   2b308:	andeq	r0, r0, r8, ror #9
   2b30c:	muleq	r2, r8, fp
   2b310:	andeq	r6, r2, lr, ror lr
   2b314:	strdeq	r0, [r0], -r8
   2b318:	andeq	r5, r2, r2, lsl #23
   2b31c:	andeq	r6, r2, r8, ror #28
   2b320:	andeq	r6, r2, ip, lsl #28
   2b324:	andeq	r0, r2, ip, lsr #20
   2b328:	andeq	r6, r2, ip, ror #27
   2b32c:	andeq	r6, r2, r8, asr #28
   2b330:	andeq	r6, r2, sl, lsl #28
   2b334:	ldrdeq	r6, [r2], -r0
   2b338:	andeq	r6, r2, lr, ror #26
   2b33c:			; <UNDEFINED> instruction: 0x460bb570
   2b340:	ldrcs	r4, [r8], -lr, lsl #26
   2b344:	ldrbtmi	r4, [sp], #-1538	; 0xfffff9fe
   2b348:	mvnsvc	pc, r5, lsl #10
   2b34c:	ldrdmi	pc, [ip, #133]!	; 0x85
   2b350:	strne	pc, [r4], -r6, lsl #22
   2b354:			; <UNDEFINED> instruction: 0xf7fd4630
   2b358:	stclne	15, cr15, [r2], #-284	; 0xfffffee4
   2b35c:	cmppl	r6, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   2b360:	cmppl	r5, #1342177292	; 0x5000000c	; <UNPREDICTABLE>
   2b364:	blx	fe0fcc2e <rpl_re_syntax_options@@Base+0xfe08f14e>
   2b368:	bl	fe8eff78 <rpl_re_syntax_options@@Base+0xfe882498>
   2b36c:	bl	1082fc <rpl_re_syntax_options@@Base+0x9a81c>
   2b370:	bne	ff4ec084 <rpl_re_syntax_options@@Base+0xff47e5a4>
   2b374:	mvncc	pc, r5, asr #17
   2b378:	svclt	0x0000bd70
   2b37c:	andeq	r2, r4, lr, asr #2
   2b380:	bmi	1bdf9c <rpl_re_syntax_options@@Base+0x1504bc>
   2b384:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   2b388:	eorcc	pc, r3, #9633792	; 0x930000
   2b38c:	sbceq	fp, r9, fp, lsl r1
   2b390:	cmpvc	r0, r1, asr #20
   2b394:	ldrbmi	r0, [r0, -r0, asr #1]!
   2b398:	andeq	sl, r3, ip, asr r7
   2b39c:			; <UNDEFINED> instruction: 0x000004b4
   2b3a0:	blmi	67d808 <rpl_re_syntax_options@@Base+0x60fd28>
   2b3a4:	bmi	67c590 <rpl_re_syntax_options@@Base+0x60eab0>
   2b3a8:	addlt	fp, r5, r0, lsl #10
   2b3ac:	ldrbtmi	r5, [sl], #-2251	; 0xfffff735
   2b3b0:	movwls	r6, #14363	; 0x381b
   2b3b4:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2b3b8:	ldmpl	r3, {r0, r2, r4, r8, r9, fp, lr}^
   2b3bc:	cmnlt	r9, r9, asr fp
   2b3c0:	ldrdcc	pc, [ip, -r3]
   2b3c4:	andle	r2, fp, r1, lsl #22
   2b3c8:	bmi	4b33d0 <rpl_re_syntax_options@@Base+0x4458f0>
   2b3cc:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   2b3d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2b3d4:	subsmi	r9, sl, r3, lsl #22
   2b3d8:	andlt	sp, r5, r1, lsl r1
   2b3dc:	blx	16955a <rpl_re_syntax_options@@Base+0xfba7a>
   2b3e0:	ldmpl	r3, {r0, r2, r3, r8, r9, fp, lr}^
   2b3e4:			; <UNDEFINED> instruction: 0xf7da6818
   2b3e8:	bge	a6378 <rpl_re_syntax_options@@Base+0x38898>
   2b3ec:	tstmi	r3, r5, asr #4	; <UNPREDICTABLE>
   2b3f0:	blx	ffbe741e <rpl_re_syntax_options@@Base+0xffb7993e>
   2b3f4:	blle	ff9f53fc <rpl_re_syntax_options@@Base+0xff98791c>
   2b3f8:			; <UNDEFINED> instruction: 0x0006f8bd
   2b3fc:			; <UNDEFINED> instruction: 0xf7dbe7e5
   2b400:	svclt	0x0000e816
   2b404:	andeq	sl, r3, ip, lsr r7
   2b408:	andeq	r0, r0, ip, asr #9
   2b40c:	andeq	sl, r3, r2, lsr r7
   2b410:			; <UNDEFINED> instruction: 0x000004b4
   2b414:	andeq	sl, r3, r2, lsl r7
   2b418:	strdeq	r0, [r0], -r8
   2b41c:			; <UNDEFINED> instruction: 0x4601b530
   2b420:	addlt	r4, r3, lr, lsl #24
   2b424:			; <UNDEFINED> instruction: 0xf8d4447c
   2b428:	cmplt	r0, r8, lsr r2
   2b42c:			; <UNDEFINED> instruction: 0xf7da9101
   2b430:	stmdbls	r1, {r1, r2, r3, r5, r6, r7, r8, r9, fp, sp, lr, pc}
   2b434:	mrc2	0, 6, pc, cr14, cr2, {0}
   2b438:	andlt	r4, r3, r8, lsl #12
   2b43c:	tstls	r1, r0, lsr sp
   2b440:	svc	0x00aef7da
   2b444:			; <UNDEFINED> instruction: 0xf7db4605
   2b448:	rsbmi	lr, r8, r6, lsr #17
   2b44c:	svc	0x0058f7da
   2b450:	stmdbls	r1, {r0, r8, r9, sp}
   2b454:	eorscc	pc, r8, #196, 16	; 0xc40000
   2b458:	svclt	0x0000e7e8
   2b45c:	andeq	r2, r4, r0, ror r0
   2b460:			; <UNDEFINED> instruction: 0xf06fb508
   2b464:			; <UNDEFINED> instruction: 0xf7ff4000
   2b468:	mcr	15, 0, pc, cr7, cr9, {6}	; <UNPREDICTABLE>
   2b46c:			; <UNDEFINED> instruction: 0xeeb80a90
   2b470:	vldr	d0, [pc, #924]	; 2b814 <ASN1_STRING_length@plt+0x24fac>
   2b474:	vdiv.f64	d7, d0, d3
   2b478:	vstrlt	d0, [r8, #-28]	; 0xffffffe4
   2b47c:	andhi	pc, r0, pc, lsr #7
   2b480:			; <UNDEFINED> instruction: 0xffc00000
   2b484:	ldrshmi	pc, [pc, #255]	; 2b58b <ASN1_STRING_length@plt+0x24d23>	; <UNPREDICTABLE>
   2b488:	strdlt	fp, [fp], r0
   2b48c:	bmi	e3cca0 <rpl_re_syntax_options@@Base+0xdcf1c0>
   2b490:	smlabteq	r2, sp, r9, lr
   2b494:	bleq	1066f70 <rpl_re_syntax_options@@Base+0xff9490>
   2b498:	ldrbtmi	r4, [r8], #-2102	; 0xfffff7ca
   2b49c:	blx	467068 <rpl_re_syntax_options@@Base+0x3f9588>
   2b4a0:	ldmdavs	r2, {r1, r7, fp, ip, lr}
   2b4a4:			; <UNDEFINED> instruction: 0xf04f9209
   2b4a8:	sfm	f0, 4, [sp]
   2b4ac:	tstle	ip, r0, lsl #22
   2b4b0:	ldrmi	r4, [r8, r8, lsl #12]
   2b4b4:	bmi	c334bc <rpl_re_syntax_options@@Base+0xbc59dc>
   2b4b8:	ldrbtmi	r4, [sl], #-2861	; 0xfffff4d3
   2b4bc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2b4c0:	subsmi	r9, sl, r9, lsl #22
   2b4c4:	andlt	sp, fp, sp, asr #2
   2b4c8:	stmdami	ip!, {r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   2b4cc:	ldrbtmi	r2, [r8], #-257	; 0xfffffeff
   2b4d0:			; <UNDEFINED> instruction: 0xf7da3020
   2b4d4:			; <UNDEFINED> instruction: 0x4604eb7e
   2b4d8:	teqle	ip, r0, lsl #16
   2b4dc:	andcs	r4, lr, r8, lsr #18
   2b4e0:	ldrbtmi	sl, [r9], #-3333	; 0xfffff2fb
   2b4e4:	stc	7, cr15, [r6], {218}	; 0xda
   2b4e8:	blpl	66b64 <version_string@@Base+0x834>
   2b4ec:	stmib	sp, {r0, r3, r5, r9, sl, lr}^
   2b4f0:	cfldrs	mvf4, [pc, #20]	; 2b50c <ASN1_STRING_length@plt+0x24ca4>
   2b4f4:	vmov.u8	r6, d13[4]
   2b4f8:	vnmla.f64	d7, d23, d5
   2b4fc:			; <UNDEFINED> instruction: 0xeeb82a90
   2b500:	vsub.f64	d7, d21, d23
   2b504:	vnmul.f64	d7, d7, d7
   2b508:	andls	r7, r7, #6144	; 0x1800
   2b50c:	blvc	ff227108 <rpl_re_syntax_options@@Base+0xff1b9628>
   2b510:	bcc	fe466d74 <rpl_re_syntax_options@@Base+0xfe3f9294>
   2b514:			; <UNDEFINED> instruction: 0xf04f431a
   2b518:	ldrmi	r0, [r0], -r0, lsl #4
   2b51c:	svclt	0x00084614
   2b520:	movwls	r2, #33537	; 0x8301
   2b524:	ldc	7, cr15, [sl], #872	; 0x368
   2b528:	ldrdcc	lr, [r2], -sp
   2b52c:			; <UNDEFINED> instruction: 0xf7db4798
   2b530:	strtmi	lr, [r9], -ip, ror #18
   2b534:	rsbvs	r4, ip, r2, lsr #12
   2b538:	stmib	r5, {r0, r2, sl, ip, pc}^
   2b53c:	stmdavs	r7, {r1, sl, lr}
   2b540:	strtmi	r4, [r0], -r6, lsl #12
   2b544:	stc	7, cr15, [sl], #872	; 0x368
   2b548:	andcs	r4, lr, r1, lsr #12
   2b54c:	bl	ff4e94bc <rpl_re_syntax_options@@Base+0xff47b9dc>
   2b550:	eorsvs	r4, r7, r0, lsr #12
   2b554:	smlatbcs	r0, pc, r7, lr	; <UNPREDICTABLE>
   2b558:			; <UNDEFINED> instruction: 0xf7da200e
   2b55c:	andcs	lr, r1, ip, asr #23
   2b560:			; <UNDEFINED> instruction: 0xf7dae7a9
   2b564:	svclt	0x0000ef64
   2b568:	andeq	r0, r0, r0
   2b56c:	smlawbmi	lr, r0, r4, r8
   2b570:	andeq	r0, r0, ip, asr #9
   2b574:	andeq	sl, r3, r6, asr #12
   2b578:	andeq	sl, r3, r6, lsr #12
   2b57c:	andeq	r1, r4, r6, asr #31
   2b580:			; <UNDEFINED> instruction: 0xffffcb33
   2b584:	blvc	67068 <version_string@@Base+0xd38>
   2b588:	cfstr32	mvfx11, [sp, #-32]!	; 0xffffffe0
   2b58c:	vmov.f64	d8, #66	; 0x3e100000  0.1406250
   2b590:	vabs.f64	d0, d7
   2b594:	vneg.f64	d24, d0
   2b598:	blle	329de0 <rpl_re_syntax_options@@Base+0x2bc300>
   2b59c:	blvc	ff067194 <rpl_re_syntax_options@@Base+0xfeff96b4>
   2b5a0:	beq	fe466e04 <rpl_re_syntax_options@@Base+0xfe3f9324>
   2b5a4:	svc	0x00a0f7da
   2b5a8:	blvc	ff2670a4 <rpl_re_syntax_options@@Base+0xff1f95c4>
   2b5ac:	blvc	ff227094 <rpl_re_syntax_options@@Base+0xff1b95b4>
   2b5b0:	blhi	1226e98 <rpl_re_syntax_options@@Base+0x11b93b8>
   2b5b4:	bleq	1e6c38 <rpl_re_syntax_options@@Base+0x179158>
   2b5b8:	blhi	66e60 <version_string@@Base+0xb30>
   2b5bc:	blvc	ff2671b4 <rpl_re_syntax_options@@Base+0xff1f96d4>
   2b5c0:	blhi	e68bc <rpl_re_syntax_options@@Base+0x78ddc>
   2b5c4:			; <UNDEFINED> instruction: 0x4008e8bd
   2b5c8:	beq	fe466e2c <rpl_re_syntax_options@@Base+0xfe3f934c>
   2b5cc:	ldcllt	7, cr15, [r8], {218}	; 0xda
   2b5d0:	andeq	r0, r0, r0
   2b5d4:	smlawbmi	lr, r0, r4, r8
   2b5d8:	stfeqd	f7, [r2], {161}	; 0xa1
   2b5dc:	strbmi	r4, [r0, #-1156]!	; 0xfffffb7c
   2b5e0:			; <UNDEFINED> instruction: 0xf080b5f0
   2b5e4:	cdpmi	0, 4, cr8, cr2, cr3, {4}
   2b5e8:	ldcne	12, cr1, [r5, #-784]	; 0xfffffcf0
   2b5ec:			; <UNDEFINED> instruction: 0xf814447e
   2b5f0:	strtmi	r3, [r0], -r3, lsl #24
   2b5f4:	strtmi	r4, [pc], -r4, lsl #11
   2b5f8:	streq	pc, [r3], #-260	; 0xfffffefc
   2b5fc:	streq	pc, [r4, #-261]	; 0xfffffefb
   2b600:	orrseq	lr, r3, #6144	; 0x1800
   2b604:			; <UNDEFINED> instruction: 0xf8057a1b
   2b608:			; <UNDEFINED> instruction: 0xf8143c08
   2b60c:			; <UNDEFINED> instruction: 0xf8143c06
   2b610:	b	142662c <rpl_re_syntax_options@@Base+0x13b8b4c>
   2b614:			; <UNDEFINED> instruction: 0xf0031303
   2b618:	ldrtmi	r0, [r3], #-816	; 0xfffffcd0
   2b61c:	tstne	lr, #3072	; 0xc00
   2b620:			; <UNDEFINED> instruction: 0xf8057a1b
   2b624:			; <UNDEFINED> instruction: 0xf8143c07
   2b628:			; <UNDEFINED> instruction: 0xf8143c05
   2b62c:	b	1426644 <rpl_re_syntax_options@@Base+0x13b8b64>
   2b630:			; <UNDEFINED> instruction: 0xf0030383
   2b634:	ldrtmi	r0, [r3], #-828	; 0xfffffcc4
   2b638:	orrsne	lr, lr, #3072	; 0xc00
   2b63c:			; <UNDEFINED> instruction: 0xf8057a1b
   2b640:			; <UNDEFINED> instruction: 0xf8143c06
   2b644:			; <UNDEFINED> instruction: 0xf0033c04
   2b648:	ldrtmi	r0, [r3], #-831	; 0xfffffcc1
   2b64c:			; <UNDEFINED> instruction: 0xf8057a1b
   2b650:	stmiale	ip, {r0, r2, sl, fp, ip, sp}^
   2b654:			; <UNDEFINED> instruction: 0x23abf64a
   2b658:			; <UNDEFINED> instruction: 0x23aaf6ca
   2b65c:	movwmi	pc, #7075	; 0x1ba3	; <UNPREDICTABLE>
   2b660:	streq	pc, [r1], #-35	; 0xffffffdd
   2b664:	cmpeq	r3, #4, 22	; 0x1000
   2b668:	stmdbcs	r1, {r0, r3, r6, r7, r9, fp, ip}
   2b66c:	stmdbcs	r2, {r2, r5, ip, lr, pc}
   2b670:	stmdavc	r3, {r1, r2, r3, r4, r8, ip, lr, pc}
   2b674:	ldmdbmi	pc, {r0, r2, r3, r4, r5, sl, sp}	; <UNPREDICTABLE>
   2b678:	ldrbtmi	r3, [r9], #-1796	; 0xfffff8fc
   2b67c:	orrseq	lr, r3, #1024	; 0x400
   2b680:			; <UNDEFINED> instruction: 0xf8077a1b
   2b684:	stmdavc	r3, {r2, sl, fp, ip, sp}
   2b688:	tsteq	fp, r5, asr #16
   2b68c:	teqeq	r0, #3	; <UNPREDICTABLE>
   2b690:	bl	fc6c4 <rpl_re_syntax_options@@Base+0x8ebe4>
   2b694:	bvc	6f02f0 <rpl_re_syntax_options@@Base+0x682810>
   2b698:	stccc	8, cr15, [r3], {7}
   2b69c:			; <UNDEFINED> instruction: 0xf8077843
   2b6a0:	addseq	r4, fp, r1, lsl #24
   2b6a4:	teqeq	ip, #3	; <UNPREDICTABLE>
   2b6a8:	bvc	2fc714 <rpl_re_syntax_options@@Base+0x28ec34>
   2b6ac:	stccc	8, cr15, [r2], {7}
   2b6b0:	bne	fee342b8 <rpl_re_syntax_options@@Base+0xfedc67d8>
   2b6b4:	ldcllt	0, cr7, [r0, #236]!	; 0xec
   2b6b8:	strcc	r7, [r4, -r3, lsl #16]
   2b6bc:	ldrtcs	r4, [sp], #-2318	; 0xfffff6f2
   2b6c0:	bl	7c8ac <rpl_re_syntax_options@@Base+0xedcc>
   2b6c4:	bvc	6ec518 <rpl_re_syntax_options@@Base+0x67ea38>
   2b6c8:	stccc	8, cr15, [r4], {7}
   2b6cc:			; <UNDEFINED> instruction: 0xf8077803
   2b6d0:			; <UNDEFINED> instruction: 0xf8074c02
   2b6d4:	tsteq	fp, r1, lsl #24
   2b6d8:	teqeq	r0, #3	; <UNPREDICTABLE>
   2b6dc:	bvc	6fc710 <rpl_re_syntax_options@@Base+0x68ec30>
   2b6e0:	stccc	8, cr15, [r3], {7}
   2b6e4:	bne	fee342ec <rpl_re_syntax_options@@Base+0xfedc680c>
   2b6e8:	ldcllt	0, cr7, [r0, #236]!	; 0xec
   2b6ec:			; <UNDEFINED> instruction: 0xe7b14617
   2b6f0:	andeq	r6, r2, r4, ror #24
   2b6f4:	ldrdeq	r6, [r2], -r6	; <UNPREDICTABLE>
   2b6f8:	muleq	r2, r0, fp
   2b6fc:	mvnsmi	lr, #737280	; 0xb4000
   2b700:	cfldrdmi	mvd2, [r1, #-0]
   2b704:			; <UNDEFINED> instruction: 0xf8df4e51
   2b708:	ldrbtmi	ip, [sp], #-328	; 0xfffffeb8
   2b70c:	ldrbtmi	r4, [lr], #-3921	; 0xfffff0af
   2b710:	ldrd	pc, [r4, #-143]	; 0xffffff71
   2b714:	ldrbtmi	r4, [pc], #-1276	; 2b71c <ASN1_STRING_length@plt+0x24eb4>
   2b718:			; <UNDEFINED> instruction: 0xf81044fe
   2b71c:	blcs	37a328 <rpl_re_syntax_options@@Base+0x30c848>
   2b720:	blcs	26173c <rpl_re_syntax_options@@Base+0x1f3c5c>
   2b724:	stmdblt	fp!, {r0, r3, r4, r5, r6, r7, fp, ip, lr, pc}^
   2b728:	pop	{r5, r9, sl, lr}
   2b72c:	blcs	84c6f4 <rpl_re_syntax_options@@Base+0x7dec14>
   2b730:			; <UNDEFINED> instruction: 0xf1a3d0f3
   2b734:	blx	fee2d830 <rpl_re_syntax_options@@Base+0xfedbfd50>
   2b738:	b	1429960 <rpl_re_syntax_options@@Base+0x13bbe80>
   2b73c:	b	16318a4 <rpl_re_syntax_options@@Base+0x15c3dc4>
   2b740:	ldrdle	r1, [r2, -r3]!
   2b744:			; <UNDEFINED> instruction: 0xf993442b
   2b748:	blcs	37870 <ASN1_STRING_length@plt+0x31008>
   2b74c:	b	14223c8 <rpl_re_syntax_options@@Base+0x13b48e8>
   2b750:			; <UNDEFINED> instruction: 0xf8104883
   2b754:	blcs	37a360 <rpl_re_syntax_options@@Base+0x30c880>
   2b758:	blcs	2617d0 <rpl_re_syntax_options@@Base+0x1f3cf0>
   2b75c:	strdlt	sp, [r3, r9]!
   2b760:			; <UNDEFINED> instruction: 0xf9934433
   2b764:	blcs	3788c <ASN1_STRING_length@plt+0x31024>
   2b768:	b	12623ac <rpl_re_syntax_options@@Base+0x11f48cc>
   2b76c:			; <UNDEFINED> instruction: 0xb1223803
   2b770:	b	13f9f7c <rpl_re_syntax_options@@Base+0x138c49c>
   2b774:			; <UNDEFINED> instruction: 0xf8014318
   2b778:			; <UNDEFINED> instruction: 0xf8103b01
   2b77c:	blcs	37a388 <rpl_re_syntax_options@@Base+0x30c8a8>
   2b780:	blcs	2617d0 <rpl_re_syntax_options@@Base+0x1f3cf0>
   2b784:	blcs	61b70 <quoting_style_vals@@Base+0xe96c>
   2b788:			; <UNDEFINED> instruction: 0xf04fd155
   2b78c:			; <UNDEFINED> instruction: 0x462034ff
   2b790:	mvnshi	lr, #12386304	; 0xbd0000
   2b794:	sbcsle	r2, ip, r0, lsr #22
   2b798:			; <UNDEFINED> instruction: 0xf983fa4f
   2b79c:	svceq	0x0000f1b9
   2b7a0:	blcs	fa2f74 <rpl_re_syntax_options@@Base+0xf35494>
   2b7a4:			; <UNDEFINED> instruction: 0xe7dbd0f1
   2b7a8:	rscle	r2, r6, r0, lsr #22
   2b7ac:	svceq	0x0080f013
   2b7b0:	bl	21ff64 <rpl_re_syntax_options@@Base+0x1b2484>
   2b7b4:			; <UNDEFINED> instruction: 0xf9990903
   2b7b8:			; <UNDEFINED> instruction: 0xf1b99048
   2b7bc:	blle	4af3c4 <rpl_re_syntax_options@@Base+0x4418e4>
   2b7c0:	andsle	r2, r2, sp, lsr fp
   2b7c4:	stmne	r9, {r3, r6, r9, fp, sp, lr, pc}
   2b7c8:	bcc	97c58 <rpl_re_syntax_options@@Base+0x2a178>
   2b7cc:	tstcs	r8, #323584	; 0x4f000
   2b7d0:	blcc	a97dc <rpl_re_syntax_options@@Base+0x3bcfc>
   2b7d4:	blcc	a981c <rpl_re_syntax_options@@Base+0x3bd3c>
   2b7d8:	stmdale	pc, {r0, r2, r3, r8, r9, fp, sp}	; <UNPREDICTABLE>
   2b7dc:	ldmle	r9!, {r3, r8, r9, fp, sp}^
   2b7e0:	sbcsle	r2, r2, r0, lsl #22
   2b7e4:	blcs	fa3824 <rpl_re_syntax_options@@Base+0xf35d44>
   2b7e8:			; <UNDEFINED> instruction: 0xf810d1cf
   2b7ec:	blcs	37a3f8 <rpl_re_syntax_options@@Base+0x30c918>
   2b7f0:	blcs	26185c <rpl_re_syntax_options@@Base+0x1f3d7c>
   2b7f4:			; <UNDEFINED> instruction: 0xf04fd8f9
   2b7f8:			; <UNDEFINED> instruction: 0xe7c834ff
   2b7fc:	rscle	r2, r9, r0, lsr #22
   2b800:	andsle	r2, r6, sp, lsr fp
   2b804:	svceq	0x0080f013
   2b808:	strbtmi	sp, [r3], #-447	; 0xfffffe41
   2b80c:	umaalls	pc, r8, r3, r9	; <UNPREDICTABLE>
   2b810:	svceq	0x0000f1b9
   2b814:			; <UNDEFINED> instruction: 0xb122dbb9
   2b818:	b	127a024 <rpl_re_syntax_options@@Base+0x120c544>
   2b81c:			; <UNDEFINED> instruction: 0xf8010808
   2b820:	strcc	r8, [r3], #-2817	; 0xfffff4ff
   2b824:	blcs	865610 <rpl_re_syntax_options@@Base+0x7f7b30>
   2b828:	blcs	f9fbac <rpl_re_syntax_options@@Base+0xf320cc>
   2b82c:	strcc	sp, [r1], #-429	; 0xfffffe53
   2b830:	strcc	lr, [r2], #-1907	; 0xfffff88d
   2b834:	bl	3e5600 <rpl_re_syntax_options@@Base+0x377b20>
   2b838:			; <UNDEFINED> instruction: 0xf9990903
   2b83c:			; <UNDEFINED> instruction: 0xf1b99048
   2b840:	ble	fef6f448 <rpl_re_syntax_options@@Base+0xfef01968>
   2b844:	svclt	0x0000e7a1
   2b848:	andeq	r6, r2, r6, asr #22
   2b84c:	andeq	r6, r2, r2, asr #22
   2b850:	andeq	r6, r2, ip, lsr fp
   2b854:	andeq	r6, r2, sl, lsr fp
   2b858:	andeq	r6, r2, r8, lsr fp
   2b85c:	addlt	fp, r8, r0, ror r5
   2b860:	stmdbge	r6, {r2, r3, r4, r8, sl, fp, lr}
   2b864:	andcs	r4, r0, #28, 24	; 0x1c00
   2b868:	tstls	r0, sp, ror r4
   2b86c:	blge	190078 <rpl_re_syntax_options@@Base+0x122598>
   2b870:			; <UNDEFINED> instruction: 0xf04f592c
   2b874:			; <UNDEFINED> instruction: 0x460531ff
   2b878:	strls	r6, [r7], #-2084	; 0xfffff7dc
   2b87c:	streq	pc, [r0], #-79	; 0xffffffb1
   2b880:	bl	ffce97f0 <rpl_re_syntax_options@@Base+0xffc7bd10>
   2b884:	ldrbtmi	r4, [fp], #-2837	; 0xfffff4eb
   2b888:	cmplt	r0, r4, lsl #12
   2b88c:	blmi	4be0e4 <rpl_re_syntax_options@@Base+0x450604>
   2b890:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2b894:	blls	205904 <rpl_re_syntax_options@@Base+0x197e24>
   2b898:	tstle	r8, sl, asr r0
   2b89c:	andlt	r4, r8, r0, lsr #12
   2b8a0:	mrcmi	13, 0, fp, cr0, cr0, {3}
   2b8a4:	ldmdbmi	r0, {r0, r2, r9, sp}
   2b8a8:	ldrbtmi	r5, [r9], #-2459	; 0xfffff665
   2b8ac:			; <UNDEFINED> instruction: 0xf7da681e
   2b8b0:	strmi	lr, [r2], -r4, asr #23
   2b8b4:	andls	r4, r3, #40, 12	; 0x2800000
   2b8b8:			; <UNDEFINED> instruction: 0xff74f008
   2b8bc:	tstcs	r1, r5, lsl #26
   2b8c0:	strls	r9, [r0, #-2563]	; 0xfffff5fd
   2b8c4:	ldrtmi	r4, [r0], -r3, lsl #12
   2b8c8:	stcl	7, cr15, [sl, #872]	; 0x368
   2b8cc:			; <UNDEFINED> instruction: 0xf7dae7de
   2b8d0:	svclt	0x0000edae
   2b8d4:	andeq	sl, r3, r8, ror r2
   2b8d8:	andeq	r0, r0, ip, asr #9
   2b8dc:	andeq	sl, r3, sl, asr r2
   2b8e0:	andeq	sl, r3, r0, asr r2
   2b8e4:	strdeq	r0, [r0], -r8
   2b8e8:	andeq	r6, r2, r2, lsl #17
   2b8ec:	mvnsmi	lr, sp, lsr #18
   2b8f0:	addlt	r4, r4, r7, lsl #12
   2b8f4:			; <UNDEFINED> instruction: 0xf0092020
   2b8f8:			; <UNDEFINED> instruction: 0x4639f813
   2b8fc:	cdpmi	2, 1, cr2, cr11, cr9, {0}
   2b900:			; <UNDEFINED> instruction: 0x4604447e
   2b904:			; <UNDEFINED> instruction: 0xf898f012
   2b908:			; <UNDEFINED> instruction: 0x4620b918
   2b90c:	pop	{r2, ip, sp, pc}
   2b910:	movwcs	r8, #496	; 0x1f0
   2b914:	ldrmi	r4, [sl], -r1, lsr #12
   2b918:			; <UNDEFINED> instruction: 0xf0124605
   2b91c:	andls	pc, r3, r3, ror #17
   2b920:			; <UNDEFINED> instruction: 0xfffef008
   2b924:	blls	fd1b0 <rpl_re_syntax_options@@Base+0x8f6d0>
   2b928:	strtmi	r4, [r8], -r0, lsl #13
   2b92c:			; <UNDEFINED> instruction: 0xf0124642
   2b930:	blmi	429c9c <rpl_re_syntax_options@@Base+0x3bc1bc>
   2b934:	andcs	r4, r5, #245760	; 0x3c000
   2b938:	ldmpl	r3!, {sp}^
   2b93c:	ldmdavs	sp, {r0, r3, r4, r5, r6, sl, lr}
   2b940:	bl	1ee98b0 <rpl_re_syntax_options@@Base+0x1e7bdd0>
   2b944:	ldrtmi	r9, [r8], -r3
   2b948:			; <UNDEFINED> instruction: 0xff2cf008
   2b94c:	tstcs	r1, r3, lsl #20
   2b950:	andhi	pc, r0, sp, asr #17
   2b954:	strtmi	r4, [r8], -r3, lsl #12
   2b958:	stc	7, cr15, [r2, #872]	; 0x368
   2b95c:			; <UNDEFINED> instruction: 0xf7da4640
   2b960:			; <UNDEFINED> instruction: 0x4620eb38
   2b964:	bl	d698d4 <rpl_re_syntax_options@@Base+0xcfbdf4>
   2b968:	strb	r2, [lr, r0, lsl #8]
   2b96c:	andeq	sl, r3, r0, ror #3
   2b970:	strdeq	r0, [r0], -r8
   2b974:	andeq	r6, r2, r0, lsr #16
   2b978:			; <UNDEFINED> instruction: 0x460eb570
   2b97c:	smlabbcs	r0, r6, r0, fp
   2b980:			; <UNDEFINED> instruction: 0xf7da4604
   2b984:			; <UNDEFINED> instruction: 0xb1b8e968
   2b988:	ldrtmi	r4, [r0], -r5, lsl #12
   2b98c:	bl	ff6e98fc <rpl_re_syntax_options@@Base+0xff67be1c>
   2b990:	ldrtmi	r2, [r1], -r0, lsl #6
   2b994:	movwls	r9, #770	; 0x302
   2b998:	strmi	r9, [r2], -r1, lsl #10
   2b99c:			; <UNDEFINED> instruction: 0xf7da4620
   2b9a0:			; <UNDEFINED> instruction: 0x4604edf4
   2b9a4:			; <UNDEFINED> instruction: 0xf7da4628
   2b9a8:	stclne	14, cr14, [r3], #-512	; 0xfffffe00
   2b9ac:	mvnmi	fp, #164, 30	; 0x290
   2b9b0:	blle	ef8b8 <rpl_re_syntax_options@@Base+0x81dd8>
   2b9b4:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   2b9b8:	strteq	pc, [pc], #-111	; 2b9c0 <ASN1_STRING_length@plt+0x25158>
   2b9bc:	andcs	r4, r5, #147456	; 0x24000
   2b9c0:	ldrbtmi	r2, [r9], #-0
   2b9c4:	bl	e69934 <rpl_re_syntax_options@@Base+0xdfbe54>
   2b9c8:	ldrtmi	r9, [r0], -r5
   2b9cc:	cdp2	0, 14, cr15, cr10, cr8, {0}
   2b9d0:	strtmi	r9, [r3], -r5, lsl #18
   2b9d4:	andcs	r4, r0, r2, lsl #12
   2b9d8:	mcr2	7, 1, pc, cr4, cr2, {7}	; <UNPREDICTABLE>
   2b9dc:	andlt	r2, r6, r0
   2b9e0:	svclt	0x0000bd70
   2b9e4:			; <UNDEFINED> instruction: 0x000267be
   2b9e8:	mvnsmi	lr, sp, lsr #18
   2b9ec:	strcs	fp, [r0], #-132	; 0xffffff7c
   2b9f0:	strtmi	r4, [r3], -pc, lsl #12
   2b9f4:	strls	r4, [r0], #-1570	; 0xfffff9de
   2b9f8:			; <UNDEFINED> instruction: 0xf8b0f012
   2b9fc:	ldrbtmi	r4, [lr], #-3611	; 0xfffff1e5
   2ba00:	svclt	0x00082801
   2ba04:	andle	r4, r2, r0, lsr #12
   2ba08:	ldmdblt	r8, {r0, r2, r9, sl, lr}
   2ba0c:	andlt	r2, r4, r1
   2ba10:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2ba14:			; <UNDEFINED> instruction: 0x46234916
   2ba18:			; <UNDEFINED> instruction: 0xf8564622
   2ba1c:			; <UNDEFINED> instruction: 0xf8d88001
   2ba20:			; <UNDEFINED> instruction: 0xf0121068
   2ba24:	andls	pc, r3, pc, asr r8	; <UNPREDICTABLE>
   2ba28:			; <UNDEFINED> instruction: 0xff7af008
   2ba2c:			; <UNDEFINED> instruction: 0xf8d89b03
   2ba30:	strmi	r1, [r6], -r8, rrx
   2ba34:	strtmi	r4, [r8], -r2, lsl #12
   2ba38:			; <UNDEFINED> instruction: 0xf854f012
   2ba3c:	andcs	r4, r5, #212992	; 0x34000
   2ba40:	ldrbtmi	r4, [r9], #-1568	; 0xfffff9e0
   2ba44:	b	ffe699b4 <rpl_re_syntax_options@@Base+0xffdfbed4>
   2ba48:	ldrtmi	r9, [r8], -r3
   2ba4c:	cdp2	0, 10, cr15, cr10, cr8, {0}
   2ba50:	strtmi	r9, [fp], -r3, lsl #18
   2ba54:	strtmi	r4, [r0], -r2, lsl #12
   2ba58:	stc2l	7, cr15, [r4, #968]!	; 0x3c8
   2ba5c:			; <UNDEFINED> instruction: 0xf7da4630
   2ba60:			; <UNDEFINED> instruction: 0x4620eab8
   2ba64:	pop	{r2, ip, sp, pc}
   2ba68:	svclt	0x000081f0
   2ba6c:	andeq	sl, r3, r2, ror #1
   2ba70:			; <UNDEFINED> instruction: 0x000004b4
   2ba74:	andeq	r6, r2, lr, lsr r7
   2ba78:	svclt	0x00882901
   2ba7c:	stmdale	r0, {r0, r9, fp, sp}
   2ba80:	push	{r4, r5, r6, r8, r9, sl, lr}
   2ba84:			; <UNDEFINED> instruction: 0x460641f0
   2ba88:	ldrmi	fp, [pc], -r2, lsl #1
   2ba8c:			; <UNDEFINED> instruction: 0xf001fb02
   2ba90:	ldrmi	r4, [r5], -ip, lsl #12
   2ba94:			; <UNDEFINED> instruction: 0xff44f008
   2ba98:	strtmi	r3, [sl], -r1, lsl #24
   2ba9c:	strls	r2, [r1, -r0, lsl #6]
   2baa0:	strmi	r9, [r0], r0, lsl #8
   2baa4:			; <UNDEFINED> instruction: 0x46414630
   2baa8:			; <UNDEFINED> instruction: 0xf9faf7fc
   2baac:	andlt	r4, r2, r0, asr #12
   2bab0:	ldrhmi	lr, [r0, #141]!	; 0x8d
   2bab4:	blt	fe2e9a24 <rpl_re_syntax_options@@Base+0xfe27bf44>
   2bab8:	bleq	ff067594 <rpl_re_syntax_options@@Base+0xfeff9ab4>
   2babc:	addlt	fp, r4, r0, lsl r5
   2bac0:	blx	46768c <rpl_re_syntax_options@@Base+0x3f9bac>
   2bac4:	vmov.u16	sp, d0[2]
   2bac8:	vldr	d7, [pc, #256]	; 2bbd0 <ASN1_STRING_length@plt+0x25368>
   2bacc:			; <UNDEFINED> instruction: 0xeeb46b29
   2bad0:	vsqrt.f64	d23, d6
   2bad4:	ble	e2a31c <rpl_re_syntax_options@@Base+0xdbc83c>
   2bad8:	blvs	a2715c <rpl_re_syntax_options@@Base+0x9b967c>
   2badc:	blvc	ff1e75b4 <rpl_re_syntax_options@@Base+0xff179ad4>
   2bae0:	blx	4676ac <rpl_re_syntax_options@@Base+0x3f9bcc>
   2bae4:	vldr	s26, [pc, #76]	; 2bb38 <ASN1_STRING_length@plt+0x252d0>
   2bae8:			; <UNDEFINED> instruction: 0xeeb46b26
   2baec:	vsqrt.f64	d23, d6
   2baf0:	ble	daa338 <rpl_re_syntax_options@@Base+0xd3c858>
   2baf4:	blvs	967178 <rpl_re_syntax_options@@Base+0x8f9698>
   2baf8:	blvc	ff1e75d0 <rpl_re_syntax_options@@Base+0xff179af0>
   2bafc:	blx	4676c8 <rpl_re_syntax_options@@Base+0x3f9be8>
   2bb00:			; <UNDEFINED> instruction: 0x4c23db28
   2bb04:	stmdami	r3!, {r5, r8, r9, sp}
   2bb08:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
   2bb0c:	stcmi	0, cr14, [r2], #-16
   2bb10:	stmdami	r2!, {r5, r8, r9, sp}
   2bb14:	ldrbtmi	r4, [r8], #-1148	; 0xfffffb84
   2bb18:	bleq	e7154 <rpl_re_syntax_options@@Base+0x79674>
   2bb1c:	andvc	pc, pc, r0, lsl #10
   2bb20:	andcs	r4, r1, #26214400	; 0x1900000
   2bb24:			; <UNDEFINED> instruction: 0xf7da9400
   2bb28:	ldmdami	sp, {r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   2bb2c:			; <UNDEFINED> instruction: 0xf5004478
   2bb30:	andlt	r7, r4, pc
   2bb34:	mrc	13, 5, fp, cr1, cr0, {0}
   2bb38:	vldr	d7, [pc, #256]	; 2bc40 <ASN1_STRING_length@plt+0x253d8>
   2bb3c:	vmov.f64	d6, #77	; 0x3e680000  0.2265625
   2bb40:	vsqrt.f64	d23, d6
   2bb44:	blle	ff22a38c <rpl_re_syntax_options@@Base+0xff1bc8ac>
   2bb48:			; <UNDEFINED> instruction: 0x23204c16
   2bb4c:	ldrbtmi	r4, [ip], #-2070	; 0xfffff7ea
   2bb50:			; <UNDEFINED> instruction: 0xe7e14478
   2bb54:	eorscs	r4, r0, #21504	; 0x5400
   2bb58:			; <UNDEFINED> instruction: 0xf8a3447b
   2bb5c:			; <UNDEFINED> instruction: 0xe7e4223c
   2bb60:			; <UNDEFINED> instruction: 0x23204c13
   2bb64:	ldrbtmi	r4, [ip], #-2067	; 0xfffff7ed
   2bb68:			; <UNDEFINED> instruction: 0xe7d54478
   2bb6c:	andhi	pc, r0, pc, lsr #7
   2bb70:	strbtvs	r6, [r6], -r6, ror #12
   2bb74:	eormi	lr, r3, r6, ror #12
   2bb78:	strbtvs	r6, [r6], -r6, ror #12
   2bb7c:	svccc	0x00ee6666
   2bb80:	rscsle	sl, r1, #252, 18	; 0x3f0000
   2bb84:	svccc	0x0050624d
   2bb88:	rscsle	sl, r1, #252, 18	; 0x3f0000
   2bb8c:	svccc	0x0040624d
   2bb90:			; <UNDEFINED> instruction: 0x000266b0
   2bb94:	andeq	r1, r4, sl, lsl #19
   2bb98:	muleq	r2, r4, r6
   2bb9c:	andeq	r1, r4, lr, ror r9
   2bba0:	andeq	r1, r4, r8, ror #18
   2bba4:	andeq	r6, r2, r2, asr r6
   2bba8:	andeq	r1, r4, r4, asr #18
   2bbac:	andeq	r1, r4, ip, lsr r9
   2bbb0:	andeq	r6, r2, sl, asr #12
   2bbb4:	andeq	r1, r4, ip, lsr #18
   2bbb8:	mvnsmi	lr, #737280	; 0xb4000
   2bbbc:	ldrmi	fp, [r0], r3, lsl #1
   2bbc0:	andne	lr, r0, #3358720	; 0x334000
   2bbc4:	strmi	fp, [fp], -r8, lsl #7
   2bbc8:	ldrmi	r4, [r9], #-1537	; 0xfffff9ff
   2bbcc:	blx	de9bc6 <rpl_re_syntax_options@@Base+0xd7c0e6>
   2bbd0:	andls	r4, r0, r4, lsl #12
   2bbd4:	mrc	7, 0, APSR_nzcv, cr8, cr10, {6}
   2bbd8:	ldrdls	pc, [r8], pc	; <UNPREDICTABLE>
   2bbdc:	ldrbtmi	r2, [r9], #1792	; 0x700
   2bbe0:	andls	r4, r0, r6, lsl #12
   2bbe4:			; <UNDEFINED> instruction: 0x46416037
   2bbe8:	blcs	49c7c <_IO_stdin_used@@Base+0xb43c>
   2bbec:	qadd16mi	fp, r0, r4
   2bbf0:			; <UNDEFINED> instruction: 0xf7da4648
   2bbf4:			; <UNDEFINED> instruction: 0x212feca6
   2bbf8:	stccs	6, cr4, [r0, #-20]	; 0xffffffec
   2bbfc:	ble	93d484 <rpl_re_syntax_options@@Base+0x8cf9a4>
   2bc00:	blcs	c5cd4 <rpl_re_syntax_options@@Base+0x581f4>
   2bc04:	stmdavc	r3!, {r3, r4, r8, ip, lr, pc}
   2bc08:	addmi	fp, fp, #-1073741780	; 0xc000002c
   2bc0c:	stmdavc	r3!, {r0, r8, ip, lr, pc}^
   2bc10:			; <UNDEFINED> instruction: 0xf7dab193
   2bc14:	addmi	lr, r4, #1015808	; 0xf8000
   2bc18:	svclt	0x00089000
   2bc1c:	rscle	r7, r1, r7, rrx
   2bc20:	andvc	fp, r7, r8, lsl #2
   2bc24:	ldrdvc	lr, [r0], -lr	; <UNPREDICTABLE>
   2bc28:	stmdami	pc, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   2bc2c:			; <UNDEFINED> instruction: 0xf7da4478
   2bc30:	strmi	lr, [r4], -ip, asr #23
   2bc34:	strb	r9, [sp, r0]
   2bc38:			; <UNDEFINED> instruction: 0xf7da4620
   2bc3c:	ldmdavs	r5!, {r1, r3, r6, r7, r8, fp, sp, lr, pc}
   2bc40:	strtmi	fp, [r8], -sp, asr #18
   2bc44:	pop	{r0, r1, ip, sp, pc}
   2bc48:			; <UNDEFINED> instruction: 0xf7da83f0
   2bc4c:	strtmi	lr, [r8], -r2, asr #19
   2bc50:	pop	{r0, r1, ip, sp, pc}
   2bc54:	stmdami	r5, {r4, r5, r6, r7, r8, r9, pc}
   2bc58:	ldrbtmi	r2, [r8], #-1280	; 0xfffffb00
   2bc5c:	ldmdb	r6!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2bc60:	svclt	0x0000e7ef
   2bc64:	andeq	pc, r1, sl, ror r2	; <UNPREDICTABLE>
   2bc68:	andeq	sp, r1, r4, asr #4
   2bc6c:	andeq	r6, r2, r6, ror #10
   2bc70:	ldrbmi	lr, [r0, sp, lsr #18]!
   2bc74:	addlt	r4, r2, r1, lsl #13
   2bc78:			; <UNDEFINED> instruction: 0xf8dfb1aa
   2bc7c:	mcrne	0, 2, r8, cr12, cr8, {1}
   2bc80:	ldrmi	r1, [r2], r7, lsr #17
   2bc84:			; <UNDEFINED> instruction: 0x460544f8
   2bc88:	svcvs	0x0001f814
   2bc8c:	strbmi	r4, [r3], -r8, lsr #12
   2bc90:	rscscc	pc, pc, #79	; 0x4f
   2bc94:	strcc	r2, [r2, #-257]	; 0xfffffeff
   2bc98:			; <UNDEFINED> instruction: 0xf7da9600
   2bc9c:	adcsmi	lr, ip, #1920	; 0x780
   2bca0:	bl	2a0470 <rpl_re_syntax_options@@Base+0x232990>
   2bca4:	movwcs	r0, #2378	; 0x94a
   2bca8:	andcc	pc, r0, r9, lsl #17
   2bcac:	pop	{r1, ip, sp, pc}
   2bcb0:	svclt	0x000087f0
   2bcb4:	andeq	r6, r2, r8, asr #10
   2bcb8:	svcmi	0x00f0e92d
   2bcbc:	addlt	r2, r7, r1, lsl #10
   2bcc0:	blx	fecd8a48 <rpl_re_syntax_options@@Base+0xfec6af68>
   2bcc4:	strmi	pc, [lr], -r2, lsl #11
   2bcc8:	stmdbeq	sp!, {r0, r1, r2, r4, r9, sl, lr}^
   2bccc:	svclt	0x00082900
   2bcd0:	bllt	f750dc <rpl_re_syntax_options@@Base+0xf075fc>
   2bcd4:	andcs	r4, r8, #2572288	; 0x274000
   2bcd8:	ldrbtmi	r4, [r9], #-1540	; 0xfffff9fc
   2bcdc:	stc	7, cr15, [r0, #-872]!	; 0xfffffc98
   2bce0:	strtmi	fp, [r0], -r8, lsr #6
   2bce4:			; <UNDEFINED> instruction: 0xff74f7fc
   2bce8:	bicslt	r4, r8, r0, lsl #13
   2bcec:	adcsmi	r6, ip, #68, 16	; 0x440000
   2bcf0:	movwcs	fp, #3884	; 0xf2c
   2bcf4:			; <UNDEFINED> instruction: 0xf5b42301
   2bcf8:	svclt	0x00881f80
   2bcfc:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   2bd00:			; <UNDEFINED> instruction: 0xf0002b00
   2bd04:	strtmi	r8, [ip], -fp, lsl #1
   2bd08:	strbmi	r4, [r8], -r9, lsr #13
   2bd0c:	stmdb	r0!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2bd10:			; <UNDEFINED> instruction: 0xf7da4620
   2bd14:			; <UNDEFINED> instruction: 0x4640e95e
   2bd18:			; <UNDEFINED> instruction: 0xfffef7fc
   2bd1c:	andlt	r4, r7, r8, lsr #12
   2bd20:	svchi	0x00f0e8bd
   2bd24:	strtmi	r2, [r8], -r0, lsl #10
   2bd28:	pop	{r0, r1, r2, ip, sp, pc}
   2bd2c:	strdcs	r8, [r0], -r0	; <UNPREDICTABLE>
   2bd30:	andsls	pc, ip, #14614528	; 0xdf0000
   2bd34:	ldc2l	0, cr15, [r4, #32]!
   2bd38:			; <UNDEFINED> instruction: 0xf8df4639
   2bd3c:	ldrbtmi	r8, [r9], #536	; 0x218
   2bd40:	andsge	pc, r4, #14614528	; 0xdf0000
   2bd44:	ldrbtmi	r4, [sl], #1272	; 0x4f8
   2bd48:	ldrtmi	r4, [r0], -r3, lsl #13
   2bd4c:			; <UNDEFINED> instruction: 0xf006465a
   2bd50:	eorcs	pc, r0, r1, asr pc	; <UNPREDICTABLE>
   2bd54:	stc2l	0, cr15, [r4, #32]!
   2bd58:	strtmi	r4, [r0], -r7, lsl #12
   2bd5c:	ldmib	r2!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2bd60:	andls	r1, r3, #16896	; 0x4200
   2bd64:			; <UNDEFINED> instruction: 0xf0084610
   2bd68:			; <UNDEFINED> instruction: 0x4621fddb
   2bd6c:	strmi	r9, [r4], -r3, lsl #20
   2bd70:			; <UNDEFINED> instruction: 0xf7da9005
   2bd74:	strtmi	lr, [r0], -r8, lsl #20
   2bd78:	ldrmi	lr, [sl], -pc
   2bd7c:			; <UNDEFINED> instruction: 0x46584639
   2bd80:	svc	0x006ef7d9
   2bd84:			; <UNDEFINED> instruction: 0xf0002800
   2bd88:	teqcs	fp, #187	; 0xbb
   2bd8c:			; <UNDEFINED> instruction: 0x46204651
   2bd90:	strhtvc	fp, [r3], -ip
   2bd94:	b	feee9d04 <rpl_re_syntax_options@@Base+0xfee7c224>
   2bd98:			; <UNDEFINED> instruction: 0x4649b398
   2bd9c:	streq	pc, [r8], -r0, lsl #2
   2bda0:	b	fed69d10 <rpl_re_syntax_options@@Base+0xfecfc230>
   2bda4:	ldrtmi	r2, [r9], -r0, lsr #4
   2bda8:	ldrtmi	r4, [r0], -r4, lsl #12
   2bdac:	movwcs	fp, #268	; 0x10c
   2bdb0:			; <UNDEFINED> instruction: 0xf7ff7023
   2bdb4:	andcs	pc, r5, #41728	; 0xa300
   2bdb8:	strmi	r4, [r3], -r1, asr #12
   2bdbc:			; <UNDEFINED> instruction: 0xf04f2b20
   2bdc0:	sbcsle	r0, sl, r0
   2bdc4:	ldmdb	r8!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2bdc8:	ldrtmi	r4, [r0], -r1, lsl #12
   2bdcc:			; <UNDEFINED> instruction: 0xf7da9104
   2bdd0:			; <UNDEFINED> instruction: 0x9003e9ba
   2bdd4:			; <UNDEFINED> instruction: 0xf0084630
   2bdd8:	bls	12b174 <rpl_re_syntax_options@@Base+0xbd694>
   2bddc:	bl	d21f4 <rpl_re_syntax_options@@Base+0x64714>
   2bde0:	lfmne	f0, 2, [r3], {66}	; 0x42
   2bde4:	eoreq	lr, r2, #204800	; 0x32000
   2bde8:	ldrmi	fp, [sl], -r8, lsr #30
   2bdec:	addsne	r2, r2, r0, lsr #6
   2bdf0:	andcs	r9, r0, r0
   2bdf4:	ldc2	7, cr15, [r6], {242}	; 0xf2
   2bdf8:			; <UNDEFINED> instruction: 0x4651233b
   2bdfc:	stccs	6, cr4, [r0], {32}
   2be00:	ldrbmi	sp, [r8], -r7, asr #3
   2be04:	stmia	r4!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2be08:			; <UNDEFINED> instruction: 0xf7da4638
   2be0c:	stmdals	r5, {r1, r5, r6, r7, fp, sp, lr, pc}
   2be10:	ldm	lr, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2be14:	andlt	r4, r7, r8, lsr #12
   2be18:	svchi	0x00f0e8bd
   2be1c:	ldrhtle	r4, [fp], #-44	; 0xffffffd4
   2be20:			; <UNDEFINED> instruction: 0xf0081c60
   2be24:			; <UNDEFINED> instruction: 0x4622fd7d
   2be28:	ldrdne	pc, [r0], -r8
   2be2c:			; <UNDEFINED> instruction: 0xf7da4681
   2be30:	stmdbmi	sl, {r1, r3, r5, r7, r8, fp, sp, lr, pc}^
   2be34:			; <UNDEFINED> instruction: 0xf8094648
   2be38:	ldrbtmi	r5, [r9], #-4
   2be3c:	b	19e9dac <rpl_re_syntax_options@@Base+0x197c2cc>
   2be40:	stmdacs	r0, {r2, r9, sl, lr}
   2be44:	bl	fec6001c <rpl_re_syntax_options@@Base+0xfebf253c>
   2be48:	cmple	fp, r9, lsl #20
   2be4c:			; <UNDEFINED> instruction: 0xf10a4944
   2be50:	bl	26d2c0 <rpl_re_syntax_options@@Base+0x1ff7e0>
   2be54:	ldrbtmi	r0, [r9], #-5
   2be58:	b	1669dc8 <rpl_re_syntax_options@@Base+0x15fc2e8>
   2be5c:	stmdacs	r0, {r2, r9, sl, lr}
   2be60:	bl	fe860000 <rpl_re_syntax_options@@Base+0xfe7f2520>
   2be64:			; <UNDEFINED> instruction: 0xf1c50409
   2be68:	strtmi	r0, [r0], #-1
   2be6c:	ldc2l	0, cr15, [r8, #-32]	; 0xffffffe0
   2be70:	strmi	r4, [r3], r5, lsr #5
   2be74:			; <UNDEFINED> instruction: 0xf10ad267
   2be78:			; <UNDEFINED> instruction: 0xf1090319
   2be7c:	strbmi	r3, [fp], #-1535	; 0xfffffa01
   2be80:	tstcs	r0, r5, lsr #8
   2be84:	svccs	0x0001f813
   2be88:	bcs	2bd6a0 <rpl_re_syntax_options@@Base+0x24fbc0>
   2be8c:	bcs	39baf4 <rpl_re_syntax_options@@Base+0x32e014>
   2be90:	tstcc	r1, pc, lsl pc
   2be94:	bl	307ea4 <rpl_re_syntax_options@@Base+0x29a3c4>
   2be98:	strmi	r0, [r4], -r1
   2be9c:			; <UNDEFINED> instruction: 0xd1f1429d
   2bea0:			; <UNDEFINED> instruction: 0xf64a1c8a
   2bea4:			; <UNDEFINED> instruction: 0xf6ca23ab
   2bea8:	blx	fe8f4d5a <rpl_re_syntax_options@@Base+0xfe88727a>
   2beac:	ldmdaeq	r2, {r1, r9, ip, sp}^
   2beb0:			; <UNDEFINED> instruction: 0x46100092
   2beb4:	beq	67ff8 <version_string@@Base+0x1cc8>
   2beb8:	andge	pc, r0, r4, lsl #17
   2bebc:			; <UNDEFINED> instruction: 0xf0089203
   2bec0:	bls	12b384 <rpl_re_syntax_options@@Base+0xbd8a4>
   2bec4:	strmi	r4, [r4], -r1, lsl #12
   2bec8:			; <UNDEFINED> instruction: 0xf7ff4658
   2becc:	mcrne	12, 0, pc, cr5, cr7, {0}	; <UNPREDICTABLE>
   2bed0:			; <UNDEFINED> instruction: 0x4658db30
   2bed4:	ldmda	ip!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2bed8:	blx	fecf2ccc <rpl_re_syntax_options@@Base+0xfec851ec>
   2bedc:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   2bee0:	svclt	0x00142d00
   2bee4:	strcs	r4, [r0, #-1565]	; 0xfffff9e3
   2bee8:			; <UNDEFINED> instruction: 0xf43f2d00
   2beec:	ldrtmi	sl, [sl], -lr, lsl #30
   2bef0:			; <UNDEFINED> instruction: 0x46214630
   2bef4:	mrc	7, 5, APSR_nzcv, cr4, cr9, {6}
   2bef8:			; <UNDEFINED> instruction: 0xf580fab0
   2befc:	str	r0, [r4, -sp, ror #18]
   2bf00:	ldrb	r2, [lr, -r1, lsl #10]!
   2bf04:	movweq	lr, #43785	; 0xab09
   2bf08:	stccc	8, cr15, [r1], {19}
   2bf0c:	svclt	0x00182b0a
   2bf10:			; <UNDEFINED> instruction: 0xf47f462c
   2bf14:			; <UNDEFINED> instruction: 0xe799aefa
   2bf18:			; <UNDEFINED> instruction: 0xf8d84622
   2bf1c:	ldrtmi	r1, [r0], -r0
   2bf20:			; <UNDEFINED> instruction: 0xf7d9461c
   2bf24:	ssatmi	lr, #2, lr, lsl #29
   2bf28:			; <UNDEFINED> instruction: 0xf580fab0
   2bf2c:	strbt	r0, [ip], sp, ror #18
   2bf30:	strbt	r4, [sl], r5, lsr #12
   2bf34:	ldrbmi	r4, [r5], -r0, lsr #12
   2bf38:	stmda	sl, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2bf3c:			; <UNDEFINED> instruction: 0xf7da4658
   2bf40:	ldrbmi	lr, [r4], -r8, asr #16
   2bf44:	strmi	lr, [r4], -r1, ror #13
   2bf48:	ldr	r2, [r2, r0, lsl #4]!
   2bf4c:	strdeq	r6, [r2], -sl
   2bf50:	andeq	r6, r2, r2, lsr #9
   2bf54:	andeq	r6, r2, r8, lsr #9
   2bf58:	andeq	r6, r2, lr, lsl #9
   2bf5c:	ldrdeq	r6, [r2], -lr
   2bf60:	ldrdeq	r6, [r2], -lr
   2bf64:	ldmdale	r0, {r1, r4, r5, fp, sp}
   2bf68:	ldrbtmi	r4, [fp], #-2825	; 0xfffff4f7
   2bf6c:	cmplt	sl, sl, lsl r6
   2bf70:	ldrbtmi	r4, [r8], #-2056	; 0xfffff7f8
   2bf74:	addsmi	r6, r1, #65536	; 0x10000
   2bf78:	movwcs	fp, #4052	; 0xfd4
   2bf7c:	stmdbcs	r0, {r0, r8, r9, sp}
   2bf80:	movwcs	fp, #7944	; 0x1f08
   2bf84:	andvs	fp, r2, r3, lsl #2
   2bf88:	andcs	r4, r9, #112, 14	; 0x1c00000
   2bf8c:	svclt	0x0000e7f0
   2bf90:	andeq	r6, r2, lr, lsr #7
   2bf94:	andeq	r1, r4, lr, ror r7
   2bf98:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   2bf9c:	stmdacs	r9, {r3, r4, fp, sp, lr}
   2bfa0:	andcs	fp, r1, r8, lsl #30
   2bfa4:	svclt	0x00004770
   2bfa8:	andeq	r1, r4, r6, asr r7
   2bfac:	svcmi	0x00f0e92d
   2bfb0:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
   2bfb4:	strmi	r8, [r1], -r4, lsl #22
   2bfb8:			; <UNDEFINED> instruction: 0xf8df4caf
   2bfbc:	ldrbtmi	r8, [ip], #-704	; 0xfffffd40
   2bfc0:	beq	fe4677ec <rpl_re_syntax_options@@Base+0xfe3f9d0c>
   2bfc4:	ldrbtmi	fp, [r8], #141	; 0x8d
   2bfc8:	andls	r4, r7, #32, 12	; 0x2000000
   2bfcc:	strls	r4, [r5, #-2732]	; 0xfffff554
   2bfd0:	blmi	feb3d84c <rpl_re_syntax_options@@Base+0xfeacfd6c>
   2bfd4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2bfd8:	movwls	r6, #47131	; 0xb81b
   2bfdc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2bfe0:	bl	fefe9f50 <rpl_re_syntax_options@@Base+0xfef7c470>
   2bfe4:			; <UNDEFINED> instruction: 0xf0001c43
   2bfe8:	stmdbls	r7, {r2, r3, r5, r6, r7, pc}
   2bfec:	stmdals	r5, {r0, r7, r9, sl, lr}
   2bff0:	stc2	0, cr15, [ip, #32]
   2bff4:	andls	r9, sl, r6
   2bff8:	mcr2	7, 7, pc, cr12, cr8, {7}	; <UNPREDICTABLE>
   2bffc:			; <UNDEFINED> instruction: 0xf7da980a
   2c000:	subeq	lr, r6, r2, lsr #17
   2c004:	ldclne	0, cr9, [r0], #-28	; 0xffffffe4
   2c008:			; <UNDEFINED> instruction: 0xf0089609
   2c00c:	blmi	fe7eb238 <rpl_re_syntax_options@@Base+0xfe77d758>
   2c010:	strmi	r6, [r7], -r8, lsr #32
   2c014:	andcc	pc, r3, r8, asr r8	; <UNPREDICTABLE>
   2c018:			; <UNDEFINED> instruction: 0xf8939302
   2c01c:	blcs	385d0 <ASN1_STRING_length@plt+0x31d68>
   2c020:	rschi	pc, r9, r0, asr #32
   2c024:	bge	27e690 <rpl_re_syntax_options@@Base+0x210bb0>
   2c028:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2c02c:	bleq	768468 <rpl_re_syntax_options@@Base+0x6fa988>
   2c030:			; <UNDEFINED> instruction: 0x46444479
   2c034:	andshi	pc, r0, sp, asr #17
   2c038:	beq	a68474 <rpl_re_syntax_options@@Base+0x9fa994>
   2c03c:	bne	467868 <rpl_re_syntax_options@@Base+0x3f9d88>
   2c040:			; <UNDEFINED> instruction: 0x46904993
   2c044:	mcr	4, 0, r4, cr8, cr9, {3}
   2c048:	ldmibmi	r2, {r4, r9, fp, ip}
   2c04c:	mcr	4, 0, r4, cr8, cr9, {3}
   2c050:	blcs	32a98 <ASN1_STRING_length@plt+0x2c230>
   2c054:			; <UNDEFINED> instruction: 0x462bd135
   2c058:			; <UNDEFINED> instruction: 0x4651465a
   2c05c:			; <UNDEFINED> instruction: 0xf8cd4648
   2c060:			; <UNDEFINED> instruction: 0xf7d98000
   2c064:	andcc	lr, r1, sl, lsr pc
   2c068:	andcs	sp, r0, #9
   2c06c:	ldrmi	r4, [r1], -fp, lsr #12
   2c070:			; <UNDEFINED> instruction: 0xf8cd4648
   2c074:			; <UNDEFINED> instruction: 0xf7d98000
   2c078:	andcc	lr, r1, r0, lsr pc
   2c07c:			; <UNDEFINED> instruction: 0xf7dad15a
   2c080:	stmdavs	r2, {r2, r6, r7, r8, r9, fp, sp, lr, pc}
   2c084:	svclt	0x00182a54
   2c088:	svclt	0x000c2a16
   2c08c:	movwcs	r2, #769	; 0x301
   2c090:	stfcsd	f5, [r0], {30}
   2c094:	bls	2e01a8 <rpl_re_syntax_options@@Base+0x2726c8>
   2c098:	stmdavs	fp!, {r0, sl, ip, sp}
   2c09c:	andsvc	r7, sl, r2, lsl r8
   2c0a0:	blls	2124d0 <rpl_re_syntax_options@@Base+0x1a49f0>
   2c0a4:	mcrrne	8, 2, r6, r8, cr10
   2c0a8:	blls	273a14 <rpl_re_syntax_options@@Base+0x205f34>
   2c0ac:	andls	r3, sl, r1, lsl #4
   2c0b0:	tstls	r7, r1, lsl #22
   2c0b4:	movwls	r6, #36906	; 0x902a
   2c0b8:			; <UNDEFINED> instruction: 0xf8939b02
   2c0bc:	blcs	38670 <ASN1_STRING_length@plt+0x31e08>
   2c0c0:	cdp	0, 1, cr13, cr9, cr9, {6}
   2c0c4:	bls	1ee90c <rpl_re_syntax_options@@Base+0x180e2c>
   2c0c8:			; <UNDEFINED> instruction: 0xf7f29909
   2c0cc:	bfi	pc, sp, (invalid: 22:2)	; <UNPREDICTABLE>
   2c0d0:	cmple	r1, r7, lsl #20
   2c0d4:	bne	46793c <rpl_re_syntax_options@@Base+0x3f9e5c>
   2c0d8:	ldrmi	r2, [r8], -r5, lsl #4
   2c0dc:	strcc	lr, [r3], -sp, asr #19
   2c0e0:	svc	0x00aaf7d9
   2c0e4:	blls	112908 <rpl_re_syntax_options@@Base+0xa4e28>
   2c0e8:	ldrtmi	r9, [r2], -r0, lsl #4
   2c0ec:	ldrmi	r4, [r8], -r1, lsl #12
   2c0f0:			; <UNDEFINED> instruction: 0xf7f29b09
   2c0f4:	bls	22ab58 <rpl_re_syntax_options@@Base+0x1bd078>
   2c0f8:	bl	1bd9e0 <rpl_re_syntax_options@@Base+0x14ff00>
   2c0fc:	andls	r0, r3, #536870916	; 0x20000004
   2c100:			; <UNDEFINED> instruction: 0xf0081c51
   2c104:	blls	2ab1d0 <rpl_re_syntax_options@@Base+0x23d6f0>
   2c108:	bls	11252c <rpl_re_syntax_options@@Base+0xa4a4c>
   2c10c:	bne	ffc3d930 <rpl_re_syntax_options@@Base+0xffbcfe50>
   2c110:	bl	fd1f8 <rpl_re_syntax_options@@Base+0x8f718>
   2c114:	ldrmi	r0, [r6], -r1, asr #6
   2c118:	movwls	r6, #36904	; 0x9028
   2c11c:	cdp	7, 1, cr14, cr8, cr12, {6}
   2c120:	andcs	r1, r5, #144, 20	; 0x90000
   2c124:			; <UNDEFINED> instruction: 0xf7d94620
   2c128:	strmi	lr, [r1], -r8, lsl #31
   2c12c:			; <UNDEFINED> instruction: 0xf7f24620
   2c130:			; <UNDEFINED> instruction: 0xe7b0fa79
   2c134:	movwcs	r9, #2569	; 0xa09
   2c138:	bne	fedd2158 <rpl_re_syntax_options@@Base+0xfed64678>
   2c13c:	eorvs	r9, pc, r4, lsl #20
   2c140:	ldrpl	r1, [fp, #2742]!	; 0xab6
   2c144:	svc	0x0044f7d9
   2c148:			; <UNDEFINED> instruction: 0xf7d94648
   2c14c:	blls	e8114 <rpl_re_syntax_options@@Base+0x7a634>
   2c150:	msrmi	SPSR_fxc, r3	; <illegal shifter operand>
   2c154:	cmple	r9, r0, lsl #24
   2c158:	bmi	13f5164 <rpl_re_syntax_options@@Base+0x1387684>
   2c15c:	ldrbtmi	r4, [sl], #-2889	; 0xfffff4b7
   2c160:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2c164:	subsmi	r9, sl, fp, lsl #22
   2c168:	addhi	pc, r3, r0, asr #32
   2c16c:	andlt	r4, sp, r0, lsr #12
   2c170:	blhi	16746c <rpl_re_syntax_options@@Base+0xf998c>
   2c174:	svchi	0x00f0e8bd
   2c178:	strmi	r4, [r4], -r8, asr #18
   2c17c:	ldrmi	r2, [r8], -r5, lsl #4
   2c180:	movwls	r4, #13433	; 0x3479
   2c184:	svc	0x0058f7d9
   2c188:	stmdavs	r2!, {r0, r1, r8, r9, fp, ip, pc}
   2c18c:	ldrmi	r4, [r8], -r1, lsl #12
   2c190:	blx	126a160 <rpl_re_syntax_options@@Base+0x11fc680>
   2c194:			; <UNDEFINED> instruction: 0xf7d99806
   2c198:			; <UNDEFINED> instruction: 0x4648ef1c
   2c19c:	svc	0x00c6f7d9
   2c1a0:			; <UNDEFINED> instruction: 0xf8939b02
   2c1a4:	stfcss	f4, [r0], {107}	; 0x6b
   2c1a8:	stmdals	r5, {r0, r1, r2, r4, r6, r7, ip, lr, pc}
   2c1ac:			; <UNDEFINED> instruction: 0xf7d92140
   2c1b0:	stmdacs	r0, {r2, r4, r9, sl, fp, sp, lr, pc}
   2c1b4:	ldmdami	sl!, {r3, r6, ip, lr, pc}
   2c1b8:	ldrbtmi	r2, [r8], #-1024	; 0xfffffc00
   2c1bc:	blx	fe96a18c <rpl_re_syntax_options@@Base+0xfe8fc6ac>
   2c1c0:	ldmdbmi	r8!, {r0, r1, r3, r6, r7, r8, r9, sl, sp, lr, pc}
   2c1c4:	andcs	r2, r0, r5, lsl #4
   2c1c8:			; <UNDEFINED> instruction: 0xf7d94479
   2c1cc:			; <UNDEFINED> instruction: 0x4601ef36
   2c1d0:	beq	fe467a3c <rpl_re_syntax_options@@Base+0xfe3f9f5c>
   2c1d4:			; <UNDEFINED> instruction: 0xf0089103
   2c1d8:	andls	pc, r2, r5, ror #21
   2c1dc:			; <UNDEFINED> instruction: 0xf0084620
   2c1e0:	ldmib	sp, {r0, r5, r6, r7, r9, fp, ip, sp, lr, pc}^
   2c1e4:	strmi	r2, [r3], -r2, lsl #2
   2c1e8:			; <UNDEFINED> instruction: 0xf7f22000
   2c1ec:	movwcs	pc, #2587	; 0xa1b	; <UNPREDICTABLE>
   2c1f0:	eorvs	r4, fp, ip, lsl r6
   2c1f4:	stmdami	ip!, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   2c1f8:	cfmsub32	mvax1, mvfx4, mvfx9, mvfx1
   2c1fc:	ldrbtmi	r2, [r8], #-2704	; 0xfffff570
   2c200:	blx	fe0ea1d0 <rpl_re_syntax_options@@Base+0xfe07c6f0>
   2c204:			; <UNDEFINED> instruction: 0xf8939b02
   2c208:	str	r3, [fp, -fp, ror #2]
   2c20c:	cmpcs	r0, r5, lsl #16
   2c210:	stcl	7, cr15, [r2, #868]!	; 0x364
   2c214:	stmdami	r5!, {r5, r8, ip, sp, pc}
   2c218:			; <UNDEFINED> instruction: 0xf7f24478
   2c21c:			; <UNDEFINED> instruction: 0xe79cfa75
   2c220:	cmpcs	r0, fp, lsr #16
   2c224:	movwls	r4, #9752	; 0x2618
   2c228:	ldcl	7, cr15, [r6, #868]	; 0x364
   2c22c:	stmdacs	r0, {r1, r8, r9, fp, ip, pc}
   2c230:	ldfmid	f5, [pc, #-964]	; 2be74 <ASN1_STRING_length@plt+0x2560c>
   2c234:	ldrbtmi	r4, [sp], #-2079	; 0xfffff7e1
   2c238:	bcs	fe467aa4 <rpl_re_syntax_options@@Base+0xfe3f9fc4>
   2c23c:	ldrbtmi	r9, [r8], #-2309	; 0xfffff6fb
   2c240:			; <UNDEFINED> instruction: 0xf7f29500
   2c244:	str	pc, [r8, r1, ror #20]
   2c248:	cmpcs	r0, fp, lsr #16
   2c24c:	movwls	r4, #9752	; 0x2618
   2c250:	stcl	7, cr15, [r2, #868]	; 0x364
   2c254:	strmi	r9, [r4], -r2, lsl #22
   2c258:			; <UNDEFINED> instruction: 0xd1ac2800
   2c25c:	ldmdami	r7, {r1, r2, r4, r8, sl, fp, lr}
   2c260:	mrc	4, 0, r4, cr9, cr13, {3}
   2c264:	stmdbls	r5, {r4, r7, r9, fp, sp}
   2c268:	strls	r4, [r0, #-1144]	; 0xfffffb88
   2c26c:	blx	136a23c <rpl_re_syntax_options@@Base+0x12fc75c>
   2c270:			; <UNDEFINED> instruction: 0xf7dae773
   2c274:	svclt	0x0000e8dc
   2c278:			; <UNDEFINED> instruction: 0x000252ba
   2c27c:	andeq	r9, r3, sl, lsl fp
   2c280:	andeq	r9, r3, ip, lsl #22
   2c284:	andeq	r0, r0, ip, asr #9
   2c288:			; <UNDEFINED> instruction: 0x000004b4
   2c28c:	andeq	r6, r2, r4, lsr #7
   2c290:	andeq	r6, r2, r4, lsl #8
   2c294:	andeq	r5, r2, ip, lsl #5
   2c298:	andeq	r9, r3, r2, lsl #19
   2c29c:	andeq	r5, r2, r0, asr #3
   2c2a0:	andeq	r6, r2, sl, asr r2
   2c2a4:	strheq	r5, [r2], -r8
   2c2a8:	andeq	r6, r2, r6, asr #3
   2c2ac:	strdeq	r6, [r2], -ip
   2c2b0:	andeq	r5, r2, r2, asr #32
   2c2b4:			; <UNDEFINED> instruction: 0x000261b2
   2c2b8:	andeq	r5, r2, r8, lsl r0
   2c2bc:	andeq	r6, r2, r8, lsl #3
   2c2c0:	andcs	fp, lr, r8, lsl #10
   2c2c4:	stmia	ip!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c2c8:	stmdavc	r3, {r3, r8, ip, sp, pc}
   2c2cc:	stmdami	r5, {r0, r1, r3, r5, r8, fp, ip, sp, pc}
   2c2d0:			; <UNDEFINED> instruction: 0x4008e8bd
   2c2d4:			; <UNDEFINED> instruction: 0xf0084478
   2c2d8:	pop	{r0, r1, r2, r3, r5, r6, r7, r8, r9, fp, ip, sp, pc}
   2c2dc:			; <UNDEFINED> instruction: 0xf0084008
   2c2e0:	svclt	0x0000bbeb
   2c2e4:	andeq	r6, r2, r8, lsr #3
   2c2e8:	tstlt	fp, #196608	; 0x30000
   2c2ec:	addlt	fp, r2, r0, lsl r5
   2c2f0:	strmi	r4, [r2], -r4, lsl #12
   2c2f4:	strle	r0, [fp], #-1561	; 0xfffff9e7
   2c2f8:	stmdale	r7, {r0, r2, r3, r8, r9, fp, sp}
   2c2fc:	stmdale	r7, {r3, r8, r9, fp, sp}
   2c300:	svccc	0x0001f812
   2c304:	mvnsle	r2, r0, lsl #22
   2c308:	ands	r2, r1, r1
   2c30c:	mvnsle	r2, r0, lsr #22
   2c310:	andcs	r4, r5, #147456	; 0x24000
   2c314:	ldrbtmi	r2, [r9], #-0
   2c318:	mcr	7, 4, pc, cr14, cr9, {6}	; <UNPREDICTABLE>
   2c31c:	strtmi	r9, [r0], -r1
   2c320:	blx	1068348 <rpl_re_syntax_options@@Base+0xffa868>
   2c324:	strmi	r9, [r2], -r1, lsl #18
   2c328:			; <UNDEFINED> instruction: 0xf7f22000
   2c32c:	andcs	pc, r0, fp, ror r9	; <UNPREDICTABLE>
   2c330:	ldclt	0, cr11, [r0, #-8]
   2c334:	ldrbmi	r2, [r0, -r1]!
   2c338:	andeq	r6, r2, lr, ror #2
   2c33c:	mvnslt	fp, r0, lsl r5
   2c340:	mvnlt	r7, r3, lsl #16
   2c344:	ldrbtmi	r4, [r9], #-2322	; 0xfffff6ee
   2c348:	blx	ff3e835a <rpl_re_syntax_options@@Base+0xff37a87a>
   2c34c:	bvc	118a34 <rpl_re_syntax_options@@Base+0xaaf54>
   2c350:	strmi	r3, [r1], -r8
   2c354:	blcs	398848 <rpl_re_syntax_options@@Base+0x32ad68>
   2c358:	blcs	262398 <rpl_re_syntax_options@@Base+0x1f48b8>
   2c35c:			; <UNDEFINED> instruction: 0xf811d803
   2c360:	blcs	3bf6c <ASN1_STRING_length@plt+0x35704>
   2c364:			; <UNDEFINED> instruction: 0xf7fbd1f7
   2c368:	strmi	pc, [r4], -r9, ror #30
   2c36c:			; <UNDEFINED> instruction: 0xffbcf7ff
   2c370:	teqlt	r8, r3, lsl #12
   2c374:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   2c378:	rscsle	r2, r4, r0, lsr #22
   2c37c:	strcs	lr, [r0], #-2031	; 0xfffff811
   2c380:	ldclt	6, cr4, [r0, #-128]	; 0xffffff80
   2c384:	ldrmi	r4, [ip], -r0, lsr #12
   2c388:	mcr	7, 1, pc, cr2, cr9, {6}	; <UNPREDICTABLE>
   2c38c:	svclt	0x0000e7f2
   2c390:	andeq	r6, r2, sl, asr r1
   2c394:	bmi	93e828 <rpl_re_syntax_options@@Base+0x8d0d48>
   2c398:	blmi	93d584 <rpl_re_syntax_options@@Base+0x8cfaa4>
   2c39c:	addlt	fp, r2, r0, ror r5
   2c3a0:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
   2c3a4:	ldmdavs	r2, {r2, r9, sl, lr}
   2c3a8:			; <UNDEFINED> instruction: 0xf04f9201
   2c3ac:	bmi	82cbb4 <rpl_re_syntax_options@@Base+0x7bf0d4>
   2c3b0:			; <UNDEFINED> instruction: 0xf8d6589e
   2c3b4:	movwlt	r5, #21020	; 0x521c
   2c3b8:			; <UNDEFINED> instruction: 0x4628491e
   2c3bc:			; <UNDEFINED> instruction: 0xf0024479
   2c3c0:	ldmdblt	r0, {r0, r1, r2, r3, r6, r8, fp, ip, sp, lr, pc}^
   2c3c4:	bmi	73dc4c <rpl_re_syntax_options@@Base+0x6d016c>
   2c3c8:	ldrbtmi	r4, [sl], #-2839	; 0xfffff4e9
   2c3cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2c3d0:	subsmi	r9, sl, r1, lsl #22
   2c3d4:	andlt	sp, r2, r3, lsr #2
   2c3d8:			; <UNDEFINED> instruction: 0x4620bd70
   2c3dc:	mrc	7, 5, APSR_nzcv, cr2, cr9, {6}
   2c3e0:	strtmi	r4, [r1], -fp, ror #12
   2c3e4:	strtmi	r4, [r8], -r2, lsl #12
   2c3e8:	stc2l	7, cr15, [r0, #1020]!	; 0x3fc
   2c3ec:	stmdals	r0, {r3, r8, ip, sp, pc}
   2c3f0:	stmdals	r0, {r0, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2c3f4:	stcl	7, cr15, [ip, #868]!	; 0x364
   2c3f8:	ldmdbmi	r0, {r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2c3fc:	strtmi	r2, [r8], -r5, lsl #4
   2c400:			; <UNDEFINED> instruction: 0xf7d94479
   2c404:			; <UNDEFINED> instruction: 0x4601ee1a
   2c408:			; <UNDEFINED> instruction: 0xf7f24628
   2c40c:			; <UNDEFINED> instruction: 0xf7fff90b
   2c410:			; <UNDEFINED> instruction: 0x4605ff57
   2c414:	andseq	pc, ip, #12976128	; 0xc60000
   2c418:	sbcsle	r2, r3, r0, lsl #16
   2c41c:			; <UNDEFINED> instruction: 0xf7dae7cc
   2c420:	svclt	0x0000e806
   2c424:	andeq	r9, r3, r8, asr #14
   2c428:	andeq	r0, r0, ip, asr #9
   2c42c:	andeq	r9, r3, lr, lsr r7
   2c430:			; <UNDEFINED> instruction: 0x000004b4
   2c434:	andeq	r6, r2, r4, lsl r1
   2c438:	andeq	r9, r3, r6, lsl r7
   2c43c:	andeq	r6, r2, ip, lsr #1
   2c440:	bllt	ee8468 <rpl_re_syntax_options@@Base+0xe7a988>
   2c444:	stmdavs	r4, {r3, r4, r5, r6, r7, r8, sl, ip, sp, pc}
   2c448:	strmi	fp, [sp], -ip, lsr #3
   2c44c:			; <UNDEFINED> instruction: 0x46204918
   2c450:	ldrbtmi	r4, [r9], #-1558	; 0xfffff9ea
   2c454:			; <UNDEFINED> instruction: 0xf904f002
   2c458:	stmdavc	ip!, {r3, r4, r5, r6, r8, fp, ip, sp, pc}
   2c45c:			; <UNDEFINED> instruction: 0x462bb15c
   2c460:			; <UNDEFINED> instruction: 0xf813e002
   2c464:	teqlt	r4, r1, lsl #30
   2c468:	ldrble	r0, [sl, #1570]!	; 0x622
   2c46c:	strcs	r4, [r1], #-1576	; 0xfffff9d8
   2c470:	svc	0x00aaf7d9
   2c474:			; <UNDEFINED> instruction: 0x46206030
   2c478:			; <UNDEFINED> instruction: 0x4628bdf8
   2c47c:	mcr	7, 3, pc, cr2, cr9, {6}	; <UNPREDICTABLE>
   2c480:			; <UNDEFINED> instruction: 0x46294633
   2c484:	strtmi	r4, [r0], -r2, lsl #12
   2c488:	ldc2	7, cr15, [r0, #1020]	; 0x3fc
   2c48c:			; <UNDEFINED> instruction: 0x46046837
   2c490:	rscsle	r2, r0, r0, lsl #30
   2c494:	ldrtmi	r4, [r9], -r8, lsr #12
   2c498:	ldmib	r8, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c49c:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2c4a0:	ldrtmi	sp, [r8], -r9, ror #3
   2c4a4:			; <UNDEFINED> instruction: 0xf7d9462c
   2c4a8:	mlasvs	r5, r4, sp, lr
   2c4ac:	svclt	0x0000e7e3
   2c4b0:	andeq	r4, r2, r6, lsr #28
   2c4b4:	addlt	fp, r7, r0, lsr r5
   2c4b8:	bmi	b3f56c <rpl_re_syntax_options@@Base+0xad1a8c>
   2c4bc:	blvc	fd6b4 <rpl_re_syntax_options@@Base+0x8fbd4>
   2c4c0:	ldmdavs	r2, {r1, r5, r7, fp, ip, lr}
   2c4c4:			; <UNDEFINED> instruction: 0xf04f9205
   2c4c8:	andcs	r0, r0, #0, 4
   2c4cc:	bllt	1d10ce4 <rpl_re_syntax_options@@Base+0x1ca3204>
   2c4d0:			; <UNDEFINED> instruction: 0xf7ffaa04
   2c4d4:			; <UNDEFINED> instruction: 0x4604ffb7
   2c4d8:	stflsd	f3, [r4], {240}	; 0xf0
   2c4dc:	strtmi	lr, [r0], -r8, lsr #32
   2c4e0:			; <UNDEFINED> instruction: 0xf7da2204
   2c4e4:			; <UNDEFINED> instruction: 0x4605e8d0
   2c4e8:	stmdbmi	r1!, {r3, r4, r6, r8, r9, ip, sp, pc}
   2c4ec:	andcs	r2, r0, r5, lsl #4
   2c4f0:			; <UNDEFINED> instruction: 0x46044479
   2c4f4:	stc	7, cr15, [r0, #868]!	; 0x364
   2c4f8:	strtmi	r4, [r8], -r1, lsl #12
   2c4fc:			; <UNDEFINED> instruction: 0xf7d99101
   2c500:			; <UNDEFINED> instruction: 0xf008ed48
   2c504:	stmdbls	r1, {r0, r1, r2, r3, r6, r8, fp, ip, sp, lr, pc}
   2c508:	strmi	r4, [r3], -sl, lsr #12
   2c50c:			; <UNDEFINED> instruction: 0xf7f24620
   2c510:	stmdals	r4, {r0, r3, r7, fp, ip, sp, lr, pc}
   2c514:	ldcl	7, cr15, [ip, #-868]	; 0xfffffc9c
   2c518:	blmi	53ed78 <rpl_re_syntax_options@@Base+0x4d1298>
   2c51c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2c520:	blls	186590 <rpl_re_syntax_options@@Base+0x118ab0>
   2c524:	tstle	ip, sl, asr r0
   2c528:	andlt	r4, r7, r0, lsr #12
   2c52c:			; <UNDEFINED> instruction: 0x460cbd30
   2c530:	andcs	sl, r8, #49152	; 0xc000
   2c534:	tstls	r1, r0, lsr #12
   2c538:	stmia	r4!, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2c53c:	stmdacs	r0, {r0, r8, fp, ip, pc}
   2c540:	stmdals	r4, {r0, r2, r3, r6, r7, r8, ip, lr, pc}
   2c544:	stcl	7, cr15, [r4, #-868]	; 0xfffffc9c
   2c548:	movwcs	r9, #3075	; 0xc03
   2c54c:	stccs	3, cr9, [r0], {4}
   2c550:	strtmi	sp, [r0], -r2, ror #1
   2c554:	blx	fec6857c <rpl_re_syntax_options@@Base+0xfebfaa9c>
   2c558:	stmdals	r3, {r2, r9, sl, lr}
   2c55c:	ldmda	r6, {r1, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2c560:			; <UNDEFINED> instruction: 0xf7d9e7da
   2c564:	svclt	0x0000ef64
   2c568:	andeq	r9, r3, r4, lsr #12
   2c56c:	andeq	r0, r0, ip, asr #9
   2c570:	andeq	r5, r2, r8, ror #31
   2c574:	andeq	r9, r3, r4, asr #11
   2c578:	andscs	fp, r0, r8, lsr r5
   2c57c:			; <UNDEFINED> instruction: 0xf9d0f008
   2c580:	bmi	2bf9ac <rpl_re_syntax_options@@Base+0x251ecc>
   2c584:			; <UNDEFINED> instruction: 0x462b447d
   2c588:	strmi	r5, [r4], -sp, lsr #17
   2c58c:	andseq	pc, r8, #13959168	; 0xd50000
   2c590:			; <UNDEFINED> instruction: 0xf008b108
   2c594:			; <UNDEFINED> instruction: 0xf895fa91
   2c598:	movwcs	r2, #534	; 0x216
   2c59c:	strtmi	r6, [r0], -r0, lsr #32
   2c5a0:			; <UNDEFINED> instruction: 0x73226063
   2c5a4:	ldclt	0, cr6, [r8, #-652]!	; 0xfffffd74
   2c5a8:	andeq	r9, r3, ip, asr r5
   2c5ac:			; <UNDEFINED> instruction: 0x000004b4
   2c5b0:			; <UNDEFINED> instruction: 0x4605b538
   2c5b4:			; <UNDEFINED> instruction: 0xf0082010
   2c5b8:	stmdavs	fp!, {r0, r1, r4, r5, r7, r8, fp, ip, sp, lr, pc}
   2c5bc:	tstlt	fp, r4, lsl #12
   2c5c0:			; <UNDEFINED> instruction: 0xf0084618
   2c5c4:			; <UNDEFINED> instruction: 0x4603fa79
   2c5c8:	eorvs	r6, r3, r8, ror #16
   2c5cc:			; <UNDEFINED> instruction: 0xf008b108
   2c5d0:	stmiavs	fp!, {r0, r1, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   2c5d4:	tstlt	fp, r0, rrx
   2c5d8:			; <UNDEFINED> instruction: 0xf0084618
   2c5dc:	strmi	pc, [r3], -sp, ror #20
   2c5e0:	strtmi	r7, [r0], -sl, lsr #22
   2c5e4:			; <UNDEFINED> instruction: 0x732260a3
   2c5e8:	svclt	0x0000bd38
   2c5ec:	ldrlt	fp, [r0, #-376]	; 0xfffffe88
   2c5f0:	stmdavs	r0, {r2, r9, sl, lr}
   2c5f4:	stcl	7, cr15, [ip], #868	; 0x364
   2c5f8:			; <UNDEFINED> instruction: 0xf7d96860
   2c5fc:	stmiavs	r0!, {r1, r3, r5, r6, r7, sl, fp, sp, lr, pc}
   2c600:	stcl	7, cr15, [r6], #868	; 0x364
   2c604:	pop	{r5, r9, sl, lr}
   2c608:			; <UNDEFINED> instruction: 0xf7d94010
   2c60c:			; <UNDEFINED> instruction: 0x4770bcdf
   2c610:			; <UNDEFINED> instruction: 0x4605b5f8
   2c614:			; <UNDEFINED> instruction: 0x460c4b17
   2c618:			; <UNDEFINED> instruction: 0x46174e17
   2c61c:	ldmibpl	lr, {r0, r1, r3, r4, r5, r6, sl, lr}
   2c620:	msrcc	SPSR_fxc, r6	; <illegal shifter operand>
   2c624:	ldmdblt	pc, {r0, r1, r3, r6, r7, r8, fp, ip, sp, pc}	; <UNPREDICTABLE>
   2c628:	andscc	pc, r8, #14024704	; 0xd60000
   2c62c:	ldfltp	f3, [r8, #12]!
   2c630:	cmplt	lr, lr, lsr #16
   2c634:	strtmi	fp, [r1], -ip, lsr #2
   2c638:			; <UNDEFINED> instruction: 0xf0024630
   2c63c:	stmdacs	r0, {r0, r4, fp, ip, sp, lr, pc}
   2c640:			; <UNDEFINED> instruction: 0x4630d0f5
   2c644:	stcl	7, cr15, [r4], {217}	; 0xd9
   2c648:	eorvs	r2, fp, r0, lsl #6
   2c64c:			; <UNDEFINED> instruction: 0x4620b11c
   2c650:	blx	ce8678 <rpl_re_syntax_options@@Base+0xc7ab98>
   2c654:	eorvs	r4, ip, r4, lsl #12
   2c658:	strdlt	fp, [r1, #-216]	; 0xffffff28
   2c65c:			; <UNDEFINED> instruction: 0xf0084608
   2c660:	strmi	pc, [r1], -r1, lsr #17
   2c664:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   2c668:			; <UNDEFINED> instruction: 0xf84ef7f2
   2c66c:	stmdbmi	r4, {r0, r1, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   2c670:			; <UNDEFINED> instruction: 0xe7f74479
   2c674:	andeq	r9, r3, r4, asr #9
   2c678:			; <UNDEFINED> instruction: 0x000004b4
   2c67c:	andeq	r5, r2, lr, lsl #29
   2c680:	andeq	r4, r2, r4, asr #3
   2c684:	bmi	63f2e8 <rpl_re_syntax_options@@Base+0x5d1808>
   2c688:	ldrblt	r4, [r0, #-1147]!	; 0xfffffb85
   2c68c:	ldmpl	sp, {r1, r2, r9, sl, lr}
   2c690:			; <UNDEFINED> instruction: 0xf895460c
   2c694:	stmiblt	r3, {r0, r1, r3, r5, r6, r8, ip, sp}^
   2c698:	andscc	pc, r8, #13959168	; 0xd50000
   2c69c:	ldfltp	f3, [r0, #-12]!
   2c6a0:	cmplt	sp, r5, ror r8
   2c6a4:	strtmi	fp, [r1], -ip, lsr #2
   2c6a8:			; <UNDEFINED> instruction: 0xf0014628
   2c6ac:	stmdacs	r0, {r0, r3, r4, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   2c6b0:			; <UNDEFINED> instruction: 0x4628d0f5
   2c6b4:	stc	7, cr15, [ip], {217}	; 0xd9
   2c6b8:	rsbsvs	r2, r3, r0, lsl #6
   2c6bc:			; <UNDEFINED> instruction: 0x4620b11c
   2c6c0:			; <UNDEFINED> instruction: 0xf9faf008
   2c6c4:	rsbsvs	r4, r4, r4, lsl #12
   2c6c8:	hvclt	7120	; 0x1bd0
   2c6cc:			; <UNDEFINED> instruction: 0xf0084608
   2c6d0:	strmi	pc, [r1], -r9, ror #16
   2c6d4:	ldrbtmi	r4, [r8], #-2053	; 0xfffff7fb
   2c6d8:			; <UNDEFINED> instruction: 0xf816f7f2
   2c6dc:	stmdbmi	r4, {r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   2c6e0:			; <UNDEFINED> instruction: 0xe7f74479
   2c6e4:	andeq	r9, r3, r8, asr r4
   2c6e8:			; <UNDEFINED> instruction: 0x000004b4
   2c6ec:	andeq	r5, r2, r2, lsr lr
   2c6f0:	andeq	r4, r2, r4, asr r1
   2c6f4:	mvnsmi	lr, #737280	; 0xb4000
   2c6f8:	bmi	feafdf50 <rpl_re_syntax_options@@Base+0xfea90470>
   2c6fc:	blmi	feb189d0 <rpl_re_syntax_options@@Base+0xfeaaaef0>
   2c700:	ldrbtmi	sl, [sl], #-3589	; 0xfffff1fb
   2c704:	strmi	r4, [r1], sp, lsl #12
   2c708:	ldmpl	r3, {r4, r5, r9, sl, lr}^
   2c70c:	ldmdavs	fp, {r0, r8, r9, sl, fp, sp, pc}
   2c710:			; <UNDEFINED> instruction: 0xf04f9331
   2c714:			; <UNDEFINED> instruction: 0xf0020300
   2c718:	strtmi	pc, [r8], -r1, asr #22
   2c71c:	ldc	7, cr15, [r2, #-868]	; 0xfffffc9c
   2c720:			; <UNDEFINED> instruction: 0x46014632
   2c724:			; <UNDEFINED> instruction: 0xf0024628
   2c728:	qadd8mi	pc, r0, pc	; <UNPREDICTABLE>
   2c72c:	stc	7, cr15, [sl, #-868]	; 0xfffffc9c
   2c730:	stcge	6, cr4, [ip, #-200]!	; 0xffffff38
   2c734:	strtmi	r4, [r0], -r1, lsl #12
   2c738:			; <UNDEFINED> instruction: 0xff96f002
   2c73c:			; <UNDEFINED> instruction: 0x46304639
   2c740:			; <UNDEFINED> instruction: 0xf0024c9b
   2c744:	ldmib	sp, {r0, r1, r4, r6, r8, r9, sl, fp, ip, sp, lr, pc}^
   2c748:	bls	78b58 <rpl_re_syntax_options@@Base+0xb078>
   2c74c:	svceq	0x0000f1b9
   2c750:	svclt	0x00c8447c
   2c754:	ldmcc	pc!, {r0, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   2c758:	andeq	lr, r1, #532480	; 0x82000
   2c75c:	bls	150f68 <rpl_re_syntax_options@@Base+0xe3488>
   2c760:	movweq	lr, #10883	; 0x2a83
   2c764:	ldm	r7, {r1, r8, r9, ip, pc}
   2c768:	stm	r5, {r0, r1}
   2c76c:	ldcle	0, cr0, [lr, #-12]
   2c770:			; <UNDEFINED> instruction: 0xf1084630
   2c774:			; <UNDEFINED> instruction: 0xf00238ff
   2c778:			; <UNDEFINED> instruction: 0x4632fb11
   2c77c:	strtmi	r2, [r8], -r8, lsl #2
   2c780:			; <UNDEFINED> instruction: 0xff72f002
   2c784:			; <UNDEFINED> instruction: 0x46304639
   2c788:			; <UNDEFINED> instruction: 0xff30f002
   2c78c:	ldrdcc	lr, [r2], -sp
   2c790:			; <UNDEFINED> instruction: 0xf1b89a01
   2c794:	stmdbls	r4, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, fp, ip, sp}
   2c798:	andeq	lr, r0, #532480	; 0x82000
   2c79c:	b	fe110fa8 <rpl_re_syntax_options@@Base+0xfe0a34c8>
   2c7a0:	movwls	r0, #8961	; 0x2301
   2c7a4:	muleq	r3, r7, r8
   2c7a8:	andeq	lr, r3, r5, lsl #17
   2c7ac:	movwcs	sp, #480	; 0x1e0
   2c7b0:	muleq	r3, r5, r8
   2c7b4:	sbccc	pc, r0, sp, lsr #17
   2c7b8:			; <UNDEFINED> instruction: 0x461a461e
   2c7bc:	stm	r3, {r1, r2, r3, r5, r8, r9, fp, sp, pc}
   2c7c0:	blge	cac7d4 <rpl_re_syntax_options@@Base+0xc3ecf4>
   2c7c4:	strbeq	lr, [r2, #2819]!	; 0xb03
   2c7c8:	movweq	pc, #28674	; 0x7002	; <UNPREDICTABLE>
   2c7cc:	tsteq	r6, r3, asr #3	; <UNPREDICTABLE>
   2c7d0:			; <UNDEFINED> instruction: 0xf8153202
   2c7d4:	bcs	104b81c <rpl_re_syntax_options@@Base+0xfddd3c>
   2c7d8:	stceq	8, cr15, [pc], {21}
   2c7dc:	stccc	8, cr15, [lr], {21}
   2c7e0:	andcs	lr, r7, r0, asr #20
   2c7e4:	movwcs	lr, #2627	; 0xa43
   2c7e8:	vpmax.u8	d15, d1, d19
   2c7ec:	movweq	pc, #12291	; 0x3003	; <UNPREDICTABLE>
   2c7f0:	mvnle	r4, lr, lsl r4
   2c7f4:	ldrhtcc	pc, [r8], sp	; <UNPREDICTABLE>
   2c7f8:	stmdami	lr!, {r1, r2, r4, r5, r7, r8}^
   2c7fc:			; <UNDEFINED> instruction: 0xf8bdba5b
   2c800:	vshr.u64	d18, d25, #61
   2c804:	ldrbtmi	r1, [r8], #-842	; 0xfffffcb6
   2c808:	blt	14bedbc <rpl_re_syntax_options@@Base+0x14512dc>
   2c80c:	eoreq	pc, r3, r0, asr r8	; <UNPREDICTABLE>
   2c810:	ldrbtmi	fp, [r9], #-758	; 0xfffffd0a
   2c814:	umlalspl	pc, sl, sp, r8	; <UNPREDICTABLE>
   2c818:	svcmi	0x007ff410
   2c81c:			; <UNDEFINED> instruction: 0xf88db292
   2c820:	svclt	0x000860c0
   2c824:	andvs	r2, r8, r1, lsl #6
   2c828:			; <UNDEFINED> instruction: 0xf410d008
   2c82c:	svclt	0x00080f7f
   2c830:	andle	r2, r3, r2, lsl #6
   2c834:	svclt	0x000c0e03
   2c838:	movwcs	r2, #17155	; 0x4303
   2c83c:	vmov.i16	q10, #175	; 0x00af
   2c840:	ldmdbmi	pc, {r1, r3, r7, r9}^	; <UNPREDICTABLE>
   2c844:	ldrbtmi	r2, [r8], #-1824	; 0xfffff8e0
   2c848:			; <UNDEFINED> instruction: 0xf8504479
   2c84c:	strmi	r0, [sl], -r2, lsr #32
   2c850:	ldrbpl	r4, [r7], #1049	; 0x419
   2c854:	andeq	pc, r1, r1, asr #17
   2c858:			; <UNDEFINED> instruction: 0xf89d788a
   2c85c:	bcs	38b50 <ASN1_STRING_length@plt+0x322e8>
   2c860:	andcs	sp, r2, #1073741855	; 0x4000001f
   2c864:	movwcs	lr, #23107	; 0x5a43
   2c868:	umlalsvc	pc, ip, sp, r8	; <UNPREDICTABLE>
   2c86c:	stmne	r8, {r0, r2, r4, r6, r8, sl, fp, lr}
   2c870:	movwcs	lr, #14919	; 0x3a47
   2c874:	stceq	0, cr15, [r0], #-316	; 0xfffffec4
   2c878:	vmvn.i32	q10, #12386304	; 0x00bd0000
   2c87c:			; <UNDEFINED> instruction: 0xf80113ca
   2c880:			; <UNDEFINED> instruction: 0xf855c002
   2c884:			; <UNDEFINED> instruction: 0xf8c03023
   2c888:	stmvc	r3, {r0, ip, sp}
   2c88c:	rsbsle	r2, r0, r0, lsl #22
   2c890:	blcs	4aba4 <_IO_stdin_used@@Base+0xc364>
   2c894:	stmdbvc	r3, {r1, r2, r4, r5, r6, ip, lr, pc}
   2c898:	svclt	0x000c2b00
   2c89c:	stceq	0, cr15, [r4], {79}	; 0x4f
   2c8a0:	stceq	0, cr15, [r5], {79}	; 0x4f
   2c8a4:	umlalscs	pc, sp, sp, r8	; <UNPREDICTABLE>
   2c8a8:	tsteq	ip, r0, lsl #22
   2c8ac:	b	10bfdcc <rpl_re_syntax_options@@Base+0x10522ec>
   2c8b0:			; <UNDEFINED> instruction: 0xf8bd2207
   2c8b4:	ldrbtmi	r3, [sp], #-189	; 0xffffff43
   2c8b8:	andne	pc, sl, #134217731	; 0x8000003
   2c8bc:			; <UNDEFINED> instruction: 0xf855ba5b
   2c8c0:	strcs	r2, [r0, #-34]!	; 0xffffffde
   2c8c4:	andpl	pc, ip, r0, lsl #16
   2c8c8:			; <UNDEFINED> instruction: 0xf89db29b
   2c8cc:			; <UNDEFINED> instruction: 0xf8c1c0be
   2c8d0:	stmvc	sl, {r0, sp}
   2c8d4:	subsle	r2, r1, r0, lsl #20
   2c8d8:	bcs	4ac08 <_IO_stdin_used@@Base+0xc3c8>
   2c8dc:	stmdbvc	sl, {r4, r6, ip, lr, pc}
   2c8e0:	svclt	0x000c2a00
   2c8e4:	strcs	r2, [r5, -r4, lsl #14]
   2c8e8:	vmvn.i32	d20, #12124159	; 0x00b8ffff
   2c8ec:	stmibne	sl, {r1, r3, r6, r8, r9}^
   2c8f0:	ldrbtmi	r2, [sp], #-32	; 0xffffffe0
   2c8f4:			; <UNDEFINED> instruction: 0xf89d55c8
   2c8f8:			; <UNDEFINED> instruction: 0xf85500bf
   2c8fc:			; <UNDEFINED> instruction: 0xf8c23023
   2c900:	ldmvc	r3, {r0, ip, sp}
   2c904:	eorsle	r2, r7, r0, lsl #22
   2c908:	blcs	4ac5c <_IO_stdin_used@@Base+0xc41c>
   2c90c:	ldmdbvc	r3, {r0, r2, r3, r4, r5, ip, lr, pc}
   2c910:	svclt	0x000c2b00
   2c914:	strcs	r2, [r5, #-1284]	; 0xfffffafc
   2c918:	andcs	lr, ip, r0, asr #20
   2c91c:	blmi	b7edd4 <rpl_re_syntax_options@@Base+0xb112f4>
   2c920:	b	11b65a8 <rpl_re_syntax_options@@Base+0x1148ac8>
   2c924:	ldrbtmi	r2, [r9], #-1536	; 0xfffffa00
   2c928:	strne	pc, [sl], r6, asr #7
   2c92c:	ldmdbne	r0, {r0, r1, r2, r4, r6, r8, sl, ip, lr}^
   2c930:			; <UNDEFINED> instruction: 0xf8512500
   2c934:	cmpvc	r5, r6, lsr #32
   2c938:	andcs	pc, r1, r0, asr #17
   2c93c:			; <UNDEFINED> instruction: 0xf89358e3
   2c940:	bllt	8f8ef4 <rpl_re_syntax_options@@Base+0x88b414>
   2c944:	blmi	67f1dc <rpl_re_syntax_options@@Base+0x6116fc>
   2c948:	stmdami	r4!, {r1, r3, r4, r5, r6, sl, lr}
   2c94c:	ldrbtmi	r5, [r8], #-2259	; 0xfffff72d
   2c950:	blls	c869c0 <rpl_re_syntax_options@@Base+0xc18ee0>
   2c954:	qsuble	r4, sl, r4
   2c958:	pop	{r0, r1, r4, r5, ip, sp, pc}
   2c95c:	stmiavc	sl, {r4, r5, r6, r7, r8, r9, pc}^
   2c960:	stmdbvc	sl, {r1, r3, r5, r8, ip, sp, pc}
   2c964:	svclt	0x000c2a00
   2c968:	andcs	r2, r5, #4, 4	; 0x40000000
   2c96c:	andcs	lr, r3, #31981568	; 0x1e80000
   2c970:			; <UNDEFINED> instruction: 0xf04fe778
   2c974:	ldr	r0, [r5, r2, lsl #24]
   2c978:	strb	r2, [sp, r2, lsl #10]
   2c97c:	ldr	r2, [r3, r2, lsl #14]!
   2c980:	ldr	r2, [r1, r3, lsl #14]!
   2c984:	stceq	0, cr15, [r3], {79}	; 0x4f
   2c988:	strcs	lr, [r3, #-1932]	; 0xfffff874
   2c98c:	ldmdami	r4, {r2, r6, r7, r8, r9, sl, sp, lr, pc}
   2c990:			; <UNDEFINED> instruction: 0xf0074478
   2c994:	strmi	pc, [r1], -r7, lsl #30
   2c998:	ldrbtmi	r4, [r8], #-2066	; 0xfffff7ee
   2c99c:	mrc2	7, 5, pc, cr4, cr1, {7}
   2c9a0:			; <UNDEFINED> instruction: 0xf7d9e7d0
   2c9a4:	svclt	0x0000ed44
   2c9a8:	ldrdeq	r9, [r3], -lr
   2c9ac:	andeq	r0, r0, ip, asr #9
   2c9b0:	muleq	r3, r0, r3
   2c9b4:	andeq	r9, r3, sl, lsr #22
   2c9b8:	andeq	r0, r4, r2, ror #29
   2c9bc:	andeq	r9, r3, sl, ror #21
   2c9c0:	andeq	r0, r4, ip, lsr #29
   2c9c4:			; <UNDEFINED> instruction: 0x00039ab8
   2c9c8:	andeq	r9, r3, sl, ror sl
   2c9cc:	andeq	r9, r3, lr, lsr sl
   2c9d0:	andeq	r9, r3, sl, lsl #20
   2c9d4:			; <UNDEFINED> instruction: 0x000004b4
   2c9d8:	muleq	r3, r8, r1
   2c9dc:	andeq	r0, r4, r6, lsr #27
   2c9e0:	andeq	r0, r4, r4, ror #26
   2c9e4:	andeq	r5, r2, r2, lsr lr
   2c9e8:			; <UNDEFINED> instruction: 0x4604b5f8
   2c9ec:	blcs	ae4a1c <rpl_re_syntax_options@@Base+0xa76f3c>
   2c9f0:			; <UNDEFINED> instruction: 0xf811d01a
   2c9f4:			; <UNDEFINED> instruction: 0xf1a22b01
   2c9f8:	ldmdacs	r9, {r0, r6}
   2c9fc:	eorcc	fp, r0, #152, 30	; 0x260
   2ca00:			; <UNDEFINED> instruction: 0xd10f4293
   2ca04:	blcc	aaa5c <rpl_re_syntax_options@@Base+0x3cf7c>
   2ca08:			; <UNDEFINED> instruction: 0xf1a3460e
   2ca0c:	bcs	66d318 <rpl_re_syntax_options@@Base+0x5ff838>
   2ca10:			; <UNDEFINED> instruction: 0x3320bf98
   2ca14:	blcs	631d0 <quoting_style_vals@@Base+0xffcc>
   2ca18:	stmdavc	r8, {r0, r3, r5, r6, r7, r8, ip, lr, pc}
   2ca1c:			; <UNDEFINED> instruction: 0xf080fab0
   2ca20:			; <UNDEFINED> instruction: 0xbdf80940
   2ca24:	ldcllt	0, cr2, [r8]
   2ca28:			; <UNDEFINED> instruction: 0xf1a57825
   2ca2c:	blcs	66d738 <rpl_re_syntax_options@@Base+0x5ffc58>
   2ca30:			; <UNDEFINED> instruction: 0x2d2ad907
   2ca34:			; <UNDEFINED> instruction: 0xf814d107
   2ca38:			; <UNDEFINED> instruction: 0xf1a55f01
   2ca3c:	blcs	66d748 <rpl_re_syntax_options@@Base+0x5ffc68>
   2ca40:	strcc	sp, [r0, #-2295]!	; 0xfffff709
   2ca44:	stmdavc	pc, {r0, r2, r3, r5, r6, r7, r9, ip, sp, pc}	; <UNPREDICTABLE>
   2ca48:	ands	fp, r4, pc, lsr #18
   2ca4c:	rscle	r2, r9, lr, lsr #30
   2ca50:	svcvc	0x0001f816
   2ca54:			; <UNDEFINED> instruction: 0xf1a7b17f
   2ca58:	ldrtmi	r0, [sl], -r1, asr #6
   2ca5c:	svclt	0x00982b19
   2ca60:	eoreq	pc, r0, #-1073741823	; 0xc0000001
   2ca64:	mvnsle	r4, sl, lsr #5
   2ca68:			; <UNDEFINED> instruction: 0x46204631
   2ca6c:			; <UNDEFINED> instruction: 0xffbcf7ff
   2ca70:	rscle	r2, fp, r0, lsl #16
   2ca74:	blx	fed9c25c <rpl_re_syntax_options@@Base+0xfed2e77c>
   2ca78:	stmdbeq	r0, {r0, r2, r7, ip, sp, lr, pc}^
   2ca7c:	svclt	0x0000bdf8
   2ca80:	bmi	63eee4 <rpl_re_syntax_options@@Base+0x5d1404>
   2ca84:	blmi	63dc70 <rpl_re_syntax_options@@Base+0x5d0190>
   2ca88:	sbclt	fp, r3, r0, lsl #10
   2ca8c:	ldrbtmi	r5, [fp], #-2186	; 0xfffff776
   2ca90:	subls	r6, r1, #1179648	; 0x120000
   2ca94:	andeq	pc, r0, #79	; 0x4f
   2ca98:	ldmpl	fp, {r2, r4, r9, fp, lr}
   2ca9c:	ldrdcc	pc, [r8, #131]	; 0x83
   2caa0:	ldmdavc	sl, {r0, r1, r4, r7, r8, ip, sp, pc}
   2caa4:	bmi	4daff4 <rpl_re_syntax_options@@Base+0x46d514>
   2caa8:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   2caac:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2cab0:	subsmi	r9, sl, r1, asr #22
   2cab4:	sublt	sp, r3, r2, lsl r1
   2cab8:	blx	16ac36 <rpl_re_syntax_options@@Base+0xfd156>
   2cabc:	vst1.8	{d20-d22}, [pc :64], r8
   2cac0:			; <UNDEFINED> instruction: 0xf7d94180
   2cac4:	strb	lr, [lr, r2, asr #17]!
   2cac8:	vst2.8	{d26-d27}, [pc], r1
   2cacc:	andvc	r7, r3, r0, lsl #3
   2cad0:	stc	7, cr15, [sl, #-868]!	; 0xfffffc9c
   2cad4:	stmdacs	r0, {r0, r1, r9, sl, lr}
   2cad8:	strb	sp, [r2, r5, ror #1]!
   2cadc:	stc	7, cr15, [r6], #868	; 0x364
   2cae0:	andeq	r9, r3, ip, asr r0
   2cae4:	andeq	r0, r0, ip, asr #9
   2cae8:	andeq	r9, r3, r2, asr r0
   2caec:			; <UNDEFINED> instruction: 0x000004b4
   2caf0:	andeq	r9, r3, r6, lsr r0
   2caf4:	cfstr32mi	mvfx11, [r8], {16}
   2caf8:	and	r4, r6, ip, ror r4
   2cafc:	bl	ff86aa68 <rpl_re_syntax_options@@Base+0xff7fcf88>
   2cb00:	strmi	r4, [r2], -r1, lsr #12
   2cb04:			; <UNDEFINED> instruction: 0xf7f12001
   2cb08:	pld	[r9, sp, lsl #27]
   2cb0c:			; <UNDEFINED> instruction: 0x2100e892
   2cb10:	mvnsle	r2, r0, lsl #16
   2cb14:	svclt	0x0000bd10
   2cb18:	andeq	r5, r2, r8, ror #25
   2cb1c:	addlt	fp, r7, r0, lsr r5
   2cb20:	stmib	sp, {r2, r4, sl, fp, lr}^
   2cb24:	ldmdbmi	r4, {r1, r9, ip}
   2cb28:	bmi	53dd20 <rpl_re_syntax_options@@Base+0x4d0240>
   2cb2c:	andls	r4, r0, r9, ror r4
   2cb30:	stmpl	sl, {r0, r1, r4, r8, sl, fp, lr}
   2cb34:	ldmdami	r3, {r0, r3, r5, r6, r9, sl, lr}
   2cb38:	andls	r6, r5, #1179648	; 0x120000
   2cb3c:	andeq	pc, r0, #79	; 0x4f
   2cb40:	ldrbtmi	r9, [r8], #-769	; 0xfffffcff
   2cb44:	stmdbpl	r2!, {r0, r1, r5, r9, sl, lr}^
   2cb48:	bleq	1268198 <rpl_re_syntax_options@@Base+0x11fa6b8>
   2cb4c:	ldc2	7, cr15, [ip], {254}	; 0xfe
   2cb50:	stmdals	r4, {r4, r6, r8, fp, ip, sp, pc}
   2cb54:	blmi	27f38c <rpl_re_syntax_options@@Base+0x2118ac>
   2cb58:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2cb5c:	blls	186bcc <rpl_re_syntax_options@@Base+0x1190ec>
   2cb60:	qaddle	r4, sl, r4
   2cb64:	ldclt	0, cr11, [r0, #-28]!	; 0xffffffe4
   2cb68:	rscscc	pc, pc, pc, asr #32
   2cb6c:			; <UNDEFINED> instruction: 0xf7d9e7f2
   2cb70:	svclt	0x0000ec5e
   2cb74:			; <UNDEFINED> instruction: 0x00038fb8
   2cb78:			; <UNDEFINED> instruction: 0x00038fb4
   2cb7c:	andeq	r0, r0, ip, asr #9
   2cb80:			; <UNDEFINED> instruction: 0x000004b4
   2cb84:	andeq	r0, r0, r7, asr #2
   2cb88:	andeq	r8, r3, r8, lsl #31
   2cb8c:	mvnsmi	lr, sp, lsr #18
   2cb90:	stmdavs	lr, {r0, r2, r9, sl, lr}
   2cb94:	svcmi	0x0010460c
   2cb98:	ldrbtmi	r4, [pc], #-1584	; 2cba0 <ASN1_STRING_length@plt+0x26338>
   2cb9c:	ldc	7, cr15, [r0], #868	; 0x364
   2cba0:			; <UNDEFINED> instruction: 0xf7d94630
   2cba4:	stmiavs	r0!, {r3, r4, r6, r7, r8, r9, fp, sp, lr, pc}
   2cba8:	b	4eab14 <rpl_re_syntax_options@@Base+0x47d034>
   2cbac:			; <UNDEFINED> instruction: 0xf7d94620
   2cbb0:			; <UNDEFINED> instruction: 0x4628ea10
   2cbb4:	bl	fef6ab20 <rpl_re_syntax_options@@Base+0xfeefd040>
   2cbb8:	ldmpl	fp!, {r3, r8, r9, fp, lr}^
   2cbbc:	msrcc	SPSR_fxc, r3	; <illegal shifter operand>
   2cbc0:	pop	{r0, r1, r3, r8, fp, ip, sp, pc}
   2cbc4:	stmdami	r6, {r4, r5, r6, r7, r8, pc}
   2cbc8:			; <UNDEFINED> instruction: 0x46294633
   2cbcc:	pop	{r3, r9, sp}
   2cbd0:	ldrbtmi	r4, [r8], #-496	; 0xfffffe10
   2cbd4:	ldclt	7, cr15, [r8, #964]	; 0x3c4
   2cbd8:	andeq	r8, r3, r6, asr #30
   2cbdc:			; <UNDEFINED> instruction: 0x000004b4
   2cbe0:	andeq	r5, r2, lr, lsl ip
   2cbe4:	svcmi	0x00f8e92d
   2cbe8:			; <UNDEFINED> instruction: 0xf7d94689
   2cbec:	strmi	lr, [r5], -r2, lsr #16
   2cbf0:	cmnlt	r0, #4, 12	; 0x400000
   2cbf4:	ldrdeq	pc, [r8], -r9
   2cbf8:	beq	f28d3c <rpl_re_syntax_options@@Base+0xebb25c>
   2cbfc:	stmib	r8!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2cc00:	ldrmi	r2, [pc], -r0, lsl #6
   2cc04:	stmdaeq	r0!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2cc08:			; <UNDEFINED> instruction: 0xf8c9461c
   2cc0c:	and	r3, r3, r8
   2cc10:	andge	pc, r6, r4, lsl #16
   2cc14:	andhi	pc, r1, r3, lsl #17
   2cc18:	strtmi	r2, [r8], -r0, lsl #2
   2cc1c:	bl	146ab88 <rpl_re_syntax_options@@Base+0x13fd0a8>
   2cc20:			; <UNDEFINED> instruction: 0xf7d94683
   2cc24:			; <UNDEFINED> instruction: 0x4605ea90
   2cc28:			; <UNDEFINED> instruction: 0x1cf119ee
   2cc2c:			; <UNDEFINED> instruction: 0xf0074620
   2cc30:			; <UNDEFINED> instruction: 0x462afe9b
   2cc34:			; <UNDEFINED> instruction: 0x46044659
   2cc38:			; <UNDEFINED> instruction: 0xf7d94438
   2cc3c:	vldmiane	r7!, {s28-s191}
   2cc40:	svc	0x00f6f7d8
   2cc44:	strmi	r1, [r5], -r3, lsr #19
   2cc48:	mvnle	r2, r0, lsl #16
   2cc4c:			; <UNDEFINED> instruction: 0xf8c955a0
   2cc50:	strtmi	r4, [r0], -r8
   2cc54:	svchi	0x00f8e8bd
   2cc58:			; <UNDEFINED> instruction: 0x460fb5f8
   2cc5c:			; <UNDEFINED> instruction: 0x4616681d
   2cc60:			; <UNDEFINED> instruction: 0xf7d9e008
   2cc64:	stmdacs	r5, {r3, r5, r7, r8, sl, fp, sp, lr, pc}
   2cc68:			; <UNDEFINED> instruction: 0xf7d9d10e
   2cc6c:	stmdavs	r3, {r1, r2, r3, r6, r7, r8, sl, fp, sp, lr, pc}
   2cc70:	tstle	r9, r4, lsl #22
   2cc74:			; <UNDEFINED> instruction: 0x46324639
   2cc78:			; <UNDEFINED> instruction: 0xf7d94628
   2cc7c:			; <UNDEFINED> instruction: 0x4604e8d8
   2cc80:	strtmi	r1, [r8], -r3, ror #24
   2cc84:	rscle	r4, ip, r1, lsr #12
   2cc88:	ldcllt	6, cr4, [r8, #128]!	; 0x80
   2cc8c:	mvnsmi	lr, sp, lsr #18
   2cc90:	ldmib	r0, {r7, r9, sl, lr}^
   2cc94:	stmiavs	r6, {r0, r8, r9, sl, ip, sp}^
   2cc98:	and	r6, r8, sp, lsl r8
   2cc9c:	stc	7, cr15, [sl, #868]	; 0x364
   2cca0:	tstle	lr, r5, lsl #16
   2cca4:	ldc	7, cr15, [r0, #868]!	; 0x364
   2cca8:	blcs	146cbc <rpl_re_syntax_options@@Base+0xd91dc>
   2ccac:	ldrtmi	sp, [r9], -r9, lsl #2
   2ccb0:			; <UNDEFINED> instruction: 0x46284632
   2ccb4:	stmib	sl!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2ccb8:	stclne	6, cr4, [r3], #-16
   2ccbc:	strtmi	r4, [r1], -r8, lsr #12
   2ccc0:			; <UNDEFINED> instruction: 0xf8c8d0ec
   2ccc4:	pop	{r4, lr}
   2ccc8:	svclt	0x000081f0
   2cccc:			; <UNDEFINED> instruction: 0x4604b510
   2ccd0:			; <UNDEFINED> instruction: 0xf7d96800
   2ccd4:	ldrdvs	lr, [r0], #-162	; 0xffffff5e	; <UNPREDICTABLE>
   2ccd8:	svclt	0x0000bd10
   2ccdc:			; <UNDEFINED> instruction: 0x4604b510
   2cce0:	b	c6ac4c <rpl_re_syntax_options@@Base+0xbfd16c>
   2cce4:	strtmi	r4, [r0], -r3, lsl #12
   2cce8:			; <UNDEFINED> instruction: 0x461c1c59
   2ccec:	cdp2	0, 13, cr15, cr6, cr7, {0}
   2ccf0:	stmdbne	r3, {r2, r3, r6, r8, ip, sp, pc}
   2ccf4:	and	r2, r2, r0, lsl #2
   2ccf8:	andsvc	r4, r9, r3, lsl #5
   2ccfc:			; <UNDEFINED> instruction: 0xf813d003
   2cd00:	bcs	bb810c <rpl_re_syntax_options@@Base+0xb4a62c>
   2cd04:	ldclt	0, cr13, [r0, #-992]	; 0xfffffc20
   2cd08:			; <UNDEFINED> instruction: 0x4604b538
   2cd0c:	blhi	e81c8 <rpl_re_syntax_options@@Base+0x7a6e8>
   2cd10:	ldmdavs	r0, {r0, r2, r3, r9, sl, lr}
   2cd14:	blhi	10687dc <rpl_re_syntax_options@@Base+0xffacfc>
   2cd18:	ldc	7, cr15, [r0], #-868	; 0xfffffc9c
   2cd1c:	blhi	10687f8 <rpl_re_syntax_options@@Base+0xffad18>
   2cd20:	blx	4688ec <rpl_re_syntax_options@@Base+0x3fae0c>
   2cd24:	movwcs	fp, #7948	; 0x1f0c
   2cd28:	stmdacs	r0, {r8, r9, sp}
   2cd2c:	movwcs	fp, #7960	; 0x1f18
   2cd30:	ldfd	f3, [sp], #108	; 0x6c
   2cd34:	andcs	r8, r1, r2, lsl #22
   2cd38:	mrc	13, 5, fp, cr0, cr8, {1}
   2cd3c:	strtmi	r0, [r9], -r8, asr #22
   2cd40:	blhi	e803c <rpl_re_syntax_options@@Base+0x7a55c>
   2cd44:	pop	{r5, r9, sl, lr}
   2cd48:			; <UNDEFINED> instruction: 0xf7db4038
   2cd4c:	svclt	0x0000bb67
   2cd50:			; <UNDEFINED> instruction: 0x4605b570
   2cd54:	b	136acc0 <rpl_re_syntax_options@@Base+0x12fd1e0>
   2cd58:	stmib	r4!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2cd5c:	strtmi	fp, [r9], -r8, ror #2
   2cd60:	tstcc	r7, #64, 4	; <UNPREDICTABLE>
   2cd64:	vsubl.s8	q9, d0, d0
   2cd68:			; <UNDEFINED> instruction: 0x46041311
   2cd6c:	ldcl	7, cr15, [r2], {217}	; 0xd9
   2cd70:	strtmi	r2, [r0], -r0, lsl #16
   2cd74:			; <UNDEFINED> instruction: 0xf7d9da07
   2cd78:	stmdami	pc, {r2, r3, r7, sl, fp, sp, lr, pc}	; <UNPREDICTABLE>
   2cd7c:	ldrhtmi	lr, [r0], #-141	; 0xffffff73
   2cd80:			; <UNDEFINED> instruction: 0xf0074478
   2cd84:			; <UNDEFINED> instruction: 0xf7d8be99
   2cd88:	cdpne	15, 0, cr14, cr5, cr12, {7}
   2cd8c:	strtmi	sp, [r0], -r1, lsl #24
   2cd90:	stclne	7, cr14, [r8], #-964	; 0xfffffc3c
   2cd94:	stc2l	0, cr15, [r4, #28]
   2cd98:	strmi	r4, [r6], -sl, lsr #12
   2cd9c:	strtmi	r4, [r0], -r1, lsl #12
   2cda0:	bl	1dead0c <rpl_re_syntax_options@@Base+0x1d7d22c>
   2cda4:	movwcs	r4, #1568	; 0x620
   2cda8:			; <UNDEFINED> instruction: 0xf7d95573
   2cdac:	mcrcs	12, 0, lr, cr0, cr2, {3}
   2cdb0:	ldrtmi	sp, [r0], -r3, ror #1
   2cdb4:	svclt	0x0000bd70
   2cdb8:	strdeq	ip, [r1], -r0
   2cdbc:			; <UNDEFINED> instruction: 0x460fb5f8
   2cdc0:			; <UNDEFINED> instruction: 0x4616681d
   2cdc4:			; <UNDEFINED> instruction: 0xf7d94628
   2cdc8:	ldrd	lr, [r8], -sl
   2cdcc:	ldcl	7, cr15, [r2], #868	; 0x364
   2cdd0:	tstle	lr, r5, lsl #16
   2cdd4:	ldc	7, cr15, [r8, #-868]	; 0xfffffc9c
   2cdd8:	blcs	146dec <rpl_re_syntax_options@@Base+0xd930c>
   2cddc:	ldrtmi	sp, [r9], -r9, lsl #2
   2cde0:			; <UNDEFINED> instruction: 0x46284632
   2cde4:	bl	d6ad50 <rpl_re_syntax_options@@Base+0xcfd270>
   2cde8:	stclne	6, cr4, [r3], #-16
   2cdec:	strtmi	r4, [r1], -r8, lsr #12
   2cdf0:	strtmi	sp, [r0], -ip, ror #1
   2cdf4:	svclt	0x0000bdf8
   2cdf8:	cfstr64mi	mvdx11, [r3], {248}	; 0xf8
   2cdfc:	ldrbtmi	r4, [ip], #-3523	; 0xfffff23d
   2ce00:	stmdavs	r0!, {r0, r2, r3, r4, r5, r6, sl, lr}
   2ce04:	blmi	ff0d9a0c <rpl_re_syntax_options@@Base+0xff06bf2c>
   2ce08:	ldrbtmi	r2, [fp], #-1
   2ce0c:	tstlt	r4, ip, asr r8
   2ce10:			; <UNDEFINED> instruction: 0xf7ffbdf8
   2ce14:	pld	[r9, r5, lsr lr]
   2ce18:	stmdacs	r1, {r2, r4, r6, sl, fp, sp, lr, pc}
   2ce1c:	andsle	r4, r8, r6, lsl #12
   2ce20:			; <UNDEFINED> instruction: 0x462049bc
   2ce24:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   2ce28:	stmdb	r6, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ce2c:	andcs	r4, r1, r1, lsl #12
   2ce30:	blx	ffe6adfe <rpl_re_syntax_options@@Base+0xffdfd31e>
   2ce34:	ldrbtmi	r4, [fp], #-3000	; 0xfffff448
   2ce38:	tstlt	r8, r8, asr r8
   2ce3c:	svc	0x0016f7d8
   2ce40:	mrc2	7, 2, pc, cr8, cr15, {7}
   2ce44:	ldcllt	0, cr2, [r8]
   2ce48:	stcl	7, cr15, [r4], #868	; 0x364
   2ce4c:	eorvs	r2, r3, r1, lsl #6
   2ce50:			; <UNDEFINED> instruction: 0xf7d9e7d9
   2ce54:			; <UNDEFINED> instruction: 0xf7d9eb50
   2ce58:			; <UNDEFINED> instruction: 0x4621e9f0
   2ce5c:			; <UNDEFINED> instruction: 0x46202230
   2ce60:	b	fee6adcc <rpl_re_syntax_options@@Base+0xfedfd2ec>
   2ce64:	tstcs	r0, r2, lsr #12
   2ce68:			; <UNDEFINED> instruction: 0xf7d92000
   2ce6c:			; <UNDEFINED> instruction: 0x4622eb32
   2ce70:	tstcs	r0, r2
   2ce74:	eoreq	pc, r0, r0, asr #5
   2ce78:	bl	aeade4 <rpl_re_syntax_options@@Base+0xa7d304>
   2ce7c:	stmiapl	ip!, {r0, r1, r2, r5, r7, r8, r9, fp, lr}^
   2ce80:	ldrdcc	pc, [r0, r4]!
   2ce84:	vqdmulh.s<illegal width 8>	d2, d0, d7
   2ce88:	ldm	pc, {r0, r2, r3, r6, r7, pc}^	; <UNPREDICTABLE>
   2ce8c:	blgt	168ea0 <rpl_re_syntax_options@@Base+0xfb3c0>
   2ce90:	ldrge	fp, [r3, fp, asr #31]!
   2ce94:			; <UNDEFINED> instruction: 0xf7d80496
   2ce98:			; <UNDEFINED> instruction: 0xf7d9eec0
   2ce9c:	bmi	fe867db4 <rpl_re_syntax_options@@Base+0xfe7fa2d4>
   2cea0:	subsvs	r4, r0, sl, ror r4
   2cea4:	sbcle	r2, fp, r0, lsl #16
   2cea8:	tstvc	r0, pc, asr #32	; <UNPREDICTABLE>
   2ceac:	ldmib	r8!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2ceb0:	ldrsbpl	pc, [r8, #132]	; 0x84	; <UNPREDICTABLE>
   2ceb4:			; <UNDEFINED> instruction: 0xf0002d00
   2ceb8:	blmi	fe6cd20c <rpl_re_syntax_options@@Base+0xfe65f72c>
   2cebc:	ldrbtmi	r4, [fp], #-1577	; 0xfffff9d7
   2cec0:			; <UNDEFINED> instruction: 0xf7d86858
   2cec4:	stmdacs	r0, {r4, r5, r7, r9, sl, fp, sp, lr, pc}
   2cec8:	mrshi	pc, (UNDEF: 0)	; <UNPREDICTABLE>
   2cecc:	ldrbtmi	r4, [pc], #-3990	; 2ced4 <ASN1_STRING_length@plt+0x2666c>
   2ced0:			; <UNDEFINED> instruction: 0xf7d86878
   2ced4:	ldmib	r4, {r2, r3, r6, r9, sl, fp, sp, lr, pc}^
   2ced8:	ldmdavs	r8!, {r1, r2, r3, r5, r6, r8, sp}^
   2cedc:	ldm	sl!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2cee0:	mrc	7, 6, APSR_nzcv, cr0, cr8, {6}
   2cee4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2cee8:	sbchi	pc, r3, r0
   2ceec:	tstcs	r8, pc, asr #8	; <UNPREDICTABLE>
   2cef0:	svc	0x00a8f7d8
   2cef4:			; <UNDEFINED> instruction: 0x46296878
   2cef8:	stmib	r0, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2cefc:			; <UNDEFINED> instruction: 0xf0002800
   2cf00:	strtmi	r8, [r8], -r6, asr #1
   2cf04:	mcr	7, 7, pc, cr8, cr8, {6}	; <UNPREDICTABLE>
   2cf08:			; <UNDEFINED> instruction: 0xf8d44f88
   2cf0c:	ldrbtmi	r3, [pc], #-448	; 2cf14 <ASN1_STRING_length@plt+0x266ac>
   2cf10:			; <UNDEFINED> instruction: 0xb1bb6878
   2cf14:	stmdb	r4, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2cf18:			; <UNDEFINED> instruction: 0xf7d94605
   2cf1c:	strmi	lr, [r1], -ip, asr #16
   2cf20:			; <UNDEFINED> instruction: 0xf7d94628
   2cf24:	stmdacs	r0, {r1, r4, r9, fp, sp, lr, pc}
   2cf28:			; <UNDEFINED> instruction: 0xf8d4d084
   2cf2c:	andcs	r1, r1, #192, 2	; 0x30
   2cf30:	mcr	7, 6, pc, cr0, cr8, {6}	; <UNPREDICTABLE>
   2cf34:			; <UNDEFINED> instruction: 0xf43f2800
   2cf38:	qsub16mi	sl, r8, sp
   2cf3c:			; <UNDEFINED> instruction: 0xf7d9210c
   2cf40:	ldmdavs	r8!, {r1, r2, r3, r4, r5, r6, r7, r8, fp, sp, lr, pc}^
   2cf44:	ldrmi	r2, [r1], -r0, lsl #4
   2cf48:	stc	7, cr15, [r2], {217}	; 0xd9
   2cf4c:	ldrdne	pc, [r8, r4]!
   2cf50:			; <UNDEFINED> instruction: 0xf0002900
   2cf54:			; <UNDEFINED> instruction: 0xf8d480a9
   2cf58:	blcs	39610 <ASN1_STRING_length@plt+0x32da8>
   2cf5c:	sbchi	pc, r1, r0
   2cf60:			; <UNDEFINED> instruction: 0xf8d44b73
   2cf64:	ldrbtmi	r2, [fp], #-432	; 0xfffffe50
   2cf68:	bcs	470d0 <_IO_stdin_used@@Base+0x8890>
   2cf6c:	andcs	sp, r1, #-2147483620	; 0x8000001c
   2cf70:	svc	0x0082f7d8
   2cf74:			; <UNDEFINED> instruction: 0xf47f2801
   2cf78:	blmi	1bd8cf4 <rpl_re_syntax_options@@Base+0x1b6b214>
   2cf7c:	ldrdne	pc, [ip, r4]!
   2cf80:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   2cf84:			; <UNDEFINED> instruction: 0xf8d4b149
   2cf88:	blcs	39660 <ASN1_STRING_length@plt+0x32df8>
   2cf8c:			; <UNDEFINED> instruction: 0x4632d17b
   2cf90:	stmib	r2, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2cf94:			; <UNDEFINED> instruction: 0xf47f2801
   2cf98:	stclmi	15, cr10, [r7], #-308	; 0xfffffecc
   2cf9c:	andcs	r2, r1, #0, 6
   2cfa0:	ldrbtmi	r2, [ip], #-289	; 0xfffffedf
   2cfa4:			; <UNDEFINED> instruction: 0xf7d86860
   2cfa8:	stmdavs	r0!, {r4, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
   2cfac:	andcs	r2, r4, #0, 6
   2cfb0:			; <UNDEFINED> instruction: 0xf7d82121
   2cfb4:	andcs	lr, r1, sl, lsr #31
   2cfb8:			; <UNDEFINED> instruction: 0xf7d8bdf8
   2cfbc:			; <UNDEFINED> instruction: 0xf7d9ee2e
   2cfc0:	blmi	17e7c90 <rpl_re_syntax_options@@Base+0x177a1b0>
   2cfc4:	subvc	pc, r1, #1325400064	; 0x4f000000
   2cfc8:	subsvs	r4, r8, fp, ror r4
   2cfcc:			; <UNDEFINED> instruction: 0xf43f2800
   2cfd0:	movwcs	sl, #3895	; 0xf37
   2cfd4:			; <UNDEFINED> instruction: 0xf7d8217b
   2cfd8:			; <UNDEFINED> instruction: 0xe769ef98
   2cfdc:	mrc	7, 0, APSR_nzcv, cr12, cr8, {6}
   2cfe0:	bl	86af4c <rpl_re_syntax_options@@Base+0x7fd46c>
   2cfe4:	vpadd.i8	q10, q0, q3
   2cfe8:	ldrbtmi	r3, [fp], #-515	; 0xfffffdfd
   2cfec:	stmdacs	r0, {r3, r4, r6, sp, lr}
   2cff0:	str	sp, [r5, -pc, ror #3]!
   2cff4:	mrc	7, 0, APSR_nzcv, cr0, cr8, {6}
   2cff8:	bl	56af64 <rpl_re_syntax_options@@Base+0x4fd484>
   2cffc:	vpadd.i8	q10, q0, <illegal reg q0.5>
   2d000:	ldrbtmi	r3, [fp], #-514	; 0xfffffdfe
   2d004:	stmdacs	r0, {r3, r4, r6, sp, lr}
   2d008:	ldr	sp, [r9, -r3, ror #3]
   2d00c:	mcr	7, 0, pc, cr4, cr8, {6}	; <UNPREDICTABLE>
   2d010:	bl	26af7c <rpl_re_syntax_options@@Base+0x1fd49c>
   2d014:	vqdmulh.s<illegal width 8>	q10, q0, q6
   2d018:	ldrbtmi	r3, [fp], #-513	; 0xfffffdff
   2d01c:	stmdacs	r0, {r3, r4, r6, sp, lr}
   2d020:			; <UNDEFINED> instruction: 0xe70dd1d7
   2d024:	andcs	r4, r5, #1196032	; 0x124000
   2d028:	ldrbtmi	r2, [r9], #-0
   2d02c:	stmda	r4, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d030:	ldrdcs	pc, [r0, r4]!
   2d034:	andcs	r4, r1, r1, lsl #12
   2d038:	blx	ffd6b004 <rpl_re_syntax_options@@Base+0xffcfd524>
   2d03c:	andcs	r4, r5, #68, 18	; 0x110000
   2d040:	ldrbtmi	r2, [r9], #-0
   2d044:	svc	0x00f8f7d8
   2d048:	andcs	r4, r1, r1, lsl #12
   2d04c:	blx	ffaeb018 <rpl_re_syntax_options@@Base+0xffa7d538>
   2d050:	stcl	7, cr15, [sl, #864]	; 0x360
   2d054:	svclt	0x00082a01
   2d058:	addle	r2, r9, r2, lsl #4
   2d05c:	stcl	7, cr15, [r4, #864]	; 0x360
   2d060:	ldrdcc	pc, [r0, r4]!
   2d064:	blcs	219818 <rpl_re_syntax_options@@Base+0x1abd38>
   2d068:	svcge	0x0030f47f
   2d06c:	ldrbtmi	r4, [sp], #-3385	; 0xfffff2c7
   2d070:	ldmdbmi	r9!, {r0, r1, r5, r8, r9, sl, sp, lr, pc}
   2d074:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   2d078:	svc	0x00def7d8
   2d07c:	andcs	r4, r1, r1, lsl #12
   2d080:	blx	ff46b04c <rpl_re_syntax_options@@Base+0xff3fd56c>
   2d084:	blcs	a6d8c <rpl_re_syntax_options@@Base+0x392ac>
   2d088:	strcs	sp, [r2], -r8, ror #3
   2d08c:	ldmdbmi	r3!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   2d090:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   2d094:	svc	0x00d0f7d8
   2d098:	andcs	r4, r1, r1, lsl #12
   2d09c:	blx	ff0eb068 <rpl_re_syntax_options@@Base+0xff07d588>
   2d0a0:	stcmi	7, cr14, [pc, #-188]!	; 2cfec <ASN1_STRING_length@plt+0x26784>
   2d0a4:	smlsdx	r8, sp, r4, r4
   2d0a8:	ldrdeq	pc, [ip, r4]!
   2d0ac:			; <UNDEFINED> instruction: 0xf43f2800
   2d0b0:			; <UNDEFINED> instruction: 0xf007af74
   2d0b4:			; <UNDEFINED> instruction: 0xf8d4fd01
   2d0b8:			; <UNDEFINED> instruction: 0xf8c431b4
   2d0bc:			; <UNDEFINED> instruction: 0x460131b0
   2d0c0:			; <UNDEFINED> instruction: 0x01a8f8c4
   2d0c4:			; <UNDEFINED> instruction: 0xf43f2800
   2d0c8:	smlsld	sl, r9, r8, pc	; <UNPREDICTABLE>
   2d0cc:	andcs	r4, r5, #606208	; 0x94000
   2d0d0:			; <UNDEFINED> instruction: 0xf7d84479
   2d0d4:			; <UNDEFINED> instruction: 0x462aefb2
   2d0d8:	andcs	r4, r1, r1, lsl #12
   2d0dc:	blx	fe8eb0a8 <rpl_re_syntax_options@@Base+0xfe87d5c8>
   2d0e0:	strmi	lr, [r8], -r8, lsr #13
   2d0e4:	stc2l	0, cr15, [r8], #28
   2d0e8:	asrscc	pc, r4	; <illegal shifter operand>	; <UNPREDICTABLE>
   2d0ec:	ldrdne	pc, [r8, r4]!
   2d0f0:			; <UNDEFINED> instruction: 0x31b4f8c4
   2d0f4:			; <UNDEFINED> instruction: 0x01acf8c4
   2d0f8:	stmdbcs	r0, {r3, r4, r8, fp, ip, sp, pc}
   2d0fc:	svcge	0x0030f47f
   2d100:	stmdbcs	r0, {r0, r1, r3, r6, r8, r9, sl, sp, lr, pc}
   2d104:			; <UNDEFINED> instruction: 0xe72bd0d5
   2d108:	andeq	r0, r4, r6, lsl r9
   2d10c:	andeq	r8, r3, r0, ror #25
   2d110:	andeq	r0, r4, sl, lsl #18
   2d114:	andeq	r5, r2, sl, lsr #20
   2d118:	ldrdeq	r0, [r4], -lr
   2d11c:			; <UNDEFINED> instruction: 0x000004b4
   2d120:	andeq	r0, r4, r4, ror r8
   2d124:	andeq	r0, r4, r6, asr r8
   2d128:	andeq	r0, r4, r6, asr #16
   2d12c:	andeq	r0, r4, r6, lsl #16
   2d130:	andeq	r0, r4, lr, lsr #15
   2d134:	muleq	r4, r4, r7
   2d138:	andeq	r0, r4, r2, ror r7
   2d13c:	andeq	r0, r4, ip, asr #14
   2d140:	andeq	r0, r4, sl, lsr #14
   2d144:	andeq	r0, r4, r2, lsl r7
   2d148:	strdeq	r0, [r4], -sl
   2d14c:	andeq	r5, r2, sl, asr r8
   2d150:	andeq	ip, r1, r2, lsl r7
   2d154:			; <UNDEFINED> instruction: 0x000257ba
   2d158:	muleq	r2, sl, r8
   2d15c:	andeq	r5, r2, r2, asr r8
   2d160:	andeq	r5, r2, r4, ror #14
   2d164:	strdeq	r5, [r2], -r0
   2d168:	mvnsmi	lr, #737280	; 0xb4000
   2d16c:	stclmi	0, cr11, [r8, #-532]!	; 0xfffffdec
   2d170:	stclmi	6, cr4, [r8], #-28	; 0xffffffe4
   2d174:	ldrbtmi	r4, [sp], #-1550	; 0xfffff9f2
   2d178:	stmdbpl	ip!, {r0, r1, r2, r5, r6, r8, r9, fp, lr}
   2d17c:			; <UNDEFINED> instruction: 0x4615447b
   2d180:	strls	r6, [r3], #-2084	; 0xfffff7dc
   2d184:	streq	pc, [r0], #-79	; 0xffffffb1
   2d188:			; <UNDEFINED> instruction: 0xf8534c64
   2d18c:			; <UNDEFINED> instruction: 0xf8988004
   2d190:	blcs	39744 <ASN1_STRING_length@plt+0x32edc>
   2d194:	blmi	18e1748 <rpl_re_syntax_options@@Base+0x1873c68>
   2d198:	ldmdavs	r8, {r0, r1, r3, r4, r5, r6, sl, lr}^
   2d19c:	svc	0x0030f7d8
   2d1a0:	stmdacs	r0, {r2, r9, sl, lr}
   2d1a4:	ldrtmi	sp, [r0], -r7, asr #32
   2d1a8:	stc2l	7, cr15, [sl, #-920]	; 0xfffffc68
   2d1ac:	movtlt	r4, #1665	; 0x681
   2d1b0:	stmdavs	r8!, {r0, r2, r3, r6, r8, ip, sp, pc}
   2d1b4:	blx	ff2eb128 <rpl_re_syntax_options@@Base+0xff27d648>
   2d1b8:	stmdavs	r1, {r3, r4, r6, r8, ip, sp, pc}^
   2d1bc:	strtmi	fp, [r0], -r9, asr #2
   2d1c0:	svc	0x00d8f7d8
   2d1c4:	ldrtmi	fp, [r9], -r8, lsr #2
   2d1c8:			; <UNDEFINED> instruction: 0xf7d84620
   2d1cc:	stmdacs	r0, {r2, r3, r7, r9, sl, fp, sp, lr, pc}
   2d1d0:			; <UNDEFINED> instruction: 0xf898d138
   2d1d4:	blcs	39788 <ASN1_STRING_length@plt+0x32f20>
   2d1d8:	addshi	pc, r5, r0, asr #32
   2d1dc:	stc2	7, cr15, [sl], {255}	; 0xff
   2d1e0:	strcs	r4, [r0, #-1568]	; 0xfffff9e0
   2d1e4:	ldm	r6!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   2d1e8:	blmi	12bfb28 <rpl_re_syntax_options@@Base+0x1252048>
   2d1ec:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2d1f0:	blls	107260 <rpl_re_syntax_options@@Base+0x99780>
   2d1f4:			; <UNDEFINED> instruction: 0xf040405a
   2d1f8:	strtmi	r8, [r8], -r4, lsl #1
   2d1fc:	pop	{r0, r2, ip, sp, pc}
   2d200:			; <UNDEFINED> instruction: 0x463083f0
   2d204:	stc2l	7, cr15, [sl, #-1020]!	; 0xfffffc04
   2d208:	teqcs	r7, sl, asr #12
   2d20c:	strmi	r4, [r3], -r6, lsl #12
   2d210:			; <UNDEFINED> instruction: 0xf7d94620
   2d214:	strmi	lr, [r1], r2, lsl #20
   2d218:			; <UNDEFINED> instruction: 0xf7d84630
   2d21c:			; <UNDEFINED> instruction: 0xf1b9eeda
   2d220:	bicle	r0, r5, r0, lsl #30
   2d224:	msrcc	SPSR_fxc, r8	; <illegal shifter operand>
   2d228:	sbcsle	r2, r7, r0, lsl #22
   2d22c:	ldrbtmi	r4, [r8], #-2110	; 0xfffff7c2
   2d230:	blx	1aeb1fc <rpl_re_syntax_options@@Base+0x1a7d71c>
   2d234:			; <UNDEFINED> instruction: 0xf898e7cd
   2d238:	stfcss	f5, [r0, #-428]	; 0xfffffe54
   2d23c:			; <UNDEFINED> instruction: 0xf7ffd14c
   2d240:			; <UNDEFINED> instruction: 0xe7d1fc59
   2d244:			; <UNDEFINED> instruction: 0xf7d94620
   2d248:			; <UNDEFINED> instruction: 0xf7ffe9fa
   2d24c:	pld	[r9, r9, lsl ip]
   2d250:	stmdacs	r1, {r3, r4, r5, r9, fp, sp, lr, pc}
   2d254:	andle	r4, pc, r5, lsl #12
   2d258:	andcs	r4, r5, #52, 18	; 0xd0000
   2d25c:	ldrbtmi	r2, [r9], #-0
   2d260:	mcr	7, 7, pc, cr10, cr8, {6}	; <UNPREDICTABLE>
   2d264:	andcs	r4, r1, r1, lsl #12
   2d268:			; <UNDEFINED> instruction: 0xf9dcf7f1
   2d26c:	ldmdami	r0!, {r0, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   2d270:			; <UNDEFINED> instruction: 0xf7f14478
   2d274:	str	pc, [lr, r9, asr #20]
   2d278:	stmdbge	r1, {r1, r2, r3, r5, fp, lr}
   2d27c:	bleq	12688e4 <rpl_re_syntax_options@@Base+0x11fae04>
   2d280:	strls	r4, [r1], #-1144	; 0xfffffb88
   2d284:			; <UNDEFINED> instruction: 0xf900f7fe
   2d288:	blls	dba30 <rpl_re_syntax_options@@Base+0x6df50>
   2d28c:			; <UNDEFINED> instruction: 0xdda02b00
   2d290:			; <UNDEFINED> instruction: 0xf7d84620
   2d294:	stmdacs	r0, {r2, r3, r4, r8, sl, fp, sp, lr, pc}
   2d298:	swpcs	sp, fp, [ip]
   2d29c:			; <UNDEFINED> instruction: 0xf0074628
   2d2a0:	strmi	pc, [r6], -r9, ror #23
   2d2a4:	eorsvs	r4, r4, r0, lsr #12
   2d2a8:	stc	7, cr15, [r8, #864]!	; 0x360
   2d2ac:	biclt	r6, r8, r0, ror r0
   2d2b0:	ldrtmi	r4, [r2], -r1, lsr #18
   2d2b4:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   2d2b8:	blx	7eb22c <rpl_re_syntax_options@@Base+0x77d74c>
   2d2bc:	msrpl	SPSR_fxc, r8	; <illegal shifter operand>
   2d2c0:	strcs	fp, [r1, #-2493]	; 0xfffff643
   2d2c4:			; <UNDEFINED> instruction: 0xf898e790
   2d2c8:	blcs	3987c <ASN1_STRING_length@plt+0x33014>
   2d2cc:	ldmdami	fp, {r3, r7, ip, lr, pc}
   2d2d0:			; <UNDEFINED> instruction: 0xf7f14478
   2d2d4:	usad8	r3, r9, sl
   2d2d8:			; <UNDEFINED> instruction: 0x46254819
   2d2dc:			; <UNDEFINED> instruction: 0xf7f14478
   2d2e0:			; <UNDEFINED> instruction: 0xe7acfa13
   2d2e4:			; <UNDEFINED> instruction: 0x46284917
   2d2e8:	ldrbtmi	r4, [r9], #-1594	; 0xfffff9c6
   2d2ec:			; <UNDEFINED> instruction: 0xf99af7f1
   2d2f0:	ldmdami	r5, {r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   2d2f4:	ldrtmi	r4, [r9], -r3, lsr #12
   2d2f8:	ldrbtmi	r2, [r8], #-520	; 0xfffffdf8
   2d2fc:	blx	16b2c8 <rpl_re_syntax_options@@Base+0xfd7e8>
   2d300:			; <UNDEFINED> instruction: 0xf7d9e772
   2d304:	ldmdami	r1, {r2, r4, r7, fp, sp, lr, pc}
   2d308:			; <UNDEFINED> instruction: 0xf7f14478
   2d30c:			; <UNDEFINED> instruction: 0xe765f9fd
   2d310:	andeq	r8, r3, sl, ror #18
   2d314:	andeq	r0, r0, ip, asr #9
   2d318:	andeq	r8, r3, r4, ror #18
   2d31c:			; <UNDEFINED> instruction: 0x000004b4
   2d320:	andeq	r0, r4, ip, ror r5
   2d324:	strdeq	r8, [r3], -r4
   2d328:	andeq	r5, r2, lr, lsr #14
   2d32c:	andeq	r5, r2, sl, lsr #14
   2d330:	ldrdeq	r5, [r2], -r0
   2d334:			; <UNDEFINED> instruction: 0xfffffa49
   2d338:	andeq	fp, r3, sl, ror r0
   2d33c:	strdeq	r5, [r2], -r8
   2d340:	andeq	r5, r2, r4, lsl #15
   2d344:	strdeq	r5, [r2], -sl
   2d348:	andeq	r5, r2, r2, lsr #14
   2d34c:	andeq	r5, r2, r8, asr r7
   2d350:	svcmi	0x00f0e92d
   2d354:	blhi	168810 <rpl_re_syntax_options@@Base+0xfad30>
   2d358:	strbmi	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
   2d35c:	strbcc	pc, [r4, #2271]	; 0x8df	; <UNPREDICTABLE>
   2d360:			; <UNDEFINED> instruction: 0xf8df447c
   2d364:	sbclt	r2, sp, r4, asr #11
   2d368:	bne	468b90 <rpl_re_syntax_options@@Base+0x3fb0b0>
   2d36c:	andls	r4, r5, #2046820352	; 0x7a000000
   2d370:	strmi	r5, [r4], -r3, ror #17
   2d374:	movtls	r6, #47131	; 0xb81b
   2d378:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2d37c:	strcc	pc, [ip, #2271]!	; 0x8df
   2d380:	andls	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   2d384:			; <UNDEFINED> instruction: 0xf8d92205
   2d388:			; <UNDEFINED> instruction: 0xf8d951c4
   2d38c:	blx	fed6da24 <rpl_re_syntax_options@@Base+0xfecfff44>
   2d390:	stmdbeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
   2d394:			; <UNDEFINED> instruction: 0xf0002800
   2d398:			; <UNDEFINED> instruction: 0xf8df815e
   2d39c:	mulcs	r0, r4, r5
   2d3a0:			; <UNDEFINED> instruction: 0xf7d84479
   2d3a4:	andls	lr, r4, sl, asr #28
   2d3a8:			; <UNDEFINED> instruction: 0xf7db4620
   2d3ac:			; <UNDEFINED> instruction: 0xf8d9f9cf
   2d3b0:	blcs	b9a48 <rpl_re_syntax_options@@Base+0x4bf68>
   2d3b4:			; <UNDEFINED> instruction: 0xf04fbf14
   2d3b8:			; <UNDEFINED> instruction: 0xf0050a00
   2d3bc:	stmdavs	r4, {r0, r9, fp}
   2d3c0:	svceq	0x0000f1ba
   2d3c4:	tsthi	r3, r0, asr #32	; <UNPREDICTABLE>
   2d3c8:			; <UNDEFINED> instruction: 0xf7d94620
   2d3cc:	pkhtbmi	lr, r0, ip, asr #16
   2d3d0:			; <UNDEFINED> instruction: 0xf0002800
   2d3d4:			; <UNDEFINED> instruction: 0xf8998228
   2d3d8:	blcs	3998c <ASN1_STRING_length@plt+0x33124>
   2d3dc:	eorshi	pc, sp, #64	; 0x40
   2d3e0:			; <UNDEFINED> instruction: 0xf7d94620
   2d3e4:			; <UNDEFINED> instruction: 0x4604e85c
   2d3e8:			; <UNDEFINED> instruction: 0xf0402800
   2d3ec:	movwcs	r8, #4410	; 0x113a
   2d3f0:	movwcs	r9, #771	; 0x303
   2d3f4:			; <UNDEFINED> instruction: 0x461a2155
   2d3f8:			; <UNDEFINED> instruction: 0xf7d94640
   2d3fc:			; <UNDEFINED> instruction: 0x4605e938
   2d400:	subsle	r2, r5, r0, lsl #16
   2d404:	beq	468c6c <rpl_re_syntax_options@@Base+0x3fb18c>
   2d408:	stc2l	7, cr15, [r8], #-1020	; 0xfffffc04
   2d40c:	beq	fe468c34 <rpl_re_syntax_options@@Base+0xfe3fb154>
   2d410:	svc	0x00c0f7d8
   2d414:	strtmi	r4, [r8], -r7, lsl #12
   2d418:	stmdb	ip, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d41c:	vcge.f32	d17, d0, d6
   2d420:			; <UNDEFINED> instruction: 0xf8df823f
   2d424:			; <UNDEFINED> instruction: 0xf04f3510
   2d428:	ldrbmi	r0, [ip], -r0, lsl #22
   2d42c:	andsls	pc, r8, sp, asr #17
   2d430:	movwls	r4, #29819	; 0x747b
   2d434:	ldrbmi	sl, [r9], sl, lsl #22
   2d438:	bhi	468c64 <rpl_re_syntax_options@@Base+0x3fb184>
   2d43c:	ldrmi	r9, [fp], r8, lsl #6
   2d440:	blcs	22545c <rpl_re_syntax_options@@Base+0x1b797c>
   2d444:	rschi	pc, r2, r0
   2d448:	adcsmi	r3, r4, #16777216	; 0x1000000
   2d44c:			; <UNDEFINED> instruction: 0x4621d019
   2d450:			; <UNDEFINED> instruction: 0xf7d84628
   2d454:	strmi	lr, [r0], r0, lsl #23
   2d458:	rscsle	r2, r5, r0, lsl #16
   2d45c:	svccs	0x00006803
   2d460:	blcs	e1c24 <rpl_re_syntax_options@@Base+0x74144>
   2d464:	stmdavs	r1, {r4, r5, r6, r7, r8, ip, lr, pc}^
   2d468:			; <UNDEFINED> instruction: 0xf8cb4658
   2d46c:			; <UNDEFINED> instruction: 0xf7d87000
   2d470:	stmdacs	r0, {r2, r4, r5, r7, r9, sl, fp, sp, lr, pc}
   2d474:	orrshi	pc, r6, r0, lsl #5
   2d478:			; <UNDEFINED> instruction: 0xf04f3401
   2d47c:	adcsmi	r0, r4, #16384	; 0x4000
   2d480:			; <UNDEFINED> instruction: 0xf8dfd1e5
   2d484:			; <UNDEFINED> instruction: 0x462834b4
   2d488:	strbmi	r9, [fp], r5, lsl #20
   2d48c:	bhi	468cf8 <rpl_re_syntax_options@@Base+0x3fb218>
   2d490:			; <UNDEFINED> instruction: 0x9018f8dd
   2d494:			; <UNDEFINED> instruction: 0xf7d958d1
   2d498:	svccs	0x0000e8e4
   2d49c:	tsthi	pc, r0, asr #32	; <UNPREDICTABLE>
   2d4a0:	svceq	0x0000f1bb
   2d4a4:	tsthi	r2, r0, asr #32	; <UNPREDICTABLE>
   2d4a8:	beq	fe468d10 <rpl_re_syntax_options@@Base+0xfe3fb230>
   2d4ac:	ldc	7, cr15, [r0, #864]	; 0x360
   2d4b0:	cfmadd32ge	mvax2, mvfx4, mvfx11, mvfx0
   2d4b4:	ldmda	r6, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d4b8:	orrvc	pc, r0, #1325400064	; 0x4f000000
   2d4bc:	tstcs	sp, r2, lsr r6
   2d4c0:	eorsvc	r2, r5, r0, lsl #10
   2d4c4:			; <UNDEFINED> instruction: 0xf7d84604
   2d4c8:	cdp	14, 1, cr14, cr8, cr6, {5}
   2d4cc:			; <UNDEFINED> instruction: 0x46301a10
   2d4d0:	blx	fe2eb4d4 <rpl_re_syntax_options@@Base+0xfe27d9f4>
   2d4d4:	stmdacs	r0, {r0, r2, r9, sl, lr}
   2d4d8:	orrhi	pc, r3, r0
   2d4dc:	ldrbcc	pc, [pc, #79]!	; 2d533 <ASN1_STRING_length@plt+0x26ccb>	; <UNPREDICTABLE>
   2d4e0:			; <UNDEFINED> instruction: 0xf04fb14c
   2d4e4:	strdcs	r3, [sp, -pc]
   2d4e8:	ldrmi	r4, [r5], -r0, lsr #12
   2d4ec:	svc	0x00a4f7d8
   2d4f0:	strmi	r1, [r2], -r3, asr #24
   2d4f4:			; <UNDEFINED> instruction: 0x4629d1f7
   2d4f8:			; <UNDEFINED> instruction: 0xf7d84620
   2d4fc:			; <UNDEFINED> instruction: 0xf7d8ecdc
   2d500:			; <UNDEFINED> instruction: 0x4605ecf8
   2d504:			; <UNDEFINED> instruction: 0xf7d84630
   2d508:			; <UNDEFINED> instruction: 0x4604ee1e
   2d50c:			; <UNDEFINED> instruction: 0xf7d94628
   2d510:	addmi	lr, r4, #172, 18	; 0x2b0000
   2d514:	addshi	pc, r4, r0
   2d518:	strtne	pc, [r0], #-2271	; 0xfffff721
   2d51c:	andcs	r2, r0, r5, lsl #4
   2d520:	bleq	a6995c <rpl_re_syntax_options@@Base+0x9fbe7c>
   2d524:			; <UNDEFINED> instruction: 0xf7d84479
   2d528:	andls	lr, r3, r8, lsl #27
   2d52c:	beq	468d94 <rpl_re_syntax_options@@Base+0x3fb2b4>
   2d530:			; <UNDEFINED> instruction: 0xf938f007
   2d534:	andne	lr, r3, #3620864	; 0x374000
   2d538:	andcs	r4, r1, r3, lsl #12
   2d53c:			; <UNDEFINED> instruction: 0xf872f7f1
   2d540:	ldrdvs	pc, [r4, #137]	; 0x89
   2d544:			; <UNDEFINED> instruction: 0xf8cb2300
   2d548:	cdpcs	0, 0, cr3, cr0, cr0, {0}
   2d54c:	sbcshi	pc, lr, r0
   2d550:	strbmi	r9, [r0], -r3, lsl #6
   2d554:	bl	ffe6b4bc <rpl_re_syntax_options@@Base+0xffdfd9dc>
   2d558:			; <UNDEFINED> instruction: 0xf7d82100
   2d55c:	cdpne	13, 0, cr14, cr4, cr12, {2}
   2d560:	svcmi	0x00f7dd1f
   2d564:	eorcc	pc, r2, #64, 4
   2d568:			; <UNDEFINED> instruction: 0x4639447f
   2d56c:	ldcl	7, cr15, [r0], #864	; 0x360
   2d570:			; <UNDEFINED> instruction: 0xf8cb4605
   2d574:	movlt	r0, r0
   2d578:			; <UNDEFINED> instruction: 0xf7d84640
   2d57c:	ldrbmi	lr, [r9], -r6, ror #23
   2d580:	ldc	7, cr15, [r8, #-864]!	; 0xfffffca0
   2d584:	smlabble	r6, r4, r2, r4
   2d588:	ldrdcc	pc, [r0], -fp
   2d58c:	blne	1719a00 <rpl_re_syntax_options@@Base+0x16abf20>
   2d590:			; <UNDEFINED> instruction: 0xf000429c
   2d594:	ldrtmi	r8, [r9], -sl, ror #1
   2d598:	vmax.s8	d20, d0, d24
   2d59c:			; <UNDEFINED> instruction: 0xf7d83239
   2d5a0:	stmibmi	r8!, {r4, r8, sl, fp, sp, lr, pc}^
   2d5a4:	andcs	r2, r0, r5, lsl #4
   2d5a8:			; <UNDEFINED> instruction: 0xf7d84479
   2d5ac:	strmi	lr, [r1], -r6, asr #26
   2d5b0:			; <UNDEFINED> instruction: 0xf7f12003
   2d5b4:			; <UNDEFINED> instruction: 0x4640f837
   2d5b8:	stmia	r4!, {r0, r3, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   2d5bc:	ldrdcc	pc, [r4, r9]!
   2d5c0:	tstle	r4, r1, lsl #22
   2d5c4:	stmibmi	r0!, {r8, sl, sp}^
   2d5c8:	andcs	r2, r0, r5, lsl #4
   2d5cc:			; <UNDEFINED> instruction: 0xf7d84479
   2d5d0:	mrc	13, 0, lr, cr8, cr4, {1}
   2d5d4:			; <UNDEFINED> instruction: 0x46041a10
   2d5d8:			; <UNDEFINED> instruction: 0xf0062007
   2d5dc:			; <UNDEFINED> instruction: 0x4621ffb5
   2d5e0:	andcs	r4, r1, r2, lsl #12
   2d5e4:			; <UNDEFINED> instruction: 0xf81ef7f1
   2d5e8:			; <UNDEFINED> instruction: 0xf0402d00
   2d5ec:	bmi	ff60dc2c <rpl_re_syntax_options@@Base+0xff5a014c>
   2d5f0:	ldrbtmi	r4, [sl], #-3020	; 0xfffff434
   2d5f4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2d5f8:	subsmi	r9, sl, fp, asr #22
   2d5fc:	orrhi	pc, sp, r0, asr #32
   2d600:	sublt	r4, sp, r0, asr r6
   2d604:	blhi	168900 <rpl_re_syntax_options@@Base+0xfae20>
   2d608:	svchi	0x00f0e8bd
   2d60c:	ldrtmi	r6, [r8], -r1, asr #16
   2d610:	stc	7, cr15, [r4, #-864]!	; 0xfffffca0
   2d614:			; <UNDEFINED> instruction: 0xf47f2800
   2d618:	blmi	ff2192dc <rpl_re_syntax_options@@Base+0xff1ab7fc>
   2d61c:	bls	17eec4 <rpl_re_syntax_options@@Base+0x1113e4>
   2d620:			; <UNDEFINED> instruction: 0x9018f8dd
   2d624:	bhi	468e90 <rpl_re_syntax_options@@Base+0x3fb3b0>
   2d628:			; <UNDEFINED> instruction: 0xf7d958d1
   2d62c:			; <UNDEFINED> instruction: 0x4638e81a
   2d630:	svc	0x0008f7d8
   2d634:	sfmle	f4, 2, [r9, #-664]	; 0xfffffd68
   2d638:	beq	fe468ea0 <rpl_re_syntax_options@@Base+0xfe3fb3c0>
   2d63c:	stcl	7, cr15, [r8], {216}	; 0xd8
   2d640:	ldrdvs	pc, [r4, #137]	; 0x89
   2d644:			; <UNDEFINED> instruction: 0xf0002e00
   2d648:			; <UNDEFINED> instruction: 0xf10d809f
   2d64c:	movwcs	r0, #2856	; 0xb28
   2d650:	andcc	pc, r0, fp, asr #17
   2d654:	ldmibmi	lr!, {r0, r2, r3, r4, r5, r6, r8, r9, sl, sp, lr, pc}
   2d658:			; <UNDEFINED> instruction: 0xf7d84479
   2d65c:	andls	lr, r4, lr, ror #25
   2d660:	strbmi	lr, [r0], -r2, lsr #13
   2d664:	bl	b6b5cc <rpl_re_syntax_options@@Base+0xafdaec>
   2d668:	blx	1ceb66e <rpl_re_syntax_options@@Base+0x1c7db8e>
   2d66c:	andcs	r4, r5, #3031040	; 0x2e4000
   2d670:			; <UNDEFINED> instruction: 0x46054479
   2d674:			; <UNDEFINED> instruction: 0xf7d82000
   2d678:	cdp	12, 1, cr14, cr8, cr0, {7}
   2d67c:	tstcs	r7, r0, lsl sl
   2d680:	andcs	r4, r0, r6, lsl #12
   2d684:			; <UNDEFINED> instruction: 0xff0af006
   2d688:	andls	r4, r3, r9, lsr #12
   2d68c:			; <UNDEFINED> instruction: 0xf0072001
   2d690:	blls	12b89c <rpl_re_syntax_options@@Base+0xbddbc>
   2d694:	ldrtmi	r9, [r1], -r4, lsl #20
   2d698:	andcs	r9, r1, r0
   2d69c:			; <UNDEFINED> instruction: 0xffc2f7f0
   2d6a0:			; <UNDEFINED> instruction: 0xf7d84628
   2d6a4:			; <UNDEFINED> instruction: 0xf1a4ec96
   2d6a8:	blcs	2ee2d4 <rpl_re_syntax_options@@Base+0x2807f4>
   2d6ac:	ldm	pc, {r0, r3, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   2d6b0:	ldrbpl	pc, [r8], #-3	; <UNPREDICTABLE>
   2d6b4:	ldmdacc	r8!, {r3, r4, r5, fp, ip, sp}
   2d6b8:	ldrtmi	r3, [r8], #-2104	; 0xfffff7c8
   2d6bc:	ldrtmi	r5, [r8], -r4, asr #32
   2d6c0:	mcr	7, 6, pc, cr0, cr8, {6}	; <UNPREDICTABLE>
   2d6c4:	svceq	0x0000f1bb
   2d6c8:	mcrge	4, 7, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
   2d6cc:	bleq	a69b08 <rpl_re_syntax_options@@Base+0x9fc028>
   2d6d0:	andcs	r4, r5, #2637824	; 0x284000
   2d6d4:	ldrbtmi	r2, [r9], #-0
   2d6d8:	stc	7, cr15, [lr], #864	; 0x360
   2d6dc:	bne	fe468f44 <rpl_re_syntax_options@@Base+0xfe3fb464>
   2d6e0:	andcs	r4, r1, r4, lsl #12
   2d6e4:			; <UNDEFINED> instruction: 0xf856f007
   2d6e8:	strtmi	r9, [r1], -r4, lsl #20
   2d6ec:	andcs	r4, r1, r3, lsl #12
   2d6f0:			; <UNDEFINED> instruction: 0xff98f7f0
   2d6f4:	beq	fe468f5c <rpl_re_syntax_options@@Base+0xfe3fb47c>
   2d6f8:	stcl	7, cr15, [sl], #-864	; 0xfffffca0
   2d6fc:	ldrdvs	pc, [r4, #137]	; 0x89
   2d700:			; <UNDEFINED> instruction: 0xf8cb2300
   2d704:	cdpcs	0, 0, cr3, cr0, cr0, {0}
   2d708:	svcge	0x0022f47f
   2d70c:			; <UNDEFINED> instruction: 0xf7d94640
   2d710:			; <UNDEFINED> instruction: 0xf8d9e83a
   2d714:	stfcss	f5, [r1, #-656]	; 0xfffffd70
   2d718:	svcge	0x0055f43f
   2d71c:	beq	a9860 <rpl_re_syntax_options@@Base+0x3bd80>
   2d720:	strtmi	lr, [r0], -r5, ror #14
   2d724:	movwls	r2, #13056	; 0x3300
   2d728:	svc	0x0010f7d8
   2d72c:	ldrbtmi	r4, [r9], #-2443	; 0xfffff675
   2d730:	andcs	r4, r1, r2, lsl #12
   2d734:			; <UNDEFINED> instruction: 0xff76f7f0
   2d738:	stmibmi	r9, {r0, r1, r3, r4, r6, r9, sl, sp, lr, pc}
   2d73c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   2d740:	andls	r2, r3, r0
   2d744:	ldcl	7, cr15, [r8], #-864	; 0xfffffca0
   2d748:	andcs	r4, r1, r1, lsl #12
   2d74c:			; <UNDEFINED> instruction: 0xff6af7f0
   2d750:	stmibmi	r4, {r0, r1, r2, r3, r6, r9, sl, sp, lr, pc}
   2d754:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   2d758:	stmibmi	r3, {r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2d75c:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   2d760:	stmibmi	r2, {r1, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   2d764:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   2d768:	strtmi	lr, [r2], -sl, ror #15
   2d76c:	ldrtmi	r4, [r0], -r9, lsr #12
   2d770:	blx	fe8eb770 <rpl_re_syntax_options@@Base+0xfe87dc90>
   2d774:	vmin.s8	d20, d0, d25
   2d778:			; <UNDEFINED> instruction: 0x46043239
   2d77c:			; <UNDEFINED> instruction: 0xf7d84628
   2d780:	stccs	12, cr14, [r0], {32}
   2d784:	svcge	0x000df43f
   2d788:	blcs	5439c <quoting_style_vals@@Base+0x1198>
   2d78c:			; <UNDEFINED> instruction: 0xf899d0be
   2d790:			; <UNDEFINED> instruction: 0xf1baa16b
   2d794:	cmnle	r5, r0, lsl #30
   2d798:			; <UNDEFINED> instruction: 0xf8dd4640
   2d79c:			; <UNDEFINED> instruction: 0xf7d8a00c
   2d7a0:			; <UNDEFINED> instruction: 0xe724eff2
   2d7a4:	ldrdcc	pc, [r0], -fp
   2d7a8:	bne	fe469010 <rpl_re_syntax_options@@Base+0xfe3fb530>
   2d7ac:	movwls	r4, #38424	; 0x9618
   2d7b0:			; <UNDEFINED> instruction: 0xf91af7ff
   2d7b4:	cmnlt	r8, r9, lsl #22
   2d7b8:			; <UNDEFINED> instruction: 0xf7d84618
   2d7bc:	strmi	lr, [r3], -r4, asr #25
   2d7c0:	ldrdeq	pc, [r4], -r8
   2d7c4:			; <UNDEFINED> instruction: 0xf7d94698
   2d7c8:	strmi	lr, [r0, #2128]	; 0x850
   2d7cc:	addhi	pc, r7, r0
   2d7d0:	ldrdcc	pc, [r0], -fp
   2d7d4:	ldrmi	r9, [r8], -r7, lsl #18
   2d7d8:	sbcscc	pc, lr, #64, 4
   2d7dc:	bl	ffc6b744 <rpl_re_syntax_options@@Base+0xffbfdc64>
   2d7e0:	stmdbmi	r3!, {r1, r3, r6, r9, sl, sp, lr, pc}^
   2d7e4:			; <UNDEFINED> instruction: 0xf10d2205
   2d7e8:	ldrbtmi	r0, [r9], #-2856	; 0xfffff4d8
   2d7ec:	stc	7, cr15, [r4], #-864	; 0xfffffca0
   2d7f0:			; <UNDEFINED> instruction: 0x46044631
   2d7f4:			; <UNDEFINED> instruction: 0xf0064628
   2d7f8:	cdp	15, 1, cr15, cr8, cr13, {6}
   2d7fc:	andls	r1, r3, r0, lsl sl
   2d800:			; <UNDEFINED> instruction: 0xf0062001
   2d804:	blls	12d728 <rpl_re_syntax_options@@Base+0xbfc48>
   2d808:	strtmi	r9, [r1], -r4, lsl #20
   2d80c:	andcs	r9, r1, r0
   2d810:			; <UNDEFINED> instruction: 0xff08f7f0
   2d814:	ldrdvs	pc, [r4, #137]	; 0x89
   2d818:	andpl	pc, r0, fp, asr #17
   2d81c:			; <UNDEFINED> instruction: 0xf43f2e00
   2d820:	strls	sl, [r3, #-3957]	; 0xfffff08b
   2d824:	ldmdbmi	r3, {r0, r2, r4, r7, r9, sl, sp, lr, pc}^
   2d828:	ldrbtmi	r2, [r9], #-517	; 0xfffffdfb
   2d82c:	stc	7, cr15, [r4], {216}	; 0xd8
   2d830:	bne	469098 <rpl_re_syntax_options@@Base+0x3fb5b8>
   2d834:	andcs	r4, r7, r4, lsl #12
   2d838:	cdp2	0, 8, cr15, cr6, cr6, {0}
   2d83c:	strtmi	r9, [r1], -r4, lsl #20
   2d840:	andcs	r4, r1, r3, lsl #12
   2d844:	mcr2	7, 7, pc, cr14, cr0, {7}	; <UNPREDICTABLE>
   2d848:	ldrdcc	pc, [r4, r9]!
   2d84c:			; <UNDEFINED> instruction: 0xf43f2b01
   2d850:	stccs	14, cr10, [r0, #-744]	; 0xfffffd18
   2d854:	mcrge	4, 6, pc, cr11, cr15, {1}	; <UNPREDICTABLE>
   2d858:			; <UNDEFINED> instruction: 0xf7d8e057
   2d85c:			; <UNDEFINED> instruction: 0xf7ffee84
   2d860:			; <UNDEFINED> instruction: 0x4606fa77
   2d864:			; <UNDEFINED> instruction: 0xf7d84640
   2d868:			; <UNDEFINED> instruction: 0xf7ffea2c
   2d86c:			; <UNDEFINED> instruction: 0xf899fa71
   2d870:	strmi	r3, [r5], -fp, ror #2
   2d874:	ldrtmi	fp, [r0], -fp, lsl #22
   2d878:	bl	feaeb7e0 <rpl_re_syntax_options@@Base+0xfea7dd00>
   2d87c:			; <UNDEFINED> instruction: 0xf7d84628
   2d880:	str	lr, [sp, #2984]!	; 0xba8
   2d884:	bne	4690ec <rpl_re_syntax_options@@Base+0x3fb60c>
   2d888:			; <UNDEFINED> instruction: 0xf0062007
   2d88c:			; <UNDEFINED> instruction: 0x4601fe5d
   2d890:	ldrbtmi	r4, [r8], #-2105	; 0xfffff7c7
   2d894:			; <UNDEFINED> instruction: 0xff38f7f0
   2d898:			; <UNDEFINED> instruction: 0xf7d84640
   2d89c:			; <UNDEFINED> instruction: 0xe6a6ef74
   2d8a0:	strtmi	r4, [r8], -r5, lsr #22
   2d8a4:	ldmpl	r1, {r0, r2, r9, fp, ip, pc}^
   2d8a8:	mrc	7, 6, APSR_nzcv, cr10, cr8, {6}
   2d8ac:			; <UNDEFINED> instruction: 0xf43f2f00
   2d8b0:			; <UNDEFINED> instruction: 0x4638adfb
   2d8b4:	stcl	7, cr15, [r6, #864]	; 0x360
   2d8b8:			; <UNDEFINED> instruction: 0x4632e5f6
   2d8bc:	ldrbmi	r2, [r0], -r7, lsl #2
   2d8c0:	stc2l	0, cr15, [ip, #24]!
   2d8c4:	tstcs	r7, sl, lsr #12
   2d8c8:	andcs	r4, r1, r7, lsl #12
   2d8cc:	stc2l	0, cr15, [r6, #24]!
   2d8d0:			; <UNDEFINED> instruction: 0x46024639
   2d8d4:	ldrbtmi	r4, [r8], #-2089	; 0xfffff7d7
   2d8d8:			; <UNDEFINED> instruction: 0xff16f7f0
   2d8dc:	blls	267810 <rpl_re_syntax_options@@Base+0x1f9d30>
   2d8e0:	sbcscc	pc, fp, #64, 4
   2d8e4:			; <UNDEFINED> instruction: 0xf8dd4926
   2d8e8:	ldmdavs	r8, {r3, r4, ip, pc}
   2d8ec:			; <UNDEFINED> instruction: 0xf7d84479
   2d8f0:	blmi	4a8698 <rpl_re_syntax_options@@Base+0x43abb8>
   2d8f4:	strtmi	r9, [r8], -r5, lsl #20
   2d8f8:	bhi	469164 <rpl_re_syntax_options@@Base+0x3fb684>
   2d8fc:			; <UNDEFINED> instruction: 0xf7d858d1
   2d900:	adcmi	lr, r6, #176, 28	; 0xb00
   2d904:	mrcge	7, 4, APSR_nzcv, cr8, cr15, {1}
   2d908:			; <UNDEFINED> instruction: 0xf8d9e6e2
   2d90c:			; <UNDEFINED> instruction: 0xf1b331a4
   2d910:	svclt	0x00180a01
   2d914:	beq	a9a58 <rpl_re_syntax_options@@Base+0x3bf78>
   2d918:			; <UNDEFINED> instruction: 0xf7d8e669
   2d91c:	svclt	0x0000ed88
   2d920:	andeq	r8, r3, r0, lsl #15
   2d924:	andeq	r0, r0, ip, asr #9
   2d928:	andeq	r8, r3, r4, ror r7
   2d92c:			; <UNDEFINED> instruction: 0x000004b4
   2d930:	ldrdeq	r5, [r2], -r8
   2d934:	andeq	r5, r2, r8, lsl #15
   2d938:	andeq	r0, r0, r8, ror #8
   2d93c:	andeq	r5, r2, r4, asr #14
   2d940:	andeq	r5, r2, r0, asr r6
   2d944:	andeq	r5, r2, r8, ror r7
   2d948:	andeq	r5, r2, r4, asr #15
   2d94c:	andeq	r8, r3, lr, ror #9
   2d950:	andeq	r5, r2, r8, lsr #8
   2d954:	andeq	r5, r2, ip, ror #8
   2d958:	strdeq	r5, [r2], -r6
   2d95c:	andeq	r5, r2, r6, lsr #7
   2d960:	andeq	r5, r2, r6, lsl #8
   2d964:			; <UNDEFINED> instruction: 0x000253ba
   2d968:	andeq	r5, r2, r6, lsr r4
   2d96c:	andeq	r5, r2, r6, lsl #8
   2d970:	andeq	r5, r2, r2, lsr r4
   2d974:	andeq	r5, r2, lr, asr r2
   2d978:	andeq	r5, r2, r2, asr #9
   2d97c:	ldrdeq	r5, [r2], -sl
   2d980:	andeq	r5, r2, ip, asr #5
   2d984:	blmi	9c0220 <rpl_re_syntax_options@@Base+0x952740>
   2d988:	ldrbtmi	fp, [sl], #-1520	; 0xfffffa10
   2d98c:	stmvc	r5, {r0, r1, r2, r7, ip, sp, pc}
   2d990:	tstls	r1, r6, asr #16
   2d994:			; <UNDEFINED> instruction: 0xf89058d3
   2d998:	ldmdaeq	r4!, {r0, r1, sp, lr, pc}^
   2d99c:	movwls	r6, #22555	; 0x581b
   2d9a0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2d9a4:	stmiaeq	fp!, {r0, r1, r2, r6, r8, fp, ip, sp, lr}
   2d9a8:	b	110bdb8 <rpl_re_syntax_options@@Base+0x109e2d8>
   2d9ac:			; <UNDEFINED> instruction: 0xf88d1386
   2d9b0:	stmibvc	r3, {r1, r2, r3, ip, sp}
   2d9b4:	ldrbeq	lr, [lr], pc, asr #20
   2d9b8:	mulgt	r0, r0, r8
   2d9bc:	b	102ffa4 <rpl_re_syntax_options@@Base+0xfc24c4>
   2d9c0:	b	11adcd0 <rpl_re_syntax_options@@Base+0x11401f0>
   2d9c4:			; <UNDEFINED> instruction: 0xf88d1645
   2d9c8:	ldmdbeq	r5, {r0, r4}
   2d9cc:	ldmibeq	sl, {r0, r1, fp, sp, pc}
   2d9d0:	addeq	lr, r7, #270336	; 0x42000
   2d9d4:	b	116db48 <rpl_re_syntax_options@@Base+0x1100068>
   2d9d8:	b	1132e18 <rpl_re_syntax_options@@Base+0x10c5338>
   2d9dc:			; <UNDEFINED> instruction: 0xf88d14cc
   2d9e0:			; <UNDEFINED> instruction: 0xf88d2012
   2d9e4:	andls	r3, r0, r3, lsl r0
   2d9e8:	andgt	pc, ip, sp, lsl #17
   2d9ec:	andvs	pc, pc, sp, lsl #17
   2d9f0:	andspl	pc, r0, sp, lsl #17
   2d9f4:	andmi	pc, sp, sp, lsl #17
   2d9f8:	ldc	7, cr15, [sl], #864	; 0x360
   2d9fc:	ldrdeq	lr, [r0, -sp]
   2da00:	b	3eb968 <rpl_re_syntax_options@@Base+0x37de88>
   2da04:	blmi	1c0228 <rpl_re_syntax_options@@Base+0x152748>
   2da08:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2da0c:	blls	187a7c <rpl_re_syntax_options@@Base+0x119f9c>
   2da10:	qaddle	r4, sl, r1
   2da14:	ldcllt	0, cr11, [r0, #28]!
   2da18:	stc	7, cr15, [r8, #-864]	; 0xfffffca0
   2da1c:	andeq	r8, r3, r6, asr r1
   2da20:	andeq	r0, r0, ip, asr #9
   2da24:	ldrdeq	r8, [r3], -r8	; <UNPREDICTABLE>
   2da28:			; <UNDEFINED> instruction: 0x4616b5f0
   2da2c:	adclt	r4, r3, fp, lsl sl
   2da30:			; <UNDEFINED> instruction: 0xac014b1b
   2da34:			; <UNDEFINED> instruction: 0x460d447a
   2da38:	strmi	r4, [r7], -r1, lsr #12
   2da3c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   2da40:			; <UNDEFINED> instruction: 0xf04f9321
   2da44:			; <UNDEFINED> instruction: 0xf7ff0300
   2da48:	qadd8mi	pc, r2, sp	; <UNPREDICTABLE>
   2da4c:	ldrtmi	r2, [r1], -r1, lsl #6
   2da50:			; <UNDEFINED> instruction: 0xf7d84628
   2da54:			; <UNDEFINED> instruction: 0x1df8eb34
   2da58:			; <UNDEFINED> instruction: 0xf7ff4621
   2da5c:	qadd8mi	pc, r2, r3	; <UNPREDICTABLE>
   2da60:			; <UNDEFINED> instruction: 0xf1062301
   2da64:	strtmi	r0, [r8], -r8, lsl #2
   2da68:	bl	a6b9d0 <rpl_re_syntax_options@@Base+0x9fdef0>
   2da6c:	andeq	pc, lr, r7, lsl #2
   2da70:			; <UNDEFINED> instruction: 0xf7ff4621
   2da74:	strtmi	pc, [r2], -r7, lsl #31
   2da78:			; <UNDEFINED> instruction: 0xf1062301
   2da7c:			; <UNDEFINED> instruction: 0x46280110
   2da80:	bl	76b9e8 <rpl_re_syntax_options@@Base+0x6fdf08>
   2da84:	blmi	1c02a8 <rpl_re_syntax_options@@Base+0x1527c8>
   2da88:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2da8c:	blls	887afc <rpl_re_syntax_options@@Base+0x81a01c>
   2da90:	qaddle	r4, sl, r1
   2da94:	ldcllt	0, cr11, [r0, #140]!	; 0x8c
   2da98:	stcl	7, cr15, [r8], {216}	; 0xd8
   2da9c:	andeq	r8, r3, ip, lsr #1
   2daa0:	andeq	r0, r0, ip, asr #9
   2daa4:	andeq	r8, r3, r8, asr r0
   2daa8:	svcmi	0x00f0e92d
   2daac:	stc	6, cr4, [sp, #-544]!	; 0xfffffde0
   2dab0:	strmi	r8, [r4], -r2, lsl #22
   2dab4:	bcs	4692dc <rpl_re_syntax_options@@Base+0x3fb7fc>
   2dab8:			; <UNDEFINED> instruction: 0xee084a56
   2dabc:	blmi	15bc504 <rpl_re_syntax_options@@Base+0x154ea24>
   2dac0:	adclt	r4, pc, sl, ror r4	; <UNPREDICTABLE>
   2dac4:	ldmpl	r3, {r8, r9, sl, fp, sp, pc}^
   2dac8:			; <UNDEFINED> instruction: 0xf8c7681b
   2dacc:			; <UNDEFINED> instruction: 0xf04f30b4
   2dad0:			; <UNDEFINED> instruction: 0xf7d80300
   2dad4:	stmdacs	lr, {r3, r4, r5, r8, r9, fp, sp, lr, pc}
   2dad8:	svclt	0x00284684
   2dadc:	stceq	0, cr15, [lr], {79}	; 0x4f
   2dae0:	vadd.i8	d18, d0, d6
   2dae4:	subeq	r8, r3, sp, lsl #1
   2dae8:			; <UNDEFINED> instruction: 0xf0233307
   2daec:	bl	feb6e710 <rpl_re_syntax_options@@Base+0xfeb00c30>
   2daf0:	strbtmi	r0, [sp], -r3, lsl #26
   2daf4:	cdpne	14, 6, cr1, cr14, cr1, {3}
   2daf8:			; <UNDEFINED> instruction: 0xf811460b
   2dafc:	movwcc	r2, #12033	; 0x2f01
   2db00:	lgneqdp	f7, f2
   2db04:			; <UNDEFINED> instruction: 0xf1be1b1b
   2db08:	svclt	0x009c0f19
   2db0c:	sbcslt	r3, r2, #32, 20	; 0x20000
   2db10:			; <UNDEFINED> instruction: 0xf806459c
   2db14:	stmiale	pc!, {r0, r8, r9, sl, fp, sp}^	; <UNPREDICTABLE>
   2db18:	svclt	0x00142800
   2db1c:	andcs	r4, r1, r0, ror #12
   2db20:	andle	r2, r9, lr, lsl #16
   2db24:	andcs	r3, r0, #65536	; 0x10000
   2db28:	strmi	r4, [r3], -r8, lsr #8
   2db2c:	blne	16fa73c <rpl_re_syntax_options@@Base+0x168cc5c>
   2db30:	svccs	0x0001f800
   2db34:	ldmible	r8!, {r0, r2, r3, r8, r9, fp, sp}^
   2db38:	ldrdge	pc, [r0], #143	; 0x8f	; <UNPREDICTABLE>
   2db3c:			; <UNDEFINED> instruction: 0xf1071d3e
   2db40:	strtmi	r0, [r8], -r4, lsl #19
   2db44:			; <UNDEFINED> instruction: 0x463144fa
   2db48:			; <UNDEFINED> instruction: 0xff1cf7ff
   2db4c:	movwcs	r4, #5682	; 0x1632
   2db50:			; <UNDEFINED> instruction: 0x46494650
   2db54:	bleq	69c98 <yy_flex_debug@@Base+0x1878>
   2db58:	b	fec6bac0 <rpl_re_syntax_options@@Base+0xfebfdfe0>
   2db5c:	ldrtmi	r1, [r1], -r8, ror #27
   2db60:			; <UNDEFINED> instruction: 0xff10f7ff
   2db64:	orreq	pc, ip, r7, lsl #2
   2db68:			; <UNDEFINED> instruction: 0x46324650
   2db6c:			; <UNDEFINED> instruction: 0xf7d82301
   2db70:	strbmi	lr, [r8], -r6, lsr #21
   2db74:	bcs	4693dc <rpl_re_syntax_options@@Base+0x3fb8fc>
   2db78:			; <UNDEFINED> instruction: 0xf8874641
   2db7c:			; <UNDEFINED> instruction: 0xf8c7b098
   2db80:			; <UNDEFINED> instruction: 0xf7ffb094
   2db84:	qsaxmi	pc, r0, r1	; <UNPREDICTABLE>
   2db88:	b	ff76baf0 <rpl_re_syntax_options@@Base+0xff6fe010>
   2db8c:	eorsle	r2, sp, r0, lsl #16
   2db90:	stmdbeq	r0, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   2db94:	bl	17cba0 <rpl_re_syntax_options@@Base+0x10f0c0>
   2db98:	ldrbmi	r0, [sl], -r9
   2db9c:			; <UNDEFINED> instruction: 0xf814462b
   2dba0:	movwcc	r1, #12033	; 0x2f01
   2dba4:	stccs	8, cr15, [r1], {3}
   2dba8:	stcne	8, cr15, [r2], {3}
   2dbac:	mvnsle	r4, r3, lsl #5
   2dbb0:	ldreq	pc, [ip], #263	; 0x107
   2dbb4:			; <UNDEFINED> instruction: 0xf7d84630
   2dbb8:			; <UNDEFINED> instruction: 0x464ae8bc
   2dbbc:	ldrtmi	r4, [r0], -r9, lsr #12
   2dbc0:	svc	0x00e0f7d7
   2dbc4:			; <UNDEFINED> instruction: 0x46204631
   2dbc8:	ldcl	7, cr15, [r6], #-864	; 0xfffffca0
   2dbcc:	bcs	fe469434 <rpl_re_syntax_options@@Base+0xfe3fb954>
   2dbd0:	strbmi	r4, [r1], -r0, lsr #12
   2dbd4:			; <UNDEFINED> instruction: 0xf8872400
   2dbd8:			; <UNDEFINED> instruction: 0xf8c740b0
   2dbdc:			; <UNDEFINED> instruction: 0xf7ff40ac
   2dbe0:	bmi	42d874 <rpl_re_syntax_options@@Base+0x3bfd94>
   2dbe4:	ldrbtmi	r4, [sl], #-2828	; 0xfffff4f4
   2dbe8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2dbec:	ldrsbtcc	pc, [r4], r7	; <UNPREDICTABLE>
   2dbf0:	qaddle	r4, sl, sp
   2dbf4:			; <UNDEFINED> instruction: 0x46bd37bc
   2dbf8:	blhi	e8ef4 <rpl_re_syntax_options@@Base+0x7b414>
   2dbfc:	svchi	0x00f0e8bd
   2dc00:	strbtmi	fp, [sp], -r4, lsl #1
   2dc04:			; <UNDEFINED> instruction: 0xf47f2800
   2dc08:			; <UNDEFINED> instruction: 0xe78baf75
   2dc0c:	strb	r4, [pc, r1, lsl #13]
   2dc10:	stc	7, cr15, [ip], {216}	; 0xd8
   2dc14:	andeq	r8, r3, r0, lsr #32
   2dc18:	andeq	r0, r0, ip, asr #9
   2dc1c:	andeq	r5, r2, r8, lsr r4
   2dc20:	strdeq	r7, [r3], -sl
   2dc24:			; <UNDEFINED> instruction: 0x4605b5f0
   2dc28:	strmi	r4, [r8], -r3, asr #28
   2dc2c:	strmi	r4, [ip], -r3, asr #22
   2dc30:	stmdbmi	r3, {r1, r2, r3, r4, r5, r6, sl, lr}^
   2dc34:	ldmpl	r3!, {r0, r1, r7, ip, sp, pc}^
   2dc38:	ldrbtmi	sl, [r9], #-3840	; 0xfffff100
   2dc3c:	ldmdavs	fp, {r2, r9, sp}
   2dc40:			; <UNDEFINED> instruction: 0xf04f607b
   2dc44:			; <UNDEFINED> instruction: 0xf7d80300
   2dc48:	cdpmi	13, 3, cr14, cr14, cr12, {3}
   2dc4c:	stmdacs	r0, {r1, r2, r3, r4, r5, r6, sl, lr}
   2dc50:	stmdbvc	r3!, {r2, r3, r6, r8, ip, lr, pc}
   2dc54:	blcs	3ac6c <ASN1_STRING_length@plt+0x34404>
   2dc58:	blcs	3a1d34 <rpl_re_syntax_options@@Base+0x334254>
   2dc5c:	blcs	263d18 <rpl_re_syntax_options@@Base+0x1f6238>
   2dc60:	strtmi	sp, [r0], -sp, lsr #16
   2dc64:	b	1bebbcc <rpl_re_syntax_options@@Base+0x1b7e0ec>
   2dc68:	ldmpl	r3!, {r0, r1, r2, r4, r5, r8, r9, fp, lr}^
   2dc6c:	msrcc	SPSR_fxc, r3	; <illegal shifter operand>
   2dc70:			; <UNDEFINED> instruction: 0xf0203007
   2dc74:	bl	feb6dc98 <rpl_re_syntax_options@@Base+0xfeb001b8>
   2dc78:	strbtmi	r0, [lr], -r0, lsl #26
   2dc7c:	cmple	sl, r0, lsl #22
   2dc80:			; <UNDEFINED> instruction: 0xf7d84620
   2dc84:	ldrtmi	lr, [r1], -r0, ror #20
   2dc88:	strtmi	r4, [r0], -r2, lsl #12
   2dc8c:	ldc2	7, cr15, [r6, #-1012]!	; 0xfffffc0c
   2dc90:	blle	af7c98 <rpl_re_syntax_options@@Base+0xa8a1b8>
   2dc94:			; <UNDEFINED> instruction: 0xf04f282f
   2dc98:	eorvs	r0, fp, r2, lsl #6
   2dc9c:	movwcs	fp, #8152	; 0x1fd8
   2dca0:	stmdbmi	sl!, {r1, r2, r5, sl, fp, ip, lr, pc}
   2dca4:	ldrbtmi	r4, [r9], #-2597	; 0xfffff5db
   2dca8:	ldmdavs	r1, {r1, r3, r7, fp, ip, lr}
   2dcac:	subsmi	r6, r1, sl, ror r8
   2dcb0:	ldrmi	sp, [r8], -r0, asr #2
   2dcb4:	ldrtmi	r3, [sp], ip, lsl #14
   2dcb8:	blcs	85d480 <rpl_re_syntax_options@@Base+0x7ef9a0>
   2dcbc:			; <UNDEFINED> instruction: 0xf814d1d1
   2dcc0:	blcs	3d8cc <ASN1_STRING_length@plt+0x37064>
   2dcc4:	blmi	8623f0 <rpl_re_syntax_options@@Base+0x7f4910>
   2dcc8:	ldmpl	r4!, {r1, r3, r5, fp, sp, lr}^
   2dccc:			; <UNDEFINED> instruction: 0xf8942a04
   2dcd0:	andsle	r3, r3, fp, ror #2
   2dcd4:	andsle	r2, sl, r3, lsl #20
   2dcd8:	bllt	31c148 <rpl_re_syntax_options@@Base+0x2ae668>
   2dcdc:	eorvs	r2, fp, r1, lsl #6
   2dce0:			; <UNDEFINED> instruction: 0xb11be7df
   2dce4:	ldrbtmi	r4, [r8], #-2074	; 0xfffff7e6
   2dce8:	stc2	7, cr15, [lr, #-960]	; 0xfffffc40
   2dcec:	ldrb	r2, [r8, r0, lsl #6]
   2dcf0:	movwcs	r3, #5656	; 0x1618
   2dcf4:	rsbvs	ip, r8, r3, lsl #28
   2dcf8:	ldrb	r6, [r2, r9, lsr #1]
   2dcfc:	rscle	r2, sp, r0, lsl #22
   2dd00:	ldrbtmi	r4, [r8], #-2068	; 0xfffff7ec
   2dd04:	stc2	7, cr15, [r0, #-960]	; 0xfffffc40
   2dd08:	msrcc	SPSR_fxc, r4	; <illegal shifter operand>
   2dd0c:	stmdblt	r3!, {r0, r2, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   2dd10:	eorvs	r2, fp, r0, lsl #6
   2dd14:	ldmdami	r0, {r0, r2, r6, r7, r8, r9, sl, sp, lr, pc}
   2dd18:			; <UNDEFINED> instruction: 0xf7f04478
   2dd1c:			; <UNDEFINED> instruction: 0xe7affcf5
   2dd20:	ldrbtmi	r4, [r8], #-2062	; 0xfffff7f2
   2dd24:	ldc2l	7, cr15, [r0], #960	; 0x3c0
   2dd28:	stmdami	sp, {r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   2dd2c:			; <UNDEFINED> instruction: 0xf7f04478
   2dd30:	strb	pc, [sp, fp, ror #25]!	; <UNPREDICTABLE>
   2dd34:	bl	1eebc9c <rpl_re_syntax_options@@Base+0x1e7e1bc>
   2dd38:			; <UNDEFINED> instruction: 0x00037eb0
   2dd3c:	andeq	r0, r0, ip, asr #9
   2dd40:	ldrdeq	ip, [r1], -r2
   2dd44:	muleq	r3, r4, lr
   2dd48:			; <UNDEFINED> instruction: 0x000004b4
   2dd4c:	andeq	r7, r3, sl, lsr lr
   2dd50:	andeq	r5, r2, lr, lsr r1
   2dd54:	andeq	r5, r2, lr, ror #1
   2dd58:	strheq	r5, [r2], -r4
   2dd5c:	andeq	r5, r2, r2, lsr #2
   2dd60:	ldrdeq	r5, [r2], -ip
   2dd64:	svcmi	0x00f0e92d
   2dd68:	stc	6, cr4, [sp, #-576]!	; 0xfffffdc0
   2dd6c:	ldrmi	r8, [fp], r2, lsl #22
   2dd70:			; <UNDEFINED> instruction: 0x46054ad9
   2dd74:			; <UNDEFINED> instruction: 0x460c4bd9
   2dd78:			; <UNDEFINED> instruction: 0xf5ad447a
   2dd7c:	ldmpl	r3, {r0, r2, r3, r8, sl, fp, ip, sp, lr}^
   2dd80:	bmi	ff619a60 <rpl_re_syntax_options@@Base+0xff5abf80>
   2dd84:			; <UNDEFINED> instruction: 0xf8c7681b
   2dd88:			; <UNDEFINED> instruction: 0xf04f3154
   2dd8c:	movwcs	r0, #768	; 0x300
   2dd90:			; <UNDEFINED> instruction: 0xf88b447a
   2dd94:	stmdbcs	r0, {ip, sp}
   2dd98:			; <UNDEFINED> instruction: 0xf1b8d05f
   2dd9c:	rsble	r0, r1, r0, lsl #30
   2dda0:	blcs	147e54 <rpl_re_syntax_options@@Base+0xda374>
   2dda4:	cmphi	r9, r0, lsl #4	; <UNPREDICTABLE>
   2dda8:			; <UNDEFINED> instruction: 0xf003e8df
   2ddac:	rsbvs	r0, r5, r3, lsl #6
   2ddb0:	blmi	ff32ddc4 <rpl_re_syntax_options@@Base+0xff2c02e4>
   2ddb4:			; <UNDEFINED> instruction: 0xf89358d3
   2ddb8:	blcs	3a36c <ASN1_STRING_length@plt+0x33b04>
   2ddbc:	cmnhi	fp, r0, asr #32	; <UNPREDICTABLE>
   2ddc0:	ldrbeq	pc, [r4, #-263]	; 0xfffffef9	; <UNPREDICTABLE>
   2ddc4:	vst1.64	{d20-d21}, [pc], r8
   2ddc8:	cdpmi	3, 12, cr7, cr8, cr0, {4}
   2ddcc:	ldrmi	r2, [r9], -r0, lsl #8
   2ddd0:	ldrbtmi	r9, [sl], #-1028	; 0xfffffbfc
   2ddd4:	strtmi	r9, [r8], -r3, lsl #8
   2ddd8:	andcs	r9, r1, #0, 4
   2dddc:	strmi	lr, [r1], #-2509	; 0xfffff633
   2dde0:	stmdaeq	r0!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2dde4:			; <UNDEFINED> instruction: 0xf04f9416
   2dde8:	strls	r0, [lr], #-3074	; 0xfffff3fe
   2ddec:			; <UNDEFINED> instruction: 0xf8cd447e
   2ddf0:			; <UNDEFINED> instruction: 0xf8cd8054
   2ddf4:	stmib	sp, {r2, r4, r5, pc}^
   2ddf8:	stmib	sp, {r0, r3, r4, r9, sl, sp, lr}^
   2ddfc:	stmib	sp, {r0, r2, sl, fp, lr, pc}^
   2de00:	stmib	sp, {r0, r1, r2, r4, sl, lr}^
   2de04:	stmib	sp, {r0, r1, r4, sl, lr}^
   2de08:	stmib	sp, {r0, r4, sl, lr}^
   2de0c:	stmib	sp, {r0, r1, r2, r3, sl, lr}^
   2de10:	stmib	sp, {r0, r1, r3, sl, lr}^
   2de14:	stmib	sp, {r0, r3, sl, lr}^
   2de18:			; <UNDEFINED> instruction: 0xf7d84407
   2de1c:	addlt	lr, ip, lr, asr sl
   2de20:	cfmsuba32ge	mvax2, mvax4, mvfx6, mvfx1
   2de24:	ldrtmi	r4, [r2], -r8, lsr #12
   2de28:	blx	ff5ebe26 <rpl_re_syntax_options@@Base+0xff57e346>
   2de2c:			; <UNDEFINED> instruction: 0x462248b0
   2de30:	ldrbtmi	r4, [r8], #-1585	; 0xfffff9cf
   2de34:	blx	ffa6be24 <rpl_re_syntax_options@@Base+0xff9fe344>
   2de38:	blmi	fea408f8 <rpl_re_syntax_options@@Base+0xfe9d2e18>
   2de3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2de40:			; <UNDEFINED> instruction: 0xf8d7681a
   2de44:	subsmi	r3, sl, r4, asr r1
   2de48:	teqhi	pc, r0, asr #32	; <UNPREDICTABLE>
   2de4c:	strvc	pc, [lr, r7, lsl #10]!
   2de50:	ldc	6, cr4, [sp], #756	; 0x2f4
   2de54:	pop	{r1, r8, r9, fp, pc}
   2de58:	stcmi	15, cr8, [r7], #960	; 0x3c0
   2de5c:			; <UNDEFINED> instruction: 0xf1b8447c
   2de60:	orrsle	r0, sp, r0, lsl #30
   2de64:	addshi	pc, r4, #14614528	; 0xdf0000
   2de68:			; <UNDEFINED> instruction: 0xe79944f8
   2de6c:	andcs	r2, r0, r1, lsl #6
   2de70:	andcc	pc, r0, fp, lsl #17
   2de74:	blmi	fe727dfc <rpl_re_syntax_options@@Base+0xfe6ba31c>
   2de78:			; <UNDEFINED> instruction: 0xf89358d3
   2de7c:	blcs	3a430 <ASN1_STRING_length@plt+0x33bc8>
   2de80:	tsthi	lr, r0, asr #32	; <UNPREDICTABLE>
   2de84:			; <UNDEFINED> instruction: 0x4620215c
   2de88:	svc	0x00a6f7d7
   2de8c:			; <UNDEFINED> instruction: 0xf0002800
   2de90:	blne	10e1dc <rpl_re_syntax_options@@Base+0xa06fc>
   2de94:			; <UNDEFINED> instruction: 0xf1031c42
   2de98:			; <UNDEFINED> instruction: 0x61bb0140
   2de9c:	bcs	4696c4 <rpl_re_syntax_options@@Base+0x3fbbe4>
   2dea0:	andcs	pc, r7, #201326595	; 0xc000003
   2dea4:			; <UNDEFINED> instruction: 0x460a61fa
   2dea8:	ldrsbvs	fp, [r9, #-46]!	; 0xffffffd2
   2deac:	vrshr.u64	<illegal reg q13.5>, <illegal reg q1.5>, #63
   2deb0:	adcsvs	r2, fp, r7, lsl #2
   2deb4:	mrc	0, 0, r6, cr8, cr9, {3}
   2deb8:			; <UNDEFINED> instruction: 0xf1070a10
   2debc:			; <UNDEFINED> instruction: 0xf107033c
   2dec0:	teqvs	fp, r4, lsr #4
   2dec4:			; <UNDEFINED> instruction: 0xf7d860fa
   2dec8:	ldmdbvs	fp!, {r1, r2, r3, r4, r5, r8, fp, sp, lr, pc}
   2decc:	ldmvs	sl!, {r0, r3, r5, r8, sl, fp, ip}^
   2ded0:	beq	156a2f4 <rpl_re_syntax_options@@Base+0x14fc814>
   2ded4:	strbmi	r4, [r0], -r1, lsl #13
   2ded8:	stc2l	7, cr15, [r6, #1020]!	; 0x3fc
   2dedc:	ldmvs	r8!, {r3, r7, r8, r9, fp, lr}
   2dee0:	mcr2	10, 4, pc, cr9, cr15, {2}	; <UNPREDICTABLE>
   2dee4:	eorsvs	r4, fp, fp, ror r4
   2dee8:	ldmdavs	r9!, {r0, r1, r3, r4, r5, r6, r8, fp, sp, lr}^
   2deec:	stmdaeq	r3, {r0, r3, r8, r9, fp, sp, lr, pc}
   2def0:	ldmibvs	r8!, {r0, r5, ip, pc}^
   2def4:	tsteq	r8, #8, 2	; <UNPREDICTABLE>
   2def8:	stccs	3, cr15, [r7], {200}	; 0xc8
   2defc:	ldrmi	r9, [sl], -r2, lsr #2
   2df00:			; <UNDEFINED> instruction: 0xf188fa5f
   2df04:	andsvs	lr, r7, sp, asr #19
   2df08:	orrvc	pc, r0, #1325400064	; 0x4f000000
   2df0c:	vshr.u8	d25, d6, #7
   2df10:	ldrls	r2, [r5], -r7
   2df14:			; <UNDEFINED> instruction: 0x91292600
   2df18:	adcgt	pc, r8, sp, asr #17
   2df1c:	rsbs	pc, ip, sp, asr #17
   2df20:	rsbs	pc, r4, sp, asr #17
   2df24:	cdpeq	0, 4, cr15, cr0, cr15, {2}
   2df28:	andsls	r9, lr, r0, lsr #32
   2df2c:	stmib	sp, {r4, r6, r9, sl, lr}^
   2df30:	stmib	sp, {r0, r1, r4, r5, r9, sl, sp, lr}^
   2df34:	stmib	sp, {r0, r4, r5, r9, sl, sp, lr}^
   2df38:	stmib	sp, {r0, r1, r2, r3, r5, r9, sl, sp, lr}^
   2df3c:	stmib	sp, {r0, r2, r3, r5, r9, sl, sp, lr}^
   2df40:	stmib	sp, {r0, r1, r3, r5, r9, sl, sp, lr}^
   2df44:	stmib	sp, {r0, r1, r2, r5, r9, sl, sp, lr}^
   2df48:	stmib	sp, {r0, r2, r5, r9, sl, sp, lr}^
   2df4c:	mvnsvs	r6, r3, lsr #12
   2df50:	ldr	lr, [r9], -sp, asr #19
   2df54:	cdpcs	3, 0, cr15, cr7, cr2, {6}
   2df58:			; <UNDEFINED> instruction: 0xf8cd683a
   2df5c:			; <UNDEFINED> instruction: 0xf897e048
   2df60:	tstls	r9, ip, lsl r0
   2df64:	andls	r4, r0, #26214400	; 0x1900000
   2df68:	stmib	sp, {r0, r9, sp}^
   2df6c:	stmib	sp, {r0, r1, r9, sl, sp, lr}^
   2df70:			; <UNDEFINED> instruction: 0xf8cd6601
   2df74:			; <UNDEFINED> instruction: 0xf04fc028
   2df78:	stmib	sp, {r3, r4, sl, fp}^
   2df7c:			; <UNDEFINED> instruction: 0x9614661b
   2df80:	strls	r9, [r8], -fp, lsl #12
   2df84:			; <UNDEFINED> instruction: 0xf8cd9606
   2df88:			; <UNDEFINED> instruction: 0xf8cdc01c
   2df8c:			; <UNDEFINED> instruction: 0x9613c014
   2df90:			; <UNDEFINED> instruction: 0x960e9610
   2df94:			; <UNDEFINED> instruction: 0xf8cd960c
   2df98:			; <UNDEFINED> instruction: 0xf8cdc03c
   2df9c:			; <UNDEFINED> instruction: 0xf8cde044
   2dfa0:			; <UNDEFINED> instruction: 0xf7d8c034
   2dfa4:	ldmibvs	r9!, {r1, r3, r4, r7, r8, fp, sp, lr, pc}
   2dfa8:	bl	88798 <rpl_re_syntax_options@@Base+0x1acb8>
   2dfac:			; <UNDEFINED> instruction: 0xf8aa0309
   2dfb0:	movtcc	r6, #62	; 0x3e
   2dfb4:	b	13f8fb8 <rpl_re_syntax_options@@Base+0x138b4d8>
   2dfb8:	rsbsvs	r2, sl, r2, lsl r2
   2dfbc:	andscs	lr, r8, #323584	; 0x4f000
   2dfc0:	stmdale	sl, {r1, r3, r4, r5, r7, sp, lr}^
   2dfc4:			; <UNDEFINED> instruction: 0x462169ba
   2dfc8:			; <UNDEFINED> instruction: 0xf10723c0
   2dfcc:			; <UNDEFINED> instruction: 0xf7d80094
   2dfd0:	ldmdbvs	fp!, {r1, r4, r6, fp, sp, lr, pc}^
   2dfd4:	bne	46983c <rpl_re_syntax_options@@Base+0x3fbd5c>
   2dfd8:	ldrbmi	r4, [r3], #-1610	; 0xfffff9b6
   2dfdc:			; <UNDEFINED> instruction: 0xf7d84618
   2dfe0:			; <UNDEFINED> instruction: 0xf1b8e8d2
   2dfe4:	ldmdble	sl!, {r0, r1, r2, r5, r6, r7, r8, r9, sl, fp}
   2dfe8:	movweq	pc, #8456	; 0x2108	; <UNPREDICTABLE>
   2dfec:	adccs	pc, fp, #77594624	; 0x4a00000
   2dff0:	adccs	pc, sl, #211812352	; 0xca00000
   2dff4:			; <UNDEFINED> instruction: 0x464168b8
   2dff8:	eorshi	pc, r8, sl, lsl #17
   2dffc:	movwcs	pc, #15266	; 0x3ba2	; <UNPREDICTABLE>
   2e000:	eorseq	pc, r9, sl, lsl #17
   2e004:	ldmdaeq	fp, {r4, r6, r9, sl, lr}^
   2e008:	movwcc	r0, #32923	; 0x809b
   2e00c:	movweq	pc, #28707	; 0x7023	; <UNPREDICTABLE>
   2e010:	vstreq	d14, [r3, #-692]	; 0xfffffd4c
   2e014:			; <UNDEFINED> instruction: 0x4622ac36
   2e018:	blx	ff7ec014 <rpl_re_syntax_options@@Base+0xff77e534>
   2e01c:	andcs	r4, r0, #3735552	; 0x390000
   2e020:	ldrbtmi	r4, [r8], #-1569	; 0xfffff9df
   2e024:			; <UNDEFINED> instruction: 0xf9f0f7fa
   2e028:	movwcs	r2, #4611	; 0x1203
   2e02c:			; <UNDEFINED> instruction: 0xf88b602a
   2e030:	str	r3, [r1, -r0]
   2e034:	strtmi	r2, [r0], -pc, lsr #2
   2e038:	mcr	7, 6, pc, cr14, cr7, {6}	; <UNPREDICTABLE>
   2e03c:			; <UNDEFINED> instruction: 0xf47f2800
   2e040:	cdp	15, 0, cr10, cr8, cr8, {1}
   2e044:			; <UNDEFINED> instruction: 0x4c304a10
   2e048:	strmi	r2, [r6], -r0, asr #6
   2e04c:	rsbsvs	r4, r8, ip, ror r4
   2e050:	mvnsvs	r6, fp, ror r1
   2e054:	ldrhtvs	r6, [fp], r8
   2e058:	andcs	lr, r0, sp, lsr #14
   2e05c:	ldmvs	ip!, {r2, r3, r5, r6, r7, r9, sl, sp, lr, pc}^
   2e060:			; <UNDEFINED> instruction: 0x0c08eb0a
   2e064:			; <UNDEFINED> instruction: 0xf84acc0f
   2e068:			; <UNDEFINED> instruction: 0xf8cc0008
   2e06c:	stcgt	0, cr1, [r3], {4}
   2e070:			; <UNDEFINED> instruction: 0xf8cc69fc
   2e074:	stclcs	0, cr2, [r7], #32
   2e078:	andcc	pc, ip, ip, asr #17
   2e07c:	andseq	pc, r0, ip, asr #17
   2e080:	andsne	pc, r4, ip, asr #17
   2e084:			; <UNDEFINED> instruction: 0xf8d7d823
   2e088:	bl	2e60d0 <rpl_re_syntax_options@@Base+0x2785f0>
   2e08c:			; <UNDEFINED> instruction: 0xf1080c04
   2e090:	adcsvs	r0, lr, r0, lsr r8
   2e094:			; <UNDEFINED> instruction: 0x000fe8be
   2e098:	andeq	pc, r4, sl, asr #16
   2e09c:	andne	pc, r4, ip, asr #17
   2e0a0:			; <UNDEFINED> instruction: 0x0003e8be
   2e0a4:	andcs	pc, r8, ip, asr #17
   2e0a8:	andcc	pc, ip, ip, asr #17
   2e0ac:	andseq	pc, r0, ip, asr #17
   2e0b0:	andsne	pc, r4, ip, asr #17
   2e0b4:	ldmdami	r5, {r3, r4, r7, r8, r9, sl, sp, lr, pc}
   2e0b8:			; <UNDEFINED> instruction: 0xf7f04478
   2e0bc:	ldrbt	pc, [pc], -r5, lsr #22	; <UNPREDICTABLE>
   2e0c0:	ldrbtmi	r4, [r8], #-2067	; 0xfffff7ed
   2e0c4:	blx	86c08e <rpl_re_syntax_options@@Base+0x7fe5ae>
   2e0c8:			; <UNDEFINED> instruction: 0xf7d8e6dc
   2e0cc:	ldmdavs	fp!, {r4, r5, r7, r8, fp, sp, lr, pc}^
   2e0d0:			; <UNDEFINED> instruction: 0x801cf8d7
   2e0d4:			; <UNDEFINED> instruction: 0xe78760bb
   2e0d8:	andeq	r7, r3, r8, ror #26
   2e0dc:	andeq	r0, r0, ip, asr #9
   2e0e0:	andeq	r7, r3, r0, asr sp
   2e0e4:			; <UNDEFINED> instruction: 0x000004b4
   2e0e8:	andeq	r5, r2, r6, asr #1
   2e0ec:	andeq	fp, r1, r4, lsl #1
   2e0f0:	andeq	r5, r2, r6, lsr #1
   2e0f4:	andeq	r7, r3, r4, lsr #25
   2e0f8:	andeq	fp, r1, r4, lsl r0
   2e0fc:	andeq	fp, r1, r8
   2e100:	andeq	r5, r2, r0, lsr #32
   2e104:			; <UNDEFINED> instruction: 0x00024eb6
   2e108:	andeq	sl, r1, r4, lsr #28
   2e10c:			; <UNDEFINED> instruction: 0x00024dbc
   2e110:	andeq	r4, r2, lr, lsl lr
   2e114:	ldmdble	r1!, {r0, r1, r2, r8, fp, sp}^
   2e118:	ldrbtlt	r4, [r0], #2371	; 0x943
   2e11c:	stmdavc	r4, {r0, r3, r4, r5, r6, sl, lr}
   2e120:	stccs	7, cr5, [r0], {12}
   2e124:	stmdavc	r5, {r0, r2, r3, r4, r6, r8, r9, fp, ip, lr, pc}^
   2e128:	cdpcs	7, 0, cr5, cr0, cr14, {2}
   2e12c:	ldmdavs	sp, {r0, r3, r4, r6, r8, r9, fp, ip, lr, pc}
   2e130:	stccs	8, cr6, [r0, #-68]	; 0xffffffbc
   2e134:	stmvc	r4, {r2, r5, r6, r8, ip, lr, pc}
   2e138:	subsle	r2, r5, sp, lsr ip
   2e13c:	ldrbtmi	r4, [pc], #-3899	; 2e144 <ASN1_STRING_length@plt+0x278dc>
   2e140:	stccs	7, cr5, [r0], {60}	; 0x3c
   2e144:			; <UNDEFINED> instruction: 0xf890db56
   2e148:			; <UNDEFINED> instruction: 0xf917c003
   2e14c:	svccs	0x0000700c
   2e150:	cmplt	sp, r0, asr fp
   2e154:	b	112e2ec <rpl_re_syntax_options@@Base+0x10c080c>
   2e158:	b	1133378 <rpl_re_syntax_options@@Base+0x10c5898>
   2e15c:			; <UNDEFINED> instruction: 0xf8011427
   2e160:	ldmdavs	sp, {r0, r8, r9, fp, lr}
   2e164:	andsvs	r3, sp, r1, lsl #26
   2e168:			; <UNDEFINED> instruction: 0x2c3d7904
   2e16c:	mrcmi	0, 1, sp, cr0, cr1, {2}
   2e170:			; <UNDEFINED> instruction: 0x5734447e
   2e174:	blle	f7917c <rpl_re_syntax_options@@Base+0xf0b69c>
   2e178:	rsbne	fp, r5, sp, lsr r1
   2e17c:	strne	lr, [r7, -r5, asr #20]
   2e180:	blvc	ac18c <rpl_re_syntax_options@@Base+0x3e6ac>
   2e184:	stccc	8, cr6, [r1, #-116]	; 0xffffff8c
   2e188:	stmdbvc	r6, {r0, r2, r3, r4, sp, lr}^
   2e18c:	suble	r2, r3, sp, lsr lr
   2e190:	ldrbtmi	r4, [pc], #-3880	; 2e198 <ASN1_STRING_length@plt+0x27930>
   2e194:	mcrcs	7, 0, r5, cr0, cr14, {5}
   2e198:			; <UNDEFINED> instruction: 0xf890db2c
   2e19c:			; <UNDEFINED> instruction: 0xf917c006
   2e1a0:	svccs	0x0000700c
   2e1a4:	cmplt	sp, r6, lsr #22
   2e1a8:	b	11ae488 <rpl_re_syntax_options@@Base+0x11409a8>
   2e1ac:	b	11334c4 <rpl_re_syntax_options@@Base+0x10c59e4>
   2e1b0:			; <UNDEFINED> instruction: 0xf80104e7
   2e1b4:	ldmdavs	sp, {r0, r8, r9, fp, lr}
   2e1b8:	andsvs	r3, sp, r1, lsl #26
   2e1bc:	ldmdacs	sp!, {r6, r7, r8, fp, ip, sp, lr}
   2e1c0:	ldcmi	0, cr13, [sp], {12}
   2e1c4:			; <UNDEFINED> instruction: 0x5620447c
   2e1c8:	blle	4f81d0 <rpl_re_syntax_options@@Base+0x48a6f0>
   2e1cc:	b	105a6a8 <rpl_re_syntax_options@@Base+0xfecbc8>
   2e1d0:			; <UNDEFINED> instruction: 0xf8011047
   2e1d4:	ldmdavs	r8, {r0, r8, r9, fp}
   2e1d8:	andsvs	r3, r8, r1, lsl #16
   2e1dc:	andsvs	r2, r1, r1
   2e1e0:	andcs	lr, r0, r0
   2e1e4:			; <UNDEFINED> instruction: 0x4770bcf0
   2e1e8:	blcs	f8c4fc <rpl_re_syntax_options@@Base+0xf1ea1c>
   2e1ec:	stmdbvc	r3, {r1, r8, ip, lr, pc}
   2e1f0:	andle	r2, lr, sp, lsr fp
   2e1f4:	andsvs	r2, r1, r0
   2e1f8:			; <UNDEFINED> instruction: 0x4770bcf0
   2e1fc:	ldrbmi	r2, [r0, -r0]!
   2e200:	b	11724dc <rpl_re_syntax_options@@Base+0x11049fc>
   2e204:			; <UNDEFINED> instruction: 0xf80104c4
   2e208:	ldmdavs	sp, {r0, r8, r9, fp, lr}
   2e20c:	andsvs	r3, sp, r1, lsl #26
   2e210:	stmdbvc	r3, {r0, r4, r7, r8, r9, sl, sp, lr, pc}^
   2e214:	mvnle	r2, sp, lsr fp
   2e218:	blcs	f8c82c <rpl_re_syntax_options@@Base+0xf1ed4c>
   2e21c:	stmibvc	r3, {r1, r3, r5, r6, r7, r8, ip, lr, pc}^
   2e220:	sbcsle	r2, fp, sp, lsr fp
   2e224:	svclt	0x0000e7e6
   2e228:	andeq	r4, r2, r8, ror #28
   2e22c:	andeq	r4, r2, r6, asr #28
   2e230:	andeq	r4, r2, r4, lsl lr
   2e234:	strdeq	r4, [r2], -r2
   2e238:	andeq	r4, r2, r0, asr #27
   2e23c:	svclt	0x00182b00
   2e240:			; <UNDEFINED> instruction: 0xf0002900
   2e244:	push	{r0, r1, r2, r6, r7, pc}
   2e248:	blcs	7ea10 <rpl_re_syntax_options@@Base+0x10f30>
   2e24c:	stclmi	8, cr7, [r3], #-20	; 0xffffffec
   2e250:	bl	13f448 <rpl_re_syntax_options@@Base+0xd1968>
   2e254:			; <UNDEFINED> instruction: 0xf89404d5
   2e258:	andsvc	r4, r4, r0, lsl #2
   2e25c:	addshi	pc, ip, r0
   2e260:	bl	c1be4 <rpl_re_syntax_options@@Base+0x54104>
   2e264:			; <UNDEFINED> instruction: 0xf8df0e03
   2e268:			; <UNDEFINED> instruction: 0x4614c17c
   2e26c:	ldrbtmi	r4, [ip], #1150	; 0x47e
   2e270:	stmdavc	r2, {r0, r2, r5, r6, sp, lr, pc}^
   2e274:	bl	178e84 <rpl_re_syntax_options@@Base+0x10b3a4>
   2e278:			; <UNDEFINED> instruction: 0xf0051592
   2e27c:	ldrtmi	r0, [r5], #-1311	; 0xfffffae1
   2e280:			; <UNDEFINED> instruction: 0x5100f895
   2e284:			; <UNDEFINED> instruction: 0xf0007065
   2e288:	vaddl.u8	q12, d18, d7
   2e28c:	blcs	ef7a4 <rpl_re_syntax_options@@Base+0x81cc4>
   2e290:			; <UNDEFINED> instruction: 0xf8954435
   2e294:	adcvc	r5, r5, r0, lsl #2
   2e298:	stmdbcs	r2, {r1, r2, r3, r4, r5, r6, ip, lr, pc}
   2e29c:	andne	lr, r2, #323584	; 0x4f000
   2e2a0:			; <UNDEFINED> instruction: 0xf890d07c
   2e2a4:	bl	febce2b4 <rpl_re_syntax_options@@Base+0xfeb607d4>
   2e2a8:	cfstr32cs	mvfx0, [r4, #-16]
   2e2ac:	andsne	lr, r8, #2048	; 0x800
   2e2b0:	andseq	pc, pc, #2
   2e2b4:			; <UNDEFINED> instruction: 0xf8924432
   2e2b8:	rscvc	r2, r2, r0, lsl #2
   2e2bc:	stmdbcs	r3, {r2, r3, r5, r6, ip, lr, pc}
   2e2c0:	stmdaeq	r8, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   2e2c4:	stmiavc	r2, {r2, r4, r5, r6, ip, lr, pc}^
   2e2c8:	bl	2396e4 <rpl_re_syntax_options@@Base+0x1cbc04>
   2e2cc:			; <UNDEFINED> instruction: 0xf00818d2
   2e2d0:	ldrtmi	r0, [r0], #2079	; 0x81f
   2e2d4:			; <UNDEFINED> instruction: 0x8100f898
   2e2d8:	andhi	pc, r4, r4, lsl #17
   2e2dc:	vmov.i32	<illegal reg q14.5>, #172	; 0x000000ac
   2e2e0:	blcs	1b04f8 <rpl_re_syntax_options@@Base+0x142a18>
   2e2e4:			; <UNDEFINED> instruction: 0xf89844b0
   2e2e8:			; <UNDEFINED> instruction: 0xf8848100
   2e2ec:	subsle	r8, r3, r5
   2e2f0:	b	13f8708 <rpl_re_syntax_options@@Base+0x138ac28>
   2e2f4:	rsble	r0, r4, r2, asr #5
   2e2f8:	mulhi	r4, r0, r8
   2e2fc:	bl	b9720 <rpl_re_syntax_options@@Base+0x4bc40>
   2e300:			; <UNDEFINED> instruction: 0xf0021258
   2e304:	ldrtmi	r0, [r2], #-543	; 0xfffffde1
   2e308:			; <UNDEFINED> instruction: 0x2100f892
   2e30c:	suble	r7, r3, r2, lsr #3
   2e310:	ldmdaeq	pc, {r3, ip, sp, lr, pc}	; <UNPREDICTABLE>
   2e314:	strbtmi	r3, [r0], #1032	; 0x408
   2e318:			; <UNDEFINED> instruction: 0xf8984622
   2e31c:			; <UNDEFINED> instruction: 0xf1b35100
   2e320:	mvnsvc	r0, r8, lsl #16
   2e324:	stmdbcc	r5, {r3, r4, r5, ip, lr, pc}
   2e328:			; <UNDEFINED> instruction: 0xf810d034
   2e32c:	blcs	285f48 <rpl_re_syntax_options@@Base+0x218468>
   2e330:	sbcseq	lr, r5, #12, 22	; 0x3000
   2e334:			; <UNDEFINED> instruction: 0x2100f892
   2e338:	eorle	r7, sp, sl, lsr r2
   2e33c:	stmdbcs	r1, {r0, r1, r6, r9, sl, lr}
   2e340:	streq	lr, [r5, #2639]	; 0xa4f
   2e344:	orrsle	r4, r4, r7, lsr #12
   2e348:			; <UNDEFINED> instruction: 0xf0054a27
   2e34c:	blcs	af7d0 <rpl_re_syntax_options@@Base+0x41cf0>
   2e350:	ldrmi	r4, [r5], #-1146	; 0xfffffb86
   2e354:			; <UNDEFINED> instruction: 0x2100f895
   2e358:	andsle	r7, sp, r2, rrx
   2e35c:			; <UNDEFINED> instruction: 0xf04f2b03
   2e360:	adcvc	r0, r2, sp, lsr r2
   2e364:	blcs	1623cc <rpl_re_syntax_options@@Base+0xf48ec>
   2e368:	andsle	r7, r5, r2, ror #1
   2e36c:			; <UNDEFINED> instruction: 0xf04f2b05
   2e370:			; <UNDEFINED> instruction: 0x7122023d
   2e374:	blcs	1e23bc <rpl_re_syntax_options@@Base+0x1748dc>
   2e378:	eorseq	pc, sp, #79	; 0x4f
   2e37c:	andle	r7, fp, r2, ror #2
   2e380:			; <UNDEFINED> instruction: 0x71a22b07
   2e384:	blcs	2623ac <rpl_re_syntax_options@@Base+0x1f48cc>
   2e388:	teqeq	sp, pc, asr #32	; <UNPREDICTABLE>
   2e38c:	andeq	pc, r8, #4, 2
   2e390:	andle	r7, r1, r1, ror #3
   2e394:	andsvc	r2, r3, r0, lsl #6
   2e398:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2e39c:	andseq	pc, pc, #2
   2e3a0:	ldrtmi	r2, [r2], #-2820	; 0xfffff4fc
   2e3a4:			; <UNDEFINED> instruction: 0x2100f892
   2e3a8:	bicsle	r7, pc, r2, ror #1
   2e3ac:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2e3b0:	ldmdaeq	pc, {r3, ip, sp, lr, pc}	; <UNPREDICTABLE>
   2e3b4:	strbmi	r2, [r6], #-2821	; 0xfffff4fb
   2e3b8:			; <UNDEFINED> instruction: 0x2100f896
   2e3bc:	rscle	r7, fp, r2, lsr #2
   2e3c0:			; <UNDEFINED> instruction: 0xf002e7d9
   2e3c4:	blcs	1eec48 <rpl_re_syntax_options@@Base+0x181168>
   2e3c8:			; <UNDEFINED> instruction: 0xf8964416
   2e3cc:			; <UNDEFINED> instruction: 0x71a22100
   2e3d0:	ldrb	sp, [r8, r2, ror #1]
   2e3d4:	movwcs	fp, #267	; 0x10b
   2e3d8:			; <UNDEFINED> instruction: 0x47707013
   2e3dc:	andeq	r4, r2, r4, lsr sp
   2e3e0:	andeq	r4, r2, r8, lsl sp
   2e3e4:	andeq	r4, r2, r6, lsl sp
   2e3e8:	andeq	r4, r2, r4, lsr ip
   2e3ec:	mvnsmi	lr, sp, lsr #18
   2e3f0:	bicmi	pc, sp, #76, 12	; 0x4c00000
   2e3f4:			; <UNDEFINED> instruction: 0xf6cc1d0c
   2e3f8:	ldrmi	r4, [r6], -ip, asr #7
   2e3fc:	strcc	pc, [r4], #-2979	; 0xfffff45d
   2e400:	rsceq	r0, r4, r4, lsr #17
   2e404:	stmdaeq	r1, {r2, r8, ip, sp, lr, pc}
   2e408:	svclt	0x00844541
   2e40c:	andsvs	r2, r4, r0, lsl #8
   2e410:	strtmi	sp, [r0], -r2, lsl #18
   2e414:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2e418:	strbmi	r4, [r0], -r7, lsl #12
   2e41c:			; <UNDEFINED> instruction: 0xf7d7460d
   2e420:	strmi	lr, [r2], -r8, ror #31
   2e424:	teqlt	r8, r0, lsr r0
   2e428:			; <UNDEFINED> instruction: 0x46434638
   2e42c:			; <UNDEFINED> instruction: 0xf7ff4629
   2e430:	strtmi	pc, [r0], -r5, lsl #30
   2e434:	ldrhhi	lr, [r0, #141]!	; 0x8d
   2e438:	strb	r4, [sl, r4, asr #12]!
   2e43c:	ldrbtmi	r4, [fp], #-2819	; 0xfffff4fd
   2e440:	bicmi	r5, r0, #24, 24	; 0x1800
   2e444:	sbcne	pc, r0, r0, asr #7
   2e448:	svclt	0x00004770
   2e44c:	andeq	r4, r2, r6, asr #22
   2e450:	andvs	r2, r3, r0, lsl #6
   2e454:	svclt	0x00004770
   2e458:	svcmi	0x00f0e92d
   2e45c:	strmi	fp, [sp], -r7, lsl #1
   2e460:	ldcls	6, cr4, [r0], {17}
   2e464:	bmi	1635c84 <rpl_re_syntax_options@@Base+0x15c81a4>
   2e468:	svclt	0x00189303
   2e46c:	beq	aa5b0 <rpl_re_syntax_options@@Base+0x3cad0>
   2e470:	ldrbtmi	r4, [sl], #-2902	; 0xfffff4aa
   2e474:	svclt	0x00086827
   2e478:	beq	6a5bc <yy_flex_debug@@Base+0x219c>
   2e47c:	ldmpl	r3, {r1, sl, ip, pc}^
   2e480:	movwls	r6, #22555	; 0x581b
   2e484:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2e488:			; <UNDEFINED> instruction: 0xf0009704
   2e48c:			; <UNDEFINED> instruction: 0xf1b1808e
   2e490:	ldmdavs	r3!, {fp}
   2e494:			; <UNDEFINED> instruction: 0xf04fbf18
   2e498:	blcs	304a4 <ASN1_STRING_length@plt+0x29c3c>
   2e49c:	strbmi	fp, [r1], ip, lsl #30
   2e4a0:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2e4a4:	movweq	lr, #43528	; 0xaa08
   2e4a8:	beq	46a8e4 <rpl_re_syntax_options@@Base+0x3fce04>
   2e4ac:	ands	r9, r2, r1, lsl #6
   2e4b0:	blcs	2cc564 <rpl_re_syntax_options@@Base+0x25ea84>
   2e4b4:	blls	12266c <rpl_re_syntax_options@@Base+0xb4b8c>
   2e4b8:	stmdane	ip!, {r1, r4, r6, r7, r8, r9, fp, ip}^
   2e4bc:	ldrmi	r9, [sl], #-1796	; 0xfffff8fc
   2e4c0:	ldmiblt	lr, {r0, r1, r9, ip, pc}^
   2e4c4:	bge	ffd6c <rpl_re_syntax_options@@Base+0x9228c>
   2e4c8:			; <UNDEFINED> instruction: 0xf7ff4653
   2e4cc:	stmdacs	r0, {r0, r1, r5, r9, sl, fp, ip, sp, lr, pc}
   2e4d0:	svcls	0x0004d072
   2e4d4:	ldrtmi	r1, [sl], -r1, ror #22
   2e4d8:	svceq	0x0000f1b9
   2e4dc:	stmdbcs	r0, {r0, r2, r3, r4, r5, r8, ip, lr, pc}
   2e4e0:	strbmi	fp, [r0], -ip, lsl #30
   2e4e4:	bllt	12364ec <rpl_re_syntax_options@@Base+0x11c8a0c>
   2e4e8:	mvnle	r2, r0, lsl #18
   2e4ec:	blne	ff4d5100 <rpl_re_syntax_options@@Base+0xff467620>
   2e4f0:	ldrmi	r9, [sl], #-1796	; 0xfffff8fc
   2e4f4:	cdpcs	2, 0, cr9, cr0, cr3, {0}
   2e4f8:			; <UNDEFINED> instruction: 0x462cd05b
   2e4fc:	blcs	2485d0 <rpl_re_syntax_options@@Base+0x1daaf0>
   2e500:	movwcs	fp, #3844	; 0xf04
   2e504:	eorsle	r6, r9, r3, lsr r0
   2e508:	eorsle	r2, r7, r0, lsl #22
   2e50c:	adcmi	r4, r5, #26214400	; 0x1900000
   2e510:			; <UNDEFINED> instruction: 0xf815d20b
   2e514:	blcs	2bd120 <rpl_re_syntax_options@@Base+0x24f640>
   2e518:	ldmdane	r2!, {r0, r2, ip, lr, pc}^
   2e51c:	stmdbcs	r8, {r0, r8, ip, sp}
   2e520:	tstvc	r3, r1, lsr r0
   2e524:	adcmi	sp, r5, #1
   2e528:	ldfned	f5, [r0, #-972]!	; 0xfffffc34
   2e52c:	stmdbcs	r7, {r0, r5, r8, ip, sp, pc}
   2e530:	blls	a485c <rpl_re_syntax_options@@Base+0x36d7c>
   2e534:	sbcle	r2, r6, r0, lsl #22
   2e538:	andcs	r9, r1, r4, lsl #20
   2e53c:	stmdavs	fp, {r1, r8, fp, ip, pc}
   2e540:	mulvs	sl, sl, sl
   2e544:	blmi	880dd4 <rpl_re_syntax_options@@Base+0x8132f4>
   2e548:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2e54c:	blls	1885bc <rpl_re_syntax_options@@Base+0x11aadc>
   2e550:	teqle	r7, sl, asr r0
   2e554:	pop	{r0, r1, r2, ip, sp, pc}
   2e558:	bge	112520 <rpl_re_syntax_options@@Base+0xa4a40>
   2e55c:	and	r1, r1, ip, ror #16
   2e560:	strcc	r9, [r8, #-3844]	; 0xfffff0fc
   2e564:	bleq	1a93fc <rpl_re_syntax_options@@Base+0x13b91c>
   2e568:			; <UNDEFINED> instruction: 0x46284653
   2e56c:			; <UNDEFINED> instruction: 0xf7ff4659
   2e570:	stmdacs	r0, {r0, r4, r6, r7, r8, sl, fp, ip, sp, lr, pc}
   2e574:	bls	162d4c <rpl_re_syntax_options@@Base+0xf526c>
   2e578:	sbfx	r4, r9, #12, #17
   2e57c:	vstrle.16	s4, [r5, #-14]	; <UNPREDICTABLE>
   2e580:	tstcs	sl, r8, lsl #4
   2e584:			; <UNDEFINED> instruction: 0xf7d84628
   2e588:			; <UNDEFINED> instruction: 0xb1b8e91c
   2e58c:			; <UNDEFINED> instruction: 0xe7be6831
   2e590:	strcc	fp, [r1, #-286]	; 0xfffffee2
   2e594:	ldrmi	r3, [r7], -r1, lsl #18
   2e598:	blls	128414 <rpl_re_syntax_options@@Base+0xba934>
   2e59c:	stmdane	ip!, {r1, r4, r6, r7, r8, r9, fp, ip}^
   2e5a0:	ldrmi	r4, [sl], #-1576	; 0xfffff9d8
   2e5a4:	andls	r9, r3, #4, 14	; 0x100000
   2e5a8:			; <UNDEFINED> instruction: 0xf04fe7c1
   2e5ac:	strbmi	r0, [r8], r1, lsl #18
   2e5b0:			; <UNDEFINED> instruction: 0x463ae778
   2e5b4:	strb	r2, [r1, r1]
   2e5b8:	ldr	r9, [pc, r4, lsl #20]!
   2e5bc:	tstcs	r8, r8, lsr #12
   2e5c0:	str	r4, [r0, sp, lsl #8]
   2e5c4:	svc	0x0032f7d7
   2e5c8:	andeq	r7, r3, lr, ror #12
   2e5cc:	andeq	r0, r0, ip, asr #9
   2e5d0:	muleq	r3, r8, r5
   2e5d4:	mvnsmi	lr, #737280	; 0xb4000
   2e5d8:			; <UNDEFINED> instruction: 0x461508d4
   2e5dc:			; <UNDEFINED> instruction: 0x461e4a1d
   2e5e0:	ldrbtmi	r4, [sl], #-2845	; 0xfffff4e3
   2e5e4:	addlt	r3, r5, r1, lsl #8
   2e5e8:	ldmpl	r3, {r0, r1, r2, r9, sl, lr}^
   2e5ec:	addeq	lr, r4, r4, lsl #22
   2e5f0:	ldrsbthi	pc, [r0], -sp	; <UNPREDICTABLE>
   2e5f4:	ldmdavs	fp, {r0, r3, r7, r9, sl, lr}
   2e5f8:			; <UNDEFINED> instruction: 0xf04f9303
   2e5fc:	andls	r0, r2, r0, lsl #6
   2e600:	mrc	7, 7, APSR_nzcv, cr6, cr7, {6}
   2e604:	bicslt	r6, r8, r0, lsr r0
   2e608:	strmi	sl, [r3], -r2, lsl #24
   2e60c:	strtmi	r9, [sl], -r0, lsl #8
   2e610:	ldrtmi	r4, [r8], -r9, asr #12
   2e614:			; <UNDEFINED> instruction: 0xff20f7ff
   2e618:	orrslt	r4, r8, r4, lsl #12
   2e61c:	svceq	0x0000f1b8
   2e620:	blls	e2660 <rpl_re_syntax_options@@Base+0x74b80>
   2e624:	andcc	pc, r0, r8, asr #17
   2e628:	blmi	300e60 <rpl_re_syntax_options@@Base+0x293380>
   2e62c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2e630:	blls	1086a0 <rpl_re_syntax_options@@Base+0x9abc0>
   2e634:	qaddle	r4, sl, sl
   2e638:	andlt	r4, r5, r0, lsr #12
   2e63c:	mvnshi	lr, #12386304	; 0xbd0000
   2e640:	ldrb	r2, [r1, r1, lsl #8]!
   2e644:			; <UNDEFINED> instruction: 0xf7d76830
   2e648:	eorsvs	lr, r4, r4, asr #25
   2e64c:			; <UNDEFINED> instruction: 0xf7d7e7ec
   2e650:	svclt	0x0000eeee
   2e654:	strdeq	r7, [r3], -lr
   2e658:	andeq	r0, r0, ip, asr #9
   2e65c:			; <UNDEFINED> instruction: 0x000374b4
   2e660:	andsle	r4, pc, r8, lsl #5
   2e664:	stmdbcc	r1, {r4, r5, r6, r7, sl, ip, sp, pc}
   2e668:			; <UNDEFINED> instruction: 0xf8141e44
   2e66c:			; <UNDEFINED> instruction: 0xf8112f01
   2e670:			; <UNDEFINED> instruction: 0xf1a23f01
   2e674:	svccs	0x00190741
   2e678:	strbeq	pc, [r1], -r3, lsr #3	; <UNPREDICTABLE>
   2e67c:			; <UNDEFINED> instruction: 0x461d4610
   2e680:			; <UNDEFINED> instruction: 0xf102d80d
   2e684:	cdpcs	0, 1, cr0, cr9, cr0, {1}
   2e688:	stmdale	r3, {r1, r6, r7, r9, ip, sp, pc}
   2e68c:	streq	pc, [r0, #-259]!	; 0xfffffefd
   2e690:	smlattlt	r8, fp, r2, fp
   2e694:	smlalle	r4, r8, sl, r2
   2e698:	vldmialt	r0!, {d17-<overflow reg d48>}
   2e69c:	mrccs	7, 0, r4, cr9, cr0, {3}
   2e6a0:	udf	#15751	; 0x3d87
   2e6a4:	ldrbmi	r2, [r0, -r0]!
   2e6a8:	svclt	0x00182a00
   2e6ac:	eorle	r4, r2, r8, lsl #5
   2e6b0:	ldrbtlt	r3, [r0], #2561	; 0xa01
   2e6b4:	stmne	r5, {r2, r3, r6, r9, sl, fp, ip}
   2e6b8:	biclt	lr, r9, r2
   2e6bc:			; <UNDEFINED> instruction: 0xd117429a
   2e6c0:			; <UNDEFINED> instruction: 0xf1a27802
   2e6c4:	blcs	66f3d0 <rpl_re_syntax_options@@Base+0x6018f0>
   2e6c8:	svccc	0x0001f814
   2e6cc:	svclt	0x00984611
   2e6d0:	msreq	CPSR_, r2, lsl #2
   2e6d4:	strbeq	pc, [r1, -r3, lsr #3]	; <UNPREDICTABLE>
   2e6d8:	sbclt	fp, sl, #152, 30	; 0x260
   2e6dc:	sadd16mi	r2, lr, r9
   2e6e0:			; <UNDEFINED> instruction: 0xf103bf9c
   2e6e4:	rscslt	r0, r3, #32, 12	; 0x2000000
   2e6e8:			; <UNDEFINED> instruction: 0xf10042a8
   2e6ec:	mvnle	r0, r1
   2e6f0:	vldmialt	r0!, {d17-d20}
   2e6f4:	andcs	r4, r0, r0, ror r7
   2e6f8:	svclt	0x00004770
   2e6fc:	push	{r0, r8, fp, sp}
   2e700:	ldmdble	r5!, {r4, r5, r6, r7, r8, r9, lr}^
   2e704:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2e708:	stceq	0, cr15, [r0], {79}	; 0x4f
   2e70c:	strbmi	r4, [r5], -r6, asr #12
   2e710:	ldrbcc	pc, [pc, pc, asr #32]!	; <UNPREDICTABLE>
   2e714:	bl	fe9a6738 <rpl_re_syntax_options@@Base+0xfe938c58>
   2e718:	strtmi	r0, [ip], r7, lsl #16
   2e71c:	bl	337f28 <rpl_re_syntax_options@@Base+0x2ca448>
   2e720:	addmi	r0, sp, #25165824	; 0x1800000
   2e724:	sfmpl	f5, 3, [r4, #-116]	; 0xffffff8c
   2e728:	movteq	pc, #4516	; 0x11a4	; <UNPREDICTABLE>
   2e72c:	bl	39398 <ASN1_STRING_length@plt+0x32b30>
   2e730:	svclt	0x00980307
   2e734:	cfldrspl	mvf3, [fp, #128]	; 0x80
   2e738:	rsclt	fp, r4, #152, 30	; 0x260
   2e73c:	sqteqdp	f7, f3
   2e740:	svceq	0x0019f1be
   2e744:			; <UNDEFINED> instruction: 0x3320bf9c
   2e748:	addsmi	fp, ip, #-1342177267	; 0xb000000d
   2e74c:	suble	sp, r3, r3, ror #7
   2e750:	stmdaeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2e754:	strbmi	r4, [r4], #1639	; 0x667
   2e758:	bl	340078 <rpl_re_syntax_options@@Base+0x2d2598>
   2e75c:	addmi	r0, sp, #25165824	; 0x1800000
   2e760:			; <UNDEFINED> instruction: 0xf04fd3e1
   2e764:			; <UNDEFINED> instruction: 0xf04f0901
   2e768:	strbmi	r0, [lr], -r0, lsl #24
   2e76c:			; <UNDEFINED> instruction: 0xf04f464d
   2e770:			; <UNDEFINED> instruction: 0xf8c23eff
   2e774:	and	r8, r7, r0
   2e778:	stmdbeq	lr, {r0, r2, r5, r7, r8, r9, fp, sp, lr, pc}
   2e77c:	strcs	r4, [r1], -ip, lsr #13
   2e780:	streq	lr, [r6, #-2828]	; 0xfffff4f4
   2e784:	ldmdble	sp, {r0, r3, r5, r7, r9, lr}
   2e788:			; <UNDEFINED> instruction: 0xf1a45d44
   2e78c:	blcs	66f498 <rpl_re_syntax_options@@Base+0x6019b8>
   2e790:	movweq	lr, #60160	; 0xeb00
   2e794:	strtcc	fp, [r0], #-3992	; 0xfffff068
   2e798:	svclt	0x00985d9b
   2e79c:			; <UNDEFINED> instruction: 0xf1a3b2e4
   2e7a0:			; <UNDEFINED> instruction: 0xf1b80841
   2e7a4:	svclt	0x009c0f19
   2e7a8:	sbcslt	r3, fp, #32, 6	; 0x80000000
   2e7ac:	stmiale	r3!, {r2, r3, r4, r7, r9, lr}^
   2e7b0:			; <UNDEFINED> instruction: 0xf04fd018
   2e7b4:	strbtmi	r0, [r6], r1, lsl #18
   2e7b8:	strbmi	r4, [lr], -ip, asr #9
   2e7bc:	streq	lr, [r6, #-2828]	; 0xfffff4f4
   2e7c0:	stmiale	r1!, {r0, r3, r5, r7, r9, lr}^
   2e7c4:	mvfeqs	f7, #0.5
   2e7c8:	strmi	r1, [r6, #3192]	; 0xc78
   2e7cc:	ldrbtmi	sp, [r0], -r2, lsl #6
   2e7d0:	andls	pc, r0, r2, asr #17
   2e7d4:	mvnshi	lr, #12386304	; 0xbd0000
   2e7d8:	svclt	0x001245b0
   2e7dc:	strbmi	r3, [r4], #1537	; 0x601
   2e7e0:	ldr	r2, [ip, r1, lsl #12]
   2e7e4:	svclt	0x001245b1
   2e7e8:	strbmi	r3, [ip], #1537	; 0x601
   2e7ec:	strb	r2, [r7, r1, lsl #12]
   2e7f0:	cdpeq	0, 0, cr15, cr0, cr15, {2}
   2e7f4:	stmdbeq	r1, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2e7f8:	svclt	0x0000e7e9
   2e7fc:	svcmi	0x00f0e92d
   2e800:	bmi	fedc0250 <rpl_re_syntax_options@@Base+0xfed52770>
   2e804:	blmi	fedc007c <rpl_re_syntax_options@@Base+0xfed5259c>
   2e808:	ldrbtmi	r2, [sl], #-3074	; 0xfffff3fe
   2e80c:	sfmmi	f7, 1, [ip, #-692]!	; 0xfffffd4c
   2e810:	strmi	r4, [fp], r5, lsl #12
   2e814:	bge	244b68 <rpl_re_syntax_options@@Base+0x1d7088>
   2e818:			; <UNDEFINED> instruction: 0xf8cd681b
   2e81c:			; <UNDEFINED> instruction: 0xf04f3424
   2e820:	vcgt.s8	d16, d0, d0
   2e824:	strtmi	r8, [r1], -ip, asr #2
   2e828:			; <UNDEFINED> instruction: 0xf7ff4650
   2e82c:	ldmdavs	r3, {r0, r1, r2, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   2e830:	andcc	lr, r1, sp, asr #19
   2e834:	orrvs	pc, r4, #54525952	; 0x3400000
   2e838:	svcmi	0x0004f842
   2e83c:			; <UNDEFINED> instruction: 0xd1fb4293
   2e840:	bl	2d544c <rpl_re_syntax_options@@Base+0x26796c>
   2e844:	stfcss	f0, [r0], {3}
   2e848:	mcrne	0, 3, sp, cr3, cr2, {3}
   2e84c:	rscscc	pc, pc, #-2147483646	; 0x80000002
   2e850:	streq	lr, [r3], -sl, lsl #22
   2e854:	movwls	sl, #16137	; 0x3f09
   2e858:			; <UNDEFINED> instruction: 0xf8129700
   2e85c:			; <UNDEFINED> instruction: 0xf1a00f01
   2e860:	blcs	66f56c <rpl_re_syntax_options@@Base+0x601a8c>
   2e864:	movweq	lr, #10863	; 0x2a6f
   2e868:	mlacc	r0, r8, pc, fp	; <UNPREDICTABLE>
   2e86c:	strtmi	r4, [r3], #-662	; 0xfffffd6a
   2e870:			; <UNDEFINED> instruction: 0xf8474453
   2e874:	mvnsle	r3, r0, lsr #32
   2e878:	ldrbmi	r9, [r0], -r2, lsl #20
   2e87c:			; <UNDEFINED> instruction: 0xff14f7ff
   2e880:			; <UNDEFINED> instruction: 0xf0002800
   2e884:	bls	ceabc <rpl_re_syntax_options@@Base+0x60fdc>
   2e888:	stmdaeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
   2e88c:	ldmibcc	pc!, {r2, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   2e890:	bne	fe8f8498 <rpl_re_syntax_options@@Base+0xfe88a9b8>
   2e894:			; <UNDEFINED> instruction: 0x46114293
   2e898:	sasxmi	fp, r3, r8
   2e89c:	andls	r3, r0, #4096	; 0x1000
   2e8a0:	andeq	pc, r1, #1073741872	; 0x40000030
   2e8a4:	ldrbmi	r9, [sl], -r1, lsl #4
   2e8a8:	strtmi	r4, [r0], r3, asr #13
   2e8ac:	movwcc	r4, #5644	; 0x160c
   2e8b0:	bl	2134c0 <rpl_re_syntax_options@@Base+0x1a59e0>
   2e8b4:	stmiane	r8!, {r3, r9, sl}
   2e8b8:	bne	fecb6cc0 <rpl_re_syntax_options@@Base+0xfec491e0>
   2e8bc:	svc	0x0080f7d7
   2e8c0:	svclt	0x00181e33
   2e8c4:	stmdacs	r0, {r0, r8, r9, sp}
   2e8c8:	ldrmi	fp, [r8], -ip, lsl #30
   2e8cc:			; <UNDEFINED> instruction: 0xb3a82000
   2e8d0:			; <UNDEFINED> instruction: 0xf81319ab
   2e8d4:			; <UNDEFINED> instruction: 0xf1a33c01
   2e8d8:	bcs	66f1e4 <rpl_re_syntax_options@@Base+0x601704>
   2e8dc:			; <UNDEFINED> instruction: 0x3320bf98
   2e8e0:	eorcc	pc, r3, fp, asr r8	; <UNPREDICTABLE>
   2e8e4:	ldrmi	fp, [pc], #-275	; 2e8ec <ASN1_STRING_length@plt+0x28084>
   2e8e8:			; <UNDEFINED> instruction: 0xe7e24632
   2e8ec:	ldmdble	r4!, {r0, r5, r7, r8, sl, lr}
   2e8f0:	ldmdbne	r8!, {r8, r9, fp, ip, pc}
   2e8f4:	strtmi	r4, [r1], -r8, lsr #8
   2e8f8:			; <UNDEFINED> instruction: 0x0c03eb0a
   2e8fc:	tstcc	r1, r2
   2e900:	stmdble	sl!, {r0, r3, r7, r8, sl, lr}
   2e904:	svccc	0x0001f81c
   2e908:	subeq	pc, r1, #-1073741784	; 0xc0000028
   2e90c:			; <UNDEFINED> instruction: 0xf8102a19
   2e910:	svclt	0x00982b01
   2e914:			; <UNDEFINED> instruction: 0xf1a23320
   2e918:			; <UNDEFINED> instruction: 0xf1be0e41
   2e91c:	svclt	0x00980f19
   2e920:	addsmi	r3, sl, #32, 4
   2e924:	blls	a2cd8 <rpl_re_syntax_options@@Base+0x351f8>
   2e928:	ldrmi	r4, [pc], #-1586	; 2e930 <ASN1_STRING_length@plt+0x280c8>
   2e92c:	strb	r4, [r0, pc, lsl #8]
   2e930:	ldrbmi	r9, [r0], -r2, lsl #20
   2e934:	mrc2	7, 5, pc, cr8, cr15, {7}
   2e938:			; <UNDEFINED> instruction: 0xd1a42800
   2e93c:	bmi	1a76944 <rpl_re_syntax_options@@Base+0x1a08e64>
   2e940:	ldrbtmi	r4, [sl], #-2919	; 0xfffff499
   2e944:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2e948:	strtcc	pc, [r4], #-2269	; 0xfffff723
   2e94c:			; <UNDEFINED> instruction: 0xf040405a
   2e950:	vhadd.s8	q4, <illegal reg q14.5>, <illegal reg q1.5>
   2e954:	pop	{r2, r3, r5, r8, sl, fp, lr}
   2e958:	stccs	15, cr8, [r0], {240}	; 0xf0
   2e95c:	adcshi	pc, r7, r0
   2e960:			; <UNDEFINED> instruction: 0x0c04eb07
   2e964:	andeq	lr, r4, sl, lsl #22
   2e968:	and	r4, r3, ip, lsr #9
   2e96c:	ldrbmi	r3, [r1, #-2305]	; 0xfffff6ff
   2e970:	adchi	pc, sp, r0
   2e974:			; <UNDEFINED> instruction: 0xf8104601
   2e978:			; <UNDEFINED> instruction: 0xf1a33d01
   2e97c:	bcs	66f288 <rpl_re_syntax_options@@Base+0x6017a8>
   2e980:	stccs	8, cr15, [r1, #-112]	; 0xffffff90
   2e984:			; <UNDEFINED> instruction: 0x3320bf98
   2e988:	sqteqdp	f7, f2
   2e98c:	svceq	0x0019f1be
   2e990:	eorcc	fp, r0, #152, 30	; 0x260
   2e994:	smlalle	r4, r9, sl, r2
   2e998:	ldrmi	r9, [pc], #-2818	; 2e9a0 <ASN1_STRING_length@plt+0x28138>
   2e99c:	blls	e8834 <rpl_re_syntax_options@@Base+0x7ad54>
   2e9a0:	stmdbeq	r2, {r2, r5, r7, r8, ip, sp, lr, pc}
   2e9a4:			; <UNDEFINED> instruction: 0xf1ca44d1
   2e9a8:	cdpne	8, 5, cr0, cr10, cr1, {0}
   2e9ac:	bls	931d0 <rpl_re_syntax_options@@Base+0x256f0>
   2e9b0:			; <UNDEFINED> instruction: 0xf8cd4607
   2e9b4:	pkhbtmi	sl, r2, r0
   2e9b8:	andls	r1, r6, #663552	; 0xa2000
   2e9bc:			; <UNDEFINED> instruction: 0xf1c3465a
   2e9c0:	movwls	r0, #21249	; 0x5301
   2e9c4:	stmiane	r8!, {r1, r2, r3, r4, r5, r8, fp, ip}
   2e9c8:	bne	fecb6dd0 <rpl_re_syntax_options@@Base+0xfec492f0>
   2e9cc:	mrc	7, 7, APSR_nzcv, cr8, cr7, {6}
   2e9d0:	svclt	0x00181e33
   2e9d4:	stmdacs	r0, {r0, r8, r9, sp}
   2e9d8:	ldrmi	fp, [r8], -ip, lsl #30
   2e9dc:	stmdacs	r0, {sp}
   2e9e0:	stmibne	fp!, {r2, r3, r5, r7, ip, lr, pc}
   2e9e4:	stccc	8, cr15, [r1], {19}
   2e9e8:	subeq	pc, r1, #-1073741784	; 0xc0000028
   2e9ec:	bls	39258 <ASN1_STRING_length@plt+0x329f0>
   2e9f0:			; <UNDEFINED> instruction: 0x3320bf98
   2e9f4:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   2e9f8:	bls	9af6c <rpl_re_syntax_options@@Base+0x2d48c>
   2e9fc:	svceq	0x0000f1ba
   2ea00:	addsmi	fp, r3, #24, 30	; 0x60
   2ea04:	beq	6ab48 <yy_flex_debug@@Base+0x2728>
   2ea08:	svclt	0x00384632
   2ea0c:	ldrmi	r9, [pc], #-2822	; 2ea14 <ASN1_STRING_length@plt+0x281ac>
   2ea10:	blls	e8978 <rpl_re_syntax_options@@Base+0x7ae98>
   2ea14:	svclt	0x00384553
   2ea18:			; <UNDEFINED> instruction: 0x46184653
   2ea1c:	addsmi	r9, r8, #3072	; 0xc00
   2ea20:	bls	1632ac <rpl_re_syntax_options@@Base+0xf57cc>
   2ea24:	ldrtmi	r1, [r8], #-3651	; 0xfffff1bd
   2ea28:	strtmi	r4, [r8], #-1043	; 0xfffffbed
   2ea2c:	ldrmi	lr, [r9, #1]
   2ea30:	bl	262a9c <rpl_re_syntax_options@@Base+0x1f4fbc>
   2ea34:			; <UNDEFINED> instruction: 0xf8130e03
   2ea38:			; <UNDEFINED> instruction: 0xf1a22f01
   2ea3c:	ldmdbcs	r9, {r0, r6, r8}
   2ea40:	blne	aca88 <rpl_re_syntax_options@@Base+0x3efa8>
   2ea44:	eorcc	fp, r0, #152, 30	; 0x260
   2ea48:	stfeqp	f7, [r1], {161}	; 0xa1
   2ea4c:	svceq	0x0019f1bc
   2ea50:			; <UNDEFINED> instruction: 0x3120bf98
   2ea54:	smlalle	r4, sl, r1, r2
   2ea58:			; <UNDEFINED> instruction: 0xf04f9b05
   2ea5c:	ldrtmi	r0, [r2], -r0, lsl #20
   2ea60:	ldrbtmi	r4, [r7], #-1055	; 0xfffffbe1
   2ea64:	blls	e8924 <rpl_re_syntax_options@@Base+0x7ae44>
   2ea68:	ldrmi	r9, [sl, #2311]	; 0x907
   2ea6c:	bls	163338 <rpl_re_syntax_options@@Base+0xf5858>
   2ea70:	strtmi	r1, [r8], #-2296	; 0xfffff708
   2ea74:			; <UNDEFINED> instruction: 0x0c03eb02
   2ea78:	strmi	lr, [sl, #4]
   2ea7c:	mvnscc	pc, #1073741824	; 0x40000000
   2ea80:	ldrmi	sp, [r9], -r3, lsr #32
   2ea84:	stccc	8, cr15, [r1, #-112]	; 0xffffff90
   2ea88:	bleq	aae94 <rpl_re_syntax_options@@Base+0x3d3b4>
   2ea8c:	subeq	pc, r1, #-1073741784	; 0xc0000028
   2ea90:			; <UNDEFINED> instruction: 0xf8102a19
   2ea94:	svclt	0x00982d01
   2ea98:			; <UNDEFINED> instruction: 0xf1a23320
   2ea9c:			; <UNDEFINED> instruction: 0xf1be0e41
   2eaa0:	svclt	0x00980f19
   2eaa4:	addsmi	r3, sl, #32, 4
   2eaa8:			; <UNDEFINED> instruction: 0xf10ad0e7
   2eaac:	ldrbmi	r0, [sl, #2561]	; 0xa01
   2eab0:	blls	a4aec <rpl_re_syntax_options@@Base+0x3700c>
   2eab4:			; <UNDEFINED> instruction: 0xf8dd4632
   2eab8:	ldrmi	sl, [pc], #-24	; 2eac0 <ASN1_STRING_length@plt+0x28258>
   2eabc:	movwcs	lr, #6018	; 0x1782
   2eac0:	movwls	r1, #7777	; 0x1e61
   2eac4:	andsvs	r9, r3, r2, lsl #2
   2eac8:			; <UNDEFINED> instruction: 0x46d3e6b4
   2eacc:	stmibne	r8!, {r0, r2, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   2ead0:			; <UNDEFINED> instruction: 0xf8dde735
   2ead4:	strb	fp, [r8, r8]!
   2ead8:	stc	7, cr15, [r8], #860	; 0x35c
   2eadc:	ldrdeq	r7, [r3], -r6
   2eae0:	andeq	r0, r0, ip, asr #9
   2eae4:	muleq	r3, lr, r1
   2eae8:	blmi	feac1594 <rpl_re_syntax_options@@Base+0xfea53ab4>
   2eaec:	push	{r1, r3, r4, r5, r6, sl, lr}
   2eaf0:	strdlt	r4, [r9], r0
   2eaf4:	ldmpl	r3, {r0, r2, fp, ip, sp, lr}^
   2eaf8:	movwls	r6, #30747	; 0x781b
   2eafc:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   2eb00:	stccs	8, cr7, [r0, #-44]	; 0xffffffd4
   2eb04:	teqhi	r3, r0	; <UNPREDICTABLE>
   2eb08:	strmi	r4, [ip], -lr, lsl #12
   2eb0c:	tstcs	r1, r7, lsl #12
   2eb10:			; <UNDEFINED> instruction: 0x462ab1bb
   2eb14:	ldccs	13, cr3, [r9, #-260]	; 0xfffffefc
   2eb18:	strbeq	pc, [r1, #-419]	; 0xfffffe5d	; <UNPREDICTABLE>
   2eb1c:	eorcc	fp, r0, #152, 30	; 0x260
   2eb20:			; <UNDEFINED> instruction: 0xf8172d19
   2eb24:			; <UNDEFINED> instruction: 0xf1045f01
   2eb28:	svclt	0x00980401
   2eb2c:	addsmi	r3, r3, #32, 6	; 0x80000000
   2eb30:	tstcs	r0, r4, lsl pc
   2eb34:	tsteq	r1, r1	; <UNPREDICTABLE>
   2eb38:	stccs	8, cr7, [r0, #-140]	; 0xffffff74
   2eb3c:	blcs	632e4 <quoting_style_vals@@Base+0x100e0>
   2eb40:	ldmdblt	r9, {r1, r3, r4, r5, r6, r8, ip, lr, pc}^
   2eb44:	mcrrne	11, 10, r1, r5, cr4
   2eb48:			; <UNDEFINED> instruction: 0xf1042c1f
   2eb4c:	ldmdble	r1, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp}
   2eb50:	ldrtmi	r4, [r2], -r3, lsr #12
   2eb54:			; <UNDEFINED> instruction: 0x46284639
   2eb58:	mrc2	7, 2, pc, cr0, cr15, {7}
   2eb5c:	blmi	fe38159c <rpl_re_syntax_options@@Base+0xfe313abc>
   2eb60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2eb64:	blls	208bd4 <rpl_re_syntax_options@@Base+0x19b0f4>
   2eb68:			; <UNDEFINED> instruction: 0xf040405a
   2eb6c:	andlt	r8, r9, lr, lsl #2
   2eb70:	svchi	0x00f0e8bd
   2eb74:			; <UNDEFINED> instruction: 0xf2402c02
   2eb78:	bge	1cef54 <rpl_re_syntax_options@@Base+0x161474>
   2eb7c:	ldrtmi	r4, [r0], -r1, lsr #12
   2eb80:	ldc2	7, cr15, [ip, #1020]!	; 0x3fc
   2eb84:	movwls	r9, #15110	; 0x3b06
   2eb88:	blls	10059c <rpl_re_syntax_options@@Base+0x92abc>
   2eb8c:			; <UNDEFINED> instruction: 0x4630465a
   2eb90:			; <UNDEFINED> instruction: 0xf7ff18f1
   2eb94:	stmdacs	r0, {r0, r3, r7, r8, sl, fp, ip, sp, lr, pc}
   2eb98:			; <UNDEFINED> instruction: 0xf106d17e
   2eb9c:			; <UNDEFINED> instruction: 0xf10b3aff
   2eba0:	strtmi	r3, [r2], #1023	; 0x3ff
   2eba4:	blls	1137bc <rpl_re_syntax_options@@Base+0xa5cdc>
   2eba8:	stmdbeq	r1, {r1, r2, r6, r7, r8, ip, sp, lr, pc}
   2ebac:	strlt	lr, [r0], -sp, asr #19
   2ebb0:	ldrtmi	r4, [sl], -r0, lsl #13
   2ebb4:	bne	ff9003d4 <rpl_re_syntax_options@@Base+0xff8928f4>
   2ebb8:			; <UNDEFINED> instruction: 0xf1cb9305
   2ebbc:	movwls	r0, #8961	; 0x2301
   2ebc0:	bleq	1e97d8 <rpl_re_syntax_options@@Base+0x17bcf8>
   2ebc4:	smlatbcs	r0, r8, r8, r1
   2ebc8:	andeq	lr, r2, #175104	; 0x2ac00
   2ebcc:	ldcl	7, cr15, [r8, #860]!	; 0x35c
   2ebd0:			; <UNDEFINED> instruction: 0xf080fab0
   2ebd4:			; <UNDEFINED> instruction: 0xf1bb0940
   2ebd8:	svclt	0x00080f00
   2ebdc:	stmdacs	r0, {sp}
   2ebe0:	blls	62ed8 <quoting_style_vals@@Base+0xfcd4>
   2ebe4:	svclt	0x00384543
   2ebe8:	addsmi	r4, ip, #70254592	; 0x4300000
   2ebec:	stmdble	r5!, {r1, r3, r4, r9, sl, lr}
   2ebf0:	blcc	765b8 <rpl_re_syntax_options@@Base+0x8ad8>
   2ebf4:	bls	7fc3c <rpl_re_syntax_options@@Base+0x1215c>
   2ebf8:	ldrmi	r4, [r3], #-1064	; 0xfffffbd8
   2ebfc:	ldrmi	lr, [sl, #1]
   2ec00:	bl	2a2c78 <rpl_re_syntax_options@@Base+0x235198>
   2ec04:			; <UNDEFINED> instruction: 0xf8130c03
   2ec08:			; <UNDEFINED> instruction: 0xf1a22f01
   2ec0c:	ldmdbcs	r9, {r0, r6, r8}
   2ec10:	svcne	0x0001f810
   2ec14:	eorcc	fp, r0, #152, 30	; 0x260
   2ec18:	strbeq	pc, [r1, -r1, lsr #3]	; <UNPREDICTABLE>
   2ec1c:	svclt	0x00982f19
   2ec20:	addsmi	r3, r1, #32, 2
   2ec24:	strbmi	sp, [r4, #-235]!	; 0xffffff15
   2ec28:	blls	e5050 <rpl_re_syntax_options@@Base+0x77570>
   2ec2c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2ec30:	ldrmi	r4, [lr], #-1626	; 0xfffff9a6
   2ec34:	strb	r4, [r3, r6, ror #8]
   2ec38:	str	r4, [pc, r8, lsr #12]
   2ec3c:	stmdbls	r4, {r8, r9, fp, ip, pc}
   2ec40:	vrshl.s8	q10, <illegal reg q1.5>, q0
   2ec44:	bls	8eeac <rpl_re_syntax_options@@Base+0x213cc>
   2ec48:	strtmi	r1, [r8], #-2456	; 0xfffff668
   2ec4c:	ldrd	r1, [r4], -r7
   2ec50:			; <UNDEFINED> instruction: 0xf1014588
   2ec54:			; <UNDEFINED> instruction: 0xd01d33ff
   2ec58:			; <UNDEFINED> instruction: 0xf8174619
   2ec5c:			; <UNDEFINED> instruction: 0xf1013d01
   2ec60:			; <UNDEFINED> instruction: 0xf1a30e01
   2ec64:	bcs	66f570 <rpl_re_syntax_options@@Base+0x601a90>
   2ec68:	stccs	8, cr15, [r1, #-64]	; 0xffffffc0
   2ec6c:			; <UNDEFINED> instruction: 0x3320bf98
   2ec70:	stfeqp	f7, [r1], {162}	; 0xa2
   2ec74:	svceq	0x0019f1bc
   2ec78:	eorcc	fp, r0, #152, 30	; 0x260
   2ec7c:	smlalle	r4, r7, sl, r2
   2ec80:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   2ec84:	ldmdale	ip!, {r4, r5, r6, r7, r8, sl, lr}^
   2ec88:	ldrbmi	r9, [sl], -r3, lsl #22
   2ec8c:			; <UNDEFINED> instruction: 0x8014f8dd
   2ec90:			; <UNDEFINED> instruction: 0xe795441e
   2ec94:	ldrb	r4, [r3, r6, asr #13]!
   2ec98:	beq	329b30 <rpl_re_syntax_options@@Base+0x2bc050>
   2ec9c:	ldmibcc	pc!, {r0, r1, r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   2eca0:			; <UNDEFINED> instruction: 0x463a45da
   2eca4:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   2eca8:	svclt	0x0038465f
   2ecac:			; <UNDEFINED> instruction: 0xf10a46da
   2ecb0:	movwls	r0, #769	; 0x301
   2ecb4:	movweq	pc, #4555	; 0x11cb	; <UNPREDICTABLE>
   2ecb8:	bl	14072c <rpl_re_syntax_options@@Base+0xd2c4c>
   2ecbc:	stmiane	r8!, {r3, r9, fp}
   2ecc0:	bl	feab70c8 <rpl_re_syntax_options@@Base+0xfea495e8>
   2ecc4:			; <UNDEFINED> instruction: 0xf7d70202
   2ecc8:	blx	fec6a2c0 <rpl_re_syntax_options@@Base+0xfebfc7e0>
   2eccc:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   2ecd0:	svceq	0x0000f1ba
   2ecd4:	andcs	fp, r0, r8, lsl #30
   2ecd8:			; <UNDEFINED> instruction: 0xf43f2800
   2ecdc:	adcsmi	sl, ip, #63, 30	; 0xfc
   2ece0:	bl	26516c <rpl_re_syntax_options@@Base+0x1f768c>
   2ece4:	bl	1aed10 <rpl_re_syntax_options@@Base+0x141230>
   2ece8:	strtmi	r0, [r8], #-3081	; 0xfffff3f7
   2ecec:	and	r4, r2, r9, lsr r6
   2ecf0:	addmi	r3, ip, #1073741824	; 0x40000000
   2ecf4:			; <UNDEFINED> instruction: 0xf81cd917
   2ecf8:			; <UNDEFINED> instruction: 0xf1a33f01
   2ecfc:	bcs	66f608 <rpl_re_syntax_options@@Base+0x601b28>
   2ed00:	svccs	0x0001f810
   2ed04:			; <UNDEFINED> instruction: 0x3320bf98
   2ed08:	sqteqdp	f7, f2
   2ed0c:	svceq	0x0019f1be
   2ed10:	eorcc	fp, r0, #152, 30	; 0x260
   2ed14:	smlalle	r4, fp, sl, r2
   2ed18:	svclt	0x0084428c
   2ed1c:	strmi	r4, [r8], #1240	; 0x4d8
   2ed20:	ldrbmi	sp, [r2], -r1, lsl #18
   2ed24:	movtlt	lr, #63433	; 0xf7c9
   2ed28:			; <UNDEFINED> instruction: 0x0c08eb07
   2ed2c:	strtmi	r1, [ip], #2544	; 0x9f0
   2ed30:	stmdbcc	r1, {r1, sp, lr, pc}
   2ed34:	strhtle	r4, [r1], -r1
   2ed38:			; <UNDEFINED> instruction: 0xf8104601
   2ed3c:			; <UNDEFINED> instruction: 0xf1a33d01
   2ed40:	bcs	66f64c <rpl_re_syntax_options@@Base+0x601b6c>
   2ed44:	stccs	8, cr15, [r1, #-112]	; 0xffffff90
   2ed48:			; <UNDEFINED> instruction: 0x3320bf98
   2ed4c:	sqteqdp	f7, f2
   2ed50:	svceq	0x0019f1be
   2ed54:	eorcc	fp, r0, #152, 30	; 0x260
   2ed58:	smlalle	r4, sl, sl, r2
   2ed5c:	ldrbmi	r9, [r2], -r0, lsl #22
   2ed60:			; <UNDEFINED> instruction: 0xe7aa4498
   2ed64:	ldrtmi	r2, [fp], r1, lsl #6
   2ed68:	movwls	r9, #13062	; 0x3306
   2ed6c:	blcs	689a8 <yy_flex_debug@@Base+0x588>
   2ed70:	andcs	fp, r0, r8, lsl pc
   2ed74:			; <UNDEFINED> instruction: 0xf8dde6f2
   2ed78:	str	lr, [r1, r0]
   2ed7c:	andeq	lr, r8, r5, lsl #22
   2ed80:	ldrtmi	lr, [r3], -ip, ror #13
   2ed84:	ldrmi	r4, [r8], -fp, lsr #8
   2ed88:			; <UNDEFINED> instruction: 0xf7d7e6e8
   2ed8c:	svclt	0x0000eb50
   2ed90:	strdeq	r6, [r3], -r4
   2ed94:	andeq	r0, r0, ip, asr #9
   2ed98:	andeq	r6, r3, r0, lsl #31
   2ed9c:	movwcc	pc, #4674	; 0x1242	; <UNPREDICTABLE>
   2eda0:	addcc	pc, r9, #77594624	; 0x4a00000
   2eda4:	movtvc	pc, #21190	; 0x52c6	; <UNPREDICTABLE>
   2eda8:	sbcvc	pc, sp, #216006656	; 0xce00000
   2edac:			; <UNDEFINED> instruction: 0xf64d6003
   2edb0:	strdvs	r4, [r2], #-62	; 0xffffffc2
   2edb4:			; <UNDEFINED> instruction: 0x03baf6c9
   2edb8:	rsbsmi	pc, r6, #1342177284	; 0x50000004
   2edbc:	vaddl.s8	q11, d17, d3
   2edc0:	movwcs	r0, #562	; 0x232
   2edc4:	stmib	r0, {r1, r6, r7, sp, lr}^
   2edc8:	orrvs	r3, r3, r4, lsl #6
   2edcc:	svclt	0x00004770
   2edd0:	strmi	r6, [r3], -r2, lsl #16
   2edd4:	andvs	r4, sl, r8, lsl #12
   2edd8:	subvs	r6, sl, sl, asr r8
   2eddc:	umullvs	r6, sl, sl, r8
   2ede0:	ldrdvs	r6, [fp], #139	; 0x8b
   2ede4:	svclt	0x00004770
   2ede8:	svcmi	0x00f0e92d
   2edec:			; <UNDEFINED> instruction: 0x4616b09d
   2edf0:	movweq	pc, #12321	; 0x3021	; <UNPREDICTABLE>
   2edf4:	ldmdbvs	r2, {r0, r1, r3, r4, r9, ip, pc}
   2edf8:	ldmdane	r1, {r2, r4, r5, r6, r8, fp, sp, lr}^
   2edfc:	ldmdavs	r1!, {r0, r4, r5, r8, sp, lr}
   2ee00:	andeq	lr, r3, #0, 22
   2ee04:	strcs	fp, [r1, #-3884]	; 0xfffff0d4
   2ee08:	addsmi	r2, r0, #0, 10
   2ee0c:	tstls	lr, ip, lsr #8
   2ee10:	cmnvs	r4, r1, ror r8
   2ee14:	ldmvs	r1!, {r0, r8, ip, pc}
   2ee18:	ldmvs	r1!, {r1, r8, ip, pc}^
   2ee1c:			; <UNDEFINED> instruction: 0xf0809103
   2ee20:	blcc	8fd8c <rpl_re_syntax_options@@Base+0x222ac>
   2ee24:	strbeq	pc, [r0], #-256	; 0xffffff00	; <UNPREDICTABLE>
   2ee28:	addeq	pc, r0, #0, 2
   2ee2c:	teqeq	pc, #35	; 0x23	; <UNPREDICTABLE>
   2ee30:	vqshl.s8	d20, d3, d7
   2ee34:	tstls	r1, #-1342177267	; 0xb000000d
   2ee38:	eormi	pc, r0, #536870924	; 0x2000000c
   2ee3c:	cmnmi	r8, #-1610612732	; 0xa0000004	; <UNPREDICTABLE>
   2ee40:	vrshr.s8	d25, d3, #3
   2ee44:	vcgt.s8	<illegal reg q11.5>, <illegal reg q0.5>, q13
   2ee48:	tstls	r2, #536870914	; 0x20000002
   2ee4c:	addscc	pc, r0, #207618048	; 0xc600000
   2ee50:			; <UNDEFINED> instruction: 0x73bef24d
   2ee54:			; <UNDEFINED> instruction: 0xf6c89215
   2ee58:	vcge.s8	<illegal reg q8.5>, q7, q6
   2ee5c:	tstls	r4, #268435464	; 0x10000008
   2ee60:	adceq	pc, r1, #214958080	; 0xcd00000
   2ee64:	cmpcs	r1, #72351744	; 0x4500000	; <UNPREDICTABLE>
   2ee68:	vmov.i32	d25, #9984	; 0x00002700
   2ee6c:			; <UNDEFINED> instruction: 0xf64e635e
   2ee70:	tstls	r6, #1342177280	; 0x50000000
   2ee74:	rscne	pc, r3, #211812352	; 0xca00000
   2ee78:	mvnmi	pc, #268435460	; 0x10000004
   2ee7c:	vmov.i32	d25, #18688	; 0x00004900
   2ee80:	tstls	r8, #1744830465	; 0x68000001
   2ee84:	movtcs	pc, #17998	; 0x464e	; <UNPREDICTABLE>
   2ee88:			; <UNDEFINED> instruction: 0x43bef2ca
   2ee8c:	stmdals	r2, {r1, r3, r4, r8, r9, ip, pc}
   2ee90:	svcls	0x00033440
   2ee94:	vldrls	s18, [r2, #-4]
   2ee98:	streq	lr, [r7], -r0, lsl #21
   2ee9c:	andsmi	r9, r6, lr, lsl #18
   2eea0:	stccc	8, cr15, [r0], {84}	; 0x54
   2eea4:	strtmi	r4, [r9], #-126	; 0xffffff82
   2eea8:	streq	lr, [r0, #-2690]	; 0xfffff57e
   2eeac:			; <UNDEFINED> instruction: 0xf8544419
   2eeb0:	strmi	fp, [lr], #-3172	; 0xfffff39c
   2eeb4:	ldclne	8, cr15, [ip], #-336	; 0xfffffeb0
   2eeb8:	vcgt.s8	d25, d11, d4
   2eebc:			; <UNDEFINED> instruction: 0xf6ce7356
   2eec0:			; <UNDEFINED> instruction: 0xf85403c7
   2eec4:	tstls	r0, r0, asr ip
   2eec8:	cmnvs	r6, r2, lsl #22
   2eecc:	andmi	r9, sp, r0, lsl #28
   2eed0:	submi	r4, r5, fp, lsr r4
   2eed4:	b	fe075558 <rpl_re_syntax_options@@Base+0xfe007a78>
   2eed8:	ldrtmi	r0, [sp], #-3586	; 0xfffff1fe
   2eedc:			; <UNDEFINED> instruction: 0xf8549f13
   2eee0:			; <UNDEFINED> instruction: 0xf64c6c78
   2eee4:	bl	47ea4 <_IO_stdin_used@@Base+0x9664>
   2eee8:	bl	70f0c <rpl_re_syntax_options@@Base+0x342c>
   2eeec:	b	3c4bc8 <rpl_re_syntax_options@@Base+0x3570e8>
   2eef0:	ldrtmi	r0, [r0], #3591	; 0xe07
   2eef4:	vmlaeq.f32	s28, s5, s28
   2eef8:	ldclpl	8, cr15, [r4], #-336	; 0xfffffeb0
   2eefc:	b	fe08021c <rpl_re_syntax_options@@Base+0xfe01273c>
   2ef00:	vmull.s8	q8, d12, d7
   2ef04:			; <UNDEFINED> instruction: 0xf85413bd
   2ef08:	bl	1f20d0 <rpl_re_syntax_options@@Base+0x1845f0>
   2ef0c:	ldrmi	r3, [r3], #-2302	; 0xfffff702
   2ef10:			; <UNDEFINED> instruction: 0x0c08ea0c
   2ef14:	b	fe33ffc8 <rpl_re_syntax_options@@Base+0xfe2d24e8>
   2ef18:	b	fe1f1f24 <rpl_re_syntax_options@@Base+0xfe184444>
   2ef1c:	ldrmi	r0, [ip], #520	; 0x208
   2ef20:			; <UNDEFINED> instruction: 0xf6409605
   2ef24:	vsubhn.i16	d23, <illegal reg q15.5>, <illegal reg q15.5>
   2ef28:	bl	244920 <rpl_re_syntax_options@@Base+0x1d6e40>
   2ef2c:	strmi	r2, [r6], #-3260	; 0xfffff344
   2ef30:	b	d2f54 <rpl_re_syntax_options@@Base+0x65474>
   2ef34:	strmi	r0, [lr], #-12
   2ef38:	ldrtmi	r4, [r0], #-120	; 0xffffff88
   2ef3c:	stclne	8, cr15, [ip], #-336	; 0xfffffeb0
   2ef40:	movweq	lr, #51848	; 0xca88
   2ef44:	bl	354364 <rpl_re_syntax_options@@Base+0x2e6884>
   2ef48:	vmin.s8	q11, q6, q8
   2ef4c:	vabal.s8	q11, d4, d26
   2ef50:	b	10c574 <rpl_re_syntax_options@@Base+0x9ea94>
   2ef54:	strmi	r0, [sp], #-518	; 0xfffffdfa
   2ef58:	andeq	lr, r8, #532480	; 0x82000
   2ef5c:			; <UNDEFINED> instruction: 0xf854443d
   2ef60:	strtmi	r7, [sl], #-3176	; 0xfffff398
   2ef64:	movweq	lr, #27276	; 0x6a8c
   2ef68:	cdpvs	2, 1, cr15, cr3, cr4, {2}
   2ef6c:	cfmsuba32eq	mvax6, mvax15, mvfx0, mvfx10
   2ef70:	ldrpl	lr, [r2, #-2822]!	; 0xfffff4fa
   2ef74:	b	100274 <rpl_re_syntax_options@@Base+0x92794>
   2ef78:	strbmi	r0, [r6], #5
   2ef7c:	andeq	lr, ip, r0, lsl #21
   2ef80:	movwpl	pc, #4681	; 0x1249	; <UNPREDICTABLE>
   2ef84:			; <UNDEFINED> instruction: 0xf6cf4470
   2ef88:	ldrbmi	r5, [fp], #-838	; 0xfffffcba
   2ef8c:	bl	1933b4 <rpl_re_syntax_options@@Base+0x1258d4>
   2ef90:	b	fe1beb58 <rpl_re_syntax_options@@Base+0xfe151078>
   2ef94:	ldrmi	r0, [ip], #261	; 0x105
   2ef98:	movweq	lr, #59905	; 0xea01
   2ef9c:	stclne	8, cr15, [r0], #-336	; 0xfffffeb0
   2efa0:	strbtmi	r4, [r3], #-115	; 0xffffff8d
   2efa4:	andeq	lr, lr, #544768	; 0x85000
   2efa8:	vabd.s8	d25, d15, d9
   2efac:	strmi	r7, [r8], -pc, lsr #15
   2efb0:	bicseq	pc, r8, r9, asr #12
   2efb4:	orrne	pc, r0, r6, asr #13
   2efb8:			; <UNDEFINED> instruction: 0x23b3eb0e
   2efbc:	andls	r4, sl, r1, lsl #8
   2efc0:	b	b55e8 <rpl_re_syntax_options@@Base+0x47b08>
   2efc4:	rsbmi	r0, r9, r3, lsl #2
   2efc8:	mrrccs	8, 5, pc, ip, cr4	; <UNPREDICTABLE>
   2efcc:			; <UNDEFINED> instruction: 0xf6c84401
   2efd0:	b	fe3bcce8 <rpl_re_syntax_options@@Base+0xfe34f208>
   2efd4:	ldrmi	r0, [r7], #-1539	; 0xfffff9fd
   2efd8:	cmnvs	r1, r3, lsl #22
   2efdc:	ldmdbne	sl!, {r0, r1, r3, r9, ip, pc}^
   2efe0:	streq	lr, [r1, -r6, lsl #20]
   2efe4:	mrrceq	8, 5, pc, r8, cr4	; <UNPREDICTABLE>
   2efe8:	streq	lr, [lr, -r7, lsl #21]
   2efec:	b	fe100050 <rpl_re_syntax_options@@Base+0xfe092570>
   2eff0:			; <UNDEFINED> instruction: 0xf5a00c01
   2eff4:			; <UNDEFINED> instruction: 0xf8544224
   2eff8:	bl	8a150 <rpl_re_syntax_options@@Base+0x1c670>
   2effc:	bcc	1404ce0 <rpl_re_syntax_options@@Base+0x1397200>
   2f000:	bl	d3044 <rpl_re_syntax_options@@Base+0x65564>
   2f004:	b	32f044 <rpl_re_syntax_options@@Base+0x2c1564>
   2f008:	lfmls	f0, 4, [r4, #-28]	; 0xffffffe4
   2f00c:	b	fe07f17c <rpl_re_syntax_options@@Base+0xfe01169c>
   2f010:	strmi	r0, [r2], #-3079	; 0xfffff3f9
   2f014:	strtmi	r4, [lr], #1718	; 0x6b6
   2f018:	bl	214850 <rpl_re_syntax_options@@Base+0x1a6d70>
   2f01c:	ldrbtmi	r3, [r3], #-754	; 0xfffffd0e
   2f020:			; <UNDEFINED> instruction: 0x0c02ea0c
   2f024:	mcrrpl	8, 5, pc, ip, cr4	; <UNPREDICTABLE>
   2f028:			; <UNDEFINED> instruction: 0x0c01ea8c
   2f02c:	ldrmi	r9, [ip], #2069	; 0x815
   2f030:	streq	lr, [r2], -r7, lsl #21
   2f034:	vshl.s8	q10, q4, <illegal reg q3.5>
   2f038:	bl	b6a8c <rpl_re_syntax_options@@Base+0x48fac>
   2f03c:	strmi	r2, [r1], #-3260	; 0xfffff344
   2f040:	andeq	lr, ip, r6, lsl #20
   2f044:	cdppl	6, 9, cr15, cr8, cr15, {6}
   2f048:	b	fe0bf230 <rpl_re_syntax_options@@Base+0xfe051750>
   2f04c:	strmi	r0, [r8], #-1548	; 0xfffff9f4
   2f050:			; <UNDEFINED> instruction: 0xf85444ae
   2f054:	ldrbtmi	sl, [r7], #-3144	; 0xfffff3b8
   2f058:	rsbsvs	lr, r0, ip, lsl #22
   2f05c:	orrcc	pc, lr, #68, 4	; 0x40000004
   2f060:	vaddl.s8	q10, d10, d6
   2f064:	subsmi	r6, r6, r9, ror r3
   2f068:	ldrtmi	r4, [lr], #-1107	; 0xfffffbad
   2f06c:	vmlaeq.f64	d14, d2, d3
   2f070:	movweq	lr, #2700	; 0xa8c
   2f074:	mcrrhi	8, 5, pc, r4, cr4	; <UNPREDICTABLE>
   2f078:	ldrtpl	lr, [r6], -r0, lsl #22
   2f07c:	streq	pc, [r1, -r0, asr #12]!
   2f080:	b	fe03f154 <rpl_re_syntax_options@@Base+0xfdfd1674>
   2f084:	b	fe0ef4a4 <rpl_re_syntax_options@@Base+0xfe0819c4>
   2f088:			; <UNDEFINED> instruction: 0xf6c4030c
   2f08c:	ldrbtmi	r1, [r3], #-1972	; 0xfffff84c
   2f090:	strls	r4, [sp, #-1095]	; 0xfffffbb9
   2f094:	bl	1c0238 <rpl_re_syntax_options@@Base+0x152758>
   2f098:	stcls	3, cr3, [r0, #-972]	; 0xfffffc34
   2f09c:	vqadd.s8	d20, d2, d9
   2f0a0:	submi	r5, r1, r2, ror #4
   2f0a4:	andsvs	pc, lr, #-268435444	; 0xf000000c
   2f0a8:	svcls	0x00094439
   2f0ac:	vshl.s8	d20, d26, d11
   2f0b0:	vqdmulh.s<illegal width 8>	d19, d12, d0[0]
   2f0b4:	strmi	r0, [r2], #-3136	; 0xfffff3c0
   2f0b8:	ldmdals	r6, {r2, r3, r4, r5, r7, sl, lr}
   2f0bc:	bl	116cf4 <rpl_re_syntax_options@@Base+0xa9214>
   2f0c0:	bl	33778c <rpl_re_syntax_options@@Base+0x2c9cac>
   2f0c4:	ldmdane	r8!, {r1, r2, r9, sl, fp}
   2f0c8:	streq	lr, [r1, -r3, lsl #21]
   2f0cc:	ldrmi	r4, [r8], #-62	; 0xffffffc2
   2f0d0:	vqadd.s8	q10, q6, q7
   2f0d4:	ldrtmi	r7, [r2], #-1962	; 0xfffff856
   2f0d8:			; <UNDEFINED> instruction: 0xf6ce9e04
   2f0dc:	bl	74fbc <rpl_re_syntax_options@@Base+0x74dc>
   2f0e0:	ldrtmi	r6, [r7], #-754	; 0xfffffd0e
   2f0e4:			; <UNDEFINED> instruction: 0x0c02ea81
   2f0e8:	ldrbeq	pc, [sp], -r1, asr #4	; <UNPREDICTABLE>
   2f0ec:			; <UNDEFINED> instruction: 0x0c03ea0c
   2f0f0:	b	fe355d18 <rpl_re_syntax_options@@Base+0xfe2e8238>
   2f0f4:	vmull.s8	q8, d13, d1
   2f0f8:	ldrbtmi	r6, [r4], #1583	; 0x62f
   2f0fc:	strmi	r4, [pc], #-1054	; 2f104 <ASN1_STRING_length@plt+0x2889c>
   2f100:	cdpmi	2, 5, cr15, cr3, cr1, {2}
   2f104:	vldmiapl	ip!, {d30}
   2f108:	cdpcs	2, 4, cr15, cr4, cr0, {6}
   2f10c:	movweq	lr, #51842	; 0xca82
   2f110:	andsmi	r4, r9, r6, lsl r4
   2f114:	subsmi	r9, r1, pc, lsl #22
   2f118:	ldrmi	r4, [lr], #1032	; 0x408
   2f11c:	ldmdbls	r7, {r1, r2, r5, r6, r7, sl, lr}
   2f120:	adcsmi	lr, r0, ip, lsl #22
   2f124:	movweq	lr, #2700	; 0xa8c
   2f128:	andsmi	r4, sl, r1, asr #8
   2f12c:	b	fe0d5d50 <rpl_re_syntax_options@@Base+0xfe068270>
   2f130:	strmi	r0, [r1], #-524	; 0xfffffdf4
   2f134:			; <UNDEFINED> instruction: 0xf64f4417
   2f138:	vmlal.s<illegal width 8>	<illegal reg q9.5>, d30, d0[2]
   2f13c:	bl	4bc90 <_IO_stdin_used@@Base+0xd450>
   2f140:	ldrmi	r3, [sl], #-1847	; 0xfffff8c9
   2f144:	movweq	lr, #31360	; 0x7a80
   2f148:	b	100238 <rpl_re_syntax_options@@Base+0x92758>
   2f14c:	blls	2f2184 <rpl_re_syntax_options@@Base+0x2846a4>
   2f150:			; <UNDEFINED> instruction: 0x0c00ea8c
   2f154:			; <UNDEFINED> instruction: 0xf64c4466
   2f158:	vqdmulh.s<illegal width 8>	d21, d18, d2[5]
   2f15c:	bl	1f64e8 <rpl_re_syntax_options@@Base+0x188a08>
   2f160:	ldrmi	r6, [ip], #1782	; 0x6f6
   2f164:	movweq	lr, #27271	; 0x6a87
   2f168:			; <UNDEFINED> instruction: 0x400344b4
   2f16c:	sbcsvc	pc, r6, r0, asr #4
   2f170:	vshr.s8	q10, <illegal reg q13.5>, #4
   2f174:	ldrbtmi	r3, [r3], #-55	; 0xffffffc9
   2f178:	bl	1c02c0 <rpl_re_syntax_options@@Base+0x1527e0>
   2f17c:	b	fe1c4150 <rpl_re_syntax_options@@Base+0xfe156670>
   2f180:	stmiane	r5, {r0, r1, r9, sl, fp}^
   2f184:	vmlaeq.f32	s28, s14, s28
   2f188:	b	fe3d45d0 <rpl_re_syntax_options@@Base+0xfe366af0>
   2f18c:	stcls	14, cr0, [r6, #-24]	; 0xffffffe8
   2f190:			; <UNDEFINED> instruction: 0xf6404471
   2f194:	vabdl.s8	<illegal reg q10.5>, d31, d7
   2f198:	ldmdals	r9, {r0, r2, r4, r6, r7, r8, r9, sl, lr}
   2f19c:			; <UNDEFINED> instruction: 0x41b1eb03
   2f1a0:	b	fe100264 <rpl_re_syntax_options@@Base+0xfe092784>
   2f1a4:	strmi	r0, [pc], #-3585	; 2f1ac <ASN1_STRING_length@plt+0x28944>
   2f1a8:	vmlaeq.f32	s28, s12, s28
   2f1ac:	b	fe3d65dc <rpl_re_syntax_options@@Base+0xfe368afc>
   2f1b0:	cdpls	14, 1, cr0, cr8, cr3, {0}
   2f1b4:	stmibne	lr!, {r1, r4, r5, r6, sl, lr}
   2f1b8:	eorscc	lr, r2, #1024	; 0x400
   2f1bc:	vmlaeq.f32	s28, s5, s2
   2f1c0:	b	3c0220 <rpl_re_syntax_options@@Base+0x352740>
   2f1c4:	blls	3729d8 <rpl_re_syntax_options@@Base+0x304ef8>
   2f1c8:	vmlaeq.f32	s28, s3, s28
   2f1cc:	strmi	r4, [r3], #-1268	; 0xfffffb0c
   2f1d0:	rscscc	pc, r8, sl, asr #4
   2f1d4:	rscmi	pc, pc, pc, asr #13
   2f1d8:	vldmiavs	ip!, {d30}
   2f1dc:	vmlaeq.f32	s28, s25, s4
   2f1e0:	b	3c0374 <rpl_re_syntax_options@@Base+0x352894>
   2f1e4:	ldmdbls	r0, {r0, r9, sl, fp}
   2f1e8:	vmlaeq.f32	s28, s5, s28
   2f1ec:	stmdbls	r5, {r1, r2, r3, r7, sl, lr}
   2f1f0:	vmovpl.f64	d30, #236	; 0xbf600000 -0.875
   2f1f4:	b	fe34021c <rpl_re_syntax_options@@Base+0xfe2d273c>
   2f1f8:	ldrbtmi	r0, [r0], #-270	; 0xfffffef2
   2f1fc:	b	fe07f248 <rpl_re_syntax_options@@Base+0xfe011768>
   2f200:	strmi	r0, [pc], #-268	; 2f208 <ASN1_STRING_length@plt+0x289a0>
   2f204:	bicscs	pc, r9, r0, asr #4
   2f208:	msrvc	(UNDEF: 111), r6
   2f20c:	ldrmi	lr, [r7, lr, lsl #22]!
   2f210:	b	fe3c037c <rpl_re_syntax_options@@Base+0xfe35289c>
   2f214:	ldrtmi	r0, [r9], #-519	; 0xfffffdf9
   2f218:	andeq	lr, ip, #8192	; 0x2000
   2f21c:	stcmi	6, cr15, [sl], {68}	; 0x44
   2f220:	andeq	lr, lr, #532480	; 0x82000
   2f224:	stcpl	6, cr15, [sl], #-800	; 0xfffffce0
   2f228:	strbmi	r4, [ip], #1046	; 0x416
   2f22c:	ldrtcc	lr, [r6], -r7, lsl #22
   2f230:	andeq	lr, r6, #552960	; 0x87000
   2f234:	b	c050c <rpl_re_syntax_options@@Base+0x52a2c>
   2f238:	rsbsmi	r0, sl, lr, lsl #4
   2f23c:	bls	240290 <rpl_re_syntax_options@@Base+0x1d27b0>
   2f240:	mvnsvs	lr, #6144	; 0x1800
   2f244:	cdpcs	5, 11, cr15, cr8, cr2, {5}
   2f248:	andeq	lr, r3, #548864	; 0x86000
   2f24c:	cdpvs	2, 11, cr15, cr14, cr14, {5}
   2f250:	ldrmi	r4, [lr], #58	; 0x3a
   2f254:	vqadd.s8	q10, <illegal reg q7.5>, q9
   2f258:	ldrmi	r6, [r0], #-1921	; 0xfffff87f
   2f25c:	ldrbvc	pc, [r1, -r8, asr #5]!	; <UNPREDICTABLE>
   2f260:	cfstrsls	mvf4, [r0, #-188]	; 0xffffff44
   2f264:	rscspl	lr, r0, r3, lsl #22
   2f268:	andeq	lr, r0, #536576	; 0x83000
   2f26c:	eorsmi	r4, r2, r7, lsl #8
   2f270:	strtne	pc, [r2], -r6, asr #4
   2f274:			; <UNDEFINED> instruction: 0xf6c6405a
   2f278:	strmi	r5, [sl], #-1693	; 0xfffff963
   2f27c:	bl	556b4 <quoting_style_vals@@Base+0x24b0>
   2f280:	strmi	r4, [lr], #-690	; 0xfffffd4e
   2f284:	smlabbeq	r2, r0, sl, lr
   2f288:	andmi	r4, fp, r6, lsl r4
   2f28c:			; <UNDEFINED> instruction: 0xf6434043
   2f290:	ldrmi	r0, [ip], #12
   2f294:	rscpl	pc, r5, pc, asr #13
   2f298:	blls	6c03e0 <rpl_re_syntax_options@@Base+0x652900>
   2f29c:			; <UNDEFINED> instruction: 0x3c3ceb02
   2f2a0:	smlabbeq	ip, r1, sl, lr
   2f2a4:	andeq	lr, ip, #532480	; 0x82000
   2f2a8:	strbtmi	r4, [r0], #-1137	; 0xfffffb8f
   2f2ac:			; <UNDEFINED> instruction: 0xf64c18eb
   2f2b0:	bl	34ed5c <rpl_re_syntax_options@@Base+0x2e127c>
   2f2b4:			; <UNDEFINED> instruction: 0xf6c47131
   2f2b8:	ldrdmi	r3, [sl], #-238	; 0xffffff12
   2f2bc:			; <UNDEFINED> instruction: 0x0c01ea8c
   2f2c0:	strmi	r4, [fp], #-1082	; 0xfffffbc6
   2f2c4:	bl	96ee8 <rpl_re_syntax_options@@Base+0x29408>
   2f2c8:	b	fe343c98 <rpl_re_syntax_options@@Base+0xfe2d61b8>
   2f2cc:	subsmi	r0, r1, r2, lsl #24
   2f2d0:	ldrtmi	r4, [lr], #1204	; 0x4b4
   2f2d4:			; <UNDEFINED> instruction: 0xf6444496
   2f2d8:	bl	bd060 <rpl_re_syntax_options@@Base+0x4f580>
   2f2dc:			; <UNDEFINED> instruction: 0xf2cf4c3c
   2f2e0:	b	fe0891d4 <rpl_re_syntax_options@@Base+0xfe01b6f4>
   2f2e4:	b	fe0af71c <rpl_re_syntax_options@@Base+0xfe041c3c>
   2f2e8:	strmi	r0, [r1], #-524	; 0xfffffdf4
   2f2ec:	strbtmi	r4, [r7], #-1119	; 0xfffffba1
   2f2f0:	bl	355334 <rpl_re_syntax_options@@Base+0x2e7854>
   2f2f4:			; <UNDEFINED> instruction: 0xf64b2171
   2f2f8:	submi	r4, sl, r0, ror r6
   2f2fc:			; <UNDEFINED> instruction: 0x0c01ea8c
   2f300:			; <UNDEFINED> instruction: 0xf6cb441a
   2f304:	strmi	r6, [r6], #-1727	; 0xfffff941
   2f308:	bl	95f44 <rpl_re_syntax_options@@Base+0x28464>
   2f30c:	strmi	r7, [lr], #-562	; 0xfffffdce
   2f310:			; <UNDEFINED> instruction: 0x0c02ea8c
   2f314:	ldrbtmi	r4, [r4], #81	; 0x51
   2f318:	strne	pc, [r0, #1440]	; 0x5a0
   2f31c:	sbcvs	pc, r6, r7, asr #12
   2f320:	addseq	pc, fp, r2, asr #13
   2f324:			; <UNDEFINED> instruction: 0x5c7ceb02
   2f328:	b	fe080390 <rpl_re_syntax_options@@Base+0xfe0128b0>
   2f32c:	ldrmi	r0, [r0], #-268	; 0xfffffef4
   2f330:	b	fe0c041c <rpl_re_syntax_options@@Base+0xfe05293c>
   2f334:	blls	12fb6c <rpl_re_syntax_options@@Base+0xc208c>
   2f338:	cdpvc	2, 15, cr15, cr10, cr2, {2}
   2f33c:	teqmi	r1, ip, lsl #22
   2f340:	cdpcs	6, 10, cr15, cr1, cr14, {6}
   2f344:	ldrmi	r4, [lr], #74	; 0x4a
   2f348:	strbtmi	r4, [r6], #1074	; 0x432
   2f34c:			; <UNDEFINED> instruction: 0x0c01ea8c
   2f350:	bl	96f70 <rpl_re_syntax_options@@Base+0x29490>
   2f354:	vqsub.s8	q9, <illegal reg q1.5>, q9
   2f358:	b	fe330174 <rpl_re_syntax_options@@Base+0xfe2c2694>
   2f35c:	vmull.s8	q8, d13, d2
   2f360:	strmi	r4, [r4], #1007	; 0x3ef
   2f364:	strmi	r4, [fp], #-1083	; 0xfffffbc5
   2f368:	bl	bf4b4 <rpl_re_syntax_options@@Base+0x519d4>
   2f36c:	stmdals	r9, {r2, r3, r4, r5, sl, fp, ip, sp, lr}
   2f370:	smlabbeq	ip, r1, sl, lr
   2f374:	strpl	pc, [r5, -r1, asr #12]
   2f378:	vmvn.i32	q10, #65536	; 0x00010000
   2f37c:	strmi	r4, [r7], #-1928	; 0xfffff878
   2f380:	bl	3553b4 <rpl_re_syntax_options@@Base+0x2e78d4>
   2f384:	ldrmi	r5, [r7], #-369	; 0xfffffe8f
   2f388:	andeq	lr, ip, #532480	; 0x82000
   2f38c:	ldrteq	pc, [r9], -sp, asr #4	; <UNPREDICTABLE>
   2f390:			; <UNDEFINED> instruction: 0xf6cd404a
   2f394:	ldrmi	r1, [sl], #-1748	; 0xfffff92c
   2f398:	strbtmi	r4, [r6], #-1030	; 0xfffffbfa
   2f39c:			; <UNDEFINED> instruction: 0x0c01ea8c
   2f3a0:	eorsmi	lr, r2, #1024	; 0x400
   2f3a4:	rscne	pc, r5, r9, asr #12
   2f3a8:			; <UNDEFINED> instruction: 0x0c02ea8c
   2f3ac:	sbcsvs	pc, fp, lr, asr #5
   2f3b0:	strbmi	r4, [r8], #-1212	; 0xfffffb44
   2f3b4:	subsmi	r4, r1, r8, lsl #8
   2f3b8:			; <UNDEFINED> instruction: 0x2c7ceb02
   2f3bc:	cdpmi	6, 15, cr15, cr8, cr7, {2}
   2f3c0:	smlabbeq	ip, r1, sl, lr
   2f3c4:	cdpvc	6, 10, cr15, cr2, cr1, {6}
   2f3c8:	strbmi	r4, [r6], #1073	; 0x431
   2f3cc:	b	fe0c062c <rpl_re_syntax_options@@Base+0xfe052b4c>
   2f3d0:	bl	32fc08 <rpl_re_syntax_options@@Base+0x2c2128>
   2f3d4:	svcls	0x00057131
   2f3d8:	vhadd.s8	q10, <illegal reg q2.5>, q5
   2f3dc:	strmi	r6, [r2], #-869	; 0xfffffc9b
   2f3e0:			; <UNDEFINED> instruction: 0x43acf2cc
   2f3e4:	cfmvdhrls	mvd4, r4
   2f3e8:	rsbspl	lr, r2, #1024	; 0x400
   2f3ec:	b	fe340580 <rpl_re_syntax_options@@Base+0xfe2d2aa0>
   2f3f0:			; <UNDEFINED> instruction: 0xf2420c01
   2f3f4:	b	fe33910c <rpl_re_syntax_options@@Base+0xfe2cb62c>
   2f3f8:	vmull.s8	q8, d15, d2
   2f3fc:	ldrbtmi	r4, [r4], #1833	; 0x729
   2f400:	strmi	r4, [pc], #-1079	; 2f408 <ASN1_STRING_length@plt+0x28ba0>
   2f404:	bl	bf550 <rpl_re_syntax_options@@Base+0x51a70>
   2f408:			; <UNDEFINED> instruction: 0xf64f4c3c
   2f40c:	b	fe08ce70 <rpl_re_syntax_options@@Base+0xfe01f390>
   2f410:	vaddw.s8	q8, q2, d12
   2f414:	strmi	r3, [fp], #-1578	; 0xfffff9d6
   2f418:	ldrmi	r4, [r6], #-1118	; 0xfffffba2
   2f41c:	adccc	pc, r7, r2, asr #4
   2f420:	cmncs	r3, #12, 22	; 0x3000
   2f424:	addscc	pc, r4, sl, asr #13
   2f428:	andeq	lr, r2, #405504	; 0x63000
   2f42c:	b	fe0c0574 <rpl_re_syntax_options@@Base+0xfe052a94>
   2f430:	strbtmi	r0, [r0], #-524	; 0xfffffdf4
   2f434:	stmdbls	r8, {r0, r1, r2, r4, sl, lr}
   2f438:	beq	eabd68 <rpl_re_syntax_options@@Base+0xe3e288>
   2f43c:	bmi	fe52cf80 <rpl_re_syntax_options@@Base+0xfe4bf4a0>
   2f440:	ldrvs	lr, [r7, r3, lsl #22]!
   2f444:	b	1a00674 <rpl_re_syntax_options@@Base+0x1992b94>
   2f448:	ldrmi	r0, [sl], #3084	; 0xc0c
   2f44c:			; <UNDEFINED> instruction: 0x0c03ea8c
   2f450:	bicne	pc, r3, r5, asr #12
   2f454:	vmls.i<illegal width 8>	d20, d6, d2[5]
   2f458:	strbmi	r5, [r9], #-347	; 0xfffffea5
   2f45c:	blmi	fe4ecd94 <rpl_re_syntax_options@@Base+0xfe47f2b4>
   2f460:	ldrtpl	lr, [r6], r7, lsl #22
   2f464:	stmdbeq	r7, {r0, r8, r9, fp, sp, lr, pc}
   2f468:	movweq	lr, #14950	; 0x3a66
   2f46c:	rsbsmi	r9, fp, r6, lsl #18
   2f470:	blvc	36cf98 <rpl_re_syntax_options@@Base+0x2ff4b8>
   2f474:	strmi	r4, [fp], #1048	; 0x418
   2f478:			; <UNDEFINED> instruction: 0xf6a544b3
   2f47c:	bl	1bca90 <rpl_re_syntax_options@@Base+0x14efb0>
   2f480:	stmdbls	r0, {r4, r5, r6, lr}
   2f484:	streq	lr, [r7, -r0, ror #20]
   2f488:	rsbsmi	r4, r7, r5, lsl #8
   2f48c:	cdppl	6, 13, cr15, cr1, cr5, {2}
   2f490:			; <UNDEFINED> instruction: 0xf2c844ba
   2f494:	strmi	r5, [lr], #3716	; 0xe84
   2f498:	bl	55cc8 <quoting_style_vals@@Base+0x2ac4>
   2f49c:	blls	27a08c <rpl_re_syntax_options@@Base+0x20c5ac>
   2f4a0:	streq	lr, [r6], -sl, ror #20
   2f4a4:	ldrdmi	r4, [r6], #-70	; 0xffffffba
   2f4a8:	cmpvs	pc, r7, asr #12	; <UNPREDICTABLE>
   2f4ac:			; <UNDEFINED> instruction: 0xf6c644b1
   2f4b0:	ldrmi	r7, [r1], #-424	; 0xfffffe58
   2f4b4:	lfmcc	f7, 1, [r4], {68}	; 0x44
   2f4b8:	ldmibvs	r9!, {r1, r3, r8, r9, fp, sp, lr, pc}
   2f4bc:	sfmcc	f7, 1, [r1], {202}	; 0xca
   2f4c0:	andeq	lr, r0, r9, ror #20
   2f4c4:	b	fe0405f0 <rpl_re_syntax_options@@Base+0xfdfd2b10>
   2f4c8:	ldrmi	r0, [ip], #10
   2f4cc:	blls	2006e0 <rpl_re_syntax_options@@Base+0x192c00>
   2f4d0:	vceq.f32	d25, d14, d13
   2f4d4:	bl	28805c <rpl_re_syntax_options@@Base+0x21a57c>
   2f4d8:			; <UNDEFINED> instruction: 0x91005bbb
   2f4dc:	beq	2e9e90 <rpl_re_syntax_options@@Base+0x27c3b0>
   2f4e0:	b	fe2d5918 <rpl_re_syntax_options@@Base+0xfe267e38>
   2f4e4:			; <UNDEFINED> instruction: 0xf6cf0a09
   2f4e8:	ldrbmi	r6, [r5], #-556	; 0xfffffdd4
   2f4ec:	strvs	pc, [r2, r7, asr #12]
   2f4f0:	ldrbvc	pc, [r3, -pc, asr #5]	; <UNPREDICTABLE>
   2f4f4:	bl	315510 <rpl_re_syntax_options@@Base+0x2a7a30>
   2f4f8:	strbmi	r4, [r2], #-1397	; 0xfffffa8b
   2f4fc:	stmdbeq	r9, {r0, r2, r5, r6, r9, fp, sp, lr, pc}
   2f500:	b	fe280584 <rpl_re_syntax_options@@Base+0xfe212aa4>
   2f504:	vmla.i8	d16, d1, d11
   2f508:	ldrbtmi	r1, [r1], #2209	; 0x8a1
   2f50c:	stmdavs	r8, {r2, r6, r7, r9, sl, ip, sp, lr, pc}
   2f510:	teqcs	r5, #-268435452	; 0xf0000004	; <UNPREDICTABLE>
   2f514:	teqpl	sl, #212860928	; 0xcb00000	; <UNPREDICTABLE>
   2f518:	strmi	r4, [fp], #-1200	; 0xfffffb50
   2f51c:	ldrtcs	pc, [fp], sp, asr #4	; <UNPREDICTABLE>
   2f520:			; <UNDEFINED> instruction: 0xf6c2990b
   2f524:	bl	179088 <rpl_re_syntax_options@@Base+0x10b5a8>
   2f528:	strmi	r2, [r6], #-2553	; 0xfffff607
   2f52c:	addscc	pc, r1, sp, asr #4
   2f530:	addcc	pc, r6, lr, asr #13
   2f534:	strmi	r4, [r8], #-1114	; 0xfffffba6
   2f538:	bleq	329ee4 <rpl_re_syntax_options@@Base+0x2bc404>
   2f53c:	b	fe315944 <rpl_re_syntax_options@@Base+0xfe2a7e64>
   2f540:	strtmi	r0, [ip], #2821	; 0xb05
   2f544:	strmi	r4, [fp], #1224	; 0x4c8
   2f548:	bl	295988 <rpl_re_syntax_options@@Base+0x227ea8>
   2f54c:	b	1b0a440 <rpl_re_syntax_options@@Base+0x1a9c960>
   2f550:	ldrbmi	r0, [pc], #-1285	; 2f558 <ASN1_STRING_length@plt+0x28cf0>
   2f554:	streq	lr, [r9, #-2693]	; 0xfffff57b
   2f558:	bls	805b4 <rpl_re_syntax_options@@Base+0x12ad4>
   2f55c:	ldrpl	lr, [r5, #2827]!	; 0xb0b
   2f560:	stmdbeq	r9, {r0, r2, r5, r6, r9, fp, sp, lr, pc}
   2f564:	b	fe280618 <rpl_re_syntax_options@@Base+0xfe212b38>
   2f568:	strbtmi	r0, [r1], #2315	; 0x90b
   2f56c:	ldmdbmi	r9!, {r0, r2, r8, r9, fp, sp, lr, pc}^
   2f570:	bleq	329f1c <rpl_re_syntax_options@@Base+0x2bc43c>
   2f574:	b	fe3006b4 <rpl_re_syntax_options@@Base+0xfe292bd4>
   2f578:	strbmi	r0, [r3], #2821	; 0xb05
   2f57c:	blcs	fff2a1a8 <rpl_re_syntax_options@@Base+0xffebc6c8>
   2f580:	streq	lr, [r5, #-2667]	; 0xfffff595
   2f584:	b	fe1806ec <rpl_re_syntax_options@@Base+0xfe112c0c>
   2f588:	ldrtmi	r0, [sp], #-1289	; 0xfffffaf7
   2f58c:	bl	3171a0 <rpl_re_syntax_options@@Base+0x2a96c0>
   2f590:	b	1988c6c <rpl_re_syntax_options@@Base+0x191b18c>
   2f594:	strtmi	r0, [r9], #-2313	; 0xfffff6f7
   2f598:	stmdbeq	fp, {r0, r3, r7, r9, fp, sp, lr, pc}
   2f59c:	strbmi	r9, [fp], #-270	; 0xfffffef2
   2f5a0:			; <UNDEFINED> instruction: 0x53b3eb05
   2f5a4:	bleq	329f38 <rpl_re_syntax_options@@Base+0x2bc458>
   2f5a8:	b	fe2f5994 <rpl_re_syntax_options@@Base+0xfe287eb4>
   2f5ac:	tstls	r3, r5, lsl #22
   2f5b0:	stmdbls	r2, {r1, r2, r3, r4, r6, sl, lr}
   2f5b4:	ldrbtmi	lr, [r6], -r3, lsl #22
   2f5b8:	streq	lr, [r5, #-2662]	; 0xfffff59a
   2f5bc:	subsmi	r4, sp, r1, lsr r4
   2f5c0:	strmi	r9, [r5], #-258	; 0xfffffefe
   2f5c4:	ldrbcs	lr, [r5, #2822]!	; 0xb06
   2f5c8:	movwls	r1, #6483	; 0x1953
   2f5cc:	adcmi	r9, r3, #17408	; 0x4400
   2f5d0:	cfldrdge	mvd15, [sp], {127}	; 0x7f
   2f5d4:	stmdbls	lr, {r0, r1, r3, r4, r8, r9, fp, ip, pc}
   2f5d8:	andsvs	r9, r9, r3, lsl #20
   2f5dc:	sbcsvs	r9, sl, r1, lsl #18
   2f5e0:	stmdbls	r2, {r0, r3, r4, r6, sp, lr}
   2f5e4:	mulslt	sp, r9, r0
   2f5e8:	svchi	0x00f0e8bd
   2f5ec:	mvnsmi	lr, sp, lsr #18
   2f5f0:	stmibvs	r0, {r2, r9, sl, lr}
   2f5f4:	stmdbvs	r3!, {r0, r2, r3, r9, sl, lr}
   2f5f8:	ldmdaeq	ip, {r2, r8, ip, sp, lr, pc}
   2f5fc:			; <UNDEFINED> instruction: 0xf8d42838
   2f600:	svclt	0x0035e014
   2f604:	strcs	r2, [r0, r0, asr #14]
   2f608:	rsbscs	r2, r8, #56, 4	; 0x80000003
   2f60c:	tstcs	pc, r5, lsr pc	; <UNPREDICTABLE>
   2f610:			; <UNDEFINED> instruction: 0xf04f211f
   2f614:			; <UNDEFINED> instruction: 0xf04f0c0e
   2f618:	ldmdane	fp, {r1, r2, r3, r4, sl, fp}
   2f61c:	vstmiaeq	ip, {d14-d15}
   2f620:			; <UNDEFINED> instruction: 0xf10ebf28
   2f624:	bl	132e30 <rpl_re_syntax_options@@Base+0xc5350>
   2f628:	b	13efc34 <rpl_re_syntax_options@@Base+0x1382154>
   2f62c:			; <UNDEFINED> instruction: 0x61237653
   2f630:			; <UNDEFINED> instruction: 0xf8c4bf28
   2f634:	b	11e768c <rpl_re_syntax_options@@Base+0x1179bac>
   2f638:	sbcseq	r0, fp, lr, asr #13
   2f63c:	andscc	pc, ip, ip, asr #17
   2f640:	bne	4c7d80 <rpl_re_syntax_options@@Base+0x45a2a0>
   2f644:	strbmi	r4, [r0], #-2311	; 0xfffff6f9
   2f648:			; <UNDEFINED> instruction: 0xf7d64479
   2f64c:			; <UNDEFINED> instruction: 0x4639ed9c
   2f650:	strtmi	r4, [r2], -r0, asr #12
   2f654:	blx	ff26d65a <rpl_re_syntax_options@@Base+0xff1ffb7a>
   2f658:	strtmi	r4, [r0], -r9, lsr #12
   2f65c:	ldrhmi	lr, [r0, #141]!	; 0x8d
   2f660:	bllt	feded664 <rpl_re_syntax_options@@Base+0xfed7fb84>
   2f664:	andeq	r3, r2, ip, asr sl
   2f668:	mvnsmi	lr, #737280	; 0xb4000
   2f66c:	ldmibvs	r7, {r0, r2, r4, r9, sl, lr}
   2f670:	strmi	r4, [lr], -r4, lsl #12
   2f674:	cmple	lr, r0, lsl #30
   2f678:	stmdble	r5, {r0, r1, r2, r3, r4, r5, r9, sl, fp, sp}^
   2f67c:	eorsle	r0, sl, r3, lsr #15
   2f680:			; <UNDEFINED> instruction: 0xf1052e40
   2f684:	rsbsle	r0, ip, ip, lsl r7
   2f688:	stmdbeq	r1, {r1, r2, r5, r7, r8, ip, sp, lr, pc}^
   2f68c:	ldmibne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   2f690:	stmdaeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   2f694:	stmne	r8, {r2, r8, r9, fp, sp, lr, pc}
   2f698:	sqteqs	f7, f4
   2f69c:	ldrtmi	r4, [r8], -r3, lsr #12
   2f6a0:	ldrdgt	pc, [r0], -r3
   2f6a4:			; <UNDEFINED> instruction: 0xf8533310
   2f6a8:	andscc	r4, r0, ip, lsl #24
   2f6ac:	stcne	8, cr15, [r8], {83}	; 0x53
   2f6b0:	stccs	8, cr15, [r4], {83}	; 0x53
   2f6b4:			; <UNDEFINED> instruction: 0xf8404573
   2f6b8:			; <UNDEFINED> instruction: 0xf840cc10
   2f6bc:			; <UNDEFINED> instruction: 0xf8404c0c
   2f6c0:			; <UNDEFINED> instruction: 0xf8401c08
   2f6c4:	mvnle	r2, r4, lsl #24
   2f6c8:	cmpcs	r0, sl, lsr #12
   2f6cc:			; <UNDEFINED> instruction: 0x461c4638
   2f6d0:	blx	fe2ed6d6 <rpl_re_syntax_options@@Base+0xfe27fbf6>
   2f6d4:	bicsle	r4, pc, r4, asr #10
   2f6d8:	bl	fe9befe0 <rpl_re_syntax_options@@Base+0xfe951500>
   2f6dc:	stmibvs	ip!, {r0, r3, r7, r9, sl, ip}
   2f6e0:	ldrtmi	r4, [r2], -r1, asr #12
   2f6e4:	ldrtmi	r1, [r4], #-2360	; 0xfffff6c8
   2f6e8:	stcl	7, cr15, [ip, #-856]	; 0xfffffca8
   2f6ec:	stmdale	r8!, {r0, r1, r2, r3, r4, r5, sl, fp, sp}
   2f6f0:	pop	{r2, r3, r5, r7, r8, sp, lr}
   2f6f4:			; <UNDEFINED> instruction: 0xf02683f8
   2f6f8:			; <UNDEFINED> instruction: 0x4620013f
   2f6fc:			; <UNDEFINED> instruction: 0xf006462a
   2f700:	strmi	r0, [ip], #-1599	; 0xfffff9c1
   2f704:	blx	1c6d70a <rpl_re_syntax_options@@Base+0x1bffc2a>
   2f708:	ldreq	pc, [ip, -r5, lsl #2]
   2f70c:	cfmadd32cs	mvax5, mvfx4, mvfx0, mvfx0
   2f710:	pop	{r0, r2, r5, r6, r7, r8, ip, lr, pc}
   2f714:			; <UNDEFINED> instruction: 0xf1c783f8
   2f718:			; <UNDEFINED> instruction: 0xf1020880
   2f71c:	strmi	r0, [r8, #2332]	; 0x91c
   2f720:	andeq	lr, r7, r9, lsl #22
   2f724:	strmi	fp, [r8], r8, lsr #30
   2f728:	strbmi	r4, [r2], -r1, lsr #12
   2f72c:	stc	7, cr15, [sl, #-856]!	; 0xfffffca8
   2f730:	strbmi	r6, [r1], #-2473	; 0xfffff657
   2f734:	stmdbcs	r0, {r0, r3, r5, r7, r8, sp, lr}^
   2f738:	strbmi	sp, [r4], #-2064	; 0xfffff7f0
   2f73c:	streq	lr, [r8], -r6, lsr #23
   2f740:	mcrrcc	7, 9, lr, r0, cr10
   2f744:	ldrtmi	r4, [r8], -sl, lsr #12
   2f748:			; <UNDEFINED> instruction: 0xf7ff2140
   2f74c:			; <UNDEFINED> instruction: 0xf105fb4d
   2f750:			; <UNDEFINED> instruction: 0x4638015c
   2f754:			; <UNDEFINED> instruction: 0xf7d64622
   2f758:	bfi	lr, r6, (invalid: 26:9)
   2f75c:	strbmi	r4, [r8], -sl, lsr #12
   2f760:	teqeq	pc, r1, lsr #32	; <UNPREDICTABLE>
   2f764:	blx	106d76a <rpl_re_syntax_options@@Base+0xfffc8a>
   2f768:	bl	209e18 <rpl_re_syntax_options@@Base+0x19c338>
   2f76c:	strbmi	r0, [r8], -r8, lsl #2
   2f770:	teqeq	pc, r1, lsr #32	; <UNPREDICTABLE>
   2f774:	eorseq	pc, pc, #2
   2f778:			; <UNDEFINED> instruction: 0x61aa4449
   2f77c:	stc	7, cr15, [r2, #-856]	; 0xfffffca8
   2f780:	ssatmi	lr, #1, fp, asr #15
   2f784:	svclt	0x0000e7ab
   2f788:			; <UNDEFINED> instruction: 0x4615b530
   2f78c:	adclt	r4, r9, sl, lsl sl
   2f790:	ldrbtmi	r4, [sl], #-2842	; 0xfffff4e6
   2f794:	ldmpl	r3, {r2, r3, r5, r6, r9, sl, lr}^
   2f798:	ldmdavs	fp, {r1, r5, r9, sl, lr}
   2f79c:			; <UNDEFINED> instruction: 0xf04f9327
   2f7a0:	vcgt.s8	d16, d2, d0
   2f7a4:	vsubw.s8	<illegal reg q9.5>, q3, d1
   2f7a8:	movwls	r7, #837	; 0x345
   2f7ac:	orrcc	pc, r9, #77594624	; 0x4a00000
   2f7b0:	bicvc	pc, sp, #216006656	; 0xce00000
   2f7b4:			; <UNDEFINED> instruction: 0xf64d9301
   2f7b8:			; <UNDEFINED> instruction: 0xf6c943fe
   2f7bc:	movwls	r0, #9146	; 0x23ba
   2f7c0:	cmnmi	r6, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   2f7c4:	teqeq	r2, #268435468	; 0x1000000c	; <UNPREDICTABLE>
   2f7c8:	movwcs	r9, #771	; 0x303
   2f7cc:	movwcc	lr, #18893	; 0x49cd
   2f7d0:			; <UNDEFINED> instruction: 0xf7ff9306
   2f7d4:	strtmi	pc, [r9], -r9, asr #30
   2f7d8:			; <UNDEFINED> instruction: 0xf7ff4620
   2f7dc:	bmi	26f400 <rpl_re_syntax_options@@Base+0x201920>
   2f7e0:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   2f7e4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   2f7e8:	subsmi	r9, sl, r7, lsr #22
   2f7ec:	eorlt	sp, r9, r1, lsl #2
   2f7f0:			; <UNDEFINED> instruction: 0xf7d6bd30
   2f7f4:	svclt	0x0000ee1c
   2f7f8:	andeq	r6, r3, lr, asr #6
   2f7fc:	andeq	r0, r0, ip, asr #9
   2f800:	strdeq	r6, [r3], -lr
   2f804:	blmi	dc20e0 <rpl_re_syntax_options@@Base+0xd54600>
   2f808:	push	{r1, r3, r4, r5, r6, sl, lr}
   2f80c:			; <UNDEFINED> instruction: 0x460541f0
   2f810:	ldrdlt	r5, [r8], r3	; <UNPREDICTABLE>
   2f814:	subeq	pc, r8, r8, asr #4
   2f818:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
   2f81c:			; <UNDEFINED> instruction: 0xf04f9327
   2f820:			; <UNDEFINED> instruction: 0xf7d60300
   2f824:	stmdacs	r0, {r1, r2, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   2f828:			; <UNDEFINED> instruction: 0x4606d055
   2f82c:	vmax.s8	q10, q9, q12
   2f830:	vsubw.s8	<illegal reg q9.5>, q3, d1
   2f834:	movwls	r7, #837	; 0x345
   2f838:	orrcc	pc, r9, #77594624	; 0x4a00000
   2f83c:	bicvc	pc, sp, #216006656	; 0xce00000
   2f840:			; <UNDEFINED> instruction: 0xf64d9301
   2f844:			; <UNDEFINED> instruction: 0xf6c943fe
   2f848:	movwls	r0, #9146	; 0x23ba
   2f84c:	cmnmi	r6, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   2f850:	teqeq	r2, #268435468	; 0x1000000c	; <UNPREDICTABLE>
   2f854:	movwcs	r9, #771	; 0x303
   2f858:	movwcc	lr, #18893	; 0x49cd
   2f85c:	strcs	r9, [r0], #-774	; 0xfffffcfa
   2f860:			; <UNDEFINED> instruction: 0xf5c4e00b
   2f864:	ldmdbne	r0!, {r9, lr}
   2f868:	tstcs	r1, fp, lsr #12
   2f86c:	b	13ed7cc <rpl_re_syntax_options@@Base+0x137fcec>
   2f870:			; <UNDEFINED> instruction: 0xf5b44404
   2f874:	andsle	r4, r8, r0, lsl #30
   2f878:	stmdavs	fp!, {r3, r5, r6, r7, r8, ip, sp, pc}
   2f87c:	ldrble	r0, [r0, #1754]!	; 0x6da
   2f880:	bllt	14123c <rpl_re_syntax_options@@Base+0xd375c>
   2f884:			; <UNDEFINED> instruction: 0x46284639
   2f888:	mrc2	7, 5, pc, cr0, cr15, {7}
   2f88c:			; <UNDEFINED> instruction: 0xf7d64630
   2f890:	andcs	lr, r0, r0, lsr #23
   2f894:	blmi	4c20e8 <rpl_re_syntax_options@@Base+0x454608>
   2f898:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   2f89c:	blls	a0990c <rpl_re_syntax_options@@Base+0x99be2c>
   2f8a0:	tstle	r6, sl, asr r0
   2f8a4:	pop	{r3, r5, ip, sp, pc}
   2f8a8:			; <UNDEFINED> instruction: 0x462181f0
   2f8ac:	ldrtmi	r4, [r0], -r2, asr #12
   2f8b0:	blx	fe6ed8b4 <rpl_re_syntax_options@@Base+0xfe67fdd4>
   2f8b4:	stmdavs	fp!, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   2f8b8:	strble	r0, [r1, #1691]!	; 0x69b
   2f8bc:			; <UNDEFINED> instruction: 0xf7d64630
   2f8c0:	andcs	lr, r1, r8, lsl #23
   2f8c4:	strtmi	lr, [r1], -r6, ror #15
   2f8c8:			; <UNDEFINED> instruction: 0x462a4630
   2f8cc:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   2f8d0:			; <UNDEFINED> instruction: 0xf7d6e7d8
   2f8d4:	andcs	lr, r1, ip, lsr #27
   2f8d8:	svclt	0x0000e7dc
   2f8dc:	ldrdeq	r6, [r3], -r8
   2f8e0:	andeq	r0, r0, ip, asr #9
   2f8e4:	andeq	r6, r3, r8, asr #4
   2f8e8:	andcc	pc, r1, #536870916	; 0x20000004
   2f8ec:	orrcc	pc, r9, #77594624	; 0x4a00000
   2f8f0:	subvc	pc, r5, #1610612748	; 0x6000000c
   2f8f4:	bicvc	pc, sp, #216006656	; 0xce00000
   2f8f8:			; <UNDEFINED> instruction: 0xf64d6002
   2f8fc:	strdvs	r4, [r3], #-46	; 0xffffffd2
   2f900:	adcseq	pc, sl, #210763776	; 0xc900000
   2f904:	cmnmi	r6, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   2f908:	vaddl.s8	q11, d17, d2
   2f90c:	vcge.s8	d16, d14, d18
   2f910:	strdvs	r1, [r3], #32
   2f914:	sbcscc	pc, r2, #204, 4	; 0xc000000c
   2f918:	mrsvs	r2, LR_svc
   2f91c:	movwcc	lr, #22976	; 0x59c0
   2f920:	ldrbmi	r6, [r0, -r3, asr #3]!
   2f924:	strmi	r6, [r3], -r2, lsl #16
   2f928:	blt	4c1150 <rpl_re_syntax_options@@Base+0x453670>
   2f92c:	ldmdavs	sl, {r1, r3, sp, lr}^
   2f930:	subvs	fp, sl, r2, lsl sl
   2f934:	blt	4c9ba4 <rpl_re_syntax_options@@Base+0x45c0c4>
   2f938:	ldmvs	sl, {r1, r3, r7, sp, lr}^
   2f93c:	sbcvs	fp, sl, r2, lsl sl
   2f940:	blt	709db4 <rpl_re_syntax_options@@Base+0x69c2d4>
   2f944:	ldrbmi	r6, [r0, -fp, lsl #2]!
   2f948:			; <UNDEFINED> instruction: 0xc09cf8df
   2f94c:	movweq	pc, #12321	; 0x3021	; <UNPREDICTABLE>
   2f950:	svcmi	0x00f0e92d
   2f954:	svcmi	0x0025b0b1
   2f958:	andsls	r4, fp, #252, 8	; 0xfc000000
   2f95c:	ldmdbvs	r2, {r1, r2, r4, r9, sl, lr}^
   2f960:	andvc	pc, r7, ip, asr r8	; <UNPREDICTABLE>
   2f964:	bl	35ab4 <ASN1_STRING_length@plt+0x2f24c>
   2f968:	ldmdavs	pc!, {r0, r1, r8}	; <UNPREDICTABLE>
   2f96c:			; <UNDEFINED> instruction: 0xf04f972f
   2f970:	cmnvs	r2, r0, lsl #14
   2f974:	svclt	0x00286832
   2f978:	ldmibvs	r4!, {r0, r8, sl, sp}
   2f97c:	strcs	fp, [r0, #-3896]	; 0xfffff0c8
   2f980:	andsls	r4, r0, #136, 4	; 0x80000008
   2f984:	ldmdavs	r2!, {r2, r3, r5, sl, lr}^
   2f988:	andsls	r6, r5, #180, 2	; 0x2d
   2f98c:	andsls	r6, r1, #11665408	; 0xb20000
   2f990:	andsls	r6, r6, #15859712	; 0xf20000
   2f994:	andsls	r6, sl, #819200	; 0xc8000
   2f998:	ldrhi	pc, [r5, r0, lsl #1]!
   2f99c:			; <UNDEFINED> instruction: 0xf1003b01
   2f9a0:			; <UNDEFINED> instruction: 0xf023027c
   2f9a4:			; <UNDEFINED> instruction: 0xf100033f
   2f9a8:	ldrmi	r0, [r3], #-316	; 0xfffffec4
   2f9ac:			; <UNDEFINED> instruction: 0xf64e9117
   2f9b0:	tstls	ip, #268435466	; 0x1000000a
   2f9b4:	sbcsvs	pc, r9, #207618048	; 0xc600000
   2f9b8:	orrsne	pc, r9, #74448896	; 0x4700000
   2f9bc:			; <UNDEFINED> instruction: 0xf6c59218
   2f9c0:	vcgt.s8	d18, d28, d2
   2f9c4:	movwls	r1, #8918	; 0x22d6
   2f9c8:	rsbcs	pc, r2, #204, 12	; 0xcc00000
   2f9cc:	bicsmi	pc, ip, #78643200	; 0x4b00000
   2f9d0:			; <UNDEFINED> instruction: 0xf6c89201
   2f9d4:	movwls	r7, #795	; 0x31b
   2f9d8:	tstls	sp, #31744	; 0x7c00
   2f9dc:	ldmdbls	sp, {r0, r1, r2, r4, fp, ip, pc}
   2f9e0:	subeq	pc, r0, #160, 2	; 0x28
   2f9e4:	svclt	0x0000e004
   2f9e8:	andeq	r6, r3, r8, lsl #3
   2f9ec:	andeq	r0, r0, ip, asr #9
   2f9f0:	svccc	0x0004f852
   2f9f4:	blt	70043c <rpl_re_syntax_options@@Base+0x69295c>
   2f9f8:	blcc	16db04 <rpl_re_syntax_options@@Base+0x100024>
   2f9fc:			; <UNDEFINED> instruction: 0xf8ddd1f8
   2fa00:	blls	d3bf8 <rpl_re_syntax_options@@Base+0x66118>
   2fa04:	ldcls	8, cr9, [r1, #-104]	; 0xffffff98
   2fa08:	andeq	lr, r3, #9216	; 0x2400
   2fa0c:	strmi	r9, [r2], #-3606	; 0xfffff1ea
   2fa10:	ldmdals	r0, {r0, r2, r4, r8, fp, ip, pc}
   2fa14:	streq	lr, [r6], #-2693	; 0xfffff57b
   2fa18:			; <UNDEFINED> instruction: 0xf8dd400c
   2fa1c:	b	140fc34 <rpl_re_syntax_options@@Base+0x13a2154>
   2fa20:	stmdbls	r0!, {r0, r4, r5, r7, r9, sl, fp}
   2fa24:	streq	lr, [r5, -lr, lsl #21]
   2fa28:	rscsvs	lr, r0, #2048	; 0x800
   2fa2c:	rsbsmi	r4, r4, r4, lsl #13
   2fa30:	andmi	r4, r7, r4, lsl r4
   2fa34:	ldrmi	r4, [r8], -r2, ror #12
   2fa38:	b	13f5d6c <rpl_re_syntax_options@@Base+0x138828c>
   2fa3c:	ldrtmi	r0, [r3], #-690	; 0xfffffd4e
   2fa40:	strmi	r4, [r4], pc, rrx
   2fa44:	strmi	r4, [r6], -r9, lsr #12
   2fa48:	streq	lr, [r2, #-2702]	; 0xfffff572
   2fa4c:	strbmi	r4, [r0], #-1055	; 0xfffffbe1
   2fa50:	ldrbvs	lr, [r4, r7, lsl #22]!
   2fa54:	eormi	r4, r5, r8, lsl #8
   2fa58:	b	1415ee8 <rpl_re_syntax_options@@Base+0x13a8408>
   2fa5c:	b	fe170d34 <rpl_re_syntax_options@@Base+0xfe103254>
   2fa60:	b	fe0b0ea0 <rpl_re_syntax_options@@Base+0xfe0433c0>
   2fa64:	strmi	r0, [r5], #-772	; 0xfffffcfc
   2fa68:	stmibne	r8, {r0, r1, r3, r4, r5, lr}
   2fa6c:	subsmi	r4, r3, r0, ror r4
   2fa70:	ldrteq	lr, [r7], pc, asr #20
   2fa74:	stmdals	r3!, {r0, r1, sl, lr}
   2fa78:	ldrbvs	lr, [r7, #2821]!	; 0xb05
   2fa7c:	smlabbeq	r6, r4, sl, lr
   2fa80:			; <UNDEFINED> instruction: 0xa090f8dd
   2fa84:	eormi	r4, r9, r0, ror #8
   2fa88:	mvnsvs	lr, #3072	; 0xc00
   2fa8c:	b	13ffc18 <rpl_re_syntax_options@@Base+0x1392138>
   2fa90:	strmi	r0, [r2], #-1461	; 0xfffffa4b
   2fa94:	b	fe1c0ac4 <rpl_re_syntax_options@@Base+0xfe152fe4>
   2fa98:	bl	afab4 <rpl_re_syntax_options@@Base+0x41fd4>
   2fa9c:			; <UNDEFINED> instruction: 0xf8dd61f3
   2faa0:	bl	2dbcf8 <rpl_re_syntax_options@@Base+0x26e218>
   2faa4:	andsmi	r0, r8, ip, lsl #4
   2faa8:			; <UNDEFINED> instruction: 0x03b3ea4f
   2faac:	b	fe040b04 <rpl_re_syntax_options@@Base+0xfdfd3024>
   2fab0:	b	fe1702d0 <rpl_re_syntax_options@@Base+0xfe1027f0>
   2fab4:	bl	2efac8 <rpl_re_syntax_options@@Base+0x281fe8>
   2fab8:	strtmi	r0, [r2], #-1804	; 0xfffff8f4
   2fabc:	b	13ffae4 <rpl_re_syntax_options@@Base+0x1392004>
   2fac0:	bl	b0d8c <rpl_re_syntax_options@@Base+0x432ac>
   2fac4:	ldrtmi	r6, [lr], #-753	; 0xfffffd0f
   2fac8:	smlabbeq	r5, r0, sl, lr
   2facc:	ldrtmi	r9, [r1], #-3878	; 0xfffff0da
   2fad0:	b	fe1172e0 <rpl_re_syntax_options@@Base+0xfe0a9800>
   2fad4:	bl	6faec <rpl_re_syntax_options@@Base+0x200c>
   2fad8:			; <UNDEFINED> instruction: 0x401061f2
   2fadc:	ldrtmi	r4, [r4], #1724	; 0x6bc
   2fae0:	strbtmi	r4, [r5], #-88	; 0xffffffa8
   2fae4:	adcseq	lr, r2, #323584	; 0x4f000
   2fae8:	b	fe140b04 <rpl_re_syntax_options@@Base+0xfe0d3024>
   2faec:	bl	16fafc <rpl_re_syntax_options@@Base+0x10201c>
   2faf0:	stcls	12, cr6, [r7, #-964]!	; 0xfffffc3c
   2faf4:	b	13ffb1c <rpl_re_syntax_options@@Base+0x139203c>
   2faf8:	ldrtmi	r0, [r5], #-433	; 0xfffffe4f
   2fafc:	ldrmi	r4, [sp], #-96	; 0xffffffa0
   2fb00:	movweq	lr, #6786	; 0x1a82
   2fb04:	cfstrsls	mvf4, [r8, #-160]!	; 0xffffff60
   2fb08:	movweq	lr, #51715	; 0xca03
   2fb0c:	ldreq	lr, [ip, pc, asr #20]!
   2fb10:	subsmi	r4, r3, r5, lsr r4
   2fb14:	bl	40bcc <_IO_stdin_used@@Base+0x238c>
   2fb18:	bl	147f10 <rpl_re_syntax_options@@Base+0xda430>
   2fb1c:	stcls	12, cr0, [r9], #-12
   2fb20:	streq	lr, [r7, #-2689]	; 0xfffff57f
   2fb24:	andmi	r4, r5, r3, lsr r6
   2fb28:	ldrtmi	r1, [r2], #-2470	; 0xfffff65a
   2fb2c:	ldrbtvs	lr, [r0], #2828	; 0xb0c
   2fb30:	b	14173e0 <rpl_re_syntax_options@@Base+0x13a9900>
   2fb34:	strhmi	r0, [sp], #-0
   2fb38:	b	fe200b94 <rpl_re_syntax_options@@Base+0xfe1930b4>
   2fb3c:	ldrmi	r0, [lr], #-512	; 0xfffffe00
   2fb40:	ldrtmi	r4, [r1], #-34	; 0xffffffde
   2fb44:	streq	lr, [r7], -r2, lsl #21
   2fb48:			; <UNDEFINED> instruction: 0x03b4ea4f
   2fb4c:	stmdbls	fp!, {r1, r2, r3, sl, lr}
   2fb50:	ldrbvs	lr, [r4, #2821]!	; 0xb05
   2fb54:	streq	lr, [r3], #-2688	; 0xfffff580
   2fb58:	eormi	r9, ip, r2, lsl #20
   2fb5c:	ldrbtvs	lr, [r5], r6, lsl #22
   2fb60:	b	1401598 <rpl_re_syntax_options@@Base+0x1393ab8>
   2fb64:	b	fe130240 <rpl_re_syntax_options@@Base+0xfe0c2760>
   2fb68:	cfstr32ls	mvfx0, [ip], #-0
   2fb6c:			; <UNDEFINED> instruction: 0x46964494
   2fb70:	b	fe100d14 <rpl_re_syntax_options@@Base+0xfe093234>
   2fb74:	strtmi	r0, [r4], r1, lsl #4
   2fb78:	ldrtmi	r4, [sp], #-50	; 0xffffffce
   2fb7c:	svcls	0x00274674
   2fb80:	bl	180f20 <rpl_re_syntax_options@@Base+0x113440>
   2fb84:	strmi	r6, [r6], #1526	; 0x5f6
   2fb88:	andeq	lr, r3, r2, lsl #21
   2fb8c:	adcseq	lr, r6, #323584	; 0x4f000
   2fb90:	streq	lr, [r8], -r9, lsl #21
   2fb94:	rsbsmi	r4, lr, r0, ror r4
   2fb98:	b	fe097854 <rpl_re_syntax_options@@Base+0xfe029d74>
   2fb9c:	bl	333ac <ASN1_STRING_length@plt+0x2cb44>
   2fba0:	ldmdbne	ip!, {r0, r2, r4, r5, r6, r7, sp, lr}
   2fba4:	vmlaeq.f32	s28, s10, s28
   2fba8:	blls	840c20 <rpl_re_syntax_options@@Base+0x7d3140>
   2fbac:	b	fe3c1550 <rpl_re_syntax_options@@Base+0xfe353a70>
   2fbb0:	b	13f33bc <rpl_re_syntax_options@@Base+0x13858dc>
   2fbb4:	strtmi	r0, [r6], #1461	; 0x5b5
   2fbb8:	blls	8c1630 <rpl_re_syntax_options@@Base+0x853b50>
   2fbbc:	rsbsmi	r9, lr, r2, lsl #24
   2fbc0:			; <UNDEFINED> instruction: 0x0c03ea8c
   2fbc4:	b	fe0d6884 <rpl_re_syntax_options@@Base+0xfe068da4>
   2fbc8:	b	13f17e4 <rpl_re_syntax_options@@Base+0x1383d04>
   2fbcc:	ldmdbne	ip, {r4, r5, r7, r8, fp}
   2fbd0:	blls	a3fbf4 <rpl_re_syntax_options@@Base+0x9d2114>
   2fbd4:	smlsdls	r3, r7, r0, r4
   2fbd8:	vmovvs.f64	d30, #14	; 0x40700000  3.750
   2fbdc:	b	fe357898 <rpl_re_syntax_options@@Base+0xfe2e9db8>
   2fbe0:	stmdals	r3!, {r0, r1, r8, r9}
   2fbe4:	rsbsmi	r4, fp, r1, lsr #8
   2fbe8:	b	14177fc <rpl_re_syntax_options@@Base+0x13a9d1c>
   2fbec:			; <UNDEFINED> instruction: 0x960676f6
   2fbf0:	stmdbls	r2, {r0, r1, r2, r3, sl, lr}
   2fbf4:	andeq	lr, r0, r8, lsl #21
   2fbf8:	mvnsvc	lr, #323584	; 0x4f000
   2fbfc:	stmdbls	r9!, {r1, r2, r3, sl, lr}
   2fc00:	ldrmi	r9, [r6], #-773	; 0xfffffcfb
   2fc04:	submi	r9, r8, lr, lsr #22
   2fc08:	b	fe196498 <rpl_re_syntax_options@@Base+0xfe1289b8>
   2fc0c:	subsmi	r0, r8, r9, lsl #8
   2fc10:	b	fe0d68c0 <rpl_re_syntax_options@@Base+0xfe068de0>
   2fc14:	bls	b0044 <rpl_re_syntax_options@@Base+0x42564>
   2fc18:	blls	17fd84 <rpl_re_syntax_options@@Base+0x1122a4>
   2fc1c:	streq	lr, [lr], #-2564	; 0xfffff5fc
   2fc20:	ldrbvs	lr, [lr, r7, lsl #22]!
   2fc24:	ldrmi	r4, [ip], #1684	; 0x694
   2fc28:	b	14168bc <rpl_re_syntax_options@@Base+0x13a8ddc>
   2fc2c:	strhtmi	r0, [ip], #-238	; 0xffffff12
   2fc30:	b	fe100dcc <rpl_re_syntax_options@@Base+0xfe0932ec>
   2fc34:	blls	1b0468 <rpl_re_syntax_options@@Base+0x142988>
   2fc38:	b	fe280d10 <rpl_re_syntax_options@@Base+0xfe213230>
   2fc3c:	eorsmi	r0, lr, lr, lsl #12
   2fc40:	b	13ffdac <rpl_re_syntax_options@@Base+0x13922cc>
   2fc44:	movwls	r7, #13296	; 0x33f0
   2fc48:	b	fe1d68fc <rpl_re_syntax_options@@Base+0xfe168e1c>
   2fc4c:	strtmi	r0, [lr], #-1545	; 0xfffff9f7
   2fc50:	ldrbtvs	lr, [r7], #2820	; 0xb04
   2fc54:	ldmib	sp, {r1, r3, r4, r6, lr}^
   2fc58:	b	1404868 <rpl_re_syntax_options@@Base+0x1396d88>
   2fc5c:	stmdals	r5, {r0, r1, r2, r4, r5, r7, r8, r9, sl}
   2fc60:	blls	9c0cdc <rpl_re_syntax_options@@Base+0x9531fc>
   2fc64:	stmdaeq	r7, {r1, r2, r3, r7, r9, fp, sp, lr, pc}
   2fc68:	mvnsvc	lr, pc, asr #20
   2fc6c:	beq	12a69c <rpl_re_syntax_options@@Base+0xbcbbc>
   2fc70:	b	256928 <rpl_re_syntax_options@@Base+0x1e8e48>
   2fc74:	submi	r0, r2, r4, lsl #16
   2fc78:	beq	12a6a8 <rpl_re_syntax_options@@Base+0xbcbc8>
   2fc7c:	b	fe25688c <rpl_re_syntax_options@@Base+0xfe1e8dac>
   2fc80:	strbmi	r0, [sp], #-2062	; 0xfffff7f2
   2fc84:	vldmiaeq	r4!, {s28-s106}
   2fc88:	bl	80da4 <rpl_re_syntax_options@@Base+0x132c4>
   2fc8c:	blls	9f1ca0 <rpl_re_syntax_options@@Base+0x9841c0>
   2fc90:	ldrbtvs	lr, [r4], r6, lsl #22
   2fc94:	rscsvc	lr, r2, pc, asr #20
   2fc98:	streq	lr, [ip], #-2695	; 0xfffff579
   2fc9c:	eorsmi	r9, r4, r6, lsr #20
   2fca0:	bleq	12a6d4 <rpl_re_syntax_options@@Base+0xbcbf4>
   2fca4:	bl	1968b8 <rpl_re_syntax_options@@Base+0x128dd8>
   2fca8:	strbmi	r6, [r6], #1526	; 0x5f6
   2fcac:	ldrteq	lr, [r6], pc, asr #20
   2fcb0:	b	fe33fea8 <rpl_re_syntax_options@@Base+0xfe2d23c8>
   2fcb4:	b	fe2b1cd4 <rpl_re_syntax_options@@Base+0xfe2441f4>
   2fcb8:	ldrbtmi	r0, [r4], #-2563	; 0xfffff5fd
   2fcbc:	ldrmi	r9, [r1], sp, lsr #22
   2fcc0:	bl	156568 <rpl_re_syntax_options@@Base+0xe8a88>
   2fcc4:	b	fe2490a0 <rpl_re_syntax_options@@Base+0xfe1db5c0>
   2fcc8:	b	13f1ce4 <rpl_re_syntax_options@@Base+0x1384204>
   2fccc:	strls	r0, [r4, #-1461]	; 0xfffffa4b
   2fcd0:	bleq	12a704 <rpl_re_syntax_options@@Base+0xbcc24>
   2fcd4:	b	fe297194 <rpl_re_syntax_options@@Base+0xfe2296b4>
   2fcd8:	blls	6320e8 <rpl_re_syntax_options@@Base+0x5c4608>
   2fcdc:	bvc	ffeea620 <rpl_re_syntax_options@@Base+0xffe7cb40>
   2fce0:	stmdbeq	r5, {r0, r3, r7, r9, fp, sp, lr, pc}
   2fce4:	andls	r9, r8, r7, lsr #26
   2fce8:	bleq	aa71c <rpl_re_syntax_options@@Base+0x3cc3c>
   2fcec:	strmi	r4, [r6], #1694	; 0x69e
   2fcf0:			; <UNDEFINED> instruction: 0x46504477
   2fcf4:	vmlaeq.f64	d14, d3, d10
   2fcf8:	stcls	6, cr4, [r9, #-680]!	; 0xfffffd58
   2fcfc:	svcls	0x000444b8
   2fd00:	blvc	fff2a644 <rpl_re_syntax_options@@Base+0xffebcb64>
   2fd04:	b	fe2d652c <rpl_re_syntax_options@@Base+0xfe268a4c>
   2fd08:	vstmdbls	r8!, {s0-s4}
   2fd0c:			; <UNDEFINED> instruction: 0xf8cd44e6
   2fd10:	ldrbmi	fp, [ip], r8, lsr #32
   2fd14:	stmdbeq	r2, {r0, r3, r7, r9, fp, sp, lr, pc}
   2fd18:	sxtabmi	r4, fp, r7
   2fd1c:	bls	1d71cc <rpl_re_syntax_options@@Base+0x1696ec>
   2fd20:	b	fe2ffec4 <rpl_re_syntax_options@@Base+0xfe2923e4>
   2fd24:	vstrls	d0, [r5, #-20]	; 0xffffffec
   2fd28:	ldmibvc	r9!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   2fd2c:	beq	ea75c <rpl_re_syntax_options@@Base+0x7cc7c>
   2fd30:	bleq	1aa764 <rpl_re_syntax_options@@Base+0x13cc84>
   2fd34:	ldrtmi	r9, [lr], #3369	; 0xd29
   2fd38:	bl	257950 <rpl_re_syntax_options@@Base+0x1e9e70>
   2fd3c:			; <UNDEFINED> instruction: 0x464a68f4
   2fd40:	ldrteq	lr, [r4], #2639	; 0xa4f
   2fd44:	b	fe2d3d70 <rpl_re_syntax_options@@Base+0xfe266290>
   2fd48:	strbmi	r0, [r8], -r0, lsl #20
   2fd4c:	stcls	6, cr4, [fp, #-676]!	; 0xfffffd5c
   2fd50:	mlsmi	r7, ip, r4, r4
   2fd54:	vmovvs.f64	d30, #142	; 0xc0700000 -3.750
   2fd58:	b	fe280ef8 <rpl_re_syntax_options@@Base+0xfe213418>
   2fd5c:	b	fe1f2178 <rpl_re_syntax_options@@Base+0xfe184698>
   2fd60:	stcls	12, cr0, [r4, #-32]	; 0xffffffe0
   2fd64:	ldmeq	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   2fd68:	b	13f60cc <rpl_re_syntax_options@@Base+0x13885ec>
   2fd6c:	bls	2ce95c <rpl_re_syntax_options@@Base+0x260e7c>
   2fd70:	b	fe141048 <rpl_re_syntax_options@@Base+0xfe0d3568>
   2fd74:	ldrtmi	r0, [sp], #-1544	; 0xfffff9f8
   2fd78:	streq	lr, [lr, -r6, lsl #21]
   2fd7c:	bl	357590 <rpl_re_syntax_options@@Base+0x2e9ab0>
   2fd80:	b	fe30b180 <rpl_re_syntax_options@@Base+0xfe29d6a0>
   2fd84:	b	13f2994 <rpl_re_syntax_options@@Base+0x1384eb4>
   2fd88:			; <UNDEFINED> instruction: 0x46520ebe
   2fd8c:	ldmne	r5, {r0, r1, r2, r3, r5, sl, lr}^
   2fd90:	b	fe296640 <rpl_re_syntax_options@@Base+0xfe228b60>
   2fd94:	b	fe2321b4 <rpl_re_syntax_options@@Base+0xfe1c46d4>
   2fd98:	strtmi	r0, [ip], #-1550	; 0xfffff9f2
   2fd9c:	streq	lr, [ip, #-2694]	; 0xfffff57a
   2fda0:			; <UNDEFINED> instruction: 0xf8cd9e2b
   2fda4:			; <UNDEFINED> instruction: 0x4692a034
   2fda8:	b	1416660 <rpl_re_syntax_options@@Base+0x13a8b80>
   2fdac:	b	fe28eda0 <rpl_re_syntax_options@@Base+0xfe2212c0>
   2fdb0:	stmib	sp, {r8, fp}^
   2fdb4:	b	fe2dbde8 <rpl_re_syntax_options@@Base+0xfe26e308>
   2fdb8:	ldrtmi	r0, [r2], -r2, lsl #20
   2fdbc:	b	fe2d7678 <rpl_re_syntax_options@@Base+0xfe269b98>
   2fdc0:	stmdals	r8, {r0, r9, fp}
   2fdc4:	subsmi	r4, r6, r5, lsr #8
   2fdc8:	submi	r9, r6, sp, lsl #20
   2fdcc:	b	fe2d6e00 <rpl_re_syntax_options@@Base+0xfe269320>
   2fdd0:	bls	2f25e0 <rpl_re_syntax_options@@Base+0x284b00>
   2fdd4:	bleq	12a9ec <rpl_re_syntax_options@@Base+0xbcf0c>
   2fdd8:	ldrbvs	lr, [ip, r7, lsl #22]!
   2fddc:	bls	b3ff3c <rpl_re_syntax_options@@Base+0xad245c>
   2fde0:	bvc	ffeea724 <rpl_re_syntax_options@@Base+0xffe7cc44>
   2fde4:	b	140114c <rpl_re_syntax_options@@Base+0x139366c>
   2fde8:	b	140d9c8 <rpl_re_syntax_options@@Base+0x139fee8>
   2fdec:			; <UNDEFINED> instruction: 0x46500cbc
   2fdf0:	bls	bc1840 <rpl_re_syntax_options@@Base+0xb53d60>
   2fdf4:	bleq	12a9fc <rpl_re_syntax_options@@Base+0xbcf1c>
   2fdf8:	ldrtmi	r9, [r0], -lr
   2fdfc:	beq	ea82c <rpl_re_syntax_options@@Base+0x7cd4c>
   2fe00:	bls	2976bc <rpl_re_syntax_options@@Base+0x229bdc>
   2fe04:	ldmibvc	r9!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   2fe08:	subls	pc, ip, sp, asr #17
   2fe0c:	streq	lr, [ip], #-2702	; 0xfffff572
   2fe10:	b	fe2c107c <rpl_re_syntax_options@@Base+0xfe25359c>
   2fe14:	bls	4f2624 <rpl_re_syntax_options@@Base+0x484b44>
   2fe18:	ldrbvs	lr, [r7, #2821]!	; 0xb05
   2fe1c:	rsbsmi	r4, ip, lr, asr #9
   2fe20:	b	14018ec <rpl_re_syntax_options@@Base+0x1393e0c>
   2fe24:	mcrls	7, 0, r0, cr6, cr7, {5}
   2fe28:	b	fe2c0f40 <rpl_re_syntax_options@@Base+0xfe253460>
   2fe2c:	b	fe33263c <rpl_re_syntax_options@@Base+0xfe2c4b5c>
   2fe30:	bls	2b1e54 <rpl_re_syntax_options@@Base+0x244374>
   2fe34:	ldrbtvs	lr, [r5], #2820	; 0xb04
   2fe38:	stmdaeq	r5, {r3, r7, r9, fp, sp, lr, pc}
   2fe3c:	streq	lr, [r6], -r9, lsl #21
   2fe40:	ldreq	lr, [r5, #2639]!	; 0xa4f
   2fe44:	ldrshmi	r4, [r6], #-64	; 0xffffffc0
   2fe48:	vmlaeq.f32	s28, s11, s14
   2fe4c:	bl	25668c <rpl_re_syntax_options@@Base+0x1e8bac>
   2fe50:	ldrbmi	r6, [ip], #2292	; 0x8f4
   2fe54:	vmlaeq.f32	s28, s9, s28
   2fe58:	ldrteq	lr, [r4], #2639	; 0xa4f
   2fe5c:	stmdbeq	r3, {r8, r9, fp, sp, lr, pc}
   2fe60:	strbtmi	r9, [r6], #15
   2fe64:	b	fe195e80 <rpl_re_syntax_options@@Base+0xfe1283a0>
   2fe68:	subsmi	r0, r6, r4, lsl #24
   2fe6c:	strbmi	r9, [pc], #-2606	; 2fe74 <ASN1_STRING_length@plt+0x2960c>
   2fe70:	bvc	ffeea7b4 <rpl_re_syntax_options@@Base+0xffe7ccd4>
   2fe74:			; <UNDEFINED> instruction: 0x0c08ea8c
   2fe78:	andsge	pc, r0, sp, asr #17
   2fe7c:	b	fe0c1174 <rpl_re_syntax_options@@Base+0xfe053694>
   2fe80:	svcls	0x00040a00
   2fe84:	vmovvs.f64	d30, #142	; 0xc0700000 -3.750
   2fe88:	b	14166c0 <rpl_re_syntax_options@@Base+0x13a8be0>
   2fe8c:	b	13f2174 <rpl_re_syntax_options@@Base+0x1384694>
   2fe90:			; <UNDEFINED> instruction: 0x960576f6
   2fe94:	bl	2176d8 <rpl_re_syntax_options@@Base+0x1a9bf8>
   2fe98:	b	fe2b2aac <rpl_re_syntax_options@@Base+0xfe244fcc>
   2fe9c:	b	fe1326ac <rpl_re_syntax_options@@Base+0xfe0c4bcc>
   2fea0:	bls	f1ac8 <rpl_re_syntax_options@@Base+0x83fe8>
   2fea4:	b	fe2c1020 <rpl_re_syntax_options@@Base+0xfe253540>
   2fea8:	b	fe1f26c8 <rpl_re_syntax_options@@Base+0xfe184be8>
   2feac:	cdpls	7, 0, cr0, cr6, cr14, {0}
   2feb0:	cfstrsls	mvf4, [r5, #-188]	; 0xffffff44
   2feb4:	bvc	ffeea7f8 <rpl_re_syntax_options@@Base+0xffe7cd18>
   2feb8:	bls	380018 <rpl_re_syntax_options@@Base+0x312538>
   2febc:	stmdbeq	r3, {r0, r2, r8, r9, fp, sp, lr, pc}
   2fec0:	subsmi	r9, r6, r4, lsl #22
   2fec4:	subsmi	r9, lr, fp, lsl #20
   2fec8:	submi	r4, fp, r3, lsl #12
   2fecc:	andsge	pc, r8, sp, asr #17
   2fed0:	b	1400024 <rpl_re_syntax_options@@Base+0x1392544>
   2fed4:	bls	64dab4 <rpl_re_syntax_options@@Base+0x5dffd4>
   2fed8:	vldmiavs	lr!, {d30-<overflow reg d35>}
   2fedc:	b	1415ef0 <rpl_re_syntax_options@@Base+0x13a8410>
   2fee0:	ldrmi	r0, [r2], #3774	; 0xebe
   2fee4:	mcrls	6, 0, r4, cr5, cr2, {1}
   2fee8:	streq	lr, [lr, #-2696]	; 0xfffff578
   2feec:	ldrbvs	lr, [ip, r7, lsl #22]!
   2fef0:	rsbsmi	r4, r3, ip, asr #8
   2fef4:	b	fe19771c <rpl_re_syntax_options@@Base+0xfe129c3c>
   2fef8:	b	13f1330 <rpl_re_syntax_options@@Base+0x1383850>
   2fefc:	ldrhtmi	r0, [r0], #-204	; 0xffffff34
   2ff00:	b	1417754 <rpl_re_syntax_options@@Base+0x13a9c74>
   2ff04:	movwls	r7, #13299	; 0x33f3
   2ff08:	rsbsmi	r9, r0, r6, lsl #22
   2ff0c:	strtmi	r9, [r5], #-530	; 0xfffffdee
   2ff10:	b	fe3c0078 <rpl_re_syntax_options@@Base+0xfe352598>
   2ff14:	ldrmi	r0, [r1], ip, lsl #8
   2ff18:	blls	3d6744 <rpl_re_syntax_options@@Base+0x368c64>
   2ff1c:	ldrbmi	r4, [r0], #124	; 0x7c
   2ff20:	strtmi	r4, [r0], #81	; 0x51
   2ff24:	rscsvc	lr, r0, pc, asr #20
   2ff28:	bl	196f90 <rpl_re_syntax_options@@Base+0x1294b0>
   2ff2c:	strdls	r6, [r7], -r7
   2ff30:	ldreq	lr, [r7, pc, asr #20]!
   2ff34:	subsmi	r9, r9, r2, lsl r8
   2ff38:	blls	1011c4 <rpl_re_syntax_options@@Base+0x936e4>
   2ff3c:	streq	lr, [r7], -ip, lsl #21
   2ff40:	stmdals	sl, {r0, r6, lr}
   2ff44:	bls	240104 <rpl_re_syntax_options@@Base+0x1d2624>
   2ff48:	strtmi	r4, [r2], lr, asr #9
   2ff4c:	strhmi	r4, [r2], #-70	; 0xffffffba
   2ff50:	stmdals	pc, {r1, r2, r5, r9, sl, lr}	; <UNPREDICTABLE>
   2ff54:	strtmi	r1, [r4], #2332	; 0x91c
   2ff58:	mvnsvc	lr, pc, asr #20
   2ff5c:	submi	r9, r2, r7, lsl #24
   2ff60:	bl	254388 <rpl_re_syntax_options@@Base+0x1e68a8>
   2ff64:	stmdbls	r3, {r0, r2, r4, r5, r6, r7, fp, sp, lr}
   2ff68:			; <UNDEFINED> instruction: 0x9c0c19a6
   2ff6c:	ldreq	lr, [r5, #2639]!	; 0xa4f
   2ff70:	stmdbls	r9, {r1, r3, r6, lr}
   2ff74:	movweq	lr, #23175	; 0x5a87
   2ff78:	rsbmi	r4, r1, r7, lsr r4
   2ff7c:	stcls	14, cr9, [r4], {8}
   2ff80:	movweq	lr, #35459	; 0x8a83
   2ff84:			; <UNDEFINED> instruction: 0x4653449c
   2ff88:	ldmne	r4!, {r0, r5, r6, lr}^
   2ff8c:	ldrbtvc	lr, [r2], pc, asr #20
   2ff90:	cfmadd32ls	mvax0, mvfx9, mvfx7, mvfx9
   2ff94:	vmovvs.f64	d30, #142	; 0xc0700000 -3.750
   2ff98:	b	14167c8 <rpl_re_syntax_options@@Base+0x13a8ce8>
   2ff9c:	ldrhtmi	r0, [r1], #-136	; 0xffffff78
   2ffa0:	b	fe1977dc <rpl_re_syntax_options@@Base+0xfe129cfc>
   2ffa4:	strtmi	r0, [r5], #-8
   2ffa8:	b	fe0d6fc4 <rpl_re_syntax_options@@Base+0xfe0694e4>
   2ffac:	bl	332bcc <rpl_re_syntax_options@@Base+0x2c50ec>
   2ffb0:	bls	28b3b0 <rpl_re_syntax_options@@Base+0x21d8d0>
   2ffb4:	bleq	16a9e8 <rpl_re_syntax_options@@Base+0xfcf08>
   2ffb8:	b	fe056ff0 <rpl_re_syntax_options@@Base+0xfdfe9510>
   2ffbc:	b	13efffc <rpl_re_syntax_options@@Base+0x138251c>
   2ffc0:	b	fe233ac0 <rpl_re_syntax_options@@Base+0xfe1c5fe0>
   2ffc4:	strmi	r0, [r7], #-782	; 0xfffffcf2
   2ffc8:	mvnsvc	lr, pc, asr #20
   2ffcc:	stmdbls	r8, {r1, r3, r8, ip, pc}
   2ffd0:	ldrbvs	lr, [ip, r7, lsl #22]!
   2ffd4:	movweq	lr, #51843	; 0xca83
   2ffd8:	b	1401920 <rpl_re_syntax_options@@Base+0x1393e40>
   2ffdc:	ldmdane	r0, {r2, r3, r4, r5, r7, sl, fp}
   2ffe0:	stcls	6, cr4, [fp], {161}	; 0xa1
   2ffe4:	andeq	lr, ip, #581632	; 0x8e000
   2ffe8:	bleq	aaa1c <rpl_re_syntax_options@@Base+0x3cf3c>
   2ffec:	stmdbls	r6, {r7, sl, lr}
   2fff0:	rsbsmi	r9, sl, sl, lsl #16
   2fff4:	b	fe281070 <rpl_re_syntax_options@@Base+0xfe213590>
   2fff8:	bl	172410 <rpl_re_syntax_options@@Base+0x104930>
   2fffc:			; <UNDEFINED> instruction: 0x465365f7
   30000:	ldreq	lr, [r7, pc, asr #20]!
   30004:	stmdbeq	r1, {r0, r3, r7, r9, fp, sp, lr, pc}
   30008:	stmiane	r1, {r4, r7, sl, lr}^
   3000c:	stmdals	r9, {r1, r4, r6, r9, sl, lr}
   30010:	bvc	fff2a954 <rpl_re_syntax_options@@Base+0xffebce74>
   30014:	eorge	pc, ip, sp, asr #17
   30018:	movweq	lr, #31372	; 0x7a8c
   3001c:	stmdbls	fp, {r1, r2, r3, r7, sl, lr}
   30020:	ldmvs	r5!, {r3, r8, r9, fp, sp, lr, pc}^
   30024:	b	fe2801d8 <rpl_re_syntax_options@@Base+0xfe2126f8>
   30028:	b	13f2430 <rpl_re_syntax_options@@Base+0x1384950>
   3002c:			; <UNDEFINED> instruction: 0x46b205b5
   30030:	stmne	r8, {r0, r1, r4, r9, sl, fp, ip, pc}
   30034:	ldmdbls	r2, {r1, r2, r3, r4, r7, sl, lr}
   30038:	b	fe20188c <rpl_re_syntax_options@@Base+0xfe193dac>
   3003c:	b	fe0b0858 <rpl_re_syntax_options@@Base+0xfe042d78>
   30040:	b	fe2b0868 <rpl_re_syntax_options@@Base+0xfe242d88>
   30044:	b	13f2864 <rpl_re_syntax_options@@Base+0x1384d84>
   30048:	strmi	r7, [r4], #2553	; 0x9f9
   3004c:	eorsls	pc, r0, sp, asr #17
   30050:	beq	aaa80 <rpl_re_syntax_options@@Base+0x3cfa0>
   30054:	stmdbls	lr, {r2, r4, r7, sl, lr}
   30058:	bl	3d6890 <rpl_re_syntax_options@@Base+0x368db0>
   3005c:	b	fe14bc44 <rpl_re_syntax_options@@Base+0xfe0de164>
   30060:	stmdals	sl, {r0, r8, r9, fp}
   30064:	bls	f63b0 <rpl_re_syntax_options@@Base+0x888d0>
   30068:	ldmeq	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   3006c:	beq	6aa9c <yy_flex_debug@@Base+0x267c>
   30070:	bleq	eaaa4 <rpl_re_syntax_options@@Base+0x7cfc4>
   30074:			; <UNDEFINED> instruction: 0x9c0f9a0b
   30078:	movweq	lr, #35461	; 0x8a85
   3007c:	bleq	eaab0 <rpl_re_syntax_options@@Base+0x7cfd0>
   30080:	rsbmi	r9, r6, r7, lsl #20
   30084:	vldmiavs	lr!, {d30-<overflow reg d35>}
   30088:	bls	3401e8 <rpl_re_syntax_options@@Base+0x2d2708>
   3008c:	ldmibvc	sl!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   30090:	movweq	lr, #60035	; 0xea83
   30094:	b	14001f4 <rpl_re_syntax_options@@Base+0x1392714>
   30098:	bls	3b3b98 <rpl_re_syntax_options@@Base+0x3460b8>
   3009c:	ldrmi	r4, [pc], #-1039	; 300a4 <ASN1_STRING_length@plt+0x2983c>
   300a0:	andeq	lr, lr, ip, asr #20
   300a4:	mvnsvs	lr, r7, lsl #22
   300a8:	ldrteq	lr, [ip], #2639	; 0xa4f
   300ac:	andeq	lr, r8, r0, lsl #20
   300b0:	subls	pc, ip, sp, asr #17
   300b4:			; <UNDEFINED> instruction: 0x0c0eea0c
   300b8:	b	14019ec <rpl_re_syntax_options@@Base+0x1393f0c>
   300bc:			; <UNDEFINED> instruction: 0xf8cd79fb
   300c0:	svcls	0x00009034
   300c4:			; <UNDEFINED> instruction: 0x0c0cea40
   300c8:	stmdals	sp, {r0, r4, r7, r9, sl, lr}
   300cc:	ldrtmi	r9, [fp], #-2564	; 0xfffff5fc
   300d0:	b	108114c <rpl_re_syntax_options@@Base+0x101366c>
   300d4:	b	fe270cec <rpl_re_syntax_options@@Base+0xfe20320c>
   300d8:	stmibne	r2, {r1, r9, fp}^
   300dc:	b	97d04 <rpl_re_syntax_options@@Base+0x2a224>
   300e0:	b	f00f8 <rpl_re_syntax_options@@Base+0x82618>
   300e4:	bl	170d24 <rpl_re_syntax_options@@Base+0x103244>
   300e8:	b	fe2c98b4 <rpl_re_syntax_options@@Base+0xfe25bdd4>
   300ec:	b	13f2910 <rpl_re_syntax_options@@Base+0x1384e30>
   300f0:			; <UNDEFINED> instruction: 0x970e77f6
   300f4:	svcls	0x00134303
   300f8:	strbtmi	r4, [r5], #-1168	; 0xfffffb70
   300fc:	b	fe2c1364 <rpl_re_syntax_options@@Base+0xfe253884>
   30100:	blls	3b2924 <rpl_re_syntax_options@@Base+0x344e44>
   30104:	b	1417d0c <rpl_re_syntax_options@@Base+0x13aa22c>
   30108:	bl	232fd4 <rpl_re_syntax_options@@Base+0x1c54f4>
   3010c:	b	1408ce8 <rpl_re_syntax_options@@Base+0x139b208>
   30110:	mcrls	1, 0, r0, cr5, cr5, {5}
   30114:	stmdals	pc, {r0, r1, r3, r4, r5, sl, lr}	; <UNPREDICTABLE>
   30118:			; <UNDEFINED> instruction: 0x9119449e
   3011c:	movweq	lr, #6722	; 0x1a42
   30120:	ldrtmi	r9, [r1], r4, lsl #18
   30124:	submi	r9, r6, r9, lsl #30
   30128:	vldmiavc	sl!, {s29-s107}
   3012c:	eorsgt	pc, ip, sp, asr #17
   30130:	sxtab16mi	r4, ip, lr
   30134:	b	1197d70 <rpl_re_syntax_options@@Base+0x112a290>
   30138:	stmdbls	r6, {r0, r1, r3}
   3013c:	rsbsmi	r4, lr, r0, lsr #32
   30140:	b	fe357d48 <rpl_re_syntax_options@@Base+0xfe2ea268>
   30144:	stmdbls	pc, {r0, r9, fp}	; <UNPREDICTABLE>
   30148:	streq	lr, [fp, #-2565]	; 0xfffff5fb
   3014c:	vmovvs.f64	d30, #46	; 0x41700000  15.0
   30150:	stmibne	r8, {r0, r2, r8, r9, lr}^
   30154:	strtmi	r9, [lr], #2329	; 0x919
   30158:	ldrbvc	lr, [r6, #2639]!	; 0xa4f
   3015c:	movweq	lr, #47619	; 0xba03
   30160:			; <UNDEFINED> instruction: 0x0c01ea02
   30164:	b	1116594 <rpl_re_syntax_options@@Base+0x10a8ab4>
   30168:	strmi	r0, [r4], #-780	; 0xfffffcf4
   3016c:	beq	aab9c <rpl_re_syntax_options@@Base+0x3d0bc>
   30170:	stcls	6, cr4, [lr, #-164]	; 0xffffff5c
   30174:			; <UNDEFINED> instruction: 0x9c121918
   30178:	b	fe2c19ac <rpl_re_syntax_options@@Base+0xfe253ecc>
   3017c:	ldrtmi	r0, [fp], #-2565	; 0xfffff5fb
   30180:	svcls	0x000b463d
   30184:	streq	lr, [r4], -r9, lsl #21
   30188:	adcseq	lr, r2, #323584	; 0x4f000
   3018c:	svcls	0x0019407e
   30190:	streq	lr, [r2], #-2638	; 0xfffff5b2
   30194:	ldmvc	sl!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   30198:	tstls	r4, ip, lsr r0
   3019c:	andshi	pc, r0, sp, asr #17
   301a0:	rscsvs	lr, lr, r0, lsl #22
   301a4:	b	1417de8 <rpl_re_syntax_options@@Base+0x13aa308>
   301a8:	b	3b34a8 <rpl_re_syntax_options@@Base+0x3459c8>
   301ac:	bl	2f39bc <rpl_re_syntax_options@@Base+0x285edc>
   301b0:	rsbsmi	r0, lr, r3, lsl #2
   301b4:	b	1157dd4 <rpl_re_syntax_options@@Base+0x10ea2f4>
   301b8:	stcls	14, cr0, [r4], {14}
   301bc:	ldrbtvc	lr, [r6], pc, asr #20
   301c0:	ldrtmi	r9, [r8], r5, lsl #12
   301c4:	cdpls	15, 1, cr9, cr4, cr3, {0}
   301c8:	b	fe241280 <rpl_re_syntax_options@@Base+0xfe1d37a0>
   301cc:	svcls	0x000c0a07
   301d0:	movweq	lr, #51776	; 0xca40
   301d4:	bleq	fec6ab18 <rpl_re_syntax_options@@Base+0xfebfd038>
   301d8:	beq	22ac08 <rpl_re_syntax_options@@Base+0x1bd128>
   301dc:	b	fe2d7e48 <rpl_re_syntax_options@@Base+0xfe26a368>
   301e0:	vmlals.f32	s0, s14, s12
   301e4:	cfldrsls	mvf4, [r2], {39}	; 0x27
   301e8:	streq	lr, [ip, #-2560]	; 0xfffff600
   301ec:	mvnsvs	lr, r1, lsl #22
   301f0:	stmdals	r0, {r0, r1, r4, lr}
   301f4:	stcls	0, cr4, [r5], {102}	; 0x66
   301f8:	ldrbtmi	r4, [r1], #-811	; 0xfffffcd5
   301fc:	stmdane	r3!, {r0, r2, r3, r4, r6, r7, r8, fp, ip}
   30200:	ldrmi	r9, [sl], #-3091	; 0xfffff3ed
   30204:	b	1096e1c <rpl_re_syntax_options@@Base+0x102933c>
   30208:	rsbmi	r0, r6, fp, lsl #14
   3020c:	ldrbvs	lr, [r1, #2821]!	; 0xb05
   30210:	ldmibeq	r1!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   30214:	vcvtvc.f32.s16	s29, s29, #-14
   30218:	streq	lr, [ip, -r7, lsl #20]
   3021c:	ands	pc, r8, sp, asr #17
   30220:	b	803a0 <rpl_re_syntax_options@@Base+0x128c0>
   30224:	blls	f0658 <rpl_re_syntax_options@@Base+0x82b78>
   30228:	svcls	0x00064339
   3022c:	streq	lr, [r9], #-2629	; 0xfffff5bb
   30230:	rscsvs	lr, r5, #2048	; 0x800
   30234:			; <UNDEFINED> instruction: 0x469e1838
   30238:	strmi	r9, [r4], #2824	; 0xb08
   3023c:	rscsvc	lr, r6, pc, asr #20
   30240:	b	fe3c1270 <rpl_re_syntax_options@@Base+0xfe353790>
   30244:	b	130e58 <rpl_re_syntax_options@@Base+0xc3378>
   30248:	stcls	14, cr0, [sp], {11}
   3024c:	streq	lr, [r9, -r5, lsl #20]
   30250:	stmdals	r5, {r0, r9, sl, lr}
   30254:	rsbmi	r9, r3, r7, lsl #28
   30258:	streq	lr, [r7], #-2638	; 0xfffff5b2
   3025c:	submi	r9, r3, r9, lsl #30
   30260:	b	fe1d46b0 <rpl_re_syntax_options@@Base+0xfe166bd0>
   30264:	strmi	r0, [lr], -r7
   30268:	b	1416670 <rpl_re_syntax_options@@Base+0x13a8b90>
   3026c:	blls	3cee40 <rpl_re_syntax_options@@Base+0x361360>
   30270:	ldmdane	r1!, {r2, r5, r6, sl, lr}^
   30274:	ldrbtvs	lr, [r2], #2820	; 0xb04
   30278:	ldrteq	lr, [r2], pc, asr #20
   3027c:	stmdaeq	r3, {r7, r9, fp, sp, lr, pc}
   30280:	andeq	lr, fp, r1, lsl #22
   30284:	b	11566ac <rpl_re_syntax_options@@Base+0x10e8bcc>
   30288:	strls	r0, [r3], -r6, lsl #6
   3028c:	b	1417aac <rpl_re_syntax_options@@Base+0x13a9fcc>
   30290:	b	10b196c <rpl_re_syntax_options@@Base+0x1043e8c>
   30294:	strmi	r0, [ip], r5, lsl #14
   30298:	stmdaeq	r6, {r3, r7, r9, fp, sp, lr, pc}
   3029c:	vmlals.f16	s18, s6, s20	; <UNPREDICTABLE>
   302a0:	streq	lr, [r9, -r7, lsl #20]
   302a4:	b	fe340354 <rpl_re_syntax_options@@Base+0xfe2d2874>
   302a8:	teqmi	sl, #1073741824	; 0x40000000
   302ac:			; <UNDEFINED> instruction: 0x0c06ea04
   302b0:	bl	57eb8 <quoting_style_vals@@Base+0x4cb4>
   302b4:	mcrls	0, 0, r6, cr15, cr4, {7}
   302b8:	bls	4c1300 <rpl_re_syntax_options@@Base+0x453820>
   302bc:	rsbsmi	r4, r1, r7, asr r4
   302c0:	ldrhmi	r4, [r1], #-73	; 0xffffffb7
   302c4:	bls	317ef0 <rpl_re_syntax_options@@Base+0x2aa410>
   302c8:	blvc	ffe6ac0c <rpl_re_syntax_options@@Base+0xffdfd12c>
   302cc:	b	1417b24 <rpl_re_syntax_options@@Base+0x13aa044>
   302d0:	b	fe20ca9c <rpl_re_syntax_options@@Base+0xfe19efbc>
   302d4:	tstls	r8, r2, lsl #16
   302d8:	eormi	r9, fp, r0, lsl #20
   302dc:	b	141670c <rpl_re_syntax_options@@Base+0x13a8c2c>
   302e0:	bl	2f15b8 <rpl_re_syntax_options@@Base+0x283ad8>
   302e4:	b	10f3af4 <rpl_re_syntax_options@@Base+0x1086014>
   302e8:	b	fe230f20 <rpl_re_syntax_options@@Base+0xfe1c3440>
   302ec:	cdpls	8, 0, cr0, cr3, cr6, {0}
   302f0:	streq	lr, [r4, -r0, asr #20]
   302f4:	ldrbtmi	r4, [r5], #-1099	; 0xfffffbb5
   302f8:	stmdbls	ip, {r1, r2, r3, r7, r9, sl, lr}
   302fc:	mvnsvs	lr, #3072	; 0xc00
   30300:	vldmiaeq	r0!, {s28-s106}
   30304:	eormi	r4, r0, r7, lsr r0
   30308:	b	fe3d7b20 <rpl_re_syntax_options@@Base+0xfe36a040>
   3030c:	teqmi	r8, #1073741824	; 0x40000000
   30310:	b	1117f38 <rpl_re_syntax_options@@Base+0x10aa458>
   30314:	rsbsmi	r0, r1, ip, lsl #18
   30318:	b	117b2c <rpl_re_syntax_options@@Base+0xaa04c>
   3031c:	ldrmi	r0, [r7], #-3596	; 0xfffff1f4
   30320:	smlabbeq	fp, r1, sl, lr
   30324:	andeq	lr, r4, #36864	; 0x9000
   30328:	stmdaeq	sl, {r3, r7, r9, fp, sp, lr, pc}
   3032c:	ldrbvs	lr, [r3, #2821]!	; 0xb05
   30330:	b	10c1430 <rpl_re_syntax_options@@Base+0x1053950>
   30334:	strtmi	r0, [r8], #-526	; 0xfffffdf2
   30338:	ldrtmi	r9, [r2], #-3851	; 0xfffff0f5
   3033c:	mvnsvc	lr, pc, asr #20
   30340:	b	1417b94 <rpl_re_syntax_options@@Base+0x13aa0b4>
   30344:	strls	r7, [r9, #-1528]	; 0xfffffa08
   30348:	rscsvs	lr, r0, #2048	; 0x800
   3034c:	stmdaeq	r6, {r0, r1, r2, r7, r9, fp, sp, lr, pc}
   30350:	ldrteq	lr, [r0], pc, asr #20
   30354:	strmi	r9, [lr], -r7, lsl #12
   30358:	strtmi	r9, [pc], -r5, lsl #18
   3035c:	b	1417764 <rpl_re_syntax_options@@Base+0x13a9c84>
   30360:	b	fe231234 <rpl_re_syntax_options@@Base+0xfe1c3754>
   30364:	stmdbls	r7, {r0, fp}
   30368:			; <UNDEFINED> instruction: 0x960a197d
   3036c:	b	10c1424 <rpl_re_syntax_options@@Base+0x1053944>
   30370:	stmdbls	r8, {r0, r8, sl}
   30374:	streq	lr, [r3, -r0, asr #20]
   30378:	streq	lr, [ip, -r7, lsl #20]
   3037c:	b	fe2403e4 <rpl_re_syntax_options@@Base+0xfe1d2904>
   30380:	stmdbls	ip, {r0, fp}
   30384:	ldrbtvs	lr, [r2], #2820	; 0xb04
   30388:	strtmi	r4, [r7], #-775	; 0xfffffcf9
   3038c:	strmi	r9, [lr], r0, lsl #16
   30390:	b	14167cc <rpl_re_syntax_options@@Base+0x13a8cec>
   30394:	strls	r7, [fp], #-1272	; 0xfffffb08
   30398:	smlabbeq	r1, lr, sl, lr
   3039c:	mcrls	6, 0, r4, cr7, cr6, {5}
   303a0:	cfstrsls	mvf4, [r9], {134}	; 0x86
   303a4:	b	c0420 <rpl_re_syntax_options@@Base+0x52940>
   303a8:	vmlals.f16	s0, s12, s12	; <UNPREDICTABLE>
   303ac:	streq	lr, [r9, #-2629]	; 0xfffff5bb
   303b0:	ldrshtmi	r4, [r1], #-68	; 0xffffffbc
   303b4:	rsbmi	r9, r1, r3, lsl lr
   303b8:	strtmi	r9, [ip], #3086	; 0xc0e
   303bc:	b	14177f0 <rpl_re_syntax_options@@Base+0x13a9d10>
   303c0:	strdls	r7, [r3, -r1]
   303c4:	rsbsmi	r9, r4, r2, lsl r9
   303c8:	b	14013e4 <rpl_re_syntax_options@@Base+0x1393904>
   303cc:	strhmi	r0, [ip], #-34	; 0xffffffde
   303d0:	ldrmi	r9, [sp], #-2314	; 0xfffff6f6
   303d4:	bl	356ff8 <rpl_re_syntax_options@@Base+0x2e9518>
   303d8:	mcrls	12, 0, r6, cr15, cr7, {7}
   303dc:	andeq	lr, r2, r7, asr #20
   303e0:	stmdbls	sp, {r2, r3, r6, lr}
   303e4:	ldmeq	r7!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   303e8:	andsmi	r4, r7, r8, lsl r0
   303ec:	ldrbvs	lr, [ip, #2821]!	; 0xb05
   303f0:	teqmi	r8, #113	; 0x71
   303f4:	svcls	0x00039e00
   303f8:	cfstrsls	mvf4, [r7, #-160]	; 0xffffff60
   303fc:	movweq	lr, #35404	; 0x8a4c
   30400:	b	3414e4 <rpl_re_syntax_options@@Base+0x2d3a04>
   30404:	ldrtmi	r0, [sp], #-3592	; 0xfffff1f8
   30408:	svcls	0x000b4013
   3040c:	smlabbeq	sl, r1, sl, lr
   30410:	movweq	lr, #59971	; 0xea43
   30414:	b	fe081cd4 <rpl_re_syntax_options@@Base+0xfe0141f4>
   30418:	stmdbls	lr, {r0, r1, r2, r8, fp}
   3041c:			; <UNDEFINED> instruction: 0x9e00199f
   30420:	b	1417078 <rpl_re_syntax_options@@Base+0x13a9598>
   30424:	strls	r7, [lr, #-1524]	; 0xfffffa0c
   30428:	submi	r4, fp, r5, lsr r4
   3042c:	b	1417c40 <rpl_re_syntax_options@@Base+0x13aa160>
   30430:	b	fe0f1728 <rpl_re_syntax_options@@Base+0xfe083c48>
   30434:	b	1031068 <rpl_re_syntax_options@@Base+0xfc3588>
   30438:	rsbsmi	r0, r3, r4, lsl #2
   3043c:	b	1417c80 <rpl_re_syntax_options@@Base+0x13aa1a0>
   30440:	bl	1f3f08 <rpl_re_syntax_options@@Base+0x186428>
   30444:	b	140a40c <rpl_re_syntax_options@@Base+0x139c92c>
   30448:	strdmi	r7, [r0], -r9	; <UNPREDICTABLE>
   3044c:	andsgt	pc, ip, sp, asr #17
   30450:	tsteq	r8, r1, lsl #20
   30454:	movwmi	r4, #5812	; 0x16b4
   30458:	cdpls	8, 0, cr9, cr4, cr7, {0}
   3045c:	bl	c150c <rpl_re_syntax_options@@Base+0x53a2c>
   30460:	b	1209044 <rpl_re_syntax_options@@Base+0x119b564>
   30464:	b	fe3318a4 <rpl_re_syntax_options@@Base+0xfe2c3dc4>
   30468:	strmi	r0, [r4], r6, lsl #12
   3046c:	ldrmi	r9, [r1], #-2048	; 0xfffff800
   30470:	b	216cc8 <rpl_re_syntax_options@@Base+0x1a91e8>
   30474:	strmi	r0, [r4], #2318	; 0x90e
   30478:	andeq	lr, r4, r5, lsl #20
   3047c:	strbtmi	r9, [r0], #3336	; 0xd08
   30480:	andeq	lr, r9, r0, asr #20
   30484:	mlsmi	lr, r4, r6, r4
   30488:	bls	1978c8 <rpl_re_syntax_options@@Base+0x129de8>
   3048c:	stmdbeq	r8, {r8, r9, fp, sp, lr, pc}
   30490:	stmdals	r9, {r1, r2, r3, r5, r6, lr}
   30494:	b	fe35789c <rpl_re_syntax_options@@Base+0xfe2e9dbc>
   30498:	b	13f0ca8 <rpl_re_syntax_options@@Base+0x13831c8>
   3049c:	strdmi	r7, [r2], #-51	; 0xffffffcd
   304a0:	adcseq	lr, r1, pc, asr #20
   304a4:	b	14144e0 <rpl_re_syntax_options@@Base+0x13a6a00>
   304a8:	strdls	r7, [ip], -r6
   304ac:	bl	1164d0 <rpl_re_syntax_options@@Base+0xa89f0>
   304b0:	cdpls	12, 0, cr0, cr4, cr5, {0}
   304b4:	submi	r4, r2, r4, lsr #9
   304b8:	stmdals	r6, {r0, r2, r3, sl, fp, ip, pc}
   304bc:	ldmibvs	r1!, {r0, r3, r8, r9, fp, sp, lr, pc}^
   304c0:	ldreq	lr, [r7, pc, asr #20]!
   304c4:	rscsvc	lr, r2, #323584	; 0x4f000
   304c8:	streq	lr, [r7, #-2625]	; 0xfffff5bf
   304cc:	b	1280694 <rpl_re_syntax_options@@Base+0x1212bb4>
   304d0:	stcls	6, cr0, [sl], {4}
   304d4:	b	1805c0 <rpl_re_syntax_options@@Base+0x112ae0>
   304d8:	rsbmi	r0, r0, lr, lsl #10
   304dc:	stcls	3, cr4, [ip], {13}
   304e0:	stmdbls	r0, {r1, r2, r3, r4, r5, lr}
   304e4:	vldmiavs	r9!, {d30-<overflow reg d35>}
   304e8:	strbtmi	r9, [r5], #-516	; 0xfffffdfc
   304ec:	stmdbls	sp, {r2, r3, sl, lr}
   304f0:	ldrbtmi	r9, [r4], #-2578	; 0xfffff5ee
   304f4:	stmdaeq	r1, {r0, r3, r9, fp, sp, lr, pc}
   304f8:	b	11d6914 <rpl_re_syntax_options@@Base+0x1168e34>
   304fc:	b	13f1d24 <rpl_re_syntax_options@@Base+0x1384244>
   30500:	ldrhmi	r0, [r1], #-201	; 0xffffff37
   30504:	ldrtmi	r9, [r4], #-2571	; 0xfffff5f5
   30508:	subsmi	r9, r1, r1, lsl #28
   3050c:	subsmi	r9, r8, r4, lsl #20
   30510:	ldrbtvs	lr, [r5], #2820	; 0xb04
   30514:	bls	381574 <rpl_re_syntax_options@@Base+0x313a94>
   30518:	cfmvdhrls	mvd3, r4
   3051c:	stmdaeq	ip, {r1, r7, r9, fp, sp, lr, pc}
   30520:	b	1416d58 <rpl_re_syntax_options@@Base+0x13a9278>
   30524:	b	fe24c8ec <rpl_re_syntax_options@@Base+0xfe1dee0c>
   30528:	subsmi	r0, r1, r5, lsl #28
   3052c:	b	1416d4c <rpl_re_syntax_options@@Base+0x13a926c>
   30530:	ldrtmi	r0, [lr], #1461	; 0x5b5
   30534:	stmdbeq	sl, {r1, r7, r9, fp, sp, lr, pc}
   30538:	b	fe296d50 <rpl_re_syntax_options@@Base+0xfe229270>
   3053c:	vmlals.f16	s0, s2, s12	; <UNPREDICTABLE>
   30540:	mvnsvc	lr, pc, asr #20
   30544:	stmdbls	sp, {r0, r2, r8, ip, pc}
   30548:	b	fe276b68 <rpl_re_syntax_options@@Base+0xfe209088>
   3054c:	bls	4b295c <rpl_re_syntax_options@@Base+0x444e7c>
   30550:	streq	lr, [r5, -ip, lsl #21]
   30554:	stmdbls	lr, {r1, r2, r3, sl, lr}
   30558:	stmdaeq	fp, {r1, r7, r9, fp, sp, lr, pc}
   3055c:	bls	240700 <rpl_re_syntax_options@@Base+0x1d2c20>
   30560:	stmdaeq	r1, {r3, r7, r9, fp, sp, lr, pc}
   30564:	stmdbls	r5, {r0, r1, r2, r4, r5, sl, lr}
   30568:	ldmibvc	r9!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   3056c:	b	fe2d7d78 <rpl_re_syntax_options@@Base+0xfe26a298>
   30570:			; <UNDEFINED> instruction: 0xf8cd0a02
   30574:	bl	3d45dc <rpl_re_syntax_options@@Base+0x366afc>
   30578:	ldrtmi	r6, [r1], #-3828	; 0xfffff10c
   3057c:	stmdbls	sp, {r0, r2, r3, r8, ip, pc}
   30580:	ldrteq	lr, [r4], #2639	; 0xa4f
   30584:	streq	lr, [r4], -r5, lsl #21
   30588:	ldrbvs	lr, [lr, r7, lsl #22]!
   3058c:	streq	lr, [lr], -r6, lsl #21
   30590:	stmdaeq	r0, {r3, r7, r9, fp, sp, lr, pc}
   30594:	stmdbls	r7, {r0, r3, r7, r9, sl, lr}
   30598:	b	1401924 <rpl_re_syntax_options@@Base+0x1393e44>
   3059c:	b	fe2b389c <rpl_re_syntax_options@@Base+0xfe245dbc>
   305a0:	stmdbls	r6, {r0, r9, fp}
   305a4:	vmlaeq.f32	s28, s25, s8
   305a8:	eor	pc, r0, sp, asr #17
   305ac:	ldmvc	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   305b0:	rsbshi	pc, ip, sp, asr #17
   305b4:	stmdbls	r1, {r1, r2, r3, r7, r9, sl, lr}
   305b8:	b	14016f8 <rpl_re_syntax_options@@Base+0x1393c18>
   305bc:	strmi	r0, [lr], #2487	; 0x9b7
   305c0:	bl	1d69dc <rpl_re_syntax_options@@Base+0x168efc>
   305c4:	ldrbtmi	r6, [r5], #-1783	; 0xfffff909
   305c8:	beq	aaff8 <rpl_re_syntax_options@@Base+0x3d518>
   305cc:	b	fe3169f8 <rpl_re_syntax_options@@Base+0xfe2a8f18>
   305d0:	stmdbls	r8, {r0, fp}
   305d4:	stmdaeq	r3, {r3, r7, r9, fp, sp, lr, pc}
   305d8:	bvc	ffeeaf1c <rpl_re_syntax_options@@Base+0xffe7d43c>
   305dc:	ldmdbls	pc, {r0, r1, r2, r3, r6, lr}	; <UNPREDICTABLE>
   305e0:	svcls	0x0006443d
   305e4:	addge	pc, r0, sp, asr #17
   305e8:	ldrbvs	lr, [r6, #2821]!	; 0xb05
   305ec:	stmdbls	r1, {r1, r2, r3, r7, r9, sl, lr}
   305f0:	stmdaeq	r7, {r3, r7, r9, fp, sp, lr, pc}
   305f4:	bl	3d8224 <rpl_re_syntax_options@@Base+0x36a744>
   305f8:	stmdbls	r0!, {r0, r8, r9, fp}
   305fc:	bls	340760 <rpl_re_syntax_options@@Base+0x2d2c80>
   30600:	b	1401778 <rpl_re_syntax_options@@Base+0x1393c98>
   30604:			; <UNDEFINED> instruction: 0x468a78f8
   30608:	stmdbls	r1, {r0, r1, r2, r4, r6, lr}
   3060c:	vmlaeq.f32	s28, s19, s24
   30610:	b	fe3d6e3c <rpl_re_syntax_options@@Base+0xfe36935c>
   30614:	bl	2b3e34 <rpl_re_syntax_options@@Base+0x246354>
   30618:	ldmdbls	pc, {r0, r8, r9, fp}	; <UNPREDICTABLE>
   3061c:	addhi	pc, r4, sp, asr #17
   30620:	ldrmi	r4, [r0], r3, ror #9
   30624:	submi	r9, pc, fp, lsl #20
   30628:	b	fe256a40 <rpl_re_syntax_options@@Base+0xfe1e8f60>
   3062c:	b	13f263c <rpl_re_syntax_options@@Base+0x1384b5c>
   30630:	b	fe232110 <rpl_re_syntax_options@@Base+0xfe1c4630>
   30634:	stmdbls	r1!, {r0, fp}
   30638:	ldrbvc	lr, [r7, pc, asr #20]!
   3063c:	svcls	0x00209722
   30640:	sxtab16mi	r4, ip, r4, ror #8
   30644:	b	fe256a50 <rpl_re_syntax_options@@Base+0xfe1e8f70>
   30648:	svcls	0x000a0807
   3064c:	beq	ab284 <rpl_re_syntax_options@@Base+0x3d7a4>
   30650:	b	fe296ae0 <rpl_re_syntax_options@@Base+0xfe229000>
   30654:	strbmi	r0, [sl], #3590	; 0xe06
   30658:	vmlaeq.f32	s28, s11, s28
   3065c:	ldmvc	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   30660:	pkhtbmi	r4, r9, lr, asr #9
   30664:	stmdbls	r1, {r0, r1, r3, r4, r5, r7, r9, sl, lr}
   30668:	bl	15827c <rpl_re_syntax_options@@Base+0xea79c>
   3066c:	strmi	r6, [r9], #1269	; 0x4f5
   30670:	b	fe316afc <rpl_re_syntax_options@@Base+0xfe2a901c>
   30674:			; <UNDEFINED> instruction: 0xf8cd0707
   30678:	submi	r8, r7, ip, lsl #1
   3067c:	umaalmi	r4, pc, r0, r6	; <UNPREDICTABLE>
   30680:	stmdbls	r5, {r1, r2, r3, r9, fp, ip, pc}
   30684:	ldreq	lr, [r5, #2639]!	; 0xa4f
   30688:	stmdaeq	r2, {r3, r7, r9, fp, sp, lr, pc}
   3068c:	ldrbvc	lr, [r7, pc, asr #20]!
   30690:	b	fe256328 <rpl_re_syntax_options@@Base+0xfe1e8848>
   30694:	svcls	0x00220801
   30698:			; <UNDEFINED> instruction: 0x0c05ea86
   3069c:	strbmi	r9, [lr], #-2339	; 0xfffff6dd
   306a0:	stmdaeq	r7, {r3, r7, r9, fp, sp, lr, pc}
   306a4:	bl	3d82b8 <rpl_re_syntax_options@@Base+0x36a7d8>
   306a8:	b	fe34c280 <rpl_re_syntax_options@@Base+0xfe2de7a0>
   306ac:	strmi	r0, [r9], r4, lsl #24
   306b0:	ldrtmi	r9, [fp], r1, lsl #18
   306b4:	strmi	r9, [r9], #3847	; 0xf07
   306b8:	b	fe316ad8 <rpl_re_syntax_options@@Base+0xfe2a8ff8>
   306bc:	b	13f22e0 <rpl_re_syntax_options@@Base+0x1384800>
   306c0:	strhmi	r0, [pc], #-68	; <UNPREDICTABLE>
   306c4:	ldrbmi	r9, [r4], #2340	; 0x924
   306c8:	beq	16b0e4 <rpl_re_syntax_options@@Base+0xfd604>
   306cc:	bl	341808 <rpl_re_syntax_options@@Base+0x2d3d28>
   306d0:			; <UNDEFINED> instruction: 0x46896cfe
   306d4:	b	fe2d6ae0 <rpl_re_syntax_options@@Base+0xfe269000>
   306d8:	b	13f2f18 <rpl_re_syntax_options@@Base+0x1385438>
   306dc:	bl	28eac4 <rpl_re_syntax_options@@Base+0x220fe4>
   306e0:	stmdbls	r3!, {r0, r8, r9, fp}
   306e4:	addshi	pc, r4, sp, asr #17
   306e8:	vcvteq.s16.f32	s28, s28, #-14
   306ec:	stmdaeq	r3, {r1, r7, r9, fp, sp, lr, pc}
   306f0:	ldrbmi	r9, [r6], #-2591	; 0xfffff5e1
   306f4:	b	fe140838 <rpl_re_syntax_options@@Base+0xfe0d2d58>
   306f8:	bl	1b2f38 <rpl_re_syntax_options@@Base+0x145458>
   306fc:	b	fe2ca2f4 <rpl_re_syntax_options@@Base+0xfe25c814>
   30700:	b	fe232f38 <rpl_re_syntax_options@@Base+0xfe1c5458>
   30704:	b	13f2714 <rpl_re_syntax_options@@Base+0x1384c34>
   30708:	bls	973a00 <rpl_re_syntax_options@@Base+0x905f20>
   3070c:	b	fe3d6b18 <rpl_re_syntax_options@@Base+0xfe369038>
   30710:	ldrbmi	r0, [r5], #-2316	; 0xfffff6f4
   30714:	ldrbvc	lr, [r7, pc, asr #20]!
   30718:	bl	1963b8 <rpl_re_syntax_options@@Base+0x1288d8>
   3071c:	svcls	0x002465f6
   30720:	stmdbeq	r6, {r0, r3, r7, r9, fp, sp, lr, pc}
   30724:	b	140189c <rpl_re_syntax_options@@Base+0x1393dbc>
   30728:	b	fe332208 <rpl_re_syntax_options@@Base+0xfe2c4728>
   3072c:	strbmi	r0, [ip], #-2822	; 0xfffff4fa
   30730:	stmdaeq	r7, {r3, r7, r9, fp, sp, lr, pc}
   30734:	svcls	0x00074692
   30738:	bls	341968 <rpl_re_syntax_options@@Base+0x2d3e88>
   3073c:	ldrbtvs	lr, [r5], #2820	; 0xb04
   30740:	bleq	1ab174 <rpl_re_syntax_options@@Base+0x13d694>
   30744:	b	1401aa4 <rpl_re_syntax_options@@Base+0x1393fc4>
   30748:	vstmdbls	r0!, {s0-s180}
   3074c:	ldrbmi	r4, [lr], #87	; 0x57
   30750:	stmdbeq	r5, {r0, r1, r2, r7, r9, fp, sp, lr, pc}
   30754:	b	1417bf4 <rpl_re_syntax_options@@Base+0x13aa114>
   30758:			; <UNDEFINED> instruction: 0xf8cd78f8
   3075c:	stmdane	pc!, {r2, r3, r4, r7, pc}^	; <UNPREDICTABLE>
   30760:	b	fe1d6bfc <rpl_re_syntax_options@@Base+0xfe16911c>
   30764:	bl	3b1b94 <rpl_re_syntax_options@@Base+0x3440b4>
   30768:	b	fe28b740 <rpl_re_syntax_options@@Base+0xfe21dc60>
   3076c:	stmdbls	r4, {r0, fp}
   30770:	ldmibeq	r4!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   30774:	ldrtmi	r4, [ip], #101	; 0x65
   30778:	submi	r9, fp, r1, lsr #24
   3077c:	b	1401a34 <rpl_re_syntax_options@@Base+0x1393f54>
   30780:	strls	r7, [r8, #-1528]!	; 0xfffffa08
   30784:	rsbmi	r9, r3, r6, lsr #26
   30788:	b	fe0d6b94 <rpl_re_syntax_options@@Base+0xfe0690b4>
   3078c:	rsbmi	r0, fp, r0, lsl #16
   30790:	svcls	0x00279d22
   30794:	vcvteq.f32.u16	s28, s28, #-14
   30798:	b	fe25703c <rpl_re_syntax_options@@Base+0xfe1e955c>
   3079c:	stcls	8, cr0, [r8, #-20]!	; 0xffffffec
   307a0:	strtmi	r1, [r6], #-2172	; 0xfffff784
   307a4:	stmdaeq	r2, {r3, r7, r9, fp, sp, lr, pc}
   307a8:	strmi	r4, [ip], -sp, lsl #8
   307ac:	ldrdcs	lr, [r4, -sp]
   307b0:	streq	lr, [r9, -sl, lsl #21]
   307b4:	ldmvc	r8!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   307b8:	vldmiavs	fp!, {d30-<overflow reg d35>}
   307bc:	stmdbls	r3!, {r1, r3, r6, lr}
   307c0:	streq	lr, [fp, -r7, lsl #21]
   307c4:	submi	r4, sl, r5, asr r4
   307c8:	ldrtmi	r9, [r7], #-2344	; 0xfffff6d8
   307cc:	streq	lr, [lr], -r9, lsl #21
   307d0:	stmdbls	r6, {r1, r3, r6, lr}
   307d4:	ldrbvs	lr, [ip, r7, lsl #22]!
   307d8:	streq	lr, [ip], -r6, lsl #21
   307dc:	stmdbls	r4!, {r3, r6, lr}
   307e0:	rscsvc	lr, r2, #323584	; 0x4f000
   307e4:	vldmiaeq	ip!, {s28-s106}
   307e8:	stmdbls	r1, {r3, r6, lr}
   307ec:	b	14150a0 <rpl_re_syntax_options@@Base+0x13a75c0>
   307f0:	bls	80d7c4 <rpl_re_syntax_options@@Base+0x79fce4>
   307f4:	bleq	ab41c <rpl_re_syntax_options@@Base+0x3d93c>
   307f8:	ldrbtmi	r9, [r3], #2309	; 0x905
   307fc:	b	fe3c18bc <rpl_re_syntax_options@@Base+0xfe353ddc>
   30800:	subsmi	r0, r1, ip, lsl #10
   30804:	ldmdbne	ip, {r0, r2, r5, r9, fp, ip, pc}
   30808:	ldrbtvs	lr, [r7], r6, lsl #22
   3080c:	bls	1c0958 <rpl_re_syntax_options@@Base+0x152e78>
   30810:	rsbsmi	r4, sp, ip, asr #8
   30814:	b	140097c <rpl_re_syntax_options@@Base+0x1392e9c>
   30818:			; <UNDEFINED> instruction: 0x469607b7
   3081c:	strtmi	r9, [r5], #-2592	; 0xfffff5e0
   30820:	streq	lr, [r7], #-2700	; 0xfffff574
   30824:	stmdbeq	r2, {r1, r2, r3, r7, r9, fp, sp, lr, pc}
   30828:	rsbsmi	r9, r4, r1, lsl #20
   3082c:	rscsvc	lr, r0, pc, asr #20
   30830:	bl	1819a8 <rpl_re_syntax_options@@Base+0x113ec8>
   30834:			; <UNDEFINED> instruction: 0x469665f6
   30838:	b	14170ec <rpl_re_syntax_options@@Base+0x13a960c>
   3083c:	b	fe07231c <rpl_re_syntax_options@@Base+0xfe00483c>
   30840:	bl	b0c68 <rpl_re_syntax_options@@Base+0x43188>
   30844:	bls	9b3084 <rpl_re_syntax_options@@Base+0x9455a4>
   30848:	vmlaeq.f32	s28, s13, s14
   3084c:	b	fe281ba4 <rpl_re_syntax_options@@Base+0xfe2140c4>
   30850:	bls	72c60 <rpl_re_syntax_options@@Base+0x5180>
   30854:	vmlaeq.f32	s28, s11, s28
   30858:	mvnsvc	lr, pc, asr #20
   3085c:	bleq	eb464 <rpl_re_syntax_options@@Base+0x7d984>
   30860:	bl	157114 <rpl_re_syntax_options@@Base+0xe9634>
   30864:	strbtmi	r6, [r6], #1269	; 0x4f5
   30868:	stmdbeq	r2, {r0, r3, r7, r9, fp, sp, lr, pc}
   3086c:	b	1417078 <rpl_re_syntax_options@@Base+0x13a9598>
   30870:	ldrbmi	r0, [pc], #-1461	; 30878 <ASN1_STRING_length@plt+0x2a010>
   30874:	ldmibvc	r9!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   30878:			; <UNDEFINED> instruction: 0x0c02eb01
   3087c:	bleq	eb4a8 <rpl_re_syntax_options@@Base+0x7d9c8>
   30880:	b	fe1d70c8 <rpl_re_syntax_options@@Base+0xfe1695e8>
   30884:	bl	3b30a0 <rpl_re_syntax_options@@Base+0x3455c0>
   30888:	b	fe2cc460 <rpl_re_syntax_options@@Base+0xfe25e980>
   3088c:	strbtmi	r0, [r6], #-2564	; 0xfffff5fc
   30890:	ldrteq	lr, [r4], #2639	; 0xa4f
   30894:			; <UNDEFINED> instruction: 0x0c02eb0b
   30898:	ldrbmi	r9, [r7], #-2583	; 0xfffff5e9
   3089c:	beq	16b2b8 <rpl_re_syntax_options@@Base+0xfd7d8>
   308a0:	ldrbvs	lr, [lr, r7, lsl #22]!
   308a4:	beq	3eb2d4 <rpl_re_syntax_options@@Base+0x37d7f4>
   308a8:	b	13fd1b0 <rpl_re_syntax_options@@Base+0x138f6d0>
   308ac:	andsls	r0, r7, #3040	; 0xbe0
   308b0:	b	fe1570fc <rpl_re_syntax_options@@Base+0xfe0e961c>
   308b4:	stmib	sp, {r1, r2, r3, r8, r9, fp}^
   308b8:	ldrbmi	r3, [r6], #-2089	; 0xfffff7d7
   308bc:	bl	1d7530 <rpl_re_syntax_options@@Base+0x169a50>
   308c0:	b	fe30a4a4 <rpl_re_syntax_options@@Base+0xfe29c9c4>
   308c4:	bl	b34e8 <rpl_re_syntax_options@@Base+0x45a08>
   308c8:	bls	5727ac <rpl_re_syntax_options@@Base+0x504ccc>
   308cc:	ldrls	r4, [r1, -r5, ror #8]
   308d0:	svcls	0x001a445d
   308d4:	ldrbvs	lr, [r6, #2821]!	; 0xb05
   308d8:	smlawteq	ip, sp, r9, lr
   308dc:	ldmibne	r7, {r2, r3, r4, r5, r8, fp, ip}
   308e0:			; <UNDEFINED> instruction: 0x9715605f
   308e4:	mrcls	15, 0, r9, cr6, cr1, {0}
   308e8:	ldrbtmi	r6, [r6], #-29	; 0xffffffe3
   308ec:	ldrls	r9, [r0, #-1050]	; 0xfffffbe6
   308f0:			; <UNDEFINED> instruction: 0xf8cd9616
   308f4:	stmib	r3, {r3, r4, r5, r7, ip, pc}^
   308f8:	bls	60e108 <rpl_re_syntax_options@@Base+0x5a0628>
   308fc:	blls	748d74 <rpl_re_syntax_options@@Base+0x6db294>
   30900:			; <UNDEFINED> instruction: 0xf47f429a
   30904:	bmi	1daab8 <rpl_re_syntax_options@@Base+0x16cfd8>
   30908:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   3090c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   30910:	subsmi	r9, sl, pc, lsr #22
   30914:	eorslt	sp, r1, r2, lsl #2
   30918:	svchi	0x00f0e8bd
   3091c:	stc	7, cr15, [r6, #852]	; 0x354
   30920:	ldrdeq	r5, [r3], -r6
   30924:	andeq	r0, r0, ip, asr #9
   30928:	mvnsmi	lr, sp, lsr #18
   3092c:	stmibvs	r0, {r2, r9, sl, lr}^
   30930:	stmdbvs	r3!, {r1, r2, r3, r9, sl, lr}^
   30934:	stmdaeq	r0!, {r2, r8, ip, sp, lr, pc}
   30938:	stmibvs	r2!, {r3, r4, r5, fp, sp}
   3093c:			; <UNDEFINED> instruction: 0xf04fbf35
   30940:			; <UNDEFINED> instruction: 0xf04f0e38
   30944:	smlsldxcs	r0, r0, r8, lr	; <UNPREDICTABLE>
   30948:	svclt	0x00352780
   3094c:	tstcs	pc, pc, lsl #2
   30950:	stceq	0, cr15, [lr], {79}	; 0x4f
   30954:	ldceq	0, cr15, [lr], {79}	; 0x4f
   30958:			; <UNDEFINED> instruction: 0xf10c181b
   3095c:	svclt	0x00280c08
   30960:			; <UNDEFINED> instruction: 0xf1013201
   30964:	b	13f0d8c <rpl_re_syntax_options@@Base+0x13832ac>
   30968:	cmnvs	r3, r3, asr r5
   3096c:	strbeq	lr, [r2, #2629]	; 0xa45
   30970:	biceq	lr, r3, #323584	; 0x4f000
   30974:			; <UNDEFINED> instruction: 0x61a2bf28
   30978:	blt	b9f1ec <rpl_re_syntax_options@@Base+0xb3170c>
   3097c:	eorpl	pc, ip, r4, asr #16
   30980:	eorcc	pc, r1, r4, asr #16
   30984:	andeq	lr, r0, #178176	; 0x2b800
   30988:	strbmi	r4, [r0], #-2311	; 0xfffff6f9
   3098c:			; <UNDEFINED> instruction: 0xf7d54479
   30990:			; <UNDEFINED> instruction: 0x4639ebfa
   30994:	strtmi	r4, [r2], -r0, asr #12
   30998:			; <UNDEFINED> instruction: 0xffd6f7fe
   3099c:			; <UNDEFINED> instruction: 0x46204631
   309a0:	ldrhmi	lr, [r0, #141]!	; 0x8d
   309a4:	svclt	0x00bef7fe
   309a8:	andeq	r2, r2, r8, asr r7
   309ac:	mvnsmi	lr, #737280	; 0xb4000
   309b0:	ldmibvs	r7, {r0, r2, r4, r9, sl, lr}^
   309b4:	strmi	r4, [lr], -r4, lsl #12
   309b8:	cmple	lr, r0, lsl #30
   309bc:	stmdble	r5, {r0, r1, r2, r3, r4, r5, r9, sl, fp, sp}^
   309c0:	eorsle	r0, sl, r3, lsr #15
   309c4:			; <UNDEFINED> instruction: 0xf1052e40
   309c8:	rsbsle	r0, ip, r0, lsr #14
   309cc:	stmdbeq	r1, {r1, r2, r5, r7, r8, ip, sp, lr, pc}^
   309d0:	ldmibne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   309d4:	stmdaeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   309d8:	stmne	r8, {r2, r8, r9, fp, sp, lr, pc}
   309dc:	sqteqs	f7, f4
   309e0:	ldrtmi	r4, [r8], -r3, lsr #12
   309e4:	ldrdgt	pc, [r0], -r3
   309e8:			; <UNDEFINED> instruction: 0xf8533310
   309ec:	andscc	r4, r0, ip, lsl #24
   309f0:	stcne	8, cr15, [r8], {83}	; 0x53
   309f4:	stccs	8, cr15, [r4], {83}	; 0x53
   309f8:			; <UNDEFINED> instruction: 0xf8404573
   309fc:			; <UNDEFINED> instruction: 0xf840cc10
   30a00:			; <UNDEFINED> instruction: 0xf8404c0c
   30a04:			; <UNDEFINED> instruction: 0xf8401c08
   30a08:	mvnle	r2, r4, lsl #24
   30a0c:	cmpcs	r0, sl, lsr #12
   30a10:			; <UNDEFINED> instruction: 0x461c4638
   30a14:			; <UNDEFINED> instruction: 0xff98f7fe
   30a18:	bicsle	r4, pc, r4, asr #10
   30a1c:	bl	fe9c0324 <rpl_re_syntax_options@@Base+0xfe952844>
   30a20:	stmibvs	ip!, {r0, r3, r7, r9, sl, ip}^
   30a24:	ldrtmi	r4, [r2], -r1, asr #12
   30a28:	ldrtmi	r1, [r4], #-2360	; 0xfffff6c8
   30a2c:	bl	feaee988 <rpl_re_syntax_options@@Base+0xfea80ea8>
   30a30:	stmdale	r8!, {r0, r1, r2, r3, r4, r5, sl, fp, sp}
   30a34:	pop	{r2, r3, r5, r6, r7, r8, sp, lr}
   30a38:			; <UNDEFINED> instruction: 0xf02683f8
   30a3c:			; <UNDEFINED> instruction: 0x4620013f
   30a40:			; <UNDEFINED> instruction: 0xf006462a
   30a44:	strmi	r0, [ip], #-1599	; 0xfffff9c1
   30a48:			; <UNDEFINED> instruction: 0xff7ef7fe
   30a4c:	streq	pc, [r0, -r5, lsl #2]!
   30a50:	cfmadd32cs	mvax5, mvfx4, mvfx0, mvfx0
   30a54:	pop	{r0, r2, r5, r6, r7, r8, ip, lr, pc}
   30a58:			; <UNDEFINED> instruction: 0xf1c783f8
   30a5c:			; <UNDEFINED> instruction: 0xf1020880
   30a60:	strmi	r0, [r8, #2336]	; 0x920
   30a64:	andeq	lr, r7, r9, lsl #22
   30a68:	strmi	fp, [r8], r8, lsr #30
   30a6c:	strbmi	r4, [r2], -r1, lsr #12
   30a70:	bl	fe26e9cc <rpl_re_syntax_options@@Base+0xfe200eec>
   30a74:	strbmi	r6, [r1], #-2537	; 0xfffff617
   30a78:	stmdbcs	r0, {r0, r3, r5, r6, r7, r8, sp, lr}^
   30a7c:	strbmi	sp, [r4], #-2064	; 0xfffff7f0
   30a80:	streq	lr, [r8], -r6, lsr #23
   30a84:	mcrrcc	7, 9, lr, r0, cr10
   30a88:	ldrtmi	r4, [r8], -sl, lsr #12
   30a8c:			; <UNDEFINED> instruction: 0xf7fe2140
   30a90:			; <UNDEFINED> instruction: 0xf105ff5b
   30a94:	ldrtmi	r0, [r8], -r0, ror #2
   30a98:			; <UNDEFINED> instruction: 0xf7d54622
   30a9c:			; <UNDEFINED> instruction: 0xe7c9eb74
   30aa0:	strbmi	r4, [r8], -sl, lsr #12
   30aa4:	teqeq	pc, r1, lsr #32	; <UNPREDICTABLE>
   30aa8:			; <UNDEFINED> instruction: 0xff4ef7fe
   30aac:	bl	20b25c <rpl_re_syntax_options@@Base+0x19d77c>
   30ab0:	strbmi	r0, [r8], -r8, lsl #2
   30ab4:	teqeq	pc, r1, lsr #32	; <UNPREDICTABLE>
   30ab8:	eorseq	pc, pc, #2
   30abc:	mvnvs	r4, r9, asr #8
   30ac0:	bl	186ea1c <rpl_re_syntax_options@@Base+0x1800f3c>
   30ac4:	ssatmi	lr, #1, fp, asr #15
   30ac8:	svclt	0x0000e7ab
   30acc:			; <UNDEFINED> instruction: 0x4615b530
   30ad0:	adclt	r4, fp, ip, lsl sl
   30ad4:			; <UNDEFINED> instruction: 0xac014b1c
   30ad8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   30adc:	ldmdavs	fp, {r1, r5, r9, sl, lr}
   30ae0:			; <UNDEFINED> instruction: 0xf04f9329
   30ae4:	vcgt.s8	d16, d2, d0
   30ae8:	vsubw.s8	<illegal reg q9.5>, q3, d1
   30aec:	movwls	r7, #4933	; 0x1345
   30af0:	orrcc	pc, r9, #77594624	; 0x4a00000
   30af4:	bicvc	pc, sp, #216006656	; 0xce00000
   30af8:			; <UNDEFINED> instruction: 0xf64d9302
   30afc:			; <UNDEFINED> instruction: 0xf6c943fe
   30b00:	movwls	r0, #13242	; 0x33ba
   30b04:	cmnmi	r6, #1342177284	; 0x50000004	; <UNPREDICTABLE>
   30b08:	teqeq	r2, #268435468	; 0x1000000c	; <UNPREDICTABLE>
   30b0c:	vcgt.s8	d25, d14, d4
   30b10:	vrsra.s64	<illegal reg q8.5>, q8, #52
   30b14:	movwls	r3, #21458	; 0x53d2
   30b18:	stmib	sp, {r8, r9, sp}^
   30b1c:	movwls	r3, #33542	; 0x8306
   30b20:			; <UNDEFINED> instruction: 0xff44f7ff
   30b24:	strtmi	r4, [r0], -r9, lsr #12
   30b28:	mrc2	7, 7, pc, cr14, cr15, {7}
   30b2c:	blmi	1c3350 <rpl_re_syntax_options@@Base+0x155870>
   30b30:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   30b34:	blls	a8aba4 <rpl_re_syntax_options@@Base+0xa1d0c4>
   30b38:	qaddle	r4, sl, r1
   30b3c:	ldclt	0, cr11, [r0, #-172]!	; 0xffffff54
   30b40:	ldcl	7, cr15, [r4], #-852	; 0xfffffcac
   30b44:	andeq	r5, r3, r8
   30b48:	andeq	r0, r0, ip, asr #9
   30b4c:			; <UNDEFINED> instruction: 0x00034fb0
   30b50:	blmi	e83438 <rpl_re_syntax_options@@Base+0xe15958>
   30b54:	push	{r1, r3, r4, r5, r6, sl, lr}
   30b58:			; <UNDEFINED> instruction: 0x460541f0
   30b5c:	ldrdlt	r5, [sl], r3	; <UNPREDICTABLE>
   30b60:	subeq	pc, r8, r8, asr #4
   30b64:	ldmdavs	fp, {r0, r1, r2, r3, r9, sl, lr}
   30b68:			; <UNDEFINED> instruction: 0xf04f9329
   30b6c:			; <UNDEFINED> instruction: 0xf7d50300
   30b70:	stmdacs	r0, {r6, sl, fp, sp, lr, pc}
   30b74:			; <UNDEFINED> instruction: 0xf10dd05b
   30b78:	strmi	r0, [r6], -r4, lsl #16
   30b7c:	movwcc	pc, #4674	; 0x1242	; <UNPREDICTABLE>
   30b80:	movtvc	pc, #21190	; 0x52c6	; <UNPREDICTABLE>
   30b84:			; <UNDEFINED> instruction: 0xf64a9301
   30b88:			; <UNDEFINED> instruction: 0xf6ce3389
   30b8c:	movwls	r7, #9165	; 0x23cd
   30b90:	mvnsmi	pc, #80740352	; 0x4d00000
   30b94:			; <UNDEFINED> instruction: 0x03baf6c9
   30b98:	vcgt.s8	d25, d5, d3
   30b9c:	vbic.i32	q10, #5632	; 0x00001600
   30ba0:	movwls	r0, #17202	; 0x4332
   30ba4:	mvnsne	pc, #-536870908	; 0xe0000004
   30ba8:	bicscc	pc, r2, #204, 4	; 0xc000000c
   30bac:	movwcs	r9, #773	; 0x305
   30bb0:	movwcc	lr, #27085	; 0x69cd
   30bb4:	strcs	r9, [r0], #-776	; 0xfffffcf8
   30bb8:			; <UNDEFINED> instruction: 0xf5c4e00b
   30bbc:	ldmdbne	r0!, {r9, lr}
   30bc0:	tstcs	r1, fp, lsr #12
   30bc4:	stmia	r2!, {r0, r2, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   30bc8:			; <UNDEFINED> instruction: 0xf5b44404
   30bcc:	andsle	r4, r8, r0, lsl #30
   30bd0:	stmdavs	fp!, {r3, r5, r6, r7, r8, ip, sp, pc}
   30bd4:	ldrble	r0, [r0, #1754]!	; 0x6da
   30bd8:	bllt	15bfe4 <rpl_re_syntax_options@@Base+0xee504>
   30bdc:			; <UNDEFINED> instruction: 0x46284639
   30be0:	mcr2	7, 5, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   30be4:			; <UNDEFINED> instruction: 0xf7d54630
   30be8:	strdcs	lr, [r0], -r4
   30bec:	blmi	4c3440 <rpl_re_syntax_options@@Base+0x455960>
   30bf0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   30bf4:	blls	a8ac64 <rpl_re_syntax_options@@Base+0xa1d184>
   30bf8:	tstle	r6, sl, asr r0
   30bfc:	pop	{r1, r3, r5, ip, sp, pc}
   30c00:			; <UNDEFINED> instruction: 0x462181f0
   30c04:	ldrtmi	r4, [r0], -r2, asr #12
   30c08:	mrc2	7, 4, pc, cr14, cr14, {7}
   30c0c:	stmdavs	fp!, {r0, r1, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   30c10:	strble	r0, [r1, #1691]!	; 0x69b
   30c14:			; <UNDEFINED> instruction: 0xf7d54630
   30c18:	ldrdcs	lr, [r1], -ip
   30c1c:	strtmi	lr, [r1], -r6, ror #15
   30c20:			; <UNDEFINED> instruction: 0x462a4630
   30c24:	mcr2	7, 6, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   30c28:			; <UNDEFINED> instruction: 0xf7d5e7d8
   30c2c:	andcs	lr, r1, r0, lsl #24
   30c30:	svclt	0x0000e7dc
   30c34:	andeq	r4, r3, ip, lsl #31
   30c38:	andeq	r0, r0, ip, asr #9
   30c3c:	strdeq	r4, [r3], -r0
   30c40:	msrvs	SPSR_sxc, #-536870908	; 0xe0000004
   30c44:	addvs	pc, r5, #77594624	; 0x4a00000
   30c48:	movwcs	pc, #38598	; 0x96c6	; <UNPREDICTABLE>
   30c4c:	rsbcc	pc, r7, #212860928	; 0xcb00000
   30c50:	vhadd.s8	d22, d15, d3
   30c54:	subvs	r3, r2, r2, ror r3
   30c58:	msrmi	SPSR_fsx, #204472320	; 0xc300000
   30c5c:	eorspl	pc, sl, #-268435452	; 0xf0000004
   30c60:	vaddl.s8	q11, d26, d3
   30c64:	vhsub.s8	<illegal reg q10.5>, <illegal reg q2.5>, <illegal reg q7.5>
   30c68:	sbcvs	r2, r2, pc, ror r3
   30c6c:	movwne	pc, #58053	; 0xe2c5	; <UNPREDICTABLE>
   30c70:	addeq	pc, ip, #73400320	; 0x4600000
   30c74:			; <UNDEFINED> instruction: 0xf6c96103
   30c78:			; <UNDEFINED> instruction: 0xf64d3205
   30c7c:	smlaltbvs	r1, r2, fp, r3
   30c80:	orrvc	pc, r3, #202375168	; 0xc100000
   30c84:	andspl	pc, r9, #76, 12	; 0x4c00000
   30c88:			; <UNDEFINED> instruction: 0xf6c56183
   30c8c:	movwcs	r3, #736	; 0x2e0
   30c90:	stmib	r0, {r1, r6, r7, r8, sp, lr}^
   30c94:	addvs	r3, r3, #8, 6	; 0x20000000
   30c98:	svclt	0x00004770
   30c9c:	bicsvs	pc, r8, #76546048	; 0x4900000
   30ca0:	andpl	pc, r7, #-805306364	; 0xd0000004
   30ca4:	movwne	pc, #21196	; 0x52cc	; <UNPREDICTABLE>
   30ca8:	rsbsvs	pc, ip, #805306380	; 0x3000000c
   30cac:			; <UNDEFINED> instruction: 0xf64d6003
   30cb0:	subvs	r5, r2, r7, lsl r3
   30cb4:	cmneq	r0, #805306380	; 0x3000000c	; <UNPREDICTABLE>
   30cb8:	eorsne	pc, r9, #72351744	; 0x4500000
   30cbc:	vaddl.s8	q11, d31, d3
   30cc0:			; <UNDEFINED> instruction: 0xf640720e
   30cc4:	sbcvs	r3, r2, r1, lsr r3
   30cc8:	bicvc	pc, r0, #217055232	; 0xcf00000
   30ccc:	andspl	pc, r1, #268435460	; 0x10000004
   30cd0:			; <UNDEFINED> instruction: 0xf6c66103
   30cd4:			; <UNDEFINED> instruction: 0xf6480258
   30cd8:	smlaltbvs	r7, r2, r7, r3
   30cdc:	mvnsmi	pc, #1610612748	; 0x6000000c
   30ce0:	adcvc	pc, r4, #68, 12	; 0x4400000
   30ce4:			; <UNDEFINED> instruction: 0xf6cb6183
   30ce8:	movwcs	r6, #762	; 0x2fa
   30cec:	stmib	r0, {r1, r6, r7, r8, sp, lr}^
   30cf0:	addvs	r3, r3, #8, 6	; 0x20000000
   30cf4:	svclt	0x00004770
   30cf8:			; <UNDEFINED> instruction: 0x4605b430
   30cfc:	ldrcc	r1, [ip, #-3882]	; 0xfffff0d6
   30d00:	strmi	r4, [ip], -r8, lsl #12
   30d04:	svccc	0x0004f852
   30d08:	blt	7017b8 <rpl_re_syntax_options@@Base+0x693cd8>
   30d0c:	blcc	16ee24 <rpl_re_syntax_options@@Base+0x101344>
   30d10:	ldfltd	f5, [r0], #-992	; 0xfffffc20
   30d14:	svclt	0x00004770
   30d18:			; <UNDEFINED> instruction: 0x4605b430
   30d1c:	ldrcc	r1, [r8, #-3882]	; 0xfffff0d6
   30d20:	strmi	r4, [ip], -r8, lsl #12
   30d24:	svccc	0x0004f852
   30d28:	blt	7017d8 <rpl_re_syntax_options@@Base+0x693cf8>
   30d2c:	blcc	16ee44 <rpl_re_syntax_options@@Base+0x101364>
   30d30:	ldfltd	f5, [r0], #-992	; 0xfffffc20
   30d34:	svclt	0x00004770
   30d38:	svcmi	0x00f0e92d
   30d3c:			; <UNDEFINED> instruction: 0xf8dfb0bd
   30d40:			; <UNDEFINED> instruction: 0x4616c0d4
   30d44:			; <UNDEFINED> instruction: 0xf0214f34
   30d48:	andsls	r0, lr, #201326592	; 0xc000000
   30d4c:	bvs	4c2144 <rpl_re_syntax_options@@Base+0x454664>
   30d50:	andvc	pc, r7, ip, asr r8	; <UNPREDICTABLE>
   30d54:	bvs	1d36ea4 <rpl_re_syntax_options@@Base+0x1cc93c4>
   30d58:			; <UNDEFINED> instruction: 0x973b683f
   30d5c:	streq	pc, [r0, -pc, asr #32]
   30d60:	tsteq	r3, r0, lsl #22
   30d64:	strcs	fp, [r1, #-3884]	; 0xfffff0d4
   30d68:	strtmi	r2, [ip], #-1280	; 0xfffffb00
   30d6c:	ldmdavs	r4!, {r2, r4, r5, r6, r9, sp, lr}^
   30d70:	ldmdavs	r5!, {r3, r7, r9, lr}
   30d74:	ldrls	r6, [r4], #-562	; 0xfffffdce
   30d78:	ldmibvs	r2!, {r2, r4, r5, r7, fp, sp, lr}^
   30d7c:	ldrls	r9, [sl], #-1299	; 0xfffffaed
   30d80:	andsls	r6, ip, #244, 16	; 0xf40000
   30d84:	ldmdbvs	r4!, {r0, r1, r3, r4, sl, ip, pc}
   30d88:	ldmdbvs	r4!, {r1, sl, ip, pc}^
   30d8c:	ldmibvs	r4!, {r1, r2, r4, sl, ip, pc}
   30d90:			; <UNDEFINED> instruction: 0xf0819415
   30d94:	blcc	92680 <rpl_re_syntax_options@@Base+0x24ba0>
   30d98:	rsbseq	pc, ip, #0, 2
   30d9c:	teqeq	pc, #35	; 0x23	; <UNPREDICTABLE>
   30da0:	teqeq	ip, r0, lsl #2	; <UNPREDICTABLE>
   30da4:	tstls	sp, r3, lsl r4
   30da8:	rsbspl	pc, r4, #72351744	; 0x4500000
   30dac:	vorr.i32	d25, #32512	; 0x00007f00
   30db0:			; <UNDEFINED> instruction: 0xf64522be
   30db4:	eorls	r6, r1, #1409286147	; 0x54000003
   30db8:	tstcc	ip, #211812352	; 0xca00000	; <UNPREDICTABLE>
   30dbc:	sbcsne	pc, ip, #77594624	; 0x4a00000
   30dc0:			; <UNDEFINED> instruction: 0xf6c59320
   30dc4:			; <UNDEFINED> instruction: 0xf64242b0
   30dc8:	eorls	r4, r3, #-1140850687	; 0xbc000001
   30dcc:	mvnpl	pc, #203423744	; 0xc200000
   30dd0:	rscspl	pc, ip, #73400320	; 0x4600000
   30dd4:			; <UNDEFINED> instruction: 0xf6c49322
   30dd8:	vhsub.s8	d21, d5, d28
   30ddc:	eorls	r1, r5, #1207959553	; 0x48000001
   30de0:	teqeq	lr, #210763776	; 0xc900000	; <UNPREDICTABLE>
   30de4:	adceq	pc, r1, #81788928	; 0x4e00000
   30de8:	vsubw.s8	<illegal reg q12.5>, q5, d20
   30dec:			; <UNDEFINED> instruction: 0xf64c22bf
   30df0:	eorls	r1, r7, #-1207959552	; 0xb8000000
   30df4:	bicne	pc, r2, #200, 4	; 0x8000000c
   30df8:			; <UNDEFINED> instruction: 0x9326aa2b
   30dfc:			; <UNDEFINED> instruction: 0xf64e9229
   30e00:	vrsra.s8	d16, d9, #3
   30e04:			; <UNDEFINED> instruction: 0x93281392
   30e08:	stmdbls	r9!, {r0, r2, r3, r4, fp, ip, pc}
   30e0c:	subeq	pc, r0, #160, 2	; 0x28
   30e10:	svclt	0x0000e004
   30e14:	muleq	r3, r4, sp
   30e18:	andeq	r0, r0, ip, asr #9
   30e1c:	svccc	0x0004f852
   30e20:	blt	701868 <rpl_re_syntax_options@@Base+0x693d88>
   30e24:	blcc	16ef30 <rpl_re_syntax_options@@Base+0x101450>
   30e28:	bls	b25610 <rpl_re_syntax_options@@Base+0xab7b30>
   30e2c:	orrsvc	pc, r8, r2, asr #12
   30e30:	orrcs	pc, sl, r4, asr #5
   30e34:	ldrmi	r9, [r1], #-3330	; 0xfffff2fe
   30e38:	andseq	lr, r5, #3620864	; 0x374000
   30e3c:	vrecps.f32	d25, d12, d3
   30e40:	b	fe0bb7b4 <rpl_re_syntax_options@@Base+0xfe04dcd4>
   30e44:	ldmdals	ip, {sl}
   30e48:	b	14186a0 <rpl_re_syntax_options@@Base+0x13aabc0>
   30e4c:	strmi	r2, [r1], #-1013	; 0xfffffc0b
   30e50:	b	fe116ec0 <rpl_re_syntax_options@@Base+0xfe0a93e0>
   30e54:	teqmi	lr, #-738197502	; 0xd4000002
   30e58:	b	fe100e78 <rpl_re_syntax_options@@Base+0xfe093398>
   30e5c:	ldmdals	r4, {r0, r2, r4, r5, r6, r8, r9, sp, lr}
   30e60:	rsbscc	lr, r7, #323584	; 0x4f000
   30e64:	ldmdbls	r5, {r0, r1, r3, sl, lr}
   30e68:	b	fe0c0f20 <rpl_re_syntax_options@@Base+0xfe053440>
   30e6c:	b	1f1950 <rpl_re_syntax_options@@Base+0x183e70>
   30e70:	submi	r0, ip, r0, lsl #10
   30e74:	ldmdbls	fp, {r0, r2, r4, r5, r8, r9, lr}
   30e78:	adcspl	lr, r7, #532480	; 0x82000
   30e7c:	strtmi	r4, [sl], #-1059	; 0xfffffbdd
   30e80:	bleq	aba94 <rpl_re_syntax_options@@Base+0x3dfb4>
   30e84:	ldmne	r0, {r2, r7, r9, sl, lr}^
   30e88:	b	1417a98 <rpl_re_syntax_options@@Base+0x13a9fb8>
   30e8c:	ldflss	f2, [r6], {251}	; 0xfb
   30e90:	vsubcc.f32	s29, s0, s30
   30e94:	ldrtmi	r9, [lr], -ip, lsr #20
   30e98:	vmin.s8	d20, d4, d13
   30e9c:	vrsra.s64	d20, d1, #57
   30ea0:	rsbmi	r1, r5, r7, lsr r3
   30ea4:	bls	581ef8 <rpl_re_syntax_options@@Base+0x514418>
   30ea8:	streq	lr, [fp, #-2565]	; 0xfffff5fb
   30eac:	rsbmi	r4, r5, r7, lsl #6
   30eb0:	b	fe081f04 <rpl_re_syntax_options@@Base+0xfe014424>
   30eb4:			; <UNDEFINED> instruction: 0x466211bb
   30eb8:	andsmi	r4, r7, r6
   30ebc:	adcseq	lr, r0, #581632	; 0x8e000
   30ec0:	cmnvs	fp, r1, lsl #21
   30ec4:	b	fe0c1bc4 <rpl_re_syntax_options@@Base+0xfe0540e4>
   30ec8:	strtmi	r5, [fp], #-688	; 0xfffffd50
   30ecc:	vmlaeq.f64	d14, d6, d2
   30ed0:	cdpls	4, 0, cr4, cr2, cr11, {0}
   30ed4:	ldrmi	r9, [lr], #2330	; 0x91a
   30ed8:	b	1058394 <rpl_re_syntax_options@@Base+0xfea8b4>
   30edc:	ldmdane	pc, {r1, r2, r3, sl, fp}^	; <UNPREDICTABLE>
   30ee0:	smlabbeq	r6, fp, sl, lr
   30ee4:			; <UNDEFINED> instruction: 0xf64f4039
   30ee8:	rsbsmi	r3, r1, pc, asr #7
   30eec:	bicpl	pc, r0, #-1342177268	; 0xb000000c
   30ef0:	strtmi	r9, [fp], #-3603	; 0xfffff1ed
   30ef4:	rsbscc	lr, lr, #323584	; 0x4f000
   30ef8:	ldrbcs	lr, [r7, #2639]!	; 0xa4f
   30efc:			; <UNDEFINED> instruction: 0x0c06ea0c
   30f00:	b	41f94 <_IO_stdin_used@@Base+0x3754>
   30f04:	b	fe172744 <rpl_re_syntax_options@@Base+0xfe104c64>
   30f08:	b	fe0b65ec <rpl_re_syntax_options@@Base+0xfe048b0c>
   30f0c:	b	fe171a0c <rpl_re_syntax_options@@Base+0xfe103f2c>
   30f10:	b	134a4f4 <rpl_re_syntax_options@@Base+0x12dca14>
   30f14:	b	fe0b2734 <rpl_re_syntax_options@@Base+0xfe044c54>
   30f18:	strmi	r5, [fp], #-702	; 0xfffffd42
   30f1c:	strtmi	r1, [fp], #-2449	; 0xfffff66f
   30f20:	ldrmi	r9, [r9], #-2580	; 0xfffff5ec
   30f24:	ldmne	lr, {r1, r2, r3, r5, sl, fp, ip, pc}
   30f28:			; <UNDEFINED> instruction: 0x33a5f64d
   30f2c:			; <UNDEFINED> instruction: 0x13b5f6ce
   30f30:	andeq	lr, r7, #569344	; 0x8b000
   30f34:			; <UNDEFINED> instruction: 0x0c01ea4e
   30f38:	b	1401fcc <rpl_re_syntax_options@@Base+0x13944ec>
   30f3c:	cfstr32ls	mvfx3, [r2], {113}	; 0x71
   30f40:	stmdbeq	r1, {r1, r2, r3, r9, fp, sp, lr, pc}
   30f44:	b	1401014 <rpl_re_syntax_options@@Base+0x1393534>
   30f48:	b	33b328 <rpl_re_syntax_options@@Base+0x2cd848>
   30f4c:	b	fe173f54 <rpl_re_syntax_options@@Base+0xfe106474>
   30f50:	b	fe0b261c <rpl_re_syntax_options@@Base+0xfe044b3c>
   30f54:	b	1331788 <rpl_re_syntax_options@@Base+0x12c3ca8>
   30f58:	b	fe173f84 <rpl_re_syntax_options@@Base+0xfe1064a4>
   30f5c:	strtmi	r5, [r3], #-1457	; 0xfffffa4f
   30f60:	ldmne	r6!, {r3, r7, r9, fp, sp, lr, pc}
   30f64:	ldmdavs	r6!, {r3, r7, r9, fp, sp, lr, pc}^
   30f68:	bl	181fbc <rpl_re_syntax_options@@Base+0x1144dc>
   30f6c:	lfmls	f0, 4, [r3, #-48]	; 0xffffffd0
   30f70:	cfstrsls	mvf4, [pc], #-268	; 30e6c <ASN1_STRING_length@plt+0x2a604>
   30f74:	ldmdbne	sp, {r1, r3, r4, sl, lr}^
   30f78:	bne	15eea8c <rpl_re_syntax_options@@Base+0x1580fac>
   30f7c:	movweq	lr, #27271	; 0x6a87
   30f80:	stmdaeq	r2, {r0, r6, r9, fp, sp, lr, pc}
   30f84:	eormi	r4, fp, r2, lsr #9
   30f88:	ldmibcs	r5!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   30f8c:			; <UNDEFINED> instruction: 0x3c72ea4f
   30f90:	streq	lr, [sl], #-2827	; 0xfffff4f5
   30f94:	b	81188 <rpl_re_syntax_options@@Base+0x136a8>
   30f98:	b	fe2737a8 <rpl_re_syntax_options@@Base+0xfe205cc8>
   30f9c:	b	237678 <rpl_re_syntax_options@@Base+0x1c9b98>
   30fa0:	b	fe332fe0 <rpl_re_syntax_options@@Base+0xfe2c5500>
   30fa4:	b	fe274274 <rpl_re_syntax_options@@Base+0xfe206794>
   30fa8:	b	124b584 <rpl_re_syntax_options@@Base+0x11ddaa4>
   30fac:	b	fe332fdc <rpl_re_syntax_options@@Base+0xfe2c54fc>
   30fb0:	ldrmi	r5, [ip], #-3250	; 0xfffff34e
   30fb4:	movweq	lr, #35596	; 0x8b0c
   30fb8:	vshl.s8	q10, q6, <illegal reg q0.5>
   30fbc:	strtmi	r1, [r3], #-2801	; 0xfffff50f
   30fc0:	b	fe1c2048 <rpl_re_syntax_options@@Base+0xfe154568>
   30fc4:			; <UNDEFINED> instruction: 0xf6c50405
   30fc8:	b	137b94 <rpl_re_syntax_options@@Base+0xca0b4>
   30fcc:			; <UNDEFINED> instruction: 0x9c300b00
   30fd0:	stmdaeq	r3, {r1, r6, r9, fp, sp, lr, pc}
   30fd4:	ldmibcs	r0!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   30fd8:	b	1402268 <rpl_re_syntax_options@@Base+0x1394788>
   30fdc:	b	fe3001b0 <rpl_re_syntax_options@@Base+0xfe2926d0>
   30fe0:	ldrbmi	r0, [r7], #-1030	; 0xfffffbfa
   30fe4:	ldmibne	r0!, {r0, r3, r7, r9, fp, sp, lr, pc}
   30fe8:	beq	12b7f8 <rpl_re_syntax_options@@Base+0xbdd18>
   30fec:	stmdaeq	r1, {r3, r9, fp, sp, lr, pc}
   30ff0:	vldmiaeq	r3!, {s28-s167}
   30ff4:	ldmdbvs	r0!, {r0, r3, r7, r9, fp, sp, lr, pc}^
   30ff8:	stmdaeq	sl, {r3, r6, r9, fp, sp, lr, pc}
   30ffc:	b	fe3420a0 <rpl_re_syntax_options@@Base+0xfe2d45c0>
   31000:	strbmi	r5, [pc], #-3251	; 31008 <ASN1_STRING_length@plt+0x2a7a0>
   31004:	ldrtmi	r4, [ip], #1220	; 0x4c4
   31008:	svcls	0x003144be
   3100c:	streq	lr, [r0], #-2693	; 0xfffff57b
   31010:	bcs	fe96d938 <rpl_re_syntax_options@@Base+0xfe8ffe58>
   31014:	bcs	102db40 <rpl_re_syntax_options@@Base+0xfc0060>
   31018:	b	1102308 <rpl_re_syntax_options@@Base+0x1094828>
   3101c:	b	133054 <rpl_re_syntax_options@@Base+0xc5574>
   31020:	b	13f2060 <rpl_re_syntax_options@@Base+0x1384580>
   31024:	b	13fb824 <rpl_re_syntax_options@@Base+0x138dd44>
   31028:	rsbmi	r3, ip, ip, ror r7
   3102c:	b	fe28218c <rpl_re_syntax_options@@Base+0xfe2146ac>
   31030:	b	f7730 <rpl_re_syntax_options@@Base+0x89c50>
   31034:	b	23386c <rpl_re_syntax_options@@Base+0x1c5d8c>
   31038:	b	fe1f3048 <rpl_re_syntax_options@@Base+0xfe185568>
   3103c:	b	fe272f34 <rpl_re_syntax_options@@Base+0xfe205454>
   31040:	b	124b640 <rpl_re_syntax_options@@Base+0x11ddb60>
   31044:	strtmi	r0, [r6], #-2058	; 0xfffff7f6
   31048:	ldrpl	lr, [ip, r7, lsl #21]!
   3104c:	strbmi	r4, [r7], #-1102	; 0xfffffbb2
   31050:	ldrtmi	r4, [r7], #-1073	; 0xfffffbcf
   31054:	b	fe058924 <rpl_re_syntax_options@@Base+0xfdfeae44>
   31058:	b	13f2098 <rpl_re_syntax_options@@Base+0x13845b8>
   3105c:	strdmi	r2, [ip], -r1
   31060:	ldmibne	r1!, {r0, r3, r7, r9, fp, sp, lr, pc}
   31064:	mcrls	6, 1, r4, cr0, cr0, {5}
   31068:	b	fe281180 <rpl_re_syntax_options@@Base+0xfe2136a0>
   3106c:	bl	24b638 <rpl_re_syntax_options@@Base+0x1ddb58>
   31070:	b	1333890 <rpl_re_syntax_options@@Base+0x12c5db0>
   31074:	b	13f3098 <rpl_re_syntax_options@@Base+0x13855b8>
   31078:	ldrbmi	r3, [r5], #-1655	; 0xfffff989
   3107c:	stmdaeq	r3, {r3, r9, fp, sp, lr, pc}
   31080:	beq	22b8b8 <rpl_re_syntax_options@@Base+0x1bddd8>
   31084:	ldrteq	lr, [r7], r6, lsl #21
   31088:	stmdaeq	sl, {r3, r6, r9, fp, sp, lr, pc}
   3108c:	b	fe1c2128 <rpl_re_syntax_options@@Base+0xfe154648>
   31090:	strbmi	r5, [sp], #-1719	; 0xfffff949
   31094:	strtmi	r4, [lr], #-1094	; 0xfffffbba
   31098:	cfldrsls	mvf4, [r3, #-168]!	; 0xffffff58
   3109c:	streq	lr, [r1], #-2702	; 0xfffff572
   310a0:	bcs	fe66e9d0 <rpl_re_syntax_options@@Base+0xfe600ef0>
   310a4:	beq	22ebe0 <rpl_re_syntax_options@@Base+0x1c1100>
   310a8:	b	1202358 <rpl_re_syntax_options@@Base+0x1194878>
   310ac:	andsmi	r0, r4, r6, lsl #16
   310b0:	ldmibcs	r2!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   310b4:	ldrbcc	lr, [r6, #-2639]!	; 0xfffff5b1
   310b8:	streq	lr, [lr], #-2692	; 0xfffff57c
   310bc:	b	fe282204 <rpl_re_syntax_options@@Base+0xfe214724>
   310c0:	b	1f7790 <rpl_re_syntax_options@@Base+0x189cb0>
   310c4:	b	2338e4 <rpl_re_syntax_options@@Base+0x1c5e04>
   310c8:	b	fe173100 <rpl_re_syntax_options@@Base+0xfe105620>
   310cc:	b	fe2727ac <rpl_re_syntax_options@@Base+0xfe204ccc>
   310d0:	b	124b6a0 <rpl_re_syntax_options@@Base+0x11ddbc0>
   310d4:	b	fe173104 <rpl_re_syntax_options@@Base+0xfe105624>
   310d8:	strtmi	r5, [r0], #-1462	; 0xfffffa4a
   310dc:	streq	lr, [r8], #-2821	; 0xfffff4fb
   310e0:	cfldrsls	mvf4, [r4, #-288]!	; 0xfffffee0
   310e4:	strmi	r4, [r3], #-1028	; 0xfffffbfc
   310e8:	stmdbcc	r1, {r0, r2, r6, r9, sl, ip, sp, lr, pc}
   310ec:	andeq	lr, r2, r1, lsl #21
   310f0:	stmibcs	r3, {r0, r6, r7, r9, ip, sp, lr, pc}
   310f4:	stmdaeq	r4, {r1, r2, r6, r9, fp, sp, lr, pc}
   310f8:	andsmi	r4, r8, r9, lsr #9
   310fc:	bcs	ffd2ba40 <rpl_re_syntax_options@@Base+0xffcbdf60>
   31100:	ldrbcc	lr, [r4, #-2639]!	; 0xfffff5b1
   31104:	bleq	16b924 <rpl_re_syntax_options@@Base+0xfde44>
   31108:	strbmi	r4, [lr], #72	; 0x48
   3110c:	bne	fed2bb3c <rpl_re_syntax_options@@Base+0xfecbe05c>
   31110:	stmdaeq	r7, {r3, r9, fp, sp, lr, pc}
   31114:	ldreq	lr, [r4, #2693]!	; 0xa85
   31118:	bvs	1d2bb48 <rpl_re_syntax_options@@Base+0x1cbe068>
   3111c:	stmdaeq	fp, {r3, r6, r9, fp, sp, lr, pc}
   31120:	b	fe182340 <rpl_re_syntax_options@@Base+0xfe114860>
   31124:	ldrbmi	r5, [r6], #1460	; 0x5b4
   31128:	bl	182244 <rpl_re_syntax_options@@Base+0x114764>
   3112c:	ldrbtmi	r0, [r4], #2318	; 0x90e
   31130:	b	fe0d860c <rpl_re_syntax_options@@Base+0xfe06ab2c>
   31134:	vhadd.s8	d16, d8, d3
   31138:			; <UNDEFINED> instruction: 0xf2c25abe
   3113c:	strtmi	r4, [sl], #2609	; 0xa31
   31140:	vmlseq.f32	s28, s18, s8
   31144:	andeq	lr, ip, r0, lsl #20
   31148:	ldmcs	ip!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   3114c:	ldrbcc	lr, [r9, #-2639]!	; 0xfffff5b1
   31150:	ldrbmi	r4, [r1], #-80	; 0xffffffb0
   31154:	ldmne	ip!, {r3, r7, r9, fp, sp, lr, pc}
   31158:	beq	2ab970 <rpl_re_syntax_options@@Base+0x23de90>
   3115c:	vmlaeq.f32	s28, s12, s28
   31160:	ldreq	lr, [r9, #2693]!	; 0xa85
   31164:	ldmdavs	ip!, {r3, r7, r9, fp, sp, lr, pc}^
   31168:	vmlseq.f32	s28, s20, s28
   3116c:	b	fe182178 <rpl_re_syntax_options@@Base+0xfe114698>
   31170:	strbmi	r5, [r1], #-1465	; 0xfffffa47
   31174:	strmi	r4, [pc], #-1141	; 3117c <ASN1_STRING_length@plt+0x2a914>
   31178:	bleq	abd94 <rpl_re_syntax_options@@Base+0x3e2b4>
   3117c:	b	fe11725c <rpl_re_syntax_options@@Base+0xfe0a977c>
   31180:			; <UNDEFINED> instruction: 0xf647010c
   31184:	vmul.i<illegal width 8>	d21, d21, d3[0]
   31188:	b	12871c0 <rpl_re_syntax_options@@Base+0x12196e0>
   3118c:	strmi	r0, [r0], #1291	; 0x50b
   31190:	b	140127c <rpl_re_syntax_options@@Base+0x139379c>
   31194:	b	13fcd78 <rpl_re_syntax_options@@Base+0x138f298>
   31198:	subsmi	r3, r9, fp, ror r0
   3119c:	b	fe3c22ac <rpl_re_syntax_options@@Base+0xfe3547cc>
   311a0:	b	278c84 <rpl_re_syntax_options@@Base+0x20b1a4>
   311a4:	eormi	r0, r5, fp, lsl #16
   311a8:	adcseq	lr, fp, r0, lsl #21
   311ac:	vaddvs.f32	s29, s15, s28
   311b0:	streq	lr, [r8, #-2629]	; 0xfffff5bb
   311b4:	b	fe0421e4 <rpl_re_syntax_options@@Base+0xfdfd4704>
   311b8:	ldrbtmi	r5, [r2], #-187	; 0xffffff45
   311bc:	ldmne	r5!, {r3, r5, sl, lr}
   311c0:	ldmdals	r7!, {r1, sl, lr}
   311c4:	smlabbeq	r7, ip, sl, lr
   311c8:	streq	lr, [r2], -fp, asr #20
   311cc:	b	1401278 <rpl_re_syntax_options@@Base+0x1393798>
   311d0:	b	fe07cdac <rpl_re_syntax_options@@Base+0xfe00f2cc>
   311d4:	strmi	r0, [r0], ip, lsl #2
   311d8:	b	fe3d7264 <rpl_re_syntax_options@@Base+0xfe369784>
   311dc:	b	1b8cb8 <rpl_re_syntax_options@@Base+0x14b1d8>
   311e0:	strmi	r0, [r0], #1545	; 0x609
   311e4:	rsbscc	lr, r2, pc, asr #20
   311e8:	b	fe0422fc <rpl_re_syntax_options@@Base+0xfdfd481c>
   311ec:	b	2f14bc <rpl_re_syntax_options@@Base+0x2839dc>
   311f0:	b	fe3b3200 <rpl_re_syntax_options@@Base+0xfe345720>
   311f4:	b	11ccbd0 <rpl_re_syntax_options@@Base+0x115f0f0>
   311f8:	strmi	r0, [fp], #-1544	; 0xfffff9f8
   311fc:	adcspl	lr, r2, r0, lsl #21
   31200:	ldrtmi	r4, [r0], #-1139	; 0xfffffb8d
   31204:	ldmdbls	r8!, {r2, r3, r4, sl, lr}
   31208:	vshl.s8	d20, d3, d11
   3120c:	b	fe1f760c <rpl_re_syntax_options@@Base+0xfe189b2c>
   31210:	vaddl.s8	q8, d8, d5
   31214:	b	10b3594 <rpl_re_syntax_options@@Base+0x1045ab4>
   31218:	strmi	r0, [r8], #3587	; 0xe03
   3121c:	b	14012a4 <rpl_re_syntax_options@@Base+0x13937c4>
   31220:	b	13fadf8 <rpl_re_syntax_options@@Base+0x138d318>
   31224:	rsbsmi	r3, r8, r3, ror r1
   31228:	b	fe1c2540 <rpl_re_syntax_options@@Base+0xfe154a60>
   3122c:	b	b6d04 <rpl_re_syntax_options@@Base+0x49224>
   31230:	b	3b3244 <rpl_re_syntax_options@@Base+0x345764>
   31234:	b	fe074a68 <rpl_re_syntax_options@@Base+0xfe006f88>
   31238:	strmi	r0, [r4], #435	; 0x1b3
   3123c:			; <UNDEFINED> instruction: 0x51b3ea81
   31240:	ldrbtvs	lr, [r4], -r6, lsl #21
   31244:	vmlseq.f32	s28, s16, s28
   31248:	strmi	r4, [lr], #1126	; 0x466
   3124c:	ldrtmi	r4, [r6], #1201	; 0x4b1
   31250:	b	fe198b3c <rpl_re_syntax_options@@Base+0xfe12b05c>
   31254:	vrhadd.s8	d16, d0, d4
   31258:			; <UNDEFINED> instruction: 0xf6c960a7
   3125c:	ldrtmi	r3, [r0], #-220	; 0xffffff24
   31260:	tsteq	r9, r1, lsl #20
   31264:			; <UNDEFINED> instruction: 0x0c0eea43
   31268:	b	1401414 <rpl_re_syntax_options@@Base+0x1393934>
   3126c:	strmi	r2, [r7], #-1785	; 0xfffff907
   31270:	rsbscc	lr, lr, pc, asr #20
   31274:	ldrtne	lr, [r9], r6, lsl #21
   31278:			; <UNDEFINED> instruction: 0x0c02ea0c
   3127c:	adcseq	lr, lr, r0, lsl #21
   31280:	b	1022c4 <rpl_re_syntax_options@@Base+0x947e4>
   31284:	b	fe1b16c4 <rpl_re_syntax_options@@Base+0xfe143be4>
   31288:	b	fe04ac74 <rpl_re_syntax_options@@Base+0xfdfdd194>
   3128c:	b	134558c <rpl_re_syntax_options@@Base+0x12d7aac>
   31290:	ldrtmi	r0, [r7], #-3073	; 0xfffff3ff
   31294:	bl	3024ac <rpl_re_syntax_options@@Base+0x2949cc>
   31298:	ldrtmi	r0, [ip], #263	; 0x107
   3129c:	b	fe158f8c <rpl_re_syntax_options@@Base+0xfe0eb4ac>
   312a0:	vhadd.s8	d16, d15, d9
   312a4:			; <UNDEFINED> instruction: 0xf2cc1674
   312a8:	mulmi	r8, fp, r6
   312ac:	rsbmi	r4, r0, lr, lsr r4
   312b0:	b	1402370 <rpl_re_syntax_options@@Base+0x1394890>
   312b4:	ldrtmi	r2, [r0], #-2289	; 0xfffff70f
   312b8:	ldrbtcc	lr, [ip], -pc, asr #20
   312bc:	ldreq	lr, [ip, r6, lsl #21]!
   312c0:	b	13d8b74 <rpl_re_syntax_options@@Base+0x136b094>
   312c4:	b	fe2326fc <rpl_re_syntax_options@@Base+0xfe1c4c1c>
   312c8:			; <UNDEFINED> instruction: 0x401d18b1
   312cc:	ldmdavs	r1!, {r3, r7, r9, fp, sp, lr, pc}^
   312d0:	mrcls	6, 1, r4, cr4, cr2, {5}
   312d4:	ldrtmi	r4, [r2], #1088	; 0x440
   312d8:	ldrtpl	lr, [ip], r7, lsl #21
   312dc:	streq	lr, [ip, -lr, lsl #20]
   312e0:	b	12022f0 <rpl_re_syntax_options@@Base+0x1194810>
   312e4:	ldcls	8, cr0, [r9, #-20]!	; 0xffffffec
   312e8:	b	1418fd4 <rpl_re_syntax_options@@Base+0x13ab4f4>
   312ec:	b	fe182ac8 <rpl_re_syntax_options@@Base+0xfe114fe8>
   312f0:	bl	2428d4 <rpl_re_syntax_options@@Base+0x1d4df4>
   312f4:	cdpls	7, 2, cr0, cr12, cr6, {0}
   312f8:	andls	r1, r4, r8, lsr r8
   312fc:	andeq	lr, r1, r9, lsl #21
   31300:	andsmi	r9, r0, r4, lsl #30
   31304:	ldmmi	r6!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   31308:	b	fe058bf4 <rpl_re_syntax_options@@Base+0xfdfeb114>
   3130c:	b	fe171338 <rpl_re_syntax_options@@Base+0xfe103858>
   31310:	mcrls	5, 1, r2, cr12, cr6, {4}
   31314:			; <UNDEFINED> instruction: 0xf6464455
   31318:	vmull.s<illegal width 8>	<illegal reg q8.5>, d30, d1[0]
   3131c:	b	fe243d90 <rpl_re_syntax_options@@Base+0xfe1d62b0>
   31320:	b	fe237700 <rpl_re_syntax_options@@Base+0xfe1c9c20>
   31324:	b	13f2e84 <rpl_re_syntax_options@@Base+0x13853a4>
   31328:	strtmi	r2, [lr], #-2290	; 0xfffff70e
   3132c:	streq	lr, [r7, #-2636]	; 0xfffff5b4
   31330:	b	182600 <rpl_re_syntax_options@@Base+0x114b20>
   31334:	strtmi	r0, [r2], #2830	; 0xb0e
   31338:	ldrbtcc	lr, [r7], #-2639	; 0xfffff5b1
   3133c:	ldrteq	lr, [r7], #2692	; 0xa84
   31340:	b	fe142c3c <rpl_re_syntax_options@@Base+0xfe0d515c>
   31344:	svcls	0x002c54b7
   31348:	b	fe242490 <rpl_re_syntax_options@@Base+0xfe1d49b0>
   3134c:	b	fe23761c <rpl_re_syntax_options@@Base+0xfe1c9b3c>
   31350:	sxtahmi	r6, sl, r2, ror #16
   31354:	strbmi	r9, [r0], #-3893	; 0xfffff0cb
   31358:	stmdaeq	r5, {r2, r3, r9, fp, sp, lr, pc}
   3135c:	svcls	0x003a44ba
   31360:	stmdaeq	r8, {r0, r1, r3, r6, r9, fp, sp, lr, pc}
   31364:	strbmi	r4, [r4], #-1027	; 0xfffffbfd
   31368:	ldrbmi	lr, [r7, #2639]!	; 0xa4f
   3136c:	b	fe182384 <rpl_re_syntax_options@@Base+0xfe1148a4>
   31370:	svcls	0x002d4577
   31374:	ldmmi	r7!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   31378:	b	fe199068 <rpl_re_syntax_options@@Base+0xfe12b588>
   3137c:	svcls	0x002d2597
   31380:	vqshl.s8	q10, <illegal reg q2.5>, q2
   31384:			; <UNDEFINED> instruction: 0xf6ce7a86
   31388:	b	fe24fe88 <rpl_re_syntax_options@@Base+0xfe1e23a8>
   3138c:	b	fe237770 <rpl_re_syntax_options@@Base+0xfe1c9c90>
   31390:	svcls	0x002d08d7
   31394:	andeq	lr, r8, r5, lsl #22
   31398:	stmdaeq	r2, {r0, r7, r9, fp, sp, lr, pc}
   3139c:	strmi	r9, [r2], #3332	; 0xd04
   313a0:	svcls	0x003646bb
   313a4:	b	2553b0 <rpl_re_syntax_options@@Base+0x1e78d0>
   313a8:	b	13f33bc <rpl_re_syntax_options@@Base+0x13858dc>
   313ac:	strbmi	r2, [sl], #243	; 0xf3
   313b0:	b	fe2426a4 <rpl_re_syntax_options@@Base+0xfe1d4bc4>
   313b4:	svcls	0x002e0801
   313b8:	adcsne	lr, r3, r0, lsl #21
   313bc:	stmdbeq	r4, {r0, r2, r6, r9, fp, sp, lr, pc}
   313c0:	rsbsvs	lr, r3, r0, lsl #21
   313c4:	b	140270c <rpl_re_syntax_options@@Base+0x1394c2c>
   313c8:	strmi	r3, [r0], #2676	; 0xa74
   313cc:	stmdbeq	ip, {r0, r3, r9, fp, sp, lr, pc}
   313d0:	andeq	lr, r4, r5, lsl #20
   313d4:	beq	fed6be04 <rpl_re_syntax_options@@Base+0xfecfe324>
   313d8:	bpl	fed6be08 <rpl_re_syntax_options@@Base+0xfecfe328>
   313dc:	andeq	lr, r0, r9, asr #20
   313e0:	ldmibmi	r7!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   313e4:	b	fe28252c <rpl_re_syntax_options@@Base+0xfe214a4c>
   313e8:	b	13f7bcc <rpl_re_syntax_options@@Base+0x138a0ec>
   313ec:	b	fe283fcc <rpl_re_syntax_options@@Base+0xfe2164ec>
   313f0:	b	fe2b3b54 <rpl_re_syntax_options@@Base+0xfe246074>
   313f4:	ldrbmi	r4, [r9], #2678	; 0xa76
   313f8:	bcs	fe5ebe28 <rpl_re_syntax_options@@Base+0xfe57e348>
   313fc:	streq	lr, [sl, -r9, lsl #22]
   31400:	blpl	ff1eed2c <rpl_re_syntax_options@@Base+0xff18124c>
   31404:	blvc	ff0aef0c <rpl_re_syntax_options@@Base+0xff04142c>
   31408:	strbmi	r4, [r6], #1088	; 0x440
   3140c:	b	fe0c2700 <rpl_re_syntax_options@@Base+0xfe054c20>
   31410:	strls	r0, [r3, -r3, lsl #16]
   31414:	b	2590d4 <rpl_re_syntax_options@@Base+0x1eb5f4>
   31418:	strmi	r0, [fp], #2062	; 0x80e
   3141c:	bcs	fffebd60 <rpl_re_syntax_options@@Base+0xfff7e280>
   31420:	stmdaeq	r2, {r3, r7, r9, fp, sp, lr, pc}
   31424:	stmdbeq	r0, {r2, r6, r9, fp, sp, lr, pc}
   31428:	bne	fefebe58 <rpl_re_syntax_options@@Base+0xfef7e378>
   3142c:	ssatmi	r4, #28, r8, asr #9
   31430:	b	2990f4 <rpl_re_syntax_options@@Base+0x22b614>
   31434:	b	fe2b3850 <rpl_re_syntax_options@@Base+0xfe245d70>
   31438:	vldmdbls	r7!, {s12-s137}
   3143c:	b	142784 <rpl_re_syntax_options@@Base+0xd4ca4>
   31440:	b	13f3c48 <rpl_re_syntax_options@@Base+0x1386168>
   31444:	b	127da0c <rpl_re_syntax_options@@Base+0x120ff2c>
   31448:	strtmi	r0, [fp], #2570	; 0xa0a
   3144c:	ldmibmi	r7!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   31450:	b	fe09885c <rpl_re_syntax_options@@Base+0xfe02ad7c>
   31454:	b	fe271b1c <rpl_re_syntax_options@@Base+0xfe20403c>
   31458:	svcls	0x002f19f7
   3145c:	lslspl	lr, r1, #21
   31460:	b	14025ac <rpl_re_syntax_options@@Base+0x1394acc>
   31464:	strbmi	r4, [r4], #2805	; 0xaf5
   31468:	bmi	1dabe98 <rpl_re_syntax_options@@Base+0x1d3e3b8>
   3146c:	ldmibeq	r7, {r0, r3, r7, r9, fp, sp, lr, pc}^
   31470:	strtmi	r4, [pc], -r8, lsl #9
   31474:	b	fe2c27a8 <rpl_re_syntax_options@@Base+0xfe254cc8>
   31478:			; <UNDEFINED> instruction: 0x46452a97
   3147c:	stmdaeq	sl, {r0, r1, r3, r8, r9, fp, sp, lr, pc}
   31480:	stmibne	ip, {r1, r3, r6, r9, ip, sp, lr, pc}^
   31484:	stmdbmi	ip, {r1, r6, r7, r9, ip, sp, lr, pc}
   31488:	bcc	1dabdcc <rpl_re_syntax_options@@Base+0x1d3e2ec>
   3148c:	b	fe102d98 <rpl_re_syntax_options@@Base+0xfe0952b8>
   31490:	strmi	r0, [r9], #2062	; 0x80e
   31494:	svcls	0x002f9106
   31498:	strbmi	r4, [sl], #-1577	; 0xfffff9d7
   3149c:	stmdaeq	ip, {r3, r9, fp, sp, lr, pc}
   314a0:	stmdbeq	r5, {r6, r9, fp, sp, lr, pc}
   314a4:	blcs	fff6bde8 <rpl_re_syntax_options@@Base+0xffefe308>
   314a8:	beq	fedabed8 <rpl_re_syntax_options@@Base+0xfed3e3f8>
   314ac:	b	fe318994 <rpl_re_syntax_options@@Base+0xfe2aaeb4>
   314b0:	b	fe2383a8 <rpl_re_syntax_options@@Base+0xfe1ca8c8>
   314b4:	ldrmi	r0, [r0], #2051	; 0x803
   314b8:	rsbsvs	lr, ip, #569344	; 0x8b000
   314bc:	strtmi	r4, [fp], #1723	; 0x6bb
   314c0:	ldrmi	r9, [r0], #3332	; 0xd04
   314c4:	b	fe2d58e0 <rpl_re_syntax_options@@Base+0xfe267e00>
   314c8:	strbmi	r5, [r5], #-2737	; 0xfffff54f
   314cc:	andeq	lr, r1, #0, 20
   314d0:	b	2978e4 <rpl_re_syntax_options@@Base+0x229e04>
   314d4:	strtmi	r0, [pc], -r4, lsl #18
   314d8:	b	12989a0 <rpl_re_syntax_options@@Base+0x122aec0>
   314dc:	ldrbmi	r0, [r2], #-514	; 0xfffffdfe
   314e0:	bmi	ffcabe24 <rpl_re_syntax_options@@Base+0xffc3e344>
   314e4:	ldmibmi	r5!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   314e8:	bmi	1cabf18 <rpl_re_syntax_options@@Base+0x1c3e438>
   314ec:	ldmibne	r5!, {r0, r3, r7, r9, fp, sp, lr, pc}^
   314f0:	bcs	fe4abf20 <rpl_re_syntax_options@@Base+0xfe43e440>
   314f4:	ldmibeq	r5, {r0, r3, r7, r9, fp, sp, lr, pc}^
   314f8:	ldrbmi	r4, [r9], #1090	; 0x442
   314fc:	bl	295d14 <rpl_re_syntax_options@@Base+0x228234>
   31500:	bls	8b3530 <rpl_re_syntax_options@@Base+0x845a50>
   31504:	bcs	ffe2be48 <rpl_re_syntax_options@@Base+0xffdbe368>
   31508:	b	fe3c2e24 <rpl_re_syntax_options@@Base+0xfe355344>
   3150c:	strtmi	r0, [r9], ip, lsl #16
   31510:	bls	c4275c <rpl_re_syntax_options@@Base+0xbd4c7c>
   31514:	stmdaeq	r7, {r3, r9, fp, sp, lr, pc}
   31518:	strbmi	r9, [fp], #-1297	; 0xfffffaef
   3151c:	strne	lr, [r4, #-2525]	; 0xfffff623
   31520:	stmdaeq	lr, {r3, r7, r9, fp, sp, lr, pc}
   31524:	bls	e82f78 <rpl_re_syntax_options@@Base+0xe15498>
   31528:	bne	fee2bf58 <rpl_re_syntax_options@@Base+0xfedbe478>
   3152c:	b	1402794 <rpl_re_syntax_options@@Base+0x1394cb4>
   31530:	b	fe2be2fc <rpl_re_syntax_options@@Base+0xfe25081c>
   31534:	b	fe10bf18 <rpl_re_syntax_options@@Base+0xfe09e438>
   31538:	ldrmi	r0, [r3], #945	; 0x3b1
   3153c:	ldrbmi	r9, [r0], #2609	; 0xa31
   31540:	stmdbeq	r1, {r0, r2, r6, r9, fp, sp, lr, pc}
   31544:	beq	abd60 <rpl_re_syntax_options@@Base+0x3e280>
   31548:			; <UNDEFINED> instruction: 0x53b1ea83
   3154c:	b	29796c <rpl_re_syntax_options@@Base+0x229e8c>
   31550:	strbmi	r0, [r4], #-2304	; 0xfffff700
   31554:	beq	2ebe80 <rpl_re_syntax_options@@Base+0x27e3a0>
   31558:	ldmibmi	r2!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   3155c:	ldmibne	r2!, {r0, r3, r7, r9, fp, sp, lr, pc}^
   31560:	b	14026b4 <rpl_re_syntax_options@@Base+0x1394bd4>
   31564:	b	fe284130 <rpl_re_syntax_options@@Base+0xfe216650>
   31568:	b	fe2b3cb8 <rpl_re_syntax_options@@Base+0xfe2461d8>
   3156c:	strbmi	r4, [fp], #2673	; 0xa71
   31570:	bcs	fe4abfa0 <rpl_re_syntax_options@@Base+0xfe43e4c0>
   31574:	bl	302688 <rpl_re_syntax_options@@Base+0x294ba8>
   31578:	vadd.i8	d16, d8, d10
   3157c:			; <UNDEFINED> instruction: 0xf6c449aa
   31580:	bls	17bb58 <rpl_re_syntax_options@@Base+0x10e078>
   31584:	strmi	r4, [r9], #1601	; 0x641
   31588:	b	fe3559d8 <rpl_re_syntax_options@@Base+0xfe2e7ef8>
   3158c:	stmdbls	r4, {r0, r1, r2, fp}
   31590:	stmdaeq	r4, {r3, r9, fp, sp, lr, pc}
   31594:	blcs	ffd6bed8 <rpl_re_syntax_options@@Base+0xffcfe3f8>
   31598:	b	10828d8 <rpl_re_syntax_options@@Base+0x1014df8>
   3159c:	b	fe2f3db0 <rpl_re_syntax_options@@Base+0xfe2862d0>
   315a0:	b	2b8478 <rpl_re_syntax_options@@Base+0x24a998>
   315a4:	bls	c73db4 <rpl_re_syntax_options@@Base+0xc062d4>
   315a8:	stmdaeq	ip, {r3, r7, r9, fp, sp, lr, pc}
   315ac:	ldrbtmi	r9, [r0], #3345	; 0xd11
   315b0:	vaddvs.f32	s29, s9, s22
   315b4:	bls	ec3008 <rpl_re_syntax_options@@Base+0xe55528>
   315b8:	ldmdbcc	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   315bc:	ldrmi	r4, [r3], #1264	; 0x4f0
   315c0:	b	97e90 <rpl_re_syntax_options@@Base+0x2a3b0>
   315c4:	b	fe274dd8 <rpl_re_syntax_options@@Base+0xfe2072f8>
   315c8:	b	12b3c9c <rpl_re_syntax_options@@Base+0x12461bc>
   315cc:	b	fe274e0c <rpl_re_syntax_options@@Base+0xfe20732c>
   315d0:	b	1407ca4 <rpl_re_syntax_options@@Base+0x139a1c4>
   315d4:	ldrbtmi	r4, [r1], #2738	; 0xab2
   315d8:	bne	ffcec008 <rpl_re_syntax_options@@Base+0xffc7e528>
   315dc:	vcmpmi.f32	s29, #0.0
   315e0:	beq	ff4ec010 <rpl_re_syntax_options@@Base+0xff47e530>
   315e4:	vaddmi.f32	s29, s11, s28
   315e8:	ldrbmi	r9, [sl], #2595	; 0xa23
   315ec:	vfnmscs.f32	s28, s11, s28
   315f0:	ldrbmi	r4, [r6], #1088	; 0x440
   315f4:	ands	pc, ip, sp, asr #17
   315f8:	bls	d02858 <rpl_re_syntax_options@@Base+0xc94d78>
   315fc:	cfstrsls	mvf4, [r4, #-772]	; 0xfffffcfc
   31600:	stmdaeq	r4, {r0, r1, r2, r7, r9, fp, sp, lr, pc}
   31604:	b	2429dc <rpl_re_syntax_options@@Base+0x1d4efc>
   31608:	b	10f3610 <rpl_re_syntax_options@@Base+0x1085b30>
   3160c:	b	13f4e38 <rpl_re_syntax_options@@Base+0x1387358>
   31610:	b	fe23c5d8 <rpl_re_syntax_options@@Base+0xfe1ceaf8>
   31614:	b	fe2f3638 <rpl_re_syntax_options@@Base+0xfe285b58>
   31618:	b	3b84e0 <rpl_re_syntax_options@@Base+0x34aa00>
   3161c:	b	13f4e38 <rpl_re_syntax_options@@Base+0x1387358>
   31620:	vldrls	s8, [r2, #-712]	; 0xfffffd38
   31624:	blvs	1c6c058 <rpl_re_syntax_options@@Base+0x1bfe578>
   31628:	b	fe2c29b0 <rpl_re_syntax_options@@Base+0xfe254ed0>
   3162c:	ldrbmi	r1, [r8], #2802	; 0xaf2
   31630:	beq	ff4ec060 <rpl_re_syntax_options@@Base+0xff47e580>
   31634:	bleq	2abe48 <rpl_re_syntax_options@@Base+0x23e368>
   31638:	b	13d7f08 <rpl_re_syntax_options@@Base+0x136a428>
   3163c:	b	13f4e70 <rpl_re_syntax_options@@Base+0x1387390>
   31640:	b	140082c <rpl_re_syntax_options@@Base+0x1392d4c>
   31644:	stmdbls	r5, {r0, r2, r4, r5, r6, r7, r8, r9, fp, lr}
   31648:	vldmiaeq	r9!, {s28-s167}
   3164c:	b	fe30289c <rpl_re_syntax_options@@Base+0xfe294dbc>
   31650:	b	fe30442c <rpl_re_syntax_options@@Base+0xfe29694c>
   31654:	b	fe33c4b0 <rpl_re_syntax_options@@Base+0xfe2ce9d0>
   31658:	ldrtmi	r5, [r2], #3257	; 0xcb9
   3165c:	ldrbmi	r4, [sl], #1268	; 0x4f4
   31660:	strmi	r4, [lr], r4, asr #9
   31664:			; <UNDEFINED> instruction: 0xf64844c6
   31668:			; <UNDEFINED> instruction: 0xf2c708da
   3166c:			; <UNDEFINED> instruction: 0x465268f9
   31670:	beq	6c088 <numurls@@Base+0x964>
   31674:	andls	r4, r8, #144, 8	; 0x90000000
   31678:	b	2d7f50 <rpl_re_syntax_options@@Base+0x26a470>
   3167c:	b	fe2b3ebc <rpl_re_syntax_options@@Base+0xfe2463dc>
   31680:	strbmi	r0, [r7], #-2564	; 0xfffff5fc
   31684:	b	14027e8 <rpl_re_syntax_options@@Base+0x1394d08>
   31688:	b	13f9e88 <rpl_re_syntax_options@@Base+0x138c3a8>
   3168c:	b	fe08415c <rpl_re_syntax_options@@Base+0xfe01667c>
   31690:	b	fe2b5d90 <rpl_re_syntax_options@@Base+0xfe2482b0>
   31694:	b	1278264 <rpl_re_syntax_options@@Base+0x120a784>
   31698:	b	fe2b36d0 <rpl_re_syntax_options@@Base+0xfe245bf0>
   3169c:	bls	cf41ec <rpl_re_syntax_options@@Base+0xc8670c>
   316a0:	blcc	1f6bfe4 <rpl_re_syntax_options@@Base+0x1efe504>
   316a4:	b	fe098ac8 <rpl_re_syntax_options@@Base+0xfe02afe8>
   316a8:	ldrmi	r6, [r2], #382	; 0x17e
   316ac:	ldrtmi	r9, [r9], #-2564	; 0xfffff5fc
   316b0:	stmdaeq	r3, {r3, r9, fp, sp, lr, pc}
   316b4:	streq	lr, [ip, -r9, lsl #20]
   316b8:	bleq	fef6c0ec <rpl_re_syntax_options@@Base+0xfeefe60c>
   316bc:	b	fe3026ec <rpl_re_syntax_options@@Base+0xfe294c0c>
   316c0:	b	12485b8 <rpl_re_syntax_options@@Base+0x11daad8>
   316c4:	ldrbmi	r0, [pc], #-1799	; 316cc <ASN1_STRING_length@plt+0x2ae64>
   316c8:	ldmmi	r5!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   316cc:	blmi	1dac0f4 <rpl_re_syntax_options@@Base+0x1d3e614>
   316d0:	ldmdane	sl!, {r4, r7, r9, sl, lr}^
   316d4:	b	fe317ae0 <rpl_re_syntax_options@@Base+0xfe2aa000>
   316d8:	andls	r2, r5, #152576	; 0x25400
   316dc:	b	fe04290c <rpl_re_syntax_options@@Base+0xfdfd4e2c>
   316e0:	bl	2f1f20 <rpl_re_syntax_options@@Base+0x284440>
   316e4:	strls	r0, [r9, -sl, lsl #14]
   316e8:	b	d8b04 <rpl_re_syntax_options@@Base+0x6b024>
   316ec:	ldrtmi	r0, [r9], -r8, lsl #4
   316f0:	submi	r9, r2, r4, lsr #30
   316f4:	blcs	ffe6c038 <rpl_re_syntax_options@@Base+0xffdfe558>
   316f8:	svcls	0x00354439
   316fc:	b	fe302734 <rpl_re_syntax_options@@Base+0xfe294c54>
   31700:	strtmi	r1, [r2], #-3000	; 0xfffff448
   31704:	cmncc	r5, pc, asr #20
   31708:	ldrtmi	lr, [r7], #2639	; 0xa4f
   3170c:	beq	1ac044 <rpl_re_syntax_options@@Base+0x13e564>
   31710:	ldrbtne	lr, [r7], #2692	; 0xa84
   31714:	b	fe3193f0 <rpl_re_syntax_options@@Base+0xfe2ab910>
   31718:	b	fe08c500 <rpl_re_syntax_options@@Base+0xfe01ea20>
   3171c:	ldrbmi	r0, [sl], #-437	; 0xfffffe4b
   31720:	beq	2abf50 <rpl_re_syntax_options@@Base+0x23e470>
   31724:	bleq	1abf5c <rpl_re_syntax_options@@Base+0x13e47c>
   31728:			; <UNDEFINED> instruction: 0x51b5ea81
   3172c:	b	12d8b54 <rpl_re_syntax_options@@Base+0x126b074>
   31730:	b	fe133f64 <rpl_re_syntax_options@@Base+0xfe0c6484>
   31734:	svcls	0x003404d7
   31738:	bl	102884 <rpl_re_syntax_options@@Base+0x94da4>
   3173c:	ldrmi	r0, [r1], #-2562	; 0xfffff5fe
   31740:	b	1402838 <rpl_re_syntax_options@@Base+0x1394d58>
   31744:	strls	r4, [r4], #-3061	; 0xfffff40b
   31748:	andcc	lr, r3, #3620864	; 0x374000
   3174c:	blmi	1dac180 <rpl_re_syntax_options@@Base+0x1d3e6a0>
   31750:	blcs	fe5ac184 <rpl_re_syntax_options@@Base+0xfe53e6a4>
   31754:	strbtvs	pc, [sp], #-588	; 0xfffffdb4	; <UNPREDICTABLE>
   31758:			; <UNDEFINED> instruction: 0xf6ca441a
   3175c:	bl	2f2828 <rpl_re_syntax_options@@Base+0x284d48>
   31760:	b	fe3b3370 <rpl_re_syntax_options@@Base+0xfe345890>
   31764:	stcls	3, cr0, [r5, #-32]	; 0xffffffe0
   31768:			; <UNDEFINED> instruction: 0x9717443c
   3176c:	movweq	lr, #43523	; 0xaa03
   31770:	b	1419450 <rpl_re_syntax_options@@Base+0x13ab970>
   31774:	strtmi	r2, [r0], #-762	; 0xfffffd06
   31778:	movweq	lr, #60035	; 0xea83
   3177c:	adcsne	lr, sl, #532480	; 0x82000
   31780:	b	fe0c2794 <rpl_re_syntax_options@@Base+0xfe054cb4>
   31784:	b	140a174 <rpl_re_syntax_options@@Base+0x139c694>
   31788:	ldrmi	r4, [r3], #-183	; 0xffffff49
   3178c:	strtmi	r4, [sl], -ip, lsr #12
   31790:	movwmi	r9, #52489	; 0xcd09
   31794:	blcc	1cac0d8 <rpl_re_syntax_options@@Base+0x1c3e5f8>
   31798:	rscsne	lr, r7, r0, lsl #21
   3179c:	streq	lr, [ip], #-2564	; 0xfffff5fc
   317a0:	bleq	fecac1d4 <rpl_re_syntax_options@@Base+0xfec3e6f4>
   317a4:	sbcseq	lr, r7, r0, lsl #21
   317a8:	svcls	0x0035400a
   317ac:	blpl	fecac1e0 <rpl_re_syntax_options@@Base+0xfec3e700>
   317b0:	b	1402440 <rpl_re_syntax_options@@Base+0x1394960>
   317b4:	ldrtmi	r4, [r8], #-1269	; 0xfffffb0b
   317b8:	andls	r4, r4, sl, asr r4
   317bc:	ldrbtmi	lr, [r5], #-2692	; 0xfffff57c
   317c0:	ldrmi	r4, [r9], #1050	; 0x41a
   317c4:	ldrcs	lr, [r5], #2692	; 0xa84
   317c8:	b	fe2583e0 <rpl_re_syntax_options@@Base+0xfe1ea900>
   317cc:	stcls	0, cr0, [r6, #-40]	; 0xffffffd8
   317d0:	andeq	lr, r9, r0, lsl #20
   317d4:	blcs	ffeac118 <rpl_re_syntax_options@@Base+0xffe3e638>
   317d8:	andeq	lr, r8, r0, lsl #21
   317dc:	b	fe302890 <rpl_re_syntax_options@@Base+0xfe294db0>
   317e0:	ldrmi	r1, [ip], #-3001	; 0xfffff447
   317e4:	b	fe318400 <rpl_re_syntax_options@@Base+0xfe2aa920>
   317e8:	vldrls	d6, [r7, #-484]	; 0xfffffe1c
   317ec:	vmax.s8	d20, d2, d23
   317f0:	vmls.i<illegal width 8>	d23, d27, d0[2]
   317f4:	strls	r0, [r4, -r3, lsl #8]
   317f8:	svcls	0x0037443c
   317fc:	b	10829d4 <rpl_re_syntax_options@@Base+0x1014ef4>
   31800:	b	3b5010 <rpl_re_syntax_options@@Base+0x347530>
   31804:	strtmi	r0, [r0], #-3587	; 0xfffff1fd
   31808:	cmncc	r2, #323584	; 0x4f000
   3180c:	b	fe102974 <rpl_re_syntax_options@@Base+0xfe094e94>
   31810:	b	726e0 <rpl_re_syntax_options@@Base+0x4c00>
   31814:	b	13b4424 <rpl_re_syntax_options@@Base+0x1346944>
   31818:	b	13f504c <rpl_re_syntax_options@@Base+0x138756c>
   3181c:	b	fe102b00 <rpl_re_syntax_options@@Base+0xfe095020>
   31820:	b	fe1466f0 <rpl_re_syntax_options@@Base+0xfe0d8c10>
   31824:	ldrbtmi	r1, [r3], #-1271	; 0xfffffb09
   31828:	ldrbeq	lr, [r7], #2692	; 0xa84
   3182c:	bl	342840 <rpl_re_syntax_options@@Base+0x2d4d60>
   31830:	svcls	0x00360e00
   31834:	blmi	ffdac178 <rpl_re_syntax_options@@Base+0xffd3e698>
   31838:	b	fe317884 <rpl_re_syntax_options@@Base+0xfe2a9da4>
   3183c:	ldrtmi	r4, [ip], #-2933	; 0xfffff48b
   31840:	b	fe316870 <rpl_re_syntax_options@@Base+0xfe2a8d90>
   31844:			; <UNDEFINED> instruction: 0xf6472b95
   31848:	strmi	r7, [r7], -r7, asr #25
   3184c:			; <UNDEFINED> instruction: 0xf6cb980a
   31850:	b	14109bc <rpl_re_syntax_options@@Base+0x13a2edc>
   31854:	ldrtmi	r2, [r8], #-1278	; 0xfffffb02
   31858:	ldrtne	lr, [lr], #2692	; 0xa84
   3185c:	streq	lr, [r0, -fp, lsl #22]
   31860:	ldrtmi	r9, [ip], #1802	; 0x70a
   31864:	b	fe2d954c <rpl_re_syntax_options@@Base+0xfe26ba6c>
   31868:	strbtmi	r0, [r0], #9
   3186c:	andeq	lr, lr, r0, lsl #20
   31870:	bleq	12c180 <rpl_re_syntax_options@@Base+0xbe6a0>
   31874:	vldmiami	r7!, {s28-s106}
   31878:	andeq	lr, sl, r0, lsl #21
   3187c:	vldmiane	r7!, {s29-s168}
   31880:	ldrbtvs	lr, [lr], #-2692	; 0xfffff57c
   31884:	b	fe34298c <rpl_re_syntax_options@@Base+0xfe2d4eac>
   31888:	b	13f4bec <rpl_re_syntax_options@@Base+0x138710c>
   3188c:	svcls	0x00373873
   31890:	cfstrsls	mvf4, [r4, #-128]	; 0xffffff80
   31894:	bleq	ac0c8 <rpl_re_syntax_options@@Base+0x3e5e8>
   31898:	streq	lr, [r3], #-2562	; 0xfffff5fe
   3189c:	ldmeq	r3!, {r3, r7, r9, fp, sp, lr, pc}
   318a0:	b	fe242b98 <rpl_re_syntax_options@@Base+0xfe1d50b8>
   318a4:	svcls	0x000558b3
   318a8:	streq	lr, [r4], #-2635	; 0xfffff5b5
   318ac:	blmi	ffdac1f0 <rpl_re_syntax_options@@Base+0xffd3e710>
   318b0:	strmi	r4, [r7], #-1092	; 0xfffffbbc
   318b4:	ldmdals	r2, {r2, sl, lr}
   318b8:	ldmdami	r5!, {r0, r1, r3, r7, r9, fp, sp, lr, pc}^
   318bc:	blcs	ffe2c200 <rpl_re_syntax_options@@Base+0xffdbe720>
   318c0:	ldmcs	r5, {r3, r7, r9, fp, sp, lr, pc}
   318c4:	cfldrsls	mvf4, [r9, #-528]!	; 0xfffffdf0
   318c8:			; <UNDEFINED> instruction: 0xf64044c4
   318cc:	b	fe27dca0 <rpl_re_syntax_options@@Base+0xfe2101c0>
   318d0:	vmlal.s8	q8, d12, d14
   318d4:	b	249c5c <rpl_re_syntax_options@@Base+0x1dc17c>
   318d8:	strbtmi	r0, [r0], #-2055	; 0xfffff7f9
   318dc:	stmdaeq	r9, {r3, r7, r9, fp, sp, lr, pc}
   318e0:	b	1402af0 <rpl_re_syntax_options@@Base+0x1395010>
   318e4:	ldrbmi	r3, [r0], #116	; 0x74
   318e8:	adcseq	lr, r4, r0, lsl #21
   318ec:	bmi	fedac230 <rpl_re_syntax_options@@Base+0xfed3e750>
   318f0:	adcspl	lr, r4, r0, lsl #21
   318f4:	blne	fee2c328 <rpl_re_syntax_options@@Base+0xfedbe848>
   318f8:	b	fe2d5914 <rpl_re_syntax_options@@Base+0xfe267e34>
   318fc:	ldmdals	r8!, {r0, r2, r4, r5, r6, r7, r9, fp, ip}
   31900:	blvs	1e2c334 <rpl_re_syntax_options@@Base+0x1dbe854>
   31904:	rsbgt	pc, r0, sp, asr #17
   31908:	beq	ff5ac338 <rpl_re_syntax_options@@Base+0xff53e858>
   3190c:			; <UNDEFINED> instruction: 0x0c04ea43
   31910:	ldrbmi	r9, [r8], #3338	; 0xd0a
   31914:			; <UNDEFINED> instruction: 0x0c02ea0c
   31918:	bleq	16c12c <rpl_re_syntax_options@@Base+0xfe64c>
   3191c:	stmdals	r5, {r1, r7, sl, lr}
   31920:			; <UNDEFINED> instruction: 0x0c0bea4c
   31924:	blmi	ffdac268 <rpl_re_syntax_options@@Base+0xffd3e788>
   31928:	bl	82ab0 <rpl_re_syntax_options@@Base+0x14fd0>
   3192c:	stmdbls	r7, {r3, sl, fp}
   31930:	blmi	1dac364 <rpl_re_syntax_options@@Base+0x1d3e884>
   31934:	b	fe315950 <rpl_re_syntax_options@@Base+0xfe2a7e70>
   31938:	stmdals	r5, {r0, r2, r4, r7, r8, r9, fp, sp}
   3193c:	ldrbmi	r4, [sl], #1162	; 0x48a
   31940:	vshl.s8	q10, q0, <illegal reg q4.5>
   31944:	vmul.i<illegal width 8>	d17, d13, d3[1]
   31948:	ldrbmi	r5, [r1], -r7, lsr #17
   3194c:	strmi	r4, [r5], -r8, lsl #9
   31950:	beq	22c390 <rpl_re_syntax_options@@Base+0x1be8b0>
   31954:	b	1402c60 <rpl_re_syntax_options@@Base+0x1395180>
   31958:	b	1140720 <rpl_re_syntax_options@@Base+0x10d2c40>
   3195c:	ldmdals	sl!, {fp}
   31960:	beq	36c190 <rpl_re_syntax_options@@Base+0x2fe6b0>
   31964:	beq	3ec394 <rpl_re_syntax_options@@Base+0x37e8b4>
   31968:	ldrbmi	r9, [r1], #261	; 0x105
   3196c:	mvnscs	lr, pc, asr #20
   31970:	bmi	fec6c2b4 <rpl_re_syntax_options@@Base+0xfebfe7d4>
   31974:	b	fe097a64 <rpl_re_syntax_options@@Base+0xfe029f84>
   31978:	b	236070 <rpl_re_syntax_options@@Base+0x1c8590>
   3197c:	b	fe073990 <rpl_re_syntax_options@@Base+0xfe005eb0>
   31980:	b	fe309f78 <rpl_re_syntax_options@@Base+0xfe29c498>
   31984:	b	fe2b4860 <rpl_re_syntax_options@@Base+0xfe246d80>
   31988:	ldmdals	sl!, {r4, r5, r6, r7, r9, fp, ip}
   3198c:	b	142bb8 <rpl_re_syntax_options@@Base+0xd50d8>
   31990:	b	fe2f1dac <rpl_re_syntax_options@@Base+0xfe2842cc>
   31994:	b	1248870 <rpl_re_syntax_options@@Base+0x11dad90>
   31998:	b	fe2b1da4 <rpl_re_syntax_options@@Base+0xfe2442c4>
   3199c:	ldmdals	r9!, {r4, r6, r7, r9, fp}
   319a0:	strls	r4, [lr, #-1113]	; 0xfffffba7
   319a4:	ldmdals	r8, {r1, r7, sl, lr}
   319a8:	b	1402ad4 <rpl_re_syntax_options@@Base+0x1394ff4>
   319ac:	b	fe243d74 <rpl_re_syntax_options@@Base+0xfe1d6294>
   319b0:	bl	c4778 <rpl_re_syntax_options@@Base+0x56c98>
   319b4:	bls	2339e0 <rpl_re_syntax_options@@Base+0x1c5f00>
   319b8:	blcs	fe46c3ec <rpl_re_syntax_options@@Base+0xfe3fe90c>
   319bc:	ldrmi	r9, [r2], #2062	; 0x80e
   319c0:	andeq	lr, ip, #552960	; 0x87000
   319c4:	stmdbeq	sl, {r0, r1, r3, r8, r9, fp, sp, lr, pc}
   319c8:	andeq	lr, r8, #8192	; 0x2000
   319cc:	blcs	ffe6c310 <rpl_re_syntax_options@@Base+0xffdfe830>
   319d0:			; <UNDEFINED> instruction: 0x464d407a
   319d4:	ldmdbcc	r1, {r1, r2, r6, r9, ip, sp, lr, pc}^
   319d8:	stmibvs	sl, {r6, r7, r9, ip, sp, lr, pc}^
   319dc:	blne	fee6c410 <rpl_re_syntax_options@@Base+0xfedfe930>
   319e0:	b	fe302c8c <rpl_re_syntax_options@@Base+0xfe2951ac>
   319e4:	strbmi	r6, [lr], #2936	; 0xb78
   319e8:	bmi	fedec32c <rpl_re_syntax_options@@Base+0xfed7e84c>
   319ec:	b	1042c4c <rpl_re_syntax_options@@Base+0xfd516c>
   319f0:	ldrbmi	r0, [lr], #2305	; 0x901
   319f4:	bne	ffdec424 <rpl_re_syntax_options@@Base+0xffd7e944>
   319f8:	bleq	ac200 <rpl_re_syntax_options@@Base+0x3e720>
   319fc:	b	fe2d7aec <rpl_re_syntax_options@@Base+0xfe26a00c>
   31a00:	b	274560 <rpl_re_syntax_options@@Base+0x206a80>
   31a04:	strmi	r0, [r2], #2308	; 0x904
   31a08:	b	1417a24 <rpl_re_syntax_options@@Base+0x13a9f44>
   31a0c:	b	127e3d8 <rpl_re_syntax_options@@Base+0x12108f8>
   31a10:	strls	r0, [fp, #-2315]	; 0xfffff6f5
   31a14:	adcseq	lr, r1, #532480	; 0x82000
   31a18:	b	1418e44 <rpl_re_syntax_options@@Base+0x13ab364>
   31a1c:	b	fe0c49e4 <rpl_re_syntax_options@@Base+0xfe056f04>
   31a20:	b	fe3064ec <rpl_re_syntax_options@@Base+0xfe298a0c>
   31a24:	b	fe3047ec <rpl_re_syntax_options@@Base+0xfe296d0c>
   31a28:	strtmi	r2, [sl], #2960	; 0xb90
   31a2c:	bl	102b5c <rpl_re_syntax_options@@Base+0x9507c>
   31a30:	ldrbtmi	r0, [r2], #-2318	; 0xfffff6f2
   31a34:	vmlaeq.f64	d14, d10, d11
   31a38:	msrne	SPSR_sxc, #69206016	; 0x4200000
   31a3c:	msrmi	CPSR_fc, #268435468	; 0x1000000c
   31a40:	b	fe343408 <rpl_re_syntax_options@@Base+0xfe2d5928>
   31a44:	strmi	r0, [r3], #-3592	; 0xfffff1f8
   31a48:	vmlaeq.f32	s28, s18, s28
   31a4c:	bcs	ffeac390 <rpl_re_syntax_options@@Base+0xffe3e8b0>
   31a50:	b	fe3d8e5c <rpl_re_syntax_options@@Base+0xfe36b37c>
   31a54:	ldrmi	r0, [pc], #-3596	; 31a5c <ASN1_STRING_length@plt+0x2b1f4>
   31a58:	bne	feeac488 <rpl_re_syntax_options@@Base+0xfee3e9a8>
   31a5c:	stmdals	lr, {r2, r3, ip, pc}
   31a60:	movweq	lr, #10817	; 0x2a41
   31a64:	b	fe2c2c48 <rpl_re_syntax_options@@Base+0xfe255168>
   31a68:	ldrtmi	r6, [sl], #2681	; 0xa79
   31a6c:	b	81a80 <rpl_re_syntax_options@@Base+0x13fa0>
   31a70:	b	13f3680 <rpl_re_syntax_options@@Base+0x1385ba0>
   31a74:	teqmi	fp, #2896	; 0xb50
   31a78:	b	fe3d96ac <rpl_re_syntax_options@@Base+0xfe36bbcc>
   31a7c:	b	13f9658 <rpl_re_syntax_options@@Base+0x138bb78>
   31a80:	b	fe3c0850 <rpl_re_syntax_options@@Base+0xfe352d70>
   31a84:	b	fe2f55e0 <rpl_re_syntax_options@@Base+0xfe287b00>
   31a88:	ldrtmi	r0, [r6], #2994	; 0xbb2
   31a8c:	ldrbtmi	lr, [r7], pc, asr #20
   31a90:	ldrbtmi	lr, [r7], -r6, lsl #21
   31a94:	blpl	fecec4c8 <rpl_re_syntax_options@@Base+0xfec7e9e8>
   31a98:	b	fe1c2d0c <rpl_re_syntax_options@@Base+0xfe15522c>
   31a9c:	svcls	0x00172397
   31aa0:	b	fe242bf8 <rpl_re_syntax_options@@Base+0xfe1d5118>
   31aa4:	ldrbmi	r0, [sl], #1545	; 0x609
   31aa8:			; <UNDEFINED> instruction: 0xf64044be
   31aac:	ldrmi	r2, [lr], #1925	; 0x785
   31ab0:	ldrvc	pc, [r7, r2, asr #5]!
   31ab4:	eors	pc, r4, sp, asr #17
   31ab8:	cfstrsls	mvf4, [r3, #-476]	; 0xfffffe24
   31abc:	b	fe1c1b5c <rpl_re_syntax_options@@Base+0xfe15407c>
   31ac0:	ldrtmi	r0, [ip], #1544	; 0x608
   31ac4:	b	1402d9c <rpl_re_syntax_options@@Base+0x13952bc>
   31ac8:	b	13faaa0 <rpl_re_syntax_options@@Base+0x138cfc0>
   31acc:	b	fe1035a8 <rpl_re_syntax_options@@Base+0xfe095ac8>
   31ad0:	b	fe1b69a8 <rpl_re_syntax_options@@Base+0xfe148ec8>
   31ad4:	b	10b76b0 <rpl_re_syntax_options@@Base+0x1049bd0>
   31ad8:	b	fe1b5308 <rpl_re_syntax_options@@Base+0xfe147828>
   31adc:	stcls	6, cr0, [r1, #-852]	; 0xfffffcac
   31ae0:	cmnvs	r4, #536576	; 0x83000
   31ae4:	ldrbcc	lr, [sl, -pc, asr #20]!
   31ae8:	cfmvdhrls	mvd12, r4
   31aec:	stmdals	lr, {r2, r3, r4, r7, sl, lr}
   31af0:	vmlaeq.f32	s28, s2, s28
   31af4:	movweq	lr, #43522	; 0xaa02
   31af8:	blmi	ffdec43c <rpl_re_syntax_options@@Base+0xffd7e95c>
   31afc:	ldreq	lr, [sl, r7, lsl #21]!
   31b00:	blmi	1dec534 <rpl_re_syntax_options@@Base+0x1d7ea54>
   31b04:	ldrpl	lr, [sl, r7, lsl #21]!
   31b08:	blcs	fe5ec53c <rpl_re_syntax_options@@Base+0xfe57ea5c>
   31b0c:	b	13d9324 <rpl_re_syntax_options@@Base+0x136b844>
   31b10:	strbtmi	r0, [r0], #-771	; 0xfffffcfd
   31b14:	ldrtmi	r4, [fp], #-1077	; 0xfffffbcb
   31b18:	bl	302cac <rpl_re_syntax_options@@Base+0x2951cc>
   31b1c:	vceq.f32	d16, d2, d5
   31b20:			; <UNDEFINED> instruction: 0xf6c21c38
   31b24:	ldrbtmi	r6, [r4], #3099	; 0xc1b
   31b28:	ldrbcs	lr, [r0, pc, asr #20]!
   31b2c:	blne	fec6c550 <rpl_re_syntax_options@@Base+0xfebfea70>
   31b30:	streq	lr, [r4], -r9, lsl #21
   31b34:	b	12c33b8 <rpl_re_syntax_options@@Base+0x12558d8>
   31b38:	strbtmi	r0, [r0], #1283	; 0x503
   31b3c:			; <UNDEFINED> instruction: 0x3c73ea4f
   31b40:	andmi	r9, r6, r6, lsl #22
   31b44:	streq	lr, [r9], -r6, lsl #21
   31b48:	ldrtmi	r9, [r0], #1
   31b4c:	b	1417b58 <rpl_re_syntax_options@@Base+0x13aa078>
   31b50:			; <UNDEFINED> instruction: 0x970e46b3
   31b54:	ldrbtne	lr, [r3], r6, lsl #21
   31b58:	vldmiaeq	r7!, {s28-s167}
   31b5c:	ldrbeq	lr, [r3], r6, lsl #21
   31b60:	b	fe318774 <rpl_re_syntax_options@@Base+0xfe2aac94>
   31b64:	stmdals	lr, {r4, r5, r6, r8, r9, sl, sp, lr}
   31b68:	blls	382be8 <rpl_re_syntax_options@@Base+0x315108>
   31b6c:			; <UNDEFINED> instruction: 0xf8cd4015
   31b70:	b	2e9c68 <rpl_re_syntax_options@@Base+0x27c188>
   31b74:	strbmi	r0, [r7], #-3584	; 0xfffff200
   31b78:	blmi	ffd2c4bc <rpl_re_syntax_options@@Base+0xffcbe9dc>
   31b7c:	stmdaeq	lr, {r0, r2, r6, r9, fp, sp, lr, pc}
   31b80:	blmi	1d2c5b4 <rpl_re_syntax_options@@Base+0x1cbead4>
   31b84:	b	fe303400 <rpl_re_syntax_options@@Base+0xfe295920>
   31b88:	vstrls	d2, [sl, #-596]	; 0xfffffdac
   31b8c:	vldmiapl	r0!, {s28-s167}
   31b90:	strbmi	r4, [r4], #1081	; 0x439
   31b94:	bl	202c54 <rpl_re_syntax_options@@Base+0x195174>
   31b98:	bl	2f27d0 <rpl_re_syntax_options@@Base+0x284cf0>
   31b9c:	cdpls	12, 0, cr0, cr1, cr6, {0}
   31ba0:	vmlseq.f32	s28, s6, s0
   31ba4:	ldrmi	r4, [r8], -r5, ror #12
   31ba8:			; <UNDEFINED> instruction: 0x0c06ea84
   31bac:	b	359448 <rpl_re_syntax_options@@Base+0x2eb968>
   31bb0:	ldrls	r0, [r0, #-3073]	; 0xfffff3ff
   31bb4:	b	13f8274 <rpl_re_syntax_options@@Base+0x138a794>
   31bb8:	strbmi	r2, [lr], #-1521	; 0xfffffa0f
   31bbc:	stmdbeq	r4, {r2, r3, r7, r9, fp, sp, lr, pc}
   31bc0:			; <UNDEFINED> instruction: 0x3c73ea4f
   31bc4:	ldrne	lr, [r1, #2693]!	; 0xa85
   31bc8:	vldmiaeq	r3!, {s28-s167}
   31bcc:	ldrtmi	r9, [r1], #2833	; 0xb11
   31bd0:	ldrbvs	lr, [r1, #-2693]!	; 0xfffff57b
   31bd4:	strtmi	r9, [r9], #17
   31bd8:	ldrtmi	lr, [r3], pc, asr #20
   31bdc:	b	fe1d901c <rpl_re_syntax_options@@Base+0xfe16b53c>
   31be0:	b	fe3377b4 <rpl_re_syntax_options@@Base+0xfe2c9cd4>
   31be4:	b	fe1c8eac <rpl_re_syntax_options@@Base+0xfe15b3cc>
   31be8:			; <UNDEFINED> instruction: 0x461806d3
   31bec:	strtmi	r9, [r8], r6, lsl #22
   31bf0:	b	3d903c <rpl_re_syntax_options@@Base+0x36b55c>
   31bf4:	ldrmi	r0, [lr], #-3594	; 0xfffff1f6
   31bf8:	b	25883c <rpl_re_syntax_options@@Base+0x1ead5c>
   31bfc:	strbmi	r0, [sl], #-1285	; 0xfffffafb
   31c00:	streq	lr, [r5, #-2638]	; 0xfffff5b2
   31c04:	b	1419854 <rpl_re_syntax_options@@Base+0x13abd74>
   31c08:	strbtmi	r4, [r5], #-2291	; 0xfffff70d
   31c0c:	ldmdami	r3!, {r3, r7, r9, fp, sp, lr, pc}^
   31c10:	b	fe242d4c <rpl_re_syntax_options@@Base+0xfe1d526c>
   31c14:	blls	63be68 <rpl_re_syntax_options@@Base+0x5ce388>
   31c18:	ldmdbpl	r3, {r6, r9, sl, ip, sp, lr, pc}
   31c1c:	ldmdbcc	r8!, {r0, r2, r6, r7, r9, ip, sp, lr, pc}
   31c20:	blls	82ca0 <rpl_re_syntax_options@@Base+0x151c0>
   31c24:			; <UNDEFINED> instruction: 0x0c06eb08
   31c28:	vcvtbcs.f32.f16	s29, s30
   31c2c:			; <UNDEFINED> instruction: 0x1eb2ea8e
   31c30:	ldmdacc	r5!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   31c34:	b	fe1035d4 <rpl_re_syntax_options@@Base+0xfe095af4>
   31c38:	ldrtmi	r0, [r1], #3073	; 0xc01
   31c3c:			; <UNDEFINED> instruction: 0x0c02ea0c
   31c40:			; <UNDEFINED> instruction: 0x0c03ea8c
   31c44:	strbtmi	r4, [r4], #-1100	; 0xfffffbb4
   31c48:	vaddvs.f32	s29, s5, s28
   31c4c:	strtmi	r9, [r6], #1542	; 0x606
   31c50:	b	141949c <rpl_re_syntax_options@@Base+0x13ab9bc>
   31c54:	blls	3c4f38 <rpl_re_syntax_options@@Base+0x357458>
   31c58:	vldmiane	r7!, {s29-s168}
   31c5c:			; <UNDEFINED> instruction: 0x432e9c11
   31c60:	b	fe341ce0 <rpl_re_syntax_options@@Base+0xfe2d4200>
   31c64:	ldrdmi	r0, [ip], -r7	; <UNPREDICTABLE>
   31c68:	ldmeq	r5!, {r3, r7, r9, fp, sp, lr, pc}
   31c6c:	ldcls	3, cr4, [r0], {38}	; 0x26
   31c70:	b	fe242e88 <rpl_re_syntax_options@@Base+0xfe1d53a8>
   31c74:	ldrbtmi	r5, [r2], #2229	; 0x8b5
   31c78:	b	1402f40 <rpl_re_syntax_options@@Base+0x1395460>
   31c7c:	vmul.i8	q10, <illegal reg q11.5>, q10
   31c80:	b	fe27f5d8 <rpl_re_syntax_options@@Base+0xfe211af8>
   31c84:	vbic.i16	q10, #100	; 0x0064
   31c88:	b	fe2874b8 <rpl_re_syntax_options@@Base+0xfe2199d8>
   31c8c:			; <UNDEFINED> instruction: 0x9c052994
   31c90:	b	1402fb0 <rpl_re_syntax_options@@Base+0x13954d0>
   31c94:	strtmi	r2, [r4], #2298	; 0x8fa
   31c98:	streq	lr, [r2], #-2689	; 0xfffff57f
   31c9c:			; <UNDEFINED> instruction: 0xf8cd44cc
   31ca0:	blls	a1e38 <rpl_re_syntax_options@@Base+0x34358>
   31ca4:	b	142e44 <rpl_re_syntax_options@@Base+0xd5364>
   31ca8:	b	fe232cd8 <rpl_re_syntax_options@@Base+0xfe1c51f8>
   31cac:	ldrtmi	r1, [r3], #-2234	; 0xfffff746
   31cb0:	bl	101de8 <rpl_re_syntax_options@@Base+0x94308>
   31cb4:	blls	1f48cc <rpl_re_syntax_options@@Base+0x186dec>
   31cb8:	b	1199504 <rpl_re_syntax_options@@Base+0x112ba24>
   31cbc:	b	fe234cfc <rpl_re_syntax_options@@Base+0xfe1c721c>
   31cc0:	b	18beb0 <rpl_re_syntax_options@@Base+0x11e3d0>
   31cc4:	b	13f1d04 <rpl_re_syntax_options@@Base+0x1384224>
   31cc8:	ldrbmi	r4, [r8], #1203	; 0x4b3
   31ccc:	ldrbtne	lr, [r3], #2692	; 0xa84
   31cd0:			; <UNDEFINED> instruction: 0x0c06ea0c
   31cd4:	ldrbeq	lr, [r3], #2692	; 0xa84
   31cd8:	bl	1588f8 <rpl_re_syntax_options@@Base+0xeae18>
   31cdc:	b	13f4900 <rpl_re_syntax_options@@Base+0x1386e20>
   31ce0:	stcls	6, cr3, [lr], {126}	; 0x7e
   31ce4:	ldrteq	lr, [lr], r6, lsl #21
   31ce8:	ldmibmi	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   31cec:	ldrtpl	lr, [lr], r6, lsl #21
   31cf0:	ldmdbmi	r3!, {r0, r3, r7, r9, fp, sp, lr, pc}^
   31cf4:	andeq	lr, r0, ip, asr #20
   31cf8:	ldmibcs	r3, {r0, r3, r7, r9, fp, sp, lr, pc}
   31cfc:	ldrtmi	r9, [r0], #-2827	; 0xfffff4f5
   31d00:	bl	3035a4 <rpl_re_syntax_options@@Base+0x295ac4>
   31d04:	strbmi	r0, [r7], #-1027	; 0xfffffbfd
   31d08:	strbmi	r9, [r0], #-1793	; 0xfffff8ff
   31d0c:	bl	299918 <rpl_re_syntax_options@@Base+0x22be38>
   31d10:			; <UNDEFINED> instruction: 0xf6400c04
   31d14:			; <UNDEFINED> instruction: 0xf2c728bb
   31d18:	strbtmi	r6, [r0], #2154	; 0x86a
   31d1c:	strbmi	r4, [r1], #-1539	; 0xfffff9fd
   31d20:	ldmdacc	r0!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   31d24:	streq	lr, [sl], -r2, lsl #21
   31d28:	streq	lr, [r0], #-2638	; 0xfffff5b2
   31d2c:	andgt	pc, ip, sp, asr #17
   31d30:	ldmeq	r0!, {r3, r7, r9, fp, sp, lr, pc}
   31d34:	vldmiacs	r7!, {s29-s107}
   31d38:	eorsmi	r9, lr, r1, lsl #16
   31d3c:	vldmiane	r7!, {s28-s167}
   31d40:	subsmi	r9, r6, r8, lsl #30
   31d44:	b	fe342e10 <rpl_re_syntax_options@@Base+0xfe2d5330>
   31d48:	strmi	r6, [ip], #3184	; 0xc70
   31d4c:	b	3c35b4 <rpl_re_syntax_options@@Base+0x355ad4>
   31d50:	eormi	r0, ip, r3, lsl #2
   31d54:	ldrtmi	lr, [r7], pc, asr #20
   31d58:	ldmpl	r3!, {r3, r7, r9, fp, sp, lr, pc}
   31d5c:	movwmi	r9, #51985	; 0xcb11
   31d60:	ldrbtne	lr, [r7], r6, lsl #21
   31d64:	strbtmi	r9, [r3], #-2329	; 0xfffff6e7
   31d68:	ldrbeq	lr, [r7], r6, lsl #21
   31d6c:	strtmi	r9, [r0], #3847	; 0xf07
   31d70:	ldmibmi	r1!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   31d74:	ldrtmi	r4, [lr], #-1220	; 0xfffffb3c
   31d78:	blls	3435fc <rpl_re_syntax_options@@Base+0x2d5b1c>
   31d7c:	ldmdbmi	r1!, {r0, r3, r7, r9, fp, sp, lr, pc}^
   31d80:	ldmibcs	r1, {r0, r3, r7, r9, fp, sp, lr, pc}
   31d84:	ldrmi	r9, [lr], #-2305	; 0xfffff6ff
   31d88:	bl	295dc8 <rpl_re_syntax_options@@Base+0x2282e8>
   31d8c:	cdpls	8, 2, cr0, cr6, cr6, {0}
   31d90:	streq	lr, [r1], #-2698	; 0xfffff576
   31d94:	andshi	pc, ip, sp, asr #17
   31d98:	ldmibne	r9, {r0, r1, r6, r9, sl, lr}
   31d9c:	streq	lr, [ip], -r0, asr #20
   31da0:	eorsmi	r9, ip, r9, lsl #16
   31da4:	b	fe142df0 <rpl_re_syntax_options@@Base+0xfe0d5310>
   31da8:	b	13f25d8 <rpl_re_syntax_options@@Base+0x1384af8>
   31dac:	strmi	r2, [sl], #-2295	; 0xfffff709
   31db0:	asrsmi	lr, pc, #20
   31db4:	mvnsne	lr, r1, lsl #21
   31db8:	b	fe0989f8 <rpl_re_syntax_options@@Base+0xfe02af18>
   31dbc:	stmdals	r8, {r4, r6, r7, r8}
   31dc0:	ldmne	r7!, {r3, r7, r9, fp, sp, lr, pc}
   31dc4:	ldrbtcc	lr, [ip], #-2639	; 0xfffff5b1
   31dc8:	bleq	6c9d4 <numurls@@Base+0x12b0>
   31dcc:	b	fe257de0 <rpl_re_syntax_options@@Base+0xfe1ea300>
   31dd0:	b	1cbfb4 <rpl_re_syntax_options@@Base+0x15e4d4>
   31dd4:	ldrmi	r0, [r0], #1550	; 0x60e
   31dd8:	ldrteq	lr, [ip], #2692	; 0xa84
   31ddc:	andeq	lr, ip, #12288	; 0x3000
   31de0:	ldmibmi	r0!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   31de4:	ldrtpl	lr, [ip], #2692	; 0xa84
   31de8:	b	fe282ab8 <rpl_re_syntax_options@@Base+0xfe214fd8>
   31dec:	strtmi	r4, [r2], #-2416	; 0xfffff690
   31df0:	ldmibcs	r0, {r0, r3, r7, r9, fp, sp, lr, pc}
   31df4:	stmdals	r1, {r0, r2, r3, sl, fp, ip, pc}
   31df8:	bl	302f14 <rpl_re_syntax_options@@Base+0x295434>
   31dfc:	bl	b2214 <rpl_re_syntax_options@@Base+0x44734>
   31e00:	b	fe032a28 <rpl_re_syntax_options@@Base+0xfdfc4f48>
   31e04:	strmi	r0, [r9], #1031	; 0x407
   31e08:	b	1341ec0 <rpl_re_syntax_options@@Base+0x12d43e0>
   31e0c:	submi	r0, r4, r3, lsl #2
   31e10:			; <UNDEFINED> instruction: 0xf642980e
   31e14:	vmlal.s8	q10, d25, d5
   31e18:	andmi	r2, r1, r2, ror r8
   31e1c:	strbmi	r9, [r8], #2071	; 0x817
   31e20:	strbmi	r9, [r2], #2567	; 0xa07
   31e24:	ldmdacc	r3!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   31e28:	b	fe2430b8 <rpl_re_syntax_options@@Base+0xfe1d55d8>
   31e2c:	b	13f4100 <rpl_re_syntax_options@@Base+0x1386620>
   31e30:	b	fe2430f8 <rpl_re_syntax_options@@Base+0xfe1d5618>
   31e34:	b	fe148108 <rpl_re_syntax_options@@Base+0xfe0da628>
   31e38:			; <UNDEFINED> instruction: 0xf8cd14f0
   31e3c:	tstls	r2, #32
   31e40:	stmdbeq	r3, {r2, r3, r9, fp, sp, lr, pc}
   31e44:	b	1418a70 <rpl_re_syntax_options@@Base+0x13aaf90>
   31e48:	b	fe13ba24 <rpl_re_syntax_options@@Base+0xfe0cdf44>
   31e4c:	b	fe1b3194 <rpl_re_syntax_options@@Base+0xfe1456b4>
   31e50:	ldrmi	r1, [ip], #-1717	; 0xfffff94b
   31e54:	blmi	ffcec798 <rpl_re_syntax_options@@Base+0xffc7ecb8>
   31e58:	b	1098a9c <rpl_re_syntax_options@@Base+0x102afbc>
   31e5c:	b	fe1b2288 <rpl_re_syntax_options@@Base+0xfe1447a8>
   31e60:	b	fe30b83c <rpl_re_syntax_options@@Base+0xfe29dd5c>
   31e64:	ldrbmi	r4, [r6], #-2930	; 0xfffff48e
   31e68:	b	fe303090 <rpl_re_syntax_options@@Base+0xfe2955b0>
   31e6c:	ldrmi	r2, [ip], #-2962	; 0xfffff46e
   31e70:	strbmi	r4, [r6], #-1206	; 0xfffffb4a
   31e74:	stmdaeq	r4, {r0, r1, r3, r8, r9, fp, sp, lr, pc}
   31e78:	mvnscs	lr, pc, asr #20
   31e7c:	movwls	r4, #38467	; 0x9643
   31e80:	b	fe218f24 <rpl_re_syntax_options@@Base+0xfe1ab444>
   31e84:	bls	73ea0 <rpl_re_syntax_options@@Base+0x63c0>
   31e88:	stmdaeq	lr, {r3, r9, fp, sp, lr, pc}
   31e8c:	blls	4b8304 <rpl_re_syntax_options@@Base+0x44a824>
   31e90:	bls	142ee8 <rpl_re_syntax_options@@Base+0xd5408>
   31e94:	stmdbeq	r6, {r0, r1, r6, r9, fp, sp, lr, pc}
   31e98:	movweq	lr, #31368	; 0x7a88
   31e9c:	b	fe082f30 <rpl_re_syntax_options@@Base+0xfe015450>
   31ea0:	b	13f65a0 <rpl_re_syntax_options@@Base+0x1388ac0>
   31ea4:	b	fe083174 <rpl_re_syntax_options@@Base+0xfe015694>
   31ea8:	b	fe14a4a8 <rpl_re_syntax_options@@Base+0xfe0dc9c8>
   31eac:	strmi	r1, [fp], #-1266	; 0xfffffb0e
   31eb0:	ldrbeq	lr, [r2], #2692	; 0xa84
   31eb4:	bl	158304 <rpl_re_syntax_options@@Base+0xea824>
   31eb8:	stmdals	r8, {r8, r9, fp}
   31ebc:	ldmdacc	r6!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   31ec0:	stmdbeq	ip, {r0, r3, r9, fp, sp, lr, pc}
   31ec4:	ldmeq	r6!, {r3, r7, r9, fp, sp, lr, pc}
   31ec8:	b	1401f94 <rpl_re_syntax_options@@Base+0x13944b4>
   31ecc:			; <UNDEFINED> instruction: 0x46044af0
   31ed0:	bmi	1c6c900 <rpl_re_syntax_options@@Base+0x1bfee20>
   31ed4:	ldmpl	r6!, {r3, r7, r9, fp, sp, lr, pc}
   31ed8:	bcs	fe56c908 <rpl_re_syntax_options@@Base+0xfe4fee28>
   31edc:	b	1298f24 <rpl_re_syntax_options@@Base+0x122b444>
   31ee0:	stmdals	lr, {r0, r8}
   31ee4:	strbmi	r4, [r1], #-1116	; 0xfffffba4
   31ee8:	bl	2c2f54 <rpl_re_syntax_options@@Base+0x255474>
   31eec:	vmla.i8	d16, d6, d4
   31ef0:			; <UNDEFINED> instruction: 0xf6ca684b
   31ef4:	strbmi	r0, [r8], #2074	; 0x81a
   31ef8:	strbmi	r9, [r7], #-257	; 0xfffffeff
   31efc:	ldmdacc	r1!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   31f00:			; <UNDEFINED> instruction: 0xf8cd4418
   31f04:	b	fe255fec <rpl_re_syntax_options@@Base+0xfe1e850c>
   31f08:	b	11b41d4 <rpl_re_syntax_options@@Base+0x11466f4>
   31f0c:	stmdbls	r1, {r0, r8, fp}
   31f10:	movweq	lr, #60037	; 0xea85
   31f14:	b	1401f28 <rpl_re_syntax_options@@Base+0x1394448>
   31f18:	bls	4bb2e0 <rpl_re_syntax_options@@Base+0x44d800>
   31f1c:	b	fe1420d0 <rpl_re_syntax_options@@Base+0xfe0d45f0>
   31f20:	b	fe2371e8 <rpl_re_syntax_options@@Base+0xfe1c9708>
   31f24:	stmdbls	r1, {r0, r4, r5, r7, fp, ip, lr}
   31f28:	b	fe142fac <rpl_re_syntax_options@@Base+0xfe0d54cc>
   31f2c:	b	28b0f4 <rpl_re_syntax_options@@Base+0x21d614>
   31f30:	ldrtmi	r0, [ip], #-2306	; 0xfffff6fe
   31f34:	b	1d8764 <rpl_re_syntax_options@@Base+0x16ac84>
   31f38:	strtmi	r0, [r4], #1793	; 0x701
   31f3c:	stmdbeq	r7, {r0, r3, r6, r9, fp, sp, lr, pc}
   31f40:	b	1419b6c <rpl_re_syntax_options@@Base+0x13ac08c>
   31f44:	strbmi	r4, [r8], #946	; 0x3b2
   31f48:	mvnsne	lr, #536576	; 0x83000
   31f4c:	b	1403064 <rpl_re_syntax_options@@Base+0x1395584>
   31f50:	b	fe104b34 <rpl_re_syntax_options@@Base+0xfe097054>
   31f54:	b	fe2b2ea4 <rpl_re_syntax_options@@Base+0xfe2453c4>
   31f58:	bls	14493c <rpl_re_syntax_options@@Base+0xd6e5c>
   31f5c:	bcs	fe62c98c <rpl_re_syntax_options@@Base+0xfe5beeac>
   31f60:	ldrmi	r9, [r3], #-3846	; 0xfffff0fa
   31f64:	stmdbeq	r4, {r0, r6, r9, fp, sp, lr, pc}
   31f68:	ldmdbls	r8, {r0, r1, r3, r4, r5, sl, lr}
   31f6c:	stmdaeq	r3, {r1, r3, r8, r9, fp, sp, lr, pc}
   31f70:	streq	lr, [r0, -lr, lsl #21]
   31f74:	streq	lr, [ip, -r7, lsl #20]
   31f78:	strbmi	r9, [r3], -sl, lsl #20
   31f7c:	ldmdacc	r0!, {r3, r6, r9, sl, ip, sp, lr, pc}^
   31f80:	stmdacs	fp, {r2, r3, r6, r7, r9, ip, sp, lr, pc}^
   31f84:	ldrmi	r9, [r8], #785	; 0x311
   31f88:	mvnscs	lr, #323584	; 0x4f000
   31f8c:	streq	lr, [lr, -r7, lsl #21]
   31f90:	b	fe1030ac <rpl_re_syntax_options@@Base+0xfe0955cc>
   31f94:	ldrtmi	r1, [sp], #-956	; 0xfffffc44
   31f98:	cmnvs	ip, #536576	; 0x83000
   31f9c:	ldrmi	lr, [r1, pc, asr #20]!
   31fa0:	b	fe20301c <rpl_re_syntax_options@@Base+0xfe19553c>
   31fa4:	blls	77f70 <rpl_re_syntax_options@@Base+0xa490>
   31fa8:	ldrbeq	lr, [r1, r7, lsl #21]
   31fac:	ldmdacc	r4!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   31fb0:	bleq	ecbd4 <rpl_re_syntax_options@@Base+0x7f0f4>
   31fb4:	stmdbeq	r6, {r0, r3, r9, fp, sp, lr, pc}
   31fb8:	b	fe259bf8 <rpl_re_syntax_options@@Base+0xfe1ec118>
   31fbc:	strhtmi	r0, [r3], -r4
   31fc0:	b	fe258810 <rpl_re_syntax_options@@Base+0xfe1ead30>
   31fc4:	b	128829c <rpl_re_syntax_options@@Base+0x121a7bc>
   31fc8:	b	13f2bdc <rpl_re_syntax_options@@Base+0x13850fc>
   31fcc:	strbmi	r4, [r3], #-2807	; 0xfffff509
   31fd0:	ldrmi	r4, [sp], #-1066	; 0xfffffbd6
   31fd4:	b	fe2d8c40 <rpl_re_syntax_options@@Base+0xfe26b160>
   31fd8:	vpmin.s8	q10, <illegal reg q2.5>, <illegal reg q11.5>
   31fdc:	b	fe2b8670 <rpl_re_syntax_options@@Base+0xfe24ab90>
   31fe0:	bl	2fca44 <rpl_re_syntax_options@@Base+0x28ef64>
   31fe4:	bl	2b3bf8 <rpl_re_syntax_options@@Base+0x246118>
   31fe8:	vmlal.s8	q8, d12, d7
   31fec:	b	fe0505a4 <rpl_re_syntax_options@@Base+0xfdfe2ac4>
   31ff0:	strbmi	r0, [r1], #780	; 0x30c
   31ff4:	eorhi	pc, r8, sp, asr #17
   31ff8:	ldmcs	r2!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   31ffc:	mulsmi	r3, r3, r6
   32000:	ldmne	r2!, {r3, r7, r9, fp, sp, lr, pc}
   32004:	b	1158810 <rpl_re_syntax_options@@Base+0x10ead30>
   32008:	submi	r0, r3, r5, lsl #14
   3200c:	bls	182070 <rpl_re_syntax_options@@Base+0x114590>
   32010:	b	fe243350 <rpl_re_syntax_options@@Base+0xfe1d5870>
   32014:	ldrmi	r6, [lr], #2171	; 0x87b
   32018:	ldmdbcc	r5!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   3201c:			; <UNDEFINED> instruction: 0x43b2ea4f
   32020:	b	fe1033e8 <rpl_re_syntax_options@@Base+0xfe095908>
   32024:	bls	176ff4 <rpl_re_syntax_options@@Base+0x109514>
   32028:	vmlaeq.f32	s28, s10, s8
   3202c:	ldmibeq	r5!, {r0, r3, r7, r9, fp, sp, lr, pc}
   32030:	streq	lr, [lr, -r7, asr #20]
   32034:	ldmibpl	r5!, {r0, r3, r7, r9, fp, sp, lr, pc}
   32038:	bicseq	lr, r2, #536576	; 0x83000
   3203c:	strmi	r4, [fp], #-1209	; 0xfffffb47
   32040:	svcls	0x00039911
   32044:	strbmi	r4, [r8], #1094	; 0x446
   32048:	stmdbeq	fp, {r2, r3, r7, r9, fp, sp, lr, pc}
   3204c:	bmi	ffcac990 <rpl_re_syntax_options@@Base+0xffc3eeb0>
   32050:	b	fe2c3144 <rpl_re_syntax_options@@Base+0xfe255664>
   32054:	svcls	0x00284a71
   32058:	bcs	fe4aca88 <rpl_re_syntax_options@@Base+0xfe43efa8>
   3205c:	stmdbeq	r6, {r0, r3, r9, fp, sp, lr, pc}
   32060:	vmlaeq.f64	d14, d3, d10
   32064:	sub	pc, r8, sp, asr #17
   32068:	ldrbtmi	r9, [r3], -fp, lsl #18
   3206c:	ldmibne	pc, {r0, r2, r9, fp, ip, pc}^	; <UNPREDICTABLE>
   32070:	mvnscs	lr, #323584	; 0x4f000
   32074:	bmi	fecac9b8 <rpl_re_syntax_options@@Base+0xfec3eed8>
   32078:	b	fe2c309c <rpl_re_syntax_options@@Base+0xfe2555bc>
   3207c:	b	fe278c48 <rpl_re_syntax_options@@Base+0xfe20b168>
   32080:	b	fe0f20b8 <rpl_re_syntax_options@@Base+0xfe0845d8>
   32084:	b	fe2b6f64 <rpl_re_syntax_options@@Base+0xfe249484>
   32088:	b	1174bd4 <rpl_re_syntax_options@@Base+0x11070f4>
   3208c:	b	fe0f58b4 <rpl_re_syntax_options@@Base+0xfe087dd4>
   32090:	ldrtmi	r6, [r8], #-886	; 0xfffffc8a
   32094:	b	14032e4 <rpl_re_syntax_options@@Base+0x1395804>
   32098:	bls	2bfe80 <rpl_re_syntax_options@@Base+0x2523a0>
   3209c:	b	3c3104 <rpl_re_syntax_options@@Base+0x355624>
   320a0:	b	1758b8 <rpl_re_syntax_options@@Base+0x107dd8>
   320a4:	b	fe1f2ccc <rpl_re_syntax_options@@Base+0xfe1851ec>
   320a8:	b	13b3f90 <rpl_re_syntax_options@@Base+0x13464b0>
   320ac:	b	fe1f2cc0 <rpl_re_syntax_options@@Base+0xfe1851e0>
   320b0:	ldrmi	r5, [pc], #-1976	; 320b8 <ASN1_STRING_length@plt+0x2b850>
   320b4:	ldmibmi	r2!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   320b8:	b	fe283b18 <rpl_re_syntax_options@@Base+0xfe216038>
   320bc:	stmibne	r2, {r1, r4, r5, r6, r8, fp, lr}^
   320c0:	stmdbls	r1, {r0, r1, r2, r8, r9, sl, fp, ip, pc}
   320c4:	ldmibcs	lr, {r0, r3, r7, r9, fp, sp, lr, pc}
   320c8:			; <UNDEFINED> instruction: 0x465b44ba
   320cc:	ldrbmi	r4, [r1], #1025	; 0x401
   320d0:	vqadd.s8	q10, q0, <illegal reg q9.5>
   320d4:	vmull.p8	q11, d13, d20
   320d8:	mulmi	fp, r9, lr
   320dc:	ldrbmi	r4, [r8], -lr, asr #9
   320e0:	subsls	pc, ip, sp, asr #17
   320e4:	ldrbtmi	r4, [r4], #67	; 0x43
   320e8:	b	1243930 <rpl_re_syntax_options@@Base+0x11d5e50>
   320ec:	b	13f58fc <rpl_re_syntax_options@@Base+0x1387e1c>
   320f0:	bls	3406c0 <rpl_re_syntax_options@@Base+0x2d2be0>
   320f4:	mulls	r4, ip, r4
   320f8:	ldrbcs	lr, [r1, pc, asr #20]!
   320fc:	ldrne	lr, [r1, r7, lsl #21]!
   32100:	ldmibeq	r0!, {r0, r3, r7, r9, fp, sp, lr, pc}
   32104:			; <UNDEFINED> instruction: 0x43b2ea4f
   32108:	ldrbvs	lr, [r1, -r7, lsl #21]!
   3210c:	mvnsne	lr, #536576	; 0x83000
   32110:	b	fe1032b4 <rpl_re_syntax_options@@Base+0xfe0957d4>
   32114:	bls	133064 <rpl_re_syntax_options@@Base+0xc5584>
   32118:	b	3d8130 <rpl_re_syntax_options@@Base+0x36a650>
   3211c:	b	235938 <rpl_re_syntax_options@@Base+0x1c7e58>
   32120:	bls	2f5130 <rpl_re_syntax_options@@Base+0x287650>
   32124:			; <UNDEFINED> instruction: 0x0c0cea4e
   32128:	ldrmi	r4, [r3], #-1084	; 0xfffffbc4
   3212c:	b	fe29897c <rpl_re_syntax_options@@Base+0xfe22ae9c>
   32130:	stmdals	r4, {r4, r5, r7, r8, fp, ip, lr}
   32134:	bl	2834c0 <rpl_re_syntax_options@@Base+0x2159e0>
   32138:	b	13f515c <rpl_re_syntax_options@@Base+0x138767c>
   3213c:	svcls	0x00084af2
   32140:	bmi	1cecb70 <rpl_re_syntax_options@@Base+0x1c7f090>
   32144:	bcs	fe4ecb74 <rpl_re_syntax_options@@Base+0xfe47f094>
   32148:	ldrtmi	r4, [fp], #-1626	; 0xfffff9a6
   3214c:	streq	lr, [r1, -r6, lsl #21]
   32150:	vmlaeq.f64	d14, d3, d10
   32154:	rsbsmi	r4, r7, r7, lsr #32
   32158:	vmin.s8	q10, <illegal reg q1.5>, <illegal reg q9.5>
   3215c:	vmull.p8	<illegal reg q10.5>, d31, d5
   32160:	movwls	r4, #7694	; 0x1e0e
   32164:	b	14033e4 <rpl_re_syntax_options@@Base+0x1395904>
   32168:	ldrbtmi	r2, [r2], #-1012	; 0xfffffc0c
   3216c:	vmlseq.f32	s28, s24, s0
   32170:	b	fe1181ac <rpl_re_syntax_options@@Base+0xfe0aa6cc>
   32174:	b	fe2f904c <rpl_re_syntax_options@@Base+0xfe28b56c>
   32178:	ldrtmi	r6, [sl], #-884	; 0xfffffc8c
   3217c:	blls	1431ec <rpl_re_syntax_options@@Base+0xd570c>
   32180:	bmi	fec6cac4 <rpl_re_syntax_options@@Base+0xfebfefe4>
   32184:	vmlaeq.f32	s28, s16, s28
   32188:	bne	ffc6cbb8 <rpl_re_syntax_options@@Base+0xffbff0d8>
   3218c:	movweq	lr, #51715	; 0xca03
   32190:	beq	ff46cbc0 <rpl_re_syntax_options@@Base+0xff3ff0e0>
   32194:	b	14181cc <rpl_re_syntax_options@@Base+0x13aa6ec>
   32198:	b	13bff90 <rpl_re_syntax_options@@Base+0x13524b0>
   3219c:	strmi	r0, [r2], #2819	; 0xb03
   321a0:	blls	298204 <rpl_re_syntax_options@@Base+0x22a724>
   321a4:	ldreq	lr, [ip, r7, lsl #21]!
   321a8:	ldrpl	lr, [ip, r7, lsl #21]!
   321ac:	b	1403208 <rpl_re_syntax_options@@Base+0x1395728>
   321b0:	ldrbmi	r4, [pc], #-2544	; 321b8 <ASN1_STRING_length@plt+0x2b950>
   321b4:	ldmdbmi	r0!, {r0, r3, r7, r9, fp, sp, lr, pc}^
   321b8:	b	fe283428 <rpl_re_syntax_options@@Base+0xfe215948>
   321bc:	ldrtmi	r2, [sl], #-2448	; 0xfffff670
   321c0:	stmdals	r4, {r0, r4, r6, r7, sl, lr}
   321c4:	cdpeq	2, 7, cr15, cr0, cr10, {2}
   321c8:	cdpeq	2, 6, cr15, cr10, cr1, {6}
   321cc:			; <UNDEFINED> instruction: 0xf8cd44ce
   321d0:	b	1356288 <rpl_re_syntax_options@@Base+0x12e87a8>
   321d4:	b	fe0745e4 <rpl_re_syntax_options@@Base+0xfe006b04>
   321d8:	b	272df0 <rpl_re_syntax_options@@Base+0x205310>
   321dc:	stmdals	pc, {r8, fp}	; <UNPREDICTABLE>
   321e0:	ldrbtmi	r4, [r6], #-43	; 0xffffffd5
   321e4:	b	1402318 <rpl_re_syntax_options@@Base+0x1394838>
   321e8:	ldrmi	r2, [lr], #-2037	; 0xfffff80b
   321ec:	movsmi	lr, #323584	; 0x4f000
   321f0:	mvnsne	lr, #536576	; 0x83000
   321f4:	ldrne	lr, [r5, r7, lsl #21]!
   321f8:	bicseq	lr, r0, #536576	; 0x83000
   321fc:	andls	r9, r5, #851968	; 0xd0000
   32200:	vsubcc.f32	s29, s4, s30
   32204:	stmdals	r1, {r0, r1, sl, lr}
   32208:	ldrbvs	lr, [r5, -r7, lsl #21]!
   3220c:			; <UNDEFINED> instruction: 0x0eb2ea8e
   32210:	bls	1832f4 <rpl_re_syntax_options@@Base+0x115814>
   32214:	b	1419a30 <rpl_re_syntax_options@@Base+0x13abf50>
   32218:	b	fe2c4de0 <rpl_re_syntax_options@@Base+0xfe257300>
   3221c:	ldrtmi	r4, [r8], #2672	; 0xa70
   32220:	bcs	fe46cc50 <rpl_re_syntax_options@@Base+0xfe3ff170>
   32224:	streq	lr, [r6], -ip, lsl #20
   32228:	b	1298268 <rpl_re_syntax_options@@Base+0x122a788>
   3222c:	b	fe3b3a4c <rpl_re_syntax_options@@Base+0xfe345f6c>
   32230:	strmi	r5, [r3], #-3762	; 0xfffff14e
   32234:	bl	3c3514 <rpl_re_syntax_options@@Base+0x355a34>
   32238:	stmdals	r5, {r0, r1, r2, r9, sl}
   3223c:	vmlaeq.f64	d14, d3, d10
   32240:	streq	lr, [r5, -r4, lsl #21]
   32244:	stmdbeq	r6, {r6, r9, fp, sp, lr, pc}
   32248:	adc	pc, ip, sp, asr #17
   3224c:			; <UNDEFINED> instruction: 0x46739810
   32250:	cdpne	2, 1, cr15, cr6, cr12, {2}
   32254:	cdpne	6, 10, cr15, cr4, cr1, {6}
   32258:	b	2034d8 <rpl_re_syntax_options@@Base+0x1959f8>
   3225c:	b	13f3e84 <rpl_re_syntax_options@@Base+0x13863a4>
   32260:	strdmi	r2, [r7], #-56	; 0xffffffc8	; <UNPREDICTABLE>
   32264:	b	fe103430 <rpl_re_syntax_options@@Base+0xfe095950>
   32268:	b	fe0f7150 <rpl_re_syntax_options@@Base+0xfe089670>
   3226c:	ldrtmi	r6, [r9], #-888	; 0xfffffc88
   32270:	ldrmi	lr, [r0, pc, asr #20]!
   32274:	b	fe2032e0 <rpl_re_syntax_options@@Base+0xfe195800>
   32278:	blls	178240 <rpl_re_syntax_options@@Base+0x10a760>
   3227c:	b	fe218ac0 <rpl_re_syntax_options@@Base+0xfe1aafe0>
   32280:	b	13f41c8 <rpl_re_syntax_options@@Base+0x13866e8>
   32284:	b	281c64 <rpl_re_syntax_options@@Base+0x214184>
   32288:	bl	1f46c0 <rpl_re_syntax_options@@Base+0x186be0>
   3228c:	b	fe3b4e9c <rpl_re_syntax_options@@Base+0xfe3473bc>
   32290:	bls	2f5d70 <rpl_re_syntax_options@@Base+0x288290>
   32294:	stmdals	r4, {r0, r1, r4, r5, lr}
   32298:			; <UNDEFINED> instruction: 0x5eb6ea8e
   3229c:	movweq	lr, #14921	; 0x3a49
   322a0:	stmdbmi	r8, {r1, r2, r6, r9, sl, ip, sp, lr, pc}
   322a4:	strmi	r4, [r8], #-1139	; 0xfffffb8d
   322a8:	ldrbmi	lr, [r2, pc, asr #20]!
   322ac:	blls	483318 <rpl_re_syntax_options@@Base+0x415838>
   322b0:	vaddmi.f32	s29, s5, s14
   322b4:	vfnmscs.f32	s28, s5, s28
   322b8:	ldmdbvs	r7!, {r0, r6, r7, r9, sl, ip, sp, lr, pc}
   322bc:	streq	lr, [r3, -fp, lsl #22]
   322c0:	mvnscs	lr, #323584	; 0x4f000
   322c4:			; <UNDEFINED> instruction: 0xf8cd44be
   322c8:	strhls	lr, [r4, -r0]
   322cc:	movsne	lr, #536576	; 0x83000
   322d0:	b	fe183cb4 <rpl_re_syntax_options@@Base+0xfe1161d4>
   322d4:	ldrtmi	r0, [r9], #3592	; 0xe08
   322d8:	vmlaeq.f32	s28, s0, s28
   322dc:	vmlaeq.f32	s28, s11, s28
   322e0:	bls	183418 <rpl_re_syntax_options@@Base+0x115938>
   322e4:	streq	lr, [r1, -r6, asr #20]
   322e8:	b	fe1034c0 <rpl_re_syntax_options@@Base+0xfe0959e0>
   322ec:	b	140b0b4 <rpl_re_syntax_options@@Base+0x139d5d4>
   322f0:	stmdbls	r4, {r0, r4, r5, r6, r9, sl, fp, ip, sp}
   322f4:	cfstrsls	mvf4, [r4], {35}	; 0x23
   322f8:	bls	1c235c <rpl_re_syntax_options@@Base+0x15487c>
   322fc:			; <UNDEFINED> instruction: 0x0eb1ea8e
   32300:	stmdbls	r4, {r2, r4, r5, lr}
   32304:	svcls	0x002b433c
   32308:	blmi	fececc4c <rpl_re_syntax_options@@Base+0xfec7f16c>
   3230c:	blne	ffcecd40 <rpl_re_syntax_options@@Base+0xffc7f260>
   32310:			; <UNDEFINED> instruction: 0x5eb1ea8e
   32314:	bleq	ff4ecd48 <rpl_re_syntax_options@@Base+0xff47f268>
   32318:	ldmibmi	r7!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   3231c:	ldrbtmi	r9, [r4], #-2576	; 0xfffff5f0
   32320:	ldmdbmi	r7!, {r0, r3, r7, r9, fp, sp, lr, pc}^
   32324:	ssatmi	r4, #31, ip, lsl #8
   32328:	streq	lr, [r3, -ip, lsl #22]
   3232c:	stmdbls	r4, {r1, r3, r8, r9, fp, ip, pc}
   32330:	b	fe283584 <rpl_re_syntax_options@@Base+0xfe215aa4>
   32334:	ldrmi	r2, [fp], #2462	; 0x99e
   32338:			; <UNDEFINED> instruction: 0x0c0beb09
   3233c:	movweq	lr, #2696	; 0xa88
   32340:	stmdbeq	r4, {r0, r6, r9, fp, sp, lr, pc}
   32344:	cdpvc	2, 4, cr15, cr12, cr7, {2}
   32348:	vorr.i16	d25, #41	; 0x0029
   3234c:	strbtmi	r7, [r6], #3656	; 0xe48
   32350:	b	fe102444 <rpl_re_syntax_options@@Base+0xfe094964>
   32354:	ldrbtmi	r0, [r5], #-776	; 0xfffffcf8
   32358:			; <UNDEFINED> instruction: 0xf8cd441d
   3235c:	b	1422634 <rpl_re_syntax_options@@Base+0x13b4b54>
   32360:	b	140322c <rpl_re_syntax_options@@Base+0x139574c>
   32364:	bls	1bd748 <rpl_re_syntax_options@@Base+0x14fc68>
   32368:	vldmiane	r7!, {s28-s167}
   3236c:	mvnsne	lr, #536576	; 0x83000
   32370:			; <UNDEFINED> instruction: 0x6c77ea8c
   32374:	bicseq	lr, r1, #536576	; 0x83000
   32378:	ldrmi	r4, [r3], #-1196	; 0xfffffb54
   3237c:	bls	b59794 <rpl_re_syntax_options@@Base+0xaebcb4>
   32380:	vsubcc.f32	s29, s8, s30
   32384:	stmdbeq	r6, {r0, r3, r9, fp, sp, lr, pc}
   32388:			; <UNDEFINED> instruction: 0x0eb4ea8e
   3238c:	b	fe3c2428 <rpl_re_syntax_options@@Base+0xfe354948>
   32390:	b	1289e68 <rpl_re_syntax_options@@Base+0x121c388>
   32394:	b	13f37b0 <rpl_re_syntax_options@@Base+0x1385cd0>
   32398:	ldrbtmi	r4, [r5], #-2546	; 0xfffff60e
   3239c:	ldmdbmi	r2!, {r0, r3, r7, r9, fp, sp, lr, pc}^
   323a0:	bls	183e00 <rpl_re_syntax_options@@Base+0x116320>
   323a4:	ldmibcs	lr, {r0, r3, r7, r9, fp, sp, lr, pc}
   323a8:	strbtmi	r4, [r2], #-1125	; 0xfffffb9b
   323ac:	bls	4d6bc8 <rpl_re_syntax_options@@Base+0x4690e8>
   323b0:	ldcmi	6, cr15, [r5], #300	; 0x12c
   323b4:	lfmmi	f7, 1, [r0], #780	; 0x30c
   323b8:	bcc	1daccfc <rpl_re_syntax_options@@Base+0x1d3f21c>
   323bc:	b	fe2c3410 <rpl_re_syntax_options@@Base+0xfe255930>
   323c0:	bl	274e9c <rpl_re_syntax_options@@Base+0x2073bc>
   323c4:			; <UNDEFINED> instruction: 0xf8cd0e03
   323c8:	b	fe2ea6b0 <rpl_re_syntax_options@@Base+0xfe27cbd0>
   323cc:			; <UNDEFINED> instruction: 0x46735ab5
   323d0:	blls	183648 <rpl_re_syntax_options@@Base+0x115b68>
   323d4:	vmlaeq.f32	s28, s15, s0
   323d8:	b	3c36f0 <rpl_re_syntax_options@@Base+0x355c10>
   323dc:	b	13f5bf0 <rpl_re_syntax_options@@Base+0x1388110>
   323e0:			; <UNDEFINED> instruction: 0x461a29f3
   323e4:	ldmne	r2!, {r0, r3, r7, r9, fp, sp, lr, pc}
   323e8:	b	1158c00 <rpl_re_syntax_options@@Base+0x10eb120>
   323ec:	b	fe3b3008 <rpl_re_syntax_options@@Base+0xfe345528>
   323f0:	andsmi	r0, r3, r0, lsl #28
   323f4:	strbtmi	r9, [r6], #2563	; 0xa03
   323f8:	ldmibmi	r2!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   323fc:	ldmibne	r2!, {r0, r3, r7, r9, fp, sp, lr, pc}^
   32400:	b	fe258c1c <rpl_re_syntax_options@@Base+0xfe1eb13c>
   32404:	bls	10c5d4 <rpl_re_syntax_options@@Base+0x9eaf4>
   32408:	b	1437d0 <rpl_re_syntax_options@@Base+0xd5cf0>
   3240c:	b	10f5c28 <rpl_re_syntax_options@@Base+0x1088148>
   32410:	bl	1b5c50 <rpl_re_syntax_options@@Base+0x148170>
   32414:	b	fe27303c <rpl_re_syntax_options@@Base+0xfe20555c>
   32418:	ldrbmi	r0, [r6], #2514	; 0x9d2
   3241c:	pushls	{r0, r3, r7, sl, lr}
   32420:	b	1403740 <rpl_re_syntax_options@@Base+0x1395c60>
   32424:	b	117bff8 <rpl_re_syntax_options@@Base+0x110e518>
   32428:	b	fe1b4c68 <rpl_re_syntax_options@@Base+0xfe147188>
   3242c:	b	13f7f00 <rpl_re_syntax_options@@Base+0x138a420>
   32430:	b	14057fc <rpl_re_syntax_options@@Base+0x1397d1c>
   32434:	b	fe340634 <rpl_re_syntax_options@@Base+0xfe2d2b54>
   32438:	b	2c5604 <rpl_re_syntax_options@@Base+0x257b24>
   3243c:	b	fe334c54 <rpl_re_syntax_options@@Base+0xfe2c7174>
   32440:	ldmdbls	r7, {r0, r4, r7, sl, fp, sp}
   32444:	ldmeq	lr!, {r3, r7, r9, fp, sp, lr, pc}
   32448:	ldrbtvs	lr, [r3], -r6, lsl #21
   3244c:	b	fe243678 <rpl_re_syntax_options@@Base+0xfe1d5b98>
   32450:	strbmi	r5, [ip], #2238	; 0x8be
   32454:	adcsgt	pc, ip, sp, asr #17
   32458:			; <UNDEFINED> instruction: 0xf6409905
   3245c:			; <UNDEFINED> instruction: 0xf6c34cb3
   32460:	bls	f94d8 <rpl_re_syntax_options@@Base+0x8b9f8>
   32464:	stmdbeq	r1, {r0, r1, r2, r7, r9, fp, sp, lr, pc}
   32468:	b	29892c <rpl_re_syntax_options@@Base+0x22ae4c>
   3246c:	strmi	r0, [ip], #2307	; 0x903
   32470:	strbtmi	r9, [r0], #-2311	; 0xfffff6f9
   32474:	stmdbeq	r7, {r0, r3, r7, r9, fp, sp, lr, pc}
   32478:	b	183684 <rpl_re_syntax_options@@Base+0x115ba4>
   3247c:	b	13f54bc <rpl_re_syntax_options@@Base+0x13879dc>
   32480:	b	12c274c <rpl_re_syntax_options@@Base+0x1254c6c>
   32484:	b	fe0354bc <rpl_re_syntax_options@@Base+0xfdfc79dc>
   32488:	strbmi	r1, [lr], #-241	; 0xffffff0f
   3248c:	sbcseq	lr, r1, r0, lsl #21
   32490:	ldrmi	r9, [r0], #-2350	; 0xfffff6d2
   32494:	strbmi	r9, [r4], #2564	; 0xa04
   32498:	bmi	ffcacddc <rpl_re_syntax_options@@Base+0xffc3f2fc>
   3249c:			; <UNDEFINED> instruction: 0x468944b4
   324a0:	bmi	1caced0 <rpl_re_syntax_options@@Base+0x1c3f3f0>
   324a4:	ldrtmi	r4, [r1], #-1553	; 0xfffff9ef
   324a8:	b	fe2d9cb4 <rpl_re_syntax_options@@Base+0xfe26c1d4>
   324ac:	bls	17cf18 <rpl_re_syntax_options@@Base+0x10f438>
   324b0:			; <UNDEFINED> instruction: 0xf64a4430
   324b4:	bl	2bbde4 <rpl_re_syntax_options@@Base+0x24e304>
   324b8:	b	fe0b44c0 <rpl_re_syntax_options@@Base+0xfe0469e0>
   324bc:	b	2b4cd0 <rpl_re_syntax_options@@Base+0x2471f0>
   324c0:			; <UNDEFINED> instruction: 0xf6c40a01
   324c4:	b	fe2cc02c <rpl_re_syntax_options@@Base+0xfe25e54c>
   324c8:	bls	234cd8 <rpl_re_syntax_options@@Base+0x1c71f8>
   324cc:	b	14035ec <rpl_re_syntax_options@@Base+0x1395b0c>
   324d0:	ldrtmi	r2, [r7], #-241	; 0xffffff0f
   324d4:	blne	fecacedc <rpl_re_syntax_options@@Base+0xfec3f3fc>
   324d8:	ldrtmi	lr, [r2], pc, asr #20
   324dc:	sbchi	pc, r0, sp, asr #17
   324e0:	ldrbtne	lr, [r2], r6, lsl #21
   324e4:	stmdaeq	ip, {r1, r2, r3, r6, r9, fp, sp, lr, pc}
   324e8:	ldrbeq	lr, [r2], r6, lsl #21
   324ec:	ldrtmi	r9, [sl], #2567	; 0xa07
   324f0:	rsbsvs	lr, r1, fp, lsl #21
   324f4:	bls	c03554 <rpl_re_syntax_options@@Base+0xb95a74>
   324f8:	ldrbcc	lr, [ip, -pc, asr #20]!
   324fc:	b	243644 <rpl_re_syntax_options@@Base+0x1d5b64>
   32500:	b	3b451c <rpl_re_syntax_options@@Base+0x346a3c>
   32504:	b	fe1f4d3c <rpl_re_syntax_options@@Base+0xfe18725c>
   32508:	bl	134400 <rpl_re_syntax_options@@Base+0xc6920>
   3250c:	b	fe1f5114 <rpl_re_syntax_options@@Base+0xfe187634>
   32510:	stcls	7, cr5, [fp], {188}	; 0xbc
   32514:	ldmibmi	r2!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   32518:	beq	2ece40 <rpl_re_syntax_options@@Base+0x27f360>
   3251c:	b	fe28380c <rpl_re_syntax_options@@Base+0xfe215d2c>
   32520:	b	fe2042f0 <rpl_re_syntax_options@@Base+0xfe196810>
   32524:	strtmi	r2, [r6], #-1938	; 0xfffff86e
   32528:	ldrtls	r1, [r1], #-2492	; 0xfffff644
   3252c:	ldmdals	r1!, {r1, r7, sl, lr}
   32530:	strbcs	pc, [pc], #-1612	; 32538 <ASN1_STRING_length@plt+0x2bcd0>	; <UNPREDICTABLE>
   32534:	ldrcc	pc, [ip], #1733	; 0x6c5
   32538:	b	1403550 <rpl_re_syntax_options@@Base+0x1395a70>
   3253c:	mcrls	0, 0, r2, cr9, cr11, {7}
   32540:	streq	lr, [r1, -r3, lsl #21]
   32544:	adcsne	lr, fp, r0, lsl #21
   32548:	andls	r9, r3, r5, lsl #20
   3254c:	streq	lr, [fp, -r7, lsl #20]
   32550:	strtmi	r9, [r2], #-2051	; 0xfffff7fd
   32554:	b	13426d8 <rpl_re_syntax_options@@Base+0x12d4bf8>
   32558:	ldrmi	r0, [r7], #-2058	; 0xfffff7f6
   3255c:	rsbsvs	lr, fp, r0, lsl #21
   32560:	adcsmi	lr, r6, #323584	; 0x4f000
   32564:	b	140364c <rpl_re_syntax_options@@Base+0x1395b6c>
   32568:	svcls	0x0008347a
   3256c:	rscsne	lr, r6, #532480	; 0x82000
   32570:	stmdaeq	lr, {r3, r9, fp, sp, lr, pc}
   32574:	ldrteq	lr, [sl], #2692	; 0xa84
   32578:	sbcseq	lr, r6, #532480	; 0x82000
   3257c:	streq	lr, [sl], -ip, lsl #20
   32580:	ldrtpl	lr, [sl], #2692	; 0xa84
   32584:	stmdaeq	r6, {r3, r6, r9, fp, sp, lr, pc}
   32588:	svcls	0x0030443a
   3258c:	streq	lr, [r8], -r4, lsl #22
   32590:	bl	199658 <rpl_re_syntax_options@@Base+0x12bb78>
   32594:	strmi	r0, [r6], #-2048	; 0xfffff800
   32598:	rscsvc	pc, r3, r6, asr #12
   3259c:	ldrbmi	lr, [r7, pc, asr #20]!
   325a0:	eoreq	pc, lr, r6, asr #13
   325a4:	ldrbmi	lr, [r4, -r7, lsl #21]!
   325a8:	ldrbcc	lr, [r6, #-2639]!	; 0xfffff5b1
   325ac:	ldrcs	lr, [r4, r7, lsl #21]
   325b0:	b	fe199664 <rpl_re_syntax_options@@Base+0xfe12bb84>
   325b4:	strtmi	r0, [r2], #-1462	; 0xfffffa4a
   325b8:	ldrbtcs	lr, [r8], #2639	; 0xa4f
   325bc:	b	fe083620 <rpl_re_syntax_options@@Base+0xfe015b40>
   325c0:	ldrtmi	r0, [r8], #-523	; 0xfffffdf5
   325c4:	andeq	lr, r8, #8192	; 0x2000
   325c8:	ldrls	r4, [r2, -sl, asr #32]!
   325cc:	b	fe1388f0 <rpl_re_syntax_options@@Base+0xfe0cae10>
   325d0:	ldrtmi	r1, [sl], #-952	; 0xfffffc48
   325d4:	movwls	r9, #16142	; 0x3f0e
   325d8:	andeq	lr, r6, sl, asr #20
   325dc:	b	591f0 <quoting_style_vals@@Base+0x5fec>
   325e0:	b	13f2618 <rpl_re_syntax_options@@Base+0x1384b38>
   325e4:	b	fe1838c8 <rpl_re_syntax_options@@Base+0xfe115de8>
   325e8:	b	fe147cc8 <rpl_re_syntax_options@@Base+0xfe0da1e8>
   325ec:	b	fe0f79d0 <rpl_re_syntax_options@@Base+0xfe089ef0>
   325f0:	b	fe14b3d8 <rpl_re_syntax_options@@Base+0xfe0dd8f8>
   325f4:	svcls	0x000904d7
   325f8:	b	2c364c <rpl_re_syntax_options@@Base+0x255b6c>
   325fc:	ldrtmi	r0, [ip], #-518	; 0xfffffdfa
   32600:	svcls	0x00314302
   32604:	cfldrsls	mvf4, [r1, #-168]!	; 0xffffff58
   32608:	ldrmi	r4, [sl], #-1182	; 0xfffffb62
   3260c:	movweq	lr, #35467	; 0x8a8b
   32610:	ldrbmi	lr, [r7, pc, asr #20]!
   32614:	andeq	lr, r2, r6, asr #20
   32618:	ldrbmi	lr, [r5, -r7, lsl #21]!
   3261c:	b	119ad4 <rpl_re_syntax_options@@Base+0xabff4>
   32620:	b	33260 <ASN1_STRING_length@plt+0x2c9f8>
   32624:	strtmi	r0, [ip], #-10
   32628:	b	fe119af4 <rpl_re_syntax_options@@Base+0xfe0ac014>
   3262c:	b	fe1f3260 <rpl_re_syntax_options@@Base+0xfe185780>
   32630:	b	13fc48c <rpl_re_syntax_options@@Base+0x138e9ac>
   32634:	strtmi	r2, [r7], #-1534	; 0xfffffa02
   32638:	strbtcs	pc, [lr], #584	; 0x248	; <UNPREDICTABLE>
   3263c:	strmi	pc, [pc], #711	; 32644 <ASN1_STRING_length@plt+0x2bddc>
   32640:	ldrtmi	r9, [ip], #-1843	; 0xfffff8cd
   32644:	strmi	r9, [ip], #-515	; 0xfffffdfd
   32648:	ldrbcc	lr, [r2, -pc, asr #20]!
   3264c:			; <UNDEFINED> instruction: 0x11beea85
   32650:	b	fe219a9c <rpl_re_syntax_options@@Base+0xfe1abfbc>
   32654:	bls	f4524 <rpl_re_syntax_options@@Base+0x86a44>
   32658:	b	fe0836ec <rpl_re_syntax_options@@Base+0xfe015c0c>
   3265c:	b	140ac5c <rpl_re_syntax_options@@Base+0x139d17c>
   32660:	ldrmi	r4, [r9], #-1205	; 0xfffffb4b
   32664:	ldrpl	lr, [r2, r7, lsl #21]!
   32668:	bls	1192a8 <rpl_re_syntax_options@@Base+0xab7c8>
   3266c:	ldrbtne	lr, [r5], #2692	; 0xa84
   32670:	ldrbeq	lr, [r5], #2692	; 0xa84
   32674:	ldrmi	r9, [ip], #-3378	; 0xfffff2ce
   32678:	movweq	lr, #10758	; 0x2a06
   3267c:	strmi	r4, [ip], #771	; 0x303
   32680:	svcls	0x0032443b
   32684:	ldrbmi	lr, [r5, #2639]!	; 0xa4f
   32688:	b	fe2436bc <rpl_re_syntax_options@@Base+0xfe1d5bdc>
   3268c:	b	fe1726cc <rpl_re_syntax_options@@Base+0xfe104bec>
   32690:	svcls	0x002d4577
   32694:	andeq	lr, ip, r0, lsl #20
   32698:	svcls	0x0032443c
   3269c:	andeq	lr, r8, r0, lsl #21
   326a0:	ldrcs	lr, [r7, #2693]	; 0xa85
   326a4:	strbcc	pc, [pc, -r6, asr #4]!	; <UNPREDICTABLE>
   326a8:			; <UNDEFINED> instruction: 0xf6c71929
   326ac:	teqls	r4, r5, lsr #15
   326b0:	b	14036f4 <rpl_re_syntax_options@@Base+0x1395c14>
   326b4:	bl	1faeac <rpl_re_syntax_options@@Base+0x18d3cc>
   326b8:	b	fe0736ec <rpl_re_syntax_options@@Base+0xfe005c0c>
   326bc:	strtmi	r1, [r0], #-3004	; 0xfffff444
   326c0:	cmnvs	ip, fp, lsl #21
   326c4:	ldrbcc	lr, [r3, -pc, asr #20]!
   326c8:	stmdals	r3, {r0, sl, lr}
   326cc:	bls	2c3f28 <rpl_re_syntax_options@@Base+0x256448>
   326d0:	b	fe20334c <rpl_re_syntax_options@@Base+0xfe19586c>
   326d4:	ldrhtmi	r0, [r5], -r3
   326d8:	b	fe202740 <rpl_re_syntax_options@@Base+0xfe194c60>
   326dc:			; <UNDEFINED> instruction: 0x432857b3
   326e0:	ldrtmi	r9, [r8], #-3379	; 0xfffff2cd
   326e4:	ldrtmi	lr, [r2], #2639	; 0xa4f
   326e8:	b	fe15a3bc <rpl_re_syntax_options@@Base+0xfe0ec8dc>
   326ec:	strmi	r1, [sl], #1266	; 0x4f2
   326f0:	ldrbeq	lr, [r2], #2692	; 0xa84
   326f4:	ldrbmi	lr, [r5, #2639]!	; 0xa4f
   326f8:	b	fe198f44 <rpl_re_syntax_options@@Base+0xfe12b464>
   326fc:	svcls	0x002e4577
   32700:	stmdane	r2, {r2, r4, sl, lr}^
   32704:	svcls	0x0033443c
   32708:	blcc	1ced04c <rpl_re_syntax_options@@Base+0x1c7f56c>
   3270c:	b	fe3d6f24 <rpl_re_syntax_options@@Base+0xfe369444>
   32710:	b	fe2f2b48 <rpl_re_syntax_options@@Base+0xfe285068>
   32714:	b	fe1755e4 <rpl_re_syntax_options@@Base+0xfe107b04>
   32718:	b	7bd7c <rpl_re_syntax_options@@Base+0xe29c>
   3271c:	stmdbne	pc!, {r1, r3, r8}	; <UNPREDICTABLE>
   32720:	ldreq	pc, [r4, #-1607]	; 0xfffff9b9
   32724:	strbmi	pc, [r8, #712]	; 0x2c8	; <UNPREDICTABLE>
   32728:	ldrtmi	r9, [sp], #-1845	; 0xfffff8cb
   3272c:	streq	lr, [r2, -r3, asr #20]
   32730:	strbmi	r9, [r5], #-2578	; 0xfffff5ee
   32734:	smlabbeq	lr, r1, sl, lr
   32738:	ldrbtcs	lr, [sl], #2639	; 0xa4f
   3273c:	stmdals	r3, {r0, r3, r5, sl, lr}
   32740:	ldrmi	lr, [r2, #2639]!	; 0xa4f
   32744:	ldrtne	lr, [sl], #2692	; 0xa84
   32748:	ldrbne	lr, [r2, #2693]!	; 0xa85
   3274c:	ldrbtvs	lr, [sl], #-2692	; 0xfffff57c
   32750:	ldrbeq	lr, [r2, #2693]	; 0xa85
   32754:	strmi	r9, [ip], #-2570	; 0xfffff5f6
   32758:	ldrmi	r4, [r5], #-7
   3275c:	stmdals	r4, {r2, r9, fp, ip, pc}
   32760:	b	103800 <rpl_re_syntax_options@@Base+0x95d20>
   32764:	teqmi	r9, #-2147483648	; 0x80000000
   32768:	b	fe31a440 <rpl_re_syntax_options@@Base+0xfe2ac960>
   3276c:	ldmdals	r7, {r4, r5, r7, r8, r9, fp, ip, lr}
   32770:	b	14038dc <rpl_re_syntax_options@@Base+0x1395dfc>
   32774:	strtmi	r4, [r1], #-2295	; 0xfffff709
   32778:	ldmdami	r7!, {r3, r7, r9, fp, sp, lr, pc}^
   3277c:	b	fe35a440 <rpl_re_syntax_options@@Base+0xfe2ec960>
   32780:	b	13f37b0 <rpl_re_syntax_options@@Base+0x1385cd0>
   32784:	ldrtmi	r3, [sp], #-2417	; 0xfffff68f
   32788:	eorsmi	r9, r4, r4, lsr pc
   3278c:	ldmibeq	r1!, {r0, r3, r7, r9, fp, sp, lr, pc}
   32790:	streq	lr, [ip], #-2692	; 0xfffff57c
   32794:	ldmibpl	r1!, {r0, r3, r7, r9, fp, sp, lr, pc}
   32798:	ldmcs	r7, {r3, r7, r9, fp, sp, lr, pc}
   3279c:	strvc	pc, [r2, -pc, asr #8]
   327a0:			; <UNDEFINED> instruction: 0xf6c844a8
   327a4:	strbmi	r4, [r7], #-1991	; 0xfffff839
   327a8:	ldrbcs	lr, [r6, #2639]!	; 0xa4f
   327ac:	b	fe183990 <rpl_re_syntax_options@@Base+0xfe115eb0>
   327b0:	ldrtmi	r1, [ip], #-1462	; 0xfffffa4a
   327b4:	ldrmi	lr, [r0, pc, asr #20]!
   327b8:	ldrbne	lr, [r0, r7, lsl #21]!
   327bc:	sbcshi	pc, r8, sp, asr #17
   327c0:	stmdaeq	r1, {r1, r6, r9, fp, sp, lr, pc}
   327c4:	b	fe199014 <rpl_re_syntax_options@@Base+0xfe12b534>
   327c8:	b	fe20bda8 <rpl_re_syntax_options@@Base+0xfe19e2c8>
   327cc:	strtmi	r0, [r5], #-2000	; 0xfffff830
   327d0:	cfstrsls	mvf4, [r4], {23}
   327d4:	stmdaeq	r3, {r3, r9, fp, sp, lr, pc}
   327d8:	andmi	r9, ip, r5, lsr sl
   327dc:	streq	lr, [r4], #-2632	; 0xfffff5b8
   327e0:	ldmmi	r2!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   327e4:	b	fe24391c <rpl_re_syntax_options@@Base+0xfe1d5e3c>
   327e8:	bls	1049b8 <rpl_re_syntax_options@@Base+0x96ed8>
   327ec:	strtmi	r4, [sl], #-1068	; 0xfffffbd4
   327f0:	bls	c57004 <rpl_re_syntax_options@@Base+0xbe9524>
   327f4:	streq	lr, [r6, #-2698]	; 0xfffff576
   327f8:	ldmdbcc	r4!, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}^
   327fc:	bls	d83860 <rpl_re_syntax_options@@Base+0xd15d80>
   32800:	ldmibeq	r4!, {r0, r3, r7, r9, fp, sp, lr, pc}
   32804:	ldmibpl	r4!, {r0, r3, r7, r9, fp, sp, lr, pc}
   32808:	vfnmscs.f32	s28, s5, s16
   3280c:	ldrtmi	r9, [lr], #2563	; 0xa03
   32810:	ldmvc	sl!, {r0, r1, r2, r3, r6, r9, sl, ip, sp, lr, pc}^
   32814:	ldmeq	lr!, {r0, r3, r6, r7, r9, ip, sp, lr, pc}
   32818:	b	1402874 <rpl_re_syntax_options@@Base+0x1394d94>
   3281c:	ldrbtmi	r2, [r0], #2034	; 0x7f2
   32820:	ldrne	lr, [r2, r7, lsl #21]!
   32824:	strbmi	r9, [r4], #2564	; 0xa04
   32828:	stmdaeq	r4, {r0, r6, r9, fp, sp, lr, pc}
   3282c:	stmdaeq	r2, {r3, r9, fp, sp, lr, pc}
   32830:	b	fe19903c <rpl_re_syntax_options@@Base+0xfe12b55c>
   32834:	strbtmi	r0, [r5], #-1290	; 0xfffffaf6
   32838:	vldmiami	r2!, {s28-s106}
   3283c:	vldmiane	r2!, {s29-s168}
   32840:	b	fe219054 <rpl_re_syntax_options@@Base+0xfe1ab574>
   32844:	bls	8c614 <rpl_re_syntax_options@@Base+0x1eb34>
   32848:	b	8390c <rpl_re_syntax_options@@Base+0x15e2c>
   3284c:	b	1233c64 <rpl_re_syntax_options@@Base+0x11c6184>
   32850:	ldrtmi	r0, [fp], #-1285	; 0xfffffafb
   32854:	vldmiaeq	r2, {s29-s168}
   32858:	strmi	r4, [r4], #1101	; 0x44d
   3285c:	ldrtmi	r9, [sp], #-2102	; 0xfffff7ca
   32860:			; <UNDEFINED> instruction: 0xf6469f31
   32864:	vmul.f<illegal width 8>	d20, d26, d3[6]
   32868:	b	1404db0 <rpl_re_syntax_options@@Base+0x13972d0>
   3286c:	ldrtmi	r4, [ip], #3056	; 0xbf0
   32870:	blmi	1c6d2a4 <rpl_re_syntax_options@@Base+0x1bff7c4>
   32874:	b	fe319080 <rpl_re_syntax_options@@Base+0xfe2ab5a0>
   32878:	stmdals	r3, {r4, r7, r8, r9, fp, sp}
   3287c:	b	1403bf4 <rpl_re_syntax_options@@Base+0x1396114>
   32880:	b	fe1bcc54 <rpl_re_syntax_options@@Base+0xfe14f174>
   32884:	stmdals	fp, {r8, r9, sl}
   32888:	strbtmi	r4, [r1], #31
   3288c:	ldrsbtmi	r4, [r7], #-65	; 0xffffffbf
   32890:	b	14039d4 <rpl_re_syntax_options@@Base+0x1395ef4>
   32894:	b	fe284f5c <rpl_re_syntax_options@@Base+0xfe21747c>
   32898:	b	fe239060 <rpl_re_syntax_options@@Base+0xfe1cb580>
   3289c:	b	fe278b70 <rpl_re_syntax_options@@Base+0xfe20b090>
   328a0:	b	1134fe8 <rpl_re_syntax_options@@Base+0x10c7508>
   328a4:	ldrmi	r0, [r1], #2565	; 0xa05
   328a8:	b	fe2590c0 <rpl_re_syntax_options@@Base+0xfe1eb5e0>
   328ac:	b	2cca80 <rpl_re_syntax_options@@Base+0x25efa0>
   328b0:	ldrtmi	r0, [r8], #2561	; 0xa01
   328b4:	blcc	1dad1f8 <rpl_re_syntax_options@@Base+0x1d3f718>
   328b8:	streq	lr, [r5, -r4, lsl #20]
   328bc:	bleq	fedad2f0 <rpl_re_syntax_options@@Base+0xfed3f810>
   328c0:	streq	lr, [r7, -sl, asr #20]
   328c4:	b	140410c <rpl_re_syntax_options@@Base+0x139662c>
   328c8:	bls	cc54c8 <rpl_re_syntax_options@@Base+0xc579e8>
   328cc:	blpl	fedad300 <rpl_re_syntax_options@@Base+0xfed3f820>
   328d0:	bmi	1fed300 <rpl_re_syntax_options@@Base+0x1f7f820>
   328d4:	ldrbmi	r4, [pc], #-1169	; 328dc <ASN1_STRING_length@plt+0x2c074>
   328d8:	b	fe2d90ec <rpl_re_syntax_options@@Base+0xfe26b60c>
   328dc:	strbmi	r2, [r7], #-2718	; 0xfffff562
   328e0:	bl	2c39e8 <rpl_re_syntax_options@@Base+0x255f08>
   328e4:			; <UNDEFINED> instruction: 0xf8cd0809
   328e8:	b	fe0d2c80 <rpl_re_syntax_options@@Base+0xfe0651a0>
   328ec:	bls	e74900 <rpl_re_syntax_options@@Base+0xe06e20>
   328f0:	ldmibcc	r7!, {r1, r3, r6, r9, ip, sp, lr, pc}^
   328f4:	ldmibvs	r9!, {r0, r1, r3, r6, r7, r9, sl, ip, sp, lr, pc}^
   328f8:	bls	103b44 <rpl_re_syntax_options@@Base+0x96064>
   328fc:	stmdaeq	r0, {r3, r9, fp, sp, lr, pc}
   32900:	b	fe243bcc <rpl_re_syntax_options@@Base+0xfe1d60ec>
   32904:	bls	af4914 <rpl_re_syntax_options@@Base+0xa86e34>
   32908:	blcs	ffc6d24c <rpl_re_syntax_options@@Base+0xffbff76c>
   3290c:	b	fe303c34 <rpl_re_syntax_options@@Base+0xfe296154>
   32910:	b	11797d8 <rpl_re_syntax_options@@Base+0x110bcf8>
   32914:	b	13f4138 <rpl_re_syntax_options@@Base+0x1386658>
   32918:	b	fe304fe8 <rpl_re_syntax_options@@Base+0xfe297508>
   3291c:	b	fe28d6e4 <rpl_re_syntax_options@@Base+0xfe21fc04>
   32920:	strdmi	r1, [r6], -r2	; <UNPREDICTABLE>
   32924:	ldmibeq	r2, {r0, r3, r7, r9, fp, sp, lr, pc}^
   32928:	ldrbmi	r9, [r8], #2571	; 0xa0b
   3292c:	bleq	22d148 <rpl_re_syntax_options@@Base+0x1bf668>
   32930:	bleq	32d250 <rpl_re_syntax_options@@Base+0x2bf770>
   32934:	bcc	1e2d278 <rpl_re_syntax_options@@Base+0x1dbf798>
   32938:	b	1403b84 <rpl_re_syntax_options@@Base+0x13960a4>
   3293c:	bls	d04534 <rpl_re_syntax_options@@Base+0xc96a54>
   32940:	beq	fee2d370 <rpl_re_syntax_options@@Base+0xfedbf890>
   32944:	ldrbtmi	lr, [ip], -r6, lsl #21
   32948:	b	fe2c3a54 <rpl_re_syntax_options@@Base+0xfe255f74>
   3294c:	ldrmi	r5, [r1], #2743	; 0xab7
   32950:	ldrcs	lr, [ip], r6, lsl #21
   32954:	ldrtmi	r4, [r1], #1242	; 0x4da
   32958:	bleq	6d36c <numurls@@Base+0x1c48>
   3295c:			; <UNDEFINED> instruction: 0xf6479a03
   32960:			; <UNDEFINED> instruction: 0xf2cc06f2
   32964:	ldrbmi	r6, [r0], #1649	; 0x671
   32968:	bleq	ad19c <rpl_re_syntax_options@@Base+0x3f6bc>
   3296c:	b	1403aac <rpl_re_syntax_options@@Base+0x1395fcc>
   32970:	b	fe2fd53c <rpl_re_syntax_options@@Base+0xfe28fa5c>
   32974:	ldrtmi	r0, [r2], #-2819	; 0xfffff4fd
   32978:	bne	fecad3a8 <rpl_re_syntax_options@@Base+0xfec3f8c8>
   3297c:	bvs	1cad3ac <rpl_re_syntax_options@@Base+0x1c3f8cc>
   32980:	streq	lr, [r8], -r7, asr #20
   32984:	b	1403af4 <rpl_re_syntax_options@@Base+0x1396014>
   32988:	ldrbmi	r3, [r2], #-2936	; 0xfffff488
   3298c:	b	202a4c <rpl_re_syntax_options@@Base+0x194f6c>
   32990:	b	fe2f51b8 <rpl_re_syntax_options@@Base+0xfe2876d8>
   32994:	b	11b587c <rpl_re_syntax_options@@Base+0x1147d9c>
   32998:	b	fe2f41c8 <rpl_re_syntax_options@@Base+0xfe2866e8>
   3299c:	ldrtmi	r5, [r3], #3000	; 0xbb8
   329a0:	andls	r9, r1, #304	; 0x130
   329a4:	cfcmpdls	r4, mvd12, mvd3
   329a8:	ldmne	r3!, {r0, r2, r3, r4, r9, fp, ip, pc}^
   329ac:	blls	717624 <rpl_re_syntax_options@@Base+0x6a9b44>
   329b0:	andsls	r3, sp, #64, 4
   329b4:	bls	83a68 <rpl_re_syntax_options@@Base+0x15f88>
   329b8:	blls	5d762c <rpl_re_syntax_options@@Base+0x569b4c>
   329bc:	cfldrsls	mvf4, [r5, #-80]	; 0xffffffb0
   329c0:	ldmdane	r9, {r1, r3, r4, r6, sl, lr}^
   329c4:	strmi	r9, [r5], #-2846	; 0xfffff4e2
   329c8:	ldrls	r9, [r5, #-2068]	; 0xfffff7ec
   329cc:	strbmi	r9, [r0], #-3354	; 0xfffff2e6
   329d0:	stmibne	pc!, {r0, r3, r4, r6, r8, sp, lr}^	; <UNPREDICTABLE>
   329d4:	ldcls	0, cr6, [r5, #-352]	; 0xfffffea0
   329d8:	andsls	r9, r4, r6, lsl r1
   329dc:	ldmdals	fp, {r2, r3, r4, r8, fp, ip, pc}
   329e0:	andsvs	r9, sl, r2, lsl #28
   329e4:	andsls	r4, r3, #52, 8	; 0x34000000
   329e8:	bls	78ae60 <rpl_re_syntax_options@@Base+0x71d380>
   329ec:			; <UNDEFINED> instruction: 0x619d609f
   329f0:	ldrsbvs	r6, [r9, #8]
   329f4:			; <UNDEFINED> instruction: 0x971a9b1f
   329f8:	strls	r4, [r2], #-659	; 0xfffffd6d
   329fc:			; <UNDEFINED> instruction: 0xec37e9cd
   32a00:	rscls	pc, r8, sp, asr #17
   32a04:	bge	6fc04 <rpl_re_syntax_options@@Base+0x2124>
   32a08:	blmi	205228 <rpl_re_syntax_options@@Base+0x197748>
   32a0c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   32a10:	blls	f0ca80 <rpl_re_syntax_options@@Base+0xe9efa0>
   32a14:	qaddle	r4, sl, r2
   32a18:	pop	{r0, r2, r3, r4, r5, ip, sp, pc}
   32a1c:			; <UNDEFINED> instruction: 0xf7d38ff0
   32a20:	svclt	0x0000ed06
   32a24:	ldrdeq	r3, [r3], -r4
   32a28:	andeq	r0, r0, ip, asr #9
   32a2c:			; <UNDEFINED> instruction: 0x4604b5f8
   32a30:	bvs	90d438 <rpl_re_syntax_options@@Base+0x89f958>
   32a34:	bvs	19fcb1c <rpl_re_syntax_options@@Base+0x198f03c>
   32a38:	strbcs	fp, [r0, #-3893]	; 0xfffff0cb
   32a3c:	eorscs	r2, r8, #128, 10	; 0x20000000
   32a40:	svclt	0x00352278
   32a44:	ldrcs	r2, [pc], -pc, lsl #12
   32a48:	stceq	0, cr15, [lr], {79}	; 0x4f
   32a4c:	ldceq	0, cr15, [lr], {79}	; 0x4f
   32a50:	bl	138ac4 <rpl_re_syntax_options@@Base+0xcafe4>
   32a54:	svclt	0x00280c8c
   32a58:	eorvs	r3, r3, #262144	; 0x40000
   32a5c:	cmpvc	r3, pc, asr #20
   32a60:	rsbvs	fp, r7, #40, 30	; 0xa0
   32a64:	biceq	lr, r7, r1, asr #20
   32a68:	streq	lr, [r6], r4, lsl #22
   32a6c:			; <UNDEFINED> instruction: 0xf8ccba09
   32a70:	stmdbmi	r9, {r2, r3, r5, ip}
   32a74:	streq	pc, [ip, -r4, lsl #2]!
   32a78:	bne	4b2dec <rpl_re_syntax_options@@Base+0x44530c>
   32a7c:	ldrtmi	fp, [r8], #-2587	; 0xfffff5e5
   32a80:	rscsvs	r4, r3, #2030043136	; 0x79000000
   32a84:	bl	1ff09d8 <rpl_re_syntax_options@@Base+0x1f82ef8>
   32a88:	strtmi	r4, [r9], -r2, lsr #12
   32a8c:	pop	{r3, r4, r5, r9, sl, lr}
   32a90:			; <UNDEFINED> instruction: 0xf7fe40f8
   32a94:	svclt	0x0000b951
   32a98:	andeq	r0, r2, r4, lsr #13
   32a9c:	addlt	fp, r2, r0, lsl r5
   32aa0:	tstls	r1, r4, lsl #12
   32aa4:			; <UNDEFINED> instruction: 0xffc2f7ff
   32aa8:	strtmi	r9, [r0], -r1, lsl #18
   32aac:	pop	{r1, ip, sp, pc}
   32ab0:			; <UNDEFINED> instruction: 0xf7fe4010
   32ab4:	svclt	0x0000b921
   32ab8:	addlt	fp, r2, r0, lsl r5
   32abc:	tstls	r1, r4, lsl #12
   32ac0:			; <UNDEFINED> instruction: 0xffb4f7ff
   32ac4:	strtmi	r9, [r0], -r1, lsl #18
   32ac8:	pop	{r1, ip, sp, pc}
   32acc:			; <UNDEFINED> instruction: 0xf7fe4010
   32ad0:	svclt	0x0000b923
   32ad4:	mvnsmi	lr, #737280	; 0xb4000
   32ad8:	bvs	fe604334 <rpl_re_syntax_options@@Base+0xfe596854>
   32adc:	strmi	r4, [lr], -r4, lsl #12
   32ae0:	cmple	lr, r0, lsl #30
   32ae4:	stmdble	r5, {r0, r1, r2, r3, r4, r5, r9, sl, fp, sp}^
   32ae8:	eorsle	r0, sl, r3, lsr #15
   32aec:			; <UNDEFINED> instruction: 0xf1052e40
   32af0:	rsbsle	r0, ip, ip, lsr #14
   32af4:	stmdbeq	r1, {r1, r2, r5, r7, r8, ip, sp, lr, pc}^
   32af8:	ldmibne	r9, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   32afc:	stmdaeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   32b00:	stmne	r8, {r2, r8, r9, fp, sp, lr, pc}
   32b04:	sqteqs	f7, f4
   32b08:	ldrtmi	r4, [r8], -r3, lsr #12
   32b0c:	ldrdgt	pc, [r0], -r3
   32b10:			; <UNDEFINED> instruction: 0xf8533310
   32b14:	andscc	r4, r0, ip, lsl #24
   32b18:	stcne	8, cr15, [r8], {83}	; 0x53
   32b1c:	stccs	8, cr15, [r4], {83}	; 0x53
   32b20:			; <UNDEFINED> instruction: 0xf8404573
   32b24:			; <UNDEFINED> instruction: 0xf840cc10
   32b28:			; <UNDEFINED> instruction: 0xf8404c0c
   32b2c:			; <UNDEFINED> instruction: 0xf8401c08
   32b30:	mvnle	r2, r4, lsl #24
   32b34:	cmpcs	r0, sl, lsr #12
   32b38:			; <UNDEFINED> instruction: 0x461c4638
   32b3c:			; <UNDEFINED> instruction: 0xf8fcf7fe
   32b40:	bicsle	r4, pc, r4, asr #10
   32b44:	bl	fe9c244c <rpl_re_syntax_options@@Base+0xfe95496c>
   32b48:	bvs	feb38574 <rpl_re_syntax_options@@Base+0xfeacaa94>
   32b4c:	ldrtmi	r4, [r2], -r1, asr #12
   32b50:	ldrtmi	r1, [r4], #-2360	; 0xfffff6c8
   32b54:	bl	5f0aa8 <rpl_re_syntax_options@@Base+0x582fc8>
   32b58:	stmdale	r8!, {r0, r1, r2, r3, r4, r5, sl, fp, sp}
   32b5c:	pop	{r2, r3, r5, r7, r9, sp, lr}
   32b60:			; <UNDEFINED> instruction: 0xf02683f8
   32b64:			; <UNDEFINED> instruction: 0x4620013f
   32b68:			; <UNDEFINED> instruction: 0xf006462a
   32b6c:	strmi	r0, [ip], #-1599	; 0xfffff9c1
   32b70:			; <UNDEFINED> instruction: 0xf8e2f7fe
   32b74:	streq	pc, [ip, -r5, lsl #2]!
   32b78:	cfmadd32cs	mvax5, mvfx4, mvfx0, mvfx0
   32b7c:	pop	{r0, r2, r5, r6, r7, r8, ip, lr, pc}
   32b80:			; <UNDEFINED> instruction: 0xf1c783f8
   32b84:			; <UNDEFINED> instruction: 0xf1020880
   32b88:	strmi	r0, [r8, #2348]	; 0x92c
   32b8c:	andeq	lr, r7, r9, lsl #22
   32b90:	strmi	fp, [r8], r8, lsr #30
   32b94:	strbmi	r4, [r2], -r1, lsr #12
   32b98:	b	ffd70aec <rpl_re_syntax_options@@Base+0xffd0300c>
   32b9c:	strbmi	r6, [r1], #-2729	; 0xfffff557
   32ba0:	stmdbcs	r0, {r0, r3, r5, r7, r9, sp, lr}^
   32ba4:	strbmi	sp, [r4], #-2064	; 0xfffff7f0
   32ba8:	streq	lr, [r8], -r6, lsr #23
   32bac:	mcrrcc	7, 9, lr, r0, cr10
   32bb0:	ldrtmi	r4, [r8], -sl, lsr #12
   32bb4:			; <UNDEFINED> instruction: 0xf7fe2140
   32bb8:			; <UNDEFINED> instruction: 0xf105f8bf
   32bbc:	ldrtmi	r0, [r8], -ip, ror #2
   32bc0:			; <UNDEFINED> instruction: 0xf7d34622
   32bc4:	strb	lr, [r9, r0, ror #21]
   32bc8:	strbmi	r4, [r8], -sl, lsr #12
   32bcc:	teqeq	pc, r1, lsr #32	; <UNPREDICTABLE>
   32bd0:			; <UNDEFINED> instruction: 0xf8b2f7fe
   32bd4:	bl	20d684 <rpl_re_syntax_options@@Base+0x19fba4>
   32bd8:	strbmi	r0, [r8], -r8, lsl #2
   32bdc:	teqeq	pc, r1, lsr #32	; <UNPREDICTABLE>
   32be0:	eorseq	pc, pc, #2
   32be4:	adcvs	r4, sl, #1224736768	; 0x49000000
   32be8:	b	ff370b3c <rpl_re_syntax_options@@Base+0xff30305c>
   32bec:	ssatmi	lr, #1, fp, asr #15
   32bf0:	svclt	0x0000e7ab
   32bf4:			; <UNDEFINED> instruction: 0x4615b530
   32bf8:	adclt	r4, sp, r5, lsr #20
   32bfc:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
   32c00:	ldmpl	r3, {r2, r3, r5, r6, r9, sl, lr}^
   32c04:	ldmdavs	fp, {r1, r5, r9, sl, lr}
   32c08:			; <UNDEFINED> instruction: 0xf04f932b
   32c0c:	vcgt.s8	d16, d14, d0
   32c10:			; <UNDEFINED> instruction: 0xf6c66367
   32c14:	movwls	r2, #777	; 0x309
   32c18:	orrvs	pc, r5, #77594624	; 0x4a00000
   32c1c:	msrcc	SPSR_sxc, #212860928	; 0xcb00000
   32c20:	vcgt.s8	d25, d15, d1
   32c24:			; <UNDEFINED> instruction: 0xf6c33372
   32c28:	movwls	r4, #9070	; 0x236e
   32c2c:	teqpl	sl, #-268435452	; 0xf0000004	; <UNPREDICTABLE>
   32c30:	movtpl	pc, #62154	; 0xf2ca	; <UNPREDICTABLE>
   32c34:	vcgt.s8	d25, d5, d3
   32c38:	vbic.i32	q9, #24320	; 0x00005f00
   32c3c:	movwls	r1, #17166	; 0x430e
   32c40:	orreq	pc, ip, #73400320	; 0x4600000
   32c44:	movwcc	pc, #22217	; 0x56c9	; <UNPREDICTABLE>
   32c48:			; <UNDEFINED> instruction: 0xf64d9305
   32c4c:			; <UNDEFINED> instruction: 0xf6c113ab
   32c50:	movwls	r7, #25475	; 0x6383
   32c54:	tstpl	r9, #76, 12	; 0x4c00000	; <UNPREDICTABLE>
   32c58:	mvncc	pc, #206569472	; 0xc500000
   32c5c:	movwcs	r9, #775	; 0x307
   32c60:	movwcc	lr, #35277	; 0x89cd
   32c64:			; <UNDEFINED> instruction: 0xf7ff930a
   32c68:	qasxmi	pc, r0, r5	; <UNPREDICTABLE>
   32c6c:	mrc2	7, 6, pc, cr14, cr15, {7}
   32c70:	strtmi	r4, [r0], -r9, lsr #12
   32c74:			; <UNDEFINED> instruction: 0xf840f7fe
   32c78:	blmi	1c549c <rpl_re_syntax_options@@Base+0x1579bc>
   32c7c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   32c80:	blls	b0ccf0 <rpl_re_syntax_options@@Base+0xa9f210>
   32c84:	qaddle	r4, sl, r1
   32c88:	ldclt	0, cr11, [r0, #-180]!	; 0xffffff4c
   32c8c:	bl	ff3f0be0 <rpl_re_syntax_options@@Base+0xff383100>
   32c90:	andeq	r2, r3, r2, ror #29
   32c94:	andeq	r0, r0, ip, asr #9
   32c98:	andeq	r2, r3, r4, ror #28
   32c9c:			; <UNDEFINED> instruction: 0x4615b530
   32ca0:	adclt	r4, sp, r5, lsr #20
   32ca4:	ldrbtmi	r4, [sl], #-2853	; 0xfffff4db
   32ca8:	ldmpl	r3, {r2, r3, r5, r6, r9, sl, lr}^
   32cac:	ldmdavs	fp, {r1, r5, r9, sl, lr}
   32cb0:			; <UNDEFINED> instruction: 0xf04f932b
   32cb4:			; <UNDEFINED> instruction: 0xf6490300
   32cb8:	vrsra.s64	q11, q4, #52
   32cbc:	movwls	r1, #773	; 0x305
   32cc0:	movwpl	pc, #29261	; 0x724d	; <UNPREDICTABLE>
   32cc4:	cmnvs	ip, #805306380	; 0x3000000c	; <UNPREDICTABLE>
   32cc8:			; <UNDEFINED> instruction: 0xf64d9301
   32ccc:	vorr.i32	d21, #14080	; 0x00003700
   32cd0:	movwls	r0, #9072	; 0x2370
   32cd4:	teqne	r9, #72351744	; 0x4500000	; <UNPREDICTABLE>
   32cd8:	movwvc	pc, #58063	; 0xe2cf	; <UNPREDICTABLE>
   32cdc:			; <UNDEFINED> instruction: 0xf6409303
   32ce0:			; <UNDEFINED> instruction: 0xf6cf3331
   32ce4:	movwls	r7, #17344	; 0x43c0
   32ce8:	tstpl	r1, #268435460	; 0x10000004	; <UNPREDICTABLE>
   32cec:	cmpeq	r8, #207618048	; 0xc600000	; <UNPREDICTABLE>
   32cf0:			; <UNDEFINED> instruction: 0xf6489305
   32cf4:	vsubw.s8	<illegal reg q11.5>, q11, d23
   32cf8:	movwls	r4, #25593	; 0x63f9
   32cfc:			; <UNDEFINED> instruction: 0x73a4f644
   32d00:	mvnsvs	pc, #212860928	; 0xcb00000
   32d04:	movwcs	r9, #775	; 0x307
   32d08:	movwcc	lr, #35277	; 0x89cd
   32d0c:			; <UNDEFINED> instruction: 0xf7ff930a
   32d10:	strtmi	pc, [r0], -r1, ror #29
   32d14:	mcr2	7, 4, pc, cr10, cr15, {7}	; <UNPREDICTABLE>
   32d18:	strtmi	r4, [r0], -r9, lsr #12
   32d1c:			; <UNDEFINED> instruction: 0xfffcf7fd
   32d20:	blmi	1c5544 <rpl_re_syntax_options@@Base+0x157a64>
   32d24:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   32d28:	blls	b0cd98 <rpl_re_syntax_options@@Base+0xa9f2b8>
   32d2c:	qaddle	r4, sl, r1
   32d30:	ldclt	0, cr11, [r0, #-180]!	; 0xffffff4c
   32d34:	bl	1ef0c88 <rpl_re_syntax_options@@Base+0x1e831a8>
   32d38:	andeq	r2, r3, sl, lsr lr
   32d3c:	andeq	r0, r0, ip, asr #9
   32d40:			; <UNDEFINED> instruction: 0x00032dbc
   32d44:	mvnsmi	lr, #737280	; 0xb4000
   32d48:	bmi	a845a0 <rpl_re_syntax_options@@Base+0xa16ac0>
   32d4c:	blmi	a845d0 <rpl_re_syntax_options@@Base+0xa16af0>
   32d50:	ldrbtmi	fp, [sl], #-173	; 0xffffff53
   32d54:	vmax.s8	d20, d8, d5
   32d58:	strmi	r0, [r8], r8, asr #32
   32d5c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   32d60:			; <UNDEFINED> instruction: 0xf04f932b
   32d64:			; <UNDEFINED> instruction: 0xf7d30300
   32d68:	stmdacs	r0, {r2, r6, r8, r9, fp, sp, lr, pc}
   32d6c:			; <UNDEFINED> instruction: 0x46e9d03d
   32d70:	strbmi	r4, [r8], -r6, lsl #12
   32d74:	strcs	r4, [r0], #-1952	; 0xfffff860
   32d78:			; <UNDEFINED> instruction: 0xf5c4e00b
   32d7c:	ldmdbne	r0!, {r9, lr}
   32d80:	tstcs	r1, fp, lsr #12
   32d84:	svc	0x00c2f7d2
   32d88:			; <UNDEFINED> instruction: 0xf5b44404
   32d8c:	andsle	r4, r6, r0, lsl #30
   32d90:	stmdavs	fp!, {r3, r4, r6, r7, r8, ip, sp, pc}
   32d94:	ldrble	r0, [r0, #1754]!	; 0x6da
   32d98:			; <UNDEFINED> instruction: 0x4641b9fc
   32d9c:	ldrmi	r4, [r8, r8, asr #12]!
   32da0:			; <UNDEFINED> instruction: 0xf7d34630
   32da4:	andcs	lr, r0, r6, lsl r9
   32da8:	blmi	4c55fc <rpl_re_syntax_options@@Base+0x457b1c>
   32dac:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   32db0:	blls	b0ce20 <rpl_re_syntax_options@@Base+0xa9f340>
   32db4:	tstle	r6, sl, asr r0
   32db8:	pop	{r0, r2, r3, r5, ip, sp, pc}
   32dbc:			; <UNDEFINED> instruction: 0x462183f0
   32dc0:	ldrtmi	r4, [r0], -sl, asr #12
   32dc4:			; <UNDEFINED> instruction: 0xffb8f7fd
   32dc8:	stmdavs	fp!, {r0, r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   32dcc:	strble	r0, [r3, #1691]!	; 0x69b
   32dd0:			; <UNDEFINED> instruction: 0xf7d34630
   32dd4:	strdcs	lr, [r1], -lr	; <UNPREDICTABLE>
   32dd8:	strtmi	lr, [r1], -r6, ror #15
   32ddc:	ldrtmi	r4, [r0], -sl, asr #12
   32de0:	mrc2	7, 3, pc, cr8, cr15, {7}
   32de4:			; <UNDEFINED> instruction: 0xf7d3e7d9
   32de8:	andcs	lr, r1, r2, lsr #22
   32dec:	svclt	0x0000e7dc
   32df0:	andeq	r2, r3, lr, lsl #27
   32df4:	andeq	r0, r0, ip, asr #9
   32df8:	andeq	r2, r3, r4, lsr sp
   32dfc:	bmi	105a0c <rpl_re_syntax_options@@Base+0x97f2c>
   32e00:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   32e04:	svclt	0x0000e79e
   32e08:			; <UNDEFINED> instruction: 0xfffffc99
   32e0c:			; <UNDEFINED> instruction: 0xffffde3b
   32e10:	bmi	105a20 <rpl_re_syntax_options@@Base+0x97f40>
   32e14:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   32e18:	svclt	0x0000e794
   32e1c:			; <UNDEFINED> instruction: 0xfffffca1
   32e20:			; <UNDEFINED> instruction: 0xffffde83
   32e24:			; <UNDEFINED> instruction: 0x4605b538
   32e28:			; <UNDEFINED> instruction: 0xf818f000
   32e2c:	cmnlt	r3, r3, lsl #16
   32e30:			; <UNDEFINED> instruction: 0xf0004604
   32e34:	stcpl	8, cr15, [r3], #-164	; 0xffffff5c
   32e38:	strtmi	r4, [r0], -r1, lsl #12
   32e3c:	svclt	0x00082b2f
   32e40:	pop	{r0, r8, ip, sp}
   32e44:			; <UNDEFINED> instruction: 0xf0014038
   32e48:	strtmi	fp, [r8], -r1, ror #28
   32e4c:			; <UNDEFINED> instruction: 0xf81cf000
   32e50:	strtmi	r4, [r8], -r1, lsl #12
   32e54:	ldrhtmi	lr, [r8], -sp
   32e58:	cdplt	0, 5, cr15, cr8, cr1, {0}
   32e5c:	blcs	c10e70 <rpl_re_syntax_options@@Base+0xba3390>
   32e60:			; <UNDEFINED> instruction: 0xf810d103
   32e64:	blcs	c02a70 <rpl_re_syntax_options@@Base+0xb94f90>
   32e68:	strdlt	sp, [r3, #-11]!
   32e6c:	tstcs	r0, r2, lsl #12
   32e70:	svclt	0x00082b2f
   32e74:	andle	r2, r2, r1, lsl #2
   32e78:	ldrmi	fp, [r0], -r9, lsl #2
   32e7c:			; <UNDEFINED> instruction: 0xf8122100
   32e80:	blcs	42a8c <_IO_stdin_used@@Base+0x424c>
   32e84:			; <UNDEFINED> instruction: 0x4770d1f4
   32e88:			; <UNDEFINED> instruction: 0x4604b510
   32e8c:	ldmdb	sl, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32e90:	stmdacs	r1, {r0, r1, r5, fp, ip}
   32e94:	mvnscc	pc, r0, lsl #2
   32e98:			; <UNDEFINED> instruction: 0xf813d903
   32e9c:	bcs	bfe2a8 <rpl_re_syntax_options@@Base+0xb907c8>
   32ea0:	ldclt	0, cr13, [r0, #-0]
   32ea4:	ldrb	r4, [r4, r8, lsl #12]!
   32ea8:			; <UNDEFINED> instruction: 0x4604b510
   32eac:	stc	7, cr15, [ip], #-844	; 0xfffffcb4
   32eb0:	blle	3ceb8 <ASN1_STRING_length@plt+0x36650>
   32eb4:			; <UNDEFINED> instruction: 0x4620bd10
   32eb8:	stmdb	r6, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   32ebc:			; <UNDEFINED> instruction: 0xf080fab0
   32ec0:	vldrlt.16	s0, [r0, #-128]	; 0xffffff80	; <UNPREDICTABLE>
   32ec4:			; <UNDEFINED> instruction: 0x460bb538
   32ec8:	strmi	r6, [ip], -sl, asr #16
   32ecc:	blne	471020 <rpl_re_syntax_options@@Base+0x403540>
   32ed0:	addsmi	r4, r9, #5242880	; 0x500000
   32ed4:	andvs	fp, r1, r8, lsl pc
   32ed8:	bvc	926ef8 <rpl_re_syntax_options@@Base+0x8b9418>
   32edc:	eorvc	r6, fp, #106	; 0x6a
   32ee0:	stmiavs	r3!, {r0, r1, r3, r8, ip, sp, pc}^
   32ee4:	ldclt	0, cr6, [r8, #-940]!	; 0xfffffc54
   32ee8:	tsteq	r0, #0, 2	; <UNPREDICTABLE>
   32eec:			; <UNDEFINED> instruction: 0xf7d34618
   32ef0:	stmdavs	r2!, {r1, r3, r6, r8, fp, sp, lr, pc}^
   32ef4:	ldrb	r6, [r0, r8, lsr #32]!
   32ef8:			; <UNDEFINED> instruction: 0xf0004b05
   32efc:	stmdbeq	r0, {r0, r1, r2, r3, r4, r9}^
   32f00:			; <UNDEFINED> instruction: 0xf853447b
   32f04:	sbcsmi	r0, r0, r0, lsr #32
   32f08:	andeq	pc, r1, r0
   32f0c:	svclt	0x00004770
   32f10:	andeq	r0, r2, r4, ror #4
   32f14:	eorscs	fp, r0, #56, 10	; 0xe000000
   32f18:	tstcs	r0, sp, lsl #12
   32f1c:			; <UNDEFINED> instruction: 0xf7d24604
   32f20:	stccs	15, cr14, [sl, #-640]	; 0xfffffd80
   32f24:	strtmi	sp, [r0], -r2
   32f28:	ldclt	0, cr6, [r8, #-148]!	; 0xffffff6c
   32f2c:	mrc	7, 2, APSR_nzcv, cr12, cr2, {6}
   32f30:	andcs	fp, r5, #112, 10	; 0x1c000000
   32f34:	strmi	r4, [lr], -r5, lsl #12
   32f38:	andcs	r4, r0, r1, lsl #12
   32f3c:	ldmda	ip!, {r0, r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   32f40:	strmi	r4, [r4], -r5, lsl #5
   32f44:	strtmi	sp, [r0], -r1
   32f48:			; <UNDEFINED> instruction: 0xf00abd70
   32f4c:	stmdavc	r3, {r0, r1, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   32f50:	nopeq	{35}	; 0x23
   32f54:	tstle	r7, r5, asr fp
   32f58:			; <UNDEFINED> instruction: 0xf0237843
   32f5c:	blcs	1533be4 <rpl_re_syntax_options@@Base+0x14c6104>
   32f60:	stmvc	r3, {r4, r5, r8, ip, lr, pc}
   32f64:	nopeq	{35}	; 0x23
   32f68:			; <UNDEFINED> instruction: 0xd12b2b46
   32f6c:	blcs	b91280 <rpl_re_syntax_options@@Base+0xb237a0>
   32f70:	stmdbvc	r3, {r3, r5, r8, ip, lr, pc}
   32f74:			; <UNDEFINED> instruction: 0xd1252b38
   32f78:	bllt	71148c <rpl_re_syntax_options@@Base+0x6a39ac>
   32f7c:	blcs	1851010 <rpl_re_syntax_options@@Base+0x17e3530>
   32f80:	ldcmi	0, cr13, [r8], {41}	; 0x29
   32f84:			; <UNDEFINED> instruction: 0xe7de447c
   32f88:	tstle	fp, r7, asr #22
   32f8c:			; <UNDEFINED> instruction: 0xf0237843
   32f90:	blcs	10b3c18 <rpl_re_syntax_options@@Base+0x1046138>
   32f94:	stmvc	r3, {r1, r2, r4, r8, ip, lr, pc}
   32f98:	tstle	r3, r1, lsr fp
   32f9c:	blcs	e512b0 <rpl_re_syntax_options@@Base+0xde37d0>
   32fa0:	stmdbvc	r3, {r4, r8, ip, lr, pc}
   32fa4:	tstle	sp, r0, lsr fp
   32fa8:	blcs	d114bc <rpl_re_syntax_options@@Base+0xca39dc>
   32fac:	stmibvc	r3, {r1, r3, r8, ip, lr, pc}
   32fb0:	tstle	r7, r0, lsr fp
   32fb4:	stmdblt	fp!, {r0, r1, r6, r7, r8, fp, ip, sp, lr}
   32fb8:	blcs	185104c <rpl_re_syntax_options@@Base+0x17e356c>
   32fbc:	stcmi	0, cr13, [sl], {14}
   32fc0:			; <UNDEFINED> instruction: 0xe7c0447c
   32fc4:	andle	r2, r3, r9, lsl #28
   32fc8:	ldrbtmi	r4, [ip], #-3080	; 0xfffff3f8
   32fcc:	ldcllt	6, cr4, [r0, #-128]!	; 0xffffff80
   32fd0:	ldrbtmi	r4, [ip], #-3079	; 0xfffff3f9
   32fd4:	stcmi	7, cr14, [r7], {183}	; 0xb7
   32fd8:			; <UNDEFINED> instruction: 0xe7b4447c
   32fdc:	ldrbtmi	r4, [ip], #-3078	; 0xfffff3fa
   32fe0:	svclt	0x0000e7b1
   32fe4:	andeq	r0, r2, r0, lsl #4
   32fe8:	andeq	r0, r2, r8, asr #3
   32fec:	andeq	r0, r2, sl, asr #3
   32ff0:	muleq	r1, r2, lr
   32ff4:			; <UNDEFINED> instruction: 0x000201b8
   32ff8:	andeq	r0, r2, lr, lsr #3
   32ffc:	svcmi	0x00f0e92d
   33000:	stc	6, cr4, [sp, #-520]!	; 0xfffffdf8
   33004:	strmi	r8, [r9], r2, lsl #22
   33008:	stmib	sp, {r0, r2, r3, r4, r7, ip, sp, pc}^
   3300c:			; <UNDEFINED> instruction: 0xf8df3206
   33010:			; <UNDEFINED> instruction: 0xf8df2bfc
   33014:	ldrbtmi	r3, [sl], #-3068	; 0xfffff404
   33018:	ldrdhi	pc, [r0], sp	; <UNPREDICTABLE>
   3301c:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   33020:			; <UNDEFINED> instruction: 0xf04f931b
   33024:	blls	ab3c2c <rpl_re_syntax_options@@Base+0xa4614c>
   33028:	blls	b17c68 <rpl_re_syntax_options@@Base+0xaaa188>
   3302c:	blls	a97c80 <rpl_re_syntax_options@@Base+0xa2a1a0>
   33030:	streq	pc, [r2], #-3
   33034:	tstls	r2, #44, 22	; 0xb000
   33038:	mrc	7, 3, APSR_nzcv, cr4, cr2, {6}
   3303c:			; <UNDEFINED> instruction: 0xf3c39b29
   33040:	movwls	r0, #37696	; 0x9340
   33044:			; <UNDEFINED> instruction: 0xf1b8900f
   33048:	vmax.f32	d0, d1, d10
   3304c:	ldm	pc, {r0, r2, r3, r5, pc}^	; <UNPREDICTABLE>
   33050:	rsbseq	pc, r1, #24
   33054:	adceq	r0, r4, #-268435449	; 0xf0000007
   33058:	andseq	r0, lr, #536870921	; 0x20000009
   3305c:	subseq	r0, r2, #-1879048189	; 0x90000003
   33060:	andeq	r0, fp, r4, ror #4
   33064:	andeq	r0, fp, fp
   33068:	svceq	0x000af1b8
   3306c:			; <UNDEFINED> instruction: 0xf8dfd00e
   33070:	strbmi	r0, [r1], -r4, lsr #23
   33074:			; <UNDEFINED> instruction: 0xf7ff4478
   33078:			; <UNDEFINED> instruction: 0x4641ff5b
   3307c:			; <UNDEFINED> instruction: 0xf8df4603
   33080:	tstls	r3, #152, 22	; 0x26000
   33084:			; <UNDEFINED> instruction: 0xf7ff4478
   33088:	andsls	pc, r2, r3, asr pc	; <UNPREDICTABLE>
   3308c:	bleq	6f1d0 <rpl_re_syntax_options@@Base+0x16f0>
   33090:			; <UNDEFINED> instruction: 0xf0002c00
   33094:	ldcls	7, cr8, [r2, #-176]	; 0xffffff50
   33098:	strls	r2, [r8], #-1025	; 0xfffffbff
   3309c:	cfmadd32	mvax1, mvfx4, mvfx8, mvfx8
   330a0:			; <UNDEFINED> instruction: 0xf7d35a10
   330a4:	movwcs	lr, #2128	; 0x850
   330a8:	stmib	sp, {r4, r8, r9, ip, pc}^
   330ac:	tstls	r1, #671088640	; 0x28000000
   330b0:	strcs	r9, [r0, -sp]
   330b4:	movwcc	r9, #6918	; 0x1b06
   330b8:	tsthi	r0, r0	; <UNPREDICTABLE>
   330bc:	blne	ff799cdc <rpl_re_syntax_options@@Base+0xff72c1fc>
   330c0:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   330c4:			; <UNDEFINED> instruction: 0xf0002d00
   330c8:	blls	2d3514 <rpl_re_syntax_options@@Base+0x265a34>
   330cc:			; <UNDEFINED> instruction: 0xf1b89807
   330d0:	svclt	0x000c0f02
   330d4:			; <UNDEFINED> instruction: 0xf0032300
   330d8:	ldrmi	r0, [lr], -r1, lsl #6
   330dc:	movwls	r1, #51651	; 0xc9c3
   330e0:			; <UNDEFINED> instruction: 0xf0002e00
   330e4:	bls	393d7c <rpl_re_syntax_options@@Base+0x32629c>
   330e8:			; <UNDEFINED> instruction: 0xf0002a00
   330ec:	blls	1d424c <rpl_re_syntax_options@@Base+0x16676c>
   330f0:	bl	1fd8fc <rpl_re_syntax_options@@Base+0x18fe1c>
   330f4:	ldrmi	r0, [r1], -r2, lsl #8
   330f8:	mvnscc	pc, #-1073741784	; 0xc0000028
   330fc:			; <UNDEFINED> instruction: 0xf383fab3
   33100:	cmpne	r3, #323584	; 0x4f000
   33104:	movwcs	fp, #3992	; 0xf98
   33108:			; <UNDEFINED> instruction: 0xf7d3b113
   3310c:	andls	lr, r6, ip, lsl r8
   33110:	addsmi	r9, ip, #6144	; 0x1800
   33114:	strbhi	pc, [r1], #-512	; 0xfffffe00	; <UNPREDICTABLE>
   33118:	bne	46e980 <rpl_re_syntax_options@@Base+0x400ea0>
   3311c:	stmdals	ip, {r0, r2, r3, r9, fp, ip, pc}
   33120:	ldc	7, cr15, [lr, #840]	; 0x348
   33124:			; <UNDEFINED> instruction: 0xf0402800
   33128:	blls	294210 <rpl_re_syntax_options@@Base+0x226730>
   3312c:			; <UNDEFINED> instruction: 0xf0402b00
   33130:	blls	353c44 <rpl_re_syntax_options@@Base+0x2e6164>
   33134:	ldclcs	8, cr7, [lr], #-112	; 0xffffff90
   33138:	cmnhi	pc, r0, lsl #4	; <UNPREDICTABLE>
   3313c:			; <UNDEFINED> instruction: 0xf014e8df
   33140:	cmneq	sp, r8, lsl r1
   33144:	cmneq	sp, sp, ror r1
   33148:	cmneq	sp, sp, ror r1
   3314c:	rsceq	r0, ip, #1073741855	; 0x4000001f
   33150:	adceq	r0, fp, #224, 4
   33154:	rscseq	r0, r5, #-536870898	; 0xe000000e
   33158:	rscseq	r0, r1, #805306383	; 0x3000000f
   3315c:	cmneq	sp, sp, ror r1
   33160:	cmneq	sp, sp, ror r1
   33164:	cmneq	sp, sp, ror r1
   33168:	cmneq	sp, sp, ror r1
   3316c:	cmneq	sp, sp, ror r1
   33170:	cmneq	sp, sp, ror r1
   33174:	cmneq	sp, sp, ror r1
   33178:	cmneq	sp, sp, ror r1
   3317c:	cmneq	sp, sp, ror r1
   33180:	ldrsbeq	r0, [r9, #-101]!	; 0xffffff9b
   33184:			; <UNDEFINED> instruction: 0x06d30179
   33188:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
   3318c:	rsbseq	r0, ip, #1073741854	; 0x4000001e
   33190:	cmneq	r9, r9, ror r1
   33194:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
   33198:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   3319c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   331a0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   331a4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   331a8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   331ac:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   331b0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   331b4:	cmneq	r9, pc, ror r0
   331b8:	cmneq	r9, r9, ror r1
   331bc:	rsbeq	r0, r3, #1073741854	; 0x4000001e
   331c0:	rsbseq	r0, pc, sp, ror r1	; <UNPREDICTABLE>
   331c4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   331c8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   331cc:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   331d0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   331d4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   331d8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   331dc:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   331e0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   331e4:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   331e8:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   331ec:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   331f0:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   331f4:	cmneq	r9, pc, ror r0
   331f8:	rsbseq	r0, pc, r7, asr #4
   331fc:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
   33200:	rsbseq	r0, pc, r9, ror r1	; <UNPREDICTABLE>
   33204:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   33208:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   3320c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   33210:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   33214:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   33218:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   3321c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   33220:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   33224:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   33228:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   3322c:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   33230:	rsbseq	r0, pc, pc, ror r0	; <UNPREDICTABLE>
   33234:	eorseq	r0, r3, #127	; 0x7f
   33238:	eorseq	r0, r3, #1073741854	; 0x4000001e
   3323c:			; <UNDEFINED> instruction: 0x463206d3
   33240:	movwcs	r4, #1589	; 0x635
   33244:	stmdals	lr, {r1, r2, r4, r9, sl, lr}
   33248:			; <UNDEFINED> instruction: 0xf0002800
   3324c:	vshr.u64	q12, <illegal reg q2.5>, #60
   33250:			; <UNDEFINED> instruction: 0xf0041147
   33254:			; <UNDEFINED> instruction: 0xf850021f
   33258:	blx	8772e4 <rpl_re_syntax_options@@Base+0x809804>
   3325c:	ldrbeq	pc, [r2, r2, lsl #4]	; <UNPREDICTABLE>
   33260:	sbchi	pc, sl, r0, asr #2
   33264:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
   33268:	blx	fed19a94 <rpl_re_syntax_options@@Base+0xfecabfb4>
   3326c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   33270:			; <UNDEFINED> instruction: 0xf0402a00
   33274:	bls	3149cc <rpl_re_syntax_options@@Base+0x2a6eec>
   33278:	andeq	pc, r1, #130	; 0x82
   3327c:	andsle	r4, r5, r3, lsl r0
   33280:	movwls	r4, #46553	; 0xb5d9
   33284:	eorcs	fp, r7, #132, 30	; 0x210
   33288:	andcs	pc, fp, sl, lsl #16
   3328c:	andeq	pc, r1, #-1073741822	; 0xc0000002
   33290:	svclt	0x00844591
   33294:			; <UNDEFINED> instruction: 0xf80a2124
   33298:			; <UNDEFINED> instruction: 0xf10b1002
   3329c:			; <UNDEFINED> instruction: 0xf10b0202
   332a0:	ldrmi	r0, [r1, #2819]	; 0xb03
   332a4:	smlawbcs	r7, r4, pc, fp	; <UNPREDICTABLE>
   332a8:	andne	pc, r2, sl, lsl #16
   332ac:			; <UNDEFINED> instruction: 0xf10745d9
   332b0:	svclt	0x00840701
   332b4:			; <UNDEFINED> instruction: 0xf80a235c
   332b8:			; <UNDEFINED> instruction: 0xf10b300b
   332bc:	blls	235ec8 <rpl_re_syntax_options@@Base+0x1c83e8>
   332c0:	svclt	0x003845cb
   332c4:	andmi	pc, fp, sl, lsl #16
   332c8:			; <UNDEFINED> instruction: 0xf10b2d00
   332cc:	svclt	0x00080b01
   332d0:	movwls	r2, #33536	; 0x8300
   332d4:	movwcc	r9, #6918	; 0x1b06
   332d8:	mrcge	4, 7, APSR_nzcv, cr0, cr15, {3}
   332dc:	vldrpl	d25, [sp, #28]
   332e0:	svclt	0x00183d00
   332e4:	cfstr32cs	mvfx2, [r0, #-4]
   332e8:	mcrge	4, 7, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   332ec:	andeq	pc, r2, #168, 2	; 0x2a
   332f0:	blx	fecd971c <rpl_re_syntax_options@@Base+0xfec6bc3c>
   332f4:	ldmdbeq	r2, {r1, r7, r9, ip, sp, lr, pc}^
   332f8:	movweq	lr, #6658	; 0x1a02
   332fc:	svceq	0x0000f1bb
   33300:	movwcs	fp, #3864	; 0xf18
   33304:			; <UNDEFINED> instruction: 0xf0402b00
   33308:			; <UNDEFINED> instruction: 0xf08181d0
   3330c:	andsmi	r0, sl, r1, lsl #6
   33310:	ldrbthi	pc, [r2], -r0	; <UNPREDICTABLE>
   33314:	blcs	59f5c <quoting_style_vals@@Base+0x6d58>
   33318:	strbthi	pc, [pc], -r0	; <UNPREDICTABLE>
   3331c:	blcs	59f44 <quoting_style_vals@@Base+0x6d40>
   33320:	ldrhi	pc, [r4], r0, asr #32
   33324:	bls	459f70 <rpl_re_syntax_options@@Base+0x3ec490>
   33328:	svclt	0x00183b00
   3332c:			; <UNDEFINED> instruction: 0xf1b92301
   33330:	svclt	0x00180f00
   33334:	blcs	3bf3c <ASN1_STRING_length@plt+0x356d4>
   33338:	ldrbhi	pc, [pc], -r0	; <UNPREDICTABLE>
   3333c:			; <UNDEFINED> instruction: 0xf8dd9a11
   33340:	tstcs	r1, r4, asr #32
   33344:	andscc	lr, r0, #3358720	; 0x334000
   33348:			; <UNDEFINED> instruction: 0xf88a2327
   3334c:	andcs	r3, r0, #0
   33350:	stmiacc	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   33354:			; <UNDEFINED> instruction: 0xf04f468b
   33358:	tstls	sp, r2, lsl #16
   3335c:	andls	r4, r9, #2063597568	; 0x7b000000
   33360:	bcc	46eb88 <rpl_re_syntax_options@@Base+0x4010a8>
   33364:	blls	2ace00 <rpl_re_syntax_options@@Base+0x23f320>
   33368:			; <UNDEFINED> instruction: 0xf0402b00
   3336c:	ldrmi	r8, [lr], -r7, ror #12
   33370:	andeq	pc, r2, #168, 2	; 0x2a
   33374:	blx	fecd9fa8 <rpl_re_syntax_options@@Base+0xfec6c4c8>
   33378:			; <UNDEFINED> instruction: 0xf083f282
   3337c:	ldmdbeq	r2, {r0, r8, r9}^
   33380:			; <UNDEFINED> instruction: 0xf0004013
   33384:	ldrbmi	r8, [r9, #1360]	; 0x550
   33388:	smlawbcs	r7, r4, pc, fp	; <UNPREDICTABLE>
   3338c:	andne	pc, fp, sl, lsl #16
   33390:	tsteq	r1, fp, lsl #2	; <UNPREDICTABLE>
   33394:	svclt	0x00844589
   33398:			; <UNDEFINED> instruction: 0xf80a2024
   3339c:			; <UNDEFINED> instruction: 0xf10b0001
   333a0:	strmi	r0, [r9, #258]	; 0x102
   333a4:	eorcs	fp, r7, r4, lsl #31
   333a8:	andeq	pc, r1, sl, lsl #16
   333ac:	tsteq	r3, fp, lsl #2	; <UNPREDICTABLE>
   333b0:	vrshl.s8	d20, d9, d16
   333b4:	pkhtbmi	r8, fp, r2, asr #10
   333b8:	movwls	r4, #46681	; 0xb659
   333bc:			; <UNDEFINED> instruction: 0xf80a235c
   333c0:			; <UNDEFINED> instruction: 0xf1b8300b
   333c4:			; <UNDEFINED> instruction: 0xf10b0f02
   333c8:			; <UNDEFINED> instruction: 0xf0000b01
   333cc:	stmdals	r6, {r2, r4, r5, r6, r8, sl, pc}
   333d0:	addmi	r1, r3, #31488	; 0x7b00
   333d4:	stmdals	r7, {r0, r2, r9, ip, lr, pc}
   333d8:	blcc	c4a6ec <rpl_re_syntax_options@@Base+0xbdcc0c>
   333dc:	vqdmulh.s<illegal width 8>	d18, d0, d9
   333e0:	ldrtcs	r8, [r0], #-1393	; 0xfffffa8f
   333e4:			; <UNDEFINED> instruction: 0xf0839b0a
   333e8:	tstmi	sl, #67108864	; 0x4000000
   333ec:	svclt	0x0008462b
   333f0:			; <UNDEFINED> instruction: 0xf43f4615
   333f4:	strcs	sl, [r0, #-3880]	; 0xfffff0d8
   333f8:			; <UNDEFINED> instruction: 0xf47f2e00
   333fc:	bls	31f0d0 <rpl_re_syntax_options@@Base+0x2b15f0>
   33400:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   33404:	andsmi	r3, r3, r1, lsl #14
   33408:	blcs	5ff7c <quoting_style_vals@@Base+0xcd78>
   3340c:	svcge	0x0057f43f
   33410:	svclt	0x008445d9
   33414:			; <UNDEFINED> instruction: 0xf80a2327
   33418:			; <UNDEFINED> instruction: 0xf10b300b
   3341c:			; <UNDEFINED> instruction: 0xf10b0301
   33420:	ldrmi	r0, [r9, #2818]	; 0xb02
   33424:	eorcs	fp, r7, #132, 30	; 0x210
   33428:	andcs	pc, r3, sl, lsl #16
   3342c:	movwls	r2, #45824	; 0xb300
   33430:	ldrtmi	lr, [r2], -r5, asr #14
   33434:	str	r2, [r3, -r0, lsl #12]
   33438:	blls	3fcc40 <rpl_re_syntax_options@@Base+0x38f160>
   3343c:			; <UNDEFINED> instruction: 0xf0402b01
   33440:			; <UNDEFINED> instruction: 0xf7d283fb
   33444:	eorlt	lr, r3, #180, 30	; 0x2d0
   33448:	stmdavs	r2, {r0, r1, r2, r3, r8, fp, ip, pc}
   3344c:	andscc	pc, r3, r2, lsr r8	; <UNPREDICTABLE>
   33450:	orrmi	pc, r0, #50331648	; 0x3000000
   33454:	blls	2be05c <rpl_re_syntax_options@@Base+0x25057c>
   33458:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   3345c:	andeq	pc, r1, #3
   33460:	strcs	fp, [r0, #-3852]	; 0xfffff0f4
   33464:	bcs	3bc6c <ASN1_STRING_length@plt+0x35404>
   33468:	ldrbthi	pc, [r0], #64	; 0x40	; <UNPREDICTABLE>
   3346c:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
   33470:			; <UNDEFINED> instruction: 0xf383fab3
   33474:	bls	2b59e8 <rpl_re_syntax_options@@Base+0x247f08>
   33478:	andeq	pc, r1, #130	; 0x82
   3347c:			; <UNDEFINED> instruction: 0xf43f4313
   33480:	blls	29f010 <rpl_re_syntax_options@@Base+0x231530>
   33484:			; <UNDEFINED> instruction: 0xf0002b00
   33488:	movwcs	r8, #187	; 0xbb
   3348c:	stccs	6, cr14, [r0], {219}	; 0xdb
   33490:	ldrbthi	pc, [pc], #64	; 33498 <ASN1_STRING_length@plt+0x2cc30>	; <UNPREDICTABLE>
   33494:	movwls	r2, #41729	; 0xa301
   33498:	svceq	0x0000f1b9
   3349c:	strbhi	pc, [r9, #64]!	; 0x40	; <UNPREDICTABLE>
   334a0:			; <UNDEFINED> instruction: 0x377cf8df
   334a4:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   334a8:	ldmdbls	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   334ac:			; <UNDEFINED> instruction: 0xf8cd447b
   334b0:			; <UNDEFINED> instruction: 0xf8cd902c
   334b4:	cdp	0, 0, cr9, cr8, cr4, {1}
   334b8:	movwcs	r3, #6672	; 0x1a10
   334bc:	movwls	r4, #34459	; 0x869b
   334c0:	ldrb	r9, [r6, #781]!	; 0x30d
   334c4:			; <UNDEFINED> instruction: 0xf0402c00
   334c8:			; <UNDEFINED> instruction: 0xf1b98587
   334cc:			; <UNDEFINED> instruction: 0xf0000f00
   334d0:	movwcs	r8, #5325	; 0x14cd
   334d4:	ldrmi	r9, [fp], r8, lsl #6
   334d8:	movwmi	lr, #39373	; 0x99cd
   334dc:			; <UNDEFINED> instruction: 0x2322930d
   334e0:	andcc	pc, r0, sl, lsl #17
   334e4:			; <UNDEFINED> instruction: 0x373cf8df
   334e8:	ldrbtmi	r9, [fp], #-1040	; 0xfffffbf0
   334ec:	ldrls	r9, [r1], #-1035	; 0xfffffbf5
   334f0:	bcc	46ed18 <rpl_re_syntax_options@@Base+0x401238>
   334f4:	movwcs	lr, #5597	; 0x15dd
   334f8:	stmib	sp, {r3, r8, r9, ip, pc}^
   334fc:	andcs	r3, r0, #603979776	; 0x24000000
   33500:	ldrmi	r9, [r3], sp, lsl #6
   33504:			; <UNDEFINED> instruction: 0x3720f8df
   33508:	stmdaeq	r5, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3350c:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
   33510:	andsls	r9, r1, #-1342177280	; 0xb0000000
   33514:	bcc	46ed3c <rpl_re_syntax_options@@Base+0x40125c>
   33518:	movwcs	lr, #1483	; 0x5cb
   3351c:	cdp	2, 0, cr2, cr8, cr1, {0}
   33520:			; <UNDEFINED> instruction: 0x469b3a10
   33524:	tstls	r0, #8, 4	; 0x80000000
   33528:	movwcs	lr, #43469	; 0xa9cd
   3352c:	movwls	r9, #37649	; 0x9311
   33530:	ldr	r9, [lr, #781]!	; 0x30d
   33534:	strbmi	r2, [r3], r0, lsl #6
   33538:	bcc	46ed60 <rpl_re_syntax_options@@Base+0x401280>
   3353c:	ldmdacc	r0, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   33540:	stmib	sp, {r0, r1, r3, r8, r9, ip, pc}^
   33544:	movwcs	r3, #4873	; 0x1309
   33548:	eorshi	pc, r4, sp, asr #17
   3354c:	ldr	r9, [r0, #776]!	; 0x308
   33550:	tstls	r0, #0, 6
   33554:	movwls	r4, #46747	; 0xb69b
   33558:	andcs	r9, r1, #1140850688	; 0x44000000
   3355c:			; <UNDEFINED> instruction: 0xf8df930a
   33560:			; <UNDEFINED> instruction: 0xf8cd36cc
   33564:			; <UNDEFINED> instruction: 0xf04f8034
   33568:	ldrbtmi	r0, [fp], #-2050	; 0xfffff7fe
   3356c:	andls	r9, r9, #8, 4	; 0x80000000
   33570:	bcc	46ed98 <rpl_re_syntax_options@@Base+0x4012b8>
   33574:	movwcs	lr, #5533	; 0x159d
   33578:	stmib	sp, {r3, r8, r9, ip, pc}^
   3357c:	andcs	r3, r0, #603979776	; 0x24000000
   33580:	ldrmi	r9, [r3], sp, lsl #6
   33584:	ssatcc	pc, #9, pc, asr #17	; <UNPREDICTABLE>
   33588:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3358c:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
   33590:	andsls	r9, r1, #-1342177280	; 0xb0000000
   33594:	bcc	46edbc <rpl_re_syntax_options@@Base+0x4012dc>
   33598:	cfstr32cs	mvfx14, [r0], {139}	; 0x8b
   3359c:	ldrbhi	pc, [r2, #-64]!	; 0xffffffc0	; <UNPREDICTABLE>
   335a0:	ldrb	r9, [r9, -sl, lsl #8]!
   335a4:	blls	1bcdac <rpl_re_syntax_options@@Base+0x14f2cc>
   335a8:			; <UNDEFINED> instruction: 0xf0003301
   335ac:	blls	1d4238 <rpl_re_syntax_options@@Base+0x166758>
   335b0:	svclt	0x00181e5a
   335b4:			; <UNDEFINED> instruction: 0xf1a82201
   335b8:	blx	fecf41c8 <rpl_re_syntax_options@@Base+0xfec866e8>
   335bc:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   335c0:	svccs	0x0000b912
   335c4:	bichi	pc, r2, r0
   335c8:	ldrb	r2, [r4, -r0, lsl #10]
   335cc:			; <UNDEFINED> instruction: 0xf1b82600
   335d0:			; <UNDEFINED> instruction: 0xf0000f02
   335d4:	ldmib	sp, {r2, r8, r9, pc}^
   335d8:	ldrbcs	r2, [ip], #-777	; 0xfffffcf7
   335dc:	bls	383630 <rpl_re_syntax_options@@Base+0x315b50>
   335e0:	svclt	0x00082a00
   335e4:	strtmi	r2, [r2], -r0, lsl #6
   335e8:			; <UNDEFINED> instruction: 0xf0402b00
   335ec:	blls	2d41e4 <rpl_re_syntax_options@@Base+0x266704>
   335f0:			; <UNDEFINED> instruction: 0xf0402b00
   335f4:	blls	294790 <rpl_re_syntax_options@@Base+0x226cb0>
   335f8:	blcs	3ca00 <ASN1_STRING_length@plt+0x36198>
   335fc:	svcge	0x0045f47f
   33600:	ldrbt	r9, [r9], r9, lsl #22
   33604:			; <UNDEFINED> instruction: 0xf1b82600
   33608:			; <UNDEFINED> instruction: 0xf0000f02
   3360c:			; <UNDEFINED> instruction: 0xf1b882f7
   33610:	tstle	ip, r5, lsl #30
   33614:			; <UNDEFINED> instruction: 0xf0139b29
   33618:	andle	r0, r9, r4, lsl #6
   3361c:	vldmiane	fp!, {s18-s23}
   33620:	andle	r4, r4, #805306377	; 0x30000009
   33624:	ldmdavc	r4, {r2, r3, r9, fp, ip, pc}^
   33628:			; <UNDEFINED> instruction: 0xf0002c3f
   3362c:	movwcs	r8, #1147	; 0x47b
   33630:			; <UNDEFINED> instruction: 0x461d243f
   33634:			; <UNDEFINED> instruction: 0x2600e71f
   33638:	svceq	0x0002f1b8
   3363c:	ldrls	fp, [r0, #-3870]	; 0xfffff0e2
   33640:	strtcs	r2, [r7], #-768	; 0xfffffd00
   33644:	svcge	0x0017f47f
   33648:	bllt	fe11a274 <rpl_re_syntax_options@@Base+0xfe0ac794>
   3364c:	blx	fed1a298 <rpl_re_syntax_options@@Base+0xfecac7b8>
   33650:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   33654:	svceq	0x0000f1b9
   33658:	movwcs	fp, #3848	; 0xf08
   3365c:			; <UNDEFINED> instruction: 0xf0402b00
   33660:	ldrbmi	r8, [r9, #1002]	; 0x3ea
   33664:			; <UNDEFINED> instruction: 0x2327bf84
   33668:	andcc	pc, fp, sl, lsl #16
   3366c:	movweq	pc, #4363	; 0x110b	; <UNPREDICTABLE>
   33670:	svclt	0x00844599
   33674:			; <UNDEFINED> instruction: 0xf80a225c
   33678:			; <UNDEFINED> instruction: 0xf10b2003
   3367c:	ldrmi	r0, [r9, #770]	; 0x302
   33680:	eorcs	sp, r7, #32768	; 0x8000
   33684:	andcs	pc, r3, sl, lsl #16
   33688:			; <UNDEFINED> instruction: 0xf10b2300
   3368c:	strtcs	r0, [r7], #-2819	; 0xfffff4fd
   33690:	ldrls	r9, [r0, #-779]	; 0xfffffcf5
   33694:	rsbscs	lr, r4, #176, 12	; 0xb000000
   33698:			; <UNDEFINED> instruction: 0xf1b89b09
   3369c:	svclt	0x00140f02
   336a0:			; <UNDEFINED> instruction: 0xf0032300
   336a4:	blcs	342b0 <ASN1_STRING_length@plt+0x2da48>
   336a8:			; <UNDEFINED> instruction: 0xf04fd0a1
   336ac:	blls	2b56bc <rpl_re_syntax_options@@Base+0x247bdc>
   336b0:	svclt	0x00182b00
   336b4:	stmdaeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   336b8:			; <UNDEFINED> instruction: 0x46499a12
   336bc:	ldrbmi	r9, [r0], -r9, lsr #22
   336c0:			; <UNDEFINED> instruction: 0xf8cd2400
   336c4:	andls	r8, r4, #0
   336c8:	movweq	pc, #8227	; 0x2023	; <UNPREDICTABLE>
   336cc:	movwls	r9, #6675	; 0x1a13
   336d0:	andls	r9, r3, #33554432	; 0x2000000
   336d4:	bls	21a2f4 <rpl_re_syntax_options@@Base+0x1ac814>
   336d8:	ldc2	7, cr15, [r0], {255}	; 0xff
   336dc:			; <UNDEFINED> instruction: 0xf8df4683
   336e0:			; <UNDEFINED> instruction: 0xf8df2554
   336e4:	ldrbtmi	r3, [sl], #-1324	; 0xfffffad4
   336e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   336ec:	subsmi	r9, sl, fp, lsl fp
   336f0:	ldrbhi	pc, [r8], #64	; 0x40	; <UNPREDICTABLE>
   336f4:	andslt	r4, sp, r8, asr r6
   336f8:	blhi	ee9f4 <rpl_re_syntax_options@@Base+0x80f14>
   336fc:	svchi	0x00f0e8bd
   33700:			; <UNDEFINED> instruction: 0xf1a82462
   33704:	bls	274314 <rpl_re_syntax_options@@Base+0x206834>
   33708:			; <UNDEFINED> instruction: 0xf383fab3
   3370c:	bcs	35c80 <ASN1_STRING_length@plt+0x2f418>
   33710:	orrhi	pc, r5, #64	; 0x40
   33714:	strb	r4, [r9, #1557]	; 0x615
   33718:	ldrb	r2, [r2, r1, ror #8]!
   3371c:	strcs	r2, [r0, #-1134]	; 0xfffffb92
   33720:	ldrbtcs	lr, [r2], #-1440	; 0xfffffa60
   33724:	strbtcs	lr, [r6], #-2043	; 0xfffff805
   33728:	rsbscs	lr, r6, #61603840	; 0x3ac0000
   3372c:	blls	22d4b0 <rpl_re_syntax_options@@Base+0x1bf9d0>
   33730:	ldclcs	13, cr5, [lr], #-880	; 0xfffffc90
   33734:	mcrge	6, 4, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
   33738:			; <UNDEFINED> instruction: 0xf853a302
   3373c:	ldrmi	r2, [r3], #-36	; 0xffffffdc
   33740:	svclt	0x00004718
   33744:	andeq	r0, r0, pc, lsl r2
   33748:			; <UNDEFINED> instruction: 0xfffffcf7
   3374c:			; <UNDEFINED> instruction: 0xfffffcf7
   33750:			; <UNDEFINED> instruction: 0xfffffcf7
   33754:			; <UNDEFINED> instruction: 0xfffffcf7
   33758:			; <UNDEFINED> instruction: 0xfffffcf7
   3375c:			; <UNDEFINED> instruction: 0xfffffcf7
   33760:	andeq	r0, r0, r3, asr r2
   33764:	andeq	r0, r0, r7, asr #4
   33768:			; <UNDEFINED> instruction: 0xffffff53
   3376c:	andeq	r0, r0, pc, asr #4
   33770:			; <UNDEFINED> instruction: 0xffffffe7
   33774:	andeq	r0, r0, r7, lsr r2
   33778:	andeq	r0, r0, fp, asr #4
   3377c:			; <UNDEFINED> instruction: 0xfffffcf7
   33780:			; <UNDEFINED> instruction: 0xfffffcf7
   33784:			; <UNDEFINED> instruction: 0xfffffcf7
   33788:			; <UNDEFINED> instruction: 0xfffffcf7
   3378c:			; <UNDEFINED> instruction: 0xfffffcf7
   33790:			; <UNDEFINED> instruction: 0xfffffcf7
   33794:			; <UNDEFINED> instruction: 0xfffffcf7
   33798:			; <UNDEFINED> instruction: 0xfffffcf7
   3379c:			; <UNDEFINED> instruction: 0xfffffcf7
   337a0:			; <UNDEFINED> instruction: 0xfffffcf7
   337a4:			; <UNDEFINED> instruction: 0xfffffcf7
   337a8:			; <UNDEFINED> instruction: 0xfffffcf7
   337ac:			; <UNDEFINED> instruction: 0xfffffcf7
   337b0:			; <UNDEFINED> instruction: 0xfffffcf7
   337b4:			; <UNDEFINED> instruction: 0xfffffcf7
   337b8:			; <UNDEFINED> instruction: 0xfffffcf7
   337bc:			; <UNDEFINED> instruction: 0xfffffcf7
   337c0:			; <UNDEFINED> instruction: 0xfffffcf7
   337c4:	andeq	r0, r0, fp, lsr r2
   337c8:	strdeq	r0, [r0], -sp
   337cc:	strdeq	r0, [r0], -sp
   337d0:	andeq	r0, r0, r3, lsl r2
   337d4:	strdeq	r0, [r0], -sp
   337d8:			; <UNDEFINED> instruction: 0xfffffd29
   337dc:	strdeq	r0, [r0], -sp
   337e0:			; <UNDEFINED> instruction: 0xfffffef5
   337e4:	strdeq	r0, [r0], -sp
   337e8:	strdeq	r0, [r0], -sp
   337ec:	strdeq	r0, [r0], -sp
   337f0:			; <UNDEFINED> instruction: 0xfffffd29
   337f4:			; <UNDEFINED> instruction: 0xfffffd29
   337f8:			; <UNDEFINED> instruction: 0xfffffd29
   337fc:			; <UNDEFINED> instruction: 0xfffffd29
   33800:			; <UNDEFINED> instruction: 0xfffffd29
   33804:			; <UNDEFINED> instruction: 0xfffffd29
   33808:			; <UNDEFINED> instruction: 0xfffffd29
   3380c:			; <UNDEFINED> instruction: 0xfffffd29
   33810:			; <UNDEFINED> instruction: 0xfffffd29
   33814:			; <UNDEFINED> instruction: 0xfffffd29
   33818:			; <UNDEFINED> instruction: 0xfffffd29
   3381c:			; <UNDEFINED> instruction: 0xfffffd29
   33820:			; <UNDEFINED> instruction: 0xfffffd29
   33824:			; <UNDEFINED> instruction: 0xfffffd29
   33828:			; <UNDEFINED> instruction: 0xfffffd29
   3382c:			; <UNDEFINED> instruction: 0xfffffd29
   33830:	strdeq	r0, [r0], -sp
   33834:	strdeq	r0, [r0], -sp
   33838:	strdeq	r0, [r0], -sp
   3383c:	strdeq	r0, [r0], -sp
   33840:			; <UNDEFINED> instruction: 0xfffffec3
   33844:			; <UNDEFINED> instruction: 0xfffffcf7
   33848:			; <UNDEFINED> instruction: 0xfffffd29
   3384c:			; <UNDEFINED> instruction: 0xfffffd29
   33850:			; <UNDEFINED> instruction: 0xfffffd29
   33854:			; <UNDEFINED> instruction: 0xfffffd29
   33858:			; <UNDEFINED> instruction: 0xfffffd29
   3385c:			; <UNDEFINED> instruction: 0xfffffd29
   33860:			; <UNDEFINED> instruction: 0xfffffd29
   33864:			; <UNDEFINED> instruction: 0xfffffd29
   33868:			; <UNDEFINED> instruction: 0xfffffd29
   3386c:			; <UNDEFINED> instruction: 0xfffffd29
   33870:			; <UNDEFINED> instruction: 0xfffffd29
   33874:			; <UNDEFINED> instruction: 0xfffffd29
   33878:			; <UNDEFINED> instruction: 0xfffffd29
   3387c:			; <UNDEFINED> instruction: 0xfffffd29
   33880:			; <UNDEFINED> instruction: 0xfffffd29
   33884:			; <UNDEFINED> instruction: 0xfffffd29
   33888:			; <UNDEFINED> instruction: 0xfffffd29
   3388c:			; <UNDEFINED> instruction: 0xfffffd29
   33890:			; <UNDEFINED> instruction: 0xfffffd29
   33894:			; <UNDEFINED> instruction: 0xfffffd29
   33898:			; <UNDEFINED> instruction: 0xfffffd29
   3389c:			; <UNDEFINED> instruction: 0xfffffd29
   338a0:			; <UNDEFINED> instruction: 0xfffffd29
   338a4:			; <UNDEFINED> instruction: 0xfffffd29
   338a8:			; <UNDEFINED> instruction: 0xfffffd29
   338ac:			; <UNDEFINED> instruction: 0xfffffd29
   338b0:	strdeq	r0, [r0], -sp
   338b4:			; <UNDEFINED> instruction: 0xfffffe8b
   338b8:			; <UNDEFINED> instruction: 0xfffffd29
   338bc:	strdeq	r0, [r0], -sp
   338c0:			; <UNDEFINED> instruction: 0xfffffd29
   338c4:	strdeq	r0, [r0], -sp
   338c8:			; <UNDEFINED> instruction: 0xfffffd29
   338cc:			; <UNDEFINED> instruction: 0xfffffd29
   338d0:			; <UNDEFINED> instruction: 0xfffffd29
   338d4:			; <UNDEFINED> instruction: 0xfffffd29
   338d8:			; <UNDEFINED> instruction: 0xfffffd29
   338dc:			; <UNDEFINED> instruction: 0xfffffd29
   338e0:			; <UNDEFINED> instruction: 0xfffffd29
   338e4:			; <UNDEFINED> instruction: 0xfffffd29
   338e8:			; <UNDEFINED> instruction: 0xfffffd29
   338ec:			; <UNDEFINED> instruction: 0xfffffd29
   338f0:			; <UNDEFINED> instruction: 0xfffffd29
   338f4:			; <UNDEFINED> instruction: 0xfffffd29
   338f8:			; <UNDEFINED> instruction: 0xfffffd29
   338fc:			; <UNDEFINED> instruction: 0xfffffd29
   33900:			; <UNDEFINED> instruction: 0xfffffd29
   33904:			; <UNDEFINED> instruction: 0xfffffd29
   33908:			; <UNDEFINED> instruction: 0xfffffd29
   3390c:			; <UNDEFINED> instruction: 0xfffffd29
   33910:			; <UNDEFINED> instruction: 0xfffffd29
   33914:			; <UNDEFINED> instruction: 0xfffffd29
   33918:			; <UNDEFINED> instruction: 0xfffffd29
   3391c:			; <UNDEFINED> instruction: 0xfffffd29
   33920:			; <UNDEFINED> instruction: 0xfffffd29
   33924:			; <UNDEFINED> instruction: 0xfffffd29
   33928:			; <UNDEFINED> instruction: 0xfffffd29
   3392c:			; <UNDEFINED> instruction: 0xfffffd29
   33930:			; <UNDEFINED> instruction: 0xfffffe63
   33934:	strdeq	r0, [r0], -sp
   33938:			; <UNDEFINED> instruction: 0xfffffe63
   3393c:	andeq	r0, r0, r3, lsl r2
   33940:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
   33944:	blx	fecfcd4c <rpl_re_syntax_options@@Base+0xfec8f26c>
   33948:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   3394c:	andsmi	r9, sl, #36864	; 0x9000
   33950:	cfldrsge	mvf15, [r1, #252]	; 0xfc
   33954:			; <UNDEFINED> instruction: 0xf1a8e6a9
   33958:	blx	fecf4568 <rpl_re_syntax_options@@Base+0xfec86a88>
   3395c:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   33960:	blls	2ed224 <rpl_re_syntax_options@@Base+0x27f744>
   33964:			; <UNDEFINED> instruction: 0xf47f2b00
   33968:	blls	a9ed68 <rpl_re_syntax_options@@Base+0xa31288>
   3396c:	svclt	0x004807d9
   33970:			; <UNDEFINED> instruction: 0xf53f3701
   33974:	vmovls.32	d26[0], sl
   33978:	rsbcs	lr, r6, #63963136	; 0x3d00000
   3397c:			; <UNDEFINED> instruction: 0xf1a8e637
   33980:	blx	fecf4590 <rpl_re_syntax_options@@Base+0xfec86ab0>
   33984:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   33988:	rsbcs	lr, r2, #224, 14	; 0x3800000
   3398c:	rsbscs	lr, r2, #49283072	; 0x2f00000
   33990:	rsbcs	lr, lr, #136314880	; 0x8200000
   33994:	rsbcs	lr, r1, #128, 12	; 0x8000000
   33998:	blls	36d244 <rpl_re_syntax_options@@Base+0x2ff764>
   3399c:	ldclcs	8, cr7, [lr], #-112	; 0xffffff90
   339a0:	stclge	6, cr15, [sl, #-252]	; 0xffffff04
   339a4:			; <UNDEFINED> instruction: 0xf853a302
   339a8:	ldrmi	r2, [r3], #-36	; 0xffffffdc
   339ac:	svclt	0x00004718
   339b0:			; <UNDEFINED> instruction: 0xfffff9b7
   339b4:			; <UNDEFINED> instruction: 0xfffffa89
   339b8:			; <UNDEFINED> instruction: 0xfffffa89
   339bc:			; <UNDEFINED> instruction: 0xfffffa89
   339c0:			; <UNDEFINED> instruction: 0xfffffa89
   339c4:			; <UNDEFINED> instruction: 0xfffffa89
   339c8:			; <UNDEFINED> instruction: 0xfffffa89
   339cc:			; <UNDEFINED> instruction: 0xfffffd69
   339d0:			; <UNDEFINED> instruction: 0xfffffd51
   339d4:	andeq	r0, r0, r9, lsr #4
   339d8:			; <UNDEFINED> instruction: 0xfffffd6d
   339dc:	andeq	r0, r0, r3, lsr #4
   339e0:			; <UNDEFINED> instruction: 0xfffffd77
   339e4:			; <UNDEFINED> instruction: 0xfffffd73
   339e8:			; <UNDEFINED> instruction: 0xfffffa89
   339ec:			; <UNDEFINED> instruction: 0xfffffa89
   339f0:			; <UNDEFINED> instruction: 0xfffffa89
   339f4:			; <UNDEFINED> instruction: 0xfffffa89
   339f8:			; <UNDEFINED> instruction: 0xfffffa89
   339fc:			; <UNDEFINED> instruction: 0xfffffa89
   33a00:			; <UNDEFINED> instruction: 0xfffffa89
   33a04:			; <UNDEFINED> instruction: 0xfffffa89
   33a08:			; <UNDEFINED> instruction: 0xfffffa89
   33a0c:			; <UNDEFINED> instruction: 0xfffffa89
   33a10:			; <UNDEFINED> instruction: 0xfffffa89
   33a14:			; <UNDEFINED> instruction: 0xfffffa89
   33a18:			; <UNDEFINED> instruction: 0xfffffa89
   33a1c:			; <UNDEFINED> instruction: 0xfffffa89
   33a20:			; <UNDEFINED> instruction: 0xfffffa89
   33a24:			; <UNDEFINED> instruction: 0xfffffa89
   33a28:			; <UNDEFINED> instruction: 0xfffffa89
   33a2c:			; <UNDEFINED> instruction: 0xfffffa89
   33a30:	andeq	r0, r0, r7, lsl r2
   33a34:	andeq	r0, r0, r3, lsl #4
   33a38:	andeq	r0, r0, r3, lsl #4
   33a3c:	andeq	r0, r0, r7, lsl #4
   33a40:	andeq	r0, r0, r3, lsl #4
   33a44:	strdeq	r0, [r0], -sp
   33a48:	andeq	r0, r0, r3, lsl #4
   33a4c:			; <UNDEFINED> instruction: 0xfffffc87
   33a50:	andeq	r0, r0, r3, lsl #4
   33a54:	andeq	r0, r0, r3, lsl #4
   33a58:	andeq	r0, r0, r3, lsl #4
   33a5c:	strdeq	r0, [r0], -sp
   33a60:	strdeq	r0, [r0], -sp
   33a64:	strdeq	r0, [r0], -sp
   33a68:	strdeq	r0, [r0], -sp
   33a6c:	strdeq	r0, [r0], -sp
   33a70:	strdeq	r0, [r0], -sp
   33a74:	strdeq	r0, [r0], -sp
   33a78:	strdeq	r0, [r0], -sp
   33a7c:	strdeq	r0, [r0], -sp
   33a80:	strdeq	r0, [r0], -sp
   33a84:	strdeq	r0, [r0], -sp
   33a88:	strdeq	r0, [r0], -sp
   33a8c:	strdeq	r0, [r0], -sp
   33a90:	strdeq	r0, [r0], -sp
   33a94:	strdeq	r0, [r0], -sp
   33a98:	strdeq	r0, [r0], -sp
   33a9c:	andeq	r0, r0, r3, lsl #4
   33aa0:	andeq	r0, r0, r3, lsl #4
   33aa4:	andeq	r0, r0, r3, lsl #4
   33aa8:	andeq	r0, r0, r3, lsl #4
   33aac:			; <UNDEFINED> instruction: 0xfffffc55
   33ab0:			; <UNDEFINED> instruction: 0xfffffa89
   33ab4:	strdeq	r0, [r0], -sp
   33ab8:	strdeq	r0, [r0], -sp
   33abc:	strdeq	r0, [r0], -sp
   33ac0:	strdeq	r0, [r0], -sp
   33ac4:	strdeq	r0, [r0], -sp
   33ac8:	strdeq	r0, [r0], -sp
   33acc:	strdeq	r0, [r0], -sp
   33ad0:	strdeq	r0, [r0], -sp
   33ad4:	strdeq	r0, [r0], -sp
   33ad8:	strdeq	r0, [r0], -sp
   33adc:	strdeq	r0, [r0], -sp
   33ae0:	strdeq	r0, [r0], -sp
   33ae4:	strdeq	r0, [r0], -sp
   33ae8:	strdeq	r0, [r0], -sp
   33aec:	strdeq	r0, [r0], -sp
   33af0:	strdeq	r0, [r0], -sp
   33af4:	strdeq	r0, [r0], -sp
   33af8:	strdeq	r0, [r0], -sp
   33afc:	strdeq	r0, [r0], -sp
   33b00:	strdeq	r0, [r0], -sp
   33b04:	strdeq	r0, [r0], -sp
   33b08:	strdeq	r0, [r0], -sp
   33b0c:	strdeq	r0, [r0], -sp
   33b10:	strdeq	r0, [r0], -sp
   33b14:	strdeq	r0, [r0], -sp
   33b18:	strdeq	r0, [r0], -sp
   33b1c:	andeq	r0, r0, r3, lsl #4
   33b20:			; <UNDEFINED> instruction: 0xfffffc1d
   33b24:	strdeq	r0, [r0], -sp
   33b28:	andeq	r0, r0, r3, lsl #4
   33b2c:	strdeq	r0, [r0], -sp
   33b30:	andeq	r0, r0, r3, lsl #4
   33b34:	strdeq	r0, [r0], -sp
   33b38:	strdeq	r0, [r0], -sp
   33b3c:	strdeq	r0, [r0], -sp
   33b40:	strdeq	r0, [r0], -sp
   33b44:	strdeq	r0, [r0], -sp
   33b48:	strdeq	r0, [r0], -sp
   33b4c:	strdeq	r0, [r0], -sp
   33b50:	strdeq	r0, [r0], -sp
   33b54:	strdeq	r0, [r0], -sp
   33b58:	strdeq	r0, [r0], -sp
   33b5c:	strdeq	r0, [r0], -sp
   33b60:	strdeq	r0, [r0], -sp
   33b64:	strdeq	r0, [r0], -sp
   33b68:	strdeq	r0, [r0], -sp
   33b6c:	strdeq	r0, [r0], -sp
   33b70:	strdeq	r0, [r0], -sp
   33b74:	strdeq	r0, [r0], -sp
   33b78:	strdeq	r0, [r0], -sp
   33b7c:	strdeq	r0, [r0], -sp
   33b80:	strdeq	r0, [r0], -sp
   33b84:	strdeq	r0, [r0], -sp
   33b88:	strdeq	r0, [r0], -sp
   33b8c:	strdeq	r0, [r0], -sp
   33b90:	strdeq	r0, [r0], -sp
   33b94:	strdeq	r0, [r0], -sp
   33b98:	strdeq	r0, [r0], -sp
   33b9c:			; <UNDEFINED> instruction: 0xfffffbf5
   33ba0:	andeq	r0, r0, r3, lsl #4
   33ba4:			; <UNDEFINED> instruction: 0xfffffbf5
   33ba8:	andeq	r0, r0, r7, lsl #4
   33bac:			; <UNDEFINED> instruction: 0xf7ff2200
   33bb0:	andcs	fp, r0, #72704	; 0x11c00
   33bb4:	andcs	lr, r0, #1040187392	; 0x3e000000
   33bb8:			; <UNDEFINED> instruction: 0xf0402f00
   33bbc:	ldrtmi	r8, [r5], -fp, lsr #2
   33bc0:			; <UNDEFINED> instruction: 0x4616463b
   33bc4:	andcs	lr, r0, #1459617792	; 0x57000000
   33bc8:	movwcs	r4, #1589	; 0x635
   33bcc:	strtcs	r4, [r0], #-1558	; 0xfffff9ea
   33bd0:			; <UNDEFINED> instruction: 0x2600e451
   33bd4:	str	r2, [sl, #-630]	; 0xfffffd8a
   33bd8:	rsbscs	r2, r4, #0, 12
   33bdc:	blls	2ad154 <rpl_re_syntax_options@@Base+0x23f674>
   33be0:			; <UNDEFINED> instruction: 0xf47f2b00
   33be4:	blls	31f17c <rpl_re_syntax_options@@Base+0x2b169c>
   33be8:	strcs	r3, [r0, #-1793]	; 0xfffff8ff
   33bec:	str	r2, [ip], #-1116	; 0xfffffba4
   33bf0:	ldmdavc	sl, {r0, r1, r2, r8, r9, fp, ip, pc}^
   33bf4:	svclt	0x00183a00
   33bf8:	ldrb	r2, [ip], #513	; 0x201
   33bfc:	blcs	5a828 <quoting_style_vals@@Base+0x7624>
   33c00:	cfldrdge	mvd15, [r5, #-508]	; 0xfffffe04
   33c04:	ldrtcs	r4, [pc], #-1565	; 33c0c <ASN1_STRING_length@plt+0x2d3a4>
   33c08:	bllt	ffdf1c0c <rpl_re_syntax_options@@Base+0xffd8412c>
   33c0c:	andeq	r2, r3, sl, asr #21
   33c10:	andeq	r0, r0, ip, asr #9
   33c14:	andeq	r0, r2, r4, lsr #2
   33c18:	andeq	r0, r2, r0, lsl r1
   33c1c:	andeq	pc, r1, r8, lsr lr	; <UNPREDICTABLE>
   33c20:	andeq	pc, r1, r8, ror #25
   33c24:	andeq	r6, r1, sl, ror r9
   33c28:	andeq	r6, r1, r6, asr r9
   33c2c:	andeq	pc, r1, sl, lsr #24
   33c30:	andeq	pc, r1, r6, lsl #24
   33c34:	strdeq	r2, [r3], -sl
   33c38:	andcs	sl, r0, #25600	; 0x6400
   33c3c:	andscs	lr, r9, #3358720	; 0x334000
   33c40:	bcc	fe46f468 <rpl_re_syntax_options@@Base+0xfe401988>
   33c44:	movwcc	r9, #6918	; 0x1b06
   33c48:	stmdals	r7, {r0, r1, r8, ip, lr, pc}
   33c4c:	b	1ef1b9c <rpl_re_syntax_options@@Base+0x1e840bc>
   33c50:			; <UNDEFINED> instruction: 0xf8cd9006
   33c54:	blge	65fdcc <rpl_re_syntax_options@@Base+0x5f22ec>
   33c58:	blt	fe46f4c0 <rpl_re_syntax_options@@Base+0xfe4019e0>
   33c5c:	stmib	sp, {r9, sp}^
   33c60:			; <UNDEFINED> instruction: 0x46164615
   33c64:	subsls	pc, r0, sp, asr #17
   33c68:	bls	1c56d4 <rpl_re_syntax_options@@Base+0x157bf4>
   33c6c:	stmdbls	r7, {r2, r3, r4, r5, r7, r8, fp, ip}
   33c70:	blne	4c55e4 <rpl_re_syntax_options@@Base+0x457b04>
   33c74:	strtmi	r4, [r1], #-1608	; 0xfffff9b8
   33c78:			; <UNDEFINED> instruction: 0xffd6f000
   33c7c:	bicslt	r4, r8, r1, lsl #12
   33c80:			; <UNDEFINED> instruction: 0xf0001c43
   33c84:	stfned	f0, [r8], {70}	; 0x46
   33c88:	orrhi	pc, sp, r0
   33c8c:			; <UNDEFINED> instruction: 0xf1b89b09
   33c90:	svclt	0x00140f02
   33c94:			; <UNDEFINED> instruction: 0xf0032300
   33c98:	blcs	348a4 <ASN1_STRING_length@plt+0x2e03c>
   33c9c:	addshi	pc, r2, r0, asr #32
   33ca0:	strmi	r9, [lr], #-2072	; 0xfffff7e8
   33ca4:	stcl	7, cr15, [r8, #-840]!	; 0xfffffcb8
   33ca8:	ldrbmi	r2, [r8], -r0, lsl #16
   33cac:	strcs	fp, [r0, #-3848]	; 0xfffff0f8
   33cb0:	b	1ef1c00 <rpl_re_syntax_options@@Base+0x1e84120>
   33cb4:	sbcsle	r2, r8, r0, lsl #16
   33cb8:			; <UNDEFINED> instruction: 0xf0859b0a
   33cbc:	ldrtmi	r0, [r1], -r1, lsl #4
   33cc0:	ldmib	sp, {r0, r2, r4, sl, fp, ip, pc}^
   33cc4:	andsmi	r6, sl, r6, lsl fp
   33cc8:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   33ccc:			; <UNDEFINED> instruction: 0xf67f2901
   33cd0:	strmi	sl, [fp], -sl, asr #23
   33cd4:			; <UNDEFINED> instruction: 0xf8dd443b
   33cd8:	andcs	lr, r0, r0, lsr r0
   33cdc:	ldrmi	r9, [r9], -ip, lsl #10
   33ce0:			; <UNDEFINED> instruction: 0xf04f9d0b
   33ce4:	bcs	36d88 <ASN1_STRING_length@plt+0x30520>
   33ce8:			; <UNDEFINED> instruction: 0xf1a8d04c
   33cec:	stmdals	r9, {r1, r8, r9}
   33cf0:			; <UNDEFINED> instruction: 0xf383fab3
   33cf4:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp}
   33cf8:	adchi	pc, r2, r0, asr #32
   33cfc:	andeq	pc, r1, r5, lsl #1
   33d00:	andsle	r4, r3, r3
   33d04:	andeq	pc, r1, fp, lsl #2
   33d08:	svclt	0x008845d9
   33d0c:	andgt	pc, fp, sl, lsl #16
   33d10:	svclt	0x00844581
   33d14:			; <UNDEFINED> instruction: 0xf80a2524
   33d18:			; <UNDEFINED> instruction: 0xf10b5000
   33d1c:			; <UNDEFINED> instruction: 0xf10b0002
   33d20:	ldrmi	r0, [sp], -r3, lsl #22
   33d24:	svclt	0x00884581
   33d28:	andgt	pc, r0, sl, lsl #16
   33d2c:			; <UNDEFINED> instruction: 0xf10745d9
   33d30:	svclt	0x00840701
   33d34:			; <UNDEFINED> instruction: 0xf80a235c
   33d38:			; <UNDEFINED> instruction: 0xf10b300b
   33d3c:	ldrmi	r0, [r9, #769]	; 0x301
   33d40:	stmibeq	r0!, {r1, r7, r8, r9, sl, fp, ip, sp, pc}
   33d44:			; <UNDEFINED> instruction: 0xf80a3030
   33d48:			; <UNDEFINED> instruction: 0xf10b0003
   33d4c:			; <UNDEFINED> instruction: 0xf10b0302
   33d50:	ldrmi	r0, [r9, #2819]	; 0xb03
   33d54:			; <UNDEFINED> instruction: 0xf3c4bf88
   33d58:			; <UNDEFINED> instruction: 0xf00400c2
   33d5c:	svclt	0x00840407
   33d60:			; <UNDEFINED> instruction: 0xf80a3030
   33d64:	addmi	r0, pc, #3
   33d68:	ldrteq	pc, [r0], #-260	; 0xfffffefc	; <UNPREDICTABLE>
   33d6c:			; <UNDEFINED> instruction: 0x4610d271
   33d70:	svclt	0x008845d9
   33d74:	andmi	pc, fp, sl, lsl #16
   33d78:	bleq	b01ac <rpl_re_syntax_options@@Base+0x426cc>
   33d7c:	svcmi	0x0001f81e
   33d80:			; <UNDEFINED> instruction: 0xd1b22a00
   33d84:	movweq	pc, #4224	; 0x1080	; <UNPREDICTABLE>
   33d88:	sbcslt	r4, fp, #43	; 0x2b
   33d8c:	ldrbmi	fp, [r9, #310]	; 0x136
   33d90:	ldrbcs	fp, [ip], -r4, lsl #31
   33d94:	andvs	pc, fp, sl, lsl #16
   33d98:	bleq	b01cc <rpl_re_syntax_options@@Base+0x426ec>
   33d9c:	addmi	r3, pc, #262144	; 0x40000
   33da0:	blcs	686e8 <yy_flex_debug@@Base+0x2c8>
   33da4:			; <UNDEFINED> instruction: 0xf10bd060
   33da8:	strcs	r0, [r0], -r1, lsl #6
   33dac:			; <UNDEFINED> instruction: 0x463545d9
   33db0:			; <UNDEFINED> instruction: 0xf80abf88
   33db4:	ldrmi	ip, [r9, #11]
   33db8:	bleq	f01ec <rpl_re_syntax_options@@Base+0x8270c>
   33dbc:			; <UNDEFINED> instruction: 0xf80abf88
   33dc0:	ldrb	ip, [r5, r3]
   33dc4:			; <UNDEFINED> instruction: 0xf43f2901
   33dc8:	stmdals	r7, {r0, r1, r3, r5, r6, r8, r9, sl, fp, sp, pc}
   33dcc:	stmdane	r3, {r1, r5, r6, sl, fp, ip}^
   33dd0:	ldrmi	r4, [ip], #-1026	; 0xfffffbfe
   33dd4:	blcc	b1e24 <rpl_re_syntax_options@@Base+0x44344>
   33dd8:	blcs	882b4c <rpl_re_syntax_options@@Base+0x81506c>
   33ddc:	ldm	pc, {r1, r4, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   33de0:	ldrne	pc, [r4], #-3
   33de4:	ldrne	r1, [r1], #-1041	; 0xfffffbef
   33de8:	tstne	r1, r1, lsl r1
   33dec:	tstne	r1, r1, lsl r1
   33df0:	tstne	r1, r1, lsl r1
   33df4:	tstne	r1, r1, lsl r1
   33df8:	tstne	r1, r1, lsl r1
   33dfc:	tstne	r1, r1, lsl r1
   33e00:	ldrne	r1, [r1], #-273	; 0xfffffeef
   33e04:			; <UNDEFINED> instruction: 0xd1e54294
   33e08:			; <UNDEFINED> instruction: 0xf8dde74a
   33e0c:			; <UNDEFINED> instruction: 0xf04f9050
   33e10:	strb	r0, [ip], #-2050	; 0xfffff7fe
   33e14:	ldrmi	r2, [r6], -r0, lsl #10
   33e18:			; <UNDEFINED> instruction: 0xf7ff462b
   33e1c:	bls	2e2674 <rpl_re_syntax_options@@Base+0x274b94>
   33e20:	andls	r4, sl, #26
   33e24:	ldrbmi	lr, [r9, #1091]	; 0x443
   33e28:	blls	323c50 <rpl_re_syntax_options@@Base+0x2b6170>
   33e2c:	bge	ff171730 <rpl_re_syntax_options@@Base+0xff103c50>
   33e30:			; <UNDEFINED> instruction: 0xf7ff4659
   33e34:			; <UNDEFINED> instruction: 0xf8cdbac6
   33e38:			; <UNDEFINED> instruction: 0xf8dd9044
   33e3c:	strt	r9, [r3], #-36	; 0xffffffdc
   33e40:	ldrt	r9, [r4], #-778	; 0xfffffcf6
   33e44:	cfstr32ls	mvfx9, [ip, #-44]	; 0xffffffd4
   33e48:	blt	ff831e4c <rpl_re_syntax_options@@Base+0xff7c436c>
   33e4c:	strcs	r9, [r0, #-2570]	; 0xfffff5f6
   33e50:	strls	lr, [fp, #-1855]	; 0xfffff8c1
   33e54:			; <UNDEFINED> instruction: 0xf7ff9d0c
   33e58:			; <UNDEFINED> instruction: 0xf10bba32
   33e5c:	strcs	r0, [r0, #-2820]	; 0xfffff4fc
   33e60:	movwls	r2, #46128	; 0xb430
   33e64:	blt	ff271e68 <rpl_re_syntax_options@@Base+0xff204388>
   33e68:	usada8	r1, lr, r6, r4
   33e6c:	movwls	r2, #33537	; 0x8301
   33e70:	movwls	r4, #42651	; 0xa69b
   33e74:	blmi	fe398ab0 <rpl_re_syntax_options@@Base+0xfe32afd0>
   33e78:	subls	pc, r4, sp, asr #17
   33e7c:			; <UNDEFINED> instruction: 0xf8cd447b
   33e80:			; <UNDEFINED> instruction: 0xf8cd9040
   33e84:	cdp	0, 0, cr9, cr8, cr12, {1}
   33e88:			; <UNDEFINED> instruction: 0xf8cd3a10
   33e8c:			; <UNDEFINED> instruction: 0xf7ff9024
   33e90:	movwcs	fp, #2320	; 0x910
   33e94:			; <UNDEFINED> instruction: 0x469b9310
   33e98:	tstls	r1, #738197504	; 0x2c000000
   33e9c:	movwls	r2, #41473	; 0xa201
   33ea0:	stmdaeq	r2, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   33ea4:	andls	r4, r8, #133120	; 0x20800
   33ea8:	andls	r4, r9, #2063597568	; 0x7b000000
   33eac:	cdp	2, 0, cr9, cr8, cr13, {0}
   33eb0:			; <UNDEFINED> instruction: 0xf7ff3a10
   33eb4:			; <UNDEFINED> instruction: 0x462bb8fe
   33eb8:	strcs	r2, [r0, #-1072]	; 0xfffffbd0
   33ebc:	blt	fe771ec0 <rpl_re_syntax_options@@Base+0xfe7043e0>
   33ec0:	strt	r4, [ip], #-1556	; 0xfffff9ec
   33ec4:			; <UNDEFINED> instruction: 0xf04f45d9
   33ec8:	svclt	0x00840430
   33ecc:			; <UNDEFINED> instruction: 0xf80a2330
   33ed0:	stcne	0, cr3, [fp], {11}
   33ed4:	bleq	1302e0 <rpl_re_syntax_options@@Base+0xc2800>
   33ed8:	svclt	0x00844599
   33edc:			; <UNDEFINED> instruction: 0xf80a2030
   33ee0:			; <UNDEFINED> instruction: 0xf7ff0003
   33ee4:			; <UNDEFINED> instruction: 0x4632ba7f
   33ee8:	ldrtmi	lr, [r2], -r6, ror #12
   33eec:	bls	52d8a4 <rpl_re_syntax_options@@Base+0x4bfdc4>
   33ef0:	ldmdavc	r3, {r0, r1, r5, r7, r9, sl, lr}
   33ef4:			; <UNDEFINED> instruction: 0xf43f2b00
   33ef8:	ldrbmi	sl, [r9, #2254]	; 0x8ce
   33efc:			; <UNDEFINED> instruction: 0xf80abf88
   33f00:			; <UNDEFINED> instruction: 0xf812300b
   33f04:			; <UNDEFINED> instruction: 0xf10b3f01
   33f08:	blcs	36b14 <ASN1_STRING_length@plt+0x302ac>
   33f0c:			; <UNDEFINED> instruction: 0xf7ffd1f5
   33f10:	ldrtmi	fp, [r1], -r2, asr #17
   33f14:	ldmib	sp, {r0, r2, r4, sl, fp, ip, pc}^
   33f18:	strcs	r6, [r0, #-2838]	; 0xfffff4ea
   33f1c:	ldrsbls	pc, [r0], #-141	; 0xffffff73	; <UNPREDICTABLE>
   33f20:	ldrb	r9, [r3], sl, lsl #20
   33f24:	vldmiapl	r1, {s19-s25}
   33f28:	eoreq	pc, r1, #1073741864	; 0x40000028
   33f2c:	ldmdale	r0, {r0, r2, r3, r4, r9, fp, sp}
   33f30:			; <UNDEFINED> instruction: 0xf002e8df
   33f34:	svceq	0x000f0f13
   33f38:	tstne	r3, #15, 30	; 0x3c
   33f3c:	svceq	0x000f0f13
   33f40:	svceq	0x00130f13
   33f44:	svceq	0x000f0f0f
   33f48:	svceq	0x000f0f0f
   33f4c:	movwne	r0, #65295	; 0xff0f
   33f50:	movwcs	r1, #787	; 0x313
   33f54:			; <UNDEFINED> instruction: 0xf7ff461d
   33f58:	bls	2a2998 <rpl_re_syntax_options@@Base+0x234eb8>
   33f5c:			; <UNDEFINED> instruction: 0xf47f2a00
   33f60:	ldrbmi	sl, [r9, #2987]	; 0xbab
   33f64:	ldrmi	r4, [pc], -ip, lsl #12
   33f68:	eorscs	fp, pc, #132, 30	; 0x210
   33f6c:	andcs	pc, fp, sl, lsl #16
   33f70:	andeq	pc, r1, #-1073741822	; 0xc0000002
   33f74:	svclt	0x00844591
   33f78:			; <UNDEFINED> instruction: 0xf80a2022
   33f7c:			; <UNDEFINED> instruction: 0xf10b0002
   33f80:	ldrmi	r0, [r1, #514]	; 0x202
   33f84:	eorcs	fp, r2, r4, lsl #31
   33f88:	andeq	pc, r2, sl, lsl #16
   33f8c:	andeq	pc, r3, #-1073741822	; 0xc0000002
   33f90:	bleq	1703c4 <rpl_re_syntax_options@@Base+0x1028e4>
   33f94:	svclt	0x00844591
   33f98:			; <UNDEFINED> instruction: 0xf80a203f
   33f9c:	andcs	r0, r0, #2
   33fa0:			; <UNDEFINED> instruction: 0xf7ff4615
   33fa4:	bls	1e2828 <rpl_re_syntax_options@@Base+0x174d48>
   33fa8:	ldrtmi	r4, [r1], -r3, lsr #12
   33fac:	ldrsblt	pc, [ip], #-141	; 0xffffff73	; <UNPREDICTABLE>
   33fb0:	ldmib	sp, {r0, r1, r4, r7, r9, lr}^
   33fb4:			; <UNDEFINED> instruction: 0xf8dd4615
   33fb8:	eorsle	r9, ip, #80	; 0x50
   33fbc:	ldmib	sp, {r1, r3, r9, sl, lr}^
   33fc0:	and	r0, r3, r6, lsl #2
   33fc4:	ldmne	fp!, {r0, r9, ip, sp}
   33fc8:	ldmdble	r3!, {r3, r4, r7, r9, lr}
   33fcc:	stccs	12, cr5, [r0, #-820]	; 0xfffffccc
   33fd0:			; <UNDEFINED> instruction: 0x4611d1f8
   33fd4:	ldrbt	r9, [r9], -sl, lsl #20
   33fd8:	movwls	r2, #33537	; 0x8301
   33fdc:	movwcc	lr, #39373	; 0x99cd
   33fe0:	movwls	r2, #53760	; 0xd200
   33fe4:	blmi	d05a38 <rpl_re_syntax_options@@Base+0xc97f58>
   33fe8:	ldrbtmi	r9, [fp], #-528	; 0xfffffdf0
   33fec:	andsls	r9, r1, #-1342177280	; 0xb0000000
   33ff0:	bcc	46f818 <rpl_re_syntax_options@@Base+0x401d38>
   33ff4:	ldmdalt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   33ff8:	mrc	6, 0, r4, cr8, cr10, {0}
   33ffc:	blcs	42844 <_IO_stdin_used@@Base+0x4004>
   34000:	andcs	fp, r0, #12, 30	; 0x30
   34004:	andeq	pc, r1, #2
   34008:	ldmdavc	fp, {r1, r3, r5, r6, r8, ip, sp, pc}
   3400c:	bcs	46f874 <rpl_re_syntax_options@@Base+0x401d94>
   34010:	ldrbmi	fp, [r9, #331]	; 0x14b
   34014:			; <UNDEFINED> instruction: 0xf80abf88
   34018:			; <UNDEFINED> instruction: 0xf812300b
   3401c:			; <UNDEFINED> instruction: 0xf10b3f01
   34020:	blcs	36c2c <ASN1_STRING_length@plt+0x303c4>
   34024:	ldrbmi	sp, [r9, #501]	; 0x1f5
   34028:	movwcs	fp, #3972	; 0xf84
   3402c:	andcc	pc, fp, sl, lsl #16
   34030:	bllt	15b2034 <rpl_re_syntax_options@@Base+0x1544554>
   34034:	bls	2c5880 <rpl_re_syntax_options@@Base+0x257da0>
   34038:	strb	r2, [r7], -r0, lsl #10
   3403c:	movweq	pc, #8616	; 0x21a8	; <UNPREDICTABLE>
   34040:			; <UNDEFINED> instruction: 0xf383fab3
   34044:	movwls	r0, #43355	; 0xa95b
   34048:	bllt	cb204c <rpl_re_syntax_options@@Base+0xc4456c>
   3404c:	strcs	r9, [r5], #-2834	; 0xfffff4ee
   34050:	stmdbls	lr, {r0, r1, r4, r9, fp, ip, pc}
   34054:	movwls	r9, #18473	; 0x4829
   34058:	tstls	r2, r3, lsl #4
   3405c:	ldrbmi	r9, [r0], -r1
   34060:	bls	21ac80 <rpl_re_syntax_options@@Base+0x1ad1a0>
   34064:	strls	r9, [r0], #-2321	; 0xfffff6ef
   34068:			; <UNDEFINED> instruction: 0xffc8f7fe
   3406c:			; <UNDEFINED> instruction: 0xf7ff4683
   34070:	movwcs	fp, #2870	; 0xb36
   34074:	ldrmi	r2, [sl], -r1, lsl #2
   34078:			; <UNDEFINED> instruction: 0xf8cd930b
   3407c:	tstls	r8, r4, asr #32
   34080:	ldmdblt	sp, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   34084:	tstls	r0, #0, 6
   34088:	movwls	r4, #46747	; 0xb69b
   3408c:	andcs	r9, r1, #1140850688	; 0x44000000
   34090:	blmi	298cc0 <rpl_re_syntax_options@@Base+0x22b1e0>
   34094:	ldrbtmi	r9, [fp], #-520	; 0xfffffdf8
   34098:	andls	r9, sp, #-1879048192	; 0x90000000
   3409c:	bcc	46f8c4 <rpl_re_syntax_options@@Base+0x401de4>
   340a0:	stmdalt	r7, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   340a4:	stmib	r2, {r1, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   340a8:	ldc	7, cr15, [lr, #836]	; 0x344
   340ac:	andeq	r5, r1, r8, ror #31
   340b0:	andeq	pc, r1, ip, ror #5
   340b4:	andeq	r5, r1, sl, ror lr
   340b8:	strdeq	pc, [r1], -lr
   340bc:	svcmi	0x00f0e92d
   340c0:	strmi	fp, [r5], -sp, lsl #1
   340c4:	pkhbtmi	r4, r9, ip, lsl #12
   340c8:			; <UNDEFINED> instruction: 0xf7d24692
   340cc:	svcmi	0x0043eb9e
   340d0:	ldrbtmi	r2, [pc], #-3328	; 340d8 <ASN1_STRING_length@plt+0x2d870>
   340d4:	stmdavs	r3, {r1, r2, r3, r4, r5, fp, sp, lr}
   340d8:	blle	1f58d04 <rpl_re_syntax_options@@Base+0x1eeb224>
   340dc:	strmi	r4, [r0], r0, asr #22
   340e0:	ldmdavs	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   340e4:	lfmle	f4, 4, [ip], {171}	; 0xab
   340e8:	cmnmi	r0, #111	; 0x6f	; <UNPREDICTABLE>
   340ec:	ble	1c44b68 <rpl_re_syntax_options@@Base+0x1bd7088>
   340f0:			; <UNDEFINED> instruction: 0xf1051d3b
   340f4:	addsmi	r0, lr, #1024	; 0x400
   340f8:	biceq	lr, fp, pc, asr #20
   340fc:			; <UNDEFINED> instruction: 0x4630d05d
   34100:	ldc2	0, cr15, [r2], #-0
   34104:	eorsvs	r4, r8, r6, lsl #12
   34108:	tstcs	r0, r6, lsr pc
   3410c:	ldmdavs	r8!, {r0, r1, r2, r3, r4, r5, r6, sl, lr}
   34110:	andeq	lr, r0, #175104	; 0x2ac00
   34114:	sbceq	lr, r0, r6, lsl #22
   34118:			; <UNDEFINED> instruction: 0xf7d100d2
   3411c:			; <UNDEFINED> instruction: 0xf8c7eea2
   34120:	bvs	ffa20128 <rpl_re_syntax_options@@Base+0xff9b2648>
   34124:	biceq	lr, r5, #6144	; 0x1800
   34128:	eorsne	pc, r5, r6, asr r8	; <UNPREDICTABLE>
   3412c:	andeq	pc, r8, #4, 2
   34130:			; <UNDEFINED> instruction: 0xf8d46858
   34134:			; <UNDEFINED> instruction: 0xf8d4b004
   34138:	strls	ip, [r4, -r8, lsr #32]
   3413c:	bleq	b0270 <rpl_re_syntax_options@@Base+0x42790>
   34140:	andls	r6, r8, #2555904	; 0x270000
   34144:	movwls	r4, #46666	; 0xb64a
   34148:	smlsdls	r0, r3, r6, r4
   3414c:			; <UNDEFINED> instruction: 0xf8cd9f08
   34150:			; <UNDEFINED> instruction: 0xf8cdc00c
   34154:	strls	fp, [r2, -r4]
   34158:	andls	r9, r7, sl, lsl #2
   3415c:			; <UNDEFINED> instruction: 0xff4ef7fe
   34160:	addmi	r9, r1, #163840	; 0x28000
   34164:	blmi	86a1f4 <rpl_re_syntax_options@@Base+0x7fc714>
   34168:	stmdals	r7, {r0, r6, sl, fp, ip}
   3416c:			; <UNDEFINED> instruction: 0xf846447b
   34170:	addsmi	r1, r8, #53	; 0x35
   34174:	tstls	r7, r3
   34178:	svc	0x002af7d1
   3417c:	strmi	r9, [r8], -r7, lsl #18
   34180:			; <UNDEFINED> instruction: 0xf0009107
   34184:	svcls	0x000bfbcd
   34188:	ldrbmi	r6, [r3], -r6, ror #21
   3418c:	strbmi	r6, [sl], -r5, lsr #21
   34190:	ldrdgt	pc, [r0], -r4
   34194:	rsbsvs	r9, r8, r7, lsl #18
   34198:	stmib	sp, {r3, r8, r9, sl, fp, ip, pc}^
   3419c:			; <UNDEFINED> instruction: 0xf8cd5603
   341a0:	stmib	sp, {lr, pc}^
   341a4:	andls	fp, r7, r1, lsl #14
   341a8:			; <UNDEFINED> instruction: 0xff28f7fe
   341ac:	stmdals	r7, {r0, r3, r8, r9, fp, ip, pc}
   341b0:	andcc	pc, r0, r8, asr #17
   341b4:	pop	{r0, r2, r3, ip, sp, pc}
   341b8:	strdcs	r8, [r0], -r0
   341bc:			; <UNDEFINED> instruction: 0xf0009307
   341c0:	blls	233114 <rpl_re_syntax_options@@Base+0x1c5634>
   341c4:	ldm	r3, {r1, r2, r9, sl, lr}
   341c8:	eorsvs	r0, lr, r3
   341cc:	andeq	lr, r3, r6, lsl #17
   341d0:			; <UNDEFINED> instruction: 0xf000e79a
   341d4:	pld	[r1, sp, ror ip]
   341d8:	svclt	0x0000ed08
   341dc:	andeq	r4, r3, sl, lsr #5
   341e0:	andeq	r4, r3, r8, ror #4
   341e4:	andeq	r4, r3, ip, lsr r2
   341e8:			; <UNDEFINED> instruction: 0x000395b0
   341ec:			; <UNDEFINED> instruction: 0x4604b570
   341f0:	bl	2f2140 <rpl_re_syntax_options@@Base+0x284660>
   341f4:	strmi	r6, [r5], -r6, lsl #16
   341f8:	strtmi	fp, [r0], -ip, lsr #2
   341fc:			; <UNDEFINED> instruction: 0xf0002130
   34200:	eorvs	pc, lr, sp, asr #24
   34204:	stcmi	13, cr11, [r5], {112}	; 0x70
   34208:	ldrbtmi	r2, [ip], #-304	; 0xfffffed0
   3420c:	strvc	pc, [r0], #1284	; 0x504
   34210:			; <UNDEFINED> instruction: 0xf0004620
   34214:	eorvs	pc, lr, r3, asr #24
   34218:	svclt	0x0000bd70
   3421c:	andeq	r9, r3, r2, lsl r5
   34220:	stmdavs	r0, {r3, r8, ip, sp, pc}
   34224:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
   34228:			; <UNDEFINED> instruction: 0xf5004478
   3422c:	stmdavs	r0, {r7, ip, sp, lr}
   34230:	svclt	0x00004770
   34234:	strdeq	r9, [r3], -r4
   34238:	andvs	fp, r1, r8, lsl #2
   3423c:	stmdami	r3, {r4, r5, r6, r8, r9, sl, lr}
   34240:			; <UNDEFINED> instruction: 0xf5004478
   34244:	andvs	r7, r1, r0, lsl #1
   34248:	svclt	0x00004770
   3424c:	ldrdeq	r9, [r3], -ip
   34250:	orrslt	fp, r8, r0, lsr r4
   34254:			; <UNDEFINED> instruction: 0xf100094c
   34258:			; <UNDEFINED> instruction: 0xf0010308
   3425c:			; <UNDEFINED> instruction: 0xf853011f
   34260:	blx	9882f8 <rpl_re_syntax_options@@Base+0x91a818>
   34264:	submi	pc, r2, r1
   34268:	andeq	pc, r1, r0
   3426c:	andeq	pc, r1, #2
   34270:	rsbmi	r4, sl, sl, lsl #1
   34274:	eorcs	pc, r4, r3, asr #16
   34278:			; <UNDEFINED> instruction: 0x4770bc30
   3427c:	ldrbtmi	r4, [r8], #-2050	; 0xfffff7fe
   34280:	addvc	pc, r0, r0, lsl #10
   34284:	svclt	0x0000e7e6
   34288:	muleq	r3, lr, r4
   3428c:	tstlt	r0, r3, lsl #12
   34290:	subsvs	r6, r9, r8, asr r8
   34294:	blmi	10605c <rpl_re_syntax_options@@Base+0x9857c>
   34298:			; <UNDEFINED> instruction: 0xf503447b
   3429c:	ldmdavs	r8, {r7, r8, r9, ip, sp, lr}^
   342a0:			; <UNDEFINED> instruction: 0x47706059
   342a4:	andeq	r9, r3, r4, lsl #9
   342a8:	cmplt	r8, r8, lsl #10
   342ac:	svclt	0x00182a00
   342b0:			; <UNDEFINED> instruction: 0xf04f2900
   342b4:	andvs	r0, r3, sl, lsl #6
   342b8:	stmib	r0, {r0, r1, r2, ip, lr, pc}^
   342bc:	sfmlt	f1, 4, [r8, #-40]	; 0xffffffd8
   342c0:	ldrbtmi	r4, [r8], #-2051	; 0xfffff7fd
   342c4:	addvc	pc, r0, r0, lsl #10
   342c8:			; <UNDEFINED> instruction: 0xf7d1e7f0
   342cc:	svclt	0x0000ec8e
   342d0:	andeq	r9, r3, sl, asr r4
   342d4:	mvnsmi	lr, sp, lsr #18
   342d8:	strmi	fp, [r6], -sl, lsl #1
   342dc:	mvnlt	r9, r0, lsl ip
   342e0:	movwcs	lr, #35277	; 0x89cd
   342e4:			; <UNDEFINED> instruction: 0xf7d29107
   342e8:	bvs	ffa2ed30 <rpl_re_syntax_options@@Base+0xff9c1250>
   342ec:	movwcs	lr, #35293	; 0x89dd
   342f0:			; <UNDEFINED> instruction: 0xf8d09907
   342f4:	strmi	r8, [r5], -r0
   342f8:	ldrtmi	r9, [r0], -r4, lsl #14
   342fc:			; <UNDEFINED> instruction: 0xf1046aa6
   34300:	stmib	sp, {r3, r8, r9, sl}^
   34304:	stmdavs	r6!, {r1, r9, sl, ip, sp, lr}^
   34308:	stmdavs	r4!, {r0, r9, sl, ip, pc}
   3430c:			; <UNDEFINED> instruction: 0xf7fe9400
   34310:			; <UNDEFINED> instruction: 0xf8c5fe75
   34314:	andlt	r8, sl, r0
   34318:	ldrhhi	lr, [r0, #141]!	; 0x8d
   3431c:	ldrbtmi	r4, [ip], #-3074	; 0xfffff3fe
   34320:	strvc	pc, [r0], #1284	; 0x504
   34324:	svclt	0x0000e7dc
   34328:	strdeq	r9, [r3], -lr
   3432c:	svcmi	0x00f0e92d
   34330:	addlt	r4, fp, ip, lsl r6
   34334:	strmi	r4, [fp], -r3, lsl #13
   34338:	stccs	6, cr4, [r0], {21}
   3433c:	movwls	sp, #28731	; 0x703b
   34340:	b	18f2290 <rpl_re_syntax_options@@Base+0x18847b0>
   34344:	smlattcs	r0, r7, sl, r6
   34348:			; <UNDEFINED> instruction: 0xf1046862
   3434c:	blls	1f6774 <rpl_re_syntax_options@@Base+0x188c94>
   34350:	svclt	0x0014428d
   34354:			; <UNDEFINED> instruction: 0xf0424690
   34358:	ldrbmi	r0, [sl], -r1, lsl #16
   3435c:			; <UNDEFINED> instruction: 0xf8d09308
   34360:	strmi	sl, [r6], -r0
   34364:	strmi	r9, [r8], -r4, lsl #14
   34368:			; <UNDEFINED> instruction: 0xf8cd6aa7
   3436c:			; <UNDEFINED> instruction: 0xf8cd9008
   34370:	strls	r8, [r3, -r4]
   34374:	strls	r6, [r0, -r7, lsr #16]
   34378:	mcr2	7, 2, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
   3437c:	andls	r1, r9, r1, asr #24
   34380:	strmi	r9, [r8], -r7, lsl #2
   34384:	blx	ff37038c <rpl_re_syntax_options@@Base+0xff3028ac>
   34388:	ldrbmi	r6, [sl], -r7, ror #21
   3438c:	movwne	lr, #31197	; 0x79dd
   34390:	bvs	fea19fa8 <rpl_re_syntax_options@@Base+0xfe9ac4c8>
   34394:	stmdbhi	r1, {r0, r2, r3, r6, r7, r8, fp, sp, lr, pc}
   34398:	stmdavs	r4!, {r0, r1, r8, r9, sl, ip, pc}
   3439c:	strmi	r9, [r3], r0, lsl #8
   343a0:	mcr2	7, 1, pc, cr12, cr14, {7}	; <UNPREDICTABLE>
   343a4:	andge	pc, r0, r6, asr #17
   343a8:	blls	2a07e4 <rpl_re_syntax_options@@Base+0x232d04>
   343ac:	ldrbmi	r6, [r8], -fp, lsr #32
   343b0:	pop	{r0, r1, r3, ip, sp, pc}
   343b4:	stcmi	15, cr8, [r2], {240}	; 0xf0
   343b8:			; <UNDEFINED> instruction: 0xf504447c
   343bc:	ldr	r7, [lr, r0, lsl #9]!
   343c0:	andeq	r9, r3, r4, ror #6
   343c4:	andcs	r4, r0, #19922944	; 0x1300000
   343c8:	svclt	0x00b0f7ff
   343cc:	blmi	646c30 <rpl_re_syntax_options@@Base+0x5d9150>
   343d0:	ldrbtmi	r4, [fp], #-1146	; 0xfffffb86
   343d4:	ldrblt	r6, [r0, #-2066]!	; 0xfffff7ee
   343d8:	ldmdavs	lr, {r0, r9, fp, sp}
   343dc:			; <UNDEFINED> instruction: 0xf1a6dd0a
   343e0:	ldrtmi	r0, [r4], -r8, lsl #10
   343e4:	strbeq	lr, [r2, #2821]	; 0xb05
   343e8:	strcc	r6, [r8], #-2272	; 0xfffff720
   343ec:	ldcl	7, cr15, [r0, #836]!	; 0x344
   343f0:	mvnsle	r4, ip, lsr #5
   343f4:	ldmdavs	r0!, {r0, r1, r2, r3, sl, fp, lr}^
   343f8:	adcmi	r4, r0, #124, 8	; 0x7c000000
   343fc:			; <UNDEFINED> instruction: 0xf7d1d007
   34400:	blmi	3afba8 <rpl_re_syntax_options@@Base+0x3420c8>
   34404:	addvc	pc, r0, #1325400064	; 0x4f000000
   34408:	stmib	r3, {r0, r1, r3, r4, r5, r6, sl, lr}^
   3440c:	cfstrsmi	mvf2, [fp], {1}
   34410:	cfstrsne	mvf4, [r5, #-496]!	; 0xfffffe10
   34414:	andle	r4, r3, lr, lsr #5
   34418:			; <UNDEFINED> instruction: 0xf7d14630
   3441c:	ldrdvs	lr, [r5], -sl	; <UNPREDICTABLE>
   34420:	andcs	r4, r1, #7168	; 0x1c00
   34424:	andsvs	r4, sl, fp, ror r4
   34428:	svclt	0x0000bd70
   3442c:	andeq	r3, r3, r8, ror pc
   34430:	andeq	r3, r3, sl, lsr #31
   34434:	andeq	r9, r3, r4, lsr #6
   34438:	andeq	r3, r3, r4, ror pc
   3443c:	andeq	r3, r3, ip, ror #30
   34440:	andeq	r3, r3, r4, lsr #30
   34444:			; <UNDEFINED> instruction: 0xf04f4b03
   34448:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
   3444c:	orrvc	pc, r0, #12582912	; 0xc00000
   34450:	svclt	0x0000e634
   34454:	ldrdeq	r9, [r3], -r2
   34458:	ldrbtmi	r4, [fp], #-2818	; 0xfffff4fe
   3445c:	orrvc	pc, r0, #12582912	; 0xc00000
   34460:	svclt	0x0000e62c
   34464:	andeq	r9, r3, r2, asr #5
   34468:	strmi	r4, [r1], -r4, lsl #22
   3446c:	rscscc	pc, pc, #79	; 0x4f
   34470:	ldrbtmi	r2, [fp], #-0
   34474:	orrvc	pc, r0, #12582912	; 0xc00000
   34478:	svclt	0x0000e620
   3447c:	andeq	r9, r3, sl, lsr #5
   34480:	strmi	r4, [sl], -r5, lsl #22
   34484:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
   34488:			; <UNDEFINED> instruction: 0xf5034604
   3448c:	strtmi	r7, [r1], -r0, lsl #7
   34490:			; <UNDEFINED> instruction: 0xf85d2000
   34494:	ldr	r4, [r1], -r4, lsl #22
   34498:	muleq	r3, r6, r2
   3449c:	addslt	fp, r1, r0, lsr r5
   344a0:	ldrmi	sl, [r5], -r3, lsl #22
   344a4:	strmi	r4, [r4], -pc, lsl #20
   344a8:	ldrmi	r9, [r8], -r1, lsl #6
   344ac:	ldrbtmi	r4, [sl], #-2830	; 0xfffff4f2
   344b0:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   344b4:			; <UNDEFINED> instruction: 0xf04f930f
   344b8:			; <UNDEFINED> instruction: 0xf7fe0300
   344bc:	blls	b3970 <rpl_re_syntax_options@@Base+0x45e90>
   344c0:	rscscc	pc, pc, #79	; 0x4f
   344c4:	strtmi	r4, [r0], -r9, lsr #12
   344c8:	ldc2l	7, cr15, [r8, #1020]!	; 0x3fc
   344cc:	blmi	1c6cf0 <rpl_re_syntax_options@@Base+0x159210>
   344d0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   344d4:	blls	40e544 <rpl_re_syntax_options@@Base+0x3a0a64>
   344d8:	qaddle	r4, sl, r1
   344dc:	ldclt	0, cr11, [r0, #-68]!	; 0xffffffbc
   344e0:	svc	0x00a4f7d1
   344e4:	andeq	r1, r3, r2, lsr r6
   344e8:	andeq	r0, r0, ip, asr #9
   344ec:	andeq	r1, r3, r0, lsl r6
   344f0:	addslt	fp, r1, r0, lsr r5
   344f4:	movwls	r4, #5636	; 0x1604
   344f8:	andls	sl, r0, #3072	; 0xc00
   344fc:	ldrmi	r4, [r8], -pc, lsl #20
   34500:	movwls	r9, #3328	; 0xd00
   34504:	blmi	3c56f4 <rpl_re_syntax_options@@Base+0x357c14>
   34508:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3450c:			; <UNDEFINED> instruction: 0xf04f930f
   34510:			; <UNDEFINED> instruction: 0xf7fe0300
   34514:	ldmib	sp, {r0, r1, r2, r3, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
   34518:	strtmi	r3, [r9], -r0, lsl #4
   3451c:			; <UNDEFINED> instruction: 0xf7ff4620
   34520:	bmi	273c5c <rpl_re_syntax_options@@Base+0x20617c>
   34524:	ldrbtmi	r4, [sl], #-2822	; 0xfffff4fa
   34528:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3452c:	subsmi	r9, sl, pc, lsl #22
   34530:	andslt	sp, r1, r1, lsl #2
   34534:			; <UNDEFINED> instruction: 0xf7d1bd30
   34538:	svclt	0x0000ef7a
   3453c:	ldrdeq	r1, [r3], -ip
   34540:	andeq	r0, r0, ip, asr #9
   34544:			; <UNDEFINED> instruction: 0x000315ba
   34548:	strmi	r4, [r1], -sl, lsl #12
   3454c:			; <UNDEFINED> instruction: 0xf7ff2000
   34550:	svclt	0x0000bfa5
   34554:			; <UNDEFINED> instruction: 0x460cb410
   34558:			; <UNDEFINED> instruction: 0x46014613
   3455c:	andcs	r4, r0, r2, lsr #12
   34560:	blmi	1726dc <rpl_re_syntax_options@@Base+0x104bfc>
   34564:	svclt	0x00c4f7ff
   34568:	mvnsmi	lr, sp, lsr #18
   3456c:	bmi	785dcc <rpl_re_syntax_options@@Base+0x7182ec>
   34570:	ldcmi	0, cr11, [sp], {142}	; 0x8e
   34574:	blmi	785f94 <rpl_re_syntax_options@@Base+0x7184b4>
   34578:	ldrbtmi	r4, [ip], #-1146	; 0xfffffb86
   3457c:			; <UNDEFINED> instruction: 0xf5044688
   34580:	cfstrsge	mvf7, [r1, #-512]	; 0xfffffe00
   34584:	ldmdbeq	r7!, {r0, r1, r4, r6, r7, fp, ip, lr}^
   34588:	stfeqd	f7, [ip], {13}
   3458c:	ldreq	pc, [pc], -r6
   34590:	movwls	r6, #55323	; 0xd81b
   34594:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   34598:	strgt	ip, [pc, #-3087]	; 33991 <ASN1_STRING_length@plt+0x2d129>
   3459c:	strgt	ip, [pc, #-3087]	; 33995 <ASN1_STRING_length@plt+0x2d12d>
   345a0:	muleq	pc, r4, r8	; <UNPREDICTABLE>
   345a4:	andeq	lr, pc, r5, lsl #17
   345a8:			; <UNDEFINED> instruction: 0xf85cab01
   345ac:	strbmi	r5, [r2], -r7, lsr #32
   345b0:	andcs	r4, r0, r1, ror r6
   345b4:	vst1.8	{d15-d16}, [r6 :128], r5
   345b8:			; <UNDEFINED> instruction: 0xf00443e4
   345bc:	adcsmi	r0, r4, r1, lsl #8
   345c0:			; <UNDEFINED> instruction: 0xf84c406c
   345c4:			; <UNDEFINED> instruction: 0xf7ff4027
   345c8:	bmi	2b3bb4 <rpl_re_syntax_options@@Base+0x2460d4>
   345cc:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   345d0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   345d4:	subsmi	r9, sl, sp, lsl #22
   345d8:	andlt	sp, lr, r2, lsl #2
   345dc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   345e0:	svc	0x0024f7d1
   345e4:	andeq	r1, r3, r8, ror #10
   345e8:	andeq	r9, r3, r2, lsr #3
   345ec:	andeq	r0, r0, ip, asr #9
   345f0:	andeq	r1, r3, r2, lsl r5
   345f4:			; <UNDEFINED> instruction: 0xf04f460a
   345f8:			; <UNDEFINED> instruction: 0xf7ff31ff
   345fc:	svclt	0x0000bfb5
   34600:			; <UNDEFINED> instruction: 0xf04f223a
   34604:			; <UNDEFINED> instruction: 0xf7ff31ff
   34608:	svclt	0x0000bfaf
   3460c:			; <UNDEFINED> instruction: 0xf7ff223a
   34610:	svclt	0x0000bfab
   34614:	mvnsmi	lr, sp, lsr #18
   34618:	bmi	6c6060 <rpl_re_syntax_options@@Base+0x658580>
   3461c:	blmi	6e088c <rpl_re_syntax_options@@Base+0x672dac>
   34620:	ldrbtmi	r4, [sl], #-1543	; 0xfffff9f9
   34624:	strtmi	r4, [r0], -ip, ror #12
   34628:	ldmpl	r3, {r0, r2, r3, r8, sl, fp, sp, pc}^
   3462c:	tstls	r9, #1769472	; 0x1b0000
   34630:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   34634:	stc2l	7, cr15, [lr], #-1016	; 0xfffffc08
   34638:	strgt	ip, [pc, #-3087]	; 33a31 <ASN1_STRING_length@plt+0x2d1c9>
   3463c:			; <UNDEFINED> instruction: 0xf8ddcc0f
   34640:	strgt	ip, [pc, #-64]	; 34608 <ASN1_STRING_length@plt+0x2dda0>
   34644:	streq	lr, [ip], -pc, ror #20
   34648:	muleq	pc, r4, r8	; <UNPREDICTABLE>
   3464c:	strvs	pc, [r0], #6
   34650:	streq	lr, [ip], #-2692	; 0xfffff57c
   34654:	stm	r5, {r4, sl, ip, pc}
   34658:	blge	37469c <rpl_re_syntax_options@@Base+0x306bbc>
   3465c:	rscscc	pc, pc, #79	; 0x4f
   34660:	ldrtmi	r4, [r8], -r1, asr #12
   34664:	stc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
   34668:	blmi	206e90 <rpl_re_syntax_options@@Base+0x1993b0>
   3466c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   34670:	blls	68e6e0 <rpl_re_syntax_options@@Base+0x620c00>
   34674:	qaddle	r4, sl, r2
   34678:	pop	{r1, r3, r4, ip, sp, pc}
   3467c:			; <UNDEFINED> instruction: 0xf7d181f0
   34680:	svclt	0x0000eed6
   34684:			; <UNDEFINED> instruction: 0x000314be
   34688:	andeq	r0, r0, ip, asr #9
   3468c:	andeq	r1, r3, r4, ror r4
   34690:	mvnsmi	lr, sp, lsr #18
   34694:	ldcmi	0, cr11, [lr], {144}	; 0x90
   34698:			; <UNDEFINED> instruction: 0xf8df460f
   3469c:			; <UNDEFINED> instruction: 0x4616c078
   346a0:	cfldrsmi	mvf4, [sp, #-496]	; 0xfffffe10
   346a4:	strvc	pc, [r0], #1284	; 0x504
   346a8:	ldrbtmi	r9, [ip], #1
   346ac:	stcgt	6, cr4, [pc], {158}	; 0x9e
   346b0:	stmdaeq	ip, {r0, r2, r3, r8, ip, sp, lr, pc}
   346b4:	andpl	pc, r5, ip, asr r8	; <UNPREDICTABLE>
   346b8:	svclt	0x00182e00
   346bc:			; <UNDEFINED> instruction: 0xf8dd2f00
   346c0:	stmdavs	sp!, {r2, lr, pc}
   346c4:			; <UNDEFINED> instruction: 0xf04f950f
   346c8:	strbmi	r0, [r5], -r0, lsl #10
   346cc:	cfstr32gt	mvfx12, [pc], {15}
   346d0:	ldm	r4, {r0, r1, r2, r3, r8, sl, lr, pc}
   346d4:			; <UNDEFINED> instruction: 0xf04f000f
   346d8:	strls	r0, [r3], #-1034	; 0xfffffbf6
   346dc:	andeq	lr, pc, r5, lsl #17
   346e0:	bls	5e8738 <rpl_re_syntax_options@@Base+0x57ac58>
   346e4:	ldrbtmi	r4, [r1], -r3, asr #12
   346e8:	stmib	sp, {r5, r6, r9, sl, lr}^
   346ec:			; <UNDEFINED> instruction: 0xf7ff760d
   346f0:	bmi	2f3a8c <rpl_re_syntax_options@@Base+0x285fac>
   346f4:	ldrbtmi	r4, [sl], #-2824	; 0xfffff4f8
   346f8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   346fc:	subsmi	r9, sl, pc, lsl #22
   34700:	andslt	sp, r0, r2, lsl #2
   34704:	ldrhhi	lr, [r0, #141]!	; 0x8d
   34708:	mrc	7, 4, APSR_nzcv, cr0, cr1, {6}
   3470c:	b	1b72658 <rpl_re_syntax_options@@Base+0x1b04b78>
   34710:	andeq	r9, r3, ip, ror r0
   34714:	andeq	r1, r3, r6, lsr r4
   34718:	andeq	r0, r0, ip, asr #9
   3471c:	andeq	r1, r3, sl, ror #7
   34720:	addlt	fp, r2, r0, lsl r5
   34724:	ldrbtcc	pc, [pc], #79	; 3472c <ASN1_STRING_length@plt+0x2dec4>	; <UNPREDICTABLE>
   34728:			; <UNDEFINED> instruction: 0xf7ff9400
   3472c:			; <UNDEFINED> instruction: 0xb002ffb1
   34730:	svclt	0x0000bd10
   34734:	addlt	fp, r2, r0, lsl r5
   34738:	ldrmi	r4, [r3], -ip, lsl #12
   3473c:	strtmi	r4, [r2], -r1, lsl #12
   34740:			; <UNDEFINED> instruction: 0xf04f2000
   34744:	strls	r3, [r0], #-1279	; 0xfffffb01
   34748:			; <UNDEFINED> instruction: 0xffa2f7ff
   3474c:	ldclt	0, cr11, [r0, #-8]
   34750:	addlt	fp, r3, r0, lsr r5
   34754:	ldrmi	r4, [r4], -sp, lsl #12
   34758:	movwls	r4, #1537	; 0x601
   3475c:	strtmi	r4, [r3], -sl, lsr #12
   34760:			; <UNDEFINED> instruction: 0xf7ff2000
   34764:	mullt	r3, r5, pc	; <UNPREDICTABLE>
   34768:	svclt	0x0000bd30
   3476c:	ldrbtmi	r4, [fp], #-2817	; 0xfffff4ff
   34770:	strt	r3, [r3], #772	; 0x304
   34774:	ldrdeq	r3, [r3], -sl
   34778:	strmi	r4, [sl], -r5, lsl #22
   3477c:	ldrbtmi	fp, [fp], #-1040	; 0xfffffbf0
   34780:	movwcc	r4, #17924	; 0x4604
   34784:	andcs	r4, r0, r1, lsr #12
   34788:	blmi	172904 <rpl_re_syntax_options@@Base+0x104e24>
   3478c:	svclt	0x0000e496
   34790:	andeq	r3, r3, sl, asr #23
   34794:			; <UNDEFINED> instruction: 0xf04f4b02
   34798:	ldrbtmi	r3, [fp], #-767	; 0xfffffd01
   3479c:	str	r3, [sp], #772	; 0x304
   347a0:	andeq	r3, r3, lr, lsr #23
   347a4:	strmi	r4, [r1], -r3, lsl #22
   347a8:	rscscc	pc, pc, #79	; 0x4f
   347ac:	ldrbtmi	r2, [fp], #-0
   347b0:	str	r3, [r3], #772	; 0x304
   347b4:	muleq	r3, sl, fp
   347b8:	ldrsbgt	pc, [r0], #-143	; 0xffffff71	; <UNPREDICTABLE>
   347bc:	blmi	545fc8 <rpl_re_syntax_options@@Base+0x4d84e8>
   347c0:	ldrbtmi	r2, [ip], #3
   347c4:	addslt	fp, sp, r0, lsl #10
   347c8:	andcc	pc, r3, ip, asr r8	; <UNPREDICTABLE>
   347cc:	ldmdavs	fp, {r1, r3, r5, r6, r9, sl, lr}
   347d0:			; <UNDEFINED> instruction: 0xf04f931b
   347d4:			; <UNDEFINED> instruction: 0xf7d10300
   347d8:	ldmiblt	r0, {r4, r5, r6, r7, r8, sl, fp, sp, lr, pc}
   347dc:	vst2.8	{d9-d10}, [r0], r4
   347e0:			; <UNDEFINED> instruction: 0xf5a04070
   347e4:	blx	fec449ec <rpl_re_syntax_options@@Base+0xfebd6f0c>
   347e8:	stmdbeq	r0, {r7, ip, sp, lr, pc}^
   347ec:	blmi	247018 <rpl_re_syntax_options@@Base+0x1d9538>
   347f0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   347f4:	blls	70e864 <rpl_re_syntax_options@@Base+0x6a0d84>
   347f8:	qaddle	r4, sl, r4
   347fc:			; <UNDEFINED> instruction: 0xf85db01d
   34800:	andcs	pc, r0, r4, lsl #22
   34804:			; <UNDEFINED> instruction: 0xf7d1e7f2
   34808:	svclt	0x0000ee12
   3480c:	andeq	r1, r3, lr, lsl r3
   34810:	andeq	r0, r0, ip, asr #9
   34814:	strdeq	r1, [r3], -r0
   34818:	ldrbmi	lr, [r0, sp, lsr #18]!
   3481c:	strmi	fp, [r7], -r2, lsl #1
   34820:			; <UNDEFINED> instruction: 0xf89d4688
   34824:	ldrmi	r5, [r4], -r8, lsr #32
   34828:	subsle	r2, r9, r0, lsl #22
   3482c:	ldmdavc	fp, {r1, r2, r3, r4, r9, sl, lr}
   34830:			; <UNDEFINED> instruction: 0x4e36bb5b
   34834:	stmdbeq	r4, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   34838:	bllt	1f85a38 <rpl_re_syntax_options@@Base+0x1f17f58>
   3483c:	eorsle	r2, lr, r0, lsl #24
   34840:			; <UNDEFINED> instruction: 0xf7d14620
   34844:	cdpne	12, 4, cr14, cr3, cr0, {4}
   34848:	stmdacs	r0, {r0, r2, r9, sl, lr}
   3484c:			; <UNDEFINED> instruction: 0x4603d13f
   34850:			; <UNDEFINED> instruction: 0xf1094682
   34854:	ldrmi	r0, [sl], #-519	; 0xfffffdf9
   34858:	strbmi	r4, [r2, #-1066]	; 0xfffffbd6
   3485c:	strtmi	sp, [r1], -sp, asr #16
   34860:	ldrtmi	r4, [r8], -sl, lsr #12
   34864:	beq	b0a94 <rpl_re_syntax_options@@Base+0x42fb4>
   34868:	stc	7, cr15, [ip], {209}	; 0xd1
   3486c:	ldmdbne	r8!, {r3, r5, r8, r9, fp, lr}^
   34870:	rscscc	pc, pc, #79	; 0x4f
   34874:	tstcs	r1, fp, ror r4
   34878:	stmib	sp, {r0, r1, r4, r6, sl, lr}^
   3487c:			; <UNDEFINED> instruction: 0xf7d19600
   34880:	andcs	lr, r0, ip, lsr #30
   34884:	pop	{r1, ip, sp, pc}
   34888:			; <UNDEFINED> instruction: 0x463087f0
   3488c:	mrrc	7, 13, pc, sl, cr1	; <UNPREDICTABLE>
   34890:	svclt	0x00282805
   34894:	strmi	r2, [r1], r5
   34898:	sbcle	r2, pc, r0, lsl #26
   3489c:	ldrbtmi	r4, [r8], #-2077	; 0xfffff7e3
   348a0:	bl	ff0f27ec <rpl_re_syntax_options@@Base+0xff084d0c>
   348a4:			; <UNDEFINED> instruction: 0xb1204605
   348a8:			; <UNDEFINED> instruction: 0xff86f7ff
   348ac:	strtmi	fp, [ip], -r8, lsl #2
   348b0:	smlawtlt	r4, r6, r7, lr
   348b4:			; <UNDEFINED> instruction: 0xf7ff4620
   348b8:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   348bc:	ldfmid	f5, [r6], {192}	; 0xc0
   348c0:	ldrbtmi	r2, [ip], #-1284	; 0xfffffafc
   348c4:			; <UNDEFINED> instruction: 0xf7ff4620
   348c8:	movwcs	pc, #16247	; 0x3f77	; <UNPREDICTABLE>
   348cc:			; <UNDEFINED> instruction: 0xf814b168
   348d0:			; <UNDEFINED> instruction: 0xf1baa003
   348d4:	svclt	0x00180a2f
   348d8:	beq	b0a1c <rpl_re_syntax_options@@Base+0x42f3c>
   348dc:	sbfx	r4, r3, #12, #25
   348e0:			; <UNDEFINED> instruction: 0xf04f4e0e
   348e4:	ldrbtmi	r0, [lr], #-2308	; 0xfffff6fc
   348e8:			; <UNDEFINED> instruction: 0xf7d1e7a7
   348ec:	andcs	lr, r2, #568	; 0x238
   348f0:			; <UNDEFINED> instruction: 0xf04f4603
   348f4:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
   348f8:			; <UNDEFINED> instruction: 0xf7d1e7c4
   348fc:	andscs	lr, r6, #536	; 0x218
   34900:			; <UNDEFINED> instruction: 0xf04f4603
   34904:	ldrshvs	r3, [sl], -pc	; <UNPREDICTABLE>
   34908:	svclt	0x0000e7bc
   3490c:	andeq	fp, r1, ip, lsr r8
   34910:	andeq	lr, r1, r4, asr #19
   34914:	muleq	r1, r2, r9
   34918:	andeq	lr, r1, r6, ror #18
   3491c:	andeq	fp, r1, lr, lsl #15
   34920:			; <UNDEFINED> instruction: 0x4604b510
   34924:	stcl	7, cr15, [r4, #-836]!	; 0xfffffcbc
   34928:	svclt	0x00183c00
   3492c:	stmdacs	r0, {r0, sl, sp}
   34930:	strcs	fp, [r0], #-3864	; 0xfffff0e8
   34934:	vldrlt.16	s22, [r0, #-8]	; <UNPREDICTABLE>
   34938:			; <UNDEFINED> instruction: 0xf8caf000
   3493c:	stmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
   34940:			; <UNDEFINED> instruction: 0xbc01fba0
   34944:	movweq	pc, #444	; 0x1bc	; <UNPREDICTABLE>
   34948:	movwcs	fp, #7960	; 0x1f18
   3494c:	svceq	0x0000f1bb
   34950:	stmdblt	fp!, {r1, r2, r8, r9, fp, ip, lr, pc}
   34954:			; <UNDEFINED> instruction: 0xf000fb01
   34958:	stmdami	r0, {r0, r2, r3, r4, r5, r7, fp, sp, lr, pc}
   3495c:	svclt	0x00e0f7ff
   34960:			; <UNDEFINED> instruction: 0xf8b6f000
   34964:	svclt	0x00dcf7ff
   34968:	ldrlt	r1, [r0, #-3587]	; 0xfffff1fd
   3496c:	movwcs	fp, #7960	; 0x1f18
   34970:	svclt	0x00182900
   34974:	ldmdblt	r3, {r8, r9, sp}^
   34978:			; <UNDEFINED> instruction: 0xf7d1460c
   3497c:	cdpne	14, 2, cr14, cr1, cr12, {7}
   34980:	tstcs	r1, r8, lsl pc
   34984:	svclt	0x00182800
   34988:	stmdblt	r1!, {r8, sp}
   3498c:			; <UNDEFINED> instruction: 0xf7d1bd10
   34990:	andcs	lr, r0, r0, lsr #22
   34994:			; <UNDEFINED> instruction: 0xf000bd10
   34998:	svclt	0x0000f89b
   3499c:	blx	fe8a1e86 <rpl_re_syntax_options@@Base+0xfe8343a6>
   349a0:	cfsh64ne	mvdx4, mvdx11, #2
   349a4:	movwcs	fp, #7960	; 0x1f18
   349a8:	blle	1bf9b0 <rpl_re_syntax_options@@Base+0x151ed0>
   349ac:	blx	e2e62 <rpl_re_syntax_options@@Base+0x75382>
   349b0:	pop	{r0, r8, ip, sp, lr, pc}
   349b4:			; <UNDEFINED> instruction: 0xf7ff4038
   349b8:			; <UNDEFINED> instruction: 0xf000bfd7
   349bc:	svclt	0x0000f889
   349c0:			; <UNDEFINED> instruction: 0x460fb5f8
   349c4:	ldrmi	r6, [r5], -ip, lsl #16
   349c8:	orrslt	r4, r8, r6, lsl #12
   349cc:	subspl	pc, r4, r5, asr #4
   349d0:	vmov.i32	d20, #1358954496	; 0x51000000
   349d4:			; <UNDEFINED> instruction: 0xf0095055
   349d8:	adcmi	pc, r0, #2211840	; 0x21c000
   349dc:			; <UNDEFINED> instruction: 0x1c63d914
   349e0:	ldrbeq	lr, [r4], #-2819	; 0xfffff4fd
   349e4:			; <UNDEFINED> instruction: 0xf104fb05
   349e8:	eorsvs	r4, ip, r0, lsr r6
   349ec:	ldrhtmi	lr, [r8], #141	; 0x8d
   349f0:	svclt	0x00baf7ff
   349f4:	blx	fe960f4e <rpl_re_syntax_options@@Base+0xfe8f346e>
   349f8:	cdpne	2, 1, cr1, cr3, cr5, {0}
   349fc:	movwcs	fp, #7960	; 0x1f18
   34a00:	blle	7ee08 <rpl_re_syntax_options@@Base+0x11328>
   34a04:	rscle	r2, sp, r0, lsl #22
   34a08:			; <UNDEFINED> instruction: 0xf862f000
   34a0c:	subcs	r4, r0, r1, lsl r6
   34a10:			; <UNDEFINED> instruction: 0xf96af009
   34a14:	svclt	0x00942d40
   34a18:	mcrrne	6, 0, r4, r4, cr4
   34a1c:	svclt	0x0000e7eb
   34a20:	strmi	fp, [fp], -r8, lsl #10
   34a24:	cmnlt	r8, r9, lsl #16
   34a28:	subspl	pc, r4, #1342177284	; 0x50000004
   34a2c:	subspl	pc, r5, #1342177292	; 0x5000000c
   34a30:	andsle	r4, r0, #268435465	; 0x10000009
   34a34:	bl	bbb64 <rpl_re_syntax_options@@Base+0x4e084>
   34a38:	andsvs	r0, r9, r1, asr r1
   34a3c:			; <UNDEFINED> instruction: 0x4008e8bd
   34a40:	svclt	0x0092f7ff
   34a44:	tstle	r5, r0, lsl #18
   34a48:	andsvs	r2, r9, r0, asr #2
   34a4c:			; <UNDEFINED> instruction: 0x4008e8bd
   34a50:	svclt	0x008af7ff
   34a54:			; <UNDEFINED> instruction: 0xf000daf1
   34a58:	svclt	0x0000f83b
   34a5c:	addlt	fp, r3, r0, lsl #10
   34a60:			; <UNDEFINED> instruction: 0xf7ff9001
   34a64:	bls	b47e0 <rpl_re_syntax_options@@Base+0x46d00>
   34a68:	andlt	r2, r3, r0, lsl #2
   34a6c:	bl	172be8 <rpl_re_syntax_options@@Base+0x105108>
   34a70:	ldmiblt	r4!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   34a74:	stmdami	r0, {r0, r2, r3, r5, r8, fp, sp, lr, pc}
   34a78:			; <UNDEFINED> instruction: 0xbc01fba0
   34a7c:	movweq	pc, #444	; 0x1bc	; <UNPREDICTABLE>
   34a80:	movwcs	fp, #7960	; 0x1f18
   34a84:	svceq	0x0000f1bb
   34a88:	stmdblt	r3!, {r0, r2, r8, r9, fp, ip, lr, pc}
   34a8c:	stmib	r2, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   34a90:	pop	{r3, r8, ip, sp, pc}
   34a94:			; <UNDEFINED> instruction: 0xf0008800
   34a98:	svclt	0x0000f81b
   34a9c:	addlt	fp, r3, r0, lsl #10
   34aa0:	strmi	r9, [r8], -r1
   34aa4:			; <UNDEFINED> instruction: 0xf7ff9100
   34aa8:	ldmib	sp, {r0, r1, r3, r4, r5, r8, r9, sl, fp, ip, sp, lr, pc}^
   34aac:	andlt	r2, r3, r0, lsl #2
   34ab0:	bl	172c2c <rpl_re_syntax_options@@Base+0x10514c>
   34ab4:	bllt	1972a00 <rpl_re_syntax_options@@Base+0x1904f20>
   34ab8:			; <UNDEFINED> instruction: 0x4604b510
   34abc:	bl	10f2a08 <rpl_re_syntax_options@@Base+0x1084f28>
   34ac0:	strtmi	r4, [r0], -r1, lsl #12
   34ac4:	pop	{r0, r8, ip, sp}
   34ac8:			; <UNDEFINED> instruction: 0xf7ff4010
   34acc:	svclt	0x0000bfe7
   34ad0:	andcs	fp, r5, #8, 10	; 0x2000000
   34ad4:	andcs	r4, r0, r9, lsl #22
   34ad8:	ldrbtmi	r4, [fp], #-3081	; 0xfffff3f7
   34adc:	ldmdbpl	fp, {r0, r3, r8, fp, lr}
   34ae0:	ldmdavs	ip, {r0, r3, r4, r5, r6, sl, lr}
   34ae4:	b	fea72a30 <rpl_re_syntax_options@@Base+0xfea04f50>
   34ae8:	tstcs	r0, r7, lsl #20
   34aec:			; <UNDEFINED> instruction: 0x4603447a
   34af0:			; <UNDEFINED> instruction: 0xf7d14620
   34af4:			; <UNDEFINED> instruction: 0xf7d1ec90
   34af8:	svclt	0x0000e878
   34afc:	andeq	r1, r3, r6
   34b00:	andeq	r0, r0, r0, asr #9
   34b04:	andeq	lr, r1, r4, ror #14
   34b08:	andeq	r9, r0, r0, asr #28
   34b0c:			; <UNDEFINED> instruction: 0xf7d1b508
   34b10:	tstlt	r0, r4, lsl fp
   34b14:			; <UNDEFINED> instruction: 0xf7ffbd08
   34b18:	svclt	0x0000ffdb
   34b1c:			; <UNDEFINED> instruction: 0x4604b510
   34b20:	smlawblt	r8, r2, r0, fp
   34b24:	stcl	7, cr15, [lr, #-836]	; 0xfffffcbc
   34b28:	stmdavs	r3!, {r4, r8, ip, sp, pc}
   34b2c:	strle	r0, [r5], #-1499	; 0xfffffa25
   34b30:	andlt	r4, r2, r0, lsr #12
   34b34:			; <UNDEFINED> instruction: 0x4010e8bd
   34b38:	blt	ff7f2a84 <rpl_re_syntax_options@@Base+0xff784fa4>
   34b3c:	andcs	r2, r0, #1073741824	; 0x40000000
   34b40:	strtmi	r2, [r0], -r0, lsl #6
   34b44:			; <UNDEFINED> instruction: 0xf0009100
   34b48:			; <UNDEFINED> instruction: 0x4620f811
   34b4c:	pop	{r1, ip, sp, pc}
   34b50:			; <UNDEFINED> instruction: 0xf7d14010
   34b54:	svclt	0x0000bad1
   34b58:	addlt	fp, r2, r0, lsl r5
   34b5c:	bfine	r4, r4, (invalid: 12:11)
   34b60:	strls	r4, [r0], #-1546	; 0xfffff9f6
   34b64:			; <UNDEFINED> instruction: 0xf802f000
   34b68:	ldclt	0, cr11, [r0, #-8]
   34b6c:	addlt	fp, r4, r0, ror r5
   34b70:	strne	lr, [r1, #-2512]	; 0xfffff630
   34b74:	cfmadd32ls	mvax0, mvfx4, mvfx8, mvfx4
   34b78:	andle	r4, r6, sp, lsl #5
   34b7c:	strls	r4, [r8], -r0, lsr #12
   34b80:	pop	{r2, ip, sp, pc}
   34b84:			; <UNDEFINED> instruction: 0xf7d14070
   34b88:	ldmib	r0, {r0, r3, r5, r6, r8, r9, fp, ip, sp, pc}^
   34b8c:	addmi	r1, sp, #4, 10	; 0x1000000
   34b90:	bvs	11a9368 <rpl_re_syntax_options@@Base+0x113b888>
   34b94:	mvnsle	r2, r0, lsl #26
   34b98:	movwcs	lr, #10701	; 0x29cd
   34b9c:	stmda	r6, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   34ba0:	movwcs	lr, #10717	; 0x29dd
   34ba4:			; <UNDEFINED> instruction: 0xf7d19600
   34ba8:			; <UNDEFINED> instruction: 0x460bec1c
   34bac:			; <UNDEFINED> instruction: 0x46021c59
   34bb0:			; <UNDEFINED> instruction: 0xf1b2bf08
   34bb4:	strdle	r3, [r8], -pc	; <UNPREDICTABLE>
   34bb8:	strtmi	r6, [r8], -r1, lsr #16
   34bbc:	tstcs	r4, #196, 18	; 0x310000
   34bc0:	tsteq	r0, r1, lsr #32	; <UNPREDICTABLE>
   34bc4:	andlt	r6, r4, r1, lsr #32
   34bc8:			; <UNDEFINED> instruction: 0xf04fbd70
   34bcc:	udf	#41743	; 0xa30f
   34bd0:	strlt	fp, [r0, #-1038]	; 0xfffffbf2
   34bd4:			; <UNDEFINED> instruction: 0xf8dfb082
   34bd8:	blge	12ccf0 <rpl_re_syntax_options@@Base+0xbf210>
   34bdc:	ldrdgt	pc, [r0], #-143	; 0xffffff71
   34be0:			; <UNDEFINED> instruction: 0xf85344fe
   34be4:	bls	13b7fc <rpl_re_syntax_options@@Base+0xcdd1c>
   34be8:	andgt	pc, ip, lr, asr r8	; <UNPREDICTABLE>
   34bec:	ldrdgt	pc, [r0], -ip
   34bf0:	andgt	pc, r4, sp, asr #17
   34bf4:	stceq	0, cr15, [r0], {79}	; 0x4f
   34bf8:			; <UNDEFINED> instruction: 0xf7d19300
   34bfc:	bmi	2af61c <rpl_re_syntax_options@@Base+0x241b3c>
   34c00:	ldrbtmi	r4, [sl], #-2823	; 0xfffff4f9
   34c04:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   34c08:	subsmi	r9, sl, r1, lsl #22
   34c0c:	andlt	sp, r2, r4, lsl #2
   34c10:	bl	172d8c <rpl_re_syntax_options@@Base+0x1052ac>
   34c14:	ldrbmi	fp, [r0, -r3]!
   34c18:	stc	7, cr15, [r8], {209}	; 0xd1
   34c1c:	andeq	r0, r3, r0, lsl #30
   34c20:	andeq	r0, r0, ip, asr #9
   34c24:	ldrdeq	r0, [r3], -lr
   34c28:			; <UNDEFINED> instruction: 0x460fb5f0
   34c2c:			; <UNDEFINED> instruction: 0x46164916
   34c30:	addlt	r4, r3, r6, lsl sl
   34c34:			; <UNDEFINED> instruction: 0x466c4479
   34c38:	ldmdavs	r2, {r1, r3, r7, fp, ip, lr}
   34c3c:			; <UNDEFINED> instruction: 0xf04f9201
   34c40:	mrslt	r0, R8_usr
   34c44:	ldrtmi	r4, [r2], -r4, lsl #12
   34c48:			; <UNDEFINED> instruction: 0x46204639
   34c4c:	stmdb	lr!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   34c50:	svclt	0x00182e00
   34c54:	svceq	0x0003f110
   34c58:	stmdale	sl, {r0, r2, r9, sl, lr}
   34c5c:	blmi	307494 <rpl_re_syntax_options@@Base+0x2999b4>
   34c60:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   34c64:	blls	8ecd4 <rpl_re_syntax_options@@Base+0x211f4>
   34c68:	qaddle	r4, sl, fp
   34c6c:	andlt	r4, r3, r8, lsr #12
   34c70:	strdcs	fp, [r0], -r0
   34c74:			; <UNDEFINED> instruction: 0xf80ef009
   34c78:	mvnle	r2, r0, lsl #16
   34c7c:	strcs	r7, [r1, #-2107]	; 0xfffff7c5
   34c80:	strb	r6, [fp, r3, lsr #32]!
   34c84:	bl	ff4f2bd0 <rpl_re_syntax_options@@Base+0xff4850f0>
   34c88:	andeq	r0, r3, ip, lsr #29
   34c8c:	andeq	r0, r0, ip, asr #9
   34c90:	andeq	r0, r3, r0, lsl #29
   34c94:			; <UNDEFINED> instruction: 0xf381fab1
   34c98:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp}
   34c9c:	sadd16mi	fp, sl, r4
   34ca0:	stmiblt	sl!, {r0, r9, sp}
   34ca4:	ldrtlt	r6, [r0], #-2115	; 0xfffff7bd
   34ca8:	adcmi	r6, r3, #76, 16	; 0x4c0000
   34cac:	ldrmi	sp, [r0], -sl
   34cb0:			; <UNDEFINED> instruction: 0x4770bc30
   34cb4:	stmvs	ip, {r0, r2, r7, fp, sp, lr}
   34cb8:	eorpl	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   34cbc:	eormi	pc, r3, r4, asr r8	; <UNPREDICTABLE>
   34cc0:	mvnsle	r4, r5, lsr #5
   34cc4:	ldrble	r3, [r5, #2817]!	; 0xb01
   34cc8:	ldrmi	r2, [r0], -r1, lsl #4
   34ccc:			; <UNDEFINED> instruction: 0x4770bc30
   34cd0:	ldrmi	r2, [r0], -r0, lsl #4
   34cd4:	svclt	0x00004770
   34cd8:	ldrbtlt	r6, [r0], #-2699	; 0xfffff575
   34cdc:	blvs	fe3464f8 <rpl_re_syntax_options@@Base+0xfe2d8a18>
   34ce0:	svclt	0x00de429c
   34ce4:	andcs	r2, r0, r2, lsl #6
   34ce8:	ldfles	f7, [r8, #-172]	; 0xffffff54
   34cec:	stcvs	8, cr6, [lr, #-288]	; 0xfffffee0
   34cf0:	cdpcs	12, 0, cr5, cr1, cr4, {6}
   34cf4:	stcle	0, cr7, [r7, #-176]	; 0xffffff50
   34cf8:	adcsmi	r6, r3, #3375104	; 0x338000
   34cfc:	stmvs	lr, {r2, ip, lr, pc}
   34d00:	eorvs	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   34d04:	andsle	r3, r2, r1, lsl #12
   34d08:	andle	r2, sl, ip, asr ip
   34d0c:	andsle	r2, sl, fp, asr ip
   34d10:	eorle	r2, pc, sp, asr ip	; <UNPREDICTABLE>
   34d14:	tstle	pc, lr, asr ip	; <UNPREDICTABLE>
   34d18:	tstcs	r9, #1
   34d1c:	ldflte	f7, [r0], #-172	; 0xffffff54
   34d20:			; <UNDEFINED> instruction: 0x07d24770
   34d24:	blvs	2ea138 <rpl_re_syntax_options@@Base+0x27c658>
   34d28:	addsmi	r3, r3, #67108864	; 0x4000000
   34d2c:	movwcs	sp, #6951	; 0x1b27
   34d30:	ldrmi	r7, [r8], -fp, lsr #2
   34d34:			; <UNDEFINED> instruction: 0x4770bc70
   34d38:	mvnsle	r2, sp, lsr #24
   34d3c:	andcs	r2, r1, r6, lsl r3
   34d40:	ldflte	f7, [r0], #-172	; 0xffffff54
   34d44:	blvs	286b0c <rpl_re_syntax_options@@Base+0x21902c>
   34d48:	addmi	r1, ip, #92, 24	; 0x5c00
   34d4c:	strmi	sp, [r3], #-2572	; 0xfffff5f4
   34d50:	blcs	ed2ec4 <rpl_re_syntax_options@@Base+0xe653e4>
   34d54:	andsle	r7, sp, fp, lsr #32
   34d58:	andsle	r2, r7, sp, lsr fp
   34d5c:	svclt	0x00022b2e
   34d60:	andcs	r2, r2, sl, lsl r3
   34d64:	sbcsle	r7, sl, fp, lsr #2
   34d68:	subscs	r2, fp, #67108864	; 0x4000000
   34d6c:			; <UNDEFINED> instruction: 0x712b4618
   34d70:	ldrb	r7, [r4, sl, lsr #32]
   34d74:	andcs	r2, r1, r5, lsl r3
   34d78:	ldflte	f7, [r0], #-172	; 0xffffff54
   34d7c:	addvs	r4, fp, #112, 14	; 0x1c00000
   34d80:	sfmpl	f2, 2, [r3], {1}
   34d84:			; <UNDEFINED> instruction: 0x712a4610
   34d88:	strb	r7, [r8, fp, lsr #32]
   34d8c:	andcs	r2, r2, ip, lsl r3
   34d90:	strb	r7, [r4, fp, lsr #2]
   34d94:	strble	r0, [r7, #1875]!	; 0x753
   34d98:	andcs	r2, r2, lr, lsl r3
   34d9c:	ldr	r7, [lr, fp, lsr #2]!
   34da0:	blcs	4945d4 <rpl_re_syntax_options@@Base+0x426af4>
   34da4:	stmdbvs	fp, {r1, r2, r8, ip, lr, pc}^
   34da8:	svclt	0x00024298
   34dac:			; <UNDEFINED> instruction: 0xf0437e8b
   34db0:	strvc	r0, [fp], r8, lsl #6
   34db4:	ldrbmi	r2, [r0, -r0]!
   34db8:	svcmi	0x00f0e92d
   34dbc:			; <UNDEFINED> instruction: 0xf8d94681
   34dc0:	addlt	sl, fp, r4, asr r0
   34dc4:			; <UNDEFINED> instruction: 0xf04f4618
   34dc8:	movwls	r0, #26636	; 0x680c
   34dcc:			; <UNDEFINED> instruction: 0xf8da468b
   34dd0:			; <UNDEFINED> instruction: 0x46173018
   34dd4:	stmdacc	r0, {r3, r8, r9, fp, ip, sp, lr, pc}
   34dd8:	ldrdne	pc, [r4], -r8
   34ddc:			; <UNDEFINED> instruction: 0xdd7c2900
   34de0:	tstcs	r4, #20, 16	; 0x140000
   34de4:	strcs	r2, [r0], #-513	; 0xfffffdff
   34de8:	movwcc	pc, #15104	; 0x3b00	; <UNPREDICTABLE>
   34dec:	blx	d9a10 <rpl_re_syntax_options@@Base+0x6bf30>
   34df0:	movwls	pc, #13063	; 0x3307	; <UNPREDICTABLE>
   34df4:	addslt	r4, fp, #1811939331	; 0x6c000003
   34df8:	and	r9, r4, r4, lsl #6
   34dfc:	eorle	r2, r6, r4, lsl #22
   34e00:	adcmi	r3, r1, #16777216	; 0x1000000
   34e04:			; <UNDEFINED> instruction: 0xf8d8dd69
   34e08:			; <UNDEFINED> instruction: 0xf8da3008
   34e0c:			; <UNDEFINED> instruction: 0xf8532000
   34e10:	bl	c8ea8 <rpl_re_syntax_options@@Base+0x5b3c8>
   34e14:	ldmdbvc	fp, {r0, r2, r6, r7, r8, r9}
   34e18:	andle	r2, ip, r8, lsl #22
   34e1c:	mvnle	r2, r9, lsl #22
   34e20:	svceq	0x0002f01b
   34e24:			; <UNDEFINED> instruction: 0xf852d0ec
   34e28:	adcsmi	r3, fp, #53	; 0x35
   34e2c:	andcs	sp, r0, r8, ror #3
   34e30:	pop	{r0, r1, r3, ip, sp, pc}
   34e34:			; <UNDEFINED> instruction: 0xf01b8ff0
   34e38:	rscle	r0, r1, r1, lsl #30
   34e3c:	eorscc	pc, r5, r2, asr r8	; <UNPREDICTABLE>
   34e40:	ldrhle	r4, [sp, #43]	; 0x2b
   34e44:	rscscc	pc, pc, pc, asr #32
   34e48:	pop	{r0, r1, r3, ip, sp, pc}
   34e4c:	blls	558e14 <rpl_re_syntax_options@@Base+0x4eb334>
   34e50:	sbcsle	r3, r5, r1, lsl #6
   34e54:	stmib	sp, {r2, r3, r8, r9, sp}^
   34e58:	blx	115e82 <rpl_re_syntax_options@@Base+0xa83a2>
   34e5c:			; <UNDEFINED> instruction: 0xf8ddf305
   34e60:	bls	214ec8 <rpl_re_syntax_options@@Base+0x1a73e8>
   34e64:	ldrsbtvs	pc, [r4], #-137	; 0xffffff77	; <UNPREDICTABLE>
   34e68:			; <UNDEFINED> instruction: 0xf00b4416
   34e6c:	movwls	r0, #8706	; 0x2202
   34e70:			; <UNDEFINED> instruction: 0xf8569205
   34e74:			; <UNDEFINED> instruction: 0x463a3c14
   34e78:			; <UNDEFINED> instruction: 0x46484659
   34e7c:			; <UNDEFINED> instruction: 0xd12042ab
   34e80:	stcle	15, cr2, [r4], {31}
   34e84:	stccc	8, cr15, [r2], {54}	; 0x36
   34e88:	eormi	r9, r3, #768	; 0x300
   34e8c:			; <UNDEFINED> instruction: 0xf8dad019
   34e90:	stcls	0, cr3, [r2], {20}
   34e94:	ldmvs	fp, {r0, r1, r5, sl, lr}
   34e98:	ldrmi	r6, [r8, #2075]	; 0x81b
   34e9c:	ldcls	0, cr13, [r4], {34}	; 0x22
   34ea0:			; <UNDEFINED> instruction: 0xf7ff9400
   34ea4:	mcrrne	15, 8, pc, r3, cr9	; <UNPREDICTABLE>
   34ea8:	ldmdblt	r0, {r2, r3, r6, r7, ip, lr, pc}
   34eac:	blcs	5bac8 <quoting_style_vals@@Base+0x88c4>
   34eb0:	svccs	0x001fd1bd
   34eb4:			; <UNDEFINED> instruction: 0xf836bfdf
   34eb8:	bls	143ec8 <rpl_re_syntax_options@@Base+0xd63e8>
   34ebc:			; <UNDEFINED> instruction: 0xf8264013
   34ec0:			; <UNDEFINED> instruction: 0xf8163c02
   34ec4:	ldrcc	r3, [r4], -r4, lsl #24
   34ec8:	bicsle	r2, r2, r0, lsl #22
   34ecc:	strhi	lr, [r8], #-2525	; 0xfffff623
   34ed0:			; <UNDEFINED> instruction: 0xf8d83401
   34ed4:	adcmi	r1, r1, #4
   34ed8:	b	142c134 <rpl_re_syntax_options@@Base+0x13be654>
   34edc:	andlt	r0, fp, fp, rrx
   34ee0:	svchi	0x00f0e8bd
   34ee4:	andeq	pc, r0, fp, asr #6
   34ee8:	pop	{r0, r1, r3, ip, sp, pc}
   34eec:	svclt	0x00008ff0
   34ef0:			; <UNDEFINED> instruction: 0x2614b4f0
   34ef4:	stcls	15, cr6, [r4], {69}	; 0x45
   34ef8:	blx	1dcb16 <rpl_re_syntax_options@@Base+0x16f036>
   34efc:	stmvs	sp, {r0, r8, ip, lr}
   34f00:	lfmle	f4, 4, [r7], {165}	; 0xa5
   34f04:	adcmi	r6, r6, #13500416	; 0xce0000
   34f08:	blne	aabb54 <rpl_re_syntax_options@@Base+0xa3e074>
   34f0c:	blx	fec859ac <rpl_re_syntax_options@@Base+0xfec17ecc>
   34f10:	b	143151c <rpl_re_syntax_options@@Base+0x13c3a3c>
   34f14:	andle	r1, r5, r1, asr r1
   34f18:	svclt	0x001842a5
   34f1c:	andle	r2, r3, r0
   34f20:			; <UNDEFINED> instruction: 0x4770bcf0
   34f24:	tsteq	r2, r1, asr #32	; <UNPREDICTABLE>
   34f28:	ldcllt	7, cr9, [r0], #16
   34f2c:	andcs	lr, r1, r4, asr #14
   34f30:			; <UNDEFINED> instruction: 0x4770bcf0
   34f34:	rscscc	pc, pc, pc, asr #32
   34f38:	svclt	0x0000e7f2
   34f3c:			; <UNDEFINED> instruction: 0x460eb570
   34f40:			; <UNDEFINED> instruction: 0x46044615
   34f44:	stmdacs	r0, {r6, fp, sp, lr}
   34f48:	stmiavs	r0!, {r0, r1, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   34f4c:	mvnsle	r2, r0, lsl #16
   34f50:	strtmi	r4, [r8], -r1, lsr #12
   34f54:	stmdblt	r0!, {r4, r5, r7, r8, r9, sl, lr}^
   34f58:	cmplt	r3, r3, lsr #16
   34f5c:	adcmi	r6, r0, #152, 16	; 0x980000
   34f60:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   34f64:	mvnle	r4, ip, lsl r6
   34f68:	strtmi	r4, [r8], -r1, lsr #12
   34f6c:	stmdacs	r0, {r4, r5, r7, r8, r9, sl, lr}
   34f70:	ldcllt	0, cr13, [r0, #-968]!	; 0xfffffc38
   34f74:			; <UNDEFINED> instruction: 0x4604b5f8
   34f78:			; <UNDEFINED> instruction: 0x460f4616
   34f7c:			; <UNDEFINED> instruction: 0x46214630
   34f80:	ldmdblt	r8!, {r3, r4, r5, r7, r8, r9, sl, lr}
   34f84:	teqlt	r3, r3, ror #16
   34f88:			; <UNDEFINED> instruction: 0x4621461c
   34f8c:			; <UNDEFINED> instruction: 0x47b84630
   34f90:	rscsle	r2, r7, r0, lsl #16
   34f94:	stmiavs	r5!, {r3, r4, r5, r6, r7, r8, sl, fp, ip, sp, pc}
   34f98:	svclt	0x0018429d
   34f9c:	strtmi	r2, [r3], -r0, lsl #26
   34fa0:	stmdavs	r5!, {r0, r3, r8, ip, lr, pc}
   34fa4:	stccs	6, cr4, [r0, #-176]	; 0xffffff50
   34fa8:	stmiavs	r5!, {r2, r4, r5, r6, r7, ip, lr, pc}
   34fac:	svclt	0x0018429d
   34fb0:	strtmi	r2, [r3], -r0, lsl #26
   34fb4:			; <UNDEFINED> instruction: 0x462bd0f5
   34fb8:			; <UNDEFINED> instruction: 0xe7e6461c
   34fbc:	ldrlt	r6, [r0, #-3331]!	; 0xfffff2fd
   34fc0:	addlt	r2, r3, r1, lsl #22
   34fc4:	strmi	r4, [sp], -r4, lsl #12
   34fc8:			; <UNDEFINED> instruction: 0xf1b1dd11
   34fcc:	andsle	r4, ip, #128, 30	; 0x200
   34fd0:	stmvs	r0, {r0, r3, r7}
   34fd4:			; <UNDEFINED> instruction: 0xf7d19101
   34fd8:	lsrslt	lr, lr	; <illegal shifter operand>
   34fdc:	adcvs	r6, r0, r3, ror #17
   34fe0:	stmdbls	r1, {r0, r1, r3, r5, r8, ip, sp, pc}
   34fe4:			; <UNDEFINED> instruction: 0xf7d14618
   34fe8:	ldrhlt	lr, [r0, #-182]!	; 0xffffff4a
   34fec:			; <UNDEFINED> instruction: 0xf89460e0
   34ff0:	ldmdblt	fp, {r0, r1, r3, r6, ip, sp}
   34ff4:	rsbvs	r2, r5, #0
   34ff8:	ldclt	0, cr11, [r0, #-12]!
   34ffc:	strtmi	r6, [r9], -r0, ror #16
   35000:	bl	fea72f4c <rpl_re_syntax_options@@Base+0xfea0546c>
   35004:	rsbvs	fp, r0, r8, lsl #2
   35008:	strdcs	lr, [ip], -r4
   3500c:	ldclt	0, cr11, [r0, #-12]!
   35010:			; <UNDEFINED> instruction: 0x460db538
   35014:	movwne	lr, #2512	; 0x9d0
   35018:	stmvs	r2, {r2, r9, sl, lr}
   3501c:	mulle	r5, r9, r2
   35020:	mrrcne	0, 0, r2, r9, cr1
   35024:			; <UNDEFINED> instruction: 0xf8426061
   35028:	ldclt	0, cr5, [r8, #-140]!	; 0xffffff74
   3502c:	ldrmi	r3, [r0], -r1, lsl #6
   35030:	ldrsbeq	r0, [sl], #-9
   35034:			; <UNDEFINED> instruction: 0xf7d16022
   35038:	strmi	lr, [r2], -lr, lsl #23
   3503c:	rscsle	r2, r4, r0, lsl #16
   35040:	adcvs	r6, r0, r3, ror #16
   35044:	svclt	0x0000e7ec
   35048:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
   3504c:	strmi	r4, [lr], -r4, lsl #12
   35050:	ldmib	r0, {r0, r1, r6, r8, ip, sp, pc}^
   35054:	stmiblt	r1, {r0, ip}
   35058:	andcs	r6, r1, r6
   3505c:	strmi	r6, [r3], #-2147	; 0xfffff79d
   35060:	ldcllt	0, cr6, [r0, #-396]!	; 0xfffffe74
   35064:	andcs	r2, r4, r1, lsl #10
   35068:	strpl	lr, [r0, #-2500]	; 0xfffff63c
   3506c:	stmib	r0, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35070:	cmnlt	r8, #160	; 0xa0
   35074:	strtmi	r6, [r8], -r6
   35078:	addmi	fp, fp, #112, 26	; 0x1c00
   3507c:	stmdavs	r3, {r0, r1, r3, r5, ip, lr, pc}
   35080:	adcsmi	r4, r3, #13631488	; 0xd00000
   35084:	stmdbcs	r0, {r0, r4, r8, sl, fp, ip, lr, pc}
   35088:	bl	6c4b0 <numurls@@Base+0xd8c>
   3508c:			; <UNDEFINED> instruction: 0xf8510181
   35090:			; <UNDEFINED> instruction: 0xf8413c04
   35094:	addmi	r3, r1, #4, 18	; 0x10000
   35098:	strcs	sp, [r0, #-505]	; 0xfffffe07
   3509c:	eorvs	pc, r5, r0, asr #16
   350a0:	stmdavs	r3!, {r0, sp}^
   350a4:	rsbvs	r4, r3, r3, lsl #8
   350a8:			; <UNDEFINED> instruction: 0xf101bd70
   350ac:	blcc	85eb4 <rpl_re_syntax_options@@Base+0x183d4>
   350b0:	eorcs	pc, r3, r0, asr r8	; <UNPREDICTABLE>
   350b4:	addsmi	r0, r6, #155	; 0x9b
   350b8:	movwcc	sp, #19184	; 0x4af0
   350bc:			; <UNDEFINED> instruction: 0xf8434403
   350c0:	stmdbcc	r1, {r2, r8, fp, sp}
   350c4:	stccs	8, cr15, [r4], {83}	; 0x53
   350c8:	adcsmi	r4, r2, #13631488	; 0xd00000
   350cc:			; <UNDEFINED> instruction: 0xe7e5dcf7
   350d0:	eorvs	r6, r0, r0, rrx
   350d4:	subeq	fp, fp, r0, ror sp
   350d8:	eorvs	r0, r3, r9, asr #1
   350dc:	bl	ef3028 <rpl_re_syntax_options@@Base+0xe85548>
   350e0:	adcsle	r2, lr, r0, lsl #16
   350e4:	adcvs	r6, r0, r1, ror #16
   350e8:	svclt	0x0000e7c9
   350ec:	mvnsmi	lr, #737280	; 0xb4000
   350f0:	stmvs	ip, {r3, r7, r9, sl, lr}
   350f4:			; <UNDEFINED> instruction: 0xf8484607
   350f8:			; <UNDEFINED> instruction: 0xf04f2b10
   350fc:	strmi	r0, [sp], -r0, lsl #18
   35100:	adceq	r4, r0, r6, lsl r6
   35104:	stmdbmi	r4, {r0, r6, r7, r8, fp, sp, lr, pc}
   35108:	ldmdb	r2!, {r0, r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3510c:			; <UNDEFINED> instruction: 0xb1a861a8
   35110:	stcle	12, cr2, [r3], {-0}
   35114:	stmiavs	fp!, {r0, r2, r4, sp, lr, pc}
   35118:	cfldr32le	mvfx4, [r2, #-300]	; 0xfffffed4
   3511c:	ldmdavs	fp!, {r0, r3, r5, r6, r7, fp, sp, lr}
   35120:	eorne	pc, r9, r1, asr r8	; <UNPREDICTABLE>
   35124:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   35128:	biceq	lr, r1, #3072	; 0xc00
   3512c:			; <UNDEFINED> instruction: 0x071b791b
   35130:			; <UNDEFINED> instruction: 0x4640d4f1
   35134:			; <UNDEFINED> instruction: 0xff6cf7ff
   35138:	mvnle	r2, r0, lsl #16
   3513c:	pop	{r2, r3, sp}
   35140:	ldclvs	3, cr8, [fp], #-992	; 0xfffffc20
   35144:	bvs	f3d97c <rpl_re_syntax_options@@Base+0xecfe9c>
   35148:	blx	c51ca <rpl_re_syntax_options@@Base+0x576ea>
   3514c:	stmibne	r7!, {r1, r2, r9, sl, ip, sp, lr, pc}
   35150:	ldmib	r7, {r0, r1, r5, r7, r8, fp, ip, lr}^
   35154:			; <UNDEFINED> instruction: 0xf1031201
   35158:	addsmi	r0, r9, #65536	; 0x10000
   3515c:			; <UNDEFINED> instruction: 0xf844dd06
   35160:	andcs	r8, r0, r6
   35164:	eorpl	pc, r3, r2, asr #16
   35168:	mvnshi	lr, #12386304	; 0xbd0000
   3516c:	biceq	lr, r8, pc, asr #20
   35170:			; <UNDEFINED> instruction: 0xf7d14610
   35174:	b	142fd3c <rpl_re_syntax_options@@Base+0x13c225c>
   35178:	strmi	r0, [r2], -r8, asr #16
   3517c:	sbcsle	r2, sp, r0, lsl #16
   35180:	stmib	r7, {r0, r1, r5, r7, r8, fp, ip, lr}^
   35184:			; <UNDEFINED> instruction: 0xf1038001
   35188:	strb	r0, [r8, r1, lsl #16]!
   3518c:			; <UNDEFINED> instruction: 0x4605b570
   35190:	blvs	10fab0 <rpl_re_syntax_options@@Base+0xa1fd0>
   35194:	addsmi	r6, lr, #196, 18	; 0x310000
   35198:	ldrmi	fp, [lr], -r8, lsr #31
   3519c:	lfmle	f4, 4, [r4, #-664]	; 0xfffffd68
   351a0:	ldcl	7, cr15, [lr], #832	; 0x340
   351a4:	stmibvs	r9!, {r0, r1, r3, r5, fp, sp, lr}
   351a8:	strtmi	r6, [r3], #-3114	; 0xfffff3d6
   351ac:	ldmdblt	r2, {r0, r1, r3, r4, r6, sl, fp, ip, lr}^
   351b0:	stmdavs	sl!, {r0, fp, sp, lr}^
   351b4:	eorcc	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   351b8:	strcc	r5, [r1], #-1299	; 0xfffffaed
   351bc:	mvnsle	r4, r6, lsr #5
   351c0:	strvs	lr, [r7], -r5, asr #19
   351c4:	ldclpl	13, cr11, [r3], {112}	; 0x70
   351c8:			; <UNDEFINED> instruction: 0x4626e7f2
   351cc:	strvs	lr, [r7], -r5, asr #19
   351d0:	svclt	0x0000bd70
   351d4:	blmi	13c7b10 <rpl_re_syntax_options@@Base+0x135a030>
   351d8:	push	{r1, r3, r4, r5, r6, sl, lr}
   351dc:			; <UNDEFINED> instruction: 0xb0974ff0
   351e0:			; <UNDEFINED> instruction: 0x460558d3
   351e4:	ldmdavs	fp, {r1, r6, r9, fp, sp, lr}
   351e8:			; <UNDEFINED> instruction: 0xf04f9315
   351ec:	blvs	f5df4 <rpl_re_syntax_options@@Base+0x88314>
   351f0:	addsmi	r6, sl, #196, 18	; 0x310000
   351f4:	ldrmi	fp, [sl], -r8, lsr #31
   351f8:	lfmle	f4, 4, [r6, #-648]!	; 0xfffffd78
   351fc:	beq	471604 <rpl_re_syntax_options@@Base+0x403b24>
   35200:			; <UNDEFINED> instruction: 0xf10daf03
   35204:			; <UNDEFINED> instruction: 0xf10d0908
   35208:			; <UNDEFINED> instruction: 0x46900b14
   3520c:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   35210:	muleq	r3, sl, r8
   35214:	andeq	lr, r4, #168, 22	; 0x2a000
   35218:	stm	r7, {r0, r1, r3, r5, sl, fp, sp, lr}
   3521c:	blcs	35230 <ASN1_STRING_length@plt+0x2e9c8>
   35220:	stmibvs	fp!, {r0, r6, r8, ip, lr, pc}
   35224:	strtmi	r6, [r3], #-2089	; 0xfffff7d7
   35228:			; <UNDEFINED> instruction: 0x46534419
   3522c:			; <UNDEFINED> instruction: 0xf7ff4648
   35230:	mcrne	12, 2, pc, cr3, cr11, {7}	; <UNPREDICTABLE>
   35234:	movwcc	r4, #13826	; 0x3602
   35238:	stcne	8, cr13, [r3], {36}	; 0x24
   3523c:			; <UNDEFINED> instruction: 0xf8ddbf18
   35240:	subsle	ip, r2, r8
   35244:	stmiavs	fp!, {r5, r7, fp, ip}
   35248:	adceq	r1, r2, r1, ror #24
   3524c:			; <UNDEFINED> instruction: 0xf8434281
   35250:	ble	9e52e8 <rpl_re_syntax_options@@Base+0x977808>
   35254:	bl	fc6a0 <rpl_re_syntax_options@@Base+0x8ebc0>
   35258:	strmi	r0, [fp], #-640	; 0xfffffd80
   3525c:	blvs	173370 <rpl_re_syntax_options@@Base+0x105890>
   35260:			; <UNDEFINED> instruction: 0xd1fb429a
   35264:	strmi	r4, [r0, #1540]!	; 0x604
   35268:	bmi	aec5b8 <rpl_re_syntax_options@@Base+0xa7ead8>
   3526c:	ldrbtmi	r4, [sl], #-2856	; 0xfffff4d8
   35270:	strmi	lr, [r7], #-2501	; 0xfffff63b
   35274:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   35278:	subsmi	r9, sl, r5, lsl fp
   3527c:	andslt	sp, r7, r3, asr #2
   35280:	svchi	0x00f0e8bd
   35284:	stmibvs	sl!, {r0, r1, r3, r5, fp, sp, lr}
   35288:	cfstrsvs	mvf4, [r9], #-140	; 0xffffff74
   3528c:	andgt	pc, r2, r3, lsl r8	; <UNPREDICTABLE>
   35290:	andgt	pc, r8, sp, asr #17
   35294:	ldm	r7, {r0, r4, r7, r8, r9, fp, ip, sp, pc}
   35298:	andcs	r0, r1, #3
   3529c:	andeq	lr, r3, sl, lsl #17
   352a0:			; <UNDEFINED> instruction: 0x460ce7d0
   352a4:	stcvs	7, cr14, [r9, #-892]!	; 0xfffffc84
   352a8:	svclt	0x00c82900
   352ac:	vldrle	s4, [sl, #-0]
   352b0:	ldfeqd	f7, [r3], {13}
   352b4:	strls	r2, [r1, -r0]
   352b8:	stcvs	0, cr14, [fp], #-0
   352bc:	stmdavs	r9!, {r0, r1, r2, r3, r5, r6, fp, sp, lr}
   352c0:	vmlaeq.f64	d14, d4, d7
   352c4:	strtmi	r6, [r1], #-2479	; 0xfffff651
   352c8:	cfstrdpl	mvd4, [r9, #4]
   352cc:			; <UNDEFINED> instruction: 0xf80e5c59
   352d0:	andcc	r1, r1, r0
   352d4:			; <UNDEFINED> instruction: 0xf80c6d2b
   352d8:	addsmi	r1, r3, #1, 30
   352dc:	ldrmi	fp, [r3], -r8, lsr #31
   352e0:	sfmle	f4, 2, [sl], #524	; 0x20c
   352e4:	ldrbmi	r9, [r9], -r1, lsl #30
   352e8:	bvs	1aef16c <rpl_re_syntax_options@@Base+0x1a8168c>
   352ec:	addsmi	r6, sl, #44032	; 0xac00
   352f0:	ldm	r7, {r3, r6, r7, r9, fp, ip, lr, pc}
   352f4:	stm	sl, {r0, r1}
   352f8:	ldr	r0, [r6, r3]!
   352fc:	andgt	pc, ip, r1, lsl r8	; <UNPREDICTABLE>
   35300:	andgt	pc, r8, sp, asr #17
   35304:			; <UNDEFINED> instruction: 0xf7d1e7c7
   35308:	svclt	0x0000e892
   3530c:	andeq	r0, r3, r8, lsl #18
   35310:	andeq	r0, r0, ip, asr #9
   35314:	andeq	r0, r3, r2, ror r8
   35318:			; <UNDEFINED> instruction: 0xf8df4aff
   3531c:	ldrbtmi	r3, [sl], #-1024	; 0xfffffc00
   35320:	push	{r0, r6, r9, fp, sp, lr}
   35324:			; <UNDEFINED> instruction: 0xb09b4ff0
   35328:			; <UNDEFINED> instruction: 0x460458d3
   3532c:	ldmdavs	fp, {r1, r8, r9, fp, sp, lr}
   35330:			; <UNDEFINED> instruction: 0xf04f9319
   35334:			; <UNDEFINED> instruction: 0xf8900300
   35338:	addsmi	r3, r1, #74	; 0x4a
   3533c:	svclt	0x00a869c5
   35340:	pkhbtmi	r4, sl, r1, lsl #12
   35344:			; <UNDEFINED> instruction: 0x6c03b913
   35348:	rsbsle	r2, r0, r0, lsl #22
   3534c:	strmi	r6, [sl, #2598]!	; 0xa26
   35350:	andcs	sp, r0, lr, lsl #24
   35354:	eorvs	r6, r6, #1073741881	; 0x40000039
   35358:	blmi	ffc47f24 <rpl_re_syntax_options@@Base+0xffbda444>
   3535c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   35360:	blls	68f3d0 <rpl_re_syntax_options@@Base+0x6218f0>
   35364:			; <UNDEFINED> instruction: 0xf040405a
   35368:	andslt	r8, fp, pc, asr #3
   3536c:	svchi	0x00f0e8bd
   35370:	movweq	lr, #23466	; 0x5baa
   35374:	bleq	47178c <rpl_re_syntax_options@@Base+0x403cac>
   35378:	blge	206de0 <rpl_re_syntax_options@@Base+0x199300>
   3537c:	blge	1d9f90 <rpl_re_syntax_options@@Base+0x16c4b0>
   35380:	ldm	fp, {r2, r8, r9, ip, pc}
   35384:	bls	f5398 <rpl_re_syntax_options@@Base+0x878b8>
   35388:	stm	r2, {r0, r1, r5, sl, fp, sp, lr}
   3538c:	blcs	353a0 <ASN1_STRING_length@plt+0x2eb38>
   35390:	rscshi	pc, r5, r0, asr #32
   35394:	stmdavs	r7!, {r0, r1, r5, r7, r8, fp, sp, lr}
   35398:	ldrmi	r4, [pc], #-1075	; 353a0 <ASN1_STRING_length@plt+0x2eb38>
   3539c:	ldrbmi	r4, [fp], -r2, asr #12
   353a0:	ldrtmi	r9, [r9], -r4, lsl #16
   353a4:	mcrr2	7, 15, pc, r0, cr15	; <UNPREDICTABLE>
   353a8:	movwls	r1, #7747	; 0x1e43
   353ac:	strmi	r3, [r0], r4, lsl #6
   353b0:	tsthi	r0, r0, lsl #4	; <UNPREDICTABLE>
   353b4:			; <UNDEFINED> instruction: 0x9018f8dd
   353b8:	strbmi	r9, [r8], -r0, lsl #10
   353bc:	b	c73308 <rpl_re_syntax_options@@Base+0xc05828>
   353c0:	strmi	r4, [r3], -r1, lsl #11
   353c4:	rscshi	pc, sp, r0
   353c8:	stmdbeq	r4!, {r0, r2, r3, r8, ip, sp, lr, pc}
   353cc:	strmi	r9, [r1], -r3, lsl #20
   353d0:	strbmi	r9, [r8], -r2
   353d4:	mcr	7, 3, pc, cr0, cr0, {6}	; <UNPREDICTABLE>
   353d8:	strmi	r9, [r0, #2818]	; 0xb02
   353dc:			; <UNDEFINED> instruction: 0xf0404602
   353e0:	stmdavs	r0!, {r4, r5, r8, pc}^
   353e4:	strbmi	r4, [r2], -r9, asr #12
   353e8:	strtmi	r9, [r8], #-769	; 0xfffffcff
   353ec:	mcr	7, 6, pc, cr10, cr0, {6}	; <UNPREDICTABLE>
   353f0:			; <UNDEFINED> instruction: 0xf8949b01
   353f4:	bcs	3d52c <ASN1_STRING_length@plt+0x36cc4>
   353f8:	tsthi	r2, r0, asr #32	; <UNPREDICTABLE>
   353fc:	tsteq	r6, r8, lsl #22
   35400:	strcc	r9, [r1, #-2048]	; 0xfffff800
   35404:	strmi	r6, [lr], -r2, lsr #17
   35408:	strbmi	r4, [r5, #-1152]	; 0xfffffb80
   3540c:	orreq	lr, r0, pc, asr #20
   35410:	eorcc	pc, r0, r2, asr #16
   35414:	vstrne	s26, [fp, #-620]	; 0xfffffd94
   35418:	orreq	lr, r8, r2, lsl #22
   3541c:			; <UNDEFINED> instruction: 0xf04f4413
   35420:			; <UNDEFINED> instruction: 0xf84332ff
   35424:	addsmi	r2, r9, #4, 22	; 0x1000
   35428:			; <UNDEFINED> instruction: 0x4645d1fb
   3542c:			; <UNDEFINED> instruction: 0xf890e78f
   35430:	blcs	41568 <_IO_stdin_used@@Base+0x2d28>
   35434:	addmi	sp, sp, #-2147483614	; 0x80000022
   35438:			; <UNDEFINED> instruction: 0xf100da60
   3543c:			; <UNDEFINED> instruction: 0xf04f0b10
   35440:	blge	203444 <rpl_re_syntax_options@@Base+0x195964>
   35444:	movwls	r9, #257	; 0x101
   35448:	movwls	sl, #23302	; 0x5b06
   3544c:	strtmi	r6, [r9], r6, lsr #16
   35450:			; <UNDEFINED> instruction: 0x8018f8d4
   35454:	movweq	lr, #35590	; 0x8b06
   35458:	andge	pc, r5, r3, lsl r8	; <UNPREDICTABLE>
   3545c:	svceq	0x0080f01a
   35460:	ldrbmi	sp, [r8], -r4, lsl #2
   35464:	mcr	7, 5, pc, cr0, cr0, {6}	; <UNPREDICTABLE>
   35468:	cmple	r5, r0, lsl #16
   3546c:	muleq	r3, fp, r8
   35470:	bls	46718 <_IO_stdin_used@@Base+0x7ed8>
   35474:	stm	r2, {r0, r8, r9, fp, ip, pc}
   35478:	bl	1b548c <rpl_re_syntax_options@@Base+0x1479ac>
   3547c:			; <UNDEFINED> instruction: 0xf8dd0108
   35480:	bl	fe9154d8 <rpl_re_syntax_options@@Base+0xfe8a79f8>
   35484:	ldrbmi	r0, [fp], -r5, lsl #20
   35488:			; <UNDEFINED> instruction: 0x46404652
   3548c:	blx	ff373492 <rpl_re_syntax_options@@Base+0xff3059b2>
   35490:			; <UNDEFINED> instruction: 0xf8cd9a00
   35494:	andls	r8, r3, #16
   35498:	strmi	r1, [r6], -r3, asr #28
   3549c:	stmdale	r9, {r3, r4, r8, sl, fp, ip}^
   354a0:	ldrmi	r9, [r8], -r6, lsl #22
   354a4:			; <UNDEFINED> instruction: 0xf7d19302
   354a8:	blls	efba0 <rpl_re_syntax_options@@Base+0x820c0>
   354ac:	strmi	r4, [r0], r3, lsl #5
   354b0:	blge	2a9558 <rpl_re_syntax_options@@Base+0x23ba78>
   354b4:	bls	46cc0 <_IO_stdin_used@@Base+0x8480>
   354b8:	movwls	r4, #9752	; 0x2618
   354bc:	stcl	7, cr15, [ip, #832]!	; 0x340
   354c0:	cmnle	r9, r6, lsl #5
   354c4:	ldrtmi	r9, [r2], -r2, lsl #22
   354c8:	ldrmi	r6, [r9], -r0, ror #16
   354cc:			; <UNDEFINED> instruction: 0xf7d04428
   354d0:	stmiavs	r3!, {r1, r3, r4, r6, r9, sl, fp, sp, lr, pc}
   354d4:	strbmi	r3, [lr], #-1281	; 0xfffffaff
   354d8:	addeq	lr, r9, #323584	; 0x4f000
   354dc:			; <UNDEFINED> instruction: 0xf84342b5
   354e0:	ble	25558c <rpl_re_syntax_options@@Base+0x1e7aac>
   354e4:	bl	fc930 <rpl_re_syntax_options@@Base+0x8ee50>
   354e8:	strmi	r0, [fp], #-646	; 0xfffffd7a
   354ec:	blvc	173600 <rpl_re_syntax_options@@Base+0x105b20>
   354f0:			; <UNDEFINED> instruction: 0xd1fb429a
   354f4:	blls	86dd0 <rpl_re_syntax_options@@Base+0x192f0>
   354f8:	blle	fea05f74 <rpl_re_syntax_options@@Base+0xfe998494>
   354fc:	mvnvs	r2, r0
   35500:	str	r6, [r9, -r5, lsr #4]!
   35504:	ldrtmi	r6, [r2], -r3, lsr #19
   35508:	stmiane	r9!, {r5, r6, fp, sp, lr}^
   3550c:	strtmi	r6, [r8], #-2083	; 0xfffff7dd
   35510:			; <UNDEFINED> instruction: 0xf7d04419
   35514:			; <UNDEFINED> instruction: 0xe7dcee38
   35518:	bl	10f3460 <rpl_re_syntax_options@@Base+0x1085980>
   3551c:	stmdavs	r2, {r0, r1, r5, r6, fp, sp, lr}
   35520:	eorcs	pc, sl, r2, asr r8	; <UNPREDICTABLE>
   35524:	ldmib	r4, {r1, r3, r4, r6, r8, sl, ip, lr}^
   35528:	ldclpl	3, cr2, [r2, #-4]
   3552c:	eorcs	pc, r5, r3, asr #16
   35530:	strb	r3, [r0, r1, lsl #10]!
   35534:	andsle	r3, r2, r3, lsl #6
   35538:	strcc	r6, [r1], -r3, lsr #16
   3553c:	strtmi	r6, [fp], #-2466	; 0xfffff65e
   35540:	ldcpl	8, cr6, [fp], {97}	; 0x61
   35544:			; <UNDEFINED> instruction: 0xf105554b
   35548:	stmiavs	r2!, {r0, r8, sl}
   3554c:	eorcc	pc, r9, r2, asr #16
   35550:	blls	69c9c <yy_flex_debug@@Base+0x187c>
   35554:	muleq	r3, r3, r8
   35558:	andeq	lr, r3, fp, lsl #17
   3555c:	bvs	18ef490 <rpl_re_syntax_options@@Base+0x18819b0>
   35560:	addsmi	r6, sl, #35840	; 0x8c00
   35564:	adcshi	pc, lr, r0, asr #5
   35568:	stmibvs	r1!, {r0, r1, r5, fp, sp, lr}
   3556c:	stmdavs	r2!, {r0, r1, r3, r5, sl, lr}^
   35570:	ldrbpl	r5, [r3, #-3163]	; 0xfffff3a5
   35574:	stmiavs	r2!, {r0, r8, sl, ip, sp}
   35578:	eorcc	pc, r9, r2, asr #16
   3557c:	stcvs	7, cr14, [r2, #-748]!	; 0xfffffd14
   35580:	bcs	46e8c <_IO_stdin_used@@Base+0x864c>
   35584:	stmdbcs	r0, {r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}
   35588:	ldrmi	sp, [r0, #3348]	; 0xd14
   3558c:	svclt	0x00a869a0
   35590:	stmdavs	r2!, {r0, r4, r9, sl, lr}
   35594:			; <UNDEFINED> instruction: 0x468e4430
   35598:			; <UNDEFINED> instruction: 0x0c00eb02
   3559c:	msreq	CPSR_xc, sp, lsl #2
   355a0:			; <UNDEFINED> instruction: 0xf8124662
   355a4:	bl	fe8d41b0 <rpl_re_syntax_options@@Base+0xfe8666d0>
   355a8:	ldclpl	0, cr0, [pc, #48]	; 355e0 <ASN1_STRING_length@plt+0x2ed78>
   355ac:			; <UNDEFINED> instruction: 0xf8014570
   355b0:	blle	ffdd51bc <rpl_re_syntax_options@@Base+0xffd676dc>
   355b4:	ldrbt	sl, [r1], r9, lsl #30
   355b8:			; <UNDEFINED> instruction: 0x462e46d0
   355bc:	ldrdge	pc, [r4], -sp
   355c0:	stmdavs	r0!, {r0, r1, r2, r3, r4, r6, r7, r9, sl, sp, lr, pc}^
   355c4:			; <UNDEFINED> instruction: 0x46424639
   355c8:	strtmi	r9, [r8], #-769	; 0xfffffcff
   355cc:	ldcl	7, cr15, [sl, #832]	; 0x340
   355d0:	str	r9, [lr, -r1, lsl #22]
   355d4:	movwcc	r9, #15105	; 0x3b01
   355d8:	bvs	18e99ec <rpl_re_syntax_options@@Base+0x187bf0c>
   355dc:	addsmi	r6, sl, #35840	; 0x8c00
   355e0:	stmdavs	r3!, {r0, r3, r5, r8, r9, fp, ip, lr, pc}
   355e4:			; <UNDEFINED> instruction: 0x6c2169a2
   355e8:	cfldrspl	mvf4, [fp], {51}	; 0x33
   355ec:			; <UNDEFINED> instruction: 0xf0402900
   355f0:	stmdavs	r1!, {r0, r4, r7, pc}^
   355f4:	strbpl	r0, [fp, #-170]	; 0xffffff56
   355f8:	umaalne	pc, ip, r4, r8	; <UNPREDICTABLE>
   355fc:			; <UNDEFINED> instruction: 0xf0402900
   35600:	stmiavs	r1!, {r0, r2, r7, pc}
   35604:	svccc	0x00fff1b8
   35608:	streq	pc, [r1], -r6, lsl #2
   3560c:	streq	pc, [r1, #-261]	; 0xfffffefb
   35610:	svclt	0x0002508b
   35614:	ldmib	r3, {r0, r1, r8, r9, fp, ip, pc}^
   35618:	stmib	fp, {r8}^
   3561c:	ldr	r0, [r6], r0, lsl #2
   35620:	bl	24f9b0 <rpl_re_syntax_options@@Base+0x1e1ed0>
   35624:	bl	b5a44 <rpl_re_syntax_options@@Base+0x47f64>
   35628:			; <UNDEFINED> instruction: 0xf8420285
   3562c:	strcc	r6, [r1], -r4, lsl #22
   35630:	ldrhle	r4, [sl, #33]!	; 0x21
   35634:	blls	12f1cc <rpl_re_syntax_options@@Base+0xc16ec>
   35638:	muleq	r3, r3, r8
   3563c:	andeq	lr, r3, fp, lsl #17
   35640:	mcrrne	6, 8, lr, r1, cr7
   35644:	bvs	1869940 <rpl_re_syntax_options@@Base+0x17fbe60>
   35648:	addmi	r1, r7, #1425408	; 0x15c000
   3564c:	stmiavs	r1!, {r0, r1, r4, r5, r6, r7, fp, ip, lr, pc}^
   35650:	suble	r2, sp, r0, lsl #18
   35654:	umaalne	pc, ip, r4, r8	; <UNPREDICTABLE>
   35658:	teqlt	r5, r1, asr r9
   3565c:	stmdacc	r4, {r5, r6, r7, fp, sp, lr}
   35660:	svcne	0x0004f840
   35664:	adcmi	r3, r9, #1073741824	; 0x40000000
   35668:	strdcs	sp, [r1, -sl]
   3566c:	subne	pc, ip, r4, lsl #17
   35670:	strbmi	r6, [r9], -r0, ror #16
   35674:	strtmi	r9, [r8], #-770	; 0xfffffcfe
   35678:			; <UNDEFINED> instruction: 0xf7d09200
   3567c:	bls	70c94 <rpl_re_syntax_options@@Base+0x31b4>
   35680:	ldrdne	lr, [r2], -r4
   35684:	bcs	9c294 <rpl_re_syntax_options@@Base+0x2e7b4>
   35688:			; <UNDEFINED> instruction: 0xf04fbf88
   3568c:			; <UNDEFINED> instruction: 0xf8413cff
   35690:	svclt	0x00883025
   35694:			; <UNDEFINED> instruction: 0xf8402301
   35698:	svclt	0x00846025
   3569c:	addeq	lr, r5, r0, lsl #22
   356a0:	streq	lr, [r5, #2817]	; 0xb01
   356a4:	stmdbls	r1, {r0, r1, r3, r8, fp, ip, lr, pc}
   356a8:	svclt	0x00384543
   356ac:	movwcc	r4, #5657	; 0x1619
   356b0:	ldrtmi	r4, [r1], #-659	; 0xfffffd6d
   356b4:	svcne	0x0004f840
   356b8:	svcgt	0x0004f845
   356bc:	blvs	18a9e90 <rpl_re_syntax_options@@Base+0x183c3b0>
   356c0:	andeq	lr, r8, #165888	; 0x28800
   356c4:	addmi	r6, lr, #35840	; 0x8c00
   356c8:			; <UNDEFINED> instruction: 0x63234413
   356cc:	blvs	fe8abedc <rpl_re_syntax_options@@Base+0xfe83e3fc>
   356d0:			; <UNDEFINED> instruction: 0x63a2440a
   356d4:	strbmi	r6, [r6], #-2658	; 0xfffff59e
   356d8:	addsmi	r4, r3, #63963136	; 0x3d00000
   356dc:	ldrmi	fp, [r3], -r8, lsr #31
   356e0:			; <UNDEFINED> instruction: 0xe634469a
   356e4:	ldm	r3, {r8, r9, fp, ip, pc}
   356e8:	stm	fp, {r0, r1}
   356ec:	str	r0, [r5, -r3]
   356f0:	andls	r0, r2, #128	; 0x80
   356f4:			; <UNDEFINED> instruction: 0xf7d09300
   356f8:	blls	710f0 <rpl_re_syntax_options@@Base+0x3610>
   356fc:	rscvs	r9, r0, r2, lsl #20
   35700:			; <UNDEFINED> instruction: 0xd1a72800
   35704:	strt	r2, [r7], -ip
   35708:	mrc	7, 4, APSR_nzcv, cr0, cr0, {6}
   3570c:			; <UNDEFINED> instruction: 0xf84168e1
   35710:	ldrb	r6, [r6, -r5, lsr #32]!
   35714:	strb	r5, [ip, -fp, asr #25]!
   35718:	andeq	r0, r3, r2, asr #15
   3571c:	andeq	r0, r0, ip, asr #9
   35720:	andeq	r0, r3, r4, lsl #15
   35724:			; <UNDEFINED> instruction: 0xf06fb5f8
   35728:	bvs	11060b0 <rpl_re_syntax_options@@Base+0x10985d0>
   3572c:	suble	r4, sl, #805306377	; 0x30000009
   35730:	subseq	r6, fp, r2, lsl #22
   35734:	addsmi	r4, r3, #4, 12	; 0x400000
   35738:	ldrmi	fp, [r3], -r8, lsr #31
   3573c:	svclt	0x00b84299
   35740:			; <UNDEFINED> instruction: 0xf7ff4619
   35744:			; <UNDEFINED> instruction: 0x4605fc3b
   35748:			; <UNDEFINED> instruction: 0x6e60b9b0
   3574c:	bvs	18a1c34 <rpl_re_syntax_options@@Base+0x1834154>
   35750:	addeq	r3, r9, r1, lsl #2
   35754:	svc	0x00fef7d0
   35758:	eorsle	r2, r4, r0, lsl #16
   3575c:			; <UNDEFINED> instruction: 0xf8946660
   35760:	stcvs	0, cr3, [r2, #-288]!	; 0xfffffee0
   35764:	bcs	a1cb8 <rpl_re_syntax_options@@Base+0x341d8>
   35768:	stcle	6, cr4, [r8, #-128]!	; 0xffffff80
   3576c:	ldrhtmi	lr, [r8], #141	; 0x8d
   35770:			; <UNDEFINED> instruction: 0x461fe5d2
   35774:	strvc	lr, [r7, -r4, asr #19]
   35778:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   3577c:			; <UNDEFINED> instruction: 0xdc192a01
   35780:	stmdbcs	r0, {r0, r5, sl, fp, sp, lr}
   35784:	bvs	1a29b6c <rpl_re_syntax_options@@Base+0x19bc08c>
   35788:	stmibvs	r3!, {r1, r5, r8, r9, fp, sp, lr}^
   3578c:	svclt	0x00a84297
   35790:	addsmi	r4, pc, #24117248	; 0x1700000
   35794:	strb	sp, [ip, r1, lsl #24]!
   35798:	stmdavs	r2!, {r0, r5, sl, fp, sp, lr}
   3579c:	ldrmi	r6, [sl], #-2470	; 0xfffff65a
   357a0:	ldcpl	8, cr6, [r2, #384]	; 0x180
   357a4:	strbpl	r5, [r2], #3210	; 0xc8a
   357a8:	addsmi	r3, pc, #67108864	; 0x4000000
   357ac:	stmib	r4, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   357b0:	strb	r7, [r1, r7, lsl #14]!
   357b4:			; <UNDEFINED> instruction: 0xf7ff4620
   357b8:	strtmi	pc, [r8], -sp, lsl #26
   357bc:			; <UNDEFINED> instruction: 0xf7ffbdf8
   357c0:	strtmi	pc, [r8], -r5, ror #25
   357c4:	strcs	fp, [ip, #-3576]	; 0xfffff208
   357c8:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   357cc:	ldrblt	r6, [r0, #-2627]!	; 0xfffff5bd
   357d0:	cdpvs	2, 8, cr4, cr6, cr11, {4}
   357d4:	strmi	r4, [sp], -r4, lsl #12
   357d8:	blvs	ec810 <rpl_re_syntax_options@@Base+0x7ed30>
   357dc:	ble	286230 <rpl_re_syntax_options@@Base+0x218750>
   357e0:	strtmi	r1, [r0], -r9, ror #24
   357e4:			; <UNDEFINED> instruction: 0xff9ef7ff
   357e8:	adcmi	fp, lr, #24, 18	; 0x60000
   357ec:	andcs	fp, r0, r8, lsr #31
   357f0:	fldmdbxlt	r0!, {d29-d34}	;@ Deprecated
   357f4:	adcmi	r6, fp, #3719168	; 0x38c000
   357f8:	blvs	8ecbdc <rpl_re_syntax_options@@Base+0x87f0fc>
   357fc:	ble	ffd46250 <rpl_re_syntax_options@@Base+0xffcd8770>
   35800:	strtmi	r1, [r0], -r9, ror #24
   35804:			; <UNDEFINED> instruction: 0xff8ef7ff
   35808:	rscle	r2, lr, r0, lsl #16
   3580c:	mcrvs	7, 3, lr, cr0, cr1, {7}
   35810:	strcc	r1, [r1], -sl, lsr #23
   35814:	addseq	r2, r2, r0, lsl #2
   35818:	addeq	lr, r6, r0, lsl #22
   3581c:	bl	873764 <rpl_re_syntax_options@@Base+0x805c84>
   35820:	strtvs	r2, [r5], r0
   35824:	svclt	0x0000bd70
   35828:			; <UNDEFINED> instruction: 0x4604b510
   3582c:			; <UNDEFINED> instruction: 0xf7d06800
   35830:	stmdavs	r0!, {r4, r6, r7, r8, r9, fp, sp, lr, pc}^
   35834:	bl	ff37377c <rpl_re_syntax_options@@Base+0xff305c9c>
   35838:			; <UNDEFINED> instruction: 0xf7d068a0
   3583c:	stmiavs	r0!, {r1, r3, r6, r7, r8, r9, fp, sp, lr, pc}^
   35840:	bl	ff1f3788 <rpl_re_syntax_options@@Base+0xff185ca8>
   35844:	pop	{r5, r9, sl, lr}
   35848:			; <UNDEFINED> instruction: 0xf7d04010
   3584c:	svclt	0x0000bbbf
   35850:			; <UNDEFINED> instruction: 0xf0036843
   35854:	vld2.<illegal width 64>	{d1-d4}, [r3 :256]
   35858:	blcs	1b664c <rpl_re_syntax_options@@Base+0x148b6c>
   3585c:	blcs	12986c <rpl_re_syntax_options@@Base+0xbbd8c>
   35860:	ldrbmi	sp, [r0, -r2]!
   35864:	ldrb	r6, [pc, r0, lsl #16]
   35868:			; <UNDEFINED> instruction: 0xf7d06800
   3586c:	svclt	0x0000bbaf
   35870:	andseq	pc, r4, r1, lsl #2
   35874:			; <UNDEFINED> instruction: 0xf7ffb508
   35878:	andcs	pc, r0, fp, ror #31
   3587c:	svclt	0x0000bd08
   35880:	svcmi	0x00f0e92d
   35884:	ldmib	r0, {r0, r2, r7, ip, sp, pc}^
   35888:	cdpge	12, 0, cr7, cr2, cr1, {0}
   3588c:	ldrmi	r4, [ip, #1540]!	; 0x604
   35890:	andeq	lr, r6, r6, lsl #17
   35894:	mulpl	ip, sp, r8
   35898:			; <UNDEFINED> instruction: 0xf8d0d239
   3589c:	stmdbvs	r7, {r2, r3, pc}^
   358a0:	stccs	8, cr6, [r5, #-140]	; 0xffffff74
   358a4:	muleq	r3, r6, r8
   358a8:	biceq	lr, ip, #3072	; 0xc00
   358ac:	stm	r3, {r1, r3, r9, sl, lr}
   358b0:	vhadd.u32	d16, d15, d3
   358b4:	subsvs	r2, sl, r1, lsl r2
   358b8:			; <UNDEFINED> instruction: 0xf1a5d023
   358bc:	blx	fed76cdc <rpl_re_syntax_options@@Base+0xfed091fc>
   358c0:	stmdbeq	sp!, {r0, r2, r7, r8, sl, ip, sp, lr, pc}^
   358c4:			; <UNDEFINED> instruction: 0xf04f799a
   358c8:	vbit	<illegal reg q9.5>, <illegal reg q10.5>, <illegal reg q15.5>
   358cc:	orrsvc	r1, sl, r4, lsl #4
   358d0:	eorne	pc, ip, r8, asr #16
   358d4:	stmiavs	r1!, {r2, r3, r9, sp}
   358d8:	blx	be4e2 <rpl_re_syntax_options@@Base+0x50a02>
   358dc:	ldmdane	r8!, {r0, r8, ip, sp, lr, pc}^
   358e0:	subvs	r5, r3, fp, ror r0
   358e4:	stmiavs	r1!, {r0, r1, r7, sp, lr}
   358e8:	blx	cff72 <rpl_re_syntax_options@@Base+0x62492>
   358ec:	stmne	r1, {r0, r9, ip, sp, lr, pc}
   358f0:	subvs	r5, fp, r3, lsl #1
   358f4:	stmiavs	r0!, {r0, r1, r3, r7, sp, lr}
   358f8:	adcvs	r1, r3, r3, asr #24
   358fc:	pop	{r0, r2, ip, sp, pc}
   35900:	stclvs	15, cr8, [r5, #960]!	; 0x3c0
   35904:	svclt	0x00d42d01
   35908:	strcs	r2, [r1, #-1280]	; 0xfffffb00
   3590c:	vaba.s8	q15, <illegal reg q10.5>, q5
   35910:	vorr.i32	<illegal reg q10.5>, #5376	; 0x00001500
   35914:	bl	fed0a670 <rpl_re_syntax_options@@Base+0xfec9cb90>
   35918:	b	13f963c <rpl_re_syntax_options@@Base+0x138bb5c>
   3591c:	teqle	sp, #1163264	; 0x11c000
   35920:	teqeq	r9, r0, lsl #16
   35924:	svc	0x0016f7d0
   35928:	eorsle	r2, r7, r0, lsl #16
   3592c:	strdvs	r0, [r0], -r9	; <UNPREDICTABLE>
   35930:	smlattls	r1, r0, r8, r6
   35934:	svc	0x000ef7d0
   35938:	strmi	r9, [r0], r1, lsl #18
   3593c:			; <UNDEFINED> instruction: 0xf7d06920
   35940:	tstcs	r8, sl, lsl #30
   35944:			; <UNDEFINED> instruction: 0xf107fb01
   35948:	strmi	r9, [r2], r1, lsl #2
   3594c:			; <UNDEFINED> instruction: 0xf7d06960
   35950:	stmdbls	r1, {r1, r8, r9, sl, fp, sp, lr, pc}
   35954:	stmibvs	r0!, {r0, r1, r2, r9, sl, lr}
   35958:	mrc	7, 7, APSR_nzcv, cr12, cr0, {6}
   3595c:	svceq	0x0000f1ba
   35960:			; <UNDEFINED> instruction: 0xf1b8bf18
   35964:	strmi	r0, [r3], r0, lsl #30
   35968:	stmdacs	r0, {r2, r3, ip, lr, pc}
   3596c:	svccs	0x0000bf18
   35970:			; <UNDEFINED> instruction: 0xf8d4d008
   35974:	stmib	r4, {r3, lr, pc}^
   35978:	stmib	r4, {r0, r1, r9, fp, pc}^
   3597c:			; <UNDEFINED> instruction: 0xf8c47005
   35980:	str	r9, [sp, r4]
   35984:			; <UNDEFINED> instruction: 0xf7d04640
   35988:	ldrbmi	lr, [r0], -r4, lsr #22
   3598c:	bl	8738d4 <rpl_re_syntax_options@@Base+0x805df4>
   35990:			; <UNDEFINED> instruction: 0xf7d04638
   35994:			; <UNDEFINED> instruction: 0x4658eb1e
   35998:	bl	6f38e0 <rpl_re_syntax_options@@Base+0x685e00>
   3599c:	rscscc	pc, pc, pc, asr #32
   359a0:	svclt	0x0000e7ac
   359a4:	strdeq	fp, [pc], #88	; <UNPREDICTABLE>
   359a8:	strmi	r6, [sp], -r3, lsl #16
   359ac:			; <UNDEFINED> instruction: 0x46064614
   359b0:	ldm	r3, {r0, r1, r3, r4, r5, sl, lr}
   359b4:			; <UNDEFINED> instruction: 0xf7ff0006
   359b8:	mcrrne	15, 6, pc, r3, cr3	; <UNPREDICTABLE>
   359bc:	ldmdavs	r3!, {r0, r3, r4, ip, lr, pc}
   359c0:	andeq	pc, r9, #196, 6	; 0x10000003
   359c4:	biceq	lr, r0, r3, lsl #22
   359c8:	stmdavs	fp, {r0, r1, r2, r3, r4, sl, lr}^
   359cc:	tstcs	r1, #-2013265919	; 0x88000001	; <UNPREDICTABLE>
   359d0:	ldmdavs	ip!, {r0, r1, r3, r6, sp, lr}^
   359d4:	mvnscs	pc, #587202560	; 0x23000000
   359d8:	vld2.8	{d6,d8}, [r3 :256], r6
   359dc:			; <UNDEFINED> instruction: 0xf3c463e0
   359e0:			; <UNDEFINED> instruction: 0x43222409
   359e4:	vst1.8	{d16-d19}, [r2 :64], r2
   359e8:	tstmi	sl, #128, 4
   359ec:			; <UNDEFINED> instruction: 0xf846604a
   359f0:	ldcllt	0, cr5, [r8, #128]!	; 0x80
   359f4:	svcmi	0x00f0e92d
   359f8:	strmi	fp, [r5], -r5, lsl #1
   359fc:	svcls	0x000e4614
   35a00:	stmdbeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   35a04:	movwls	r4, #13963	; 0x368b
   35a08:	strtmi	r6, [r6], -fp, lsr #16
   35a0c:	bl	10ffb8 <rpl_re_syntax_options@@Base+0xa24d8>
   35a10:			; <UNDEFINED> instruction: 0xf89c0ccb
   35a14:	bcs	13da2c <rpl_re_syntax_options@@Base+0xcff4c>
   35a18:	blx	2a9c12 <rpl_re_syntax_options@@Base+0x23c132>
   35a1c:	bl	b4250 <rpl_re_syntax_options@@Base+0x46770>
   35a20:	stmdavs	r2, {r1, r3}^
   35a24:			; <UNDEFINED> instruction: 0xf0002a00
   35a28:	blx	295cea <rpl_re_syntax_options@@Base+0x22820a>
   35a2c:	stmvs	r6, {r2, fp, ip, sp, lr, pc}
   35a30:	ldmdavs	r6!, {r0, r9, fp, sp}
   35a34:	andeq	lr, r8, r1, lsl #22
   35a38:	stmiavs	ip!, {r0, r1, r2, r6, ip, lr, pc}
   35a3c:	subvs	r2, r2, r0, lsl #4
   35a40:	addsmi	r1, r1, #1552	; 0x610
   35a44:	fstmiaxeq	r1, {d30}	;@ Deprecated
   35a48:	andcs	fp, r0, #212, 30	; 0x350
   35a4c:			; <UNDEFINED> instruction: 0xf89c2201
   35a50:	b	4eda70 <rpl_re_syntax_options@@Base+0x47ff90>
   35a54:			; <UNDEFINED> instruction: 0xd07d029e
   35a58:	bl	10ff08 <rpl_re_syntax_options@@Base+0xa2428>
   35a5c:	bl	fe8f6974 <rpl_re_syntax_options@@Base+0xfe888e94>
   35a60:	blcc	436698 <rpl_re_syntax_options@@Base+0x3c8bb8>
   35a64:	addeq	lr, r4, #2048	; 0x800
   35a68:	ldrmi	lr, [ip], #10
   35a6c:	stmdbcs	r0, {r0, r8, fp, ip, sp}
   35a70:	mul	r6, ip, r8
   35a74:	strcs	fp, [r0], #-4052	; 0xfffff02c
   35a78:	b	53ea84 <rpl_re_syntax_options@@Base+0x4d0fa4>
   35a7c:	mlsle	r9, lr, r4, r0
   35a80:	stcmi	8, cr15, [r4, #-328]	; 0xfffffeb8
   35a84:	ldrhle	r4, [r0, #36]!	; 0x24
   35a88:	ldrdmi	pc, [r4], -ip
   35a8c:	strcs	pc, [r9], #-964	; 0xfffffc3c
   35a90:	mvnle	r4, r7, lsr #5
   35a94:	blx	ff673a98 <rpl_re_syntax_options@@Base+0xff605fb8>
   35a98:	stmdbvs	fp!, {r3, r4, r7, r8, ip, sp, pc}^
   35a9c:			; <UNDEFINED> instruction: 0x4628463a
   35aa0:	ldmvs	fp, {r0, r1, r4, r6, sl, lr}
   35aa4:	ldrdlt	pc, [r4], -r3
   35aa8:			; <UNDEFINED> instruction: 0xf7ff4659
   35aac:	mcrrne	15, 7, pc, r2, cr11	; <UNPREDICTABLE>
   35ab0:	andle	r4, r6, r4, lsl #12
   35ab4:	strtmi	r6, [r1], -r8, ror #18
   35ab8:			; <UNDEFINED> instruction: 0xf7ff4440
   35abc:	stmdacs	r0, {r0, r2, r6, r7, r9, fp, ip, sp, lr, pc}
   35ac0:	andcs	sp, ip, r2, lsr #3
   35ac4:	pop	{r0, r2, ip, sp, pc}
   35ac8:	blls	119a90 <rpl_re_syntax_options@@Base+0xabfb0>
   35acc:			; <UNDEFINED> instruction: 0xf04f45a3
   35ad0:	subvs	r0, r2, r0, lsl #4
   35ad4:	movweq	lr, #15275	; 0x3bab
   35ad8:			; <UNDEFINED> instruction: 0xf383fab3
   35adc:	cmpne	r3, #323584	; 0x4f000
   35ae0:	movwcs	fp, #3848	; 0xf08
   35ae4:	cmple	r5, r0, lsl #22
   35ae8:	ldrdcc	pc, [r4], -ip
   35aec:			; <UNDEFINED> instruction: 0x46284631
   35af0:	movwcs	pc, #37827	; 0x93c3	; <UNPREDICTABLE>
   35af4:			; <UNDEFINED> instruction: 0x463a431f
   35af8:			; <UNDEFINED> instruction: 0xff54f7ff
   35afc:	strmi	r1, [r4], -r1, asr #24
   35b00:	stmdbvs	r8!, {r0, r1, r2, r3, r4, r6, r7, ip, lr, pc}^
   35b04:	strbmi	r4, [r0], #-1569	; 0xfffff9df
   35b08:	blx	fe7f3b0c <rpl_re_syntax_options@@Base+0xfe78602c>
   35b0c:	sbcsle	r2, r8, r0, lsl #16
   35b10:			; <UNDEFINED> instruction: 0xe77946b3
   35b14:	b	140fec8 <rpl_re_syntax_options@@Base+0x13a23e8>
   35b18:	blx	27854e <rpl_re_syntax_options@@Base+0x20aa6e>
   35b1c:	ldrtmi	pc, [sl], -r4, lsl #16	; <UNPREDICTABLE>
   35b20:	eorlt	pc, fp, r3, asr r8	; <UNPREDICTABLE>
   35b24:	movwcs	r4, #1576	; 0x628
   35b28:	subvs	r4, fp, r1, asr #8
   35b2c:			; <UNDEFINED> instruction: 0xf7ff4659
   35b30:			; <UNDEFINED> instruction: 0x4604ff39
   35b34:	sbcle	r1, r4, r0, ror #24
   35b38:	strtmi	r6, [r1], -fp, ror #17
   35b3c:			; <UNDEFINED> instruction: 0xf8536968
   35b40:	strbmi	r2, [r0], #-10
   35b44:	eorcs	pc, r6, r3, asr #16
   35b48:	blx	1ff3b4c <rpl_re_syntax_options@@Base+0x1f8606c>
   35b4c:			; <UNDEFINED> instruction: 0xf47f2800
   35b50:	sbfx	sl, fp, #30, #23
   35b54:			; <UNDEFINED> instruction: 0x4631463a
   35b58:			; <UNDEFINED> instruction: 0xf7ff4628
   35b5c:	mcrrne	15, 2, pc, r3, cr3	; <UNPREDICTABLE>
   35b60:	adcle	r4, lr, r4, lsl #12
   35b64:	strtmi	r6, [r1], -r8, ror #18
   35b68:			; <UNDEFINED> instruction: 0xf7ff4440
   35b6c:	stmdacs	r0, {r0, r2, r3, r5, r6, r9, fp, ip, sp, lr, pc}
   35b70:	blls	129e14 <rpl_re_syntax_options@@Base+0xbc334>
   35b74:	ldrtmi	r4, [r1], -r2, lsr #12
   35b78:	strls	r4, [r0, -r8, lsr #12]
   35b7c:			; <UNDEFINED> instruction: 0xff3af7ff
   35b80:	addle	r2, sl, r0, lsl #16
   35b84:	stmiavs	fp!, {r1, r2, r3, r4, r7, r8, r9, sl, sp, lr, pc}^
   35b88:			; <UNDEFINED> instruction: 0xf8534610
   35b8c:			; <UNDEFINED> instruction: 0xf843202b
   35b90:	ldr	r2, [r7, r4, lsr #32]
   35b94:			; <UNDEFINED> instruction: 0xf7ff4631
   35b98:	stmdacs	r0, {r0, r1, r2, r4, r6, r9, fp, ip, sp, lr, pc}
   35b9c:	mulcs	r0, r1, r0
   35ba0:	svclt	0x0000e790
   35ba4:			; <UNDEFINED> instruction: 0x4604b510
   35ba8:			; <UNDEFINED> instruction: 0xf7d06980
   35bac:	bvs	18703fc <rpl_re_syntax_options@@Base+0x180291c>
   35bb0:	b	3f3af8 <rpl_re_syntax_options@@Base+0x386018>
   35bb4:	vstmdbne	r2!, {s12-s174}
   35bb8:	mulle	r5, r3, r2
   35bbc:			; <UNDEFINED> instruction: 0xf7d06898
   35bc0:	bvs	fe8703e8 <rpl_re_syntax_options@@Base+0xfe802908>
   35bc4:	b	173b0c <rpl_re_syntax_options@@Base+0x10602c>
   35bc8:			; <UNDEFINED> instruction: 0xf7d068e0
   35bcc:	blvs	8703dc <rpl_re_syntax_options@@Base+0x8028fc>
   35bd0:	ldmib	lr!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35bd4:			; <UNDEFINED> instruction: 0xf7d06ae0
   35bd8:			; <UNDEFINED> instruction: 0x4620e9fc
   35bdc:			; <UNDEFINED> instruction: 0x4010e8bd
   35be0:	ldmiblt	r4!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35be4:			; <UNDEFINED> instruction: 0x4604b510
   35be8:			; <UNDEFINED> instruction: 0xf7d06880
   35bec:	stmiavs	r0!, {r1, r4, r5, r6, r7, r8, fp, sp, lr, pc}^
   35bf0:	stmib	lr!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35bf4:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   35bf8:	vldrlt.16	s22, [r0, #-6]	; <UNPREDICTABLE>
   35bfc:	pop	{r5, r6, fp, sp, lr}
   35c00:			; <UNDEFINED> instruction: 0xf7d04010
   35c04:	svclt	0x0000b9e3
   35c08:	mvnsmi	lr, sp, lsr #18
   35c0c:	stmdavs	r0, {r1, r2, r9, sl, lr}
   35c10:	ldmvs	r3!, {r5, r6, r8, ip, sp, pc}
   35c14:	strcs	fp, [r0], #-339	; 0xfffffead
   35c18:	ldmdavs	r0!, {sp, lr, pc}
   35c1c:	sbceq	lr, r4, r0, lsl #22
   35c20:			; <UNDEFINED> instruction: 0xf7ff3401
   35c24:	ldmvs	r3!, {r0, r2, r4, r9, sl, fp, ip, sp, lr, pc}
   35c28:	ldmle	r6!, {r0, r1, r5, r7, r9, lr}^
   35c2c:	strcs	r6, [r0], #-2288	; 0xfffff710
   35c30:	stmib	lr, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35c34:			; <UNDEFINED> instruction: 0x462568b3
   35c38:	ldmibvs	r3!, {r0, r1, r4, r5, r7, r8, ip, sp, pc}
   35c3c:	ldmdbne	sl, {r0, r8, sl, ip, sp}
   35c40:	ldmvs	r0, {r0, r1, r4, r8, ip, sp, pc}
   35c44:	stmib	r4, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35c48:	ldmdbne	sl, {r0, r1, r4, r5, r6, r7, r8, fp, sp, lr}
   35c4c:	ldmvs	r0, {r0, r1, r4, r8, ip, sp, pc}
   35c50:	ldmib	lr!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35c54:	ldmdbne	sl, {r0, r1, r4, r5, r6, r8, fp, sp, lr}
   35c58:	tstlt	r3, ip, lsl #8
   35c5c:			; <UNDEFINED> instruction: 0xf7d06890
   35c60:	ldmvs	r3!, {r3, r4, r5, r7, r8, fp, sp, lr, pc}
   35c64:	stmiale	r8!, {r0, r1, r3, r5, r7, r9, lr}^
   35c68:	smlsdxcs	r0, r0, r9, r6
   35c6c:	ldmib	r0!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35c70:			; <UNDEFINED> instruction: 0xf7d069b0
   35c74:	ldmibvs	r0!, {r1, r2, r3, r5, r7, r8, fp, sp, lr, pc}^
   35c78:	stmib	sl!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35c7c:			; <UNDEFINED> instruction: 0xf7d06830
   35c80:	bvs	c70328 <rpl_re_syntax_options@@Base+0xc02848>
   35c84:	stmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   35c88:	blx	2623d2 <rpl_re_syntax_options@@Base+0x1f48f2>
   35c8c:	stmiane	r5, {r0, r1, r2, r8, r9, ip, sp, lr, pc}^
   35c90:	blcs	4bfa4 <_IO_stdin_used@@Base+0xd764>
   35c94:	strcs	fp, [r0], #-4040	; 0xfffff038
   35c98:	stmiavs	fp!, {r3, r8, sl, fp, ip, lr, pc}
   35c9c:	eoreq	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   35ca0:			; <UNDEFINED> instruction: 0xf7ff3401
   35ca4:	stmdavs	fp!, {r0, r1, r2, r3, r4, r5, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   35ca8:	lfmle	f4, 2, [r6], #652	; 0x28c
   35cac:	strcc	r6, [r1, -r8, lsr #17]
   35cb0:	stmib	lr, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35cb4:	adcsmi	r6, fp, #29440	; 0x7300
   35cb8:	bvs	c6a8c4 <rpl_re_syntax_options@@Base+0xbfcde4>
   35cbc:	bvs	c6fc58 <rpl_re_syntax_options@@Base+0xc02178>
   35cc0:	stmib	r6, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   35cc4:	blvs	ffc488e8 <rpl_re_syntax_options@@Base+0xffbdae08>
   35cc8:	addsmi	r4, r8, #2063597568	; 0x7b000000
   35ccc:			; <UNDEFINED> instruction: 0xf7d0d001
   35cd0:			; <UNDEFINED> instruction: 0xf8d6e980
   35cd4:			; <UNDEFINED> instruction: 0xf7d00084
   35cd8:			; <UNDEFINED> instruction: 0x4630e97c
   35cdc:	ldrhmi	lr, [r0, #141]!	; 0x8d
   35ce0:	ldmdblt	r4!, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35ce4:	strdeq	sp, [r1], -r4
   35ce8:	push	{r0, r1, r6, r7, r8, r9, sl, fp, sp, lr}
   35cec:	blcs	464b4 <_IO_stdin_used@@Base+0x7c74>
   35cf0:	stcle	6, cr4, [r8, #-512]!	; 0xfffffe00
   35cf4:			; <UNDEFINED> instruction: 0xf8d82700
   35cf8:			; <UNDEFINED> instruction: 0xf8533084
   35cfc:	ldmdbvs	r3!, {r0, r1, r2, r5, sp, lr}
   35d00:	vstrle	d2, [sp, #-0]
   35d04:	ldmdbvs	r3!, {sl, sp}^
   35d08:	eorpl	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   35d0c:	stmdbvs	r8!, {r0, sl, ip, sp}
   35d10:	ldmdb	lr, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35d14:			; <UNDEFINED> instruction: 0xf7d04628
   35d18:	ldmdbvs	r3!, {r2, r3, r4, r6, r8, fp, sp, lr, pc}
   35d1c:	lfmle	f4, 2, [r2], #652	; 0x28c
   35d20:			; <UNDEFINED> instruction: 0xf7d06970
   35d24:	ldmvs	r3!, {r1, r2, r4, r6, r8, fp, sp, lr, pc}
   35d28:	ldmvs	r8, {r0, r1, r3, r5, r8, ip, sp, pc}
   35d2c:	ldmdb	r0, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   35d30:			; <UNDEFINED> instruction: 0xf7d068b0
   35d34:	ldrtmi	lr, [r0], -lr, asr #18
   35d38:			; <UNDEFINED> instruction: 0xf7d03701
   35d3c:			; <UNDEFINED> instruction: 0xf8d8e94a
   35d40:	adcsmi	r3, fp, #124	; 0x7c
   35d44:	movwcs	sp, #3287	; 0xcd7
   35d48:	rsbscc	pc, ip, r8, asr #17
   35d4c:	rsbcc	pc, ip, r8, asr #17
   35d50:	ldrhhi	lr, [r0, #141]!	; 0x8d
   35d54:	mcrrne	9, 12, r6, fp, cr2	; <UNPREDICTABLE>
   35d58:	ble	3c67ac <rpl_re_syntax_options@@Base+0x358ccc>
   35d5c:	bne	14cff70 <rpl_re_syntax_options@@Base+0x1462490>
   35d60:	bl	fdd6c <rpl_re_syntax_options@@Base+0x9028c>
   35d64:	and	r0, r2, r1, lsl #3
   35d68:	addsmi	r3, r0, #1
   35d6c:			; <UNDEFINED> instruction: 0xf851d004
   35d70:	movwcc	r3, #7940	; 0x1f04
   35d74:			; <UNDEFINED> instruction: 0x4770d0f8
   35d78:	andcs	r4, r1, r0, ror r7
   35d7c:	svclt	0x0000e7fb
   35d80:	ldcle	8, cr2, [r8, #-0]
   35d84:	mcrne	4, 2, fp, cr4, cr0, {1}
   35d88:	andcs	r6, r0, sp, lsl #16
   35d8c:			; <UNDEFINED> instruction: 0xf855e005
   35d90:	addsmi	r1, r1, #35	; 0x23
   35d94:	mrrcne	15, 11, fp, r8, cr4
   35d98:	stmdane	r3!, {r2, r3, r4, r9, sl, lr}
   35d9c:	b	14067b4 <rpl_re_syntax_options@@Base+0x1398cd4>
   35da0:	ldmle	r4!, {r0, r1, r4, r6, r8, r9}^
   35da4:	eorcc	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   35da8:	svclt	0x0008429a
   35dac:	andle	r3, r0, r1
   35db0:	ldclt	0, cr2, [r0], #-0
   35db4:	andcs	r4, r0, r0, ror r7
   35db8:	svclt	0x00004770
   35dbc:	ldrbmi	lr, [r0, sp, lsr #18]!
   35dc0:			; <UNDEFINED> instruction: 0xf101b082
   35dc4:	strmi	r0, [ip], -r8, lsl #20
   35dc8:	strmi	r9, [r5], -sl, lsl #30
   35dcc:			; <UNDEFINED> instruction: 0xf04f4698
   35dd0:	ldrbmi	r0, [r1], -ip, lsl #18
   35dd4:	blx	28ff5e <rpl_re_syntax_options@@Base+0x22247e>
   35dd8:			; <UNDEFINED> instruction: 0xf7fff602
   35ddc:			; <UNDEFINED> instruction: 0x4603ffd1
   35de0:			; <UNDEFINED> instruction: 0x46204611
   35de4:	stmdavs	fp!, {r0, r1, r3, r5, r6, r8, r9, fp, ip, sp, pc}
   35de8:	fstmiaxeq	r2, {d30}	;@ Deprecated
   35dec:	mulgt	r4, ip, r8
   35df0:			; <UNDEFINED> instruction: 0xd10345bc
   35df4:	eorscc	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   35df8:	andsle	r4, r7, r3, asr #10
   35dfc:			; <UNDEFINED> instruction: 0xf924f7ff
   35e00:	stmdbvs	fp!, {r3, r4, r6, r7, r8, ip, sp, pc}^
   35e04:	ldmdavs	sl, {r0, r1, r4, r5, sl, lr}^
   35e08:	bcs	e2578 <rpl_re_syntax_options@@Base+0x74a98>
   35e0c:	mulle	r1, fp, r8
   35e10:	bfi	r6, sl, #16, #15
   35e14:			; <UNDEFINED> instruction: 0x4621685a
   35e18:	strtmi	r4, [r8], -r3, asr #12
   35e1c:			; <UNDEFINED> instruction: 0xf7ff9700
   35e20:	ldmdblt	r8, {r0, r2, r3, r6, r7, r8, r9, sl, fp, ip, sp, lr, pc}^
   35e24:	ldrmi	r6, [lr], #-2411	; 0xfffff695
   35e28:			; <UNDEFINED> instruction: 0xe7f168b3
   35e2c:	tstle	r8, r9, lsl #30
   35e30:			; <UNDEFINED> instruction: 0x46204611
   35e34:			; <UNDEFINED> instruction: 0xf908f7ff
   35e38:	andcs	fp, ip, r8, lsl r9
   35e3c:	pop	{r1, ip, sp, pc}
   35e40:	strdcs	r8, [r0], -r0
   35e44:	pop	{r1, ip, sp, pc}
   35e48:	svclt	0x000087f0
   35e4c:	addsmi	r6, sl, #196608	; 0x30000
   35e50:	stmdavs	fp, {r0, r3, r9, fp, ip, lr, pc}
   35e54:	orreq	lr, r2, #3072	; 0xc00
   35e58:	andcc	r6, r1, #5832704	; 0x590000
   35e5c:	blne	173f70 <rpl_re_syntax_options@@Base+0x106490>
   35e60:	addmi	r6, sl, #65536	; 0x10000
   35e64:			; <UNDEFINED> instruction: 0x4770dbf8
   35e68:	blcs	15569c <rpl_re_syntax_options@@Base+0xe7bbc>
   35e6c:	blcs	4a9ef0 <rpl_re_syntax_options@@Base+0x43c410>
   35e70:	andcs	sp, r0, r1
   35e74:	stmdavs	fp, {r4, r5, r6, r8, r9, sl, lr}^
   35e78:	rscsle	r2, sl, r0, lsl #22
   35e7c:	bcs	4956ec <rpl_re_syntax_options@@Base+0x427c0c>
   35e80:	ldmdavs	sl, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   35e84:	subvs	r6, sl, fp, asr r9
   35e88:	andsvs	fp, r1, r2, lsl #2
   35e8c:	blcs	8103b8 <rpl_re_syntax_options@@Base+0x7a28d8>
   35e90:	ldrdcs	pc, [r4], r0
   35e94:	eorne	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   35e98:	eorne	pc, r3, r2, asr #16
   35e9c:	stcvs	12, cr13, [r2, #-932]	; 0xfffffc5c
   35ea0:	blx	7e2ac <rpl_re_syntax_options@@Base+0x107cc>
   35ea4:	b	8f2ab8 <rpl_re_syntax_options@@Base+0x884fd8>
   35ea8:	strvs	r0, [r2, #-515]	; 0xfffffdfd
   35eac:	ldrtlt	lr, [r0], #-2017	; 0xfffff81f
   35eb0:	ldrdmi	pc, [r4], r0
   35eb4:	stmdbvs	sp, {r2, r6, r8, ip, sp, pc}^
   35eb8:	sfmvs	f2, 4, [r3, #-4]
   35ebc:	eormi	pc, r5, r4, asr r8	; <UNPREDICTABLE>
   35ec0:	tstmi	r3, #162	; 0xa2
   35ec4:	strvs	r6, [r3, #-332]	; 0xfffffeb4
   35ec8:	ldclt	0, cr2, [r0], #-0
   35ecc:	svclt	0x00004770
   35ed0:	stmdavs	sl, {r0, r1, r3, r9, sl, fp, ip, sp, lr}^
   35ed4:	svclt	0x00082b0b
   35ed8:	andle	r6, r6, r1, lsl r1
   35edc:	tstle	r6, r0, lsl fp
   35ee0:	ldmvs	r8, {r0, r1, r3, r7, fp, sp, lr}^
   35ee4:	stmdbvs	sl, {r4, r8, sp, lr}
   35ee8:	andcs	r6, r0, sl, lsl r1
   35eec:	tstlt	sl, r0, ror r7
   35ef0:	tstvs	r3, fp, lsl #18
   35ef4:	blcs	50128 <_IO_stdin_used@@Base+0x118e8>
   35ef8:	stmdbvs	sl, {r0, r1, r2, r4, r5, r6, r7, ip, lr, pc}
   35efc:	tstvs	sl, r0
   35f00:	svclt	0x00004770
   35f04:	svcmi	0x00f0e92d
   35f08:	cfmadd32	mvax0, mvfx4, mvfx7, mvfx4
   35f0c:			; <UNDEFINED> instruction: 0x6ec03a90
   35f10:	addlt	r6, r7, r3, ror #26
   35f14:	strcs	r4, [r0, #-1682]	; 0xfffff96e
   35f18:	ldrcs	r9, [r4], -r4, lsl #2
   35f1c:	ldrdhi	pc, [r0], #-141	; 0xffffff73
   35f20:			; <UNDEFINED> instruction: 0xf8dd4601
   35f24:	movwls	r9, #20552	; 0x5048
   35f28:	svcvs	0x0062e007
   35f2c:	andcs	pc, r3, #6144	; 0x1800
   35f30:	strbmi	r6, [r2, #-2130]	; 0xfffff7ae
   35f34:	mrrcne	15, 11, fp, sp, cr4
   35f38:	stmdbne	fp, {r0, r3, r4, r9, sl, lr}^
   35f3c:	b	14069e8 <rpl_re_syntax_options@@Base+0x1398f08>
   35f40:	ldclle	3, cr0, [r2], #396	; 0x18c
   35f44:	lfmle	f4, 2, [fp, #-672]	; 0xfffffd60
   35f48:	tstcs	r4, #392	; 0x188
   35f4c:	movwcs	pc, #23299	; 0x5b03	; <UNPREDICTABLE>
   35f50:	ldrmi	r6, [r8, #2139]	; 0x85b
   35f54:			; <UNDEFINED> instruction: 0xf04fbf18
   35f58:			; <UNDEFINED> instruction: 0x460135ff
   35f5c:	ldrcs	r2, [r4, -r0, lsl #12]
   35f60:	svcvs	0x0062e007
   35f64:	andcs	pc, r3, #7168	; 0x1c00
   35f68:	strbmi	r6, [sl, #-2130]	; 0xfffff7ae
   35f6c:	mrrcne	15, 11, fp, lr, cr4
   35f70:	stmibne	fp, {r0, r3, r4, r9, sl, lr}
   35f74:	b	1406a40 <rpl_re_syntax_options@@Base+0x1398f60>
   35f78:	ldclle	3, cr0, [r2], #396	; 0x18c
   35f7c:	sfmle	f4, 2, [r2, #-704]	; 0xfffffd40
   35f80:	tstcs	r4, #392	; 0x188
   35f84:	movwcs	pc, #27395	; 0x6b03	; <UNPREDICTABLE>
   35f88:	ldrmi	r6, [r9, #2139]	; 0x85b
   35f8c:			; <UNDEFINED> instruction: 0xf04fbf18
   35f90:	blls	143b94 <rpl_re_syntax_options@@Base+0xd60b4>
   35f94:	blcs	50008 <_IO_stdin_used@@Base+0x117c8>
   35f98:			; <UNDEFINED> instruction: 0xf04fdd30
   35f9c:			; <UNDEFINED> instruction: 0xf8da0b00
   35fa0:			; <UNDEFINED> instruction: 0xf04f1000
   35fa4:	svcvs	0x00670c14
   35fa8:	bls	187830 <rpl_re_syntax_options@@Base+0x119d50>
   35fac:	eorne	pc, fp, r1, asr r8	; <UNPREDICTABLE>
   35fb0:	bcc	fe471814 <rpl_re_syntax_options@@Base+0xfe403d34>
   35fb4:	blx	350006 <rpl_re_syntax_options@@Base+0x2e2526>
   35fb8:			; <UNDEFINED> instruction: 0xf857fc01
   35fbc:			; <UNDEFINED> instruction: 0xf852700c
   35fc0:	stmib	sp, {r0, r1, r2, r4, r5, sp}^
   35fc4:	andls	r8, r3, #0, 10
   35fc8:			; <UNDEFINED> instruction: 0xff92f7fe
   35fcc:	ldrdne	pc, [r0], -sl
   35fd0:	blls	49c7e4 <rpl_re_syntax_options@@Base+0x42ed04>
   35fd4:	eorne	pc, fp, r1, asr r8	; <UNPREDICTABLE>
   35fd8:	strls	lr, [r0], -sp, asr #19
   35fdc:	strtmi	r4, [r0], -r7, lsl #12
   35fe0:			; <UNDEFINED> instruction: 0xff86f7fe
   35fe4:	andle	r4, r3, r7, lsl #5
   35fe8:	andlt	r2, r7, r1
   35fec:	svchi	0x00f0e8bd
   35ff0:			; <UNDEFINED> instruction: 0xf10b9b04
   35ff4:	ldmdavs	fp, {r0, r8, r9, fp}
   35ff8:	blle	ff44766c <rpl_re_syntax_options@@Base+0xff3d9b8c>
   35ffc:	ldrb	r2, [r4, r0]!
   36000:	ldrbcc	pc, [pc, #79]!	; 36057 <ASN1_STRING_length@plt+0x2f7ef>	; <UNPREDICTABLE>
   36004:			; <UNDEFINED> instruction: 0xf04fe7a9
   36008:			; <UNDEFINED> instruction: 0xe7c236ff
   3600c:	mvnsmi	lr, sp, lsr #18
   36010:	rsble	r2, r1, r0, lsl #18
   36014:	strmi	r6, [pc], -sl, asr #16
   36018:	subsle	r2, sp, r0, lsl #20
   3601c:			; <UNDEFINED> instruction: 0x3600e9d0
   36020:	bl	1c7838 <rpl_re_syntax_options@@Base+0x159d58>
   36024:	addmi	r0, fp, #-2147483632	; 0x80000010
   36028:	vmlscs.f64	d13, d0, d23
   3602c:			; <UNDEFINED> instruction: 0xf1c2d072
   36030:			; <UNDEFINED> instruction: 0xf1c60e00
   36034:	b	7b903c <rpl_re_syntax_options@@Base+0x74b55c>
   36038:	bl	1b9c70 <rpl_re_syntax_options@@Base+0x14c190>
   3603c:			; <UNDEFINED> instruction: 0xf1060842
   36040:			; <UNDEFINED> instruction: 0xf10230ff
   36044:	strle	r3, [r2, #-767]!	; 0xfffffd01
   36048:	ldmvs	r9!, {r1, r2, r5, r7, fp, sp, lr}
   3604c:	svclt	0x00bbe010
   36050:	rscscc	pc, pc, #-2147483648	; 0x80000000
   36054:	ldmcc	pc!, {r3, r8, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   36058:	rscscc	pc, pc, r0, lsl #2
   3605c:	vmlseq.f32	s28, s4, s31
   36060:			; <UNDEFINED> instruction: 0xf846bfb4
   36064:	b	1c0210c <rpl_re_syntax_options@@Base+0x1b9462c>
   36068:	b	7b9070 <rpl_re_syntax_options@@Base+0x74b590>
   3606c:	strle	r0, [lr, #-3852]	; 0xfffff0f4
   36070:	eorcc	pc, r2, r1, asr r8	; <UNPREDICTABLE>
   36074:	eorpl	pc, r0, r6, asr r8	; <UNPREDICTABLE>
   36078:			; <UNDEFINED> instruction: 0xd1e8429d
   3607c:	stmdacc	r1, {r0, r9, fp, ip, sp}
   36080:	vmlseq.f32	s28, s4, s31
   36084:			; <UNDEFINED> instruction: 0x0c00ea6f
   36088:	svceq	0x000cea1e
   3608c:	bcs	6b454 <yy_flex_debug@@Base+0x3034>
   36090:	andcc	sp, r1, #9216	; 0x2400
   36094:	bl	fea5031c <rpl_re_syntax_options@@Base+0xfe9e283c>
   36098:	ldmvs	r9!, {r1, fp}
   3609c:	bl	362ec <ASN1_STRING_length@plt+0x2fa84>
   360a0:			; <UNDEFINED> instruction: 0xf7d00088
   360a4:	ldmdavs	sl!, {r4, r5, r6, fp, sp, lr, pc}^
   360a8:	bl	90234 <rpl_re_syntax_options@@Base+0x22754>
   360ac:	cdpne	2, 5, cr0, cr6, cr2, {2}
   360b0:	andeq	lr, r8, #182272	; 0x2c800
   360b4:	stmiavs	r0!, {r4, ip, lr, pc}
   360b8:	ldrmi	r1, [r1], #-3659	; 0xfffff1b5
   360bc:			; <UNDEFINED> instruction: 0xf8506061
   360c0:	ldmne	pc, {r1, r2, r5, lr}	; <UNPREDICTABLE>
   360c4:	eorne	pc, r3, r0, asr r8	; <UNPREDICTABLE>
   360c8:	sfmle	f4, 4, [r9, #-560]	; 0xfffffdd0
   360cc:			; <UNDEFINED> instruction: 0xf1063a01
   360d0:			; <UNDEFINED> instruction: 0xf84036ff
   360d4:	mvnsle	r4, r7, lsr #32
   360d8:	ldrtmi	r2, [r0], -r0, lsl #12
   360dc:	ldrhhi	lr, [r0, #141]!	; 0x8d
   360e0:			; <UNDEFINED> instruction: 0xf8403b01
   360e4:	strble	r1, [sl, #39]!	; 0x27
   360e8:	bl	36338 <ASN1_STRING_length@plt+0x2fad0>
   360ec:	strcs	r0, [r0], -r8, lsl #3
   360f0:	stmda	r8, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   360f4:	pop	{r4, r5, r9, sl, lr}
   360f8:	ldrmi	r8, [sl], #-496	; 0xfffffe10
   360fc:	sbcseq	r6, r1, r0, lsl #17
   36100:			; <UNDEFINED> instruction: 0xf7d00055
   36104:	cmnlt	r8, r8, lsr #22
   36108:	ldmdavs	sl!, {r1, r2, r5, r6, fp, sp, lr}^
   3610c:	eorvs	r6, r5, r0, lsr #1
   36110:	orrle	r2, ip, r0, lsl #28
   36114:	ldmdavs	sl!, {r1, r5, r6, sp, lr}^
   36118:	ldmvs	r9!, {r5, r7, fp, sp, lr}
   3611c:			; <UNDEFINED> instruction: 0xf7d00092
   36120:			; <UNDEFINED> instruction: 0xe7dae832
   36124:	ldrb	r2, [r8, ip, lsl #12]
   36128:	svcmi	0x00f0e92d
   3612c:	blx	1ffd66 <rpl_re_syntax_options@@Base+0x192286>
   36130:	mrrcmi	7, 0, pc, lr, cr2	; <UNPREDICTABLE>
   36134:	bmi	17c7b80 <rpl_re_syntax_options@@Base+0x175a0a0>
   36138:	stmdbvs	lr, {r2, r3, r4, r5, r6, sl, lr}^
   3613c:	stmiapl	r2!, {r0, r1, r2, r3, r7, ip, sp, pc}
   36140:			; <UNDEFINED> instruction: 0x460c443e
   36144:	andls	r6, sp, #1179648	; 0x120000
   36148:	andeq	pc, r0, #79	; 0x4f
   3614c:	ldmdavs	r0!, {r2, ip, pc}^
   36150:	movwcs	r9, #773	; 0x305
   36154:	andls	r3, r7, r1
   36158:	addeq	r9, r0, r8, lsl #6
   3615c:	stmdb	r8, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   36160:	stmdacs	r0, {r0, r3, ip, pc}
   36164:	addshi	pc, sp, r0
   36168:	b	14101f0 <rpl_re_syntax_options@@Base+0x13a2710>
   3616c:	stmibvs	r2!, {r0, r3, r6, r7, r8, sl}
   36170:	cmnmi	pc, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
   36174:	vmul.f<illegal width 8>	d17, d0, d1[0]
   36178:	ldrtmi	r0, [sl], #-771	; 0xfffffcfd
   3617c:	cdpcc	0, 15, cr15, cr15, cr15, {2}
   36180:	ldrdgt	pc, [r4], -r1
   36184:	and	pc, r4, r2, asr #17
   36188:	movweq	lr, #14860	; 0x3a0c
   3618c:	cmple	fp, r0, lsl #22
   36190:	ldreq	r7, [fp, -fp, lsl #18]
   36194:	stmdbvs	r0!, {r5, r6, r8, sl, ip, lr, pc}^
   36198:	ldmdavs	sl, {r0, r1, r6, r7, r8, fp, ip}^
   3619c:	vldrle	s5, [fp, #-0]
   361a0:			; <UNDEFINED> instruction: 0xf10d2200
   361a4:			; <UNDEFINED> instruction: 0x46150b1c
   361a8:	beq	3722ec <rpl_re_syntax_options@@Base+0x30480c>
   361ac:	ands	r9, r2, r3, lsl #4
   361b0:	vmlage.f16	s24, s20, s14	; <UNPREDICTABLE>
   361b4:	andeq	lr, r7, r6, lsl #17
   361b8:			; <UNDEFINED> instruction: 0x46584631
   361bc:			; <UNDEFINED> instruction: 0xff26f7ff
   361c0:	stmibvs	r3!, {r3, r4, r5, r6, r7, r8, fp, ip, sp, pc}
   361c4:	ldmdavs	fp, {r0, r1, r6, sl, lr}^
   361c8:	stmdbvs	r0!, {r0, r1, r6, r8, r9, ip, sp, pc}^
   361cc:	strcc	r1, [r1, #-2499]	; 0xfffff63d
   361d0:	adcmi	r6, sl, #5898240	; 0x5a0000
   361d4:	ldmvs	fp, {r0, r1, r4, r6, r8, sl, fp, ip, lr, pc}
   361d8:			; <UNDEFINED> instruction: 0xf85369a1
   361dc:	blx	2be27a <rpl_re_syntax_options@@Base+0x25079a>
   361e0:	strbmi	pc, [r1], #-2050	; 0xfffff7fe	; <UNPREDICTABLE>
   361e4:	mrrcne	8, 4, r6, lr, cr11
   361e8:	movwcs	fp, #7940	; 0x1f04
   361ec:	rscle	r9, sp, r3, lsl #6
   361f0:	bicsle	r2, sp, r0, lsl #22
   361f4:	strtmi	sl, [r1], -sl, lsl #28
   361f8:			; <UNDEFINED> instruction: 0xf7ff4630
   361fc:	stmdacs	r0, {r0, r2, r4, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   36200:			; <UNDEFINED> instruction: 0x4603d0da
   36204:	bmi	ac86b8 <rpl_re_syntax_options@@Base+0xa5abd8>
   36208:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   3620c:	bls	390258 <rpl_re_syntax_options@@Base+0x322778>
   36210:	qdaddle	r4, r1, r8
   36214:	andlt	r4, pc, r8, lsl r6	; <UNPREDICTABLE>
   36218:	svchi	0x00f0e8bd
   3621c:	movwcs	r9, #6156	; 0x180c
   36220:			; <UNDEFINED> instruction: 0xf7cf9303
   36224:			; <UNDEFINED> instruction: 0xe7d0eed6
   36228:			; <UNDEFINED> instruction: 0xb1ab6873
   3622c:	ldmdavs	fp, {r0, r1, r4, r5, r7, fp, sp, lr}
   36230:	sbceq	lr, r3, r0, lsl #22
   36234:	ldrbeq	r7, [sl, -r3, lsl #19]
   36238:	vraddhn.i16	d29, q14, q13
   3623c:	strbmi	r2, [fp], -r9, lsl #4
   36240:	strbmi	r9, [r9], -r0, lsl #4
   36244:	strtmi	r4, [r0], -sl, asr #12
   36248:	blx	ff57424e <rpl_re_syntax_options@@Base+0xff50676e>
   3624c:	stmdacs	r0, {r0, r1, r9, sl, lr}
   36250:	stmdavs	r1!, {r3, r4, r6, r7, r8, ip, lr, pc}
   36254:	ldr	r4, [fp, r9, lsr #8]
   36258:	strbmi	sl, [r9], -r7, lsl #26
   3625c:			; <UNDEFINED> instruction: 0xf7fe4628
   36260:	ldrshlt	pc, [r0, #227]!	; 0xe3	; <UNPREDICTABLE>
   36264:	ldm	r5, {r2, r5, r7, r8, fp, sp, lr}
   36268:	strtmi	r0, [r7], #-7
   3626c:	andeq	lr, r7, r7, lsl #17
   36270:	ldm	r5, {r8, r9, sp}
   36274:	stcls	0, cr0, [r4], {7}
   36278:	andeq	lr, r7, r4, lsl #17
   3627c:	stcge	7, cr14, [r7, #-776]	; 0xfffffcf8
   36280:	strtmi	r4, [r8], -r9, asr #12
   36284:	mcr2	7, 7, pc, cr0, cr14, {7}	; <UNPREDICTABLE>
   36288:	blls	1a27f0 <rpl_re_syntax_options@@Base+0x134d10>
   3628c:			; <UNDEFINED> instruction: 0xf0839903
   36290:	stmibvs	r4!, {r0, r8, r9}
   36294:	bl	146b00 <rpl_re_syntax_options@@Base+0xd9020>
   36298:	rscle	r0, r4, r7, lsl #4
   3629c:	subsvs	r2, r3, r0, lsl #6
   362a0:	movwcs	lr, #51174	; 0xc7e6
   362a4:			; <UNDEFINED> instruction: 0xf7d0e7ae
   362a8:	svclt	0x0000e8c2
   362ac:	andeq	pc, r2, r8, lsr #19
   362b0:	andeq	r0, r0, ip, asr #9
   362b4:	ldrdeq	pc, [r2], -r8
   362b8:	svcmi	0x00f0e92d
   362bc:	bmi	e07d10 <rpl_re_syntax_options@@Base+0xd9a230>
   362c0:	blmi	e07b40 <rpl_re_syntax_options@@Base+0xd9a060>
   362c4:	stmdavs	ip, {r0, r1, r2, r7, ip, sp, pc}^
   362c8:	sxtab16mi	r4, r0, sl, ror #8
   362cc:	ldmpl	r3, {r0, r3, r7, r9, sl, lr}^
   362d0:	adceq	r2, r0, r0, lsl #14
   362d4:	movwls	r6, #22555	; 0x581b
   362d8:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   362dc:	strls	r9, [r3, -r2, lsl #8]
   362e0:	stm	r6, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   362e4:	stmdacs	r0, {r2, ip, pc}
   362e8:	adcsmi	sp, ip, #84	; 0x54
   362ec:	beq	272728 <rpl_re_syntax_options@@Base+0x204c48>
   362f0:			; <UNDEFINED> instruction: 0xf8d9dd30
   362f4:			; <UNDEFINED> instruction: 0xf8d83008
   362f8:			; <UNDEFINED> instruction: 0xf8531018
   362fc:	movwcs	r2, #49191	; 0xc027
   36300:			; <UNDEFINED> instruction: 0x1c02fb03
   36304:	ldrdne	pc, [r4], -ip
   36308:			; <UNDEFINED> instruction: 0xdd2d2900
   3630c:	ldrdmi	pc, [r8], -ip
   36310:			; <UNDEFINED> instruction: 0xf8d82000
   36314:			; <UNDEFINED> instruction: 0xf1a45000
   36318:	and	r0, r2, r4, lsl #28
   3631c:	addmi	r3, r1, #1
   36320:			; <UNDEFINED> instruction: 0xf85ed022
   36324:	bl	189f3c <rpl_re_syntax_options@@Base+0x11c45c>
   36328:	ldmdbvc	fp, {r2, r6, r7, r8, r9}
   3632c:			; <UNDEFINED> instruction: 0xd1f5429e
   36330:	eorscc	pc, r4, r5, asr r8	; <UNPREDICTABLE>
   36334:			; <UNDEFINED> instruction: 0xd1f1459b
   36338:	andsle	r3, r5, r1, lsl #8
   3633c:			; <UNDEFINED> instruction: 0x4651465b
   36340:	strls	r4, [r0], -r0, asr #12
   36344:	ldc2	7, cr15, [sl, #-1020]!	; 0xfffffc04
   36348:			; <UNDEFINED> instruction: 0xf8d9b9a0
   3634c:	strcc	r3, [r1, -r4]
   36350:	sfmle	f4, 2, [lr], {187}	; 0xbb
   36354:	ldrdeq	pc, [r8], -r9
   36358:			; <UNDEFINED> instruction: 0xf7cf2400
   3635c:	ldm	sl, {r1, r3, r4, r5, r9, sl, fp, sp, lr, pc}
   36360:	stm	r9, {r0, r1, r2}
   36364:	and	r0, r9, r7
   36368:	ldrbmi	r4, [r0], -r1, ror #12
   3636c:	mcr2	7, 2, pc, cr14, cr15, {7}	; <UNPREDICTABLE>
   36370:	rscle	r2, sl, r0, lsl #16
   36374:	stmdals	r4, {r2, r9, sl, lr}
   36378:	cdp	7, 2, cr15, cr10, cr15, {6}
   3637c:	blmi	248ba8 <rpl_re_syntax_options@@Base+0x1db0c8>
   36380:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   36384:	blls	1903f4 <rpl_re_syntax_options@@Base+0x122914>
   36388:	qaddle	r4, sl, r5
   3638c:	andlt	r4, r7, r0, lsr #12
   36390:	svchi	0x00f0e8bd
   36394:	ldrb	r2, [r1, ip, lsl #8]!
   36398:	stmda	r8, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3639c:	andeq	pc, r2, r8, lsl r8	; <UNPREDICTABLE>
   363a0:	andeq	r0, r0, ip, asr #9
   363a4:	andeq	pc, r2, r0, ror #14
   363a8:	svcmi	0x00f8e92d
   363ac:	stmdavs	r9, {r0, r3, r7, r9, sl, lr}^
   363b0:	subsle	r2, r6, r0, lsl #18
   363b4:			; <UNDEFINED> instruction: 0x46936854
   363b8:	subsle	r2, r1, r0, lsl #24
   363bc:	stmdbne	sp, {r0, r1, r6, fp, sp, lr}
   363c0:	strmi	r6, [r0], r6, lsl #16
   363c4:	stmvs	r0, {r0, r1, r2, r3, r5, r6, r7, fp, ip}
   363c8:	sfmle	f4, 2, [r5], #-732	; 0xfffffd24
   363cc:	ldrdge	pc, [r8], -r9
   363d0:			; <UNDEFINED> instruction: 0xf8db1e4f
   363d4:			; <UNDEFINED> instruction: 0xf1042008
   363d8:	ldrmi	r3, [r9], #-3327	; 0xfffff301
   363dc:	strtmi	r3, [r1], #-2817	; 0xfffff4ff
   363e0:	eormi	pc, r7, sl, asr r8	; <UNPREDICTABLE>
   363e4:	eorpl	pc, ip, r2, asr r8	; <UNPREDICTABLE>
   363e8:	andle	r4, r7, ip, lsr #5
   363ec:			; <UNDEFINED> instruction: 0xf1bcda3c
   363f0:	ldrle	r0, [sl], #-3073	; 0xfffff3ff
   363f4:	eorpl	pc, ip, r2, asr r8	; <UNPREDICTABLE>
   363f8:	mvnsle	r4, ip, lsr #5
   363fc:	blle	281004 <rpl_re_syntax_options@@Base+0x213524>
   36400:	streq	lr, [r3, #2816]	; 0xb00
   36404:	blcc	ae410 <rpl_re_syntax_options@@Base+0x40930>
   36408:			; <UNDEFINED> instruction: 0xf855d304
   3640c:	adcmi	r6, r6, #4, 18	; 0x10000
   36410:	strdle	sp, [r2], -r9
   36414:			; <UNDEFINED> instruction: 0xf8403901
   36418:	svccc	0x00014021
   3641c:			; <UNDEFINED> instruction: 0xf1bcd405
   36420:	strle	r0, [r2], #-3073	; 0xfffff3ff
   36424:	eormi	pc, r7, sl, asr r8	; <UNPREDICTABLE>
   36428:			; <UNDEFINED> instruction: 0xf8d8e7e4
   3642c:			; <UNDEFINED> instruction: 0xf8d93004
   36430:			; <UNDEFINED> instruction: 0xf8db4004
   36434:	subsmi	r2, sp, #4
   36438:	ldrmi	r4, [r4], #-1052	; 0xfffffbe4
   3643c:	bne	18ba3f8 <rpl_re_syntax_options@@Base+0x184c918>
   36440:	bcs	4544c <_IO_stdin_used@@Base+0x6c0c>
   36444:	strcs	fp, [r0, #-4052]	; 0xfffff02c
   36448:	streq	pc, [r1, #-5]
   3644c:	blcc	7c6cc <rpl_re_syntax_options@@Base+0xebec>
   36450:	andvs	pc, r4, r8, asr #17
   36454:	umullseq	fp, r2, r5, r9
   36458:	orreq	lr, r1, r0, lsl #22
   3645c:	cdp	7, 9, cr15, cr2, cr15, {6}
   36460:	strmi	r2, [r8], -r0, lsl #2
   36464:	svchi	0x00f8e8bd
   36468:	ldrble	r3, [lr], #3841	; 0xf01
   3646c:	eormi	pc, r7, sl, asr r8	; <UNPREDICTABLE>
   36470:	blcc	b0360 <rpl_re_syntax_options@@Base+0x42880>
   36474:	eorpl	pc, r7, r0, asr #16
   36478:	rscle	r1, ip, sp, asr ip
   3647c:	eorvs	pc, r4, r0, asr r8	; <UNPREDICTABLE>
   36480:			; <UNDEFINED> instruction: 0xf850189f
   36484:	adcmi	r5, lr, #35	; 0x23
   36488:	bcc	adc5c <rpl_re_syntax_options@@Base+0x4017c>
   3648c:	ldrbtcc	pc, [pc], #260	; 36494 <ASN1_STRING_length@plt+0x2fc2c>	; <UNPREDICTABLE>
   36490:	eorvs	pc, r7, r0, asr #16
   36494:			; <UNDEFINED> instruction: 0xe7dfd1f2
   36498:	adceq	r4, r9, r5, lsr r4
   3649c:	ldmdb	sl, {r4, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   364a0:			; <UNDEFINED> instruction: 0xf8d9b150
   364a4:			; <UNDEFINED> instruction: 0xf8db1004
   364a8:			; <UNDEFINED> instruction: 0xf8d84004
   364ac:			; <UNDEFINED> instruction: 0xf8c83004
   364b0:			; <UNDEFINED> instruction: 0xf8c80008
   364b4:	str	r5, [r9, r0]
   364b8:	ldrb	r2, [r2, ip, lsl #2]
   364bc:	mvnsmi	lr, sp, lsr #18
   364c0:	stmdavs	lr, {r7, r9, sl, lr}
   364c4:	cdpcs	0, 1, cr11, cr15, cr4, {4}
   364c8:	cmneq	r5, r5, lsr #32
   364cc:	strcc	r6, [r1], -r4, lsl #16
   364d0:	andvs	r1, lr, r8, lsr #26
   364d4:	stmdbls	sl, {r0, r1, r2, r5, r6, r8, fp, ip}
   364d8:	adcsvs	r3, sl, r0, lsl r5
   364dc:	rscsvs	r4, fp, r5, lsr #8
   364e0:	stceq	0, cr15, [r0], {79}	; 0x4f
   364e4:			; <UNDEFINED> instruction: 0xf8c74404
   364e8:	stmdbgt	r3, {r2, lr, pc}
   364ec:	mnfeqe	f7, f7
   364f0:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   364f4:	andeq	lr, r3, lr, lsl #17
   364f8:			; <UNDEFINED> instruction: 0xf0217ba9
   364fc:			; <UNDEFINED> instruction: 0x73a9010c
   36500:			; <UNDEFINED> instruction: 0xcc04e9c7
   36504:	tstlt	r2, lr, lsr r2
   36508:	tstlt	r3, r4, lsl r0
   3650c:			; <UNDEFINED> instruction: 0x4620601c
   36510:	pop	{r2, ip, sp, pc}
   36514:	vst4.<illegal width 64>	{d24,d26,d28,d30}, [pc :256], r0
   36518:	stmib	sp, {r0, r3, r4, r5, r6, ip, sp, lr}^
   3651c:	tstls	r1, r2, lsl #6
   36520:	svc	0x0066f7cf
   36524:	stmdacs	r0, {r2, r9, sl, lr}
   36528:			; <UNDEFINED> instruction: 0xf8d8d0f1
   3652c:	andcs	r7, r4, r0
   36530:	movwcs	lr, #10717	; 0x29dd
   36534:	stmdbls	r1, {r0, r9, sl, sp}
   36538:			; <UNDEFINED> instruction: 0xf8c82500
   3653c:	eorvs	r4, r7, r0
   36540:	svclt	0x0000e7c7
   36544:	blmi	a48de8 <rpl_re_syntax_options@@Base+0x9db308>
   36548:	push	{r1, r3, r4, r5, r6, sl, lr}
   3654c:	strdlt	r4, [r4], r0
   36550:			; <UNDEFINED> instruction: 0xf10158d3
   36554:	stmdavs	r5, {r3, r4, r5, r9, sl}
   36558:	strbeq	pc, [r0, -r1, lsl #2]	; <UNPREDICTABLE>
   3655c:	stmdaeq	r8, {r0, r2, r3, r8, ip, sp, lr, pc}
   36560:	movwls	r6, #14363	; 0x381b
   36564:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   36568:	and	r4, r2, r4, lsl #12
   3656c:	stmdaeq	r4, {r0, r2, r8, ip, sp, lr, pc}
   36570:	movwcs	r4, #1564	; 0x61c
   36574:	tsteq	r4, r4, lsl #2	; <UNPREDICTABLE>
   36578:	tstls	r0, sl, lsl r6
   3657c:			; <UNDEFINED> instruction: 0x46394630
   36580:			; <UNDEFINED> instruction: 0xff9cf7ff
   36584:	andeq	pc, r0, r8, asr #17
   36588:	strdvs	fp, [r5], -r0
   3658c:	ldrdpl	pc, [r0], -r8
   36590:			; <UNDEFINED> instruction: 0xf0437eab
   36594:	strtvc	r0, [fp], r4, lsl #6
   36598:	blcs	5072c <_IO_stdin_used@@Base+0x11eec>
   3659c:	stmiavs	r2!, {r1, r2, r5, r6, r7, r8, ip, lr, pc}
   365a0:	svclt	0x0018429a
   365a4:	andle	r2, r9, r0, lsl #20
   365a8:	stmdaeq	r8, {r0, r2, r8, ip, sp, lr, pc}
   365ac:			; <UNDEFINED> instruction: 0xe7e04614
   365b0:	stmiavs	r2!, {r2, r4, r9, sl, lr}
   365b4:	svclt	0x0018429a
   365b8:	mvnsle	r2, r0, lsl #20
   365bc:	strtmi	r6, [r3], -r2, lsr #16
   365c0:	bcs	5067c <_IO_stdin_used@@Base+0x11e3c>
   365c4:	stmdals	r2, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   365c8:	blmi	208df0 <rpl_re_syntax_options@@Base+0x19b310>
   365cc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   365d0:	blls	110640 <rpl_re_syntax_options@@Base+0xa2b60>
   365d4:	qaddle	r4, sl, r2
   365d8:	pop	{r2, ip, sp, pc}
   365dc:			; <UNDEFINED> instruction: 0xf7cf81f0
   365e0:	svclt	0x0000ef26
   365e4:	muleq	r2, r8, r5
   365e8:	andeq	r0, r0, ip, asr #9
   365ec:	andeq	pc, r2, r4, lsl r5	; <UNPREDICTABLE>
   365f0:	svcmi	0x00f0e92d
   365f4:	ldmdami	lr, {r7, r9, sl, lr}^
   365f8:	bmi	17c7e54 <rpl_re_syntax_options@@Base+0x175a374>
   365fc:	svcvc	0x000bb089
   36600:	stmdavs	r9, {r3, r4, r5, r6, sl, lr}
   36604:			; <UNDEFINED> instruction: 0xf0135882
   36608:	stmdavs	ip!, {r4, r8, r9, sl}^
   3660c:	andls	r6, r7, #1179648	; 0x120000
   36610:	andeq	pc, r0, #79	; 0x4f
   36614:	addhi	pc, r3, r0
   36618:	rsble	r2, r0, r0, lsl #24
   3661c:	blcs	810bd0 <rpl_re_syntax_options@@Base+0x7a30f0>
   36620:	stcvs	12, cr13, [sl, #-324]	; 0xfffffebc
   36624:	vpmax.u8	d15, d3, d18
   36628:	strble	r0, [ip, #-2011]	; 0xfffff825
   3662c:	ldmdbeq	r8!, {r0, r8, ip, sp, lr, pc}
   36630:	mrscc	r2, SPSR_irq
   36634:			; <UNDEFINED> instruction: 0xf10d461a
   36638:			; <UNDEFINED> instruction: 0x46480a14
   3663c:	andge	pc, r0, sp, asr #17
   36640:	tstls	r3, r8, lsl #12
   36644:			; <UNDEFINED> instruction: 0xf88d2709
   36648:			; <UNDEFINED> instruction: 0xf7ff6018
   3664c:	movwcs	pc, #3895	; 0xf37	; <UNPREDICTABLE>
   36650:	ldrmi	r9, [sl], -r3, lsl #18
   36654:	andge	pc, r0, sp, asr #17
   36658:	andsvc	pc, r8, sp, lsl #17
   3665c:	strbmi	r4, [r8], -r6, lsl #12
   36660:			; <UNDEFINED> instruction: 0xff2cf7ff
   36664:	strmi	r9, [r7], -r3, lsl #18
   36668:	ldrtmi	r4, [fp], -r2, lsr #12
   3666c:			; <UNDEFINED> instruction: 0xf8cd4648
   36670:	mrsls	sl, (UNDEF: 3)
   36674:			; <UNDEFINED> instruction: 0xf88d2410
   36678:			; <UNDEFINED> instruction: 0xf7ff4018
   3667c:	stmdbls	r3, {r0, r1, r2, r3, r4, r8, r9, sl, fp, ip, sp, lr, pc}
   36680:	strbmi	r4, [r8], -r3, lsl #13
   36684:			; <UNDEFINED> instruction: 0x4632465b
   36688:	andge	pc, r0, sp, asr #17
   3668c:			; <UNDEFINED> instruction: 0xf88d2410
   36690:			; <UNDEFINED> instruction: 0xf7ff4018
   36694:			; <UNDEFINED> instruction: 0xf1bbff13
   36698:	svclt	0x00180f00
   3669c:	strmi	r2, [r4], -r0, lsl #16
   366a0:	svccs	0x0000d05f
   366a4:	mcrcs	15, 0, fp, cr0, cr8, {0}
   366a8:	stmdbvs	sl!, {r0, r1, r3, r4, r6, ip, lr, pc}^
   366ac:	cmnvs	sl, fp, lsr #29
   366b0:	biceq	pc, r0, #201326595	; 0xc000003
   366b4:	mrcvc	1, 5, r6, cr10, cr2, {3}
   366b8:	sbceq	pc, r3, #-1946157055	; 0x8c000001
   366bc:	mrcvc	6, 5, r7, cr2, cr10, {5}
   366c0:	sbceq	pc, r3, #-1946157055	; 0x8c000001
   366c4:	bmi	b54194 <rpl_re_syntax_options@@Base+0xae66b4>
   366c8:	ldrbtmi	r4, [sl], #-2858	; 0xfffff4d6
   366cc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   366d0:	subsmi	r9, sl, r7, lsl #22
   366d4:	strtmi	sp, [r0], -sl, asr #2
   366d8:	pop	{r0, r3, ip, sp, pc}
   366dc:			; <UNDEFINED> instruction: 0xf1018ff0
   366e0:			; <UNDEFINED> instruction: 0x46230938
   366e4:	strtmi	r3, [r2], -r0, asr #2
   366e8:	beq	572b24 <rpl_re_syntax_options@@Base+0x505044>
   366ec:			; <UNDEFINED> instruction: 0xf8cd4648
   366f0:	strcs	sl, [r8], -r0
   366f4:			; <UNDEFINED> instruction: 0xf88d9103
   366f8:			; <UNDEFINED> instruction: 0xf7ff6018
   366fc:	stmdbls	r3, {r0, r1, r2, r3, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   36700:	strtmi	r4, [r2], -r3, lsr #12
   36704:	andge	pc, r0, sp, asr #17
   36708:			; <UNDEFINED> instruction: 0xf88d2409
   3670c:			; <UNDEFINED> instruction: 0x46064018
   36710:			; <UNDEFINED> instruction: 0xf7ff4648
   36714:	stmdbls	r3, {r0, r1, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   36718:	strmi	r4, [r7], -r3, lsl #13
   3671c:			; <UNDEFINED> instruction: 0xf101e7b1
   36720:			; <UNDEFINED> instruction: 0x463b0938
   36724:	ldrtmi	r3, [sl], -r0, asr #2
   36728:	beq	572b64 <rpl_re_syntax_options@@Base+0x505084>
   3672c:			; <UNDEFINED> instruction: 0xf8cd4648
   36730:	strcs	sl, [r8], -r0
   36734:			; <UNDEFINED> instruction: 0xf88d9103
   36738:			; <UNDEFINED> instruction: 0xf7ff6018
   3673c:	stmdbls	r3, {r0, r1, r2, r3, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   36740:			; <UNDEFINED> instruction: 0x463a463b
   36744:	andge	pc, r0, sp, asr #17
   36748:			; <UNDEFINED> instruction: 0xf88d2709
   3674c:			; <UNDEFINED> instruction: 0x46067018
   36750:			; <UNDEFINED> instruction: 0xf7ff4648
   36754:	stmdbls	r3, {r0, r1, r4, r5, r7, r9, sl, fp, ip, sp, lr, pc}
   36758:	strmi	r4, [r3], r7, lsl #12
   3675c:	orrle	r2, r3, r0, lsl #24
   36760:	movwcs	lr, #51087	; 0xc78f
   36764:			; <UNDEFINED> instruction: 0xf8c82400
   36768:	str	r3, [ip, r0]!
   3676c:	cdp	7, 5, cr15, cr14, cr15, {6}
   36770:	andeq	pc, r2, r0, ror #9
   36774:	andeq	r0, r0, ip, asr #9
   36778:	andeq	pc, r2, r6, lsl r4	; <UNPREDICTABLE>
   3677c:			; <UNDEFINED> instruction: 0x460cb530
   36780:	addlt	r6, r3, sl, asr #16
   36784:			; <UNDEFINED> instruction: 0x46054919
   36788:	ldrbtmi	r4, [r9], #-2841	; 0xfffff4e7
   3678c:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   36790:			; <UNDEFINED> instruction: 0xf04f9301
   36794:	movwcs	r0, #768	; 0x300
   36798:	tstlt	r2, r0, lsl #6
   3679c:	blcs	495ff0 <rpl_re_syntax_options@@Base+0x428510>
   367a0:	stmiavs	r2!, {r0, r1, r2, r3, ip, lr, pc}
   367a4:	mrcvc	1, 0, fp, cr3, cr2, {0}
   367a8:	andsle	r2, r3, r1, lsl fp
   367ac:	blmi	448ff8 <rpl_re_syntax_options@@Base+0x3db518>
   367b0:	stmdals	r0, {r1, r3, r4, r5, r6, sl, lr}
   367b4:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   367b8:	subsmi	r9, sl, r1, lsl #22
   367bc:	andlt	sp, r3, r3, lsl r1
   367c0:			; <UNDEFINED> instruction: 0x4601bd30
   367c4:			; <UNDEFINED> instruction: 0xf7ff4668
   367c8:	rsbvs	pc, r0, r3, lsl pc	; <UNPREDICTABLE>
   367cc:	rscle	r2, r8, r0, lsl #16
   367d0:	strb	r6, [r6, r4]!
   367d4:	strbtmi	r4, [r8], -r9, lsr #12
   367d8:			; <UNDEFINED> instruction: 0xff0af7ff
   367dc:	stmdacs	r0, {r5, r7, sp, lr}
   367e0:	andvs	sp, r4, r4, ror #1
   367e4:			; <UNDEFINED> instruction: 0xf7cfe7e2
   367e8:	svclt	0x0000ee22
   367ec:	andeq	pc, r2, r6, asr r3	; <UNPREDICTABLE>
   367f0:	andeq	r0, r0, ip, asr #9
   367f4:	andeq	pc, r2, r0, lsr r3	; <UNPREDICTABLE>
   367f8:	ldrlt	r6, [r0, #-2123]!	; 0xfffff7b5
   367fc:	addlt	r2, r3, r0, lsl #22
   36800:	subvs	r4, r3, r4, lsl #12
   36804:	addseq	sp, sl, r0, lsl sp
   36808:	andls	r6, r1, #3
   3680c:	ldrmi	r4, [r0], -sp, lsl #12
   36810:	stcl	7, cr15, [lr, #828]!	; 0x33c
   36814:	strmi	r9, [r3], -r1, lsl #20
   36818:	cmnlt	r0, r0, lsr #1
   3681c:			; <UNDEFINED> instruction: 0xf7cf68a9
   36820:			; <UNDEFINED> instruction: 0x2000ecb2
   36824:	ldclt	0, cr11, [r0, #-12]!
   36828:	andvs	r2, r3, r0, lsl #6
   3682c:	rsbvs	r4, r3, r8, lsl r6
   36830:	andlt	r6, r3, r3, lsr #1
   36834:	rsbvs	fp, r0, r0, lsr sp
   36838:	eorvs	r2, r3, ip
   3683c:	svclt	0x0000e7f2
   36840:	ldrbmi	lr, [r0, sp, lsr #18]!
   36844:	addlt	r4, r2, r4, lsl #12
   36848:	cmplt	r9, r5, lsl r6
   3684c:	ldrdls	pc, [r4], -r1
   36850:	svclt	0x00182a00
   36854:	svceq	0x0000f1b9
   36858:			; <UNDEFINED> instruction: 0xf1b9dc0e
   3685c:	mcrrle	15, 0, r0, r3, cr0
   36860:	stmdavs	fp!, {r0, r2, r4, r8, ip, sp, pc}^
   36864:			; <UNDEFINED> instruction: 0xdc3e2b00
   36868:	stmib	r4, {r8, r9, sp}^
   3686c:	ldrmi	r3, [r8], -r0, lsl #6
   36870:	andlt	r6, r2, r3, lsr #1
   36874:			; <UNDEFINED> instruction: 0x87f0e8bd
   36878:	ldrdge	pc, [r4], -r2
   3687c:	svceq	0x0000f1ba
   36880:	bl	2add50 <rpl_re_syntax_options@@Base+0x240270>
   36884:	eorvs	r0, r0, sl
   36888:	addeq	r9, r0, r1, lsl #2
   3688c:	ldc	7, cr15, [r0, #828]!	; 0x33c
   36890:	adcvs	r9, r0, r1, lsl #18
   36894:	suble	r2, r3, r0, lsl #16
   36898:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3689c:	stmvs	r9, {r1, r3, r5, r7, fp, sp, lr}
   368a0:	stfeqd	f7, [r4], {160}	; 0xa0
   368a4:	strbmi	r4, [r3], -r5, asr #12
   368a8:	strmi	lr, [sl, #1]!
   368ac:			; <UNDEFINED> instruction: 0xf852dd2d
   368b0:			; <UNDEFINED> instruction: 0xf1087025
   368b4:			; <UNDEFINED> instruction: 0xf8510801
   368b8:	adcsmi	r6, lr, #35	; 0x23
   368bc:			; <UNDEFINED> instruction: 0xf84cbfc4
   368c0:	strcc	r7, [r1, #-40]	; 0xffffffd8
   368c4:			; <UNDEFINED> instruction: 0xf103dc05
   368c8:	svclt	0x00080301
   368cc:			; <UNDEFINED> instruction: 0xf84c3501
   368d0:	ldrmi	r6, [r9, #40]	; 0x28
   368d4:	strmi	sp, [sl, #3305]!	; 0xce9
   368d8:	andcs	sp, r0, fp, lsl #24
   368dc:	andhi	pc, r4, r4, asr #17
   368e0:	pop	{r1, ip, sp, pc}
   368e4:			; <UNDEFINED> instruction: 0x462987f0
   368e8:	andlt	r4, r2, r0, lsr #12
   368ec:			; <UNDEFINED> instruction: 0x47f0e8bd
   368f0:	bl	feaf0700 <rpl_re_syntax_options@@Base+0xfea82c20>
   368f4:	bl	b9110 <rpl_re_syntax_options@@Base+0x4b630>
   368f8:	bl	36f14 <ASN1_STRING_length@plt+0x306ac>
   368fc:	ldrbmi	r0, [r0], #136	; 0x88
   36900:	addeq	lr, sl, #323584	; 0x4f000
   36904:	ldc	7, cr15, [lr], #-828	; 0xfffffcc4
   36908:	bl	feab08ac <rpl_re_syntax_options@@Base+0xfea42dcc>
   3690c:	bl	77120 <rpl_re_syntax_options@@Base+0x9640>
   36910:	bl	36f24 <ASN1_STRING_length@plt+0x306bc>
   36914:	ldrmi	r0, [r0], #136	; 0x88
   36918:			; <UNDEFINED> instruction: 0xf7cf0092
   3691c:			; <UNDEFINED> instruction: 0xe7dcec34
   36920:	str	r2, [r6, ip]!
   36924:	svcmi	0x00f0e92d
   36928:	blhi	f1de4 <rpl_re_syntax_options@@Base+0x84304>
   3692c:	stccs	8, cr6, [r0], {84}	; 0x54
   36930:	svclt	0x0008b085
   36934:	andls	r4, r2, r3, lsl #12
   36938:	andsvs	fp, ip, r8, lsl #30
   3693c:	bl	12aa10 <rpl_re_syntax_options@@Base+0xbcf30>
   36940:	ldrmi	r0, [r0], r4, lsl #14
   36944:	ldrmi	r4, [fp], r9, lsl #13
   36948:	ldmvs	r2, {r0, r1, r2, r8, sl, fp, ip, lr, pc}
   3694c:	streq	lr, [r4], #2818	; 0xb02
   36950:	blcc	174aa0 <rpl_re_syntax_options@@Base+0x106fc0>
   36954:	ldrmi	r4, [pc], #-660	; 3695c <ASN1_STRING_length@plt+0x300f4>
   36958:			; <UNDEFINED> instruction: 0xf8d9d1fa
   3695c:	andcs	r1, ip, #68	; 0x44
   36960:	ldrdeq	pc, [r0], -r9	; <UNPREDICTABLE>
   36964:	blx	c6a52 <rpl_re_syntax_options@@Base+0x58f72>
   36968:	stmne	r1, {r0, r9, ip, sp, lr, pc}
   3696c:	andge	pc, r2, r0, asr r8	; <UNPREDICTABLE>
   36970:	svceq	0x0000f1ba
   36974:	stmvs	lr, {r1, r2, r3, r4, r8, sl, fp, ip, lr, pc}
   36978:	strbmi	r2, [r1], -r0, lsl #10
   3697c:	and	r3, r1, r4, lsl #28
   36980:	andsle	r4, r6, r5, asr r5
   36984:	svcmi	0x0004f856
   36988:	stmdavs	r3!, {r0, r8, sl, ip, sp}
   3698c:	ldrhle	r4, [r7, #43]!	; 0x2b
   36990:	mlascc	r4, r4, r8, pc	; <UNPREDICTABLE>
   36994:	movweq	pc, #61443	; 0xf003	; <UNPREDICTABLE>
   36998:	mvnsle	r4, fp, asr r5
   3699c:			; <UNDEFINED> instruction: 0xf7fe6aa0
   369a0:	stmdacs	r0, {r0, r3, r4, r5, r6, r8, fp, ip, sp, lr, pc}
   369a4:	strtmi	sp, [r0], -ip, ror #1
   369a8:	ldc	0, cr11, [sp], #20
   369ac:	pop	{r1, r8, r9, fp, pc}
   369b0:			; <UNDEFINED> instruction: 0x46888ff0
   369b4:	eorscs	r2, r8, r1, lsl #2
   369b8:	b	b748fc <rpl_re_syntax_options@@Base+0xb06e1c>
   369bc:	stmdacs	r0, {r2, r9, sl, lr}
   369c0:	addhi	pc, r5, r0
   369c4:	strbmi	r1, [r1], -r3, lsl #26
   369c8:			; <UNDEFINED> instruction: 0x461d4618
   369cc:			; <UNDEFINED> instruction: 0xff14f7ff
   369d0:	stmdacs	r0, {r1, r7, r9, sl, lr}
   369d4:	addshi	pc, ip, r0, asr #32
   369d8:	ldrdcc	pc, [r4], -r8
   369dc:	mlascs	r4, r4, r8, pc	; <UNPREDICTABLE>
   369e0:	adcvs	r2, r5, #0, 22
   369e4:	andeq	pc, r3, #-1409286143	; 0xac000001
   369e8:	eorscs	pc, r4, r4, lsl #17
   369ec:			; <UNDEFINED> instruction: 0xf104dd64
   369f0:	strls	r0, [r3, -ip, lsl #4]
   369f4:	strtmi	r4, [pc], -r6, lsl #12
   369f8:	bcs	472220 <rpl_re_syntax_options@@Base+0x404740>
   369fc:	andeq	pc, r8, #4, 2
   36a00:	bcs	fe472228 <rpl_re_syntax_options@@Base+0xfe404748>
   36a04:	andeq	pc, r4, #11
   36a08:			; <UNDEFINED> instruction: 0xf8d89201
   36a0c:			; <UNDEFINED> instruction: 0xf8d91008
   36a10:			; <UNDEFINED> instruction: 0xf8512000
   36a14:	bl	baab4 <rpl_re_syntax_options@@Base+0x4cfd4>
   36a18:	ldmdavs	r5, {r0, r6, r7, r9}^
   36a1c:	vorr.i16	d23, #208	; 0x00d0
   36a20:	stmdacs	r1, {r0, r3, r8, sl, sp}
   36a24:	stccs	15, cr11, [r0, #-32]	; 0xffffffe0
   36a28:	ldmibvc	r1, {r1, r6, ip, lr, pc}
   36a2c:			; <UNDEFINED> instruction: 0xf8942802
   36a30:	vmvn.i32	d18, #148	; 0x00000094
   36a34:	vaddw.u8	<illegal reg q8.5>, q1, d0
   36a38:	b	133db40 <rpl_re_syntax_options@@Base+0x12d0060>
   36a3c:	vrhadd.u32	d16, d1, d1
   36a40:			; <UNDEFINED> instruction: 0xf8841245
   36a44:	svclt	0x00022034
   36a48:			; <UNDEFINED> instruction: 0xf042b2d2
   36a4c:			; <UNDEFINED> instruction: 0xf8840210
   36a50:	andle	r2, r7, r4, lsr r0
   36a54:	svclt	0x00022804
   36a58:	mlascs	r4, r4, r8, pc	; <UNPREDICTABLE>
   36a5c:	subeq	pc, r0, #66	; 0x42
   36a60:	eorscs	pc, r4, r4, lsl #17
   36a64:	bvs	fe8e3700 <rpl_re_syntax_options@@Base+0xfe875c20>
   36a68:	mlasle	lr, r7, r2, r4
   36a6c:	ldrle	r0, [r6, #-2027]!	; 0xfffff815
   36a70:	svceq	0x0001f01b
   36a74:	streq	sp, [fp, sl]!
   36a78:	strbteq	sp, [r9], r8, lsl #8
   36a7c:			; <UNDEFINED> instruction: 0xf01bd502
   36a80:	andle	r0, r3, r2, lsl #30
   36a84:	strle	r0, [r7, #-1642]!	; 0xfffff996
   36a88:	bllt	b1d694 <rpl_re_syntax_options@@Base+0xaafbb4>
   36a8c:	andeq	lr, sl, #186368	; 0x2d800
   36a90:	stmiavs	r1!, {r1, r3, sl, ip, lr, pc}
   36a94:	ble	2074c4 <rpl_re_syntax_options@@Base+0x1999e4>
   36a98:	vnmls.f16	s6, s16, s2
   36a9c:	umlalvs	r0, r1, r0, sl
   36aa0:	bne	472308 <rpl_re_syntax_options@@Base+0x404828>
   36aa4:			; <UNDEFINED> instruction: 0xf9d2f7ff
   36aa8:	ldrdcc	pc, [r4], -r8
   36aac:	beq	b2edc <rpl_re_syntax_options@@Base+0x453fc>
   36ab0:	addsmi	r3, lr, #1048576	; 0x100000
   36ab4:	svcls	0x0003dba9
   36ab8:			; <UNDEFINED> instruction: 0x4648463a
   36abc:			; <UNDEFINED> instruction: 0xf7fe4621
   36ac0:	stmdacs	r0, {r0, r2, r4, r8, r9, fp, ip, sp, lr, pc}
   36ac4:	svcge	0x006ff43f
   36ac8:			; <UNDEFINED> instruction: 0xf7ff4620
   36acc:	bls	f4c80 <rpl_re_syntax_options@@Base+0x871a0>
   36ad0:	strcs	r2, [r0], #-780	; 0xfffffcf4
   36ad4:			; <UNDEFINED> instruction: 0xe7666013
   36ad8:	ldrdcc	pc, [r4], -r8
   36adc:	streq	lr, [r8, r8, ror #15]!
   36ae0:			; <UNDEFINED> instruction: 0xf01bd5cb
   36ae4:	sbcle	r0, r8, r1, lsl #30
   36ae8:	ldrdcs	lr, [ip], -r0
   36aec:	stc	7, cr15, [r0], {207}	; 0xcf
   36af0:	stmdacs	r0, {r5, r7, r9, sp, lr}
   36af4:	strbmi	sp, [r1], -r8, ror #1
   36af8:	mrc2	7, 3, pc, cr14, cr15, {7}
   36afc:	stmdacs	r0, {r1, r7, r9, sl, lr}
   36b00:			; <UNDEFINED> instruction: 0xf894d1e5
   36b04:			; <UNDEFINED> instruction: 0xf0422034
   36b08:			; <UNDEFINED> instruction: 0xf8840280
   36b0c:			; <UNDEFINED> instruction: 0xe7ad2034
   36b10:			; <UNDEFINED> instruction: 0xf7cf4620
   36b14:			; <UNDEFINED> instruction: 0xe7daea5e
   36b18:	svcmi	0x00f8e92d
   36b1c:	ldmdavs	r6, {r0, r7, r9, sl, lr}^
   36b20:	svclt	0x00042e00
   36b24:	ldrtmi	r6, [r4], -r6
   36b28:	addhi	pc, r7, r0
   36b2c:	pkhbtmi	r4, r8, r2, lsl #13
   36b30:	ldmvs	r3, {r0, r1, r2, r8, sl, fp, ip, lr, pc}
   36b34:	orreq	lr, r6, r3, lsl #22
   36b38:	blcs	174c8c <rpl_re_syntax_options@@Base+0x1071ac>
   36b3c:	ldrmi	r4, [r6], #-665	; 0xfffffd67
   36b40:			; <UNDEFINED> instruction: 0xf8d8d1fa
   36b44:	movwcs	r2, #49220	; 0xc044
   36b48:	ldrdne	pc, [r0], -r8	; <UNPREDICTABLE>
   36b4c:	blx	106c1e <rpl_re_syntax_options@@Base+0x9913e>
   36b50:	stmiane	sl, {r1, r8, r9, ip, sp, lr, pc}^
   36b54:	andlt	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   36b58:	svceq	0x0000f1bb
   36b5c:	ldmvs	r7, {r4, r8, sl, fp, ip, lr, pc}
   36b60:	svccc	0x00042500
   36b64:	svcmi	0x0004f857
   36b68:	ldrbmi	r3, [r1], -r1, lsl #10
   36b6c:	stmdavs	r3!, {r5, r8, sl, fp, ip}
   36b70:			; <UNDEFINED> instruction: 0xd10342b3
   36b74:			; <UNDEFINED> instruction: 0xf88ef7fe
   36b78:	cmple	lr, r0, lsl #16
   36b7c:	mvnsle	r4, sp, asr r5
   36b80:	eorscs	r2, r8, r1, lsl #2
   36b84:	stmdb	r6, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   36b88:	stmdacs	r0, {r2, r9, sl, lr}
   36b8c:	stcne	0, cr13, [r5, #-416]	; 0xfffffe60
   36b90:			; <UNDEFINED> instruction: 0x46284651
   36b94:	mrc2	7, 1, pc, cr0, cr15, {7}
   36b98:	cmple	lr, r0, lsl #16
   36b9c:	ldrdvc	pc, [r4], -sl
   36ba0:	svccs	0x000062a5
   36ba4:			; <UNDEFINED> instruction: 0xf8dadd43
   36ba8:	vst4.8	{d17-d20}, [pc], r8
   36bac:			; <UNDEFINED> instruction: 0xf8d84e7f
   36bb0:	vaddl.s8	q14, d0, d0
   36bb4:	bl	7a3c8 <rpl_re_syntax_options@@Base+0xc8e8>
   36bb8:	ands	r0, r9, r7, lsl #15
   36bbc:	mlascs	r4, r4, r8, pc	; <UNPREDICTABLE>
   36bc0:			; <UNDEFINED> instruction: 0xf8932802
   36bc4:	vaddl.u8	q13, d2, d6
   36bc8:	vmls.f<illegal width 8>	<illegal reg q8.5>, q5, d0[0]
   36bcc:	b	117d3d4 <rpl_re_syntax_options@@Base+0x110f8f4>
   36bd0:	vrshl.u32	d16, d10, d5
   36bd4:			; <UNDEFINED> instruction: 0xf8841245
   36bd8:	eorsle	r2, r1, r4, lsr r0
   36bdc:	teqle	r5, r4, lsl #16
   36be0:	mlascc	r4, r4, r8, pc	; <UNPREDICTABLE>
   36be4:	movteq	pc, #67	; 0x43	; <UNPREDICTABLE>
   36be8:	eorscc	pc, r4, r4, lsl #17
   36bec:	andsle	r4, lr, pc, lsl #5
   36bf0:	blcc	174d3c <rpl_re_syntax_options@@Base+0x10725c>
   36bf4:	biceq	lr, r3, #12, 22	; 0x3000
   36bf8:	stmdacs	r1, {r3, r4, r8, fp, ip, sp, lr}
   36bfc:	ldmdavs	sl, {r1, r2, r3, r4, r6, r7, r8, ip, lr, pc}^
   36c00:	svceq	0x0002ea1e
   36c04:	ldmibvc	sl, {r1, r4, r5, r6, r7, ip, lr, pc}
   36c08:	mlascc	r4, r4, r8, pc	; <UNPREDICTABLE>
   36c0c:	andne	pc, r0, r2, asr #7
   36c10:	subne	pc, r0, #201326595	; 0xc000003
   36c14:	vcgt.u32	d20, d2, d2
   36c18:			; <UNDEFINED> instruction: 0xf8841345
   36c1c:			; <UNDEFINED> instruction: 0xf8943034
   36c20:	addmi	r3, pc, #52	; 0x34
   36c24:	orreq	pc, r0, #67	; 0x43
   36c28:	eorscc	pc, r4, r4, lsl #17
   36c2c:	ldrtmi	sp, [r2], -r0, ror #3
   36c30:	strtmi	r4, [r1], -r0, asr #12
   36c34:	blx	16f4c34 <rpl_re_syntax_options@@Base+0x1687154>
   36c38:			; <UNDEFINED> instruction: 0x4620b9b8
   36c3c:	svchi	0x00f8e8bd
   36c40:			; <UNDEFINED> instruction: 0xf043b2d3
   36c44:			; <UNDEFINED> instruction: 0xf8840310
   36c48:			; <UNDEFINED> instruction: 0xe7cf3034
   36c4c:	rscle	r2, r6, ip, lsl #16
   36c50:	b	7d0dc4 <rpl_re_syntax_options@@Base+0x7632e4>
   36c54:	sbcle	r0, r9, r3, lsl #30
   36c58:	strtmi	lr, [r0], -r1, ror #15
   36c5c:	ldmib	r8!, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36c60:	strcs	r2, [r0], #-780	; 0xfffffcf4
   36c64:	andcc	pc, r0, r9, asr #17
   36c68:	strtmi	lr, [r0], -r7, ror #15
   36c6c:			; <UNDEFINED> instruction: 0xff9af7fe
   36c70:	svclt	0x0000e7f6
   36c74:	ldrbmi	lr, [r0, sp, lsr #18]!
   36c78:	stcmi	6, cr4, [r1], #-512	; 0xfffffe00
   36c7c:	stmdami	r1!, {r1, r2, r3, r4, r9, sl, fp, ip}
   36c80:	ldrbtmi	fp, [ip], #-134	; 0xffffff7a
   36c84:	stmdavs	r0, {r5, fp, ip, lr}
   36c88:			; <UNDEFINED> instruction: 0xf04f9005
   36c8c:	stcle	0, cr0, [r8, #-0]
   36c90:			; <UNDEFINED> instruction: 0xf1a21f0c
   36c94:	svcge	0x00020a04
   36c98:	stmdbeq	r4, {r0, r2, r3, r8, ip, sp, lr, pc}
   36c9c:	ands	r2, r6, r0, lsl #10
   36ca0:	andcc	fp, r4, #-2147483612	; 0x80000024
   36ca4:	ldrtmi	r3, [r8], -r4, lsl #2
   36ca8:	stc2l	7, cr15, [sl, #1020]	; 0x3fc
   36cac:	stmiblt	r8, {r0, ip, pc}^
   36cb0:			; <UNDEFINED> instruction: 0x4641463a
   36cb4:			; <UNDEFINED> instruction: 0xf7ff4648
   36cb8:	strmi	pc, [r3], -pc, lsr #30
   36cbc:	eorvs	r9, r3, r4, lsl #16
   36cc0:	stmib	r6, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   36cc4:	stmdblt	r8!, {r0, fp, ip, pc}^
   36cc8:	adcmi	r3, lr, #4194304	; 0x400000
   36ccc:			; <UNDEFINED> instruction: 0xf854d009
   36cd0:			; <UNDEFINED> instruction: 0xf85a1f04
   36cd4:	stmdbcs	r0, {r2, r8, r9, sl, fp, sp}
   36cd8:	strcc	sp, [r1, #-482]	; 0xfffffe1e
   36cdc:	adcmi	r6, lr, #34	; 0x22
   36ce0:	strdcs	sp, [r0], -r5
   36ce4:	blmi	20950c <rpl_re_syntax_options@@Base+0x19ba2c>
   36ce8:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   36cec:	blls	190d5c <rpl_re_syntax_options@@Base+0x12327c>
   36cf0:	qaddle	r4, sl, r2
   36cf4:	pop	{r1, r2, ip, sp, pc}
   36cf8:			; <UNDEFINED> instruction: 0xf7cf87f0
   36cfc:	svclt	0x0000eb98
   36d00:	andeq	lr, r2, lr, asr lr
   36d04:	andeq	r0, r0, ip, asr #9
   36d08:	strdeq	lr, [r2], -r8
   36d0c:	svcmi	0x00f0e92d
   36d10:	stc	6, cr4, [sp, #-88]!	; 0xffffffa8
   36d14:	strmi	r8, [r7], -r2, lsl #22
   36d18:	ldrcs	r4, [r4, #-2683]	; 0xfffff585
   36d1c:	andcs	r6, r0, r4, asr #29
   36d20:	bcc	fe472548 <rpl_re_syntax_options@@Base+0xfe404a68>
   36d24:	addlt	r4, fp, r9, ror fp
   36d28:	tstls	r0, sl, ror r4
   36d2c:	ldmpl	r3, {r0, r5, r9, sl, lr}^
   36d30:	movwls	r6, #38939	; 0x981b
   36d34:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   36d38:	stmdane	fp, {r0, r3, sp, lr, pc}
   36d3c:	subsne	r6, fp, sl, ror pc
   36d40:	andcs	pc, r3, #5120	; 0x1400
   36d44:	addsmi	r6, r6, #5373952	; 0x520000
   36d48:	mrrcne	15, 12, fp, r8, cr12
   36d4c:	addmi	r4, r1, #26214400	; 0x1900000
   36d50:	addmi	sp, r4, #62208	; 0xf300
   36d54:	adcshi	pc, r0, r0, asr #6
   36d58:	svcvs	0x007c2314
   36d5c:			; <UNDEFINED> instruction: 0xf000fb03
   36d60:	ldmdavs	fp, {r0, r1, r5, fp, ip}^
   36d64:			; <UNDEFINED> instruction: 0xf040429e
   36d68:			; <UNDEFINED> instruction: 0xf10080a7
   36d6c:	movwls	r0, #13076	; 0x3314
   36d70:	ldrtmi	r9, [r2], r0, lsl #22
   36d74:	ldrsblt	pc, [r4], #-135	; 0xffffff79	; <UNPREDICTABLE>
   36d78:	stmdbeq	r8, {r0, r1, r8, ip, sp, lr, pc}
   36d7c:	vmla.f64	d10, d8, d5
   36d80:	blls	1055c8 <rpl_re_syntax_options@@Base+0x97ae8>
   36d84:	sub	r4, r6, ip, lsl r4
   36d88:	b	141277c <rpl_re_syntax_options@@Base+0x13a4c9c>
   36d8c:			; <UNDEFINED> instruction: 0xf8db0885
   36d90:	bl	fadc8 <rpl_re_syntax_options@@Base+0x8d2e8>
   36d94:	andls	r0, r1, r8
   36d98:	eorvs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   36d9c:	eorcc	pc, r2, r1, asr r8	; <UNPREDICTABLE>
   36da0:	rsbsle	r2, fp, r0, lsl #28
   36da4:			; <UNDEFINED> instruction: 0xf10668b0
   36da8:	ldrmi	r0, [sl], -ip, lsl #2
   36dac:			; <UNDEFINED> instruction: 0xf7fe9301
   36db0:	bllt	1676d54 <rpl_re_syntax_options@@Base+0x1609274>
   36db4:	vldmdbne	r1!, {s20-s25}
   36db8:	ldrmi	r9, [r0], -r2, lsl #4
   36dbc:	ldc2	7, cr15, [ip, #-1020]	; 0xfffffc04
   36dc0:	bls	dd9cc <rpl_re_syntax_options@@Base+0x6feec>
   36dc4:			; <UNDEFINED> instruction: 0x46064619
   36dc8:			; <UNDEFINED> instruction: 0x96054610
   36dcc:			; <UNDEFINED> instruction: 0xf93cf7fe
   36dd0:			; <UNDEFINED> instruction: 0xf0809b05
   36dd4:	blcs	36de0 <ASN1_STRING_length@plt+0x30578>
   36dd8:			; <UNDEFINED> instruction: 0xf040bf18
   36ddc:			; <UNDEFINED> instruction: 0xf0100001
   36de0:	ldrshle	r0, [fp, #-255]!	; 0xffffff01
   36de4:	vaddvs.f32	s19, s22, s4
   36de8:	movwls	r4, #5187	; 0x1443
   36dec:	mrc	6, 0, r4, cr8, cr9, {2}
   36df0:			; <UNDEFINED> instruction: 0xf7ff0a10
   36df4:	bls	b6840 <rpl_re_syntax_options@@Base+0x48d60>
   36df8:	stmdals	r8, {r0, r1, r9, sl, lr}
   36dfc:			; <UNDEFINED> instruction: 0xf7cf6013
   36e00:	cdpvs	8, 7, cr14, cr11, cr8, {7}
   36e04:	eorcc	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   36e08:	rsble	r2, r3, r0, lsl #22
   36e0c:	stccc	8, cr15, [r4], {20}
   36e10:	blcs	43e68 <_IO_stdin_used@@Base+0x5628>
   36e14:	blls	6af5c <yy_flex_debug@@Base+0x2b3c>
   36e18:			; <UNDEFINED> instruction: 0xf8544649
   36e1c:	ldmdavs	lr, {r2, r4, sl, fp, sp}^
   36e20:			; <UNDEFINED> instruction: 0xf7fe4630
   36e24:	stmdacs	r0, {r0, r2, r3, r5, r7, r8, r9, sl, fp, ip, sp, lr, pc}
   36e28:	ldmdb	r4, {r4, r5, r6, r7, ip, lr, pc}^
   36e2c:	ldrbmi	r3, [r5], #-1283	; 0xfffffafd
   36e30:	strmi	r1, [sl, #2797]!	; 0xaed
   36e34:			; <UNDEFINED> instruction: 0xf8dbd1a8
   36e38:	strcs	r3, [ip, #-20]	; 0xffffffec
   36e3c:			; <UNDEFINED> instruction: 0x46494630
   36e40:	andcc	pc, r2, #5120	; 0x1400
   36e44:	ldmdavs	sl, {r0, r1, r4, r7, fp, sp, lr}
   36e48:			; <UNDEFINED> instruction: 0xff9af7fe
   36e4c:	bicsle	r2, sp, r0, lsl #16
   36e50:	andcs	r4, r4, r6, lsl #12
   36e54:	ldrmi	r2, [r0], r1, lsl #6
   36e58:	movwcc	lr, #27085	; 0x69cd
   36e5c:	b	ff274da0 <rpl_re_syntax_options@@Base+0xff2072c0>
   36e60:	stmdacs	r0, {r3, ip, pc}
   36e64:			; <UNDEFINED> instruction: 0xf8c0d049
   36e68:	blls	5d6e70 <rpl_re_syntax_options@@Base+0x569390>
   36e6c:	vnmls.f16	s20, s16, s12
   36e70:			; <UNDEFINED> instruction: 0x46582a90
   36e74:	strls	r9, [r5], -r1, lsl #2
   36e78:	blx	7f4e7c <rpl_re_syntax_options@@Base+0x78739c>
   36e7c:	ldmib	sp, {r2, r9, sl, lr}^
   36e80:			; <UNDEFINED> instruction: 0xf7ff0100
   36e84:	strmi	pc, [r5], -r3, asr #17
   36e88:			; <UNDEFINED> instruction: 0xf7cf9808
   36e8c:	stmdals	r5, {r1, r5, r7, fp, sp, lr, pc}
   36e90:	movweq	lr, #23108	; 0x5a44
   36e94:			; <UNDEFINED> instruction: 0xd1294303
   36e98:			; <UNDEFINED> instruction: 0xe7726f7c
   36e9c:	movwls	r2, #8196	; 0x2004
   36ea0:	stmib	sp, {r0, r8, r9, sp}^
   36ea4:			; <UNDEFINED> instruction: 0xf7cf3306
   36ea8:	andls	lr, r8, r4, lsr #21
   36eac:	blls	e3634 <rpl_re_syntax_options@@Base+0x75b54>
   36eb0:	strls	sl, [r5], -r6, lsl #20
   36eb4:	ldr	r6, [r9, r3]
   36eb8:	bmi	57eec0 <rpl_re_syntax_options@@Base+0x5113e0>
   36ebc:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   36ec0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   36ec4:	subsmi	r9, sl, r9, lsl #22
   36ec8:	andlt	sp, fp, fp, lsl r1
   36ecc:	blhi	f21c8 <rpl_re_syntax_options@@Base+0x846e8>
   36ed0:	svchi	0x00f0e8bd
   36ed4:	stmdacs	r0, {r0, r2, fp, ip, pc}
   36ed8:			; <UNDEFINED> instruction: 0xe7eed098
   36edc:			; <UNDEFINED> instruction: 0xf7cf9808
   36ee0:	stmdals	r5, {r3, r4, r5, r6, fp, sp, lr, pc}
   36ee4:	mvnle	r2, r0, lsl #16
   36ee8:	strb	r2, [r6, ip]!
   36eec:	mvnle	r2, r0, lsl #16
   36ef0:	svclt	0x00142c00
   36ef4:	strtmi	r4, [r8], -r0, lsr #12
   36ef8:	stmib	sp, {r0, r1, r2, r3, r4, r6, r7, r8, r9, sl, sp, lr, pc}^
   36efc:	strtmi	r6, [lr], -r6, lsl #12
   36f00:			; <UNDEFINED> instruction: 0xf7cfe7b3
   36f04:	svclt	0x0000ea94
   36f08:			; <UNDEFINED> instruction: 0x0002edb8
   36f0c:	andeq	r0, r0, ip, asr #9
   36f10:	andeq	lr, r2, r2, lsr #24
   36f14:	svcmi	0x00f0e92d
   36f18:	stmdavs	r9, {r0, r3, r7, r9, sl, lr}
   36f1c:			; <UNDEFINED> instruction: 0xf8d0b083
   36f20:	stmdbcs	r0, {r2, r4, r6, ip, sp, pc}
   36f24:	svclt	0x00c29301
   36f28:	ldrmi	r4, [r2], r0, lsl #13
   36f2c:	cfstrsle	mvf2, [r2], {-0}
   36f30:	addmi	lr, ip, #45	; 0x2d
   36f34:			; <UNDEFINED> instruction: 0xf8dada2b
   36f38:			; <UNDEFINED> instruction: 0xf8db3000
   36f3c:			; <UNDEFINED> instruction: 0xf8536000
   36f40:	strcc	r5, [r1], #-36	; 0xffffffdc
   36f44:	strbeq	lr, [r5, r6, lsl #22]
   36f48:	svccs	0x0008793f
   36f4c:			; <UNDEFINED> instruction: 0xf856d1f1
   36f50:	ldmdacs	pc, {r0, r2, r4, r5}	; <UNPREDICTABLE>
   36f54:			; <UNDEFINED> instruction: 0xf8dbdced
   36f58:	sbcmi	r3, r3, r0, asr r0
   36f5c:	strble	r0, [r8, #2011]!	; 0x7db
   36f60:	tstvs	pc, #216, 18	; 0x360000
   36f64:	ldrdvc	pc, [r4], r8
   36f68:	mulsle	r6, lr, r2
   36f6c:	andcs	r2, r1, r8, lsl r1
   36f70:	svc	0x0050f7ce
   36f74:			; <UNDEFINED> instruction: 0xf8471c73
   36f78:	cmnlt	r0, r6, lsr #32
   36f7c:	rsbscc	pc, ip, r8, asr #17
   36f80:	ldrdne	pc, [r0], -r9
   36f84:	addmi	r9, ip, #1024	; 0x400
   36f88:	andvs	r6, r3, r5, asr #32
   36f8c:	ldrdcs	sp, [r0], -r3
   36f90:	pop	{r0, r1, ip, sp, pc}
   36f94:	strdcs	r8, [ip], -r0
   36f98:			; <UNDEFINED> instruction: 0x4638e7fa
   36f9c:			; <UNDEFINED> instruction: 0xf7cf00f1
   36fa0:	ldrsbteq	lr, [r3], #-186	; 0xffffff46
   36fa4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   36fa8:			; <UNDEFINED> instruction: 0xf8d8d0f5
   36fac:	stmib	r8, {r2, r3, r4, r5, r6, sp, lr}^
   36fb0:	ldrb	r3, [fp, r0, lsr #32]
   36fb4:	ldrlt	r2, [r8, #-2304]!	; 0xfffff700
   36fb8:	blle	b887d4 <rpl_re_syntax_options@@Base+0xb1acf4>
   36fbc:	addmi	r6, fp, #3072	; 0xc00
   36fc0:	stcvs	0, cr13, [r3, #-240]	; 0xffffff10
   36fc4:	vldrle	d2, [r2, #-4]
   36fc8:	bl	1111dc <rpl_re_syntax_options@@Base+0xa36fc>
   36fcc:	and	r0, r1, r1, lsl #7
   36fd0:	eorle	r1, r1, ip, asr #24
   36fd4:	stmdbmi	r4, {r0, r1, r4, r6, fp, ip, sp, lr, pc}
   36fd8:			; <UNDEFINED> instruction: 0x1c623901
   36fdc:			; <UNDEFINED> instruction: 0xf895d0f8
   36fe0:	ldmiblt	fp, {r1, r2, r3, r6, ip, sp}^
   36fe4:	svclt	0x00182c0a
   36fe8:	andle	r2, lr, r0
   36fec:	stmdavs	r3, {r3, r4, r5, r8, sl, fp, ip, sp, pc}^
   36ff0:	mrrcpl	12, 4, r6, fp, cr0
   36ff4:	andseq	pc, pc, #3
   36ff8:			; <UNDEFINED> instruction: 0xf8501159
   36ffc:	sbcsmi	r0, r0, r1, lsr #32
   37000:	andeq	pc, r1, r0, lsl r0	; <UNPREDICTABLE>
   37004:	blcs	2eb46c <rpl_re_syntax_options@@Base+0x27d98c>
   37008:			; <UNDEFINED> instruction: 0xf895d1f0
   3700c:	blcs	43148 <_IO_stdin_used@@Base+0x4908>
   37010:	andcs	fp, r0, ip, lsl #30
   37014:	ldclt	0, cr2, [r8, #-8]!
   37018:	vldmdblt	r8!, {d6-<overflow reg d57>}
   3701c:			; <UNDEFINED> instruction: 0xf7cf4620
   37020:			; <UNDEFINED> instruction: 0xf1a4e9b4
   37024:	blx	fecf7da8 <rpl_re_syntax_options@@Base+0xfec8a2c8>
   37028:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   3702c:	svclt	0x000c2800
   37030:	andcs	r4, r1, r8, lsl r6
   37034:	sbcsle	r2, r5, r0, lsl #16
   37038:	ldclt	0, cr2, [r8, #-4]!
   3703c:	svceq	0x0002f012
   37040:	andcs	fp, r8, r4, lsl pc
   37044:	ldclt	0, cr2, [r8, #-40]!	; 0xffffffd8
   37048:	stmdavs	r3, {r3, r4, r5, r8, sl, ip, sp, pc}^
   3704c:			; <UNDEFINED> instruction: 0x3c01790c
   37050:	stccs	12, cr5, [r6], {155}	; 0x9b
   37054:	ldm	pc, {r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   37058:	streq	pc, [r4, -r4]
   3705c:	smladxeq	ip, r5, r7, r0
   37060:	stmdavc	ip, {r1, r3}
   37064:	mulle	ip, ip, r2
   37068:	ldrmi	r2, [r8], -r0, lsl #6
   3706c:			; <UNDEFINED> instruction: 0x061dbd38
   37070:	blcs	2ec460 <rpl_re_syntax_options@@Base+0x27e980>
   37074:	stmdblt	r3!, {r3, r4, r5, ip, lr, pc}
   37078:			; <UNDEFINED> instruction: 0xf8d46d44
   3707c:	strteq	r4, [r4], -r0, lsl #1
   37080:	stmdavs	ip, {r0, r1, r4, r5, r6, r7, sl, ip, lr, pc}^
   37084:	cmnmi	pc, #1325400064	; 0x4f000000	; <UNPREDICTABLE>
   37088:	movweq	pc, #12992	; 0x32c0	; <UNPREDICTABLE>
   3708c:			; <UNDEFINED> instruction: 0xb1b34023
   37090:	stcvs	6, cr4, [r2, #68]	; 0x44
   37094:			; <UNDEFINED> instruction: 0xff8ef7ff
   37098:	smlabtcs	r9, r4, r3, pc	; <UNPREDICTABLE>
   3709c:	andeq	pc, r4, #17
   370a0:	smladeq	fp, ip, r1, sp
   370a4:	strbeq	sp, [r5, r1, lsl #10]
   370a8:	pkhtbeq	sp, ip, lr, asr #9
   370ac:			; <UNDEFINED> instruction: 0xf010d502
   370b0:	sbcsle	r0, r9, r2, lsl #4
   370b4:	svclt	0x0048060a
   370b8:	biceq	pc, r0, #192, 6
   370bc:	movwcs	sp, #5333	; 0x14d5
   370c0:	ldclt	6, cr4, [r8, #-96]!	; 0xffffffa0
   370c4:	cmpne	sp, ip, lsl #16
   370c8:	tsteq	pc, #3	; <UNPREDICTABLE>
   370cc:	eormi	pc, r5, r4, asr r8	; <UNPREDICTABLE>
   370d0:	vpmax.u8	d15, d3, d20
   370d4:	movweq	pc, #4115	; 0x1013	; <UNPREDICTABLE>
   370d8:			; <UNDEFINED> instruction: 0xe7c6d1d3
   370dc:	movweq	pc, #4112	; 0x1010	; <UNPREDICTABLE>
   370e0:	streq	sp, [fp, -r3, asr #1]
   370e4:	ldr	sp, [pc, r1, ror #11]!
   370e8:			; <UNDEFINED> instruction: 0xf8d36d43
   370ec:			; <UNDEFINED> instruction: 0xf0133080
   370f0:	bicle	r0, r6, r0, asr #6
   370f4:	svclt	0x0000e7b9
   370f8:			; <UNDEFINED> instruction: 0x460eb5f8
   370fc:			; <UNDEFINED> instruction: 0x46194615
   37100:	strmi	r6, [r4], -r2, lsl #27
   37104:			; <UNDEFINED> instruction: 0xff56f7ff
   37108:	stcle	14, cr2, [ip, #-0]
   3710c:			; <UNDEFINED> instruction: 0xf0006d63
   37110:	stmdavs	sp!, {r3, sl, fp}
   37114:	cdpeq	0, 0, cr15, cr2, cr0, {0}
   37118:	streq	pc, [r1, -r0]
   3711c:	ldmdavs	r9, {sl, sp}
   37120:			; <UNDEFINED> instruction: 0xf8553d04
   37124:	bl	7ad3c <rpl_re_syntax_options@@Base+0xd25c>
   37128:	ldmdavs	r3, {r6, r7, r9}^
   3712c:	vorr.i16	d23, #178	; 0x00b2
   37130:	bcs	bfd5c <rpl_re_syntax_options@@Base+0x5227c>
   37134:	cmnlt	r3, r4, lsl r1
   37138:	strle	r0, [sp, #-1882]	; 0xfffff8a6
   3713c:	ldreq	fp, [sl, -r7, lsl #3]
   37140:	ldreq	sp, [sl], lr, lsl #8
   37144:			; <UNDEFINED> instruction: 0xf1bed502
   37148:	andle	r0, r9, r0, lsl #30
   3714c:	strle	r0, [r2, #-1563]	; 0xfffff9e5
   37150:	svceq	0x0000f1bc
   37154:	ldcllt	0, cr13, [r8, #16]!
   37158:	ldrble	r0, [r2, #1818]!	; 0x71a
   3715c:	rscsle	r2, r0, r0, lsl #30
   37160:	adcsmi	r3, r4, #16777216	; 0x1000000
   37164:	ldrdcs	sp, [r0], -sp	; <UNPREDICTABLE>
   37168:	svclt	0x0000bdf8
   3716c:	svcmi	0x00f0e92d
   37170:			; <UNDEFINED> instruction: 0xf8df4691
   37174:	addlt	r2, r9, r8, asr r5
   37178:	ldrbcc	pc, [r4, #-2271]	; 0xfffff721	; <UNPREDICTABLE>
   3717c:	stmibvs	r5, {r2, r9, sl, lr}
   37180:			; <UNDEFINED> instruction: 0x460e447a
   37184:	addmi	r5, sp, #13828096	; 0xd30000
   37188:	blne	13a70f0 <rpl_re_syntax_options@@Base+0x1339610>
   3718c:	movwls	r6, #30747	; 0x781b
   37190:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   37194:	stcvs	13, cr13, [r3, #-104]	; 0xffffff98
   37198:	blvs	1088a74 <rpl_re_syntax_options@@Base+0x101af94>
   3719c:	svclt	0x00c42b01
   371a0:	stmib	r0, {r9, sp}^
   371a4:	bvs	ff0bf9bc <rpl_re_syntax_options@@Base+0xff051edc>
   371a8:	svceq	0x0001f019
   371ac:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   371b0:	andcs	fp, r4, r4, lsl pc
   371b4:			; <UNDEFINED> instruction: 0x63222006
   371b8:	mvnvs	r2, #0, 4
   371bc:	stmib	r4, {r0, r5, r7, r8, r9, sp, lr}^
   371c0:	eorvs	r2, r2, #1610612736	; 0x60000000
   371c4:	subcs	pc, ip, r4, lsl #17
   371c8:	suble	r2, r7, r0, lsl #22
   371cc:	suble	r2, r9, r0, lsl #26
   371d0:			; <UNDEFINED> instruction: 0xf8946a23
   371d4:	adcmi	r2, fp, #76	; 0x4c
   371d8:			; <UNDEFINED> instruction: 0x801cf8d4
   371dc:	addhi	pc, r7, r0, asr #6
   371e0:			; <UNDEFINED> instruction: 0xf0402a00
   371e4:			; <UNDEFINED> instruction: 0x464a80df
   371e8:	strtmi	r1, [r0], -r9, ror #28
   371ec:	mcr2	7, 7, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   371f0:	bl	fea52684 <rpl_re_syntax_options@@Base+0xfe9e4ba4>
   371f4:	blcs	77a10 <rpl_re_syntax_options@@Base+0x9f30>
   371f8:	ldcle	3, cr6, [r7], #-896	; 0xfffffc80
   371fc:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   37200:			; <UNDEFINED> instruction: 0xf0402b00
   37204:	blvs	897594 <rpl_re_syntax_options@@Base+0x829ab4>
   37208:	mvnvs	r6, r0, lsr #23
   3720c:	fstmdbxvs	r2!, {d1-d36}	;@ Deprecated
   37210:	bvs	9fdf18 <rpl_re_syntax_options@@Base+0x990438>
   37214:	eorvs	r1, r7, #130048	; 0x1fc00
   37218:	stmdavs	r3!, {r0, r1, r4, r8, fp, ip, sp, pc}^
   3721c:	rsbvs	r4, r5, sp, lsl r4
   37220:			; <UNDEFINED> instruction: 0x61a62a01
   37224:	svclt	0x00d86321
   37228:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   3722c:	ldclle	3, cr6, [r9, #-640]	; 0xfffffd80
   37230:	umaalcc	pc, r8, r4, r8	; <UNPREDICTABLE>
   37234:	bllt	508abc <rpl_re_syntax_options@@Base+0x49afdc>
   37238:			; <UNDEFINED> instruction: 0xffccf7fd
   3723c:	adcvs	r2, r0, #0
   37240:	ldrcs	pc, [r0], #2271	; 0x8df
   37244:	strcc	pc, [r8], #2271	; 0x8df
   37248:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3724c:	blls	2112bc <rpl_re_syntax_options@@Base+0x1a37dc>
   37250:			; <UNDEFINED> instruction: 0xf040405a
   37254:	andlt	r8, r9, r9, lsr r2
   37258:	svchi	0x00f0e8bd
   3725c:	rsbvs	r6, r3, r3, lsr #16
   37260:			; <UNDEFINED> instruction: 0xd1b52d00
   37264:	blvs	8926f4 <rpl_re_syntax_options@@Base+0x824c14>
   37268:	ldrb	r6, [r9, r0, lsr #23]
   3726c:	addseq	r6, r2, r0, lsr #17
   37270:	orreq	lr, r5, r0, lsl #22
   37274:	stmdb	sl, {r0, r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37278:	blne	14d1a08 <rpl_re_syntax_options@@Base+0x1463f28>
   3727c:			; <UNDEFINED> instruction: 0xf7fee7be
   37280:	stmdacs	r0, {r0, r1, r3, r6, fp, ip, sp, lr, pc}
   37284:			; <UNDEFINED> instruction: 0xe7dbd0da
   37288:	stcvs	8, cr6, [r7], #-140	; 0xffffff74
   3728c:	beq	1b1ea0 <rpl_re_syntax_options@@Base+0x1443c0>
   37290:			; <UNDEFINED> instruction: 0xf81a448a
   37294:	eorvs	ip, r0, #256	; 0x100
   37298:			; <UNDEFINED> instruction: 0xf817b10f
   3729c:	stclvs	0, cr12, [r0], #-48	; 0xffffffd0
   372a0:	cmnne	ip, pc, asr #20
   372a4:	tsteq	pc, #12	; <UNPREDICTABLE>
   372a8:	eorne	pc, r1, r0, asr r8	; <UNPREDICTABLE>
   372ac:	vpmax.u8	d15, d3, d17
   372b0:	smuadeq	r1, r3, r0
   372b4:	smladcs	r1, r8, pc, fp	; <UNPREDICTABLE>
   372b8:			; <UNDEFINED> instruction: 0xf1bcd108
   372bc:	tstle	r5, sl, lsl #30
   372c0:	umaalcc	pc, sp, r4, r8	; <UNPREDICTABLE>
   372c4:	svclt	0x000c2b00
   372c8:	strcs	r2, [r2, -r0, lsl #14]
   372cc:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   372d0:	blvs	fe851f5c <rpl_re_syntax_options@@Base+0xfe7e447c>
   372d4:	mvnvs	r1, #74752	; 0x12400
   372d8:	blcs	3dfe0 <locale_charset@@Base+0x31c>
   372dc:			; <UNDEFINED> instruction: 0x61a6d09d
   372e0:	movvs	r6, #-2080374784	; 0x84000000
   372e4:			; <UNDEFINED> instruction: 0xf0402b00
   372e8:	mvnvs	r8, sp, lsl r1
   372ec:	bcs	7118c <rpl_re_syntax_options@@Base+0x36ac>
   372f0:	orrhi	pc, sl, r0, asr #32
   372f4:	andcs	r6, r0, r2, lsr #26
   372f8:	bcs	91984 <rpl_re_syntax_options@@Base+0x23ea4>
   372fc:	stflee	f6, [r3, #896]	; 0x380
   37300:	umaaleq	pc, r9, r4, r8	; <UNPREDICTABLE>
   37304:			; <UNDEFINED> instruction: 0xf0402800
   37308:	bl	97654 <rpl_re_syntax_options@@Base+0x29b74>
   3730c:	ldrbmi	r0, [r6, #-2563]	; 0xfffff5fd
   37310:	msrhi	(UNDEF: 57), r0
   37314:	tsteq	r0, #4, 2	; <UNPREDICTABLE>
   37318:			; <UNDEFINED> instruction: 0xf10daa03
   3731c:	stmib	sp, {r3, r8, r9, fp}^
   37320:	ldrmi	r5, [r5], -r0, lsl #16
   37324:	ldm	r8, {r3, r4, r7, r9, sl, lr}
   37328:	strbmi	r0, [r3], -r3
   3732c:	stm	r5, {r1, r5, r6, r7, r9, fp, sp, lr}
   37330:	bl	fe8b7344 <rpl_re_syntax_options@@Base+0xfe849864>
   37334:	stmdavs	r1!, {r1, r3, r8, r9, sl}
   37338:			; <UNDEFINED> instruction: 0x463a4658
   3733c:			; <UNDEFINED> instruction: 0xf7fd4451
   37340:	mcrne	12, 2, pc, cr1, cr3, {3}	; <UNPREDICTABLE>
   37344:	smlabbcc	r4, r4, r6, r4
   37348:	svcls	0x0002bf98
   3734c:	msrhi	(UNDEF: 104), r0
   37350:	ldrbmi	r4, [r6, #-1250]	; 0xfffffb1e
   37354:	ldclne	12, cr13, [fp], #-924	; 0xfffffc64
   37358:	bleq	1f2208 <rpl_re_syntax_options@@Base+0x184728>
   3735c:	stmdapl	r0, {r0, r2, r3, r4, r6, r7, r8, fp, sp, lr, pc}
   37360:	andslt	pc, ip, r4, asr #17
   37364:	mrshi	pc, (UNDEF: 3)	; <UNPREDICTABLE>
   37368:	umaalcc	pc, lr, r4, r8	; <UNPREDICTABLE>
   3736c:			; <UNDEFINED> instruction: 0xf0402b00
   37370:	svccs	0x000a8179
   37374:	movwcs	fp, #3864	; 0xf18
   37378:			; <UNDEFINED> instruction: 0xf894d105
   3737c:	blcs	434b8 <_IO_stdin_used@@Base+0x4c78>
   37380:	movwcs	fp, #3852	; 0xf0c
   37384:	mvnvs	r2, #134217728	; 0x8000000
   37388:	svceq	0x0000f1bb
   3738c:	cmphi	r7, r0, asr #32	; <UNPREDICTABLE>
   37390:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   37394:	blvs	fe852020 <rpl_re_syntax_options@@Base+0xfe7e4540>
   37398:	blne	1292828 <rpl_re_syntax_options@@Base+0x1224d48>
   3739c:			; <UNDEFINED> instruction: 0xf8c41b40
   373a0:	ldr	fp, [r9, -r0, lsr #32]!
   373a4:	strbmi	r6, [r3], -r7, ror #17
   373a8:	and	r2, r4, r0, lsl #4
   373ac:	adcshi	pc, r7, r0, lsl #5
   373b0:	addsmi	r1, sl, #18944	; 0x4a00
   373b4:	ldmne	r1, {r1, r4, r9, fp, ip, lr, pc}^
   373b8:	bicsvc	lr, r1, r1, lsl #22
   373bc:			; <UNDEFINED> instruction: 0xf8571049
   373c0:	adcmi	r0, r8, #33	; 0x21
   373c4:			; <UNDEFINED> instruction: 0x460bddf2
   373c8:	stmdavs	r0!, {r0, r1, r4, r5, r6, r7, r8, r9, sl, sp, lr, pc}^
   373cc:			; <UNDEFINED> instruction: 0xf7cf1941
   373d0:	stmibvs	r2!, {r1, r2, r3, r4, r7, fp, sp, lr, pc}^
   373d4:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   373d8:			; <UNDEFINED> instruction: 0xe7141b52
   373dc:	svclt	0x00b842a8
   373e0:	beq	b37ec <rpl_re_syntax_options@@Base+0x45d0c>
   373e4:	addshi	pc, fp, r0, lsl #5
   373e8:	strtmi	r4, [r0], -sl, asr #12
   373ec:	stc2l	7, cr15, [r2, #1020]!	; 0x3fc
   373f0:	movweq	lr, #43941	; 0xaba5
   373f4:			; <UNDEFINED> instruction: 0xf383fab3
   373f8:	b	1408914 <rpl_re_syntax_options@@Base+0x139ae34>
   373fc:	svclt	0x00a81353
   37400:	mvnvs	r2, #0, 6
   37404:			; <UNDEFINED> instruction: 0xf0402b00
   37408:	bvs	ff89772c <rpl_re_syntax_options@@Base+0xff829c4c>
   3740c:	svceq	0x0000f1ba
   37410:			; <UNDEFINED> instruction: 0xf04f6b60
   37414:	bl	fe87801c <rpl_re_syntax_options@@Base+0xfe80a53c>
   37418:			; <UNDEFINED> instruction: 0xf8840106
   3741c:	bl	fe843554 <rpl_re_syntax_options@@Base+0xfe7d5a74>
   37420:	bl	77440 <rpl_re_syntax_options@@Base+0x9960>
   37424:			; <UNDEFINED> instruction: 0x63230305
   37428:	movweq	lr, #23296	; 0x5b00
   3742c:	svclt	0x00c863a3
   37430:	orreq	lr, sl, #7168	; 0x1c00
   37434:	and	sp, r6, r3, lsl #24
   37438:	beq	b3b28 <rpl_re_syntax_options@@Base+0x46048>
   3743c:			; <UNDEFINED> instruction: 0xf853d003
   37440:	adcmi	r2, sl, #4, 26	; 0x100
   37444:	strbmi	sp, [r2, #248]	; 0xf8
   37448:	sbcshi	pc, r6, r0, lsl #5
   3744c:	b	14116e0 <rpl_re_syntax_options@@Base+0x13a3c00>
   37450:	ldrtmi	r0, [ip], sl, lsl #5
   37454:	and	r4, r5, r3, lsl r4
   37458:	beq	b3888 <rpl_re_syntax_options@@Base+0x45da8>
   3745c:	rsbsle	r4, pc, r2, asr #11
   37460:	addeq	lr, sl, #323584	; 0x4f000
   37464:	blvc	1755b8 <rpl_re_syntax_options@@Base+0x107ad8>
   37468:	rscsle	r3, r5, r1, lsl #14
   3746c:	ldmpl	sl!, {r0, r1, r2, r5, r6, r9, sl, lr}
   37470:	mvnvs	r1, r2, asr fp
   37474:	andsle	r2, r4, r0, lsl #20
   37478:	stmiavs	r1!, {r1, r3, r8, sl, fp, ip, lr, pc}
   3747c:			; <UNDEFINED> instruction: 0xf04f2300
   37480:	stmdbcc	r4, {r0, r1, r2, r3, r4, r5, r6, r7, ip, sp}
   37484:	svceq	0x0004f841
   37488:	stmibvs	r2!, {r0, r8, r9, ip, sp}^
   3748c:	lfmle	f4, 2, [r9], #616	; 0x268
   37490:	stmdavs	r0!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, sp}^
   37494:	stcl	7, cr15, [r4], #824	; 0x338
   37498:	blvs	fe852124 <rpl_re_syntax_options@@Base+0xfe7e4644>
   3749c:	blne	1291c2c <rpl_re_syntax_options@@Base+0x122414c>
   374a0:	eorvs	r1, r2, #64, 22	; 0x10000
   374a4:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   374a8:	ldrt	r6, [r5], r2, lsr #26
   374ac:	bl	fe991550 <rpl_re_syntax_options@@Base+0xfe923a70>
   374b0:	cdpne	12, 6, cr0, cr10, cr2, {0}
   374b4:	bleq	b20d8 <rpl_re_syntax_options@@Base+0x445f8>
   374b8:	andeq	lr, ip, fp, lsl #22
   374bc:	addmi	r4, r7, #1509949440	; 0x5a000000
   374c0:			; <UNDEFINED> instruction: 0x4607bf38
   374c4:			; <UNDEFINED> instruction: 0x46bc42ba
   374c8:	ldr	sp, [lr, -r3, lsl #4]
   374cc:			; <UNDEFINED> instruction: 0xf63f4594
   374d0:	sadd16mi	sl, r7, ip
   374d4:			; <UNDEFINED> instruction: 0xf8124696
   374d8:			; <UNDEFINED> instruction: 0xf0000901
   374dc:	stmcs	r0, {r6, r7}
   374e0:	blvs	92b8b8 <rpl_re_syntax_options@@Base+0x8bddd8>
   374e4:	ldrbmi	r6, [fp], #-3104	; 0xfffff3e0
   374e8:	stmdbls	r0, {r8, r9, sl, ip, pc}
   374ec:	stmdacs	r0, {r1, r3, r4, r6, r7, r8, r9, fp, ip}
   374f0:	sbcshi	pc, r1, r0, asr #32
   374f4:			; <UNDEFINED> instruction: 0xf04fab03
   374f8:	stmdage	r2, {r9, fp}
   374fc:	andge	pc, ip, sp, asr #17
   37500:	andge	pc, r4, r3, asr #17
   37504:			; <UNDEFINED> instruction: 0xf7fd44ab
   37508:	blls	7634c <rpl_re_syntax_options@@Base+0x886c>
   3750c:	bleq	1323c0 <rpl_re_syntax_options@@Base+0xc48e0>
   37510:	movwle	r4, #5464	; 0x1558
   37514:	ldmdble	r2!, {r0, r6, r7, sl, fp, ip}
   37518:	bvs	911ba4 <rpl_re_syntax_options@@Base+0x8a40c4>
   3751c:			; <UNDEFINED> instruction: 0x468ae6f5
   37520:	strb	r3, [r1, -r1, lsl #18]!
   37524:	umaalcc	pc, r8, r4, r8	; <UNPREDICTABLE>
   37528:	cmnle	r9, r0, lsl #22
   3752c:	stmdacs	r0, {r5, sl, fp, sp, lr}
   37530:	mcrge	4, 4, pc, cr4, cr15, {1}	; <UNPREDICTABLE>
   37534:	stmibvs	r3!, {r1, r5, r6, r9, fp, sp, lr}^
   37538:	svclt	0x00a84291
   3753c:	addsmi	r4, r9, #17825792	; 0x1100000
   37540:	adds	sp, lr, r2, lsl #24
   37544:			; <UNDEFINED> instruction: 0x6c2069a6
   37548:	strcs	lr, [r0, #-2516]	; 0xfffff62c
   3754c:	cfldrspl	mvf4, [r2, #104]	; 0x68
   37550:	strbtpl	r5, [sl], #3202	; 0xc82
   37554:	addsmi	r3, r9, #67108864	; 0x4000000
   37558:	stmib	r4, {r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   3755c:	strbt	r1, [sp], -r7, lsl #2
   37560:	mvnvs	r2, r0, lsl #4
   37564:	bl	feaf13e0 <rpl_re_syntax_options@@Base+0xfea83900>
   37568:			; <UNDEFINED> instruction: 0xf8c40b06
   3756c:			; <UNDEFINED> instruction: 0xf108b01c
   37570:			; <UNDEFINED> instruction: 0x464a31ff
   37574:			; <UNDEFINED> instruction: 0xf7ff4620
   37578:	mvnvs	pc, #1856	; 0x740
   3757c:	svcls	0x0002e704
   37580:	bleq	332408 <rpl_re_syntax_options@@Base+0x2c4928>
   37584:	andsge	pc, r0, r4, asr #17
   37588:			; <UNDEFINED> instruction: 0xf8c41c7a
   3758c:			; <UNDEFINED> instruction: 0xf8c4b01c
   37590:			; <UNDEFINED> instruction: 0xf47fa014
   37594:	ldr	sl, [pc, r9, ror #29]!
   37598:	eorcc	pc, sl, r7, asr r8	; <UNPREDICTABLE>
   3759c:			; <UNDEFINED> instruction: 0xf47f42ab
   375a0:	stmiavs	r0!, {r2, r4, r5, r8, r9, sl, fp, sp, pc}
   375a4:	andeq	lr, r5, #168, 22	; 0x2a000
   375a8:	addseq	r0, r2, pc, lsr #1
   375ac:			; <UNDEFINED> instruction: 0xf7ce19c1
   375b0:	stmdavs	r0!, {r1, r2, r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
   375b4:	stmdbne	r1, {r1, r5, r6, r7, r8, fp, sp, lr}^
   375b8:			; <UNDEFINED> instruction: 0xf7ce1b52
   375bc:	ldmib	r4, {r3, r5, r7, r8, r9, sl, fp, sp, lr, pc}^
   375c0:	blne	1703de4 <rpl_re_syntax_options@@Base+0x1696304>
   375c4:	blcs	3e314 <locale_charset@@Base+0x650>
   375c8:	eorvs	r6, r2, #-1073741768	; 0xc0000038
   375cc:	stmiavs	r1!, {r2, r3, r8, sl, fp, ip, lr, pc}^
   375d0:	stmibne	r8, {r9, sp}^
   375d4:			; <UNDEFINED> instruction: 0xf8503904
   375d8:	andcc	r3, r1, #4, 22	; 0x1000
   375dc:			; <UNDEFINED> instruction: 0xf8411b5b
   375e0:	stmibvs	r3!, {r2, r8, r9, sl, fp, ip, sp}^
   375e4:	lfmle	f4, 2, [r6], #588	; 0x24c
   375e8:	blvs	fe852274 <rpl_re_syntax_options@@Base+0xfe7e4794>
   375ec:	blne	1292a7c <rpl_re_syntax_options@@Base+0x1224f9c>
   375f0:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   375f4:	str	r1, [pc], -r0, asr #22
   375f8:	b	142b8c8 <rpl_re_syntax_options@@Base+0x13bdde8>
   375fc:	ldr	r0, [r6, -sl, lsl #5]!
   37600:			; <UNDEFINED> instruction: 0xf7fd4620
   37604:	ldr	pc, [r9], -r3, asr #27
   37608:	andcs	r6, r0, r1, ror #21
   3760c:	blne	fe29239c <rpl_re_syntax_options@@Base+0xfe2248bc>
   37610:	subeq	pc, ip, r4, lsl #17
   37614:	strtmi	r1, [r9], #-2962	; 0xfffff46e
   37618:			; <UNDEFINED> instruction: 0x6321442a
   3761c:	strbt	r6, [r9], -r2, lsr #7
   37620:	svclt	0x00182f00
   37624:	ldm	r5, {fp, sp}
   37628:			; <UNDEFINED> instruction: 0xf04f0003
   3762c:	svclt	0x00160c01
   37630:	strcs	r6, [r0, -r2, lsr #16]
   37634:	andvc	pc, sl, r2, lsl r8	; <UNPREDICTABLE>
   37638:	andeq	lr, r3, r8, lsl #17
   3763c:	stcle	6, cr14, [fp, #-544]	; 0xfffffde0
   37640:	movwcs	r6, #2210	; 0x8a2
   37644:	mvnscc	pc, pc, asr #32
   37648:			; <UNDEFINED> instruction: 0xf8423a04
   3764c:	movwcc	r1, #7940	; 0x1f04
   37650:	addsmi	r6, r8, #224, 18	; 0x380000
   37654:			; <UNDEFINED> instruction: 0x4683dcf9
   37658:	umaalcc	pc, fp, r4, r8	; <UNPREDICTABLE>
   3765c:			; <UNDEFINED> instruction: 0xf8d4b99b
   37660:			; <UNDEFINED> instruction: 0xe697b01c
   37664:			; <UNDEFINED> instruction: 0xf7ce4638
   37668:			; <UNDEFINED> instruction: 0xf1b7ee90
   3766c:	svclt	0x0018035f
   37670:	stmdacs	r0, {r0, r8, r9, sp}
   37674:	movwcs	fp, #3864	; 0xf18
   37678:			; <UNDEFINED> instruction: 0xf47f2b00
   3767c:	movwcs	sl, #7802	; 0x1e7a
   37680:	ldrmi	lr, [r9], -r1, lsl #13
   37684:	ldrbmi	lr, [sl], -r9, ror #14
   37688:	mvnscs	r6, r0, ror #16
   3768c:	bl	ffa755cc <rpl_re_syntax_options@@Base+0xffa07aec>
   37690:			; <UNDEFINED> instruction: 0xb01cf8d4
   37694:	bcs	1f108c <rpl_re_syntax_options@@Base+0x1835ac>
   37698:	stmdbge	r5, {r0, r1, r4, r9, sl, lr}
   3769c:	movwcs	fp, #28584	; 0x6fa8
   376a0:	ldrmi	r2, [sl], r0, lsl #20
   376a4:	svcge	0x0026f77f
   376a8:			; <UNDEFINED> instruction: 0xf1039f00
   376ac:	strmi	r3, [ip], #3327	; 0xcff
   376b0:	ldrbmi	r4, [r3], #-1595	; 0xfffff9c5
   376b4:	stcge	8, cr15, [r1, #-76]	; 0xffffffb4
   376b8:			; <UNDEFINED> instruction: 0xf810459e
   376bc:			; <UNDEFINED> instruction: 0xf80ca00a
   376c0:	mvnsle	sl, r1, lsl #18
   376c4:	ldr	r9, [r5, -r0, lsl #14]
   376c8:	cdp	7, 11, cr15, cr0, cr14, {6}
   376cc:	andeq	lr, r2, r0, ror #18
   376d0:	andeq	r0, r0, ip, asr #9
   376d4:	muleq	r2, r8, r8
   376d8:	svcmi	0x00f0e92d
   376dc:	stc	6, cr4, [sp, #-548]!	; 0xfffffddc
   376e0:	tstcs	ip, r2, lsl #22
   376e4:	strcs	r6, [r0], #-2503	; 0xfffff639
   376e8:	pkhtbmi	r4, r0, r8, asr #28
   376ec:	blx	8ac56 <rpl_re_syntax_options@@Base+0x1d176>
   376f0:	addlt	r7, r9, r9, lsl #14
   376f4:	stmdage	r4, {r1, r2, r3, r4, r5, r6, sl, lr}
   376f8:	andls	r9, r3, r4, lsl #8
   376fc:	stmdavs	sp!, {r0, r2, r4, r5, r6, r8, fp, ip, lr}
   37700:			; <UNDEFINED> instruction: 0xf04f9507
   37704:	subvs	r0, r4, r0, lsl #10
   37708:	ldmdavs	lr!, {r1, r2, sl, ip, pc}^
   3770c:	adcmi	r9, r6, #536870912	; 0x20000000
   37710:	addshi	pc, r8, r0, asr #6
   37714:	bcc	fe472f3c <rpl_re_syntax_options@@Base+0xfe40545c>
   37718:	movwcc	r4, #34323	; 0x8613
   3771c:	bleq	273b40 <rpl_re_syntax_options@@Base+0x206060>
   37720:	mvfe	f1, f1
   37724:	ands	r3, r8, r0, lsl sl
   37728:	cmple	r0, r0, lsl #16
   3772c:	vnmls.f64	d9, d8, d2
   37730:	ldmdavs	r8, {r4, r9, fp, ip}^
   37734:	blx	975736 <rpl_re_syntax_options@@Base+0x907c56>
   37738:	eorsle	r2, r8, r0, lsl #16
   3773c:			; <UNDEFINED> instruction: 0x201cf8d8
   37740:	vnmls.f64	d9, d8, d0
   37744:	stmdals	r3, {r4, r7, r9, fp, ip}
   37748:			; <UNDEFINED> instruction: 0xf7fe441a
   3774c:	stmdacs	r0, {r0, r2, r3, r5, r9, sl, fp, ip, sp, lr, pc}
   37750:	ldmdavs	lr!, {r0, r1, r4, r5, r6, r8, ip, lr, pc}^
   37754:	adcmi	r3, r6, #16777216	; 0x1000000
   37758:	ldmvs	sl!, {r0, r4, r5, r8, sl, fp, ip, lr, pc}
   3775c:	eorpl	pc, r4, r2, asr r8	; <UNPREDICTABLE>
   37760:	rscsle	r4, r7, r9, lsr #11
   37764:	ldrdcs	pc, [r0], -r8
   37768:	sbceq	lr, r5, #2048	; 0x800
   3776c:			; <UNDEFINED> instruction: 0x07137912
   37770:	blls	acf38 <rpl_re_syntax_options@@Base+0x3f458>
   37774:			; <UNDEFINED> instruction: 0xf8d84659
   37778:			; <UNDEFINED> instruction: 0x46302014
   3777c:	vqrdmulh.s<illegal width 8>	d15, d5, d3
   37780:	beq	132390 <rpl_re_syntax_options@@Base+0xc48b0>
   37784:	ldrdpl	pc, [r8], -sl
   37788:	stmdavs	sl!, {r8, r9, ip, pc}
   3778c:	blx	ffe7578c <rpl_re_syntax_options@@Base+0xffe07cac>
   37790:	ldrdne	pc, [r4], -sl
   37794:			; <UNDEFINED> instruction: 0xdcc72901
   37798:	bicsle	r2, fp, r0, lsl #16
   3779c:	vnmls.f64	d9, d8, d2
   377a0:	ldmdavs	r8, {r4, r9, fp, ip}^
   377a4:	blx	ffb757a4 <rpl_re_syntax_options@@Base+0xffb07cc4>
   377a8:	sbcsle	r2, r3, r0, lsl #16
   377ac:	stmdavs	sl!, {r1, r2, r6, r7, r8, r9, sl, sp, lr, pc}^
   377b0:	vstrle	s5, [pc]	; 377b8 <ASN1_STRING_length@plt+0x30f50>
   377b4:			; <UNDEFINED> instruction: 0x46304659
   377b8:	blx	ff8f57b8 <rpl_re_syntax_options@@Base+0xff887cd8>
   377bc:	cdpcs	7, 0, cr14, cr0, cr12, {7}
   377c0:	blls	eec6c <rpl_re_syntax_options@@Base+0x8118c>
   377c4:	strcs	sl, [r0], #-3334	; 0xfffff2fa
   377c8:	stmdaeq	r8, {r0, r1, r8, ip, sp, lr, pc}
   377cc:	stmdbeq	r4, {r0, r1, r8, ip, sp, lr, pc}
   377d0:	ldmvs	fp!, {r1, r3, r4, r7, r9, sl, lr}
   377d4:	stmdals	r5, {r0, r3, r5, r9, sl, lr}
   377d8:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   377dc:	blx	ff4757dc <rpl_re_syntax_options@@Base+0xff407cfc>
   377e0:			; <UNDEFINED> instruction: 0xf8dab9b0
   377e4:	strbmi	fp, [r1], -r4
   377e8:			; <UNDEFINED> instruction: 0xf7fe4658
   377ec:	vmlsne.f32	s31, s5, s18
   377f0:	svclt	0x00b4455a
   377f4:	movwcs	r2, #4864	; 0x1300
   377f8:	bicsvc	lr, r2, #339968	; 0x53000
   377fc:			; <UNDEFINED> instruction: 0xf10bd108
   37800:			; <UNDEFINED> instruction: 0x464133ff
   37804:			; <UNDEFINED> instruction: 0xf8ca4648
   37808:			; <UNDEFINED> instruction: 0xf7fe3004
   3780c:	ldmdavs	lr!, {r0, r1, r2, r3, r4, r8, r9, fp, ip, sp, lr, pc}^
   37810:	adcmi	r3, r6, #16777216	; 0x1000000
   37814:	stmdals	r6, {r0, r2, r3, r4, r6, r7, sl, fp, ip, lr, pc}
   37818:			; <UNDEFINED> instruction: 0xf7ce2500
   3781c:	bmi	3b278c <rpl_re_syntax_options@@Base+0x344cac>
   37820:	ldrbtmi	r4, [sl], #-2827	; 0xfffff4f5
   37824:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   37828:	subsmi	r9, sl, r7, lsl #22
   3782c:	strtmi	sp, [r8], -ip, lsl #2
   37830:	ldc	0, cr11, [sp], #36	; 0x24
   37834:	pop	{r1, r8, r9, fp, pc}
   37838:			; <UNDEFINED> instruction: 0x46058ff0
   3783c:			; <UNDEFINED> instruction: 0xf7ce9806
   37840:	strb	lr, [ip, r8, asr #23]!
   37844:	strb	r4, [r7, r0, lsr #12]!
   37848:	ldcl	7, cr15, [r0, #824]!	; 0x338
   3784c:	andeq	lr, r2, ip, ror #7
   37850:	andeq	r0, r0, ip, asr #9
   37854:			; <UNDEFINED> instruction: 0x0002e2be
   37858:	sbfxcs	pc, pc, #17, #9
   3785c:	sbfxcc	pc, pc, #17, #9
   37860:	svcmi	0x00f0e92d
   37864:	adclt	r4, r9, sl, ror r4
   37868:	vst1.32	{d20-d22}, [pc], r2
   3786c:	tstls	r4, r0, lsr r0
   37870:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   37874:			; <UNDEFINED> instruction: 0xf04f9327
   37878:			; <UNDEFINED> instruction: 0xf7ce0300
   3787c:			; <UNDEFINED> instruction: 0x9001edba
   37880:			; <UNDEFINED> instruction: 0xf0002800
   37884:	stflsd	f0, [r4, #-172]	; 0xffffff54
   37888:	ldmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
   3788c:	blls	80894 <rpl_re_syntax_options@@Base+0x12db4>
   37890:	strbmi	r4, [r8], -r1, lsr #12
   37894:	rscvs	r2, ip, #32, 4
   37898:			; <UNDEFINED> instruction: 0xf503632c
   3789c:	movwls	r6, #9024	; 0x2340
   378a0:	b	ff7f57e0 <rpl_re_syntax_options@@Base+0xff787d00>
   378a4:	adcmi	r6, r0, #168, 16	; 0xa80000
   378a8:	movthi	pc, #17216	; 0x4340	; <UNPREDICTABLE>
   378ac:	blge	609340 <rpl_re_syntax_options@@Base+0x59b860>
   378b0:	movwls	r9, #1030	; 0x406
   378b4:	eorge	pc, r4, sp, asr #17
   378b8:	stmdbls	r6, {r2, r8, r9, fp, ip, pc}
   378bc:	ldrdeq	r6, [fp], sl
   378c0:	blls	29c4e8 <rpl_re_syntax_options@@Base+0x22ea08>
   378c4:	eorcs	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   378c8:	bl	11193c <rpl_re_syntax_options@@Base+0xa3e5c>
   378cc:			; <UNDEFINED> instruction: 0xf89a0ac2
   378d0:			; <UNDEFINED> instruction: 0xf8da8004
   378d4:			; <UNDEFINED> instruction: 0xf1b84004
   378d8:			; <UNDEFINED> instruction: 0xf3c40f01
   378dc:			; <UNDEFINED> instruction: 0xf0002409
   378e0:			; <UNDEFINED> instruction: 0xf1b8810c
   378e4:			; <UNDEFINED> instruction: 0xf0000f03
   378e8:			; <UNDEFINED> instruction: 0xf1b88286
   378ec:			; <UNDEFINED> instruction: 0xf0000f05
   378f0:			; <UNDEFINED> instruction: 0xf1b881f7
   378f4:			; <UNDEFINED> instruction: 0xf0000f07
   378f8:	blls	1d82b0 <rpl_re_syntax_options@@Base+0x16a7d0>
   378fc:	movwls	r3, #25345	; 0x6301
   37900:	blle	ff688314 <rpl_re_syntax_options@@Base+0xff61a834>
   37904:	svceq	0x0000f1bb
   37908:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
   3790c:	cmnhi	r0, #64, 6	; <UNPREDICTABLE>
   37910:	streq	pc, [r1], #-267	; 0xfffffef5
   37914:	strcs	r9, [r0], -ip, lsl #8
   37918:	adceq	r9, r4, sp, lsl #12
   3791c:			; <UNDEFINED> instruction: 0xf7ce4620
   37920:	strmi	lr, [r7], -r8, ror #26
   37924:	stmdacs	r0, {r1, r2, r3, ip, pc}
   37928:	addhi	pc, r1, #0
   3792c:			; <UNDEFINED> instruction: 0x13aaf245
   37930:	cmppl	r5, #268435468	; 0x1000000c	; <UNPREDICTABLE>
   37934:			; <UNDEFINED> instruction: 0x960b459b
   37938:	rsbshi	pc, r9, #0, 6
   3793c:	blx	180d76 <rpl_re_syntax_options@@Base+0x113296>
   37940:	ldrmi	pc, [r8], -fp, lsl #6
   37944:			; <UNDEFINED> instruction: 0xf7ce9307
   37948:	andls	lr, r0, r4, asr sp
   3794c:			; <UNDEFINED> instruction: 0xf0002800
   37950:	blls	58310 <quoting_style_vals@@Base+0x510c>
   37954:	ldmdage	pc, {r2, sl, fp, ip, sp}	; <UNPREDICTABLE>
   37958:	strtmi	r4, [r3], #-1585	; 0xfffff9cf
   3795c:	movwls	r2, #8736	; 0x2220
   37960:	andls	r4, r5, r3, lsr #8
   37964:	ldmdbeq	r0!, {r0, r2, r3, r8, ip, sp, lr, pc}
   37968:			; <UNDEFINED> instruction: 0xf7ce9303
   3796c:	blls	b235c <rpl_re_syntax_options@@Base+0x4487c>
   37970:			; <UNDEFINED> instruction: 0x960646b0
   37974:	ldrmi	pc, [ip], -r3, lsl #12
   37978:	movwls	r4, #34332	; 0x861c
   3797c:	ldrbmi	r4, [r9], fp, asr #12
   37980:	movwcs	r4, #1691	; 0x69b
   37984:	stmdavs	r0!, {r0, r2, r3, r8, r9, ip, pc}^
   37988:	svclt	0x00c84298
   3798c:	ldcle	7, cr2, [r7, #-0]
   37990:			; <UNDEFINED> instruction: 0xf8da68a2
   37994:			; <UNDEFINED> instruction: 0xf852300c
   37998:			; <UNDEFINED> instruction: 0xf8532027
   3799c:	mrrcne	0, 2, r3, sl, cr2
   379a0:			; <UNDEFINED> instruction: 0xf8dad00b
   379a4:			; <UNDEFINED> instruction: 0x46581018
   379a8:	tstne	r3, r5, lsl #22	; <UNPREDICTABLE>
   379ac:	blx	bf59ae <rpl_re_syntax_options@@Base+0xb87ece>
   379b0:	stmdacs	r0, {r0, r1, r3, ip, pc}
   379b4:	eorshi	pc, r6, #64	; 0x40
   379b8:	strcc	r6, [r1, -r0, ror #16]
   379bc:	sfmle	f4, 2, [r7], #736	; 0x2e0
   379c0:	movwcs	sl, #3851	; 0xf0b
   379c4:			; <UNDEFINED> instruction: 0x4651465a
   379c8:			; <UNDEFINED> instruction: 0xf7fe4638
   379cc:	blls	77880 <rpl_re_syntax_options@@Base+0x9da0>
   379d0:	eoreq	pc, r8, r3, asr #16
   379d4:			; <UNDEFINED> instruction: 0xf0002800
   379d8:			; <UNDEFINED> instruction: 0xf990828d
   379dc:	blcs	43ab4 <_IO_stdin_used@@Base+0x5274>
   379e0:	eorshi	pc, r7, #192, 4
   379e4:	bls	11e5f4 <rpl_re_syntax_options@@Base+0xb0b14>
   379e8:	eoreq	pc, r8, r3, asr #16
   379ec:			; <UNDEFINED> instruction: 0xf8539b00
   379f0:			; <UNDEFINED> instruction: 0xf8423028
   379f4:	stmdbls	r5, {r3, r5, ip, sp}
   379f8:	eoreq	pc, r0, r6, lsr #3
   379fc:			; <UNDEFINED> instruction: 0xf850460f
   37a00:	stmdavs	sl, {r2, r8, r9, sl, fp, ip, sp}
   37a04:	b	1108424 <rpl_re_syntax_options@@Base+0x109a944>
   37a08:			; <UNDEFINED> instruction: 0xf8410302
   37a0c:	mvnsle	r3, r4, lsl #22
   37a10:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   37a14:	strbmi	r3, [r8, #1036]	; 0x40c
   37a18:	strteq	pc, [r0], -r6, lsl #2
   37a1c:	stflsd	f5, [r6, #-708]	; 0xfffffd3c
   37a20:	stccs	6, cr4, [r0, #-812]	; 0xfffffcd4
   37a24:	adchi	pc, r3, #64	; 0x40
   37a28:	orrvc	pc, r0, pc, asr #8
   37a2c:			; <UNDEFINED> instruction: 0xf7ce2004
   37a30:	blls	172200 <rpl_re_syntax_options@@Base+0x104720>
   37a34:	stmdacs	r0, {r3, r4, r6, r7, r9, sp, lr}
   37a38:	mvnshi	pc, r0
   37a3c:			; <UNDEFINED> instruction: 0xf10a9c01
   37a40:			; <UNDEFINED> instruction: 0xf8dd0660
   37a44:	strmi	ip, [r0], r0
   37a48:	ldrd	pc, [r8], -sp
   37a4c:			; <UNDEFINED> instruction: 0xf8579004
   37a50:	strbmi	r3, [r0], -r4, lsl #22
   37a54:	cmplt	r3, r1, lsl #4
   37a58:			; <UNDEFINED> instruction: 0xf10007d9
   37a5c:	ldmdaeq	fp, {r4, r6, r9, pc}^
   37a60:	subeq	lr, r2, #323584	; 0x4f000
   37a64:	andeq	pc, r4, r0, lsl #2
   37a68:	strcc	sp, [r0, #-502]!	; 0xfffffe0a
   37a6c:	stmeq	r0, {r3, r8, ip, sp, lr, pc}
   37a70:	svcvc	0x0080f5b5
   37a74:	streq	pc, [r4], -r6, lsl #2
   37a78:	streq	pc, [r4], #-260	; 0xfffffefc
   37a7c:			; <UNDEFINED> instruction: 0xf8ddd1e7
   37a80:	blls	81bac8 <rpl_re_syntax_options@@Base+0x7adfe8>
   37a84:	strle	r0, [sl, #-1368]	; 0xfffffaa8
   37a88:	movwcs	r9, #2561	; 0xa01
   37a8c:	stcne	8, cr15, [r0], {210}	; 0xd2
   37a90:			; <UNDEFINED> instruction: 0xf1000549
   37a94:	movwcc	r8, #4704	; 0x1260
   37a98:	ldrbmi	r3, [fp, #-544]	; 0xfffffde0
   37a9c:	bls	ac27c <rpl_re_syntax_options@@Base+0x3e79c>
   37aa0:	stmdals	r0, {r0, r1, r2, r8, r9, fp, ip, pc}
   37aa4:			; <UNDEFINED> instruction: 0x461c4413
   37aa8:	b	fe4f59e8 <rpl_re_syntax_options@@Base+0xfe487f08>
   37aac:			; <UNDEFINED> instruction: 0xf7ce980e
   37ab0:	vstrls	s28, [r8, #-576]	; 0xfffffdc0
   37ab4:	strcc	r6, [ip, #-2216]	; 0xfffff758
   37ab8:	b	fe2f59f8 <rpl_re_syntax_options@@Base+0xfe287f18>
   37abc:	mvnsle	r4, ip, lsr #5
   37ac0:			; <UNDEFINED> instruction: 0xf7ce9801
   37ac4:	andcs	lr, r1, r6, lsl #21
   37ac8:	stmib	r5, {r0, r3, sp, lr, pc}^
   37acc:			; <UNDEFINED> instruction: 0xf1bb0000
   37ad0:			; <UNDEFINED> instruction: 0xf0400f00
   37ad4:	stmdals	r1, {r0, r1, r2, r4, r5, r6, r7, pc}
   37ad8:	b	1ef5a18 <rpl_re_syntax_options@@Base+0x1e87f38>
   37adc:			; <UNDEFINED> instruction: 0xf8df2000
   37ae0:			; <UNDEFINED> instruction: 0xf8df252c
   37ae4:	ldrbtmi	r3, [sl], #-1316	; 0xfffffadc
   37ae8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   37aec:	subsmi	r9, sl, r7, lsr #22
   37af0:	addhi	pc, r5, #64	; 0x40
   37af4:	pop	{r0, r3, r5, ip, sp, pc}
   37af8:			; <UNDEFINED> instruction: 0xf8138ff0
   37afc:			; <UNDEFINED> instruction: 0xf0033032
   37b00:	cmpne	fp, pc, lsl r2
   37b04:			; <UNDEFINED> instruction: 0xf102fa08
   37b08:	eorcs	pc, r3, r9, asr r8	; <UNPREDICTABLE>
   37b0c:			; <UNDEFINED> instruction: 0xf849430a
   37b10:	stccs	0, cr2, [r0], {35}	; 0x23
   37b14:	strteq	sp, [r7], pc, asr #32
   37b18:	mrshi	pc, (UNDEF: 20)	; <UNPREDICTABLE>
   37b1c:			; <UNDEFINED> instruction: 0xf1000626
   37b20:			; <UNDEFINED> instruction: 0x07658111
   37b24:			; <UNDEFINED> instruction: 0xf1b8d522
   37b28:			; <UNDEFINED> instruction: 0xf0000f01
   37b2c:	bls	298048 <rpl_re_syntax_options@@Base+0x22a568>
   37b30:	blcs	93284 <rpl_re_syntax_options@@Base+0x257a4>
   37b34:	msrhi	(UNDEF: 58), r0
   37b38:			; <UNDEFINED> instruction: 0xf1026bd6
   37b3c:			; <UNDEFINED> instruction: 0xf1020560
   37b40:	strbmi	r0, [r8], -r0, lsl #15
   37b44:	andcs	r3, r0, #4, 28	; 0x40
   37b48:	svcne	0x0004f856
   37b4c:	blcc	175ca8 <rpl_re_syntax_options@@Base+0x1081c8>
   37b50:	movweq	lr, #6755	; 0x1a63
   37b54:	adcmi	r6, pc, #65536	; 0x10000
   37b58:	movweq	lr, #6659	; 0x1a03
   37b5c:	blcc	175c64 <rpl_re_syntax_options@@Base+0x108184>
   37b60:	andeq	lr, r3, #270336	; 0x42000
   37b64:	bcs	6c32c <numurls@@Base+0xc08>
   37b68:	adchi	pc, r9, r0
   37b6c:	strle	r0, [r2, #-1828]!	; 0xfffff8dc
   37b70:	svceq	0x0001f1b8
   37b74:	mrshi	pc, (UNDEF: 78)	; <UNPREDICTABLE>
   37b78:	vldrvs	s19, [r3, #36]	; 0x24
   37b7c:	vqrdmulh.s<illegal width 8>	d18, d0, d1
   37b80:	blvs	ff597f48 <rpl_re_syntax_options@@Base+0xff52a468>
   37b84:	strbteq	pc, [r0], #-258	; 0xfffffefe	; <UNPREDICTABLE>
   37b88:	streq	pc, [r0, r2, lsl #2]
   37b8c:	stccc	6, cr4, [r4, #-288]	; 0xfffffee0
   37b90:			; <UNDEFINED> instruction: 0xf8542100
   37b94:			; <UNDEFINED> instruction: 0xf8552b04
   37b98:	stmdavs	r3, {r2, r8, r9, sl, fp, sp, lr}
   37b9c:	b	c8694 <rpl_re_syntax_options@@Base+0x5abb4>
   37ba0:	b	8f83c0 <rpl_re_syntax_options@@Base+0x88a8e0>
   37ba4:			; <UNDEFINED> instruction: 0xf8400302
   37ba8:	b	10867c0 <rpl_re_syntax_options@@Base+0x1018ce0>
   37bac:	mvnsle	r0, r3, lsl #2
   37bb0:			; <UNDEFINED> instruction: 0xf0002900
   37bb4:			; <UNDEFINED> instruction: 0xf1bb8084
   37bb8:	vpmax.f32	d16, d0, d0
   37bbc:	blls	982a8 <rpl_re_syntax_options@@Base+0x2a7c8>
   37bc0:			; <UNDEFINED> instruction: 0xf8cd2500
   37bc4:			; <UNDEFINED> instruction: 0xf603a014
   37bc8:			; <UNDEFINED> instruction: 0xf8cd441c
   37bcc:	blge	817c04 <rpl_re_syntax_options@@Base+0x7aa124>
   37bd0:	and	r9, pc, r7, lsl #6
   37bd4:	stmdals	r2, {r0, r2, r8, r9, fp, ip, pc}
   37bd8:			; <UNDEFINED> instruction: 0xf003781b
   37bdc:	cmpne	fp, pc, lsl r1
   37be0:	orreq	lr, r3, #0, 22
   37be4:	smullmi	r5, fp, fp, r8
   37be8:	strle	r0, [r7], #-2009	; 0xfffff827
   37bec:	strtcc	r3, [r0], #-1281	; 0xfffffaff
   37bf0:	ble	188916c <rpl_re_syntax_options@@Base+0x181b68c>
   37bf4:	cmneq	sl, r3, lsl #22
   37bf8:	rscle	r2, fp, r1, lsl #22
   37bfc:	eoreq	pc, r0, #164, 2	; 0x29
   37c00:	ldrdgt	pc, [r0], -sp
   37c04:	strbmi	r4, [pc], -r9, asr #12
   37c08:			; <UNDEFINED> instruction: 0x26004610
   37c0c:	svc	0x0004f850
   37c10:	blcc	175d74 <rpl_re_syntax_options@@Base+0x108294>
   37c14:	b	10862c <rpl_re_syntax_options@@Base+0x9ab4c>
   37c18:			; <UNDEFINED> instruction: 0xf84c030e
   37c1c:	b	11c6834 <rpl_re_syntax_options@@Base+0x1158d54>
   37c20:	mvnsle	r0, r3, lsl #12
   37c24:	rscle	r2, r1, r0, lsl #28
   37c28:			; <UNDEFINED> instruction: 0xe01cf8dd
   37c2c:	ldrtmi	r2, [r4], r0, lsl #12
   37c30:	svcvc	0x0004f852
   37c34:	addsmi	r6, r4, #720896	; 0xb0000
   37c38:	andeq	lr, r3, r7, lsr #20
   37c3c:	movweq	lr, #31267	; 0x7a23
   37c40:			; <UNDEFINED> instruction: 0x0c00ea4c
   37c44:	streq	lr, [r3], -r6, asr #20
   37c48:	bleq	175d88 <rpl_re_syntax_options@@Base+0x1082a8>
   37c4c:	blcc	175d58 <rpl_re_syntax_options@@Base+0x108278>
   37c50:	blls	ac410 <rpl_re_syntax_options@@Base+0x3e930>
   37c54:	blx	c048e <rpl_re_syntax_options@@Base+0x529ae>
   37c58:			; <UNDEFINED> instruction: 0xf1bc3805
   37c5c:	eorle	r0, r1, r0, lsl #30
   37c60:			; <UNDEFINED> instruction: 0xa01cf8dd
   37c64:	ldreq	pc, [ip, -r4, lsr #3]
   37c68:			; <UNDEFINED> instruction: 0xf8dd9a02
   37c6c:	bl	e7c74 <rpl_re_syntax_options@@Base+0x7a194>
   37c70:	ldm	sl!, {r0, r1, r3, r6, r9, sl, fp, ip}
   37c74:	stmia	lr!, {r0, r1, r2, r3}
   37c78:	ldm	sl, {r0, r1, r2, r3}
   37c7c:	stm	lr, {r0, r1, r2, r3}
   37c80:	ldm	ip!, {r0, r1, r2, r3}
   37c84:	strgt	r0, [pc, -pc]
   37c88:	muleq	pc, ip, r8	; <UNPREDICTABLE>
   37c8c:	andeq	lr, pc, r7, lsl #17
   37c90:	blls	804c8 <rpl_re_syntax_options@@Base+0x129e8>
   37c94:	blx	c95a2 <rpl_re_syntax_options@@Base+0x5bac2>
   37c98:			; <UNDEFINED> instruction: 0xf7fe300b
   37c9c:	stmiblt	r8, {r0, r2, r3, r5, r7, r8, sl, fp, ip, sp, lr, pc}
   37ca0:	bleq	b40d4 <rpl_re_syntax_options@@Base+0x465f4>
   37ca4:	strbmi	r9, [r0], -r4, lsl #22
   37ca8:	ldmvs	fp, {r3, r9, fp, ip, pc}^
   37cac:			; <UNDEFINED> instruction: 0xf7fd5899
   37cb0:	teqlt	r8, fp, asr #19	; <UNPREDICTABLE>
   37cb4:	orrsle	r2, r9, r0, lsl #28
   37cb8:			; <UNDEFINED> instruction: 0xf00045ab
   37cbc:	blls	15808c <rpl_re_syntax_options@@Base+0xea5ac>
   37cc0:			; <UNDEFINED> instruction: 0xe61a6898
   37cc4:	strcs	r9, [r0], #-3329	; 0xfffff2ff
   37cc8:	strcc	r6, [r1], #-2216	; 0xfffff758
   37ccc:	stmib	r0, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37cd0:			; <UNDEFINED> instruction: 0xf10545a3
   37cd4:	cfldr64le	mvdx0, [r7], #48	; 0x30
   37cd8:			; <UNDEFINED> instruction: 0xf7ce9801
   37cdc:			; <UNDEFINED> instruction: 0xe6fde97a
   37ce0:	vldrvs	s19, [r3, #36]	; 0x24
   37ce4:	fldmdbxle	r5!, {d2-d1}	;@ Deprecated
   37ce8:			; <UNDEFINED> instruction: 0x46496bd0
   37cec:	andscc	r1, ip, r2, lsl #30
   37cf0:	svccc	0x0004f852
   37cf4:	addmi	r6, r2, #851968	; 0xd0000
   37cf8:	movweq	lr, #23107	; 0x5a43
   37cfc:	blcc	175e08 <rpl_re_syntax_options@@Base+0x108328>
   37d00:	blls	2ac4e0 <rpl_re_syntax_options@@Base+0x23ea00>
   37d04:	ldrdcc	pc, [r0], r3
   37d08:	svclt	0x005e065d
   37d0c:	vld1.8	{d9-d10}, [r2]
   37d10:	andls	r6, pc, #128, 4
   37d14:			; <UNDEFINED> instruction: 0xf57f0618
   37d18:	blls	423910 <rpl_re_syntax_options@@Base+0x3b5e30>
   37d1c:	movweq	pc, #4131	; 0x1023	; <UNPREDICTABLE>
   37d20:	ldrbt	r9, [r6], pc, lsl #6
   37d24:	eorcs	r9, r0, #15360	; 0x3c00
   37d28:	strbmi	r2, [r8], -r0, lsl #2
   37d2c:	strcs	pc, [r0, #963]	; 0x3c3
   37d30:	ldm	r6, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37d34:	sbcle	r2, r2, r0, lsl #26
   37d38:	vst1.8	{d16-d18}, [pc :128], r6
   37d3c:	movwls	r6, #62336	; 0xf380
   37d40:	mcrge	5, 7, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   37d44:	tstcs	r0, r0, lsr #4
   37d48:			; <UNDEFINED> instruction: 0xf7ce4648
   37d4c:	blls	171f7c <rpl_re_syntax_options@@Base+0x10449c>
   37d50:	ldrb	r6, [r2, #2200]	; 0x898
   37d54:			; <UNDEFINED> instruction: 0xf04f2220
   37d58:			; <UNDEFINED> instruction: 0x464831ff
   37d5c:	stm	r0, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   37d60:	blls	2b1ca4 <rpl_re_syntax_options@@Base+0x2441c4>
   37d64:	tstcs	r0, sl, asr #12
   37d68:	rsbeq	pc, r0, r3, lsl #2
   37d6c:	streq	pc, [r0], #259	; 0x103
   37d70:	blpl	175eb8 <rpl_re_syntax_options@@Base+0x1083d8>
   37d74:	addmi	r6, r4, #1245184	; 0x130000
   37d78:	movweq	lr, #23075	; 0x5a23
   37d7c:	blcc	175e8c <rpl_re_syntax_options@@Base+0x1083ac>
   37d80:	tsteq	r3, r1, asr #20
   37d84:	stmdbcs	r0, {r2, r4, r5, r6, r7, r8, ip, lr, pc}
   37d88:			; <UNDEFINED> instruction: 0xe714d099
   37d8c:	strbmi	r9, [r9], -r9, lsl #22
   37d90:			; <UNDEFINED> instruction: 0xf1032200
   37d94:			; <UNDEFINED> instruction: 0xf1030060
   37d98:			; <UNDEFINED> instruction: 0xf8500680
   37d9c:	stmdavs	fp, {r2, r8, r9, fp, ip, lr}
   37da0:	b	1087c0 <rpl_re_syntax_options@@Base+0x9ace0>
   37da4:			; <UNDEFINED> instruction: 0xf8410305
   37da8:	b	10c69c0 <rpl_re_syntax_options@@Base+0x1058ee0>
   37dac:	mvnsle	r0, r3, lsl #4
   37db0:			; <UNDEFINED> instruction: 0xf47f2a00
   37db4:			; <UNDEFINED> instruction: 0xe782aedb
   37db8:	mulne	r6, sl, r8
   37dbc:	cmpeq	r0, r1, lsl r0	; <UNPREDICTABLE>
   37dc0:	mrcge	4, 5, APSR_nzcv, cr5, cr15, {3}
   37dc4:	strbmi	r2, [r8], -r0, lsr #4
   37dc8:	stmda	sl, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37dcc:	ldmvs	r8, {r2, r8, r9, fp, ip, pc}
   37dd0:	blls	2b1424 <rpl_re_syntax_options@@Base+0x243944>
   37dd4:	ldrdcs	pc, [r0], r3
   37dd8:	mvnscc	pc, #79	; 0x4f
   37ddc:	movwcc	lr, #2505	; 0x9c9
   37de0:	stmib	r9, {r0, r4, r6, r9, sl}^
   37de4:	svclt	0x005c3302
   37de8:	orrvs	pc, r0, #1862270976	; 0x6f000000
   37dec:	ldreq	r9, [r3], -pc, lsl #6
   37df0:	mcrge	5, 4, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   37df4:			; <UNDEFINED> instruction: 0xf853e791
   37df8:			; <UNDEFINED> instruction: 0x46490032
   37dfc:	andscc	r1, ip, r2, lsl #30
   37e00:	svccc	0x0004f852
   37e04:	addsmi	r6, r0, #851968	; 0xd0000
   37e08:	movweq	lr, #23107	; 0x5a43
   37e0c:	blcc	175f18 <rpl_re_syntax_options@@Base+0x108438>
   37e10:			; <UNDEFINED> instruction: 0xe67ed1f6
   37e14:	mulcc	r6, sl, r8
   37e18:			; <UNDEFINED> instruction: 0xf57f0658
   37e1c:	ldr	sl, [r1, sp, lsr #29]
   37e20:	movwlt	r9, #47883	; 0xbb0b
   37e24:	stmdals	r0, {r0, r1, r3, r6, r7, r9, sl, lr}
   37e28:	ldm	r2, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37e2c:	ldrtmi	r9, [r8], -lr, lsl #30
   37e30:			; <UNDEFINED> instruction: 0xf7ce9e01
   37e34:	strcs	lr, [ip, #-2254]	; 0xfffff732
   37e38:	strvs	pc, [fp, #-2821]	; 0xfffff4fb
   37e3c:	stmiavs	r0!, {r2, r4, r5, r9, sl, lr}
   37e40:			; <UNDEFINED> instruction: 0xf7ce340c
   37e44:	adcmi	lr, r5, #12976128	; 0xc60000
   37e48:	stmdals	r1, {r0, r3, r4, r5, r6, r7, r8, ip, lr, pc}
   37e4c:	stmia	r0, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   37e50:	movwcs	lr, #5700	; 0x1644
   37e54:			; <UNDEFINED> instruction: 0x4651465a
   37e58:			; <UNDEFINED> instruction: 0xf7fe4638
   37e5c:	blls	f73f0 <rpl_re_syntax_options@@Base+0x89910>
   37e60:	eoreq	pc, r8, r3, asr #16
   37e64:	sbcsle	r2, fp, r0, lsl #16
   37e68:			; <UNDEFINED> instruction: 0xf8539b00
   37e6c:	addsmi	r3, r8, #40	; 0x28
   37e70:			; <UNDEFINED> instruction: 0xf8dad006
   37e74:	blcs	c3fec <rpl_re_syntax_options@@Base+0x5650c>
   37e78:	svclt	0x00a89b06
   37e7c:	movwls	r2, #25345	; 0x6301
   37e80:	ldrtmi	r2, [r8], -r2, lsl #6
   37e84:			; <UNDEFINED> instruction: 0x4651465a
   37e88:	stc2l	7, cr15, [ip, #-1016]	; 0xfffffc08
   37e8c:			; <UNDEFINED> instruction: 0xf8439b03
   37e90:	stmdacs	r0, {r3, r5}
   37e94:	cfstrsge	mvf15, [pc, #508]!	; 38098 <ASN1_STRING_length@plt+0x31830>
   37e98:	blcs	5eacc <quoting_style_vals@@Base+0xb8c8>
   37e9c:	cfstrsge	mvf15, [fp, #252]!	; 0xfc
   37ea0:	blls	f1da8 <rpl_re_syntax_options@@Base+0x842c8>
   37ea4:	strcs	r4, [ip], -sp, asr #12
   37ea8:	bl	101ab4 <rpl_re_syntax_options@@Base+0x93fd4>
   37eac:	cfstrsgt	mvf1, [pc, #-300]	; 37d88 <ASN1_STRING_length@plt+0x31520>
   37eb0:			; <UNDEFINED> instruction: 0xf60bfb06
   37eb4:	ldm	r5, {r0, r1, r2, r3, sl, lr, pc}
   37eb8:	stcls	0, cr0, [r1, #-60]	; 0xffffffc4
   37ebc:	stm	r4, {r0, r2, r4, r5, sl, lr}
   37ec0:	andcs	r0, r4, pc
   37ec4:	ldmvs	r3, {r2, r9, fp, ip, pc}^
   37ec8:	ldmpl	ip, {r3, r9, fp, ip, pc}
   37ecc:	orrspl	r9, pc, r1, lsl #22
   37ed0:			; <UNDEFINED> instruction: 0xf7ce606f
   37ed4:	adcvs	lr, r8, lr, lsl #21
   37ed8:			; <UNDEFINED> instruction: 0xf43f2800
   37edc:	strdvs	sl, [r4], -r6
   37ee0:	tstcs	r0, r0, lsr #4
   37ee4:			; <UNDEFINED> instruction: 0xf7cd4648
   37ee8:	blls	173de0 <rpl_re_syntax_options@@Base+0x106300>
   37eec:	bleq	b4320 <rpl_re_syntax_options@@Base+0x46840>
   37ef0:	str	r6, [r2, #-2200]	; 0xfffff768
   37ef4:	blcs	5eb28 <quoting_style_vals@@Base+0xb924>
   37ef8:	cfstrdge	mvd15, [pc, #-252]!	; 37e04 <ASN1_STRING_length@plt+0x3159c>
   37efc:			; <UNDEFINED> instruction: 0xf8d4e792
   37f00:	andsmi	r1, r1, r0, lsl #24
   37f04:	strtmi	sp, [r1], r4, lsr #2
   37f08:			; <UNDEFINED> instruction: 0xf8d9469a
   37f0c:	tstcc	r1, r0, lsr #24
   37f10:	stmdbeq	r0!, {r0, r3, r8, ip, sp, lr, pc}
   37f14:	rscsle	r4, r8, sl, lsl r2
   37f18:	stmibeq	r1, {r0, r1, r2, r3, r6, r9, fp, sp, lr, pc}
   37f1c:	ldmdavs	r1!, {r0, r1, r4, r6, r9, sl, lr}
   37f20:	svclt	0x0014420a
   37f24:	andne	pc, r9, lr, asr r8	; <UNPREDICTABLE>
   37f28:	andne	pc, r9, ip, asr r8	; <UNPREDICTABLE>
   37f2c:	ldr	r6, [r6, #1]
   37f30:	strb	r2, [r1], r0, lsl #10
   37f34:			; <UNDEFINED> instruction: 0xf7ce9801
   37f38:	vst2.16	{d30-d31}, [pc], ip
   37f3c:	andcs	r7, r4, r0, lsl #3
   37f40:	svc	0x0068f7cd
   37f44:	sbcsvs	r9, r8, #4, 22	; 0x1000
   37f48:	svclt	0x00183800
   37f4c:	strb	r2, [r6, #1]
   37f50:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   37f54:	bls	131ee8 <rpl_re_syntax_options@@Base+0xc4408>
   37f58:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   37f5c:			; <UNDEFINED> instruction: 0xf8c99a06
   37f60:	bcs	44008 <_IO_stdin_used@@Base+0x57c8>
   37f64:	cfldrsge	mvf15, [fp, #252]	; 0xfc
   37f68:	strtcc	pc, [r8], #-2249	; 0xfffff737
   37f6c:	vst3.32	{d30,d32,d34}, [pc :64], r7
   37f70:	andcs	r7, r4, r0, lsl #2
   37f74:	svc	0x004ef7cd
   37f78:	strmi	r9, [r1], r4, lsl #22
   37f7c:	stmdacs	r0, {r3, r4, r8, r9, sp, lr}
   37f80:	svcge	0x0051f43f
   37f84:			; <UNDEFINED> instruction: 0xf04f9e01
   37f88:			; <UNDEFINED> instruction: 0xf8dd0c00
   37f8c:	stcls	0, cr10, [r2, #-0]
   37f90:	blcc	1760f4 <rpl_re_syntax_options@@Base+0x108614>
   37f94:	addeq	lr, ip, r9, lsl #22
   37f98:	teqlt	fp, r1, lsl #4
   37f9c:	strle	r0, [ip], #-2012	; 0xfffff824
   37fa0:	b	13fa114 <rpl_re_syntax_options@@Base+0x138c634>
   37fa4:			; <UNDEFINED> instruction: 0xf1000242
   37fa8:	mvnsle	r0, r4
   37fac:	stfeqd	f7, [r0], #-48	; 0xffffffd0
   37fb0:			; <UNDEFINED> instruction: 0xf5bc3604
   37fb4:	mvnle	r7, r0, lsl #31
   37fb8:			; <UNDEFINED> instruction: 0xf8d6e563
   37fbc:	andsmi	r1, r1, r0, lsl #24
   37fc0:			; <UNDEFINED> instruction: 0x4634d113
   37fc4:			; <UNDEFINED> instruction: 0xf8d4469e
   37fc8:	tstcc	r1, r0, lsr #24
   37fcc:	andsmi	r3, sl, #32, 8	; 0x20000000
   37fd0:	strdeq	sp, [r9], r9
   37fd4:	stmdane	ip!, {r0, r1, r4, r5, r6, r9, sl, lr}^
   37fd8:	vmlaeq.f64	d14, d1, d10
   37fdc:	ldrdne	pc, [r0], -lr
   37fe0:	stmdavs	r1!, {r0, sp, lr}
   37fe4:	strne	pc, [r0], #-2240	; 0xfffff740
   37fe8:			; <UNDEFINED> instruction: 0x462ce7da
   37fec:	ubfx	r4, r6, #13, #22
   37ff0:			; <UNDEFINED> instruction: 0xf7cd9801
   37ff4:			; <UNDEFINED> instruction: 0xf1bbefee
   37ff8:	addsle	r0, lr, r0, lsl #30
   37ffc:			; <UNDEFINED> instruction: 0xf7cee56e
   38000:	svclt	0x0000ea16
   38004:	andeq	lr, r2, ip, ror r2
   38008:	andeq	r0, r0, ip, asr #9
   3800c:	strdeq	sp, [r2], -sl
   38010:			; <UNDEFINED> instruction: 0x460cb538
   38014:	blcs	457848 <rpl_re_syntax_options@@Base+0x3e9d68>
   38018:	stmdavs	fp, {r1, r2, r8, ip, lr, pc}^
   3801c:	ldmvs	sl, {sp}^
   38020:	ldrdvs	r6, [sl], #155	; 0x9b
   38024:	ldflts	f6, [r8, #-812]!	; 0xfffffcd4
   38028:	strmi	r6, [r5], -r1, ror #1
   3802c:	andne	lr, r5, #3424256	; 0x344000
   38030:	stc2	7, cr15, [r6], #-1012	; 0xfffffc0c
   38034:	strmi	r1, [r3], -r2, asr #24
   38038:	andle	r6, lr, r0, ror #3
   3803c:	bcs	3578cc <rpl_re_syntax_options@@Base+0x2e9dec>
   38040:	andcs	fp, r0, r8, lsl pc
   38044:	stmdavs	sl!, {r0, r1, r2, r3, r5, r6, r7, r8, ip, lr, pc}
   38048:	stmdbvs	r1!, {sp}^
   3804c:	biceq	lr, r3, #2048	; 0x800
   38050:	vceq.i32	q11, <illegal reg q0.5>, q5
   38054:	subsvs	r2, sl, r1, lsl r2
   38058:	andcs	fp, ip, r8, lsr sp
   3805c:	svclt	0x0000bd38
   38060:			; <UNDEFINED> instruction: 0x2618b5f8
   38064:	ldrmi	r6, [r4], r4, lsl #16
   38068:	sbcseq	r6, sl, pc, lsl #16
   3806c:	andvs	r3, r4, r1, lsl #24
   38070:	blx	1c98ae <rpl_re_syntax_options@@Base+0x15bdce>
   38074:	ldmib	sp, {r2, sl, ip, sp, lr, pc}^
   38078:	ldmdbne	r9!, {r1, r2, r9, sl}
   3807c:	stmvs	r9, {r0, r1, r3, r4, r5, r8, fp, ip, lr}
   38080:	andcc	pc, r0, ip, asr #17
   38084:	ldmda	lr!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   38088:			; <UNDEFINED> instruction: 0xf7cd68b0
   3808c:	stmdavs	fp!, {r1, r5, r7, r8, r9, sl, fp, sp, lr, pc}
   38090:	ldmvs	r8, {r0, r1, r5, sl, lr}
   38094:	svc	0x009cf7cd
   38098:	ldrmi	r6, [ip], #-2091	; 0xfffff7d5
   3809c:	movweq	pc, #49412	; 0xc104	; <UNPREDICTABLE>
   380a0:	muleq	r7, r3, r8
   380a4:	andeq	lr, r7, r6, lsl #17
   380a8:	ldcllt	8, cr6, [r8, #384]!	; 0x180
   380ac:	ldrblt	r6, [r0, #-2051]!	; 0xfffff7fd
   380b0:	strmi	r2, [r5], -r0, lsl #22
   380b4:	strcs	sp, [r0], #-3344	; 0xfffff2f0
   380b8:	stmiavs	fp!, {r1, r2, r5, r9, sl, lr}
   380bc:	strtmi	r3, [r3], #-1537	; 0xfffff9ff
   380c0:			; <UNDEFINED> instruction: 0xf7cd6958
   380c4:	stmiavs	fp!, {r1, r2, r7, r8, r9, sl, fp, sp, lr, pc}
   380c8:	ldrcc	r4, [r8], #-1059	; 0xfffffbdd
   380cc:			; <UNDEFINED> instruction: 0xf7cd6898
   380d0:	stmdavs	fp!, {r7, r8, r9, sl, fp, sp, lr, pc}
   380d4:	blle	ffc48b54 <rpl_re_syntax_options@@Base+0xffbdb074>
   380d8:	pop	{r3, r5, r7, fp, sp, lr}
   380dc:			; <UNDEFINED> instruction: 0xf7cd4070
   380e0:	svclt	0x0000bf75
   380e4:			; <UNDEFINED> instruction: 0x4605b538
   380e8:	strmi	r4, [ip], -r8, lsl #12
   380ec:	stmda	sl!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   380f0:	tstle	ip, r1, lsl #16
   380f4:	strmi	r7, [r3], -r2, lsr #16
   380f8:			; <UNDEFINED> instruction: 0xf0022000
   380fc:	cmpne	r2, pc, lsl r1
   38100:			; <UNDEFINED> instruction: 0xf855408b
   38104:	movwmi	r1, #45090	; 0xb022
   38108:	eorcc	pc, r2, r5, asr #16
   3810c:	andcs	fp, r3, r8, lsr sp
   38110:	svclt	0x0000bd38
   38114:	svcmi	0x00f8e92d
   38118:	stcls	6, cr4, [ip], {6}
   3811c:	ldmib	sp, {r0, r2, r3, r9, sl, lr}^
   38120:	ldrmi	sl, [r1], sl, lsl #14
   38124:	ldrmi	r0, [r8], r0, ror #4
   38128:			; <UNDEFINED> instruction: 0xf8dfd50a
   3812c:			; <UNDEFINED> instruction: 0x463815f8
   38130:			; <UNDEFINED> instruction: 0xf7ce4479
   38134:	stmdacs	r0, {r2, r3, r6, r8, r9, fp, sp, lr, pc}
   38138:			; <UNDEFINED> instruction: 0xf8dfd15e
   3813c:	ldrbtmi	r7, [pc], #-1516	; 38144 <ASN1_STRING_length@plt+0x318dc>
   38140:	ldrdmi	pc, [r0], -r8
   38144:	ldrdcc	pc, [r0], -sl
   38148:	ldrdlt	pc, [r0], -r9
   3814c:	rsble	r4, r6, r3, lsr #5
   38150:	ldrtmi	r1, [r8], -r3, ror #24
   38154:	andcc	pc, r0, r8, asr #17
   38158:	cdp	7, 4, cr15, cr10, cr13, {6}
   3815c:	strbne	pc, [ip, #2271]	; 0x8df	; <UNPREDICTABLE>
   38160:			; <UNDEFINED> instruction: 0x46034479
   38164:			; <UNDEFINED> instruction: 0xf84b4638
   38168:			; <UNDEFINED> instruction: 0xf7ce3024
   3816c:			; <UNDEFINED> instruction: 0x4604eb30
   38170:			; <UNDEFINED> instruction: 0xf8dfb330
   38174:			; <UNDEFINED> instruction: 0x463815bc
   38178:			; <UNDEFINED> instruction: 0xf7ce4479
   3817c:	strmi	lr, [r4], -r8, lsr #22
   38180:	cmple	sp, r0, lsl #16
   38184:	ldmdb	r2, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   38188:	cdpcs	8, 0, cr6, cr0, cr3, {0}
   3818c:	tsthi	r1, r0, asr #32	; <UNPREDICTABLE>
   38190:			; <UNDEFINED> instruction: 0x26011e9a
   38194:	svcne	0x0002f832
   38198:			; <UNDEFINED> instruction: 0xf0041160
   3819c:	strcc	r0, [r1], #-799	; 0xfffffce1
   381a0:	svceq	0x0002f011
   381a4:	vpmax.u8	d15, d3, d6
   381a8:			; <UNDEFINED> instruction: 0xf855bf1e
   381ac:	movwmi	r1, #45088	; 0xb020
   381b0:	eorcc	pc, r0, r5, asr #16
   381b4:	svcvc	0x0080f5b4
   381b8:	andcs	sp, r0, ip, ror #3
   381bc:	svchi	0x00f8e8bd
   381c0:	ldm	r4!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   381c4:	cdpcs	8, 0, cr6, cr0, cr3, {0}
   381c8:	sbchi	pc, ip, r0, asr #32
   381cc:			; <UNDEFINED> instruction: 0x26011e9a
   381d0:	svceq	0x0002f832
   381d4:			; <UNDEFINED> instruction: 0xf0041161
   381d8:	strcc	r0, [r1], #-799	; 0xfffffce1
   381dc:	svceq	0x0008f010
   381e0:	vpmax.u8	d15, d3, d6
   381e4:			; <UNDEFINED> instruction: 0xf855bf1e
   381e8:	movwmi	r0, #12321	; 0x3021
   381ec:	eorcc	pc, r1, r5, asr #16
   381f0:	svcvc	0x0080f5b4
   381f4:	strb	sp, [r0, ip, ror #3]!
   381f8:	ldrne	pc, [r8, #-2271]!	; 0xfffff721
   381fc:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   38200:	b	ff976140 <rpl_re_syntax_options@@Base+0xff908660>
   38204:	orrsle	r2, fp, r0, lsl #16
   38208:	ldrdmi	pc, [r0], -r8
   3820c:	ldrdcc	pc, [r0], -sl
   38210:	strvc	pc, [r4, #-2271]!	; 0xfffff721
   38214:			; <UNDEFINED> instruction: 0xf8d942a3
   38218:	ldrbtmi	fp, [pc], #-0	; 38220 <ASN1_STRING_length@plt+0x319b8>
   3821c:	mlseq	r4, r8, r1, sp
   38220:	strcc	r4, [r1], #-1624	; 0xfffff9a8
   38224:			; <UNDEFINED> instruction: 0xf7ce00a1
   38228:	pkhbtmi	lr, r3, r6, lsl #21
   3822c:			; <UNDEFINED> instruction: 0xf0002800
   38230:			; <UNDEFINED> instruction: 0xf8c98101
   38234:			; <UNDEFINED> instruction: 0xf8ca0000
   38238:			; <UNDEFINED> instruction: 0xf8d84000
   3823c:	str	r4, [r7, r0]
   38240:	ldrbtne	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   38244:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   38248:	b	ff076188 <rpl_re_syntax_options@@Base+0xff0086a8>
   3824c:			; <UNDEFINED> instruction: 0xb3204604
   38250:	strbtne	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   38254:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   38258:	b	fee76198 <rpl_re_syntax_options@@Base+0xfee086b8>
   3825c:	stmdacs	r0, {r2, r9, sl, lr}
   38260:			; <UNDEFINED> instruction: 0xf7ced137
   38264:	stmdavs	r3, {r2, r5, r7, fp, sp, lr, pc}
   38268:			; <UNDEFINED> instruction: 0xf0402e00
   3826c:	mrcne	1, 4, r8, cr10, cr15, {0}
   38270:			; <UNDEFINED> instruction: 0xf8322601
   38274:	cmnne	r0, r2, lsl #30
   38278:	tsteq	pc, #4	; <UNPREDICTABLE>
   3827c:			; <UNDEFINED> instruction: 0xf4113401
   38280:	blx	1cfe88 <rpl_re_syntax_options@@Base+0x1623a8>
   38284:	svclt	0x001ef303
   38288:	eorne	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   3828c:			; <UNDEFINED> instruction: 0xf845430b
   38290:			; <UNDEFINED> instruction: 0xf5b43020
   38294:	mvnle	r7, r0, lsl #31
   38298:			; <UNDEFINED> instruction: 0xf7cee78f
   3829c:	stmdavs	r3, {r3, r7, fp, sp, lr, pc}
   382a0:			; <UNDEFINED> instruction: 0xf0402e00
   382a4:	mrcne	0, 4, r8, cr10, cr0, {5}
   382a8:			; <UNDEFINED> instruction: 0xf8322601
   382ac:	cmnne	r0, r2, lsl #30
   382b0:	tsteq	pc, #4	; <UNPREDICTABLE>
   382b4:			; <UNDEFINED> instruction: 0xf4113401
   382b8:	blx	1d7ec0 <rpl_re_syntax_options@@Base+0x16a3e0>
   382bc:	svclt	0x001ef303
   382c0:	eorne	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   382c4:			; <UNDEFINED> instruction: 0xf845430b
   382c8:			; <UNDEFINED> instruction: 0xf5b43020
   382cc:	mvnle	r7, r0, lsl #31
   382d0:			; <UNDEFINED> instruction: 0xf8dfe773
   382d4:			; <UNDEFINED> instruction: 0x46381470
   382d8:			; <UNDEFINED> instruction: 0xf7ce4479
   382dc:			; <UNDEFINED> instruction: 0x4604ea78
   382e0:			; <UNDEFINED> instruction: 0xf8dfb320
   382e4:	ldrtmi	r1, [r8], -r4, ror #8
   382e8:			; <UNDEFINED> instruction: 0xf7ce4479
   382ec:			; <UNDEFINED> instruction: 0x4604ea70
   382f0:	cmnle	r5, r0, lsl #16
   382f4:	ldmda	sl, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   382f8:	cdpcs	8, 0, cr6, cr0, cr3, {0}
   382fc:	cmnhi	r3, r0, asr #32	; <UNPREDICTABLE>
   38300:			; <UNDEFINED> instruction: 0x26011e9a
   38304:	svceq	0x0002f832
   38308:			; <UNDEFINED> instruction: 0xf0041161
   3830c:	strcc	r0, [r1], #-799	; 0xfffffce1
   38310:	svcvs	0x0000f410
   38314:	vpmax.u8	d15, d3, d6
   38318:			; <UNDEFINED> instruction: 0xf855bf1e
   3831c:	movwmi	r0, #12321	; 0x3021
   38320:	eorcc	pc, r1, r5, asr #16
   38324:	svcvc	0x0080f5b4
   38328:	strb	sp, [r6, -ip, ror #3]
   3832c:	ldmda	lr!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   38330:	cdpcs	8, 0, cr6, cr0, cr3, {0}
   38334:	adchi	pc, r3, r0, asr #32
   38338:			; <UNDEFINED> instruction: 0x26011e9a
   3833c:	svcne	0x0002f832
   38340:			; <UNDEFINED> instruction: 0xf0041160
   38344:	strcc	r0, [r1], #-799	; 0xfffffce1
   38348:	svcvs	0x0080f411
   3834c:	vpmax.u8	d15, d3, d6
   38350:			; <UNDEFINED> instruction: 0xf855bf1e
   38354:	movwmi	r1, #45088	; 0xb020
   38358:	eorcc	pc, r0, r5, asr #16
   3835c:	svcvc	0x0080f5b4
   38360:	str	sp, [sl, -ip, ror #3]!
   38364:			; <UNDEFINED> instruction: 0xf5063b02
   38368:	strcs	r7, [r1, -r0, lsl #9]
   3836c:	svccs	0x0002f833
   38370:	strle	r0, [sl, #-1809]	; 0xfffff8ef
   38374:			; <UNDEFINED> instruction: 0xf0027832
   38378:	cmpne	r2, pc, lsl r1
   3837c:			; <UNDEFINED> instruction: 0xf001fa07
   38380:	eorne	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   38384:			; <UNDEFINED> instruction: 0xf8454301
   38388:	strcc	r1, [r1], -r2, lsr #32
   3838c:	strhle	r4, [sp, #36]!	; 0x24
   38390:	blcc	f1fe4 <rpl_re_syntax_options@@Base+0x84504>
   38394:	strvc	pc, [r0], #1286	; 0x506
   38398:			; <UNDEFINED> instruction: 0xf8332701
   3839c:	ldreq	r2, [r2, r2, lsl #30]
   383a0:	ldmdavc	r2!, {r1, r3, r8, sl, ip, lr, pc}
   383a4:	tsteq	pc, r2	; <UNPREDICTABLE>
   383a8:	blx	1fc8f8 <rpl_re_syntax_options@@Base+0x18ee18>
   383ac:			; <UNDEFINED> instruction: 0xf855f001
   383b0:	movwmi	r1, #4130	; 0x1022
   383b4:	eorne	pc, r2, r5, asr #16
   383b8:	adcsmi	r3, r4, #1048576	; 0x100000
   383bc:	ldrbt	sp, [ip], sp, ror #3
   383c0:	ldrtmi	r4, [r8], -r2, ror #19
   383c4:			; <UNDEFINED> instruction: 0xf7ce4479
   383c8:	strmi	lr, [r4], -r2, lsl #20
   383cc:			; <UNDEFINED> instruction: 0xf7cdbba0
   383d0:	stmdavs	r2, {r1, r2, r3, r5, r6, r7, r8, r9, sl, fp, sp, lr, pc}
   383d4:	vmlacs.f32	s6, s0, s4
   383d8:	rschi	pc, pc, r0, asr #32
   383dc:			; <UNDEFINED> instruction: 0xf8322601
   383e0:	cmnne	r0, r2, lsl #30
   383e4:	tsteq	pc, #4	; <UNPREDICTABLE>
   383e8:			; <UNDEFINED> instruction: 0xf4113401
   383ec:	blx	1cc1f4 <rpl_re_syntax_options@@Base+0x15e714>
   383f0:	svclt	0x001ef303
   383f4:	eorne	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   383f8:			; <UNDEFINED> instruction: 0xf845430b
   383fc:			; <UNDEFINED> instruction: 0xf5b43020
   38400:	mvnle	r7, r0, lsl #31
   38404:	blcc	f1f70 <rpl_re_syntax_options@@Base+0x84490>
   38408:	strvc	pc, [r0], #1286	; 0x506
   3840c:			; <UNDEFINED> instruction: 0xf8332701
   38410:	ldreq	r2, [r0, #3842]	; 0xf02
   38414:	ldmdavc	r2!, {r1, r3, r8, sl, ip, lr, pc}
   38418:	tsteq	pc, r2	; <UNPREDICTABLE>
   3841c:	blx	1fc96c <rpl_re_syntax_options@@Base+0x18ee8c>
   38420:			; <UNDEFINED> instruction: 0xf855f001
   38424:	movwmi	r1, #4130	; 0x1022
   38428:	eorne	pc, r2, r5, asr #16
   3842c:	adcsmi	r3, r4, #1048576	; 0x100000
   38430:	strb	sp, [r2], sp, ror #3
   38434:	strb	r2, [r1], ip
   38438:	ldrtmi	r4, [r8], -r5, asr #19
   3843c:			; <UNDEFINED> instruction: 0xf7ce4479
   38440:	strmi	lr, [r4], -r6, asr #19
   38444:	cmple	r8, r0, lsl #16
   38448:	svc	0x00b0f7cd
   3844c:	bcc	d245c <rpl_re_syntax_options@@Base+0x6497c>
   38450:	cmnle	r4, r0, lsl #28
   38454:			; <UNDEFINED> instruction: 0xf8322601
   38458:	cmnne	r0, r2, lsl #30
   3845c:	tsteq	pc, #4	; <UNPREDICTABLE>
   38460:			; <UNDEFINED> instruction: 0xf4113401
   38464:	blx	1d826c <rpl_re_syntax_options@@Base+0x16a78c>
   38468:	svclt	0x001ef303
   3846c:	eorne	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   38470:			; <UNDEFINED> instruction: 0xf845430b
   38474:			; <UNDEFINED> instruction: 0xf5b43020
   38478:	mvnle	r7, r0, lsl #31
   3847c:	blcc	f1ef8 <rpl_re_syntax_options@@Base+0x84418>
   38480:	strvc	pc, [r0], #1286	; 0x506
   38484:			; <UNDEFINED> instruction: 0xf8332701
   38488:	ldrbeq	r2, [r2, #-3842]	; 0xfffff0fe
   3848c:	ldmdavc	r2!, {r1, r3, r8, sl, ip, lr, pc}
   38490:	tsteq	pc, r2	; <UNPREDICTABLE>
   38494:	blx	1fc9e4 <rpl_re_syntax_options@@Base+0x18ef04>
   38498:			; <UNDEFINED> instruction: 0xf855f001
   3849c:	movwmi	r1, #4130	; 0x1022
   384a0:	eorne	pc, r2, r5, asr #16
   384a4:	adcsmi	r3, r4, #1048576	; 0x100000
   384a8:	str	sp, [r6], sp, ror #3
   384ac:			; <UNDEFINED> instruction: 0xf5063b02
   384b0:	strcs	r7, [r1, -r0, lsl #9]
   384b4:	svccs	0x0002f833
   384b8:	strle	r0, [sl, #-1169]	; 0xfffffb6f
   384bc:			; <UNDEFINED> instruction: 0xf0027832
   384c0:	cmpne	r2, pc, lsl r1
   384c4:			; <UNDEFINED> instruction: 0xf001fa07
   384c8:	eorne	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   384cc:			; <UNDEFINED> instruction: 0xf8454301
   384d0:	strcc	r1, [r1], -r2, lsr #32
   384d4:	mvnle	r4, r6, lsr #5
   384d8:	ldmibmi	lr, {r0, r1, r2, r3, r5, r6, r9, sl, sp, lr, pc}
   384dc:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   384e0:	ldmdb	r4!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   384e4:	stmdacs	r0, {r2, r9, sl, lr}
   384e8:			; <UNDEFINED> instruction: 0xf7cdd145
   384ec:	stmdavs	r3, {r5, r6, r8, r9, sl, fp, sp, lr, pc}
   384f0:	bllt	15c7100 <rpl_re_syntax_options@@Base+0x1559620>
   384f4:			; <UNDEFINED> instruction: 0xf8332601
   384f8:	cmnne	r0, r2, lsl #30
   384fc:	andseq	pc, pc, #4
   38500:			; <UNDEFINED> instruction: 0xf0113401
   38504:	blx	1bc110 <rpl_re_syntax_options@@Base+0x14e630>
   38508:	svclt	0x001ef202
   3850c:	eorne	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   38510:			; <UNDEFINED> instruction: 0xf845430a
   38514:			; <UNDEFINED> instruction: 0xf5b42020
   38518:	mvnle	r7, r0, lsl #31
   3851c:			; <UNDEFINED> instruction: 0xf506e64d
   38520:	strcs	r7, [r1], #-1920	; 0xfffff880
   38524:	svccc	0x0002f832
   38528:	strle	r0, [sl, #-1499]	; 0xfffffa25
   3852c:			; <UNDEFINED> instruction: 0xf0037833
   38530:	cmpne	fp, pc, lsl r1
   38534:			; <UNDEFINED> instruction: 0xf001fa04
   38538:	eorne	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   3853c:			; <UNDEFINED> instruction: 0xf8454301
   38540:	strcc	r1, [r1], -r3, lsr #32
   38544:	strhle	r4, [sp, #46]!	; 0x2e
   38548:			; <UNDEFINED> instruction: 0xf506e637
   3854c:	strcs	r7, [r1], #-1920	; 0xfffff880
   38550:	svccs	0x0002f833
   38554:	strle	r0, [sl, #-2000]	; 0xfffff830
   38558:			; <UNDEFINED> instruction: 0xf0027832
   3855c:	cmpne	r2, pc, lsl r1
   38560:			; <UNDEFINED> instruction: 0xf001fa04
   38564:	eorne	pc, r2, r5, asr r8	; <UNPREDICTABLE>
   38568:			; <UNDEFINED> instruction: 0xf8454301
   3856c:	strcc	r1, [r1], -r2, lsr #32
   38570:	strhle	r4, [sp, #39]!	; 0x27
   38574:	ldmdbmi	r8!, {r0, r5, r9, sl, sp, lr, pc}^
   38578:	ldrbtmi	r4, [r9], #-1592	; 0xfffff9c8
   3857c:	stmdb	r6!, {r1, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   38580:	stmdacs	r0, {r2, r9, sl, lr}
   38584:			; <UNDEFINED> instruction: 0xf7cdd15c
   38588:	stmdavs	r3, {r1, r4, r8, r9, sl, fp, sp, lr, pc}
   3858c:	vmlacs.f64	d3, d0, d2
   38590:	strcs	sp, [r1], -r0, asr #2
   38594:	svcne	0x0002f933
   38598:			; <UNDEFINED> instruction: 0xf0041160
   3859c:	strcc	r0, [r1], #-543	; 0xfffffde1
   385a0:	blx	1c29a8 <rpl_re_syntax_options@@Base+0x154ec8>
   385a4:	svclt	0x00bef102
   385a8:	eorcs	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   385ac:			; <UNDEFINED> instruction: 0xf845430a
   385b0:			; <UNDEFINED> instruction: 0xf5b42020
   385b4:	mvnle	r7, r0, lsl #31
   385b8:			; <UNDEFINED> instruction: 0xf506e5ff
   385bc:	strcs	r7, [r1], #-1920	; 0xfffff880
   385c0:	svccc	0x0002f832
   385c4:	strle	r0, [sl, #-1113]	; 0xfffffba7
   385c8:			; <UNDEFINED> instruction: 0xf0037833
   385cc:	cmpne	fp, pc, lsl r1
   385d0:			; <UNDEFINED> instruction: 0xf001fa04
   385d4:	eorne	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   385d8:			; <UNDEFINED> instruction: 0xf8454301
   385dc:	strcc	r1, [r1], -r3, lsr #32
   385e0:	strhle	r4, [sp, #39]!	; 0x27
   385e4:	blcc	f1d90 <rpl_re_syntax_options@@Base+0x842b0>
   385e8:	orrvc	pc, r0, r6, lsl #10
   385ec:			; <UNDEFINED> instruction: 0xf8332701
   385f0:	ldreq	r2, [r0, #-3842]	; 0xfffff0fe
   385f4:	ldmdavc	r2!, {r1, r3, r8, sl, ip, lr, pc}
   385f8:	andseq	pc, pc, r2
   385fc:	blx	1fcb4c <rpl_re_syntax_options@@Base+0x18f06c>
   38600:			; <UNDEFINED> instruction: 0xf855f400
   38604:			; <UNDEFINED> instruction: 0x43200022
   38608:	eoreq	pc, r2, r5, asr #16
   3860c:	adcsmi	r3, r1, #1048576	; 0x100000
   38610:	ldrb	sp, [r2, #493]	; 0x1ed
   38614:	strvc	pc, [r0, r6, lsl #10]
   38618:			; <UNDEFINED> instruction: 0xf9332401
   3861c:	bcs	4422c <_IO_stdin_used@@Base+0x59ec>
   38620:	ldmdavc	r2!, {r1, r3, r9, fp, ip, lr, pc}
   38624:	tsteq	pc, r2	; <UNPREDICTABLE>
   38628:	blx	13cb78 <rpl_re_syntax_options@@Base+0xcf098>
   3862c:			; <UNDEFINED> instruction: 0xf855f001
   38630:	movwmi	r1, #4130	; 0x1022
   38634:	eorne	pc, r2, r5, asr #16
   38638:	adcsmi	r3, r7, #1048576	; 0x100000
   3863c:	ldr	sp, [ip, #493]!	; 0x1ed
   38640:	ldrtmi	r4, [r8], -r6, asr #18
   38644:			; <UNDEFINED> instruction: 0xf7ce4479
   38648:	strmi	lr, [r4], -r2, asr #17
   3864c:			; <UNDEFINED> instruction: 0xf7cdb9d0
   38650:	stmdavs	r3, {r1, r2, r3, r5, r7, r9, sl, fp, sp, lr, pc}
   38654:	vmlacs.f64	d3, d0, d2
   38658:			; <UNDEFINED> instruction: 0x2601d136
   3865c:	svcne	0x0002f833
   38660:			; <UNDEFINED> instruction: 0xf0041160
   38664:	strcc	r0, [r1], #-543	; 0xfffffde1
   38668:	svceq	0x0004f011
   3866c:			; <UNDEFINED> instruction: 0xf102fa06
   38670:			; <UNDEFINED> instruction: 0xf855bf1e
   38674:	movwmi	r2, #40992	; 0xa020
   38678:	eorcs	pc, r0, r5, asr #16
   3867c:	svcvc	0x0080f5b4
   38680:	ldr	sp, [sl, #492]	; 0x1ec
   38684:			; <UNDEFINED> instruction: 0x46384936
   38688:			; <UNDEFINED> instruction: 0xf7ce4479
   3868c:	strmi	lr, [r4], -r0, lsr #17
   38690:	cmple	r4, r0, lsl #16
   38694:	cdp	7, 8, cr15, cr10, cr13, {6}
   38698:	blcc	d26ac <rpl_re_syntax_options@@Base+0x64bcc>
   3869c:			; <UNDEFINED> instruction: 0x2601bb56
   386a0:	svcne	0x0002f833
   386a4:			; <UNDEFINED> instruction: 0xf0041160
   386a8:	strcc	r0, [r1], #-543	; 0xfffffde1
   386ac:	svcpl	0x0080f411
   386b0:			; <UNDEFINED> instruction: 0xf102fa06
   386b4:			; <UNDEFINED> instruction: 0xf855bf1e
   386b8:	movwmi	r2, #40992	; 0xa020
   386bc:	eorcs	pc, r0, r5, asr #16
   386c0:	svcvc	0x0080f5b4
   386c4:	ldrb	sp, [r8, #-492]!	; 0xfffffe14
   386c8:	strvc	pc, [r0, r6, lsl #10]
   386cc:			; <UNDEFINED> instruction: 0xf8332401
   386d0:	ldrbeq	r2, [r1, -r2, lsl #30]
   386d4:	ldmdavc	r2!, {r1, r3, r8, sl, ip, lr, pc}
   386d8:	tsteq	pc, r2	; <UNPREDICTABLE>
   386dc:	blx	13cc2c <rpl_re_syntax_options@@Base+0xcf14c>
   386e0:			; <UNDEFINED> instruction: 0xf855f001
   386e4:	movwmi	r1, #4130	; 0x1022
   386e8:	eorne	pc, r2, r5, asr #16
   386ec:	adcsmi	r3, lr, #1048576	; 0x100000
   386f0:	strb	sp, [r2, #-493]!	; 0xfffffe13
   386f4:			; <UNDEFINED> instruction: 0xf8332701
   386f8:	ldrbeq	r2, [r2], #3842	; 0xf02
   386fc:	cfldr32pl	mvfx13, [r2, #-40]!	; 0xffffffd8
   38700:	tsteq	pc, r2	; <UNPREDICTABLE>
   38704:	blx	1fcc54 <rpl_re_syntax_options@@Base+0x18f174>
   38708:			; <UNDEFINED> instruction: 0xf855f001
   3870c:	movwmi	r1, #4130	; 0x1022
   38710:	eorne	pc, r2, r5, asr #16
   38714:			; <UNDEFINED> instruction: 0xf5b43401
   38718:	mvnle	r7, r0, lsl #31
   3871c:	andcs	lr, r4, sp, asr #10
   38720:	svclt	0x0000e54c
   38724:	andeq	fp, r1, r0, lsr r1
   38728:	andeq	fp, r1, sl, lsl r1
   3872c:	andeq	fp, r1, r0, lsl r1
   38730:	andeq	fp, r1, r0, lsl #2
   38734:	andeq	fp, r1, sl, rrx
   38738:	andeq	fp, r1, lr, lsr r0
   3873c:	andeq	fp, r1, r2, lsr #32
   38740:	andeq	fp, r1, sl, lsr #32
   38744:	andeq	sl, r1, r0, lsl #31
   38748:	andeq	sl, r1, r0, lsr #31
   3874c:	andeq	sl, r1, ip, asr #29
   38750:	andeq	sl, r1, r4, lsr #28
   38754:			; <UNDEFINED> instruction: 0x0001adba
   38758:	andeq	sl, r1, r6, lsr #26
   3875c:	andeq	sl, r1, r4, ror #24
   38760:	andeq	sl, r1, r8, lsr #24
   38764:	svcmi	0x00f0e92d
   38768:	bmi	1b0a1b4 <rpl_re_syntax_options@@Base+0x1a9c6d4>
   3876c:	blmi	1b09fe8 <rpl_re_syntax_options@@Base+0x1a9c508>
   38770:	ldrbtmi	fp, [sl], #-141	; 0xffffff73
   38774:	strmi	r4, [sl], r0, lsl #13
   38778:	ldmpl	r3, {r5, sp}^
   3877c:			; <UNDEFINED> instruction: 0xf89d2101
   38780:			; <UNDEFINED> instruction: 0x2600b058
   38784:	movwls	r6, #47131	; 0xb81b
   38788:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3878c:			; <UNDEFINED> instruction: 0x96069b17
   38790:			; <UNDEFINED> instruction: 0xf7cd9304
   38794:	strmi	lr, [r4], -r0, asr #22
   38798:			; <UNDEFINED> instruction: 0xf0002800
   3879c:	smlatbcs	r1, r2, r0, r8
   387a0:			; <UNDEFINED> instruction: 0xf7cd2028
   387a4:			; <UNDEFINED> instruction: 0x4607eb38
   387a8:			; <UNDEFINED> instruction: 0xf0002800
   387ac:	stcvc	0, cr8, [r2], {159}	; 0x9f
   387b0:	ldfeqd	f7, [r8], {13}
   387b4:	msreq	CPSR_s, #-1073741823	; 0xc0000001
   387b8:	vmin.u32	q10, <illegal reg q5.5>, q0
   387bc:	strtmi	r0, [r1], -r0, lsl #4
   387c0:			; <UNDEFINED> instruction: 0xf107743a
   387c4:	strls	r0, [r2], -ip, lsl #4
   387c8:	andls	pc, r4, sp, asr #17
   387cc:	andgt	pc, r0, sp, asr #17
   387d0:	stc2	7, cr15, [r0], #1020	; 0x3fc
   387d4:			; <UNDEFINED> instruction: 0xf0402800
   387d8:	stmdavc	fp!, {r0, r4, r7, pc}
   387dc:			; <UNDEFINED> instruction: 0x2601b173
   387e0:			; <UNDEFINED> instruction: 0xf0031158
   387e4:			; <UNDEFINED> instruction: 0xf815021f
   387e8:	blx	1c83f4 <rpl_re_syntax_options@@Base+0x15a914>
   387ec:			; <UNDEFINED> instruction: 0xf854f102
   387f0:	movwmi	r2, #40992	; 0xa020
   387f4:	eorcs	pc, r0, r4, asr #16
   387f8:	mvnsle	r2, r0, lsl #22
   387fc:	svceq	0x0000f1bb
   38800:	svcne	0x0023d009
   38804:	tsteq	ip, r4, lsl #2	; <UNPREDICTABLE>
   38808:	svccs	0x0004f853
   3880c:	b	1c09278 <rpl_re_syntax_options@@Base+0x1b9b798>
   38810:	andsvs	r0, sl, r2, lsl #4
   38814:			; <UNDEFINED> instruction: 0xf8d8d1f8
   38818:	blcs	84990 <rpl_re_syntax_options@@Base+0x16eb0>
   3881c:			; <UNDEFINED> instruction: 0xf8d8dd0e
   38820:	svcne	0x0023103c
   38824:	ldreq	pc, [ip, #-260]	; 0xfffffefc
   38828:			; <UNDEFINED> instruction: 0xf8533904
   3882c:			; <UNDEFINED> instruction: 0xf8512f04
   38830:	addsmi	r0, sp, #4, 30
   38834:	andeq	lr, r0, #8192	; 0x2000
   38838:	mvnsle	r6, sl, lsl r0
   3883c:	ldreq	pc, [r8, #-264]!	; 0xfffffef8
   38840:			; <UNDEFINED> instruction: 0xf1082300
   38844:			; <UNDEFINED> instruction: 0xf10d0140
   38848:			; <UNDEFINED> instruction: 0x4628091c
   3884c:			; <UNDEFINED> instruction: 0xf8cd461a
   38850:	strcs	r9, [r3], -r0
   38854:			; <UNDEFINED> instruction: 0xf88d9105
   38858:	strls	r6, [r7], #-32	; 0xffffffe0
   3885c:	mcr2	7, 1, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
   38860:	orrslt	r4, r8, #6291456	; 0x600000
   38864:	ldrsbcc	pc, [ip], #-136	; 0xffffff78	; <UNPREDICTABLE>
   38868:	fstmdbxle	fp!, {d2-d1}	;@ Deprecated
   3886c:			; <UNDEFINED> instruction: 0x0058f898
   38870:	ldrmi	r2, [sl], -r0, lsl #6
   38874:	andls	pc, r0, sp, asr #17
   38878:	andeq	pc, r2, r0, asr #32
   3887c:			; <UNDEFINED> instruction: 0xf8889905
   38880:			; <UNDEFINED> instruction: 0x46280058
   38884:	stceq	0, cr15, [r6], {79}	; 0x4f
   38888:			; <UNDEFINED> instruction: 0xf88d9707
   3888c:			; <UNDEFINED> instruction: 0xf7fdc020
   38890:			; <UNDEFINED> instruction: 0x4603fe15
   38894:	stfged	f3, [r9], {208}	; 0xd0
   38898:	strls	r4, [r0], #-1586	; 0xfffff9ce
   3889c:	stmdbls	r5, {r3, r5, r9, sl, lr}
   388a0:			; <UNDEFINED> instruction: 0xf88d240a
   388a4:			; <UNDEFINED> instruction: 0xf7fd4028
   388a8:	strmi	pc, [r6], -r9, lsl #28
   388ac:	blmi	70b124 <rpl_re_syntax_options@@Base+0x69d644>
   388b0:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   388b4:	blls	312924 <rpl_re_syntax_options@@Base+0x2a4e44>
   388b8:	qsuble	r4, sl, fp
   388bc:	andlt	r4, sp, r0, lsr r6
   388c0:	svchi	0x00f0e8bd
   388c4:			; <UNDEFINED> instruction: 0xf7fc4638
   388c8:	strb	pc, [pc, pc, lsr #31]!	; <UNPREDICTABLE>
   388cc:	strcs	r4, [r0], -r0, lsr #12
   388d0:	bl	1ff680c <rpl_re_syntax_options@@Base+0x1f88d2c>
   388d4:			; <UNDEFINED> instruction: 0xf7fc4638
   388d8:	bls	17877c <rpl_re_syntax_options@@Base+0x10ac9c>
   388dc:	andsvs	r2, r3, ip, lsl #6
   388e0:	bls	172878 <rpl_re_syntax_options@@Base+0x104d98>
   388e4:	strmi	r2, [r6], -ip, lsl #6
   388e8:	bfi	r6, r3, #0, #32
   388ec:	ldrtmi	r4, [lr], -r0, lsr #12
   388f0:	bl	1bf682c <rpl_re_syntax_options@@Base+0x1b88d4c>
   388f4:	movwcs	r9, #51716	; 0xca04
   388f8:	bfi	r6, r3, #0, #24
   388fc:	strtmi	r9, [r0], -r5
   38900:	bl	19f683c <rpl_re_syntax_options@@Base+0x1988d5c>
   38904:			; <UNDEFINED> instruction: 0xf7fc4638
   38908:	blls	17874c <rpl_re_syntax_options@@Base+0x10ac6c>
   3890c:	blls	18a17c <rpl_re_syntax_options@@Base+0x11c69c>
   38910:	bfi	r6, r3, #0, #12
   38914:	stc	7, cr15, [sl, #820]	; 0x334
   38918:	andeq	sp, r2, lr, ror #6
   3891c:	andeq	r0, r0, ip, asr #9
   38920:	andeq	sp, r2, r0, lsr r2
   38924:	svcmi	0x00f0e92d
   38928:	ldrmi	fp, [ip], -sp, asr #1
   3892c:	andls	r4, r2, #193536	; 0x2f400
   38930:			; <UNDEFINED> instruction: 0x90064abd
   38934:	stmdavs	r0, {r1, r3, r4, r5, r6, sl, lr}
   38938:	ldmpl	r3, {r2, r8, ip, pc}^
   3893c:	movtls	r6, #47131	; 0xb81b
   38940:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   38944:	blcs	94058 <rpl_re_syntax_options@@Base+0x26578>
   38948:	blls	1e8578 <rpl_re_syntax_options@@Base+0x17aa98>
   3894c:	ldmvs	lr, {r9, sl, sp}^
   38950:	svclt	0x00089b04
   38954:	strpl	pc, [r0], r6, asr #7
   38958:	stmdbcs	r0, {r0, r3, r4, fp, sp, lr}
   3895c:	movwcs	sp, #3393	; 0xd41
   38960:	strmi	r2, [r2], r1, lsl #10
   38964:	muls	r3, r9, r6
   38968:	svceq	0x0003f1b8
   3896c:	adcshi	pc, fp, r0
   38970:	svceq	0x0006f1b8
   38974:			; <UNDEFINED> instruction: 0xf008d041
   38978:	blcs	179974 <rpl_re_syntax_options@@Base+0x10be94>
   3897c:	teqhi	r9, r0	; <UNPREDICTABLE>
   38980:	svceq	0x0002f1b8
   38984:	mrshi	pc, (UNDEF: 64)	; <UNPREDICTABLE>
   38988:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   3898c:	ble	a49fb8 <rpl_re_syntax_options@@Base+0x9dc4d8>
   38990:			; <UNDEFINED> instruction: 0xf8da9b02
   38994:	ldmdavs	fp, {}	; <UNPREDICTABLE>
   38998:	eorvc	pc, r9, r3, asr r8	; <UNPREDICTABLE>
   3899c:	movwls	r0, #4347	; 0x10fb
   389a0:			; <UNDEFINED> instruction: 0xf89318c3
   389a4:			; <UNDEFINED> instruction: 0xf1b88004
   389a8:	bicsle	r0, sp, r1, lsl #30
   389ac:	eorslt	pc, r7, r0, lsl r8	; <UNPREDICTABLE>
   389b0:	andhi	pc, fp, r4, lsl #16
   389b4:			; <UNDEFINED> instruction: 0xf7cdb136
   389b8:	stmdavs	r3, {r1, r3, sl, fp, sp, lr, pc}
   389bc:	eorcc	pc, fp, r3, asr r8	; <UNPREDICTABLE>
   389c0:	andhi	pc, r3, r4, lsl #16
   389c4:	ldmvs	fp, {r1, r2, r8, r9, fp, ip, pc}^
   389c8:	strle	r0, [r4, #-600]	; 0xfffffda8
   389cc:	ldrsbcc	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   389d0:	vqrdmulh.s<illegal width 8>	d2, d0, d1
   389d4:	blls	158cec <rpl_re_syntax_options@@Base+0xeb20c>
   389d8:	stmdbeq	r1, {r0, r3, r8, ip, sp, lr, pc}
   389dc:	strmi	r6, [r9, #2073]	; 0x819
   389e0:	bmi	fe4ef940 <rpl_re_syntax_options@@Base+0xfe481e60>
   389e4:	ldrbtmi	r4, [sl], #-2959	; 0xfffff471
   389e8:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   389ec:	subsmi	r9, sl, fp, asr #22
   389f0:	tsthi	r6, r0, asr #32	; <UNPREDICTABLE>
   389f4:	pop	{r0, r2, r3, r6, ip, sp, pc}
   389f8:			; <UNDEFINED> instruction: 0xf8da8ff0
   389fc:	ldmdavs	fp, {r2, r3, r4, r6, sp}
   38a00:	vstrle	s4, [r8, #-4]
   38a04:	bcs	53374 <quoting_style_vals@@Base+0x170>
   38a08:	ldfvcd	f5, [sl], {80}	; 0x50
   38a0c:	strble	r0, [sp], #-2002	; 0xfffff82e
   38a10:	bcs	53280 <quoting_style_vals@@Base+0x7c>
   38a14:	ldmdbvs	sl, {r1, r3, r6, r8, ip, lr, pc}^
   38a18:			; <UNDEFINED> instruction: 0xddb52a00
   38a1c:			; <UNDEFINED> instruction: 0xf8cdaf09
   38a20:			; <UNDEFINED> instruction: 0xf10d901c
   38a24:	strls	r0, [r5], -ip, lsr #22
   38a28:	svcls	0x000646b9
   38a2c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   38a30:	movwcs	r4, #1566	; 0x61e
   38a34:	andcc	pc, r0, r9, asr #17
   38a38:	andcc	pc, r4, r9, asr #17
   38a3c:	ldmdavs	r1!, {r1, r3, r6, r9, sl, lr}
   38a40:	b	140a3a8 <rpl_re_syntax_options@@Base+0x139c8c8>
   38a44:	movwls	r0, #5000	; 0x1388
   38a48:	eorne	pc, r8, r1, asr r8	; <UNPREDICTABLE>
   38a4c:	bl	976988 <rpl_re_syntax_options@@Base+0x908ea8>
   38a50:	andle	r3, ip, r1
   38a54:	mulne	r0, fp, r8
   38a58:	strbtpl	r9, [r5], #-2821	; 0xfffff4fb
   38a5c:	teqlt	r3, r3, lsl #2
   38a60:	bl	fed7699c <rpl_re_syntax_options@@Base+0xfed08ebc>
   38a64:	stmdavs	r0, {r0, r1, r8, fp, ip, pc}
   38a68:	eorne	pc, r1, r0, asr r8	; <UNPREDICTABLE>
   38a6c:	ldmvs	r9!, {r0, r2, r5, r6, sl, ip, lr}^
   38a70:	ldrle	r0, [r2, #-587]	; 0xfffffdb5
   38a74:	ldrsbne	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   38a78:	vstrle.16	s4, [lr, #-2]	; <UNPREDICTABLE>
   38a7c:	blls	92b48 <rpl_re_syntax_options@@Base+0x25068>
   38a80:			; <UNDEFINED> instruction: 0xf7cd58c8
   38a84:	strbmi	lr, [sl], -lr, lsl #27
   38a88:	ldrbmi	r4, [r8], -r1, lsl #12
   38a8c:	bl	1769c8 <rpl_re_syntax_options@@Base+0x108ee8>
   38a90:	svclt	0x001c3001
   38a94:	mulne	r0, fp, r8
   38a98:	ldmdbvs	r1!, {r0, r2, r5, r6, sl, ip, lr}^
   38a9c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   38aa0:	blle	ff1ca0c8 <rpl_re_syntax_options@@Base+0xff15c5e8>
   38aa4:			; <UNDEFINED> instruction: 0xf8dd9e05
   38aa8:			; <UNDEFINED> instruction: 0xe794901c
   38aac:			; <UNDEFINED> instruction: 0xf10d2300
   38ab0:	svcge	0x00090b20
   38ab4:			; <UNDEFINED> instruction: 0xf88b4698
   38ab8:	ldrtmi	r3, [fp], -r0
   38abc:	ldrbmi	r2, [r9], -r1, lsl #4
   38ac0:	stmib	r7, {sp}^
   38ac4:			; <UNDEFINED> instruction: 0xf7fc8800
   38ac8:	andcc	pc, r2, pc, lsr #17
   38acc:			; <UNDEFINED> instruction: 0xf89bbf04
   38ad0:	strbtpl	r3, [r5], #0
   38ad4:	mulcs	r0, fp, r8
   38ad8:	sbcslt	r3, r2, #268435456	; 0x10000000
   38adc:	andcs	pc, r0, fp, lsl #17
   38ae0:	mvnle	r2, r0, lsl #20
   38ae4:			; <UNDEFINED> instruction: 0xf04fe777
   38ae8:			; <UNDEFINED> instruction: 0xf8cd0800
   38aec:			; <UNDEFINED> instruction: 0xf04f9014
   38af0:	strtmi	r0, [r1], r0, lsr #22
   38af4:			; <UNDEFINED> instruction: 0xf8cd4644
   38af8:	blls	a0b30 <rpl_re_syntax_options@@Base+0x33050>
   38afc:	streq	pc, [r0, -fp, lsr #3]!
   38b00:			; <UNDEFINED> instruction: 0xf85258c2
   38b04:	bl	260b1c <rpl_re_syntax_options@@Base+0x1f303c>
   38b08:	blx	ab972c <rpl_re_syntax_options@@Base+0xa4bc4c>
   38b0c:	ldrbeq	pc, [r9, r3, lsl #6]	; <UNPREDICTABLE>
   38b10:	bl	2adf58 <rpl_re_syntax_options@@Base+0x240478>
   38b14:			; <UNDEFINED> instruction: 0xf8090307
   38b18:	cmplt	lr, r7
   38b1c:	addeq	pc, r0, #-1073741823	; 0xc0000001
   38b20:	svcvc	0x00c0f5b2
   38b24:			; <UNDEFINED> instruction: 0xf7cdd205
   38b28:	stmdavs	r3, {r1, r4, r6, r8, r9, fp, sp, lr, pc}
   38b2c:	eorcc	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   38b30:	andsvc	r4, sp, fp, asr #8
   38b34:	ldrmi	r3, [fp, #1793]!	; 0x701
   38b38:			; <UNDEFINED> instruction: 0xf10bd1e5
   38b3c:	strcc	r0, [r4], #-2848	; 0xfffff4e0
   38b40:	svcvc	0x0090f5bb
   38b44:	stmdaeq	r0!, {r3, r5, r7, r8, ip, sp, lr, pc}
   38b48:	blls	12cb58 <rpl_re_syntax_options@@Base+0xbf078>
   38b4c:	bfi	r6, r8, #16, #5
   38b50:	ldmib	sp, {r2, r3, r6, r9, sl, lr}^
   38b54:			; <UNDEFINED> instruction: 0xf8dd3904
   38b58:	ldmdavs	r9, {r2, r3, sp, pc}
   38b5c:			; <UNDEFINED> instruction: 0xf8dae714
   38b60:			; <UNDEFINED> instruction: 0xf10d2000
   38b64:			; <UNDEFINED> instruction: 0x1c7b0b2c
   38b68:	eorsne	pc, r7, r2, lsl r8	; <UNPREDICTABLE>
   38b6c:	andne	pc, r0, fp, lsl #17
   38b70:	ldrdne	pc, [r8], -sl
   38b74:	andsle	r4, fp, #-1342177272	; 0xb0000008
   38b78:	strdcs	r2, [r1, -pc]
   38b7c:	eoreq	pc, r0, r0, asr #5
   38b80:	smlawteq	r0, r0, r2, pc	; <UNPREDICTABLE>
   38b84:	stmdaeq	sp!, {r0, r2, r3, r8, ip, sp, lr, pc}
   38b88:			; <UNDEFINED> instruction: 0xf812e00a
   38b8c:	movwcc	r2, #4147	; 0x1033
   38b90:	blcs	b6bb8 <rpl_re_syntax_options@@Base+0x490d8>
   38b94:	ldrdcs	pc, [r8], -sl
   38b98:	stmdble	r7, {r1, r3, r4, r7, r9, lr}
   38b9c:	ldrdcs	pc, [r0], -sl
   38ba0:	strbeq	lr, [r3, r2, lsl #22]
   38ba4:	andmi	r6, r7, pc, ror r8
   38ba8:	rscle	r4, lr, pc, lsl #5
   38bac:	stmdaeq	fp, {r3, r5, r7, r8, r9, fp, sp, lr, pc}
   38bb0:	stmdage	r8, {r0, r3, r8, r9, sl, fp, sp, pc}
   38bb4:	stceq	0, cr15, [r0], {79}	; 0x4f
   38bb8:	ldrbmi	r4, [r9], -r2, asr #12
   38bbc:	stmib	r7, {r0, r1, r3, r4, r5, r9, sl, lr}^
   38bc0:	andls	ip, r1, r0, lsl #24
   38bc4:			; <UNDEFINED> instruction: 0xf830f7fc
   38bc8:			; <UNDEFINED> instruction: 0xf47f4540
   38bcc:	blls	a47e4 <rpl_re_syntax_options@@Base+0x36d04>
   38bd0:			; <UNDEFINED> instruction: 0xf7cd6818
   38bd4:	ldrtmi	lr, [sl], -r6, ror #25
   38bd8:	ldrbmi	r4, [r8], -r1, lsl #12
   38bdc:	b	1776b18 <rpl_re_syntax_options@@Base+0x1709038>
   38be0:			; <UNDEFINED> instruction: 0xf43f3001
   38be4:			; <UNDEFINED> instruction: 0xf89baef8
   38be8:	strbtpl	r3, [r5], #0
   38bec:	ldmdavs	r9, {r2, r8, r9, fp, ip, pc}
   38bf0:	strtmi	lr, [r0], -sl, asr #13
   38bf4:	addvc	pc, r0, #1325400064	; 0x4f000000
   38bf8:			; <UNDEFINED> instruction: 0xf7cd2101
   38bfc:			; <UNDEFINED> instruction: 0xf1b8e932
   38c00:			; <UNDEFINED> instruction: 0xf47f0f02
   38c04:	and	sl, r5, lr, ror #29
   38c08:	vst1.8	{d20-d22}, [pc :128], r0
   38c0c:	smlabbcs	r1, r0, r2, r7
   38c10:	stmdb	r6!, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   38c14:	svcvc	0x00139a06
   38c18:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   38c1c:	usat	r7, #0, r3, lsl #14
   38c20:	stc	7, cr15, [r4], {205}	; 0xcd
   38c24:	andeq	r0, r0, ip, asr #9
   38c28:	andeq	sp, r2, ip, lsr #3
   38c2c:	strdeq	sp, [r2], -sl
   38c30:	ldrbmi	lr, [r0, sp, lsr #18]!
   38c34:	bl	4a67c <_IO_stdin_used@@Base+0xbe3c>
   38c38:			; <UNDEFINED> instruction: 0xf8dd02c2
   38c3c:	ldrmi	r9, [ip], -r0, lsr #32
   38c40:			; <UNDEFINED> instruction: 0x2e077916
   38c44:	ldcvs	0, cr13, [fp, #-296]	; 0xfffffed8
   38c48:	andsle	r2, r2, r1, lsl #22
   38c4c:	strmi	r4, [sl], r7, lsl #12
   38c50:	strbmi	r4, [r9], -r0, lsr #12
   38c54:			; <UNDEFINED> instruction: 0xf87ef7fd
   38c58:	strmi	r2, [r5], -r5, lsl #28
   38c5c:			; <UNDEFINED> instruction: 0xf1a6d00d
   38c60:	stmdacs	r1, {r1, r2, r9, sl}
   38c64:			; <UNDEFINED> instruction: 0xf686fab6
   38c68:	ldrbne	lr, [r6], -pc, asr #20
   38c6c:	strcs	fp, [r0], -r8, lsl #30
   38c70:	strcs	fp, [r0, #-2486]	; 0xfffff64a
   38c74:	pop	{r3, r5, r9, sl, lr}
   38c78:	stmdacs	r1, {r4, r5, r6, r7, r8, r9, sl, pc}
   38c7c:			; <UNDEFINED> instruction: 0xf8dad0f9
   38c80:	ldrbeq	r3, [r8], -r0
   38c84:	stmdavs	r2!, {r2, sl, ip, lr, pc}^
   38c88:	andcs	pc, r9, r2, lsl r8	; <UNPREDICTABLE>
   38c8c:	rscsle	r2, r0, sl, lsl #20
   38c90:	strble	r0, [pc, #1561]!	; 392b1 <ASN1_STRING_length@plt+0x32a49>
   38c94:			; <UNDEFINED> instruction: 0xf8136863
   38c98:	blcs	44cc4 <_IO_stdin_used@@Base+0x6484>
   38c9c:	strb	sp, [r9, r9, ror #1]!
   38ca0:	eorsvc	pc, r8, r7, asr r8	; <UNPREDICTABLE>
   38ca4:	ldmdbvs	r8!, {r1, r2, r3, r4, r5, r9, fp, sp, lr}^
   38ca8:	bvs	1f27108 <rpl_re_syntax_options@@Base+0x1eb9628>
   38cac:	rsble	r4, r2, r3, lsl #6
   38cb0:	stmiavs	r3!, {fp, sp}
   38cb4:	ldmdavs	sl!, {r3, r6, r7, r8, r9, sl, fp, ip, sp, pc}
   38cb8:	eormi	pc, r9, r3, asr r8	; <UNPREDICTABLE>
   38cbc:	movwcs	fp, #4036	; 0xfc4
   38cc0:			; <UNDEFINED> instruction: 0xdc023a04
   38cc4:	addmi	lr, r3, #51	; 0x33
   38cc8:			; <UNDEFINED> instruction: 0xf852d031
   38ccc:	movwcc	r1, #7940	; 0x1f04
   38cd0:	mvnsle	r4, ip, lsl #5
   38cd4:			; <UNDEFINED> instruction: 0x07da7c3b
   38cd8:	strb	sp, [fp, fp, asr #9]
   38cdc:	bl	112e50 <rpl_re_syntax_options@@Base+0xa5370>
   38ce0:			; <UNDEFINED> instruction: 0xf8130109
   38ce4:	bcs	ff080d10 <rpl_re_syntax_options@@Base+0xff013230>
   38ce8:	blvs	86f3fc <rpl_re_syntax_options@@Base+0x80191c>
   38cec:	streq	pc, [r1], #-265	; 0xfffffef7
   38cf0:	ble	fefc9708 <rpl_re_syntax_options@@Base+0xfef5bc28>
   38cf4:	stmdavc	ip, {r0, r1, r2, r3, r4, r6, r7, r9, fp, sp}^
   38cf8:	bcs	ffc2f22c <rpl_re_syntax_options@@Base+0xffbc174c>
   38cfc:	ldccs	8, cr13, [pc], {64}	; 0x40
   38d00:	bcs	ff868b68 <rpl_re_syntax_options@@Base+0xff7fb088>
   38d04:	strcs	fp, [r3, #-3864]	; 0xfffff0e8
   38d08:	bl	2acfdc <rpl_re_syntax_options@@Base+0x23f4fc>
   38d0c:	addsmi	r0, r0, #1342177280	; 0x50000000
   38d10:			; <UNDEFINED> instruction: 0xf109dbaf
   38d14:	strbmi	r3, [fp], #-2559	; 0xfffff601
   38d18:	and	r4, r1, fp, lsr #8
   38d1c:	adcle	r4, r9, fp, lsl #5
   38d20:	svccs	0x0001f811
   38d24:	addeq	pc, r0, #130	; 0x82
   38d28:	ldmible	r7!, {r0, r1, r2, r3, r4, r5, r9, fp, sp}^
   38d2c:	bvs	1f32bb8 <rpl_re_syntax_options@@Base+0x1ec50d8>
   38d30:	vstrle	d2, [pc, #-0]	; 38d38 <ASN1_STRING_length@plt+0x324d0>
   38d34:	and	r2, r2, r0, lsl #12
   38d38:	addsmi	r6, lr, #503808	; 0x7b000
   38d3c:	ldmvs	fp!, {r0, r3, r9, fp, ip, lr, pc}^
   38d40:			; <UNDEFINED> instruction: 0xf8534620
   38d44:	strcc	r1, [r1], -r6, lsr #32
   38d48:	ldmdb	r4, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   38d4c:	rscsle	r2, r3, r0, lsl #16
   38d50:	bvs	ff2c58 <rpl_re_syntax_options@@Base+0xf85178>
   38d54:	stcle	14, cr2, [lr, #-0]
   38d58:	movwcs	r6, #2170	; 0x87a
   38d5c:			; <UNDEFINED> instruction: 0xf8523a04
   38d60:	addmi	r1, ip, #4, 30
   38d64:	ldmvs	r9!, {r2, r8, r9, ip, lr, pc}
   38d68:	eorne	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   38d6c:	ldmible	r1!, {r2, r3, r7, r9, lr}
   38d70:	adcsmi	r3, r3, #67108864	; 0x4000000
   38d74:	ldfvcd	f5, [fp], #-972	; 0xfffffc34
   38d78:			; <UNDEFINED> instruction: 0xf57f07db
   38d7c:			; <UNDEFINED> instruction: 0xe779af7a
   38d80:	stmdale	lr, {r0, r1, r2, r4, r5, r6, r7, r9, fp, sp}
   38d84:	svclt	0x00982c8f
   38d88:	svclt	0x00182af0
   38d8c:			; <UNDEFINED> instruction: 0xd1bc2504
   38d90:			; <UNDEFINED> instruction: 0xf084e76f
   38d94:	cfldrscs	mvf0, [pc], #-512	; 38b9c <ASN1_STRING_length@plt+0x32334>
   38d98:	strcs	fp, [r2, #-3992]	; 0xfffff068
   38d9c:	svcge	0x006af67f
   38da0:	bcs	fff32b44 <rpl_re_syntax_options@@Base+0xffec5064>
   38da4:	bcs	ffe6edc4 <rpl_re_syntax_options@@Base+0xffe012e4>
   38da8:	stfcsd	f5, [r7], {2}
   38dac:	svcge	0x0061f67f
   38db0:	str	r2, [sl, r5, lsl #10]!
   38db4:			; <UNDEFINED> instruction: 0xf63f2afd
   38db8:	bcs	fff64b30 <rpl_re_syntax_options@@Base+0xffef7050>
   38dbc:	stfcsd	f5, [r3], {2}
   38dc0:	svcge	0x0057f67f
   38dc4:	str	r2, [r0, r6, lsl #10]!
   38dc8:	svcmi	0x00f0e92d
   38dcc:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
   38dd0:	strmi	r8, [sp], -r6, lsl #22
   38dd4:	stclvs	6, cr4, [r0, #-112]	; 0xffffff90
   38dd8:	stmdavs	sp!, {r1, r2, r4, r9, sl, lr}^
   38ddc:	addslt	r2, r5, r0, lsl #14
   38de0:	beq	474608 <rpl_re_syntax_options@@Base+0x406b28>
   38de4:	tstls	r7, r0, lsl #16
   38de8:			; <UNDEFINED> instruction: 0xf8d89b25
   38dec:	ldmdane	sl, {r3, r4, r5, r6, ip}^
   38df0:	blmi	fffcb5ec <rpl_re_syntax_options@@Base+0xfff5db0c>
   38df4:	ldrbtmi	r4, [r9], #-682	; 0xfffffd56
   38df8:	ldmdavs	fp, {r0, r1, r3, r6, r7, fp, ip, lr}
   38dfc:			; <UNDEFINED> instruction: 0xf04f9313
   38e00:			; <UNDEFINED> instruction: 0xf8500300
   38e04:	smladxls	fp, r6, r0, r3
   38e08:	bcc	fe474634 <rpl_re_syntax_options@@Base+0xfe406b54>
   38e0c:			; <UNDEFINED> instruction: 0x81aff280
   38e10:	ldrdcs	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   38e14:	andls	r9, r9, #7168	; 0x1c00
   38e18:			; <UNDEFINED> instruction: 0xf8d8681f
   38e1c:			; <UNDEFINED> instruction: 0xf8d32028
   38e20:	andls	r9, r8, #8
   38e24:	rsbls	pc, r4, r8, asr #17
   38e28:	ldrsbcs	pc, [r8], #-136	; 0xffffff78	; <UNPREDICTABLE>
   38e2c:			; <UNDEFINED> instruction: 0xf0002f00
   38e30:	mrcne	1, 3, r8, cr9, cr11, {3}
   38e34:			; <UNDEFINED> instruction: 0xf8c84640
   38e38:			; <UNDEFINED> instruction: 0xf7fe7028
   38e3c:	adcmi	pc, r7, #12255232	; 0xbb0000
   38e40:			; <UNDEFINED> instruction: 0xf0004605
   38e44:			; <UNDEFINED> instruction: 0xf8598178
   38e48:			; <UNDEFINED> instruction: 0xf1bbb027
   38e4c:			; <UNDEFINED> instruction: 0xf0000f00
   38e50:			; <UNDEFINED> instruction: 0xf89b81af
   38e54:			; <UNDEFINED> instruction: 0xf10d3034
   38e58:			; <UNDEFINED> instruction: 0xf0130a34
   38e5c:			; <UNDEFINED> instruction: 0xf0400340
   38e60:	movwls	r8, #53520	; 0xd110
   38e64:	movwcc	lr, #6602	; 0x19ca
   38e68:	addsmi	r9, pc, #37888	; 0x9400
   38e6c:	sbcshi	pc, pc, r0, lsl #5
   38e70:	movwls	r2, #17152	; 0x4300
   38e74:			; <UNDEFINED> instruction: 0x1c7cab0c
   38e78:			; <UNDEFINED> instruction: 0x46d1465e
   38e7c:	bcc	4746ac <rpl_re_syntax_options@@Base+0x406bcc>
   38e80:	ldrsbtcc	pc, [r8], #-136	; 0xffffff78	; <UNPREDICTABLE>
   38e84:	bcc	3529c <ASN1_STRING_length@plt+0x2ea34>
   38e88:	addsmi	r9, sl, #4, 20	; 0x4000
   38e8c:	orrhi	pc, lr, r0, lsl #6
   38e90:	ldrdcc	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   38e94:	andls	r0, r5, #162	; 0xa2
   38e98:	andls	r2, lr, #0, 4
   38e9c:	eorne	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   38ea0:			; <UNDEFINED> instruction: 0xf0002900
   38ea4:	tstcc	r4, sp, lsl r1
   38ea8:			; <UNDEFINED> instruction: 0xf7fd4648
   38eac:	andls	pc, fp, pc, lsr #17
   38eb0:			; <UNDEFINED> instruction: 0xf0402800
   38eb4:	mcrcs	1, 0, r8, cr0, cr15, {0}
   38eb8:	addhi	pc, r2, r0
   38ebc:	andcs	r6, r0, r3, ror r9
   38ec0:	tstcs	r0, r0, lsl sl
   38ec4:	tstls	r0, r3, lsl #5
   38ec8:	ldrsbvc	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   38ecc:	stmib	r2, {r2, r3, r8, ip, pc}^
   38ed0:	vhadd.u8	d16, d0, d1
   38ed4:			; <UNDEFINED> instruction: 0xf1078184
   38ed8:	ldrtmi	r0, [r1], -r0, lsl #7
   38edc:	bls	fe474704 <rpl_re_syntax_options@@Base+0xfe406c24>
   38ee0:	strls	r4, [r6], #-1622	; 0xfffff9aa
   38ee4:	bcc	474710 <rpl_re_syntax_options@@Base+0x406c30>
   38ee8:	ldrmi	r4, [r4], -r1, lsl #13
   38eec:	ands	r4, r7, sl, lsl #13
   38ef0:			; <UNDEFINED> instruction: 0x46404632
   38ef4:			; <UNDEFINED> instruction: 0xf8a8f7fe
   38ef8:	adceq	fp, fp, r8, asr r1
   38efc:	ldmvs	fp!, {r0, r1, r8, r9, ip, pc}^
   38f00:	vnmls.f32	s18, s16, s6
   38f04:	ldmpl	r9, {r4, r7, r9, fp}
   38f08:			; <UNDEFINED> instruction: 0xf89ef7fc
   38f0c:			; <UNDEFINED> instruction: 0xf0002800
   38f10:			; <UNDEFINED> instruction: 0xf8da80ec
   38f14:			; <UNDEFINED> instruction: 0xf1093014
   38f18:	ldrmi	r0, [r9, #2305]	; 0x901
   38f1c:	rschi	pc, pc, r0, lsl #5
   38f20:			; <UNDEFINED> instruction: 0x3018f8da
   38f24:			; <UNDEFINED> instruction: 0xf8536838
   38f28:	b	140cfd4 <rpl_re_syntax_options@@Base+0x139f4f4>
   38f2c:	bl	3be48 <ASN1_STRING_length@plt+0x355e0>
   38f30:	stmibvc	fp, {r0, r1, r3, r8}
   38f34:	ldrble	r0, [fp, #1755]	; 0x6db
   38f38:	bne	4747a4 <rpl_re_syntax_options@@Base+0x406cc4>
   38f3c:	strtmi	r4, [sl], -r3, asr #12
   38f40:			; <UNDEFINED> instruction: 0xf7ff9600
   38f44:	stmdacs	r1, {r0, r2, r4, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   38f48:	sbchi	pc, r4, r0, asr #6
   38f4c:	ldrdcs	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   38f50:	bleq	1f3b58 <rpl_re_syntax_options@@Base+0x186078>
   38f54:	ldmvs	fp!, {r0, r3, r5, r7}^
   38f58:			; <UNDEFINED> instruction: 0xf8529103
   38f5c:			; <UNDEFINED> instruction: 0xf853102b
   38f60:	movwcs	r5, #37	; 0x25
   38f64:			; <UNDEFINED> instruction: 0xb1299311
   38f68:	strtmi	r3, [r0], -r4, lsl #2
   38f6c:			; <UNDEFINED> instruction: 0xf84ef7fd
   38f70:	stmiblt	r8, {r2, r3, ip, pc}^
   38f74:	strtmi	r4, [r0], -r9, lsr #12
   38f78:			; <UNDEFINED> instruction: 0xf866f7fc
   38f7c:			; <UNDEFINED> instruction: 0xf0002800
   38f80:	mrc	0, 0, r8, cr10, cr4, {5}
   38f84:			; <UNDEFINED> instruction: 0x46220a10
   38f88:			; <UNDEFINED> instruction: 0xf8d84639
   38f8c:			; <UNDEFINED> instruction: 0xf7fd5064
   38f90:			; <UNDEFINED> instruction: 0xf8d8fdc3
   38f94:			; <UNDEFINED> instruction: 0xf8453064
   38f98:			; <UNDEFINED> instruction: 0xf853002b
   38f9c:	blcs	45050 <_IO_stdin_used@@Base+0x6810>
   38fa0:	blls	36d65c <rpl_re_syntax_options@@Base+0x2ffb7c>
   38fa4:	adcle	r2, sl, r0, lsl #22
   38fa8:	ssatmi	r9, #19, r2, lsl #16
   38fac:			; <UNDEFINED> instruction: 0xf7cd9c06
   38fb0:	blls	372ff8 <rpl_re_syntax_options@@Base+0x305518>
   38fb4:	bls	fe47481c <rpl_re_syntax_options@@Base+0xfe406d3c>
   38fb8:	blcs	5dbec <quoting_style_vals@@Base+0xa9e8>
   38fbc:	addshi	pc, sl, r0, asr #32
   38fc0:	strtmi	r9, [r5], -lr, lsl #22
   38fc4:	mrc	1, 0, fp, cr9, cr11, {5}
   38fc8:			; <UNDEFINED> instruction: 0x46492a90
   38fcc:	beq	474834 <rpl_re_syntax_options@@Base+0x406d54>
   38fd0:			; <UNDEFINED> instruction: 0xf7fd9b26
   38fd4:	andls	pc, fp, r1, ror r9	; <UNPREDICTABLE>
   38fd8:			; <UNDEFINED> instruction: 0xf0402800
   38fdc:	blls	9d9210 <rpl_re_syntax_options@@Base+0x96b730>
   38fe0:	strbmi	r4, [r9], -r2, lsr #12
   38fe4:	movwls	r4, #1600	; 0x640
   38fe8:	bcc	fe474854 <rpl_re_syntax_options@@Base+0xfe406d74>
   38fec:	mcr2	7, 4, pc, cr14, cr13, {7}	; <UNPREDICTABLE>
   38ff0:	stmdacs	r0, {r0, r1, r3, ip, pc}
   38ff4:			; <UNDEFINED> instruction: 0xf8d8d17e
   38ff8:			; <UNDEFINED> instruction: 0x46512058
   38ffc:			; <UNDEFINED> instruction: 0xf7fd4640
   39000:	mrc	15, 0, APSR_nzcv, cr8, cr9, {6}
   39004:			; <UNDEFINED> instruction: 0x464a1a10
   39008:	stmdage	fp, {r0, r1, r9, sl, lr}
   3900c:	stc2	7, cr15, [sl], {253}	; 0xfd
   39010:	stmdacs	r0, {r1, r2, r9, sl, lr}
   39014:	andcs	sp, r0, #125	; 0x7d
   39018:	ldrdcc	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   3901c:	bls	19d834 <rpl_re_syntax_options@@Base+0x12fd54>
   39020:	blls	98d288 <rpl_re_syntax_options@@Base+0x91f7a8>
   39024:	addsmi	r3, sp, #16777216	; 0x1000000
   39028:	svcge	0x002af6ff
   3902c:	stmdals	pc, {r0, r1, r2, r3, r5, r9, sl, lr}	; <UNPREDICTABLE>
   39030:	svc	0x00cef7cc
   39034:	ldrdcc	pc, [r4], #-136	; 0xffffff78	; <UNPREDICTABLE>
   39038:			; <UNDEFINED> instruction: 0xf8539a25
   3903c:	blcs	450cc <_IO_stdin_used@@Base+0x688c>
   39040:	sbchi	pc, r3, r0
   39044:			; <UNDEFINED> instruction: 0xf1039a07
   39048:	stmdals	r9, {r2, r3, r8}
   3904c:	bls	2510b0 <rpl_re_syntax_options@@Base+0x1e35d0>
   39050:	rsbeq	pc, r4, r8, asr #17
   39054:	eorcs	pc, r8, r8, asr #17
   39058:	ldmvs	r8, {r2, r5, r9, fp, ip, pc}
   3905c:	mrc2	7, 4, pc, cr0, cr12, {7}
   39060:			; <UNDEFINED> instruction: 0xf080fab0
   39064:	bmi	18bb56c <rpl_re_syntax_options@@Base+0x184da8c>
   39068:	ldrbtmi	r4, [sl], #-2912	; 0xfffff4a0
   3906c:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   39070:	subsmi	r9, sl, r3, lsl fp
   39074:	adcshi	pc, r5, r0, asr #32
   39078:	ldc	0, cr11, [sp], #84	; 0x54
   3907c:	pop	{r1, r2, r8, r9, fp, pc}
   39080:			; <UNDEFINED> instruction: 0xf10b8ff0
   39084:	ldrbmi	r0, [r0], -r4, lsl #2
   39088:	blx	fedf7086 <rpl_re_syntax_options@@Base+0xfed895a6>
   3908c:	stmdacs	r0, {r0, r1, r3, ip, pc}
   39090:			; <UNDEFINED> instruction: 0xf89bd1e9
   39094:			; <UNDEFINED> instruction: 0x065a3034
   39098:	mcrge	5, 7, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
   3909c:	cmplt	r3, lr, lsl #22
   390a0:	ldrtmi	r9, [sl], -r6, lsr #22
   390a4:			; <UNDEFINED> instruction: 0x46404651
   390a8:	cdp	3, 1, cr9, cr9, cr0, {0}
   390ac:			; <UNDEFINED> instruction: 0xf7fd3a90
   390b0:	andls	pc, fp, sp, lsr #28
   390b4:			; <UNDEFINED> instruction: 0xee18b9f0
   390b8:	stmdage	fp, {r4, r9, fp, ip}
   390bc:	ldrbmi	r4, [r2], -fp, lsr #12
   390c0:	ldc2	7, cr15, [r0], #-1012	; 0xfffffc0c
   390c4:	stmdacs	r0, {r0, r1, r7, r9, sl, lr}
   390c8:			; <UNDEFINED> instruction: 0xf8d8d079
   390cc:			; <UNDEFINED> instruction: 0xf8433064
   390d0:	strb	fp, [r9], r7, lsr #32
   390d4:			; <UNDEFINED> instruction: 0xf47f2800
   390d8:	ldmdavs	r9!, {r4, r8, r9, sl, fp, sp, pc}
   390dc:	smlsd	r7, r9, r4, r4
   390e0:			; <UNDEFINED> instruction: 0xf47f2e00
   390e4:	strtmi	sl, [r5], -fp, ror #29
   390e8:	ldmdals	r2, {r0, r2, r7, r8, r9, sl, sp, lr, pc}
   390ec:	svc	0x0070f7cc
   390f0:	movwls	r2, #45836	; 0xb30c
   390f4:			; <UNDEFINED> instruction: 0xf7cc980f
   390f8:	stmdals	fp, {r2, r3, r5, r6, r8, r9, sl, fp, sp, lr, pc}
   390fc:	mrc	7, 0, lr, cr8, cr3, {5}
   39100:	ssatmi	r9, #19, r0, lsl #21
   39104:	ldmdals	r2, {r1, r2, sl, fp, ip, pc}
   39108:	svc	0x0062f7cc
   3910c:	movwls	r2, #45824	; 0xb300
   39110:	blls	332e70 <rpl_re_syntax_options@@Base+0x2c5390>
   39114:	mvnle	r2, r0, lsl #22
   39118:			; <UNDEFINED> instruction: 0xf8d89a04
   3911c:	andcc	r3, r1, #100	; 0x64
   39120:	bls	19d938 <rpl_re_syntax_options@@Base+0x12fe58>
   39124:			; <UNDEFINED> instruction: 0xe77c5098
   39128:	strbmi	r1, [r0], -r1, ror #28
   3912c:	eormi	pc, r8, r8, asr #17
   39130:			; <UNDEFINED> instruction: 0xff40f7fd
   39134:	andcs	r4, r4, r5, lsl #12
   39138:	stmib	sp, {r0, r8, r9, sp}^
   3913c:			; <UNDEFINED> instruction: 0xf7cd330d
   39140:			; <UNDEFINED> instruction: 0x4601e958
   39144:	stmdacs	r0, {r0, r1, r2, r3, ip, pc}
   39148:			; <UNDEFINED> instruction: 0xf10dd03d
   3914c:	andvs	r0, lr, r4, lsr sl
   39150:	bcs	fe4749bc <rpl_re_syntax_options@@Base+0xfe406edc>
   39154:	cfmsub32	mvax0, mvfx2, mvfx8, mvfx0
   39158:			; <UNDEFINED> instruction: 0x46510a10
   3915c:	strtmi	r9, [r7], -r6, lsr #22
   39160:			; <UNDEFINED> instruction: 0xf7fd960b
   39164:	andls	pc, fp, r9, lsr #17
   39168:	addsle	r2, r7, r0, lsl #16
   3916c:			; <UNDEFINED> instruction: 0xf102e7c2
   39170:			; <UNDEFINED> instruction: 0xf06f0901
   39174:	blne	1709d7c <rpl_re_syntax_options@@Base+0x169c29c>
   39178:	blle	94a6ac <rpl_re_syntax_options@@Base+0x8dcbcc>
   3917c:	beq	2b3d98 <rpl_re_syntax_options@@Base+0x2462b8>
   39180:	svcmi	0x0080f1ba
   39184:	bls	22da08 <rpl_re_syntax_options@@Base+0x1bff28>
   39188:	orreq	lr, sl, pc, asr #20
   3918c:			; <UNDEFINED> instruction: 0xf7cd6890
   39190:	biclt	lr, r0, r2, ror #21
   39194:	b	141fdb8 <rpl_re_syntax_options@@Base+0x13b22d8>
   39198:	ldrtmi	r0, [r9], -r9, lsl #5
   3919c:	bl	51404 <_IO_stdin_used@@Base+0x12bc4>
   391a0:			; <UNDEFINED> instruction: 0xf8c30085
   391a4:			; <UNDEFINED> instruction: 0xf7cca004
   391a8:			; <UNDEFINED> instruction: 0xe631ee5c
   391ac:			; <UNDEFINED> instruction: 0xe73e4657
   391b0:	beq	d755ec <rpl_re_syntax_options@@Base+0xd07b0c>
   391b4:	eorslt	pc, r4, sp, asr #17
   391b8:	bllt	b38e8 <rpl_re_syntax_options@@Base+0x45e08>
   391bc:	blls	332b14 <rpl_re_syntax_options@@Base+0x2c5034>
   391c0:	addle	r2, r2, r0, lsl #22
   391c4:	mulcs	ip, r6, r7
   391c8:	blls	232f04 <rpl_re_syntax_options@@Base+0x1c5424>
   391cc:	andsvs	r2, pc, r1
   391d0:			; <UNDEFINED> instruction: 0xf8c89b09
   391d4:	blls	24536c <rpl_re_syntax_options@@Base+0x1d788c>
   391d8:	eorcc	pc, r8, r8, asr #17
   391dc:	andcs	lr, r0, r3, asr #14
   391e0:			; <UNDEFINED> instruction: 0xf7cde792
   391e4:	svclt	0x0000e924
   391e8:	andeq	ip, r2, sl, ror #25
   391ec:	andeq	r0, r0, ip, asr #9
   391f0:	andeq	ip, r2, r6, ror sl
   391f4:	svcmi	0x00f0e92d
   391f8:	stc	6, cr4, [sp, #-120]!	; 0xffffff88
   391fc:	strmi	r8, [sp], -r4, lsl #22
   39200:	ldrbtcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   39204:	svcge	0x0002b093
   39208:	teqvs	sl, r0, lsl #16
   3920c:	strbtcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   39210:			; <UNDEFINED> instruction: 0x4078f897
   39214:	cmnvs	r8, sl, ror r4
   39218:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   3921c:			; <UNDEFINED> instruction: 0xf04f63fb
   39220:	movwcs	r0, #768	; 0x300
   39224:			; <UNDEFINED> instruction: 0x63bb633b
   39228:	cmnvs	fp, #134217728	; 0x8000000
   3922c:			; <UNDEFINED> instruction: 0xf0002c00
   39230:	eorscs	r8, r0, r3, lsr r2
   39234:	ldm	ip, {r0, r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   39238:	stmdacs	r0, {r3, r4, r5, r7, r8, r9, sp, lr}
   3923c:	mvnshi	pc, r0
   39240:	teqeq	r0, #-1073741823	; 0xc0000001	; <UNPREDICTABLE>
   39244:	ldmdbvs	fp!, {r0, r1, r3, r4, r5, r7, r8, sp, lr}
   39248:	eoreq	pc, r4, #-1073741823	; 0xc0000001
   3924c:			; <UNDEFINED> instruction: 0xee086979
   39250:	sbcseq	r2, r8, r0, lsl sl
   39254:			; <UNDEFINED> instruction: 0xf5b02300
   39258:	subsvs	r6, r3, ip, ror pc
   3925c:	cdp	12, 0, cr6, cr8, cr12, {4}
   39260:	rsbsvs	r0, fp, #144, 20	; 0x90000
   39264:			; <UNDEFINED> instruction: 0xf08062fb
   39268:	bl	feb99aac <rpl_re_syntax_options@@Base+0xfeb2bfcc>
   3926c:	adcsvs	r0, fp, r0, lsl #26
   39270:	vmla.f64	d10, d9, d2
   39274:	vmov	r3, s16
   39278:			; <UNDEFINED> instruction: 0x46312a90
   3927c:	beq	474ae8 <rpl_re_syntax_options@@Base+0x407008>
   39280:	svc	0x0080f7cc
   39284:			; <UNDEFINED> instruction: 0xf8524632
   39288:	rscsvs	r3, sl, r4, lsl #22
   3928c:	movwvs	lr, #31175	; 0x79c7
   39290:	stmdbcs	r9, {r1, r2, r3, r4, r5, sp, lr, pc}
   39294:	sbchi	pc, r5, r0
   39298:			; <UNDEFINED> instruction: 0xd1034293
   3929c:	adcmi	r6, r3, #688	; 0x2b0
   392a0:	msrhi	SPSR_xc, r0
   392a4:	ldrsbhi	pc, [r4], #-133	; 0xffffff7b	; <UNPREDICTABLE>
   392a8:	ldrdeq	pc, [r0], -r8
   392ac:	tsteq	r9, r0, lsl #22
   392b0:	ldreq	r7, [lr, -fp, lsl #18]
   392b4:	stmibvc	sl, {r0, r1, r3, r6, sl, ip, lr, pc}
   392b8:			; <UNDEFINED> instruction: 0xf10006d2
   392bc:	blcs	159604 <rpl_re_syntax_options@@Base+0xebb24>
   392c0:	sbcshi	pc, lr, r0
   392c4:	ldrdlt	pc, [r0], -r7	; <UNPREDICTABLE>
   392c8:			; <UNDEFINED> instruction: 0x4628465a
   392cc:	mrc2	7, 5, pc, cr12, cr13, {7}
   392d0:	rsbsle	r2, r4, r0, lsl #16
   392d4:	ldrdcc	pc, [ip], -r8
   392d8:	andeq	pc, r1, #-1073741822	; 0xc0000002
   392dc:	eormi	pc, sl, r3, asr r8	; <UNPREDICTABLE>
   392e0:	eorsvs	r6, sl, #3063808	; 0x2ec000
   392e4:	stfvsp	f3, [fp, #492]!	; 0x1ec
   392e8:	sfmle	f4, 2, [ip], #-616	; 0xfffffd98
   392ec:			; <UNDEFINED> instruction: 0xf8536e6b
   392f0:	blcs	45380 <_IO_stdin_used@@Base+0x6b40>
   392f4:	ldmvs	r8, {r0, r1, r2, r5, r6, ip, lr, pc}
   392f8:	tsteq	ip, r3, lsl #2	; <UNPREDICTABLE>
   392fc:			; <UNDEFINED> instruction: 0xf7fc4622
   39300:	stmdacs	r0, {r0, r1, r2, r3, r4, r5, r8, sl, fp, ip, sp, lr, pc}
   39304:	movwcs	sp, #95	; 0x5f
   39308:	sfmcs	f6, 4, [r0], {187}	; 0xbb
   3930c:	bvs	f30064 <rpl_re_syntax_options@@Base+0xec2584>
   39310:	ldmdavs	r2, {r1, r3, r4, r5, r6, r7, r8, fp, sp, lr}^
   39314:	blle	1a49d84 <rpl_re_syntax_options@@Base+0x19dc2a4>
   39318:	b	1413904 <rpl_re_syntax_options@@Base+0x13a5e24>
   3931c:	strtmi	r0, [r2], r4, asr #19
   39320:	bl	53348 <quoting_style_vals@@Base+0x144>
   39324:			; <UNDEFINED> instruction: 0xf89c0c09
   39328:	stmdbcs	r8, {r2, ip}
   3932c:			; <UNDEFINED> instruction: 0xf850d1b1
   39330:	ldmdbvs	r8!, {r2, r4, r5, ip}
   39334:	addmi	r3, r8, #1073741824	; 0x40000000
   39338:	ldmibvs	r8!, {r1, r2, r3, r5, r7, r8, sl, fp, ip, lr, pc}^
   3933c:	sbceq	lr, r1, #0, 22
   39340:	eorscc	pc, r1, r0, asr #16
   39344:	mvnscc	pc, pc, asr #32
   39348:	stmdavs	r2, {r0, r4, r6, sp, lr}^
   3934c:			; <UNDEFINED> instruction: 0xf8d8e7a4
   39350:			; <UNDEFINED> instruction: 0xf04f0014
   39354:	bvs	ebc38c <rpl_re_syntax_options@@Base+0xe4e8ac>
   39358:	cdpvs	6, 6, cr4, cr11, cr1, {1}
   3935c:	streq	pc, [r4], #-2828	; 0xfffff4f4
   39360:	beq	474bc8 <rpl_re_syntax_options@@Base+0x4070e8>
   39364:	eorhi	pc, r2, r3, asr r8	; <UNPREDICTABLE>
   39368:	mcr2	7, 3, pc, cr14, cr11, {7}	; <UNPREDICTABLE>
   3936c:			; <UNDEFINED> instruction: 0xf0002800
   39370:	stmdavs	r3!, {r1, r2, r3, r6, r8, pc}^
   39374:	vstmdble	r2!, {d2-d1}
   39378:			; <UNDEFINED> instruction: 0xf10868a2
   3937c:	ldmibvs	lr!, {r2, r3, r8}^
   39380:	ldrbtcc	pc, [pc], #79	; 39388 <ASN1_STRING_length@plt+0x32b20>	; <UNPREDICTABLE>
   39384:	beq	175a14 <rpl_re_syntax_options@@Base+0x107f34>
   39388:	ldrdlt	pc, [r8], -r8
   3938c:			; <UNDEFINED> instruction: 0xf04f4699
   39390:			; <UNDEFINED> instruction: 0xf85a0800
   39394:	ldrbmi	r2, [r8], -r4, lsl #30
   39398:			; <UNDEFINED> instruction: 0xf7fc61f9
   3939c:	ldmibvs	r9!, {r0, r4, r5, r6, r7, sl, fp, ip, sp, lr, pc}^
   393a0:	stfnep	f3, [r0], #-96	; 0xffffffa0
   393a4:	addshi	pc, r8, r0, asr #32
   393a8:			; <UNDEFINED> instruction: 0xf1084614
   393ac:	strbmi	r0, [r8, #2049]	; 0x801
   393b0:	stfcsd	f5, [r0], {239}	; 0xef
   393b4:	ble	fead1bb4 <rpl_re_syntax_options@@Base+0xfea640d4>
   393b8:			; <UNDEFINED> instruction: 0xf0003402
   393bc:	ldmibvs	fp!, {r3, r5, r8, pc}
   393c0:			; <UNDEFINED> instruction: 0xf0002b00
   393c4:	ldmibvs	sl!, {r0, r2, r3, r4, r5, r6, r8, pc}^
   393c8:	ldmdbvs	fp!, {r3, r4, r5, r7, r8, fp, sp, lr}
   393cc:			; <UNDEFINED> instruction: 0xf1079200
   393d0:	strmi	r0, [r1], -r0, lsr #4
   393d4:	bhi	b4a10 <rpl_re_syntax_options@@Base+0x46f30>
   393d8:			; <UNDEFINED> instruction: 0xf7fe3108
   393dc:	ldmibvs	sl!, {r0, r6, r9, sl, fp, ip, sp, lr, pc}^
   393e0:	ldmdavs	r2, {r0, r1, r3, r4, r5, r9, fp, sp, lr}^
   393e4:			; <UNDEFINED> instruction: 0x4604429a
   393e8:	bvs	ffe6fe48 <rpl_re_syntax_options@@Base+0xffe02368>
   393ec:	ldcl	7, cr15, [r0, #816]!	; 0x330
   393f0:	blcs	536e4 <quoting_style_vals@@Base+0x4e0>
   393f4:	msrhi	CPSR_fsxc, r0, asr #32
   393f8:			; <UNDEFINED> instruction: 0xb11369bb
   393fc:			; <UNDEFINED> instruction: 0xf7fe4618
   39400:	andcs	pc, r0, r5, asr lr	; <UNPREDICTABLE>
   39404:	blmi	fef4bf04 <rpl_re_syntax_options@@Base+0xfeede424>
   39408:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3940c:	blvs	fff1347c <rpl_re_syntax_options@@Base+0xffea599c>
   39410:			; <UNDEFINED> instruction: 0xf040405a
   39414:	strbcc	r8, [r4, -lr, ror #2]
   39418:	ldc	6, cr4, [sp], #756	; 0x2f4
   3941c:	pop	{r2, r8, r9, fp, pc}
   39420:			; <UNDEFINED> instruction: 0xf8dc8ff0
   39424:	ldmdbvs	r8!, {ip}
   39428:	addmi	r3, r8, #1073741824	; 0x40000000
   3942c:	svcge	0x0034f77f
   39430:			; <UNDEFINED> instruction: 0xf85069f8
   39434:	bl	41500 <_IO_stdin_used@@Base+0x2cc0>
   39438:	addsmi	r0, r3, #193	; 0xc1
   3943c:	rscshi	pc, r2, r0, lsl #6
   39440:	mulcs	r6, ip, r8
   39444:	strle	r0, [r6, #-1810]	; 0xfffff8ee
   39448:	bvs	474cb4 <rpl_re_syntax_options@@Base+0x4071d4>
   3944c:	eorscs	pc, r1, r6, asr r8	; <UNPREDICTABLE>
   39450:			; <UNDEFINED> instruction: 0xf0403201
   39454:	ldmibvs	sl!, {r2, r4, r5, r6, r7, pc}^
   39458:	ldmdavs	r2, {r0, r1, r6, sp, lr}^
   3945c:	bvs	ff30d4 <rpl_re_syntax_options@@Base+0xf855f4>
   39460:			; <UNDEFINED> instruction: 0xf1084622
   39464:	strtmi	r0, [fp], -r0, lsl #3
   39468:			; <UNDEFINED> instruction: 0xf7ff9600
   3946c:	strmi	pc, [r2], -r1, ror #23
   39470:	cmnle	r7, r0, lsl #16
   39474:	ldrdne	pc, [r0], -r8
   39478:	ldrdlt	pc, [r0], -r7	; <UNPREDICTABLE>
   3947c:	str	r4, [r3, -r9, asr #8]!
   39480:	ldmibvs	r9!, {r0, r1, r3, fp, sp, lr}^
   39484:	bl	86090 <rpl_re_syntax_options@@Base+0x185b0>
   39488:			; <UNDEFINED> instruction: 0xf85102c3
   3948c:	ldmibvs	r9!, {r0, r1, r4, r5}
   39490:	bne	6d35e4 <rpl_re_syntax_options@@Base+0x665b04>
   39494:	rsble	r2, r3, r0, lsl #18
   39498:	svccc	0x00fff1b3
   3949c:			; <UNDEFINED> instruction: 0xf1b0bf18
   394a0:			; <UNDEFINED> instruction: 0xd0903fff
   394a4:			; <UNDEFINED> instruction: 0xf0002a00
   394a8:			; <UNDEFINED> instruction: 0xf8d78091
   394ac:	stmibvs	fp!, {r5, ip, pc}^
   394b0:	bl	fe91365c <rpl_re_syntax_options@@Base+0xfe8a5b7c>
   394b4:	addsmi	r0, sl, #603979776	; 0x24000000
   394b8:	strmi	sp, [r8], #-3205	; 0xfffff37b
   394bc:	rsbsvs	r4, sl, r9, asr #8
   394c0:	bl	ff3f73f8 <rpl_re_syntax_options@@Base+0xff389918>
   394c4:	stmdacs	r0, {r1, r3, r4, r5, r6, fp, sp, lr}
   394c8:	svcge	0x007df47f
   394cc:	ldrdcc	pc, [ip], -r8
   394d0:			; <UNDEFINED> instruction: 0xf853444a
   394d4:	str	r4, [r3, -r4, lsr #32]
   394d8:	bvs	fee4af24 <rpl_re_syntax_options@@Base+0xfeddd444>
   394dc:	msreq	CPSR_fs, r7, lsl #2
   394e0:	mvnsvs	r4, r2, lsr #12
   394e4:	mcrr2	7, 15, pc, ip, cr12	; <UNPREDICTABLE>
   394e8:			; <UNDEFINED> instruction: 0xf0402800
   394ec:	ldmibvs	r9!, {r1, r2, r3, r7, pc}
   394f0:			; <UNDEFINED> instruction: 0xf43f2900
   394f4:	ldmib	r1, {r1, r3, r8, r9, sl, fp, sp, pc}^
   394f8:			; <UNDEFINED> instruction: 0xf8d78200
   394fc:			; <UNDEFINED> instruction: 0xf108a020
   39500:	andvs	r0, fp, r1, lsl #6
   39504:			; <UNDEFINED> instruction: 0xf0004293
   39508:	stmvs	sl, {r0, r1, r2, r3, r5, r7, pc}
   3950c:	mrc	3, 0, r2, cr8, cr8, {0}
   39510:	blx	fbf5a <rpl_re_syntax_options@@Base+0x8e47a>
   39514:	bl	f613c <rpl_re_syntax_options@@Base+0x8865c>
   39518:			; <UNDEFINED> instruction: 0xf8420803
   3951c:			; <UNDEFINED> instruction: 0xf8c8a003
   39520:			; <UNDEFINED> instruction: 0xf7cc9004
   39524:			; <UNDEFINED> instruction: 0xf8c8ef66
   39528:	cmnlt	r8, r8
   3952c:			; <UNDEFINED> instruction: 0xee1869f9
   39530:			; <UNDEFINED> instruction: 0xf7cc2a90
   39534:	cdp	14, 1, cr14, cr8, cr8, {1}
   39538:			; <UNDEFINED> instruction: 0xf1081a10
   3953c:			; <UNDEFINED> instruction: 0xf7fd000c
   39540:	stmdacs	r0, {r0, r1, r3, r4, r6, r8, fp, ip, sp, lr, pc}
   39544:	mcrge	4, 7, pc, cr1, cr15, {1}	; <UNPREDICTABLE>
   39548:			; <UNDEFINED> instruction: 0xf7cc6af8
   3954c:	ldmvs	fp!, {r1, r6, r8, sl, fp, sp, lr, pc}
   39550:			; <UNDEFINED> instruction: 0xf0402b00
   39554:	ldmibvs	r8!, {r0, r1, r5, r7, pc}
   39558:	stc2	7, cr15, [r8, #1016]!	; 0x3f8
   3955c:	ldrb	r2, [r1, -ip]
   39560:	eorsle	r2, r3, r0, lsl #20
   39564:	ldrdls	pc, [r0], -r7	; <UNPREDICTABLE>
   39568:	ldmibvs	fp!, {r4, r5, r7, r8, r9, sl, sp, lr, pc}
   3956c:			; <UNDEFINED> instruction: 0xf0002b00
   39570:	ldmdbvs	r9!, {r1, r3, r4, r7, pc}
   39574:	ldmibvs	lr!, {r0, r3, r5, r6, r8, ip, sp, pc}^
   39578:	ldmvs	r8!, {r8, r9, sp}^
   3957c:	eorscs	pc, r3, r6, asr r8	; <UNPREDICTABLE>
   39580:	blle	103d88 <rpl_re_syntax_options@@Base+0x962a8>
   39584:	eorscs	pc, r3, r0, asr r8	; <UNPREDICTABLE>
   39588:	andle	r3, lr, r1, lsl #4
   3958c:	addsmi	r3, r9, #67108864	; 0x4000000
   39590:	bvs	ffe6dd68 <rpl_re_syntax_options@@Base+0xffe00288>
   39594:	ldc	7, cr15, [ip, #-816]	; 0xfffffcd0
   39598:	blcs	5388c <quoting_style_vals@@Base+0x688>
   3959c:	addshi	pc, lr, r0, asr #32
   395a0:			; <UNDEFINED> instruction: 0xf7fe69b8
   395a4:	andcs	pc, r0, r3, lsl #27
   395a8:	ldmibvs	r8!, {r2, r3, r5, r8, r9, sl, sp, lr, pc}
   395ac:	eoreq	pc, r0, #-1073741823	; 0xc0000001
   395b0:	bhi	b4bec <rpl_re_syntax_options@@Base+0x4710c>
   395b4:			; <UNDEFINED> instruction: 0x4601693b
   395b8:	tstcc	r8, r0, lsl #12
   395bc:			; <UNDEFINED> instruction: 0xf7fe61fe
   395c0:	b	1438b04 <rpl_re_syntax_options@@Base+0x13cb024>
   395c4:	strmi	r0, [r4], -r0, asr #19
   395c8:	strbt	r4, [fp], -r2, lsl #13
   395cc:	beq	474e34 <rpl_re_syntax_options@@Base+0x407354>
   395d0:			; <UNDEFINED> instruction: 0xf7fb4621
   395d4:	bicslt	pc, r0, r9, lsr sp	; <UNPREDICTABLE>
   395d8:			; <UNDEFINED> instruction: 0x1014f8d8
   395dc:	cdpvs	3, 6, cr2, cr10, cr12, {0}
   395e0:	ldrdlt	pc, [r0], -r7	; <UNPREDICTABLE>
   395e4:	strne	pc, [r4], #-2819	; 0xfffff4fd
   395e8:	eorcc	pc, fp, r2, asr r8	; <UNPREDICTABLE>
   395ec:	tsteq	ip, r3, lsl #2	; <UNPREDICTABLE>
   395f0:	stmiavs	r3!, {r3, r4, r7, fp, sp, lr}
   395f4:			; <UNDEFINED> instruction: 0x4622681c
   395f8:	blx	ff0f75f2 <rpl_re_syntax_options@@Base+0xff089b12>
   395fc:			; <UNDEFINED> instruction: 0xf47f2800
   39600:			; <UNDEFINED> instruction: 0xf8d8ae84
   39604:	strbmi	r1, [r9], #-0
   39608:			; <UNDEFINED> instruction: 0x464ce65e
   3960c:	bvs	ffe73008 <rpl_re_syntax_options@@Base+0xffe05528>
   39610:	ldcl	7, cr15, [lr], {204}	; 0xcc
   39614:	blcs	53908 <quoting_style_vals@@Base+0x704>
   39618:	ldmibvs	fp!, {r6, r8, ip, lr, pc}
   3961c:	orrsle	r2, sl, r0, lsl #22
   39620:	strbt	r2, [pc], ip
   39624:	strdvs	r6, [r3], #-158	; 0xffffff62
   39628:	bcs	fe474e90 <rpl_re_syntax_options@@Base+0xfe4073b0>
   3962c:	beq	474e98 <rpl_re_syntax_options@@Base+0x4073b8>
   39630:	rsbsvs	r4, fp, r1, lsr r6
   39634:	stc	7, cr15, [r6, #816]!	; 0x330
   39638:	ldmdavs	fp!, {r1, r4, r5, r6, fp, sp, lr}^
   3963c:	ldmibvs	lr!, {r2, r3, r5, r9, sl, sp, lr, pc}^
   39640:	bcs	fe474ea8 <rpl_re_syntax_options@@Base+0xfe4073c8>
   39644:	bne	474eb0 <rpl_re_syntax_options@@Base+0x4073d0>
   39648:	rsbsvs	r4, fp, r0, lsr r6
   3964c:	ldc	7, cr15, [sl, #816]	; 0x330
   39650:	ldmdavs	fp!, {r1, r4, r5, r6, fp, sp, lr}^
   39654:	cfmsub32	mvax1, mvfx14, mvfx9, mvfx0
   39658:			; <UNDEFINED> instruction: 0xf7cc0a10
   3965c:	ldmibvs	fp!, {r1, r3, r4, r5, r7, sl, fp, sp, lr, pc}
   39660:			; <UNDEFINED> instruction: 0xf47f2b00
   39664:	strb	sl, [ip], fp, asr #29
   39668:	teqcs	r0, lr	; <illegal shifter operand>
   3966c:			; <UNDEFINED> instruction: 0xf103fb01
   39670:			; <UNDEFINED> instruction: 0xf7cd68b0
   39674:			; <UNDEFINED> instruction: 0x4602e870
   39678:			; <UNDEFINED> instruction: 0xf43f2800
   3967c:	ldmdavs	r3!, {r0, r2, r5, r6, r8, r9, sl, fp, sp, pc}^
   39680:	ldrheq	r6, [fp], #-0
   39684:	smlsldx	r6, r1, r3, r0
   39688:	cdp	7, 11, cr15, cr2, cr12, {6}
   3968c:	beq	474eb8 <rpl_re_syntax_options@@Base+0x4073d8>
   39690:	movwcs	fp, #4936	; 0x1348
   39694:	strb	r6, [lr, #187]!	; 0xbb
   39698:	ldrb	r6, [r4, #444]	; 0x1bc
   3969c:	beq	474f08 <rpl_re_syntax_options@@Base+0x407428>
   396a0:	ldc	7, cr15, [r6], {204}	; 0xcc
   396a4:	bvs	ffe73590 <rpl_re_syntax_options@@Base+0xffe05ab0>
   396a8:	ldc	7, cr15, [r2], {204}	; 0xcc
   396ac:	blcs	539a0 <quoting_style_vals@@Base+0x79c>
   396b0:	mcrge	4, 5, pc, cr7, cr15, {1}	; <UNPREDICTABLE>
   396b4:	beq	474f20 <rpl_re_syntax_options@@Base+0x407440>
   396b8:	stc	7, cr15, [sl], {204}	; 0xcc
   396bc:			; <UNDEFINED> instruction: 0xe6a169b8
   396c0:			; <UNDEFINED> instruction: 0xf7cc6af8
   396c4:	ldmvs	fp!, {r1, r2, r7, sl, fp, sp, lr, pc}
   396c8:	blcs	416d4 <_IO_stdin_used@@Base+0x2e94>
   396cc:	mrcge	4, 4, APSR_nzcv, cr10, cr15, {1}
   396d0:	beq	474f3c <rpl_re_syntax_options@@Base+0x40745c>
   396d4:	ldcl	7, cr15, [ip], #-816	; 0xfffffcd0
   396d8:	ldr	r2, [r3], r1
   396dc:	beq	474f48 <rpl_re_syntax_options@@Base+0x407468>
   396e0:	ldcl	7, cr15, [r6], #-816	; 0xfffffcd0
   396e4:	ldmibvs	r8!, {r2, r3, r4, r6, r8, r9, sl, sp, lr, pc}
   396e8:	addsle	r2, r9, r0, lsl #16
   396ec:	ldc2l	7, cr15, [lr], {254}	; 0xfe
   396f0:			; <UNDEFINED> instruction: 0xf7cce796
   396f4:	svclt	0x0000ee9c
   396f8:	andeq	r0, r0, ip, asr #9
   396fc:	andeq	ip, r2, ip, asr #17
   39700:	ldrdeq	ip, [r2], -r8
   39704:	svcmi	0x00f0e92d
   39708:	ldrmi	fp, [r4], r5, lsl #1
   3970c:	svcls	0x000e4615
   39710:			; <UNDEFINED> instruction: 0xf85c2408
   39714:	ldrmi	r2, [lr], -r8, lsl #22
   39718:	strmi	r9, [r8], r0, lsl #6
   3971c:	strbtmi	r6, [r1], -fp, ror #16
   39720:	strvc	lr, [r1], #-2509	; 0xfffff633
   39724:			; <UNDEFINED> instruction: 0xf7ff4604
   39728:	strmi	pc, [r3], pc, asr #22
   3972c:			; <UNDEFINED> instruction: 0x4658b118
   39730:	pop	{r0, r2, ip, sp, pc}
   39734:	ldmib	r4, {r4, r5, r6, r7, r8, r9, sl, fp, pc}^
   39738:			; <UNDEFINED> instruction: 0xf8d5321b
   3973c:	addsmi	sl, r3, #4
   39740:	ldrdls	pc, [r0], -r8
   39744:	svclt	0x00b86f60
   39748:	ble	c8b094 <rpl_re_syntax_options@@Base+0xc1d5b4>
   3974c:			; <UNDEFINED> instruction: 0xf04f2b00
   39750:	blx	33c7aa <rpl_re_syntax_options@@Base+0x2cecca>
   39754:	stcle	12, cr15, [r7, #-12]
   39758:	ldreq	pc, [r4, #-428]	; 0xfffffe54
   3975c:	stmdavs	sl!, {r0, r2, sl, lr}^
   39760:	svclt	0x00044297
   39764:	strtvc	r2, [sl], #-513	; 0xfffffdff
   39768:	streq	lr, [ip, #-2816]	; 0xfffff500
   3976c:			; <UNDEFINED> instruction: 0xf84045d1
   39770:			; <UNDEFINED> instruction: 0xf103600c
   39774:	rsbvs	r0, pc, r1, lsl #6
   39778:	ldrbtcc	pc, [pc], pc, asr #32	; <UNPREDICTABLE>
   3977c:	andls	pc, r8, r5, asr #17
   39780:			; <UNDEFINED> instruction: 0x2600bf18
   39784:	andge	pc, ip, r5, asr #17
   39788:	rsbhi	r2, lr, #0
   3978c:	andeq	lr, r9, #174080	; 0x2a800
   39790:	ldrtmi	r6, [r9], #-1763	; 0xfffff91d
   39794:	strtmi	r7, [r0], -r8, lsr #8
   39798:	addsmi	r6, r3, #652	; 0x28c
   3979c:			; <UNDEFINED> instruction: 0x67a2bfb8
   397a0:	ldrdcc	pc, [r0], -r8
   397a4:	andlt	r1, r5, r9, asr #21
   397a8:	svcmi	0x00f0e8bd
   397ac:	stmdalt	lr, {r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   397b0:	blx	81c5a <rpl_re_syntax_options@@Base+0x1417a>
   397b4:			; <UNDEFINED> instruction: 0xf7ccf102
   397b8:	orrslt	lr, r0, lr, asr #31
   397bc:			; <UNDEFINED> instruction: 0xf04f6ee3
   397c0:	svcvs	0x00220c14
   397c4:			; <UNDEFINED> instruction: 0x67604659
   397c8:	andeq	pc, r3, ip, lsl #22
   397cc:	vqdmulh.s<illegal width 8>	d15, d2, d12
   397d0:	bl	11f7708 <rpl_re_syntax_options@@Base+0x1189c28>
   397d4:	stmdavs	r9!, {r1, r5, r8, r9, sl, fp, sp, lr}^
   397d8:	subseq	r6, r2, r3, ror #29
   397dc:	strvs	r6, [r2, -r0, ror #30]!
   397e0:	svcvs	0x0060e7b4
   397e4:	bleq	375928 <rpl_re_syntax_options@@Base+0x307e48>
   397e8:	bl	ffcf7720 <rpl_re_syntax_options@@Base+0xffc89c40>
   397ec:	svclt	0x0000e79f
   397f0:	svcmi	0x00f0e92d
   397f4:	blhi	f4cb0 <rpl_re_syntax_options@@Base+0x871d0>
   397f8:	strbtcc	pc, [r8], #2271	; 0x8df	; <UNPREDICTABLE>
   397fc:			; <UNDEFINED> instruction: 0xf8d0680e
   39800:	addslt	fp, r9, r8, lsr #32
   39804:	andls	r2, sl, #0, 28
   39808:	ldrbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   3980c:	ldrbtmi	r9, [sl], #-271	; 0xfffffef1
   39810:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   39814:			; <UNDEFINED> instruction: 0xf04f9317
   39818:	stclvs	3, cr0, [r3, #-0]
   3981c:	vcgt.u8	d25, d0, d7
   39820:	b	1419bb4 <rpl_re_syntax_options@@Base+0x13ac0d4>
   39824:	strmi	r0, [r2], fp, lsl #7
   39828:	movwcs	r9, #780	; 0x30c
   3982c:	ands	r9, r1, r5, lsl #6
   39830:	strle	r0, [r9, #-1988]	; 0xfffff83c
   39834:	strle	r0, [r7], #-1818	; 0xfffff8e6
   39838:	strle	r0, [r1, #-1695]	; 0xfffff961
   3983c:	strle	r0, [r3, #-1925]	; 0xfffff87b
   39840:	strle	r0, [r9, #-1564]!	; 0xfffff9e4
   39844:	strtle	r0, [r7], #-1792	; 0xfffff900
   39848:	movwcc	r9, #6917	; 0x1b05
   3984c:	adcsmi	r9, r3, #335544320	; 0x14000000
   39850:	sbchi	pc, sl, r0, lsl #5
   39854:	stmdbls	r5, {r1, r3, r8, r9, fp, ip, pc}
   39858:	blls	2138c8 <rpl_re_syntax_options@@Base+0x1a5de8>
   3985c:	eorls	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   39860:	bl	1138d4 <rpl_re_syntax_options@@Base+0xa5df4>
   39864:	ldmdbvc	sl, {r0, r3, r6, r7, r8, r9}
   39868:	mvnle	r2, r4, lsl #20
   3986c:	vst2.16	{d22-d23}, [pc :64], ip
   39870:	vbic.i32	q10, #3840	; 0x00000f00
   39874:	eormi	r0, r3, r3, lsl #6
   39878:			; <UNDEFINED> instruction: 0xf8dab173
   3987c:			; <UNDEFINED> instruction: 0x46592058
   39880:			; <UNDEFINED> instruction: 0xf7fd4650
   39884:	strbeq	pc, [r5, #-2967]!	; 0xfffff469	; <UNPREDICTABLE>
   39888:	movwcs	pc, #37828	; 0x93c4	; <UNPREDICTABLE>
   3988c:			; <UNDEFINED> instruction: 0x0719d4d0
   39890:			; <UNDEFINED> instruction: 0x07c2d5d2
   39894:			; <UNDEFINED> instruction: 0xe7cfd4d8
   39898:	ldrdne	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   3989c:	ldrcs	r2, [r4], -r0, lsl #4
   398a0:	strmi	r4, [sp], -ip, lsl #12
   398a4:	stmiane	fp!, {r1, r3, sp, lr, pc}
   398a8:	ldrsbteq	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   398ac:	blx	1bda22 <rpl_re_syntax_options@@Base+0x14ff42>
   398b0:	stmdavs	r0, {r0, r1}^
   398b4:	svclt	0x00cc4583
   398b8:			; <UNDEFINED> instruction: 0x461d1c5a
   398bc:	lfmle	f4, 2, [r2], #596	; 0x254
   398c0:	vqsub.u8	d20, d16, d1
   398c4:			; <UNDEFINED> instruction: 0xf8da80bd
   398c8:	andscs	r3, r4, r4, ror r0
   398cc:	andcc	pc, r2, #0, 22
   398d0:	ldrmi	r6, [fp, #2131]	; 0x853
   398d4:	adcshi	pc, r4, r0, asr #32
   398d8:	and	r4, r5, r2, lsl #8
   398dc:	stccc	8, cr15, [r4], {18}
   398e0:	blcs	46138 <_IO_stdin_used@@Base+0x78f8>
   398e4:	adchi	pc, ip, r0
   398e8:	ldccc	8, cr15, [r4], {82}	; 0x52
   398ec:			; <UNDEFINED> instruction: 0xd1f54599
   398f0:			; <UNDEFINED> instruction: 0xf04f428c
   398f4:	tstls	r3, #0, 6
   398f8:	movwcs	sp, #51822	; 0xca6e
   398fc:			; <UNDEFINED> instruction: 0x801cf8dd
   39900:	vqrdmulh.s<illegal width 8>	d15, d9, d3
   39904:	addeq	lr, r9, #323584	; 0x4f000
   39908:	movwls	r9, #45581	; 0xb20d
   3990c:	vmov.32	d8[0], sl
   39910:	blge	508158 <rpl_re_syntax_options@@Base+0x49a678>
   39914:	bcc	fe47513c <rpl_re_syntax_options@@Base+0xfe40765c>
   39918:			; <UNDEFINED> instruction: 0xf8da2314
   3991c:	blx	101af6 <rpl_re_syntax_options@@Base+0x94016>
   39920:	ldmne	r0, {r2, r8, r9, ip, sp, lr, pc}^
   39924:	ldrmi	r5, [r9, #2259]	; 0x8d3
   39928:	stmdavs	r3, {r0, r1, r4, r6, r8, ip, lr, pc}^
   3992c:			; <UNDEFINED> instruction: 0xd150459b
   39930:	movwpl	lr, #10704	; 0x29d0
   39934:			; <UNDEFINED> instruction: 0x6018f8d8
   39938:	andls	r1, r6, #92160	; 0x16800
   3993c:			; <UNDEFINED> instruction: 0xf8d8d163
   39940:	andcs	r1, ip, #20
   39944:	strmi	r9, [r1], #-2059	; 0xfffff7f5
   39948:	stmdavs	r9, {r0, r3, r7, fp, sp, lr}
   3994c:	strvs	pc, [r1], -r2, lsl #22
   39950:	blne	178aac4 <rpl_re_syntax_options@@Base+0x171cfe4>
   39954:	ldrsbcs	pc, [r8], #-138	; 0xffffff76	; <UNPREDICTABLE>
   39958:	ldrbmi	r1, [r0], -r9, ror #28
   3995c:	blx	af795a <rpl_re_syntax_options@@Base+0xa89e7a>
   39960:	ldrdvc	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   39964:			; <UNDEFINED> instruction: 0xf8579a0c
   39968:	ldmpl	sl!, {r0, r2, r5, ip}
   3996c:	bcs	4b180 <_IO_stdin_used@@Base+0xc940>
   39970:	ldmvs	r2, {r0, r4, r6, ip, lr, pc}
   39974:	stmdbcs	r0, {r3, r9, ip, pc}
   39978:	mrc	0, 0, sp, cr8, cr0, {2}
   3997c:			; <UNDEFINED> instruction: 0x46320a10
   39980:	movwls	r6, #39561	; 0x9a89
   39984:			; <UNDEFINED> instruction: 0xff5cf7fc
   39988:	andsls	r9, r3, r9, lsl #22
   3998c:			; <UNDEFINED> instruction: 0xf0402800
   39990:	cdp	0, 1, cr8, cr8, cr2, {7}
   39994:			; <UNDEFINED> instruction: 0x46412a10
   39998:	beq	fe475200 <rpl_re_syntax_options@@Base+0xfe407720>
   3999c:	ldrdvc	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   399a0:			; <UNDEFINED> instruction: 0xffc0f7fc
   399a4:	ldmdals	r6, {r0, r1, r9, sl, lr}
   399a8:	eorcc	pc, r5, r7, asr #16
   399ac:	bl	4778e4 <rpl_re_syntax_options@@Base+0x409e04>
   399b0:	ldrdcc	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   399b4:	eorcs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   399b8:	eorsle	r2, sp, r0, lsl #20
   399bc:	ldmdblt	r2!, {r1, r2, r9, fp, ip, pc}
   399c0:	ldmpl	fp, {r2, r3, r9, fp, ip, pc}
   399c4:	ldmvs	fp, {r3, r9, fp, ip, pc}
   399c8:	vqsub.u8	d4, d16, d3
   399cc:			; <UNDEFINED> instruction: 0xf8da809a
   399d0:	strcc	r1, [r1], #-108	; 0xffffff94
   399d4:	blle	fe80a40c <rpl_re_syntax_options@@Base+0xfe79c92c>
   399d8:	ldmdavs	lr, {r0, r1, r2, r3, r8, r9, fp, ip, pc}
   399dc:	movwcc	r9, #6917	; 0x1b05
   399e0:	adcsmi	r9, r3, #335544320	; 0x14000000
   399e4:	svcge	0x0036f6ff
   399e8:	bmi	ff0419f0 <rpl_re_syntax_options@@Base+0xfefd3f10>
   399ec:	ldrbtmi	r4, [sl], #-3005	; 0xfffff443
   399f0:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   399f4:	subsmi	r9, sl, r7, lsl fp
   399f8:	cmnhi	r1, r0, asr #32	; <UNPREDICTABLE>
   399fc:	ldc	0, cr11, [sp], #100	; 0x64
   39a00:	pop	{r1, r8, r9, fp, pc}
   39a04:			; <UNDEFINED> instruction: 0xf8d88ff0
   39a08:	andcs	r1, ip, ip
   39a0c:	stmpl	sl, {r0, r2, r3, r9, fp, ip, pc}
   39a10:	strvs	pc, [r2], -r0, lsl #22
   39a14:	andls	lr, r8, #156, 14	; 0x2700000
   39a18:			; <UNDEFINED> instruction: 0xd1ae2900
   39a1c:	mrc	6, 0, r4, cr8, cr2, {1}
   39a20:			; <UNDEFINED> instruction: 0x46410a90
   39a24:			; <UNDEFINED> instruction: 0xff7ef7fc
   39a28:	ldrdcc	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   39a2c:	eoreq	pc, r5, r7, asr #16
   39a30:	eorcs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   39a34:	bicle	r2, r1, r0, lsl #20
   39a38:	stmdacs	r0, {r0, r1, r4, fp, ip, pc}
   39a3c:			; <UNDEFINED> instruction: 0xe7d4d0be
   39a40:	ldrsbcc	pc, [r4], #-138	; 0xffffff76	; <UNPREDICTABLE>
   39a44:	ldrsbteq	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   39a48:	stmdacs	r0, {r1, r2, r3, r8, r9, ip, pc}
   39a4c:			; <UNDEFINED> instruction: 0xf853681b
   39a50:	andls	r2, sp, #57	; 0x39
   39a54:	svcge	0x004cf77f
   39a58:	ldrdcs	pc, [r4], -sl
   39a5c:			; <UNDEFINED> instruction: 0xf8cd2100
   39a60:	stmib	sp, {r2, r3, r5, ip, pc}^
   39a64:	ldrmi	r1, [r1], r8, lsl #22
   39a68:			; <UNDEFINED> instruction: 0xf8da9411
   39a6c:	stmdbls	r8, {r2, r7, sp}
   39a70:	eormi	pc, r1, r2, asr r8	; <UNPREDICTABLE>
   39a74:			; <UNDEFINED> instruction: 0xf8536862
   39a78:	bls	385b48 <rpl_re_syntax_options@@Base+0x318068>
   39a7c:	mulle	r8, sl, r2
   39a80:	movwcc	r9, #6920	; 0x1b08
   39a84:	addmi	r9, r3, #8, 6	; 0x20000000
   39a88:	smlabbhi	fp, r0, r2, pc	; <UNPREDICTABLE>
   39a8c:	ldmdavs	fp, {r1, r2, r3, r8, r9, fp, ip, pc}
   39a90:	stmdbvs	r1!, {r0, r1, r3, r5, r6, r7, r8, r9, sl, sp, lr, pc}
   39a94:	ldrdhi	pc, [r0], -r4
   39a98:	vmls.i8	d18, d0, d0
   39a9c:			; <UNDEFINED> instruction: 0x46478118
   39aa0:	strcs	r9, [r0], -r9, lsl #26
   39aa4:	and	r4, r4, r0, lsr #13
   39aa8:			; <UNDEFINED> instruction: 0x1010f8d8
   39aac:	addmi	r3, lr, #1048576	; 0x100000
   39ab0:			; <UNDEFINED> instruction: 0xf8d8da56
   39ab4:	ssatmi	r2, #28, r4
   39ab8:			; <UNDEFINED> instruction: 0xf852462b
   39abc:	stmdavs	r7!, {r1, r2, r5, lr}^
   39ac0:	andeq	lr, fp, #171008	; 0x29c00
   39ac4:	ldrmi	r2, [r5], #-2560	; 0xfffff600
   39ac8:			; <UNDEFINED> instruction: 0xf8dadd0e
   39acc:	adcmi	r0, r8, #28
   39ad0:	bl	2b0790 <rpl_re_syntax_options@@Base+0x242cb0>
   39ad4:	bl	279ae8 <rpl_re_syntax_options@@Base+0x20c008>
   39ad8:	movwls	r0, #24843	; 0x610b
   39adc:	stmia	r0, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   39ae0:	stmdacs	r0, {r1, r2, r8, r9, fp, ip, pc}
   39ae4:	sbchi	pc, r0, r0, asr #32
   39ae8:	strtmi	r9, [r2], -r9, lsl #22
   39aec:	ldrbmi	r4, [r0], -r1, asr #12
   39af0:	blls	31e6f8 <rpl_re_syntax_options@@Base+0x2b0c18>
   39af4:	mcr2	7, 0, pc, cr6, cr15, {7}	; <UNPREDICTABLE>
   39af8:	ldrdls	pc, [r4], -sl
   39afc:	ldmible	r3, {r0, fp, sp}^
   39b00:	ldcne	7, cr14, [r1, #-460]!	; 0xfffffe34
   39b04:	andeq	pc, r8, #-2147483647	; 0x80000001
   39b08:			; <UNDEFINED> instruction: 0x4650465b
   39b0c:	tstls	r6, r8, lsl #4
   39b10:	blx	77b0c <rpl_re_syntax_options@@Base+0xa02c>
   39b14:	stmdacs	r0, {r0, r1, r4, ip, pc}
   39b18:	svcge	0x0067f47f
   39b1c:	ldrbmi	r9, [r0], -r8, lsl #20
   39b20:			; <UNDEFINED> instruction: 0xf7ff9906
   39b24:	andsls	pc, r3, r5, ror #28
   39b28:			; <UNDEFINED> instruction: 0xf43f2800
   39b2c:			; <UNDEFINED> instruction: 0xe75caf50
   39b30:	ldrsbteq	pc, [r0], -sl	; <UNPREDICTABLE>
   39b34:	adcmi	r9, r8, #1610612736	; 0x60000000
   39b38:	sbchi	pc, sp, r0, asr #5
   39b3c:	ldrbmi	r4, [r0], -r9, lsr #12
   39b40:			; <UNDEFINED> instruction: 0xf7fb9310
   39b44:	stmdacs	r0, {r0, r1, r6, r9, sl, fp, ip, sp, lr, pc}
   39b48:	svcge	0x004ff47f
   39b4c:	ldrdls	pc, [r4], -sl
   39b50:	blls	460370 <rpl_re_syntax_options@@Base+0x3f2890>
   39b54:	ldmdals	r6, {r0, r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   39b58:	b	ef7a90 <rpl_re_syntax_options@@Base+0xe89fb0>
   39b5c:	smlald	r9, r4, r3, r8
   39b60:	ldrtmi	r4, [r8], r4, asr #12
   39b64:	streq	pc, [r1, -r8, lsl #2]
   39b68:	blls	28b61c <rpl_re_syntax_options@@Base+0x21db3c>
   39b6c:	svclt	0x00a442bb
   39b70:	ldrdhi	pc, [r4], -sp	; <UNPREDICTABLE>
   39b74:	blle	1a213b0 <rpl_re_syntax_options@@Base+0x19b38d0>
   39b78:	bne	fff13c0c <rpl_re_syntax_options@@Base+0xffea612c>
   39b7c:	vstrle	d2, [lr, #-0]
   39b80:			; <UNDEFINED> instruction: 0x301cf8da
   39b84:	cfldr64le	mvdx4, [ip, #-364]!	; 0xfffffe94
   39b88:	streq	pc, [r1, #-267]	; 0xfffffef5
   39b8c:	movweq	lr, #31497	; 0x7b09
   39b90:	andcs	pc, fp, r9, lsl r8	; <UNPREDICTABLE>
   39b94:	stccc	8, cr15, [r1], {19}
   39b98:			; <UNDEFINED> instruction: 0xd155429a
   39b9c:			; <UNDEFINED> instruction: 0xf8da46ab
   39ba0:			; <UNDEFINED> instruction: 0xf8533064
   39ba4:	blcs	45c48 <_IO_stdin_used@@Base+0x7408>
   39ba8:			; <UNDEFINED> instruction: 0xf8d3d04b
   39bac:			; <UNDEFINED> instruction: 0xf1bcc008
   39bb0:	stclle	15, cr0, [r6, #-0]
   39bb4:	ldmvs	sl, {r1, r2, r3, r8, fp, ip, pc}^
   39bb8:	stmdavs	r8, {r8, r9, sp}
   39bbc:	and	r3, r2, r4, lsl #20
   39bc0:	ldrmi	r3, [ip, #769]	; 0x301
   39bc4:			; <UNDEFINED> instruction: 0xf852d03d
   39bc8:	bl	517e0 <_IO_stdin_used@@Base+0x12fa0>
   39bcc:	stmdbvc	r9, {r0, r2, r6, r7, r8}
   39bd0:	mvnsle	r2, r9, lsl #18
   39bd4:	eorsne	pc, r5, r0, asr r8	; <UNPREDICTABLE>
   39bd8:	mvnsle	r4, lr, lsl #5
   39bdc:	eorsle	r1, r0, r9, ror #24
   39be0:	stmdavs	r3!, {r0, r5, r7, fp, sp, lr}
   39be4:	stmdavs	r2!, {r0, r3, r4, r7, r8, r9, ip, sp, pc}^
   39be8:	strls	r2, [r0, #-9]
   39bec:	andvc	lr, r1, sp, asr #19
   39bf0:			; <UNDEFINED> instruction: 0xf7ff4650
   39bf4:	stmdacs	r1, {r0, r3, r5, r6, r7, fp, ip, sp, lr, pc}
   39bf8:	stmdacs	r0, {r0, r1, r5, ip, lr, pc}
   39bfc:	mrcge	4, 7, APSR_nzcv, cr5, cr15, {3}
   39c00:	movwcs	lr, #14804	; 0x39d4
   39c04:			; <UNDEFINED> instruction: 0xd0544293
   39c08:	andcs	r2, r1, r4, lsl r1
   39c0c:	stmdb	r2, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   39c10:			; <UNDEFINED> instruction: 0xf8d4b340
   39c14:			; <UNDEFINED> instruction: 0x4602e010
   39c18:			; <UNDEFINED> instruction: 0xf10e6961
   39c1c:	blls	2fcc28 <rpl_re_syntax_options@@Base+0x28f148>
   39c20:	eoreq	pc, lr, r1, asr #16
   39c24:	andvs	r4, r5, r1, lsr #12
   39c28:	ldrbmi	r6, [r0], -r7, asr #32
   39c2c:	andsgt	pc, r0, r4, asr #17
   39c30:	andhi	pc, r0, sp, asr #17
   39c34:	stc2l	7, cr15, [r6, #-1020]!	; 0xfffffc04
   39c38:	ldrdls	pc, [r4], -sl
   39c3c:			; <UNDEFINED> instruction: 0xf63f2801
   39c40:			; <UNDEFINED> instruction: 0x3701aed4
   39c44:	ble	fe60b32c <rpl_re_syntax_options@@Base+0xfe59d84c>
   39c48:	ldrsbteq	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   39c4c:	bne	ffeb38b4 <rpl_re_syntax_options@@Base+0xffe45dd4>
   39c50:	tstcc	r1, ip
   39c54:			; <UNDEFINED> instruction: 0xf7cc9306
   39c58:	blls	1f3fd8 <rpl_re_syntax_options@@Base+0x1864f8>
   39c5c:	adcvs	r4, r0, r1, lsl #12
   39c60:	bicle	r2, r0, r0, lsl #16
   39c64:	strb	r2, [r0], ip
   39c68:			; <UNDEFINED> instruction: 0x1010f8d8
   39c6c:			; <UNDEFINED> instruction: 0x4644465f
   39c70:	addmi	r4, lr, #162529280	; 0x9b00000
   39c74:	vmlscs.f64	d13, d16, d24
   39c78:	svcge	0x0077f43f
   39c7c:	ssatmi	r4, #25, sp, asr #12
   39c80:			; <UNDEFINED> instruction: 0xf8dae770
   39c84:	ldrbmi	r3, [fp, #-48]	; 0xffffffd0
   39c88:			; <UNDEFINED> instruction: 0xf10bddde
   39c8c:	ldrbmi	r0, [r0], -r1, lsl #10
   39c90:			; <UNDEFINED> instruction: 0xf7fb4629
   39c94:	stmdacs	r0, {r0, r1, r2, r6, r8, sl, fp, ip, sp, lr, pc}
   39c98:	mcrge	4, 5, pc, cr7, cr15, {3}	; <UNPREDICTABLE>
   39c9c:	ldrdls	pc, [r4], -sl
   39ca0:			; <UNDEFINED> instruction: 0xf8dde774
   39ca4:			; <UNDEFINED> instruction: 0xf8ddb024
   39ca8:	ldcls	0, cr9, [r1], {44}	; 0x2c
   39cac:	ldrdne	pc, [ip], #-138	; 0xffffff76	; <UNPREDICTABLE>
   39cb0:	subseq	lr, fp, lr, lsl r6
   39cb4:			; <UNDEFINED> instruction: 0xf1036960
   39cb8:	b	13fc0c4 <rpl_re_syntax_options@@Base+0x138e5e4>
   39cbc:			; <UNDEFINED> instruction: 0xf7cc0189
   39cc0:	stmdacs	r0, {r1, r3, r6, r8, sl, fp, sp, lr, pc}
   39cc4:	cmnvs	r0, lr, asr #1
   39cc8:	andls	pc, ip, r4, asr #17
   39ccc:			; <UNDEFINED> instruction: 0xf8dde79c
   39cd0:	strbmi	fp, [r7], -r4, lsr #32
   39cd4:	ldrbmi	lr, [pc], -r9, asr #14
   39cd8:	ldrmi	r4, [fp], r4, asr #12
   39cdc:			; <UNDEFINED> instruction: 0xf7cce7c9
   39ce0:	svclt	0x0000eba6
   39ce4:	andeq	r0, r0, ip, asr #9
   39ce8:	ldrdeq	ip, [r2], -r2
   39cec:	strdeq	ip, [r2], -r2
   39cf0:	ldrbmi	lr, [r0, sp, lsr #18]!
   39cf4:	stmdami	r4, {r0, r1, r2, r9, sl, lr}^
   39cf8:	bvs	fe3cb530 <rpl_re_syntax_options@@Base+0xfe35da50>
   39cfc:	cdpvs	0, 8, cr11, cr11, cr6, {4}
   39d00:	stmdbmi	r2, {r3, r4, r5, r6, sl, lr}^
   39d04:			; <UNDEFINED> instruction: 0xf8d442b3
   39d08:			; <UNDEFINED> instruction: 0xf8d48054
   39d0c:	stmdapl	r1, {r2, r5, r6, ip, pc}^
   39d10:	tstls	r5, r9, lsl #16
   39d14:	tsteq	r0, pc, asr #32	; <UNPREDICTABLE>
   39d18:			; <UNDEFINED> instruction: 0x4615da13
   39d1c:	eorcs	pc, r6, r9, asr #16
   39d20:			; <UNDEFINED> instruction: 0xf8d866a6
   39d24:	blcs	45e5c <_IO_stdin_used@@Base+0x761c>
   39d28:	bmi	eae260 <rpl_re_syntax_options@@Base+0xe40780>
   39d2c:	ldrbtmi	r4, [sl], #-2871	; 0xfffff4c9
   39d30:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   39d34:	subsmi	r9, sl, r5, lsl #22
   39d38:	strtmi	sp, [r8], -r3, ror #2
   39d3c:	pop	{r1, r2, ip, sp, pc}
   39d40:			; <UNDEFINED> instruction: 0xf85987f0
   39d44:	blcs	45de4 <_IO_stdin_used@@Base+0x75a4>
   39d48:	bvs	fe72de30 <rpl_re_syntax_options@@Base+0xfe6c0350>
   39d4c:			; <UNDEFINED> instruction: 0xf8d2b312
   39d50:	stcge	0, cr9, [r2, #-160]	; 0xffffff60
   39d54:			; <UNDEFINED> instruction: 0x4628461a
   39d58:			; <UNDEFINED> instruction: 0xf7fc4649
   39d5c:	eorsvs	pc, r8, r1, ror sp	; <UNPREDICTABLE>
   39d60:	cmple	ip, r0, lsl #16
   39d64:	strtmi	r6, [r0], -r1, lsr #21
   39d68:	stmdbcc	r1, {r1, r5, r7, r8, sl, fp, sp, lr}
   39d6c:			; <UNDEFINED> instruction: 0xf922f7fd
   39d70:	strbmi	r4, [r1], -sl, lsr #12
   39d74:	ldrdge	pc, [r4], #-132	; 0xffffff7c	; <UNPREDICTABLE>
   39d78:	ldrtmi	r4, [r8], -r3, lsl #12
   39d7c:	ldc2l	7, cr15, [r2, #1008]	; 0x3f0
   39d80:			; <UNDEFINED> instruction: 0xf84a4605
   39d84:			; <UNDEFINED> instruction: 0xf1b90026
   39d88:	sbcle	r0, sl, r0, lsl #30
   39d8c:			; <UNDEFINED> instruction: 0xf7cc9804
   39d90:	strb	lr, [r6, r0, lsr #18]
   39d94:	muleq	r7, r3, r8
   39d98:	stm	r5, {r1, r8, sl, fp, sp, pc}
   39d9c:	cdpne	0, 7, cr0, cr1, cr7, {0}
   39da0:	strtmi	r6, [r0], -r2, lsr #27
   39da4:			; <UNDEFINED> instruction: 0xf906f7fd
   39da8:	strbmi	r4, [r1], -sl, lsr #12
   39dac:	ldrtmi	r4, [r8], -r3, lsl #12
   39db0:	ldc2	7, cr15, [r8, #1008]!	; 0x3f0
   39db4:			; <UNDEFINED> instruction: 0xf8494605
   39db8:	ldr	r0, [r2, r6, lsr #32]!
   39dbc:			; <UNDEFINED> instruction: 0xf8494615
   39dc0:	str	r2, [lr, r6, lsr #32]!
   39dc4:			; <UNDEFINED> instruction: 0xf105b1dd
   39dc8:			; <UNDEFINED> instruction: 0xf1050108
   39dcc:	ldrtmi	r0, [r3], -ip, lsl #4
   39dd0:	stmib	sp, {r5, r9, sl, lr}^
   39dd4:			; <UNDEFINED> instruction: 0xf7fd2100
   39dd8:	mlasvs	r8, sp, r8, pc	; <UNPREDICTABLE>
   39ddc:			; <UNDEFINED> instruction: 0xf895b978
   39de0:	ldmib	sp, {r2, r4, r5, ip, sp}^
   39de4:			; <UNDEFINED> instruction: 0xf0132100
   39de8:	addsle	r0, lr, r0, asr #30
   39dec:			; <UNDEFINED> instruction: 0xf7ff4620
   39df0:	ldrshtvs	pc, [r8], -pc	; <UNPREDICTABLE>
   39df4:			; <UNDEFINED> instruction: 0x6e63b918
   39df8:	eorpl	pc, r6, r3, asr r8	; <UNPREDICTABLE>
   39dfc:	strcs	lr, [r0, #-1941]	; 0xfffff86b
   39e00:			; <UNDEFINED> instruction: 0xf7cce793
   39e04:	svclt	0x0000eb14
   39e08:	andeq	fp, r2, r0, ror #27
   39e0c:	andeq	r0, r0, ip, asr #9
   39e10:			; <UNDEFINED> instruction: 0x0002bdb2
   39e14:	svcmi	0x00f0e92d
   39e18:	stc	6, cr4, [sp, #-516]!	; 0xfffffdfc
   39e1c:	andcs	r8, r4, r4, lsl #22
   39e20:			; <UNDEFINED> instruction: 0x468a4a7c
   39e24:	ldrbtmi	r4, [sl], #-2940	; 0xfffff484
   39e28:	ldrdlt	pc, [ip], -r1
   39e2c:	stmvs	ip, {r0, r1, r2, r3, r7, ip, sp, pc}
   39e30:	ldmdavs	fp, {r0, r1, r4, r6, r7, fp, ip, lr}
   39e34:			; <UNDEFINED> instruction: 0xf04f930d
   39e38:	movwcs	r0, #4864	; 0x1300
   39e3c:	movwcc	lr, #43469	; 0xa9cd
   39e40:	b	ff5f7d78 <rpl_re_syntax_options@@Base+0xff58a298>
   39e44:	stmdacs	r0, {r2, r3, ip, pc}
   39e48:	sbcshi	pc, pc, r0
   39e4c:	strmi	sl, [r3], -sl, lsl #20
   39e50:			; <UNDEFINED> instruction: 0x4651601c
   39e54:	mcr	6, 0, r4, cr8, cr5, {0}
   39e58:			; <UNDEFINED> instruction: 0x46482a10
   39e5c:			; <UNDEFINED> instruction: 0x462b465a
   39e60:			; <UNDEFINED> instruction: 0xff5cf000
   39e64:			; <UNDEFINED> instruction: 0xf0402800
   39e68:			; <UNDEFINED> instruction: 0xf10a80a6
   39e6c:			; <UNDEFINED> instruction: 0x465d0318
   39e70:	cdp	0, 0, cr9, cr9, cr6, {0}
   39e74:	vstrcs	s6, [r0, #-64]	; 0xffffffc0
   39e78:	sbchi	pc, r5, r0, asr #6
   39e7c:	ldrdeq	pc, [r0], -sl
   39e80:	movwls	r0, #20651	; 0x50ab
   39e84:	eorcc	pc, r5, r0, asr r8	; <UNPREDICTABLE>
   39e88:			; <UNDEFINED> instruction: 0xf0002b00
   39e8c:	movwcs	r8, #170	; 0xaa
   39e90:	bls	1deab0 <rpl_re_syntax_options@@Base+0x170fd0>
   39e94:	ldrsbtcc	pc, [r8], #-137	; 0xffffff77	; <UNPREDICTABLE>
   39e98:	vrshr.s64	d20, d3, #64
   39e9c:	andcs	r8, r0, #171	; 0xab
   39ea0:	ldrdcc	pc, [r4], #-137	; 0xffffff77	; <UNPREDICTABLE>
   39ea4:	sfmcc	f1, 1, [r1, #-44]	; 0xffffffd4
   39ea8:	ldrmi	r9, [r3], #-2565	; 0xfffff5fb
   39eac:	stcvc	8, cr15, [r4], {83}	; 0x53
   39eb0:	rsbsle	r2, r6, r0, lsl #30
   39eb4:			; <UNDEFINED> instruction: 0xf8d9697b
   39eb8:	blcs	66010 <quoting_style_args@@Base+0xe70>
   39ebc:			; <UNDEFINED> instruction: 0xf10add71
   39ec0:			; <UNDEFINED> instruction: 0xf04f0314
   39ec4:	cdp	8, 0, cr0, cr8, cr0, {0}
   39ec8:			; <UNDEFINED> instruction: 0x46433a90
   39ecc:			; <UNDEFINED> instruction: 0x461f46b8
   39ed0:			; <UNDEFINED> instruction: 0x462ae033
   39ed4:			; <UNDEFINED> instruction: 0xf7fd4648
   39ed8:	movtlt	pc, #34999	; 0x88b7	; <UNPREDICTABLE>
   39edc:	ldrdcc	pc, [r0], -sl
   39ee0:	ldmpl	fp, {r0, r2, r9, fp, ip, pc}
   39ee4:			; <UNDEFINED> instruction: 0xf8dbb323
   39ee8:			; <UNDEFINED> instruction: 0xf103200c
   39eec:	ldmvs	r8, {r2, r3, r8}
   39ef0:	eorcs	pc, r6, r2, asr r8	; <UNPREDICTABLE>
   39ef4:			; <UNDEFINED> instruction: 0xff44f7fb
   39ef8:	strcs	fp, [r1], #-464	; 0xfffffe30
   39efc:			; <UNDEFINED> instruction: 0x3014f8da
   39f00:			; <UNDEFINED> instruction: 0xf8dbb17b
   39f04:	strtmi	r3, [ip], #-12
   39f08:	bcs	475774 <rpl_re_syntax_options@@Base+0x407c94>
   39f0c:	cfmsub32	mvax2, mvfx4, mvfx8, mvfx8
   39f10:			; <UNDEFINED> instruction: 0xf8531a90
   39f14:	strls	r3, [r0], #-38	; 0xffffffda
   39f18:	strvs	lr, [r1, #-2509]	; 0xfffff633
   39f1c:			; <UNDEFINED> instruction: 0xfff2f7fb
   39f20:			; <UNDEFINED> instruction: 0xee18b930
   39f24:			; <UNDEFINED> instruction: 0x46310a10
   39f28:			; <UNDEFINED> instruction: 0xf88ef7fb
   39f2c:	suble	r2, r6, r0, lsl #16
   39f30:			; <UNDEFINED> instruction: 0x3014f8d8
   39f34:	addsmi	r3, pc, #262144	; 0x40000
   39f38:			; <UNDEFINED> instruction: 0xf8d8da33
   39f3c:			; <UNDEFINED> instruction: 0xf8db3018
   39f40:			; <UNDEFINED> instruction: 0xf8531000
   39f44:	rscseq	r6, r3, r7, lsr #32
   39f48:	ldrmi	r9, [r9], #-775	; 0xfffffcf9
   39f4c:	ldrbeq	r7, [fp], fp, lsl #19
   39f50:			; <UNDEFINED> instruction: 0xf8d9d5bf
   39f54:			; <UNDEFINED> instruction: 0x464b1054
   39f58:	ldrdeq	pc, [ip], -sl
   39f5c:	tstls	r9, r2, lsr r6
   39f60:			; <UNDEFINED> instruction: 0xf8519008
   39f64:	strls	r0, [r0, #-2944]	; 0xfffff480
   39f68:	mcr2	7, 3, pc, cr2, cr14, {7}	; <UNPREDICTABLE>
   39f6c:	stcle	14, cr1, [r4, #-16]!
   39f70:	stmdbne	fp!, {r3, fp, ip, pc}
   39f74:	blle	ff08a9dc <rpl_re_syntax_options@@Base+0xff01cefc>
   39f78:	ldrdcs	pc, [r0], -sl
   39f7c:	eorcc	pc, r3, r2, asr r8	; <UNPREDICTABLE>
   39f80:	bls	2a64d4 <rpl_re_syntax_options@@Base+0x2389f4>
   39f84:	tsteq	ip, r3, lsl #2	; <UNPREDICTABLE>
   39f88:	ldmvs	r2, {r3, r4, r7, fp, sp, lr}^
   39f8c:	eorcs	pc, r6, r2, asr r8	; <UNPREDICTABLE>
   39f90:	mrc2	7, 7, pc, cr6, cr11, {7}
   39f94:			; <UNDEFINED> instruction: 0xd1b12800
   39f98:	ldrdne	pc, [r0], -fp
   39f9c:	ldrmi	r9, [r9], #-2823	; 0xfffff4f9
   39fa0:	mrc	7, 0, lr, cr8, cr7, {4}
   39fa4:			; <UNDEFINED> instruction: 0x462a3a10
   39fa8:			; <UNDEFINED> instruction: 0x46484651
   39fac:	cdp2	0, 11, cr15, cr6, cr0, {0}
   39fb0:			; <UNDEFINED> instruction: 0xf43f2800
   39fb4:	strmi	sl, [r4], -r0, ror #30
   39fb8:	rscle	lr, sp, r2
   39fbc:	strcs	lr, [ip], #-1950	; 0xfffff862
   39fc0:			; <UNDEFINED> instruction: 0xf7cc980c
   39fc4:	bmi	5b3fe4 <rpl_re_syntax_options@@Base+0x546504>
   39fc8:	ldrbtmi	r4, [sl], #-2835	; 0xfffff4ed
   39fcc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   39fd0:	subsmi	r9, sl, sp, lsl #22
   39fd4:			; <UNDEFINED> instruction: 0x4620d11b
   39fd8:	ldc	0, cr11, [sp], #60	; 0x3c
   39fdc:	pop	{r2, r8, r9, fp, pc}
   39fe0:	blls	1ddfa8 <rpl_re_syntax_options@@Base+0x1704c8>
   39fe4:	movwls	r3, #25345	; 0x6301
   39fe8:			; <UNDEFINED> instruction: 0xf8d99a06
   39fec:	addsmi	r3, r3, #120	; 0x78
   39ff0:	svcge	0x0055f6bf
   39ff4:	bls	1823fc <rpl_re_syntax_options@@Base+0x11491c>
   39ff8:			; <UNDEFINED> instruction: 0xf7cb460c
   39ffc:	stmdals	ip, {r1, r4, r5, r8, r9, sl, fp, sp, lr, pc}
   3a000:	svc	0x00e6f7cb
   3a004:	strcs	lr, [r0], #-2015	; 0xfffff821
   3a008:	strcs	lr, [ip], #-2010	; 0xfffff826
   3a00c:			; <UNDEFINED> instruction: 0xf7cce7db
   3a010:	svclt	0x0000ea0e
   3a014:			; <UNDEFINED> instruction: 0x0002bcba
   3a018:	andeq	r0, r0, ip, asr #9
   3a01c:	andeq	fp, r2, r6, lsl fp
   3a020:	svcmi	0x00f0e92d
   3a024:	stc	6, cr4, [sp, #-52]!	; 0xffffffcc
   3a028:	ldrmi	r8, [r4], -r2, lsl #22
   3a02c:			; <UNDEFINED> instruction: 0xf8df461e
   3a030:	strmi	r3, [r7], -r8, asr #22
   3a034:	smlabbcs	r0, r8, r2, r2
   3a038:	ldrdge	pc, [r0], -r7
   3a03c:			; <UNDEFINED> instruction: 0xf10db0cd
   3a040:	stmib	sp, {r2, r5, r7, fp}^
   3a044:			; <UNDEFINED> instruction: 0xf8df4511
   3a048:	andls	r4, r9, r4, lsr fp
   3a04c:	ldrbtmi	r4, [ip], #-1600	; 0xfffff9c0
   3a050:	stmiapl	r3!, {r3, r4, r6, r8, sl, fp, ip, pc}^
   3a054:	movtls	r6, #47131	; 0xb81b
   3a058:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3a05c:	tstls	sl, #93184	; 0x16c00
   3a060:	cdp	7, 15, cr15, cr14, cr11, {6}
   3a064:			; <UNDEFINED> instruction: 0xf8cd693a
   3a068:	andls	sl, sp, #248	; 0xf8
   3a06c:	svcvc	0x003ab14a
   3a070:	svclt	0x00181b73
   3a074:	b	502c80 <rpl_re_syntax_options@@Base+0x4951a0>
   3a078:	svclt	0x000803d2
   3a07c:			; <UNDEFINED> instruction: 0xf040930d
   3a080:	blls	29a584 <rpl_re_syntax_options@@Base+0x22caa4>
   3a084:	ldmibvs	fp, {r1, r3, r4, r6, r9, fp, ip, pc}
   3a088:	svclt	0x00244293
   3a08c:	tstls	ip, #0, 6
   3a090:	bcc	ae8b0 <rpl_re_syntax_options@@Base+0x40dd0>
   3a094:	bne	ff500b00 <rpl_re_syntax_options@@Base+0xff493020>
   3a098:	blls	16ded10 <rpl_re_syntax_options@@Base+0x1671230>
   3a09c:	cmpls	sl, #184549376	; 0xb000000
   3a0a0:	stmiavs	r3!, {r0, r3, sl, fp, ip, pc}
   3a0a4:			; <UNDEFINED> instruction: 0xf0002b00
   3a0a8:			; <UNDEFINED> instruction: 0xf8da83c0
   3a0ac:	blcs	46144 <_IO_stdin_used@@Base+0x7904>
   3a0b0:			; <UNDEFINED> instruction: 0x83bbf000
   3a0b4:	ldrdcs	pc, [r8], -sl	; <UNPREDICTABLE>
   3a0b8:			; <UNDEFINED> instruction: 0xf0002a00
   3a0bc:			; <UNDEFINED> instruction: 0xf8da83b6
   3a0c0:	stmdacs	r0, {r2, r3, r5}
   3a0c4:			; <UNDEFINED> instruction: 0x83b1f000
   3a0c8:	ldrsbtne	pc, [r0], -sl	; <UNPREDICTABLE>
   3a0cc:			; <UNDEFINED> instruction: 0xf0002900
   3a0d0:	ldmvs	fp, {r2, r3, r5, r7, r8, r9, pc}
   3a0d4:	ldmvs	r3, {r0, r1, r3, r7, r8, fp, ip, sp, pc}
   3a0d8:	stmvs	r3, {r0, r1, r3, r4, r5, r6, r8, fp, ip, sp, pc}
   3a0dc:			; <UNDEFINED> instruction: 0xf994b11b
   3a0e0:	blcs	46158 <_IO_stdin_used@@Base+0x7918>
   3a0e4:	vstrcc	d13, [r0, #-36]	; 0xffffffdc
   3a0e8:	strcs	fp, [r1, #-3864]	; 0xfffff0e8
   3a0ec:	svclt	0x00082e00
   3a0f0:	cfstr32cs	mvfx2, [r0, #-0]
   3a0f4:	orrshi	pc, r9, #64	; 0x40
   3a0f8:	blls	16cb9b8 <rpl_re_syntax_options@@Base+0x165ded8>
   3a0fc:			; <UNDEFINED> instruction: 0xf0402b00
   3a100:			; <UNDEFINED> instruction: 0xf8da80fb
   3a104:	blcc	4623c <_IO_stdin_used@@Base+0x79fc>
   3a108:	movwcs	fp, #7960	; 0x1f18
   3a10c:	movwls	r9, #21263	; 0x530f
   3a110:	strbmi	r9, [r0], -r9, lsl #20
   3a114:			; <UNDEFINED> instruction: 0xf8da9f11
   3a118:	ldclne	0, cr3, [r9], #-32	; 0xffffffe0
   3a11c:			; <UNDEFINED> instruction: 0xf8d26957
   3a120:	movwcc	lr, #4108	; 0x100c
   3a124:			; <UNDEFINED> instruction: 0xf8da9a12
   3a128:			; <UNDEFINED> instruction: 0x9710405c
   3a12c:	streq	pc, [r0, lr, lsl #8]
   3a130:	eorls	r4, r9, #805306378	; 0x3000000a
   3a134:	svclt	0x00b89a10
   3a138:	ldrtls	r4, [sp], #-1571	; 0xfffff9dd
   3a13c:			; <UNDEFINED> instruction: 0x0c07ea52
   3a140:			; <UNDEFINED> instruction: 0xf3ce9f11
   3a144:			; <UNDEFINED> instruction: 0xf88d5280
   3a148:	svclt	0x001420ec
   3a14c:	strcs	r2, [r0], #-1025	; 0xfffffbff
   3a150:	bls	44abbc <rpl_re_syntax_options@@Base+0x3dd0dc>
   3a154:	ldrvc	lr, [r4, -sp, asr #19]!
   3a158:	ldrmi	fp, [r9], -r8, lsr #31
   3a15c:			; <UNDEFINED> instruction: 0x3058f89a
   3a160:	stmib	sp, {r0, r3, r4, r5, r9, ip, pc}^
   3a164:	vbic.i32	d23, #-1241513984	; 0xb6000000
   3a168:			; <UNDEFINED> instruction: 0xf88d0280
   3a16c:	vmla.i<illegal width 8>	q10, <illegal reg q9.5>, d3[7]
   3a170:			; <UNDEFINED> instruction: 0xf88d03c0
   3a174:			; <UNDEFINED> instruction: 0xf88d20ed
   3a178:			; <UNDEFINED> instruction: 0xf7fa30ee
   3a17c:	andls	pc, sl, pc, lsl pc	; <UNPREDICTABLE>
   3a180:			; <UNDEFINED> instruction: 0xf0402800
   3a184:			; <UNDEFINED> instruction: 0xf89d84c5
   3a188:			; <UNDEFINED> instruction: 0xf10a20ef
   3a18c:			; <UNDEFINED> instruction: 0xf89a0160
   3a190:	teqls	sl, r8, asr r0
   3a194:	movwne	pc, #963	; 0x3c3	; <UNPREDICTABLE>
   3a198:	rscscc	pc, r2, sp, lsl #17
   3a19c:			; <UNDEFINED> instruction: 0xf8dab932
   3a1a0:	bls	4c6318 <rpl_re_syntax_options@@Base+0x458838>
   3a1a4:	eorls	r2, sl, #1024	; 0x400
   3a1a8:	strthi	pc, [sl], #832	; 0x340
   3a1ac:	blls	2825b4 <rpl_re_syntax_options@@Base+0x214ad4>
   3a1b0:	rscscc	pc, pc, #79	; 0x4f
   3a1b4:	teqls	r1, r0, lsr r1
   3a1b8:	vmov.f32	d23, #-27	; 0xc1d80000
   3a1bc:			; <UNDEFINED> instruction: 0xf88d13c0
   3a1c0:	blls	168658c <rpl_re_syntax_options@@Base+0x1618aac>
   3a1c4:	ldrdvc	pc, [ip], #-138	; 0xffffff76
   3a1c8:	rsbseq	r9, ip, r7, lsr r3
   3a1cc:	blls	175eeac <rpl_re_syntax_options@@Base+0x16f13cc>
   3a1d0:	stmib	sp, {sl, fp, sp}^
   3a1d4:	lfmle	f3, 4, [r7, #-252]	; 0xffffff04
   3a1d8:	bicmi	pc, ip, #76, 12	; 0x4c00000
   3a1dc:	bicmi	pc, ip, #192, 12	; 0xc000000
   3a1e0:	vqsub.u8	d4, d16, d12
   3a1e4:			; <UNDEFINED> instruction: 0x201483d7
   3a1e8:			; <UNDEFINED> instruction: 0xf004fb00
   3a1ec:	stmdb	r0, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3a1f0:	rscseq	r4, r8, r3, lsl #12
   3a1f4:	ldrmi	r9, [pc], -r6, asr #6
   3a1f8:	ldm	sl!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3a1fc:	svclt	0x00182f00
   3a200:	subls	r2, sl, r0, lsl #16
   3a204:	bichi	pc, r6, #0
   3a208:	movtls	r2, #29441	; 0x7301
   3a20c:	strbls	r9, [r5], #-2906	; 0xfffff4a6
   3a210:	strbls	r2, [r9], #-2817	; 0xfffff4ff
   3a214:	ldrbthi	pc, [lr], #-576	; 0xfffffdc0	; <UNPREDICTABLE>
   3a218:			; <UNDEFINED> instruction: 0xf06f9832
   3a21c:	addsmi	r4, r8, #64, 6
   3a220:			; <UNDEFINED> instruction: 0x83b8f080
   3a224:	addeq	r3, r0, r1
   3a228:	stmia	r2!, {r2, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3a22c:	stmdacs	r0, {r1, r6, ip, pc}
   3a230:	tsthi	lr, #0	; <UNPREDICTABLE>
   3a234:			; <UNDEFINED> instruction: 0xf8da9b5c
   3a238:			; <UNDEFINED> instruction: 0xf013205c
   3a23c:	ldrls	r0, [pc], -r1, lsl #30
   3a240:	movwcs	fp, #20244	; 0x4f14
   3a244:	teqls	r8, #402653184	; 0x18000000
   3a248:	svclt	0x00cc42ae
   3a24c:	mvnscc	pc, #79	; 0x4f
   3a250:	adcmi	r2, lr, #67108864	; 0x4000000
   3a254:			; <UNDEFINED> instruction: 0x46339318
   3a258:	svclt	0x00a89217
   3a25c:	adcmi	r4, lr, #45088768	; 0x2b00000
   3a260:			; <UNDEFINED> instruction: 0x46339314
   3a264:			; <UNDEFINED> instruction: 0x462bbfb8
   3a268:	blls	39eea8 <rpl_re_syntax_options@@Base+0x3313c8>
   3a26c:			; <UNDEFINED> instruction: 0xf0002b00
   3a270:	bcs	9b3e0 <rpl_re_syntax_options@@Base+0x2d900>
   3a274:	andcs	fp, r4, r8, lsl #30
   3a278:	blls	2ae2a0 <rpl_re_syntax_options@@Base+0x2407c0>
   3a27c:	ldmvs	fp, {r4, r9, fp, ip, pc}^
   3a280:	orreq	pc, r0, #50331648	; 0x3000000
   3a284:	svclt	0x000c4313
   3a288:	andcs	r2, r0, r4
   3a28c:	bls	460ebc <rpl_re_syntax_options@@Base+0x3f33dc>
   3a290:	svclt	0x00d842ae
   3a294:	bcs	42ea4 <_IO_stdin_used@@Base+0x4664>
   3a298:			; <UNDEFINED> instruction: 0xf040bf18
   3a29c:	tstmi	r8, #1
   3a2a0:	bls	560ee0 <rpl_re_syntax_options@@Base+0x4f3400>
   3a2a4:	svclt	0x00d4429e
   3a2a8:	movwcs	r2, #4864	; 0x1300
   3a2ac:	svclt	0x00b84296
   3a2b0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   3a2b4:	blcs	5ef30 <quoting_style_vals@@Base+0xbd2c>
   3a2b8:			; <UNDEFINED> instruction: 0x81bef040
   3a2bc:	tstls	r6, #3, 30
   3a2c0:			; <UNDEFINED> instruction: 0xf8cdab1f
   3a2c4:	adcmi	sl, lr, #76	; 0x4c
   3a2c8:	movwcs	fp, #4040	; 0xfc8
   3a2cc:	blcc	5ef38 <quoting_style_vals@@Base+0xbd34>
   3a2d0:	vst1.64	{d20-d22}, [pc], r2
   3a2d4:	vmvn.i32	q10, #3840	; 0x00000f00
   3a2d8:	svclt	0x00180203
   3a2dc:	andls	r2, ip, #67108864	; 0x4000000
   3a2e0:	blls	5def54 <rpl_re_syntax_options@@Base+0x571474>
   3a2e4:	vqdmulh.s<illegal width 8>	d2, d0, d4
   3a2e8:	ldm	pc, {r2, r3, r5, sl, pc}^	; <UNPREDICTABLE>
   3a2ec:	andseq	pc, r0, r3, lsl r0	; <UNPREDICTABLE>
   3a2f0:			; <UNDEFINED> instruction: 0x01a90010
   3a2f4:	eoreq	r0, lr, fp, ror r1
   3a2f8:	movwls	r2, #62209	; 0xf301
   3a2fc:	str	r9, [r7, -r5, lsl #6]
   3a300:			; <UNDEFINED> instruction: 0xf0129b0d
   3a304:	svclt	0x00180f01
   3a308:	movwls	r2, #54016	; 0xd300
   3a30c:	blls	573df8 <rpl_re_syntax_options@@Base+0x506318>
   3a310:	vqsub.u8	d4, d16, d19
   3a314:	stflsd	f0, [sp], {142}	; 0x8e
   3a318:	ldmdbls	r0, {sp}
   3a31c:	svcls	0x00144633
   3a320:			; <UNDEFINED> instruction: 0x5c11e9dd
   3a324:	blcc	b233c <rpl_re_syntax_options@@Base+0x4485c>
   3a328:	adcsmi	r2, fp, #1
   3a32c:	mvnhi	pc, #192, 4
   3a330:	svclt	0x00b442ab
   3a334:	andcs	pc, r3, ip, lsl r8	; <UNPREDICTABLE>
   3a338:	mrslt	r2, R9_usr
   3a33c:	stcpl	12, cr5, [r2], #552	; 0x228
   3a340:	rscsle	r2, r0, r0, lsl #20
   3a344:	ldrmi	fp, [lr], -r8, lsl #2
   3a348:	bls	175efcc <rpl_re_syntax_options@@Base+0x16f14ec>
   3a34c:			; <UNDEFINED> instruction: 0x46504631
   3a350:			; <UNDEFINED> instruction: 0xff0cf7fc
   3a354:	stmdacs	r0, {r1, r3, ip, pc}
   3a358:	strhi	pc, [r3], #-64	; 0xffffffc0
   3a35c:	blcs	a0fc0 <rpl_re_syntax_options@@Base+0x334e0>
   3a360:	blls	c6e380 <rpl_re_syntax_options@@Base+0xc008a0>
   3a364:	blls	b267f8 <rpl_re_syntax_options@@Base+0xab8d18>
   3a368:	movwcc	r6, #6171	; 0x181b
   3a36c:	subhi	pc, ip, #0
   3a370:	movwcs	r9, #3134	; 0xc3e
   3a374:	movtls	r9, #17223	; 0x4347
   3a378:			; <UNDEFINED> instruction: 0x93206a67
   3a37c:			; <UNDEFINED> instruction: 0xf9979343
   3a380:	bls	d06458 <rpl_re_syntax_options@@Base+0xc98978>
   3a384:	ldrmi	r2, [r1], -r0, lsl #22
   3a388:	ble	69eb9c <rpl_re_syntax_options@@Base+0x6310bc>
   3a38c:	stmdbcc	r1, {r0, r1, r2, r3, r4, r5, r9, fp, ip, pc}
   3a390:			; <UNDEFINED> instruction: 0xf7fc4650
   3a394:	strbeq	pc, [r3, pc, lsl #28]	; <UNPREDICTABLE>
   3a398:	bvs	fea2a0c0 <rpl_re_syntax_options@@Base+0xfe9bc5e0>
   3a39c:	rscshi	pc, r4, #0, 2
   3a3a0:			; <UNDEFINED> instruction: 0xf000b170
   3a3a4:	blcs	1bafc4 <rpl_re_syntax_options@@Base+0x14d4e4>
   3a3a8:	blvs	a29fd0 <rpl_re_syntax_options@@Base+0x9bc4f0>
   3a3ac:	rschi	pc, ip, #0
   3a3b0:	svclt	0x00480786
   3a3b4:			; <UNDEFINED> instruction: 0xf1006ae7
   3a3b8:	strbeq	r8, [r5, -r7, ror #5]
   3a3bc:	sbcshi	pc, sp, #0, 2
   3a3c0:	blcs	610d0 <quoting_style_vals@@Base+0xdecc>
   3a3c4:	rscshi	pc, sl, #0
   3a3c8:	stmdbls	r3, {r1, r5, r6, r7, sl, fp, sp, lr}
   3a3cc:	eorvc	pc, r1, r3, asr #16
   3a3d0:			; <UNDEFINED> instruction: 0xf0402a00
   3a3d4:	bls	71b3e4 <rpl_re_syntax_options@@Base+0x6ad904>
   3a3d8:	mlascc	r4, r7, r8, pc	; <UNPREDICTABLE>
   3a3dc:	ldrbeq	r9, [ip], r4, lsl #4
   3a3e0:	andne	pc, r0, r3, asr #7
   3a3e4:	andls	fp, r7, ip, asr pc
   3a3e8:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   3a3ec:	bichi	pc, sl, #0, 2
   3a3f0:	fldmdbxls	r3!, {d9-d35}	;@ Deprecated
   3a3f4:	blls	68ae70 <rpl_re_syntax_options@@Base+0x61d390>
   3a3f8:			; <UNDEFINED> instruction: 0xf8cdbfb8
   3a3fc:	movwls	r9, #45080	; 0xb018
   3a400:	blge	86a2f8 <rpl_re_syntax_options@@Base+0x7fc818>
   3a404:	bcc	475c2c <rpl_re_syntax_options@@Base+0x40814c>
   3a408:	cmphi	r9, r0, lsl #5	; <UNPREDICTABLE>
   3a40c:			; <UNDEFINED> instruction: 0xf1059b32
   3a410:	ldrmi	r0, [r9, #2305]	; 0x901
   3a414:	blls	c70d30 <rpl_re_syntax_options@@Base+0xc03250>
   3a418:	vshl.s64	d4, d9, #0
   3a41c:			; <UNDEFINED> instruction: 0xf89781d2
   3a420:			; <UNDEFINED> instruction: 0x46293034
   3a424:	strble	r0, [sp], #-1688	; 0xfffff968
   3a428:	mcrrne	11, 2, r9, sl, cr10
   3a42c:	lfmpl	f1, 3, [ip], {51}	; 0x33
   3a430:	blcs	55024 <quoting_style_vals@@Base+0x1e20>
   3a434:			; <UNDEFINED> instruction: 0x81b4f000
   3a438:	eormi	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   3a43c:	teqlt	r3, r2, asr #22
   3a440:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx2
   3a444:			; <UNDEFINED> instruction: 0x46510a10
   3a448:	mrrc2	7, 15, pc, r2, cr15	; <UNPREDICTABLE>
   3a44c:	stccs	6, cr4, [r0], {4}
   3a450:	tsthi	r3, r0	; <UNPREDICTABLE>
   3a454:	stmdbls	r3, {r2, r9, fp, ip, pc}
   3a458:	mlascc	r4, r4, r8, pc	; <UNPREDICTABLE>
   3a45c:	svclt	0x001442a7
   3a460:			; <UNDEFINED> instruction: 0xf0022200
   3a464:	bcs	3ac70 <ASN1_STRING_length@plt+0x34408>
   3a468:			; <UNDEFINED> instruction: 0x4649bf18
   3a46c:			; <UNDEFINED> instruction: 0x06d89d33
   3a470:	tstls	r3, r4, lsl #4
   3a474:	ldreq	sp, [r9], -fp, lsl #10
   3a478:	msrhi	SPSR_fc, r0, lsl #2
   3a47c:	blcs	61098 <quoting_style_vals@@Base+0xde94>
   3a480:	orrshi	pc, r5, #0
   3a484:	strls	r9, [r6, #-2821]	; 0xfffff4fb
   3a488:	movwcs	r9, #775	; 0x307
   3a48c:	blls	e1f0c0 <rpl_re_syntax_options@@Base+0xdb15e0>
   3a490:	vhsub.u8	d20, d16, d27
   3a494:	blls	cdaa00 <rpl_re_syntax_options@@Base+0xc6cf20>
   3a498:	stmdbeq	r1, {r0, r2, r8, ip, sp, lr, pc}
   3a49c:	ldrmi	r4, [r9, #1575]	; 0x627
   3a4a0:	bls	db138c <rpl_re_syntax_options@@Base+0xd438ac>
   3a4a4:	ble	fedcaef8 <rpl_re_syntax_options@@Base+0xfed5d418>
   3a4a8:	ldrbmi	r1, [r0], -r9, lsr #25
   3a4ac:			; <UNDEFINED> instruction: 0xf93af7fb
   3a4b0:	stmdacs	r0, {r5, ip, pc}
   3a4b4:	cmphi	sl, #64	; 0x40	; <UNPREDICTABLE>
   3a4b8:	mlascc	r4, r7, r8, pc	; <UNPREDICTABLE>
   3a4bc:			; <UNDEFINED> instruction: 0x06989d33
   3a4c0:	ldrle	r4, [r1, #1577]!	; 0x629
   3a4c4:	ldrdlt	pc, [r8], -r7
   3a4c8:			; <UNDEFINED> instruction: 0xf1bb9e3e
   3a4cc:	vpmax.f32	d16, d0, d0
   3a4d0:			; <UNDEFINED> instruction: 0xf10681c9
   3a4d4:			; <UNDEFINED> instruction: 0xf8cd0380
   3a4d8:			; <UNDEFINED> instruction: 0xf04f9054
   3a4dc:	strtmi	r0, [r9], r0, lsl #16
   3a4e0:	bcc	fe475d08 <rpl_re_syntax_options@@Base+0xfe408228>
   3a4e4:	subs	r4, lr, fp, asr r6
   3a4e8:	ldrble	r0, [r7, #-1988]	; 0xfffff83c
   3a4ec:	ldrble	r0, [r5], #-1809	; 0xfffff8ef
   3a4f0:	strle	r0, [r1, #-1681]	; 0xfffff96f
   3a4f4:	ldrble	r0, [r1, #-1924]	; 0xfffff87c
   3a4f8:	strle	r0, [r1, #-1553]	; 0xfffff9ef
   3a4fc:	strble	r0, [sp, #-1794]	; 0xfffff8fe
   3a500:	mrc	6, 0, r4, cr8, cr3, {2}
   3a504:			; <UNDEFINED> instruction: 0x46581a90
   3a508:			; <UNDEFINED> instruction: 0xf8cd462a
   3a50c:			; <UNDEFINED> instruction: 0xf7fe9000
   3a510:	strmi	pc, [r3], -pc, lsl #23
   3a514:	eorsle	r2, lr, r0, lsl #16
   3a518:			; <UNDEFINED> instruction: 0x46509c33
   3a51c:	ldrmi	r9, [ip], #-2631	; 0xfffff5b9
   3a520:			; <UNDEFINED> instruction: 0x46214293
   3a524:			; <UNDEFINED> instruction: 0x4613bfb8
   3a528:			; <UNDEFINED> instruction: 0xf7fb9347
   3a52c:	eorls	pc, r1, pc, asr #18
   3a530:			; <UNDEFINED> instruction: 0xf0402800
   3a534:	ldmvs	r3!, {r0, r1, r3, r7, r8, pc}^
   3a538:			; <UNDEFINED> instruction: 0xf8dd200c
   3a53c:	ldmibvs	r1!, {r3, r8, ip, sp, pc}
   3a540:	eorcs	pc, r5, r3, asr r8	; <UNPREDICTABLE>
   3a544:	eorcc	pc, r4, fp, asr r8	; <UNPREDICTABLE>
   3a548:	andne	pc, r2, #0, 22
   3a54c:			; <UNDEFINED> instruction: 0xf0002b00
   3a550:	stfged	f0, [r2, #-36]!	; 0xffffffdc
   3a554:			; <UNDEFINED> instruction: 0x46286a99
   3a558:			; <UNDEFINED> instruction: 0xf972f7fc
   3a55c:	stmdacs	r0, {r0, r5, ip, pc}
   3a560:	cmnhi	r4, r0, asr #32	; <UNPREDICTABLE>
   3a564:			; <UNDEFINED> instruction: 0x1e619a3f
   3a568:			; <UNDEFINED> instruction: 0xf7fc4650
   3a56c:	strtmi	pc, [sl], -r3, lsr #26
   3a570:			; <UNDEFINED> instruction: 0xf8dd4631
   3a574:	strmi	fp, [r3], -r8, lsl #2
   3a578:			; <UNDEFINED> instruction: 0xf7fca821
   3a57c:			; <UNDEFINED> instruction: 0x4603f9d3
   3a580:			; <UNDEFINED> instruction: 0xf84b9824
   3a584:			; <UNDEFINED> instruction: 0xf7cb3024
   3a588:	blls	10f5a20 <rpl_re_syntax_options@@Base+0x1087f40>
   3a58c:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   3a590:			; <UNDEFINED> instruction: 0xf0002a00
   3a594:			; <UNDEFINED> instruction: 0xf8dd80fe
   3a598:	ldmvs	fp!, {r2, r3, r6, r7, ip, pc}
   3a59c:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   3a5a0:	vshl.s64	d4, d8, #0
   3a5a4:	ldmvs	sl!, {r2, r3, r4, r6, r8, pc}^
   3a5a8:	ldrdlt	pc, [r0], -r6
   3a5ac:	eorpl	pc, r8, r2, asr r8	; <UNPREDICTABLE>
   3a5b0:	sbceq	lr, r5, #11264	; 0x2c00
   3a5b4:			; <UNDEFINED> instruction: 0x06c17990
   3a5b8:	ldmdavs	r4, {r4, r5, r6, r7, r8, sl, ip, lr, pc}^
   3a5bc:	blls	35f1e4 <rpl_re_syntax_options@@Base+0x2f1704>
   3a5c0:	addsle	r4, sp, r3, lsr #4
   3a5c4:			; <UNDEFINED> instruction: 0x46499a3f
   3a5c8:			; <UNDEFINED> instruction: 0xf7fc4650
   3a5cc:	pldw	[r4], #-3315	; 0xfffff30d
   3a5d0:	blls	2563d8 <rpl_re_syntax_options@@Base+0x1e88f8>
   3a5d4:	andcs	pc, r9, #196, 6	; 0x10000003
   3a5d8:	ldreq	sp, [r1, -r6, lsl #3]
   3a5dc:	strbeq	sp, [r4, r8, lsl #11]
   3a5e0:			; <UNDEFINED> instruction: 0xe785d4dc
   3a5e4:	adcsmi	r9, r3, #14336	; 0x3800
   3a5e8:	blls	4f1af8 <rpl_re_syntax_options@@Base+0x484018>
   3a5ec:	stcls	14, cr1, [sp], {114}	; 0x72
   3a5f0:	ldcls	0, cr2, [r0, #-0]
   3a5f4:	svcls	0x000e441a
   3a5f8:			; <UNDEFINED> instruction: 0xf8124633
   3a5fc:	stclpl	15, cr1, [r9], #-4
   3a600:	stmdbcs	r0, {r0, r5, r6, sl, fp, ip, lr}
   3a604:	sbchi	pc, fp, #64	; 0x40
   3a608:	andcs	r3, r1, r1, lsl #6
   3a60c:	ldrhle	r4, [r4, #43]!	; 0x2b
   3a610:	vmlals.f64	d9, d14, d14
   3a614:	blls	49f298 <rpl_re_syntax_options@@Base+0x4317b8>
   3a618:	addsmi	r9, lr, #16, 20	; 0x10000
   3a61c:	blls	4ea4fc <rpl_re_syntax_options@@Base+0x47ca1c>
   3a620:	ldcpl	3, cr2, [fp]
   3a624:	ldfplp	f3, [r3], {2}
   3a628:	vldmiapl	r3, {s19-s31}
   3a62c:			; <UNDEFINED> instruction: 0xf47f2b00
   3a630:	ldrbmi	sl, [r0], ip, lsl #29
   3a634:	ldrdge	pc, [ip], #-141	; 0xffffff73
   3a638:	stmdals	r2, {r0, r8, r9, sp}^
   3a63c:	tst	r9, sl, lsl #6
   3a640:	adcsmi	r9, r3, #14336	; 0x3800
   3a644:	blls	4f1a9c <rpl_re_syntax_options@@Base+0x483fbc>
   3a648:	ldmib	sp, {r1, r4, r5, r6, r9, sl, fp, ip}^
   3a64c:	tstcs	r0, sp, lsl #10
   3a650:			; <UNDEFINED> instruction: 0x4633441a
   3a654:	svceq	0x0001f812
   3a658:	stmdblt	r0!, {r5, sl, fp, ip, lr}
   3a65c:	tstcs	r1, r1, lsl #6
   3a660:	mvnsle	r4, fp, lsr #5
   3a664:	stmdbcs	r0, {r2, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   3a668:	mcrge	4, 3, pc, cr15, cr15, {1}	; <UNPREDICTABLE>
   3a66c:	tstls	pc, #31457280	; 0x1e00000
   3a670:	adcsmi	r9, r3, #14336	; 0x3800
   3a674:	mcrge	4, 3, pc, cr9, cr15, {3}	; <UNPREDICTABLE>
   3a678:	blls	8745b4 <rpl_re_syntax_options@@Base+0x806ad4>
   3a67c:	blcs	6078c <quoting_style_vals@@Base+0xd588>
   3a680:	rscshi	pc, r3, r0, asr #32
   3a684:	subsle	r2, pc, r0, lsl #16
   3a688:	bls	2212cc <rpl_re_syntax_options@@Base+0x1b37ec>
   3a68c:	movweq	pc, #4227	; 0x1083	; <UNPREDICTABLE>
   3a690:	cmple	r9, sl, lsl r2
   3a694:	bpl	475efc <rpl_re_syntax_options@@Base+0x40841c>
   3a698:	andcs	r9, r0, #52224	; 0xcc00
   3a69c:	bl	61fb0 <quoting_style_vals@@Base+0xedac>
   3a6a0:	and	r0, r4, r3, lsl #1
   3a6a4:	svcne	0x0004f850
   3a6a8:	stmdbcs	r0, {r0, r9, sp}
   3a6ac:			; <UNDEFINED> instruction: 0x461cd13b
   3a6b0:	addsmi	r3, lr, #67108864	; 0x4000000
   3a6b4:			; <UNDEFINED> instruction: 0xf8dddaf6
   3a6b8:	tstlt	r2, r8, lsl r0
   3a6bc:	bls	31f790 <rpl_re_syntax_options@@Base+0x2b1cb0>
   3a6c0:	ldmdavs	r3, {r1, r3, r4, r8, ip, sp, pc}
   3a6c4:	strmi	r9, [fp], #-2307	; 0xfffff6fd
   3a6c8:			; <UNDEFINED> instruction: 0xf1b96013
   3a6cc:			; <UNDEFINED> instruction: 0xf0003fff
   3a6d0:			; <UNDEFINED> instruction: 0xf1198097
   3a6d4:			; <UNDEFINED> instruction: 0xf0000f02
   3a6d8:	blls	29ac48 <rpl_re_syntax_options@@Base+0x22d168>
   3a6dc:	smlabtls	r0, sp, r8, pc	; <UNPREDICTABLE>
   3a6e0:			; <UNDEFINED> instruction: 0x06da7f1b
   3a6e4:	sbcshi	pc, r1, r0, lsl #2
   3a6e8:	blcs	a1458 <rpl_re_syntax_options@@Base+0x33978>
   3a6ec:	andhi	pc, r0, #64, 4
   3a6f0:	strbmi	r9, [fp], -r2, asr #24
   3a6f4:			; <UNDEFINED> instruction: 0xf8544650
   3a6f8:			; <UNDEFINED> instruction: 0xf1011029
   3a6fc:	stmvs	r9, {r2, r3, r9}
   3a700:	ldc2l	7, cr15, [sl], #1008	; 0x3f0
   3a704:			; <UNDEFINED> instruction: 0xf8939b13
   3a708:	andls	r3, r3, r8, asr r0
   3a70c:	ldrbeq	r9, [r8, r1, asr #32]
   3a710:	sbchi	pc, sp, r0, lsl #2
   3a714:	fldmiaxvs	fp, {d25-d33}	;@ Deprecated
   3a718:			; <UNDEFINED> instruction: 0xf0402b00
   3a71c:	ldrbmi	r8, [r0], r6, asr #1
   3a720:	ldrdge	pc, [ip], #-141	; 0xffffff73
   3a724:	andcs	lr, r0, #-1073741798	; 0xc000001a
   3a728:			; <UNDEFINED> instruction: 0x46284651
   3a72c:			; <UNDEFINED> instruction: 0xf7ff9333
   3a730:	blls	8792b4 <rpl_re_syntax_options@@Base+0x80b7d4>
   3a734:	stmdacs	r0, {r0, r1, r5, r8, fp, ip, sp, pc}
   3a738:	eorshi	pc, r7, #64	; 0x40
   3a73c:	str	r9, [fp, r2, asr #16]!
   3a740:	stmdacs	r0, {r2, r9, sl, lr}
   3a744:	mcrge	4, 4, pc, cr6, cr15, {3}	; <UNPREDICTABLE>
   3a748:			; <UNDEFINED> instruction: 0x9018f8dd
   3a74c:	stmiavs	r1!, {r0, r1, r2, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   3a750:	andeq	pc, ip, #4, 2
   3a754:	ldrbmi	r4, [r0], -fp, lsr #12
   3a758:	stc2l	7, cr15, [lr], {252}	; 0xfc
   3a75c:			; <UNDEFINED> instruction: 0xf43f2800
   3a760:	pkhbt	sl, fp, r6, lsl #29
   3a764:	vstmdbge	r2!, {s24-s30}
   3a768:	andeq	lr, r7, r5, lsl #17
   3a76c:	bls	10020f8 <rpl_re_syntax_options@@Base+0xf94618>
   3a770:			; <UNDEFINED> instruction: 0xf7fc4650
   3a774:			; <UNDEFINED> instruction: 0x462afc1f
   3a778:			; <UNDEFINED> instruction: 0x46034631
   3a77c:			; <UNDEFINED> instruction: 0xf7fca821
   3a780:	blls	10f8acc <rpl_re_syntax_options@@Base+0x108afec>
   3a784:	eoreq	pc, r4, fp, asr #16
   3a788:	eorcs	pc, r4, r3, asr r8	; <UNPREDICTABLE>
   3a78c:			; <UNDEFINED> instruction: 0xf47f2a00
   3a790:	stmdals	r1!, {r1, r8, r9, sl, fp, sp, pc}
   3a794:			; <UNDEFINED> instruction: 0xf43f2800
   3a798:			; <UNDEFINED> instruction: 0xf8ddaefe
   3a79c:	subs	r9, r8, r4, asr r0
   3a7a0:	vstrcs	d6, [r0, #-244]	; 0xffffff0c
   3a7a4:	mrshi	pc, CPSR	; <UNPREDICTABLE>
   3a7a8:			; <UNDEFINED> instruction: 0x46509933
   3a7ac:	stmdbcc	r1, {r0, r1, r2, r3, r4, r5, r9, fp, ip, pc}
   3a7b0:	stc2	7, cr15, [r0], {252}	; 0xfc
   3a7b4:	svclt	0x004807c6
   3a7b8:	strvc	pc, [r0], #1284	; 0x504
   3a7bc:	eormi	pc, r4, r5, asr r8	; <UNPREDICTABLE>
   3a7c0:	bls	db40b8 <rpl_re_syntax_options@@Base+0xd465d8>
   3a7c4:			; <UNDEFINED> instruction: 0xf6bf4293
   3a7c8:	strbt	sl, [sp], -sl, lsr #28
   3a7cc:	stmdbge	r2!, {r0, r1, r8, r9, fp, ip, pc}
   3a7d0:	stmib	sp, {r4, r6, r9, sl, lr}^
   3a7d4:	stmib	sp, {r1, r5, r9, sl, lr}^
   3a7d8:	stmib	sp, {r1, r2, r5, r9, sl, sp, lr}^
   3a7dc:	strtls	r3, [r8], -r4, lsr #18
   3a7e0:	blx	6787e6 <rpl_re_syntax_options@@Base+0x60ad06>
   3a7e4:	stmdals	r8!, {r0, r2, r9, sl, lr}
   3a7e8:	bl	ffcf871c <rpl_re_syntax_options@@Base+0xffc8ac3c>
   3a7ec:			; <UNDEFINED> instruction: 0xf0402d00
   3a7f0:	stmdavs	r3!, {r0, r1, r2, r3, r4, r9, pc}
   3a7f4:			; <UNDEFINED> instruction: 0xf0402b00
   3a7f8:			; <UNDEFINED> instruction: 0x462080f8
   3a7fc:	bl	ffa78730 <rpl_re_syntax_options@@Base+0xffa0ac50>
   3a800:			; <UNDEFINED> instruction: 0xf7fb4650
   3a804:	mrcls	10, 0, APSR_nzcv, cr15, cr1, {3}
   3a808:	bls	561470 <rpl_re_syntax_options@@Base+0x4f3990>
   3a80c:	blls	3cb88c <rpl_re_syntax_options@@Base+0x35ddac>
   3a810:	addsmi	r9, lr, #32505856	; 0x1f00000
   3a814:	movwcs	fp, #4052	; 0xfd4
   3a818:	addsmi	r2, r6, #67108864	; 0x4000000
   3a81c:			; <UNDEFINED> instruction: 0xf043bfb8
   3a820:	blcs	3b42c <ASN1_STRING_length@plt+0x34bc4>
   3a824:	cfldrdge	mvd15, [sp, #-252]	; 0xffffff04
   3a828:	movwcs	lr, #5891	; 0x1703
   3a82c:	bmi	ff55f45c <rpl_re_syntax_options@@Base+0xff4f197c>
   3a830:	ldrbtmi	r4, [sl], #-3025	; 0xfffff42f
   3a834:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3a838:	subsmi	r9, sl, fp, asr #22
   3a83c:	subhi	pc, sp, #64	; 0x40
   3a840:	sublt	r9, sp, sl, lsl #16
   3a844:	blhi	f5b40 <rpl_re_syntax_options@@Base+0x88060>
   3a848:	svchi	0x00f0e8bd
   3a84c:	ldrsbls	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   3a850:	eorls	r9, r0, r2, asr #22
   3a854:			; <UNDEFINED> instruction: 0xf0002b00
   3a858:	strcs	r8, [r0], #-195	; 0xffffff3d
   3a85c:			; <UNDEFINED> instruction: 0x4649e5f0
   3a860:	ldrsbls	pc, [r4], #-141	; 0xffffff73	; <UNPREDICTABLE>
   3a864:	nopls	{0}	; <UNPREDICTABLE>
   3a868:			; <UNDEFINED> instruction: 0x46d0e5de
   3a86c:	ldrdge	pc, [ip], #-141	; 0xffffff73
   3a870:	movwls	r2, #41740	; 0xa30c
   3a874:	bl	feb787a8 <rpl_re_syntax_options@@Base+0xfeb0acc8>
   3a878:	ldrdcc	pc, [ip], #-138	; 0xffffff76
   3a87c:			; <UNDEFINED> instruction: 0xf0402b00
   3a880:			; <UNDEFINED> instruction: 0x46408093
   3a884:			; <UNDEFINED> instruction: 0xf9aef7fb
   3a888:	blls	5347d4 <rpl_re_syntax_options@@Base+0x4c6cf4>
   3a88c:	blcs	55c00 <quoting_style_vals@@Base+0x29fc>
   3a890:	svcge	0x0045f43f
   3a894:	strbmi	r9, [fp], -r2, asr #24
   3a898:			; <UNDEFINED> instruction: 0xf8544650
   3a89c:			; <UNDEFINED> instruction: 0xf1011029
   3a8a0:	stmvs	r9, {r2, r3, r9}
   3a8a4:	stc2	7, cr15, [r8], #-1008	; 0xfffffc10
   3a8a8:	blls	109e9b4 <rpl_re_syntax_options@@Base+0x1030ed4>
   3a8ac:	blls	fdf4c0 <rpl_re_syntax_options@@Base+0xf719e0>
   3a8b0:			; <UNDEFINED> instruction: 0xf06f9304
   3a8b4:	ldrmi	r4, [r9, #832]	; 0x340
   3a8b8:	cmnhi	fp, r0, lsl #1	; <UNPREDICTABLE>
   3a8bc:	bleq	b6ce8 <rpl_re_syntax_options@@Base+0x49208>
   3a8c0:	streq	lr, [fp, #2639]	; 0xa4f
   3a8c4:			; <UNDEFINED> instruction: 0xf7cb4628
   3a8c8:			; <UNDEFINED> instruction: 0x4604ed94
   3a8cc:	subsle	r2, lr, r0, lsl #16
   3a8d0:	vldmiavs	lr, {d25-d26}
   3a8d4:			; <UNDEFINED> instruction: 0xf43f2e00
   3a8d8:	qsub16mi	sl, r8, r9
   3a8dc:	stc	7, cr15, [r8, #812]	; 0x32c
   3a8e0:	beq	476108 <rpl_re_syntax_options@@Base+0x408628>
   3a8e4:	stmdacs	r0, {r0, r1, r2, r9, sl, lr}
   3a8e8:			; <UNDEFINED> instruction: 0x81a5f000
   3a8ec:			; <UNDEFINED> instruction: 0xf10dab22
   3a8f0:			; <UNDEFINED> instruction: 0x26000898
   3a8f4:	cfmadd32	mvax2, mvfx4, mvfx8, mvfx13
   3a8f8:	b	1409340 <rpl_re_syntax_options@@Base+0x139b860>
   3a8fc:	smlabbcs	r0, fp, r2, r0
   3a900:	andls	r4, r6, #56, 12	; 0x3800000
   3a904:	b	feb78838 <rpl_re_syntax_options@@Base+0xfeb0ad58>
   3a908:	stmib	sp, {r0, r1, r8, r9, fp, ip, pc}^
   3a90c:	ldrbmi	r4, [r0], -r2, lsr #14
   3a910:	bne	fe476178 <rpl_re_syntax_options@@Base+0xfe408698>
   3a914:	strcc	lr, [r4, #-2509]!	; 0xfffff633
   3a918:	strvs	lr, [r0], -r8, asr #19
   3a91c:	andvs	pc, r8, r8, asr #17
   3a920:	blx	1e78924 <rpl_re_syntax_options@@Base+0x1e0ae44>
   3a924:	stmdals	r8!, {r0, r7, r9, sl, lr}
   3a928:	bl	14f885c <rpl_re_syntax_options@@Base+0x148ad7c>
   3a92c:	svceq	0x0000f1b9
   3a930:	msrhi	SPSR_fsc, r0, asr #32
   3a934:	stmdbcs	r0, {r0, r5, fp, sp, lr}
   3a938:	orrhi	pc, r7, r0, asr #32
   3a93c:	stmdbcs	r0, {r0, r3, r4, r5, fp, sp, lr}
   3a940:	orrhi	pc, r3, r0, asr #32
   3a944:	movwle	r3, #56577	; 0xdd01
   3a948:	blls	10e1168 <rpl_re_syntax_options@@Base+0x1073688>
   3a94c:	ldrmi	r3, [sl], #-2564	; 0xfffff5fc
   3a950:	stcne	8, cr15, [r4, #-328]	; 0xfffffeb8
   3a954:			; <UNDEFINED> instruction: 0xf891b121
   3a958:			; <UNDEFINED> instruction: 0x06db3034
   3a95c:	rschi	pc, r6, r0, lsl #2
   3a960:	rscsle	r3, r5, #1, 26	; 0x40
   3a964:			; <UNDEFINED> instruction: 0xf7cb4620
   3a968:			; <UNDEFINED> instruction: 0x4638eb34
   3a96c:	bl	c788a0 <rpl_re_syntax_options@@Base+0xc0adc0>
   3a970:			; <UNDEFINED> instruction: 0xf7fb4650
   3a974:	mrcls	9, 0, APSR_nzcv, cr15, cr9, {5}	; <UNPREDICTABLE>
   3a978:	bvs	feef4698 <rpl_re_syntax_options@@Base+0xfee86bb8>
   3a97c:	strtmi	r4, [r1], -r3, lsl #12
   3a980:			; <UNDEFINED> instruction: 0xf7fba820
   3a984:	strmi	pc, [r7], -pc, asr #31
   3a988:			; <UNDEFINED> instruction: 0xf47f2f00
   3a98c:			; <UNDEFINED> instruction: 0x46d0ad19
   3a990:	ldrdge	pc, [ip], #-141	; 0xffffff73
   3a994:	movwcs	r9, #51266	; 0xc842
   3a998:			; <UNDEFINED> instruction: 0xf7cb930a
   3a99c:			; <UNDEFINED> instruction: 0xf8daeb1a
   3a9a0:	blcs	46ad8 <_IO_stdin_used@@Base+0x8298>
   3a9a4:	svcge	0x006df43f
   3a9a8:			; <UNDEFINED> instruction: 0xf7fb4640
   3a9ac:	stmdals	sl, {r0, r2, r3, r4, r7, r8, fp, ip, sp, lr, pc}^
   3a9b0:	bl	3f88e4 <rpl_re_syntax_options@@Base+0x38ae04>
   3a9b4:			; <UNDEFINED> instruction: 0xf7cb9846
   3a9b8:	strb	lr, [r2, -ip, lsl #22]!
   3a9bc:	movwls	r9, #19227	; 0x4b1b
   3a9c0:	mlascc	r4, r7, r8, pc	; <UNPREDICTABLE>
   3a9c4:	ldmdals	lr!, {r0, r1, r3, r8, sl, sp, lr, pc}
   3a9c8:			; <UNDEFINED> instruction: 0xf7fc4639
   3a9cc:	stmdacs	r0, {r0, r2, r6, r8, r9, sl, fp, ip, sp, lr, pc}
   3a9d0:	cfstrsge	mvf15, [lr, #-508]!	; 0xfffffe04
   3a9d4:	andcs	r9, ip, #67584	; 0x10800
   3a9d8:	blcs	5f260 <quoting_style_vals@@Base+0xc05c>
   3a9dc:	svcge	0x003df47f
   3a9e0:	ldrdcs	r4, [r0], -r0
   3a9e4:	ldrdge	pc, [ip], #-141	; 0xffffff73
   3a9e8:	stmdals	r2, {r1, r6, r8, r9, sl, sp, lr, pc}^
   3a9ec:			; <UNDEFINED> instruction: 0xf8dd46d0
   3a9f0:			; <UNDEFINED> instruction: 0xf7cba04c
   3a9f4:	blls	1355b4 <rpl_re_syntax_options@@Base+0xc7ad4>
   3a9f8:	stmib	sp, {r1, r6, sl, ip, pc}^
   3a9fc:	blls	16df704 <rpl_re_syntax_options@@Base+0x1671c24>
   3aa00:			; <UNDEFINED> instruction: 0xf0002b00
   3aa04:	blls	16dac20 <rpl_re_syntax_options@@Base+0x166d140>
   3aa08:	vqdmulh.s<illegal width 8>	d18, d0, d1
   3aa0c:	bls	16daf94 <rpl_re_syntax_options@@Base+0x166d4b4>
   3aa10:			; <UNDEFINED> instruction: 0xf1a39b1a
   3aa14:	bl	7ae3c <rpl_re_syntax_options@@Base+0xd35c>
   3aa18:			; <UNDEFINED> instruction: 0xf04f01c2
   3aa1c:	ldrshvs	r3, [sl], #47	; 0x2f
   3aa20:	svccs	0x0008f843
   3aa24:			; <UNDEFINED> instruction: 0xd1fa4299
   3aa28:	andcs	r9, r0, r9, lsl #22
   3aa2c:			; <UNDEFINED> instruction: 0x9c1a9a5a
   3aa30:	bcc	9a6a4 <rpl_re_syntax_options@@Base+0x2cbc4>
   3aa34:			; <UNDEFINED> instruction: 0xf0839940
   3aa38:	svclt	0x00180310
   3aa3c:	eorvs	r2, r0, r1, lsl #4
   3aa40:	tstne	r3, #73728	; 0x12000
   3aa44:			; <UNDEFINED> instruction: 0xf0406061
   3aa48:			; <UNDEFINED> instruction: 0xf89d8129
   3aa4c:	strdcs	r5, [r0, -r0]
   3aa50:			; <UNDEFINED> instruction: 0x9e309a1a
   3aa54:			; <UNDEFINED> instruction: 0xf8dd9f2c
   3aa58:	ldcls	0, cr12, [pc], {196}	; 0xc4
   3aa5c:	ldrd	pc, [r8, #-141]!	; 0xffffff73
   3aa60:			; <UNDEFINED> instruction: 0xf852e001
   3aa64:	mrrcne	15, 0, r3, r8, cr8
   3aa68:	ldmdavs	r0, {r0, r1, r2, ip, lr, pc}^
   3aa6c:			; <UNDEFINED> instruction: 0xf0402d00
   3aa70:	strtmi	r8, [r3], #-265	; 0xfffffef7
   3aa74:	stmib	r2, {r5, sl, lr}^
   3aa78:	mrscc	r3, (UNDEF: 1)
   3aa7c:	mvnsle	r4, r1, ror r5
   3aa80:	blcs	616f8 <quoting_style_vals@@Base+0xe4f4>
   3aa84:	bls	16f1ec8 <rpl_re_syntax_options@@Base+0x16843e8>
   3aa88:	ldmdals	sl, {r2, r3, r4, r8, r9, fp, ip, pc}
   3aa8c:			; <UNDEFINED> instruction: 0x46194413
   3aa90:	biceq	lr, r2, #0, 22
   3aa94:	biceq	lr, r1, r0, lsl #22
   3aa98:	rscscc	pc, pc, #79	; 0x4f
   3aa9c:	andcs	lr, r0, #3194880	; 0x30c000
   3aaa0:	addsmi	r3, r9, #8, 6	; 0x20000000
   3aaa4:			; <UNDEFINED> instruction: 0xf8dad1fa
   3aaa8:	stmdals	r2, {r2, r7, ip}^
   3aaac:			; <UNDEFINED> instruction: 0xf43f2900
   3aab0:	blls	16e663c <rpl_re_syntax_options@@Base+0x1678b5c>
   3aab4:			; <UNDEFINED> instruction: 0xf67f2b01
   3aab8:	svcls	0x001aaedd
   3aabc:	vnmlsne.f16	s7, s24, s8	; <UNPREDICTABLE>
   3aac0:			; <UNDEFINED> instruction: 0xf1072300
   3aac4:			; <UNDEFINED> instruction: 0xf1070608
   3aac8:			; <UNDEFINED> instruction: 0xf851050c
   3aacc:	addsmi	r2, sl, #4, 30
   3aad0:	andcc	sp, r1, #10
   3aad4:	eorscs	pc, r2, r7, asr r8	; <UNPREDICTABLE>
   3aad8:	eorscs	pc, r3, r6, asr #16
   3aadc:	bl	214b0c <rpl_re_syntax_options@@Base+0x1a702c>
   3aae0:	ldmvs	r2, {r1, r6, r7, r9}^
   3aae4:	eorscs	pc, r3, r5, asr #16
   3aae8:	addsmi	r3, ip, #67108864	; 0x4000000
   3aaec:	strb	sp, [r1], sp, ror #3
   3aaf0:	vldmiavs	r3, {s19-s37}
   3aaf4:			; <UNDEFINED> instruction: 0xf47f2b00
   3aaf8:	ldrbmi	sl, [r0], sp, asr #29
   3aafc:			; <UNDEFINED> instruction: 0xe77e4692
   3ab00:			; <UNDEFINED> instruction: 0xf7ff9911
   3ab04:			; <UNDEFINED> instruction: 0x46d0bb54
   3ab08:	ldrdge	pc, [ip], #-141	; 0xffffff73
   3ab0c:	andls	r9, sl, pc, lsl r3
   3ab10:	strt	r9, [pc], r2, asr #16
   3ab14:			; <UNDEFINED> instruction: 0x3058f89a
   3ab18:	movweq	pc, #8211	; 0x2013	; <UNPREDICTABLE>
   3ab1c:	blge	1f77d20 <rpl_re_syntax_options@@Base+0x1f0a240>
   3ab20:			; <UNDEFINED> instruction: 0xf7ff9342
   3ab24:	andcs	fp, r8, r7, lsl #23
   3ab28:	bllt	feef8b2c <rpl_re_syntax_options@@Base+0xfee8b04c>
   3ab2c:	andeq	pc, ip, #1073741824	; 0x40000000
   3ab30:	stmvs	r9, {r0, r1, r3, r5, r9, sl, lr}
   3ab34:			; <UNDEFINED> instruction: 0xf7fc4650
   3ab38:			; <UNDEFINED> instruction: 0xf105fadf
   3ab3c:	andls	r0, r3, r1, lsl #22
   3ab40:	bls	c346b4 <rpl_re_syntax_options@@Base+0xbc6bd4>
   3ab44:	ldmdbls	r1!, {r0, r2, r3, sl, fp, ip, pc}
   3ab48:	addsmi	r1, r9, #733184	; 0xb3000
   3ab4c:	sbchi	pc, r9, r0, lsl #4
   3ab50:			; <UNDEFINED> instruction: 0x46319a5c
   3ab54:			; <UNDEFINED> instruction: 0xf7fc4650
   3ab58:	andls	pc, sl, r9, lsl #22
   3ab5c:			; <UNDEFINED> instruction: 0xf0002800
   3ab60:			; <UNDEFINED> instruction: 0x46d080be
   3ab64:			; <UNDEFINED> instruction: 0xf8dd9842
   3ab68:	str	sl, [r3], ip, asr #32
   3ab6c:	stmdals	r2, {r4, r6, r7, r9, sl, lr}^
   3ab70:	ldrdge	pc, [ip], #-141	; 0xffffff73
   3ab74:	svclt	0x0000e67c
   3ab78:	andeq	r0, r0, ip, asr #9
   3ab7c:	muleq	r2, r2, sl
   3ab80:	andeq	fp, r2, lr, lsr #5
   3ab84:	mlascc	r4, r7, r9, pc	; <UNPREDICTABLE>
   3ab88:	blle	685790 <rpl_re_syntax_options@@Base+0x617cb0>
   3ab8c:			; <UNDEFINED> instruction: 0xf8dd9b05
   3ab90:	blcs	5ebc8 <quoting_style_vals@@Base+0xb9c4>
   3ab94:	cfldrsge	mvf15, [r9, #252]	; 0xfc
   3ab98:	movwls	r9, #31493	; 0x7b05
   3ab9c:	stmdacs	r0, {r3, r5, sl, sp, lr, pc}
   3aba0:	blge	ff537ca4 <rpl_re_syntax_options@@Base+0xff4ca1c4>
   3aba4:	tstls	pc, #31457280	; 0x1e00000
   3aba8:	strmi	lr, [r4], -r2, ror #10
   3abac:	ssatmi	lr, #10, r2, asr #8
   3abb0:	ldrbmi	lr, [r0], fp, lsl #11
   3abb4:			; <UNDEFINED> instruction: 0xf8dd230c
   3abb8:	strtmi	sl, [r0], -ip, asr #32
   3abbc:	ldrb	r9, [r9], -sl, lsl #6
   3abc0:			; <UNDEFINED> instruction: 0xf1079b03
   3abc4:	ldmvs	r9!, {r2, r3, r9}
   3abc8:			; <UNDEFINED> instruction: 0xf7fc4650
   3abcc:	mulls	r7, r5, sl
   3abd0:	bicsle	r2, fp, r0, lsl #16
   3abd4:	ldmibcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   3abd8:			; <UNDEFINED> instruction: 0xf107e40a
   3abdc:			; <UNDEFINED> instruction: 0xf1070108
   3abe0:	movwcs	r0, #524	; 0x20c
   3abe4:	tstls	r6, r0, asr r6
   3abe8:			; <UNDEFINED> instruction: 0xf7fc9204
   3abec:	pkhbtmi	pc, r1, r3, lsl #19	; <UNPREDICTABLE>
   3abf0:	stmdacs	r0, {r5, ip, pc}
   3abf4:	cfstrdge	mvd15, [r9, #-508]!	; 0xfffffe04
   3abf8:	mlascc	r4, r7, r8, pc	; <UNPREDICTABLE>
   3abfc:			; <UNDEFINED> instruction: 0xf0139a04
   3ac00:	stmdbls	r6, {r6, r8, r9, sl, fp}
   3ac04:	andcs	sp, r0, #-1073741812	; 0xc000000c
   3ac08:			; <UNDEFINED> instruction: 0xf7ff9204
   3ac0c:	strbmi	fp, [sp], -r8, ror #23
   3ac10:			; <UNDEFINED> instruction: 0xf7cb4620
   3ac14:			; <UNDEFINED> instruction: 0xee18e9de
   3ac18:			; <UNDEFINED> instruction: 0xf7cb0a10
   3ac1c:	vstrcs.16	s28, [r1, #-436]	; 0xfffffe4c	; <UNPREDICTABLE>
   3ac20:	cfstrdge	mvd15, [lr, #252]!	; 0xfc
   3ac24:	stmdals	r2, {r4, r6, r7, r9, sl, lr}^
   3ac28:	ldrdge	pc, [ip], #-141	; 0xffffff73
   3ac2c:	strt	r9, [r1], -sl, lsl #10
   3ac30:	bvs	476458 <rpl_re_syntax_options@@Base+0x408978>
   3ac34:	strtmi	lr, [r0], -ip, ror #15
   3ac38:	ldrbmi	r2, [r0], ip, lsl #6
   3ac3c:			; <UNDEFINED> instruction: 0xf8dd930a
   3ac40:			; <UNDEFINED> instruction: 0xf7cba04c
   3ac44:	stmdals	r2, {r1, r2, r6, r7, r8, fp, sp, lr, pc}^
   3ac48:	stmdals	r4, {r2, r4, r9, sl, sp, lr, pc}
   3ac4c:			; <UNDEFINED> instruction: 0x463a465b
   3ac50:			; <UNDEFINED> instruction: 0xf7fc4621
   3ac54:	strtmi	pc, [r9], pc, lsl #16
   3ac58:	ldrtmi	r4, [r8], -r5, lsl #12
   3ac5c:	ldmib	r8!, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3ac60:			; <UNDEFINED> instruction: 0xf43f2d00
   3ac64:	movwcs	sl, #3778	; 0xec2
   3ac68:	bcc	476490 <rpl_re_syntax_options@@Base+0x4089b0>
   3ac6c:			; <UNDEFINED> instruction: 0x4650e7d0
   3ac70:	ldc2	7, cr15, [lr, #1016]!	; 0x3f8
   3ac74:	eorls	r4, r0, r1, lsl #13
   3ac78:			; <UNDEFINED> instruction: 0xf47f2800
   3ac7c:			; <UNDEFINED> instruction: 0xf897ad26
   3ac80:			; <UNDEFINED> instruction: 0xe7c03034
   3ac84:	svclt	0x0014429e
   3ac88:	eorcc	pc, r3, r7, asr r8	; <UNPREDICTABLE>
   3ac8c:	addmi	r4, r6, #103809024	; 0x6300000
   3ac90:	svclt	0x000c6013
   3ac94:			; <UNDEFINED> instruction: 0xf8574660
   3ac98:	strbt	r0, [sl], r0, lsr #32
   3ac9c:			; <UNDEFINED> instruction: 0x3058f89a
   3aca0:	strle	r0, [r6, #-2012]	; 0xfffff824
   3aca4:	ldrdcc	pc, [ip], #-138	; 0xffffff76
   3aca8:	svclt	0x00d42b00
   3acac:	movwcs	r2, #4864	; 0x1300
   3acb0:	blls	79f92c <rpl_re_syntax_options@@Base+0x731e4c>
   3acb4:	ldcls	6, cr4, [sl], {65}	; 0x41
   3acb8:	movwls	r9, #2057	; 0x809
   3acbc:			; <UNDEFINED> instruction: 0x46239a5a
   3acc0:	blx	fe678cc0 <rpl_re_syntax_options@@Base+0xfe60b1e0>
   3acc4:			; <UNDEFINED> instruction: 0xf47f2800
   3acc8:	stmdavs	r3!, {r1, r5, r8, r9, sl, fp, sp, pc}
   3accc:	bls	10747c8 <rpl_re_syntax_options@@Base+0x1006ce8>
   3acd0:	ldmdbls	sl, {r8, r9, sp}
   3acd4:	andcc	lr, r0, #3162112	; 0x304000
   3acd8:			; <UNDEFINED> instruction: 0xf7cbe6b7
   3acdc:	bls	c35b84 <rpl_re_syntax_options@@Base+0xbc80a4>
   3ace0:	ldmdbls	r1, {r0, r1, r4, r5, r7, r9, fp, ip}
   3ace4:	svclt	0x00c942b1
   3ace8:	strtmi	r9, [r3], -sl, lsr #18
   3acec:	ldmdbne	fp, {r0, r1, r3, r6, r7, sl, fp, ip, lr}
   3acf0:	blcs	58d64 <quoting_style_vals@@Base+0x5b60>
   3acf4:	blge	ab7ef8 <rpl_re_syntax_options@@Base+0xa4a418>
   3acf8:	ldmdbls	r4, {r3, r4, r8, r9, fp, ip, pc}
   3acfc:	blls	3cbd7c <rpl_re_syntax_options@@Base+0x35e29c>
   3ad00:	addsmi	r9, lr, #32505856	; 0x1f00000
   3ad04:	movwcs	fp, #4052	; 0xfd4
   3ad08:	addmi	r2, lr, #67108864	; 0x4000000
   3ad0c:			; <UNDEFINED> instruction: 0xf043bfb8
   3ad10:	blcs	3b91c <ASN1_STRING_length@plt+0x350b4>
   3ad14:	svcge	0x0017f43f
   3ad18:	svclt	0x0000e48b
   3ad1c:	svcmi	0x00f0e92d
   3ad20:	stc	6, cr4, [sp, #-584]!	; 0xfffffdb8
   3ad24:	strmi	r8, [r3], r4, lsl #22
   3ad28:	strmi	r6, [ip], -r2, asr #28
   3ad2c:	strbtvs	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   3ad30:			; <UNDEFINED> instruction: 0xf8df461d
   3ad34:	b	13fc0cc <rpl_re_syntax_options@@Base+0x138e5ec>
   3ad38:			; <UNDEFINED> instruction: 0xf852038a
   3ad3c:	addslt	r1, r9, sl, lsr #32
   3ad40:	ldrmi	r4, [sl], #-1150	; 0xfffffb82
   3ad44:	strcs	r9, [r0, -r6, lsl #6]
   3ad48:	ldmdapl	r0!, {r0, r2, r8, ip, pc}
   3ad4c:	stmdavs	r0, {r0, r1, r3, r5, r6, fp, sp, lr}
   3ad50:			; <UNDEFINED> instruction: 0xf04f9017
   3ad54:			; <UNDEFINED> instruction: 0xf8db0000
   3ad58:	smlsdls	pc, r4, r0, r6	; <UNPREDICTABLE>
   3ad5c:			; <UNDEFINED> instruction: 0xf0002900
   3ad60:	ldmiblt	r3, {r0, r2, r3, r6, r8, pc}^
   3ad64:			; <UNDEFINED> instruction: 0xf8416821
   3ad68:	ldmdavs	r3, {r1, r3, r5, ip, sp}
   3ad6c:	mlascc	r4, r3, r8, pc	; <UNPREDICTABLE>
   3ad70:	subeq	pc, r0, r3, lsl r0	; <UNPREDICTABLE>
   3ad74:	strmi	sp, [r3], -r8, asr #2
   3ad78:	strtne	pc, [r0], #2271	; 0x8df
   3ad7c:	ldrcs	pc, [r8], #2271	; 0x8df
   3ad80:	stmpl	sl, {r0, r3, r4, r5, r6, sl, lr}
   3ad84:	bls	614dd0 <rpl_re_syntax_options@@Base+0x5a72f0>
   3ad88:			; <UNDEFINED> instruction: 0xf0404051
   3ad8c:			; <UNDEFINED> instruction: 0x4618823e
   3ad90:	ldc	0, cr11, [sp], #100	; 0x64
   3ad94:	pop	{r2, r8, r9, fp, pc}
   3ad98:	ldmdage	r0, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3ad9c:	ldrtmi	r4, [r1], -sl, lsr #12
   3ada0:			; <UNDEFINED> instruction: 0xf7fb9710
   3ada4:	blls	47a890 <rpl_re_syntax_options@@Base+0x40cdb0>
   3ada8:	blcs	4c7b0 <_IO_stdin_used@@Base+0xdf70>
   3adac:	strmi	sp, [r7], -r4, ror #3
   3adb0:	svcls	0x001cf857
   3adb4:	svceq	0x0000f1b9
   3adb8:	rscshi	pc, pc, r0, asr #32
   3adbc:	stmib	r8, {r3, r5, r6, fp, sp, lr}^
   3adc0:	addeq	r0, r0, r7, lsl #6
   3adc4:	bl	578cf8 <rpl_re_syntax_options@@Base+0x50b218>
   3adc8:	eoreq	pc, r4, r8, asr #17
   3adcc:	stmdavs	fp!, {r4, r6, r7, r8, ip, sp, pc}^
   3add0:	subls	pc, r0, sp, asr #17
   3add4:	vqrdmulh.s<illegal width 8>	d18, d0, d0
   3add8:			; <UNDEFINED> instruction: 0xf04f80f0
   3addc:	and	r0, r5, ip, lsl #16
   3ade0:			; <UNDEFINED> instruction: 0xf109686b
   3ade4:	ldrmi	r0, [r9, #2305]	; 0x901
   3ade8:	rschi	pc, r7, r0, lsl #5
   3adec:	ldrtmi	r6, [r8], -sl, lsr #17
   3adf0:			; <UNDEFINED> instruction: 0xf85269f3
   3adf4:	blx	23eea2 <rpl_re_syntax_options@@Base+0x1d13c2>
   3adf8:			; <UNDEFINED> instruction: 0xf7fb3101
   3adfc:	andsls	pc, r0, r7, lsl #18
   3ae00:	rscle	r2, sp, r0, lsl #16
   3ae04:	ldr	r2, [r7, ip, lsl #6]!
   3ae08:	ldrdpl	pc, [ip], #-139	; 0xffffff75	; <UNPREDICTABLE>
   3ae0c:	andscs	r2, r4, r0, lsl #12
   3ae10:	and	r4, sl, r9, lsr #12
   3ae14:			; <UNDEFINED> instruction: 0xf8db198b
   3ae18:	subsne	r2, fp, r4, ror r0
   3ae1c:	andcs	pc, r3, #0, 22
   3ae20:	ldrmi	r6, [r2, #2130]	; 0x852
   3ae24:	mrrcne	15, 12, fp, lr, cr12
   3ae28:	adcsmi	r4, r1, #26214400	; 0x1900000
   3ae2c:	adcsmi	sp, r5, #61952	; 0xf200
   3ae30:	vmax.u8	d25, d0, d10
   3ae34:	stmdbls	sl, {r0, r2, r4, r5, r6, r7, pc}
   3ae38:			; <UNDEFINED> instruction: 0xf8db2214
   3ae3c:	blx	c7016 <rpl_re_syntax_options@@Base+0x59536>
   3ae40:	ldrmi	pc, [r3], #-513	; 0xfffffdff
   3ae44:	andls	r6, ip, #5963776	; 0x5b0000
   3ae48:			; <UNDEFINED> instruction: 0xf040459a
   3ae4c:	blls	19b1f8 <rpl_re_syntax_options@@Base+0x12d718>
   3ae50:	ldrsbls	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
   3ae54:	movwcs	r6, #2200	; 0x898
   3ae58:	addsmi	r9, r8, #16, 6	; 0x40000000
   3ae5c:	rschi	pc, r0, r0, asr #6
   3ae60:	andseq	pc, r8, #4, 2
   3ae64:	mcr	6, 0, r4, cr8, cr8, {4}
   3ae68:	mul	r6, r0, sl
   3ae6c:	andsle	r2, r5, r4, lsl #22
   3ae70:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   3ae74:	vabal.s8	q2, d16, d0
   3ae78:	blls	19b1bc <rpl_re_syntax_options@@Base+0x12d6dc>
   3ae7c:	ldmvs	r9, {r1, r5, r7, fp, sp, lr}^
   3ae80:	ldrdcc	pc, [r0], -r9
   3ae84:	eorvs	pc, r8, r1, asr r8	; <UNPREDICTABLE>
   3ae88:	bl	10b8e8 <rpl_re_syntax_options@@Base+0x9de08>
   3ae8c:	ldmdbvc	fp, {r1, r2, r6, r7, r8, r9}
   3ae90:	stmiavs	r2!, {r2, r3, r5, r6, r7, r8, ip, lr, pc}^
   3ae94:	smlalle	r4, fp, r2, r5
   3ae98:	mvnle	r2, r4, lsl #22
   3ae9c:	movwls	r0, #28851	; 0x70b3
   3aea0:			; <UNDEFINED> instruction: 0xf8db230c
   3aea4:	blx	10f07e <rpl_re_syntax_options@@Base+0xa159e>
   3aea8:			; <UNDEFINED> instruction: 0xf8cdf306
   3aeac:	svcls	0x000a8034
   3aeb0:			; <UNDEFINED> instruction: 0x465646b0
   3aeb4:	blls	35fadc <rpl_re_syntax_options@@Base+0x2f1ffc>
   3aeb8:			; <UNDEFINED> instruction: 0xf104441d
   3aebc:	mcr	3, 0, r0, cr8, cr4, {0}
   3aec0:	blge	449708 <rpl_re_syntax_options@@Base+0x3dbc28>
   3aec4:	bcc	4766f0 <rpl_re_syntax_options@@Base+0x408c10>
   3aec8:			; <UNDEFINED> instruction: 0xf8d9e066
   3aecc:	blls	202f04 <rpl_re_syntax_options@@Base+0x195424>
   3aed0:	stmiavs	r1!, {r1, r4, r6, r7, fp, ip, lr}^
   3aed4:	cfldr64le	mvdx4, [sl], {138}	; 0x8a
   3aed8:			; <UNDEFINED> instruction: 0xf8516821
   3aedc:	stmdacs	r0, {r1, r3, r5}
   3aee0:			; <UNDEFINED> instruction: 0xf100d055
   3aee4:	stmvs	r0, {r2, r3, r8}
   3aee8:			; <UNDEFINED> instruction: 0xff4af7fa
   3aeec:	suble	r2, lr, r0, lsl #16
   3aef0:	strbmi	r9, [r3], -r1, lsl #4
   3aef4:	bcs	fe47675c <rpl_re_syntax_options@@Base+0xfe408c7c>
   3aef8:	mrc	6, 0, r4, cr8, cr8, {2}
   3aefc:			; <UNDEFINED> instruction: 0xf8cd1a10
   3af00:	strls	sl, [r0], -r8
   3af04:			; <UNDEFINED> instruction: 0xfffef7fa
   3af08:	cmple	r0, r0, lsl #16
   3af0c:	blcs	61b54 <quoting_style_vals@@Base+0xe950>
   3af10:	addhi	pc, r8, r0
   3af14:			; <UNDEFINED> instruction: 0x4628ad14
   3af18:	stmib	sp, {r0, r3, r4, r5, r9, sl, lr}^
   3af1c:			; <UNDEFINED> instruction: 0xf7fa8612
   3af20:	stmdacs	r0, {r0, r1, r4, r7, fp, ip, sp, lr, pc}
   3af24:	msrhi	SPSR_fx, r0
   3af28:			; <UNDEFINED> instruction: 0x46589b10
   3af2c:	vnmls.f32	s18, s18, s12
   3af30:	ldmpl	sp, {r4, r9, fp, ip}
   3af34:			; <UNDEFINED> instruction: 0xff6ef7fe
   3af38:			; <UNDEFINED> instruction: 0xf0402800
   3af3c:	stmdavs	r1!, {r1, r2, r7, pc}^
   3af40:	teqlt	r1, r0, lsl sl
   3af44:			; <UNDEFINED> instruction: 0x46481c73
   3af48:	mrc2	7, 4, pc, cr4, cr11, {7}
   3af4c:	cmnle	ip, r0, lsl #16
   3af50:	blls	5a1798 <rpl_re_syntax_options@@Base+0x533cb8>
   3af54:	stmdals	r6, {r1, r2, r4, r8, fp, sp, pc}
   3af58:	movwls	r9, #37131	; 0x910b
   3af5c:			; <UNDEFINED> instruction: 0x463a5015
   3af60:			; <UNDEFINED> instruction: 0xf7fa4618
   3af64:	blls	2baba0 <rpl_re_syntax_options@@Base+0x24d0c0>
   3af68:	addsmi	r1, r3, #1056	; 0x420
   3af6c:	andcs	fp, r0, ip, asr #31
   3af70:	b	1442f7c <rpl_re_syntax_options@@Base+0x13d549c>
   3af74:	ldrdle	r7, [r5, -r2]
   3af78:	ldmdage	r5, {r0, r1, r3, r8, fp, ip, pc}
   3af7c:	tstls	r5, #1024	; 0x400
   3af80:			; <UNDEFINED> instruction: 0xff64f7fa
   3af84:	ldrsbtcc	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
   3af88:	blx	1843e2 <rpl_re_syntax_options@@Base+0x116902>
   3af8c:	cfstr32vc	mvfx3, [fp], #-28	; 0xffffffe4
   3af90:	ldrcc	r3, [r4, #-1793]	; 0xfffff8ff
   3af94:	rsble	r2, r3, r0, lsl #22
   3af98:	ldrmi	r6, [r8, #2091]	; 0x82b
   3af9c:	ldmib	r5, {r0, r1, r2, r4, r5, r6, r7, r8, ip, lr, pc}^
   3afa0:	bne	ff4c77b0 <rpl_re_syntax_options@@Base+0xff459cd0>
   3afa4:	beq	f5bc4 <rpl_re_syntax_options@@Base+0x880e4>
   3afa8:	orrle	r2, lr, r0, lsl #20
   3afac:			; <UNDEFINED> instruction: 0x2014f8d9
   3afb0:	ldrmi	r9, [sl], #-2824	; 0xfffff4f8
   3afb4:	ldmdavs	r2, {r1, r4, r7, fp, sp, lr}
   3afb8:	blls	1b4dec <rpl_re_syntax_options@@Base+0x14730c>
   3afbc:			; <UNDEFINED> instruction: 0x4628463a
   3afc0:	ldrmi	r3, [r9], -r4, lsl #6
   3afc4:	bcc	4767ec <rpl_re_syntax_options@@Base+0x408d0c>
   3afc8:			; <UNDEFINED> instruction: 0xf9eef7fb
   3afcc:	stmdacs	r0, {r0, r1, r2, r3, ip, pc}
   3afd0:	mrcge	4, 6, APSR_nzcv, cr1, cr15, {3}
   3afd4:	blcs	55568 <quoting_style_vals@@Base+0x2364>
   3afd8:	strtmi	sp, [sl], -r8, asr #2
   3afdc:	ldrtmi	sl, [r1], -pc, lsl #16
   3afe0:			; <UNDEFINED> instruction: 0xf7fb6825
   3afe4:	blls	43a650 <rpl_re_syntax_options@@Base+0x3ccb70>
   3afe8:	eoreq	pc, sl, r5, asr #16
   3afec:			; <UNDEFINED> instruction: 0xf47f2b00
   3aff0:			; <UNDEFINED> instruction: 0xf8dbaec3
   3aff4:	blls	1c318c <rpl_re_syntax_options@@Base+0x1556ac>
   3aff8:	ssat	r4, #23, sl, lsl #8
   3affc:	ldmdblt	r3, {r2, r5, fp, sp, lr}
   3b000:	eorcc	pc, sl, r4, asr #16
   3b004:	stmdage	pc, {r3, r4, r5, r7, r9, sl, sp, lr, pc}	; <UNPREDICTABLE>
   3b008:	ldrtmi	r4, [r1], -sl, lsr #12
   3b00c:	stc2	7, cr15, [r4, #1004]	; 0x3ec
   3b010:			; <UNDEFINED> instruction: 0xf8449b0f
   3b014:	strt	r0, [pc], sl, lsr #32
   3b018:	blcs	61c60 <quoting_style_vals@@Base+0xea5c>
   3b01c:	rscshi	pc, r7, r0, asr #32
   3b020:	strt	r2, [r9], r0, lsl #6
   3b024:	b	476890 <rpl_re_syntax_options@@Base+0x408db0>
   3b028:	ldm	ip!, {r2, r5, r7, r9, sl, lr}
   3b02c:	ldcge	0, cr0, [r4, #-60]	; 0xffffffc4
   3b030:	andeq	lr, pc, lr, lsr #17
   3b034:	muleq	r7, ip, r8
   3b038:	andeq	lr, r7, lr, lsl #17
   3b03c:	strtmi	r4, [r8], -r1, ror #12
   3b040:	blx	ff6f9036 <rpl_re_syntax_options@@Base+0xff68b556>
   3b044:			; <UNDEFINED> instruction: 0xf43f2800
   3b048:	strmi	sl, [r3], -r6, ror #30
   3b04c:	bcs	61894 <quoting_style_vals@@Base+0xe690>
   3b050:	mrcge	4, 4, APSR_nzcv, cr2, cr15, {1}
   3b054:	movwls	r9, #22550	; 0x5816
   3b058:	svc	0x00baf7ca
   3b05c:	str	r9, [fp], r5, lsl #22
   3b060:	ldrtmi	r9, [r2], r5, lsl #22
   3b064:	ldrsbthi	pc, [r4], -sp	; <UNPREDICTABLE>
   3b068:			; <UNDEFINED> instruction: 0xe7016898
   3b06c:	ldrsbtcc	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
   3b070:	stclle	3, cr9, [pc, #-32]	; 3b058 <ASN1_STRING_length@plt+0x347f0>
   3b074:	andsge	pc, ip, sp, asr #17
   3b078:	strmi	r4, [r2], r1, lsr #13
   3b07c:	eorlt	pc, r8, sp, asr #17
   3b080:			; <UNDEFINED> instruction: 0x3018f8d9
   3b084:	svcls	0x00082214
   3b088:			; <UNDEFINED> instruction: 0xf8539807
   3b08c:	blx	c713e <rpl_re_syntax_options@@Base+0x5965e>
   3b090:	ldmne	sl!, {r0, r1, r8, r9, ip, sp, lr, pc}^
   3b094:	addmi	r6, r8, #9502720	; 0x910000
   3b098:	ldmdavs	r1, {r0, r4, r5, r8, sl, fp, ip, lr, pc}^
   3b09c:	sfmle	f4, 4, [lr], #-544	; 0xfffffde0
   3b0a0:	ldmpl	r9!, {r1, r4, r6, r7, fp, sp, lr}^
   3b0a4:	addsmi	r6, r0, #3342336	; 0x330000
   3b0a8:			; <UNDEFINED> instruction: 0xf853686f
   3b0ac:	eorsle	r4, r4, r1, lsr r0
   3b0b0:	svclt	0x00c42f00
   3b0b4:	blt	47691c <rpl_re_syntax_options@@Base+0x408e3c>
   3b0b8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3b0bc:	ands	sp, lr, r5, lsl #24
   3b0c0:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   3b0c4:	ble	6cc7ac <rpl_re_syntax_options@@Base+0x65eccc>
   3b0c8:	stmiavs	sl!, {r0, r1, r4, r5, fp, sp, lr}
   3b0cc:	eorne	pc, r8, r2, asr r8	; <UNPREDICTABLE>
   3b0d0:	sbceq	lr, r1, #3072	; 0xc00
   3b0d4:	stmdacc	r8, {r4, r8, fp, ip, sp, lr}
   3b0d8:	ldmle	r1!, {r0, fp, sp}^
   3b0dc:	eorscc	pc, r1, r3, asr r8	; <UNPREDICTABLE>
   3b0e0:			; <UNDEFINED> instruction: 0xd1ed429c
   3b0e4:			; <UNDEFINED> instruction: 0x462a465b
   3b0e8:			; <UNDEFINED> instruction: 0xf7fc4630
   3b0ec:	stmdacs	r0, {r0, r2, r4, r5, r6, r7, r9, fp, ip, sp, lr, pc}
   3b0f0:	mcrge	4, 2, pc, cr1, cr15, {3}	; <UNPREDICTABLE>
   3b0f4:			; <UNDEFINED> instruction: 0xf108686f
   3b0f8:	ldrmi	r0, [r8, #2049]!	; 0x801
   3b0fc:			; <UNDEFINED> instruction: 0xf8d9dbe4
   3b100:			; <UNDEFINED> instruction: 0xf10a3014
   3b104:	ldrmi	r0, [sl, #2561]	; 0xa01
   3b108:			; <UNDEFINED> instruction: 0xf8dddbba
   3b10c:	strbmi	fp, [ip], -r8, lsr #32
   3b110:			; <UNDEFINED> instruction: 0xa01cf8dd
   3b114:	movwls	r2, #62208	; 0xf300
   3b118:	svccs	0x0000e75f
   3b11c:	stmiavs	r9!, {r0, r1, r2, r3, r5, r6, r7, r8, sl, fp, ip, lr, pc}
   3b120:	ldmcc	pc!, {r0, r1, r2, r3, r6, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   3b124:	eorge	pc, r4, sp, asr #17
   3b128:	bl	8cc48 <rpl_re_syntax_options@@Base+0x1f168>
   3b12c:	strmi	r0, [ip], r7, lsl #5
   3b130:	mul	r8, r2, r6
   3b134:	tstle	r4, r9, lsl #16
   3b138:	ldrdeq	pc, [r0], -fp
   3b13c:	svclt	0x00084284
   3b140:	strbmi	r4, [r2, #1680]!	; 0x690
   3b144:			; <UNDEFINED> instruction: 0xf85cd00e
   3b148:	bl	105d60 <rpl_re_syntax_options@@Base+0x98280>
   3b14c:			; <UNDEFINED> instruction: 0xf89b0bc2
   3b150:	stmdacs	r8, {r2}
   3b154:			; <UNDEFINED> instruction: 0xf853d1ee
   3b158:	addmi	r0, r4, #50	; 0x32
   3b15c:	ldrmi	fp, [r6], r8, lsl #30
   3b160:	mvnsle	r4, r2, ror #11
   3b164:	svceq	0x0000f1be
   3b168:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
   3b16c:			; <UNDEFINED> instruction: 0xf1b8da34
   3b170:	blle	ff13ed78 <rpl_re_syntax_options@@Base+0xff0d1298>
   3b174:	eorls	pc, ip, sp, asr #17
   3b178:	cfmuls	mvf2, mvf8, mvf0
   3b17c:	ssatmi	r9, #28, r0, lsl #20
   3b180:	eorge	pc, r4, sp, asr #17
   3b184:	strcc	lr, [r1], #-3
   3b188:	cfldr32le	mvfx4, [r9, #-652]!	; 0xfffffd74
   3b18c:			; <UNDEFINED> instruction: 0xf85168a9
   3b190:	movwcs	r7, #49188	; 0xc024
   3b194:			; <UNDEFINED> instruction: 0x464269f0
   3b198:	blx	239dac <rpl_re_syntax_options@@Base+0x1cc2cc>
   3b19c:			; <UNDEFINED> instruction: 0xf1004450
   3b1a0:	stmdavs	r0, {r3, r8}^
   3b1a4:	stc2l	7, cr15, [ip, #1000]!	; 0x3e8
   3b1a8:	mvnle	r2, r0, lsl #16
   3b1ac:	bl	95878 <rpl_re_syntax_options@@Base+0x27d98>
   3b1b0:			; <UNDEFINED> instruction: 0xf103030a
   3b1b4:	ldmdavs	r8, {r3, r8}^
   3b1b8:	stc2l	7, cr15, [r2, #1000]!	; 0x3e8
   3b1bc:	mvnle	r2, r0, lsl #16
   3b1c0:			; <UNDEFINED> instruction: 0x464b4639
   3b1c4:	ldrtmi	r4, [r0], -sl, lsr #12
   3b1c8:	blx	fe1f91c0 <rpl_re_syntax_options@@Base+0xfe18b6e0>
   3b1cc:			; <UNDEFINED> instruction: 0xf47f2800
   3b1d0:			; <UNDEFINED> instruction: 0xf8d5add2
   3b1d4:	ldrb	fp, [r7, r4]
   3b1d8:	bcc	476a40 <rpl_re_syntax_options@@Base+0x408f60>
   3b1dc:			; <UNDEFINED> instruction: 0x462a4671
   3b1e0:			; <UNDEFINED> instruction: 0xf7fc4630
   3b1e4:	stmdacs	r0, {r0, r3, r4, r5, r6, r9, fp, ip, sp, lr, pc}
   3b1e8:	cfstrdge	mvd15, [r5, #508]	; 0x1fc
   3b1ec:	svceq	0x0000f1b8
   3b1f0:	stmdavs	pc!, {r0, r2, r7, r8, r9, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   3b1f4:	stcle	15, cr2, [r2]
   3b1f8:	ldr	r6, [fp, r9, lsr #17]!
   3b1fc:	str	r2, [r5, -ip, lsl #6]!
   3b200:	ldrdge	pc, [r4], -sp	; <UNPREDICTABLE>
   3b204:	ldrdls	pc, [ip], -sp	; <UNPREDICTABLE>
   3b208:			; <UNDEFINED> instruction: 0xf7cbe779
   3b20c:	movwcs	lr, #2320	; 0x910
   3b210:	svclt	0x0000e720
   3b214:	andeq	sl, r2, r0, lsr #27
   3b218:	andeq	r0, r0, ip, asr #9
   3b21c:	andeq	sl, r2, r0, ror #26
   3b220:	mvnsmi	lr, #737280	; 0xb4000
   3b224:	bmi	17cca84 <rpl_re_syntax_options@@Base+0x175efa4>
   3b228:	blmi	17ccc90 <rpl_re_syntax_options@@Base+0x175f1b0>
   3b22c:	ldrbtmi	fp, [sl], #-135	; 0xffffff79
   3b230:	ldrdls	pc, [r8], -r1	; <UNPREDICTABLE>
   3b234:	mlasvc	ip, sp, r8, pc	; <UNPREDICTABLE>
   3b238:	ldmpl	r3, {r2, r3, r9, sl, lr}^
   3b23c:	ldmdavs	fp, {r0, r2, r9, sl, lr}
   3b240:			; <UNDEFINED> instruction: 0xf04f9305
   3b244:	stcvs	3, cr0, [fp, #-0]
   3b248:	andle	r2, r5, r1, lsl #22
   3b24c:	strtmi	r4, [r0], -r9, asr #12
   3b250:	stc2	7, cr15, [r0, #1000]	; 0x3e8
   3b254:	stcle	8, cr2, [r1], #-4
   3b258:	bl	299720 <rpl_re_syntax_options@@Base+0x22bc40>
   3b25c:	adcvs	r0, r3, #8, 6	; 0x20000000
   3b260:	rscseq	pc, fp, #0
   3b264:	svclt	0x0018281c
   3b268:	eorle	r2, r2, sl, lsl sl
   3b26c:	svclt	0x000c2816
   3b270:			; <UNDEFINED> instruction: 0xf0474638
   3b274:	stmdacs	r0, {r0}
   3b278:	ldmdavc	r2!, {r0, r2, r3, r4, r5, r6, ip, lr, pc}
   3b27c:	ldrmi	r2, [r8], -r0, lsl #6
   3b280:			; <UNDEFINED> instruction: 0x712a602b
   3b284:	blmi	120dbac <rpl_re_syntax_options@@Base+0x11a00cc>
   3b288:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3b28c:	blls	1952fc <rpl_re_syntax_options@@Base+0x12781c>
   3b290:			; <UNDEFINED> instruction: 0xf040405a
   3b294:	andlt	r8, r7, r3, lsl #1
   3b298:	mvnshi	lr, #12386304	; 0xbd0000
   3b29c:	andcs	r6, r1, #10682368	; 0xa30000
   3b2a0:	bl	293350 <rpl_re_syntax_options@@Base+0x225870>
   3b2a4:	andcs	r0, r0, r0, lsl #4
   3b2a8:	eorcc	pc, r9, r3, asr r8	; <UNPREDICTABLE>
   3b2ac:	adcvs	r6, r2, #107	; 0x6b
   3b2b0:	blvs	fe8f5258 <rpl_re_syntax_options@@Base+0xfe887778>
   3b2b4:	ble	acbd08 <rpl_re_syntax_options@@Base+0xa5e228>
   3b2b8:	mulhi	r0, r6, r8
   3b2bc:	and	r2, r8, r0, lsl #14
   3b2c0:			; <UNDEFINED> instruction: 0xf803686b
   3b2c4:	strcc	r9, [r1, -r7]
   3b2c8:	eorle	r2, r0, r0, lsr #30
   3b2cc:	bvs	fe919794 <rpl_re_syntax_options@@Base+0xfe8abcb4>
   3b2d0:	ldmdacs	lr, {r1, r5, r7, r8, r9, fp, sp, lr}
   3b2d4:	stmdavs	r1!, {r0, r2, r3, r4, ip, lr, pc}^
   3b2d8:	adcvs	r1, r0, #88, 24	; 0x5800
   3b2dc:	andls	pc, r3, r1, lsl r8	; <UNPREDICTABLE>
   3b2e0:	ble	54bd28 <rpl_re_syntax_options@@Base+0x4de248>
   3b2e4:	mvnle	r4, r8, asr #11
   3b2e8:	ldcpl	8, cr6, [fp], {99}	; 0x63
   3b2ec:	mvnle	r2, sp, asr fp
   3b2f0:	mcrrne	8, 6, r6, r3, cr10
   3b2f4:	adcvs	r2, r3, #0
   3b2f8:	ldmdbvc	r3!, {r4, r6, r7, r8, sl, ip, lr}
   3b2fc:	suble	r2, sl, ip, lsl fp
   3b300:	suble	r2, r5, lr, lsl fp
   3b304:	svclt	0x00042b1a
   3b308:	eorvs	r2, fp, r3, lsl #6
   3b30c:			; <UNDEFINED> instruction: 0x2007e7ba
   3b310:			; <UNDEFINED> instruction: 0xf894e7b8
   3b314:	stmdbcs	r0, {r0, r1, r3, r6, ip}
   3b318:			; <UNDEFINED> instruction: 0xf894d0dd
   3b31c:	tstlt	r1, #76	; 0x4c
   3b320:	b	1415aac <rpl_re_syntax_options@@Base+0x13a7fcc>
   3b324:	addmi	r0, fp, #33536	; 0x8300
   3b328:	stmiavs	r1!, {r2, ip, lr, pc}
   3b32c:	eorne	pc, r3, r1, asr r8	; <UNPREDICTABLE>
   3b330:	sbcsle	r3, r0, r1, lsl #2
   3b334:	stmdavs	r0!, {r0, r5, r6, r7, fp, sp, lr}
   3b338:	andne	pc, ip, r1, asr r8	; <UNPREDICTABLE>
   3b33c:	stmibvs	r1!, {r3, sl, lr}
   3b340:	andls	pc, r1, r0, lsl r8	; <UNPREDICTABLE>
   3b344:	svceq	0x0080f019
   3b348:	stfvsd	f5, [r0, #-788]!	; 0xfffffcec
   3b34c:	andle	r2, r7, r1, lsl #16
   3b350:			; <UNDEFINED> instruction: 0x46204619
   3b354:	movwls	r9, #513	; 0x201
   3b358:	ldc2l	7, cr15, [ip], #1000	; 0x3e8
   3b35c:	andcc	lr, r0, #3620864	; 0x374000
   3b360:	adcvs	r4, r0, #24, 8	; 0x18000000
   3b364:	stmdavs	r1!, {r2, r3, r4, r5, r7, r8, r9, sl, sp, lr, pc}
   3b368:	adcvs	r1, r0, #88, 24	; 0x5800
   3b36c:	stmibvs	r3!, {r0, r3, r4, sl, lr}
   3b370:	andls	pc, r3, r1, lsl r8	; <UNPREDICTABLE>
   3b374:	bls	3f524c <rpl_re_syntax_options@@Base+0x38776c>
   3b378:	strtmi	sl, [r1], -r3, lsl #16
   3b37c:	stc2	7, cr15, [ip], #996	; 0x3e4
   3b380:	mulscc	r0, sp, r8
   3b384:	svclt	0x00182b15
   3b388:			; <UNDEFINED> instruction: 0xf43f200b
   3b38c:			; <UNDEFINED> instruction: 0xe779af76
   3b390:	eorvs	r2, fp, r4, lsl #6
   3b394:	movwcs	lr, #10102	; 0x2776
   3b398:	ldrb	r6, [r3, -fp, lsr #32]!
   3b39c:	stmda	r6, {r0, r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3b3a0:			; <UNDEFINED> instruction: 0x0002a8b2
   3b3a4:	andeq	r0, r0, ip, asr #9
   3b3a8:	andeq	sl, r2, r8, asr r8
   3b3ac:	ldrbmi	lr, [r0, sp, lsr #18]!
   3b3b0:	blvs	fe30cbec <rpl_re_syntax_options@@Base+0xfe29f10c>
   3b3b4:	bvs	fe40cdfc <rpl_re_syntax_options@@Base+0xfe39f31c>
   3b3b8:			; <UNDEFINED> instruction: 0xf8df4606
   3b3bc:	addlt	r1, r4, r0, lsl #12
   3b3c0:	ldrbcs	pc, [ip, #2271]!	; 0x8df	; <UNPREDICTABLE>
   3b3c4:	ldrbtmi	r4, [r9], #-699	; 0xfffffd45
   3b3c8:	movwcs	fp, #12252	; 0x2fdc
   3b3cc:	stmpl	sl, {sp}
   3b3d0:	andls	r6, r3, #1179648	; 0x120000
   3b3d4:	andeq	pc, r0, #79	; 0x4f
   3b3d8:	teqvc	r3, r8	; <illegal shifter operand>
   3b3dc:	addhi	pc, sl, r0, asr #6
   3b3e0:	ldrdls	pc, [r4], -r5
   3b3e4:	ldmibvc	r3!, {r1, r3, r5, r8, sl, fp, sp, lr}
   3b3e8:	andmi	pc, r7, r9, lsl r8	; <UNPREDICTABLE>
   3b3ec:			; <UNDEFINED> instruction: 0xf0232a01
   3b3f0:			; <UNDEFINED> instruction: 0x71b30360
   3b3f4:	vqadd.u8	d23, d0, d20
   3b3f8:	stmibvs	fp!, {r0, r1, r3, r4, r7, pc}^
   3b3fc:	mulle	r5, pc, r2	; <UNPREDICTABLE>
   3b400:			; <UNDEFINED> instruction: 0xf85368ab
   3b404:	movwcc	r3, #4135	; 0x1027
   3b408:	orrhi	pc, r6, r0
   3b40c:			; <UNDEFINED> instruction: 0xf0002c5c
   3b410:	stmiavs	fp!, {r0, r2, r3, r4, r5, r6, r7, pc}
   3b414:	teqvc	r2, r1, lsl #4
   3b418:	eorge	pc, r7, r3, asr r8	; <UNPREDICTABLE>
   3b41c:			; <UNDEFINED> instruction: 0xf1aa4650
   3b420:			; <UNDEFINED> instruction: 0xf7ca0a5f
   3b424:	blx	feef72f4 <rpl_re_syntax_options@@Base+0xfee89814>
   3b428:	ldmibvc	r3!, {r1, r3, r7, r9, fp, ip, sp, lr, pc}
   3b42c:	bne	16f5d70 <rpl_re_syntax_options@@Base+0x1688290>
   3b430:	svclt	0x00182800
   3b434:	beq	b7578 <rpl_re_syntax_options@@Base+0x49a98>
   3b438:	vqrdmlsh.s32	d18, d10, d31
   3b43c:			; <UNDEFINED> instruction: 0x71b31386
   3b440:	addshi	pc, r2, r0, lsl #4
   3b444:	ldmdble	r1!, {r0, r3, sl, fp, sp}^
   3b448:	ldccs	12, cr3, [r5], #-40	; 0xffffffd8
   3b44c:	ldm	pc, {r1, r2, r3, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   3b450:	cmneq	r9, r4, lsl r0	; <UNPREDICTABLE>
   3b454:	rsbeq	r0, sp, sp, rrx
   3b458:	rsbeq	r0, sp, sp, rrx
   3b45c:	rsbeq	r0, sp, sp, rrx
   3b460:	rsbeq	r0, sp, sp, rrx
   3b464:	rsbeq	r0, sp, sp, rrx
   3b468:	rsbeq	r0, sp, sp, rrx
   3b46c:	rsbeq	r0, sp, sp, rrx
   3b470:	rsbeq	r0, sp, sp, rrx
   3b474:	rsbeq	r0, sp, sp, rrx
   3b478:	rsbeq	r0, sp, sp, rrx
   3b47c:	rsbeq	r0, sp, sp, rrx
   3b480:	rsbeq	r0, sp, sp, rrx
   3b484:	eorseq	r0, r6, sp, rrx
   3b488:	rsbeq	r0, sp, sp, rrx
   3b48c:	orreq	r0, r1, sp, rrx
   3b490:	orrseq	r0, r1, r9, lsl #3
   3b494:	mlseq	sp, r5, r1, r0
   3b498:	orrseq	r0, pc, sp, rrx
   3b49c:	rsbeq	r0, sp, sp, rrx
   3b4a0:	rsbeq	r0, sp, sp, rrx
   3b4a4:	rsbeq	r0, sp, sp, rrx
   3b4a8:	rsbeq	r0, sp, sp, rrx
   3b4ac:	rsbeq	r0, sp, sp, rrx
   3b4b0:	rsbeq	r0, sp, sp, rrx
   3b4b4:	rsbeq	r0, sp, sp, rrx
   3b4b8:	rsbeq	r0, sp, sp, rrx
   3b4bc:			; <UNDEFINED> instruction: 0xf01801a3
   3b4c0:	tstle	r2, r8, lsl #30
   3b4c4:	strcc	r6, [r1, -fp, lsr #22]
   3b4c8:	mulle	lr, pc, r2	; <UNPREDICTABLE>
   3b4cc:	stmdage	r1, {r1, r6, r9, sl, lr}
   3b4d0:	adcvs	r4, pc, #42991616	; 0x2900000
   3b4d4:			; <UNDEFINED> instruction: 0xff6af7ff
   3b4d8:	mulcc	r8, sp, r8
   3b4dc:	blcc	295f8c <rpl_re_syntax_options@@Base+0x2284ac>
   3b4e0:			; <UNDEFINED> instruction: 0xf1022b01
   3b4e4:	adcvs	r3, sl, #-268435441	; 0xf000000f
   3b4e8:	andcs	sp, r1, r0, lsr #16
   3b4ec:			; <UNDEFINED> instruction: 0x2320220c
   3b4f0:	eorsvs	r7, r3, r2, lsr r1
   3b4f4:	strbcs	pc, [ip], #2271	; 0x8df	; <UNPREDICTABLE>
   3b4f8:	strbcc	pc, [r4], #2271	; 0x8df	; <UNPREDICTABLE>
   3b4fc:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3b500:	blls	115570 <rpl_re_syntax_options@@Base+0xa7a90>
   3b504:			; <UNDEFINED> instruction: 0xf040405a
   3b508:	andlt	r8, r4, r6, asr r2
   3b50c:			; <UNDEFINED> instruction: 0x87f0e8bd
   3b510:	vst1.16	{d4[1]}, [r8]
   3b514:	vsubw.u8	q11, <illegal reg q1.5>, d0
   3b518:			; <UNDEFINED> instruction: 0xf81723c0
   3b51c:	bcs	2c6528 <rpl_re_syntax_options@@Base+0x258a48>
   3b520:			; <UNDEFINED> instruction: 0xf043bf18
   3b524:	blcs	3c130 <ASN1_STRING_length@plt+0x358c8>
   3b528:	cmphi	r4, r0	; <UNPREDICTABLE>
   3b52c:	strb	r2, [r1, r1]!
   3b530:	rsble	r2, fp, ip, asr ip
   3b534:	svc	0x003af7ca
   3b538:	vld2.16	{d6-d7}, [r2 :256], r2
   3b53c:			; <UNDEFINED> instruction: 0xf0220280
   3b540:	stmdavs	r3, {r0, r1, r2, r3, r4, r5, r6, r7, r9}
   3b544:	andscc	pc, r4, r3, lsr r8	; <UNPREDICTABLE>
   3b548:	biceq	pc, r0, #201326595	; 0xc000003
   3b54c:	svclt	0x00082c5f
   3b550:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   3b554:	b	1406658 <rpl_re_syntax_options@@Base+0x1398b78>
   3b558:			; <UNDEFINED> instruction: 0xf0435383
   3b55c:	b	10fc168 <rpl_re_syntax_options@@Base+0x108e688>
   3b560:	rsbsvs	r0, r3, r2, lsl #6
   3b564:	svcge	0x006ef67f
   3b568:	rsclt	r3, r3, #23296	; 0x5b00
   3b56c:	ldmle	sp, {r1, r5, r8, r9, fp, sp}^
   3b570:	ldmle	fp, {r1, r5, sl, fp, sp}^
   3b574:			; <UNDEFINED> instruction: 0xf853a302
   3b578:	ldrmi	r2, [r3], #-36	; 0xffffffdc
   3b57c:	svclt	0x00004718
   3b580:	andeq	r0, r0, sp, lsr #4
   3b584:			; <UNDEFINED> instruction: 0xffffffad
   3b588:			; <UNDEFINED> instruction: 0xffffffad
   3b58c:	andeq	r0, r0, r5, lsr r2
   3b590:			; <UNDEFINED> instruction: 0xffffffad
   3b594:			; <UNDEFINED> instruction: 0xffffffad
   3b598:			; <UNDEFINED> instruction: 0xffffffad
   3b59c:			; <UNDEFINED> instruction: 0xffffffad
   3b5a0:			; <UNDEFINED> instruction: 0xffffffad
   3b5a4:			; <UNDEFINED> instruction: 0xffffffad
   3b5a8:			; <UNDEFINED> instruction: 0xffffffad
   3b5ac:			; <UNDEFINED> instruction: 0xffffffad
   3b5b0:			; <UNDEFINED> instruction: 0xffffffad
   3b5b4:			; <UNDEFINED> instruction: 0xffffffad
   3b5b8:			; <UNDEFINED> instruction: 0xffffffad
   3b5bc:			; <UNDEFINED> instruction: 0xffffffad
   3b5c0:			; <UNDEFINED> instruction: 0xffffffad
   3b5c4:			; <UNDEFINED> instruction: 0xffffffad
   3b5c8:			; <UNDEFINED> instruction: 0xffffffad
   3b5cc:			; <UNDEFINED> instruction: 0xffffffad
   3b5d0:			; <UNDEFINED> instruction: 0xffffffad
   3b5d4:			; <UNDEFINED> instruction: 0xffffffad
   3b5d8:			; <UNDEFINED> instruction: 0xffffffad
   3b5dc:			; <UNDEFINED> instruction: 0xffffffad
   3b5e0:			; <UNDEFINED> instruction: 0xffffffad
   3b5e4:			; <UNDEFINED> instruction: 0xffffffad
   3b5e8:			; <UNDEFINED> instruction: 0xffffffad
   3b5ec:			; <UNDEFINED> instruction: 0xffffffad
   3b5f0:			; <UNDEFINED> instruction: 0xffffffad
   3b5f4:			; <UNDEFINED> instruction: 0xffffffad
   3b5f8:			; <UNDEFINED> instruction: 0xffffffad
   3b5fc:			; <UNDEFINED> instruction: 0xffffffad
   3b600:	andeq	r0, r0, r1, ror #4
   3b604:	andeq	r0, r0, r7, ror r2
   3b608:	andeq	r0, r0, pc, lsr #3
   3b60c:			; <UNDEFINED> instruction: 0x1c7b6b29
   3b610:	blle	10c044 <rpl_re_syntax_options@@Base+0x9e564>
   3b614:	andcs	r2, r1, r4, lsr #6
   3b618:			; <UNDEFINED> instruction: 0xe76b7133
   3b61c:	umaalne	pc, fp, r5, r8	; <UNPREDICTABLE>
   3b620:			; <UNDEFINED> instruction: 0xf0402900
   3b624:			; <UNDEFINED> instruction: 0xf81981a1
   3b628:	tstcs	r1, r3
   3b62c:	eorsvc	r4, r7, sl, lsl #5
   3b630:	veor	d23, d0, d17
   3b634:	stmiavs	r8!, {r0, r1, r4, r5, r6, r7, pc}
   3b638:	addeq	lr, r3, r0, lsl #22
   3b63c:	strtmi	r6, [r0], -r4, lsl #16
   3b640:	ldrbeq	pc, [pc], #-420	; 3b648 <ASN1_STRING_length@plt+0x34de0>	; <UNPREDICTABLE>
   3b644:	cdp	7, 10, cr15, cr0, cr10, {6}
   3b648:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
   3b64c:	stmdbeq	r4!, {r0, r1, r4, r5, r7, r8, fp, ip, sp, lr}^
   3b650:	svclt	0x00182800
   3b654:	vshl.u32	d18, d1, d4
   3b658:			; <UNDEFINED> instruction: 0x71b31386
   3b65c:	msreq	CPSR_sxc, #-1073741783	; 0xc0000029
   3b660:	vpadd.i8	q1, q0, q3
   3b664:	ldm	pc, {r0, r3, r4, r6, r7, pc}^	; <UNPREDICTABLE>
   3b668:	teqeq	r9, r3, lsl r0	; <UNPREDICTABLE>
   3b66c:			; <UNDEFINED> instruction: 0x012b0132
   3b670:	ldrdeq	r0, [r0, -r7]!
   3b674:	ldrsbeq	r0, [r7], #7
   3b678:	ldrsbeq	r0, [r7], #7
   3b67c:	ldrdeq	r0, [r9], #7	; <UNPREDICTABLE>
   3b680:	rsceq	r0, r9, r9, ror #1
   3b684:	rsceq	r0, r9, r9, ror #1
   3b688:	rsceq	r0, r9, r9, ror #1
   3b68c:	rsceq	r0, r9, r9, ror #1
   3b690:	ldrsbeq	r0, [r7], #7
   3b694:	sbcseq	r0, r7, r3, lsl #2
   3b698:	tsteq	ip, r7, lsl r1
   3b69c:	ldrsbeq	r0, [r7], #7
   3b6a0:	sbcseq	r0, r7, r4, ror r1
   3b6a4:	ldrsbeq	r0, [r7], #7
   3b6a8:	ldrsbeq	r0, [r7], #7
   3b6ac:	ldrsbeq	r0, [r7], #7
   3b6b0:	ldrsbeq	r0, [r7], #7
   3b6b4:	ldrsbeq	r0, [r7], #7
   3b6b8:	ldrsbeq	r0, [r7], #7
   3b6bc:	ldrsbeq	r0, [r7], #7
   3b6c0:	ldrdeq	r0, [ip, #-7]!
   3b6c4:	ldrsbeq	r0, [r7], #7
   3b6c8:	ldrdeq	r0, [r4, #-7]!
   3b6cc:	ldrsbeq	r0, [r7], #7
   3b6d0:	ldrsbeq	r0, [r7], #7
   3b6d4:	ldrsbeq	r0, [r7], #7
   3b6d8:	ldrsbeq	r0, [r7], #7
   3b6dc:	sbcseq	r0, r7, sl, asr r1
   3b6e0:	sbcseq	r0, r7, r0, asr r1
   3b6e4:	ldrsbeq	r0, [r7], #7
   3b6e8:	ldrsbeq	r0, [r7], #7
   3b6ec:	ldrsbeq	r0, [r7], #7
   3b6f0:	ldrsbeq	r0, [r7], #7
   3b6f4:	ldrsbeq	r0, [r7], #7
   3b6f8:	ldrsbeq	r0, [r7], #7
   3b6fc:	ldrsbeq	r0, [r7], #7
   3b700:	ldrdeq	r0, [r9, #-7]
   3b704:	ldrsbeq	r0, [r7], #7
   3b708:	ldrdeq	r0, [r2, #-7]
   3b70c:	ldrsbeq	r0, [r7], #7
   3b710:	ldrdeq	r0, [sp], #7
   3b714:	ldrshteq	r0, [r2], #12
   3b718:	andcs	r6, r1, r3, ror r8
   3b71c:	movwne	pc, #1059	; 0x423	; <UNPREDICTABLE>
   3b720:	mvnseq	pc, #35	; 0x23
   3b724:	movwne	pc, #1091	; 0x443	; <UNPREDICTABLE>
   3b728:	rsbsvs	r4, r3, r3, lsl #6
   3b72c:	vst1.64	{d14-d16}, [r8 :128], r2
   3b730:			; <UNDEFINED> instruction: 0xf5b25290
   3b734:	svclt	0x00025f90
   3b738:	andcs	r2, r1, r8, lsl r3
   3b73c:			; <UNDEFINED> instruction: 0xf47f7133
   3b740:			; <UNDEFINED> instruction: 0xe6d7aef5
   3b744:	svcvs	0x0000f418
   3b748:	mrcge	4, 7, APSR_nzcv, cr0, cr15, {1}
   3b74c:	andcs	r2, r1, sl, lsl #6
   3b750:			; <UNDEFINED> instruction: 0xe6cf7133
   3b754:	svcpl	0x0000f418
   3b758:	mcrge	4, 7, pc, cr8, cr15, {1}	; <UNPREDICTABLE>
   3b75c:	andcs	r2, r1, r8, lsl #6
   3b760:			; <UNDEFINED> instruction: 0xe6c77133
   3b764:	svcpl	0x0000f418
   3b768:	mcrge	4, 7, pc, cr0, cr15, {1}	; <UNPREDICTABLE>
   3b76c:	andcs	r2, r1, r9, lsl #6
   3b770:			; <UNDEFINED> instruction: 0xe6bf7133
   3b774:	andcs	r2, r1, fp, lsl #6
   3b778:			; <UNDEFINED> instruction: 0xe6bb7133
   3b77c:	movwmi	pc, #8768	; 0x2240	; <UNPREDICTABLE>
   3b780:	svceq	0x0003ea18
   3b784:	mrcge	4, 6, APSR_nzcv, cr2, cr15, {3}
   3b788:	andcs	r2, r1, r2, lsl r3
   3b78c:			; <UNDEFINED> instruction: 0xe6b17133
   3b790:	andcs	r2, r1, r5, lsl #6
   3b794:			; <UNDEFINED> instruction: 0xe6ad7133
   3b798:	movwmi	pc, #8768	; 0x2240	; <UNPREDICTABLE>
   3b79c:	svceq	0x0003ea18
   3b7a0:	mcrge	4, 6, pc, cr4, cr15, {3}	; <UNPREDICTABLE>
   3b7a4:	andcs	r2, r1, r3, lsl r3
   3b7a8:			; <UNDEFINED> instruction: 0xe6a37133
   3b7ac:	andcs	r2, r1, r4, lsl r3
   3b7b0:			; <UNDEFINED> instruction: 0xe69f7133
   3b7b4:			; <UNDEFINED> instruction: 0xf04f1e3a
   3b7b8:	vsubw.s8	q8, q0, d8
   3b7bc:	b	23c5c4 <rpl_re_syntax_options@@Base+0x1ceae4>
   3b7c0:	svclt	0x00180303
   3b7c4:	blcs	43fd0 <_IO_stdin_used@@Base+0x5790>
   3b7c8:	ldrmi	fp, [r3], -ip, lsl #30
   3b7cc:	blcs	443d4 <_IO_stdin_used@@Base+0x5b94>
   3b7d0:	mrcge	4, 4, APSR_nzcv, cr14, cr15, {3}
   3b7d4:	tstcs	r0, #12, 4	; 0xc0000000
   3b7d8:	teqvc	r2, r1
   3b7dc:			; <UNDEFINED> instruction: 0xe6896033
   3b7e0:	addspl	pc, r0, #8, 8	; 0x8000000
   3b7e4:	svcpl	0x0090f5b2
   3b7e8:	tstcs	r7, #2, 30
   3b7ec:	teqvc	r3, r1
   3b7f0:	mrcge	4, 4, APSR_nzcv, cr12, cr15, {3}
   3b7f4:	vst1.16	{d14-d16}, [r8 :256], lr
   3b7f8:			; <UNDEFINED> instruction: 0xf5b24204
   3b7fc:			; <UNDEFINED> instruction: 0xf47f4f00
   3b800:			; <UNDEFINED> instruction: 0xe7a3ae95
   3b804:	addspl	pc, r0, #8, 8	; 0x8000000
   3b808:	svcvc	0x0000f5b2
   3b80c:	tstcs	r7, #2, 30
   3b810:	teqvc	r3, r2
   3b814:	mcrge	4, 3, pc, cr14, cr15, {1}	; <UNPREDICTABLE>
   3b818:	strbt	r2, [fp], -r2
   3b81c:	stcl	7, cr15, [r6, #808]	; 0x328
   3b820:	stmdavs	r3, {r1, r4, r5, r7, r8, fp, ip, sp, lr}
   3b824:	andscc	pc, r7, r3, lsr r8	; <UNPREDICTABLE>
   3b828:	biceq	pc, r0, #201326595	; 0xc000003
   3b82c:	svclt	0x00082f5f
   3b830:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   3b834:	addne	pc, r6, #-1946157055	; 0x8c000001
   3b838:			; <UNDEFINED> instruction: 0xe70f71b2
   3b83c:	svcmi	0x0080f418
   3b840:	svccc	0x0031d1ea
   3b844:	andcs	r2, r2, r4, lsl #6
   3b848:	teqvc	r3, r7, lsr r0
   3b84c:	vst1.16	{d14-d16}, [r8 :64], r2
   3b850:			; <UNDEFINED> instruction: 0xf5b25290
   3b854:	svclt	0x00027f00
   3b858:	andcs	r2, r2, r8, lsl r3
   3b85c:	bicsle	r7, fp, r3, lsr r1
   3b860:			; <UNDEFINED> instruction: 0xf418e648
   3b864:	bicsle	r4, r7, r4, lsl #30
   3b868:	andcs	r2, r2, sl, lsl #6
   3b86c:			; <UNDEFINED> instruction: 0xe6417133
   3b870:	svccs	0x0000f418
   3b874:	andcs	sp, ip, #208, 2	; 0x34
   3b878:	andcs	r2, r2, r6, lsl #6
   3b87c:	eorsvs	r7, r3, r2, lsr r1
   3b880:	vmin.s8	d30, d0, d24
   3b884:	b	24c094 <rpl_re_syntax_options@@Base+0x1de5b4>
   3b888:	bcs	bc098 <rpl_re_syntax_options@@Base+0x4e5b8>
   3b88c:	tstcs	r3, #2, 30
   3b890:	teqvc	r3, r0, lsl r6
   3b894:	strt	sp, [sp], -r0, asr #3
   3b898:	svccs	0x0000f418
   3b89c:	andcs	sp, ip, #188, 2	; 0x2f
   3b8a0:	andcs	r2, r2, r9, lsl #6
   3b8a4:	eorsvs	r7, r3, r2, lsr r1
   3b8a8:	vmax.s8	d30, d0, d20
   3b8ac:	b	24c0bc <rpl_re_syntax_options@@Base+0x1de5dc>
   3b8b0:	bcs	bc0c0 <rpl_re_syntax_options@@Base+0x4e5e0>
   3b8b4:	tstcs	r2, #2, 30
   3b8b8:	teqvc	r3, r0, lsl r6
   3b8bc:	ldr	sp, [r9], -ip, lsr #3
   3b8c0:	svcpl	0x0000f418
   3b8c4:	movwcs	sp, #37288	; 0x91a8
   3b8c8:	teqvc	r3, r2
   3b8cc:			; <UNDEFINED> instruction: 0xf418e612
   3b8d0:			; <UNDEFINED> instruction: 0xd1a15f00
   3b8d4:	andcs	r2, r2, r8, lsl #6
   3b8d8:			; <UNDEFINED> instruction: 0xe60b7133
   3b8dc:	svccs	0x0000f418
   3b8e0:	andcs	sp, ip, #-2147483610	; 0x80000026
   3b8e4:	andcs	r2, r2, r0, lsl #7
   3b8e8:	eorsvs	r7, r3, r2, lsr r1
   3b8ec:			; <UNDEFINED> instruction: 0xf418e602
   3b8f0:	orrsle	r2, r1, r0, lsl #30
   3b8f4:	andcs	r2, r2, r0, lsr #6
   3b8f8:	ldrb	r7, [fp, #307]!	; 0x133
   3b8fc:	svccs	0x0000f418
   3b900:			; <UNDEFINED> instruction: 0x2322d18a
   3b904:	teqvc	r3, r2
   3b908:			; <UNDEFINED> instruction: 0xf418e5f4
   3b90c:	orrle	r2, r3, r0, lsl #30
   3b910:	vst1.8	{d18-d21}, [pc], ip
   3b914:	andcs	r7, r2, r0, lsl #7
   3b918:	eorsvs	r7, r3, r2, lsr r1
   3b91c:			; <UNDEFINED> instruction: 0xf418e5ea
   3b920:			; <UNDEFINED> instruction: 0xf47f2f00
   3b924:	andcs	sl, ip, #484	; 0x1e4
   3b928:	andcs	r2, r2, r0, asr #6
   3b92c:	eorsvs	r7, r3, r2, lsr r1
   3b930:			; <UNDEFINED> instruction: 0xf418e5e0
   3b934:			; <UNDEFINED> instruction: 0xf47f2f00
   3b938:			; <UNDEFINED> instruction: 0x2321af6f
   3b93c:	teqvc	r3, r2
   3b940:			; <UNDEFINED> instruction: 0xf418e5d8
   3b944:			; <UNDEFINED> instruction: 0xf47f2f00
   3b948:			; <UNDEFINED> instruction: 0x2323af67
   3b94c:	teqvc	r3, r2
   3b950:			; <UNDEFINED> instruction: 0xf418e5d0
   3b954:			; <UNDEFINED> instruction: 0xf47f2f00
   3b958:	andcs	sl, ip, #380	; 0x17c
   3b95c:	movwvc	pc, #1103	; 0x44f	; <UNPREDICTABLE>
   3b960:	teqvc	r2, r2
   3b964:	strb	r6, [r5, #51]	; 0x33
   3b968:	vstrle	s4, [sp, #-4]
   3b96c:	bl	95c18 <rpl_re_syntax_options@@Base+0x28138>
   3b970:			; <UNDEFINED> instruction: 0xf8510083
   3b974:	tstcc	r1, r3, lsr #32
   3b978:	stmibvs	r9!, {r0, r1, r2, r4, ip, lr, pc}^
   3b97c:	adcsmi	r3, r9, #524288	; 0x80000
   3b980:	stmdavs	r1, {r1, ip, lr, pc}^
   3b984:	andsle	r3, r0, r1, lsl #2
   3b988:	umaaleq	pc, ip, r5, r8	; <UNPREDICTABLE>
   3b98c:	stmibvs	ip!, {r0, r3, r5, fp, sp, lr}
   3b990:	stmiavs	r8!, {r6, r8, ip, sp, pc}^
   3b994:			; <UNDEFINED> instruction: 0xf8504421
   3b998:	stcpl	0, cr0, [pc], {35}	; 0x23
   3b99c:			; <UNDEFINED> instruction: 0xf57f0639
   3b9a0:	strb	sl, [r0], -r4, asr #28
   3b9a4:	cfstrspl	mvf4, [pc, #-100]	; 3b948 <ASN1_STRING_length@plt+0x350e0>
   3b9a8:			; <UNDEFINED> instruction: 0xf819e63f
   3b9ac:	movwcs	r7, #4099	; 0x1003
   3b9b0:	eorsvc	r7, r7, r3, lsr r1
   3b9b4:			; <UNDEFINED> instruction: 0xf7cae642
   3b9b8:	svclt	0x0000ed3a
   3b9bc:	andeq	sl, r2, sl, lsl r7
   3b9c0:	andeq	r0, r0, ip, asr #9
   3b9c4:	andeq	sl, r2, r4, ror #11
   3b9c8:	ldrbmi	lr, [r0, sp, lsr #18]!
   3b9cc:	strmi	r4, [sp], -r6, lsl #12
   3b9d0:			; <UNDEFINED> instruction: 0xf04f4692
   3b9d4:			; <UNDEFINED> instruction: 0xf04f37ff
   3b9d8:	vadd.i8	d16, d8, d10
   3b9dc:			; <UNDEFINED> instruction: 0x46520930
   3b9e0:			; <UNDEFINED> instruction: 0x46284631
   3b9e4:	stc2l	7, cr15, [r2], #1020	; 0x3fc
   3b9e8:	bvs	fed19ea0 <rpl_re_syntax_options@@Base+0xfecac3c0>
   3b9ec:	stmdavc	sl!, {r1, sl, fp, sp}
   3b9f0:	adcsvs	r4, r3, #50331648	; 0x3000000
   3b9f4:	ldccs	0, cr13, [r8], {32}
   3b9f8:	bcs	b6b660 <rpl_re_syntax_options@@Base+0xafdb80>
   3b9fc:	stccs	0, cr13, [r1], {30}
   3ba00:			; <UNDEFINED> instruction: 0xf06fd002
   3ba04:	strb	r0, [sl, r1, lsl #14]!
   3ba08:	teqeq	r0, r2, lsr #3	; <UNPREDICTABLE>
   3ba0c:	blcs	2a8540 <rpl_re_syntax_options@@Base+0x23aa60>
   3ba10:	movwcs	fp, #3980	; 0xf8c
   3ba14:	ldcne	3, cr2, [r8], #4
   3ba18:	movwcs	fp, #3848	; 0xf08
   3ba1c:	rscsle	r2, r0, r0, lsl #22
   3ba20:	andcs	pc, r7, #8, 22	; 0x2000
   3ba24:	svclt	0x00083701
   3ba28:	sbcsle	r4, r8, pc, lsl #12
   3ba2c:	svclt	0x00a8454a
   3ba30:			; <UNDEFINED> instruction: 0xf1a2464a
   3ba34:			; <UNDEFINED> instruction: 0xe7d20730
   3ba38:	streq	pc, [r1, -pc, rrx]
   3ba3c:	pop	{r3, r4, r5, r9, sl, lr}
   3ba40:	svclt	0x000087f0
   3ba44:	svcmi	0x00f0e92d
   3ba48:	stc	6, cr4, [sp, #-512]!	; 0xfffffe00
   3ba4c:	strmi	r8, [ip], -r2, lsl #22
   3ba50:	bleq	ff279dd4 <rpl_re_syntax_options@@Base+0xff20c2f4>
   3ba54:	ldmdbvc	r1, {r1, r2, r4, r9, sl, lr}
   3ba58:	bcc	477280 <rpl_re_syntax_options@@Base+0x4097a0>
   3ba5c:	blcc	ff079de0 <rpl_re_syntax_options@@Base+0xff00c300>
   3ba60:	adclt	r4, r9, r8, ror r4
   3ba64:			; <UNDEFINED> instruction: 0xf8d41e4a
   3ba68:	stmiapl	r3, {ip, sp, pc}^
   3ba6c:			; <UNDEFINED> instruction: 0x9327681b
   3ba70:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3ba74:	movwls	r9, #27445	; 0x6b35
   3ba78:	ldmdale	r9, {r0, r1, r5, r9, fp, sp}^
   3ba7c:			; <UNDEFINED> instruction: 0xf012e8df
   3ba80:	subseq	r0, r8, r6, ror r2
   3ba84:	sbceq	r0, sp, #88	; 0x58
   3ba88:	ldrsheq	r0, [r8], #-34	; 0xffffffde
   3ba8c:	eoreq	r0, r4, r8, asr r0
   3ba90:	subseq	r0, r8, lr, ror #7
   3ba94:	movweq	r0, #41072	; 0xa070
   3ba98:	subseq	r0, r8, r8, asr r0
   3ba9c:	subseq	r0, r8, r8, asr r0
   3baa0:	rsbseq	r0, r0, r8, asr r0
   3baa4:	orreq	r0, r1, #112	; 0x70
   3baa8:	subseq	r0, r8, r8, asr r0
   3baac:	rsbseq	r0, sp, fp, rrx
   3bab0:	subseq	r0, r8, r8, asr r0
   3bab4:	subseq	r0, r8, r8, asr r0
   3bab8:	subseq	r0, r8, r8, asr r0
   3babc:	rsbeq	r0, r6, #88	; 0x58
   3bac0:	subeq	r0, r7, #1610612742	; 0x60000006
   3bac4:	mvneq	r0, #1879048196	; 0x70000004
   3bac8:	bvc	477330 <rpl_re_syntax_options@@Base+0x409850>
   3bacc:	stmibvs	r5!, {r0, r6, r9, sl, lr}
   3bad0:	stclne	6, cr4, [fp], #-192	; 0xffffff40
   3bad4:	vst4.32	{d22,d24,d26,d28}, [r7 :128], r3
   3bad8:			; <UNDEFINED> instruction: 0xf7ff0200
   3badc:	ldmdbvc	r2!, {r0, r1, r2, r5, r6, sl, fp, ip, sp, lr, pc}
   3bae0:	ldrdcc	pc, [r8], -r8	; <UNPREDICTABLE>
   3bae4:	svclt	0x00082a09
   3bae8:	ldrmi	r2, [r8], #-512	; 0xfffffe00
   3baec:	eoreq	pc, r8, r8, asr #17
   3baf0:			; <UNDEFINED> instruction: 0x83bff000
   3baf4:	strtmi	r9, [r1], -r6, lsl #22
   3baf8:			; <UNDEFINED> instruction: 0x46409a34
   3bafc:	movwls	r3, #4609	; 0x1201
   3bb00:	ldrtmi	r9, [r2], -r0, lsl #4
   3bb04:	bcc	47736c <rpl_re_syntax_options@@Base+0x40988c>
   3bb08:			; <UNDEFINED> instruction: 0xff9cf000
   3bb0c:	ldmdavs	fp, {r1, r2, r8, r9, fp, ip, pc}
   3bb10:	stmdblt	fp!, {r1, r9, sl, lr}^
   3bb14:	stmdbcs	r9, {r0, r4, r5, r8, fp, ip, sp, lr}
   3bb18:			; <UNDEFINED> instruction: 0x83abf000
   3bb1c:			; <UNDEFINED> instruction: 0xf8dfb128
   3bb20:	ldrmi	r1, [sl], -r4, lsl #22
   3bb24:			; <UNDEFINED> instruction: 0xf7f94479
   3bb28:	bls	1fa354 <rpl_re_syntax_options@@Base+0x18c874>
   3bb2c:	andsvs	r2, r3, r8, lsl #6
   3bb30:	movwls	r2, #21248	; 0x5300
   3bb34:	bcs	ffc79eb8 <rpl_re_syntax_options@@Base+0xffc0c3d8>
   3bb38:	bcc	ff979ebc <rpl_re_syntax_options@@Base+0xff90c3dc>
   3bb3c:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3bb40:	blls	a15bb0 <rpl_re_syntax_options@@Base+0x9a80d0>
   3bb44:			; <UNDEFINED> instruction: 0xf040405a
   3bb48:	stmdals	r5, {r1, r2, r3, r7, r9, sl, pc}
   3bb4c:	ldc	0, cr11, [sp], #164	; 0xa4
   3bb50:	pop	{r1, r8, r9, fp, pc}
   3bb54:	mrc	15, 0, r8, cr8, cr0, {7}
   3bb58:	bicseq	r3, pc, r0, lsl sl	; <UNPREDICTABLE>
   3bb5c:	bichi	pc, r1, r0, lsl #2
   3bb60:	bcc	4773c8 <rpl_re_syntax_options@@Base+0x4098e8>
   3bb64:	bcs	4773cc <rpl_re_syntax_options@@Base+0x4098ec>
   3bb68:			; <UNDEFINED> instruction: 0xf100069d
   3bb6c:			; <UNDEFINED> instruction: 0x06d881ba
   3bb70:	ldrthi	pc, [r4], #-256	; 0xffffff00	; <UNPREDICTABLE>
   3bb74:			; <UNDEFINED> instruction: 0xf0002909
   3bb78:	movwcs	r8, #881	; 0x371
   3bb7c:	strls	r2, [r0], -r1
   3bb80:	cmpeq	r0, fp, lsl #2	; <UNPREDICTABLE>
   3bb84:			; <UNDEFINED> instruction: 0x461a7130
   3bb88:	eorseq	pc, r8, fp, lsl #2
   3bb8c:	ldc2	7, cr15, [r6], {250}	; 0xfa
   3bb90:	stmdacs	r0, {r0, r2, ip, pc}
   3bb94:	eorshi	pc, fp, #0
   3bb98:	bcs	477400 <rpl_re_syntax_options@@Base+0x409920>
   3bb9c:	ldrtmi	r4, [r0], -r1, asr #12
   3bba0:	stc2	7, cr15, [r4], {255}	; 0xff
   3bba4:			; <UNDEFINED> instruction: 0xf8d87933
   3bba8:	blcs	603c50 <rpl_re_syntax_options@@Base+0x596170>
   3bbac:	streq	lr, [r2, #-2816]	; 0xfffff500
   3bbb0:	eorpl	pc, r8, r8, asr #17
   3bbb4:	vst2.32	{d29-d30}, [pc :256], lr
   3bbb8:	vsubl.s8	q11, d0, d0
   3bbbc:			; <UNDEFINED> instruction: 0xf1a3028c
   3bbc0:	sbcsmi	r0, sl, r2, lsl r4
   3bbc4:	vst3.32			; <UNDEFINED> instruction: 0xf484fab4
   3bbc8:	b	13fdb18 <rpl_re_syntax_options@@Base+0x1390038>
   3bbcc:	ldrle	r1, [r1, #1108]!	; 0x454
   3bbd0:	bcs	1679f54 <rpl_re_syntax_options@@Base+0x160c474>
   3bbd4:	ldm	r6, {r0, r1, r2, r4, r8, r9, fp, sp}
   3bbd8:	ldrbtmi	r0, [sl], #-3
   3bbdc:	bcs	fe477404 <rpl_re_syntax_options@@Base+0xfe409924>
   3bbe0:	andls	sl, r7, #77824	; 0x13000
   3bbe4:	stm	r2, {r0, r1, r2, r9, fp, ip, pc}
   3bbe8:			; <UNDEFINED> instruction: 0xf0000003
   3bbec:	blcs	51be80 <rpl_re_syntax_options@@Base+0x4ae3a0>
   3bbf0:	bcs	477458 <rpl_re_syntax_options@@Base+0x409978>
   3bbf4:	ldrtmi	r4, [r0], -r1, asr #12
   3bbf8:	movwcs	fp, #7948	; 0x1f0c
   3bbfc:	mvnscc	pc, #79	; 0x4f
   3bc00:			; <UNDEFINED> instruction: 0xf7ff9304
   3bc04:			; <UNDEFINED> instruction: 0xf8d8fbd3
   3bc08:	ldrmi	r3, [r8], #-40	; 0xffffffd8
   3bc0c:			; <UNDEFINED> instruction: 0xf8c89b05
   3bc10:	blcs	3bcb8 <ASN1_STRING_length@plt+0x35450>
   3bc14:	rscshi	pc, r6, r0
   3bc18:			; <UNDEFINED> instruction: 0xf0402c00
   3bc1c:	stcls	3, cr8, [r5, #-340]	; 0xfffffeac
   3bc20:	cdpvc	4, 2, cr9, cr11, cr8, {0}
   3bc24:			; <UNDEFINED> instruction: 0xf0002b11
   3bc28:	blls	15bfc8 <rpl_re_syntax_options@@Base+0xee4e8>
   3bc2c:	ldmdbeq	r8!, {r0, r1, r3, r8, ip, sp, lr, pc}
   3bc30:	beq	1078064 <rpl_re_syntax_options@@Base+0x100a584>
   3bc34:	movwcc	r4, #5674	; 0x162a
   3bc38:			; <UNDEFINED> instruction: 0x4648af15
   3bc3c:			; <UNDEFINED> instruction: 0xf04f4651
   3bc40:	strls	r0, [r0, -r0, lsl #6]
   3bc44:			; <UNDEFINED> instruction: 0xf04fbf0c
   3bc48:			; <UNDEFINED> instruction: 0xf04f0c0b
   3bc4c:			; <UNDEFINED> instruction: 0xf88d0c0a
   3bc50:			; <UNDEFINED> instruction: 0xf7fac058
   3bc54:			; <UNDEFINED> instruction: 0x4602fc33
   3bc58:			; <UNDEFINED> instruction: 0xf0002800
   3bc5c:	blls	15bf64 <rpl_re_syntax_options@@Base+0xee484>
   3bc60:	addsmi	r3, ip, #33554432	; 0x2000000
   3bc64:	strls	sp, [r9], -lr, lsr #24
   3bc68:	strtmi	r4, [r8], -r6, lsl #12
   3bc6c:			; <UNDEFINED> instruction: 0xf7fa4659
   3bc70:	ldrtmi	pc, [r2], -r9, ror #24	; <UNPREDICTABLE>
   3bc74:	smlsdls	r0, r1, r6, r4
   3bc78:	ldreq	pc, [r0], -pc, asr #32
   3bc7c:	subsvs	pc, r8, sp, lsl #17
   3bc80:	strmi	r4, [r5], -r3, lsl #12
   3bc84:			; <UNDEFINED> instruction: 0xf7fa4648
   3bc88:	blx	fec7acf4 <rpl_re_syntax_options@@Base+0xfec0d214>
   3bc8c:	strmi	pc, [r2], -r0, lsl #7
   3bc90:	vstrcs.16	s0, [r0, #-182]	; 0xffffff4a	; <UNPREDICTABLE>
   3bc94:	movwcs	fp, #7944	; 0x1f08
   3bc98:			; <UNDEFINED> instruction: 0xf0402b00
   3bc9c:	ldrbmi	r8, [r1], -r0, lsr #1
   3bca0:	strls	r4, [r0, -r8, asr #12]
   3bca4:	streq	pc, [sl], -pc, asr #32
   3bca8:	subsvs	pc, r8, sp, lsl #17
   3bcac:	stc2	7, cr15, [r6], {250}	; 0xfa
   3bcb0:	stmdacs	r0, {r1, r2, r9, sl, lr}
   3bcb4:	addshi	pc, r3, r0
   3bcb8:	strcc	r9, [r1], #-2820	; 0xfffff4fc
   3bcbc:	lfmle	f4, 2, [r4, #624]	; 0x270
   3bcc0:	strmi	r9, [r2], -r9, lsl #28
   3bcc4:	stmdbcs	r0, {r3, r8, fp, ip, pc}
   3bcc8:	mrshi	pc, (UNDEF: 0)	; <UNPREDICTABLE>
   3bccc:			; <UNDEFINED> instruction: 0x46484613
   3bcd0:	strls	r4, [r0, -sl, lsl #12]
   3bcd4:	ldrcs	r4, [r0], #-1617	; 0xfffff9af
   3bcd8:	subsmi	pc, r8, sp, lsl #17
   3bcdc:	blx	ffbf9cce <rpl_re_syntax_options@@Base+0xffb8c1ee>
   3bce0:	ldmdavs	fp, {r1, r2, r8, r9, fp, ip, pc}
   3bce4:	cmple	sl, r0, lsl #22
   3bce8:	cdp	0, 1, cr9, cr8, cr5, {0}
   3bcec:	ldmdbvc	r3!, {r4, r9, fp, sp}
   3bcf0:	strle	r0, [r4, #-465]	; 0xfffffe2f
   3bcf4:	svclt	0x00182b17
   3bcf8:			; <UNDEFINED> instruction: 0xf0002b0b
   3bcfc:	blcs	61c0a8 <rpl_re_syntax_options@@Base+0x5ae5c8>
   3bd00:	svcge	0x0018f63f
   3bd04:	andvs	pc, r0, #1325400064	; 0x4f000000
   3bd08:	addeq	pc, ip, #192, 4
   3bd0c:	ldreq	pc, [r2], #-419	; 0xfffffe5d
   3bd10:	blx	fed4c080 <rpl_re_syntax_options@@Base+0xfecde5a0>
   3bd14:	ldrbeq	pc, [r2, r4, lsl #9]	; <UNPREDICTABLE>
   3bd18:	ldrbne	lr, [r4], #-2639	; 0xfffff5b1
   3bd1c:	svcge	0x000af57f
   3bd20:	muleq	r3, r6, r8
   3bd24:	bls	206988 <rpl_re_syntax_options@@Base+0x198ea8>
   3bd28:	ldrdpl	pc, [r8], -r8	; <UNPREDICTABLE>
   3bd2c:	andeq	lr, r3, r2, lsl #17
   3bd30:	svcge	0x005df47f
   3bd34:	bcs	47759c <rpl_re_syntax_options@@Base+0x409abc>
   3bd38:			; <UNDEFINED> instruction: 0x46404631
   3bd3c:	mcr2	7, 2, pc, cr4, cr15, {7}	; <UNPREDICTABLE>
   3bd40:	strmi	r1, [r4], -r3, asr #24
   3bd44:	stcne	0, cr13, [r7], {102}	; 0x66
   3bd48:	ldmdbvc	r3!, {r1, r2, ip, lr, pc}
   3bd4c:			; <UNDEFINED> instruction: 0xf0002b18
   3bd50:	blcs	9bfd4 <rpl_re_syntax_options@@Base+0x2e4f4>
   3bd54:	adchi	pc, r9, r0
   3bd58:	bcc	4775c0 <rpl_re_syntax_options@@Base+0x409ae0>
   3bd5c:			; <UNDEFINED> instruction: 0xf1400298
   3bd60:	blls	21cdcc <rpl_re_syntax_options@@Base+0x1af2ec>
   3bd64:	eorpl	pc, r8, r8, asr #17
   3bd68:	muleq	r3, r3, r8
   3bd6c:	stm	r6, {r0, r8, r9, sp}
   3bd70:	teqvc	r3, r3
   3bd74:	stmdals	r5, {r1, r2, r8, r9, fp, ip, pc}
   3bd78:	blcs	55dec <quoting_style_vals@@Base+0x2be8>
   3bd7c:	stmdacs	r0, {r2, r4, r5, r7, ip, lr, pc}
   3bd80:			; <UNDEFINED> instruction: 0xe09dd1b2
   3bd84:			; <UNDEFINED> instruction: 0xf3402c00
   3bd88:	cfstr32cs	mvfx8, [r1], {115}	; 0x73
   3bd8c:	ldrbhi	pc, [r4, #-0]!	; <UNPREDICTABLE>
   3bd90:			; <UNDEFINED> instruction: 0xf10b9b05
   3bd94:			; <UNDEFINED> instruction: 0xf8cd0938
   3bd98:			; <UNDEFINED> instruction: 0xf10b8024
   3bd9c:	strls	r0, [sl], -r0, asr #20
   3bda0:	strcs	sl, [r2, #-3861]	; 0xfffff0eb
   3bda4:			; <UNDEFINED> instruction: 0x461e4698
   3bda8:	strcc	lr, [r1, #-3]
   3bdac:	vsubl.s8	q10, d16, d28
   3bdb0:			; <UNDEFINED> instruction: 0x4640809e
   3bdb4:			; <UNDEFINED> instruction: 0xf7fa4659
   3bdb8:	ldrtmi	pc, [r2], -r5, asr #23	; <UNPREDICTABLE>
   3bdbc:	smlsdls	r0, r1, r6, r4
   3bdc0:	ldreq	pc, [r0], -pc, asr #32
   3bdc4:	subsvs	pc, r8, sp, lsl #17
   3bdc8:	strmi	r4, [r3], -r0, lsl #13
   3bdcc:			; <UNDEFINED> instruction: 0xf7fa4648
   3bdd0:	stmdacs	r0, {r0, r2, r4, r5, r6, r8, r9, fp, ip, sp, lr, pc}
   3bdd4:			; <UNDEFINED> instruction: 0xf1b8bf18
   3bdd8:	strmi	r0, [r6], -r0, lsl #30
   3bddc:	bls	1f0578 <rpl_re_syntax_options@@Base+0x182a98>
   3bde0:	andsvs	r2, r3, ip, lsl #6
   3bde4:	stmdane	r8, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   3bde8:	stmdals	r5, {r9, sp}
   3bdec:	andls	r4, r5, #2030043136	; 0x79000000
   3bdf0:			; <UNDEFINED> instruction: 0xf8a4f7f9
   3bdf4:	mrc	6, 0, lr, cr8, cr14, {4}
   3bdf8:			; <UNDEFINED> instruction: 0x46281a90
   3bdfc:			; <UNDEFINED> instruction: 0xf7f9696a
   3be00:			; <UNDEFINED> instruction: 0xe712f89d
   3be04:	ldmdavs	fp, {r1, r2, r8, r9, fp, ip, pc}
   3be08:			; <UNDEFINED> instruction: 0xf47f2b00
   3be0c:	movwcs	sl, #3729	; 0xe91
   3be10:	strb	r9, [sl, -r5, lsl #6]!
   3be14:	blcs	9a2e8 <rpl_re_syntax_options@@Base+0x2c808>
   3be18:	ldmdavc	r3!, {r0, r1, r2, r3, r6, r8, ip, lr, pc}
   3be1c:	cmple	ip, ip, lsr #22
   3be20:	cfmuls	mvf2, mvf8, mvf0
   3be24:			; <UNDEFINED> instruction: 0x46312a10
   3be28:			; <UNDEFINED> instruction: 0xf7ff4640
   3be2c:	strmi	pc, [r3], -sp, asr #27
   3be30:	andls	r3, r4, r2, lsl #6
   3be34:	bls	17007c <rpl_re_syntax_options@@Base+0x10259c>
   3be38:	svccc	0x00fff1b2
   3be3c:	adcmi	fp, r2, #24, 30	; 0x60
   3be40:	ldmdbvc	r3!, {r0, r1, r3, r4, r5, r8, r9, fp, ip, lr, pc}
   3be44:	teqle	r8, r8, lsl fp
   3be48:			; <UNDEFINED> instruction: 0xd1223201
   3be4c:	svcmi	0x0000f5b4
   3be50:	strcs	fp, [r0, #-4020]	; 0xfffff04c
   3be54:	bllt	985260 <rpl_re_syntax_options@@Base+0x917780>
   3be58:	bcs	4776c0 <rpl_re_syntax_options@@Base+0x409be0>
   3be5c:	ldrtmi	r4, [r0], -r1, asr #12
   3be60:	blx	fe979e64 <rpl_re_syntax_options@@Base+0xfe90c384>
   3be64:	ldrdcc	pc, [r8], -r8	; <UNPREDICTABLE>
   3be68:			; <UNDEFINED> instruction: 0xf8c84418
   3be6c:	stmdals	r5, {r3, r5}
   3be70:	sbcle	r2, r7, r0, lsl #16
   3be74:			; <UNDEFINED> instruction: 0x43239b04
   3be78:			; <UNDEFINED> instruction: 0xf8dfd184
   3be7c:			; <UNDEFINED> instruction: 0x462a17b8
   3be80:			; <UNDEFINED> instruction: 0xf7f94479
   3be84:	blls	1f9ff8 <rpl_re_syntax_options@@Base+0x18c518>
   3be88:	blcs	55efc <quoting_style_vals@@Base+0x2cf8>
   3be8c:			; <UNDEFINED> instruction: 0xe7a9d0bf
   3be90:	blls	15fea8 <rpl_re_syntax_options@@Base+0xf23c8>
   3be94:	svcmi	0x0000f5b3
   3be98:	strcs	fp, [r0, #-4020]	; 0xfffff04c
   3be9c:	cfstr32cs	mvfx2, [r0, #-4]
   3bea0:	bls	1f0210 <rpl_re_syntax_options@@Base+0x182730>
   3bea4:	andsvs	r2, r3, pc, lsl #6
   3bea8:	ldmdavc	r3!, {r1, r3, sp, lr, pc}
   3beac:	adcsle	r2, r8, ip, lsr #22
   3beb0:	bcc	477718 <rpl_re_syntax_options@@Base+0x409c38>
   3beb4:			; <UNDEFINED> instruction: 0xf53f029b
   3beb8:	bls	1e7c10 <rpl_re_syntax_options@@Base+0x17a130>
   3bebc:	andsvs	r2, r3, sl, lsl #6
   3bec0:	blcs	62adc <quoting_style_vals@@Base+0xf8d8>
   3bec4:	mrcge	4, 1, APSR_nzcv, cr4, cr15, {1}
   3bec8:	bls	275d00 <rpl_re_syntax_options@@Base+0x208220>
   3becc:	str	r9, [ip, -r5, lsl #4]
   3bed0:	teqlt	r3, r5, lsl #22
   3bed4:			; <UNDEFINED> instruction: 0x1760f8df
   3bed8:	andcs	r4, r0, #24, 12	; 0x1800000
   3bedc:			; <UNDEFINED> instruction: 0xf7f94479
   3bee0:	andcs	pc, r0, #2949120	; 0x2d0000
   3bee4:	bls	1e0700 <rpl_re_syntax_options@@Base+0x172c20>
   3bee8:	andsvs	r2, r3, sp, lsl #6
   3beec:	strbmi	lr, [r3], -r2, lsr #12
   3bef0:			; <UNDEFINED> instruction: 0x8609e9dd
   3bef4:	bls	15ff1c <rpl_re_syntax_options@@Base+0xf243c>
   3bef8:	smlalle	r4, r6, r4, r2
   3befc:			; <UNDEFINED> instruction: 0x46594618
   3bf00:	blx	879ef2 <rpl_re_syntax_options@@Base+0x80c412>
   3bf04:	stmdacs	r0, {r0, r2, r9, sl, lr}
   3bf08:	mcrge	4, 4, pc, cr11, cr15, {3}	; <UNPREDICTABLE>
   3bf0c:			; <UNDEFINED> instruction: 0xf8dfe767
   3bf10:			; <UNDEFINED> instruction: 0xf1a1372c
   3bf14:			; <UNDEFINED> instruction: 0xf8df0123
   3bf18:	blx	fec85bc0 <rpl_re_syntax_options@@Base+0xfec180e0>
   3bf1c:	stflsd	f7, [r6], {129}	; 0x81
   3bf20:	ldrbtmi	r4, [sl], #-1147	; 0xfffffb85
   3bf24:	stmdbeq	r9, {r3, r4, r6, r9, sl, lr}^
   3bf28:	strne	lr, [r0], #-2509	; 0xfffff633
   3bf2c:	ldrdne	pc, [r0], #-136	; 0xffffff78
   3bf30:	ldc2	7, cr15, [r8], {252}	; 0xfc
   3bf34:	blx	fec55fc4 <rpl_re_syntax_options@@Base+0xfebe84e4>
   3bf38:	andls	pc, r5, r0, lsl #7
   3bf3c:	bcs	3e4b0 <locale_charset@@Base+0x7ec>
   3bf40:	movwcs	fp, #3848	; 0xf08
   3bf44:			; <UNDEFINED> instruction: 0xf43f2b00
   3bf48:	ldrb	sl, [r1, #3623]!	; 0xe27
   3bf4c:			; <UNDEFINED> instruction: 0xf1a19c06
   3bf50:			; <UNDEFINED> instruction: 0xf8df0121
   3bf54:	blx	fec89b1c <rpl_re_syntax_options@@Base+0xfec1c03c>
   3bf58:			; <UNDEFINED> instruction: 0xf8dff181
   3bf5c:	ldrbmi	r2, [r8], -ip, ror #13
   3bf60:	ldrbtmi	r0, [fp], #-2377	; 0xfffff6b7
   3bf64:	stmib	sp, {r1, r3, r4, r5, r6, sl, lr}^
   3bf68:	ldrb	r1, [pc, r0, lsl #8]
   3bf6c:	ldrteq	pc, [r8], #-267	; 0xfffffef5	; <UNPREDICTABLE>
   3bf70:	strbeq	pc, [r0, #-267]	; 0xfffffef5	; <UNPREDICTABLE>
   3bf74:	strls	r2, [r0], -r0, lsl #6
   3bf78:	strtmi	r4, [r9], -r0, lsr #12
   3bf7c:			; <UNDEFINED> instruction: 0xf7fa461a
   3bf80:	mulls	r5, sp, sl
   3bf84:	suble	r2, r2, r0, lsl #16
   3bf88:	ldrsbcc	pc, [ip], #-139	; 0xffffff75	; <UNPREDICTABLE>
   3bf8c:			; <UNDEFINED> instruction: 0xf77f2b01
   3bf90:			; <UNDEFINED> instruction: 0xf8cdae03
   3bf94:			; <UNDEFINED> instruction: 0xf04fb01c
   3bf98:	vmov.f16	r0, s16
   3bf9c:	svcge	0x0015ba10
   3bfa0:			; <UNDEFINED> instruction: 0xa014f8dd
   3bfa4:			; <UNDEFINED> instruction: 0xf8d89704
   3bfa8:			; <UNDEFINED> instruction: 0xf8d83028
   3bfac:	addsmi	r2, sl, #56	; 0x38
   3bfb0:	eorshi	pc, r0, #64, 6
   3bfb4:			; <UNDEFINED> instruction: 0x201cf8d8
   3bfb8:			; <UNDEFINED> instruction: 0xf0004293
   3bfbc:			; <UNDEFINED> instruction: 0xf8d8822b
   3bfc0:			; <UNDEFINED> instruction: 0xf8522008
   3bfc4:	movwcc	r3, #4131	; 0x1023
   3bfc8:	eorhi	pc, r4, #64	; 0x40
   3bfcc:			; <UNDEFINED> instruction: 0x4641465a
   3bfd0:			; <UNDEFINED> instruction: 0xf7ff4630
   3bfd4:			; <UNDEFINED> instruction: 0xf8d8f9eb
   3bfd8:	movwcs	r1, #40	; 0x28
   3bfdc:	ldrmi	r9, [sl], -r0, lsl #12
   3bfe0:	strtmi	r4, [r9], -r8, lsl #8
   3bfe4:	eoreq	pc, r8, r8, asr #17
   3bfe8:			; <UNDEFINED> instruction: 0xf7fa4620
   3bfec:	blls	17a990 <rpl_re_syntax_options@@Base+0x10ceb0>
   3bff0:			; <UNDEFINED> instruction: 0x46294652
   3bff4:	subsls	pc, r8, sp, lsl #17
   3bff8:	strmi	r9, [r7], -r0, lsl #6
   3bffc:	strtmi	r4, [r0], -r3, lsl #12
   3c000:	blx	1779ff0 <rpl_re_syntax_options@@Base+0x170c510>
   3c004:	svclt	0x00182800
   3c008:	strmi	r2, [r2], r0, lsl #30
   3c00c:	andcs	sp, r0, #-1073741774	; 0xc0000032
   3c010:	bls	1e082c <rpl_re_syntax_options@@Base+0x172d4c>
   3c014:	andsvs	r2, r3, ip, lsl #6
   3c018:	ldmdavs	r2!, {r2, r3, r7, r8, sl, sp, lr, pc}
   3c01c:			; <UNDEFINED> instruction: 0xf8db2401
   3c020:	addsmi	r3, r4, r4, asr r0
   3c024:			; <UNDEFINED> instruction: 0xf0004023
   3c028:			; <UNDEFINED> instruction: 0xf8db82e5
   3c02c:	movwcs	r0, #80	; 0x50
   3c030:	cmpeq	r0, fp, lsl #2	; <UNPREDICTABLE>
   3c034:			; <UNDEFINED> instruction: 0x4320461a
   3c038:	subseq	pc, r0, fp, asr #17
   3c03c:	eorseq	pc, r8, fp, lsl #2
   3c040:			; <UNDEFINED> instruction: 0xf7fa9600
   3c044:	andls	pc, r5, fp, lsr sl	; <UNPREDICTABLE>
   3c048:	rscle	r2, r0, r0, lsl #16
   3c04c:	ldrdcs	pc, [ip], #-139	; 0xffffff75
   3c050:			; <UNDEFINED> instruction: 0x3058f89b
   3c054:			; <UNDEFINED> instruction: 0xf8cb3201
   3c058:			; <UNDEFINED> instruction: 0xf043204c
   3c05c:			; <UNDEFINED> instruction: 0xf88b0302
   3c060:	ldr	r3, [r9, #88]	; 0x58
   3c064:			; <UNDEFINED> instruction: 0xf10b2300
   3c068:			; <UNDEFINED> instruction: 0xf10b0140
   3c06c:			; <UNDEFINED> instruction: 0x461a0038
   3c070:			; <UNDEFINED> instruction: 0xf7fa9600
   3c074:	andls	pc, r5, r3, lsr #20
   3c078:	sbcle	r2, r8, r0, lsl #16
   3c07c:	ldrsbcc	pc, [ip], #-139	; 0xffffff75	; <UNPREDICTABLE>
   3c080:			; <UNDEFINED> instruction: 0xf77f2b01
   3c084:			; <UNDEFINED> instruction: 0xf89bad89
   3c088:			; <UNDEFINED> instruction: 0xf0433058
   3c08c:			; <UNDEFINED> instruction: 0xf88b0302
   3c090:	str	r3, [r1, #88]	; 0x58
   3c094:	vtst.8	d22, d0, d21
   3c098:	andsmi	r3, sp, #1006632960	; 0x3c000000
   3c09c:			; <UNDEFINED> instruction: 0xf89bd02b
   3c0a0:			; <UNDEFINED> instruction: 0xf0133058
   3c0a4:			; <UNDEFINED> instruction: 0xd1260410
   3c0a8:	tsteq	r0, #67	; 0x43	; <UNPREDICTABLE>
   3c0ac:	subscc	pc, r8, fp, lsl #17
   3c0b0:	andeq	pc, r8, #19
   3c0b4:	orrshi	pc, r5, #64	; 0x40
   3c0b8:	vaddw.s8	q9, q0, d0
   3c0bc:			; <UNDEFINED> instruction: 0xf8cb31ff
   3c0c0:			; <UNDEFINED> instruction: 0xf64f1064
   3c0c4:	vsra.s64	<illegal reg q11.5>, q15, #56
   3c0c8:			; <UNDEFINED> instruction: 0xf8cb71ff
   3c0cc:			; <UNDEFINED> instruction: 0xf64f1068
   3c0d0:	vsra.s64	<illegal reg q11.5>, q15, #64
   3c0d4:			; <UNDEFINED> instruction: 0xf8cb71ff
   3c0d8:	ldrbeq	r1, [r9, -ip, rrx]
   3c0dc:	rsbcs	pc, r0, fp, asr #17
   3c0e0:	cmphi	r0, #64, 2	; <UNPREDICTABLE>
   3c0e4:	rsbscs	pc, r0, fp, asr #17
   3c0e8:	rsbscs	pc, r4, fp, asr #17
   3c0ec:	rsbscs	pc, r8, fp, asr #17
   3c0f0:	rsbscs	pc, ip, fp, asr #17
   3c0f4:			; <UNDEFINED> instruction: 0xf5a56835
   3c0f8:			; <UNDEFINED> instruction: 0xf10b7380
   3c0fc:			; <UNDEFINED> instruction: 0xf4330738
   3c100:			; <UNDEFINED> instruction: 0xf10b7380
   3c104:			; <UNDEFINED> instruction: 0xf0400140
   3c108:			; <UNDEFINED> instruction: 0xf5b58137
   3c10c:	strls	r7, [r0], -r0, lsl #31
   3c110:	orrhi	pc, r6, r0
   3c114:	ldrtmi	r2, [r8], -r5, lsl #4
   3c118:			; <UNDEFINED> instruction: 0x461a6032
   3c11c:			; <UNDEFINED> instruction: 0xf7fa9104
   3c120:	stmdbls	r4, {r0, r2, r3, r6, r7, r8, fp, ip, sp, lr, pc}
   3c124:	eorsvs	r2, r3, sl, lsl #6
   3c128:	movwcs	r4, #1540	; 0x604
   3c12c:			; <UNDEFINED> instruction: 0x461a4638
   3c130:	tstls	r4, r0, lsl #12
   3c134:			; <UNDEFINED> instruction: 0xf9c2f7fa
   3c138:	strtmi	r9, [r2], -r4, lsl #18
   3c13c:	ldrtmi	r4, [r8], -r5, lsl #12
   3c140:	svcge	0x0015462b
   3c144:	strcs	r9, [sl, -r0, lsl #14]
   3c148:	subsvc	pc, r8, sp, lsl #17
   3c14c:			; <UNDEFINED> instruction: 0xf9b6f7fa
   3c150:			; <UNDEFINED> instruction: 0xf385fab5
   3c154:			; <UNDEFINED> instruction: 0x2c00095b
   3c158:	movwcs	fp, #7944	; 0x1f08
   3c15c:	svclt	0x00082800
   3c160:	andls	r2, r5, r1, lsl #6
   3c164:			; <UNDEFINED> instruction: 0xf47f2b00
   3c168:	mrc	15, 0, sl, cr8, cr2, {2}
   3c16c:			; <UNDEFINED> instruction: 0x46302a10
   3c170:			; <UNDEFINED> instruction: 0xf7ff4641
   3c174:			; <UNDEFINED> instruction: 0xf8d8f91b
   3c178:	ldrmi	r3, [r8], #-40	; 0xffffffd8
   3c17c:	eoreq	pc, r8, r8, asr #17
   3c180:	ldrdcs	lr, [r1, -r8]
   3c184:	strcs	r2, [r0, -r0, lsr #32]
   3c188:			; <UNDEFINED> instruction: 0xf7c99710
   3c18c:	tstcs	r1, r4, asr #28
   3c190:	eorcs	r4, r8, r5, lsl #12
   3c194:	cdp	7, 3, cr15, cr14, cr9, {6}
   3c198:	vst3.32			; <UNDEFINED> instruction: 0xf480fab0
   3c19c:	stmdbeq	r4!, {r0, r7, r9, sl, lr}^
   3c1a0:	svclt	0x000842bd
   3c1a4:	cfstrscs	mvf2, [r0], {1}
   3c1a8:	mvnshi	pc, r0, asr #32
   3c1ac:	bcs	477a14 <rpl_re_syntax_options@@Base+0x409f34>
   3c1b0:	ldrtmi	r4, [r0], -r1, asr #12
   3c1b4:	ldc2	7, cr15, [r0, #992]	; 0x3e0
   3c1b8:	blcs	da68c <rpl_re_syntax_options@@Base+0x6cbac>
   3c1bc:			; <UNDEFINED> instruction: 0xf0004682
   3c1c0:	blcs	69c95c <rpl_re_syntax_options@@Base+0x62ee7c>
   3c1c4:	strls	fp, [sl], #-3864	; 0xfffff0e8
   3c1c8:	rschi	pc, r1, r0
   3c1cc:	bcs	477a34 <rpl_re_syntax_options@@Base+0x409f54>
   3c1d0:	stmib	sp, {r0, r2, r4, r8, r9, fp, sp}^
   3c1d4:	ldmdage	r1, {r2, r8, r9, fp, ip, pc}
   3c1d8:	blt	477a40 <rpl_re_syntax_options@@Base+0x409f60>
   3c1dc:	movwcs	fp, #7944	; 0x1f08
   3c1e0:	svclt	0x00084681
   3c1e4:	blge	6186b8 <rpl_re_syntax_options@@Base+0x5aabd8>
   3c1e8:	tstcs	r0, r7, lsl #6
   3c1ec:	tstls	r8, r9, lsl #2
   3c1f0:	movwmi	pc, #962	; 0x3c2	; <UNPREDICTABLE>
   3c1f4:	vsubw.u8	<illegal reg q12.5>, q1, d12
   3c1f8:	movwls	r4, #54016	; 0xd300
   3c1fc:	stcls	3, cr2, [r7], {1}
   3c200:	movwls	r4, #5682	; 0x1632
   3c204:	ldrbmi	r4, [r3], -r1, asr #12
   3c208:			; <UNDEFINED> instruction: 0xf8cd4648
   3c20c:	ldrls	fp, [r2], #-0
   3c210:	ldrls	r2, [r1], #-1027	; 0xfffffbfd
   3c214:			; <UNDEFINED> instruction: 0xf804f7ff
   3c218:			; <UNDEFINED> instruction: 0xf0402800
   3c21c:			; <UNDEFINED> instruction: 0x465a80f6
   3c220:	ldrtmi	r4, [r0], -r1, asr #12
   3c224:	ldc2l	7, cr15, [r8, #-992]	; 0xfffffc20
   3c228:	vmovne.32	r9, d10[0]
   3c22c:	andeq	pc, r2, #50	; 0x32
   3c230:	eorsle	r4, r2, r2, lsl #13
   3c234:	bcs	da704 <rpl_re_syntax_options@@Base+0x6cc24>
   3c238:	sbchi	pc, sl, r0
   3c23c:			; <UNDEFINED> instruction: 0xf0002a16
   3c240:	blcs	15c634 <rpl_re_syntax_options@@Base+0xeeb54>
   3c244:	ldm	pc, {r0, r1, r3, r4, r5, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   3c248:	svcvs	0x007ff003
   3c24c:	subeq	r6, r3, pc, lsr #12
   3c250:	andls	r2, r5, #0, 4
   3c254:	movwcs	r9, #23046	; 0x5a06
   3c258:	strbt	r6, [fp], #-19	; 0xffffffed
   3c25c:	bcc	477ac4 <rpl_re_syntax_options@@Base+0x409fe4>
   3c260:	movwcc	pc, #1043	; 0x413	; <UNPREDICTABLE>
   3c264:	cfstrsge	mvf15, [r9], {127}	; 0x7f
   3c268:	movwls	r9, #23046	; 0x5a06
   3c26c:	andsvs	r2, r3, r0, lsl r3
   3c270:	cfstrscs	mvf14, [r8, #-384]	; 0xfffffe80
   3c274:			; <UNDEFINED> instruction: 0xac15d978
   3c278:	cmpeq	r0, fp, lsl #2	; <UNPREDICTABLE>
   3c27c:			; <UNDEFINED> instruction: 0xf10b9400
   3c280:	movwcs	r0, #56	; 0x38
   3c284:			; <UNDEFINED> instruction: 0xf88d2411
   3c288:			; <UNDEFINED> instruction: 0xf7fa4058
   3c28c:	andls	pc, r5, r7, lsl r9	; <UNPREDICTABLE>
   3c290:			; <UNDEFINED> instruction: 0xf43f2800
   3c294:	strhvs	sl, [r5, #-236]	; 0xffffff14
   3c298:	blcs	175498 <rpl_re_syntax_options@@Base+0x1079b8>
   3c29c:	ldm	pc, {r0, r1, r3, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   3c2a0:	msrmi	SPSR_c, #3
   3c2a4:	andseq	r3, r7, r3, lsl #20
   3c2a8:			; <UNDEFINED> instruction: 0x46289912
   3c2ac:			; <UNDEFINED> instruction: 0xff1af7fb
   3c2b0:	andsvs	r9, r8, r6, lsl #22
   3c2b4:	ldmdbvc	r2!, {r8, r9, fp, ip, sp, pc}
   3c2b8:			; <UNDEFINED> instruction: 0xf0002a02
   3c2bc:	bcs	59c4e8 <rpl_re_syntax_options@@Base+0x52ea08>
   3c2c0:	bichi	pc, r4, r0
   3c2c4:	ldr	r2, [sl, r0, lsl #6]
   3c2c8:	strcs	r9, [r1], #-2821	; 0xfffff4fb
   3c2cc:	ldr	r9, [r2], -r8, lsl #6
   3c2d0:	bge	4622e8 <rpl_re_syntax_options@@Base+0x3f4808>
   3c2d4:	andls	r9, r0, #294912	; 0x48000
   3c2d8:	andeq	pc, ip, #0, 2
   3c2dc:			; <UNDEFINED> instruction: 0xf8cd4603
   3c2e0:	tstls	r1, r8
   3c2e4:			; <UNDEFINED> instruction: 0xf8d83324
   3c2e8:	strtmi	r0, [r9], -r0, asr #32
   3c2ec:			; <UNDEFINED> instruction: 0xff12f7fb
   3c2f0:	andsvs	r9, r8, r6, lsl #22
   3c2f4:	sbcsle	r2, lr, r0, lsl #16
   3c2f8:	blls	176a74 <rpl_re_syntax_options@@Base+0x108f94>
   3c2fc:			; <UNDEFINED> instruction: 0xf7c94628
   3c300:	strbmi	lr, [r8], -r8, ror #28
   3c304:	blx	fe47a2f0 <rpl_re_syntax_options@@Base+0xfe40c810>
   3c308:	ldmdavs	r8, {r1, r2, r8, r9, fp, ip, pc}
   3c30c:			; <UNDEFINED> instruction: 0xf47f2800
   3c310:	andls	sl, r5, pc, lsl #24
   3c314:	ldmdbls	r2, {r6, sl, sp, lr, pc}
   3c318:			; <UNDEFINED> instruction: 0xf7fb4628
   3c31c:	blls	1fbeb0 <rpl_re_syntax_options@@Base+0x18e3d0>
   3c320:	stmdacs	r0, {r3, r4, sp, lr}
   3c324:	strb	sp, [r7, r7, asr #1]!
   3c328:	ldmdbvs	r3, {r2, r9, fp, ip, pc}^
   3c32c:	bls	256374 <rpl_re_syntax_options@@Base+0x1e8894>
   3c330:			; <UNDEFINED> instruction: 0xf0004293
   3c334:	bls	4dc8d0 <rpl_re_syntax_options@@Base+0x46edf0>
   3c338:	stcls	12, cr1, [r4], {89}	; 0x59
   3c33c:			; <UNDEFINED> instruction: 0xf8406161
   3c340:	ldmdbvc	r2!, {r0, r1, r5, sp}
   3c344:	andcs	lr, r1, #184, 14	; 0x2e00000
   3c348:	umaalcc	pc, r8, sp, r8	; <UNPREDICTABLE>
   3c34c:			; <UNDEFINED> instruction: 0xf0032101
   3c350:	cmpne	fp, pc, lsl r0
   3c354:			; <UNDEFINED> instruction: 0xf000fa01
   3c358:	eorne	pc, r3, r5, asr r8	; <UNPREDICTABLE>
   3c35c:			; <UNDEFINED> instruction: 0xf8454301
   3c360:	str	r1, [r9, r3, lsr #32]!
   3c364:			; <UNDEFINED> instruction: 0xe7ef7932
   3c368:	ldrsbcc	pc, [r4], #-139	; 0xffffff75	; <UNPREDICTABLE>
   3c36c:	adcmi	r2, r9, r1, lsl #2
   3c370:			; <UNDEFINED> instruction: 0xf8cb430b
   3c374:			; <UNDEFINED> instruction: 0xe77e3054
   3c378:	ldrtmi	r2, [r8], -r0, lsl #6
   3c37c:			; <UNDEFINED> instruction: 0x9600461a
   3c380:			; <UNDEFINED> instruction: 0xf89cf7fa
   3c384:	stmdacs	r0, {r0, r2, ip, pc}
   3c388:	mcrge	4, 7, pc, cr15, cr15, {3}	; <UNPREDICTABLE>
   3c38c:			; <UNDEFINED> instruction: 0xf899e63f
   3c390:			; <UNDEFINED> instruction: 0x46413010
   3c394:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   3c398:	andscc	pc, r0, r9, lsl #17
   3c39c:	bcc	477c04 <rpl_re_syntax_options@@Base+0x40a124>
   3c3a0:	mrc	5, 0, r0, cr8, cr10, {6}
   3c3a4:	svclt	0x00422a10
   3c3a8:	vst2.8	{d22-d23}, [r3 :128], fp
   3c3ac:	eorvs	r6, fp, r0, lsl #7
   3c3b0:	ldrdcc	pc, [r8], -r8	; <UNPREDICTABLE>
   3c3b4:	ldrtmi	r4, [r0], -r3, lsl #8
   3c3b8:	eorcc	pc, r8, r8, asr #17
   3c3bc:	stc2	7, cr15, [ip], {248}	; 0xf8
   3c3c0:	blcs	da894 <rpl_re_syntax_options@@Base+0x6cdb4>
   3c3c4:			; <UNDEFINED> instruction: 0xf0004682
   3c3c8:	andcs	r8, r1, #225	; 0xe1
   3c3cc:	ldrbt	r9, [sp], sl, lsl #4
   3c3d0:	movwcs	r9, #31238	; 0x7a06
   3c3d4:	blls	176b50 <rpl_re_syntax_options@@Base+0x109070>
   3c3d8:	usada8	pc, r3, r0, r6	; <UNPREDICTABLE>
   3c3dc:	ldrtmi	r4, [r0], -r1, asr #12
   3c3e0:			; <UNDEFINED> instruction: 0xffe4f7fe
   3c3e4:	ldmdbls	r4!, {r1, r2, r9, fp, ip, pc}
   3c3e8:	ldrdpl	pc, [r8], -r8	; <UNPREDICTABLE>
   3c3ec:	bcc	477c54 <rpl_re_syntax_options@@Base+0x40a174>
   3c3f0:	ldrtmi	r9, [r2], -r1, lsl #4
   3c3f4:	strtmi	r9, [r1], -r0, lsl #2
   3c3f8:	strbmi	r4, [r0], -r5, lsl #8
   3c3fc:	eorpl	pc, r8, r8, asr #17
   3c400:	blx	87a406 <rpl_re_syntax_options@@Base+0x80c926>
   3c404:			; <UNDEFINED> instruction: 0xf7ff9005
   3c408:	blls	1eb264 <rpl_re_syntax_options@@Base+0x17d784>
   3c40c:	blls	176b88 <rpl_re_syntax_options@@Base+0x1090a8>
   3c410:			; <UNDEFINED> instruction: 0xe7736018
   3c414:			; <UNDEFINED> instruction: 0xb01cf8dd
   3c418:	andsge	pc, r4, sp, asr #17
   3c41c:	bllt	fef7a420 <rpl_re_syntax_options@@Base+0xfef0c940>
   3c420:	ldrtmi	r2, [r8], -r6, lsl #4
   3c424:			; <UNDEFINED> instruction: 0x461a6032
   3c428:			; <UNDEFINED> instruction: 0xf7fa9104
   3c42c:	movwcs	pc, #38983	; 0x9847	; <UNPREDICTABLE>
   3c430:	eorsvs	r9, r3, r4, lsl #18
   3c434:	ldrbt	r4, [r8], -r4, lsl #12
   3c438:	ldrdcc	pc, [r8], -r8	; <UNPREDICTABLE>
   3c43c:	uadd16mi	sl, sl, r5
   3c440:	strmi	r4, [r3], #-1601	; 0xfffff9bf
   3c444:			; <UNDEFINED> instruction: 0xf8c84638
   3c448:			; <UNDEFINED> instruction: 0xf7f83028
   3c44c:			; <UNDEFINED> instruction: 0xf89dfc45
   3c450:	bcs	c45b8 <rpl_re_syntax_options@@Base+0x56ad8>
   3c454:	adcsle	r4, fp, r3, lsl #12
   3c458:			; <UNDEFINED> instruction: 0xf0002a15
   3c45c:	smlatbcs	r1, pc, r0, r8	; <UNPREDICTABLE>
   3c460:	tstls	r1, r3, lsl r8
   3c464:			; <UNDEFINED> instruction: 0x4641463a
   3c468:	andlt	pc, r0, sp, asr #17
   3c46c:	cfldrsge	mvf9, [pc], {19}
   3c470:			; <UNDEFINED> instruction: 0xf7fe9414
   3c474:	stmdacs	r0, {r0, r2, r4, r6, r7, r9, sl, fp, ip, sp, lr, pc}
   3c478:	ldrbmi	sp, [sl], -r7, asr #3
   3c47c:	ldrtmi	r4, [r0], -r1, asr #12
   3c480:	stc2	7, cr15, [sl], #-992	; 0xfffffc20
   3c484:	svcls	0x00119b05
   3c488:	mrcne	13, 5, r6, cr10, cr11, {6}
   3c48c:	blls	14709c <rpl_re_syntax_options@@Base+0xd95bc>
   3c490:	movwcs	fp, #4024	; 0xfb8
   3c494:	andeq	pc, r2, #50	; 0x32
   3c498:			; <UNDEFINED> instruction: 0xf0004682
   3c49c:	bls	51cbe4 <rpl_re_syntax_options@@Base+0x4af104>
   3c4a0:			; <UNDEFINED> instruction: 0xf0311e91
   3c4a4:			; <UNDEFINED> instruction: 0xf0000102
   3c4a8:	svccs	0x000381ca
   3c4ac:	tstcs	r1, ip, lsl #30
   3c4b0:	mrsls	r2, (UNDEF: 27)
   3c4b4:	bichi	pc, r9, r0
   3c4b8:			; <UNDEFINED> instruction: 0xf0002a03
   3c4bc:	svccs	0x000081e5
   3c4c0:			; <UNDEFINED> instruction: 0x81aaf040
   3c4c4:	umaalmi	pc, r8, sp, r8	; <UNPREDICTABLE>
   3c4c8:	svccs	0x0000990b
   3c4cc:	tstcs	r1, r8, lsl #30
   3c4d0:	bcs	4dcf8 <_IO_stdin_used@@Base+0xf4b8>
   3c4d4:			; <UNDEFINED> instruction: 0x81a6f000
   3c4d8:			; <UNDEFINED> instruction: 0xf0402a03
   3c4dc:	ldmdbls	r4, {r2, r7, r8, pc}
   3c4e0:	stmdacs	r0, {r0, r1, r2, r3, fp, ip, sp, lr}
   3c4e4:	orrshi	pc, r3, r0
   3c4e8:			; <UNDEFINED> instruction: 0xf0002b00
   3c4ec:			; <UNDEFINED> instruction: 0x4620819e
   3c4f0:			; <UNDEFINED> instruction: 0xf7ca930b
   3c4f4:	bls	536adc <rpl_re_syntax_options@@Base+0x4c8ffc>
   3c4f8:	bcs	12312c <rpl_re_syntax_options@@Base+0xb564c>
   3c4fc:	bcs	6c164 <numurls@@Base+0xa40>
   3c500:			; <UNDEFINED> instruction: 0xf0404604
   3c504:			; <UNDEFINED> instruction: 0x46388173
   3c508:			; <UNDEFINED> instruction: 0xf7ca930b
   3c50c:	blls	336ac4 <rpl_re_syntax_options@@Base+0x2c8fe4>
   3c510:			; <UNDEFINED> instruction: 0xf1b74607
   3c514:	svclt	0x00183fff
   3c518:	svccc	0x00fff1b4
   3c51c:	cmnhi	r1, r0	; <UNPREDICTABLE>
   3c520:	adcmi	r9, r7, #12, 20	; 0xc000
   3c524:	andcs	fp, r0, #44, 30	; 0xb0
   3c528:	andeq	pc, r1, #2
   3c52c:			; <UNDEFINED> instruction: 0xf0402a00
   3c530:	cmnlt	fp, r6, lsl #3
   3c534:	stmdbls	r9, {r3, r4, r9, fp, sp, lr}
   3c538:	addmi	r6, r8, #5898240	; 0x5a0000
   3c53c:			; <UNDEFINED> instruction: 0x81b4f000
   3c540:	eormi	pc, r0, r2, asr #16
   3c544:	bvs	6d67b0 <rpl_re_syntax_options@@Base+0x668cd0>
   3c548:	andsvs	r1, r8, #80, 24	; 0x5000
   3c54c:	eorvc	pc, r2, r1, asr #16
   3c550:			; <UNDEFINED> instruction: 0xf04f2300
   3c554:	addsmi	r0, ip, #256	; 0x100
   3c558:	andcs	fp, r0, #140, 30	; 0x230
   3c55c:	addsmi	r2, pc, #268435456	; 0x10000000
   3c560:	andcs	fp, r0, #56, 30	; 0xe0
   3c564:	cmpne	r8, sl, asr #2
   3c568:	andseq	pc, pc, #3
   3c56c:			; <UNDEFINED> instruction: 0xf102fa0c
   3c570:	eorcs	pc, r0, r5, asr r8	; <UNPREDICTABLE>
   3c574:			; <UNDEFINED> instruction: 0xf845430a
   3c578:	movwcc	r2, #4128	; 0x1020
   3c57c:	svcvc	0x0080f5b3
   3c580:	bls	1f0d2c <rpl_re_syntax_options@@Base+0x18324c>
   3c584:	andsvs	r2, r3, r0, lsl #6
   3c588:			; <UNDEFINED> instruction: 0xe6957932
   3c58c:	movwcs	r9, #10758	; 0x2a06
   3c590:	ssat	r6, #20, r3
   3c594:	blcs	daa68 <rpl_re_syntax_options@@Base+0x6cf88>
   3c598:	cfstrsge	mvf15, [pc], {127}	; 0x7f
   3c59c:	movwcs	r9, #39430	; 0x9a06
   3c5a0:	str	r6, [sp], #19
   3c5a4:	strls	r4, [r5, -r8, lsr #12]
   3c5a8:	ldc	7, cr15, [r2, #-804]	; 0xfffffcdc
   3c5ac:			; <UNDEFINED> instruction: 0xf7c94648
   3c5b0:	bls	1f79f8 <rpl_re_syntax_options@@Base+0x189f18>
   3c5b4:	andsvs	r2, r3, ip, lsl #6
   3c5b8:	blt	fef7a5bc <rpl_re_syntax_options@@Base+0xfef0cadc>
   3c5bc:	ldrdcc	pc, [r8], -r8	; <UNPREDICTABLE>
   3c5c0:	bls	4849cc <rpl_re_syntax_options@@Base+0x416eec>
   3c5c4:	movweq	lr, #43939	; 0xaba3
   3c5c8:	eorcc	pc, r8, r8, asr #17
   3c5cc:	bcs	158a98 <rpl_re_syntax_options@@Base+0xeafb8>
   3c5d0:	mrcge	6, 3, APSR_nzcv, cr8, cr15, {1}
   3c5d4:			; <UNDEFINED> instruction: 0xf853a302
   3c5d8:	ldrmi	r2, [r3], #-34	; 0xffffffde
   3c5dc:	svclt	0x00004718
   3c5e0:			; <UNDEFINED> instruction: 0xfffffd67
   3c5e4:			; <UNDEFINED> instruction: 0xfffffd49
   3c5e8:			; <UNDEFINED> instruction: 0xfffffcc9
   3c5ec:			; <UNDEFINED> instruction: 0xfffffd37
   3c5f0:			; <UNDEFINED> instruction: 0xfffffcf1
   3c5f4:	movwls	r9, #23046	; 0x5a06
   3c5f8:	andsvs	r2, r3, r6, lsl #6
   3c5fc:	blt	fe6fa600 <rpl_re_syntax_options@@Base+0xfe68cb20>
   3c600:	movwcc	r0, #4179	; 0x1053
   3c604:	addseq	r9, r9, r8, lsl #6
   3c608:	stmia	r4!, {r1, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3c60c:			; <UNDEFINED> instruction: 0xf0002800
   3c610:	bls	15cac8 <rpl_re_syntax_options@@Base+0xeefe8>
   3c614:	andsvs	r6, r0, r3, asr r9
   3c618:	svclt	0x0000e68d
   3c61c:	andeq	sl, r2, r0, lsl #1
   3c620:	andeq	r0, r0, ip, asr #9
   3c624:			; <UNDEFINED> instruction: 0xffff9d49
   3c628:	andeq	r9, r2, r4, lsr #31
   3c62c:			; <UNDEFINED> instruction: 0xffff91c3
   3c630:			; <UNDEFINED> instruction: 0xffff9a81
   3c634:			; <UNDEFINED> instruction: 0xffff99ed
   3c638:			; <UNDEFINED> instruction: 0xffff9991
   3c63c:	andeq	ip, r0, r0, asr pc
   3c640:	andeq	r7, r1, lr, asr r3
   3c644:	andeq	r7, r1, r6, asr r3
   3c648:	andeq	r7, r1, ip, lsl #6
   3c64c:	ldrdcc	pc, [r8], -r8	; <UNPREDICTABLE>
   3c650:	blls	176dcc <rpl_re_syntax_options@@Base+0x1092ec>
   3c654:			; <UNDEFINED> instruction: 0xf8c84453
   3c658:	blls	2c8700 <rpl_re_syntax_options@@Base+0x25ac20>
   3c65c:	svcne	0x002bb14b
   3c660:	tsteq	ip, r5, lsl #2	; <UNPREDICTABLE>
   3c664:	svccs	0x0004f853
   3c668:	b	1c0d0d4 <rpl_re_syntax_options@@Base+0x1b9f5f4>
   3c66c:	andsvs	r0, sl, r2, lsl #4
   3c670:			; <UNDEFINED> instruction: 0xf8dbd1f8
   3c674:	stmdacs	r1, {r2, r3, r4, r6}
   3c678:			; <UNDEFINED> instruction: 0xf8dbdd0e
   3c67c:	svcne	0x0029303c
   3c680:	ldreq	pc, [ip], #-261	; 0xfffffefb
   3c684:			; <UNDEFINED> instruction: 0xf8513b04
   3c688:			; <UNDEFINED> instruction: 0xf8532f04
   3c68c:	addmi	r7, ip, #4, 30
   3c690:	andeq	lr, r7, #8192	; 0x2000
   3c694:	mvnsle	r6, sl
   3c698:			; <UNDEFINED> instruction: 0x3014f8d9
   3c69c:			; <UNDEFINED> instruction: 0xf8d9bb5b
   3c6a0:	bllt	1108708 <rpl_re_syntax_options@@Base+0x109ac28>
   3c6a4:			; <UNDEFINED> instruction: 0x301cf8d9
   3c6a8:			; <UNDEFINED> instruction: 0xf8d9bb2b
   3c6ac:	bllt	508734 <rpl_re_syntax_options@@Base+0x49ac54>
   3c6b0:	stcle	8, cr2, [r6, #-4]
   3c6b4:	ldrdcc	pc, [r4], -r9	; <UNPREDICTABLE>
   3c6b8:			; <UNDEFINED> instruction: 0xf899b9eb
   3c6bc:	bfieq	r3, r0, #0, #28
   3c6c0:	blge	53172c <rpl_re_syntax_options@@Base+0x4c3c4c>
   3c6c4:	ldrmi	r4, [ip], -r8, asr #12
   3c6c8:			; <UNDEFINED> instruction: 0xf8aef7f9
   3c6cc:	strls	r2, [r0], #-768	; 0xfffffd00
   3c6d0:	cmpeq	r0, fp, lsl #2	; <UNPREDICTABLE>
   3c6d4:	eorseq	pc, r8, fp, lsl #2
   3c6d8:	strcs	r4, [r3], #-1562	; 0xfffff9e6
   3c6dc:			; <UNDEFINED> instruction: 0xf88d9513
   3c6e0:			; <UNDEFINED> instruction: 0xf7f94050
   3c6e4:	andls	pc, r5, fp, ror #29
   3c6e8:			; <UNDEFINED> instruction: 0xf47f2800
   3c6ec:	bls	1e7048 <rpl_re_syntax_options@@Base+0x179568>
   3c6f0:	andsvs	r2, r3, ip, lsl #6
   3c6f4:			; <UNDEFINED> instruction: 0xf89be602
   3c6f8:			; <UNDEFINED> instruction: 0xf10b2058
   3c6fc:	movwcs	r0, #1080	; 0x438
   3c700:			; <UNDEFINED> instruction: 0xf10baf13
   3c704:			; <UNDEFINED> instruction: 0xf0420140
   3c708:	strtmi	r0, [r0], -r2, lsl #4
   3c70c:	subscs	pc, r8, fp, lsl #17
   3c710:	ldrmi	r9, [sl], -r0, lsl #14
   3c714:	strcs	r9, [r6, -r7, lsl #14]
   3c718:			; <UNDEFINED> instruction: 0xf8cd9104
   3c71c:			; <UNDEFINED> instruction: 0xf88d904c
   3c720:			; <UNDEFINED> instruction: 0xf7f97050
   3c724:	andls	pc, r5, fp, asr #29
   3c728:	rscle	r2, r0, r0, lsl #16
   3c72c:	svcne	0x002b9904
   3c730:	andseq	pc, ip, #1073741825	; 0x40000001
   3c734:	svceq	0x0004f853
   3c738:	addsmi	fp, sl, #48, 18	; 0xc0000
   3c73c:			; <UNDEFINED> instruction: 0x4628d1fa
   3c740:	mcrr	7, 12, pc, r6, cr9	; <UNPREDICTABLE>
   3c744:	blt	a7a748 <rpl_re_syntax_options@@Base+0xa0cc68>
   3c748:	movwcs	r9, #2567	; 0xa07
   3c74c:	tstls	r4, r0, lsr #12
   3c750:	ldrls	r2, [r3, #-1795]	; 0xfffff8fd
   3c754:	ldrmi	r9, [sl], -r0, lsl #4
   3c758:	subsvc	pc, r0, sp, lsl #17
   3c75c:	mcr2	7, 5, pc, cr14, cr9, {7}	; <UNPREDICTABLE>
   3c760:	strmi	r9, [r2], -r4, lsl #18
   3c764:	sbcle	r2, r2, r0, lsl #16
   3c768:	blls	18dff0 <rpl_re_syntax_options@@Base+0x120510>
   3c76c:	strls	sl, [r0], #-3093	; 0xfffff3eb
   3c770:			; <UNDEFINED> instruction: 0xf88d240a
   3c774:			; <UNDEFINED> instruction: 0xf7f94058
   3c778:	andls	pc, r5, r1, lsr #29
   3c77c:			; <UNDEFINED> instruction: 0xf47f2800
   3c780:	ldr	sl, [r4, fp, lsl #20]!
   3c784:			; <UNDEFINED> instruction: 0xf04f2480
   3c788:			; <UNDEFINED> instruction: 0xf7c90904
   3c78c:			; <UNDEFINED> instruction: 0xf104ee10
   3c790:	blcc	8d398 <rpl_re_syntax_options@@Base+0x1f8b8>
   3c794:	sineqs	f7, #3.0
   3c798:			; <UNDEFINED> instruction: 0xf1096807
   3c79c:			; <UNDEFINED> instruction: 0xf04f0018
   3c7a0:	bl	2febac <rpl_re_syntax_options@@Base+0x2910cc>
   3c7a4:	bl	1fc9ac <rpl_re_syntax_options@@Base+0x18eecc>
   3c7a8:	ldrtmi	r0, [ip], r3, asr #14
   3c7ac:			; <UNDEFINED> instruction: 0xf83c2100
   3c7b0:	stmdane	r3!, {r1, r8, r9, sl, fp, sp}^
   3c7b4:	sbceq	pc, r0, #134217731	; 0x8000003
   3c7b8:	svclt	0x00142b5f
   3c7bc:			; <UNDEFINED> instruction: 0xf0424613
   3c7c0:			; <UNDEFINED> instruction: 0xb1230301
   3c7c4:	blx	2967d8 <rpl_re_syntax_options@@Base+0x228cf8>
   3c7c8:	tstmi	r3, #268435456	; 0x10000000	; <UNPREDICTABLE>
   3c7cc:	tstcc	r1, r3
   3c7d0:	mvnle	r2, r0, lsr #18
   3c7d4:	strtcc	r3, [r0], #-4
   3c7d8:			; <UNDEFINED> instruction: 0xf1074586
   3c7dc:	mvnle	r0, r0, asr #14
   3c7e0:	strtmi	lr, [r1], r9, lsl #9
   3c7e4:	stmdacs	r0, {r0, r4, r6, r7, r8, r9, sl, sp, lr, pc}
   3c7e8:	ldflsd	f5, [r2], {74}	; 0x4a
   3c7ec:			; <UNDEFINED> instruction: 0xe6909f14
   3c7f0:	stmib	sp, {r2, r4, fp, ip, pc}^
   3c7f4:			; <UNDEFINED> instruction: 0xf7c9320e
   3c7f8:	ldmib	sp, {r1, r2, r5, r7, sl, fp, sp, lr, pc}^
   3c7fc:	stmdacs	r1, {r1, r2, r3, r9, ip, sp}
   3c800:	bls	1f2cc0 <rpl_re_syntax_options@@Base+0x1851e0>
   3c804:	ldmib	sp, {r0, r1, r8, r9, sp}^
   3c808:	andsvs	r9, r3, r4, lsl #22
   3c80c:	cfldr32ls	mvfx14, [r2], {118}	; 0x76
   3c810:			; <UNDEFINED> instruction: 0xf47f2b00
   3c814:			; <UNDEFINED> instruction: 0xe67cae78
   3c818:	mlaeq	ip, sp, r8, pc	; <UNPREDICTABLE>
   3c81c:	bcs	45824 <_IO_stdin_used@@Base+0x6fe4>
   3c820:	ldrmi	sp, [r4], -r1, ror #3
   3c824:			; <UNDEFINED> instruction: 0x7050f89d
   3c828:	tstlt	sl, fp, asr r6
   3c82c:	bicsle	r2, sp, r3, lsl #20
   3c830:	blcs	6346c <quoting_style_vals@@Base+0x10268>
   3c834:	mcrge	4, 4, pc, cr12, cr15, {1}	; <UNPREDICTABLE>
   3c838:			; <UNDEFINED> instruction: 0xf67f42bc
   3c83c:	bls	1e8268 <rpl_re_syntax_options@@Base+0x17a788>
   3c840:	ldmib	sp, {r0, r1, r3, r8, r9, sp}^
   3c844:	andsvs	r9, r3, r4, lsl #22
   3c848:	ldmdals	r2, {r3, r4, r6, r8, sl, sp, lr, pc}
   3c84c:	andcc	lr, lr, #3358720	; 0x334000
   3c850:	ldcl	7, cr15, [r8], #-804	; 0xfffffcdc
   3c854:	andcc	lr, lr, #3620864	; 0x374000
   3c858:	ldmle	r2, {r0, fp, sp}^
   3c85c:	sbcle	r2, r7, r3, lsl #20
   3c860:	stmdavc	ip, {r1, r4, r8, fp, ip, pc}
   3c864:			; <UNDEFINED> instruction: 0xf7c9e630
   3c868:	ldmib	sp, {r1, r5, r6, r7, r8, sl, fp, sp, lr, pc}^
   3c86c:	ldr	r9, [lr, -r4, lsl #22]!
   3c870:	cfstr32ls	mvfx9, [r5, #-32]	; 0xffffffe0
   3c874:	ldmiblt	r5, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3c878:	movwls	r9, #35589	; 0x8b05
   3c87c:	bllt	f3a880 <rpl_re_syntax_options@@Base+0xeccda0>
   3c880:	adcsle	r2, r3, r0, lsl #22
   3c884:	ldrt	r2, [r2], -r0, lsl #14
   3c888:	stmib	sp, {r2, r4, fp, ip, pc}^
   3c88c:			; <UNDEFINED> instruction: 0xf7c9320e
   3c890:	stmdacs	r1, {r1, r3, r4, r6, sl, fp, sp, lr, pc}
   3c894:	ldmib	sp, {r0, r2, r4, r5, r7, fp, ip, lr, pc}^
   3c898:	svccs	0x0000320e
   3c89c:	mrcge	4, 0, APSR_nzcv, cr2, cr15, {1}
   3c8a0:	mlaeq	ip, sp, r8, pc	; <UNPREDICTABLE>
   3c8a4:	ldr	r2, [sl], -r0, lsl #8
   3c8a8:	movwls	r0, #57417	; 0xe049
   3c8ac:	ldrmi	r1, [r0], -fp, asr #24
   3c8b0:	addseq	r9, r9, r9, lsl #6
   3c8b4:			; <UNDEFINED> instruction: 0xf7c9910b
   3c8b8:	blls	3f85f8 <rpl_re_syntax_options@@Base+0x38ab18>
   3c8bc:	strmi	r9, [r2], -fp, lsl #18
   3c8c0:	andls	r6, fp, #152, 16	; 0x980000
   3c8c4:	svc	0x0046f7c9
   3c8c8:	strmi	r9, [r1], -fp, lsl #20
   3c8cc:	blls	3e8d7c <rpl_re_syntax_options@@Base+0x37b29c>
   3c8d0:	bvs	668d38 <rpl_re_syntax_options@@Base+0x5fb258>
   3c8d4:	smlabtcs	r1, r3, r9, lr
   3c8d8:			; <UNDEFINED> instruction: 0x4610e632
   3c8dc:	blls	177058 <rpl_re_syntax_options@@Base+0x109578>
   3c8e0:			; <UNDEFINED> instruction: 0xf7c99104
   3c8e4:	stmdbls	r4, {r1, r2, r4, r5, r6, r8, r9, fp, sp, lr, pc}
   3c8e8:			; <UNDEFINED> instruction: 0xf7c94608
   3c8ec:	bls	1f76bc <rpl_re_syntax_options@@Base+0x189bdc>
   3c8f0:	andsvs	r2, r3, ip, lsl #6
   3c8f4:	svclt	0x0000e502
   3c8f8:	svcmi	0x00f0e92d
   3c8fc:	stc	6, cr4, [sp, #-616]!	; 0xfffffd98
   3c900:	strmi	r8, [pc], -r2, lsl #22
   3c904:	strmi	r4, [r1], sl, asr #26
   3c908:	ldrbtmi	r4, [sp], #-3146	; 0xfffff3b6
   3c90c:	ldmib	sp, {r0, r3, r7, ip, sp, pc}^
   3c910:	stmib	sp, {r2, r4, r9, sl, ip, sp, pc}^
   3c914:	stmdbpl	ip!, {r9, sl, ip, sp, pc}
   3c918:	stmdavs	r4!, {r0, r2, r4, r9, sl, lr}
   3c91c:			; <UNDEFINED> instruction: 0xf04f9407
   3c920:	stmdavs	ip, {sl}
   3c924:			; <UNDEFINED> instruction: 0xf7ff9402
   3c928:	ldmdavs	r2!, {r0, r2, r3, r7, fp, ip, sp, lr, pc}
   3c92c:			; <UNDEFINED> instruction: 0xf380fab0
   3c930:	bcs	3eea4 <_IO_stdin_used@@Base+0x664>
   3c934:	movwcs	fp, #3848	; 0xf08
   3c938:	cmnle	r5, r0, lsl #22
   3c93c:	strmi	r7, [r4], -fp, lsr #18
   3c940:	rscseq	pc, r7, #3
   3c944:	suble	r2, r6, r2, lsl #20
   3c948:	blx	fef23158 <rpl_re_syntax_options@@Base+0xfeeb5678>
   3c94c:	b	143ab80 <rpl_re_syntax_options@@Base+0x13cd0a0>
   3c950:			; <UNDEFINED> instruction: 0x46111858
   3c954:	cmpcc	r0, r8, lsr r2
   3c958:	bcs	fe478180 <rpl_re_syntax_options@@Base+0xfe40a6a0>
   3c95c:	bne	478184 <rpl_re_syntax_options@@Base+0x40a6a4>
   3c960:	stmdbvc	fp!, {r0, r1, r2, sp, lr, pc}
   3c964:	svclt	0x00082c00
   3c968:			; <UNDEFINED> instruction: 0xf0034604
   3c96c:	bcs	bd550 <rpl_re_syntax_options@@Base+0x4fa70>
   3c970:	blcs	2b0a3c <rpl_re_syntax_options@@Base+0x242f5c>
   3c974:	strbmi	fp, [r3], -ip, lsl #30
   3c978:	movweq	pc, #4168	; 0x1048	; <UNPREDICTABLE>
   3c97c:			; <UNDEFINED> instruction: 0x4653b35b
   3c980:	ldrtmi	r4, [r9], -sl, lsr #12
   3c984:	strls	r4, [r1], -r8, asr #12
   3c988:	andlt	pc, r0, sp, asr #17
   3c98c:			; <UNDEFINED> instruction: 0xf85af7ff
   3c990:	blx	fec56a5c <rpl_re_syntax_options@@Base+0xfebe8f7c>
   3c994:	strmi	pc, [r3], -r0, lsl #5
   3c998:	stmdbcs	r0, {r1, r4, r6, r8, fp}
   3c99c:	andcs	fp, r0, #8, 30
   3c9a0:			; <UNDEFINED> instruction: 0x2c00bb3a
   3c9a4:	stmdacs	r0, {r3, r4, r8, r9, sl, fp, ip, sp, pc}
   3c9a8:	bge	1b0d1c <rpl_re_syntax_options@@Base+0x14323c>
   3c9ac:	andls	r9, r0, #2
   3c9b0:	cfmsub32	mvax1, mvfx4, mvfx8, mvfx2
   3c9b4:			; <UNDEFINED> instruction: 0xf04f1a10
   3c9b8:	mrc	12, 0, r0, cr8, cr0, {0}
   3c9bc:			; <UNDEFINED> instruction: 0xf88d0a90
   3c9c0:			; <UNDEFINED> instruction: 0xf7f9c018
   3c9c4:	blls	fbfb8 <rpl_re_syntax_options@@Base+0x8e4d8>
   3c9c8:	stmdbvc	fp!, {r5, r6, r7, r8, ip, sp, pc}
   3c9cc:			; <UNDEFINED> instruction: 0xf0034604
   3c9d0:	bcs	bd5b4 <rpl_re_syntax_options@@Base+0x4fad4>
   3c9d4:	bmi	671110 <rpl_re_syntax_options@@Base+0x603630>
   3c9d8:	ldrbtmi	r4, [sl], #-2838	; 0xfffff4ea
   3c9dc:	ldmdavs	sl, {r0, r1, r4, r6, r7, fp, ip, lr}
   3c9e0:	subsmi	r9, sl, r7, lsl #22
   3c9e4:	strtmi	sp, [r0], -r2, lsr #2
   3c9e8:	ldc	0, cr11, [sp], #36	; 0x24
   3c9ec:	pop	{r1, r8, r9, fp, pc}
   3c9f0:	strdlt	r8, [ip, #240]	; 0xf0
   3c9f4:	andcs	r4, r0, #278528	; 0x44000
   3c9f8:	ldrmi	r4, [r4], -r0, lsr #12
   3c9fc:			; <UNDEFINED> instruction: 0xf7f84479
   3ca00:			; <UNDEFINED> instruction: 0xe7e8fa9d
   3ca04:	strmi	r4, [r2], -lr, lsl #18
   3ca08:	ldrbtmi	r4, [r9], #-1560	; 0xfffff9e8
   3ca0c:	smlabtcs	r2, sp, r9, lr
   3ca10:	blx	fe57a9f8 <rpl_re_syntax_options@@Base+0xfe50cf18>
   3ca14:	ldrdcs	lr, [r2, -sp]
   3ca18:			; <UNDEFINED> instruction: 0xf7f84620
   3ca1c:	bls	fb460 <rpl_re_syntax_options@@Base+0x8d980>
   3ca20:	eorsvs	r2, r3, ip, lsl #6
   3ca24:	bfi	r4, r4, #12, #11
   3ca28:	ldrb	r2, [r4, r0, lsl #8]
   3ca2c:	ldcl	7, cr15, [lr], #804	; 0x324
   3ca30:	ldrdeq	r9, [r2], -r6
   3ca34:	andeq	r0, r0, ip, asr #9
   3ca38:	andeq	r9, r2, r6, lsl #2
   3ca3c:			; <UNDEFINED> instruction: 0xffff8e71
   3ca40:			; <UNDEFINED> instruction: 0xffff8e63
   3ca44:	svcmi	0x00f0e92d
   3ca48:	cdpmi	0, 4, cr11, cr3, cr9, {4}
   3ca4c:	mcrrmi	6, 9, r4, r3, cr11
   3ca50:	ldrbtmi	r4, [lr], #-1674	; 0xfffff976
   3ca54:			; <UNDEFINED> instruction: 0xf8dd680d
   3ca58:	strmi	r8, [r7], -ip, asr #32
   3ca5c:			; <UNDEFINED> instruction: 0x46165934
   3ca60:	strls	r6, [r7], #-2084	; 0xfffff7dc
   3ca64:	streq	pc, [r0], #-79	; 0xffffffb1
   3ca68:			; <UNDEFINED> instruction: 0xf8cd6d6c
   3ca6c:	strls	r8, [r3], #-4
   3ca70:	strls	r9, [r0], #-3090	; 0xfffff3ee
   3ca74:			; <UNDEFINED> instruction: 0xff40f7ff
   3ca78:	ldrdcs	pc, [r0], -r8
   3ca7c:			; <UNDEFINED> instruction: 0xf380fab0
   3ca80:	bcs	3eff4 <_IO_stdin_used@@Base+0x7b4>
   3ca84:	movwcs	fp, #3848	; 0xf08
   3ca88:	cmnle	r1, r0, lsl #22
   3ca8c:	stmdbeq	r0, {r0, r1, r3, r6, sl, ip, sp, lr, pc}
   3ca90:	eors	r4, r3, r4, lsl #12
   3ca94:	blx	fed236e4 <rpl_re_syntax_options@@Base+0xfecb5c04>
   3ca98:	ldmdbeq	fp, {r0, r1, r7, r8, r9, ip, sp, lr, pc}^
   3ca9c:	svclt	0x00182909
   3caa0:	movweq	pc, #4163	; 0x1043	; <UNPREDICTABLE>
   3caa4:	stfvsp	f3, [fp, #-876]!	; 0xfffffc94
   3caa8:	bls	10e3f4 <rpl_re_syntax_options@@Base+0xa0914>
   3caac:	movwls	r9, #10258	; 0x2812
   3cab0:	strbvs	r4, [sl, #-1627]!	; 0xfffff9a5
   3cab4:	andls	r4, r0, r2, lsr r6
   3cab8:			; <UNDEFINED> instruction: 0xf8cd4638
   3cabc:			; <UNDEFINED> instruction: 0xf7ff8004
   3cac0:			; <UNDEFINED> instruction: 0xf8d8ff1b
   3cac4:	blx	fec40acc <rpl_re_syntax_options@@Base+0xfebd2fec>
   3cac8:	strmi	pc, [r3], -r0, lsl #5
   3cacc:	stmdbcs	r0, {r1, r4, r6, r8, fp}
   3cad0:	andcs	fp, r0, #8, 30
   3cad4:	vstmdbvs	sl!, {d27-<overflow reg d43>}
   3cad8:	movwmi	r9, #43266	; 0xa902
   3cadc:	stmdage	r5, {r1, r3, r5, r6, r8, sl, sp, lr}
   3cae0:	andls	r4, r0, r2, lsr #12
   3cae4:	cmpeq	r0, r5, lsl #2	; <UNPREDICTABLE>
   3cae8:	eorseq	pc, r8, r5, lsl #2
   3caec:	streq	pc, [sl], #-79	; 0xffffffb1
   3caf0:	andsmi	pc, r8, sp, lsl #17
   3caf4:	stc2l	7, cr15, [r2], #996	; 0x3e4
   3caf8:			; <UNDEFINED> instruction: 0xb3284604
   3cafc:	blcs	2dafd0 <rpl_re_syntax_options@@Base+0x26d4f0>
   3cb00:			; <UNDEFINED> instruction: 0x464ad116
   3cb04:			; <UNDEFINED> instruction: 0x46304639
   3cb08:	mrrc2	7, 15, pc, r0, cr14	; <UNPREDICTABLE>
   3cb0c:	bvs	feedafd8 <rpl_re_syntax_options@@Base+0xfee6d4f8>
   3cb10:	mvnseq	pc, #1
   3cb14:	ldrmi	r2, [r0], #-2818	; 0xfffff4fe
   3cb18:			; <UNDEFINED> instruction: 0xd1bb62b8
   3cb1c:	ldrb	r2, [lr, r0, lsl #6]
   3cb20:	stmdbmi	pc, {r2, r4, r5, r7, r8, ip, sp, pc}	; <UNPREDICTABLE>
   3cb24:	andcs	r4, r0, #32, 12	; 0x2000000
   3cb28:			; <UNDEFINED> instruction: 0x46144479
   3cb2c:	blx	1fab14 <rpl_re_syntax_options@@Base+0x18d034>
   3cb30:	blmi	2cf368 <rpl_re_syntax_options@@Base+0x261888>
   3cb34:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3cb38:	blls	216ba8 <rpl_re_syntax_options@@Base+0x1a90c8>
   3cb3c:	qaddle	r4, sl, r9
   3cb40:	andlt	r4, r9, r0, lsr #12
   3cb44:	svchi	0x00f0e8bd
   3cb48:			; <UNDEFINED> instruction: 0xf8c8230c
   3cb4c:	strb	r3, [pc, r0]!
   3cb50:	strb	r2, [sp, r0, lsl #8]!
   3cb54:	stcl	7, cr15, [sl], #-804	; 0xfffffcdc
   3cb58:	andeq	r9, r2, lr, lsl #1
   3cb5c:	andeq	r0, r0, ip, asr #9
   3cb60:			; <UNDEFINED> instruction: 0xffff8d45
   3cb64:	andeq	r8, r2, ip, lsr #31
   3cb68:	svcmi	0x00f0e92d
   3cb6c:	stc	6, cr4, [sp, #-16]!
   3cb70:	ldrmi	r8, [r5], -r4, lsl #22
   3cb74:	bcs	ff17aef8 <rpl_re_syntax_options@@Base+0xff10d418>
   3cb78:	stmdavs	r6!, {r0, r1, r2, r3, r4, r9, sl, lr}^
   3cb7c:	ldrbtmi	r4, [sl], #-1672	; 0xfffff978
   3cb80:	cdpcs	0, 8, cr11, cr7, cr3, {5}
   3cb84:	svcvc	0x00009002
   3cb88:			; <UNDEFINED> instruction: 0xf8df60e3
   3cb8c:			; <UNDEFINED> instruction: 0xf0203ab4
   3cb90:	ldmpl	r3, {r0, r1, r2, r3, r5, r6}^
   3cb94:			; <UNDEFINED> instruction: 0x9321681b
   3cb98:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3cb9c:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3cba0:	adcvs	r7, r3, r0, lsr #14
   3cba4:	movwls	r6, #24995	; 0x61a3
   3cba8:	vadd.i8	d22, d0, d20
   3cbac:	blls	dddb4 <rpl_re_syntax_options@@Base+0x702d4>
   3cbb0:	smlabbcs	r0, r8, r2, r2
   3cbb4:	addsvs	r4, sl, r0, lsr #12
   3cbb8:	ldmdb	r2, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3cbbc:			; <UNDEFINED> instruction: 0x23aaf64a
   3cbc0:			; <UNDEFINED> instruction: 0x23aaf6c0
   3cbc4:	addsmi	r2, sp, #-268435455	; 0xf0000001
   3cbc8:			; <UNDEFINED> instruction: 0xf0806422
   3cbcc:			; <UNDEFINED> instruction: 0xf10581dd
   3cbd0:			; <UNDEFINED> instruction: 0xf8c40a01
   3cbd4:	b	1424bec <rpl_re_syntax_options@@Base+0x13b710c>
   3cbd8:			; <UNDEFINED> instruction: 0xf7c900ca
   3cbdc:	eorvs	lr, r0, sl, lsl #24
   3cbe0:			; <UNDEFINED> instruction: 0xf0002d00
   3cbe4:	tstcs	r1, r2, ror r4
   3cbe8:	addmi	r0, sp, #73	; 0x49
   3cbec:	mcrne	2, 2, sp, cr14, cr12, {7}
   3cbf0:			; <UNDEFINED> instruction: 0xf7c9200c
   3cbf4:	strbtvs	lr, [r6], #-2320	; 0xfffff6f0
   3cbf8:			; <UNDEFINED> instruction: 0xf7c96220
   3cbfc:			; <UNDEFINED> instruction: 0x4603e894
   3cc00:	strbvs	r2, [r3, #14]!
   3cc04:	stc	7, cr15, [ip], {201}	; 0xc9
   3cc08:			; <UNDEFINED> instruction: 0xf0037803
   3cc0c:	blcs	157db90 <rpl_re_syntax_options@@Base+0x15100b0>
   3cc10:	stmdavc	r3, {r1, r3, r4, r8, ip, lr, pc}^
   3cc14:	bicseq	pc, pc, #3
   3cc18:	tstle	r5, r4, asr fp
   3cc1c:			; <UNDEFINED> instruction: 0xf0037883
   3cc20:	blcs	11bdba4 <rpl_re_syntax_options@@Base+0x11500c4>
   3cc24:	stmiavc	r3, {r4, r8, ip, lr, pc}^
   3cc28:	svclt	0x000c2b2d
   3cc2c:	movwcs	r2, #13060	; 0x3304
   3cc30:	stclpl	8, cr1, [r3], {194}	; 0xc2
   3cc34:	tstle	r7, r8, lsr fp
   3cc38:	stmdblt	fp!, {r0, r1, r4, r6, fp, ip, sp, lr}
   3cc3c:			; <UNDEFINED> instruction: 0x3058f894
   3cc40:	movweq	pc, #16451	; 0x4043	; <UNPREDICTABLE>
   3cc44:	subscc	pc, r8, r4, lsl #17
   3cc48:			; <UNDEFINED> instruction: 0xf8946de2
   3cc4c:	bcs	88db4 <rpl_re_syntax_options@@Base+0x1b2d4>
   3cc50:	biceq	pc, r3, #-1140850687	; 0xbc000001
   3cc54:	subscc	pc, r8, r4, lsl #17
   3cc58:	sbcslt	sp, lr, #8, 26	; 0x200
   3cc5c:			; <UNDEFINED> instruction: 0x0604f016
   3cc60:			; <UNDEFINED> instruction: 0x81acf000
   3cc64:	ldmibcc	ip, {r0, r1, r2, r3, r4, r6, r7, fp, ip, sp, lr, pc}^
   3cc68:	mvnvs	r4, #2063597568	; 0x7b000000
   3cc6c:	blcs	56d00 <quoting_style_vals@@Base+0x3afc>
   3cc70:	orrhi	pc, sl, r0
   3cc74:	blcs	57508 <quoting_style_vals@@Base+0x4304>
   3cc78:	orrhi	pc, r6, r0
   3cc7c:	tstcs	r0, r2, lsl #28
   3cc80:	stmdage	sp, {r2, r3, r6, r9, sp}
   3cc84:	orreq	pc, r0, #117440512	; 0x7000000
   3cc88:	ldmdbvs	r6!, {r1, r2, r8, ip, pc}^
   3cc8c:			; <UNDEFINED> instruction: 0xf7c99303
   3cc90:	stmdbls	r3, {r3, r5, r6, r7, fp, sp, lr, pc}
   3cc94:	cdpne	13, 0, cr6, cr8, cr2, {7}
   3cc98:	stmdbeq	r1, {r1, r2, r6, r9, fp, sp, lr, pc}
   3cc9c:			; <UNDEFINED> instruction: 0x3058f894
   3cca0:	andcs	fp, r1, r8, lsl pc
   3cca4:			; <UNDEFINED> instruction: 0x0100f1b9
   3cca8:	mcrge	6, 0, r9, cr12, cr12, {0}
   3ccac:	tstcs	r1, r8, lsl pc
   3ccb0:	rsbseq	pc, r8, sp, lsl #17
   3ccb4:	eorshi	pc, r0, sp, asr #17
   3ccb8:	addeq	pc, r0, r3, asr #7
   3ccbc:	ldrpl	lr, [r7, #-2509]	; 0xfffff633
   3ccc0:	biceq	pc, r0, #201326595	; 0xc000003
   3ccc4:	ldrpl	lr, [r9, #-2509]	; 0xfffff633
   3ccc8:	rsbsne	pc, fp, sp, lsl #17
   3cccc:	rsbseq	pc, r9, sp, lsl #17
   3ccd0:	rsbscc	pc, sl, sp, lsl #17
   3ccd4:	sfmcs	f1, 1, [r0, #-128]	; 0xffffff80
   3ccd8:	cmphi	r8, r0, asr #32	; <UNPREDICTABLE>
   3ccdc:			; <UNDEFINED> instruction: 0xf8ddb109
   3cce0:	blls	11cdb8 <rpl_re_syntax_options@@Base+0xaf2d8>
   3cce4:	eorshi	pc, r4, sp, asr #17
   3cce8:	eorsle	r2, r6, r0, lsl #22
   3ccec:	vpmax.u8	d18, d0, d1
   3ccf0:			; <UNDEFINED> instruction: 0x463083d8
   3ccf4:	blx	47acde <rpl_re_syntax_options@@Base+0x40d1fe>
   3ccf8:	blls	56b300 <rpl_re_syntax_options@@Base+0x4fd820>
   3ccfc:	vqsub.u8	d20, d16, d13
   3cd00:	blls	51dd3c <rpl_re_syntax_options@@Base+0x4b025c>
   3cd04:	ldmdbls	r5, {r1, r5, r6, r7, r8, sl, fp, sp, lr}
   3cd08:	addsmi	r4, r9, #318767104	; 0x13000000
   3cd0c:	strhi	pc, [r6], #-768	; 0xfffffd00
   3cd10:	ldrtmi	r0, [r0], -r9, asr #32
   3cd14:			; <UNDEFINED> instruction: 0xf952f7f8
   3cd18:	rscle	r2, sl, r0, lsl #16
   3cd1c:	andls	r9, r6, r2, lsl #22
   3cd20:	blvs	fec16d9c <rpl_re_syntax_options@@Base+0xfeba92bc>
   3cd24:	ldrtmi	fp, [r8], -pc, lsr #2
   3cd28:			; <UNDEFINED> instruction: 0xf7c9683f
   3cd2c:	svccs	0x0000e952
   3cd30:	tstcs	pc, #1073741886	; 0x4000003e
   3cd34:	strtvs	r2, [fp], #-1792	; 0xfffff900
   3cd38:	stmib	r5, {r3, r5, r8, fp, sp, lr}^
   3cd3c:			; <UNDEFINED> instruction: 0xf7c9770d
   3cd40:	ldrtmi	lr, [r0], -r8, asr #18
   3cd44:			; <UNDEFINED> instruction: 0xf7f8612f
   3cd48:	strtmi	pc, [r0], -sp, asr #30
   3cd4c:			; <UNDEFINED> instruction: 0xff5cf7f8
   3cd50:	stmdals	r6, {r1, r8, r9, fp, ip, pc}
   3cd54:	subsvs	r6, pc, pc, lsl r0	; <UNPREDICTABLE>
   3cd58:	bcs	b51e0 <rpl_re_syntax_options@@Base+0x47700>
   3cd5c:	teqhi	r8, #0, 6	; <UNPREDICTABLE>
   3cd60:			; <UNDEFINED> instruction: 0xf1b99a15
   3cd64:			; <UNDEFINED> instruction: 0xf0000f00
   3cd68:	lfmls	f0, 1, [r8, #-104]	; 0xffffff98
   3cd6c:	addsmi	r9, r5, #19456	; 0x4c00
   3cd70:	ldrmi	fp, [r5], -r8, lsr #31
   3cd74:	vqsub.u8	d20, d16, d13
   3cd78:			; <UNDEFINED> instruction: 0x46a48439
   3cd7c:	and	r4, r0, r1, asr #12
   3cd80:	bls	3631bc <rpl_re_syntax_options@@Base+0x2f56dc>
   3cd84:	ldrmi	r9, [sl], #-3090	; 0xfffff3ee
   3cd88:	ldcpl	8, cr9, [r2, #-112]	; 0xffffff90
   3cd8c:	strbpl	r5, [sl], #3202	; 0xc82
   3cd90:	addsmi	r3, sp, #67108864	; 0x4000000
   3cd94:			; <UNDEFINED> instruction: 0x4664d1f4
   3cd98:	ldrls	r2, [r3, #-768]	; 0xfffffd00
   3cd9c:	movwls	r9, #25876	; 0x6514
   3cda0:	vstrge	d9, [r7, #-8]
   3cda4:	andeq	pc, r0, #1191182336	; 0x47000000
   3cda8:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3cdac:	ldrtmi	r4, [r1], -r8, lsr #12
   3cdb0:	ldrdls	pc, [r0], -r3
   3cdb4:	bpl	4785e0 <rpl_re_syntax_options@@Base+0x40ab00>
   3cdb8:	andshi	pc, r8, r3, asr #17
   3cdbc:	addvc	pc, r0, r9, asr #17
   3cdc0:	blx	ffd7adc0 <rpl_re_syntax_options@@Base+0xffd0d2e0>
   3cdc4:	stmdbge	r6, {r1, r2, r4, r8, sl, fp, ip, pc}
   3cdc8:	tstls	r1, fp, lsr r6
   3cdcc:	bcs	478638 <rpl_re_syntax_options@@Base+0x40ab58>
   3cdd0:			; <UNDEFINED> instruction: 0xf8cd9902
   3cdd4:	strmi	r8, [r5], #-0
   3cdd8:	ldrls	r4, [r6, #-1584]	; 0xfffff9d0
   3cddc:	mrc2	7, 1, pc, cr2, cr15, {7}
   3cde0:	strmi	r9, [r5], -r6, lsl #22
   3cde4:			; <UNDEFINED> instruction: 0xf0402b00
   3cde8:	bge	29dbe0 <rpl_re_syntax_options@@Base+0x230100>
   3cdec:	ldreq	pc, [r8, -r9, lsl #2]!
   3cdf0:	cmpeq	r0, r9, lsl #2	; <UNPREDICTABLE>
   3cdf4:	cdp	2, 0, cr9, cr8, cr0, {0}
   3cdf8:			; <UNDEFINED> instruction: 0x46382a90
   3cdfc:			; <UNDEFINED> instruction: 0xf04f461a
   3ce00:	tstls	r4, r2, lsl #24
   3ce04:	eorgt	pc, r8, sp, lsl #17
   3ce08:	blx	167adf6 <rpl_re_syntax_options@@Base+0x160d316>
   3ce0c:	strmi	r9, [r0], r4, lsl #18
   3ce10:	cmplt	sp, r3, lsl #12
   3ce14:	strtmi	r4, [sl], -r3, asr #12
   3ce18:	bhi	78554 <rpl_re_syntax_options@@Base+0xaa74>
   3ce1c:	ldrcs	r4, [r0, #-1592]	; 0xfffff9c8
   3ce20:	eorpl	pc, r8, sp, lsl #17
   3ce24:	blx	12fae12 <rpl_re_syntax_options@@Base+0x128d332>
   3ce28:	strmi	r4, [r0], r3, asr #12
   3ce2c:			; <UNDEFINED> instruction: 0xf788fab8
   3ce30:	ldmdbeq	pc!, {r1, r9, fp, ip, pc}^	; <UNPREDICTABLE>
   3ce34:	svclt	0x00082b00
   3ce38:	ldmdavs	r5, {r0, r8, r9, sl, sp}
   3ce3c:			; <UNDEFINED> instruction: 0xf0402f00
   3ce40:	stmdavs	fp!, {r3, r5, r6, r8, r9, pc}^
   3ce44:	bleq	378f88 <rpl_re_syntax_options@@Base+0x30b4a8>
   3ce48:	eorshi	pc, r4, r4, asr #17
   3ce4c:	beq	fe137790 <rpl_re_syntax_options@@Base+0xfe0c9cb0>
   3ce50:			; <UNDEFINED> instruction: 0xf803fb0b
   3ce54:			; <UNDEFINED> instruction: 0xf7c94650
   3ce58:	strmi	lr, [r1], ip, asr #21
   3ce5c:			; <UNDEFINED> instruction: 0xf8c54650
   3ce60:			; <UNDEFINED> instruction: 0xf7c9900c
   3ce64:	strmi	lr, [r2], r6, asr #21
   3ce68:			; <UNDEFINED> instruction: 0xf8c54640
   3ce6c:			; <UNDEFINED> instruction: 0xf7c9a010
   3ce70:	strmi	lr, [r3], -r0, asr #21
   3ce74:	cmnvs	fp, r0, asr #12
   3ce78:			; <UNDEFINED> instruction: 0xf7c99304
   3ce7c:	blls	17796c <rpl_re_syntax_options@@Base+0x109e8c>
   3ce80:			; <UNDEFINED> instruction: 0xf1b961a8
   3ce84:			; <UNDEFINED> instruction: 0xf0000f00
   3ce88:			; <UNDEFINED> instruction: 0xf1ba82a0
   3ce8c:			; <UNDEFINED> instruction: 0xf0000f00
   3ce90:	blcs	5d908 <quoting_style_vals@@Base+0xa704>
   3ce94:	addshi	pc, r9, #0
   3ce98:			; <UNDEFINED> instruction: 0xf0002800
   3ce9c:	blls	dd8fc <rpl_re_syntax_options@@Base+0x6fe1c>
   3cea0:			; <UNDEFINED> instruction: 0x8018f8d3
   3cea4:	addeq	lr, r8, pc, asr #20
   3cea8:	b	fe8fadd4 <rpl_re_syntax_options@@Base+0xfe88d2f4>
   3ceac:	addeq	pc, r4, r5, asr #17
   3ceb0:	stmdacc	r4, {r3, r8, r9, ip, sp, pc}
   3ceb4:	svceq	0x0000f1b8
   3ceb8:			; <UNDEFINED> instruction: 0xf840d004
   3cebc:	strcc	r7, [r1, -r4, lsl #30]
   3cec0:	mvnsle	r4, r7, asr #10
   3cec4:			; <UNDEFINED> instruction: 0x1780f8df
   3cec8:	blvs	1a4e778 <rpl_re_syntax_options@@Base+0x19e0c98>
   3cecc:			; <UNDEFINED> instruction: 0xf7f84479
   3ced0:	blls	fb01c <rpl_re_syntax_options@@Base+0x8d53c>
   3ced4:	svccs	0x0000699f
   3ced8:	rscshi	pc, fp, #0
   3cedc:	ldrdeq	pc, [r4], r5
   3cee0:	svcne	0x00022300
   3cee4:	movwcc	lr, #4099	; 0x1003
   3cee8:			; <UNDEFINED> instruction: 0xf00042bb
   3ceec:			; <UNDEFINED> instruction: 0xf85282f4
   3cef0:	addmi	r1, fp, #4, 30
   3cef4:			; <UNDEFINED> instruction: 0xf8dfd0f7
   3cef8:	bls	c2c50 <rpl_re_syntax_options@@Base+0x55170>
   3cefc:	ldrbtmi	r6, [r9], #-2920	; 0xfffff498
   3cf00:			; <UNDEFINED> instruction: 0xf81cf7f8
   3cf04:			; <UNDEFINED> instruction: 0xf47f2800
   3cf08:			; <UNDEFINED> instruction: 0xf8dfaf09
   3cf0c:	strtmi	r1, [sl], -r4, asr #14
   3cf10:	ldrbtmi	r6, [r9], #-2920	; 0xfffff498
   3cf14:			; <UNDEFINED> instruction: 0xf812f7f8
   3cf18:	stmdacs	r0, {r0, r2, ip, pc}
   3cf1c:	cmphi	ip, #64	; 0x40	; <UNPREDICTABLE>
   3cf20:			; <UNDEFINED> instruction: 0x1730f8df
   3cf24:	blvs	1a4e7d4 <rpl_re_syntax_options@@Base+0x19e0cf4>
   3cf28:	bvs	478750 <rpl_re_syntax_options@@Base+0x40ac70>
   3cf2c:			; <UNDEFINED> instruction: 0xf04f4479
   3cf30:			; <UNDEFINED> instruction: 0xf7f80b0c
   3cf34:			; <UNDEFINED> instruction: 0xf8d5f81f
   3cf38:	strls	r8, [r4], #-52	; 0xffffffcc
   3cf3c:	mulscs	r8, r8, r8
   3cf40:			; <UNDEFINED> instruction: 0x301cf8d8
   3cf44:	bcs	3cb754 <rpl_re_syntax_options@@Base+0x35dc74>
   3cf48:	ldm	pc, {r1, r4, r5, r6, fp, ip, lr, pc}^	; <UNPREDICTABLE>
   3cf4c:	addseq	pc, r1, r2, lsl r0	; <UNPREDICTABLE>
   3cf50:	tsteq	r7, r1, ror r0
   3cf54:	rsbseq	r0, r1, r1, ror r0
   3cf58:	rsbseq	r0, ip, r1, ror r0
   3cf5c:	sbcseq	r0, pc, ip, ror r0	; <UNPREDICTABLE>
   3cf60:	ldrsbteq	r0, [ip], #-15
   3cf64:	rsbseq	r0, r1, r1, ror r0
   3cf68:	addseq	r0, r1, r1, ror r0
   3cf6c:			; <UNDEFINED> instruction: 0x46304651
   3cf70:			; <UNDEFINED> instruction: 0xf824f7f8
   3cf74:			; <UNDEFINED> instruction: 0xf47f2800
   3cf78:			; <UNDEFINED> instruction: 0xf89daed1
   3cf7c:	stclvs	0, cr1, [r2, #492]!	; 0x1ec
   3cf80:			; <UNDEFINED> instruction: 0xf43f2900
   3cf84:	strt	sl, [sl], lr, lsr #29
   3cf88:	movwcs	r4, #50720	; 0xc620
   3cf8c:			; <UNDEFINED> instruction: 0xf7f89306
   3cf90:	bls	fc884 <rpl_re_syntax_options@@Base+0x8eda4>
   3cf94:	stmdals	r6, {r8, r9, sp}
   3cf98:	subsvs	r6, r3, r3, lsl r0
   3cf9c:	ssatcs	pc, #25, pc, asr #17	; <UNPREDICTABLE>
   3cfa0:			; <UNDEFINED> instruction: 0x369cf8df
   3cfa4:	ldmpl	r3, {r1, r3, r4, r5, r6, sl, lr}^
   3cfa8:	blls	897018 <rpl_re_syntax_options@@Base+0x829538>
   3cfac:			; <UNDEFINED> instruction: 0xf040405a
   3cfb0:	eorlt	r8, r3, lr, lsr r3
   3cfb4:	blhi	1782b0 <rpl_re_syntax_options@@Base+0x10a7d0>
   3cfb8:	svchi	0x00f0e8bd
   3cfbc:	eorcs	r2, r0, r1, lsl #2
   3cfc0:	svc	0x0028f7c8
   3cfc4:	stmdacs	r0, {r5, r6, r7, r8, r9, sp, lr}
   3cfc8:	b	1431348 <rpl_re_syntax_options@@Base+0x13c3868>
   3cfcc:			; <UNDEFINED> instruction: 0xf04f09c6
   3cfd0:	and	r0, sp, r0, lsl #22
   3cfd4:			; <UNDEFINED> instruction: 0xf894b929
   3cfd8:			; <UNDEFINED> instruction: 0xf0433058
   3cfdc:			; <UNDEFINED> instruction: 0xf8840308
   3cfe0:			; <UNDEFINED> instruction: 0xf10b3058
   3cfe4:			; <UNDEFINED> instruction: 0xf1090b01
   3cfe8:			; <UNDEFINED> instruction: 0xf1bb0901
   3cfec:	andsle	r0, fp, r0, lsr #30
   3cff0:			; <UNDEFINED> instruction: 0xf7c94648
   3cff4:			; <UNDEFINED> instruction: 0xf029ebf8
   3cff8:	stfnee	f0, [r3], {127}	; 0x7f
   3cffc:			; <UNDEFINED> instruction: 0xf8d4d0ea
   3d000:	movwcs	ip, #4156	; 0x103c
   3d004:	vpmax.s8	d15, d11, d3
   3d008:	andcc	pc, r6, ip, asr r8	; <UNPREDICTABLE>
   3d00c:			; <UNDEFINED> instruction: 0xf84c4313
   3d010:	stmdbcs	r0, {r1, r2, ip, sp}
   3d014:	strbmi	sp, [r8, #-485]	; 0xfffffe1b
   3d018:			; <UNDEFINED> instruction: 0xf10bd1dd
   3d01c:			; <UNDEFINED> instruction: 0xf1090b01
   3d020:			; <UNDEFINED> instruction: 0xf1bb0901
   3d024:	mvnle	r0, r0, lsr #30
   3d028:	cfmadda32cs	mvax0, mvax3, mvfx0, mvfx4
   3d02c:	ldr	sp, [sp], -sp, asr #3
   3d030:			; <UNDEFINED> instruction: 0x1010f8d8
   3d034:			; <UNDEFINED> instruction: 0xf8d868ea
   3d038:	stmibvs	r9, {r2, ip, sp, lr}^
   3d03c:	eorne	pc, r3, r2, asr #16
   3d040:	ldrtmi	fp, [r8], r7, ror #3
   3d044:	blx	336e36 <rpl_re_syntax_options@@Base+0x2c9356>
   3d048:			; <UNDEFINED> instruction: 0xf8d8f303
   3d04c:	stmdbvs	sl!, {r4, ip}^
   3d050:	stmibvs	pc, {r2, sp}^	; <UNPREDICTABLE>
   3d054:	stmdbeq	r3, {r1, r8, r9, fp, sp, lr, pc}
   3d058:	sbcspl	r2, r1, r1, lsl #2
   3d05c:	andne	pc, r4, r9, asr #17
   3d060:	stmib	r6, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}^
   3d064:	andeq	pc, r8, r9, asr #17
   3d068:			; <UNDEFINED> instruction: 0xf0002800
   3d06c:	andvs	r8, r7, sl, asr r2
   3d070:	ldrdvc	pc, [r4], -r8
   3d074:	mvnle	r2, r0, lsl #30
   3d078:	ldrmi	lr, [r8], r0
   3d07c:	ldrdcc	pc, [r8], -r8
   3d080:	blx	fee04004 <rpl_re_syntax_options@@Base+0xfed96524>
   3d084:	ldmdbeq	pc!, {r0, r1, r2, r7, r8, r9, sl, ip, sp, lr, pc}^	; <UNPREDICTABLE>
   3d088:	svclt	0x00142b00
   3d08c:	andcs	r4, r1, #60817408	; 0x3a00000
   3d090:			; <UNDEFINED> instruction: 0xf0002a00
   3d094:			; <UNDEFINED> instruction: 0xf8d88203
   3d098:	strbmi	r3, [r7], -r0
   3d09c:	mvnle	r2, r0, lsl #22
   3d0a0:	bvs	478908 <rpl_re_syntax_options@@Base+0x40ae28>
   3d0a4:	stcls	6, cr4, [r4], {23}
   3d0a8:	stmiavs	sl!, {r0, r3, r4, r7, r9, sl, lr}
   3d0ac:			; <UNDEFINED> instruction: 0xf04f469b
   3d0b0:	ldrmi	r0, [r3, #2572]	; 0xa0c
   3d0b4:	blx	2f10e2 <rpl_re_syntax_options@@Base+0x283602>
   3d0b8:	stmibvs	fp!, {r0, r1, r3, fp, ip, sp, lr, pc}
   3d0bc:	ldmdavs	fp, {r0, r1, r6, sl, lr}^
   3d0c0:			; <UNDEFINED> instruction: 0xf10bb17b
   3d0c4:	ldrmi	r0, [r3, #2817]	; 0xb01
   3d0c8:			; <UNDEFINED> instruction: 0xf1b9d1f5
   3d0cc:	rsbsle	r0, r9, r0, lsl #30
   3d0d0:			; <UNDEFINED> instruction: 0xf04f69ab
   3d0d4:	strbmi	r0, [r8], r0, lsl #18
   3d0d8:	strbmi	r4, [r3], #-1739	; 0xfffff935
   3d0dc:	blcs	57250 <quoting_style_vals@@Base+0x404c>
   3d0e0:	mnf<illegal precision>z	f5, #10.0
   3d0e4:	movwcs	r0, #6800	; 0x1a90
   3d0e8:			; <UNDEFINED> instruction: 0x4629465a
   3d0ec:			; <UNDEFINED> instruction: 0xf81cf7f9
   3d0f0:			; <UNDEFINED> instruction: 0xf47f2800
   3d0f4:	stmibvs	fp!, {r0, r1, r4, r9, sl, fp, sp, pc}
   3d0f8:	bleq	b952c <rpl_re_syntax_options@@Base+0x4ba4c>
   3d0fc:			; <UNDEFINED> instruction: 0xf8d34443
   3d100:			; <UNDEFINED> instruction: 0xf1b88004
   3d104:	suble	r0, pc, r0, lsl #30
   3d108:	ldrb	r6, [r2, sl, lsr #17]
   3d10c:			; <UNDEFINED> instruction: 0x2058f895
   3d110:	andeq	pc, r1, #66	; 0x42
   3d114:	subscs	pc, r8, r5, lsl #17
   3d118:	ldrdvc	pc, [r4], -r8
   3d11c:			; <UNDEFINED> instruction: 0xf0002f00
   3d120:	ldmvs	sl!, {r0, r1, r4, r7, r8, pc}^
   3d124:			; <UNDEFINED> instruction: 0xa01cf8d2
   3d128:	ldrdcs	pc, [r8], -r8
   3d12c:			; <UNDEFINED> instruction: 0xf0002a00
   3d130:	ldmvs	r2, {r0, r1, r2, r7, r8, pc}^
   3d134:	blx	31788e <rpl_re_syntax_options@@Base+0x2a9dae>
   3d138:	stmdbvs	sl!, {r0, r1, r8, r9, ip, sp, lr, pc}^
   3d13c:	andcs	r2, r8, r2, lsl #12
   3d140:	stmdbeq	r3, {r1, r8, r9, fp, sp, lr, pc}
   3d144:			; <UNDEFINED> instruction: 0xf7c950d6
   3d148:			; <UNDEFINED> instruction: 0xf8c9e954
   3d14c:	stmdacs	r0, {r3}
   3d150:	eorshi	pc, lr, #0
   3d154:	svclt	0x000245a2
   3d158:			; <UNDEFINED> instruction: 0xf8c92301
   3d15c:			; <UNDEFINED> instruction: 0xf8c03004
   3d160:			; <UNDEFINED> instruction: 0xf43fa000
   3d164:			; <UNDEFINED> instruction: 0xf8c9af6d
   3d168:	svclt	0x00b46004
   3d16c:	strge	lr, [r0], #-2496	; 0xfffff640
   3d170:	bmi	77878 <rpl_re_syntax_options@@Base+0x9d98>
   3d174:			; <UNDEFINED> instruction: 0xf47f2f00
   3d178:	ldrb	sl, [pc, -r4, ror #30]!
   3d17c:			; <UNDEFINED> instruction: 0x1010f8d8
   3d180:	stmibvs	pc, {r1, r3, r5, r6, r7, fp, sp, lr}^	; <UNPREDICTABLE>
   3d184:	eorvc	pc, r3, r2, asr #16
   3d188:	mulseq	r8, r8, r8
   3d18c:			; <UNDEFINED> instruction: 0xf47f2804
   3d190:	blx	328f56 <rpl_re_syntax_options@@Base+0x2bb476>
   3d194:	stmdbvs	sl!, {r0, r1, r8, r9, ip, sp, lr, pc}^
   3d198:	stmdbeq	r3, {r1, r8, r9, fp, sp, lr, pc}
   3d19c:	blls	136f14 <rpl_re_syntax_options@@Base+0xc9434>
   3d1a0:	andscs	lr, r3, #3358720	; 0x334000
   3d1a4:	ldrb	r9, [fp, #774]!	; 0x306
   3d1a8:			; <UNDEFINED> instruction: 0xf7c8980b
   3d1ac:	stmiavs	sl!, {r1, r4, r8, r9, sl, fp, sp, lr, pc}
   3d1b0:	svclt	0x001c455a
   3d1b4:			; <UNDEFINED> instruction: 0xf80bfb0a
   3d1b8:			; <UNDEFINED> instruction: 0xf47f46b9
   3d1bc:			; <UNDEFINED> instruction: 0x46c1af7e
   3d1c0:	ldrb	r4, [sl, -r3, asr #13]!
   3d1c4:	svcvc	0x00139a02
   3d1c8:	strle	r0, [r5], #-1753	; 0xfffff927
   3d1cc:			; <UNDEFINED> instruction: 0xb11b6993
   3d1d0:			; <UNDEFINED> instruction: 0x3058f895
   3d1d4:	strle	r0, [r2], #-2011	; 0xfffff825
   3d1d8:	blcs	5858c <quoting_style_vals@@Base+0x5388>
   3d1dc:	strcs	sp, [ip, -ip, asr #32]
   3d1e0:			; <UNDEFINED> instruction: 0xf00bfb07
   3d1e4:	stmdb	r4, {r0, r3, r6, r7, r8, r9, sl, ip, sp, lr, pc}
   3d1e8:	stmdacs	r0, {r3, r5, r6, r7, r8, sp, lr}
   3d1ec:	andhi	pc, r1, #0
   3d1f0:	strmi	r2, [ip], r0, lsl #2
   3d1f4:	svceq	0x0000f1bb
   3d1f8:	eors	sp, sp, r1, lsl #2
   3d1fc:	blx	2179a6 <rpl_re_syntax_options@@Base+0x1a9ec6>
   3d200:	tstcc	r1, r1, lsl #4	; <UNPREDICTABLE>
   3d204:			; <UNDEFINED> instruction: 0xf8401883
   3d208:			; <UNDEFINED> instruction: 0xf8c3c002
   3d20c:			; <UNDEFINED> instruction: 0xf8c3c004
   3d210:	stmiavs	fp!, {r3, lr, pc}
   3d214:	ldmle	r1!, {r0, r1, r3, r7, r9, lr}^
   3d218:	stmibvs	sl!, {r0, r1, r4, r5, r6, r8, r9, ip, sp, pc}
   3d21c:	strmi	r2, [pc], -r0, lsl #2
   3d220:	andsls	pc, r0, sp, asr #17
   3d224:	stmdaeq	ip, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3d228:	ldrmi	r4, [r9], -r9, lsl #13
   3d22c:	ldmib	r0, {r4, r6, r7, r8, fp, ip}^
   3d230:	blcs	4923c <_IO_stdin_used@@Base+0xa9fc>
   3d234:			; <UNDEFINED> instruction: 0xf1a0bfc4
   3d238:			; <UNDEFINED> instruction: 0xf04f0b04
   3d23c:			; <UNDEFINED> instruction: 0xdc070a00
   3d240:	stmibvs	sl!, {r0, r1, r4, sp, lr, pc}
   3d244:	beq	b9674 <rpl_re_syntax_options@@Base+0x4bb94>
   3d248:	ldmdavs	fp, {r0, r1, r4, r6, r7, r8, fp, ip}^
   3d24c:	ble	30e8bc <rpl_re_syntax_options@@Base+0x2a0ddc>
   3d250:	svceq	0x0004f85b
   3d254:	stmibvs	fp!, {r0, r3, r6, r9, sl, lr}^
   3d258:	andcc	pc, r0, r8, lsl #22
   3d25c:	mrc2	7, 6, pc, cr8, cr7, {7}
   3d260:	mvnle	r2, r0, lsl #16
   3d264:	ldrb	r2, [r9, #-12]
   3d268:			; <UNDEFINED> instruction: 0xf10968a9
   3d26c:	strcc	r0, [ip, -r1, lsl #18]
   3d270:	ldmle	fp, {r0, r3, r6, r8, sl, lr}^
   3d274:			; <UNDEFINED> instruction: 0x9010f8dd
   3d278:	tstcs	r0, r3, lsl #22
   3d27c:			; <UNDEFINED> instruction: 0x2058f894
   3d280:			; <UNDEFINED> instruction: 0xf383fab3
   3d284:	ldmdbeq	fp, {r1, r2, r8, ip, pc}^
   3d288:	orrseq	lr, r2, #77824	; 0x13000
   3d28c:	adchi	pc, r6, r0, asr #32
   3d290:			; <UNDEFINED> instruction: 0xf04f6b63
   3d294:	stmibvs	r1!, {r2, r3, r8, r9, fp}
   3d298:	beq	fe478b00 <rpl_re_syntax_options@@Base+0xfe40b020>
   3d29c:	ldmibvs	fp, {r0, r1, r3, r4, r6, r7, fp, sp, lr}^
   3d2a0:	tstne	r3, fp, lsl #22	; <UNPREDICTABLE>
   3d2a4:			; <UNDEFINED> instruction: 0xf7f964a3
   3d2a8:	strmi	pc, [r7], -r7, lsr #21
   3d2ac:	stmdacs	r0, {r0, r1, r2, ip, pc}
   3d2b0:	stfvsp	f5, [r3], #396	; 0x18c
   3d2b4:	vstrle	d18, [sl, #-0]
   3d2b8:	ldrdhi	pc, [r8], -sp	; <UNPREDICTABLE>
   3d2bc:	svceq	0x0000f1b8
   3d2c0:	strbmi	sp, [r7], -r5, asr #26
   3d2c4:	stmdbeq	ip!, {r0, r2, r3, r8, ip, sp, lr, pc}
   3d2c8:	bhi	fe478b30 <rpl_re_syntax_options@@Base+0xfe40b050>
   3d2cc:	cfmadd32	mvax0, mvfx4, mvfx8, mvfx5
   3d2d0:	pkhbtmi	r6, r2, r0, lsl #20
   3d2d4:	strcc	lr, [r1, #-2]
   3d2d8:	lfmle	f4, 4, [r5, #-700]!	; 0xfffffd44
   3d2dc:			; <UNDEFINED> instruction: 0xf8d49b0b
   3d2e0:			; <UNDEFINED> instruction: 0xf853c000
   3d2e4:	bl	345380 <rpl_re_syntax_options@@Base+0x2d78a0>
   3d2e8:			; <UNDEFINED> instruction: 0xf89e0ec2
   3d2ec:	stmdbcs	r4, {r2, ip}
   3d2f0:	blcc	171abc <rpl_re_syntax_options@@Base+0x103fdc>
   3d2f4:	and	r2, r2, r0
   3d2f8:	adcsmi	r3, r8, #1
   3d2fc:			; <UNDEFINED> instruction: 0xf853d0eb
   3d300:	bl	344f18 <rpl_re_syntax_options@@Base+0x2d7438>
   3d304:	ldmdbvc	r6!, {r0, r6, r7, r9, sl}
   3d308:	mvnsle	r2, r9, lsl #28
   3d30c:	eorsvs	pc, r1, ip, asr r8	; <UNPREDICTABLE>
   3d310:	ldrdne	pc, [r0], -lr
   3d314:	mvnle	r4, lr, lsl #5
   3d318:	strbmi	r6, [r9], -r3, ror #18
   3d31c:	blx	30ec06 <rpl_re_syntax_options@@Base+0x2a1126>
   3d320:	ldmvs	fp, {r1, r8, r9, ip, sp}
   3d324:			; <UNDEFINED> instruction: 0xf7f8681a
   3d328:	stmdacs	r0, {r0, r1, r3, r5, r8, sl, fp, ip, sp, lr, pc}
   3d32c:	stmibvs	r1!, {r0, r1, r4, r6, r7, r8, ip, lr, pc}
   3d330:	blx	30ec3a <rpl_re_syntax_options@@Base+0x2a115a>
   3d334:			; <UNDEFINED> instruction: 0xf7f81102
   3d338:	stmdacs	r0, {r0, r3, r5, r6, r9, sl, fp, ip, sp, lr, pc}
   3d33c:	cmphi	pc, r0, asr #32	; <UNPREDICTABLE>
   3d340:	strcs	r9, [r1, #-3850]	; 0xfffff0f6
   3d344:	sfmle	f4, 2, [r9], {175}	; 0xaf
   3d348:	bvs	478bb0 <rpl_re_syntax_options@@Base+0x40b0d0>
   3d34c:	mrc	6, 0, r4, cr8, cr7, {2}
   3d350:	movwcs	r2, #2704	; 0xa90
   3d354:	beq	478bc0 <rpl_re_syntax_options@@Base+0x40b0e0>
   3d358:			; <UNDEFINED> instruction: 0xf7f94621
   3d35c:	rsbvs	pc, r0, #929792	; 0xe3000
   3d360:			; <UNDEFINED> instruction: 0xf0002800
   3d364:			; <UNDEFINED> instruction: 0xf9908099
   3d368:	blcs	49440 <_IO_stdin_used@@Base+0xac00>
   3d36c:	stmib	r4, {r0, r4, r5, r6, r8, r9, fp, ip, lr, pc}^
   3d370:	adcvs	r0, r0, #11
   3d374:			; <UNDEFINED> instruction: 0xf7c8980b
   3d378:	blls	f8c30 <rpl_re_syntax_options@@Base+0x8b150>
   3d37c:			; <UNDEFINED> instruction: 0xf8d39706
   3d380:			; <UNDEFINED> instruction: 0xf8d88000
   3d384:			; <UNDEFINED> instruction: 0xb12d5038
   3d388:	stmdavs	sp!, {r3, r5, r9, sl, lr}
   3d38c:	cdp	7, 2, cr15, cr0, cr8, {6}
   3d390:	mvnsle	r2, r0, lsl #26
   3d394:			; <UNDEFINED> instruction: 0xf8d8231f
   3d398:	strcs	r0, [r0, #-16]
   3d39c:	subcc	pc, r0, r8, asr #17
   3d3a0:	strpl	lr, [sp, #-2504]	; 0xfffff638
   3d3a4:	cdp	7, 1, cr15, cr4, cr8, {6}
   3d3a8:			; <UNDEFINED> instruction: 0xf8c84630
   3d3ac:			; <UNDEFINED> instruction: 0xf7f85010
   3d3b0:	stmdals	r6, {r0, r3, r4, sl, fp, ip, sp, lr, pc}
   3d3b4:			; <UNDEFINED> instruction: 0xf43f2800
   3d3b8:			; <UNDEFINED> instruction: 0x4620adf1
   3d3bc:	stc2	7, cr15, [r4], #-992	; 0xfffffc20
   3d3c0:	stmdals	r6, {r1, r8, r9, fp, ip, pc}
   3d3c4:	subsvs	r6, sp, sp, lsl r0
   3d3c8:			; <UNDEFINED> instruction: 0xf8cde5e8
   3d3cc:	strt	fp, [r8], #24
   3d3d0:			; <UNDEFINED> instruction: 0xf7f74630
   3d3d4:	blls	13cfd8 <rpl_re_syntax_options@@Base+0xcf4f8>
   3d3d8:	strbt	r9, [r1], #774	; 0x306
   3d3dc:	ldmdbvs	r2, {r1, r9, fp, ip, pc}^
   3d3e0:			; <UNDEFINED> instruction: 0xf47f2a00
   3d3e4:	stmiavs	r5!, {r0, r2, r4, r6, r8, r9, sl, fp, sp, pc}
   3d3e8:			; <UNDEFINED> instruction: 0xf0002d00
   3d3ec:	stmdavs	r0!, {r2, r3, r8, pc}
   3d3f0:	svcls	0x00054690
   3d3f4:	strmi	r4, [r2], -r6, lsl #13
   3d3f8:	stmdbcc	r1, {r0, r4, r8, fp, ip, sp, lr}
   3d3fc:	vmla.i8	d2, d0, d11
   3d400:	vand	d8, d15, d10
   3d404:			; <UNDEFINED> instruction: 0xf85c0c0c
   3d408:	strmi	r1, [ip], #33	; 0x21
   3d40c:	svclt	0x00004760
   3d410:	andeq	r0, r0, sp, ror r1
   3d414:	andeq	r0, r0, fp, lsr #2
   3d418:	andeq	r0, r0, fp, lsl #3
   3d41c:	andeq	r0, r0, fp, lsr #2
   3d420:	andeq	r0, r0, r9, lsr #2
   3d424:			; <UNDEFINED> instruction: 0xfffffe81
   3d428:	andeq	r0, r0, r7, lsr #4
   3d42c:	andeq	r0, r0, fp, lsr #2
   3d430:	andeq	r0, r0, fp, lsr #2
   3d434:	andeq	r0, r0, fp, lsr #2
   3d438:	andeq	r0, r0, fp, lsr #2
   3d43c:	andeq	r0, r0, fp, lsr #3
   3d440:			; <UNDEFINED> instruction: 0x2010f8d8
   3d444:			; <UNDEFINED> instruction: 0xe67669d4
   3d448:			; <UNDEFINED> instruction: 0x2010f8d8
   3d44c:			; <UNDEFINED> instruction: 0xa01cf8d2
   3d450:	cfmsub32	mvax3, mvfx14, mvfx8, mvfx10
   3d454:	movwcs	r2, #6800	; 0x1a90
   3d458:	cfmsub32	mvax1, mvfx4, mvfx9, mvfx1
   3d45c:			; <UNDEFINED> instruction: 0xf7f90a10
   3d460:	vnmla.f32	s30, s16, s3
   3d464:	movwcs	r2, #10896	; 0x2a90
   3d468:	adcvs	r4, r0, #34603008	; 0x2100000
   3d46c:	beq	478cd8 <rpl_re_syntax_options@@Base+0x40b1f8>
   3d470:	blx	167b45c <rpl_re_syntax_options@@Base+0x160d97c>
   3d474:	cdp	3, 1, cr2, cr8, cr6, {0}
   3d478:			; <UNDEFINED> instruction: 0x46212a90
   3d47c:	cdp	2, 1, cr6, cr9, cr0, {7}
   3d480:			; <UNDEFINED> instruction: 0xf7f90a10
   3d484:	bvs	fe93bdc8 <rpl_re_syntax_options@@Base+0xfe8ce2e8>
   3d488:			; <UNDEFINED> instruction: 0xb12b6320
   3d48c:	stmdacs	r0, {r0, r1, r5, r6, r7, r9, fp, sp, lr}
   3d490:	blcs	6d0f8 <numurls@@Base+0x19d4>
   3d494:	svcge	0x006ef47f
   3d498:	strb	r9, [lr, -r7, lsl #30]!
   3d49c:	ssatmi	r4, #25, pc, lsl #12	; <UNPREDICTABLE>
   3d4a0:	ldrtmi	lr, [r0], -ip, asr #10
   3d4a4:	mrc2	7, 3, pc, cr2, cr7, {7}
   3d4a8:	movwls	r2, #25344	; 0x6300
   3d4ac:			; <UNDEFINED> instruction: 0x4620e478
   3d4b0:			; <UNDEFINED> instruction: 0xf7c92188
   3d4b4:			; <UNDEFINED> instruction: 0x4604e950
   3d4b8:			; <UNDEFINED> instruction: 0xf0002800
   3d4bc:	bls	dd7ac <rpl_re_syntax_options@@Base+0x6fccc>
   3d4c0:	andsvs	r2, r0, r8, lsl #7
   3d4c4:			; <UNDEFINED> instruction: 0xf7ff6053
   3d4c8:			; <UNDEFINED> instruction: 0x462ebb72
   3d4cc:			; <UNDEFINED> instruction: 0xf7ff2101
   3d4d0:			; <UNDEFINED> instruction: 0xf8d5bb8f
   3d4d4:			; <UNDEFINED> instruction: 0xf7c80084
   3d4d8:	movwcs	lr, #3452	; 0xd7c
   3d4dc:	addcc	pc, r4, r5, asr #17
   3d4e0:	stmdacs	r0, {r0, r3, r8, sl, sp, lr, pc}
   3d4e4:	addhi	pc, sl, r0
   3d4e8:			; <UNDEFINED> instruction: 0xf109ab09
   3d4ec:			; <UNDEFINED> instruction: 0xf1090738
   3d4f0:	strbmi	r0, [r2], -r0, asr #2
   3d4f4:	cdp	3, 0, cr9, cr8, cr0, {0}
   3d4f8:			; <UNDEFINED> instruction: 0x46383a90
   3d4fc:			; <UNDEFINED> instruction: 0xf04f4643
   3d500:	tstls	r4, r2, lsl #24
   3d504:	eorgt	pc, r8, sp, lsl #17
   3d508:			; <UNDEFINED> instruction: 0xffd8f7f8
   3d50c:	strmi	r9, [r0], r4, lsl #18
   3d510:	movwcs	lr, #50304	; 0xc480
   3d514:	movwcs	r9, #774	; 0x306
   3d518:	str	r6, [r2], #-867	; 0xfffffc9d
   3d51c:	movwls	r2, #25344	; 0x6300
   3d520:	cfstrsls	mvf14, [r4], {62}	; 0x3e
   3d524:			; <UNDEFINED> instruction: 0xf8c94603
   3d528:	andcs	r0, ip, r4
   3d52c:	bvs	478d94 <rpl_re_syntax_options@@Base+0x40b2b4>
   3d530:	andcc	pc, r0, r9, asr #17
   3d534:	bllt	ffcfb538 <rpl_re_syntax_options@@Base+0xffc8da58>
   3d538:			; <UNDEFINED> instruction: 0x37014698
   3d53c:	adcmi	r3, pc, #8, 4	; 0x80000000
   3d540:	svcge	0x005af47f
   3d544:	stmdbeq	r8, {r0, r3, r6, r9, fp, sp, lr, pc}
   3d548:			; <UNDEFINED> instruction: 0xf0199705
   3d54c:	svclt	0x000809ff
   3d550:	subsle	r4, r9, r8, asr #13
   3d554:	andcs	r9, r7, #5120	; 0x1400
   3d558:	sbceq	lr, r3, r0, lsl #22
   3d55c:	blcs	1b5580 <rpl_re_syntax_options@@Base+0x147aa0>
   3d560:			; <UNDEFINED> instruction: 0xf88ebf08
   3d564:			; <UNDEFINED> instruction: 0xf10e2004
   3d568:	ldrbmi	r0, [r0, #-3592]!	; 0xfffff1f8
   3d56c:			; <UNDEFINED> instruction: 0xf89ed04c
   3d570:	blcs	89588 <rpl_re_syntax_options@@Base+0x1baa8>
   3d574:			; <UNDEFINED> instruction: 0xf99ed1f3
   3d578:	blcs	49580 <_IO_stdin_used@@Base+0xad40>
   3d57c:			; <UNDEFINED> instruction: 0xf89edaf3
   3d580:	vhadd.u32	d19, d15, d6
   3d584:			; <UNDEFINED> instruction: 0xf88e1345
   3d588:	strb	r3, [ip, r6]!
   3d58c:	eorsne	pc, r7, r0, lsl r9	; <UNPREDICTABLE>
   3d590:	stmdbeq	r1!, {r0, r3, r4, r5, r9, fp, sp, lr, pc}
   3d594:	ldrmi	fp, [r9], r8, lsr #30
   3d598:			; <UNDEFINED> instruction: 0xf850e7cf
   3d59c:			; <UNDEFINED> instruction: 0x469ac037
   3d5a0:	tsteq	ip, ip, lsl #2	; <UNPREDICTABLE>
   3d5a4:	ldfeqd	f7, [ip], {12}
   3d5a8:	svccc	0x0004f851
   3d5ac:			; <UNDEFINED> instruction: 0xf47f2b00
   3d5b0:	strmi	sl, [ip, #3695]	; 0xe6f
   3d5b4:			; <UNDEFINED> instruction: 0x4653d1f8
   3d5b8:			; <UNDEFINED> instruction: 0xf850e7bf
   3d5bc:	stmdbcs	r0, {r0, r1, r2, r4, r5, ip}^
   3d5c0:	ldmdale	r0, {r0, r1, r3, r4, r5, r7, ip, lr, pc}
   3d5c4:			; <UNDEFINED> instruction: 0xf0313910
   3d5c8:			; <UNDEFINED> instruction: 0xf47f0110
   3d5cc:	ldr	sl, [r4, r1, ror #28]!
   3d5d0:	bvs	478e38 <rpl_re_syntax_options@@Base+0x40b358>
   3d5d4:	strb	r9, [r5], -r4, lsl #24
   3d5d8:			; <UNDEFINED> instruction: 0xf7ff9805
   3d5dc:	vmov.32	fp, d24[0]
   3d5e0:			; <UNDEFINED> instruction: 0x46076a10
   3d5e4:	stmibcs	r0, {r0, r3, r6, r7, r9, sl, sp, lr, pc}
   3d5e8:	ldrb	sp, [r1], -r7, lsr #1
   3d5ec:			; <UNDEFINED> instruction: 0xf7ff461d
   3d5f0:	blls	ec544 <rpl_re_syntax_options@@Base+0x7ea64>
   3d5f4:	ldmdavs	sp, {r1, r2, r8, r9, sl, ip, pc}
   3d5f8:	bllt	fe53b5fc <rpl_re_syntax_options@@Base+0xfe4cdb1c>
   3d5fc:	cmnvs	r0, #2048	; 0x800
   3d600:			; <UNDEFINED> instruction: 0xf7ff681d
   3d604:	strtmi	fp, [r8], lr, lsl #23
   3d608:	andcs	r6, r1, #58112	; 0xe300
   3d60c:	blcs	56d9c <quoting_style_vals@@Base+0x3b98>
   3d610:			; <UNDEFINED> instruction: 0x4643bfd4
   3d614:	movweq	pc, #4168	; 0x1048	; <UNPREDICTABLE>
   3d618:			; <UNDEFINED> instruction: 0x2058f894
   3d61c:			; <UNDEFINED> instruction: 0xf022005b
   3d620:			; <UNDEFINED> instruction: 0xf0030206
   3d624:	tstmi	r3, #402653184	; 0x18000000
   3d628:	subscc	pc, r8, r4, lsl #17
   3d62c:			; <UNDEFINED> instruction: 0xf7c8e630
   3d630:	strdcs	lr, [ip], -lr	; <UNPREDICTABLE>
   3d634:			; <UNDEFINED> instruction: 0xf7c8e4b2
   3d638:	svclt	0x0000ead8
   3d63c:	andeq	r8, r2, r2, ror #30
   3d640:	andeq	r0, r0, ip, asr #9
   3d644:	andeq	r6, r1, r4, asr r6
   3d648:			; <UNDEFINED> instruction: 0xffff8f99
   3d64c:			; <UNDEFINED> instruction: 0xffff987b
   3d650:			; <UNDEFINED> instruction: 0xffffb0fb
   3d654:			; <UNDEFINED> instruction: 0xffff8fa1
   3d658:	andeq	r8, r2, ip, lsr fp
   3d65c:			; <UNDEFINED> instruction: 0x4615b5f8
   3d660:	vmovmi.32	r4, d3[0]
   3d664:	svcvc	0x0014447b
   3d668:	strmi	r4, [r1], -sl, lsl #12
   3d66c:			; <UNDEFINED> instruction: 0xf004599f
   3d670:	strtmi	r0, [r8], -pc, ror #12
   3d674:	vmvn.i16	d22, #187	; 0x00bb
   3d678:			; <UNDEFINED> instruction: 0x01246440
   3d67c:	ldrbteq	pc, [pc], #-100	; 3d684 <ASN1_STRING_length@plt+0x36e1c>	; <UNPREDICTABLE>
   3d680:			; <UNDEFINED> instruction: 0x772c4334
   3d684:	blx	1c7b688 <rpl_re_syntax_options@@Base+0x1c0dba8>
   3d688:	stmdbmi	sl, {r4, r5, r6, r8, ip, sp, pc}
   3d68c:	andcs	r4, r5, #3145728	; 0x300000
   3d690:	ldrbtmi	r2, [r9], #-0
   3d694:	orreq	lr, r3, #1024	; 0x400
   3d698:			; <UNDEFINED> instruction: 0xf8d33120
   3d69c:	ldrmi	r3, [r9], #-416	; 0xfffffe60
   3d6a0:	ldrhtmi	lr, [r8], #141	; 0x8d
   3d6a4:	stcllt	7, cr15, [r6], {200}	; 0xc8
   3d6a8:	svclt	0x0000bdf8
   3d6ac:	andeq	r8, r2, ip, ror r4
   3d6b0:			; <UNDEFINED> instruction: 0x000004b0
   3d6b4:	andeq	r5, r1, sl, lsr #24
   3d6b8:	bmi	1502cc <rpl_re_syntax_options@@Base+0xe27ec>
   3d6bc:	ldmpl	fp, {r0, r1, r3, r4, r5, r6, sl, lr}
   3d6c0:	andsvs	r6, r8, sl, lsl r8
   3d6c4:			; <UNDEFINED> instruction: 0x47704610
   3d6c8:	andeq	r8, r2, r4, lsr #8
   3d6cc:			; <UNDEFINED> instruction: 0x000004b0
   3d6d0:	vst3.16	{d27,d29,d31}, [pc :256], r0
   3d6d4:	stmdbvs	r6, {r7, r9, ip, sp, lr}
   3d6d8:	stmdavs	r5, {r2, r9, sl, lr}
   3d6dc:	ldrtmi	r2, [r0], -r0, lsl #2
   3d6e0:	bl	feffb608 <rpl_re_syntax_options@@Base+0xfef8db28>
   3d6e4:	ldrtmi	r6, [r3], -r9, ror #20
   3d6e8:			; <UNDEFINED> instruction: 0xf1014620
   3d6ec:	tstcc	r8, ip, lsl #4
   3d6f0:			; <UNDEFINED> instruction: 0xf918f7fb
   3d6f4:	ldrdcc	lr, [r9], -r5
   3d6f8:	andle	r4, r8, r3, lsl #5
   3d6fc:	andeq	pc, ip, #0, 2
   3d700:	mrseq	pc, (UNDEF: 24)	; <UNPREDICTABLE>
   3d704:			; <UNDEFINED> instruction: 0x46204633
   3d708:			; <UNDEFINED> instruction: 0xf90cf7fb
   3d70c:	bvs	ffa980b4 <rpl_re_syntax_options@@Base+0xffa2a5d4>
   3d710:	andle	r4, r7, r1, lsl #5
   3d714:	andeq	pc, ip, #1073741824	; 0x40000000
   3d718:	tstcc	r8, r0, lsr #12
   3d71c:			; <UNDEFINED> instruction: 0xf7fb4633
   3d720:	bvs	1a7bb2c <rpl_re_syntax_options@@Base+0x1a0e04c>
   3d724:	addmi	r6, r1, #41984	; 0xa400
   3d728:			; <UNDEFINED> instruction: 0xf101d006
   3d72c:	ldrtmi	r0, [r3], -ip, lsl #4
   3d730:	strtmi	r3, [r0], -r8, lsl #2
   3d734:			; <UNDEFINED> instruction: 0xf8f6f7fb
   3d738:	andcs	r7, r0, r3, lsr #30
   3d73c:	movweq	pc, #32835	; 0x8043	; <UNPREDICTABLE>
   3d740:	ldcllt	7, cr7, [r0, #-140]!	; 0xffffff74
   3d744:	svcmi	0x00f0e92d
   3d748:	umulllt	r4, fp, r3, r2
   3d74c:	svclt	0x00d4461c
   3d750:	movwcs	r2, #4864	; 0x1300
   3d754:	b	1524fac <rpl_re_syntax_options@@Base+0x14b74cc>
   3d758:			; <UNDEFINED> instruction: 0xf8dd73d4
   3d75c:			; <UNDEFINED> instruction: 0xf89d9058
   3d760:	bl	1658d8 <rpl_re_syntax_options@@Base+0xf7df8>
   3d764:			; <UNDEFINED> instruction: 0xf0400706
   3d768:	addsmi	r8, r7, #217	; 0xd9
   3d76c:	vmax.u8	d4, d0, d5
   3d770:	cdpcs	0, 0, cr8, cr0, cr13, {6}
   3d774:	adcsmi	fp, ip, #168, 30	; 0x2a0
   3d778:	sbchi	pc, r8, r0, lsl #6
   3d77c:			; <UNDEFINED> instruction: 0xf2c02f00
   3d780:	adcsmi	r8, ip, #199	; 0xc7
   3d784:	movwcs	fp, #4044	; 0xfcc
   3d788:	b	506394 <rpl_re_syntax_options@@Base+0x4988b4>
   3d78c:			; <UNDEFINED> instruction: 0xf04073d6
   3d790:	svcvc	0x002e80bf
   3d794:	vsubl.u8	q10, d22, d23
   3d798:	movwls	r1, #37697	; 0x9341
   3d79c:	stmdbvs	fp!, {r2, r8, sl, fp, ip, lr, pc}
   3d7a0:			; <UNDEFINED> instruction: 0x0733b113
   3d7a4:	addshi	pc, r1, r0, asr #2
   3d7a8:	movwne	pc, #966	; 0x3c6	; <UNPREDICTABLE>
   3d7ac:	svceq	0x0000f1b9
   3d7b0:			; <UNDEFINED> instruction: 0xf043bf08
   3d7b4:			; <UNDEFINED> instruction: 0xf0130301
   3d7b8:	ldrshle	r0, [pc, #-15]	; 3d7b1 <ASN1_STRING_length@plt+0x36f49>
   3d7bc:	streq	pc, [r6], -r6
   3d7c0:	vmlacs.f16	s12, s9, s23	; <UNPREDICTABLE>
   3d7c4:	adcshi	pc, r3, r0
   3d7c8:	bleq	b9bdc <rpl_re_syntax_options@@Base+0x4c0fc>
   3d7cc:	b	140f334 <rpl_re_syntax_options@@Base+0x13a1854>
   3d7d0:	stmib	sp, {r0, r1, r3, r6, r7}^
   3d7d4:			; <UNDEFINED> instruction: 0xf7c81207
   3d7d8:	strmi	lr, [r6], -ip, lsl #28
   3d7dc:			; <UNDEFINED> instruction: 0xf0002800
   3d7e0:	blls	29da74 <rpl_re_syntax_options@@Base+0x22ff94>
   3d7e4:	ldmdals	r5, {r0, r1, ip, pc}
   3d7e8:	strtmi	r9, [r3], -r4, lsl #6
   3d7ec:	andls	r9, r1, r8, lsl #20
   3d7f0:	stmdbls	r7, {r3, r5, r9, sl, lr}
   3d7f4:	andlt	pc, r8, sp, asr #17
   3d7f8:			; <UNDEFINED> instruction: 0xf7fc9700
   3d7fc:	msrlt	SPSR_f, r1, lsl ip
   3d800:	svclt	0x00082801
   3d804:	ldrbtcc	pc, [pc], #79	; 3d80c <ASN1_STRING_length@plt+0x36fa4>	; <UNPREDICTABLE>
   3d808:			; <UNDEFINED> instruction: 0xf06fd001
   3d80c:	ldrtmi	r0, [r0], -r1, lsl #8
   3d810:	bl	ff7fb738 <rpl_re_syntax_options@@Base+0xff78dc58>
   3d814:	andlt	r4, fp, r0, lsr #12
   3d818:	svchi	0x00f0e8bd
   3d81c:	svceq	0x0000f1b9
   3d820:	svcvc	0x002bd044
   3d824:	bleq	b9c4c <rpl_re_syntax_options@@Base+0x4c16c>
   3d828:	svceq	0x0006f013
   3d82c:	strbeq	pc, [r1, -r3, asr #7]	; <UNPREDICTABLE>
   3d830:	svccs	0x0001d054
   3d834:	movwcs	fp, #12060	; 0x2f1c
   3d838:			; <UNDEFINED> instruction: 0xf0009307
   3d83c:			; <UNDEFINED> instruction: 0xf1b88088
   3d840:	vpmax.f32	d16, d0, d0
   3d844:			; <UNDEFINED> instruction: 0xf8d980a3
   3d848:	bl	1bd870 <rpl_re_syntax_options@@Base+0x14fd90>
   3d84c:			; <UNDEFINED> instruction: 0xf8d90cc8
   3d850:	ldrtmi	r2, [r3], -r4
   3d854:			; <UNDEFINED> instruction: 0xf1a23804
   3d858:	strbmi	r0, [r2], -r4, lsl #28
   3d85c:	movwcc	r6, #34841	; 0x8819
   3d860:	svcne	0x0004f84e
   3d864:	stcne	8, cr15, [r4], {83}	; 0x53
   3d868:			; <UNDEFINED> instruction: 0xf8404563
   3d86c:	mvnsle	r1, r4, lsl #30
   3d870:	ldrdcc	pc, [r0], -r9
   3d874:	ldmdble	r0, {r0, r1, r4, r7, r9, lr}
   3d878:	ldrdcc	pc, [r8], -r9
   3d87c:	mvnscc	pc, pc, asr #32
   3d880:	ldrdeq	pc, [r4], -r9
   3d884:	eorne	pc, r2, r3, asr #16
   3d888:	stmdaeq	r1, {r3, r8, ip, sp, lr, pc}
   3d88c:	eorne	pc, r2, r0, asr #16
   3d890:	ldrdvc	pc, [r0], -r9
   3d894:	strbmi	r4, [r7, #-1602]	; 0xfffff9be
   3d898:	svcvc	0x002bd8f4
   3d89c:	vpmax.u32	d25, d2, d7
   3d8a0:	strvc	r0, [fp, -r2, asr #6]!
   3d8a4:	movweq	pc, #24579	; 0x6003	; <UNPREDICTABLE>
   3d8a8:	adcle	r2, lr, r0, lsl #22
   3d8ac:	svceq	0x0000f1ba
   3d8b0:	ldmdavs	r3!, {r1, ip, lr, pc}^
   3d8b4:			; <UNDEFINED> instruction: 0xe7aa1b1c
   3d8b8:			; <UNDEFINED> instruction: 0xe7a86834
   3d8bc:	bleq	b9a00 <rpl_re_syntax_options@@Base+0x4bf20>
   3d8c0:	ldrbmi	r2, [r8], r8
   3d8c4:	stmdbeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3d8c8:	strtmi	lr, [r8], -r3, lsl #15
   3d8cc:	andne	lr, r7, #3358720	; 0x334000
   3d8d0:	mrc2	7, 7, pc, cr14, cr15, {7}
   3d8d4:	ldmib	sp, {r1, r2, r3, r5, r8, r9, sl, fp, ip, sp, lr}^
   3d8d8:	strb	r1, [r5, -r7, lsl #4]!
   3d8dc:	orreq	lr, fp, #323584	; 0x4f000
   3d8e0:	ldrmi	r9, [r8], -r7, lsl #6
   3d8e4:	stc	7, cr15, [r4, #800]	; 0x320
   3d8e8:	strmi	r9, [r7], -r7, lsl #22
   3d8ec:	andeq	pc, r4, r9, asr #17
   3d8f0:	suble	r2, pc, r0, lsl #16
   3d8f4:			; <UNDEFINED> instruction: 0xf7c84618
   3d8f8:			; <UNDEFINED> instruction: 0xf8c9ed7c
   3d8fc:	stmdacs	r0, {r3}
   3d900:	movwcs	sp, #4171	; 0x104b
   3d904:	andlt	pc, r0, r9, asr #17
   3d908:	ldr	r9, [r8, r7, lsl #6]
   3d90c:	smlald	r4, r0, r7, r6
   3d910:	strcs	r7, [r0, -lr, lsr #30]
   3d914:	movtne	pc, #5062	; 0x13c6	; <UNPREDICTABLE>
   3d918:	strb	r9, [r5, -r9, lsl #6]
   3d91c:	ldrbtcc	pc, [pc], #79	; 3d924 <ASN1_STRING_length@plt+0x370bc>	; <UNPREDICTABLE>
   3d920:	andlt	r4, fp, r0, lsr #12
   3d924:	svchi	0x00f0e8bd
   3d928:	streq	pc, [r1], #-111	; 0xffffff91
   3d92c:			; <UNDEFINED> instruction: 0xf8d9e772
   3d930:	ldrmi	fp, [fp]
   3d934:	svcge	0x0048f63f
   3d938:	svceq	0x0000f1bb
   3d93c:			; <UNDEFINED> instruction: 0xf73f46d8
   3d940:			; <UNDEFINED> instruction: 0xf04faf46
   3d944:	strmi	r0, [r1], r1, lsl #22
   3d948:	ldrdcs	r4, [r8], -r8
   3d94c:			; <UNDEFINED> instruction: 0xf8d9e741
   3d950:	ldrbmi	r3, [fp, #-0]
   3d954:	strls	fp, [r7, -r8, lsr #30]
   3d958:	svcge	0x0071f4bf
   3d95c:	orreq	lr, fp, pc, asr #20
   3d960:	ldrdeq	pc, [r4], -r9
   3d964:			; <UNDEFINED> instruction: 0xf7c89108
   3d968:	strdls	lr, [r7], -r6
   3d96c:	stmdbls	r8, {r4, r7, r8, ip, sp, pc}
   3d970:	ldrdeq	pc, [r8], -r9
   3d974:	cdp	7, 14, cr15, cr14, cr8, {6}
   3d978:	orrslt	r9, r8, r7, lsl #20
   3d97c:	andcs	pc, r4, r9, asr #17
   3d980:			; <UNDEFINED> instruction: 0xf8c99707
   3d984:			; <UNDEFINED> instruction: 0xf8c90008
   3d988:	ldrb	fp, [r8, -r0]
   3d98c:	stmdaeq	r0, {r0, r1, r2, r3, r6, ip, sp, lr, pc}
   3d990:	strb	r4, [sp, -r2, asr #12]!
   3d994:	movwls	r2, #29440	; 0x7300
   3d998:	andls	lr, r7, pc, ror r7
   3d99c:			; <UNDEFINED> instruction: 0xf7c84638
   3d9a0:			; <UNDEFINED> instruction: 0xe77aeb18
   3d9a4:	ldrmi	r9, [r0], -r7
   3d9a8:	bl	4fb8d0 <rpl_re_syntax_options@@Base+0x48ddf0>
   3d9ac:	svclt	0x0000e775
   3d9b0:	svcmi	0x00f0e92d
   3d9b4:	ldrmi	fp, [lr], -r5, lsl #1
   3d9b8:	stcls	6, cr4, [lr, #-80]	; 0xffffffb0
   3d9bc:			; <UNDEFINED> instruction: 0x432a9b12
   3d9c0:	umaallt	pc, ip, sp, r8	; <UNPREDICTABLE>
   3d9c4:	strtle	r4, [lr], #-787	; 0xfffffced
   3d9c8:	stmdaeq	r5, {r2, r4, r8, r9, fp, sp, lr, pc}
   3d9cc:	strmi	sp, [r7], -fp, lsr #12
   3d9d0:	cmnlt	r5, #143654912	; 0x8900000
   3d9d4:	stmiblt	ip!, {r1, r5, r7, r9, sl, lr}
   3d9d8:			; <UNDEFINED> instruction: 0x46429b11
   3d9dc:			; <UNDEFINED> instruction: 0x46384631
   3d9e0:	andlt	pc, ip, sp, asr #17
   3d9e4:	blls	4e25f4 <rpl_re_syntax_options@@Base+0x474b14>
   3d9e8:	blls	4625f4 <rpl_re_syntax_options@@Base+0x3f4b14>
   3d9ec:	blls	4225f4 <rpl_re_syntax_options@@Base+0x3b4b14>
   3d9f0:	mcr2	7, 5, pc, cr8, cr15, {7}	; <UNPREDICTABLE>
   3d9f4:	ldrbmi	r4, [r0], -r4, lsl #12
   3d9f8:	b	ffafb920 <rpl_re_syntax_options@@Base+0xffa8de40>
   3d9fc:	andlt	r4, r5, r0, lsr #12
   3da00:	svchi	0x00f0e8bd
   3da04:			; <UNDEFINED> instruction: 0xf7c84640
   3da08:			; <UNDEFINED> instruction: 0x4682ecf4
   3da0c:			; <UNDEFINED> instruction: 0x4649b158
   3da10:			; <UNDEFINED> instruction: 0xf7c84622
   3da14:			; <UNDEFINED> instruction: 0x4631ebb8
   3da18:	andeq	lr, r4, sl, lsl #22
   3da1c:			; <UNDEFINED> instruction: 0xf7c8462a
   3da20:			; <UNDEFINED> instruction: 0x4656ebb2
   3da24:			; <UNDEFINED> instruction: 0xf06fe7d8
   3da28:	strtmi	r0, [r0], -r1, lsl #8
   3da2c:	pop	{r0, r2, ip, sp, pc}
   3da30:			; <UNDEFINED> instruction: 0x460e8ff0
   3da34:	strb	r4, [pc, sl, lsr #13]
   3da38:			; <UNDEFINED> instruction: 0xf012b5f8
   3da3c:	vmax.f32	d16, d0, d1
   3da40:	vqdmlal.s<illegal width 8>	q9, d16, d2[1]
   3da44:	strmi	r1, [r4], -r1, lsl #6
   3da48:			; <UNDEFINED> instruction: 0xf04f4615
   3da4c:	stmib	r0, {r9}^
   3da50:	addvs	r2, r2, r0, lsl #4
   3da54:	addvc	pc, r0, pc, asr #8
   3da58:	ldrbcs	pc, [ip, fp, asr #4]!	; <UNPREDICTABLE>
   3da5c:	vsubhn.i16	d20, q0, q7
   3da60:	svclt	0x00080703
   3da64:			; <UNDEFINED> instruction: 0xf7c8461f
   3da68:	smlawtvs	r0, r4, ip, lr
   3da6c:			; <UNDEFINED> instruction: 0xf015b3b8
   3da70:	b	13fda88 <rpl_re_syntax_options@@Base+0x138ffa8>
   3da74:	vst2.16	{d5-d8}, [r3], r5
   3da78:	vsubw.u8	q8, <illegal reg q10.5>, d0
   3da7c:	svclt	0x001802c0
   3da80:	b	1205a8c <rpl_re_syntax_options@@Base+0x1197fac>
   3da84:	svcvc	0x00230703
   3da88:	strbne	lr, [r0, #2639]	; 0xa4f
   3da8c:	strne	lr, [r2, #-2629]	; 0xfffff5bb
   3da90:			; <UNDEFINED> instruction: 0xf027bf18
   3da94:			; <UNDEFINED> instruction: 0xf0030740
   3da98:	ldrtmi	r0, [r0], -pc, ror #6
   3da9c:	streq	lr, [r3, #-2629]	; 0xfffff5bb
   3daa0:	movweq	pc, #79	; 0x4f	; <UNPREDICTABLE>
   3daa4:	svclt	0x00187725
   3daa8:	strvc	pc, [r0, r7, asr #8]
   3daac:			; <UNDEFINED> instruction: 0xf7c86163
   3dab0:	ldrtmi	lr, [fp], -sl, asr #22
   3dab4:			; <UNDEFINED> instruction: 0x46024631
   3dab8:			; <UNDEFINED> instruction: 0xf7ff4620
   3dabc:	ldmdacs	r0, {r0, r2, r4, r6, fp, ip, sp, lr, pc}
   3dac0:	andle	r4, r5, r5, lsl #12
   3dac4:	strtmi	fp, [r0], -r8, lsr #18
   3dac8:	mcr2	7, 0, pc, cr2, cr15, {7}	; <UNPREDICTABLE>
   3dacc:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   3dad0:	stmdbvs	r0!, {r3, r8, sl, sp}
   3dad4:	b	1f7b9fc <rpl_re_syntax_options@@Base+0x1f0df1c>
   3dad8:			; <UNDEFINED> instruction: 0x61232300
   3dadc:	strcs	lr, [ip, #-2038]	; 0xfffff80a
   3dae0:	ldcllt	6, cr4, [r8, #160]!	; 0xa0
   3dae4:	ldrblt	r2, [r8, #2064]!	; 0x810
   3dae8:	ldmdbmi	r2, {r0, r5, fp, ip, lr, pc}
   3daec:	ldrmi	r4, [sp], -r4, lsl #12
   3daf0:	ldrbtmi	r4, [r9], #-1558	; 0xfffff9ea
   3daf4:	bl	86310 <rpl_re_syntax_options@@Base+0x18830>
   3daf8:	smlawbcc	r0, r4, r4, r0
   3dafc:			; <UNDEFINED> instruction: 0xf8d42000
   3db00:	ldrmi	r3, [r9], #-416	; 0xfffffe60
   3db04:	b	fe67ba2c <rpl_re_syntax_options@@Base+0xfe60df4c>
   3db08:			; <UNDEFINED> instruction: 0xf7c84607
   3db0c:	vmovne	d12, lr, r4
   3db10:	adcmi	fp, ip, #1073741847	; 0x40000017
   3db14:	svclt	0x00884639
   3db18:	rscscc	pc, pc, #1073741825	; 0x40000001
   3db1c:	svclt	0x008a4630
   3db20:	strtmi	r2, [r2], -r0, lsl #6
   3db24:			; <UNDEFINED> instruction: 0xf7c854b3
   3db28:	strtmi	lr, [r0], -lr, lsr #22
   3db2c:			; <UNDEFINED> instruction: 0xf7c8bdf8
   3db30:	svclt	0x0000e85c
   3db34:	andeq	r5, r1, sl, asr #15
   3db38:			; <UNDEFINED> instruction: 0x4604b538
   3db3c:	tstlt	r8, r0, lsl #16
   3db40:			; <UNDEFINED> instruction: 0xf862f7f8
   3db44:	stmdbvs	r0!, {r8, sl, sp}
   3db48:	strpl	lr, [r0, #-2500]	; 0xfffff63c
   3db4c:	b	107ba74 <rpl_re_syntax_options@@Base+0x100df94>
   3db50:			; <UNDEFINED> instruction: 0x61256960
   3db54:	b	f7ba7c <rpl_re_syntax_options@@Base+0xf0df9c>
   3db58:	ldflts	f6, [r8, #-404]!	; 0xfffffe6c
   3db5c:	rscsmi	lr, r0, #737280	; 0xb4000
   3db60:	ldrmi	fp, [lr], -r8, lsl #1
   3db64:			; <UNDEFINED> instruction: 0xf0359d0e
   3db68:	svclt	0x00180307
   3db6c:			; <UNDEFINED> instruction: 0xd1212002
   3db70:	stmdbeq	r4, {r0, r2, r4, ip, sp, lr, pc}
   3db74:	ldrmi	r4, [r7], -r4, lsl #12
   3db78:			; <UNDEFINED> instruction: 0x4608d11f
   3db7c:			; <UNDEFINED> instruction: 0xf7c89107
   3db80:	stmdbls	r7, {r1, r5, r6, r7, r9, fp, sp, lr, pc}
   3db84:	svcvc	0x00234602
   3db88:			; <UNDEFINED> instruction: 0xf0139504
   3db8c:			; <UNDEFINED> instruction: 0x464b0f10
   3db90:	stmib	sp, {r0, r1, r3, r4, r8, r9, sl, fp, ip, sp, pc}^
   3db94:	strtmi	r2, [r0], -r0, lsl #4
   3db98:	strcs	r4, [r0], #-1568	; 0xfffff9e0
   3db9c:	stmib	sp, {r0, r3, r8, r9, sl, fp, ip, sp, pc}^
   3dba0:	stmib	sp, {r1, r9, sl, ip, sp, lr}^
   3dba4:	andls	r4, r1, #33554432	; 0x2000000
   3dba8:			; <UNDEFINED> instruction: 0xf7fc9200
   3dbac:	stmdacc	r0, {r0, r3, r4, r5, r9, fp, ip, sp, lr, pc}
   3dbb0:	andcs	fp, r1, r8, lsl pc
   3dbb4:	pop	{r3, ip, sp, pc}
   3dbb8:	ldmib	r6, {r4, r5, r6, r7, r9, pc}^
   3dbbc:	strb	r9, [r2, r0, lsl #4]!
   3dbc0:	addlt	fp, r5, r0, lsr r5
   3dbc4:	cfstrsls	mvf2, [r8, #-4]
   3dbc8:	strcs	r9, [r0], #-1027	; 0xfffffbfd
   3dbcc:	strls	r9, [r2, #-513]	; 0xfffffdff
   3dbd0:			; <UNDEFINED> instruction: 0xf7ff9400
   3dbd4:			; <UNDEFINED> instruction: 0xb005fdb7
   3dbd8:	svclt	0x0000bd30
   3dbdc:	addlt	fp, r5, r0, lsr r5
   3dbe0:	strmi	lr, [r8, #-2525]	; 0xfffff623
   3dbe4:	andmi	lr, r0, #3358720	; 0x334000
   3dbe8:	stmib	sp, {sl, sp}^
   3dbec:			; <UNDEFINED> instruction: 0xf7ff5402
   3dbf0:	andlt	pc, r5, r9, lsr #27
   3dbf4:	svclt	0x0000bd30
   3dbf8:	addlt	fp, r6, r0, ror r5
   3dbfc:	cfstrsls	mvf2, [sl, #-4]
   3dc00:	strls	r9, [r5], #-3595	; 0xfffff1f5
   3dc04:	cfstr32ls	mvfx9, [ip], {-0}
   3dc08:	strls	r9, [r1], -sp, lsl #26
   3dc0c:	strcs	r9, [r0], #-1027	; 0xfffffbfd
   3dc10:	strls	r9, [r2], #-1284	; 0xfffffafc
   3dc14:	mcr2	7, 6, pc, cr12, cr15, {7}	; <UNPREDICTABLE>
   3dc18:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   3dc1c:	addlt	fp, r6, r0, ror r5
   3dc20:	stcls	6, cr2, [sl, #-0]
   3dc24:	strls	r9, [r5], -fp, lsl #24
   3dc28:	cfsh32ls	mvfx9, mvfx12, #0
   3dc2c:	strls	r9, [r1], #-3341	; 0xfffff2f3
   3dc30:	stmib	sp, {r1, r2, r3, sl, fp, ip, pc}^
   3dc34:	strls	r6, [r4], #-1282	; 0xfffffafe
   3dc38:	mrc2	7, 5, pc, cr10, cr15, {7}
   3dc3c:	ldcllt	0, cr11, [r0, #-24]!	; 0xffffffe8
   3dc40:	ldrtlt	fp, [r0], #-346	; 0xfffffea6
   3dc44:	svcvc	0x00042501
   3dc48:	strbeq	pc, [r2], #-869	; 0xfffffc9b	; <UNPREDICTABLE>
   3dc4c:	stmib	r1, {r2, r8, r9, sl, ip, sp, lr}^
   3dc50:	blls	c6858 <rpl_re_syntax_options@@Base+0x58d78>
   3dc54:	addvs	fp, fp, r0, lsr ip
   3dc58:	svcvc	0x00034770
   3dc5c:	movteq	pc, #9058	; 0x2362	; <UNPREDICTABLE>
   3dc60:	andvs	r7, sl, r3, lsl #14
   3dc64:	andcs	lr, r1, #3162112	; 0x304000
   3dc68:	svclt	0x00004770
   3dc6c:			; <UNDEFINED> instruction: 0x4606b570
   3dc70:	strmi	r1, [ip], -r8, asr #24
   3dc74:	mrc2	7, 2, pc, cr4, cr6, {7}
   3dc78:	ldmdblt	ip, {r0, r2, r9, sl, lr}
   3dc7c:	strtmi	r2, [r8], -r0, lsl #6
   3dc80:	cfldr64lt	mvdx5, [r0, #-172]!	; 0xffffff54
   3dc84:			; <UNDEFINED> instruction: 0x46224631
   3dc88:	b	1f7bbb0 <rpl_re_syntax_options@@Base+0x1f0e0d0>
   3dc8c:	strtmi	r2, [r8], -r0, lsl #6
   3dc90:	cfldr64lt	mvdx5, [r0, #-172]!	; 0xffffff54
   3dc94:	tstcs	r0, r8, lsl #10
   3dc98:	b	1efbbc0 <rpl_re_syntax_options@@Base+0x1e8e0e0>
   3dc9c:	stmdavc	r3, {r4, r5, r6, r8, ip, sp, pc}
   3dca0:	tstle	r3, r3, asr #22
   3dca4:	stmdblt	fp, {r0, r1, r6, fp, ip, sp, lr}
   3dca8:	stclt	6, cr4, [r8, #-96]	; 0xffffffa0
   3dcac:	ldrbtmi	r4, [r9], #-2308	; 0xfffff6fc
   3dcb0:	stc	7, cr15, [ip, #800]	; 0x320
   3dcb4:	svclt	0x00183800
   3dcb8:	stclt	0, cr2, [r8, #-4]
   3dcbc:	stclt	0, cr2, [r8, #-4]
   3dcc0:	strdeq	r5, [r1], -r2

0003dcc4 <locale_charset@@Base>:
   3dcc4:	push	{r3, lr}
   3dcc6:	movs	r0, #14
   3dcc8:	blx	6420 <nl_langinfo@plt>
   3dccc:	cbz	r0, 3dcd4 <locale_charset@@Base+0x10>
   3dcce:	ldrb	r3, [r0, #0]
   3dcd0:	cbz	r3, 3dcda <locale_charset@@Base+0x16>
   3dcd2:	pop	{r3, pc}
   3dcd4:	ldr	r0, [pc, #8]	; (3dce0 <locale_charset@@Base+0x1c>)
   3dcd6:	add	r0, pc
   3dcd8:	pop	{r3, pc}
   3dcda:	ldr	r0, [pc, #8]	; (3dce4 <locale_charset@@Base+0x20>)
   3dcdc:	add	r0, pc
   3dcde:	pop	{r3, pc}
   3dce0:			; <UNDEFINED> instruction: 0x47a6
   3dce2:	movs	r1, r0
   3dce4:	blx	r4
   3dce6:	movs	r1, r0
   3dce8:	subs	r2, r1, #1
   3dcea:	it	eq
   3dcec:	bxeq	lr
   3dcee:	bcc.w	3df3a <locale_charset@@Base+0x276>
   3dcf2:	cmp	r0, r1
   3dcf4:	bls.w	3df24 <locale_charset@@Base+0x260>
   3dcf8:	tst	r1, r2
   3dcfa:	beq.w	3df2c <locale_charset@@Base+0x268>
   3dcfe:	clz	r3, r0
   3dd02:	clz	r2, r1
   3dd06:	sub.w	r3, r2, r3
   3dd0a:	rsb	r3, r3, #31
   3dd0e:	add	r2, pc, #16	; (adr r2, 3dd20 <locale_charset@@Base+0x5c>)
   3dd10:	add.w	r3, r2, r3, lsl #4
   3dd14:	mov.w	r2, #0
   3dd18:	mov	pc, r3
   3dd1a:	nop
   3dd1c:	nop.w
   3dd20:	cmp.w	r0, r1, lsl #31
   3dd24:	nop
   3dd26:	adc.w	r2, r2, r2
   3dd2a:	it	cs
   3dd2c:	subcs.w	r0, r0, r1, lsl #31
   3dd30:	cmp.w	r0, r1, lsl #30
   3dd34:	nop
   3dd36:	adc.w	r2, r2, r2
   3dd3a:	it	cs
   3dd3c:	subcs.w	r0, r0, r1, lsl #30
   3dd40:	cmp.w	r0, r1, lsl #29
   3dd44:	nop
   3dd46:	adc.w	r2, r2, r2
   3dd4a:	it	cs
   3dd4c:	subcs.w	r0, r0, r1, lsl #29
   3dd50:	cmp.w	r0, r1, lsl #28
   3dd54:	nop
   3dd56:	adc.w	r2, r2, r2
   3dd5a:	it	cs
   3dd5c:	subcs.w	r0, r0, r1, lsl #28
   3dd60:	cmp.w	r0, r1, lsl #27
   3dd64:	nop
   3dd66:	adc.w	r2, r2, r2
   3dd6a:	it	cs
   3dd6c:	subcs.w	r0, r0, r1, lsl #27
   3dd70:	cmp.w	r0, r1, lsl #26
   3dd74:	nop
   3dd76:	adc.w	r2, r2, r2
   3dd7a:	it	cs
   3dd7c:	subcs.w	r0, r0, r1, lsl #26
   3dd80:	cmp.w	r0, r1, lsl #25
   3dd84:	nop
   3dd86:	adc.w	r2, r2, r2
   3dd8a:	it	cs
   3dd8c:	subcs.w	r0, r0, r1, lsl #25
   3dd90:	cmp.w	r0, r1, lsl #24
   3dd94:	nop
   3dd96:	adc.w	r2, r2, r2
   3dd9a:	it	cs
   3dd9c:	subcs.w	r0, r0, r1, lsl #24
   3dda0:	cmp.w	r0, r1, lsl #23
   3dda4:	nop
   3dda6:	adc.w	r2, r2, r2
   3ddaa:	it	cs
   3ddac:	subcs.w	r0, r0, r1, lsl #23
   3ddb0:	cmp.w	r0, r1, lsl #22
   3ddb4:	nop
   3ddb6:	adc.w	r2, r2, r2
   3ddba:	it	cs
   3ddbc:	subcs.w	r0, r0, r1, lsl #22
   3ddc0:	cmp.w	r0, r1, lsl #21
   3ddc4:	nop
   3ddc6:	adc.w	r2, r2, r2
   3ddca:	it	cs
   3ddcc:	subcs.w	r0, r0, r1, lsl #21
   3ddd0:	cmp.w	r0, r1, lsl #20
   3ddd4:	nop
   3ddd6:	adc.w	r2, r2, r2
   3ddda:	it	cs
   3dddc:	subcs.w	r0, r0, r1, lsl #20
   3dde0:	cmp.w	r0, r1, lsl #19
   3dde4:	nop
   3dde6:	adc.w	r2, r2, r2
   3ddea:	it	cs
   3ddec:	subcs.w	r0, r0, r1, lsl #19
   3ddf0:	cmp.w	r0, r1, lsl #18
   3ddf4:	nop
   3ddf6:	adc.w	r2, r2, r2
   3ddfa:	it	cs
   3ddfc:	subcs.w	r0, r0, r1, lsl #18
   3de00:	cmp.w	r0, r1, lsl #17
   3de04:	nop
   3de06:	adc.w	r2, r2, r2
   3de0a:	it	cs
   3de0c:	subcs.w	r0, r0, r1, lsl #17
   3de10:	cmp.w	r0, r1, lsl #16
   3de14:	nop
   3de16:	adc.w	r2, r2, r2
   3de1a:	it	cs
   3de1c:	subcs.w	r0, r0, r1, lsl #16
   3de20:	cmp.w	r0, r1, lsl #15
   3de24:	nop
   3de26:	adc.w	r2, r2, r2
   3de2a:	it	cs
   3de2c:	subcs.w	r0, r0, r1, lsl #15
   3de30:	cmp.w	r0, r1, lsl #14
   3de34:	nop
   3de36:	adc.w	r2, r2, r2
   3de3a:	it	cs
   3de3c:	subcs.w	r0, r0, r1, lsl #14
   3de40:	cmp.w	r0, r1, lsl #13
   3de44:	nop
   3de46:	adc.w	r2, r2, r2
   3de4a:	it	cs
   3de4c:	subcs.w	r0, r0, r1, lsl #13
   3de50:	cmp.w	r0, r1, lsl #12
   3de54:	nop
   3de56:	adc.w	r2, r2, r2
   3de5a:	it	cs
   3de5c:	subcs.w	r0, r0, r1, lsl #12
   3de60:	cmp.w	r0, r1, lsl #11
   3de64:	nop
   3de66:	adc.w	r2, r2, r2
   3de6a:	it	cs
   3de6c:	subcs.w	r0, r0, r1, lsl #11
   3de70:	cmp.w	r0, r1, lsl #10
   3de74:	nop
   3de76:	adc.w	r2, r2, r2
   3de7a:	it	cs
   3de7c:	subcs.w	r0, r0, r1, lsl #10
   3de80:	cmp.w	r0, r1, lsl #9
   3de84:	nop
   3de86:	adc.w	r2, r2, r2
   3de8a:	it	cs
   3de8c:	subcs.w	r0, r0, r1, lsl #9
   3de90:	cmp.w	r0, r1, lsl #8
   3de94:	nop
   3de96:	adc.w	r2, r2, r2
   3de9a:	it	cs
   3de9c:	subcs.w	r0, r0, r1, lsl #8
   3dea0:	cmp.w	r0, r1, lsl #7
   3dea4:	nop
   3dea6:	adc.w	r2, r2, r2
   3deaa:	it	cs
   3deac:	subcs.w	r0, r0, r1, lsl #7
   3deb0:	cmp.w	r0, r1, lsl #6
   3deb4:	nop
   3deb6:	adc.w	r2, r2, r2
   3deba:	it	cs
   3debc:	subcs.w	r0, r0, r1, lsl #6
   3dec0:	cmp.w	r0, r1, lsl #5
   3dec4:	nop
   3dec6:	adc.w	r2, r2, r2
   3deca:	it	cs
   3decc:	subcs.w	r0, r0, r1, lsl #5
   3ded0:	cmp.w	r0, r1, lsl #4
   3ded4:	nop
   3ded6:	adc.w	r2, r2, r2
   3deda:	it	cs
   3dedc:	subcs.w	r0, r0, r1, lsl #4
   3dee0:	cmp.w	r0, r1, lsl #3
   3dee4:	nop
   3dee6:	adc.w	r2, r2, r2
   3deea:	it	cs
   3deec:	subcs.w	r0, r0, r1, lsl #3
   3def0:	cmp.w	r0, r1, lsl #2
   3def4:	nop
   3def6:	adc.w	r2, r2, r2
   3defa:	it	cs
   3defc:	subcs.w	r0, r0, r1, lsl #2
   3df00:	cmp.w	r0, r1, lsl #1
   3df04:	nop
   3df06:	adc.w	r2, r2, r2
   3df0a:	it	cs
   3df0c:	subcs.w	r0, r0, r1, lsl #1
   3df10:	cmp.w	r0, r1
   3df14:	nop
   3df16:	adc.w	r2, r2, r2
   3df1a:	it	cs
   3df1c:	subcs.w	r0, r0, r1
   3df20:	mov	r0, r2
   3df22:	bx	lr
   3df24:	ite	eq
   3df26:	moveq	r0, #1
   3df28:	movne	r0, #0
   3df2a:	bx	lr
   3df2c:	clz	r2, r1
   3df30:	rsb	r2, r2, #31
   3df34:	lsr.w	r0, r0, r2
   3df38:	bx	lr
   3df3a:	cbz	r0, 3df40 <locale_charset@@Base+0x27c>
   3df3c:	mov.w	r0, #4294967295	; 0xffffffff
   3df40:	b.w	3e658 <locale_charset@@Base+0x994>
   3df44:	cmp	r1, #0
   3df46:	beq.n	3df3a <locale_charset@@Base+0x276>
   3df48:	stmdb	sp!, {r0, r1, lr}
   3df4c:	bl	3dce8 <locale_charset@@Base+0x24>
   3df50:	ldmia.w	sp!, {r1, r2, lr}
   3df54:	mul.w	r3, r2, r0
   3df58:	sub.w	r1, r1, r3
   3df5c:	bx	lr
   3df5e:	nop
   3df60:	cmp	r1, #0
   3df62:	beq.w	3e1e2 <locale_charset@@Base+0x51e>
   3df66:	eor.w	ip, r0, r1
   3df6a:	it	mi
   3df6c:	negmi	r1, r1
   3df6e:	subs	r2, r1, #1
   3df70:	beq.w	3e1b2 <locale_charset@@Base+0x4ee>
   3df74:	movs	r3, r0
   3df76:	it	mi
   3df78:	negmi	r3, r0
   3df7a:	cmp	r3, r1
   3df7c:	bls.w	3e1bc <locale_charset@@Base+0x4f8>
   3df80:	tst	r1, r2
   3df82:	beq.w	3e1cc <locale_charset@@Base+0x508>
   3df86:	clz	r2, r3
   3df8a:	clz	r0, r1
   3df8e:	sub.w	r2, r0, r2
   3df92:	rsb	r2, r2, #31
   3df96:	add	r0, pc, #16	; (adr r0, 3dfa8 <locale_charset@@Base+0x2e4>)
   3df98:	add.w	r2, r0, r2, lsl #4
   3df9c:	mov.w	r0, #0
   3dfa0:	mov	pc, r2
   3dfa2:	nop
   3dfa4:	nop.w
   3dfa8:	cmp.w	r3, r1, lsl #31
   3dfac:	nop
   3dfae:	adc.w	r0, r0, r0
   3dfb2:	it	cs
   3dfb4:	subcs.w	r3, r3, r1, lsl #31
   3dfb8:	cmp.w	r3, r1, lsl #30
   3dfbc:	nop
   3dfbe:	adc.w	r0, r0, r0
   3dfc2:	it	cs
   3dfc4:	subcs.w	r3, r3, r1, lsl #30
   3dfc8:	cmp.w	r3, r1, lsl #29
   3dfcc:	nop
   3dfce:	adc.w	r0, r0, r0
   3dfd2:	it	cs
   3dfd4:	subcs.w	r3, r3, r1, lsl #29
   3dfd8:	cmp.w	r3, r1, lsl #28
   3dfdc:	nop
   3dfde:	adc.w	r0, r0, r0
   3dfe2:	it	cs
   3dfe4:	subcs.w	r3, r3, r1, lsl #28
   3dfe8:	cmp.w	r3, r1, lsl #27
   3dfec:	nop
   3dfee:	adc.w	r0, r0, r0
   3dff2:	it	cs
   3dff4:	subcs.w	r3, r3, r1, lsl #27
   3dff8:	cmp.w	r3, r1, lsl #26
   3dffc:	nop
   3dffe:	adc.w	r0, r0, r0
   3e002:	it	cs
   3e004:	subcs.w	r3, r3, r1, lsl #26
   3e008:	cmp.w	r3, r1, lsl #25
   3e00c:	nop
   3e00e:	adc.w	r0, r0, r0
   3e012:	it	cs
   3e014:	subcs.w	r3, r3, r1, lsl #25
   3e018:	cmp.w	r3, r1, lsl #24
   3e01c:	nop
   3e01e:	adc.w	r0, r0, r0
   3e022:	it	cs
   3e024:	subcs.w	r3, r3, r1, lsl #24
   3e028:	cmp.w	r3, r1, lsl #23
   3e02c:	nop
   3e02e:	adc.w	r0, r0, r0
   3e032:	it	cs
   3e034:	subcs.w	r3, r3, r1, lsl #23
   3e038:	cmp.w	r3, r1, lsl #22
   3e03c:	nop
   3e03e:	adc.w	r0, r0, r0
   3e042:	it	cs
   3e044:	subcs.w	r3, r3, r1, lsl #22
   3e048:	cmp.w	r3, r1, lsl #21
   3e04c:	nop
   3e04e:	adc.w	r0, r0, r0
   3e052:	it	cs
   3e054:	subcs.w	r3, r3, r1, lsl #21
   3e058:	cmp.w	r3, r1, lsl #20
   3e05c:	nop
   3e05e:	adc.w	r0, r0, r0
   3e062:	it	cs
   3e064:	subcs.w	r3, r3, r1, lsl #20
   3e068:	cmp.w	r3, r1, lsl #19
   3e06c:	nop
   3e06e:	adc.w	r0, r0, r0
   3e072:	it	cs
   3e074:	subcs.w	r3, r3, r1, lsl #19
   3e078:	cmp.w	r3, r1, lsl #18
   3e07c:	nop
   3e07e:	adc.w	r0, r0, r0
   3e082:	it	cs
   3e084:	subcs.w	r3, r3, r1, lsl #18
   3e088:	cmp.w	r3, r1, lsl #17
   3e08c:	nop
   3e08e:	adc.w	r0, r0, r0
   3e092:	it	cs
   3e094:	subcs.w	r3, r3, r1, lsl #17
   3e098:	cmp.w	r3, r1, lsl #16
   3e09c:	nop
   3e09e:	adc.w	r0, r0, r0
   3e0a2:	it	cs
   3e0a4:	subcs.w	r3, r3, r1, lsl #16
   3e0a8:	cmp.w	r3, r1, lsl #15
   3e0ac:	nop
   3e0ae:	adc.w	r0, r0, r0
   3e0b2:	it	cs
   3e0b4:	subcs.w	r3, r3, r1, lsl #15
   3e0b8:	cmp.w	r3, r1, lsl #14
   3e0bc:	nop
   3e0be:	adc.w	r0, r0, r0
   3e0c2:	it	cs
   3e0c4:	subcs.w	r3, r3, r1, lsl #14
   3e0c8:	cmp.w	r3, r1, lsl #13
   3e0cc:	nop
   3e0ce:	adc.w	r0, r0, r0
   3e0d2:	it	cs
   3e0d4:	subcs.w	r3, r3, r1, lsl #13
   3e0d8:	cmp.w	r3, r1, lsl #12
   3e0dc:	nop
   3e0de:	adc.w	r0, r0, r0
   3e0e2:	it	cs
   3e0e4:	subcs.w	r3, r3, r1, lsl #12
   3e0e8:	cmp.w	r3, r1, lsl #11
   3e0ec:	nop
   3e0ee:	adc.w	r0, r0, r0
   3e0f2:	it	cs
   3e0f4:	subcs.w	r3, r3, r1, lsl #11
   3e0f8:	cmp.w	r3, r1, lsl #10
   3e0fc:	nop
   3e0fe:	adc.w	r0, r0, r0
   3e102:	it	cs
   3e104:	subcs.w	r3, r3, r1, lsl #10
   3e108:	cmp.w	r3, r1, lsl #9
   3e10c:	nop
   3e10e:	adc.w	r0, r0, r0
   3e112:	it	cs
   3e114:	subcs.w	r3, r3, r1, lsl #9
   3e118:	cmp.w	r3, r1, lsl #8
   3e11c:	nop
   3e11e:	adc.w	r0, r0, r0
   3e122:	it	cs
   3e124:	subcs.w	r3, r3, r1, lsl #8
   3e128:	cmp.w	r3, r1, lsl #7
   3e12c:	nop
   3e12e:	adc.w	r0, r0, r0
   3e132:	it	cs
   3e134:	subcs.w	r3, r3, r1, lsl #7
   3e138:	cmp.w	r3, r1, lsl #6
   3e13c:	nop
   3e13e:	adc.w	r0, r0, r0
   3e142:	it	cs
   3e144:	subcs.w	r3, r3, r1, lsl #6
   3e148:	cmp.w	r3, r1, lsl #5
   3e14c:	nop
   3e14e:	adc.w	r0, r0, r0
   3e152:	it	cs
   3e154:	subcs.w	r3, r3, r1, lsl #5
   3e158:	cmp.w	r3, r1, lsl #4
   3e15c:	nop
   3e15e:	adc.w	r0, r0, r0
   3e162:	it	cs
   3e164:	subcs.w	r3, r3, r1, lsl #4
   3e168:	cmp.w	r3, r1, lsl #3
   3e16c:	nop
   3e16e:	adc.w	r0, r0, r0
   3e172:	it	cs
   3e174:	subcs.w	r3, r3, r1, lsl #3
   3e178:	cmp.w	r3, r1, lsl #2
   3e17c:	nop
   3e17e:	adc.w	r0, r0, r0
   3e182:	it	cs
   3e184:	subcs.w	r3, r3, r1, lsl #2
   3e188:	cmp.w	r3, r1, lsl #1
   3e18c:	nop
   3e18e:	adc.w	r0, r0, r0
   3e192:	it	cs
   3e194:	subcs.w	r3, r3, r1, lsl #1
   3e198:	cmp.w	r3, r1
   3e19c:	nop
   3e19e:	adc.w	r0, r0, r0
   3e1a2:	it	cs
   3e1a4:	subcs.w	r3, r3, r1
   3e1a8:	cmp.w	ip, #0
   3e1ac:	it	mi
   3e1ae:	negmi	r0, r0
   3e1b0:	bx	lr
   3e1b2:	teq	ip, r0
   3e1b6:	it	mi
   3e1b8:	negmi	r0, r0
   3e1ba:	bx	lr
   3e1bc:	it	cc
   3e1be:	movcc	r0, #0
   3e1c0:	itt	eq
   3e1c2:	moveq.w	r0, ip, asr #31
   3e1c6:	orreq.w	r0, r0, #1
   3e1ca:	bx	lr
   3e1cc:	clz	r2, r1
   3e1d0:	rsb	r2, r2, #31
   3e1d4:	cmp.w	ip, #0
   3e1d8:	lsr.w	r0, r3, r2
   3e1dc:	it	mi
   3e1de:	negmi	r0, r0
   3e1e0:	bx	lr
   3e1e2:	cmp	r0, #0
   3e1e4:	it	gt
   3e1e6:	mvngt.w	r0, #2147483648	; 0x80000000
   3e1ea:	it	lt
   3e1ec:	movlt.w	r0, #2147483648	; 0x80000000
   3e1f0:	b.w	3e658 <locale_charset@@Base+0x994>
   3e1f4:	cmp	r1, #0
   3e1f6:	beq.n	3e1e2 <locale_charset@@Base+0x51e>
   3e1f8:	stmdb	sp!, {r0, r1, lr}
   3e1fc:	bl	3df66 <locale_charset@@Base+0x2a2>
   3e200:	ldmia.w	sp!, {r1, r2, lr}
   3e204:	mul.w	r3, r2, r0
   3e208:	sub.w	r1, r1, r3
   3e20c:	bx	lr
   3e20e:	nop
   3e210:	eor.w	r1, r1, #2147483648	; 0x80000000
   3e214:	b.n	3e21c <locale_charset@@Base+0x558>
   3e216:	nop
   3e218:	eor.w	r3, r3, #2147483648	; 0x80000000
   3e21c:	push	{r4, r5, lr}
   3e21e:	mov.w	r4, r1, lsl #1
   3e222:	mov.w	r5, r3, lsl #1
   3e226:	teq	r4, r5
   3e22a:	it	eq
   3e22c:	teqeq	r0, r2
   3e230:	itttt	ne
   3e232:	orrsne.w	ip, r4, r0
   3e236:	orrsne.w	ip, r5, r2
   3e23a:	mvnsne.w	ip, r4, asr #21
   3e23e:	mvnsne.w	ip, r5, asr #21
   3e242:	beq.w	3e40a <locale_charset@@Base+0x746>
   3e246:	mov.w	r4, r4, lsr #21
   3e24a:	rsbs	r5, r4, r5, lsr #21
   3e24e:	it	lt
   3e250:	neglt	r5, r5
   3e252:	ble.n	3e26e <locale_charset@@Base+0x5aa>
   3e254:	add	r4, r5
   3e256:	eor.w	r2, r0, r2
   3e25a:	eor.w	r3, r1, r3
   3e25e:	eor.w	r0, r2, r0
   3e262:	eor.w	r1, r3, r1
   3e266:	eor.w	r2, r0, r2
   3e26a:	eor.w	r3, r1, r3
   3e26e:	cmp	r5, #54	; 0x36
   3e270:	it	hi
   3e272:	pophi	{r4, r5, pc}
   3e274:	tst.w	r1, #2147483648	; 0x80000000
   3e278:	mov.w	r1, r1, lsl #12
   3e27c:	mov.w	ip, #1048576	; 0x100000
   3e280:	orr.w	r1, ip, r1, lsr #12
   3e284:	beq.n	3e28c <locale_charset@@Base+0x5c8>
   3e286:	negs	r0, r0
   3e288:	sbc.w	r1, r1, r1, lsl #1
   3e28c:	tst.w	r3, #2147483648	; 0x80000000
   3e290:	mov.w	r3, r3, lsl #12
   3e294:	orr.w	r3, ip, r3, lsr #12
   3e298:	beq.n	3e2a0 <locale_charset@@Base+0x5dc>
   3e29a:	negs	r2, r2
   3e29c:	sbc.w	r3, r3, r3, lsl #1
   3e2a0:	teq	r4, r5
   3e2a4:	beq.w	3e3f6 <locale_charset@@Base+0x732>
   3e2a8:	sub.w	r4, r4, #1
   3e2ac:	rsbs	lr, r5, #32
   3e2b0:	blt.n	3e2ce <locale_charset@@Base+0x60a>
   3e2b2:	lsl.w	ip, r2, lr
   3e2b6:	lsr.w	r2, r2, r5
   3e2ba:	adds	r0, r0, r2
   3e2bc:	adc.w	r1, r1, #0
   3e2c0:	lsl.w	r2, r3, lr
   3e2c4:	adds	r0, r0, r2
   3e2c6:	asr.w	r3, r3, r5
   3e2ca:	adcs	r1, r3
   3e2cc:	b.n	3e2ec <locale_charset@@Base+0x628>
   3e2ce:	sub.w	r5, r5, #32
   3e2d2:	add.w	lr, lr, #32
   3e2d6:	cmp	r2, #1
   3e2d8:	lsl.w	ip, r3, lr
   3e2dc:	it	cs
   3e2de:	orrcs.w	ip, ip, #2
   3e2e2:	asr.w	r3, r3, r5
   3e2e6:	adds	r0, r0, r3
   3e2e8:	adcs.w	r1, r1, r3, asr #31
   3e2ec:	and.w	r5, r1, #2147483648	; 0x80000000
   3e2f0:	bpl.n	3e302 <locale_charset@@Base+0x63e>
   3e2f2:	mov.w	lr, #0
   3e2f6:	rsbs	ip, ip, #0
   3e2fa:	sbcs.w	r0, lr, r0
   3e2fe:	sbc.w	r1, lr, r1
   3e302:	cmp.w	r1, #1048576	; 0x100000
   3e306:	bcc.n	3e340 <locale_charset@@Base+0x67c>
   3e308:	cmp.w	r1, #2097152	; 0x200000
   3e30c:	bcc.n	3e328 <locale_charset@@Base+0x664>
   3e30e:	lsrs	r1, r1, #1
   3e310:	movs.w	r0, r0, rrx
   3e314:	mov.w	ip, ip, rrx
   3e318:	add.w	r4, r4, #1
   3e31c:	mov.w	r2, r4, lsl #21
   3e320:	cmn.w	r2, #4194304	; 0x400000
   3e324:	bcs.w	3e45c <locale_charset@@Base+0x798>
   3e328:	cmp.w	ip, #2147483648	; 0x80000000
   3e32c:	it	eq
   3e32e:	movseq.w	ip, r0, lsr #1
   3e332:	adcs.w	r0, r0, #0
   3e336:	adc.w	r1, r1, r4, lsl #20
   3e33a:	orr.w	r1, r1, r5
   3e33e:	pop	{r4, r5, pc}
   3e340:	movs.w	ip, ip, lsl #1
   3e344:	adcs	r0, r0
   3e346:	adc.w	r1, r1, r1
   3e34a:	subs	r4, #1
   3e34c:	it	cs
   3e34e:	cmpcs.w	r1, #1048576	; 0x100000
   3e352:	bcs.n	3e328 <locale_charset@@Base+0x664>
   3e354:	teq	r1, #0
   3e358:	itt	eq
   3e35a:	moveq	r1, r0
   3e35c:	moveq	r0, #0
   3e35e:	clz	r3, r1
   3e362:	it	eq
   3e364:	addeq	r3, #32
   3e366:	sub.w	r3, r3, #11
   3e36a:	subs.w	r2, r3, #32
   3e36e:	bge.n	3e38a <locale_charset@@Base+0x6c6>
   3e370:	adds	r2, #12
   3e372:	ble.n	3e386 <locale_charset@@Base+0x6c2>
   3e374:	add.w	ip, r2, #20
   3e378:	rsb	r2, r2, #12
   3e37c:	lsl.w	r0, r1, ip
   3e380:	lsr.w	r1, r1, r2
   3e384:	b.n	3e3a0 <locale_charset@@Base+0x6dc>
   3e386:	add.w	r2, r2, #20
   3e38a:	it	le
   3e38c:	rsble	ip, r2, #32
   3e390:	lsl.w	r1, r1, r2
   3e394:	lsr.w	ip, r0, ip
   3e398:	itt	le
   3e39a:	orrle.w	r1, r1, ip
   3e39e:	lslle	r0, r2
   3e3a0:	subs	r4, r4, r3
   3e3a2:	ittt	ge
   3e3a4:	addge.w	r1, r1, r4, lsl #20
   3e3a8:	orrge	r1, r5
   3e3aa:	popge	{r4, r5, pc}
   3e3ac:	mvn.w	r4, r4
   3e3b0:	subs	r4, #31
   3e3b2:	bge.n	3e3ee <locale_charset@@Base+0x72a>
   3e3b4:	adds	r4, #12
   3e3b6:	bgt.n	3e3d6 <locale_charset@@Base+0x712>
   3e3b8:	add.w	r4, r4, #20
   3e3bc:	rsb	r2, r4, #32
   3e3c0:	lsr.w	r0, r0, r4
   3e3c4:	lsl.w	r3, r1, r2
   3e3c8:	orr.w	r0, r0, r3
   3e3cc:	lsr.w	r3, r1, r4
   3e3d0:	orr.w	r1, r5, r3
   3e3d4:	pop	{r4, r5, pc}
   3e3d6:	rsb	r4, r4, #12
   3e3da:	rsb	r2, r4, #32
   3e3de:	lsr.w	r0, r0, r2
   3e3e2:	lsl.w	r3, r1, r4
   3e3e6:	orr.w	r0, r0, r3
   3e3ea:	mov	r1, r5
   3e3ec:	pop	{r4, r5, pc}
   3e3ee:	lsr.w	r0, r1, r4
   3e3f2:	mov	r1, r5
   3e3f4:	pop	{r4, r5, pc}
   3e3f6:	teq	r4, #0
   3e3fa:	eor.w	r3, r3, #1048576	; 0x100000
   3e3fe:	itte	eq
   3e400:	eoreq.w	r1, r1, #1048576	; 0x100000
   3e404:	addeq	r4, #1
   3e406:	subne	r5, #1
   3e408:	b.n	3e2a8 <locale_charset@@Base+0x5e4>
   3e40a:	mvns.w	ip, r4, asr #21
   3e40e:	it	ne
   3e410:	mvnsne.w	ip, r5, asr #21
   3e414:	beq.n	3e46a <locale_charset@@Base+0x7a6>
   3e416:	teq	r4, r5
   3e41a:	it	eq
   3e41c:	teqeq	r0, r2
   3e420:	beq.n	3e42e <locale_charset@@Base+0x76a>
   3e422:	orrs.w	ip, r4, r0
   3e426:	itt	eq
   3e428:	moveq	r1, r3
   3e42a:	moveq	r0, r2
   3e42c:	pop	{r4, r5, pc}
   3e42e:	teq	r1, r3
   3e432:	ittt	ne
   3e434:	movne	r1, #0
   3e436:	movne	r0, #0
   3e438:	popne	{r4, r5, pc}
   3e43a:	movs.w	ip, r4, lsr #21
   3e43e:	bne.n	3e44c <locale_charset@@Base+0x788>
   3e440:	lsls	r0, r0, #1
   3e442:	adcs	r1, r1
   3e444:	it	cs
   3e446:	orrcs.w	r1, r1, #2147483648	; 0x80000000
   3e44a:	pop	{r4, r5, pc}
   3e44c:	adds.w	r4, r4, #4194304	; 0x400000
   3e450:	itt	cc
   3e452:	addcc.w	r1, r1, #1048576	; 0x100000
   3e456:	popcc	{r4, r5, pc}
   3e458:	and.w	r5, r1, #2147483648	; 0x80000000
   3e45c:	orr.w	r1, r5, #2130706432	; 0x7f000000
   3e460:	orr.w	r1, r1, #15728640	; 0xf00000
   3e464:	mov.w	r0, #0
   3e468:	pop	{r4, r5, pc}
   3e46a:	mvns.w	ip, r4, asr #21
   3e46e:	itte	ne
   3e470:	movne	r1, r3
   3e472:	movne	r0, r2
   3e474:	mvnseq.w	ip, r5, asr #21
   3e478:	itt	ne
   3e47a:	movne	r3, r1
   3e47c:	movne	r2, r0
   3e47e:	orrs.w	r4, r0, r1, lsl #12
   3e482:	itte	eq
   3e484:	orrseq.w	r5, r2, r3, lsl #12
   3e488:	teqeq	r1, r3
   3e48c:	orrne.w	r1, r1, #524288	; 0x80000
   3e490:	pop	{r4, r5, pc}
   3e492:	nop
   3e494:	teq	r0, #0
   3e498:	itt	eq
   3e49a:	moveq	r1, #0
   3e49c:	bxeq	lr
   3e49e:	push	{r4, r5, lr}
   3e4a0:	mov.w	r4, #1024	; 0x400
   3e4a4:	add.w	r4, r4, #50	; 0x32
   3e4a8:	mov.w	r5, #0
   3e4ac:	mov.w	r1, #0
   3e4b0:	b.n	3e354 <locale_charset@@Base+0x690>
   3e4b2:	nop
   3e4b4:	teq	r0, #0
   3e4b8:	itt	eq
   3e4ba:	moveq	r1, #0
   3e4bc:	bxeq	lr
   3e4be:	push	{r4, r5, lr}
   3e4c0:	mov.w	r4, #1024	; 0x400
   3e4c4:	add.w	r4, r4, #50	; 0x32
   3e4c8:	ands.w	r5, r0, #2147483648	; 0x80000000
   3e4cc:	it	mi
   3e4ce:	negmi	r0, r0
   3e4d0:	mov.w	r1, #0
   3e4d4:	b.n	3e354 <locale_charset@@Base+0x690>
   3e4d6:	nop
   3e4d8:	lsls	r2, r0, #1
   3e4da:	mov.w	r1, r2, asr #3
   3e4de:	mov.w	r1, r1, rrx
   3e4e2:	mov.w	r0, r2, lsl #28
   3e4e6:	itttt	ne
   3e4e8:	andsne.w	r3, r2, #4278190080	; 0xff000000
   3e4ec:	teqne	r3, #4278190080	; 0xff000000
   3e4f0:	eorne.w	r1, r1, #939524096	; 0x38000000
   3e4f4:	bxne	lr
   3e4f6:	bics.w	r2, r2, #4278190080	; 0xff000000
   3e4fa:	it	eq
   3e4fc:	bxeq	lr
   3e4fe:	teq	r3, #4278190080	; 0xff000000
   3e502:	itt	eq
   3e504:	orreq.w	r1, r1, #524288	; 0x80000
   3e508:	bxeq	lr
   3e50a:	push	{r4, r5, lr}
   3e50c:	mov.w	r4, #896	; 0x380
   3e510:	and.w	r5, r1, #2147483648	; 0x80000000
   3e514:	bic.w	r1, r1, #2147483648	; 0x80000000
   3e518:	b.n	3e354 <locale_charset@@Base+0x690>
   3e51a:	nop
   3e51c:	orrs.w	r2, r0, r1
   3e520:	it	eq
   3e522:	bxeq	lr
   3e524:	push	{r4, r5, lr}
   3e526:	mov.w	r5, #0
   3e52a:	b.n	3e542 <locale_charset@@Base+0x87e>
   3e52c:	orrs.w	r2, r0, r1
   3e530:	it	eq
   3e532:	bxeq	lr
   3e534:	push	{r4, r5, lr}
   3e536:	ands.w	r5, r1, #2147483648	; 0x80000000
   3e53a:	bpl.n	3e542 <locale_charset@@Base+0x87e>
   3e53c:	negs	r0, r0
   3e53e:	sbc.w	r1, r1, r1, lsl #1
   3e542:	mov.w	r4, #1024	; 0x400
   3e546:	add.w	r4, r4, #50	; 0x32
   3e54a:	movs.w	ip, r1, lsr #22
   3e54e:	beq.w	3e302 <locale_charset@@Base+0x63e>
   3e552:	mov.w	r2, #3
   3e556:	movs.w	ip, ip, lsr #3
   3e55a:	it	ne
   3e55c:	addne	r2, #3
   3e55e:	movs.w	ip, ip, lsr #3
   3e562:	it	ne
   3e564:	addne	r2, #3
   3e566:	add.w	r2, r2, ip, lsr #3
   3e56a:	rsb	r3, r2, #32
   3e56e:	lsl.w	ip, r0, r3
   3e572:	lsr.w	r0, r0, r2
   3e576:	lsl.w	lr, r1, r3
   3e57a:	orr.w	r0, r0, lr
   3e57e:	lsr.w	r1, r1, r2
   3e582:	add	r4, r2
   3e584:	b.n	3e302 <locale_charset@@Base+0x63e>
   3e586:	nop
   3e588:	cbnz	r3, 3e5aa <locale_charset@@Base+0x8e6>
   3e58a:	cbnz	r2, 3e5aa <locale_charset@@Base+0x8e6>
   3e58c:	cmp	r1, #0
   3e58e:	ittt	lt
   3e590:	movlt	r0, #0
   3e592:	movlt.w	r1, #2147483648	; 0x80000000
   3e596:	blt.n	3e5a6 <locale_charset@@Base+0x8e2>
   3e598:	it	eq
   3e59a:	cmpeq	r0, #0
   3e59c:	itt	ne
   3e59e:	mvnne.w	r1, #2147483648	; 0x80000000
   3e5a2:	movne.w	r0, #4294967295	; 0xffffffff
   3e5a6:	b.w	3e658 <locale_charset@@Base+0x994>
   3e5aa:	sub.w	ip, sp, #8
   3e5ae:	strd	ip, lr, [sp, #-16]!
   3e5b2:	cmp	r1, #0
   3e5b4:	blt.n	3e5ca <locale_charset@@Base+0x906>
   3e5b6:	cmp	r3, #0
   3e5b8:	blt.n	3e5f0 <locale_charset@@Base+0x92c>
   3e5ba:	bl	3e6d8 <locale_charset@@Base+0xa14>
   3e5be:	ldr.w	lr, [sp, #4]
   3e5c2:	ldrd	r2, r3, [sp, #8]
   3e5c6:	add	sp, #16
   3e5c8:	bx	lr
   3e5ca:	negs	r0, r0
   3e5cc:	sbc.w	r1, r1, r1, lsl #1
   3e5d0:	cmp	r3, #0
   3e5d2:	blt.n	3e60c <locale_charset@@Base+0x948>
   3e5d4:	bl	3e6d8 <locale_charset@@Base+0xa14>
   3e5d8:	ldr.w	lr, [sp, #4]
   3e5dc:	ldrd	r2, r3, [sp, #8]
   3e5e0:	add	sp, #16
   3e5e2:	negs	r0, r0
   3e5e4:	sbc.w	r1, r1, r1, lsl #1
   3e5e8:	negs	r2, r2
   3e5ea:	sbc.w	r3, r3, r3, lsl #1
   3e5ee:	bx	lr
   3e5f0:	negs	r2, r2
   3e5f2:	sbc.w	r3, r3, r3, lsl #1
   3e5f6:	bl	3e6d8 <locale_charset@@Base+0xa14>
   3e5fa:	ldr.w	lr, [sp, #4]
   3e5fe:	ldrd	r2, r3, [sp, #8]
   3e602:	add	sp, #16
   3e604:	negs	r0, r0
   3e606:	sbc.w	r1, r1, r1, lsl #1
   3e60a:	bx	lr
   3e60c:	negs	r2, r2
   3e60e:	sbc.w	r3, r3, r3, lsl #1
   3e612:	bl	3e6d8 <locale_charset@@Base+0xa14>
   3e616:	ldr.w	lr, [sp, #4]
   3e61a:	ldrd	r2, r3, [sp, #8]
   3e61e:	add	sp, #16
   3e620:	negs	r2, r2
   3e622:	sbc.w	r3, r3, r3, lsl #1
   3e626:	bx	lr
   3e628:	cbnz	r3, 3e640 <locale_charset@@Base+0x97c>
   3e62a:	cbnz	r2, 3e640 <locale_charset@@Base+0x97c>
   3e62c:	cmp	r1, #0
   3e62e:	it	eq
   3e630:	cmpeq	r0, #0
   3e632:	itt	ne
   3e634:	movne.w	r1, #4294967295	; 0xffffffff
   3e638:	movne.w	r0, #4294967295	; 0xffffffff
   3e63c:	b.w	3e658 <locale_charset@@Base+0x994>
   3e640:	sub.w	ip, sp, #8
   3e644:	strd	ip, lr, [sp, #-16]!
   3e648:	bl	3e6d8 <locale_charset@@Base+0xa14>
   3e64c:	ldr.w	lr, [sp, #4]
   3e650:	ldrd	r2, r3, [sp, #8]
   3e654:	add	sp, #16
   3e656:	bx	lr
   3e658:	push	{r1, lr}
   3e65a:	mov.w	r0, #8
   3e65e:	blx	62a8 <raise@plt>
   3e662:	pop	{r1, pc}
   3e664:	mov	r2, r0
   3e666:	push	{r3, lr}
   3e668:	mov	r3, r1
   3e66a:	vmov	d7, r2, r3
   3e66e:	vcmpe.f64	d7, #0.0
   3e672:	vmrs	APSR_nzcv, fpscr
   3e676:	bmi.n	3e680 <locale_charset@@Base+0x9bc>
   3e678:	ldmia.w	sp!, {r3, lr}
   3e67c:	b.w	3e698 <locale_charset@@Base+0x9d4>
   3e680:	vneg.f64	d7, d7
   3e684:	vmov	r0, r1, d7
   3e688:	bl	3e698 <locale_charset@@Base+0x9d4>
   3e68c:	negs	r0, r0
   3e68e:	sbc.w	r1, r1, r1, lsl #1
   3e692:	pop	{r3, pc}
   3e694:	movs	r0, r0
   3e696:	movs	r0, r0
   3e698:	vldr	d6, [pc, #44]	; 3e6c8 <locale_charset@@Base+0xa04>
   3e69c:	vmov	d7, r0, r1
   3e6a0:	vmul.f64	d6, d7, d6
   3e6a4:	vldr	d5, [pc, #40]	; 3e6d0 <locale_charset@@Base+0xa0c>
   3e6a8:	vcvt.u32.f64	s12, d6
   3e6ac:	vcvt.f64.u32	d4, s12
   3e6b0:	vmov	r1, s12
   3e6b4:	vmls.f64	d7, d4, d5
   3e6b8:	vcvt.u32.f64	s15, d7
   3e6bc:	vmov	r0, s15
   3e6c0:	bx	lr
   3e6c2:	nop
   3e6c4:	nop.w
   3e6c8:	movs	r0, r0
   3e6ca:	movs	r0, r0
   3e6cc:	movs	r0, r0
   3e6ce:	subs	r5, #240	; 0xf0
   3e6d0:	movs	r0, r0
   3e6d2:	movs	r0, r0
   3e6d4:	movs	r0, r0
   3e6d6:	rors	r0, r6
   3e6d8:	cmp	r1, r3
   3e6da:	it	eq
   3e6dc:	cmpeq	r0, r2
   3e6de:	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
   3e6e2:	mov	r4, r0
   3e6e4:	it	cc
   3e6e6:	movcc	r0, #0
   3e6e8:	mov	r5, r1
   3e6ea:	ldr.w	ip, [sp, #36]	; 0x24
   3e6ee:	it	cc
   3e6f0:	movcc	r1, r0
   3e6f2:	bcc.n	3e7cc <locale_charset@@Base+0xb08>
   3e6f4:	mov	r8, r2
   3e6f6:	mov	r9, r3
   3e6f8:	clz	r2, r3
   3e6fc:	cmp	r3, #0
   3e6fe:	beq.n	3e7e2 <locale_charset@@Base+0xb1e>
   3e700:	clz	r3, r5
   3e704:	cmp	r5, #0
   3e706:	beq.n	3e7da <locale_charset@@Base+0xb16>
   3e708:	subs	r2, r2, r3
   3e70a:	sub.w	lr, r2, #32
   3e70e:	lsl.w	fp, r9, r2
   3e712:	lsl.w	r3, r8, lr
   3e716:	rsb	r7, r2, #32
   3e71a:	orr.w	fp, fp, r3
   3e71e:	lsr.w	r3, r8, r7
   3e722:	orr.w	fp, fp, r3
   3e726:	lsl.w	sl, r8, r2
   3e72a:	cmp	r5, fp
   3e72c:	it	eq
   3e72e:	cmpeq	r4, sl
   3e730:	itt	cc
   3e732:	movcc	r0, #0
   3e734:	movcc	r1, r0
   3e736:	bcc.n	3e74e <locale_charset@@Base+0xa8a>
   3e738:	movs	r0, #1
   3e73a:	subs.w	r4, r4, sl
   3e73e:	lsl.w	r1, r0, lr
   3e742:	lsr.w	r3, r0, r7
   3e746:	sbc.w	r5, r5, fp
   3e74a:	orrs	r1, r3
   3e74c:	lsls	r0, r2
   3e74e:	cmp	r2, #0
   3e750:	beq.n	3e7cc <locale_charset@@Base+0xb08>
   3e752:	mov.w	r8, sl, lsr #1
   3e756:	mov.w	r9, fp, lsr #1
   3e75a:	orr.w	r8, r8, fp, lsl #31
   3e75e:	mov	r6, r2
   3e760:	b.n	3e77a <locale_charset@@Base+0xab6>
   3e762:	subs.w	r3, r4, r8
   3e766:	sbc.w	sl, r5, r9
   3e76a:	adds	r3, r3, r3
   3e76c:	adc.w	sl, sl, sl
   3e770:	adds	r4, r3, #1
   3e772:	adc.w	r5, sl, #0
   3e776:	subs	r6, #1
   3e778:	beq.n	3e78a <locale_charset@@Base+0xac6>
   3e77a:	cmp	r5, r9
   3e77c:	it	eq
   3e77e:	cmpeq	r4, r8
   3e780:	bcs.n	3e762 <locale_charset@@Base+0xa9e>
   3e782:	adds	r4, r4, r4
   3e784:	adcs	r5, r5
   3e786:	subs	r6, #1
   3e788:	bne.n	3e77a <locale_charset@@Base+0xab6>
   3e78a:	lsl.w	r7, r5, r7
   3e78e:	lsr.w	r3, r4, r2
   3e792:	orrs	r3, r7
   3e794:	lsr.w	lr, r5, lr
   3e798:	adds	r0, r0, r4
   3e79a:	lsr.w	r8, r5, r2
   3e79e:	orr.w	r4, r3, lr
   3e7a2:	sub.w	r7, r2, #32
   3e7a6:	rsb	r6, r2, #32
   3e7aa:	lsl.w	r3, r8, r2
   3e7ae:	lsl.w	r7, r4, r7
   3e7b2:	lsl.w	r2, r4, r2
   3e7b6:	orr.w	r3, r3, r7
   3e7ba:	lsr.w	r6, r4, r6
   3e7be:	adc.w	r1, r5, r1
   3e7c2:	orrs	r3, r6
   3e7c4:	subs	r0, r0, r2
   3e7c6:	mov	r5, r8
   3e7c8:	sbc.w	r1, r1, r3
   3e7cc:	cmp.w	ip, #0
   3e7d0:	beq.n	3e7d6 <locale_charset@@Base+0xb12>
   3e7d2:	strd	r4, r5, [ip]
   3e7d6:	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
   3e7da:	clz	r3, r4
   3e7de:	adds	r3, #32
   3e7e0:	b.n	3e708 <locale_charset@@Base+0xa44>
   3e7e2:	clz	r2, r8
   3e7e6:	clz	r3, r5
   3e7ea:	adds	r2, #32
   3e7ec:	cmp	r5, #0
   3e7ee:	bne.n	3e708 <locale_charset@@Base+0xa44>
   3e7f0:	b.n	3e7da <locale_charset@@Base+0xb16>
   3e7f2:	nop
   3e7f4:	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
   3e7f8:	mov	r7, r0
   3e7fa:	ldr	r6, [pc, #48]	; (3e82c <locale_charset@@Base+0xb68>)
   3e7fc:	mov	r8, r1
   3e7fe:	ldr	r5, [pc, #48]	; (3e830 <locale_charset@@Base+0xb6c>)
   3e800:	mov	r9, r2
   3e802:	add	r6, pc
   3e804:	blx	5b34 <OPENSSL_sk_value@plt-0x20>
   3e808:	add	r5, pc
   3e80a:	subs	r6, r6, r5
   3e80c:	asrs	r6, r6, #2
   3e80e:	beq.n	3e826 <locale_charset@@Base+0xb62>
   3e810:	subs	r5, #4
   3e812:	movs	r4, #0
   3e814:	adds	r4, #1
   3e816:	ldr.w	r3, [r5, #4]!
   3e81a:	mov	r2, r9
   3e81c:	mov	r1, r8
   3e81e:	mov	r0, r7
   3e820:	blx	r3
   3e822:	cmp	r6, r4
   3e824:	bne.n	3e814 <locale_charset@@Base+0xb50>
   3e826:	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
   3e82a:	nop
   3e82c:	ldrsb	r6, [r0, r3]
   3e82e:	movs	r2, r0
   3e830:	ldrsb	r4, [r7, r2]
   3e832:	movs	r2, r0
   3e834:	bx	lr
   3e836:	nop

Disassembly of section .fini:

0003e838 <.fini>:
   3e838:	push	{r3, lr}
   3e83c:	pop	{r3, pc}
