{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1695695102735 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1695695102736 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 25 20:25:02 2023 " "Processing started: Mon Sep 25 20:25:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1695695102736 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695695102736 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off I_Fetch -c I_Fetch " "Command: quartus_map --read_settings_files=on --write_settings_files=off I_Fetch -c I_Fetch" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695695102736 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "8 " "Parallel compilation is enabled and will use up to 8 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1695695103049 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/arquitectura/i_fetch/source files/i_fetch.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/arquitectura/i_fetch/source files/i_fetch.v" { { "Info" "ISGN_ENTITY_NAME" "1 I_Fetch " "Found entity 1: I_Fetch" {  } { { "../Source Files/I_Fetch.v" "" { Text "C:/desi/Arquitectura/I_fetch/Source Files/I_Fetch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695695110029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695695110029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/arquitectura/i_fetch/source files/i_fetch_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/arquitectura/i_fetch/source files/i_fetch_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 I_Fetch_tb " "Found entity 1: I_Fetch_tb" {  } { { "../Source Files/I_Fetch_tb.v" "" { Text "C:/desi/Arquitectura/I_fetch/Source Files/I_Fetch_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695695110033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695695110033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/arquitectura/i_fetch/source files/single_port_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/arquitectura/i_fetch/source files/single_port_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 Single_Port_ROM " "Found entity 1: Single_Port_ROM" {  } { { "../Source Files/Single_Port_ROM.v" "" { Text "C:/desi/Arquitectura/I_fetch/Source Files/Single_Port_ROM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695695110035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695695110035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/arquitectura/i_fetch/source files/instruction_cache.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/arquitectura/i_fetch/source files/instruction_cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 Instruction_Cache " "Found entity 1: Instruction_Cache" {  } { { "../Source Files/Instruction_Cache.v" "" { Text "C:/desi/Arquitectura/I_fetch/Source Files/Instruction_Cache.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695695110037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695695110037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/arquitectura/i_fetch/source files/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/arquitectura/i_fetch/source files/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../Source Files/Register.v" "" { Text "C:/desi/Arquitectura/I_fetch/Source Files/Register.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695695110039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695695110039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/desi/arquitectura/i_fetch/source files/intruction_fetch_queue.v 1 1 " "Found 1 design units, including 1 entities, in source file /desi/arquitectura/i_fetch/source files/intruction_fetch_queue.v" { { "Info" "ISGN_ENTITY_NAME" "1 Intruction_Fetch_Queue " "Found entity 1: Intruction_Fetch_Queue" {  } { { "../Source Files/Intruction_Fetch_Queue.v" "" { Text "C:/desi/Arquitectura/I_fetch/Source Files/Intruction_Fetch_Queue.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1695695110042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1695695110042 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "I_Fetch " "Elaborating entity \"I_Fetch\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1695695110070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Instruction_Cache Instruction_Cache:I_Cache " "Elaborating entity \"Instruction_Cache\" for hierarchy \"Instruction_Cache:I_Cache\"" {  } { { "../Source Files/I_Fetch.v" "I_Cache" { Text "C:/desi/Arquitectura/I_fetch/Source Files/I_Fetch.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695695110087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Single_Port_ROM Instruction_Cache:I_Cache\|Single_Port_ROM:Instruction_ROM " "Elaborating entity \"Single_Port_ROM\" for hierarchy \"Instruction_Cache:I_Cache\|Single_Port_ROM:Instruction_ROM\"" {  } { { "../Source Files/Instruction_Cache.v" "Instruction_ROM" { Text "C:/desi/Arquitectura/I_fetch/Source Files/Instruction_Cache.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695695110097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Intruction_Fetch_Queue Intruction_Fetch_Queue:IFQ_Block " "Elaborating entity \"Intruction_Fetch_Queue\" for hierarchy \"Intruction_Fetch_Queue:IFQ_Block\"" {  } { { "../Source Files/I_Fetch.v" "IFQ_Block" { Text "C:/desi/Arquitectura/I_fetch/Source Files/I_Fetch.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695695110185 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Intruction_Fetch_Queue:IFQ_Block\|Register:Ins\[0\].R " "Elaborating entity \"Register\" for hierarchy \"Intruction_Fetch_Queue:IFQ_Block\|Register:Ins\[0\].R\"" {  } { { "../Source Files/Intruction_Fetch_Queue.v" "Ins\[0\].R" { Text "C:/desi/Arquitectura/I_fetch/Source Files/Intruction_Fetch_Queue.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695695110204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:PC " "Elaborating entity \"Register\" for hierarchy \"Register:PC\"" {  } { { "../Source Files/I_Fetch.v" "PC" { Text "C:/desi/Arquitectura/I_fetch/Source Files/I_Fetch.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695695110219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:Wp " "Elaborating entity \"Register\" for hierarchy \"Register:Wp\"" {  } { { "../Source Files/I_Fetch.v" "Wp" { Text "C:/desi/Arquitectura/I_fetch/Source Files/I_Fetch.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695695110226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:Rp " "Elaborating entity \"Register\" for hierarchy \"Register:Rp\"" {  } { { "../Source Files/I_Fetch.v" "Rp" { Text "C:/desi/Arquitectura/I_fetch/Source Files/I_Fetch.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695695110232 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1695695112252 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "26 " "26 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1695695112487 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1695695112662 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1695695112662 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1049 " "Implemented 1049 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1695695112791 ""} { "Info" "ICUT_CUT_TM_OPINS" "65 " "Implemented 65 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1695695112791 ""} { "Info" "ICUT_CUT_TM_LCELLS" "948 " "Implemented 948 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1695695112791 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1695695112791 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4879 " "Peak virtual memory: 4879 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1695695112810 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 25 20:25:12 2023 " "Processing ended: Mon Sep 25 20:25:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1695695112810 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1695695112810 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1695695112810 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1695695112810 ""}
