bank_utilization {PLRAM_MEM00 PLRAM_MEM01 PLRAM_MEM02 PLRAM_MEM03 M00_AXI_MEM00} dsa_info {excluded_board_components {} axi_passthrough {M00_AXI {offset 0x2000000000 range 16G slr SLR1}} board_component_slr_map {} slr_pblock_map {SLR0 pblock_dynamic_SLR0 SLR1 pblock_dynamic_SLR1}} ctrl_slr_map {S_AXI_CTRL SLR0} interconnect_slr_map {interconnect_S00_AXI SLR1 interconnect_M00_AXI_MEM00 SLR1 interconnect_PLRAM_MEM00 SLR0 interconnect_PLRAM_MEM01 SLR0 interconnect_PLRAM_MEM02 SLR1 interconnect_PLRAM_MEM03 SLR1} interconnect_one_to_one {interconnect_m00_axi_mem00 true interconnect_plram_mem00 true interconnect_plram_mem01 true interconnect_plram_mem02 true interconnect_plram_mem03 true} slr_crossings {interconnect_S00_AXI {S00_AXI {source_slr SLR1 target_slr SLR1 depth 1} M00_AXI {source_slr SLR1 target_slr SLR1 depth 1} M01_AXI {source_slr SLR1 target_slr SLR0 depth 2} M02_AXI {source_slr SLR1 target_slr SLR0 depth 2} M03_AXI {source_slr SLR1 target_slr SLR1 depth 1} M04_AXI {source_slr SLR1 target_slr SLR1 depth 1}} interconnect_M00_AXI_MEM00 {M00_AXI {source_slr SLR1 target_slr SLR1 depth 1} S00_AXI {source_slr SLR1 target_slr SLR1 depth 1}} interconnect_PLRAM_MEM00 {M00_AXI {source_slr SLR0 target_slr SLR0 depth 1} S00_AXI {source_slr SLR0 target_slr SLR0 depth 1}} interconnect_PLRAM_MEM01 {M00_AXI {source_slr SLR0 target_slr SLR0 depth 1} S00_AXI {source_slr SLR0 target_slr SLR0 depth 1}} interconnect_PLRAM_MEM02 {M00_AXI {source_slr SLR1 target_slr SLR1 depth 1} S00_AXI {source_slr SLR1 target_slr SLR1 depth 1}} interconnect_PLRAM_MEM03 {M00_AXI {source_slr SLR1 target_slr SLR1 depth 1} S00_AXI {source_slr SLR1 target_slr SLR1 depth 1}}}
