;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	JMP -3
	SUB @127, 106
	SUB @121, 106
	DJN -1, @-20
	SPL 0, <501
	SUB 3, 320
	ADD 0, 332
	ADD 0, 332
	SUB @121, 106
	JMN 30, 250
	SPL 3, 320
	SPL 3, 320
	JMP <-43, 700
	SUB @73, 0
	SUB 30, -200
	SUB <300, 90
	JMN <121, 106
	DJN -0, 3
	ADD <-30, 9
	JMN -1, @-20
	ADD <-30, 9
	JMN -1, @-20
	DJN -1, @-20
	JMN <121, 106
	JMN <121, 106
	DJN -1, @-20
	SUB @0, @0
	SUB 0, 903
	SUB -0, 3
	MOV 0, 332
	MOV 0, 332
	JMN 210, 60
	MOV -1, <-20
	DJN @-0, 73
	SUB 210, 60
	JMN <121, 106
	SLT <300, 90
	SUB @-3, 0
	SUB 0, 903
	ADD 3, 320
	SPL 0, <332
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
	MOV -1, <-20
