# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"dynamic_scan_time_impl.v" \
"../../../../../project_1.srcs/sources_1/new/2.3.v" \
"../../../../../project_1.srcs/sources_1/new/3.1.v" \
"../../../../../project_1.srcs/sources_1/new/3.2.v" \
"../../../../../project_1.srcs/sources_1/new/3.3.v" \
"../../../../../project_1.srcs/sources_1/new/3.4.v" \
"../../../../../project_1.srcs/sources_1/new/3.6.v" \

# Do not sort compile order
nosort
