# ðŸ”§ Verilog Testbench Simulator

This tool auto-generates a Verilog testbench based on a given RTL module and a stimulus file.

## ðŸ“¦ How to Use

### 1. Prepare Your Files
- A Verilog module file (e.g., `halfAdder.v`)
- A stimulus file with `initial begin ... end` block (e.g., `halfAdder_tb.txt`)
