\doxysection{Referencia de la estructura DBGMCU\+\_\+\+Type\+Def}
\hypertarget{struct_d_b_g_m_c_u___type_def}{}\label{struct_d_b_g_m_c_u___type_def}\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}


Debug MCU.  




{\ttfamily \#include $<$stm32f446xx.\+h$>$}

\doxysubsubsection*{Campos de datos}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea}{IDCODE}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}{CR}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a5eaefc557573ae7bdc632ef6b6d574b5}{APB1\+FZ}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_d_b_g_m_c_u___type_def_a4628a8c32f97ef93b15b2b503ef90c75}{APB2\+FZ}}
\end{DoxyCompactItemize}


\doxysubsection{Descripci칩n detallada}
Debug MCU. 

\label{doc-variable-members}
\Hypertarget{struct_d_b_g_m_c_u___type_def_doc-variable-members}
\doxysubsection{Documentaci칩n de campos}
\Hypertarget{struct_d_b_g_m_c_u___type_def_a5eaefc557573ae7bdc632ef6b6d574b5}\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!APB1FZ@{APB1FZ}}
\index{APB1FZ@{APB1FZ}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB1FZ}{APB1FZ}}
{\footnotesize\ttfamily \label{struct_d_b_g_m_c_u___type_def_a5eaefc557573ae7bdc632ef6b6d574b5} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB1\+FZ}

Debug MCU APB1 freeze register, Address offset\+: 0x08 \Hypertarget{struct_d_b_g_m_c_u___type_def_a4628a8c32f97ef93b15b2b503ef90c75}\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!APB2FZ@{APB2FZ}}
\index{APB2FZ@{APB2FZ}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{APB2FZ}{APB2FZ}}
{\footnotesize\ttfamily \label{struct_d_b_g_m_c_u___type_def_a4628a8c32f97ef93b15b2b503ef90c75} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t APB2\+FZ}

Debug MCU APB2 freeze register, Address offset\+: 0x0C \Hypertarget{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a}\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!CR@{CR}}
\index{CR@{CR}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{CR}{CR}}
{\footnotesize\ttfamily \label{struct_d_b_g_m_c_u___type_def_ab40c89c59391aaa9d9a8ec011dd0907a} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t CR}

Debug MCU configuration register, Address offset\+: 0x04 \Hypertarget{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea}\index{DBGMCU\_TypeDef@{DBGMCU\_TypeDef}!IDCODE@{IDCODE}}
\index{IDCODE@{IDCODE}!DBGMCU\_TypeDef@{DBGMCU\_TypeDef}}
\doxysubsubsection{\texorpdfstring{IDCODE}{IDCODE}}
{\footnotesize\ttfamily \label{struct_d_b_g_m_c_u___type_def_a24df28d0e440321b21f6f07b3bb93dea} 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t IDCODE}

MCU device ID code, Address offset\+: 0x00 

La documentaci칩n de esta estructura est치 generada del siguiente archivo\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Matias D/\+Documents/\+Proyecto\+\_\+\+Final/\+Drivers/\+CMSIS/\+Device/\+ST/\+STM32\+F4xx/\+Include/\mbox{\hyperlink{stm32f446xx_8h}{stm32f446xx.\+h}}\end{DoxyCompactItemize}
