## CPU Projects for *Fundamental of digital logic and processor* at Tsinghua
There are two versions written in verilog: **Single cycle** and **Pipeline**
