{
  "module_name": "dcn32_fpu.h",
  "hash_id": "73aea74d2c4813d3f95c3707d8dcf94ae300ae8cbf25fac7e23d4d290c587272",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/dc/dml/dcn32/dcn32_fpu.h",
  "human_readable_source": " \n \n\n#ifndef __DCN32_FPU_H__\n#define __DCN32_FPU_H__\n\n#include \"clk_mgr_internal.h\"\n\nvoid dcn32_build_wm_range_table_fpu(struct clk_mgr_internal *clk_mgr);\n\nvoid dcn32_helper_populate_phantom_dlg_params(struct dc *dc,\n\t\t\t\t\t      struct dc_state *context,\n\t\t\t\t\t      display_e2e_pipe_params_st *pipes,\n\t\t\t\t\t      int pipe_cnt);\n\nuint8_t dcn32_predict_pipe_split(struct dc_state *context,\n\t\t\t\t  display_e2e_pipe_params_st *pipe_e2e);\n\nvoid dcn32_set_phantom_stream_timing(struct dc *dc,\n\t\t\t\t     struct dc_state *context,\n\t\t\t\t     struct pipe_ctx *ref_pipe,\n\t\t\t\t     struct dc_stream_state *phantom_stream,\n\t\t\t\t     display_e2e_pipe_params_st *pipes,\n\t\t\t\t     unsigned int pipe_cnt,\n\t\t\t\t     unsigned int dc_pipe_idx);\n\nbool dcn32_internal_validate_bw(struct dc *dc,\n\t\t\t\tstruct dc_state *context,\n\t\t\t\tdisplay_e2e_pipe_params_st *pipes,\n\t\t\t\tint *pipe_cnt_out,\n\t\t\t\tint *vlevel_out,\n\t\t\t\tbool fast_validate);\n\nvoid dcn32_calculate_wm_and_dlg_fpu(struct dc *dc, struct dc_state *context,\n\t\t\t\tdisplay_e2e_pipe_params_st *pipes,\n\t\t\t\tint pipe_cnt,\n\t\t\t\tint vlevel);\n\nvoid dcn32_update_bw_bounding_box_fpu(struct dc *dc, struct clk_bw_params *bw_params);\n\nint dcn32_find_dummy_latency_index_for_fw_based_mclk_switch(struct dc *dc,\n\t\t\t\t\t\t\t    struct dc_state *context,\n\t\t\t\t\t\t\t    display_e2e_pipe_params_st *pipes,\n\t\t\t\t\t\t\t    int pipe_cnt,\n\t\t\t\t\t\t\t    int vlevel);\n\nvoid dcn32_patch_dpm_table(struct clk_bw_params *bw_params);\n\nvoid dcn32_zero_pipe_dcc_fraction(display_e2e_pipe_params_st *pipes,\n\t\t\t\t  int pipe_cnt);\n\nvoid dcn32_assign_fpo_vactive_candidate(struct dc *dc, const struct dc_state *context, struct dc_stream_state **fpo_candidate_stream);\n\nbool dcn32_find_vactive_pipe(struct dc *dc, const struct dc_state *context, uint32_t vactive_margin_req);\n\nvoid dcn32_override_min_req_memclk(struct dc *dc, struct dc_state *context);\n\nvoid dcn32_set_clock_limits(const struct _vcs_dpi_soc_bounding_box_st *soc_bb);\n\n#endif\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}