{
    "outputs": [
        "2_out"
    ],
    "bit_outputs": [
        "2_out"
    ],
    "input_width": 2,
    "output_width": 2,
    "enable_input_regs": false,
    "enable_output_regs": false,
    "modules": [
        {
        "id": "1_out",
        "type": "alu",
        "in0": "in0",
        "in1": "in1"
        },
        {
        "id": "2_out",
        "type": "alu",
        "in0": "1_out",
        "in1": "in2"
        }
    ]
    }
    