{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 20 10:53:47 2018 " "Info: Processing started: Thu Dec 20 10:53:47 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_CPU -c MIPS_CPU " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_CPU -c MIPS_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dm.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dm.v" { { "Info" "ISGN_ENTITY_NAME" "1 dm_4k " "Info: Found entity 1: dm_4k" {  } { { "dm.v" "" { Text "E:/学习文档/电路/机组/P31/dm.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl " "Info: Found entity 1: ctrl" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "im.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file im.v" { { "Info" "ISGN_ENTITY_NAME" "1 im_4K " "Info: Found entity 1: im_4K" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IR.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file IR.v" { { "Info" "ISGN_ENTITY_NAME" "1 IR " "Info: Found entity 1: IR" {  } { { "IR.v" "" { Text "E:/学习文档/电路/机组/P31/IR.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ctrl_encode_def.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file ctrl_encode_def.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NPC.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file NPC.v" { { "Info" "ISGN_ENTITY_NAME" "1 NPC " "Info: Found entity 1: NPC" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PC.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file PC.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Info: Found entity 1: PC" {  } { { "PC.v" "" { Text "E:/学习文档/电路/机组/P31/PC.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Info: Found entity 1: alu" {  } { { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EXT.v 2 2 " "Info: Found 2 design units, including 2 entities, in source file EXT.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXT " "Info: Found entity 1: EXT" {  } { { "EXT.v" "" { Text "E:/学习文档/电路/机组/P31/EXT.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 EXTPC " "Info: Found entity 2: EXTPC" {  } { { "EXT.v" "" { Text "E:/学习文档/电路/机组/P31/EXT.v" 22 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 4 4 " "Info: Found 4 design units, including 4 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Info: Found entity 1: mux2" {  } { { "mux.v" "" { Text "E:/学习文档/电路/机组/P31/mux.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "2 mux4 " "Info: Found entity 2: mux4" {  } { { "mux.v" "" { Text "E:/学习文档/电路/机组/P31/mux.v" 15 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "3 mux8 " "Info: Found entity 3: mux8" {  } { { "mux.v" "" { Text "E:/学习文档/电路/机组/P31/mux.v" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0} { "Info" "ISGN_ENTITY_NAME" "4 mux16 " "Info: Found entity 4: mux16" {  } { { "mux.v" "" { Text "E:/学习文档/电路/机组/P31/mux.v" 71 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RF.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file RF.v" { { "Info" "ISGN_ENTITY_NAME" "1 RF " "Info: Found entity 1: RF" {  } { { "RF.v" "" { Text "E:/学习文档/电路/机组/P31/RF.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEG7_LUT.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SEG7_LUT.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT " "Info: Found entity 1: SEG7_LUT" {  } { { "SEG7_LUT.v" "" { Text "E:/学习文档/电路/机组/P31/SEG7_LUT.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SEG7_LUT_8.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file SEG7_LUT_8.v" { { "Info" "ISGN_ENTITY_NAME" "1 SEG7_LUT_8 " "Info: Found entity 1: SEG7_LUT_8" {  } { { "SEG7_LUT_8.v" "" { Text "E:/学习文档/电路/机组/P31/SEG7_LUT_8.v" 2 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS_CPU.BDF 1 1 " "Info: Found 1 design units, including 1 entities, in source file MIPS_CPU.BDF" { { "Info" "ISGN_ENTITY_NAME" "1 MIPS_CPU " "Info: Found entity 1: MIPS_CPU" {  } { { "MIPS_CPU.BDF" "" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_CPU " "Info: Elaborating entity \"MIPS_CPU\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl ctrl:inst " "Info: Elaborating entity \"ctrl\" for hierarchy \"ctrl:inst\"" {  } { { "MIPS_CPU.BDF" "inst" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -208 -544 -368 16 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ctrl.v(53) " "Warning (10230): Verilog HDL assignment warning at ctrl.v(53): truncated value with size 4 to match size of target (3)" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "4 3 ctrl.v(55) " "Warning (10230): Verilog HDL assignment warning at ctrl.v(55): truncated value with size 4 to match size of target (3)" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 55 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "nextstate ctrl.v(58) " "Warning (10240): Verilog HDL Always Construct warning at ctrl.v(58): inferring latch(es) for variable \"nextstate\", which holds its previous value in one or more paths through the always construct" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 58 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[0\] ctrl.v(62) " "Info (10041): Inferred latch for \"nextstate\[0\]\" at ctrl.v(62)" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[1\] ctrl.v(62) " "Info (10041): Inferred latch for \"nextstate\[1\]\" at ctrl.v(62)" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "nextstate\[2\] ctrl.v(62) " "Info (10041): Inferred latch for \"nextstate\[2\]\" at ctrl.v(62)" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 62 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:ALU " "Info: Elaborating entity \"alu\" for hierarchy \"alu:ALU\"" {  } { { "MIPS_CPU.BDF" "ALU" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { 72 304 456 168 "ALU" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 alu.v(20) " "Warning (10230): Verilog HDL assignment warning at alu.v(20): truncated value with size 32 to match size of target (1)" {  } { { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RF RF:REG_FILE " "Info: Elaborating entity \"RF\" for hierarchy \"RF:REG_FILE\"" {  } { { "MIPS_CPU.BDF" "REG_FILE" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { 64 72 232 224 "REG_FILE" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IR IR:inst1 " "Info: Elaborating entity \"IR\" for hierarchy \"IR:inst1\"" {  } { { "MIPS_CPU.BDF" "inst1" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { 48 -544 -352 240 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "im_4K im_4K:CODE_MEM " "Info: Elaborating entity \"im_4K\" for hierarchy \"im_4K:CODE_MEM\"" {  } { { "MIPS_CPU.BDF" "CODE_MEM" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { 96 -736 -576 192 "CODE_MEM" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[31\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[31\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[30\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[30\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[29\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[29\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[28\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[28\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[27\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[27\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[26\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[26\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[25\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[25\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[24\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[24\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[23\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[23\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[22\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[22\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[21\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[21\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[20\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[20\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[19\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[19\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[18\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[18\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[17\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[17\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[16\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[16\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[15\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[15\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[14\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[14\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[13\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[13\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[12\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[12\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[11\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[11\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[10\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[10\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[9\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[9\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[8\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[8\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[7\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[7\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[6\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[6\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[5\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[5\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[4\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[4\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[3\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[3\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[2\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[2\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[1\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[1\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.data_a\[0\] 0 im.v(5) " "Warning (10030): Net \"imem.data_a\[0\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a\[6\] 0 im.v(5) " "Warning (10030): Net \"imem.waddr_a\[6\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a\[5\] 0 im.v(5) " "Warning (10030): Net \"imem.waddr_a\[5\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a\[4\] 0 im.v(5) " "Warning (10030): Net \"imem.waddr_a\[4\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a\[3\] 0 im.v(5) " "Warning (10030): Net \"imem.waddr_a\[3\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a\[2\] 0 im.v(5) " "Warning (10030): Net \"imem.waddr_a\[2\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a\[1\] 0 im.v(5) " "Warning (10030): Net \"imem.waddr_a\[1\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.waddr_a\[0\] 0 im.v(5) " "Warning (10030): Net \"imem.waddr_a\[0\]\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "imem.we_a 0 im.v(5) " "Warning (10030): Net \"imem.we_a\" at im.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "im.v" "" { Text "E:/学习文档/电路/机组/P31/im.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:PC " "Info: Elaborating entity \"PC\" for hierarchy \"PC:PC\"" {  } { { "MIPS_CPU.BDF" "PC" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { 96 -920 -760 224 "PC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "tmp PC.v(10) " "Warning (10036): Verilog HDL or VHDL warning at PC.v(10): object \"tmp\" assigned a value but never read" {  } { { "PC.v" "" { Text "E:/学习文档/电路/机组/P31/PC.v" 10 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NPC NPC:PC_UPDATE " "Info: Elaborating entity \"NPC\" for hierarchy \"NPC:PC_UPDATE\"" {  } { { "MIPS_CPU.BDF" "PC_UPDATE" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -104 -928 -752 -8 "PC_UPDATE" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 30 NPC.v(13) " "Warning (10230): Verilog HDL assignment warning at NPC.v(13): truncated value with size 32 to match size of target (30)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 0}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "NPC NPC.v(18) " "Warning (10240): Verilog HDL Always Construct warning at NPC.v(18): inferring latch(es) for variable \"NPC\", which holds its previous value in one or more paths through the always construct" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[2\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[2\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[3\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[3\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[4\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[4\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[5\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[5\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[6\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[6\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[7\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[7\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[8\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[8\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[9\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[9\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[10\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[10\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[11\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[11\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[12\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[12\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[13\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[13\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[14\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[14\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[15\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[15\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[16\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[16\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[17\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[17\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[18\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[18\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[19\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[19\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[20\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[20\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[21\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[21\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[22\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[22\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[23\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[23\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[24\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[24\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[25\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[25\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[26\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[26\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[27\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[27\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[28\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[28\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[29\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[29\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[30\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[30\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "NPC\[31\] NPC.v(18) " "Info (10041): Inferred latch for \"NPC\[31\]\" at NPC.v(18)" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:RF_A3SEL " "Info: Elaborating entity \"mux4\" for hierarchy \"mux4:RF_A3SEL\"" {  } { { "MIPS_CPU.BDF" "RF_A3SEL" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -48 -232 -24 80 "RF_A3SEL" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4 mux4:MUX_RFWD " "Info: Elaborating entity \"mux4\" for hierarchy \"mux4:MUX_RFWD\"" {  } { { "MIPS_CPU.BDF" "MUX_RFWD" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { 328 24 232 456 "MUX_RFWD" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dm_4k dm_4k:MEM_DATA " "Info: Elaborating entity \"dm_4k\" for hierarchy \"dm_4k:MEM_DATA\"" {  } { { "MIPS_CPU.BDF" "MEM_DATA" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { 56 544 704 184 "MEM_DATA" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXTPC EXTPC:U_EXPPC " "Info: Elaborating entity \"EXTPC\" for hierarchy \"EXTPC:U_EXPPC\"" {  } { { "MIPS_CPU.BDF" "U_EXPPC" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { 328 -680 -504 424 "U_EXPPC" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 mux2:ALU_B " "Info: Elaborating entity \"mux2\" for hierarchy \"mux2:ALU_B\"" {  } { { "MIPS_CPU.BDF" "ALU_B" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { 240 272 480 336 "ALU_B" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXT EXT:U_EXT " "Info: Elaborating entity \"EXT\" for hierarchy \"EXT:U_EXT\"" {  } { { "MIPS_CPU.BDF" "U_EXT" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { 256 -208 -24 352 "U_EXT" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT_8 SEG7_LUT_8:DECODE_SEG7 " "Info: Elaborating entity \"SEG7_LUT_8\" for hierarchy \"SEG7_LUT_8:DECODE_SEG7\"" {  } { { "MIPS_CPU.BDF" "DECODE_SEG7" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -656 328 512 -464 "DECODE_SEG7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SEG7_LUT SEG7_LUT_8:DECODE_SEG7\|SEG7_LUT:u0 " "Info: Elaborating entity \"SEG7_LUT\" for hierarchy \"SEG7_LUT_8:DECODE_SEG7\|SEG7_LUT:u0\"" {  } { { "SEG7_LUT_8.v" "u0" { Text "E:/学习文档/电路/机组/P31/SEG7_LUT_8.v" 19 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8 mux8:MUX_DISPDATA " "Info: Elaborating entity \"mux8\" for hierarchy \"mux8:MUX_DISPDATA\"" {  } { { "MIPS_CPU.BDF" "MUX_DISPDATA" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -656 32 240 -464 "MUX_DISPDATA" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RF:REG_FILE\|rf~0 " "Warning: Inferred RAM node \"RF:REG_FILE\|rf~0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } { { "RF.v" "rf~0" { Text "E:/学习文档/电路/机组/P31/RF.v" 9 -1 0 } }  } 0 0 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 0}
{ "Warning" "WOPT_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "RF:REG_FILE\|rf__dual~0 " "Warning: Inferred RAM node \"RF:REG_FILE\|rf__dual~0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } { { "RF.v" "rf__dual~0" { Text "E:/学习文档/电路/机组/P31/RF.v" 9 -1 0 } }  } 0 0 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 0}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "dm_4k:MEM_DATA\|dmem " "Info: RAM logic \"dm_4k:MEM_DATA\|dmem\" is uninferred due to asynchronous read logic" {  } { { "dm.v" "dmem" { Text "E:/学习文档/电路/机组/P31/dm.v" 9 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 0}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "ram0_im_4K_7312287.hdl.mif " "Warning: Memory Initialization File or Hexadecimal (Intel-Format) File \"ram0_im_4K_7312287.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 0 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "" 0 0}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Info: Inferred 2 megafunctions from design logic" { { "Info" "IOPT_ALTSYNCRAM_INFERRED" "RF:REG_FILE\|rf~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"RF:REG_FILE\|rf~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0}  } { { "RF.v" "rf~0" { Text "E:/学习文档/电路/机组/P31/RF.v" 9 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 0} { "Info" "IOPT_ALTSYNCRAM_INFERRED" "RF:REG_FILE\|rf__dual~0 " "Info: Inferred altsyncram megafunction from the following design logic: \"RF:REG_FILE\|rf__dual~0\" " { { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Info: Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Info: Parameter WIDTH_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Info: Parameter WIDTHAD_A set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Info: Parameter NUMWORDS_A set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Info: Parameter WIDTH_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Info: Parameter WIDTHAD_B set to 5" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Info: Parameter NUMWORDS_B set to 32" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Info: Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Info: Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Info: Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Info: Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Info: Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Info: Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0} { "Info" "IOPT_INFERRED_MEGAFUNCTION_PARAMETER" "RAM_BLOCK_TYPE AUTO " "Info: Parameter RAM_BLOCK_TYPE set to AUTO" {  } {  } 0 0 "Parameter %1!s! set to %2!s!" 0 0 "" 0 0}  } { { "RF.v" "rf__dual~0" { Text "E:/学习文档/电路/机组/P31/RF.v" 9 -1 0 } }  } 0 0 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 0}  } {  } 0 0 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "RF:REG_FILE\|altsyncram:rf_rtl_0 " "Info: Elaborated megafunction instantiation \"RF:REG_FILE\|altsyncram:rf_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RF:REG_FILE\|altsyncram:rf_rtl_0 " "Info: Instantiated megafunction \"RF:REG_FILE\|altsyncram:rf_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Info: Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Info: Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Info: Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Info: Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Info: Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gof1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_gof1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gof1 " "Info: Found entity 1: altsyncram_gof1" {  } { { "db/altsyncram_gof1.tdf" "" { Text "E:/学习文档/电路/机组/P31/db/altsyncram_gof1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_ELABORATION_HEADER" "RF:REG_FILE\|altsyncram:rf__dual_rtl_1 " "Info: Elaborated megafunction instantiation \"RF:REG_FILE\|altsyncram:rf__dual_rtl_1\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RF:REG_FILE\|altsyncram:rf__dual_rtl_1 " "Info: Instantiated megafunction \"RF:REG_FILE\|altsyncram:rf__dual_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Info: Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Info: Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Info: Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Info: Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Info: Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Info: Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Info: Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Info: Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Info: Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Info: Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Info: Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Info: Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Info: Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Info: Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0} { "Info" "ISGN_MEGAFN_PARAM_SUB" "RAM_BLOCK_TYPE AUTO " "Info: Parameter \"RAM_BLOCK_TYPE\" = \"AUTO\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 0}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[2\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[3\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[3\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[4\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[4\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[5\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[5\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[6\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[6\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[7\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[7\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[8\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[8\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[9\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[9\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[10\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[10\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[11\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[11\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[12\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[12\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[13\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[13\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[14\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[14\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[15\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[15\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[16\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[16\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[17\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[17\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[18\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[18\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[19\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[19\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[20\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[20\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[21\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[21\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[22\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[22\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[23\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[23\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[24\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[24\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[25\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[25\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[26\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[26\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[27\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[27\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[28\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[28\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[29\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[29\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[30\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[30\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "NPC:PC_UPDATE\|NPC\[31\] " "Warning: Latch NPC:PC_UPDATE\|NPC\[31\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|NPCOp\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|NPCOp\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl:inst\|nextstate\[2\] " "Warning: Latch ctrl:inst\|nextstate\[2\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|state\[0\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|state\[0\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 62 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl:inst\|nextstate\[1\] " "Warning: Latch ctrl:inst\|nextstate\[1\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|state\[2\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|state\[2\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 62 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_UNSAFE_LATCH_HDR" "ctrl:inst\|nextstate\[0\] " "Warning: Latch ctrl:inst\|nextstate\[0\] has unsafe behavior" { { "Warning" "WOPT_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl:inst\|state\[1\] " "Warning: Ports D and ENA on the latch are fed by the same signal ctrl:inst\|state\[1\]" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 55 -1 0 } }  } 0 0 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 0}  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 62 -1 0 } }  } 0 0 "Latch %1!s! has unsafe behavior" 0 0 "" 0 0}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "pEXTSigned GND " "Warning (13410): Pin \"pEXTSigned\" is stuck at GND" {  } { { "MIPS_CPU.BDF" "" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -496 -1024 -848 -480 "pEXTSigned" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7982 " "Info: Implemented 7982 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Info: Implemented 5 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "74 " "Info: Implemented 74 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "7839 " "Info: Implemented 7839 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Info: Implemented 64 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 118 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 118 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "279 " "Info: Peak virtual memory: 279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 20 10:54:14 2018 " "Info: Processing ended: Thu Dec 20 10:54:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Info: Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Info: Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 20 10:54:16 2018 " "Info: Processing started: Thu Dec 20 10:54:16 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MIPS_CPU -c MIPS_CPU " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off MIPS_CPU -c MIPS_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Info" "IMPP_MPP_USER_DEVICE" "MIPS_CPU EP2C70F896C6 " "Info: Selected device EP2C70F896C6 for design \"MIPS_CPU\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 0}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 0}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Info: Pin ~ASDO~ is reserved at location G7" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Info: Pin ~nCSO~ is reserved at location K9" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Info: Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 0}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "NPC:PC_UPDATE\|Mux30~25  " "Info: Automatically promoted node NPC:PC_UPDATE\|Mux30~25 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0}  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 12 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { NPC:PC_UPDATE|Mux30~25 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctrl:inst\|PCWr~211  " "Info: Automatically promoted node ctrl:inst\|PCWr~211 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 0} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "ctrl:inst\|PCWr~212 " "Info: Destination node ctrl:inst\|PCWr~212" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 14 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl:inst|PCWr~212 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 0}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 0}  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 14 -1 0 } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl:inst|PCWr~211 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 0}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 0}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 0}  } {  } 0 0 "Finished register packing" 0 0 "" 0 0}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Warning: Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oNPC\[2\] " "Warning: Node \"oNPC\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oNPC\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oNPC\[3\] " "Warning: Node \"oNPC\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oNPC\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oNPC\[4\] " "Warning: Node \"oNPC\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oNPC\[4\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oNPC\[5\] " "Warning: Node \"oNPC\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oNPC\[5\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oRFA3\[0\] " "Warning: Node \"oRFA3\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oRFA3\[0\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oRFA3\[1\] " "Warning: Node \"oRFA3\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oRFA3\[1\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oRFA3\[2\] " "Warning: Node \"oRFA3\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oRFA3\[2\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "oRFA3\[3\] " "Warning: Node \"oRFA3\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "oRFA3\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "state\[3\] " "Warning: Node \"state\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "state\[3\]" } } } }  } 0 0 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "" 0 0}  } {  } 0 0 "Ignored locations or region assignments to the following nodes" 0 0 "" 0 0}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Info: Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info: Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "20.359 ns memory register " "Info: Estimated most critical path is memory to register delay of 20.359 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|ram_block1a0~portb_address_reg4 1 MEM M4K_X64_Y27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X64_Y27; Fanout = 1; MEM Node = 'RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|ram_block1a0~portb_address_reg4'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4 } "NODE_NAME" } } { "db/altsyncram_gof1.tdf" "" { Text "E:/学习文档/电路/机组/P31/db/altsyncram_gof1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|q_b\[0\] 2 MEM M4K_X64_Y27 1 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X64_Y27; Fanout = 1; MEM Node = 'RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|q_b\[0\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4 RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[0] } "NODE_NAME" } } { "db/altsyncram_gof1.tdf" "" { Text "E:/学习文档/电路/机组/P31/db/altsyncram_gof1.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.343 ns) + CELL(0.437 ns) 4.771 ns RF:REG_FILE\|RD1\[0\]~9312 3 COMB LAB_X81_Y24 1 " "Info: 3: + IC(1.343 ns) + CELL(0.437 ns) = 4.771 ns; Loc. = LAB_X81_Y24; Fanout = 1; COMB Node = 'RF:REG_FILE\|RD1\[0\]~9312'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.780 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[0] RF:REG_FILE|RD1[0]~9312 } "NODE_NAME" } } { "RF.v" "" { Text "E:/学习文档/电路/机组/P31/RF.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.290 ns) + CELL(0.275 ns) 5.336 ns RF:REG_FILE\|RD1\[0\]~9313 4 COMB LAB_X81_Y24 4 " "Info: 4: + IC(0.290 ns) + CELL(0.275 ns) = 5.336 ns; Loc. = LAB_X81_Y24; Fanout = 4; COMB Node = 'RF:REG_FILE\|RD1\[0\]~9313'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { RF:REG_FILE|RD1[0]~9312 RF:REG_FILE|RD1[0]~9313 } "NODE_NAME" } } { "RF.v" "" { Text "E:/学习文档/电路/机组/P31/RF.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.619 ns) + CELL(0.414 ns) 7.369 ns alu:ALU\|Add0~3141 5 COMB LAB_X65_Y26 2 " "Info: 5: + IC(1.619 ns) + CELL(0.414 ns) = 7.369 ns; Loc. = LAB_X65_Y26; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3141'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.033 ns" { RF:REG_FILE|RD1[0]~9313 alu:ALU|Add0~3141 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.440 ns alu:ALU\|Add0~3143 6 COMB LAB_X65_Y26 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 7.440 ns; Loc. = LAB_X65_Y26; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3143'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3141 alu:ALU|Add0~3143 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.850 ns alu:ALU\|Add0~3144 7 COMB LAB_X65_Y26 1 " "Info: 7: + IC(0.000 ns) + CELL(0.410 ns) = 7.850 ns; Loc. = LAB_X65_Y26; Fanout = 1; COMB Node = 'alu:ALU\|Add0~3144'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { alu:ALU|Add0~3143 alu:ALU|Add0~3144 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.592 ns) + CELL(0.438 ns) 8.880 ns alu:ALU\|Add0~3253 8 COMB LAB_X69_Y26 776 " "Info: 8: + IC(0.592 ns) + CELL(0.438 ns) = 8.880 ns; Loc. = LAB_X69_Y26; Fanout = 776; COMB Node = 'alu:ALU\|Add0~3253'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.030 ns" { alu:ALU|Add0~3144 alu:ALU|Add0~3253 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.302 ns) + CELL(0.275 ns) 10.457 ns dm_4k:MEM_DATA\|dmem~37104 9 COMB LAB_X75_Y27 1 " "Info: 9: + IC(1.302 ns) + CELL(0.275 ns) = 10.457 ns; Loc. = LAB_X75_Y27; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~37104'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.577 ns" { alu:ALU|Add0~3253 dm_4k:MEM_DATA|dmem~37104 } "NODE_NAME" } } { "dm.v" "" { Text "E:/学习文档/电路/机组/P31/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.035 ns) + CELL(0.271 ns) 11.763 ns dm_4k:MEM_DATA\|dmem~37105 10 COMB LAB_X72_Y26 1 " "Info: 10: + IC(1.035 ns) + CELL(0.271 ns) = 11.763 ns; Loc. = LAB_X72_Y26; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~37105'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.306 ns" { dm_4k:MEM_DATA|dmem~37104 dm_4k:MEM_DATA|dmem~37105 } "NODE_NAME" } } { "dm.v" "" { Text "E:/学习文档/电路/机组/P31/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.366 ns) + CELL(0.419 ns) 13.548 ns dm_4k:MEM_DATA\|dmem~37108 11 COMB LAB_X61_Y23 1 " "Info: 11: + IC(1.366 ns) + CELL(0.419 ns) = 13.548 ns; Loc. = LAB_X61_Y23; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~37108'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.785 ns" { dm_4k:MEM_DATA|dmem~37105 dm_4k:MEM_DATA|dmem~37108 } "NODE_NAME" } } { "dm.v" "" { Text "E:/学习文档/电路/机组/P31/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.512 ns) + CELL(0.271 ns) 15.331 ns dm_4k:MEM_DATA\|dmem~37111 12 COMB LAB_X77_Y25 1 " "Info: 12: + IC(1.512 ns) + CELL(0.271 ns) = 15.331 ns; Loc. = LAB_X77_Y25; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~37111'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.783 ns" { dm_4k:MEM_DATA|dmem~37108 dm_4k:MEM_DATA|dmem~37111 } "NODE_NAME" } } { "dm.v" "" { Text "E:/学习文档/电路/机组/P31/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.127 ns) + CELL(0.438 ns) 15.896 ns dm_4k:MEM_DATA\|dmem~37143 13 COMB LAB_X77_Y25 1 " "Info: 13: + IC(0.127 ns) + CELL(0.438 ns) = 15.896 ns; Loc. = LAB_X77_Y25; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~37143'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.565 ns" { dm_4k:MEM_DATA|dmem~37111 dm_4k:MEM_DATA|dmem~37143 } "NODE_NAME" } } { "dm.v" "" { Text "E:/学习文档/电路/机组/P31/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.855 ns) + CELL(0.437 ns) 17.188 ns dm_4k:MEM_DATA\|dmem~37186 14 COMB LAB_X83_Y25 2 " "Info: 14: + IC(0.855 ns) + CELL(0.437 ns) = 17.188 ns; Loc. = LAB_X83_Y25; Fanout = 2; COMB Node = 'dm_4k:MEM_DATA\|dmem~37186'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.292 ns" { dm_4k:MEM_DATA|dmem~37143 dm_4k:MEM_DATA|dmem~37186 } "NODE_NAME" } } { "dm.v" "" { Text "E:/学习文档/电路/机组/P31/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.382 ns) + CELL(0.420 ns) 18.990 ns mux4:MUX_RFWD\|Mux26~90 15 COMB LAB_X65_Y28 5 " "Info: 15: + IC(1.382 ns) + CELL(0.420 ns) = 18.990 ns; Loc. = LAB_X65_Y28; Fanout = 5; COMB Node = 'mux4:MUX_RFWD\|Mux26~90'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.802 ns" { dm_4k:MEM_DATA|dmem~37186 mux4:MUX_RFWD|Mux26~90 } "NODE_NAME" } } { "mux.v" "" { Text "E:/学习文档/电路/机组/P31/mux.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.285 ns) + CELL(0.084 ns) 20.359 ns RF:REG_FILE\|rf~51 16 REG LAB_X68_Y26 2 " "Info: 16: + IC(1.285 ns) + CELL(0.084 ns) = 20.359 ns; Loc. = LAB_X68_Y26; Fanout = 2; REG Node = 'RF:REG_FILE\|rf~51'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { mux4:MUX_RFWD|Mux26~90 RF:REG_FILE|rf~51 } "NODE_NAME" } } { "RF.v" "" { Text "E:/学习文档/电路/机组/P31/RF.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "7.651 ns ( 37.58 % ) " "Info: Total cell delay = 7.651 ns ( 37.58 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "12.708 ns ( 62.42 % ) " "Info: Total interconnect delay = 12.708 ns ( 62.42 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "20.359 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg4 RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[0] RF:REG_FILE|RD1[0]~9312 RF:REG_FILE|RD1[0]~9313 alu:ALU|Add0~3141 alu:ALU|Add0~3143 alu:ALU|Add0~3144 alu:ALU|Add0~3253 dm_4k:MEM_DATA|dmem~37104 dm_4k:MEM_DATA|dmem~37105 dm_4k:MEM_DATA|dmem~37108 dm_4k:MEM_DATA|dmem~37111 dm_4k:MEM_DATA|dmem~37143 dm_4k:MEM_DATA|dmem~37186 mux4:MUX_RFWD|Mux26~90 RF:REG_FILE|rf~51 } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "4 17701 " "Info: 4 (of 17701) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers, and please check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Info: Average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X60_Y13 X71_Y25 " "Info: Peak interconnect usage is 26% of the available device resources in the region that extends from location X60_Y13 to location X71_Y25" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 0}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:09 " "Info: Fitter routing operations ending: elapsed time is 00:00:09" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 0}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 0} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 0}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 0}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 0}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "74 " "Warning: Found 74 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pDMWr 0 " "Info: Pin \"pDMWr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pPCWr 0 " "Info: Pin \"pPCWr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pRFWr 0 " "Info: Pin \"pRFWr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pIRWr 0 " "Info: Pin \"pIRWr\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pEXTSigned 0 " "Info: Pin \"pEXTSigned\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pALU_BSel 0 " "Info: Pin \"pALU_BSel\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Zero 0 " "Info: Pin \"Zero\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG0\[6\] 0 " "Info: Pin \"oSEG0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG0\[5\] 0 " "Info: Pin \"oSEG0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG0\[4\] 0 " "Info: Pin \"oSEG0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG0\[3\] 0 " "Info: Pin \"oSEG0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG0\[2\] 0 " "Info: Pin \"oSEG0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG0\[1\] 0 " "Info: Pin \"oSEG0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG0\[0\] 0 " "Info: Pin \"oSEG0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG1\[6\] 0 " "Info: Pin \"oSEG1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG1\[5\] 0 " "Info: Pin \"oSEG1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG1\[4\] 0 " "Info: Pin \"oSEG1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG1\[3\] 0 " "Info: Pin \"oSEG1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG1\[2\] 0 " "Info: Pin \"oSEG1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG1\[1\] 0 " "Info: Pin \"oSEG1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG1\[0\] 0 " "Info: Pin \"oSEG1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG2\[6\] 0 " "Info: Pin \"oSEG2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG2\[5\] 0 " "Info: Pin \"oSEG2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG2\[4\] 0 " "Info: Pin \"oSEG2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG2\[3\] 0 " "Info: Pin \"oSEG2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG2\[2\] 0 " "Info: Pin \"oSEG2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG2\[1\] 0 " "Info: Pin \"oSEG2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG2\[0\] 0 " "Info: Pin \"oSEG2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG3\[6\] 0 " "Info: Pin \"oSEG3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG3\[5\] 0 " "Info: Pin \"oSEG3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG3\[4\] 0 " "Info: Pin \"oSEG3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG3\[3\] 0 " "Info: Pin \"oSEG3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG3\[2\] 0 " "Info: Pin \"oSEG3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG3\[1\] 0 " "Info: Pin \"oSEG3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG3\[0\] 0 " "Info: Pin \"oSEG3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG4\[6\] 0 " "Info: Pin \"oSEG4\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG4\[5\] 0 " "Info: Pin \"oSEG4\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG4\[4\] 0 " "Info: Pin \"oSEG4\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG4\[3\] 0 " "Info: Pin \"oSEG4\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG4\[2\] 0 " "Info: Pin \"oSEG4\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG4\[1\] 0 " "Info: Pin \"oSEG4\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG4\[0\] 0 " "Info: Pin \"oSEG4\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG5\[6\] 0 " "Info: Pin \"oSEG5\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG5\[5\] 0 " "Info: Pin \"oSEG5\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG5\[4\] 0 " "Info: Pin \"oSEG5\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG5\[3\] 0 " "Info: Pin \"oSEG5\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG5\[2\] 0 " "Info: Pin \"oSEG5\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG5\[1\] 0 " "Info: Pin \"oSEG5\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG5\[0\] 0 " "Info: Pin \"oSEG5\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG6\[6\] 0 " "Info: Pin \"oSEG6\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG6\[5\] 0 " "Info: Pin \"oSEG6\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG6\[4\] 0 " "Info: Pin \"oSEG6\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG6\[3\] 0 " "Info: Pin \"oSEG6\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG6\[2\] 0 " "Info: Pin \"oSEG6\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG6\[1\] 0 " "Info: Pin \"oSEG6\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG6\[0\] 0 " "Info: Pin \"oSEG6\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG7\[6\] 0 " "Info: Pin \"oSEG7\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG7\[5\] 0 " "Info: Pin \"oSEG7\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG7\[4\] 0 " "Info: Pin \"oSEG7\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG7\[3\] 0 " "Info: Pin \"oSEG7\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG7\[2\] 0 " "Info: Pin \"oSEG7\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG7\[1\] 0 " "Info: Pin \"oSEG7\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "oSEG7\[0\] 0 " "Info: Pin \"oSEG7\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pALUOp\[1\] 0 " "Info: Pin \"pALUOp\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pALUOp\[0\] 0 " "Info: Pin \"pALUOp\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pNPCOp\[1\] 0 " "Info: Pin \"pNPCOp\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pNPCOp\[0\] 0 " "Info: Pin \"pNPCOp\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pSEL_A3\[1\] 0 " "Info: Pin \"pSEL_A3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pSEL_A3\[0\] 0 " "Info: Pin \"pSEL_A3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pWDSel\[1\] 0 " "Info: Pin \"pWDSel\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pWDSel\[0\] 0 " "Info: Pin \"pWDSel\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[2\] 0 " "Info: Pin \"state\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[1\] 0 " "Info: Pin \"state\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "state\[0\] 0 " "Info: Pin \"state\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 0}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 0}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 0}
{ "Warning" "WFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN" "1 " "Warning: Following 1 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_OR_OUTPUT_WITH_TRIVIAL_DATAIN_SUB" "pEXTSigned GND " "Info: Pin pEXTSigned has GND driving its datain port" {  } { { "d:/program files/qu/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/program files/qu/quartus/bin/pin_planner.ppl" { pEXTSigned } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "pEXTSigned" } } } } { "MIPS_CPU.BDF" "" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -496 -1024 -848 -480 "pEXTSigned" "" } } } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { pEXTSigned } "NODE_NAME" } }  } 0 0 "Pin %1!s! has %2!s! driving its datain port" 0 0 "" 0 0}  } {  } 0 0 "Following %1!d! pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results" 0 0 "" 0 0}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 0}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/学习文档/电路/机组/P31/MIPS_CPU.fit.smsg " "Info: Generated suppressed messages file E:/学习文档/电路/机组/P31/MIPS_CPU.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_USED" "1.3 4 4 " "Info: Parallel compilation was enabled and used an average of 1.3 processors and a maximum of 4 processors out of 4 processors allowed" { { "Info" "IQCU_PARALLEL_PER_PROCESSOR_TIME" "9 4 s " "Info: 9% of process time was spent using 4 processors" {  } {  } 0 0 "%1!i!%% of process time was spent using %2!i! processor%3!s!" 0 0 "" 0 0} { "Info" "IQCU_PARALLEL_PER_PROCESSOR_TIME" "91 1  " "Info: 91% of process time was spent using 1 processor" {  } {  } 0 0 "%1!i!%% of process time was spent using %2!i! processor%3!s!" 0 0 "" 0 0}  } {  } 0 0 "Parallel compilation was enabled and used an average of %1!s! processors and a maximum of %2!i! processors out of %3!i! processors allowed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 13 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "447 " "Info: Peak virtual memory: 447 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 20 10:54:44 2018 " "Info: Processing ended: Thu Dec 20 10:54:44 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Info: Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Info: Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 20 10:54:46 2018 " "Info: Processing started: Thu Dec 20 10:54:46 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MIPS_CPU -c MIPS_CPU " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off MIPS_CPU -c MIPS_CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 0}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "387 " "Info: Peak virtual memory: 387 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 20 10:54:51 2018 " "Info: Processing ended: Thu Dec 20 10:54:51 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Info: Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Full Version " "Info: Version 8.1 Build 163 10/28/2008 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 20 10:54:52 2018 " "Info: Processing started: Thu Dec 20 10:54:52 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MIPS_CPU -c MIPS_CPU --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MIPS_CPU -c MIPS_CPU --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 0}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "ctrl:inst\|nextstate\[2\] " "Warning: Node \"ctrl:inst\|nextstate\[2\]\" is a latch" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[2\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[2\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[6\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[6\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[8\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[8\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[7\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[7\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[5\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[5\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[3\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[3\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[4\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[4\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ctrl:inst\|nextstate\[1\] " "Warning: Node \"ctrl:inst\|nextstate\[1\]\" is a latch" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "ctrl:inst\|nextstate\[0\] " "Warning: Node \"ctrl:inst\|nextstate\[0\]\" is a latch" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 62 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[9\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[9\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[10\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[10\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[11\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[11\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[12\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[12\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[13\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[13\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[14\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[14\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[15\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[15\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[16\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[16\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[17\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[17\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[18\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[18\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[19\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[19\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[20\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[20\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[21\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[21\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[22\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[22\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[24\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[24\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[25\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[25\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[26\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[26\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[27\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[27\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[28\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[28\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[30\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[30\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[31\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[31\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[23\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[23\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0} { "Warning" "WTDB_COMB_LATCH_NODE" "NPC:PC_UPDATE\|NPC\[29\] " "Warning: Node \"NPC:PC_UPDATE\|NPC\[29\]\" is a latch" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 18 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 0}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "MIPS_CPU.BDF" "" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -208 -1048 -880 -192 "CLK" "" } } } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "7 " "Warning: Found 7 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst\|NPCOp\[0\] " "Info: Detected ripple clock \"ctrl:inst\|NPCOp\[0\]\" as buffer" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst\|NPCOp\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "NPC:PC_UPDATE\|Mux30~25 " "Info: Detected gated clock \"NPC:PC_UPDATE\|Mux30~25\" as buffer" {  } { { "NPC.v" "" { Text "E:/学习文档/电路/机组/P31/NPC.v" 12 -1 0 } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "NPC:PC_UPDATE\|Mux30~25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst\|NPCOp\[1\] " "Info: Detected ripple clock \"ctrl:inst\|NPCOp\[1\]\" as buffer" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst\|NPCOp\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_GATED_CLK" "ctrl:inst\|PCWr~211 " "Info: Detected gated clock \"ctrl:inst\|PCWr~211\" as buffer" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 14 -1 0 } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst\|PCWr~211" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst\|state\[0\] " "Info: Detected ripple clock \"ctrl:inst\|state\[0\]\" as buffer" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 55 -1 0 } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst\|state\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst\|state\[1\] " "Info: Detected ripple clock \"ctrl:inst\|state\[1\]\" as buffer" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 55 -1 0 } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst\|state\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0} { "Info" "ITAN_RIPPLE_CLK" "ctrl:inst\|state\[2\] " "Info: Detected ripple clock \"ctrl:inst\|state\[2\]\" as buffer" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 55 -1 0 } } { "d:/program files/qu/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/program files/qu/quartus/bin/Assignment Editor.qase" 1 { { 0 "ctrl:inst\|state\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 0}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK memory RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|ram_block1a0~portb_address_reg0 register ctrl:inst\|NPCOp\[1\] 34.25 MHz 29.2 ns Internal " "Info: Clock \"CLK\" has Internal fmax of 34.25 MHz between source memory \"RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|ram_block1a0~portb_address_reg0\" and destination register \"ctrl:inst\|NPCOp\[1\]\" (period= 29.2 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "14.020 ns + Longest memory register " "Info: + Longest memory to register delay is 14.020 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X64_Y27 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X64_Y27; Fanout = 32; MEM Node = 'RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_gof1.tdf" "" { Text "E:/学习文档/电路/机组/P31/db/altsyncram_gof1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|q_b\[1\] 2 MEM M4K_X64_Y27 1 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X64_Y27; Fanout = 1; MEM Node = 'RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|q_b\[1\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[1] } "NODE_NAME" } } { "db/altsyncram_gof1.tdf" "" { Text "E:/学习文档/电路/机组/P31/db/altsyncram_gof1.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.271 ns) 4.707 ns RF:REG_FILE\|RD1\[1\]~9310 3 COMB LCCOMB_X82_Y24_N18 1 " "Info: 3: + IC(1.445 ns) + CELL(0.271 ns) = 4.707 ns; Loc. = LCCOMB_X82_Y24_N18; Fanout = 1; COMB Node = 'RF:REG_FILE\|RD1\[1\]~9310'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[1] RF:REG_FILE|RD1[1]~9310 } "NODE_NAME" } } { "RF.v" "" { Text "E:/学习文档/电路/机组/P31/RF.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 5.111 ns RF:REG_FILE\|RD1\[1\]~9311 4 COMB LCCOMB_X82_Y24_N4 4 " "Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 5.111 ns; Loc. = LCCOMB_X82_Y24_N4; Fanout = 4; COMB Node = 'RF:REG_FILE\|RD1\[1\]~9311'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { RF:REG_FILE|RD1[1]~9310 RF:REG_FILE|RD1[1]~9311 } "NODE_NAME" } } { "RF.v" "" { Text "E:/学习文档/电路/机组/P31/RF.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.494 ns) + CELL(0.414 ns) 7.019 ns alu:ALU\|Add0~3143 5 COMB LCCOMB_X65_Y26_N20 2 " "Info: 5: + IC(1.494 ns) + CELL(0.414 ns) = 7.019 ns; Loc. = LCCOMB_X65_Y26_N20; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3143'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { RF:REG_FILE|RD1[1]~9311 alu:ALU|Add0~3143 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.090 ns alu:ALU\|Add0~3145 6 COMB LCCOMB_X65_Y26_N22 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 7.090 ns; Loc. = LCCOMB_X65_Y26_N22; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3145'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3143 alu:ALU|Add0~3145 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.161 ns alu:ALU\|Add0~3147 7 COMB LCCOMB_X65_Y26_N24 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 7.161 ns; Loc. = LCCOMB_X65_Y26_N24; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3147'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3145 alu:ALU|Add0~3147 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.232 ns alu:ALU\|Add0~3149 8 COMB LCCOMB_X65_Y26_N26 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 7.232 ns; Loc. = LCCOMB_X65_Y26_N26; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3149'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3147 alu:ALU|Add0~3149 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.303 ns alu:ALU\|Add0~3151 9 COMB LCCOMB_X65_Y26_N28 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 7.303 ns; Loc. = LCCOMB_X65_Y26_N28; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3151'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3149 alu:ALU|Add0~3151 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 7.449 ns alu:ALU\|Add0~3153 10 COMB LCCOMB_X65_Y26_N30 2 " "Info: 10: + IC(0.000 ns) + CELL(0.146 ns) = 7.449 ns; Loc. = LCCOMB_X65_Y26_N30; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3153'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { alu:ALU|Add0~3151 alu:ALU|Add0~3153 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.520 ns alu:ALU\|Add0~3155 11 COMB LCCOMB_X65_Y25_N0 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 7.520 ns; Loc. = LCCOMB_X65_Y25_N0; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3155'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3153 alu:ALU|Add0~3155 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.591 ns alu:ALU\|Add0~3157 12 COMB LCCOMB_X65_Y25_N2 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 7.591 ns; Loc. = LCCOMB_X65_Y25_N2; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3157'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3155 alu:ALU|Add0~3157 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.662 ns alu:ALU\|Add0~3159 13 COMB LCCOMB_X65_Y25_N4 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 7.662 ns; Loc. = LCCOMB_X65_Y25_N4; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3159'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3157 alu:ALU|Add0~3159 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.733 ns alu:ALU\|Add0~3161 14 COMB LCCOMB_X65_Y25_N6 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 7.733 ns; Loc. = LCCOMB_X65_Y25_N6; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3161'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3159 alu:ALU|Add0~3161 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.804 ns alu:ALU\|Add0~3163 15 COMB LCCOMB_X65_Y25_N8 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 7.804 ns; Loc. = LCCOMB_X65_Y25_N8; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3163'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3161 alu:ALU|Add0~3163 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.875 ns alu:ALU\|Add0~3165 16 COMB LCCOMB_X65_Y25_N10 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 7.875 ns; Loc. = LCCOMB_X65_Y25_N10; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3165'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3163 alu:ALU|Add0~3165 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 7.946 ns alu:ALU\|Add0~3167 17 COMB LCCOMB_X65_Y25_N12 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 7.946 ns; Loc. = LCCOMB_X65_Y25_N12; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3167'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3165 alu:ALU|Add0~3167 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.105 ns alu:ALU\|Add0~3169 18 COMB LCCOMB_X65_Y25_N14 2 " "Info: 18: + IC(0.000 ns) + CELL(0.159 ns) = 8.105 ns; Loc. = LCCOMB_X65_Y25_N14; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3169'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { alu:ALU|Add0~3167 alu:ALU|Add0~3169 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.176 ns alu:ALU\|Add0~3171 19 COMB LCCOMB_X65_Y25_N16 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 8.176 ns; Loc. = LCCOMB_X65_Y25_N16; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3171'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3169 alu:ALU|Add0~3171 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.247 ns alu:ALU\|Add0~3173 20 COMB LCCOMB_X65_Y25_N18 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 8.247 ns; Loc. = LCCOMB_X65_Y25_N18; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3173'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3171 alu:ALU|Add0~3173 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.318 ns alu:ALU\|Add0~3175 21 COMB LCCOMB_X65_Y25_N20 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 8.318 ns; Loc. = LCCOMB_X65_Y25_N20; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3175'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3173 alu:ALU|Add0~3175 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.389 ns alu:ALU\|Add0~3177 22 COMB LCCOMB_X65_Y25_N22 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 8.389 ns; Loc. = LCCOMB_X65_Y25_N22; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3177'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3175 alu:ALU|Add0~3177 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.460 ns alu:ALU\|Add0~3179 23 COMB LCCOMB_X65_Y25_N24 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 8.460 ns; Loc. = LCCOMB_X65_Y25_N24; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3179'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3177 alu:ALU|Add0~3179 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.531 ns alu:ALU\|Add0~3181 24 COMB LCCOMB_X65_Y25_N26 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 8.531 ns; Loc. = LCCOMB_X65_Y25_N26; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3181'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3179 alu:ALU|Add0~3181 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.602 ns alu:ALU\|Add0~3183 25 COMB LCCOMB_X65_Y25_N28 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 8.602 ns; Loc. = LCCOMB_X65_Y25_N28; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3183'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3181 alu:ALU|Add0~3183 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 8.748 ns alu:ALU\|Add0~3185 26 COMB LCCOMB_X65_Y25_N30 2 " "Info: 26: + IC(0.000 ns) + CELL(0.146 ns) = 8.748 ns; Loc. = LCCOMB_X65_Y25_N30; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3185'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { alu:ALU|Add0~3183 alu:ALU|Add0~3185 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.819 ns alu:ALU\|Add0~3187 27 COMB LCCOMB_X65_Y24_N0 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 8.819 ns; Loc. = LCCOMB_X65_Y24_N0; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3187'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3185 alu:ALU|Add0~3187 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.890 ns alu:ALU\|Add0~3189 28 COMB LCCOMB_X65_Y24_N2 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 8.890 ns; Loc. = LCCOMB_X65_Y24_N2; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3189'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3187 alu:ALU|Add0~3189 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.961 ns alu:ALU\|Add0~3191 29 COMB LCCOMB_X65_Y24_N4 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 8.961 ns; Loc. = LCCOMB_X65_Y24_N4; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3191'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3189 alu:ALU|Add0~3191 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.032 ns alu:ALU\|Add0~3193 30 COMB LCCOMB_X65_Y24_N6 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 9.032 ns; Loc. = LCCOMB_X65_Y24_N6; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3193'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3191 alu:ALU|Add0~3193 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.103 ns alu:ALU\|Add0~3195 31 COMB LCCOMB_X65_Y24_N8 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 9.103 ns; Loc. = LCCOMB_X65_Y24_N8; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3195'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3193 alu:ALU|Add0~3195 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.174 ns alu:ALU\|Add0~3197 32 COMB LCCOMB_X65_Y24_N10 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 9.174 ns; Loc. = LCCOMB_X65_Y24_N10; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3197'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3195 alu:ALU|Add0~3197 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.245 ns alu:ALU\|Add0~3199 33 COMB LCCOMB_X65_Y24_N12 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 9.245 ns; Loc. = LCCOMB_X65_Y24_N12; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3199'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { alu:ALU|Add0~3197 alu:ALU|Add0~3199 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 9.404 ns alu:ALU\|Add0~3201 34 COMB LCCOMB_X65_Y24_N14 1 " "Info: 34: + IC(0.000 ns) + CELL(0.159 ns) = 9.404 ns; Loc. = LCCOMB_X65_Y24_N14; Fanout = 1; COMB Node = 'alu:ALU\|Add0~3201'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { alu:ALU|Add0~3199 alu:ALU|Add0~3201 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 9.814 ns alu:ALU\|Add0~3202 35 COMB LCCOMB_X65_Y24_N16 1 " "Info: 35: + IC(0.000 ns) + CELL(0.410 ns) = 9.814 ns; Loc. = LCCOMB_X65_Y24_N16; Fanout = 1; COMB Node = 'alu:ALU\|Add0~3202'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { alu:ALU|Add0~3201 alu:ALU|Add0~3202 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.014 ns) + CELL(0.150 ns) 10.978 ns alu:ALU\|Add0~3205 36 COMB LCCOMB_X61_Y28_N14 3 " "Info: 36: + IC(1.014 ns) + CELL(0.150 ns) = 10.978 ns; Loc. = LCCOMB_X61_Y28_N14; Fanout = 3; COMB Node = 'alu:ALU\|Add0~3205'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { alu:ALU|Add0~3202 alu:ALU|Add0~3205 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.777 ns) + CELL(0.149 ns) 11.904 ns alu:ALU\|WideOr0~934 37 COMB LCCOMB_X62_Y24_N30 1 " "Info: 37: + IC(0.777 ns) + CELL(0.149 ns) = 11.904 ns; Loc. = LCCOMB_X62_Y24_N30; Fanout = 1; COMB Node = 'alu:ALU\|WideOr0~934'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.926 ns" { alu:ALU|Add0~3205 alu:ALU|WideOr0~934 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.257 ns) + CELL(0.149 ns) 12.310 ns alu:ALU\|WideOr0 38 COMB LCCOMB_X62_Y24_N6 4 " "Info: 38: + IC(0.257 ns) + CELL(0.149 ns) = 12.310 ns; Loc. = LCCOMB_X62_Y24_N6; Fanout = 4; COMB Node = 'alu:ALU\|WideOr0'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.406 ns" { alu:ALU|WideOr0~934 alu:ALU|WideOr0 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.267 ns) + CELL(0.150 ns) 12.727 ns ctrl:inst\|PCWr~209 39 COMB LCCOMB_X62_Y24_N22 2 " "Info: 39: + IC(0.267 ns) + CELL(0.150 ns) = 12.727 ns; Loc. = LCCOMB_X62_Y24_N22; Fanout = 2; COMB Node = 'ctrl:inst\|PCWr~209'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.417 ns" { alu:ALU|WideOr0 ctrl:inst|PCWr~209 } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.255 ns) + CELL(0.150 ns) 13.132 ns ctrl:inst\|NPCOp\[1\]~82 40 COMB LCCOMB_X62_Y24_N14 2 " "Info: 40: + IC(0.255 ns) + CELL(0.150 ns) = 13.132 ns; Loc. = LCCOMB_X62_Y24_N14; Fanout = 2; COMB Node = 'ctrl:inst\|NPCOp\[1\]~82'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.405 ns" { ctrl:inst|PCWr~209 ctrl:inst|NPCOp[1]~82 } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.228 ns) + CELL(0.660 ns) 14.020 ns ctrl:inst\|NPCOp\[1\] 41 REG LCFF_X62_Y24_N25 32 " "Info: 41: + IC(0.228 ns) + CELL(0.660 ns) = 14.020 ns; Loc. = LCFF_X62_Y24_N25; Fanout = 32; REG Node = 'ctrl:inst\|NPCOp\[1\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.888 ns" { ctrl:inst|NPCOp[1]~82 ctrl:inst|NPCOp[1] } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "8.029 ns ( 57.27 % ) " "Info: Total cell delay = 8.029 ns ( 57.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.991 ns ( 42.73 % ) " "Info: Total interconnect delay = 5.991 ns ( 42.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "14.020 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[1] RF:REG_FILE|RD1[1]~9310 RF:REG_FILE|RD1[1]~9311 alu:ALU|Add0~3143 alu:ALU|Add0~3145 alu:ALU|Add0~3147 alu:ALU|Add0~3149 alu:ALU|Add0~3151 alu:ALU|Add0~3153 alu:ALU|Add0~3155 alu:ALU|Add0~3157 alu:ALU|Add0~3159 alu:ALU|Add0~3161 alu:ALU|Add0~3163 alu:ALU|Add0~3165 alu:ALU|Add0~3167 alu:ALU|Add0~3169 alu:ALU|Add0~3171 alu:ALU|Add0~3173 alu:ALU|Add0~3175 alu:ALU|Add0~3177 alu:ALU|Add0~3179 alu:ALU|Add0~3181 alu:ALU|Add0~3183 alu:ALU|Add0~3185 alu:ALU|Add0~3187 alu:ALU|Add0~3189 alu:ALU|Add0~3191 alu:ALU|Add0~3193 alu:ALU|Add0~3195 alu:ALU|Add0~3197 alu:ALU|Add0~3199 alu:ALU|Add0~3201 alu:ALU|Add0~3202 alu:ALU|Add0~3205 alu:ALU|WideOr0~934 alu:ALU|WideOr0 ctrl:inst|PCWr~209 ctrl:inst|NPCOp[1]~82 ctrl:inst|NPCOp[1] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "14.020 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 {} RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[1] {} RF:REG_FILE|RD1[1]~9310 {} RF:REG_FILE|RD1[1]~9311 {} alu:ALU|Add0~3143 {} alu:ALU|Add0~3145 {} alu:ALU|Add0~3147 {} alu:ALU|Add0~3149 {} alu:ALU|Add0~3151 {} alu:ALU|Add0~3153 {} alu:ALU|Add0~3155 {} alu:ALU|Add0~3157 {} alu:ALU|Add0~3159 {} alu:ALU|Add0~3161 {} alu:ALU|Add0~3163 {} alu:ALU|Add0~3165 {} alu:ALU|Add0~3167 {} alu:ALU|Add0~3169 {} alu:ALU|Add0~3171 {} alu:ALU|Add0~3173 {} alu:ALU|Add0~3175 {} alu:ALU|Add0~3177 {} alu:ALU|Add0~3179 {} alu:ALU|Add0~3181 {} alu:ALU|Add0~3183 {} alu:ALU|Add0~3185 {} alu:ALU|Add0~3187 {} alu:ALU|Add0~3189 {} alu:ALU|Add0~3191 {} alu:ALU|Add0~3193 {} alu:ALU|Add0~3195 {} alu:ALU|Add0~3197 {} alu:ALU|Add0~3199 {} alu:ALU|Add0~3201 {} alu:ALU|Add0~3202 {} alu:ALU|Add0~3205 {} alu:ALU|WideOr0~934 {} alu:ALU|WideOr0 {} ctrl:inst|PCWr~209 {} ctrl:inst|NPCOp[1]~82 {} ctrl:inst|NPCOp[1] {} } { 0.000ns 0.000ns 1.445ns 0.254ns 1.494ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.014ns 0.777ns 0.257ns 0.267ns 0.255ns 0.228ns } { 0.000ns 2.991ns 0.271ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.149ns 0.149ns 0.150ns 0.150ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.407 ns - Smallest " "Info: - Smallest clock skew is -0.407 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.183 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK\" to destination register is 3.183 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T28 4378 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T28; Fanout = 4378; CLK Node = 'CLK'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MIPS_CPU.BDF" "" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -208 -1048 -880 -192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.804 ns) + CELL(0.537 ns) 3.183 ns ctrl:inst\|NPCOp\[1\] 2 REG LCFF_X62_Y24_N25 32 " "Info: 2: + IC(1.804 ns) + CELL(0.537 ns) = 3.183 ns; Loc. = LCFF_X62_Y24_N25; Fanout = 32; REG Node = 'ctrl:inst\|NPCOp\[1\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.341 ns" { CLK ctrl:inst|NPCOp[1] } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 43.32 % ) " "Info: Total cell delay = 1.379 ns ( 43.32 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.804 ns ( 56.68 % ) " "Info: Total interconnect delay = 1.804 ns ( 56.68 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.183 ns" { CLK ctrl:inst|NPCOp[1] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "3.183 ns" { CLK {} CLK~combout {} ctrl:inst|NPCOp[1] {} } { 0.000ns 0.000ns 1.804ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.590 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 3.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T28 4378 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T28; Fanout = 4378; CLK Node = 'CLK'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MIPS_CPU.BDF" "" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -208 -1048 -880 -192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.059 ns) + CELL(0.689 ns) 3.590 ns RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|ram_block1a0~portb_address_reg0 2 MEM M4K_X64_Y27 32 " "Info: 2: + IC(2.059 ns) + CELL(0.689 ns) = 3.590 ns; Loc. = M4K_X64_Y27; Fanout = 32; MEM Node = 'RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLK RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_gof1.tdf" "" { Text "E:/学习文档/电路/机组/P31/db/altsyncram_gof1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.531 ns ( 42.65 % ) " "Info: Total cell delay = 1.531 ns ( 42.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.059 ns ( 57.35 % ) " "Info: Total interconnect delay = 2.059 ns ( 57.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.590 ns" { CLK RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "3.590 ns" { CLK {} CLK~combout {} RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 2.059ns } { 0.000ns 0.842ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.183 ns" { CLK ctrl:inst|NPCOp[1] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "3.183 ns" { CLK {} CLK~combout {} ctrl:inst|NPCOp[1] {} } { 0.000ns 0.000ns 1.804ns } { 0.000ns 0.842ns 0.537ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.590 ns" { CLK RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "3.590 ns" { CLK {} CLK~combout {} RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 2.059ns } { 0.000ns 0.842ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_gof1.tdf" "" { Text "E:/学习文档/电路/机组/P31/db/altsyncram_gof1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "db/altsyncram_gof1.tdf" "" { Text "E:/学习文档/电路/机组/P31/db/altsyncram_gof1.tdf" 38 2 0 } } { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "14.020 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[1] RF:REG_FILE|RD1[1]~9310 RF:REG_FILE|RD1[1]~9311 alu:ALU|Add0~3143 alu:ALU|Add0~3145 alu:ALU|Add0~3147 alu:ALU|Add0~3149 alu:ALU|Add0~3151 alu:ALU|Add0~3153 alu:ALU|Add0~3155 alu:ALU|Add0~3157 alu:ALU|Add0~3159 alu:ALU|Add0~3161 alu:ALU|Add0~3163 alu:ALU|Add0~3165 alu:ALU|Add0~3167 alu:ALU|Add0~3169 alu:ALU|Add0~3171 alu:ALU|Add0~3173 alu:ALU|Add0~3175 alu:ALU|Add0~3177 alu:ALU|Add0~3179 alu:ALU|Add0~3181 alu:ALU|Add0~3183 alu:ALU|Add0~3185 alu:ALU|Add0~3187 alu:ALU|Add0~3189 alu:ALU|Add0~3191 alu:ALU|Add0~3193 alu:ALU|Add0~3195 alu:ALU|Add0~3197 alu:ALU|Add0~3199 alu:ALU|Add0~3201 alu:ALU|Add0~3202 alu:ALU|Add0~3205 alu:ALU|WideOr0~934 alu:ALU|WideOr0 ctrl:inst|PCWr~209 ctrl:inst|NPCOp[1]~82 ctrl:inst|NPCOp[1] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "14.020 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 {} RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[1] {} RF:REG_FILE|RD1[1]~9310 {} RF:REG_FILE|RD1[1]~9311 {} alu:ALU|Add0~3143 {} alu:ALU|Add0~3145 {} alu:ALU|Add0~3147 {} alu:ALU|Add0~3149 {} alu:ALU|Add0~3151 {} alu:ALU|Add0~3153 {} alu:ALU|Add0~3155 {} alu:ALU|Add0~3157 {} alu:ALU|Add0~3159 {} alu:ALU|Add0~3161 {} alu:ALU|Add0~3163 {} alu:ALU|Add0~3165 {} alu:ALU|Add0~3167 {} alu:ALU|Add0~3169 {} alu:ALU|Add0~3171 {} alu:ALU|Add0~3173 {} alu:ALU|Add0~3175 {} alu:ALU|Add0~3177 {} alu:ALU|Add0~3179 {} alu:ALU|Add0~3181 {} alu:ALU|Add0~3183 {} alu:ALU|Add0~3185 {} alu:ALU|Add0~3187 {} alu:ALU|Add0~3189 {} alu:ALU|Add0~3191 {} alu:ALU|Add0~3193 {} alu:ALU|Add0~3195 {} alu:ALU|Add0~3197 {} alu:ALU|Add0~3199 {} alu:ALU|Add0~3201 {} alu:ALU|Add0~3202 {} alu:ALU|Add0~3205 {} alu:ALU|WideOr0~934 {} alu:ALU|WideOr0 {} ctrl:inst|PCWr~209 {} ctrl:inst|NPCOp[1]~82 {} ctrl:inst|NPCOp[1] {} } { 0.000ns 0.000ns 1.445ns 0.254ns 1.494ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 1.014ns 0.777ns 0.257ns 0.267ns 0.255ns 0.228ns } { 0.000ns 2.991ns 0.271ns 0.150ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.410ns 0.150ns 0.149ns 0.149ns 0.150ns 0.150ns 0.660ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.183 ns" { CLK ctrl:inst|NPCOp[1] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "3.183 ns" { CLK {} CLK~combout {} ctrl:inst|NPCOp[1] {} } { 0.000ns 0.000ns 1.804ns } { 0.000ns 0.842ns 0.537ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.590 ns" { CLK RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "3.590 ns" { CLK {} CLK~combout {} RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 2.059ns } { 0.000ns 0.842ns 0.689ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 0}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "CLK 201 " "Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock \"CLK\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 0}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "ctrl:inst\|state\[2\] ctrl:inst\|nextstate\[1\] CLK 3.542 ns " "Info: Found hold time violation between source  pin or register \"ctrl:inst\|state\[2\]\" and destination pin or register \"ctrl:inst\|nextstate\[1\]\" for clock \"CLK\" (Hold time is 3.542 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "4.956 ns + Largest " "Info: + Largest clock skew is 4.956 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 7.994 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 7.994 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T28 4378 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T28; Fanout = 4378; CLK Node = 'CLK'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MIPS_CPU.BDF" "" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -208 -1048 -880 -192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.659 ns) + CELL(0.787 ns) 3.288 ns ctrl:inst\|state\[1\] 2 REG LCFF_X66_Y24_N17 12 " "Info: 2: + IC(1.659 ns) + CELL(0.787 ns) = 3.288 ns; Loc. = LCFF_X66_Y24_N17; Fanout = 12; REG Node = 'ctrl:inst\|state\[1\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.446 ns" { CLK ctrl:inst|state[1] } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.818 ns) + CELL(0.271 ns) 4.377 ns ctrl:inst\|PCWr~211 3 COMB LCCOMB_X62_Y24_N26 2 " "Info: 3: + IC(0.818 ns) + CELL(0.271 ns) = 4.377 ns; Loc. = LCCOMB_X62_Y24_N26; Fanout = 2; COMB Node = 'ctrl:inst\|PCWr~211'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.089 ns" { ctrl:inst|state[1] ctrl:inst|PCWr~211 } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.869 ns) + CELL(0.000 ns) 6.246 ns ctrl:inst\|PCWr~211clkctrl 4 COMB CLKCTRL_G4 3 " "Info: 4: + IC(1.869 ns) + CELL(0.000 ns) = 6.246 ns; Loc. = CLKCTRL_G4; Fanout = 3; COMB Node = 'ctrl:inst\|PCWr~211clkctrl'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.869 ns" { ctrl:inst|PCWr~211 ctrl:inst|PCWr~211clkctrl } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.598 ns) + CELL(0.150 ns) 7.994 ns ctrl:inst\|nextstate\[1\] 5 REG LCCOMB_X66_Y24_N4 1 " "Info: 5: + IC(1.598 ns) + CELL(0.150 ns) = 7.994 ns; Loc. = LCCOMB_X66_Y24_N4; Fanout = 1; REG Node = 'ctrl:inst\|nextstate\[1\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.748 ns" { ctrl:inst|PCWr~211clkctrl ctrl:inst|nextstate[1] } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.050 ns ( 25.64 % ) " "Info: Total cell delay = 2.050 ns ( 25.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.944 ns ( 74.36 % ) " "Info: Total interconnect delay = 5.944 ns ( 74.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "7.994 ns" { CLK ctrl:inst|state[1] ctrl:inst|PCWr~211 ctrl:inst|PCWr~211clkctrl ctrl:inst|nextstate[1] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "7.994 ns" { CLK {} CLK~combout {} ctrl:inst|state[1] {} ctrl:inst|PCWr~211 {} ctrl:inst|PCWr~211clkctrl {} ctrl:inst|nextstate[1] {} } { 0.000ns 0.000ns 1.659ns 0.818ns 1.869ns 1.598ns } { 0.000ns 0.842ns 0.787ns 0.271ns 0.000ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.038 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to source register is 3.038 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T28 4378 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T28; Fanout = 4378; CLK Node = 'CLK'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MIPS_CPU.BDF" "" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -208 -1048 -880 -192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.659 ns) + CELL(0.537 ns) 3.038 ns ctrl:inst\|state\[2\] 2 REG LCFF_X66_Y24_N7 15 " "Info: 2: + IC(1.659 ns) + CELL(0.537 ns) = 3.038 ns; Loc. = LCFF_X66_Y24_N7; Fanout = 15; REG Node = 'ctrl:inst\|state\[2\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.196 ns" { CLK ctrl:inst|state[2] } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.379 ns ( 45.39 % ) " "Info: Total cell delay = 1.379 ns ( 45.39 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.659 ns ( 54.61 % ) " "Info: Total interconnect delay = 1.659 ns ( 54.61 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { CLK ctrl:inst|state[2] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { CLK {} CLK~combout {} ctrl:inst|state[2] {} } { 0.000ns 0.000ns 1.659ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "7.994 ns" { CLK ctrl:inst|state[1] ctrl:inst|PCWr~211 ctrl:inst|PCWr~211clkctrl ctrl:inst|nextstate[1] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "7.994 ns" { CLK {} CLK~combout {} ctrl:inst|state[1] {} ctrl:inst|PCWr~211 {} ctrl:inst|PCWr~211clkctrl {} ctrl:inst|nextstate[1] {} } { 0.000ns 0.000ns 1.659ns 0.818ns 1.869ns 1.598ns } { 0.000ns 0.842ns 0.787ns 0.271ns 0.000ns 0.150ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { CLK ctrl:inst|state[2] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { CLK {} CLK~combout {} ctrl:inst|state[2] {} } { 0.000ns 0.000ns 1.659ns } { 0.000ns 0.842ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 55 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.164 ns - Shortest register register " "Info: - Shortest register to register delay is 1.164 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns ctrl:inst\|state\[2\] 1 REG LCFF_X66_Y24_N7 15 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X66_Y24_N7; Fanout = 15; REG Node = 'ctrl:inst\|state\[2\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl:inst|state[2] } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 55 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.325 ns) + CELL(0.150 ns) 0.475 ns ctrl:inst\|Mux13~38 2 COMB LCCOMB_X66_Y24_N26 4 " "Info: 2: + IC(0.325 ns) + CELL(0.150 ns) = 0.475 ns; Loc. = LCCOMB_X66_Y24_N26; Fanout = 4; COMB Node = 'ctrl:inst\|Mux13~38'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.475 ns" { ctrl:inst|state[2] ctrl:inst|Mux13~38 } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 99 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.420 ns) 1.164 ns ctrl:inst\|nextstate\[1\] 3 REG LCCOMB_X66_Y24_N4 1 " "Info: 3: + IC(0.269 ns) + CELL(0.420 ns) = 1.164 ns; Loc. = LCCOMB_X66_Y24_N4; Fanout = 1; REG Node = 'ctrl:inst\|nextstate\[1\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.689 ns" { ctrl:inst|Mux13~38 ctrl:inst|nextstate[1] } "NODE_NAME" } } { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 62 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.570 ns ( 48.97 % ) " "Info: Total cell delay = 0.570 ns ( 48.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.594 ns ( 51.03 % ) " "Info: Total interconnect delay = 0.594 ns ( 51.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { ctrl:inst|state[2] ctrl:inst|Mux13~38 ctrl:inst|nextstate[1] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "1.164 ns" { ctrl:inst|state[2] {} ctrl:inst|Mux13~38 {} ctrl:inst|nextstate[1] {} } { 0.000ns 0.325ns 0.269ns } { 0.000ns 0.150ns 0.420ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "ctrl.v" "" { Text "E:/学习文档/电路/机组/P31/ctrl.v" 62 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "7.994 ns" { CLK ctrl:inst|state[1] ctrl:inst|PCWr~211 ctrl:inst|PCWr~211clkctrl ctrl:inst|nextstate[1] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "7.994 ns" { CLK {} CLK~combout {} ctrl:inst|state[1] {} ctrl:inst|PCWr~211 {} ctrl:inst|PCWr~211clkctrl {} ctrl:inst|nextstate[1] {} } { 0.000ns 0.000ns 1.659ns 0.818ns 1.869ns 1.598ns } { 0.000ns 0.842ns 0.787ns 0.271ns 0.000ns 0.150ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.038 ns" { CLK ctrl:inst|state[2] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "3.038 ns" { CLK {} CLK~combout {} ctrl:inst|state[2] {} } { 0.000ns 0.000ns 1.659ns } { 0.000ns 0.842ns 0.537ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.164 ns" { ctrl:inst|state[2] ctrl:inst|Mux13~38 ctrl:inst|nextstate[1] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "1.164 ns" { ctrl:inst|state[2] {} ctrl:inst|Mux13~38 {} ctrl:inst|nextstate[1] {} } { 0.000ns 0.325ns 0.269ns } { 0.000ns 0.150ns 0.420ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK oSEG3\[3\] RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|ram_block1a0~portb_address_reg0 36.368 ns memory " "Info: tco from clock \"CLK\" to destination pin \"oSEG3\[3\]\" through memory \"RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|ram_block1a0~portb_address_reg0\" is 36.368 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.590 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to source memory is 3.590 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns CLK 1 CLK PIN_T28 4378 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_T28; Fanout = 4378; CLK Node = 'CLK'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "MIPS_CPU.BDF" "" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -208 -1048 -880 -192 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(2.059 ns) + CELL(0.689 ns) 3.590 ns RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|ram_block1a0~portb_address_reg0 2 MEM M4K_X64_Y27 32 " "Info: 2: + IC(2.059 ns) + CELL(0.689 ns) = 3.590 ns; Loc. = M4K_X64_Y27; Fanout = 32; MEM Node = 'RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.748 ns" { CLK RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_gof1.tdf" "" { Text "E:/学习文档/电路/机组/P31/db/altsyncram_gof1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.531 ns ( 42.65 % ) " "Info: Total cell delay = 1.531 ns ( 42.65 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "2.059 ns ( 57.35 % ) " "Info: Total interconnect delay = 2.059 ns ( 57.35 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.590 ns" { CLK RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "3.590 ns" { CLK {} CLK~combout {} RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 2.059ns } { 0.000ns 0.842ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_gof1.tdf" "" { Text "E:/学习文档/电路/机组/P31/db/altsyncram_gof1.tdf" 38 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "32.569 ns + Longest memory pin " "Info: + Longest memory to pin delay is 32.569 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|ram_block1a0~portb_address_reg0 1 MEM M4K_X64_Y27 32 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X64_Y27; Fanout = 32; MEM Node = 'RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|ram_block1a0~portb_address_reg0'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "db/altsyncram_gof1.tdf" "" { Text "E:/学习文档/电路/机组/P31/db/altsyncram_gof1.tdf" 38 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|q_b\[1\] 2 MEM M4K_X64_Y27 1 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X64_Y27; Fanout = 1; MEM Node = 'RF:REG_FILE\|altsyncram:rf_rtl_0\|altsyncram_gof1:auto_generated\|q_b\[1\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.991 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[1] } "NODE_NAME" } } { "db/altsyncram_gof1.tdf" "" { Text "E:/学习文档/电路/机组/P31/db/altsyncram_gof1.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.445 ns) + CELL(0.271 ns) 4.707 ns RF:REG_FILE\|RD1\[1\]~9310 3 COMB LCCOMB_X82_Y24_N18 1 " "Info: 3: + IC(1.445 ns) + CELL(0.271 ns) = 4.707 ns; Loc. = LCCOMB_X82_Y24_N18; Fanout = 1; COMB Node = 'RF:REG_FILE\|RD1\[1\]~9310'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.716 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[1] RF:REG_FILE|RD1[1]~9310 } "NODE_NAME" } } { "RF.v" "" { Text "E:/学习文档/电路/机组/P31/RF.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.150 ns) 5.111 ns RF:REG_FILE\|RD1\[1\]~9311 4 COMB LCCOMB_X82_Y24_N4 4 " "Info: 4: + IC(0.254 ns) + CELL(0.150 ns) = 5.111 ns; Loc. = LCCOMB_X82_Y24_N4; Fanout = 4; COMB Node = 'RF:REG_FILE\|RD1\[1\]~9311'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.404 ns" { RF:REG_FILE|RD1[1]~9310 RF:REG_FILE|RD1[1]~9311 } "NODE_NAME" } } { "RF.v" "" { Text "E:/学习文档/电路/机组/P31/RF.v" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.494 ns) + CELL(0.414 ns) 7.019 ns alu:ALU\|Add0~3143 5 COMB LCCOMB_X65_Y26_N20 2 " "Info: 5: + IC(1.494 ns) + CELL(0.414 ns) = 7.019 ns; Loc. = LCCOMB_X65_Y26_N20; Fanout = 2; COMB Node = 'alu:ALU\|Add0~3143'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.908 ns" { RF:REG_FILE|RD1[1]~9311 alu:ALU|Add0~3143 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 7.429 ns alu:ALU\|Add0~3144 6 COMB LCCOMB_X65_Y26_N22 1 " "Info: 6: + IC(0.000 ns) + CELL(0.410 ns) = 7.429 ns; Loc. = LCCOMB_X65_Y26_N22; Fanout = 1; COMB Node = 'alu:ALU\|Add0~3144'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { alu:ALU|Add0~3143 alu:ALU|Add0~3144 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.667 ns) + CELL(0.150 ns) 8.246 ns alu:ALU\|Add0~3253 7 COMB LCCOMB_X69_Y26_N24 776 " "Info: 7: + IC(0.667 ns) + CELL(0.150 ns) = 8.246 ns; Loc. = LCCOMB_X69_Y26_N24; Fanout = 776; COMB Node = 'alu:ALU\|Add0~3253'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.817 ns" { alu:ALU|Add0~3144 alu:ALU|Add0~3253 } "NODE_NAME" } } { "alu.v" "" { Text "E:/学习文档/电路/机组/P31/alu.v" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.947 ns) + CELL(0.150 ns) 10.343 ns dm_4k:MEM_DATA\|dmem~37905 8 COMB LCCOMB_X90_Y28_N6 1 " "Info: 8: + IC(1.947 ns) + CELL(0.150 ns) = 10.343 ns; Loc. = LCCOMB_X90_Y28_N6; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~37905'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "2.097 ns" { alu:ALU|Add0~3253 dm_4k:MEM_DATA|dmem~37905 } "NODE_NAME" } } { "dm.v" "" { Text "E:/学习文档/电路/机组/P31/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.791 ns) + CELL(0.150 ns) 12.284 ns dm_4k:MEM_DATA\|dmem~37906 9 COMB LCCOMB_X63_Y30_N24 1 " "Info: 9: + IC(1.791 ns) + CELL(0.150 ns) = 12.284 ns; Loc. = LCCOMB_X63_Y30_N24; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~37906'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.941 ns" { dm_4k:MEM_DATA|dmem~37905 dm_4k:MEM_DATA|dmem~37906 } "NODE_NAME" } } { "dm.v" "" { Text "E:/学习文档/电路/机组/P31/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.484 ns) + CELL(0.271 ns) 14.039 ns dm_4k:MEM_DATA\|dmem~37907 10 COMB LCCOMB_X87_Y29_N2 1 " "Info: 10: + IC(1.484 ns) + CELL(0.271 ns) = 14.039 ns; Loc. = LCCOMB_X87_Y29_N2; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~37907'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.755 ns" { dm_4k:MEM_DATA|dmem~37906 dm_4k:MEM_DATA|dmem~37907 } "NODE_NAME" } } { "dm.v" "" { Text "E:/学习文档/电路/机组/P31/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.271 ns) 15.556 ns dm_4k:MEM_DATA\|dmem~37908 11 COMB LCCOMB_X78_Y27_N4 1 " "Info: 11: + IC(1.246 ns) + CELL(0.271 ns) = 15.556 ns; Loc. = LCCOMB_X78_Y27_N4; Fanout = 1; COMB Node = 'dm_4k:MEM_DATA\|dmem~37908'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.517 ns" { dm_4k:MEM_DATA|dmem~37907 dm_4k:MEM_DATA|dmem~37908 } "NODE_NAME" } } { "dm.v" "" { Text "E:/学习文档/电路/机组/P31/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.254 ns) + CELL(0.271 ns) 16.081 ns dm_4k:MEM_DATA\|dmem~37951 12 COMB LCCOMB_X78_Y27_N20 2 " "Info: 12: + IC(0.254 ns) + CELL(0.271 ns) = 16.081 ns; Loc. = LCCOMB_X78_Y27_N20; Fanout = 2; COMB Node = 'dm_4k:MEM_DATA\|dmem~37951'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.525 ns" { dm_4k:MEM_DATA|dmem~37908 dm_4k:MEM_DATA|dmem~37951 } "NODE_NAME" } } { "dm.v" "" { Text "E:/学习文档/电路/机组/P31/dm.v" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(0.150 ns) 17.653 ns mux4:MUX_RFWD\|Mux17~90 13 COMB LCCOMB_X65_Y28_N10 5 " "Info: 13: + IC(1.422 ns) + CELL(0.150 ns) = 17.653 ns; Loc. = LCCOMB_X65_Y28_N10; Fanout = 5; COMB Node = 'mux4:MUX_RFWD\|Mux17~90'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.572 ns" { dm_4k:MEM_DATA|dmem~37951 mux4:MUX_RFWD|Mux17~90 } "NODE_NAME" } } { "mux.v" "" { Text "E:/学习文档/电路/机组/P31/mux.v" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(3.759 ns) + CELL(0.275 ns) 21.687 ns mux8:MUX_DISPDATA\|Mux17~40 14 COMB LCCOMB_X66_Y25_N0 1 " "Info: 14: + IC(3.759 ns) + CELL(0.275 ns) = 21.687 ns; Loc. = LCCOMB_X66_Y25_N0; Fanout = 1; COMB Node = 'mux8:MUX_DISPDATA\|Mux17~40'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "4.034 ns" { mux4:MUX_RFWD|Mux17~90 mux8:MUX_DISPDATA|Mux17~40 } "NODE_NAME" } } { "mux.v" "" { Text "E:/学习文档/电路/机组/P31/mux.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.438 ns) 22.580 ns mux8:MUX_DISPDATA\|Mux17~41 15 COMB LCCOMB_X66_Y25_N2 7 " "Info: 15: + IC(0.455 ns) + CELL(0.438 ns) = 22.580 ns; Loc. = LCCOMB_X66_Y25_N2; Fanout = 7; COMB Node = 'mux8:MUX_DISPDATA\|Mux17~41'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { mux8:MUX_DISPDATA|Mux17~40 mux8:MUX_DISPDATA|Mux17~41 } "NODE_NAME" } } { "mux.v" "" { Text "E:/学习文档/电路/机组/P31/mux.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.127 ns) + CELL(0.438 ns) 24.145 ns SEG7_LUT_8:DECODE_SEG7\|SEG7_LUT:u3\|WideOr3~19 16 COMB LCCOMB_X67_Y30_N26 1 " "Info: 16: + IC(1.127 ns) + CELL(0.438 ns) = 24.145 ns; Loc. = LCCOMB_X67_Y30_N26; Fanout = 1; COMB Node = 'SEG7_LUT_8:DECODE_SEG7\|SEG7_LUT:u3\|WideOr3~19'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.565 ns" { mux8:MUX_DISPDATA|Mux17~41 SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u3|WideOr3~19 } "NODE_NAME" } } { "SEG7_LUT.v" "" { Text "E:/学习文档/电路/机组/P31/SEG7_LUT.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.822 ns) + CELL(2.602 ns) 32.569 ns oSEG3\[3\] 17 PIN PIN_N7 0 " "Info: 17: + IC(5.822 ns) + CELL(2.602 ns) = 32.569 ns; Loc. = PIN_N7; Fanout = 0; PIN Node = 'oSEG3\[3\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "8.424 ns" { SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u3|WideOr3~19 oSEG3[3] } "NODE_NAME" } } { "MIPS_CPU.BDF" "" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -584 512 688 -568 "oSEG3\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "9.402 ns ( 28.87 % ) " "Info: Total cell delay = 9.402 ns ( 28.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "23.167 ns ( 71.13 % ) " "Info: Total interconnect delay = 23.167 ns ( 71.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "32.569 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[1] RF:REG_FILE|RD1[1]~9310 RF:REG_FILE|RD1[1]~9311 alu:ALU|Add0~3143 alu:ALU|Add0~3144 alu:ALU|Add0~3253 dm_4k:MEM_DATA|dmem~37905 dm_4k:MEM_DATA|dmem~37906 dm_4k:MEM_DATA|dmem~37907 dm_4k:MEM_DATA|dmem~37908 dm_4k:MEM_DATA|dmem~37951 mux4:MUX_RFWD|Mux17~90 mux8:MUX_DISPDATA|Mux17~40 mux8:MUX_DISPDATA|Mux17~41 SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u3|WideOr3~19 oSEG3[3] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "32.569 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 {} RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[1] {} RF:REG_FILE|RD1[1]~9310 {} RF:REG_FILE|RD1[1]~9311 {} alu:ALU|Add0~3143 {} alu:ALU|Add0~3144 {} alu:ALU|Add0~3253 {} dm_4k:MEM_DATA|dmem~37905 {} dm_4k:MEM_DATA|dmem~37906 {} dm_4k:MEM_DATA|dmem~37907 {} dm_4k:MEM_DATA|dmem~37908 {} dm_4k:MEM_DATA|dmem~37951 {} mux4:MUX_RFWD|Mux17~90 {} mux8:MUX_DISPDATA|Mux17~40 {} mux8:MUX_DISPDATA|Mux17~41 {} SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u3|WideOr3~19 {} oSEG3[3] {} } { 0.000ns 0.000ns 1.445ns 0.254ns 1.494ns 0.000ns 0.667ns 1.947ns 1.791ns 1.484ns 1.246ns 0.254ns 1.422ns 3.759ns 0.455ns 1.127ns 5.822ns } { 0.000ns 2.991ns 0.271ns 0.150ns 0.414ns 0.410ns 0.150ns 0.150ns 0.150ns 0.271ns 0.271ns 0.271ns 0.150ns 0.275ns 0.438ns 0.438ns 2.602ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "3.590 ns" { CLK RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "3.590 ns" { CLK {} CLK~combout {} RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 {} } { 0.000ns 0.000ns 2.059ns } { 0.000ns 0.842ns 0.689ns } "" } } { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "32.569 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[1] RF:REG_FILE|RD1[1]~9310 RF:REG_FILE|RD1[1]~9311 alu:ALU|Add0~3143 alu:ALU|Add0~3144 alu:ALU|Add0~3253 dm_4k:MEM_DATA|dmem~37905 dm_4k:MEM_DATA|dmem~37906 dm_4k:MEM_DATA|dmem~37907 dm_4k:MEM_DATA|dmem~37908 dm_4k:MEM_DATA|dmem~37951 mux4:MUX_RFWD|Mux17~90 mux8:MUX_DISPDATA|Mux17~40 mux8:MUX_DISPDATA|Mux17~41 SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u3|WideOr3~19 oSEG3[3] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "32.569 ns" { RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|ram_block1a0~portb_address_reg0 {} RF:REG_FILE|altsyncram:rf_rtl_0|altsyncram_gof1:auto_generated|q_b[1] {} RF:REG_FILE|RD1[1]~9310 {} RF:REG_FILE|RD1[1]~9311 {} alu:ALU|Add0~3143 {} alu:ALU|Add0~3144 {} alu:ALU|Add0~3253 {} dm_4k:MEM_DATA|dmem~37905 {} dm_4k:MEM_DATA|dmem~37906 {} dm_4k:MEM_DATA|dmem~37907 {} dm_4k:MEM_DATA|dmem~37908 {} dm_4k:MEM_DATA|dmem~37951 {} mux4:MUX_RFWD|Mux17~90 {} mux8:MUX_DISPDATA|Mux17~40 {} mux8:MUX_DISPDATA|Mux17~41 {} SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u3|WideOr3~19 {} oSEG3[3] {} } { 0.000ns 0.000ns 1.445ns 0.254ns 1.494ns 0.000ns 0.667ns 1.947ns 1.791ns 1.484ns 1.246ns 0.254ns 1.422ns 3.759ns 0.455ns 1.127ns 5.822ns } { 0.000ns 2.991ns 0.271ns 0.150ns 0.414ns 0.410ns 0.150ns 0.150ns 0.150ns 0.271ns 0.271ns 0.271ns 0.150ns 0.275ns 0.438ns 0.438ns 2.602ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TPD_RESULT" "LUT_SEL\[2\] oSEG0\[0\] 21.337 ns Longest " "Info: Longest tpd from source pin \"LUT_SEL\[2\]\" to destination pin \"oSEG0\[0\]\" is 21.337 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.832 ns) 0.832 ns LUT_SEL\[2\] 1 PIN PIN_AB25 93 " "Info: 1: + IC(0.000 ns) + CELL(0.832 ns) = 0.832 ns; Loc. = PIN_AB25; Fanout = 93; PIN Node = 'LUT_SEL\[2\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "" { LUT_SEL[2] } "NODE_NAME" } } { "MIPS_CPU.BDF" "" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -504 -392 -224 -488 "LUT_SEL\[2..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(7.445 ns) + CELL(0.413 ns) 8.690 ns mux8:MUX_DISPDATA\|Mux29~37 2 COMB LCCOMB_X69_Y26_N26 1 " "Info: 2: + IC(7.445 ns) + CELL(0.413 ns) = 8.690 ns; Loc. = LCCOMB_X69_Y26_N26; Fanout = 1; COMB Node = 'mux8:MUX_DISPDATA\|Mux29~37'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "7.858 ns" { LUT_SEL[2] mux8:MUX_DISPDATA|Mux29~37 } "NODE_NAME" } } { "mux.v" "" { Text "E:/学习文档/电路/机组/P31/mux.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.174 ns) + CELL(0.150 ns) 10.014 ns mux8:MUX_DISPDATA\|Mux29~38 3 COMB LCCOMB_X61_Y26_N10 1 " "Info: 3: + IC(1.174 ns) + CELL(0.150 ns) = 10.014 ns; Loc. = LCCOMB_X61_Y26_N10; Fanout = 1; COMB Node = 'mux8:MUX_DISPDATA\|Mux29~38'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.324 ns" { mux8:MUX_DISPDATA|Mux29~37 mux8:MUX_DISPDATA|Mux29~38 } "NODE_NAME" } } { "mux.v" "" { Text "E:/学习文档/电路/机组/P31/mux.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.923 ns) + CELL(0.150 ns) 11.087 ns mux8:MUX_DISPDATA\|Mux29~41 4 COMB LCCOMB_X69_Y26_N12 7 " "Info: 4: + IC(0.923 ns) + CELL(0.150 ns) = 11.087 ns; Loc. = LCCOMB_X69_Y26_N12; Fanout = 7; COMB Node = 'mux8:MUX_DISPDATA\|Mux29~41'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "1.073 ns" { mux8:MUX_DISPDATA|Mux29~38 mux8:MUX_DISPDATA|Mux29~41 } "NODE_NAME" } } { "mux.v" "" { Text "E:/学习文档/电路/机组/P31/mux.v" 53 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.229 ns) + CELL(0.275 ns) 16.591 ns SEG7_LUT_8:DECODE_SEG7\|SEG7_LUT:u0\|WideOr6~15 5 COMB LCCOMB_X24_Y3_N28 1 " "Info: 5: + IC(5.229 ns) + CELL(0.275 ns) = 16.591 ns; Loc. = LCCOMB_X24_Y3_N28; Fanout = 1; COMB Node = 'SEG7_LUT_8:DECODE_SEG7\|SEG7_LUT:u0\|WideOr6~15'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "5.504 ns" { mux8:MUX_DISPDATA|Mux29~41 SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u0|WideOr6~15 } "NODE_NAME" } } { "SEG7_LUT.v" "" { Text "E:/学习文档/电路/机组/P31/SEG7_LUT.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.978 ns) + CELL(2.768 ns) 21.337 ns oSEG0\[0\] 6 PIN PIN_AE8 0 " "Info: 6: + IC(1.978 ns) + CELL(2.768 ns) = 21.337 ns; Loc. = PIN_AE8; Fanout = 0; PIN Node = 'oSEG0\[0\]'" {  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "4.746 ns" { SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u0|WideOr6~15 oSEG0[0] } "NODE_NAME" } } { "MIPS_CPU.BDF" "" { Schematic "E:/学习文档/电路/机组/P31/MIPS_CPU.BDF" { { -632 512 688 -616 "oSEG0\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.588 ns ( 21.50 % ) " "Info: Total cell delay = 4.588 ns ( 21.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "16.749 ns ( 78.50 % ) " "Info: Total interconnect delay = 16.749 ns ( 78.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/program files/qu/quartus/bin/TimingClosureFloorplan.fld" "" "21.337 ns" { LUT_SEL[2] mux8:MUX_DISPDATA|Mux29~37 mux8:MUX_DISPDATA|Mux29~38 mux8:MUX_DISPDATA|Mux29~41 SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u0|WideOr6~15 oSEG0[0] } "NODE_NAME" } } { "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/program files/qu/quartus/bin/Technology_Viewer.qrui" "21.337 ns" { LUT_SEL[2] {} LUT_SEL[2]~combout {} mux8:MUX_DISPDATA|Mux29~37 {} mux8:MUX_DISPDATA|Mux29~38 {} mux8:MUX_DISPDATA|Mux29~41 {} SEG7_LUT_8:DECODE_SEG7|SEG7_LUT:u0|WideOr6~15 {} oSEG0[0] {} } { 0.000ns 0.000ns 7.445ns 1.174ns 0.923ns 5.229ns 1.978ns } { 0.000ns 0.832ns 0.413ns 0.150ns 0.150ns 0.275ns 2.768ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 0}
{ "Info" "IQCU_PARALLEL_UNUSED" "" "Info: Parallel compilation was enabled but no parallel operations were performed" {  } {  } 0 0 "Parallel compilation was enabled but no parallel operations were performed" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 37 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 37 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "263 " "Info: Peak virtual memory: 263 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 20 10:54:55 2018 " "Info: Processing ended: Thu Dec 20 10:54:55 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 168 s " "Info: Quartus II Full Compilation was successful. 0 errors, 168 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
