Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Oct 17 17:31:55 2023
| Host         : LAPTOP-FQ5SKUKF running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab4_1_control_sets_placed.rpt
| Design       : lab4_1
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     8 |
|    Minimum number of control sets                        |     8 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     8 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              38 |           12 |
| No           | No                    | Yes                    |              38 |           21 |
| No           | Yes                   | No                     |               7 |            2 |
| Yes          | No                    | No                     |               4 |            3 |
| Yes          | No                    | Yes                    |              21 |            7 |
| Yes          | Yes                   | No                     |               8 |            2 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------+------------------+------------------------+------------------+----------------+
|       Clock Signal      |   Enable Signal  |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+-------------------------+------------------+------------------------+------------------+----------------+
|  clk_d/CLK              |                  |                        |                1 |              2 |
|  clk_d/CLK              | value[3]_i_1_n_0 |                        |                3 |              4 |
|  DISPLAY_reg[6]_i_2_n_0 |                  | DISPLAY_reg[6]_i_3_n_0 |                2 |              7 |
|  clk_IBUF_BUFG          | b1/pb_out_reg_1  | b1/state_reg[1]        |                2 |              8 |
|  clk_IBUF_BUFG          | led0             | rst_IBUF               |                4 |             10 |
|  clk_IBUF_BUFG          | b2/E[0]          | rst_IBUF               |                3 |             11 |
|  clk_IBUF_BUFG          |                  |                        |               11 |             36 |
|  clk_IBUF_BUFG          |                  | rst_IBUF               |               21 |             38 |
+-------------------------+------------------+------------------------+------------------+----------------+


