

================================================================
== Vitis HLS Report for 'vec_add'
================================================================
* Date:           Tue Apr 15 09:07:45 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.342 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       15|       15|  49.995 ns|  49.995 ns|    8|    8|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|       14|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     2|      318|      198|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      232|    -|
|Register             |        -|     -|      106|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     2|      424|      444|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_7_full_dsp_1_U53  |fadd_32ns_32ns_32_7_full_dsp_1  |        0|   2|  318|  198|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   2|  318|  198|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |ap_ext_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_int_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_str_blocking_n                 |       and|   0|  0|   2|           2|           2|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_subdone       |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  14|          10|          11|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------+----+-----------+-----+-----------+
    |                Name               | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                          |  49|          9|    1|          9|
    |ap_enable_reg_pp0_iter0            |   9|          2|    1|          2|
    |grp_fu_41_p0                       |  49|          9|   32|        288|
    |grp_fu_41_p1                       |  49|          9|   32|        288|
    |krnl_bp_u_copy_2_stream_blk_n      |   9|          2|    1|          2|
    |krnl_bp_x_hat_copy_1_stream_blk_n  |   9|          2|    1|          2|
    |krnl_bp_x_hat_u_stream_blk_n       |   9|          2|    1|          2|
    |krnl_bp_x_hat_u_stream_din         |  49|          9|   32|        288|
    +-----------------------------------+----+-----------+-----+-----------+
    |Total                              | 232|         44|  101|        881|
    +-----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |reg_45                       |  32|   0|   32|          0|
    |reg_49                       |  32|   0|   32|          0|
    |reg_53                       |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 106|   0|  106|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+-----------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |        Source Object        |    C Type    |
+-------------------------------------+-----+-----+------------+-----------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|                      vec_add|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|                      vec_add|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|                      vec_add|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|                      vec_add|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|                      vec_add|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|                      vec_add|  return value|
|ap_ce                                |   in|    1|  ap_ctrl_hs|                      vec_add|  return value|
|krnl_bp_x_hat_copy_1_stream_blk_n    |  out|    1|  ap_ctrl_hs|                      vec_add|  return value|
|krnl_bp_u_copy_2_stream_blk_n        |  out|    1|  ap_ctrl_hs|                      vec_add|  return value|
|krnl_bp_x_hat_u_stream_blk_n         |  out|    1|  ap_ctrl_hs|                      vec_add|  return value|
|ap_ext_blocking_n                    |  out|    1|  ap_ctrl_hs|                      vec_add|  return value|
|ap_str_blocking_n                    |  out|    1|  ap_ctrl_hs|                      vec_add|  return value|
|ap_int_blocking_n                    |  out|    1|  ap_ctrl_hs|                      vec_add|  return value|
|krnl_bp_x_hat_copy_1_stream_dout     |   in|   32|     ap_fifo|  krnl_bp_x_hat_copy_1_stream|       pointer|
|krnl_bp_x_hat_copy_1_stream_empty_n  |   in|    1|     ap_fifo|  krnl_bp_x_hat_copy_1_stream|       pointer|
|krnl_bp_x_hat_copy_1_stream_read     |  out|    1|     ap_fifo|  krnl_bp_x_hat_copy_1_stream|       pointer|
|krnl_bp_u_copy_2_stream_dout         |   in|   32|     ap_fifo|      krnl_bp_u_copy_2_stream|       pointer|
|krnl_bp_u_copy_2_stream_empty_n      |   in|    1|     ap_fifo|      krnl_bp_u_copy_2_stream|       pointer|
|krnl_bp_u_copy_2_stream_read         |  out|    1|     ap_fifo|      krnl_bp_u_copy_2_stream|       pointer|
|krnl_bp_x_hat_u_stream_din           |  out|   32|     ap_fifo|       krnl_bp_x_hat_u_stream|       pointer|
|krnl_bp_x_hat_u_stream_full_n        |   in|    1|     ap_fifo|       krnl_bp_x_hat_u_stream|       pointer|
|krnl_bp_x_hat_u_stream_write         |  out|    1|     ap_fifo|       krnl_bp_x_hat_u_stream|       pointer|
+-------------------------------------+-----+-----+------------+-----------------------------+--------------+

