{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1626428327317 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Full Version " "Version 13.1.0 Build 162 10/23/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1626428327318 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 16 17:38:47 2021 " "Processing started: Fri Jul 16 17:38:47 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1626428327318 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1626428327318 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pong -c pong " "Command: quartus_map --read_settings_files=on --write_settings_files=off pong -c pong" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1626428327318 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1626428327926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "keyboard.v 1 1 " "Found 1 design units, including 1 entities, in source file keyboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 keyboard " "Found entity 1: keyboard" {  } { { "keyboard.v" "" { Text "D:/WHU/dianzi/project/pong/keyboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626428328033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626428328033 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ballbody.v 1 1 " "Found 1 design units, including 1 entities, in source file ballbody.v" { { "Info" "ISGN_ENTITY_NAME" "1 ballbody " "Found entity 1: ballbody" {  } { { "ballbody.v" "" { Text "D:/WHU/dianzi/project/pong/ballbody.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626428328037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626428328037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.v" "" { Text "D:/WHU/dianzi/project/pong/vga_pll.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626428328040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626428328040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vag_b.v 1 1 " "Found 1 design units, including 1 entities, in source file vag_b.v" { { "Info" "ISGN_ENTITY_NAME" "1 vag_b " "Found entity 1: vag_b" {  } { { "vag_b.v" "" { Text "D:/WHU/dianzi/project/pong/vag_b.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626428328043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626428328043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_driver.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_driver.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_driver " "Found entity 1: vga_driver" {  } { { "vga_driver.v" "" { Text "D:/WHU/dianzi/project/pong/vga_driver.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626428328047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626428328047 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "vga_display.v(33) " "Verilog HDL information at vga_display.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "vga_display.v" "" { Text "D:/WHU/dianzi/project/pong/vga_display.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1626428328051 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_display.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_display " "Found entity 1: vga_display" {  } { { "vga_display.v" "" { Text "D:/WHU/dianzi/project/pong/vga_display.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626428328052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626428328052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "body.v 1 1 " "Found 1 design units, including 1 entities, in source file body.v" { { "Info" "ISGN_ENTITY_NAME" "1 body " "Found entity 1: body" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626428328056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626428328056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "config.v 0 0 " "Found 0 design units, including 0 entities, in source file config.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626428328059 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "keyboard_sysclk vag_b.v(33) " "Verilog HDL Implicit Net warning at vag_b.v(33): created implicit net for \"keyboard_sysclk\"" {  } { { "vag_b.v" "" { Text "D:/WHU/dianzi/project/pong/vag_b.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626428328060 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vag_b " "Elaborating entity \"vag_b\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1626428328146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "keyboard keyboard:keyboard0 " "Elaborating entity \"keyboard\" for hierarchy \"keyboard:keyboard0\"" {  } { { "vag_b.v" "keyboard0" { Text "D:/WHU/dianzi/project/pong/vag_b.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328157 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "HOST_ACK keyboard.v(57) " "Verilog HDL or VHDL warning at keyboard.v(57): object \"HOST_ACK\" assigned a value but never read" {  } { { "keyboard.v" "" { Text "D:/WHU/dianzi/project/pong/keyboard.v" 57 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1626428328159 "|vag_b|keyboard:keyboard0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 keyboard.v(23) " "Verilog HDL assignment warning at keyboard.v(23): truncated value with size 32 to match size of target (11)" {  } { { "keyboard.v" "" { Text "D:/WHU/dianzi/project/pong/keyboard.v" 23 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626428328159 "|vag_b|keyboard:keyboard0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 keyboard.v(30) " "Verilog HDL assignment warning at keyboard.v(30): truncated value with size 32 to match size of target (1)" {  } { { "keyboard.v" "" { Text "D:/WHU/dianzi/project/pong/keyboard.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626428328159 "|vag_b|keyboard:keyboard0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 keyboard.v(57) " "Verilog HDL assignment warning at keyboard.v(57): truncated value with size 32 to match size of target (1)" {  } { { "keyboard.v" "" { Text "D:/WHU/dianzi/project/pong/keyboard.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626428328159 "|vag_b|keyboard:keyboard0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 keyboard.v(74) " "Verilog HDL assignment warning at keyboard.v(74): truncated value with size 32 to match size of target (1)" {  } { { "keyboard.v" "" { Text "D:/WHU/dianzi/project/pong/keyboard.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626428328159 "|vag_b|keyboard:keyboard0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 keyboard.v(98) " "Verilog HDL assignment warning at keyboard.v(98): truncated value with size 32 to match size of target (1)" {  } { { "keyboard.v" "" { Text "D:/WHU/dianzi/project/pong/keyboard.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626428328159 "|vag_b|keyboard:keyboard0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 keyboard.v(150) " "Verilog HDL assignment warning at keyboard.v(150): truncated value with size 32 to match size of target (9)" {  } { { "keyboard.v" "" { Text "D:/WHU/dianzi/project/pong/keyboard.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626428328159 "|vag_b|keyboard:keyboard0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 keyboard.v(172) " "Verilog HDL assignment warning at keyboard.v(172): truncated value with size 32 to match size of target (8)" {  } { { "keyboard.v" "" { Text "D:/WHU/dianzi/project/pong/keyboard.v" 172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626428328159 "|vag_b|keyboard:keyboard0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_pll:u_vga_pll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_pll:u_vga_pll\"" {  } { { "vag_b.v" "u_vga_pll" { Text "D:/WHU/dianzi/project/pong/vag_b.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328162 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll:u_vga_pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll:u_vga_pll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "altpll_component" { Text "D:/WHU/dianzi/project/pong/vga_pll.v" 103 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328244 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll:u_vga_pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll:u_vga_pll\|altpll:altpll_component\"" {  } { { "vga_pll.v" "" { Text "D:/WHU/dianzi/project/pong/vga_pll.v" 103 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626428328249 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll:u_vga_pll\|altpll:altpll_component " "Instantiated megafunction \"vga_pll:u_vga_pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328250 ""}  } { { "vga_pll.v" "" { Text "D:/WHU/dianzi/project/pong/vga_pll.v" 103 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1626428328250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/vga_pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/vga_pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll_altpll " "Found entity 1: vga_pll_altpll" {  } { { "db/vga_pll_altpll.v" "" { Text "D:/WHU/dianzi/project/pong/db/vga_pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1626428328330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1626428328330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll_altpll vga_pll:u_vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated " "Elaborating entity \"vga_pll_altpll\" for hierarchy \"vga_pll:u_vga_pll\|altpll:altpll_component\|vga_pll_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/applications/altera/13.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328331 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_driver vga_driver:u_vga_driver " "Elaborating entity \"vga_driver\" for hierarchy \"vga_driver:u_vga_driver\"" {  } { { "vag_b.v" "u_vga_driver" { Text "D:/WHU/dianzi/project/pong/vag_b.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_display vga_display:u_vga_display " "Elaborating entity \"vga_display\" for hierarchy \"vga_display:u_vga_display\"" {  } { { "vag_b.v" "u_vga_display" { Text "D:/WHU/dianzi/project/pong/vag_b.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "body vga_display:u_vga_display\|body:body0 " "Elaborating entity \"body\" for hierarchy \"vga_display:u_vga_display\|body:body0\"" {  } { { "vga_display.v" "body0" { Text "D:/WHU/dianzi/project/pong/vga_display.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328406 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 10 body.v(40) " "Verilog HDL assignment warning at body.v(40): truncated value with size 22 to match size of target (10)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626428328408 "|vag_b|vga_display:u_vga_display|body:body0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 10 body.v(41) " "Verilog HDL assignment warning at body.v(41): truncated value with size 22 to match size of target (10)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626428328408 "|vag_b|vga_display:u_vga_display|body:body0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 10 body.v(44) " "Verilog HDL assignment warning at body.v(44): truncated value with size 22 to match size of target (10)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626428328408 "|vag_b|vga_display:u_vga_display|body:body0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 body.v(51) " "Verilog HDL assignment warning at body.v(51): truncated value with size 32 to match size of target (10)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626428328408 "|vag_b|vga_display:u_vga_display|body:body0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 body.v(56) " "Verilog HDL assignment warning at body.v(56): truncated value with size 32 to match size of target (10)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626428328408 "|vag_b|vga_display:u_vga_display|body:body0"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "body_x body.v(38) " "Verilog HDL Always Construct warning at body.v(38): inferring latch(es) for variable \"body_x\", which holds its previous value in one or more paths through the always construct" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1626428328408 "|vag_b|vga_display:u_vga_display|body:body0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "body_x\[0\] body.v(38) " "Inferred latch for \"body_x\[0\]\" at body.v(38)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626428328408 "|vag_b|vga_display:u_vga_display|body:body0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "body_x\[1\] body.v(38) " "Inferred latch for \"body_x\[1\]\" at body.v(38)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626428328408 "|vag_b|vga_display:u_vga_display|body:body0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "body_x\[2\] body.v(38) " "Inferred latch for \"body_x\[2\]\" at body.v(38)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626428328409 "|vag_b|vga_display:u_vga_display|body:body0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "body_x\[3\] body.v(38) " "Inferred latch for \"body_x\[3\]\" at body.v(38)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626428328409 "|vag_b|vga_display:u_vga_display|body:body0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "body_x\[4\] body.v(38) " "Inferred latch for \"body_x\[4\]\" at body.v(38)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626428328409 "|vag_b|vga_display:u_vga_display|body:body0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "body_x\[5\] body.v(38) " "Inferred latch for \"body_x\[5\]\" at body.v(38)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626428328409 "|vag_b|vga_display:u_vga_display|body:body0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "body_x\[6\] body.v(38) " "Inferred latch for \"body_x\[6\]\" at body.v(38)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626428328409 "|vag_b|vga_display:u_vga_display|body:body0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "body_x\[7\] body.v(38) " "Inferred latch for \"body_x\[7\]\" at body.v(38)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626428328409 "|vag_b|vga_display:u_vga_display|body:body0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "body_x\[8\] body.v(38) " "Inferred latch for \"body_x\[8\]\" at body.v(38)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626428328409 "|vag_b|vga_display:u_vga_display|body:body0"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "body_x\[9\] body.v(38) " "Inferred latch for \"body_x\[9\]\" at body.v(38)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626428328409 "|vag_b|vga_display:u_vga_display|body:body0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "body vga_display:u_vga_display\|body:body1 " "Elaborating entity \"body\" for hierarchy \"vga_display:u_vga_display\|body:body1\"" {  } { { "vga_display.v" "body1" { Text "D:/WHU/dianzi/project/pong/vga_display.v" 64 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328411 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 10 body.v(40) " "Verilog HDL assignment warning at body.v(40): truncated value with size 22 to match size of target (10)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626428328414 "|vag_b|vga_display:u_vga_display|body:body1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 10 body.v(41) " "Verilog HDL assignment warning at body.v(41): truncated value with size 22 to match size of target (10)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626428328414 "|vag_b|vga_display:u_vga_display|body:body1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "22 10 body.v(44) " "Verilog HDL assignment warning at body.v(44): truncated value with size 22 to match size of target (10)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 44 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626428328414 "|vag_b|vga_display:u_vga_display|body:body1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 body.v(51) " "Verilog HDL assignment warning at body.v(51): truncated value with size 32 to match size of target (10)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626428328414 "|vag_b|vga_display:u_vga_display|body:body1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 body.v(56) " "Verilog HDL assignment warning at body.v(56): truncated value with size 32 to match size of target (10)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626428328414 "|vag_b|vga_display:u_vga_display|body:body1"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "body_x body.v(38) " "Verilog HDL Always Construct warning at body.v(38): inferring latch(es) for variable \"body_x\", which holds its previous value in one or more paths through the always construct" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 38 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1626428328414 "|vag_b|vga_display:u_vga_display|body:body1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "body_x\[0\] body.v(38) " "Inferred latch for \"body_x\[0\]\" at body.v(38)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626428328414 "|vag_b|vga_display:u_vga_display|body:body1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "body_x\[1\] body.v(38) " "Inferred latch for \"body_x\[1\]\" at body.v(38)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626428328414 "|vag_b|vga_display:u_vga_display|body:body1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "body_x\[2\] body.v(38) " "Inferred latch for \"body_x\[2\]\" at body.v(38)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626428328414 "|vag_b|vga_display:u_vga_display|body:body1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "body_x\[3\] body.v(38) " "Inferred latch for \"body_x\[3\]\" at body.v(38)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626428328414 "|vag_b|vga_display:u_vga_display|body:body1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "body_x\[4\] body.v(38) " "Inferred latch for \"body_x\[4\]\" at body.v(38)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626428328415 "|vag_b|vga_display:u_vga_display|body:body1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "body_x\[5\] body.v(38) " "Inferred latch for \"body_x\[5\]\" at body.v(38)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626428328415 "|vag_b|vga_display:u_vga_display|body:body1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "body_x\[6\] body.v(38) " "Inferred latch for \"body_x\[6\]\" at body.v(38)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626428328415 "|vag_b|vga_display:u_vga_display|body:body1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "body_x\[7\] body.v(38) " "Inferred latch for \"body_x\[7\]\" at body.v(38)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626428328415 "|vag_b|vga_display:u_vga_display|body:body1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "body_x\[8\] body.v(38) " "Inferred latch for \"body_x\[8\]\" at body.v(38)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626428328415 "|vag_b|vga_display:u_vga_display|body:body1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "body_x\[9\] body.v(38) " "Inferred latch for \"body_x\[9\]\" at body.v(38)" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 38 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1626428328415 "|vag_b|vga_display:u_vga_display|body:body1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ballbody vga_display:u_vga_display\|ballbody:u_ballbody " "Elaborating entity \"ballbody\" for hierarchy \"vga_display:u_vga_display\|ballbody:u_ballbody\"" {  } { { "vga_display.v" "u_ballbody" { Text "D:/WHU/dianzi/project/pong/vga_display.v" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1626428328417 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ballbody.v(16) " "Verilog HDL assignment warning at ballbody.v(16): truncated value with size 32 to match size of target (11)" {  } { { "ballbody.v" "" { Text "D:/WHU/dianzi/project/pong/ballbody.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626428328420 "|vag_b|vga_display:u_vga_display|ballbody:u_ballbody"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ballbody.v(73) " "Verilog HDL assignment warning at ballbody.v(73): truncated value with size 32 to match size of target (11)" {  } { { "ballbody.v" "" { Text "D:/WHU/dianzi/project/pong/ballbody.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626428328420 "|vag_b|vga_display:u_vga_display|ballbody:u_ballbody"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ballbody.v(74) " "Verilog HDL assignment warning at ballbody.v(74): truncated value with size 32 to match size of target (11)" {  } { { "ballbody.v" "" { Text "D:/WHU/dianzi/project/pong/ballbody.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626428328420 "|vag_b|vga_display:u_vga_display|ballbody:u_ballbody"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ballbody.v(90) " "Verilog HDL assignment warning at ballbody.v(90): truncated value with size 32 to match size of target (11)" {  } { { "ballbody.v" "" { Text "D:/WHU/dianzi/project/pong/ballbody.v" 90 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626428328420 "|vag_b|vga_display:u_vga_display|ballbody:u_ballbody"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ballbody.v(91) " "Verilog HDL assignment warning at ballbody.v(91): truncated value with size 32 to match size of target (11)" {  } { { "ballbody.v" "" { Text "D:/WHU/dianzi/project/pong/ballbody.v" 91 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626428328420 "|vag_b|vga_display:u_vga_display|ballbody:u_ballbody"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ballbody.v(92) " "Verilog HDL assignment warning at ballbody.v(92): truncated value with size 32 to match size of target (2)" {  } { { "ballbody.v" "" { Text "D:/WHU/dianzi/project/pong/ballbody.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626428328420 "|vag_b|vga_display:u_vga_display|ballbody:u_ballbody"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ballbody.v(96) " "Verilog HDL assignment warning at ballbody.v(96): truncated value with size 32 to match size of target (11)" {  } { { "ballbody.v" "" { Text "D:/WHU/dianzi/project/pong/ballbody.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626428328420 "|vag_b|vga_display:u_vga_display|ballbody:u_ballbody"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ballbody.v(97) " "Verilog HDL assignment warning at ballbody.v(97): truncated value with size 32 to match size of target (11)" {  } { { "ballbody.v" "" { Text "D:/WHU/dianzi/project/pong/ballbody.v" 97 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626428328420 "|vag_b|vga_display:u_vga_display|ballbody:u_ballbody"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 ballbody.v(98) " "Verilog HDL assignment warning at ballbody.v(98): truncated value with size 32 to match size of target (2)" {  } { { "ballbody.v" "" { Text "D:/WHU/dianzi/project/pong/ballbody.v" 98 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626428328420 "|vag_b|vga_display:u_vga_display|ballbody:u_ballbody"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ballbody.v(103) " "Verilog HDL assignment warning at ballbody.v(103): truncated value with size 32 to match size of target (11)" {  } { { "ballbody.v" "" { Text "D:/WHU/dianzi/project/pong/ballbody.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626428328420 "|vag_b|vga_display:u_vga_display|ballbody:u_ballbody"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 11 ballbody.v(104) " "Verilog HDL assignment warning at ballbody.v(104): truncated value with size 32 to match size of target (11)" {  } { { "ballbody.v" "" { Text "D:/WHU/dianzi/project/pong/ballbody.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1626428328420 "|vag_b|vga_display:u_vga_display|ballbody:u_ballbody"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1626428329428 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "body.v" "" { Text "D:/WHU/dianzi/project/pong/body.v" 43 -1 0 } } { "keyboard.v" "" { Text "D:/WHU/dianzi/project/pong/keyboard.v" 111 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1626428329451 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1626428329451 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLANK_N VCC " "Pin \"VGA_BLANK_N\" is stuck at VCC" {  } { { "vag_b.v" "" { Text "D:/WHU/dianzi/project/pong/vag_b.v" 14 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1626428329801 "|vag_b|VGA_BLANK_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "vag_b.v" "" { Text "D:/WHU/dianzi/project/pong/vag_b.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1626428329801 "|vag_b|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1626428329801 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1626428329979 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "19 " "19 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1626428330760 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/WHU/dianzi/project/pong/output_files/pong.map.smsg " "Generated suppressed messages file D:/WHU/dianzi/project/pong/output_files/pong.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1626428330850 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1626428331093 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1626428331093 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "751 " "Implemented 751 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1626428331230 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1626428331230 ""} { "Info" "ICUT_CUT_TM_LCELLS" "715 " "Implemented 715 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1626428331230 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1626428331230 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1626428331230 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1626428331268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 16 17:38:51 2021 " "Processing ended: Fri Jul 16 17:38:51 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1626428331268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1626428331268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1626428331268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1626428331268 ""}
