//
//Written by GowinSynthesis
//Tool Version "V1.9.11.02 (64-bit)"
//Wed Aug 20 22:07:52 2025

//Source file index table:
//file0 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/dvi_tx/dvi_tx.v"
//file1 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_clkdiv/gowin_clkdiv.v"
//file2 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll/gowin_rpll.v"
//file3 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/gowin_rpll2/gowin_rpll2.v"
//file4 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/msx_slot/msx_slot.v"
//file5 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/ram/ip_ram.v"
//file6 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/sdram/ip_sdram_tangnano20k_c.v"
//file7 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/tangnano20k_vdp_cartridge.v"
//file8 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp.v"
//file9 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette.v"
//file10 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_color_palette_ram.v"
//file11 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command.v"
//file12 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_command_cache.v"
//file13 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_cpu_interface.v"
//file14 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_info_collect.v"
//file15 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_makeup_pixel.v"
//file16 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_sprite_select_visible_planes.v"
//file17 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control.v"
//file18 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_screen_mode.v"
//file19 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_sprite.v"
//file20 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_timing_control_ssg.v"
//file21 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan.v"
//file22 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_upscan_line_buffer.v"
//file23 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_double_buffer.v"
//file24 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out.v"
//file25 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_out_bilinear.v"
//file26 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_video_ram_line_buffer.v"
//file27 "\D:/github/HRA_product/TangCartMSX/RTL/tangnano20k_vdp_cartridge_step7/src/th9958/vdp_vram_interface.v"
`timescale 100 ps/100 ps
module Gowin_rPLL (
  clk14m_d,
  clk215m
)
;
input clk14m_d;
output clk215m;
wire clkoutp_o;
wire clkoutd_o;
wire clkoutd3_o;
wire pll_lock215;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk215m),
    .CLKOUTP(clkoutp_o),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock215),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({GND,GND,GND,GND}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="true";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=14;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=4;
defparam rpll_inst.PSDA_SEL="0000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL */
module Gowin_rPLL2 (
  clk14m_d,
  clk85m,
  O_sdram_clk_d,
  pll_lock85
)
;
input clk14m_d;
output clk85m;
output O_sdram_clk_d;
output pll_lock85;
wire clkoutd_o;
wire clkoutd3_o;
wire VCC;
wire GND;
  rPLL rpll_inst (
    .CLKOUT(clk85m),
    .CLKOUTP(O_sdram_clk_d),
    .CLKOUTD(clkoutd_o),
    .CLKOUTD3(clkoutd3_o),
    .LOCK(pll_lock85),
    .CLKIN(clk14m_d),
    .CLKFB(GND),
    .FBDSEL({GND,GND,GND,GND,GND,GND}),
    .IDSEL({GND,GND,GND,GND,GND,GND}),
    .ODSEL({GND,GND,GND,GND,GND,GND}),
    .DUTYDA({GND,GND,GND,GND}),
    .PSDA({GND,GND,GND,GND}),
    .FDLY({VCC,VCC,VCC,VCC}),
    .RESET(GND),
    .RESET_P(GND) 
);
defparam rpll_inst.CLKFB_SEL="internal";
defparam rpll_inst.CLKOUTD3_SRC="CLKOUT";
defparam rpll_inst.CLKOUTD_BYPASS="false";
defparam rpll_inst.CLKOUTD_SRC="CLKOUT";
defparam rpll_inst.CLKOUTP_BYPASS="false";
defparam rpll_inst.CLKOUTP_DLY_STEP=0;
defparam rpll_inst.CLKOUTP_FT_DIR=1'b1;
defparam rpll_inst.CLKOUT_BYPASS="false";
defparam rpll_inst.CLKOUT_DLY_STEP=0;
defparam rpll_inst.CLKOUT_FT_DIR=1'b1;
defparam rpll_inst.DEVICE="GW2AR-18C";
defparam rpll_inst.DUTYDA_SEL="1000";
defparam rpll_inst.DYN_DA_EN="false";
defparam rpll_inst.DYN_FBDIV_SEL="false";
defparam rpll_inst.DYN_IDIV_SEL="false";
defparam rpll_inst.DYN_ODIV_SEL="false";
defparam rpll_inst.DYN_SDIV_SEL=2;
defparam rpll_inst.FBDIV_SEL=5;
defparam rpll_inst.FCLKIN="14.318";
defparam rpll_inst.IDIV_SEL=0;
defparam rpll_inst.ODIV_SEL=8;
defparam rpll_inst.PSDA_SEL="1000";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_rPLL2 */
module Gowin_CLKDIV (
  clk85m,
  pll_lock85,
  clk42m
)
;
input clk85m;
input pll_lock85;
output clk42m;
wire VCC;
wire GND;
  CLKDIV clkdiv_inst (
    .CLKOUT(clk42m),
    .CALIB(GND),
    .HCLKIN(clk85m),
    .RESETN(pll_lock85) 
);
defparam clkdiv_inst.DIV_MODE="2";
defparam clkdiv_inst.GSREN="false";
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* Gowin_CLKDIV */
module msx_slot (
  clk85m,
  n36_6,
  w_bus_vdp_rdata_en,
  ff_sdr_ready,
  ff_busy,
  w_register_write,
  slot_iorq_n_d,
  slot_wr_n_d,
  slot_rd_n_d,
  slot_a_d,
  slot_d_in,
  w_bus_vdp_rdata,
  w_bus_valid,
  slot_data_dir_d,
  ff_valid_7,
  w_bus_write,
  w_iorq_rd,
  w_bus_address,
  w_bus_wdata,
  ff_rdata
)
;
input clk85m;
input n36_6;
input w_bus_vdp_rdata_en;
input ff_sdr_ready;
input ff_busy;
input w_register_write;
input slot_iorq_n_d;
input slot_wr_n_d;
input slot_rd_n_d;
input [7:0] slot_a_d;
input [7:0] slot_d_in;
input [7:0] w_bus_vdp_rdata;
output w_bus_valid;
output slot_data_dir_d;
output ff_valid_7;
output w_bus_write;
output w_iorq_rd;
output [1:0] w_bus_address;
output [7:0] w_bus_wdata;
output [7:0] ff_rdata;
wire n258_3;
wire ff_valid_6;
wire ff_valid_8;
wire ff_valid_9;
wire w_iorq_wr_11;
wire w_iorq_rd_8;
wire w_active_7;
wire w_active;
wire n65_7;
wire n79_10;
wire ff_iorq_rd;
wire ff_active;
wire ff_iorq_wr;
wire ff_initial_busy;
wire ff_iorq_wr_pre;
wire ff_iorq_rd_pre;
wire w_bus_ioreq;
wire ff_iorq_rd_10;
wire [7:2] w_bus_address_0;
wire VCC;
wire GND;
  LUT2 n258_s0 (
    .F(n258_3),
    .I0(ff_active),
    .I1(ff_iorq_wr) 
);
defparam n258_s0.INIT=4'h4;
  LUT2 slot_data_dir_d_s (
    .F(slot_data_dir_d),
    .I0(w_bus_write),
    .I1(w_bus_ioreq) 
);
defparam slot_data_dir_d_s.INIT=4'h4;
  LUT2 ff_valid_s3 (
    .F(ff_valid_6),
    .I0(ff_valid_7),
    .I1(ff_active) 
);
defparam ff_valid_s3.INIT=4'hB;
  LUT4 ff_valid_s4 (
    .F(ff_valid_7),
    .I0(w_bus_address_0[2]),
    .I1(ff_valid_8),
    .I2(w_bus_address_0[3]),
    .I3(ff_valid_9) 
);
defparam ff_valid_s4.INIT=16'h4000;
  LUT3 ff_valid_s5 (
    .F(ff_valid_8),
    .I0(ff_busy),
    .I1(w_register_write),
    .I2(w_bus_ioreq) 
);
defparam ff_valid_s5.INIT=8'h10;
  LUT4 ff_valid_s6 (
    .F(ff_valid_9),
    .I0(w_bus_address_0[4]),
    .I1(w_bus_address_0[5]),
    .I2(w_bus_address_0[6]),
    .I3(w_bus_address_0[7]) 
);
defparam ff_valid_s6.INIT=16'h0100;
  LUT4 w_iorq_wr_s3 (
    .F(w_iorq_wr_11),
    .I0(slot_iorq_n_d),
    .I1(slot_wr_n_d),
    .I2(ff_iorq_wr_pre),
    .I3(ff_initial_busy) 
);
defparam w_iorq_wr_s3.INIT=16'hF011;
  LUT4 w_iorq_rd_s4 (
    .F(w_iorq_rd_8),
    .I0(slot_iorq_n_d),
    .I1(slot_rd_n_d),
    .I2(ff_iorq_rd_pre),
    .I3(ff_initial_busy) 
);
defparam w_iorq_rd_s4.INIT=16'hF011;
  LUT2 w_iorq_rd_s5 (
    .F(w_iorq_rd),
    .I0(slot_iorq_n_d),
    .I1(slot_rd_n_d) 
);
defparam w_iorq_rd_s5.INIT=4'h1;
  LUT4 w_active_s2 (
    .F(w_active_7),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd),
    .I2(ff_active),
    .I3(w_bus_ioreq) 
);
defparam w_active_s2.INIT=16'hFF0E;
  LUT2 w_active_s3 (
    .F(w_active),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd) 
);
defparam w_active_s3.INIT=4'hE;
  LUT3 n65_s2 (
    .F(n65_7),
    .I0(ff_iorq_rd),
    .I1(ff_iorq_wr),
    .I2(ff_active) 
);
defparam n65_s2.INIT=8'h0E;
  LUT4 n79_s4 (
    .F(n79_10),
    .I0(ff_iorq_wr),
    .I1(ff_iorq_rd),
    .I2(w_bus_write),
    .I3(ff_active) 
);
defparam n79_s4.INIT=16'hF0BB;
  DFFCE ff_iorq_rd_s0 (
    .Q(ff_iorq_rd),
    .D(ff_iorq_rd_pre),
    .CLK(clk85m),
    .CE(ff_iorq_rd_10),
    .CLEAR(n36_6) 
);
  DFFC ff_active_s0 (
    .Q(ff_active),
    .D(w_active),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_7_s0 (
    .Q(w_bus_address_0[7]),
    .D(slot_a_d[7]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_6_s0 (
    .Q(w_bus_address_0[6]),
    .D(slot_a_d[6]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_5_s0 (
    .Q(w_bus_address_0[5]),
    .D(slot_a_d[5]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_4_s0 (
    .Q(w_bus_address_0[4]),
    .D(slot_a_d[4]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_3_s0 (
    .Q(w_bus_address_0[3]),
    .D(slot_a_d[3]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_2_s0 (
    .Q(w_bus_address_0[2]),
    .D(slot_a_d[2]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_1_s0 (
    .Q(w_bus_address[1]),
    .D(slot_a_d[1]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_address_0_s0 (
    .Q(w_bus_address[0]),
    .D(slot_a_d[0]),
    .CLK(clk85m),
    .CE(n65_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_7_s0 (
    .Q(w_bus_wdata[7]),
    .D(slot_d_in[7]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_6_s0 (
    .Q(w_bus_wdata[6]),
    .D(slot_d_in[6]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_5_s0 (
    .Q(w_bus_wdata[5]),
    .D(slot_d_in[5]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_4_s0 (
    .Q(w_bus_wdata[4]),
    .D(slot_d_in[4]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_3_s0 (
    .Q(w_bus_wdata[3]),
    .D(slot_d_in[3]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_2_s0 (
    .Q(w_bus_wdata[2]),
    .D(slot_d_in[2]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_1_s0 (
    .Q(w_bus_wdata[1]),
    .D(slot_d_in[1]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_wdata_0_s0 (
    .Q(w_bus_wdata[0]),
    .D(slot_d_in[0]),
    .CLK(clk85m),
    .CE(n258_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_7_s0 (
    .Q(ff_rdata[7]),
    .D(w_bus_vdp_rdata[7]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_6_s0 (
    .Q(ff_rdata[6]),
    .D(w_bus_vdp_rdata[6]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_5_s0 (
    .Q(ff_rdata[5]),
    .D(w_bus_vdp_rdata[5]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_4_s0 (
    .Q(ff_rdata[4]),
    .D(w_bus_vdp_rdata[4]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_3_s0 (
    .Q(ff_rdata[3]),
    .D(w_bus_vdp_rdata[3]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_2_s0 (
    .Q(ff_rdata[2]),
    .D(w_bus_vdp_rdata[2]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_1_s0 (
    .Q(ff_rdata[1]),
    .D(w_bus_vdp_rdata[1]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_rdata_0_s0 (
    .Q(ff_rdata[0]),
    .D(w_bus_vdp_rdata[0]),
    .CLK(clk85m),
    .CE(w_bus_vdp_rdata_en),
    .CLEAR(n36_6) 
);
  DFFCE ff_iorq_wr_s0 (
    .Q(ff_iorq_wr),
    .D(ff_iorq_wr_pre),
    .CLK(clk85m),
    .CE(ff_iorq_rd_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_initial_busy_s0 (
    .Q(ff_initial_busy),
    .D(GND),
    .CLK(clk85m),
    .CE(ff_sdr_ready),
    .PRESET(n36_6) 
);
  DFFCE ff_valid_s1 (
    .Q(w_bus_valid),
    .D(n65_7),
    .CLK(clk85m),
    .CE(ff_valid_6),
    .CLEAR(n36_6) 
);
defparam ff_valid_s1.INIT=1'b0;
  DFFC ff_iorq_wr_pre_s2 (
    .Q(ff_iorq_wr_pre),
    .D(w_iorq_wr_11),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_wr_pre_s2.INIT=1'b0;
  DFFC ff_iorq_rd_pre_s2 (
    .Q(ff_iorq_rd_pre),
    .D(w_iorq_rd_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_iorq_rd_pre_s2.INIT=1'b0;
  DFFC ff_ioreq_s1 (
    .Q(w_bus_ioreq),
    .D(w_active_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_ioreq_s1.INIT=1'b0;
  DFFP ff_write_s4 (
    .Q(w_bus_write),
    .D(n79_10),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
defparam ff_write_s4.INIT=1'b1;
  INV ff_iorq_rd_s4 (
    .O(ff_iorq_rd_10),
    .I(ff_initial_busy) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* msx_slot */
module vdp_cpu_interface (
  clk85m,
  n36_6,
  w_bus_write,
  w_cpu_vram_rdata_en,
  w_status_command_enable,
  n1481_4,
  n198_7,
  w_bus_valid,
  ff_valid_7,
  ff_display_color_7_11,
  w_sprite_collision,
  n255_11,
  n1245_6,
  w_bus_wdata,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_status_color,
  w_bus_address,
  w_cpu_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_y_0_1,
  w_screen_pos_y_1_1,
  w_screen_pos_y_2_1,
  w_screen_pos_y_8_1,
  w_screen_pos_y_9_1,
  ff_half_count_9,
  ff_half_count_12,
  w_screen_pos_x_Z,
  w_register_write,
  w_cpu_vram_valid,
  w_cpu_vram_write,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_display_on,
  reg_sprite_disable,
  reg_color0_opaque,
  reg_50hz_mode,
  reg_interleaving_mode,
  reg_interlace_mode,
  reg_212lines_mode,
  reg_scroll_planes,
  reg_left_mask,
  w_palette_valid,
  w_bus_vdp_rdata_en,
  reg_vram_type,
  n943_5,
  ff_vram_address_16_8,
  ff_line_interrupt_11,
  ff_frame_interrupt_10,
  n945_7,
  ff_busy,
  w_register_data,
  w_register_num,
  w_cpu_vram_wdata,
  reg_screen_mode,
  reg_pattern_name_table_base,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  reg_sprite_attribute_table_base,
  reg_sprite_pattern_generator_table_base,
  reg_backdrop_color,
  reg_blink_period,
  ff_status_register_pointer,
  reg_display_adjust,
  reg_vertical_offset,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_bus_vdp_rdata,
  w_cpu_vram_address,
  w_palette_num
)
;
input clk85m;
input n36_6;
input w_bus_write;
input w_cpu_vram_rdata_en;
input w_status_command_enable;
input n1481_4;
input n198_7;
input w_bus_valid;
input ff_valid_7;
input ff_display_color_7_11;
input w_sprite_collision;
input n255_11;
input n1245_6;
input [7:0] w_bus_wdata;
input [8:0] w_sprite_collision_x;
input [8:0] w_sprite_collision_y;
input [7:0] w_status_color;
input [1:0] w_bus_address;
input [7:0] w_cpu_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input w_screen_pos_y_0_1;
input w_screen_pos_y_1_1;
input w_screen_pos_y_2_1;
input w_screen_pos_y_8_1;
input w_screen_pos_y_9_1;
input ff_half_count_9;
input ff_half_count_12;
input [3:3] w_screen_pos_x_Z;
output w_register_write;
output w_cpu_vram_valid;
output w_cpu_vram_write;
output reg_sprite_magify;
output reg_sprite_16x16;
output reg_display_on;
output reg_sprite_disable;
output reg_color0_opaque;
output reg_50hz_mode;
output reg_interleaving_mode;
output reg_interlace_mode;
output reg_212lines_mode;
output reg_scroll_planes;
output reg_left_mask;
output w_palette_valid;
output w_bus_vdp_rdata_en;
output reg_vram_type;
output n943_5;
output ff_vram_address_16_8;
output ff_line_interrupt_11;
output ff_frame_interrupt_10;
output n945_7;
output ff_busy;
output [7:0] w_register_data;
output [5:0] w_register_num;
output [7:0] w_cpu_vram_wdata;
output [4:0] reg_screen_mode;
output [16:10] reg_pattern_name_table_base;
output [16:6] reg_color_table_base;
output [16:11] reg_pattern_generator_table_base;
output [16:7] reg_sprite_attribute_table_base;
output [16:11] reg_sprite_pattern_generator_table_base;
output [7:0] reg_backdrop_color;
output [7:0] reg_blink_period;
output [1:1] ff_status_register_pointer;
output [7:0] reg_display_adjust;
output [7:0] reg_vertical_offset;
output [2:0] reg_horizontal_offset_l;
output [8:3] reg_horizontal_offset_h;
output [2:0] w_palette_r;
output [2:0] w_palette_g;
output [2:0] w_palette_b;
output [7:0] w_bus_vdp_rdata;
output [16:0] w_cpu_vram_address;
output [3:0] w_palette_num;
wire n933_28;
wire n933_29;
wire n74_3;
wire n75_3;
wire n76_3;
wire n77_3;
wire n78_3;
wire n79_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n308_3;
wire n309_3;
wire n310_3;
wire n311_3;
wire n312_3;
wire n313_3;
wire n314_3;
wire n315_3;
wire n316_3;
wire n317_3;
wire n318_3;
wire n319_3;
wire n320_3;
wire n321_3;
wire n362_3;
wire n363_3;
wire n364_3;
wire n1608_3;
wire n1611_3;
wire n1618_3;
wire n1625_3;
wire n1628_3;
wire n1636_3;
wire n1642_3;
wire n1644_3;
wire n1652_3;
wire n1658_3;
wire n1666_3;
wire n1669_3;
wire n1681_3;
wire n1689_3;
wire n1693_3;
wire n1701_3;
wire n1709_3;
wire n1717_3;
wire n1722_3;
wire n1728_3;
wire n843_3;
wire n849_3;
wire n887_3;
wire n888_3;
wire n889_3;
wire n890_3;
wire n943_3;
wire n944_3;
wire n945_3;
wire n946_3;
wire n947_3;
wire n948_3;
wire n949_3;
wire n950_3;
wire n1448_4;
wire n1464_4;
wire n1474_3;
wire n1518_4;
wire n1752_4;
wire n933_37;
wire ff_palette_g_2_5;
wire ff_register_write_7;
wire ff_register_num_5_7;
wire ff_register_pointer_5_8;
wire ff_vram_valid_6;
wire ff_vram_address_inc_8;
wire ff_vram_address_13_6;
wire ff_vram_address_16_6;
wire ff_color_palette_valid_7;
wire ff_line_interrupt_8;
wire ff_frame_interrupt_8;
wire n1008_7;
wire n992_7;
wire n200_9;
wire n933_39;
wire n951_6;
wire n155_4;
wire n155_5;
wire n158_4;
wire n308_4;
wire n309_4;
wire n310_4;
wire n311_4;
wire n312_4;
wire n313_4;
wire n314_4;
wire n315_4;
wire n316_4;
wire n317_4;
wire n318_4;
wire n319_4;
wire n362_4;
wire n362_5;
wire n363_4;
wire n364_4;
wire n1608_4;
wire n1625_4;
wire n1693_4;
wire n1717_4;
wire n843_4;
wire n849_4;
wire n887_4;
wire n888_4;
wire n943_4;
wire n944_4;
wire n945_4;
wire n946_4;
wire n947_4;
wire n948_4;
wire n949_4;
wire n950_4;
wire n1518_5;
wire ff_vram_address_13_7;
wire ff_vram_address_16_7;
wire ff_line_interrupt_9;
wire ff_line_interrupt_10;
wire ff_frame_interrupt_9;
wire n308_5;
wire n943_6;
wire n943_7;
wire n943_8;
wire n944_5;
wire n944_6;
wire n945_5;
wire n945_6;
wire n946_5;
wire n946_6;
wire n947_5;
wire n947_6;
wire n948_5;
wire n949_5;
wire n949_6;
wire ff_line_interrupt_12;
wire ff_line_interrupt_13;
wire ff_frame_interrupt_11;
wire ff_frame_interrupt_12;
wire n943_9;
wire n944_7;
wire n948_6;
wire n949_7;
wire ff_line_interrupt_14;
wire ff_line_interrupt_15;
wire ff_frame_interrupt_13;
wire ff_frame_interrupt_14;
wire ff_line_interrupt_16;
wire n157_6;
wire n156_6;
wire n35_8;
wire n211_10;
wire n891_14;
wire ff_not_increment;
wire ff_line_interrupt_enable;
wire ff_frame_interrupt_enable;
wire ff_vram_address_inc;
wire ff_line_interrupt;
wire ff_frame_interrupt;
wire ff_2nd_access;
wire ff_color_palette_g_phase;
wire n933_31;
wire n933_33;
wire n933_35;
wire n89_5;
wire n188_8;
wire [3:0] ff_status_register_pointer_0;
wire [7:0] reg_interrupt_line;
wire [5:0] ff_register_pointer;
wire VCC;
wire GND;
  LUT3 n933_s28 (
    .F(n933_28),
    .I0(w_sprite_collision_x[8]),
    .I1(w_sprite_collision_y[0]),
    .I2(ff_status_register_pointer_0[0]) 
);
defparam n933_s28.INIT=8'hCA;
  LUT3 n933_s29 (
    .F(n933_29),
    .I0(w_sprite_collision_y[8]),
    .I1(w_status_color[0]),
    .I2(ff_status_register_pointer_0[0]) 
);
defparam n933_s29.INIT=8'hCA;
  LUT3 n74_s0 (
    .F(n74_3),
    .I0(w_bus_wdata[5]),
    .I1(ff_register_pointer[5]),
    .I2(n1464_4) 
);
defparam n74_s0.INIT=8'hAC;
  LUT3 n75_s0 (
    .F(n75_3),
    .I0(w_bus_wdata[4]),
    .I1(ff_register_pointer[4]),
    .I2(n1464_4) 
);
defparam n75_s0.INIT=8'hAC;
  LUT3 n76_s0 (
    .F(n76_3),
    .I0(w_bus_wdata[3]),
    .I1(ff_register_pointer[3]),
    .I2(n1464_4) 
);
defparam n76_s0.INIT=8'hAC;
  LUT3 n77_s0 (
    .F(n77_3),
    .I0(w_bus_wdata[2]),
    .I1(ff_register_pointer[2]),
    .I2(n1464_4) 
);
defparam n77_s0.INIT=8'hAC;
  LUT3 n78_s0 (
    .F(n78_3),
    .I0(w_bus_wdata[1]),
    .I1(ff_register_pointer[1]),
    .I2(n1464_4) 
);
defparam n78_s0.INIT=8'hAC;
  LUT3 n79_s0 (
    .F(n79_3),
    .I0(w_bus_wdata[0]),
    .I1(ff_register_pointer[0]),
    .I2(n1464_4) 
);
defparam n79_s0.INIT=8'hAC;
  LUT4 n155_s0 (
    .F(n155_3),
    .I0(w_register_data[5]),
    .I1(n155_4),
    .I2(ff_register_pointer[5]),
    .I3(n155_5) 
);
defparam n155_s0.INIT=16'h3CAA;
  LUT4 n156_s0 (
    .F(n156_3),
    .I0(w_register_data[4]),
    .I1(n156_6),
    .I2(ff_register_pointer[4]),
    .I3(n155_5) 
);
defparam n156_s0.INIT=16'h3CAA;
  LUT4 n157_s0 (
    .F(n157_3),
    .I0(w_register_data[3]),
    .I1(n157_6),
    .I2(ff_register_pointer[3]),
    .I3(n155_5) 
);
defparam n157_s0.INIT=16'h3CAA;
  LUT4 n158_s0 (
    .F(n158_3),
    .I0(w_register_data[2]),
    .I1(ff_register_pointer[2]),
    .I2(n158_4),
    .I3(n155_5) 
);
defparam n158_s0.INIT=16'h3CAA;
  LUT4 n159_s0 (
    .F(n159_3),
    .I0(w_register_data[1]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]),
    .I3(n155_5) 
);
defparam n159_s0.INIT=16'h3CAA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(w_register_data[0]),
    .I1(ff_register_pointer[0]),
    .I2(n155_5) 
);
defparam n160_s0.INIT=8'h3A;
  LUT4 n308_s0 (
    .F(n308_3),
    .I0(w_bus_wdata[5]),
    .I1(w_cpu_vram_address[13]),
    .I2(n308_4),
    .I3(ff_vram_address_inc) 
);
defparam n308_s0.INIT=16'h3CAA;
  LUT4 n309_s0 (
    .F(n309_3),
    .I0(w_bus_wdata[4]),
    .I1(n309_4),
    .I2(w_cpu_vram_address[12]),
    .I3(ff_vram_address_inc) 
);
defparam n309_s0.INIT=16'h3CAA;
  LUT4 n310_s0 (
    .F(n310_3),
    .I0(w_bus_wdata[3]),
    .I1(n310_4),
    .I2(w_cpu_vram_address[11]),
    .I3(ff_vram_address_inc) 
);
defparam n310_s0.INIT=16'h3CAA;
  LUT4 n311_s0 (
    .F(n311_3),
    .I0(w_bus_wdata[2]),
    .I1(w_cpu_vram_address[10]),
    .I2(n311_4),
    .I3(ff_vram_address_inc) 
);
defparam n311_s0.INIT=16'h3CAA;
  LUT4 n312_s0 (
    .F(n312_3),
    .I0(w_bus_wdata[1]),
    .I1(n312_4),
    .I2(w_cpu_vram_address[9]),
    .I3(ff_vram_address_inc) 
);
defparam n312_s0.INIT=16'h3CAA;
  LUT4 n313_s0 (
    .F(n313_3),
    .I0(w_bus_wdata[0]),
    .I1(n313_4),
    .I2(w_cpu_vram_address[8]),
    .I3(ff_vram_address_inc) 
);
defparam n313_s0.INIT=16'h3CAA;
  LUT4 n314_s0 (
    .F(n314_3),
    .I0(w_register_data[7]),
    .I1(w_cpu_vram_address[7]),
    .I2(n314_4),
    .I3(ff_vram_address_inc) 
);
defparam n314_s0.INIT=16'h3CAA;
  LUT4 n315_s0 (
    .F(n315_3),
    .I0(w_register_data[6]),
    .I1(n315_4),
    .I2(w_cpu_vram_address[6]),
    .I3(ff_vram_address_inc) 
);
defparam n315_s0.INIT=16'h3CAA;
  LUT4 n316_s0 (
    .F(n316_3),
    .I0(w_register_data[5]),
    .I1(n316_4),
    .I2(w_cpu_vram_address[5]),
    .I3(ff_vram_address_inc) 
);
defparam n316_s0.INIT=16'h3CAA;
  LUT4 n317_s0 (
    .F(n317_3),
    .I0(w_register_data[4]),
    .I1(w_cpu_vram_address[4]),
    .I2(n317_4),
    .I3(ff_vram_address_inc) 
);
defparam n317_s0.INIT=16'h3CAA;
  LUT4 n318_s0 (
    .F(n318_3),
    .I0(w_register_data[3]),
    .I1(n318_4),
    .I2(w_cpu_vram_address[3]),
    .I3(ff_vram_address_inc) 
);
defparam n318_s0.INIT=16'h3CAA;
  LUT4 n319_s0 (
    .F(n319_3),
    .I0(w_register_data[2]),
    .I1(n319_4),
    .I2(w_cpu_vram_address[2]),
    .I3(ff_vram_address_inc) 
);
defparam n319_s0.INIT=16'h3CAA;
  LUT4 n320_s0 (
    .F(n320_3),
    .I0(w_register_data[1]),
    .I1(w_cpu_vram_address[0]),
    .I2(w_cpu_vram_address[1]),
    .I3(ff_vram_address_inc) 
);
defparam n320_s0.INIT=16'h3CAA;
  LUT3 n321_s0 (
    .F(n321_3),
    .I0(w_cpu_vram_address[0]),
    .I1(w_register_data[0]),
    .I2(ff_vram_address_inc) 
);
defparam n321_s0.INIT=8'h5C;
  LUT4 n362_s0 (
    .F(n362_3),
    .I0(w_register_data[2]),
    .I1(n362_4),
    .I2(w_cpu_vram_address[16]),
    .I3(n362_5) 
);
defparam n362_s0.INIT=16'hAA3C;
  LUT4 n363_s0 (
    .F(n363_3),
    .I0(w_register_data[1]),
    .I1(n363_4),
    .I2(w_cpu_vram_address[15]),
    .I3(n362_5) 
);
defparam n363_s0.INIT=16'hAA3C;
  LUT4 n364_s0 (
    .F(n364_3),
    .I0(w_register_data[0]),
    .I1(n364_4),
    .I2(w_cpu_vram_address[14]),
    .I3(n362_5) 
);
defparam n364_s0.INIT=16'hAA3C;
  LUT4 n1608_s0 (
    .F(n1608_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1608_4) 
);
defparam n1608_s0.INIT=16'h0100;
  LUT4 n1611_s0 (
    .F(n1611_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1608_4) 
);
defparam n1611_s0.INIT=16'h1000;
  LUT4 n1618_s0 (
    .F(n1618_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1608_4) 
);
defparam n1618_s0.INIT=16'h1000;
  LUT4 n1625_s0 (
    .F(n1625_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1625_4) 
);
defparam n1625_s0.INIT=16'h1000;
  LUT4 n1628_s0 (
    .F(n1628_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1608_4) 
);
defparam n1628_s0.INIT=16'h4000;
  LUT4 n1636_s0 (
    .F(n1636_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1608_4) 
);
defparam n1636_s0.INIT=16'h1000;
  LUT4 n1642_s0 (
    .F(n1642_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1625_4) 
);
defparam n1642_s0.INIT=16'h4000;
  LUT4 n1644_s0 (
    .F(n1644_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1608_4) 
);
defparam n1644_s0.INIT=16'h4000;
  LUT4 n1652_s0 (
    .F(n1652_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1608_4) 
);
defparam n1652_s0.INIT=16'h4000;
  LUT4 n1658_s0 (
    .F(n1658_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1608_4) 
);
defparam n1658_s0.INIT=16'h8000;
  LUT4 n1666_s0 (
    .F(n1666_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1625_4) 
);
defparam n1666_s0.INIT=16'h0100;
  LUT4 n1669_s0 (
    .F(n1669_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1625_4) 
);
defparam n1669_s0.INIT=16'h1000;
  LUT4 n1681_s0 (
    .F(n1681_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1625_4) 
);
defparam n1681_s0.INIT=16'h4000;
  LUT4 n1689_s0 (
    .F(n1689_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1625_4) 
);
defparam n1689_s0.INIT=16'h8000;
  LUT4 n1693_s0 (
    .F(n1693_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1693_4) 
);
defparam n1693_s0.INIT=16'h1000;
  LUT4 n1701_s0 (
    .F(n1701_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1693_4) 
);
defparam n1701_s0.INIT=16'h4000;
  LUT4 n1709_s0 (
    .F(n1709_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1693_4) 
);
defparam n1709_s0.INIT=16'h8000;
  LUT4 n1717_s0 (
    .F(n1717_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1717_4) 
);
defparam n1717_s0.INIT=16'h1000;
  LUT4 n1722_s0 (
    .F(n1722_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1717_4) 
);
defparam n1722_s0.INIT=16'h1000;
  LUT4 n1728_s0 (
    .F(n1728_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1717_4) 
);
defparam n1728_s0.INIT=16'h4000;
  LUT4 n843_s0 (
    .F(n843_3),
    .I0(w_register_write),
    .I1(n849_3),
    .I2(w_palette_valid),
    .I3(n843_4) 
);
defparam n843_s0.INIT=16'hFF10;
  LUT4 n849_s0 (
    .F(n849_3),
    .I0(w_bus_address[0]),
    .I1(w_bus_write),
    .I2(w_bus_address[1]),
    .I3(n849_4) 
);
defparam n849_s0.INIT=16'h4000;
  LUT4 n887_s0 (
    .F(n887_3),
    .I0(w_register_data[3]),
    .I1(n887_4),
    .I2(w_palette_num[3]),
    .I3(w_register_write) 
);
defparam n887_s0.INIT=16'hAA3C;
  LUT4 n888_s0 (
    .F(n888_3),
    .I0(w_register_data[2]),
    .I1(n888_4),
    .I2(w_palette_num[2]),
    .I3(w_register_write) 
);
defparam n888_s0.INIT=16'hAA3C;
  LUT4 n889_s0 (
    .F(n889_3),
    .I0(w_register_data[1]),
    .I1(w_palette_num[0]),
    .I2(w_palette_num[1]),
    .I3(w_register_write) 
);
defparam n889_s0.INIT=16'hAA3C;
  LUT3 n890_s0 (
    .F(n890_3),
    .I0(w_palette_num[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n890_s0.INIT=8'hC5;
  LUT4 n943_s0 (
    .F(n943_3),
    .I0(n943_4),
    .I1(n943_5),
    .I2(w_cpu_vram_rdata[7]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n943_s0.INIT=16'hF044;
  LUT4 n944_s0 (
    .F(n944_3),
    .I0(n944_4),
    .I1(n943_5),
    .I2(w_cpu_vram_rdata[6]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n944_s0.INIT=16'hF088;
  LUT4 n945_s0 (
    .F(n945_3),
    .I0(n943_5),
    .I1(n945_4),
    .I2(w_cpu_vram_rdata[5]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n945_s0.INIT=16'hF088;
  LUT4 n946_s0 (
    .F(n946_3),
    .I0(n943_5),
    .I1(n946_4),
    .I2(w_cpu_vram_rdata[4]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n946_s0.INIT=16'hF088;
  LUT3 n947_s0 (
    .F(n947_3),
    .I0(n947_4),
    .I1(w_cpu_vram_rdata[3]),
    .I2(w_cpu_vram_rdata_en) 
);
defparam n947_s0.INIT=8'hCA;
  LUT4 n948_s0 (
    .F(n948_3),
    .I0(n943_5),
    .I1(n948_4),
    .I2(w_cpu_vram_rdata[2]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n948_s0.INIT=16'hF088;
  LUT4 n949_s0 (
    .F(n949_3),
    .I0(n949_4),
    .I1(n943_5),
    .I2(w_cpu_vram_rdata[1]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n949_s0.INIT=16'hF044;
  LUT4 n950_s0 (
    .F(n950_3),
    .I0(n950_4),
    .I1(n943_5),
    .I2(w_cpu_vram_rdata[0]),
    .I3(w_cpu_vram_rdata_en) 
);
defparam n950_s0.INIT=16'hF088;
  LUT3 n1448_s1 (
    .F(n1448_4),
    .I0(w_bus_address[1]),
    .I1(ff_2nd_access),
    .I2(n35_8) 
);
defparam n1448_s1.INIT=8'hB0;
  LUT4 n1464_s1 (
    .F(n1464_4),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]),
    .I2(w_bus_write),
    .I3(n849_4) 
);
defparam n1464_s1.INIT=16'h4000;
  LUT4 n1474_s0 (
    .F(n1474_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1693_4) 
);
defparam n1474_s0.INIT=16'h1000;
  LUT3 n1518_s1 (
    .F(n1518_4),
    .I0(ff_vram_address_inc),
    .I1(w_cpu_vram_rdata_en),
    .I2(n1518_5) 
);
defparam n1518_s1.INIT=8'h10;
  LUT2 n1752_s1 (
    .F(n1752_4),
    .I0(ff_color_palette_g_phase),
    .I1(n849_3) 
);
defparam n1752_s1.INIT=4'h4;
  LUT3 n933_s31 (
    .F(n933_37),
    .I0(w_status_command_enable),
    .I1(w_sprite_collision_x[0]),
    .I2(ff_status_register_pointer_0[0]) 
);
defparam n933_s31.INIT=8'hCA;
  LUT2 ff_palette_g_2_s2 (
    .F(ff_palette_g_2_5),
    .I0(ff_color_palette_g_phase),
    .I1(n849_3) 
);
defparam ff_palette_g_2_s2.INIT=4'h8;
  LUT4 ff_register_write_s4 (
    .F(ff_register_write_7),
    .I0(w_bus_wdata[7]),
    .I1(ff_2nd_access),
    .I2(n1464_4),
    .I3(ff_busy) 
);
defparam ff_register_write_s4.INIT=16'h008F;
  LUT4 ff_register_num_5_s4 (
    .F(ff_register_num_5_7),
    .I0(w_bus_wdata[7]),
    .I1(ff_2nd_access),
    .I2(w_bus_address[1]),
    .I3(n35_8) 
);
defparam ff_register_num_5_s4.INIT=16'hF800;
  LUT3 ff_register_pointer_5_s3 (
    .F(ff_register_pointer_5_8),
    .I0(ff_not_increment),
    .I1(n155_5),
    .I2(n1474_3) 
);
defparam ff_register_pointer_5_s3.INIT=8'hF4;
  LUT4 ff_vram_valid_s3 (
    .F(ff_vram_valid_6),
    .I0(ff_vram_address_inc_8),
    .I1(n1518_5),
    .I2(ff_vram_address_inc),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_valid_s3.INIT=16'h000E;
  LUT4 ff_vram_address_inc_s3 (
    .F(ff_vram_address_inc_8),
    .I0(n1481_4),
    .I1(n198_7),
    .I2(ff_vram_address_inc),
    .I3(w_cpu_vram_rdata_en) 
);
defparam ff_vram_address_inc_s3.INIT=16'hFFF8;
  LUT3 ff_vram_address_13_s3 (
    .F(ff_vram_address_13_6),
    .I0(n35_8),
    .I1(ff_vram_address_13_7),
    .I2(ff_vram_address_inc) 
);
defparam ff_vram_address_13_s3.INIT=8'hF8;
  LUT4 ff_vram_address_16_s3 (
    .F(ff_vram_address_16_6),
    .I0(ff_vram_address_16_7),
    .I1(ff_vram_address_16_8),
    .I2(ff_vram_address_inc),
    .I3(n362_5) 
);
defparam ff_vram_address_16_s3.INIT=16'hFFB0;
  LUT3 ff_color_palette_valid_s4 (
    .F(ff_color_palette_valid_7),
    .I0(n849_3),
    .I1(ff_color_palette_g_phase),
    .I2(w_register_write) 
);
defparam ff_color_palette_valid_s4.INIT=8'h0D;
  LUT4 ff_line_interrupt_s3 (
    .F(ff_line_interrupt_8),
    .I0(ff_line_interrupt_9),
    .I1(ff_line_interrupt_10),
    .I2(ff_line_interrupt_11),
    .I3(ff_line_interrupt_enable) 
);
defparam ff_line_interrupt_s3.INIT=16'hCAFF;
  LUT4 ff_frame_interrupt_s3 (
    .F(ff_frame_interrupt_8),
    .I0(ff_frame_interrupt_9),
    .I1(ff_frame_interrupt_10),
    .I2(ff_line_interrupt_11),
    .I3(ff_frame_interrupt_enable) 
);
defparam ff_frame_interrupt_s3.INIT=16'hCAFF;
  LUT2 n1008_s2 (
    .F(n1008_7),
    .I0(n943_5),
    .I1(ff_frame_interrupt_enable) 
);
defparam n1008_s2.INIT=4'h4;
  LUT2 n992_s2 (
    .F(n992_7),
    .I0(n943_5),
    .I1(ff_line_interrupt_enable) 
);
defparam n992_s2.INIT=4'h4;
  LUT3 n200_s4 (
    .F(n200_9),
    .I0(w_cpu_vram_write),
    .I1(w_cpu_vram_rdata_en),
    .I2(ff_vram_address_inc) 
);
defparam n200_s4.INIT=8'h0E;
  LUT2 n933_s30 (
    .F(n933_39),
    .I0(ff_status_register_pointer_0[0]),
    .I1(ff_line_interrupt) 
);
defparam n933_s30.INIT=4'h8;
  LUT2 n951_s1 (
    .F(n951_6),
    .I0(w_cpu_vram_rdata_en),
    .I1(n943_5) 
);
defparam n951_s1.INIT=4'hE;
  LUT4 n155_s1 (
    .F(n155_4),
    .I0(ff_register_pointer[4]),
    .I1(ff_register_pointer[3]),
    .I2(ff_register_pointer[2]),
    .I3(n158_4) 
);
defparam n155_s1.INIT=16'h8000;
  LUT4 n155_s2 (
    .F(n155_5),
    .I0(w_bus_write),
    .I1(w_bus_address[0]),
    .I2(w_bus_address[1]),
    .I3(n849_4) 
);
defparam n155_s2.INIT=16'h8000;
  LUT2 n158_s1 (
    .F(n158_4),
    .I0(ff_register_pointer[1]),
    .I1(ff_register_pointer[0]) 
);
defparam n158_s1.INIT=4'h8;
  LUT4 n308_s1 (
    .F(n308_4),
    .I0(n308_5),
    .I1(w_cpu_vram_address[12]),
    .I2(w_cpu_vram_address[11]),
    .I3(n314_4) 
);
defparam n308_s1.INIT=16'h8000;
  LUT3 n309_s1 (
    .F(n309_4),
    .I0(w_cpu_vram_address[11]),
    .I1(w_cpu_vram_address[10]),
    .I2(n311_4) 
);
defparam n309_s1.INIT=8'h80;
  LUT2 n310_s1 (
    .F(n310_4),
    .I0(w_cpu_vram_address[10]),
    .I1(n311_4) 
);
defparam n310_s1.INIT=4'h8;
  LUT4 n311_s1 (
    .F(n311_4),
    .I0(w_cpu_vram_address[9]),
    .I1(w_cpu_vram_address[8]),
    .I2(w_cpu_vram_address[7]),
    .I3(n314_4) 
);
defparam n311_s1.INIT=16'h8000;
  LUT3 n312_s1 (
    .F(n312_4),
    .I0(w_cpu_vram_address[8]),
    .I1(w_cpu_vram_address[7]),
    .I2(n314_4) 
);
defparam n312_s1.INIT=8'h80;
  LUT2 n313_s1 (
    .F(n313_4),
    .I0(w_cpu_vram_address[7]),
    .I1(n314_4) 
);
defparam n313_s1.INIT=4'h8;
  LUT4 n314_s1 (
    .F(n314_4),
    .I0(w_cpu_vram_address[6]),
    .I1(w_cpu_vram_address[5]),
    .I2(w_cpu_vram_address[4]),
    .I3(n317_4) 
);
defparam n314_s1.INIT=16'h8000;
  LUT3 n315_s1 (
    .F(n315_4),
    .I0(w_cpu_vram_address[5]),
    .I1(w_cpu_vram_address[4]),
    .I2(n317_4) 
);
defparam n315_s1.INIT=8'h80;
  LUT2 n316_s1 (
    .F(n316_4),
    .I0(w_cpu_vram_address[4]),
    .I1(n317_4) 
);
defparam n316_s1.INIT=4'h8;
  LUT4 n317_s1 (
    .F(n317_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[3]),
    .I2(w_cpu_vram_address[2]),
    .I3(w_cpu_vram_address[1]) 
);
defparam n317_s1.INIT=16'h8000;
  LUT3 n318_s1 (
    .F(n318_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[2]),
    .I2(w_cpu_vram_address[1]) 
);
defparam n318_s1.INIT=8'h80;
  LUT2 n319_s1 (
    .F(n319_4),
    .I0(w_cpu_vram_address[0]),
    .I1(w_cpu_vram_address[1]) 
);
defparam n319_s1.INIT=4'h8;
  LUT4 n362_s1 (
    .F(n362_4),
    .I0(w_cpu_vram_address[15]),
    .I1(w_cpu_vram_address[14]),
    .I2(w_cpu_vram_address[13]),
    .I3(n308_4) 
);
defparam n362_s1.INIT=16'h8000;
  LUT4 n362_s2 (
    .F(n362_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1625_4) 
);
defparam n362_s2.INIT=16'h4000;
  LUT3 n363_s1 (
    .F(n363_4),
    .I0(w_cpu_vram_address[14]),
    .I1(w_cpu_vram_address[13]),
    .I2(n308_4) 
);
defparam n363_s1.INIT=8'h80;
  LUT2 n364_s1 (
    .F(n364_4),
    .I0(w_cpu_vram_address[13]),
    .I1(n308_4) 
);
defparam n364_s1.INIT=4'h8;
  LUT4 n1608_s1 (
    .F(n1608_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_num[5]),
    .I3(w_register_write) 
);
defparam n1608_s1.INIT=16'h0100;
  LUT4 n1625_s1 (
    .F(n1625_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[5]),
    .I2(w_register_write),
    .I3(w_register_num[3]) 
);
defparam n1625_s1.INIT=16'h1000;
  LUT4 n1693_s1 (
    .F(n1693_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[5]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1693_s1.INIT=16'h1000;
  LUT4 n1717_s1 (
    .F(n1717_4),
    .I0(w_register_num[5]),
    .I1(w_register_num[3]),
    .I2(w_register_num[4]),
    .I3(w_register_write) 
);
defparam n1717_s1.INIT=16'h4000;
  LUT4 n843_s1 (
    .F(n843_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1693_4) 
);
defparam n843_s1.INIT=16'h0100;
  LUT2 n849_s1 (
    .F(n849_4),
    .I0(w_bus_valid),
    .I1(ff_valid_7) 
);
defparam n849_s1.INIT=4'h8;
  LUT3 n887_s1 (
    .F(n887_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[2]),
    .I2(w_palette_num[1]) 
);
defparam n887_s1.INIT=8'h80;
  LUT2 n888_s1 (
    .F(n888_4),
    .I0(w_palette_num[0]),
    .I1(w_palette_num[1]) 
);
defparam n888_s1.INIT=4'h8;
  LUT4 n943_s1 (
    .F(n943_4),
    .I0(n943_6),
    .I1(ff_status_register_pointer_0[2]),
    .I2(ff_status_register_pointer_0[3]),
    .I3(n943_7) 
);
defparam n943_s1.INIT=16'h320E;
  LUT4 n943_s2 (
    .F(n943_5),
    .I0(w_bus_write),
    .I1(n943_8),
    .I2(w_bus_valid),
    .I3(ff_valid_7) 
);
defparam n943_s2.INIT=16'h4000;
  LUT4 n944_s1 (
    .F(n944_4),
    .I0(n944_5),
    .I1(n944_6),
    .I2(ff_status_register_pointer_0[2]),
    .I3(ff_status_register_pointer_0[3]) 
);
defparam n944_s1.INIT=16'hFCC5;
  LUT4 n945_s1 (
    .F(n945_4),
    .I0(ff_status_register_pointer_0[2]),
    .I1(n945_5),
    .I2(n945_6),
    .I3(n945_7) 
);
defparam n945_s1.INIT=16'h0BBB;
  LUT4 n946_s1 (
    .F(n946_4),
    .I0(ff_status_register_pointer_0[2]),
    .I1(n946_5),
    .I2(n946_6),
    .I3(n945_7) 
);
defparam n946_s1.INIT=16'h0BBB;
  LUT4 n947_s1 (
    .F(n947_4),
    .I0(ff_status_register_pointer_0[2]),
    .I1(n947_5),
    .I2(n947_6),
    .I3(n943_5) 
);
defparam n947_s1.INIT=16'h0B00;
  LUT4 n948_s1 (
    .F(n948_4),
    .I0(n948_5),
    .I1(ff_status_register_pointer_0[2]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer_0[0]) 
);
defparam n948_s1.INIT=16'h57FC;
  LUT4 n949_s1 (
    .F(n949_4),
    .I0(n949_5),
    .I1(ff_status_register_pointer_0[2]),
    .I2(n949_6),
    .I3(ff_status_register_pointer_0[3]) 
);
defparam n949_s1.INIT=16'h2207;
  LUT4 n950_s1 (
    .F(n950_4),
    .I0(ff_status_register_pointer_0[2]),
    .I1(ff_status_register_pointer[1]),
    .I2(n933_35),
    .I3(ff_status_register_pointer_0[3]) 
);
defparam n950_s1.INIT=16'hEEF0;
  LUT4 n1518_s2 (
    .F(n1518_5),
    .I0(w_cpu_vram_valid),
    .I1(w_bus_address[0]),
    .I2(w_bus_address[1]),
    .I3(n849_4) 
);
defparam n1518_s2.INIT=16'h0100;
  LUT3 ff_vram_address_13_s4 (
    .F(ff_vram_address_13_7),
    .I0(w_bus_wdata[7]),
    .I1(w_bus_address[1]),
    .I2(ff_2nd_access) 
);
defparam ff_vram_address_13_s4.INIT=8'h10;
  LUT2 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_7),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam ff_vram_address_16_s4.INIT=4'h8;
  LUT2 ff_vram_address_16_s5 (
    .F(ff_vram_address_16_8),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]) 
);
defparam ff_vram_address_16_s5.INIT=4'h1;
  LUT4 ff_line_interrupt_s4 (
    .F(ff_line_interrupt_9),
    .I0(w_screen_pos_y_Z[3]),
    .I1(reg_interrupt_line[3]),
    .I2(ff_line_interrupt_12),
    .I3(ff_line_interrupt_13) 
);
defparam ff_line_interrupt_s4.INIT=16'h9000;
  LUT4 ff_line_interrupt_s5 (
    .F(ff_line_interrupt_10),
    .I0(ff_status_register_pointer[1]),
    .I1(ff_status_register_pointer_0[2]),
    .I2(ff_status_register_pointer_0[3]),
    .I3(ff_status_register_pointer_0[0]) 
);
defparam ff_line_interrupt_s5.INIT=16'h0100;
  LUT4 ff_line_interrupt_s6 (
    .F(ff_line_interrupt_11),
    .I0(w_bus_write),
    .I1(w_bus_address[1]),
    .I2(w_bus_address[0]),
    .I3(n849_4) 
);
defparam ff_line_interrupt_s6.INIT=16'h1000;
  LUT4 ff_frame_interrupt_s4 (
    .F(ff_frame_interrupt_9),
    .I0(w_screen_pos_y_0_1),
    .I1(ff_frame_interrupt_11),
    .I2(ff_display_color_7_11),
    .I3(ff_frame_interrupt_12) 
);
defparam ff_frame_interrupt_s4.INIT=16'h4000;
  LUT4 ff_frame_interrupt_s5 (
    .F(ff_frame_interrupt_10),
    .I0(ff_status_register_pointer_0[0]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer_0[2]),
    .I3(ff_status_register_pointer_0[3]) 
);
defparam ff_frame_interrupt_s5.INIT=16'h0001;
  LUT4 n308_s2 (
    .F(n308_5),
    .I0(w_cpu_vram_address[10]),
    .I1(w_cpu_vram_address[9]),
    .I2(w_cpu_vram_address[8]),
    .I3(w_cpu_vram_address[7]) 
);
defparam n308_s2.INIT=16'h8000;
  LUT4 n943_s3 (
    .F(n943_6),
    .I0(ff_frame_interrupt),
    .I1(w_sprite_collision_x[7]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer_0[0]) 
);
defparam n943_s3.INIT=16'h3FF5;
  LUT4 n943_s4 (
    .F(n943_7),
    .I0(ff_status_register_pointer[1]),
    .I1(n943_9),
    .I2(ff_status_register_pointer_0[0]),
    .I3(ff_status_register_pointer_0[3]) 
);
defparam n943_s4.INIT=16'h05CF;
  LUT2 n943_s5 (
    .F(n943_8),
    .I0(w_bus_address[1]),
    .I1(w_bus_address[0]) 
);
defparam n943_s5.INIT=4'h4;
  LUT4 n944_s2 (
    .F(n944_5),
    .I0(w_sprite_collision),
    .I1(w_sprite_collision_x[6]),
    .I2(ff_status_register_pointer[1]),
    .I3(ff_status_register_pointer_0[0]) 
);
defparam n944_s2.INIT=16'h3FF5;
  LUT4 n944_s3 (
    .F(n944_6),
    .I0(w_sprite_collision_y[6]),
    .I1(ff_status_register_pointer[1]),
    .I2(n944_7),
    .I3(ff_status_register_pointer_0[3]) 
);
defparam n944_s3.INIT=16'hFC2F;
  LUT4 n945_s2 (
    .F(n945_5),
    .I0(w_sprite_collision_x[5]),
    .I1(ff_status_register_pointer_0[3]),
    .I2(ff_status_register_pointer_0[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n945_s2.INIT=16'h133F;
  LUT3 n945_s3 (
    .F(n945_6),
    .I0(w_sprite_collision_y[5]),
    .I1(w_status_color[5]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n945_s3.INIT=8'h35;
  LUT3 n945_s4 (
    .F(n945_7),
    .I0(ff_status_register_pointer_0[3]),
    .I1(ff_status_register_pointer_0[2]),
    .I2(ff_status_register_pointer_0[0]) 
);
defparam n945_s4.INIT=8'h40;
  LUT4 n946_s2 (
    .F(n946_5),
    .I0(w_sprite_collision_x[4]),
    .I1(ff_status_register_pointer_0[3]),
    .I2(ff_status_register_pointer_0[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n946_s2.INIT=16'h133F;
  LUT3 n946_s3 (
    .F(n946_6),
    .I0(w_sprite_collision_y[4]),
    .I1(w_status_color[4]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n946_s3.INIT=8'h35;
  LUT4 n947_s2 (
    .F(n947_5),
    .I0(w_sprite_collision_x[3]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer_0[3]),
    .I3(ff_status_register_pointer_0[0]) 
);
defparam n947_s2.INIT=16'h0733;
  LUT4 n947_s3 (
    .F(n947_6),
    .I0(w_sprite_collision_y[3]),
    .I1(w_status_color[3]),
    .I2(ff_status_register_pointer[1]),
    .I3(n945_7) 
);
defparam n947_s3.INIT=16'h3500;
  LUT4 n948_s2 (
    .F(n948_5),
    .I0(w_sprite_collision_x[2]),
    .I1(n948_6),
    .I2(ff_status_register_pointer_0[3]),
    .I3(ff_status_register_pointer_0[2]) 
);
defparam n948_s2.INIT=16'h0C05;
  LUT4 n949_s2 (
    .F(n949_5),
    .I0(ff_status_register_pointer_0[2]),
    .I1(w_sprite_collision_y[1]),
    .I2(ff_status_register_pointer_0[0]),
    .I3(ff_status_register_pointer[1]) 
);
defparam n949_s2.INIT=16'h008F;
  LUT3 n949_s3 (
    .F(n949_6),
    .I0(n949_7),
    .I1(ff_status_register_pointer_0[0]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n949_s3.INIT=8'h40;
  LUT4 ff_line_interrupt_s7 (
    .F(ff_line_interrupt_12),
    .I0(w_screen_pos_y_1_1),
    .I1(reg_interrupt_line[1]),
    .I2(w_screen_pos_y_Z[4]),
    .I3(reg_interrupt_line[4]) 
);
defparam ff_line_interrupt_s7.INIT=16'h9009;
  LUT4 ff_line_interrupt_s8 (
    .F(ff_line_interrupt_13),
    .I0(w_screen_pos_y_2_1),
    .I1(reg_interrupt_line[2]),
    .I2(ff_line_interrupt_14),
    .I3(ff_line_interrupt_15) 
);
defparam ff_line_interrupt_s8.INIT=16'h9000;
  LUT4 ff_frame_interrupt_s6 (
    .F(ff_frame_interrupt_11),
    .I0(w_screen_pos_y_1_1),
    .I1(w_screen_pos_y_2_1),
    .I2(ff_frame_interrupt_13),
    .I3(n255_11) 
);
defparam ff_frame_interrupt_s6.INIT=16'h4000;
  LUT4 ff_frame_interrupt_s7 (
    .F(ff_frame_interrupt_12),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[4]),
    .I2(ff_frame_interrupt_14),
    .I3(n1245_6) 
);
defparam ff_frame_interrupt_s7.INIT=16'h4000;
  LUT3 n943_s6 (
    .F(n943_9),
    .I0(w_sprite_collision_y[7]),
    .I1(w_status_color[7]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n943_s6.INIT=8'hCA;
  LUT3 n944_s4 (
    .F(n944_7),
    .I0(w_status_color[6]),
    .I1(ff_status_register_pointer[1]),
    .I2(ff_status_register_pointer_0[0]) 
);
defparam n944_s4.INIT=8'h70;
  LUT3 n948_s3 (
    .F(n948_6),
    .I0(w_sprite_collision_y[2]),
    .I1(w_status_color[2]),
    .I2(ff_status_register_pointer[1]) 
);
defparam n948_s3.INIT=8'h35;
  LUT3 n949_s4 (
    .F(n949_7),
    .I0(w_sprite_collision_x[1]),
    .I1(w_status_color[1]),
    .I2(ff_status_register_pointer_0[2]) 
);
defparam n949_s4.INIT=8'h35;
  LUT4 ff_line_interrupt_s9 (
    .F(ff_line_interrupt_14),
    .I0(w_screen_pos_y_0_1),
    .I1(reg_interrupt_line[0]),
    .I2(w_screen_pos_y_Z[7]),
    .I3(reg_interrupt_line[7]) 
);
defparam ff_line_interrupt_s9.INIT=16'h9009;
  LUT4 ff_line_interrupt_s10 (
    .F(ff_line_interrupt_15),
    .I0(w_screen_pos_y_8_1),
    .I1(w_screen_pos_y_Z[5]),
    .I2(reg_interrupt_line[5]),
    .I3(ff_line_interrupt_16) 
);
defparam ff_line_interrupt_s10.INIT=16'h4100;
  LUT4 ff_frame_interrupt_s8 (
    .F(ff_frame_interrupt_13),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_half_count_9),
    .I2(ff_half_count_12),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam ff_frame_interrupt_s8.INIT=16'h0100;
  LUT4 ff_frame_interrupt_s9 (
    .F(ff_frame_interrupt_14),
    .I0(w_screen_pos_y_8_1),
    .I1(w_screen_pos_y_9_1),
    .I2(w_screen_pos_y_Z[6]),
    .I3(w_screen_pos_y_Z[7]) 
);
defparam ff_frame_interrupt_s9.INIT=16'h1000;
  LUT3 ff_line_interrupt_s11 (
    .F(ff_line_interrupt_16),
    .I0(w_screen_pos_y_9_1),
    .I1(w_screen_pos_y_Z[6]),
    .I2(reg_interrupt_line[6]) 
);
defparam ff_line_interrupt_s11.INIT=8'h41;
  LUT3 n157_s2 (
    .F(n157_6),
    .I0(ff_register_pointer[2]),
    .I1(ff_register_pointer[1]),
    .I2(ff_register_pointer[0]) 
);
defparam n157_s2.INIT=8'h80;
  LUT4 n156_s2 (
    .F(n156_6),
    .I0(ff_register_pointer[3]),
    .I1(ff_register_pointer[2]),
    .I2(ff_register_pointer[1]),
    .I3(ff_register_pointer[0]) 
);
defparam n156_s2.INIT=16'h8000;
  LUT4 n35_s2 (
    .F(n35_8),
    .I0(w_bus_write),
    .I1(w_bus_address[0]),
    .I2(w_bus_valid),
    .I3(ff_valid_7) 
);
defparam n35_s2.INIT=16'h8000;
  LUT4 n211_s4 (
    .F(n211_10),
    .I0(w_cpu_vram_rdata_en),
    .I1(n1518_5),
    .I2(ff_busy),
    .I3(ff_vram_address_inc) 
);
defparam n211_s4.INIT=16'h00F4;
  LUT4 n891_s8 (
    .F(n891_14),
    .I0(n849_3),
    .I1(w_register_write),
    .I2(n843_4),
    .I3(ff_color_palette_g_phase) 
);
defparam n891_s8.INIT=16'h0532;
  DFFCE ff_1st_byte_7_s0 (
    .Q(w_register_data[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_6_s0 (
    .Q(w_register_data[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_5_s0 (
    .Q(w_register_data[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_4_s0 (
    .Q(w_register_data[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_3_s0 (
    .Q(w_register_data[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_2_s0 (
    .Q(w_register_data[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_1_s0 (
    .Q(w_register_data[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_1st_byte_0_s0 (
    .Q(w_register_data[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1448_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_write_s0 (
    .Q(w_register_write),
    .D(n35_8),
    .CLK(clk85m),
    .CE(ff_register_write_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_5_s0 (
    .Q(w_register_num[5]),
    .D(n74_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_4_s0 (
    .Q(w_register_num[4]),
    .D(n75_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_3_s0 (
    .Q(w_register_num[3]),
    .D(n76_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_2_s0 (
    .Q(w_register_num[2]),
    .D(n77_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_1_s0 (
    .Q(w_register_num[1]),
    .D(n78_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_register_num_0_s0 (
    .Q(w_register_num[0]),
    .D(n79_3),
    .CLK(clk85m),
    .CE(ff_register_num_5_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_not_increment_s0 (
    .Q(ff_not_increment),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1474_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(w_cpu_vram_valid),
    .D(n188_8),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_cpu_vram_write),
    .D(w_bus_write),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_cpu_vram_wdata[7]),
    .D(w_bus_wdata[7]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_cpu_vram_wdata[6]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_cpu_vram_wdata[5]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_cpu_vram_wdata[4]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_cpu_vram_wdata[3]),
    .D(w_bus_wdata[3]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_cpu_vram_wdata[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_cpu_vram_wdata[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_cpu_vram_wdata[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1518_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_4_s0 (
    .Q(reg_screen_mode[4]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1608_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_3_s0 (
    .Q(reg_screen_mode[3]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1608_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_2_s0 (
    .Q(reg_screen_mode[2]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1608_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_1_s0 (
    .Q(reg_screen_mode[1]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1611_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_0_s0 (
    .Q(reg_screen_mode[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1611_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_line_interrupt_enable_s0 (
    .Q(ff_line_interrupt_enable),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1608_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_magify_s0 (
    .Q(reg_sprite_magify),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1611_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_16x16_s0 (
    .Q(reg_sprite_16x16),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1611_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_frame_interrupt_enable_s0 (
    .Q(ff_frame_interrupt_enable),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1611_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_on_s0 (
    .Q(reg_display_on),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1611_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_16_s0 (
    .Q(reg_pattern_name_table_base[16]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1618_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_15_s0 (
    .Q(reg_pattern_name_table_base[15]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1618_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_14_s0 (
    .Q(reg_pattern_name_table_base[14]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1618_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_13_s0 (
    .Q(reg_pattern_name_table_base[13]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1618_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_12_s0 (
    .Q(reg_pattern_name_table_base[12]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1618_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_11_s0 (
    .Q(reg_pattern_name_table_base[11]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1618_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_name_table_base_10_s0 (
    .Q(reg_pattern_name_table_base[10]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1618_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_16_s0 (
    .Q(reg_color_table_base[16]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1625_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_15_s0 (
    .Q(reg_color_table_base[15]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1625_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_14_s0 (
    .Q(reg_color_table_base[14]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1625_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_13_s0 (
    .Q(reg_color_table_base[13]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_12_s0 (
    .Q(reg_color_table_base[12]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_11_s0 (
    .Q(reg_color_table_base[11]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_10_s0 (
    .Q(reg_color_table_base[10]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_9_s0 (
    .Q(reg_color_table_base[9]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_8_s0 (
    .Q(reg_color_table_base[8]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_7_s0 (
    .Q(reg_color_table_base[7]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_table_base_6_s0 (
    .Q(reg_color_table_base[6]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1628_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_16_s0 (
    .Q(reg_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_15_s0 (
    .Q(reg_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_14_s0 (
    .Q(reg_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_13_s0 (
    .Q(reg_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_12_s0 (
    .Q(reg_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_generator_table_base_11_s0 (
    .Q(reg_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1636_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_16_s0 (
    .Q(reg_sprite_attribute_table_base[16]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1642_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_15_s0 (
    .Q(reg_sprite_attribute_table_base[15]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1642_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_14_s0 (
    .Q(reg_sprite_attribute_table_base[14]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_13_s0 (
    .Q(reg_sprite_attribute_table_base[13]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_12_s0 (
    .Q(reg_sprite_attribute_table_base[12]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_11_s0 (
    .Q(reg_sprite_attribute_table_base[11]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_10_s0 (
    .Q(reg_sprite_attribute_table_base[10]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_9_s0 (
    .Q(reg_sprite_attribute_table_base[9]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_8_s0 (
    .Q(reg_sprite_attribute_table_base[8]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_attribute_table_base_7_s0 (
    .Q(reg_sprite_attribute_table_base[7]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1644_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_16_s0 (
    .Q(reg_sprite_pattern_generator_table_base[16]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1652_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_15_s0 (
    .Q(reg_sprite_pattern_generator_table_base[15]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1652_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_14_s0 (
    .Q(reg_sprite_pattern_generator_table_base[14]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1652_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_13_s0 (
    .Q(reg_sprite_pattern_generator_table_base[13]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1652_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_12_s0 (
    .Q(reg_sprite_pattern_generator_table_base[12]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1652_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_pattern_generator_table_base_11_s0 (
    .Q(reg_sprite_pattern_generator_table_base[11]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1652_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_7_s0 (
    .Q(reg_backdrop_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_6_s0 (
    .Q(reg_backdrop_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_5_s0 (
    .Q(reg_backdrop_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_4_s0 (
    .Q(reg_backdrop_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_3_s0 (
    .Q(reg_backdrop_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_2_s0 (
    .Q(reg_backdrop_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_1_s0 (
    .Q(reg_backdrop_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_backdrop_color_0_s0 (
    .Q(reg_backdrop_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1658_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_disable_s0 (
    .Q(reg_sprite_disable),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1666_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_opaque_s0 (
    .Q(reg_color0_opaque),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1666_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_50hz_mode_s0 (
    .Q(reg_50hz_mode),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1669_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interleaving_mode_s0 (
    .Q(reg_interleaving_mode),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1669_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interlace_mode_s0 (
    .Q(reg_interlace_mode),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1669_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_212lines_mode_s0 (
    .Q(reg_212lines_mode),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1669_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_7_s0 (
    .Q(reg_blink_period[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_6_s0 (
    .Q(reg_blink_period[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_5_s0 (
    .Q(reg_blink_period[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_4_s0 (
    .Q(reg_blink_period[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_3_s0 (
    .Q(reg_blink_period[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_2_s0 (
    .Q(reg_blink_period[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_1_s0 (
    .Q(reg_blink_period[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_blink_period_0_s0 (
    .Q(reg_blink_period[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1681_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_3_s0 (
    .Q(ff_status_register_pointer_0[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1689_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_2_s0 (
    .Q(ff_status_register_pointer_0[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1689_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_1_s0 (
    .Q(ff_status_register_pointer[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1689_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_status_register_pointer_0_s0 (
    .Q(ff_status_register_pointer_0[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1689_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_7_s0 (
    .Q(reg_display_adjust[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_6_s0 (
    .Q(reg_display_adjust[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_5_s0 (
    .Q(reg_display_adjust[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_4_s0 (
    .Q(reg_display_adjust[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_3_s0 (
    .Q(reg_display_adjust[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_2_s0 (
    .Q(reg_display_adjust[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_1_s0 (
    .Q(reg_display_adjust[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_adjust_0_s0 (
    .Q(reg_display_adjust[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1693_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_7_s0 (
    .Q(reg_interrupt_line[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_6_s0 (
    .Q(reg_interrupt_line[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_5_s0 (
    .Q(reg_interrupt_line[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_4_s0 (
    .Q(reg_interrupt_line[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_3_s0 (
    .Q(reg_interrupt_line[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_2_s0 (
    .Q(reg_interrupt_line[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_1_s0 (
    .Q(reg_interrupt_line[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_interrupt_line_0_s0 (
    .Q(reg_interrupt_line[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1701_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_7_s0 (
    .Q(reg_vertical_offset[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_6_s0 (
    .Q(reg_vertical_offset[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_5_s0 (
    .Q(reg_vertical_offset[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_4_s0 (
    .Q(reg_vertical_offset[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_3_s0 (
    .Q(reg_vertical_offset[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_2_s0 (
    .Q(reg_vertical_offset[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_1_s0 (
    .Q(reg_vertical_offset[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vertical_offset_0_s0 (
    .Q(reg_vertical_offset[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1709_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_scroll_planes_s0 (
    .Q(reg_scroll_planes),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1717_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_left_mask_s0 (
    .Q(reg_left_mask),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1717_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(reg_horizontal_offset_l[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1728_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(reg_horizontal_offset_l[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1728_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(reg_horizontal_offset_l[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1728_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(reg_horizontal_offset_h[8]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1722_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(reg_horizontal_offset_h[7]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1722_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(reg_horizontal_offset_h[6]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1722_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(reg_horizontal_offset_h[5]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1722_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(reg_horizontal_offset_h[4]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1722_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(reg_horizontal_offset_h[3]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1722_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_palette_valid_s0 (
    .Q(w_palette_valid),
    .D(n849_3),
    .CLK(clk85m),
    .CE(ff_color_palette_valid_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(w_palette_r[2]),
    .D(w_bus_wdata[6]),
    .CLK(clk85m),
    .CE(n1752_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(w_palette_r[1]),
    .D(w_bus_wdata[5]),
    .CLK(clk85m),
    .CE(n1752_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(w_palette_r[0]),
    .D(w_bus_wdata[4]),
    .CLK(clk85m),
    .CE(n1752_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(w_palette_g[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(w_palette_g[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(w_palette_g[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(ff_palette_g_2_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(w_palette_b[2]),
    .D(w_bus_wdata[2]),
    .CLK(clk85m),
    .CE(n1752_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(w_palette_b[1]),
    .D(w_bus_wdata[1]),
    .CLK(clk85m),
    .CE(n1752_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(w_palette_b[0]),
    .D(w_bus_wdata[0]),
    .CLK(clk85m),
    .CE(n1752_4),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_7_s0 (
    .Q(w_bus_vdp_rdata[7]),
    .D(n943_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_6_s0 (
    .Q(w_bus_vdp_rdata[6]),
    .D(n944_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_5_s0 (
    .Q(w_bus_vdp_rdata[5]),
    .D(n945_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_4_s0 (
    .Q(w_bus_vdp_rdata[4]),
    .D(n946_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_3_s0 (
    .Q(w_bus_vdp_rdata[3]),
    .D(n947_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_2_s0 (
    .Q(w_bus_vdp_rdata[2]),
    .D(n948_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_1_s0 (
    .Q(w_bus_vdp_rdata[1]),
    .D(n949_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_0_s0 (
    .Q(w_bus_vdp_rdata[0]),
    .D(n950_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_bus_rdata_en_s0 (
    .Q(w_bus_vdp_rdata_en),
    .D(n951_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_type_s0 (
    .Q(reg_vram_type),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1666_3),
    .PRESET(n36_6) 
);
  DFFCE ff_register_pointer_5_s1 (
    .Q(ff_register_pointer[5]),
    .D(n155_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_5_s1.INIT=1'b0;
  DFFCE ff_register_pointer_4_s1 (
    .Q(ff_register_pointer[4]),
    .D(n156_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_4_s1.INIT=1'b0;
  DFFCE ff_register_pointer_3_s1 (
    .Q(ff_register_pointer[3]),
    .D(n157_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_3_s1.INIT=1'b0;
  DFFCE ff_register_pointer_2_s1 (
    .Q(ff_register_pointer[2]),
    .D(n158_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_2_s1.INIT=1'b0;
  DFFCE ff_register_pointer_1_s1 (
    .Q(ff_register_pointer[1]),
    .D(n159_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_1_s1.INIT=1'b0;
  DFFCE ff_register_pointer_0_s1 (
    .Q(ff_register_pointer[0]),
    .D(n160_3),
    .CLK(clk85m),
    .CE(ff_register_pointer_5_8),
    .CLEAR(n36_6) 
);
defparam ff_register_pointer_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_inc_s1 (
    .Q(ff_vram_address_inc),
    .D(n200_9),
    .CLK(clk85m),
    .CE(ff_vram_address_inc_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_inc_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_cpu_vram_address[13]),
    .D(n308_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_cpu_vram_address[12]),
    .D(n309_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_cpu_vram_address[11]),
    .D(n310_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_cpu_vram_address[10]),
    .D(n311_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_cpu_vram_address[9]),
    .D(n312_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_cpu_vram_address[8]),
    .D(n313_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_cpu_vram_address[7]),
    .D(n314_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_cpu_vram_address[6]),
    .D(n315_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_cpu_vram_address[5]),
    .D(n316_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_cpu_vram_address[4]),
    .D(n317_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_cpu_vram_address[3]),
    .D(n318_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_cpu_vram_address[2]),
    .D(n319_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_cpu_vram_address[1]),
    .D(n320_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_cpu_vram_address[0]),
    .D(n321_3),
    .CLK(clk85m),
    .CE(ff_vram_address_13_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_cpu_vram_address[16]),
    .D(n362_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_cpu_vram_address[15]),
    .D(n363_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_cpu_vram_address[14]),
    .D(n364_3),
    .CLK(clk85m),
    .CE(ff_vram_address_16_6),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_3_s1 (
    .Q(w_palette_num[3]),
    .D(n887_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_3_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_2_s1 (
    .Q(w_palette_num[2]),
    .D(n888_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_2_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_1_s1 (
    .Q(w_palette_num[1]),
    .D(n889_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_1_s1.INIT=1'b0;
  DFFCE ff_color_palette_address_0_s1 (
    .Q(w_palette_num[0]),
    .D(n890_3),
    .CLK(clk85m),
    .CE(n843_3),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_address_0_s1.INIT=1'b0;
  DFFCE ff_line_interrupt_s1 (
    .Q(ff_line_interrupt),
    .D(n992_7),
    .CLK(clk85m),
    .CE(ff_line_interrupt_8),
    .CLEAR(n36_6) 
);
defparam ff_line_interrupt_s1.INIT=1'b0;
  DFFCE ff_frame_interrupt_s1 (
    .Q(ff_frame_interrupt),
    .D(n1008_7),
    .CLK(clk85m),
    .CE(ff_frame_interrupt_8),
    .CLEAR(n36_6) 
);
defparam ff_frame_interrupt_s1.INIT=1'b0;
  DFFCE ff_2nd_access_s1 (
    .Q(ff_2nd_access),
    .D(n89_5),
    .CLK(clk85m),
    .CE(n1464_4),
    .CLEAR(n36_6) 
);
defparam ff_2nd_access_s1.INIT=1'b0;
  DFFC ff_busy_s4 (
    .Q(ff_busy),
    .D(n211_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_busy_s4.INIT=1'b0;
  DFFC ff_color_palette_g_phase_s4 (
    .Q(ff_color_palette_g_phase),
    .D(n891_14),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_color_palette_g_phase_s4.INIT=1'b0;
  MUX2_LUT5 n933_s27 (
    .O(n933_31),
    .I0(n933_28),
    .I1(n933_29),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT5 n933_s26 (
    .O(n933_33),
    .I0(n933_39),
    .I1(n933_37),
    .S0(ff_status_register_pointer[1]) 
);
  MUX2_LUT6 n933_s23 (
    .O(n933_35),
    .I0(n933_33),
    .I1(n933_31),
    .S0(ff_status_register_pointer_0[2]) 
);
  INV n89_s2 (
    .O(n89_5),
    .I(ff_2nd_access) 
);
  INV n188_s3 (
    .O(n188_8),
    .I(w_cpu_vram_valid) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_cpu_interface */
module vdp_timing_control_ssg (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  n1632_5,
  ff_state_1_7,
  n878_16,
  n1142_8,
  reg_50hz_mode,
  ff_v_en_9,
  reg_interlace_mode,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_pre_vram_refresh,
  w_screen_v_active,
  ff_field,
  w_h_count_end,
  n293_21,
  w_h_count_end_12,
  w_h_count_end_13,
  w_h_count_end_14,
  n293_22,
  ff_interleaving_page,
  w_screen_pos_x_Z_7_14,
  w_horizontal_offset_l,
  w_h_count,
  ff_half_count,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_9_8,
  w_screen_pos_x_Z_10_12,
  w_screen_pos_x_Z_11_10,
  w_screen_pos_x_Z_12_10,
  w_v_count,
  w_pixel_pos_x_Z,
  w_screen_pos_y_0_1,
  w_screen_pos_y_1_1,
  w_screen_pos_y_2_1,
  w_screen_pos_y_8_1,
  w_screen_pos_y_9_1,
  w_screen_pos_y_Z,
  w_pixel_pos_y_Z
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input n1632_5;
input ff_state_1_7;
input n878_16;
input n1142_8;
input reg_50hz_mode;
input ff_v_en_9;
input reg_interlace_mode;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
output w_pre_vram_refresh;
output w_screen_v_active;
output ff_field;
output w_h_count_end;
output n293_21;
output w_h_count_end_12;
output w_h_count_end_13;
output w_h_count_end_14;
output n293_22;
output ff_interleaving_page;
output w_screen_pos_x_Z_7_14;
output [2:0] w_horizontal_offset_l;
output [11:0] w_h_count;
output [12:7] ff_half_count;
output w_screen_pos_x_Z_0;
output w_screen_pos_x_Z_1;
output w_screen_pos_x_Z_2;
output w_screen_pos_x_Z_3;
output w_screen_pos_x_Z_4;
output w_screen_pos_x_Z_5;
output w_screen_pos_x_Z_6;
output w_screen_pos_x_Z_8_10;
output w_screen_pos_x_Z_9_8;
output w_screen_pos_x_Z_10_12;
output w_screen_pos_x_Z_11_10;
output w_screen_pos_x_Z_12_10;
output [9:0] w_v_count;
output [8:3] w_pixel_pos_x_Z;
output w_screen_pos_y_0_1;
output w_screen_pos_y_1_1;
output w_screen_pos_y_2_1;
output w_screen_pos_y_8_1;
output w_screen_pos_y_9_1;
output [7:3] w_screen_pos_y_Z;
output [7:0] w_pixel_pos_y_Z;
wire n138_3;
wire n264_3;
wire ff_v_active_5;
wire ff_blink_counter_3_8;
wire n371_6;
wire n370_6;
wire n409_7;
wire n408_7;
wire n407_7;
wire n406_7;
wire n164_8;
wire n163_7;
wire n161_7;
wire n160_7;
wire n159_7;
wire n158_7;
wire n157_7;
wire n156_7;
wire n155_7;
wire n105_8;
wire n104_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n95_7;
wire n94_7;
wire n93_7;
wire n61_7;
wire n58_7;
wire n57_7;
wire n56_7;
wire n55_7;
wire n53_7;
wire n52_7;
wire n51_7;
wire n138_4;
wire n359_4;
wire n264_4;
wire n264_5;
wire ff_v_active_6;
wire ff_blink_counter_3_9;
wire ff_blink_counter_3_10;
wire ff_interleaving_page_9;
wire n369_7;
wire n409_8;
wire n409_9;
wire n408_8;
wire n407_8;
wire n406_8;
wire n406_9;
wire n162_8;
wire n159_8;
wire n156_8;
wire n99_8;
wire n96_8;
wire n94_8;
wire n56_8;
wire n54_8;
wire n51_8;
wire w_h_count_end_15;
wire n138_5;
wire n359_5;
wire n359_6;
wire n264_6;
wire ff_v_active_7;
wire ff_v_active_8;
wire ff_blink_counter_3_11;
wire ff_blink_counter_3_12;
wire ff_interleaving_page_10;
wire ff_interleaving_page_11;
wire n407_9;
wire n359_7;
wire n359_8;
wire n359_9;
wire ff_v_active_9;
wire n103_9;
wire n160_10;
wire n162_10;
wire n54_10;
wire n60_9;
wire n57_10;
wire n59_9;
wire n359_11;
wire n78_5;
wire n369_10;
wire ff_blink_base_3_13;
wire n372_9;
wire n431_9;
wire w_pixel_pos_x_Z_3_2;
wire w_pixel_pos_x_Z_4_2;
wire w_pixel_pos_x_Z_5_2;
wire w_pixel_pos_x_Z_6_2;
wire w_pixel_pos_x_Z_7_2;
wire w_pixel_pos_x_Z_8_0_COUT;
wire w_screen_pos_y_0_2;
wire w_screen_pos_y_1_2;
wire w_screen_pos_y_2_2;
wire w_screen_pos_y_Z_4_2;
wire w_screen_pos_y_Z_5_2;
wire w_screen_pos_y_Z_6_2;
wire w_screen_pos_y_Z_7_2;
wire w_screen_pos_y_8_2;
wire w_screen_pos_y_9_0_COUT;
wire w_pixel_pos_y_Z_0_2;
wire w_pixel_pos_y_Z_1_2;
wire w_pixel_pos_y_Z_2_2;
wire w_pixel_pos_y_Z_3_2;
wire w_pixel_pos_y_Z_4_2;
wire w_pixel_pos_y_Z_5_2;
wire w_pixel_pos_y_Z_6_2;
wire w_pixel_pos_y_Z_7_0_COUT;
wire n321_2;
wire n321_3;
wire n320_2;
wire n320_3;
wire n319_2;
wire n319_3;
wire n318_2;
wire n318_3;
wire n317_2;
wire n317_3;
wire n316_2;
wire n314_9;
wire w_screen_pos_y_Z_3_5;
wire n323_7;
wire n323_6;
wire n322_7;
wire n322_6;
wire n222_5;
wire n314_12;
wire n62_9;
wire [8:3] ff_horizontal_offset_h;
wire [3:0] ff_blink_base;
wire [3:0] ff_blink_counter;
wire VCC;
wire GND;
  LUT3 w_h_count_end_s8 (
    .F(w_h_count_end),
    .I0(w_h_count_end_12),
    .I1(w_h_count_end_13),
    .I2(w_h_count_end_14) 
);
defparam w_h_count_end_s8.INIT=8'h80;
  LUT2 n138_s0 (
    .F(n138_3),
    .I0(w_h_count_end_12),
    .I1(n138_4) 
);
defparam n138_s0.INIT=4'h8;
  LUT4 n264_s0 (
    .F(n264_3),
    .I0(w_screen_pos_y_0_1),
    .I1(w_screen_pos_y_1_1),
    .I2(n264_4),
    .I3(n264_5) 
);
defparam n264_s0.INIT=16'h8000;
  LUT4 ff_v_active_s2 (
    .F(ff_v_active_5),
    .I0(n359_4),
    .I1(n264_3),
    .I2(ff_v_active_6),
    .I3(w_h_count_end) 
);
defparam ff_v_active_s2.INIT=16'hFE00;
  LUT3 ff_blink_counter_3_s3 (
    .F(ff_blink_counter_3_8),
    .I0(ff_blink_counter_3_9),
    .I1(n359_11),
    .I2(ff_blink_counter_3_10) 
);
defparam ff_blink_counter_3_s3.INIT=8'h8F;
  LUT3 w_screen_pos_x_Z_9_s3 (
    .F(w_screen_pos_x_Z_9_8),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[9]) 
);
defparam w_screen_pos_x_Z_9_s3.INIT=8'h1E;
  LUT4 n371_s1 (
    .F(n371_6),
    .I0(ff_blink_counter_3_9),
    .I1(ff_blink_base[0]),
    .I2(ff_blink_base[1]),
    .I3(reg_interleaving_mode) 
);
defparam n371_s1.INIT=16'h1400;
  LUT4 n370_s1 (
    .F(n370_6),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(reg_interleaving_mode) 
);
defparam n370_s1.INIT=16'h7800;
  LUT4 n409_s2 (
    .F(n409_7),
    .I0(n409_8),
    .I1(n409_9),
    .I2(ff_blink_counter[0]),
    .I3(ff_blink_counter_3_10) 
);
defparam n409_s2.INIT=16'h0700;
  LUT4 n408_s2 (
    .F(n408_7),
    .I0(n408_8),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter_3_10) 
);
defparam n408_s2.INIT=16'h4100;
  LUT2 n407_s2 (
    .F(n407_7),
    .I0(n407_8),
    .I1(ff_blink_counter_3_10) 
);
defparam n407_s2.INIT=4'h4;
  LUT4 n406_s2 (
    .F(n406_7),
    .I0(n406_8),
    .I1(ff_blink_counter[3]),
    .I2(n406_9),
    .I3(ff_blink_counter_3_10) 
);
defparam n406_s2.INIT=16'h1C00;
  LUT2 n164_s3 (
    .F(n164_8),
    .I0(w_v_count[0]),
    .I1(n359_4) 
);
defparam n164_s3.INIT=4'h1;
  LUT3 n163_s2 (
    .F(n163_7),
    .I0(n359_4),
    .I1(w_v_count[0]),
    .I2(w_v_count[1]) 
);
defparam n163_s2.INIT=8'h14;
  LUT4 n161_s2 (
    .F(n161_7),
    .I0(w_v_count[2]),
    .I1(n162_8),
    .I2(n359_4),
    .I3(w_v_count[3]) 
);
defparam n161_s2.INIT=16'h0708;
  LUT3 n160_s2 (
    .F(n160_7),
    .I0(n359_4),
    .I1(n160_10),
    .I2(w_v_count[4]) 
);
defparam n160_s2.INIT=8'h14;
  LUT3 n159_s2 (
    .F(n159_7),
    .I0(n359_4),
    .I1(w_v_count[5]),
    .I2(n159_8) 
);
defparam n159_s2.INIT=8'h14;
  LUT4 n158_s2 (
    .F(n158_7),
    .I0(w_v_count[5]),
    .I1(n159_8),
    .I2(n359_4),
    .I3(w_v_count[6]) 
);
defparam n158_s2.INIT=16'h0708;
  LUT4 n157_s2 (
    .F(n157_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(n159_8),
    .I3(w_v_count[7]) 
);
defparam n157_s2.INIT=16'h7F80;
  LUT2 n156_s2 (
    .F(n156_7),
    .I0(w_v_count[8]),
    .I1(n156_8) 
);
defparam n156_s2.INIT=4'h6;
  LUT4 n155_s2 (
    .F(n155_7),
    .I0(w_v_count[8]),
    .I1(n156_8),
    .I2(n359_4),
    .I3(w_v_count[9]) 
);
defparam n155_s2.INIT=16'h0708;
  LUT2 n105_s3 (
    .F(n105_8),
    .I0(w_screen_pos_x_Z_0),
    .I1(n78_5) 
);
defparam n105_s3.INIT=4'h1;
  LUT3 n104_s2 (
    .F(n104_7),
    .I0(n78_5),
    .I1(w_screen_pos_x_Z_0),
    .I2(w_screen_pos_x_Z_1) 
);
defparam n104_s2.INIT=8'h14;
  LUT4 n102_s2 (
    .F(n102_7),
    .I0(w_screen_pos_x_Z_2),
    .I1(n1632_5),
    .I2(n78_5),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n102_s2.INIT=16'h0708;
  LUT3 n101_s2 (
    .F(n101_7),
    .I0(n78_5),
    .I1(w_screen_pos_x_Z_4),
    .I2(ff_state_1_7) 
);
defparam n101_s2.INIT=8'h14;
  LUT4 n100_s2 (
    .F(n100_7),
    .I0(w_screen_pos_x_Z_4),
    .I1(ff_state_1_7),
    .I2(n78_5),
    .I3(w_screen_pos_x_Z_5) 
);
defparam n100_s2.INIT=16'h0708;
  LUT3 n99_s2 (
    .F(n99_7),
    .I0(n78_5),
    .I1(n99_8),
    .I2(w_screen_pos_x_Z_6) 
);
defparam n99_s2.INIT=8'h14;
  LUT3 n98_s2 (
    .F(n98_7),
    .I0(n78_5),
    .I1(ff_half_count[7]),
    .I2(n878_16) 
);
defparam n98_s2.INIT=8'h14;
  LUT4 n97_s2 (
    .F(n97_7),
    .I0(ff_half_count[7]),
    .I1(n878_16),
    .I2(n78_5),
    .I3(ff_half_count[8]) 
);
defparam n97_s2.INIT=16'h0708;
  LUT3 n96_s2 (
    .F(n96_7),
    .I0(n78_5),
    .I1(ff_half_count[9]),
    .I2(n96_8) 
);
defparam n96_s2.INIT=8'h14;
  LUT4 n95_s2 (
    .F(n95_7),
    .I0(ff_half_count[9]),
    .I1(n96_8),
    .I2(n78_5),
    .I3(ff_half_count[10]) 
);
defparam n95_s2.INIT=16'h0708;
  LUT3 n94_s2 (
    .F(n94_7),
    .I0(n78_5),
    .I1(ff_half_count[11]),
    .I2(n94_8) 
);
defparam n94_s2.INIT=8'h14;
  LUT4 n93_s2 (
    .F(n93_7),
    .I0(ff_half_count[11]),
    .I1(n94_8),
    .I2(n78_5),
    .I3(ff_half_count[12]) 
);
defparam n93_s2.INIT=16'h0708;
  LUT2 n61_s2 (
    .F(n61_7),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam n61_s2.INIT=4'h6;
  LUT4 n58_s2 (
    .F(n58_7),
    .I0(w_h_count[3]),
    .I1(w_h_count_end_14),
    .I2(w_h_count_end),
    .I3(w_h_count[4]) 
);
defparam n58_s2.INIT=16'h0708;
  LUT4 n57_s2 (
    .F(n57_7),
    .I0(w_h_count_end_12),
    .I1(n57_10),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam n57_s2.INIT=16'h37C0;
  LUT2 n56_s2 (
    .F(n56_7),
    .I0(w_h_count[6]),
    .I1(n56_8) 
);
defparam n56_s2.INIT=4'h6;
  LUT4 n55_s2 (
    .F(n55_7),
    .I0(w_h_count[6]),
    .I1(n56_8),
    .I2(w_h_count_end),
    .I3(w_h_count[7]) 
);
defparam n55_s2.INIT=16'h0708;
  LUT4 n53_s2 (
    .F(n53_7),
    .I0(w_h_count[8]),
    .I1(n54_8),
    .I2(w_h_count_end),
    .I3(w_h_count[9]) 
);
defparam n53_s2.INIT=16'h0708;
  LUT4 n52_s2 (
    .F(n52_7),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(n54_8),
    .I3(w_h_count[10]) 
);
defparam n52_s2.INIT=16'h7F80;
  LUT3 n51_s2 (
    .F(n51_7),
    .I0(w_h_count_end),
    .I1(n51_8),
    .I2(w_h_count[11]) 
);
defparam n51_s2.INIT=8'h14;
  LUT4 n293_s16 (
    .F(n293_21),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(ff_half_count[12]),
    .I3(n293_22) 
);
defparam n293_s16.INIT=16'h0001;
  LUT2 w_screen_pos_x_Z_8_s4 (
    .F(w_screen_pos_x_Z_8_10),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam w_screen_pos_x_Z_8_s4.INIT=4'h9;
  LUT3 w_screen_pos_x_Z_11_s4 (
    .F(w_screen_pos_x_Z_11_10),
    .I0(ff_half_count[10]),
    .I1(n293_22),
    .I2(ff_half_count[11]) 
);
defparam w_screen_pos_x_Z_11_s4.INIT=8'hE1;
  LUT4 w_screen_pos_x_Z_12_s4 (
    .F(w_screen_pos_x_Z_12_10),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[11]),
    .I2(n293_22),
    .I3(ff_half_count[12]) 
);
defparam w_screen_pos_x_Z_12_s4.INIT=16'hFE01;
  LUT4 w_h_count_end_s9 (
    .F(w_h_count_end_12),
    .I0(w_h_count[6]),
    .I1(w_h_count[8]),
    .I2(w_h_count[7]),
    .I3(w_h_count_end_15) 
);
defparam w_h_count_end_s9.INIT=16'h1000;
  LUT3 w_h_count_end_s10 (
    .F(w_h_count_end_13),
    .I0(w_h_count[4]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]) 
);
defparam w_h_count_end_s10.INIT=8'h40;
  LUT3 w_h_count_end_s11 (
    .F(w_h_count_end_14),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]) 
);
defparam w_h_count_end_s11.INIT=8'h80;
  LUT4 n138_s1 (
    .F(n138_4),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(n138_5),
    .I3(w_v_count[0]) 
);
defparam n138_s1.INIT=16'h1000;
  LUT4 n359_s1 (
    .F(n359_4),
    .I0(n359_5),
    .I1(n359_6),
    .I2(w_v_count[8]),
    .I3(w_v_count[9]) 
);
defparam n359_s1.INIT=16'h0E00;
  LUT4 n264_s1 (
    .F(n264_4),
    .I0(w_screen_pos_y_2_1),
    .I1(w_screen_pos_y_Z[3]),
    .I2(w_screen_pos_y_Z[4]),
    .I3(w_screen_pos_y_Z[5]) 
);
defparam n264_s1.INIT=16'h8000;
  LUT4 n264_s2 (
    .F(n264_5),
    .I0(n264_6),
    .I1(w_v_count[0]),
    .I2(w_screen_pos_y_Z[6]),
    .I3(w_screen_pos_y_Z[7]) 
);
defparam n264_s2.INIT=16'h8000;
  LUT4 ff_v_active_s3 (
    .F(ff_v_active_6),
    .I0(ff_v_active_7),
    .I1(w_screen_pos_y_0_1),
    .I2(w_screen_pos_y_1_1),
    .I3(ff_v_active_8) 
);
defparam ff_v_active_s3.INIT=16'h4000;
  LUT4 ff_blink_counter_3_s4 (
    .F(ff_blink_counter_3_9),
    .I0(ff_blink_base[1]),
    .I1(ff_blink_base[2]),
    .I2(ff_blink_base[0]),
    .I3(ff_blink_base[3]) 
);
defparam ff_blink_counter_3_s4.INIT=16'h1000;
  LUT4 ff_blink_counter_3_s5 (
    .F(ff_blink_counter_3_10),
    .I0(reg_blink_period[1]),
    .I1(ff_blink_counter_3_11),
    .I2(ff_blink_counter_3_12),
    .I3(reg_interleaving_mode) 
);
defparam ff_blink_counter_3_s5.INIT=16'hBF00;
  LUT4 ff_interleaving_page_s4 (
    .F(ff_interleaving_page_9),
    .I0(ff_interleaving_page_10),
    .I1(ff_interleaving_page_11),
    .I2(n409_8),
    .I3(ff_blink_counter_3_9) 
);
defparam ff_interleaving_page_s4.INIT=16'h7000;
  LUT4 n369_s2 (
    .F(n369_7),
    .I0(ff_blink_base[0]),
    .I1(ff_blink_base[1]),
    .I2(ff_blink_base[2]),
    .I3(ff_blink_base[3]) 
);
defparam n369_s2.INIT=16'h827F;
  LUT4 n409_s3 (
    .F(n409_8),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]),
    .I3(ff_blink_counter[3]) 
);
defparam n409_s3.INIT=16'h0001;
  LUT3 n409_s4 (
    .F(n409_9),
    .I0(reg_blink_period[0]),
    .I1(reg_blink_period[4]),
    .I2(ff_interleaving_page) 
);
defparam n409_s4.INIT=8'h35;
  LUT4 n408_s3 (
    .F(n408_8),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(ff_interleaving_page),
    .I3(n409_8) 
);
defparam n408_s3.INIT=16'h3500;
  LUT4 n407_s3 (
    .F(n407_8),
    .I0(n407_9),
    .I1(ff_blink_counter[0]),
    .I2(ff_blink_counter[1]),
    .I3(ff_blink_counter[2]) 
);
defparam n407_s3.INIT=16'h03FE;
  LUT3 n406_s3 (
    .F(n406_8),
    .I0(reg_blink_period[7]),
    .I1(reg_blink_period[3]),
    .I2(ff_interleaving_page) 
);
defparam n406_s3.INIT=8'h53;
  LUT3 n406_s4 (
    .F(n406_9),
    .I0(ff_blink_counter[0]),
    .I1(ff_blink_counter[1]),
    .I2(ff_blink_counter[2]) 
);
defparam n406_s4.INIT=8'h01;
  LUT2 n162_s3 (
    .F(n162_8),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]) 
);
defparam n162_s3.INIT=4'h8;
  LUT4 n159_s3 (
    .F(n159_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[4]),
    .I3(n162_8) 
);
defparam n159_s3.INIT=16'h8000;
  LUT4 n156_s3 (
    .F(n156_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(n159_8) 
);
defparam n156_s3.INIT=16'h8000;
  LUT3 n99_s3 (
    .F(n99_8),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(ff_state_1_7) 
);
defparam n99_s3.INIT=8'h80;
  LUT4 n96_s3 (
    .F(n96_8),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(ff_state_1_7),
    .I3(n1142_8) 
);
defparam n96_s3.INIT=16'h8000;
  LUT3 n94_s3 (
    .F(n94_8),
    .I0(ff_half_count[9]),
    .I1(ff_half_count[10]),
    .I2(n96_8) 
);
defparam n94_s3.INIT=8'h80;
  LUT4 n56_s3 (
    .F(n56_8),
    .I0(w_h_count[3]),
    .I1(w_h_count[4]),
    .I2(w_h_count[5]),
    .I3(w_h_count_end_14) 
);
defparam n56_s3.INIT=16'h8000;
  LUT3 n54_s3 (
    .F(n54_8),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n56_8) 
);
defparam n54_s3.INIT=8'h80;
  LUT4 n51_s3 (
    .F(n51_8),
    .I0(w_h_count[8]),
    .I1(w_h_count[9]),
    .I2(w_h_count[10]),
    .I3(n54_8) 
);
defparam n51_s3.INIT=16'h8000;
  LUT3 n293_s17 (
    .F(n293_22),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[9]) 
);
defparam n293_s17.INIT=8'hE0;
  LUT3 w_h_count_end_s12 (
    .F(w_h_count_end_15),
    .I0(w_h_count[10]),
    .I1(w_h_count[9]),
    .I2(w_h_count[11]) 
);
defparam w_h_count_end_s12.INIT=8'h40;
  LUT4 n138_s2 (
    .F(n138_5),
    .I0(w_h_count[2]),
    .I1(w_h_count[3]),
    .I2(w_h_count[5]),
    .I3(w_h_count[4]) 
);
defparam n138_s2.INIT=16'h0100;
  LUT4 n359_s2 (
    .F(n359_5),
    .I0(n359_7),
    .I1(reg_50hz_mode),
    .I2(w_v_count[5]),
    .I3(ff_v_en_9) 
);
defparam n359_s2.INIT=16'h0100;
  LUT4 n359_s3 (
    .F(n359_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[2]),
    .I2(n359_8),
    .I3(n359_9) 
);
defparam n359_s3.INIT=16'h1000;
  LUT2 n264_s3 (
    .F(n264_6),
    .I0(w_screen_pos_y_8_1),
    .I1(w_screen_pos_y_9_1) 
);
defparam n264_s3.INIT=4'h8;
  LUT4 ff_v_active_s4 (
    .F(ff_v_active_7),
    .I0(n264_4),
    .I1(ff_v_active_9),
    .I2(reg_212lines_mode),
    .I3(w_screen_pos_y_Z[6]) 
);
defparam ff_v_active_s4.INIT=16'h3FF5;
  LUT4 ff_v_active_s5 (
    .F(ff_v_active_8),
    .I0(w_screen_pos_y_8_1),
    .I1(w_screen_pos_y_9_1),
    .I2(w_v_count[0]),
    .I3(w_screen_pos_y_Z[7]) 
);
defparam ff_v_active_s5.INIT=16'h1000;
  LUT3 ff_blink_counter_3_s6 (
    .F(ff_blink_counter_3_11),
    .I0(reg_blink_period[5]),
    .I1(reg_blink_period[0]),
    .I2(reg_blink_period[4]) 
);
defparam ff_blink_counter_3_s6.INIT=8'h01;
  LUT4 ff_blink_counter_3_s7 (
    .F(ff_blink_counter_3_12),
    .I0(reg_blink_period[3]),
    .I1(reg_blink_period[7]),
    .I2(reg_blink_period[2]),
    .I3(reg_blink_period[6]) 
);
defparam ff_blink_counter_3_s7.INIT=16'h0001;
  LUT4 ff_interleaving_page_s5 (
    .F(ff_interleaving_page_10),
    .I0(reg_blink_period[1]),
    .I1(reg_blink_period[5]),
    .I2(n406_8),
    .I3(ff_interleaving_page) 
);
defparam ff_interleaving_page_s5.INIT=16'h3050;
  LUT4 ff_interleaving_page_s6 (
    .F(ff_interleaving_page_11),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(n409_9),
    .I3(ff_interleaving_page) 
);
defparam ff_interleaving_page_s6.INIT=16'h3050;
  LUT4 n407_s4 (
    .F(n407_9),
    .I0(reg_blink_period[2]),
    .I1(reg_blink_period[6]),
    .I2(ff_blink_counter[3]),
    .I3(ff_interleaving_page) 
);
defparam n407_s4.INIT=16'h0305;
  LUT4 n359_s4 (
    .F(n359_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(reg_interlace_mode),
    .I3(w_v_count[2]) 
);
defparam n359_s4.INIT=16'hEFF7;
  LUT4 n359_s5 (
    .F(n359_8),
    .I0(w_v_count[3]),
    .I1(w_v_count[7]),
    .I2(w_v_count[5]),
    .I3(w_v_count[4]) 
);
defparam n359_s5.INIT=16'h1000;
  LUT4 n359_s6 (
    .F(n359_9),
    .I0(reg_50hz_mode),
    .I1(reg_interlace_mode),
    .I2(w_v_count[0]),
    .I3(w_v_count[6]) 
);
defparam n359_s6.INIT=16'hF800;
  LUT4 ff_v_active_s6 (
    .F(ff_v_active_9),
    .I0(w_screen_pos_y_2_1),
    .I1(w_screen_pos_y_Z[3]),
    .I2(w_screen_pos_y_Z[5]),
    .I3(w_screen_pos_y_Z[4]) 
);
defparam ff_v_active_s6.INIT=16'h0100;
  LUT4 n103_s3 (
    .F(n103_9),
    .I0(n78_5),
    .I1(w_screen_pos_x_Z_2),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam n103_s3.INIT=16'h1444;
  LUT4 n160_s4 (
    .F(n160_10),
    .I0(w_v_count[2]),
    .I1(w_v_count[3]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n160_s4.INIT=16'h8000;
  LUT4 n162_s4 (
    .F(n162_10),
    .I0(n359_4),
    .I1(w_v_count[2]),
    .I2(w_v_count[0]),
    .I3(w_v_count[1]) 
);
defparam n162_s4.INIT=16'h1444;
  LUT4 n54_s4 (
    .F(n54_10),
    .I0(w_h_count[8]),
    .I1(w_h_count[6]),
    .I2(w_h_count[7]),
    .I3(n56_8) 
);
defparam n54_s4.INIT=16'h6AAA;
  LUT3 n60_s3 (
    .F(n60_9),
    .I0(w_h_count[2]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]) 
);
defparam n60_s3.INIT=8'h6A;
  LUT4 w_screen_pos_x_Z_10_s5 (
    .F(w_screen_pos_x_Z_10_12),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[8]),
    .I2(ff_half_count[7]),
    .I3(ff_half_count[9]) 
);
defparam w_screen_pos_x_Z_10_s5.INIT=16'hA955;
  LUT4 n57_s4 (
    .F(n57_10),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n57_s4.INIT=16'h8000;
  LUT4 n59_s3 (
    .F(n59_9),
    .I0(w_h_count[3]),
    .I1(w_h_count[0]),
    .I2(w_h_count[1]),
    .I3(w_h_count[2]) 
);
defparam n59_s3.INIT=16'h6AAA;
  LUT4 n359_s7 (
    .F(n359_11),
    .I0(w_h_count_end_12),
    .I1(w_h_count_end_13),
    .I2(w_h_count_end_14),
    .I3(n359_4) 
);
defparam n359_s7.INIT=16'h8000;
  LUT4 n78_s1 (
    .F(n78_5),
    .I0(w_v_count[0]),
    .I1(w_h_count_end_12),
    .I2(w_h_count_end_13),
    .I3(w_h_count_end_14) 
);
defparam n78_s1.INIT=16'h8000;
  LUT4 n369_s4 (
    .F(n369_10),
    .I0(n369_7),
    .I1(ff_blink_base[3]),
    .I2(n359_11),
    .I3(reg_interleaving_mode) 
);
defparam n369_s4.INIT=16'h5C00;
  LUT2 ff_blink_base_3_s5 (
    .F(ff_blink_base_3_13),
    .I0(n359_11),
    .I1(reg_interleaving_mode) 
);
defparam ff_blink_base_3_s5.INIT=4'hB;
  LUT3 n372_s3 (
    .F(n372_9),
    .I0(n359_11),
    .I1(ff_blink_base[0]),
    .I2(reg_interleaving_mode) 
);
defparam n372_s3.INIT=8'h60;
  LUT4 n431_s3 (
    .F(n431_9),
    .I0(n359_11),
    .I1(ff_interleaving_page_9),
    .I2(ff_interleaving_page),
    .I3(ff_blink_counter_3_10) 
);
defparam n431_s3.INIT=16'h78FF;
  DFFCE ff_horizontal_offset_l_1_s0 (
    .Q(w_horizontal_offset_l[1]),
    .D(reg_horizontal_offset_l[1]),
    .CLK(clk85m),
    .CE(n78_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_0_s0 (
    .Q(w_horizontal_offset_l[0]),
    .D(reg_horizontal_offset_l[0]),
    .CLK(clk85m),
    .CE(n78_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_8_s0 (
    .Q(ff_horizontal_offset_h[8]),
    .D(reg_horizontal_offset_h[8]),
    .CLK(clk85m),
    .CE(n78_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_7_s0 (
    .Q(ff_horizontal_offset_h[7]),
    .D(reg_horizontal_offset_h[7]),
    .CLK(clk85m),
    .CE(n78_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_6_s0 (
    .Q(ff_horizontal_offset_h[6]),
    .D(reg_horizontal_offset_h[6]),
    .CLK(clk85m),
    .CE(n78_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_5_s0 (
    .Q(ff_horizontal_offset_h[5]),
    .D(reg_horizontal_offset_h[5]),
    .CLK(clk85m),
    .CE(n78_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_4_s0 (
    .Q(ff_horizontal_offset_h[4]),
    .D(reg_horizontal_offset_h[4]),
    .CLK(clk85m),
    .CE(n78_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_h_3_s0 (
    .Q(ff_horizontal_offset_h[3]),
    .D(reg_horizontal_offset_h[3]),
    .CLK(clk85m),
    .CE(n78_5),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_11_s0 (
    .Q(w_h_count[11]),
    .D(n51_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_10_s0 (
    .Q(w_h_count[10]),
    .D(n52_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_9_s0 (
    .Q(w_h_count[9]),
    .D(n53_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_8_s0 (
    .Q(w_h_count[8]),
    .D(n54_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_7_s0 (
    .Q(w_h_count[7]),
    .D(n55_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_6_s0 (
    .Q(w_h_count[6]),
    .D(n56_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_5_s0 (
    .Q(w_h_count[5]),
    .D(n57_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_4_s0 (
    .Q(w_h_count[4]),
    .D(n58_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_3_s0 (
    .Q(w_h_count[3]),
    .D(n59_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_2_s0 (
    .Q(w_h_count[2]),
    .D(n60_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_1_s0 (
    .Q(w_h_count[1]),
    .D(n61_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_h_count_0_s0 (
    .Q(w_h_count[0]),
    .D(n62_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_12_s0 (
    .Q(ff_half_count[12]),
    .D(n93_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_11_s0 (
    .Q(ff_half_count[11]),
    .D(n94_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_10_s0 (
    .Q(ff_half_count[10]),
    .D(n95_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_9_s0 (
    .Q(ff_half_count[9]),
    .D(n96_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_8_s0 (
    .Q(ff_half_count[8]),
    .D(n97_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_7_s0 (
    .Q(ff_half_count[7]),
    .D(n98_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_6_s0 (
    .Q(w_screen_pos_x_Z_6),
    .D(n99_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_5_s0 (
    .Q(w_screen_pos_x_Z_5),
    .D(n100_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_4_s0 (
    .Q(w_screen_pos_x_Z_4),
    .D(n101_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_3_s0 (
    .Q(w_screen_pos_x_Z_3),
    .D(n102_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_2_s0 (
    .Q(w_screen_pos_x_Z_2),
    .D(n103_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_1_s0 (
    .Q(w_screen_pos_x_Z_1),
    .D(n104_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_half_count_0_s0 (
    .Q(w_screen_pos_x_Z_0),
    .D(n105_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_s0 (
    .Q(w_pre_vram_refresh),
    .D(n138_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_9_s0 (
    .Q(w_v_count[9]),
    .D(n155_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_8_s0 (
    .Q(w_v_count[8]),
    .D(n156_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_7_s0 (
    .Q(w_v_count[7]),
    .D(n157_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_6_s0 (
    .Q(w_v_count[6]),
    .D(n158_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_5_s0 (
    .Q(w_v_count[5]),
    .D(n159_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_4_s0 (
    .Q(w_v_count[4]),
    .D(n160_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_3_s0 (
    .Q(w_v_count[3]),
    .D(n161_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_2_s0 (
    .Q(w_v_count[2]),
    .D(n162_10),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_1_s0 (
    .Q(w_v_count[1]),
    .D(n163_7),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_count_0_s0 (
    .Q(w_v_count[0]),
    .D(n164_8),
    .CLK(clk85m),
    .CE(w_h_count_end),
    .CLEAR(n36_6) 
);
  DFFCE ff_v_active_s0 (
    .Q(w_screen_v_active),
    .D(n264_3),
    .CLK(clk85m),
    .CE(ff_v_active_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_horizontal_offset_l_2_s0 (
    .Q(w_horizontal_offset_l[2]),
    .D(reg_horizontal_offset_l[2]),
    .CLK(clk85m),
    .CE(n78_5),
    .CLEAR(n36_6) 
);
  DFFCE ff_field_s1 (
    .Q(ff_field),
    .D(n222_5),
    .CLK(clk85m),
    .CE(n359_11),
    .CLEAR(n36_6) 
);
defparam ff_field_s1.INIT=1'b0;
  DFFCE ff_blink_base_2_s1 (
    .Q(ff_blink_base[2]),
    .D(n370_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_13),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_2_s1.INIT=1'b0;
  DFFCE ff_blink_base_1_s1 (
    .Q(ff_blink_base[1]),
    .D(n371_6),
    .CLK(clk85m),
    .CE(ff_blink_base_3_13),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_3_s1 (
    .Q(ff_blink_counter[3]),
    .D(n406_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_3_s1.INIT=1'b0;
  DFFCE ff_blink_counter_2_s1 (
    .Q(ff_blink_counter[2]),
    .D(n407_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_2_s1.INIT=1'b0;
  DFFCE ff_blink_counter_1_s1 (
    .Q(ff_blink_counter[1]),
    .D(n408_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_1_s1.INIT=1'b0;
  DFFCE ff_blink_counter_0_s1 (
    .Q(ff_blink_counter[0]),
    .D(n409_7),
    .CLK(clk85m),
    .CE(ff_blink_counter_3_8),
    .CLEAR(n36_6) 
);
defparam ff_blink_counter_0_s1.INIT=1'b0;
  DFFC ff_blink_base_3_s4 (
    .Q(ff_blink_base[3]),
    .D(n369_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_3_s4.INIT=1'b0;
  DFFC ff_blink_base_0_s3 (
    .Q(ff_blink_base[0]),
    .D(n372_9),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_blink_base_0_s3.INIT=1'b0;
  DFFP ff_interleaving_page_s7 (
    .Q(ff_interleaving_page),
    .D(n431_9),
    .CLK(clk85m),
    .PRESET(n36_6) 
);
defparam ff_interleaving_page_s7.INIT=1'b1;
  ALU w_pixel_pos_x_Z_3_s (
    .SUM(w_pixel_pos_x_Z[3]),
    .COUT(w_pixel_pos_x_Z_3_2),
    .I0(w_screen_pos_x_Z_7_14),
    .I1(ff_horizontal_offset_h[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_x_Z_3_s.ALU_MODE=0;
  ALU w_pixel_pos_x_Z_4_s (
    .SUM(w_pixel_pos_x_Z[4]),
    .COUT(w_pixel_pos_x_Z_4_2),
    .I0(w_screen_pos_x_Z_8_10),
    .I1(ff_horizontal_offset_h[4]),
    .I3(GND),
    .CIN(w_pixel_pos_x_Z_3_2) 
);
defparam w_pixel_pos_x_Z_4_s.ALU_MODE=0;
  ALU w_pixel_pos_x_Z_5_s (
    .SUM(w_pixel_pos_x_Z[5]),
    .COUT(w_pixel_pos_x_Z_5_2),
    .I0(w_screen_pos_x_Z_9_8),
    .I1(ff_horizontal_offset_h[5]),
    .I3(GND),
    .CIN(w_pixel_pos_x_Z_4_2) 
);
defparam w_pixel_pos_x_Z_5_s.ALU_MODE=0;
  ALU w_pixel_pos_x_Z_6_s (
    .SUM(w_pixel_pos_x_Z[6]),
    .COUT(w_pixel_pos_x_Z_6_2),
    .I0(w_screen_pos_x_Z_10_12),
    .I1(ff_horizontal_offset_h[6]),
    .I3(GND),
    .CIN(w_pixel_pos_x_Z_5_2) 
);
defparam w_pixel_pos_x_Z_6_s.ALU_MODE=0;
  ALU w_pixel_pos_x_Z_7_s (
    .SUM(w_pixel_pos_x_Z[7]),
    .COUT(w_pixel_pos_x_Z_7_2),
    .I0(w_screen_pos_x_Z_11_10),
    .I1(ff_horizontal_offset_h[7]),
    .I3(GND),
    .CIN(w_pixel_pos_x_Z_6_2) 
);
defparam w_pixel_pos_x_Z_7_s.ALU_MODE=0;
  ALU w_pixel_pos_x_Z_8_s (
    .SUM(w_pixel_pos_x_Z[8]),
    .COUT(w_pixel_pos_x_Z_8_0_COUT),
    .I0(w_screen_pos_x_Z_12_10),
    .I1(ff_horizontal_offset_h[8]),
    .I3(GND),
    .CIN(w_pixel_pos_x_Z_7_2) 
);
defparam w_pixel_pos_x_Z_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_0_s (
    .SUM(w_screen_pos_y_0_1),
    .COUT(w_screen_pos_y_0_2),
    .I0(w_v_count[1]),
    .I1(reg_display_adjust[4]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_screen_pos_y_0_s.ALU_MODE=0;
  ALU w_screen_pos_y_1_s (
    .SUM(w_screen_pos_y_1_1),
    .COUT(w_screen_pos_y_1_2),
    .I0(n323_7),
    .I1(reg_display_adjust[5]),
    .I3(GND),
    .CIN(w_screen_pos_y_0_2) 
);
defparam w_screen_pos_y_1_s.ALU_MODE=0;
  ALU w_screen_pos_y_2_s (
    .SUM(w_screen_pos_y_2_1),
    .COUT(w_screen_pos_y_2_2),
    .I0(n322_7),
    .I1(reg_display_adjust[6]),
    .I3(GND),
    .CIN(w_screen_pos_y_1_2) 
);
defparam w_screen_pos_y_2_s.ALU_MODE=0;
  ALU w_screen_pos_y_Z_4_s (
    .SUM(w_screen_pos_y_Z[4]),
    .COUT(w_screen_pos_y_Z_4_2),
    .I0(n320_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_Z_3_5) 
);
defparam w_screen_pos_y_Z_4_s.ALU_MODE=0;
  ALU w_screen_pos_y_Z_5_s (
    .SUM(w_screen_pos_y_Z[5]),
    .COUT(w_screen_pos_y_Z_5_2),
    .I0(n319_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_Z_4_2) 
);
defparam w_screen_pos_y_Z_5_s.ALU_MODE=0;
  ALU w_screen_pos_y_Z_6_s (
    .SUM(w_screen_pos_y_Z[6]),
    .COUT(w_screen_pos_y_Z_6_2),
    .I0(n318_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_Z_5_2) 
);
defparam w_screen_pos_y_Z_6_s.ALU_MODE=0;
  ALU w_screen_pos_y_Z_7_s (
    .SUM(w_screen_pos_y_Z[7]),
    .COUT(w_screen_pos_y_Z_7_2),
    .I0(n317_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_Z_6_2) 
);
defparam w_screen_pos_y_Z_7_s.ALU_MODE=0;
  ALU w_screen_pos_y_8_s (
    .SUM(w_screen_pos_y_8_1),
    .COUT(w_screen_pos_y_8_2),
    .I0(n316_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_Z_7_2) 
);
defparam w_screen_pos_y_8_s.ALU_MODE=0;
  ALU w_screen_pos_y_9_s (
    .SUM(w_screen_pos_y_9_1),
    .COUT(w_screen_pos_y_9_0_COUT),
    .I0(n314_12),
    .I1(GND),
    .I3(GND),
    .CIN(w_screen_pos_y_8_2) 
);
defparam w_screen_pos_y_9_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_0_s (
    .SUM(w_pixel_pos_y_Z[0]),
    .COUT(w_pixel_pos_y_Z_0_2),
    .I0(w_screen_pos_y_0_1),
    .I1(reg_vertical_offset[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pixel_pos_y_Z_0_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_1_s (
    .SUM(w_pixel_pos_y_Z[1]),
    .COUT(w_pixel_pos_y_Z_1_2),
    .I0(w_screen_pos_y_1_1),
    .I1(reg_vertical_offset[1]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_0_2) 
);
defparam w_pixel_pos_y_Z_1_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_2_s (
    .SUM(w_pixel_pos_y_Z[2]),
    .COUT(w_pixel_pos_y_Z_2_2),
    .I0(w_screen_pos_y_2_1),
    .I1(reg_vertical_offset[2]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_1_2) 
);
defparam w_pixel_pos_y_Z_2_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_3_s (
    .SUM(w_pixel_pos_y_Z[3]),
    .COUT(w_pixel_pos_y_Z_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(reg_vertical_offset[3]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_2_2) 
);
defparam w_pixel_pos_y_Z_3_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_4_s (
    .SUM(w_pixel_pos_y_Z[4]),
    .COUT(w_pixel_pos_y_Z_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(reg_vertical_offset[4]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_3_2) 
);
defparam w_pixel_pos_y_Z_4_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_5_s (
    .SUM(w_pixel_pos_y_Z[5]),
    .COUT(w_pixel_pos_y_Z_5_2),
    .I0(w_screen_pos_y_Z[5]),
    .I1(reg_vertical_offset[5]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_4_2) 
);
defparam w_pixel_pos_y_Z_5_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_6_s (
    .SUM(w_pixel_pos_y_Z[6]),
    .COUT(w_pixel_pos_y_Z_6_2),
    .I0(w_screen_pos_y_Z[6]),
    .I1(reg_vertical_offset[6]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_5_2) 
);
defparam w_pixel_pos_y_Z_6_s.ALU_MODE=0;
  ALU w_pixel_pos_y_Z_7_s (
    .SUM(w_pixel_pos_y_Z[7]),
    .COUT(w_pixel_pos_y_Z_7_0_COUT),
    .I0(w_screen_pos_y_Z[7]),
    .I1(reg_vertical_offset[7]),
    .I3(GND),
    .CIN(w_pixel_pos_y_Z_6_2) 
);
defparam w_pixel_pos_y_Z_7_s.ALU_MODE=0;
  ALU n321_s (
    .SUM(n321_2),
    .COUT(n321_3),
    .I0(w_v_count[4]),
    .I1(VCC),
    .I3(GND),
    .CIN(n322_6) 
);
defparam n321_s.ALU_MODE=0;
  ALU n320_s (
    .SUM(n320_2),
    .COUT(n320_3),
    .I0(w_v_count[5]),
    .I1(reg_212lines_mode),
    .I3(GND),
    .CIN(n321_3) 
);
defparam n320_s.ALU_MODE=0;
  ALU n319_s (
    .SUM(n319_2),
    .COUT(n319_3),
    .I0(w_v_count[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n320_3) 
);
defparam n319_s.ALU_MODE=0;
  ALU n318_s (
    .SUM(n318_2),
    .COUT(n318_3),
    .I0(w_v_count[7]),
    .I1(VCC),
    .I3(GND),
    .CIN(n319_3) 
);
defparam n318_s.ALU_MODE=0;
  ALU n317_s (
    .SUM(n317_2),
    .COUT(n317_3),
    .I0(w_v_count[8]),
    .I1(VCC),
    .I3(GND),
    .CIN(n318_3) 
);
defparam n317_s.ALU_MODE=0;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n314_9),
    .I0(w_v_count[9]),
    .I1(VCC),
    .I3(GND),
    .CIN(n317_3) 
);
defparam n316_s.ALU_MODE=0;
  ALU w_screen_pos_y_Z_3_s1 (
    .SUM(w_screen_pos_y_Z[3]),
    .COUT(w_screen_pos_y_Z_3_5),
    .I0(n321_2),
    .I1(reg_display_adjust[7]),
    .I3(GND),
    .CIN(w_screen_pos_y_2_2) 
);
defparam w_screen_pos_y_Z_3_s1.ALU_MODE=1;
  ALU n323_s1 (
    .SUM(n323_7),
    .COUT(n323_6),
    .I0(w_v_count[2]),
    .I1(reg_212lines_mode),
    .I3(GND),
    .CIN(VCC) 
);
defparam n323_s1.ALU_MODE=1;
  ALU n322_s1 (
    .SUM(n322_7),
    .COUT(n322_6),
    .I0(w_v_count[3]),
    .I1(reg_212lines_mode),
    .I3(GND),
    .CIN(n323_6) 
);
defparam n322_s1.ALU_MODE=1;
  INV n222_s2 (
    .O(n222_5),
    .I(ff_field) 
);
  INV n314_s5 (
    .O(n314_12),
    .I(n314_9) 
);
  INV n62_s4 (
    .O(n62_9),
    .I(w_h_count[0]) 
);
  INV w_screen_pos_x_Z_7_s8 (
    .O(w_screen_pos_x_Z_7_14),
    .I(ff_half_count[7]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_ssg */
module vdp_timing_control_screen_mode (
  clk85m,
  n36_6,
  w_screen_pos_x_Z_7_14,
  n293_21,
  w_vram_address1_1_6,
  n440_6,
  n1449_11,
  n878_17,
  w_screen_v_active,
  reg_left_mask,
  n88_8,
  w_4colors_mode_5,
  w_vram_address1_13_11,
  w_sprite_mode2_4,
  ff_vram_address_16_8,
  reg_display_on,
  n1285_17,
  w_sprite_mode2,
  ff_interleaving_page,
  ff_field,
  reg_interleaving_mode,
  reg_scroll_planes,
  w_screen_mode_vram_rdata,
  w_screen_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_9_8,
  w_screen_pos_x_Z_10_12,
  w_screen_pos_x_Z_11_10,
  w_screen_pos_x_Z_12_10,
  w_horizontal_offset_l,
  reg_pattern_name_table_base,
  w_pixel_pos_x_Z,
  reg_backdrop_color,
  reg_screen_mode,
  w_pixel_pos_y_Z,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  ff_half_count_7,
  ff_half_count_12,
  w_screen_mode_vram_valid,
  ff_state_1_7,
  n1632_5,
  ff_next_vram7_3_8,
  n1350_8,
  n255_11,
  ff_next_vram3_7_11,
  n1350_13,
  n1632_8,
  w_screen_mode_vram_address,
  w_screen_mode_display_color
)
;
input clk85m;
input n36_6;
input w_screen_pos_x_Z_7_14;
input n293_21;
input w_vram_address1_1_6;
input n440_6;
input n1449_11;
input n878_17;
input w_screen_v_active;
input reg_left_mask;
input n88_8;
input w_4colors_mode_5;
input w_vram_address1_13_11;
input w_sprite_mode2_4;
input ff_vram_address_16_8;
input reg_display_on;
input n1285_17;
input w_sprite_mode2;
input ff_interleaving_page;
input ff_field;
input reg_interleaving_mode;
input reg_scroll_planes;
input [31:0] w_screen_mode_vram_rdata;
input [7:3] w_screen_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8_10;
input w_screen_pos_x_Z_9_8;
input w_screen_pos_x_Z_10_12;
input w_screen_pos_x_Z_11_10;
input w_screen_pos_x_Z_12_10;
input [2:0] w_horizontal_offset_l;
input [16:10] reg_pattern_name_table_base;
input [8:3] w_pixel_pos_x_Z;
input [7:0] reg_backdrop_color;
input [4:0] reg_screen_mode;
input [7:0] w_pixel_pos_y_Z;
input [16:6] reg_color_table_base;
input [16:11] reg_pattern_generator_table_base;
input ff_half_count_7;
input ff_half_count_12;
output w_screen_mode_vram_valid;
output ff_state_1_7;
output n1632_5;
output ff_next_vram7_3_8;
output n1350_8;
output n255_11;
output ff_next_vram3_7_11;
output n1350_13;
output n1632_8;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
wire n797_4;
wire n798_4;
wire n799_4;
wire n800_4;
wire n1350_4;
wire n1351_4;
wire n1352_4;
wire n1353_4;
wire n1358_4;
wire n1359_4;
wire n1360_4;
wire n1361_4;
wire n1366_4;
wire n1367_4;
wire n1368_4;
wire n1369_4;
wire n1370_4;
wire n1371_4;
wire n1372_4;
wire n1373_4;
wire n1374_4;
wire n1375_4;
wire n1376_4;
wire n1377_4;
wire n1382_4;
wire n1383_4;
wire n1384_4;
wire n1385_4;
wire n1390_4;
wire n1391_4;
wire n1392_4;
wire n1393_4;
wire n1398_4;
wire n1399_4;
wire n1400_4;
wire n1401_4;
wire n1632_3;
wire n801_31;
wire n802_30;
wire n803_30;
wire n804_30;
wire n805_23;
wire n806_23;
wire n807_23;
wire n808_23;
wire n833_25;
wire n834_25;
wire n835_25;
wire n836_25;
wire n837_27;
wire n838_24;
wire n839_24;
wire n840_24;
wire n972_16;
wire n973_16;
wire n974_16;
wire n975_16;
wire n976_17;
wire n977_17;
wire n978_17;
wire n979_17;
wire n980_13;
wire n981_13;
wire n982_13;
wire n983_13;
wire n984_14;
wire n985_14;
wire n986_14;
wire n987_14;
wire n988_14;
wire n989_14;
wire n990_14;
wire n991_14;
wire n992_15;
wire n993_15;
wire n994_15;
wire n995_15;
wire n996_16;
wire n997_15;
wire n998_15;
wire n999_15;
wire n1004_13;
wire n1005_13;
wire n1006_13;
wire n1007_13;
wire n1008_13;
wire n1009_13;
wire n1010_13;
wire n1011_13;
wire n1012_13;
wire n1013_13;
wire n1014_13;
wire n1015_13;
wire n1342_33;
wire n1343_33;
wire n1344_33;
wire n1345_33;
wire n1346_25;
wire n1347_25;
wire n1348_25;
wire n1349_25;
wire ff_next_vram3_7_7;
wire ff_next_vram4_3_6;
wire ff_next_vram3_3_8;
wire ff_screen_h_in_active_9;
wire ff_next_vram6_3_7;
wire ff_next_vram1_7_8;
wire ff_next_vram2_7_8;
wire ff_next_vram5_3_9;
wire n179_7;
wire n176_7;
wire n1667_7;
wire n1666_7;
wire n1665_7;
wire n1664_7;
wire n705_6;
wire n704_6;
wire n703_6;
wire n702_6;
wire n701_6;
wire n700_6;
wire n699_6;
wire n698_6;
wire n697_6;
wire n696_6;
wire n695_6;
wire n694_6;
wire n693_6;
wire n692_6;
wire n691_6;
wire n690_6;
wire n689_6;
wire n527_6;
wire n139_7;
wire n138_7;
wire n255_9;
wire n1000_16;
wire n1003_17;
wire n1001_16;
wire n1002_16;
wire n1003_16;
wire n1350_6;
wire n1350_7;
wire n1351_5;
wire n1352_5;
wire n1353_5;
wire n1354_5;
wire n1355_5;
wire n1356_5;
wire n1357_5;
wire n1358_5;
wire n1359_5;
wire n1360_5;
wire n1361_5;
wire n1362_5;
wire n1363_5;
wire n1364_5;
wire n1365_5;
wire n1366_5;
wire n1367_5;
wire n1368_5;
wire n1369_5;
wire n1370_6;
wire n1371_6;
wire n1372_6;
wire n1373_6;
wire n1374_5;
wire n1375_5;
wire n1376_5;
wire n1377_5;
wire n1378_5;
wire n1379_5;
wire n1380_5;
wire n1381_5;
wire n1382_5;
wire n1383_5;
wire n1384_5;
wire n1385_5;
wire n1386_5;
wire n1387_5;
wire n1388_5;
wire n1389_5;
wire n1390_5;
wire n1391_5;
wire n1392_5;
wire n1393_5;
wire n1394_5;
wire n1395_5;
wire n1396_5;
wire n1397_5;
wire n1398_5;
wire n1399_5;
wire n1400_5;
wire n1401_5;
wire n1402_5;
wire n1403_5;
wire n1404_5;
wire n1405_5;
wire w_pattern0_3_4;
wire n801_32;
wire n801_33;
wire n801_34;
wire n801_35;
wire n802_31;
wire n802_32;
wire n802_33;
wire n802_34;
wire n803_31;
wire n803_32;
wire n803_33;
wire n804_31;
wire n804_32;
wire n804_33;
wire n805_24;
wire n805_25;
wire n805_26;
wire n806_24;
wire n806_25;
wire n806_26;
wire n807_24;
wire n807_25;
wire n807_26;
wire n808_24;
wire n808_25;
wire n808_26;
wire n833_26;
wire n972_17;
wire n972_18;
wire n973_17;
wire n974_17;
wire n975_17;
wire n976_18;
wire n976_19;
wire n977_18;
wire n977_19;
wire n978_18;
wire n978_19;
wire n979_18;
wire n979_19;
wire n980_14;
wire n980_15;
wire n981_14;
wire n981_15;
wire n982_14;
wire n982_15;
wire n983_14;
wire n983_15;
wire n984_15;
wire n984_16;
wire n985_15;
wire n985_16;
wire n986_15;
wire n986_16;
wire n987_15;
wire n987_16;
wire n988_15;
wire n989_15;
wire n990_15;
wire n991_15;
wire n992_16;
wire n993_16;
wire n994_16;
wire n995_16;
wire n996_17;
wire n997_16;
wire n998_16;
wire n999_16;
wire n1342_34;
wire n1343_34;
wire n1344_34;
wire n1345_34;
wire n1346_26;
wire n1346_27;
wire n1347_26;
wire n1347_27;
wire n1348_26;
wire n1348_27;
wire n1349_26;
wire n1349_27;
wire ff_next_vram0_7_7;
wire ff_next_vram3_7_8;
wire ff_screen_h_in_active_10;
wire ff_next_vram7_3_9;
wire ff_next_vram1_7_9;
wire ff_next_vram1_7_10;
wire ff_next_vram2_7_9;
wire ff_next_vram6_7_9;
wire ff_next_vram4_7_10;
wire ff_next_vram5_7_10;
wire n181_8;
wire n178_8;
wire n177_8;
wire n705_7;
wire n705_8;
wire n705_9;
wire n704_7;
wire n704_8;
wire n704_9;
wire n703_7;
wire n703_8;
wire n702_7;
wire n702_8;
wire n702_9;
wire n701_7;
wire n701_8;
wire n701_9;
wire n700_7;
wire n700_8;
wire n699_7;
wire n699_8;
wire n699_9;
wire n698_7;
wire n698_8;
wire n698_9;
wire n697_7;
wire n697_9;
wire n696_7;
wire n696_8;
wire n696_9;
wire n695_7;
wire n695_8;
wire n695_9;
wire n694_7;
wire n694_8;
wire n694_9;
wire n693_7;
wire n693_8;
wire n693_9;
wire n692_7;
wire n692_8;
wire n692_9;
wire n691_7;
wire n691_8;
wire n691_9;
wire n690_7;
wire n690_8;
wire n690_9;
wire n689_7;
wire n689_8;
wire n689_9;
wire n527_7;
wire n527_8;
wire n527_9;
wire n140_9;
wire n255_10;
wire n1350_9;
wire n1350_10;
wire n1351_6;
wire n1352_6;
wire n1353_6;
wire n1354_7;
wire n1354_8;
wire n1355_7;
wire n1355_8;
wire n1356_6;
wire n1356_7;
wire n1357_6;
wire n1357_7;
wire n1358_6;
wire n1359_6;
wire n1360_6;
wire n1361_6;
wire n1362_6;
wire n1362_7;
wire n1363_6;
wire n1363_7;
wire n1364_6;
wire n1364_7;
wire n1365_6;
wire n1365_7;
wire n1366_6;
wire n1367_6;
wire n1368_6;
wire n1369_6;
wire n1370_7;
wire n1374_6;
wire n1375_6;
wire n1376_6;
wire n1377_6;
wire n1378_6;
wire n1378_7;
wire n1379_6;
wire n1379_7;
wire n1380_6;
wire n1380_7;
wire n1381_6;
wire n1381_7;
wire n1382_6;
wire n1383_6;
wire n1384_6;
wire n1385_6;
wire n1386_6;
wire n1386_7;
wire n1387_6;
wire n1387_7;
wire n1388_6;
wire n1388_7;
wire n1389_6;
wire n1389_7;
wire n1390_6;
wire n1391_6;
wire n1392_6;
wire n1393_6;
wire n1394_6;
wire n1394_7;
wire n1395_6;
wire n1395_7;
wire n1396_6;
wire n1396_7;
wire n1397_6;
wire n1397_7;
wire n1398_6;
wire n1399_6;
wire n1400_6;
wire n1401_6;
wire n1402_6;
wire n1402_7;
wire n1403_6;
wire n1403_7;
wire n1404_6;
wire n1404_7;
wire n1405_6;
wire n1405_7;
wire w_pattern0_3_5;
wire n1632_6;
wire n801_36;
wire n801_37;
wire n801_38;
wire n802_35;
wire n802_36;
wire n803_34;
wire n803_35;
wire n804_34;
wire n804_35;
wire n805_27;
wire n805_28;
wire n806_27;
wire n806_28;
wire n807_27;
wire n807_28;
wire n808_27;
wire n808_28;
wire n833_27;
wire n972_19;
wire n976_20;
wire n977_20;
wire n978_20;
wire n979_20;
wire n981_16;
wire n982_16;
wire n983_16;
wire n984_17;
wire n985_17;
wire n986_17;
wire n987_17;
wire n996_18;
wire n997_17;
wire n998_17;
wire n999_17;
wire n1342_36;
wire n1343_35;
wire n1344_35;
wire n1345_35;
wire n1346_29;
wire n1346_30;
wire n1347_29;
wire n1348_28;
wire n1349_28;
wire ff_pos_x_5_10;
wire ff_screen_h_in_active_11;
wire ff_next_vram4_7_11;
wire ff_next_vram5_7_11;
wire n705_11;
wire n705_13;
wire n704_10;
wire n704_11;
wire n704_12;
wire n703_9;
wire n703_10;
wire n703_12;
wire n703_13;
wire n702_10;
wire n702_11;
wire n702_12;
wire n701_10;
wire n701_11;
wire n701_12;
wire n701_13;
wire n701_14;
wire n701_15;
wire n700_9;
wire n700_10;
wire n699_10;
wire n699_11;
wire n699_12;
wire n699_13;
wire n698_12;
wire n698_13;
wire n698_14;
wire n697_10;
wire n697_11;
wire n697_13;
wire n697_14;
wire n696_10;
wire n696_11;
wire n696_12;
wire n696_13;
wire n695_10;
wire n695_11;
wire n695_12;
wire n694_10;
wire n694_11;
wire n694_12;
wire n694_13;
wire n694_14;
wire n693_10;
wire n693_11;
wire n693_12;
wire n693_13;
wire n693_14;
wire n692_10;
wire n692_11;
wire n692_12;
wire n691_10;
wire n691_11;
wire n691_12;
wire n690_10;
wire n690_11;
wire n690_12;
wire n527_10;
wire n527_11;
wire n527_12;
wire n1350_11;
wire n1351_7;
wire n1352_7;
wire n1353_7;
wire n1354_9;
wire n1358_7;
wire n1359_7;
wire n1360_7;
wire n1361_7;
wire n1362_8;
wire n1362_9;
wire n1363_8;
wire n1364_8;
wire n1365_8;
wire n1366_7;
wire n1367_7;
wire n1368_7;
wire n1369_7;
wire n1370_8;
wire n1374_7;
wire n1375_7;
wire n1376_7;
wire n1377_7;
wire n1378_8;
wire n1378_9;
wire n1379_8;
wire n1380_8;
wire n1381_8;
wire n1382_7;
wire n1383_7;
wire n1384_7;
wire n1385_7;
wire n1386_8;
wire n1390_7;
wire n1391_7;
wire n1392_7;
wire n1393_7;
wire n1394_8;
wire n1394_9;
wire n1395_8;
wire n1396_8;
wire n1397_8;
wire n1398_7;
wire n1399_7;
wire n1400_7;
wire n1401_7;
wire n1402_8;
wire n801_39;
wire n802_37;
wire n803_36;
wire n804_36;
wire n805_29;
wire n806_29;
wire n807_29;
wire n808_29;
wire ff_pos_x_5_11;
wire ff_pos_x_5_12;
wire ff_screen_h_in_active_12;
wire ff_screen_h_in_active_13;
wire n705_14;
wire n701_16;
wire n701_17;
wire n700_11;
wire n700_12;
wire n699_14;
wire n698_15;
wire n695_13;
wire n695_14;
wire n694_17;
wire n693_15;
wire n693_16;
wire n690_13;
wire n527_13;
wire n805_30;
wire n806_30;
wire n807_30;
wire n808_30;
wire n705_15;
wire n691_15;
wire n692_15;
wire n693_19;
wire n694_19;
wire n697_16;
wire n702_15;
wire ff_next_vram7_3_12;
wire ff_next_vram4_7_13;
wire ff_pattern7_7_7;
wire n177_10;
wire n178_10;
wire n180_9;
wire n694_21;
wire n698_17;
wire ff_next_vram5_7_13;
wire ff_next_vram6_7_11;
wire n698_19;
wire n705_17;
wire ff_next_vram3_3_11;
wire n1347_31;
wire n1346_32;
wire n1355_10;
wire n1354_11;
wire n801_42;
wire n727_6;
wire n705_19;
wire n697_18;
wire ff_next_vram0_7_9;
wire n703_15;
wire ff_next_vram2_3_11;
wire ff_next_vram1_3_11;
wire n1342_38;
wire n1405_9;
wire n1404_9;
wire n1403_9;
wire n1402_10;
wire n1397_10;
wire n1396_10;
wire n1395_10;
wire n1394_11;
wire n1389_9;
wire n1388_9;
wire n1387_9;
wire n1386_10;
wire n1381_10;
wire n1380_10;
wire n1379_10;
wire n1378_11;
wire n1365_10;
wire n1364_10;
wire n1363_10;
wire n1362_11;
wire n1357_9;
wire n1356_9;
wire n1355_12;
wire n1354_13;
wire ff_pos_x_5_14;
wire n1373_8;
wire n1372_8;
wire n1371_8;
wire n1370_10;
wire n181_13;
wire ff_pos_x_5_16;
wire n690_17;
wire n140_11;
wire n689_12;
wire ff_screen_h_in_active;
wire w_pattern_name_t12_pre_3_2;
wire w_pattern_name_t12_pre_4_2;
wire w_pattern_name_t12_pre_5_2;
wire w_pattern_name_t12_pre_6_2;
wire w_pattern_name_t12_pre_7_2;
wire w_pattern_name_t12_pre_8_2;
wire w_pattern_name_t12_pre_9_2;
wire w_pattern_name_t12_pre_10_0_COUT;
wire w_scroll_pos_x_0_3;
wire w_scroll_pos_x_1_3;
wire w_scroll_pos_x_2_3;
wire w_scroll_pos_x_3_3;
wire w_scroll_pos_x_4_3;
wire w_scroll_pos_x_5_3;
wire w_scroll_pos_x_6_3;
wire w_scroll_pos_x_7_3;
wire w_scroll_pos_x_8_3;
wire w_scroll_pos_x_9_0_COUT;
wire n316_2;
wire n316_3;
wire n315_2;
wire n315_3;
wire n314_2;
wire n314_3;
wire n313_2;
wire n313_3;
wire n312_2;
wire n311_6;
wire w_pattern_name_t1_8_3;
wire w_pattern_name_t1_9_3;
wire w_pattern_name_t1_10_3;
wire w_pattern_name_t1_11_3;
wire w_pattern_name_t1_12_3;
wire w_pattern_name_t1_13_3;
wire w_pattern_name_t2_8_3;
wire w_pattern_name_t2_9_3;
wire w_pattern_name_t2_10_3;
wire w_pattern_name_t2_11_3;
wire w_pattern_name_t2_12_3;
wire w_pattern_name_t2_13_3;
wire w_pos_x_0_4;
wire w_pos_x_1_4;
wire w_pos_x_2_4;
wire w_pos_x_3_4;
wire w_pos_x_4_4;
wire w_pos_x_5_4;
wire w_pos_x_6_4;
wire w_pos_x_7_4;
wire n1000_14;
wire n1001_14;
wire n1002_14;
wire n1003_14;
wire [3:0] w_pattern0;
wire [2:0] ff_phase;
wire [1:0] ff_vram_rdata_sel;
wire [7:0] ff_next_vram0;
wire [7:0] ff_next_vram1;
wire [7:0] ff_next_vram2;
wire [7:0] ff_next_vram3;
wire [7:0] ff_next_vram4;
wire [7:0] ff_next_vram5;
wire [7:0] ff_next_vram6;
wire [7:0] ff_next_vram7;
wire [7:0] ff_pattern0;
wire [7:0] ff_pattern1;
wire [7:0] ff_pattern2;
wire [7:0] ff_pattern3;
wire [7:0] ff_pattern4;
wire [7:0] ff_pattern5;
wire [7:0] ff_pattern6;
wire [7:0] ff_pattern7;
wire [5:0] ff_pos_x;
wire [10:3] w_pattern_name_t12_pre;
wire [9:0] w_scroll_pos_x;
wire [15:8] w_pattern_name_t1;
wire [15:8] w_pattern_name_t2;
wire [7:0] w_pos_x;
wire VCC;
wire GND;
  LUT4 n97_s4 (
    .F(ff_state_1_7),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n97_s4.INIT=16'h8000;
  LUT3 n1000_s15 (
    .F(n797_4),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1000_s15.INIT=8'hCA;
  LUT3 n1001_s14 (
    .F(n798_4),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1001_s14.INIT=8'hCA;
  LUT3 n1002_s14 (
    .F(n799_4),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1002_s14.INIT=8'hCA;
  LUT3 n1003_s14 (
    .F(n800_4),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n1003_s14.INIT=8'hCA;
  LUT4 n1350_s1 (
    .F(n1350_4),
    .I0(n1350_13),
    .I1(reg_backdrop_color[7]),
    .I2(n1350_6),
    .I3(n1350_7) 
);
defparam n1350_s1.INIT=16'hF088;
  LUT4 n1351_s1 (
    .F(n1351_4),
    .I0(n1350_13),
    .I1(reg_backdrop_color[6]),
    .I2(n1351_5),
    .I3(n1350_7) 
);
defparam n1351_s1.INIT=16'hF088;
  LUT4 n1352_s1 (
    .F(n1352_4),
    .I0(n1350_13),
    .I1(reg_backdrop_color[5]),
    .I2(n1352_5),
    .I3(n1350_7) 
);
defparam n1352_s1.INIT=16'hF088;
  LUT4 n1353_s1 (
    .F(n1353_4),
    .I0(n1350_13),
    .I1(reg_backdrop_color[4]),
    .I2(n1353_5),
    .I3(n1350_7) 
);
defparam n1353_s1.INIT=16'hF088;
  LUT4 n1358_s1 (
    .F(n1358_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1350_13),
    .I2(n1358_5),
    .I3(n1350_7) 
);
defparam n1358_s1.INIT=16'hF088;
  LUT4 n1359_s1 (
    .F(n1359_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1350_13),
    .I2(n1359_5),
    .I3(n1350_7) 
);
defparam n1359_s1.INIT=16'hF088;
  LUT4 n1360_s1 (
    .F(n1360_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1350_13),
    .I2(n1360_5),
    .I3(n1350_7) 
);
defparam n1360_s1.INIT=16'hF088;
  LUT4 n1361_s1 (
    .F(n1361_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1350_13),
    .I2(n1361_5),
    .I3(n1350_7) 
);
defparam n1361_s1.INIT=16'hF088;
  LUT4 n1366_s1 (
    .F(n1366_4),
    .I0(n1350_13),
    .I1(reg_backdrop_color[7]),
    .I2(n1366_5),
    .I3(n1350_7) 
);
defparam n1366_s1.INIT=16'hF088;
  LUT4 n1367_s1 (
    .F(n1367_4),
    .I0(n1350_13),
    .I1(reg_backdrop_color[6]),
    .I2(n1367_5),
    .I3(n1350_7) 
);
defparam n1367_s1.INIT=16'hF088;
  LUT4 n1368_s1 (
    .F(n1368_4),
    .I0(n1350_13),
    .I1(reg_backdrop_color[5]),
    .I2(n1368_5),
    .I3(n1350_7) 
);
defparam n1368_s1.INIT=16'hF088;
  LUT4 n1369_s1 (
    .F(n1369_4),
    .I0(n1350_13),
    .I1(reg_backdrop_color[4]),
    .I2(n1369_5),
    .I3(n1350_7) 
);
defparam n1369_s1.INIT=16'hF088;
  LUT4 n1370_s1 (
    .F(n1370_4),
    .I0(n1370_10),
    .I1(n1370_6),
    .I2(n1350_7),
    .I3(n1354_11) 
);
defparam n1370_s1.INIT=16'hFFE0;
  LUT4 n1371_s1 (
    .F(n1371_4),
    .I0(n1371_8),
    .I1(n1371_6),
    .I2(n1350_7),
    .I3(n1355_10) 
);
defparam n1371_s1.INIT=16'hFFE0;
  LUT4 n1372_s1 (
    .F(n1372_4),
    .I0(n1372_8),
    .I1(n1372_6),
    .I2(reg_backdrop_color[1]),
    .I3(n1350_7) 
);
defparam n1372_s1.INIT=16'hEEF0;
  LUT4 n1373_s1 (
    .F(n1373_4),
    .I0(n1373_8),
    .I1(n1373_6),
    .I2(reg_backdrop_color[0]),
    .I3(n1350_7) 
);
defparam n1373_s1.INIT=16'hEEF0;
  LUT4 n1374_s1 (
    .F(n1374_4),
    .I0(n1350_13),
    .I1(reg_backdrop_color[7]),
    .I2(n1374_5),
    .I3(n1350_7) 
);
defparam n1374_s1.INIT=16'hF088;
  LUT4 n1375_s1 (
    .F(n1375_4),
    .I0(n1350_13),
    .I1(reg_backdrop_color[6]),
    .I2(n1375_5),
    .I3(n1350_7) 
);
defparam n1375_s1.INIT=16'hF088;
  LUT4 n1376_s1 (
    .F(n1376_4),
    .I0(n1350_13),
    .I1(reg_backdrop_color[5]),
    .I2(n1376_5),
    .I3(n1350_7) 
);
defparam n1376_s1.INIT=16'hF088;
  LUT4 n1377_s1 (
    .F(n1377_4),
    .I0(n1350_13),
    .I1(reg_backdrop_color[4]),
    .I2(n1377_5),
    .I3(n1350_7) 
);
defparam n1377_s1.INIT=16'hF088;
  LUT4 n1382_s1 (
    .F(n1382_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1350_13),
    .I2(n1382_5),
    .I3(n1350_7) 
);
defparam n1382_s1.INIT=16'hF088;
  LUT4 n1383_s1 (
    .F(n1383_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1350_13),
    .I2(n1383_5),
    .I3(n1350_7) 
);
defparam n1383_s1.INIT=16'hF088;
  LUT4 n1384_s1 (
    .F(n1384_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1350_13),
    .I2(n1384_5),
    .I3(n1350_7) 
);
defparam n1384_s1.INIT=16'hF088;
  LUT4 n1385_s1 (
    .F(n1385_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1350_13),
    .I2(n1385_5),
    .I3(n1350_7) 
);
defparam n1385_s1.INIT=16'hF088;
  LUT4 n1390_s1 (
    .F(n1390_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1350_13),
    .I2(n1390_5),
    .I3(n1350_7) 
);
defparam n1390_s1.INIT=16'hF088;
  LUT4 n1391_s1 (
    .F(n1391_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1350_13),
    .I2(n1391_5),
    .I3(n1350_7) 
);
defparam n1391_s1.INIT=16'hF088;
  LUT4 n1392_s1 (
    .F(n1392_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1350_13),
    .I2(n1392_5),
    .I3(n1350_7) 
);
defparam n1392_s1.INIT=16'hF088;
  LUT4 n1393_s1 (
    .F(n1393_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1350_13),
    .I2(n1393_5),
    .I3(n1350_7) 
);
defparam n1393_s1.INIT=16'hF088;
  LUT4 n1398_s1 (
    .F(n1398_4),
    .I0(reg_backdrop_color[7]),
    .I1(n1350_13),
    .I2(n1398_5),
    .I3(n1350_7) 
);
defparam n1398_s1.INIT=16'hF088;
  LUT4 n1399_s1 (
    .F(n1399_4),
    .I0(reg_backdrop_color[6]),
    .I1(n1350_13),
    .I2(n1399_5),
    .I3(n1350_7) 
);
defparam n1399_s1.INIT=16'hF088;
  LUT4 n1400_s1 (
    .F(n1400_4),
    .I0(reg_backdrop_color[5]),
    .I1(n1350_13),
    .I2(n1400_5),
    .I3(n1350_7) 
);
defparam n1400_s1.INIT=16'hF088;
  LUT4 n1401_s1 (
    .F(n1401_4),
    .I0(reg_backdrop_color[4]),
    .I1(n1350_13),
    .I2(n1401_5),
    .I3(n1350_7) 
);
defparam n1401_s1.INIT=16'hF088;
  LUT3 w_pattern0_3_s0 (
    .F(w_pattern0[3]),
    .I0(reg_backdrop_color[3]),
    .I1(ff_pattern0[3]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_3_s0.INIT=8'hAC;
  LUT3 w_pattern0_2_s0 (
    .F(w_pattern0[2]),
    .I0(reg_backdrop_color[2]),
    .I1(ff_pattern0[2]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_2_s0.INIT=8'hAC;
  LUT3 w_pattern0_1_s0 (
    .F(w_pattern0[1]),
    .I0(ff_pattern0[1]),
    .I1(reg_backdrop_color[1]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_1_s0.INIT=8'hCA;
  LUT3 w_pattern0_0_s0 (
    .F(w_pattern0[0]),
    .I0(ff_pattern0[0]),
    .I1(reg_backdrop_color[0]),
    .I2(w_pattern0_3_4) 
);
defparam w_pattern0_0_s0.INIT=8'hCA;
  LUT4 n1632_s0 (
    .F(n1632_3),
    .I0(w_screen_pos_x_Z_3),
    .I1(n1632_8),
    .I2(n1632_5),
    .I3(w_screen_pos_x_Z_2) 
);
defparam n1632_s0.INIT=16'h9000;
  LUT4 n801_s23 (
    .F(n801_31),
    .I0(n801_32),
    .I1(n801_33),
    .I2(n801_34),
    .I3(n801_35) 
);
defparam n801_s23.INIT=16'hFFF1;
  LUT4 n802_s22 (
    .F(n802_30),
    .I0(n802_31),
    .I1(n802_32),
    .I2(n802_33),
    .I3(n802_34) 
);
defparam n802_s22.INIT=16'hFFF4;
  LUT4 n803_s22 (
    .F(n803_30),
    .I0(n803_31),
    .I1(n802_32),
    .I2(n803_32),
    .I3(n803_33) 
);
defparam n803_s22.INIT=16'hFFF4;
  LUT4 n804_s22 (
    .F(n804_30),
    .I0(n804_31),
    .I1(n802_32),
    .I2(n804_32),
    .I3(n804_33) 
);
defparam n804_s22.INIT=16'hFFF4;
  LUT4 n805_s19 (
    .F(n805_23),
    .I0(n805_24),
    .I1(n805_25),
    .I2(n801_33),
    .I3(n805_26) 
);
defparam n805_s19.INIT=16'h5C00;
  LUT4 n806_s19 (
    .F(n806_23),
    .I0(n806_24),
    .I1(n806_25),
    .I2(n801_33),
    .I3(n806_26) 
);
defparam n806_s19.INIT=16'h3500;
  LUT4 n807_s19 (
    .F(n807_23),
    .I0(n807_24),
    .I1(n807_25),
    .I2(n801_33),
    .I3(n807_26) 
);
defparam n807_s19.INIT=16'h3500;
  LUT4 n808_s19 (
    .F(n808_23),
    .I0(n808_24),
    .I1(n808_25),
    .I2(n801_33),
    .I3(n808_26) 
);
defparam n808_s19.INIT=16'h3500;
  LUT4 n833_s19 (
    .F(n833_25),
    .I0(n833_26),
    .I1(ff_next_vram3[7]),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(w_vram_address1_1_6) 
);
defparam n833_s19.INIT=16'hF444;
  LUT4 n834_s19 (
    .F(n834_25),
    .I0(n833_26),
    .I1(ff_next_vram3[6]),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(w_vram_address1_1_6) 
);
defparam n834_s19.INIT=16'hF444;
  LUT4 n835_s19 (
    .F(n835_25),
    .I0(n833_26),
    .I1(ff_next_vram3[5]),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(w_vram_address1_1_6) 
);
defparam n835_s19.INIT=16'hF444;
  LUT4 n836_s19 (
    .F(n836_25),
    .I0(n833_26),
    .I1(ff_next_vram3[4]),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(w_vram_address1_1_6) 
);
defparam n836_s19.INIT=16'hF444;
  LUT3 n837_s23 (
    .F(n837_27),
    .I0(w_screen_mode_vram_rdata[11]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(w_vram_address1_1_6) 
);
defparam n837_s23.INIT=8'hCA;
  LUT3 n838_s20 (
    .F(n838_24),
    .I0(w_screen_mode_vram_rdata[10]),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(w_vram_address1_1_6) 
);
defparam n838_s20.INIT=8'hCA;
  LUT3 n839_s20 (
    .F(n839_24),
    .I0(w_screen_mode_vram_rdata[9]),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(w_vram_address1_1_6) 
);
defparam n839_s20.INIT=8'hCA;
  LUT3 n840_s20 (
    .F(n840_24),
    .I0(w_screen_mode_vram_rdata[8]),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(w_vram_address1_1_6) 
);
defparam n840_s20.INIT=8'hCA;
  LUT3 n972_s12 (
    .F(n972_16),
    .I0(n972_17),
    .I1(n972_18),
    .I2(ff_phase[2]) 
);
defparam n972_s12.INIT=8'h53;
  LUT3 n973_s12 (
    .F(n973_16),
    .I0(n802_31),
    .I1(n973_17),
    .I2(ff_phase[2]) 
);
defparam n973_s12.INIT=8'h53;
  LUT3 n974_s12 (
    .F(n974_16),
    .I0(n803_31),
    .I1(n974_17),
    .I2(ff_phase[2]) 
);
defparam n974_s12.INIT=8'h53;
  LUT3 n975_s12 (
    .F(n975_16),
    .I0(n804_31),
    .I1(n975_17),
    .I2(ff_phase[2]) 
);
defparam n975_s12.INIT=8'h53;
  LUT3 n976_s13 (
    .F(n976_17),
    .I0(n976_18),
    .I1(n976_19),
    .I2(ff_phase[2]) 
);
defparam n976_s13.INIT=8'hA3;
  LUT3 n977_s13 (
    .F(n977_17),
    .I0(n977_18),
    .I1(n977_19),
    .I2(ff_phase[2]) 
);
defparam n977_s13.INIT=8'hA3;
  LUT3 n978_s13 (
    .F(n978_17),
    .I0(n978_18),
    .I1(n978_19),
    .I2(ff_phase[2]) 
);
defparam n978_s13.INIT=8'hA3;
  LUT3 n979_s13 (
    .F(n979_17),
    .I0(n979_18),
    .I1(n979_19),
    .I2(ff_phase[2]) 
);
defparam n979_s13.INIT=8'hA3;
  LUT4 n980_s9 (
    .F(n980_13),
    .I0(n801_34),
    .I1(n980_14),
    .I2(n980_15),
    .I3(ff_phase[1]) 
);
defparam n980_s9.INIT=16'hBB0F;
  LUT3 n981_s9 (
    .F(n981_13),
    .I0(n981_14),
    .I1(n981_15),
    .I2(ff_phase[1]) 
);
defparam n981_s9.INIT=8'h53;
  LUT3 n982_s9 (
    .F(n982_13),
    .I0(n982_14),
    .I1(n982_15),
    .I2(ff_phase[1]) 
);
defparam n982_s9.INIT=8'h53;
  LUT3 n983_s9 (
    .F(n983_13),
    .I0(n983_14),
    .I1(n983_15),
    .I2(ff_phase[1]) 
);
defparam n983_s9.INIT=8'h53;
  LUT3 n984_s10 (
    .F(n984_14),
    .I0(n984_15),
    .I1(n984_16),
    .I2(ff_phase[1]) 
);
defparam n984_s10.INIT=8'hA3;
  LUT3 n985_s10 (
    .F(n985_14),
    .I0(n985_15),
    .I1(n985_16),
    .I2(ff_phase[1]) 
);
defparam n985_s10.INIT=8'hA3;
  LUT3 n986_s10 (
    .F(n986_14),
    .I0(n986_15),
    .I1(n986_16),
    .I2(ff_phase[1]) 
);
defparam n986_s10.INIT=8'hA3;
  LUT3 n987_s10 (
    .F(n987_14),
    .I0(n987_15),
    .I1(n987_16),
    .I2(ff_phase[1]) 
);
defparam n987_s10.INIT=8'hA3;
  LUT3 n988_s10 (
    .F(n988_14),
    .I0(n972_17),
    .I1(n988_15),
    .I2(ff_phase[1]) 
);
defparam n988_s10.INIT=8'h53;
  LUT3 n989_s10 (
    .F(n989_14),
    .I0(n802_31),
    .I1(n989_15),
    .I2(ff_phase[1]) 
);
defparam n989_s10.INIT=8'h53;
  LUT3 n990_s10 (
    .F(n990_14),
    .I0(n803_31),
    .I1(n990_15),
    .I2(ff_phase[1]) 
);
defparam n990_s10.INIT=8'h53;
  LUT3 n991_s10 (
    .F(n991_14),
    .I0(n804_31),
    .I1(n991_15),
    .I2(ff_phase[1]) 
);
defparam n991_s10.INIT=8'h53;
  LUT3 n992_s11 (
    .F(n992_15),
    .I0(n976_18),
    .I1(n992_16),
    .I2(ff_phase[1]) 
);
defparam n992_s11.INIT=8'hA3;
  LUT3 n993_s11 (
    .F(n993_15),
    .I0(n977_18),
    .I1(n993_16),
    .I2(ff_phase[1]) 
);
defparam n993_s11.INIT=8'hA3;
  LUT3 n994_s11 (
    .F(n994_15),
    .I0(n978_18),
    .I1(n994_16),
    .I2(ff_phase[1]) 
);
defparam n994_s11.INIT=8'hA3;
  LUT3 n995_s11 (
    .F(n995_15),
    .I0(n979_18),
    .I1(n995_16),
    .I2(ff_phase[1]) 
);
defparam n995_s11.INIT=8'hA3;
  LUT3 n996_s12 (
    .F(n996_16),
    .I0(n996_17),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(ff_phase[0]) 
);
defparam n996_s12.INIT=8'hC5;
  LUT3 n997_s11 (
    .F(n997_15),
    .I0(n997_16),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(ff_phase[0]) 
);
defparam n997_s11.INIT=8'hC5;
  LUT3 n998_s11 (
    .F(n998_15),
    .I0(n998_16),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(ff_phase[0]) 
);
defparam n998_s11.INIT=8'hC5;
  LUT3 n999_s11 (
    .F(n999_15),
    .I0(n999_16),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(ff_phase[0]) 
);
defparam n999_s11.INIT=8'hC5;
  LUT4 n1004_s9 (
    .F(n1004_13),
    .I0(n833_26),
    .I1(ff_next_vram6[7]),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(ff_phase[0]) 
);
defparam n1004_s9.INIT=16'hF044;
  LUT4 n1005_s9 (
    .F(n1005_13),
    .I0(n833_26),
    .I1(ff_next_vram6[6]),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(ff_phase[0]) 
);
defparam n1005_s9.INIT=16'hF044;
  LUT4 n1006_s9 (
    .F(n1006_13),
    .I0(n833_26),
    .I1(ff_next_vram6[5]),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(ff_phase[0]) 
);
defparam n1006_s9.INIT=16'hF044;
  LUT4 n1007_s9 (
    .F(n1007_13),
    .I0(n833_26),
    .I1(ff_next_vram6[4]),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(ff_phase[0]) 
);
defparam n1007_s9.INIT=16'hF044;
  LUT3 n1008_s9 (
    .F(n1008_13),
    .I0(w_screen_mode_vram_rdata[31]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(ff_phase[0]) 
);
defparam n1008_s9.INIT=8'hCA;
  LUT3 n1009_s9 (
    .F(n1009_13),
    .I0(w_screen_mode_vram_rdata[30]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(ff_phase[0]) 
);
defparam n1009_s9.INIT=8'hCA;
  LUT3 n1010_s9 (
    .F(n1010_13),
    .I0(w_screen_mode_vram_rdata[29]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(ff_phase[0]) 
);
defparam n1010_s9.INIT=8'hCA;
  LUT3 n1011_s9 (
    .F(n1011_13),
    .I0(w_screen_mode_vram_rdata[28]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(ff_phase[0]) 
);
defparam n1011_s9.INIT=8'hCA;
  LUT4 n1012_s9 (
    .F(n1012_13),
    .I0(n833_26),
    .I1(ff_next_vram7[7]),
    .I2(w_screen_mode_vram_rdata[31]),
    .I3(ff_phase[0]) 
);
defparam n1012_s9.INIT=16'hF044;
  LUT4 n1013_s9 (
    .F(n1013_13),
    .I0(n833_26),
    .I1(ff_next_vram7[6]),
    .I2(w_screen_mode_vram_rdata[30]),
    .I3(ff_phase[0]) 
);
defparam n1013_s9.INIT=16'hF044;
  LUT4 n1014_s9 (
    .F(n1014_13),
    .I0(n833_26),
    .I1(ff_next_vram7[5]),
    .I2(w_screen_mode_vram_rdata[29]),
    .I3(ff_phase[0]) 
);
defparam n1014_s9.INIT=16'hF044;
  LUT4 n1015_s9 (
    .F(n1015_13),
    .I0(n833_26),
    .I1(ff_next_vram7[4]),
    .I2(w_screen_mode_vram_rdata[28]),
    .I3(ff_phase[0]) 
);
defparam n1015_s9.INIT=16'hF044;
  LUT4 n1342_s23 (
    .F(n1342_33),
    .I0(n1350_13),
    .I1(reg_backdrop_color[7]),
    .I2(n1342_34),
    .I3(n1342_38) 
);
defparam n1342_s23.INIT=16'h0F88;
  LUT4 n1343_s23 (
    .F(n1343_33),
    .I0(n1350_13),
    .I1(reg_backdrop_color[6]),
    .I2(n1343_34),
    .I3(n1342_38) 
);
defparam n1343_s23.INIT=16'h0F88;
  LUT4 n1344_s23 (
    .F(n1344_33),
    .I0(n1350_13),
    .I1(reg_backdrop_color[5]),
    .I2(n1344_34),
    .I3(n1342_38) 
);
defparam n1344_s23.INIT=16'h0F88;
  LUT4 n1345_s23 (
    .F(n1345_33),
    .I0(n1350_13),
    .I1(reg_backdrop_color[4]),
    .I2(n1345_34),
    .I3(n1342_38) 
);
defparam n1345_s23.INIT=16'h0F88;
  LUT4 n1346_s21 (
    .F(n1346_25),
    .I0(n1346_26),
    .I1(n1346_27),
    .I2(n1346_32),
    .I3(n1342_38) 
);
defparam n1346_s21.INIT=16'hBBF0;
  LUT4 n1347_s21 (
    .F(n1347_25),
    .I0(n1347_26),
    .I1(n1347_27),
    .I2(n1347_31),
    .I3(n1342_38) 
);
defparam n1347_s21.INIT=16'hBBF0;
  LUT4 n1348_s21 (
    .F(n1348_25),
    .I0(n1348_26),
    .I1(n1348_27),
    .I2(reg_backdrop_color[1]),
    .I3(n1342_38) 
);
defparam n1348_s21.INIT=16'hBBF0;
  LUT4 n1349_s21 (
    .F(n1349_25),
    .I0(n1349_26),
    .I1(n1349_27),
    .I2(reg_backdrop_color[0]),
    .I3(n1342_38) 
);
defparam n1349_s21.INIT=16'hBBF0;
  LUT3 ff_next_vram3_7_s3 (
    .F(ff_next_vram3_7_7),
    .I0(ff_next_vram3_7_8),
    .I1(ff_next_vram3_7_11),
    .I2(ff_next_vram0_7_9) 
);
defparam ff_next_vram3_7_s3.INIT=8'h10;
  LUT2 ff_next_vram4_3_s2 (
    .F(ff_next_vram4_3_6),
    .I0(n802_32),
    .I1(ff_next_vram4_7_13) 
);
defparam ff_next_vram4_3_s2.INIT=4'h4;
  LUT2 ff_next_vram3_3_s4 (
    .F(ff_next_vram3_3_8),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram0_7_9) 
);
defparam ff_next_vram3_3_s4.INIT=4'h4;
  LUT3 ff_screen_h_in_active_s4 (
    .F(ff_screen_h_in_active_9),
    .I0(ff_screen_h_in_active_10),
    .I1(ff_state_1_7),
    .I2(n255_9) 
);
defparam ff_screen_h_in_active_s4.INIT=8'h8F;
  LUT3 ff_next_vram7_3_s2 (
    .F(ff_next_vram6_3_7),
    .I0(ff_next_vram7_3_8),
    .I1(ff_phase[0]),
    .I2(ff_next_vram7_3_9) 
);
defparam ff_next_vram7_3_s2.INIT=8'hE0;
  LUT4 ff_next_vram1_7_s3 (
    .F(ff_next_vram1_7_8),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_next_vram1_7_9),
    .I3(ff_next_vram1_7_10) 
);
defparam ff_next_vram1_7_s3.INIT=16'h1000;
  LUT3 ff_next_vram2_7_s3 (
    .F(ff_next_vram2_7_8),
    .I0(ff_next_vram2_7_9),
    .I1(ff_phase[2]),
    .I2(n440_6) 
);
defparam ff_next_vram2_7_s3.INIT=8'h10;
  LUT4 ff_next_vram5_3_s4 (
    .F(ff_next_vram5_3_9),
    .I0(ff_phase[2]),
    .I1(ff_next_vram7_3_8),
    .I2(ff_phase[0]),
    .I3(ff_next_vram5_7_10) 
);
defparam ff_next_vram5_3_s4.INIT=16'h00FE;
  LUT4 n179_s2 (
    .F(n179_7),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[0]),
    .I2(n181_8),
    .I3(ff_pos_x[2]) 
);
defparam n179_s2.INIT=16'h0708;
  LUT4 n176_s2 (
    .F(n176_7),
    .I0(ff_pos_x[4]),
    .I1(n177_8),
    .I2(n181_8),
    .I3(ff_pos_x[5]) 
);
defparam n176_s2.INIT=16'h0708;
  LUT4 n1667_s2 (
    .F(n1667_7),
    .I0(reg_backdrop_color[4]),
    .I1(ff_pattern0[4]),
    .I2(w_pattern0_3_4),
    .I3(n1632_8) 
);
defparam n1667_s2.INIT=16'hAC00;
  LUT4 n1666_s2 (
    .F(n1666_7),
    .I0(reg_backdrop_color[5]),
    .I1(ff_pattern0[5]),
    .I2(w_pattern0_3_4),
    .I3(n1632_8) 
);
defparam n1666_s2.INIT=16'hAC00;
  LUT4 n1665_s2 (
    .F(n1665_7),
    .I0(reg_backdrop_color[6]),
    .I1(ff_pattern0[6]),
    .I2(w_pattern0_3_4),
    .I3(n1632_8) 
);
defparam n1665_s2.INIT=16'hAC00;
  LUT4 n1664_s2 (
    .F(n1664_7),
    .I0(reg_backdrop_color[7]),
    .I1(ff_pattern0[7]),
    .I2(w_pattern0_3_4),
    .I3(n1632_8) 
);
defparam n1664_s2.INIT=16'hAC00;
  LUT4 n705_s1 (
    .F(n705_6),
    .I0(n705_7),
    .I1(n705_8),
    .I2(n705_9),
    .I3(n1449_11) 
);
defparam n705_s1.INIT=16'hEF00;
  LUT4 n704_s1 (
    .F(n704_6),
    .I0(n704_7),
    .I1(n704_8),
    .I2(n704_9),
    .I3(n1449_11) 
);
defparam n704_s1.INIT=16'hEF00;
  LUT4 n703_s1 (
    .F(n703_6),
    .I0(ff_next_vram0_7_7),
    .I1(n703_7),
    .I2(n703_8),
    .I3(n1449_11) 
);
defparam n703_s1.INIT=16'h8F00;
  LUT4 n702_s1 (
    .F(n702_6),
    .I0(n702_7),
    .I1(n702_8),
    .I2(n702_9),
    .I3(n1449_11) 
);
defparam n702_s1.INIT=16'hEF00;
  LUT4 n701_s1 (
    .F(n701_6),
    .I0(n701_7),
    .I1(n701_8),
    .I2(n701_9),
    .I3(n1449_11) 
);
defparam n701_s1.INIT=16'hEF00;
  LUT3 n700_s1 (
    .F(n700_6),
    .I0(n700_7),
    .I1(n700_8),
    .I2(n1449_11) 
);
defparam n700_s1.INIT=8'hB0;
  LUT4 n699_s1 (
    .F(n699_6),
    .I0(n699_7),
    .I1(n699_8),
    .I2(n699_9),
    .I3(n1449_11) 
);
defparam n699_s1.INIT=16'hEF00;
  LUT4 n698_s1 (
    .F(n698_6),
    .I0(n698_7),
    .I1(n698_8),
    .I2(n698_9),
    .I3(n1449_11) 
);
defparam n698_s1.INIT=16'hBF00;
  LUT4 n697_s1 (
    .F(n697_6),
    .I0(n697_7),
    .I1(n697_18),
    .I2(n697_9),
    .I3(n1449_11) 
);
defparam n697_s1.INIT=16'h1F00;
  LUT4 n696_s1 (
    .F(n696_6),
    .I0(n696_7),
    .I1(n696_8),
    .I2(n696_9),
    .I3(n1449_11) 
);
defparam n696_s1.INIT=16'hEF00;
  LUT4 n695_s1 (
    .F(n695_6),
    .I0(n695_7),
    .I1(n695_8),
    .I2(n695_9),
    .I3(n1449_11) 
);
defparam n695_s1.INIT=16'hEF00;
  LUT4 n694_s1 (
    .F(n694_6),
    .I0(n694_7),
    .I1(n694_8),
    .I2(n694_9),
    .I3(n1449_11) 
);
defparam n694_s1.INIT=16'hEF00;
  LUT4 n693_s1 (
    .F(n693_6),
    .I0(n693_7),
    .I1(n693_8),
    .I2(n693_9),
    .I3(n1449_11) 
);
defparam n693_s1.INIT=16'hEF00;
  LUT4 n692_s1 (
    .F(n692_6),
    .I0(n692_7),
    .I1(n692_8),
    .I2(n692_9),
    .I3(n1449_11) 
);
defparam n692_s1.INIT=16'hEF00;
  LUT4 n691_s1 (
    .F(n691_6),
    .I0(n691_7),
    .I1(n691_8),
    .I2(n691_9),
    .I3(n1449_11) 
);
defparam n691_s1.INIT=16'hEF00;
  LUT4 n690_s1 (
    .F(n690_6),
    .I0(n690_7),
    .I1(n690_8),
    .I2(n690_9),
    .I3(n1449_11) 
);
defparam n690_s1.INIT=16'hEF00;
  LUT4 n689_s1 (
    .F(n689_6),
    .I0(n689_7),
    .I1(n689_8),
    .I2(n689_9),
    .I3(n1449_11) 
);
defparam n689_s1.INIT=16'hEF00;
  LUT4 n527_s1 (
    .F(n527_6),
    .I0(n527_7),
    .I1(ff_next_vram3_3_11),
    .I2(n527_8),
    .I3(n527_9) 
);
defparam n527_s1.INIT=16'h0D00;
  LUT3 n139_s2 (
    .F(n139_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(n140_9) 
);
defparam n139_s2.INIT=8'h60;
  LUT4 n138_s2 (
    .F(n138_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n140_9) 
);
defparam n138_s2.INIT=16'h7800;
  LUT4 n255_s4 (
    .F(n255_9),
    .I0(n293_21),
    .I1(ff_state_1_7),
    .I2(n878_17),
    .I3(n255_10) 
);
defparam n255_s4.INIT=16'hBFFF;
  LUT3 n1000_s14 (
    .F(n1000_16),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(ff_phase[0]) 
);
defparam n1000_s14.INIT=8'hCA;
  LUT2 n1000_s13 (
    .F(n1003_17),
    .I0(ff_phase[0]),
    .I1(ff_next_vram1_7_10) 
);
defparam n1000_s13.INIT=4'h1;
  LUT3 n1001_s13 (
    .F(n1001_16),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[2]),
    .I2(ff_phase[0]) 
);
defparam n1001_s13.INIT=8'hCA;
  LUT3 n1002_s13 (
    .F(n1002_16),
    .I0(w_screen_mode_vram_rdata[21]),
    .I1(w_screen_mode_vram_rdata[1]),
    .I2(ff_phase[0]) 
);
defparam n1002_s13.INIT=8'hCA;
  LUT3 n1003_s13 (
    .F(n1003_16),
    .I0(w_screen_mode_vram_rdata[20]),
    .I1(w_screen_mode_vram_rdata[0]),
    .I2(ff_phase[0]) 
);
defparam n1003_s13.INIT=8'hCA;
  LUT3 n1350_s3 (
    .F(n1350_6),
    .I0(ff_pattern1[7]),
    .I1(n1350_9),
    .I2(n1350_10) 
);
defparam n1350_s3.INIT=8'h3A;
  LUT2 n1350_s4 (
    .F(n1350_7),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active) 
);
defparam n1350_s4.INIT=4'h8;
  LUT3 n1351_s2 (
    .F(n1351_5),
    .I0(ff_pattern1[6]),
    .I1(n1351_6),
    .I2(n1350_10) 
);
defparam n1351_s2.INIT=8'h3A;
  LUT3 n1352_s2 (
    .F(n1352_5),
    .I0(ff_pattern1[5]),
    .I1(n1352_6),
    .I2(n1350_10) 
);
defparam n1352_s2.INIT=8'h3A;
  LUT3 n1353_s2 (
    .F(n1353_5),
    .I0(ff_pattern1[4]),
    .I1(n1353_6),
    .I2(n1350_10) 
);
defparam n1353_s2.INIT=8'h3A;
  LUT4 n1354_s2 (
    .F(n1354_5),
    .I0(n1354_7),
    .I1(n1354_8),
    .I2(ff_pattern1[3]),
    .I3(n1350_10) 
);
defparam n1354_s2.INIT=16'hEEF0;
  LUT4 n1355_s2 (
    .F(n1355_5),
    .I0(n1355_7),
    .I1(n1355_8),
    .I2(ff_pattern1[2]),
    .I3(n1350_10) 
);
defparam n1355_s2.INIT=16'hEEF0;
  LUT4 n1356_s2 (
    .F(n1356_5),
    .I0(n1356_6),
    .I1(n1356_7),
    .I2(ff_pattern1[1]),
    .I3(n1350_10) 
);
defparam n1356_s2.INIT=16'hEEF0;
  LUT4 n1357_s2 (
    .F(n1357_5),
    .I0(n1357_6),
    .I1(n1357_7),
    .I2(ff_pattern1[0]),
    .I3(n1350_10) 
);
defparam n1357_s2.INIT=16'hEEF0;
  LUT3 n1358_s2 (
    .F(n1358_5),
    .I0(n1358_6),
    .I1(ff_pattern2[7]),
    .I2(n1350_10) 
);
defparam n1358_s2.INIT=8'h5C;
  LUT3 n1359_s2 (
    .F(n1359_5),
    .I0(n1359_6),
    .I1(ff_pattern2[6]),
    .I2(n1350_10) 
);
defparam n1359_s2.INIT=8'h5C;
  LUT3 n1360_s2 (
    .F(n1360_5),
    .I0(n1360_6),
    .I1(ff_pattern2[5]),
    .I2(n1350_10) 
);
defparam n1360_s2.INIT=8'h5C;
  LUT3 n1361_s2 (
    .F(n1361_5),
    .I0(n1361_6),
    .I1(ff_pattern2[4]),
    .I2(n1350_10) 
);
defparam n1361_s2.INIT=8'h5C;
  LUT4 n1362_s2 (
    .F(n1362_5),
    .I0(n1362_6),
    .I1(n1362_7),
    .I2(ff_pattern2[3]),
    .I3(n1350_10) 
);
defparam n1362_s2.INIT=16'hEEF0;
  LUT4 n1363_s2 (
    .F(n1363_5),
    .I0(n1363_6),
    .I1(n1363_7),
    .I2(ff_pattern2[2]),
    .I3(n1350_10) 
);
defparam n1363_s2.INIT=16'hEEF0;
  LUT4 n1364_s2 (
    .F(n1364_5),
    .I0(n1364_6),
    .I1(n1364_7),
    .I2(ff_pattern2[1]),
    .I3(n1350_10) 
);
defparam n1364_s2.INIT=16'hEEF0;
  LUT4 n1365_s2 (
    .F(n1365_5),
    .I0(n1365_6),
    .I1(n1365_7),
    .I2(ff_pattern2[0]),
    .I3(n1350_10) 
);
defparam n1365_s2.INIT=16'hEEF0;
  LUT3 n1366_s2 (
    .F(n1366_5),
    .I0(ff_pattern3[7]),
    .I1(n1366_6),
    .I2(n1350_10) 
);
defparam n1366_s2.INIT=8'h3A;
  LUT3 n1367_s2 (
    .F(n1367_5),
    .I0(ff_pattern3[6]),
    .I1(n1367_6),
    .I2(n1350_10) 
);
defparam n1367_s2.INIT=8'h3A;
  LUT3 n1368_s2 (
    .F(n1368_5),
    .I0(ff_pattern3[5]),
    .I1(n1368_6),
    .I2(n1350_10) 
);
defparam n1368_s2.INIT=8'h3A;
  LUT3 n1369_s2 (
    .F(n1369_5),
    .I0(ff_pattern3[4]),
    .I1(n1369_6),
    .I2(n1350_10) 
);
defparam n1369_s2.INIT=8'h3A;
  LUT4 n1370_s3 (
    .F(n1370_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(n1370_7),
    .I3(n1350_10) 
);
defparam n1370_s3.INIT=16'hCA00;
  LUT4 n1371_s3 (
    .F(n1371_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(n1370_7),
    .I3(n1350_10) 
);
defparam n1371_s3.INIT=16'hCA00;
  LUT4 n1372_s3 (
    .F(n1372_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(n1370_7),
    .I3(n1350_10) 
);
defparam n1372_s3.INIT=16'hCA00;
  LUT4 n1373_s3 (
    .F(n1373_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(n1370_7),
    .I3(n1350_10) 
);
defparam n1373_s3.INIT=16'hCA00;
  LUT3 n1374_s2 (
    .F(n1374_5),
    .I0(ff_pattern4[7]),
    .I1(n1374_6),
    .I2(n1350_10) 
);
defparam n1374_s2.INIT=8'h3A;
  LUT3 n1375_s2 (
    .F(n1375_5),
    .I0(ff_pattern4[6]),
    .I1(n1375_6),
    .I2(n1350_10) 
);
defparam n1375_s2.INIT=8'h3A;
  LUT3 n1376_s2 (
    .F(n1376_5),
    .I0(ff_pattern4[5]),
    .I1(n1376_6),
    .I2(n1350_10) 
);
defparam n1376_s2.INIT=8'h3A;
  LUT3 n1377_s2 (
    .F(n1377_5),
    .I0(ff_pattern4[4]),
    .I1(n1377_6),
    .I2(n1350_10) 
);
defparam n1377_s2.INIT=8'h3A;
  LUT4 n1378_s2 (
    .F(n1378_5),
    .I0(n1378_6),
    .I1(n1378_7),
    .I2(ff_pattern4[3]),
    .I3(n1350_10) 
);
defparam n1378_s2.INIT=16'hEEF0;
  LUT4 n1379_s2 (
    .F(n1379_5),
    .I0(n1379_6),
    .I1(n1379_7),
    .I2(ff_pattern4[2]),
    .I3(n1350_10) 
);
defparam n1379_s2.INIT=16'hEEF0;
  LUT4 n1380_s2 (
    .F(n1380_5),
    .I0(n1380_6),
    .I1(n1380_7),
    .I2(ff_pattern4[1]),
    .I3(n1350_10) 
);
defparam n1380_s2.INIT=16'hEEF0;
  LUT4 n1381_s2 (
    .F(n1381_5),
    .I0(n1381_6),
    .I1(n1381_7),
    .I2(ff_pattern4[0]),
    .I3(n1350_10) 
);
defparam n1381_s2.INIT=16'hEEF0;
  LUT3 n1382_s2 (
    .F(n1382_5),
    .I0(n1382_6),
    .I1(ff_pattern5[7]),
    .I2(n1350_10) 
);
defparam n1382_s2.INIT=8'h5C;
  LUT3 n1383_s2 (
    .F(n1383_5),
    .I0(n1383_6),
    .I1(ff_pattern5[6]),
    .I2(n1350_10) 
);
defparam n1383_s2.INIT=8'h5C;
  LUT3 n1384_s2 (
    .F(n1384_5),
    .I0(n1384_6),
    .I1(ff_pattern5[5]),
    .I2(n1350_10) 
);
defparam n1384_s2.INIT=8'h5C;
  LUT3 n1385_s2 (
    .F(n1385_5),
    .I0(n1385_6),
    .I1(ff_pattern5[4]),
    .I2(n1350_10) 
);
defparam n1385_s2.INIT=8'h5C;
  LUT4 n1386_s2 (
    .F(n1386_5),
    .I0(n1386_6),
    .I1(n1386_7),
    .I2(ff_pattern5[3]),
    .I3(n1350_10) 
);
defparam n1386_s2.INIT=16'hBB0F;
  LUT4 n1387_s2 (
    .F(n1387_5),
    .I0(n1387_6),
    .I1(n1387_7),
    .I2(ff_pattern5[2]),
    .I3(n1350_10) 
);
defparam n1387_s2.INIT=16'hBB0F;
  LUT4 n1388_s2 (
    .F(n1388_5),
    .I0(n1388_6),
    .I1(n1388_7),
    .I2(ff_pattern5[1]),
    .I3(n1350_10) 
);
defparam n1388_s2.INIT=16'hBB0F;
  LUT4 n1389_s2 (
    .F(n1389_5),
    .I0(n1389_6),
    .I1(n1389_7),
    .I2(ff_pattern5[0]),
    .I3(n1350_10) 
);
defparam n1389_s2.INIT=16'hEEF0;
  LUT3 n1390_s2 (
    .F(n1390_5),
    .I0(n1390_6),
    .I1(ff_pattern6[7]),
    .I2(n1350_10) 
);
defparam n1390_s2.INIT=8'h5C;
  LUT3 n1391_s2 (
    .F(n1391_5),
    .I0(n1391_6),
    .I1(ff_pattern6[6]),
    .I2(n1350_10) 
);
defparam n1391_s2.INIT=8'h5C;
  LUT3 n1392_s2 (
    .F(n1392_5),
    .I0(n1392_6),
    .I1(ff_pattern6[5]),
    .I2(n1350_10) 
);
defparam n1392_s2.INIT=8'h5C;
  LUT3 n1393_s2 (
    .F(n1393_5),
    .I0(n1393_6),
    .I1(ff_pattern6[4]),
    .I2(n1350_10) 
);
defparam n1393_s2.INIT=8'h5C;
  LUT4 n1394_s2 (
    .F(n1394_5),
    .I0(n1394_6),
    .I1(n1394_7),
    .I2(ff_pattern6[3]),
    .I3(n1350_10) 
);
defparam n1394_s2.INIT=16'hEEF0;
  LUT4 n1395_s2 (
    .F(n1395_5),
    .I0(n1395_6),
    .I1(n1395_7),
    .I2(ff_pattern6[2]),
    .I3(n1350_10) 
);
defparam n1395_s2.INIT=16'hEEF0;
  LUT4 n1396_s2 (
    .F(n1396_5),
    .I0(n1396_6),
    .I1(n1396_7),
    .I2(ff_pattern6[1]),
    .I3(n1350_10) 
);
defparam n1396_s2.INIT=16'hEEF0;
  LUT4 n1397_s2 (
    .F(n1397_5),
    .I0(n1397_6),
    .I1(n1397_7),
    .I2(ff_pattern6[0]),
    .I3(n1350_10) 
);
defparam n1397_s2.INIT=16'hEEF0;
  LUT3 n1398_s2 (
    .F(n1398_5),
    .I0(n1398_6),
    .I1(ff_pattern7[7]),
    .I2(n1350_10) 
);
defparam n1398_s2.INIT=8'h5C;
  LUT3 n1399_s2 (
    .F(n1399_5),
    .I0(n1399_6),
    .I1(ff_pattern7[6]),
    .I2(n1350_10) 
);
defparam n1399_s2.INIT=8'h5C;
  LUT3 n1400_s2 (
    .F(n1400_5),
    .I0(n1400_6),
    .I1(ff_pattern7[5]),
    .I2(n1350_10) 
);
defparam n1400_s2.INIT=8'h5C;
  LUT3 n1401_s2 (
    .F(n1401_5),
    .I0(n1401_6),
    .I1(ff_pattern7[4]),
    .I2(n1350_10) 
);
defparam n1401_s2.INIT=8'h5C;
  LUT4 n1402_s2 (
    .F(n1402_5),
    .I0(n1402_6),
    .I1(n1402_7),
    .I2(ff_pattern7[3]),
    .I3(n1350_10) 
);
defparam n1402_s2.INIT=16'hBB0F;
  LUT4 n1403_s2 (
    .F(n1403_5),
    .I0(n1403_6),
    .I1(n1403_7),
    .I2(ff_pattern7[2]),
    .I3(n1350_10) 
);
defparam n1403_s2.INIT=16'hBB0F;
  LUT4 n1404_s2 (
    .F(n1404_5),
    .I0(n1404_6),
    .I1(n1404_7),
    .I2(ff_pattern7[1]),
    .I3(n1350_10) 
);
defparam n1404_s2.INIT=16'hBB0F;
  LUT4 n1405_s2 (
    .F(n1405_5),
    .I0(n1405_6),
    .I1(n1405_7),
    .I2(ff_pattern7[0]),
    .I3(n1350_10) 
);
defparam n1405_s2.INIT=16'hEEF0;
  LUT3 w_pattern0_3_s1 (
    .F(w_pattern0_3_4),
    .I0(w_pattern0_3_5),
    .I1(reg_left_mask),
    .I2(n88_8) 
);
defparam w_pattern0_3_s1.INIT=8'h40;
  LUT2 n1632_s2 (
    .F(n1632_5),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1) 
);
defparam n1632_s2.INIT=4'h8;
  LUT4 n801_s24 (
    .F(n801_32),
    .I0(n801_36),
    .I1(n972_17),
    .I2(n801_37),
    .I3(w_screen_mode_vram_rdata[7]) 
);
defparam n801_s24.INIT=16'hD0DD;
  LUT3 n801_s25 (
    .F(n801_33),
    .I0(w_4colors_mode_5),
    .I1(w_vram_address1_1_6),
    .I2(n801_38) 
);
defparam n801_s25.INIT=8'h01;
  LUT2 n801_s26 (
    .F(n801_34),
    .I0(n972_17),
    .I1(n802_32) 
);
defparam n801_s26.INIT=4'h4;
  LUT4 n801_s27 (
    .F(n801_35),
    .I0(w_screen_mode_vram_rdata[7]),
    .I1(w_screen_mode_vram_rdata[23]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n1632_6) 
);
defparam n801_s27.INIT=16'hCA00;
  LUT4 n802_s23 (
    .F(n802_31),
    .I0(w_screen_mode_vram_rdata[22]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n802_35) 
);
defparam n802_s23.INIT=16'h305F;
  LUT4 n802_s24 (
    .F(n802_32),
    .I0(w_vram_address1_13_11),
    .I1(w_sprite_mode2_4),
    .I2(w_4colors_mode_5),
    .I3(n1350_8) 
);
defparam n802_s24.INIT=16'h0305;
  LUT4 n802_s25 (
    .F(n802_33),
    .I0(w_screen_mode_vram_rdata[6]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n1632_6) 
);
defparam n802_s25.INIT=16'hCA00;
  LUT4 n802_s26 (
    .F(n802_34),
    .I0(n801_37),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(n802_36),
    .I3(n801_33) 
);
defparam n802_s26.INIT=16'h00F4;
  LUT4 n803_s23 (
    .F(n803_31),
    .I0(w_screen_mode_vram_rdata[29]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n803_34) 
);
defparam n803_s23.INIT=16'h305F;
  LUT4 n803_s24 (
    .F(n803_32),
    .I0(n801_37),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(n803_35),
    .I3(n801_33) 
);
defparam n803_s24.INIT=16'h00F4;
  LUT4 n803_s25 (
    .F(n803_33),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n1632_6) 
);
defparam n803_s25.INIT=16'hCA00;
  LUT4 n804_s23 (
    .F(n804_31),
    .I0(w_screen_mode_vram_rdata[28]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n804_34) 
);
defparam n804_s23.INIT=16'h305F;
  LUT4 n804_s24 (
    .F(n804_32),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(w_screen_mode_vram_address[1]),
    .I3(n1632_6) 
);
defparam n804_s24.INIT=16'hCA00;
  LUT4 n804_s25 (
    .F(n804_33),
    .I0(n801_37),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(n804_35),
    .I3(n801_33) 
);
defparam n804_s25.INIT=16'h00F4;
  LUT4 n805_s20 (
    .F(n805_24),
    .I0(n976_18),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(n801_36),
    .I3(ff_next_vram1_7_10) 
);
defparam n805_s20.INIT=16'h3500;
  LUT3 n805_s21 (
    .F(n805_25),
    .I0(n805_27),
    .I1(w_screen_mode_vram_rdata[3]),
    .I2(n801_37) 
);
defparam n805_s21.INIT=8'h5C;
  LUT4 n805_s22 (
    .F(n805_26),
    .I0(ff_next_vram3_7_8),
    .I1(n976_18),
    .I2(n805_28),
    .I3(n1632_6) 
);
defparam n805_s22.INIT=16'h0DDD;
  LUT3 n806_s20 (
    .F(n806_24),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(n806_27),
    .I2(n801_37) 
);
defparam n806_s20.INIT=8'h35;
  LUT4 n806_s21 (
    .F(n806_25),
    .I0(n977_18),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(n801_36),
    .I3(ff_next_vram1_7_10) 
);
defparam n806_s21.INIT=16'h3500;
  LUT4 n806_s22 (
    .F(n806_26),
    .I0(ff_next_vram3_7_8),
    .I1(n977_18),
    .I2(n806_28),
    .I3(n1632_6) 
);
defparam n806_s22.INIT=16'h0DDD;
  LUT3 n807_s20 (
    .F(n807_24),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(n807_27),
    .I2(n801_37) 
);
defparam n807_s20.INIT=8'h35;
  LUT4 n807_s21 (
    .F(n807_25),
    .I0(n978_18),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(n801_36),
    .I3(ff_next_vram1_7_10) 
);
defparam n807_s21.INIT=16'h3500;
  LUT4 n807_s22 (
    .F(n807_26),
    .I0(ff_next_vram3_7_8),
    .I1(n978_18),
    .I2(n807_28),
    .I3(n1632_6) 
);
defparam n807_s22.INIT=16'h0DDD;
  LUT3 n808_s20 (
    .F(n808_24),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(n808_27),
    .I2(n801_37) 
);
defparam n808_s20.INIT=8'h35;
  LUT4 n808_s21 (
    .F(n808_25),
    .I0(n979_18),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(n801_36),
    .I3(ff_next_vram1_7_10) 
);
defparam n808_s21.INIT=16'h3500;
  LUT4 n808_s22 (
    .F(n808_26),
    .I0(ff_next_vram3_7_8),
    .I1(n979_18),
    .I2(n808_28),
    .I3(n1632_6) 
);
defparam n808_s22.INIT=16'h0DDD;
  LUT2 n833_s20 (
    .F(n833_26),
    .I0(reg_screen_mode[1]),
    .I1(n833_27) 
);
defparam n833_s20.INIT=4'h1;
  LUT4 n972_s13 (
    .F(n972_17),
    .I0(w_screen_mode_vram_rdata[23]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n972_19) 
);
defparam n972_s13.INIT=16'h305F;
  LUT4 n972_s14 (
    .F(n972_18),
    .I0(n833_26),
    .I1(ff_next_vram5[7]),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(ff_phase[0]) 
);
defparam n972_s14.INIT=16'h0FBB;
  LUT4 n973_s13 (
    .F(n973_17),
    .I0(n833_26),
    .I1(ff_next_vram5[6]),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(ff_phase[0]) 
);
defparam n973_s13.INIT=16'h0FBB;
  LUT4 n974_s13 (
    .F(n974_17),
    .I0(n833_26),
    .I1(ff_next_vram5[5]),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(ff_phase[0]) 
);
defparam n974_s13.INIT=16'h0FBB;
  LUT4 n975_s13 (
    .F(n975_17),
    .I0(n833_26),
    .I1(ff_next_vram5[4]),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(ff_phase[0]) 
);
defparam n975_s13.INIT=16'h0FBB;
  LUT4 n976_s14 (
    .F(n976_18),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n976_20) 
);
defparam n976_s14.INIT=16'hAFC0;
  LUT3 n976_s15 (
    .F(n976_19),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_phase[0]) 
);
defparam n976_s15.INIT=8'h35;
  LUT4 n977_s14 (
    .F(n977_18),
    .I0(w_screen_mode_vram_rdata[26]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n977_20) 
);
defparam n977_s14.INIT=16'hC0AF;
  LUT3 n977_s15 (
    .F(n977_19),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(ff_phase[0]) 
);
defparam n977_s15.INIT=8'h35;
  LUT4 n978_s14 (
    .F(n978_18),
    .I0(w_screen_mode_vram_rdata[25]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n978_20) 
);
defparam n978_s14.INIT=16'hC0AF;
  LUT3 n978_s15 (
    .F(n978_19),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(ff_phase[0]) 
);
defparam n978_s15.INIT=8'h35;
  LUT4 n979_s14 (
    .F(n979_18),
    .I0(w_screen_mode_vram_rdata[24]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(n979_20) 
);
defparam n979_s14.INIT=16'hC0AF;
  LUT3 n979_s15 (
    .F(n979_19),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(ff_phase[0]) 
);
defparam n979_s15.INIT=8'h35;
  LUT4 n980_s10 (
    .F(n980_14),
    .I0(reg_backdrop_color[7]),
    .I1(ff_next_vram3_7_11),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram2[7]) 
);
defparam n980_s10.INIT=16'h7077;
  LUT4 n980_s11 (
    .F(n980_15),
    .I0(n833_26),
    .I1(ff_next_vram2[7]),
    .I2(w_screen_mode_vram_rdata[23]),
    .I3(w_vram_address1_1_6) 
);
defparam n980_s11.INIT=16'h0BBB;
  LUT4 n981_s10 (
    .F(n981_14),
    .I0(reg_backdrop_color[6]),
    .I1(n981_16),
    .I2(ff_next_vram3_7_11),
    .I3(ff_next_vram3_3_11) 
);
defparam n981_s10.INIT=16'h534C;
  LUT4 n981_s11 (
    .F(n981_15),
    .I0(n833_26),
    .I1(ff_next_vram2[6]),
    .I2(w_screen_mode_vram_rdata[22]),
    .I3(w_vram_address1_1_6) 
);
defparam n981_s11.INIT=16'h0BBB;
  LUT4 n982_s10 (
    .F(n982_14),
    .I0(reg_backdrop_color[5]),
    .I1(n982_16),
    .I2(ff_next_vram3_7_11),
    .I3(ff_next_vram3_3_11) 
);
defparam n982_s10.INIT=16'h534C;
  LUT4 n982_s11 (
    .F(n982_15),
    .I0(n833_26),
    .I1(ff_next_vram2[5]),
    .I2(w_screen_mode_vram_rdata[21]),
    .I3(w_vram_address1_1_6) 
);
defparam n982_s11.INIT=16'h0BBB;
  LUT4 n983_s10 (
    .F(n983_14),
    .I0(reg_backdrop_color[4]),
    .I1(n983_16),
    .I2(ff_next_vram3_7_11),
    .I3(ff_next_vram3_3_11) 
);
defparam n983_s10.INIT=16'h534C;
  LUT4 n983_s11 (
    .F(n983_15),
    .I0(n833_26),
    .I1(ff_next_vram2[4]),
    .I2(w_screen_mode_vram_rdata[20]),
    .I3(w_vram_address1_1_6) 
);
defparam n983_s11.INIT=16'h0BBB;
  LUT3 n984_s11 (
    .F(n984_15),
    .I0(n984_17),
    .I1(reg_backdrop_color[3]),
    .I2(ff_next_vram3_7_11) 
);
defparam n984_s11.INIT=8'hC5;
  LUT3 n984_s12 (
    .F(n984_16),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_vram_address1_1_6) 
);
defparam n984_s12.INIT=8'h35;
  LUT3 n985_s11 (
    .F(n985_15),
    .I0(n985_17),
    .I1(reg_backdrop_color[2]),
    .I2(ff_next_vram3_7_11) 
);
defparam n985_s11.INIT=8'hC5;
  LUT3 n985_s12 (
    .F(n985_16),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_vram_address1_1_6) 
);
defparam n985_s12.INIT=8'h35;
  LUT3 n986_s11 (
    .F(n986_15),
    .I0(n986_17),
    .I1(reg_backdrop_color[1]),
    .I2(ff_next_vram3_7_11) 
);
defparam n986_s11.INIT=8'hC5;
  LUT3 n986_s12 (
    .F(n986_16),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_vram_address1_1_6) 
);
defparam n986_s12.INIT=8'h35;
  LUT3 n987_s11 (
    .F(n987_15),
    .I0(n987_17),
    .I1(reg_backdrop_color[0]),
    .I2(ff_next_vram3_7_11) 
);
defparam n987_s11.INIT=8'hC5;
  LUT3 n987_s12 (
    .F(n987_16),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_vram_address1_1_6) 
);
defparam n987_s12.INIT=8'h35;
  LUT4 n988_s11 (
    .F(n988_15),
    .I0(n833_26),
    .I1(ff_next_vram1[7]),
    .I2(w_screen_mode_vram_rdata[15]),
    .I3(w_vram_address1_1_6) 
);
defparam n988_s11.INIT=16'h0BBB;
  LUT4 n989_s11 (
    .F(n989_15),
    .I0(n833_26),
    .I1(ff_next_vram1[6]),
    .I2(w_screen_mode_vram_rdata[14]),
    .I3(w_vram_address1_1_6) 
);
defparam n989_s11.INIT=16'h0BBB;
  LUT4 n990_s11 (
    .F(n990_15),
    .I0(n833_26),
    .I1(ff_next_vram1[5]),
    .I2(w_screen_mode_vram_rdata[13]),
    .I3(w_vram_address1_1_6) 
);
defparam n990_s11.INIT=16'h0BBB;
  LUT4 n991_s11 (
    .F(n991_15),
    .I0(n833_26),
    .I1(ff_next_vram1[4]),
    .I2(w_screen_mode_vram_rdata[12]),
    .I3(w_vram_address1_1_6) 
);
defparam n991_s11.INIT=16'h0BBB;
  LUT3 n992_s12 (
    .F(n992_16),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(w_vram_address1_1_6) 
);
defparam n992_s12.INIT=8'h35;
  LUT3 n993_s12 (
    .F(n993_16),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(w_vram_address1_1_6) 
);
defparam n993_s12.INIT=8'h35;
  LUT3 n994_s12 (
    .F(n994_16),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(w_vram_address1_1_6) 
);
defparam n994_s12.INIT=8'h35;
  LUT3 n995_s12 (
    .F(n995_16),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(w_vram_address1_1_6) 
);
defparam n995_s12.INIT=8'h35;
  LUT4 n996_s13 (
    .F(n996_17),
    .I0(n833_26),
    .I1(ff_next_vram4[7]),
    .I2(n996_18),
    .I3(ff_next_vram1_7_10) 
);
defparam n996_s13.INIT=16'hBBF0;
  LUT4 n997_s12 (
    .F(n997_16),
    .I0(n833_26),
    .I1(ff_next_vram4[6]),
    .I2(n997_17),
    .I3(ff_next_vram1_7_10) 
);
defparam n997_s12.INIT=16'hBBF0;
  LUT4 n998_s12 (
    .F(n998_16),
    .I0(n833_26),
    .I1(ff_next_vram4[5]),
    .I2(n998_17),
    .I3(ff_next_vram1_7_10) 
);
defparam n998_s12.INIT=16'hBBF0;
  LUT4 n999_s12 (
    .F(n999_16),
    .I0(n833_26),
    .I1(ff_next_vram4[4]),
    .I2(n999_17),
    .I3(ff_next_vram1_7_10) 
);
defparam n999_s12.INIT=16'hBBF0;
  LUT4 n1342_s24 (
    .F(n1342_34),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram7[7]),
    .I2(n1342_36),
    .I3(n1632_6) 
);
defparam n1342_s24.INIT=16'hB0BB;
  LUT4 n1343_s24 (
    .F(n1343_34),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram7[6]),
    .I2(n1343_35),
    .I3(n1632_6) 
);
defparam n1343_s24.INIT=16'hB0BB;
  LUT4 n1344_s24 (
    .F(n1344_34),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram7[5]),
    .I2(n1344_35),
    .I3(n1632_6) 
);
defparam n1344_s24.INIT=16'hB0BB;
  LUT4 n1345_s24 (
    .F(n1345_34),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram7[4]),
    .I2(n1345_35),
    .I3(n1632_6) 
);
defparam n1345_s24.INIT=16'hB0BB;
  LUT4 n1346_s22 (
    .F(n1346_26),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1_7_10),
    .I3(n1346_29) 
);
defparam n1346_s22.INIT=16'h0A0C;
  LUT4 n1346_s23 (
    .F(n1346_27),
    .I0(n1346_30),
    .I1(ff_next_vram1_7_10),
    .I2(ff_next_vram7[3]),
    .I3(ff_next_vram3_3_11) 
);
defparam n1346_s23.INIT=16'hBB0F;
  LUT4 n1347_s22 (
    .F(n1347_26),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1_7_10),
    .I3(n1346_29) 
);
defparam n1347_s22.INIT=16'h0A0C;
  LUT4 n1347_s23 (
    .F(n1347_27),
    .I0(n1347_29),
    .I1(ff_next_vram1_7_10),
    .I2(ff_next_vram7[2]),
    .I3(ff_next_vram3_3_11) 
);
defparam n1347_s23.INIT=16'h770F;
  LUT4 n1348_s22 (
    .F(n1348_26),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1_7_10),
    .I3(n1346_29) 
);
defparam n1348_s22.INIT=16'h0A0C;
  LUT4 n1348_s23 (
    .F(n1348_27),
    .I0(n1348_28),
    .I1(ff_next_vram1_7_10),
    .I2(ff_next_vram7[1]),
    .I3(ff_next_vram3_3_11) 
);
defparam n1348_s23.INIT=16'h770F;
  LUT4 n1349_s22 (
    .F(n1349_26),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1_7_10),
    .I3(n1346_29) 
);
defparam n1349_s22.INIT=16'h0A0C;
  LUT4 n1349_s23 (
    .F(n1349_27),
    .I0(n1349_28),
    .I1(ff_next_vram1_7_10),
    .I2(ff_next_vram7[0]),
    .I3(ff_next_vram3_3_11) 
);
defparam n1349_s23.INIT=16'h770F;
  LUT3 ff_next_vram0_7_s3 (
    .F(ff_next_vram0_7_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam ff_next_vram0_7_s3.INIT=8'h01;
  LUT4 ff_next_vram3_7_s4 (
    .F(ff_next_vram3_7_8),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam ff_next_vram3_7_s4.INIT=16'h0100;
  LUT3 ff_screen_h_in_active_s5 (
    .F(ff_screen_h_in_active_10),
    .I0(ff_screen_h_in_active_11),
    .I1(ff_pos_x_5_10),
    .I2(ff_next_vram3_7_11) 
);
defparam ff_screen_h_in_active_s5.INIT=8'hCA;
  LUT4 ff_next_vram7_3_s3 (
    .F(ff_next_vram7_3_8),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam ff_next_vram7_3_s3.INIT=16'h1800;
  LUT4 ff_next_vram7_3_s4 (
    .F(ff_next_vram7_3_9),
    .I0(ff_next_vram1_7_10),
    .I1(w_vram_address1_1_6),
    .I2(ff_phase[0]),
    .I3(ff_next_vram7_3_12) 
);
defparam ff_next_vram7_3_s4.INIT=16'hCA00;
  LUT4 ff_next_vram1_7_s4 (
    .F(ff_next_vram1_7_9),
    .I0(n801_38),
    .I1(ff_next_vram3_3_11),
    .I2(ff_phase[1]),
    .I3(n440_6) 
);
defparam ff_next_vram1_7_s4.INIT=16'hC500;
  LUT4 ff_next_vram1_7_s5 (
    .F(ff_next_vram1_7_10),
    .I0(reg_screen_mode[2]),
    .I1(w_vram_address1_13_11),
    .I2(reg_screen_mode[3]),
    .I3(ff_next_vram3_7_8) 
);
defparam ff_next_vram1_7_s5.INIT=16'h00BF;
  LUT4 ff_next_vram2_7_s4 (
    .F(ff_next_vram2_7_9),
    .I0(n801_38),
    .I1(ff_next_vram1_7_10),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam ff_next_vram2_7_s4.INIT=16'h0FFB;
  LUT2 ff_next_vram6_7_s4 (
    .F(ff_next_vram6_7_9),
    .I0(w_vram_address1_1_6),
    .I1(n801_38) 
);
defparam ff_next_vram6_7_s4.INIT=4'h1;
  LUT4 ff_next_vram4_7_s6 (
    .F(ff_next_vram4_7_10),
    .I0(ff_vram_address_16_8),
    .I1(ff_next_vram4_7_11),
    .I2(ff_phase[0]),
    .I3(w_vram_address1_1_6) 
);
defparam ff_next_vram4_7_s6.INIT=16'hF007;
  LUT4 ff_next_vram5_7_s5 (
    .F(ff_next_vram5_7_10),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_next_vram5_7_11),
    .I3(ff_next_vram7_3_9) 
);
defparam ff_next_vram5_7_s5.INIT=16'h00EF;
  LUT2 n181_s3 (
    .F(n181_8),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10) 
);
defparam n181_s3.INIT=4'h8;
  LUT3 n178_s3 (
    .F(n178_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]) 
);
defparam n178_s3.INIT=8'h80;
  LUT4 n177_s3 (
    .F(n177_8),
    .I0(ff_pos_x[1]),
    .I1(ff_pos_x[2]),
    .I2(ff_pos_x[0]),
    .I3(ff_pos_x[3]) 
);
defparam n177_s3.INIT=16'h8000;
  LUT2 n705_s2 (
    .F(n705_7),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(n705_19) 
);
defparam n705_s2.INIT=4'h8;
  LUT3 n705_s3 (
    .F(n705_8),
    .I0(n705_11),
    .I1(ff_next_vram3_3_11),
    .I2(ff_next_vram0_7_7) 
);
defparam n705_s3.INIT=8'h40;
  LUT4 n705_s4 (
    .F(n705_9),
    .I0(n705_17),
    .I1(w_pixel_pos_y_Z[0]),
    .I2(ff_next_vram0[3]),
    .I3(n705_13) 
);
defparam n705_s4.INIT=16'h0BBB;
  LUT3 n704_s2 (
    .F(n704_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_next_vram3_7_8),
    .I2(n704_10) 
);
defparam n704_s2.INIT=8'h80;
  LUT4 n704_s3 (
    .F(n704_8),
    .I0(n704_11),
    .I1(n704_12),
    .I2(ff_next_vram0_7_7),
    .I3(ff_next_vram3_3_11) 
);
defparam n704_s3.INIT=16'hE000;
  LUT4 n704_s4 (
    .F(n704_9),
    .I0(n705_17),
    .I1(w_pixel_pos_y_Z[1]),
    .I2(ff_next_vram0[4]),
    .I3(n705_13) 
);
defparam n704_s4.INIT=16'h0BBB;
  LUT4 n703_s2 (
    .F(n703_7),
    .I0(n801_33),
    .I1(n703_9),
    .I2(n703_10),
    .I3(n703_15) 
);
defparam n703_s2.INIT=16'hBB0F;
  LUT4 n703_s3 (
    .F(n703_8),
    .I0(n705_13),
    .I1(ff_next_vram0[5]),
    .I2(n703_12),
    .I3(n703_13) 
);
defparam n703_s3.INIT=16'h0700;
  LUT2 n702_s2 (
    .F(n702_7),
    .I0(ff_next_vram0[6]),
    .I1(n705_13) 
);
defparam n702_s2.INIT=4'h8;
  LUT3 n702_s3 (
    .F(n702_8),
    .I0(n702_10),
    .I1(n702_11),
    .I2(ff_next_vram0_7_7) 
);
defparam n702_s3.INIT=8'h70;
  LUT4 n702_s4 (
    .F(n702_9),
    .I0(n702_12),
    .I1(ff_next_vram0[0]),
    .I2(w_pos_x[3]),
    .I3(n702_15) 
);
defparam n702_s4.INIT=16'h0777;
  LUT4 n701_s2 (
    .F(n701_7),
    .I0(n701_10),
    .I1(n701_11),
    .I2(n701_12),
    .I3(ff_next_vram0[1]) 
);
defparam n701_s2.INIT=16'hF800;
  LUT4 n701_s3 (
    .F(n701_8),
    .I0(n701_13),
    .I1(n701_14),
    .I2(n701_15),
    .I3(ff_next_vram0_7_7) 
);
defparam n701_s3.INIT=16'h4F00;
  LUT4 n701_s4 (
    .F(n701_9),
    .I0(w_pos_x[4]),
    .I1(n702_15),
    .I2(ff_next_vram0[7]),
    .I3(n705_13) 
);
defparam n701_s4.INIT=16'h0777;
  LUT3 n700_s2 (
    .F(n700_7),
    .I0(n700_9),
    .I1(n700_10),
    .I2(ff_next_vram0_7_7) 
);
defparam n700_s2.INIT=8'hB0;
  LUT4 n700_s3 (
    .F(n700_8),
    .I0(n702_12),
    .I1(ff_next_vram0[2]),
    .I2(w_pos_x[5]),
    .I3(n702_15) 
);
defparam n700_s3.INIT=16'h0777;
  LUT4 n699_s2 (
    .F(n699_7),
    .I0(n699_10),
    .I1(n699_11),
    .I2(n699_12),
    .I3(ff_next_vram0_7_7) 
);
defparam n699_s2.INIT=16'h8F00;
  LUT4 n699_s3 (
    .F(n699_8),
    .I0(n699_13),
    .I1(n704_10),
    .I2(n701_12),
    .I3(ff_next_vram0[3]) 
);
defparam n699_s3.INIT=16'hF400;
  LUT4 n699_s4 (
    .F(n699_9),
    .I0(w_pos_x[6]),
    .I1(n702_15),
    .I2(reg_color_table_base[6]),
    .I3(n705_13) 
);
defparam n699_s4.INIT=16'h0777;
  LUT4 n698_s2 (
    .F(n698_7),
    .I0(reg_color_table_base[7]),
    .I1(n698_17),
    .I2(n698_19),
    .I3(ff_next_vram0[4]) 
);
defparam n698_s2.INIT=16'h8F00;
  LUT4 n698_s3 (
    .F(n698_8),
    .I0(n705_13),
    .I1(reg_color_table_base[7]),
    .I2(n698_12),
    .I3(n698_13) 
);
defparam n698_s3.INIT=16'h0777;
  LUT4 n698_s4 (
    .F(n698_9),
    .I0(w_pos_x[7]),
    .I1(n702_15),
    .I2(n698_14),
    .I3(ff_next_vram0_7_7) 
);
defparam n698_s4.INIT=16'h7077;
  LUT4 n697_s2 (
    .F(n697_7),
    .I0(n697_10),
    .I1(n697_11),
    .I2(n697_16),
    .I3(n697_13) 
);
defparam n697_s2.INIT=16'h0700;
  LUT4 n697_s4 (
    .F(n697_9),
    .I0(reg_color_table_base[8]),
    .I1(n705_13),
    .I2(n697_14),
    .I3(ff_next_vram0[5]) 
);
defparam n697_s4.INIT=16'h7077;
  LUT4 n696_s2 (
    .F(n696_7),
    .I0(n696_10),
    .I1(n704_10),
    .I2(n701_12),
    .I3(ff_next_vram0[6]) 
);
defparam n696_s2.INIT=16'hF400;
  LUT4 n696_s3 (
    .F(n696_8),
    .I0(n696_11),
    .I1(n696_12),
    .I2(n696_13),
    .I3(ff_next_vram0_7_7) 
);
defparam n696_s3.INIT=16'h8F00;
  LUT4 n696_s4 (
    .F(n696_9),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(n702_15),
    .I2(reg_color_table_base[9]),
    .I3(n705_13) 
);
defparam n696_s4.INIT=16'h0777;
  LUT3 n695_s2 (
    .F(n695_7),
    .I0(n695_10),
    .I1(n695_11),
    .I2(ff_next_vram0_7_7) 
);
defparam n695_s2.INIT=8'hD0;
  LUT3 n695_s3 (
    .F(n695_8),
    .I0(n698_19),
    .I1(n695_12),
    .I2(ff_next_vram0[7]) 
);
defparam n695_s3.INIT=8'hD0;
  LUT4 n695_s4 (
    .F(n695_9),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(n702_15),
    .I2(reg_color_table_base[10]),
    .I3(n705_13) 
);
defparam n695_s4.INIT=16'h0777;
  LUT3 n694_s2 (
    .F(n694_7),
    .I0(n694_10),
    .I1(n705_19),
    .I2(reg_pattern_generator_table_base[11]) 
);
defparam n694_s2.INIT=8'hE0;
  LUT3 n694_s3 (
    .F(n694_8),
    .I0(n694_11),
    .I1(n694_12),
    .I2(ff_next_vram0_7_7) 
);
defparam n694_s3.INIT=8'hD0;
  LUT4 n694_s4 (
    .F(n694_9),
    .I0(n694_13),
    .I1(n704_10),
    .I2(reg_color_table_base[11]),
    .I3(n694_14) 
);
defparam n694_s4.INIT=16'h00BF;
  LUT3 n693_s2 (
    .F(n693_7),
    .I0(n693_10),
    .I1(n705_19),
    .I2(reg_pattern_generator_table_base[12]) 
);
defparam n693_s2.INIT=8'hE0;
  LUT4 n693_s3 (
    .F(n693_8),
    .I0(reg_screen_mode[4]),
    .I1(n693_11),
    .I2(n705_13),
    .I3(reg_color_table_base[12]) 
);
defparam n693_s3.INIT=16'hF400;
  LUT4 n693_s4 (
    .F(n693_9),
    .I0(n693_12),
    .I1(n693_13),
    .I2(ff_next_vram0_7_7),
    .I3(n693_14) 
);
defparam n693_s4.INIT=16'h004F;
  LUT4 n692_s2 (
    .F(n692_7),
    .I0(n833_26),
    .I1(ff_next_vram1_7_10),
    .I2(reg_color_table_base[13]),
    .I3(n704_10) 
);
defparam n692_s2.INIT=16'h4000;
  LUT3 n692_s3 (
    .F(n692_8),
    .I0(n692_10),
    .I1(n692_11),
    .I2(ff_next_vram0_7_7) 
);
defparam n692_s3.INIT=8'hD0;
  LUT4 n692_s4 (
    .F(n692_9),
    .I0(n702_15),
    .I1(n692_12),
    .I2(n698_19),
    .I3(reg_pattern_generator_table_base[13]) 
);
defparam n692_s4.INIT=16'h7077;
  LUT4 n691_s2 (
    .F(n691_7),
    .I0(n833_26),
    .I1(ff_next_vram1_7_10),
    .I2(reg_color_table_base[14]),
    .I3(n704_10) 
);
defparam n691_s2.INIT=16'h4000;
  LUT3 n691_s3 (
    .F(n691_8),
    .I0(n691_10),
    .I1(n691_11),
    .I2(ff_next_vram0_7_7) 
);
defparam n691_s3.INIT=8'hD0;
  LUT4 n691_s4 (
    .F(n691_9),
    .I0(n702_15),
    .I1(n691_12),
    .I2(n698_19),
    .I3(reg_pattern_generator_table_base[14]) 
);
defparam n691_s4.INIT=16'h7077;
  LUT4 n690_s2 (
    .F(n690_7),
    .I0(n833_26),
    .I1(ff_next_vram1_7_10),
    .I2(reg_color_table_base[15]),
    .I3(n704_10) 
);
defparam n690_s2.INIT=16'h4000;
  LUT4 n690_s3 (
    .F(n690_8),
    .I0(n690_10),
    .I1(reg_pattern_name_table_base[15]),
    .I2(n690_11),
    .I3(ff_next_vram0_7_7) 
);
defparam n690_s3.INIT=16'h4F00;
  LUT4 n690_s4 (
    .F(n690_9),
    .I0(n702_15),
    .I1(n690_12),
    .I2(n698_19),
    .I3(reg_pattern_generator_table_base[15]) 
);
defparam n690_s4.INIT=16'h7077;
  LUT4 n689_s2 (
    .F(n689_7),
    .I0(n1632_6),
    .I1(reg_pattern_name_table_base[16]),
    .I2(ff_next_vram6_7_9),
    .I3(ff_next_vram0_7_7) 
);
defparam n689_s2.INIT=16'h4000;
  LUT4 n689_s3 (
    .F(n689_8),
    .I0(n833_26),
    .I1(ff_next_vram1_7_10),
    .I2(reg_color_table_base[16]),
    .I3(n704_10) 
);
defparam n689_s3.INIT=16'h4000;
  LUT4 n689_s4 (
    .F(n689_9),
    .I0(n698_19),
    .I1(reg_pattern_generator_table_base[16]),
    .I2(reg_pattern_name_table_base[15]),
    .I3(n689_12) 
);
defparam n689_s4.INIT=16'h0BBB;
  LUT3 n527_s2 (
    .F(n527_7),
    .I0(ff_phase[0]),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]) 
);
defparam n527_s2.INIT=8'h10;
  LUT4 n527_s3 (
    .F(n527_8),
    .I0(n527_10),
    .I1(n527_11),
    .I2(n1632_6),
    .I3(ff_phase[0]) 
);
defparam n527_s3.INIT=16'h030A;
  LUT4 n527_s4 (
    .F(n527_9),
    .I0(n527_12),
    .I1(reg_display_on),
    .I2(n1350_7),
    .I3(n1449_11) 
);
defparam n527_s4.INIT=16'h4000;
  LUT3 n140_s4 (
    .F(n140_9),
    .I0(ff_pos_x_5_14),
    .I1(ff_next_vram3_7_11),
    .I2(ff_screen_h_in_active_11) 
);
defparam n140_s4.INIT=8'h0B;
  LUT4 n255_s5 (
    .F(n255_10),
    .I0(ff_half_count_7),
    .I1(ff_next_vram3_7_11),
    .I2(n255_11),
    .I3(ff_half_count_12) 
);
defparam n255_s5.INIT=16'h6040;
  LUT2 n1350_s5 (
    .F(n1350_8),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]) 
);
defparam n1350_s5.INIT=4'h8;
  LUT4 n1350_s6 (
    .F(n1350_9),
    .I0(n1350_11),
    .I1(n1632_6),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram0[7]) 
);
defparam n1350_s6.INIT=16'hB0BB;
  LUT3 n1350_s7 (
    .F(n1350_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]) 
);
defparam n1350_s7.INIT=8'h40;
  LUT4 n1351_s3 (
    .F(n1351_6),
    .I0(n1632_6),
    .I1(n1351_7),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram0[6]) 
);
defparam n1351_s3.INIT=16'hD0DD;
  LUT4 n1352_s3 (
    .F(n1352_6),
    .I0(n1632_6),
    .I1(n1352_7),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram0[5]) 
);
defparam n1352_s3.INIT=16'hD0DD;
  LUT4 n1353_s3 (
    .F(n1353_6),
    .I0(n1632_6),
    .I1(n1353_7),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram0[4]) 
);
defparam n1353_s3.INIT=16'hD0DD;
  LUT4 n1354_s4 (
    .F(n1354_7),
    .I0(n1350_11),
    .I1(ff_next_vram0[3]),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram1_7_10) 
);
defparam n1354_s4.INIT=16'h5C00;
  LUT4 n1354_s5 (
    .F(n1354_8),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1_7_10),
    .I3(n1354_9) 
);
defparam n1354_s5.INIT=16'h0C0A;
  LUT4 n1355_s4 (
    .F(n1355_7),
    .I0(n1351_7),
    .I1(ff_next_vram0[2]),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram1_7_10) 
);
defparam n1355_s4.INIT=16'h5C00;
  LUT4 n1355_s5 (
    .F(n1355_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1_7_10),
    .I3(n1354_9) 
);
defparam n1355_s5.INIT=16'h0C0A;
  LUT4 n1356_s3 (
    .F(n1356_6),
    .I0(n1352_7),
    .I1(ff_next_vram0[1]),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram1_7_10) 
);
defparam n1356_s3.INIT=16'h5C00;
  LUT4 n1356_s4 (
    .F(n1356_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1_7_10),
    .I3(n1354_9) 
);
defparam n1356_s4.INIT=16'h0C0A;
  LUT4 n1357_s3 (
    .F(n1357_6),
    .I0(n1353_7),
    .I1(ff_next_vram0[0]),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram1_7_10) 
);
defparam n1357_s3.INIT=16'h5C00;
  LUT4 n1357_s4 (
    .F(n1357_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1_7_10),
    .I3(n1354_9) 
);
defparam n1357_s4.INIT=16'h0C0A;
  LUT4 n1358_s3 (
    .F(n1358_6),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram1[7]),
    .I2(n1358_7),
    .I3(n1632_6) 
);
defparam n1358_s3.INIT=16'h0BBB;
  LUT4 n1359_s3 (
    .F(n1359_6),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram1[6]),
    .I2(n1359_7),
    .I3(n1632_6) 
);
defparam n1359_s3.INIT=16'h0BBB;
  LUT4 n1360_s3 (
    .F(n1360_6),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram1[5]),
    .I2(n1360_7),
    .I3(n1632_6) 
);
defparam n1360_s3.INIT=16'h0BBB;
  LUT4 n1361_s3 (
    .F(n1361_6),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram1[4]),
    .I2(n1361_7),
    .I3(n1632_6) 
);
defparam n1361_s3.INIT=16'h0BBB;
  LUT4 n1362_s3 (
    .F(n1362_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1_7_10),
    .I3(n1362_8) 
);
defparam n1362_s3.INIT=16'h0C0A;
  LUT4 n1362_s4 (
    .F(n1362_7),
    .I0(ff_next_vram1[3]),
    .I1(n1362_9),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram1_7_10) 
);
defparam n1362_s4.INIT=16'h3A00;
  LUT4 n1363_s3 (
    .F(n1363_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1_7_10),
    .I3(n1362_8) 
);
defparam n1363_s3.INIT=16'h0C0A;
  LUT4 n1363_s4 (
    .F(n1363_7),
    .I0(ff_next_vram1[2]),
    .I1(n1363_8),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram1_7_10) 
);
defparam n1363_s4.INIT=16'h3A00;
  LUT4 n1364_s3 (
    .F(n1364_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1_7_10),
    .I3(n1362_8) 
);
defparam n1364_s3.INIT=16'h0C0A;
  LUT4 n1364_s4 (
    .F(n1364_7),
    .I0(ff_next_vram1[1]),
    .I1(n1364_8),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram1_7_10) 
);
defparam n1364_s4.INIT=16'h3A00;
  LUT4 n1365_s3 (
    .F(n1365_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1_7_10),
    .I3(n1362_8) 
);
defparam n1365_s3.INIT=16'h0C0A;
  LUT4 n1365_s4 (
    .F(n1365_7),
    .I0(ff_next_vram1[0]),
    .I1(n1365_8),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram1_7_10) 
);
defparam n1365_s4.INIT=16'h3A00;
  LUT4 n1366_s3 (
    .F(n1366_6),
    .I0(n1632_6),
    .I1(n1366_7),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram2[7]) 
);
defparam n1366_s3.INIT=16'hD0DD;
  LUT4 n1367_s3 (
    .F(n1367_6),
    .I0(n1632_6),
    .I1(n1367_7),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram2[6]) 
);
defparam n1367_s3.INIT=16'hD0DD;
  LUT4 n1368_s3 (
    .F(n1368_6),
    .I0(n1632_6),
    .I1(n1368_7),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram2[5]) 
);
defparam n1368_s3.INIT=16'hD0DD;
  LUT4 n1369_s3 (
    .F(n1369_6),
    .I0(n1632_6),
    .I1(n1369_7),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram2[4]) 
);
defparam n1369_s3.INIT=16'hD0DD;
  LUT4 n1370_s4 (
    .F(n1370_7),
    .I0(ff_next_vram1[2]),
    .I1(n1370_8),
    .I2(ff_next_vram3_7_8),
    .I3(n1632_6) 
);
defparam n1370_s4.INIT=16'h0503;
  LUT4 n1374_s3 (
    .F(n1374_6),
    .I0(n1632_6),
    .I1(n1374_7),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram3[7]) 
);
defparam n1374_s3.INIT=16'hD0DD;
  LUT4 n1375_s3 (
    .F(n1375_6),
    .I0(n1632_6),
    .I1(n1375_7),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram3[6]) 
);
defparam n1375_s3.INIT=16'hD0DD;
  LUT4 n1376_s3 (
    .F(n1376_6),
    .I0(n1632_6),
    .I1(n1376_7),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram3[5]) 
);
defparam n1376_s3.INIT=16'hD0DD;
  LUT4 n1377_s3 (
    .F(n1377_6),
    .I0(n1632_6),
    .I1(n1377_7),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram3[4]) 
);
defparam n1377_s3.INIT=16'hD0DD;
  LUT4 n1378_s3 (
    .F(n1378_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1_7_10),
    .I3(n1378_8) 
);
defparam n1378_s3.INIT=16'h0C0A;
  LUT4 n1378_s4 (
    .F(n1378_7),
    .I0(ff_next_vram3[3]),
    .I1(n1378_9),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram1_7_10) 
);
defparam n1378_s4.INIT=16'h3A00;
  LUT4 n1379_s3 (
    .F(n1379_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1_7_10),
    .I3(n1378_8) 
);
defparam n1379_s3.INIT=16'h0C0A;
  LUT4 n1379_s4 (
    .F(n1379_7),
    .I0(ff_next_vram3[2]),
    .I1(n1379_8),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram1_7_10) 
);
defparam n1379_s4.INIT=16'h3A00;
  LUT4 n1380_s3 (
    .F(n1380_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1_7_10),
    .I3(n1378_8) 
);
defparam n1380_s3.INIT=16'h0C0A;
  LUT4 n1380_s4 (
    .F(n1380_7),
    .I0(ff_next_vram3[1]),
    .I1(n1380_8),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram1_7_10) 
);
defparam n1380_s4.INIT=16'h3A00;
  LUT4 n1381_s3 (
    .F(n1381_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1_7_10),
    .I3(n1378_8) 
);
defparam n1381_s3.INIT=16'h0C0A;
  LUT4 n1381_s4 (
    .F(n1381_7),
    .I0(ff_next_vram3[0]),
    .I1(n1381_8),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram1_7_10) 
);
defparam n1381_s4.INIT=16'h3A00;
  LUT4 n1382_s3 (
    .F(n1382_6),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram4[7]),
    .I2(n1382_7),
    .I3(n1632_6) 
);
defparam n1382_s3.INIT=16'h0BBB;
  LUT4 n1383_s3 (
    .F(n1383_6),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram4[6]),
    .I2(n1383_7),
    .I3(n1632_6) 
);
defparam n1383_s3.INIT=16'h0BBB;
  LUT4 n1384_s3 (
    .F(n1384_6),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram4[5]),
    .I2(n1384_7),
    .I3(n1632_6) 
);
defparam n1384_s3.INIT=16'h0BBB;
  LUT4 n1385_s3 (
    .F(n1385_6),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram4[4]),
    .I2(n1385_7),
    .I3(n1632_6) 
);
defparam n1385_s3.INIT=16'h0BBB;
  LUT4 n1386_s3 (
    .F(n1386_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1_7_10),
    .I3(n1386_8) 
);
defparam n1386_s3.INIT=16'h0503;
  LUT4 n1386_s4 (
    .F(n1386_7),
    .I0(n1366_7),
    .I1(ff_next_vram1_7_10),
    .I2(ff_next_vram4[3]),
    .I3(ff_next_vram3_3_11) 
);
defparam n1386_s4.INIT=16'h77F0;
  LUT4 n1387_s3 (
    .F(n1387_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1_7_10),
    .I3(n1386_8) 
);
defparam n1387_s3.INIT=16'h0503;
  LUT4 n1387_s4 (
    .F(n1387_7),
    .I0(n1367_7),
    .I1(ff_next_vram1_7_10),
    .I2(ff_next_vram4[2]),
    .I3(ff_next_vram3_3_11) 
);
defparam n1387_s4.INIT=16'h77F0;
  LUT4 n1388_s3 (
    .F(n1388_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1_7_10),
    .I3(n1386_8) 
);
defparam n1388_s3.INIT=16'h0503;
  LUT4 n1388_s4 (
    .F(n1388_7),
    .I0(n1368_7),
    .I1(ff_next_vram1_7_10),
    .I2(ff_next_vram4[1]),
    .I3(ff_next_vram3_3_11) 
);
defparam n1388_s4.INIT=16'h77F0;
  LUT4 n1389_s3 (
    .F(n1389_6),
    .I0(n1369_7),
    .I1(ff_next_vram4[0]),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram1_7_10) 
);
defparam n1389_s3.INIT=16'h5C00;
  LUT4 n1389_s4 (
    .F(n1389_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1_7_10),
    .I3(n1386_8) 
);
defparam n1389_s4.INIT=16'h0A0C;
  LUT4 n1390_s3 (
    .F(n1390_6),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram5[7]),
    .I2(n1390_7),
    .I3(n1632_6) 
);
defparam n1390_s3.INIT=16'h0BBB;
  LUT4 n1391_s3 (
    .F(n1391_6),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram5[6]),
    .I2(n1391_7),
    .I3(n1632_6) 
);
defparam n1391_s3.INIT=16'h0BBB;
  LUT4 n1392_s3 (
    .F(n1392_6),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram5[5]),
    .I2(n1392_7),
    .I3(n1632_6) 
);
defparam n1392_s3.INIT=16'h0BBB;
  LUT4 n1393_s3 (
    .F(n1393_6),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram5[4]),
    .I2(n1393_7),
    .I3(n1632_6) 
);
defparam n1393_s3.INIT=16'h0BBB;
  LUT4 n1394_s3 (
    .F(n1394_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1_7_10),
    .I3(n1394_8) 
);
defparam n1394_s3.INIT=16'h0A0C;
  LUT4 n1394_s4 (
    .F(n1394_7),
    .I0(ff_next_vram5[3]),
    .I1(n1394_9),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram1_7_10) 
);
defparam n1394_s4.INIT=16'h3A00;
  LUT4 n1395_s3 (
    .F(n1395_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1_7_10),
    .I3(n1394_8) 
);
defparam n1395_s3.INIT=16'h0A0C;
  LUT4 n1395_s4 (
    .F(n1395_7),
    .I0(ff_next_vram5[2]),
    .I1(n1395_8),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram1_7_10) 
);
defparam n1395_s4.INIT=16'h3A00;
  LUT4 n1396_s3 (
    .F(n1396_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1_7_10),
    .I3(n1394_8) 
);
defparam n1396_s3.INIT=16'h0A0C;
  LUT4 n1396_s4 (
    .F(n1396_7),
    .I0(ff_next_vram5[1]),
    .I1(n1396_8),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram1_7_10) 
);
defparam n1396_s4.INIT=16'h3A00;
  LUT4 n1397_s3 (
    .F(n1397_6),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1_7_10),
    .I3(n1394_8) 
);
defparam n1397_s3.INIT=16'h0A0C;
  LUT4 n1397_s4 (
    .F(n1397_7),
    .I0(ff_next_vram5[0]),
    .I1(n1397_8),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram1_7_10) 
);
defparam n1397_s4.INIT=16'h3A00;
  LUT4 n1398_s3 (
    .F(n1398_6),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram6[7]),
    .I2(n1398_7),
    .I3(n1632_6) 
);
defparam n1398_s3.INIT=16'h0BBB;
  LUT4 n1399_s3 (
    .F(n1399_6),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram6[6]),
    .I2(n1399_7),
    .I3(n1632_6) 
);
defparam n1399_s3.INIT=16'h0BBB;
  LUT4 n1400_s3 (
    .F(n1400_6),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram6[5]),
    .I2(n1400_7),
    .I3(n1632_6) 
);
defparam n1400_s3.INIT=16'h0BBB;
  LUT4 n1401_s3 (
    .F(n1401_6),
    .I0(ff_next_vram3_3_11),
    .I1(ff_next_vram6[4]),
    .I2(n1401_7),
    .I3(n1632_6) 
);
defparam n1401_s3.INIT=16'h0BBB;
  LUT4 n1402_s3 (
    .F(n1402_6),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1_7_10),
    .I3(n1402_8) 
);
defparam n1402_s3.INIT=16'h0503;
  LUT4 n1402_s4 (
    .F(n1402_7),
    .I0(n1374_7),
    .I1(ff_next_vram1_7_10),
    .I2(ff_next_vram6[3]),
    .I3(ff_next_vram3_3_11) 
);
defparam n1402_s4.INIT=16'h77F0;
  LUT4 n1403_s3 (
    .F(n1403_6),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1_7_10),
    .I3(n1402_8) 
);
defparam n1403_s3.INIT=16'h0503;
  LUT4 n1403_s4 (
    .F(n1403_7),
    .I0(n1375_7),
    .I1(ff_next_vram1_7_10),
    .I2(ff_next_vram6[2]),
    .I3(ff_next_vram3_3_11) 
);
defparam n1403_s4.INIT=16'h77F0;
  LUT4 n1404_s3 (
    .F(n1404_6),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1_7_10),
    .I3(n1402_8) 
);
defparam n1404_s3.INIT=16'h0503;
  LUT4 n1404_s4 (
    .F(n1404_7),
    .I0(n1376_7),
    .I1(ff_next_vram1_7_10),
    .I2(ff_next_vram6[1]),
    .I3(ff_next_vram3_3_11) 
);
defparam n1404_s4.INIT=16'h77F0;
  LUT4 n1405_s3 (
    .F(n1405_6),
    .I0(n1377_7),
    .I1(ff_next_vram6[0]),
    .I2(ff_next_vram3_3_11),
    .I3(ff_next_vram1_7_10) 
);
defparam n1405_s3.INIT=16'h5C00;
  LUT4 n1405_s4 (
    .F(n1405_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1_7_10),
    .I3(n1402_8) 
);
defparam n1405_s4.INIT=16'h0A0C;
  LUT4 w_pattern0_3_s2 (
    .F(w_pattern0_3_5),
    .I0(ff_half_count_7),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6),
    .I3(w_screen_pos_x_Z_4) 
);
defparam w_pattern0_3_s2.INIT=16'h4000;
  LUT3 n1632_s3 (
    .F(n1632_6),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(w_vram_address1_13_11) 
);
defparam n1632_s3.INIT=8'h40;
  LUT4 n801_s28 (
    .F(n801_36),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[3]),
    .I3(n801_39) 
);
defparam n801_s28.INIT=16'h2C00;
  LUT4 n801_s29 (
    .F(n801_37),
    .I0(ff_vram_rdata_sel[1]),
    .I1(ff_vram_rdata_sel[0]),
    .I2(n801_42),
    .I3(n1285_17) 
);
defparam n801_s29.INIT=16'h0EF0;
  LUT4 n801_s30 (
    .F(n801_38),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam n801_s30.INIT=16'h0100;
  LUT4 n802_s27 (
    .F(n802_35),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n802_s27.INIT=16'hFA0C;
  LUT4 n802_s28 (
    .F(n802_36),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(ff_vram_rdata_sel[1]),
    .I2(n802_37),
    .I3(n801_36) 
);
defparam n802_s28.INIT=16'h2C00;
  LUT4 n803_s26 (
    .F(n803_34),
    .I0(w_screen_mode_vram_rdata[5]),
    .I1(w_screen_mode_vram_rdata[13]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n803_s26.INIT=16'h0CFA;
  LUT4 n803_s27 (
    .F(n803_35),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(ff_vram_rdata_sel[1]),
    .I2(n803_36),
    .I3(n801_36) 
);
defparam n803_s27.INIT=16'h2C00;
  LUT4 n804_s26 (
    .F(n804_34),
    .I0(w_screen_mode_vram_rdata[4]),
    .I1(w_screen_mode_vram_rdata[12]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n804_s26.INIT=16'h0CFA;
  LUT4 n804_s27 (
    .F(n804_35),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(ff_vram_rdata_sel[1]),
    .I2(n804_36),
    .I3(n801_36) 
);
defparam n804_s27.INIT=16'h2C00;
  LUT3 n805_s23 (
    .F(n805_27),
    .I0(n805_29),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(n801_42) 
);
defparam n805_s23.INIT=8'h3A;
  LUT3 n805_s24 (
    .F(n805_28),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[19]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n805_s24.INIT=8'h35;
  LUT3 n806_s23 (
    .F(n806_27),
    .I0(n806_29),
    .I1(w_screen_mode_vram_rdata[6]),
    .I2(n801_42) 
);
defparam n806_s23.INIT=8'hC5;
  LUT3 n806_s24 (
    .F(n806_28),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[18]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n806_s24.INIT=8'h35;
  LUT3 n807_s23 (
    .F(n807_27),
    .I0(n807_29),
    .I1(w_screen_mode_vram_rdata[5]),
    .I2(n801_42) 
);
defparam n807_s23.INIT=8'hC5;
  LUT3 n807_s24 (
    .F(n807_28),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[17]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n807_s24.INIT=8'h35;
  LUT3 n808_s23 (
    .F(n808_27),
    .I0(n808_29),
    .I1(w_screen_mode_vram_rdata[4]),
    .I2(n801_42) 
);
defparam n808_s23.INIT=8'hC5;
  LUT3 n808_s24 (
    .F(n808_28),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[16]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n808_s24.INIT=8'h35;
  LUT4 n833_s21 (
    .F(n833_27),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam n833_s21.INIT=16'hF5C3;
  LUT4 n972_s15 (
    .F(n972_19),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[7]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n972_s15.INIT=16'hFA0C;
  LUT4 n976_s16 (
    .F(n976_20),
    .I0(w_screen_mode_vram_rdata[3]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n976_s16.INIT=16'h0CFA;
  LUT4 n977_s16 (
    .F(n977_20),
    .I0(w_screen_mode_vram_rdata[2]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n977_s16.INIT=16'h03F5;
  LUT4 n978_s16 (
    .F(n978_20),
    .I0(w_screen_mode_vram_rdata[1]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n978_s16.INIT=16'h03F5;
  LUT4 n979_s16 (
    .F(n979_20),
    .I0(w_screen_mode_vram_rdata[0]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n979_s16.INIT=16'h03F5;
  LUT3 n981_s12 (
    .F(n981_16),
    .I0(ff_next_vram2[6]),
    .I1(n802_31),
    .I2(ff_next_vram3_3_11) 
);
defparam n981_s12.INIT=8'h35;
  LUT3 n982_s12 (
    .F(n982_16),
    .I0(ff_next_vram2[5]),
    .I1(n803_31),
    .I2(ff_next_vram3_3_11) 
);
defparam n982_s12.INIT=8'h35;
  LUT3 n983_s12 (
    .F(n983_16),
    .I0(ff_next_vram2[4]),
    .I1(n804_31),
    .I2(ff_next_vram3_3_11) 
);
defparam n983_s12.INIT=8'h35;
  LUT3 n984_s13 (
    .F(n984_17),
    .I0(ff_next_vram2[3]),
    .I1(n976_18),
    .I2(ff_next_vram3_3_11) 
);
defparam n984_s13.INIT=8'h35;
  LUT3 n985_s13 (
    .F(n985_17),
    .I0(ff_next_vram2[2]),
    .I1(n977_18),
    .I2(ff_next_vram3_3_11) 
);
defparam n985_s13.INIT=8'h35;
  LUT3 n986_s13 (
    .F(n986_17),
    .I0(ff_next_vram2[1]),
    .I1(n978_18),
    .I2(ff_next_vram3_3_11) 
);
defparam n986_s13.INIT=8'h35;
  LUT3 n987_s13 (
    .F(n987_17),
    .I0(ff_next_vram2[0]),
    .I1(n979_18),
    .I2(ff_next_vram3_3_11) 
);
defparam n987_s13.INIT=8'h35;
  LUT3 n996_s14 (
    .F(n996_18),
    .I0(w_screen_mode_vram_rdata[15]),
    .I1(w_screen_mode_vram_rdata[31]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n996_s14.INIT=8'h35;
  LUT3 n997_s13 (
    .F(n997_17),
    .I0(w_screen_mode_vram_rdata[14]),
    .I1(w_screen_mode_vram_rdata[30]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n997_s13.INIT=8'h35;
  LUT3 n998_s13 (
    .F(n998_17),
    .I0(w_screen_mode_vram_rdata[13]),
    .I1(w_screen_mode_vram_rdata[29]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n998_s13.INIT=8'h35;
  LUT3 n999_s13 (
    .F(n999_17),
    .I0(w_screen_mode_vram_rdata[12]),
    .I1(w_screen_mode_vram_rdata[28]),
    .I2(w_screen_mode_vram_address[1]) 
);
defparam n999_s13.INIT=8'h35;
  LUT3 n1342_s26 (
    .F(n1342_36),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[1]) 
);
defparam n1342_s26.INIT=8'h53;
  LUT3 n1343_s25 (
    .F(n1343_35),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[1]) 
);
defparam n1343_s25.INIT=8'h53;
  LUT3 n1344_s25 (
    .F(n1344_35),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[1]) 
);
defparam n1344_s25.INIT=8'h53;
  LUT3 n1345_s25 (
    .F(n1345_35),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[1]) 
);
defparam n1345_s25.INIT=8'h53;
  LUT2 n1346_s25 (
    .F(n1346_29),
    .I0(n1285_17),
    .I1(ff_next_vram5[0]) 
);
defparam n1346_s25.INIT=4'h4;
  LUT3 n1346_s26 (
    .F(n1346_30),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[0]) 
);
defparam n1346_s26.INIT=8'h53;
  LUT3 n1347_s25 (
    .F(n1347_29),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[0]) 
);
defparam n1347_s25.INIT=8'hAC;
  LUT3 n1348_s24 (
    .F(n1348_28),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[0]) 
);
defparam n1348_s24.INIT=8'hAC;
  LUT3 n1349_s24 (
    .F(n1349_28),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[0]) 
);
defparam n1349_s24.INIT=8'hAC;
  LUT4 ff_pos_x_5_s5 (
    .F(ff_pos_x_5_10),
    .I0(ff_pos_x_5_11),
    .I1(w_scroll_pos_x[0]),
    .I2(w_scroll_pos_x[1]),
    .I3(ff_pos_x_5_12) 
);
defparam ff_pos_x_5_s5.INIT=16'h8000;
  LUT4 ff_screen_h_in_active_s6 (
    .F(ff_screen_h_in_active_11),
    .I0(ff_screen_h_in_active_12),
    .I1(w_scroll_pos_x[0]),
    .I2(w_scroll_pos_x[1]),
    .I3(ff_screen_h_in_active_13) 
);
defparam ff_screen_h_in_active_s6.INIT=16'h8000;
  LUT2 ff_next_vram4_7_s7 (
    .F(ff_next_vram4_7_11),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam ff_next_vram4_7_s7.INIT=4'h6;
  LUT3 ff_next_vram5_7_s6 (
    .F(ff_next_vram5_7_11),
    .I0(ff_phase[2]),
    .I1(n1632_6),
    .I2(n440_6) 
);
defparam ff_next_vram5_7_s6.INIT=8'h80;
  LUT4 n705_s6 (
    .F(n705_11),
    .I0(n801_33),
    .I1(ff_pos_x[0]),
    .I2(n705_14),
    .I3(w_pos_x[3]) 
);
defparam n705_s6.INIT=16'hB0BB;
  LUT4 n705_s8 (
    .F(n705_13),
    .I0(w_sprite_mode2),
    .I1(n1285_17),
    .I2(ff_next_vram1_7_10),
    .I3(n704_10) 
);
defparam n705_s8.INIT=16'h1000;
  LUT3 n704_s5 (
    .F(n704_10),
    .I0(ff_phase[2]),
    .I1(ff_phase[1]),
    .I2(ff_phase[0]) 
);
defparam n704_s5.INIT=8'h40;
  LUT4 n704_s6 (
    .F(n704_11),
    .I0(ff_pos_x[1]),
    .I1(w_pos_x[4]),
    .I2(n801_33),
    .I3(ff_next_vram1_7_10) 
);
defparam n704_s6.INIT=16'hCA00;
  LUT4 n704_s7 (
    .F(n704_12),
    .I0(ff_pos_x[0]),
    .I1(w_pos_x[4]),
    .I2(ff_next_vram1_7_10),
    .I3(n1285_17) 
);
defparam n704_s7.INIT=16'h0C0A;
  LUT4 n703_s4 (
    .F(n703_9),
    .I0(ff_pos_x[2]),
    .I1(w_pos_x[3]),
    .I2(n801_42),
    .I3(n1285_17) 
);
defparam n703_s4.INIT=16'hF53F;
  LUT4 n703_s5 (
    .F(n703_10),
    .I0(n833_26),
    .I1(w_pos_x[5]),
    .I2(ff_pos_x[1]),
    .I3(n1632_6) 
);
defparam n703_s5.INIT=16'h0FBB;
  LUT3 n703_s7 (
    .F(n703_12),
    .I0(n698_17),
    .I1(n701_12),
    .I2(w_pixel_pos_y_Z[2]) 
);
defparam n703_s7.INIT=8'hE0;
  LUT4 n703_s8 (
    .F(n703_13),
    .I0(w_pos_x[2]),
    .I1(n702_15),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(n705_19) 
);
defparam n703_s8.INIT=16'h0777;
  LUT4 n702_s5 (
    .F(n702_10),
    .I0(n1632_6),
    .I1(ff_pos_x[2]),
    .I2(w_pattern_name_t12_pre[3]),
    .I3(n801_38) 
);
defparam n702_s5.INIT=16'h0777;
  LUT4 n702_s6 (
    .F(n702_11),
    .I0(w_pos_x[4]),
    .I1(ff_next_vram7_3_8),
    .I2(w_pos_x[6]),
    .I3(n802_32) 
);
defparam n702_s6.INIT=16'h0777;
  LUT3 n702_s7 (
    .F(n702_12),
    .I0(n701_10),
    .I1(n701_12),
    .I2(n701_11) 
);
defparam n702_s7.INIT=8'hAC;
  LUT3 n701_s5 (
    .F(n701_10),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]) 
);
defparam n701_s5.INIT=8'h1E;
  LUT3 n701_s6 (
    .F(n701_11),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[4]),
    .I2(n704_10) 
);
defparam n701_s6.INIT=8'h10;
  LUT3 n701_s7 (
    .F(n701_12),
    .I0(reg_screen_mode[0]),
    .I1(n701_16),
    .I2(n527_7) 
);
defparam n701_s7.INIT=8'hE0;
  LUT4 n701_s8 (
    .F(n701_13),
    .I0(w_pattern_name_t12_pre[4]),
    .I1(n801_42),
    .I2(n801_33),
    .I3(n1285_17) 
);
defparam n701_s8.INIT=16'h0D03;
  LUT4 n701_s9 (
    .F(n701_14),
    .I0(ff_next_vram7_3_8),
    .I1(w_pos_x[5]),
    .I2(n701_17),
    .I3(ff_next_vram1_7_10) 
);
defparam n701_s9.INIT=16'h0D00;
  LUT4 n701_s10 (
    .F(n701_15),
    .I0(n1632_6),
    .I1(w_pattern_name_t12_pre[3]),
    .I2(w_pos_x[7]),
    .I3(ff_next_vram3_7_8) 
);
defparam n701_s10.INIT=16'h0777;
  LUT4 n700_s4 (
    .F(n700_9),
    .I0(n700_11),
    .I1(n700_12),
    .I2(n801_33),
    .I3(ff_next_vram1_7_10) 
);
defparam n700_s4.INIT=16'h5300;
  LUT4 n700_s5 (
    .F(n700_10),
    .I0(n1632_6),
    .I1(w_pattern_name_t12_pre[4]),
    .I2(w_pixel_pos_y_Z[3]),
    .I3(ff_next_vram3_7_8) 
);
defparam n700_s5.INIT=16'h0777;
  LUT4 n699_s5 (
    .F(n699_10),
    .I0(w_pos_x[7]),
    .I1(ff_next_vram7_3_8),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(n833_26) 
);
defparam n699_s5.INIT=16'hBBB0;
  LUT4 n699_s6 (
    .F(n699_11),
    .I0(n801_36),
    .I1(w_pattern_name_t12_pre[6]),
    .I2(ff_next_vram6_7_9),
    .I3(ff_next_vram1_7_10) 
);
defparam n699_s6.INIT=16'hF800;
  LUT4 n699_s7 (
    .F(n699_12),
    .I0(n1632_6),
    .I1(w_pattern_name_t12_pre[5]),
    .I2(w_pixel_pos_y_Z[4]),
    .I3(ff_next_vram3_7_8) 
);
defparam n699_s7.INIT=16'h0777;
  LUT4 n699_s8 (
    .F(n699_13),
    .I0(n801_39),
    .I1(reg_color_table_base[6]),
    .I2(n699_14),
    .I3(ff_next_vram3_7_8) 
);
defparam n699_s8.INIT=16'h007F;
  LUT4 n698_s7 (
    .F(n698_12),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(reg_screen_mode[3]),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(n833_26) 
);
defparam n698_s7.INIT=16'hBBF0;
  LUT4 n698_s8 (
    .F(n698_13),
    .I0(n801_33),
    .I1(n698_15),
    .I2(ff_next_vram1_7_10),
    .I3(ff_next_vram0_7_7) 
);
defparam n698_s8.INIT=16'hE000;
  LUT4 n698_s9 (
    .F(n698_14),
    .I0(n1632_6),
    .I1(w_pattern_name_t12_pre[6]),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(ff_next_vram3_7_8) 
);
defparam n698_s9.INIT=16'h0777;
  LUT4 n697_s5 (
    .F(n697_10),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_next_vram7_3_8),
    .I2(w_pixel_pos_y_Z[6]),
    .I3(n833_26) 
);
defparam n697_s5.INIT=16'hBBB0;
  LUT4 n697_s6 (
    .F(n697_11),
    .I0(n801_36),
    .I1(w_pattern_name_t1[8]),
    .I2(ff_next_vram6_7_9),
    .I3(ff_next_vram1_7_10) 
);
defparam n697_s6.INIT=16'hF800;
  LUT4 n697_s8 (
    .F(n697_13),
    .I0(n1632_6),
    .I1(w_pattern_name_t2[8]),
    .I2(w_pixel_pos_y_Z[6]),
    .I3(ff_next_vram3_7_8) 
);
defparam n697_s8.INIT=16'h0777;
  LUT4 n697_s9 (
    .F(n697_14),
    .I0(n698_17),
    .I1(reg_color_table_base[8]),
    .I2(n701_12),
    .I3(n705_19) 
);
defparam n697_s9.INIT=16'h0007;
  LUT4 n696_s5 (
    .F(n696_10),
    .I0(n801_39),
    .I1(reg_color_table_base[9]),
    .I2(n699_14),
    .I3(ff_next_vram3_7_8) 
);
defparam n696_s5.INIT=16'h007F;
  LUT4 n696_s6 (
    .F(n696_11),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_next_vram7_3_8),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n833_26) 
);
defparam n696_s6.INIT=16'hBBB0;
  LUT4 n696_s7 (
    .F(n696_12),
    .I0(n801_36),
    .I1(w_pattern_name_t1[9]),
    .I2(ff_next_vram6_7_9),
    .I3(ff_next_vram1_7_10) 
);
defparam n696_s7.INIT=16'hF800;
  LUT4 n696_s8 (
    .F(n696_13),
    .I0(n1632_6),
    .I1(w_pattern_name_t2[9]),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(ff_next_vram3_7_8) 
);
defparam n696_s8.INIT=16'h0777;
  LUT4 n695_s5 (
    .F(n695_10),
    .I0(n1632_6),
    .I1(w_pattern_name_t2[10]),
    .I2(n695_13),
    .I3(n695_14) 
);
defparam n695_s5.INIT=16'h7770;
  LUT4 n695_s6 (
    .F(n695_11),
    .I0(n801_36),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n705_14),
    .I3(reg_pattern_name_table_base[10]) 
);
defparam n695_s6.INIT=16'h0D00;
  LUT4 n695_s7 (
    .F(n695_12),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_color_table_base[10]),
    .I3(n701_11) 
);
defparam n695_s7.INIT=16'h6000;
  LUT4 n694_s5 (
    .F(n694_10),
    .I0(reg_screen_mode[0]),
    .I1(n694_21),
    .I2(n694_19),
    .I3(n527_7) 
);
defparam n694_s5.INIT=16'hEF00;
  LUT4 n694_s6 (
    .F(n694_11),
    .I0(n1632_6),
    .I1(w_pattern_name_t2[11]),
    .I2(n694_17),
    .I3(n695_14) 
);
defparam n694_s6.INIT=16'h7770;
  LUT4 n694_s7 (
    .F(n694_12),
    .I0(n801_36),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n705_14),
    .I3(reg_pattern_name_table_base[11]) 
);
defparam n694_s7.INIT=16'h0D00;
  LUT4 n694_s8 (
    .F(n694_13),
    .I0(w_sprite_mode2),
    .I1(n1285_17),
    .I2(ff_next_vram1_7_10),
    .I3(n694_21) 
);
defparam n694_s8.INIT=16'h00EF;
  LUT3 n694_s9 (
    .F(n694_14),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n702_15) 
);
defparam n694_s9.INIT=8'h80;
  LUT4 n693_s5 (
    .F(n693_10),
    .I0(reg_screen_mode[0]),
    .I1(n693_15),
    .I2(n693_16),
    .I3(n527_7) 
);
defparam n693_s5.INIT=16'hEF00;
  LUT4 n693_s6 (
    .F(n693_11),
    .I0(n1350_8),
    .I1(w_sprite_mode2_4),
    .I2(w_pixel_pos_y_Z[7]),
    .I3(n704_10) 
);
defparam n693_s6.INIT=16'h4000;
  LUT4 n693_s7 (
    .F(n693_12),
    .I0(n801_36),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(n705_14),
    .I3(reg_pattern_name_table_base[12]) 
);
defparam n693_s7.INIT=16'h0D00;
  LUT4 n693_s8 (
    .F(n693_13),
    .I0(n1632_6),
    .I1(w_pattern_name_t2[12]),
    .I2(n693_19),
    .I3(n695_14) 
);
defparam n693_s8.INIT=16'h7707;
  LUT3 n693_s9 (
    .F(n693_14),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(n702_15) 
);
defparam n693_s9.INIT=8'h80;
  LUT4 n692_s5 (
    .F(n692_10),
    .I0(n1632_6),
    .I1(w_pattern_name_t2[13]),
    .I2(n692_15),
    .I3(n695_14) 
);
defparam n692_s5.INIT=16'h7707;
  LUT4 n692_s6 (
    .F(n692_11),
    .I0(n801_36),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(n705_14),
    .I3(reg_pattern_name_table_base[13]) 
);
defparam n692_s6.INIT=16'h0D00;
  LUT2 n692_s7 (
    .F(n692_12),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]) 
);
defparam n692_s7.INIT=4'h8;
  LUT4 n691_s5 (
    .F(n691_10),
    .I0(n1632_6),
    .I1(w_pattern_name_t2[14]),
    .I2(n691_15),
    .I3(n695_14) 
);
defparam n691_s5.INIT=16'h7707;
  LUT4 n691_s6 (
    .F(n691_11),
    .I0(n801_36),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n705_14),
    .I3(reg_pattern_name_table_base[14]) 
);
defparam n691_s6.INIT=16'h0D00;
  LUT2 n691_s7 (
    .F(n691_12),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]) 
);
defparam n691_s7.INIT=4'h8;
  LUT4 n690_s5 (
    .F(n690_10),
    .I0(ff_next_vram6_7_9),
    .I1(ff_next_vram1_7_10),
    .I2(n690_13),
    .I3(n802_32) 
);
defparam n690_s5.INIT=16'h007F;
  LUT4 n690_s6 (
    .F(n690_11),
    .I0(w_pattern_name_t1[15]),
    .I1(n801_38),
    .I2(w_pattern_name_t2[15]),
    .I3(n1632_6) 
);
defparam n690_s6.INIT=16'h0777;
  LUT2 n690_s7 (
    .F(n690_12),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]) 
);
defparam n690_s7.INIT=4'h8;
  LUT4 n527_s5 (
    .F(n527_10),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[4]),
    .I3(n701_16) 
);
defparam n527_s5.INIT=16'hFCAA;
  LUT4 n527_s6 (
    .F(n527_11),
    .I0(n527_13),
    .I1(reg_screen_mode[0]),
    .I2(ff_phase[1]),
    .I3(reg_screen_mode[4]) 
);
defparam n527_s6.INIT=16'h0110;
  LUT4 n527_s7 (
    .F(n527_12),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(n1632_6),
    .I3(ff_phase[2]) 
);
defparam n527_s7.INIT=16'hEF00;
  LUT3 n255_s6 (
    .F(n255_11),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6) 
);
defparam n255_s6.INIT=8'h10;
  LUT3 n1350_s8 (
    .F(n1350_11),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[7]) 
);
defparam n1350_s8.INIT=8'h53;
  LUT3 n1351_s4 (
    .F(n1351_7),
    .I0(ff_next_vram2[2]),
    .I1(ff_next_vram2[6]),
    .I2(ff_next_vram1[7]) 
);
defparam n1351_s4.INIT=8'h35;
  LUT3 n1352_s4 (
    .F(n1352_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[7]) 
);
defparam n1352_s4.INIT=8'h35;
  LUT3 n1353_s4 (
    .F(n1353_7),
    .I0(ff_next_vram2[0]),
    .I1(ff_next_vram2[4]),
    .I2(ff_next_vram1[7]) 
);
defparam n1353_s4.INIT=8'h35;
  LUT2 n1354_s6 (
    .F(n1354_9),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram1[6]) 
);
defparam n1354_s6.INIT=4'h2;
  LUT3 n1358_s4 (
    .F(n1358_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[5]) 
);
defparam n1358_s4.INIT=8'hAC;
  LUT3 n1359_s4 (
    .F(n1359_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[5]) 
);
defparam n1359_s4.INIT=8'hAC;
  LUT3 n1360_s4 (
    .F(n1360_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram1[5]) 
);
defparam n1360_s4.INIT=8'hCA;
  LUT3 n1361_s4 (
    .F(n1361_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[5]) 
);
defparam n1361_s4.INIT=8'hAC;
  LUT2 n1362_s5 (
    .F(n1362_8),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram1[4]) 
);
defparam n1362_s5.INIT=4'h2;
  LUT3 n1362_s6 (
    .F(n1362_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[6]) 
);
defparam n1362_s6.INIT=8'h53;
  LUT3 n1363_s5 (
    .F(n1363_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[6]) 
);
defparam n1363_s5.INIT=8'h53;
  LUT3 n1364_s5 (
    .F(n1364_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[6]) 
);
defparam n1364_s5.INIT=8'h53;
  LUT3 n1365_s5 (
    .F(n1365_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[6]) 
);
defparam n1365_s5.INIT=8'h53;
  LUT3 n1366_s4 (
    .F(n1366_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[3]) 
);
defparam n1366_s4.INIT=8'h53;
  LUT3 n1367_s4 (
    .F(n1367_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[3]) 
);
defparam n1367_s4.INIT=8'h53;
  LUT3 n1368_s4 (
    .F(n1368_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[3]) 
);
defparam n1368_s4.INIT=8'h53;
  LUT3 n1369_s4 (
    .F(n1369_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[3]) 
);
defparam n1369_s4.INIT=8'h53;
  LUT4 n1370_s5 (
    .F(n1370_8),
    .I0(n1350_8),
    .I1(w_sprite_mode2_4),
    .I2(w_4colors_mode_5),
    .I3(ff_next_vram1[5]) 
);
defparam n1370_s5.INIT=16'h0700;
  LUT3 n1374_s4 (
    .F(n1374_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[1]) 
);
defparam n1374_s4.INIT=8'h53;
  LUT3 n1375_s4 (
    .F(n1375_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[1]) 
);
defparam n1375_s4.INIT=8'h53;
  LUT3 n1376_s4 (
    .F(n1376_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[1]) 
);
defparam n1376_s4.INIT=8'h53;
  LUT3 n1377_s4 (
    .F(n1377_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[1]) 
);
defparam n1377_s4.INIT=8'h53;
  LUT2 n1378_s5 (
    .F(n1378_8),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram1[0]) 
);
defparam n1378_s5.INIT=4'h2;
  LUT3 n1378_s6 (
    .F(n1378_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[4]) 
);
defparam n1378_s6.INIT=8'h53;
  LUT3 n1379_s5 (
    .F(n1379_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[4]) 
);
defparam n1379_s5.INIT=8'h53;
  LUT3 n1380_s5 (
    .F(n1380_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[4]) 
);
defparam n1380_s5.INIT=8'h53;
  LUT3 n1381_s5 (
    .F(n1381_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[4]) 
);
defparam n1381_s5.INIT=8'h53;
  LUT3 n1382_s4 (
    .F(n1382_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[7]) 
);
defparam n1382_s4.INIT=8'hAC;
  LUT3 n1383_s4 (
    .F(n1383_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[7]) 
);
defparam n1383_s4.INIT=8'hAC;
  LUT3 n1384_s4 (
    .F(n1384_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[7]) 
);
defparam n1384_s4.INIT=8'hAC;
  LUT3 n1385_s4 (
    .F(n1385_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[7]) 
);
defparam n1385_s4.INIT=8'hAC;
  LUT2 n1386_s5 (
    .F(n1386_8),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram5[6]) 
);
defparam n1386_s5.INIT=4'h8;
  LUT3 n1390_s4 (
    .F(n1390_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[5]) 
);
defparam n1390_s4.INIT=8'hAC;
  LUT3 n1391_s4 (
    .F(n1391_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[5]) 
);
defparam n1391_s4.INIT=8'hAC;
  LUT3 n1392_s4 (
    .F(n1392_7),
    .I0(ff_next_vram2[1]),
    .I1(ff_next_vram2[5]),
    .I2(ff_next_vram5[5]) 
);
defparam n1392_s4.INIT=8'hCA;
  LUT3 n1393_s4 (
    .F(n1393_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[5]) 
);
defparam n1393_s4.INIT=8'hAC;
  LUT2 n1394_s5 (
    .F(n1394_8),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram5[4]) 
);
defparam n1394_s5.INIT=4'h8;
  LUT3 n1394_s6 (
    .F(n1394_9),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram1[2]) 
);
defparam n1394_s6.INIT=8'h53;
  LUT3 n1395_s5 (
    .F(n1395_8),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram1[2]) 
);
defparam n1395_s5.INIT=8'h53;
  LUT3 n1396_s5 (
    .F(n1396_8),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram1[2]) 
);
defparam n1396_s5.INIT=8'h53;
  LUT3 n1397_s5 (
    .F(n1397_8),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram1[2]) 
);
defparam n1397_s5.INIT=8'h53;
  LUT3 n1398_s4 (
    .F(n1398_7),
    .I0(ff_next_vram2[7]),
    .I1(ff_next_vram2[3]),
    .I2(ff_next_vram5[3]) 
);
defparam n1398_s4.INIT=8'hAC;
  LUT3 n1399_s4 (
    .F(n1399_7),
    .I0(ff_next_vram2[6]),
    .I1(ff_next_vram2[2]),
    .I2(ff_next_vram5[3]) 
);
defparam n1399_s4.INIT=8'hAC;
  LUT3 n1400_s4 (
    .F(n1400_7),
    .I0(ff_next_vram2[5]),
    .I1(ff_next_vram2[1]),
    .I2(ff_next_vram5[3]) 
);
defparam n1400_s4.INIT=8'hAC;
  LUT3 n1401_s4 (
    .F(n1401_7),
    .I0(ff_next_vram2[4]),
    .I1(ff_next_vram2[0]),
    .I2(ff_next_vram5[3]) 
);
defparam n1401_s4.INIT=8'hAC;
  LUT2 n1402_s5 (
    .F(n1402_8),
    .I0(reg_screen_mode[0]),
    .I1(ff_next_vram5[2]) 
);
defparam n1402_s5.INIT=4'h8;
  LUT2 n801_s31 (
    .F(n801_39),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[4]) 
);
defparam n801_s31.INIT=4'h1;
  LUT4 n802_s29 (
    .F(n802_37),
    .I0(w_screen_mode_vram_rdata[30]),
    .I1(w_screen_mode_vram_rdata[22]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n802_s29.INIT=16'h5F30;
  LUT4 n803_s28 (
    .F(n803_36),
    .I0(w_screen_mode_vram_rdata[29]),
    .I1(w_screen_mode_vram_rdata[21]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n803_s28.INIT=16'h5F30;
  LUT4 n804_s28 (
    .F(n804_36),
    .I0(w_screen_mode_vram_rdata[28]),
    .I1(w_screen_mode_vram_rdata[20]),
    .I2(ff_vram_rdata_sel[1]),
    .I3(ff_vram_rdata_sel[0]) 
);
defparam n804_s28.INIT=16'h5F30;
  LUT4 n805_s25 (
    .F(n805_29),
    .I0(n805_30),
    .I1(w_screen_mode_vram_rdata[27]),
    .I2(ff_vram_rdata_sel[0]),
    .I3(ff_vram_rdata_sel[1]) 
);
defparam n805_s25.INIT=16'h35A3;
  LUT4 n806_s25 (
    .F(n806_29),
    .I0(n806_30),
    .I1(w_screen_mode_vram_rdata[26]),
    .I2(ff_vram_rdata_sel[0]),
    .I3(ff_vram_rdata_sel[1]) 
);
defparam n806_s25.INIT=16'h3AA3;
  LUT4 n807_s25 (
    .F(n807_29),
    .I0(n807_30),
    .I1(w_screen_mode_vram_rdata[25]),
    .I2(ff_vram_rdata_sel[0]),
    .I3(ff_vram_rdata_sel[1]) 
);
defparam n807_s25.INIT=16'h3AA3;
  LUT4 n808_s25 (
    .F(n808_29),
    .I0(n808_30),
    .I1(w_screen_mode_vram_rdata[24]),
    .I2(ff_vram_rdata_sel[0]),
    .I3(ff_vram_rdata_sel[1]) 
);
defparam n808_s25.INIT=16'h3AA3;
  LUT4 ff_pos_x_5_s6 (
    .F(ff_pos_x_5_11),
    .I0(w_scroll_pos_x[7]),
    .I1(w_scroll_pos_x[8]),
    .I2(w_scroll_pos_x[9]),
    .I3(w_scroll_pos_x[2]) 
);
defparam ff_pos_x_5_s6.INIT=16'h0100;
  LUT4 ff_pos_x_5_s7 (
    .F(ff_pos_x_5_12),
    .I0(w_scroll_pos_x[3]),
    .I1(w_scroll_pos_x[4]),
    .I2(w_scroll_pos_x[5]),
    .I3(w_scroll_pos_x[6]) 
);
defparam ff_pos_x_5_s7.INIT=16'h0001;
  LUT4 ff_screen_h_in_active_s7 (
    .F(ff_screen_h_in_active_12),
    .I0(w_scroll_pos_x[2]),
    .I1(w_scroll_pos_x[3]),
    .I2(w_scroll_pos_x[6]),
    .I3(w_scroll_pos_x[8]) 
);
defparam ff_screen_h_in_active_s7.INIT=16'h8000;
  LUT4 ff_screen_h_in_active_s8 (
    .F(ff_screen_h_in_active_13),
    .I0(w_scroll_pos_x[4]),
    .I1(w_scroll_pos_x[5]),
    .I2(w_scroll_pos_x[7]),
    .I3(w_scroll_pos_x[9]) 
);
defparam ff_screen_h_in_active_s8.INIT=16'h8000;
  LUT2 n705_s9 (
    .F(n705_14),
    .I0(reg_screen_mode[1]),
    .I1(n705_15) 
);
defparam n705_s9.INIT=4'h4;
  LUT4 n701_s11 (
    .F(n701_16),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[1]),
    .I3(reg_screen_mode[3]) 
);
defparam n701_s11.INIT=16'hF5C3;
  LUT3 n701_s12 (
    .F(n701_17),
    .I0(reg_screen_mode[1]),
    .I1(n833_27),
    .I2(w_pos_x[7]) 
);
defparam n701_s12.INIT=8'h0E;
  LUT4 n700_s6 (
    .F(n700_11),
    .I0(w_pos_x[6]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(n801_39),
    .I3(n833_27) 
);
defparam n700_s6.INIT=16'h3353;
  LUT4 n700_s7 (
    .F(n700_12),
    .I0(reg_screen_mode[2]),
    .I1(w_pos_x[6]),
    .I2(w_pattern_name_t12_pre[5]),
    .I3(reg_screen_mode[0]) 
);
defparam n700_s7.INIT=16'h0FBB;
  LUT4 n699_s9 (
    .F(n699_14),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[3]) 
);
defparam n699_s9.INIT=16'h0B0C;
  LUT4 n698_s10 (
    .F(n698_15),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(w_pattern_name_t12_pre[7]),
    .I2(n699_14),
    .I3(reg_screen_mode[0]) 
);
defparam n698_s10.INIT=16'h0C0A;
  LUT4 n695_s8 (
    .F(n695_13),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(w_pattern_name_t1[10]),
    .I3(reg_screen_mode[0]) 
);
defparam n695_s8.INIT=16'h0F77;
  LUT3 n695_s9 (
    .F(n695_14),
    .I0(n699_14),
    .I1(w_4colors_mode_5),
    .I2(n801_38) 
);
defparam n695_s9.INIT=8'h0B;
  LUT4 n694_s12 (
    .F(n694_17),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pattern_name_t1[11]),
    .I3(reg_screen_mode[0]) 
);
defparam n694_s12.INIT=16'h0F77;
  LUT4 n693_s10 (
    .F(n693_15),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[2]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam n693_s10.INIT=16'h3001;
  LUT4 n693_s11 (
    .F(n693_16),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(reg_screen_mode[4]),
    .I2(n701_10),
    .I3(reg_screen_mode[1]) 
);
defparam n693_s11.INIT=16'h30DF;
  LUT4 n690_s8 (
    .F(n690_13),
    .I0(ff_interleaving_page),
    .I1(ff_field),
    .I2(reg_interleaving_mode),
    .I3(n690_17) 
);
defparam n690_s8.INIT=16'h008F;
  LUT4 n527_s8 (
    .F(n527_13),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[2]),
    .I3(ff_phase[1]) 
);
defparam n527_s8.INIT=16'hA8CF;
  LUT3 n805_s26 (
    .F(n805_30),
    .I0(w_screen_mode_vram_rdata[19]),
    .I1(w_screen_mode_vram_rdata[11]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n805_s26.INIT=8'h3A;
  LUT3 n806_s26 (
    .F(n806_30),
    .I0(w_screen_mode_vram_rdata[18]),
    .I1(w_screen_mode_vram_rdata[10]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n806_s26.INIT=8'h35;
  LUT3 n807_s26 (
    .F(n807_30),
    .I0(w_screen_mode_vram_rdata[17]),
    .I1(w_screen_mode_vram_rdata[9]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n807_s26.INIT=8'h35;
  LUT3 n808_s26 (
    .F(n808_30),
    .I0(w_screen_mode_vram_rdata[16]),
    .I1(w_screen_mode_vram_rdata[8]),
    .I2(ff_vram_rdata_sel[0]) 
);
defparam n808_s26.INIT=8'h35;
  LUT4 n705_s10 (
    .F(n705_15),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[0]),
    .I3(reg_screen_mode[4]) 
);
defparam n705_s10.INIT=16'h0B70;
  LUT4 n691_s9 (
    .F(n691_15),
    .I0(reg_pattern_name_table_base[14]),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(w_pattern_name_t1[14]),
    .I3(reg_screen_mode[0]) 
);
defparam n691_s9.INIT=16'hF088;
  LUT4 n692_s9 (
    .F(n692_15),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pixel_pos_y_Z[6]),
    .I2(w_pattern_name_t1[13]),
    .I3(reg_screen_mode[0]) 
);
defparam n692_s9.INIT=16'hF088;
  LUT4 n693_s13 (
    .F(n693_19),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pixel_pos_y_Z[5]),
    .I2(w_pattern_name_t1[12]),
    .I3(reg_screen_mode[0]) 
);
defparam n693_s13.INIT=16'hF088;
  LUT4 n694_s13 (
    .F(n694_19),
    .I0(reg_screen_mode[3]),
    .I1(reg_screen_mode[4]),
    .I2(reg_screen_mode[1]),
    .I3(n693_15) 
);
defparam n694_s13.INIT=16'h001F;
  LUT4 n697_s10 (
    .F(n697_16),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(w_vram_address1_1_6),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam n697_s10.INIT=16'h0008;
  LUT3 n702_s9 (
    .F(n702_15),
    .I0(w_vram_address1_1_6),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam n702_s9.INIT=8'h02;
  LUT3 ff_next_vram7_3_s6 (
    .F(ff_next_vram7_3_12),
    .I0(n440_6),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]) 
);
defparam ff_next_vram7_3_s6.INIT=8'h02;
  LUT4 ff_next_vram4_7_s8 (
    .F(ff_next_vram4_7_13),
    .I0(n440_6),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(ff_next_vram4_7_10) 
);
defparam ff_next_vram4_7_s8.INIT=16'h0200;
  LUT4 ff_pattern7_7_s2 (
    .F(ff_pattern7_7_7),
    .I0(w_screen_pos_x_Z_2),
    .I1(w_screen_pos_x_Z_3),
    .I2(w_screen_pos_x_Z_0),
    .I3(w_screen_pos_x_Z_1) 
);
defparam ff_pattern7_7_s2.INIT=16'h4000;
  LUT4 n177_s4 (
    .F(n177_10),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(ff_pos_x[4]),
    .I3(n177_8) 
);
defparam n177_s4.INIT=16'h0770;
  LUT4 n178_s4 (
    .F(n178_10),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(n178_8),
    .I3(ff_pos_x[3]) 
);
defparam n178_s4.INIT=16'h0770;
  LUT4 n180_s3 (
    .F(n180_9),
    .I0(ff_state_1_7),
    .I1(ff_pos_x_5_10),
    .I2(ff_pos_x[1]),
    .I3(ff_pos_x[0]) 
);
defparam n180_s3.INIT=16'h0770;
  LUT4 n694_s14 (
    .F(n694_21),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[4]),
    .I3(n699_14) 
);
defparam n694_s14.INIT=16'h0200;
  LUT4 n698_s11 (
    .F(n698_17),
    .I0(reg_screen_mode[1]),
    .I1(reg_screen_mode[4]),
    .I2(n704_10),
    .I3(n699_14) 
);
defparam n698_s11.INIT=16'h1000;
  LUT4 ff_next_vram3_7_s6 (
    .F(ff_next_vram3_7_11),
    .I0(n1350_8),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[0]) 
);
defparam ff_next_vram3_7_s6.INIT=16'h0100;
  LUT4 ff_next_vram5_7_s7 (
    .F(ff_next_vram5_7_13),
    .I0(w_vram_address1_1_6),
    .I1(n801_38),
    .I2(ff_phase[0]),
    .I3(ff_next_vram5_7_10) 
);
defparam ff_next_vram5_7_s7.INIT=16'h00F1;
  LUT4 ff_next_vram6_7_s5 (
    .F(ff_next_vram6_7_11),
    .I0(w_vram_address1_1_6),
    .I1(n801_38),
    .I2(ff_phase[0]),
    .I3(ff_next_vram7_3_9) 
);
defparam ff_next_vram6_7_s5.INIT=16'hF100;
  LUT4 n698_s12 (
    .F(n698_19),
    .I0(n705_19),
    .I1(reg_screen_mode[0]),
    .I2(n701_16),
    .I3(n527_7) 
);
defparam n698_s12.INIT=16'h0155;
  LUT4 n705_s11 (
    .F(n705_17),
    .I0(reg_screen_mode[0]),
    .I1(n701_16),
    .I2(n527_7),
    .I3(n698_17) 
);
defparam n705_s11.INIT=16'h001F;
  LUT4 ff_next_vram3_3_s6 (
    .F(ff_next_vram3_3_11),
    .I0(n1350_8),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[1]),
    .I3(w_4colors_mode_5) 
);
defparam ff_next_vram3_3_s6.INIT=16'h00FD;
  LUT4 n1350_s9 (
    .F(n1350_13),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[1]),
    .I3(n1350_8) 
);
defparam n1350_s9.INIT=16'h0200;
  LUT3 n1347_s26 (
    .F(n1347_31),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(reg_backdrop_color[2]) 
);
defparam n1347_s26.INIT=8'hB0;
  LUT3 n1346_s27 (
    .F(n1346_32),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(reg_backdrop_color[3]) 
);
defparam n1346_s27.INIT=8'hB0;
  LUT4 n1355_s6 (
    .F(n1355_10),
    .I0(n1350_7),
    .I1(reg_screen_mode[2]),
    .I2(w_4colors_mode_5),
    .I3(reg_backdrop_color[2]) 
);
defparam n1355_s6.INIT=16'h4500;
  LUT4 n1354_s7 (
    .F(n1354_11),
    .I0(n1350_7),
    .I1(reg_screen_mode[2]),
    .I2(w_4colors_mode_5),
    .I3(reg_backdrop_color[3]) 
);
defparam n1354_s7.INIT=16'h4500;
  LUT3 n801_s33 (
    .F(n801_42),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(n801_38) 
);
defparam n801_s33.INIT=8'h07;
  LUT4 n727_s2 (
    .F(n727_6),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_0) 
);
defparam n727_s2.INIT=16'h0100;
  LUT4 n705_s12 (
    .F(n705_19),
    .I0(ff_next_vram3_7_8),
    .I1(ff_phase[2]),
    .I2(ff_phase[1]),
    .I3(ff_phase[0]) 
);
defparam n705_s12.INIT=16'h2000;
  LUT4 n697_s11 (
    .F(n697_18),
    .I0(ff_phase[0]),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n697_16) 
);
defparam n697_s11.INIT=16'h00FE;
  LUT4 ff_next_vram0_7_s4 (
    .F(ff_next_vram0_7_9),
    .I0(n440_6),
    .I1(ff_phase[0]),
    .I2(ff_phase[1]),
    .I3(ff_phase[2]) 
);
defparam ff_next_vram0_7_s4.INIT=16'h0002;
  LUT4 n703_s9 (
    .F(n703_15),
    .I0(w_pos_x[3]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[1]),
    .I3(n833_27) 
);
defparam n703_s9.INIT=16'h000B;
  LUT4 ff_next_vram2_3_s5 (
    .F(ff_next_vram2_3_11),
    .I0(reg_screen_mode[1]),
    .I1(n833_27),
    .I2(ff_phase[1]),
    .I3(ff_next_vram2_7_8) 
);
defparam ff_next_vram2_3_s5.INIT=16'hF100;
  LUT4 ff_next_vram1_3_s5 (
    .F(ff_next_vram1_3_11),
    .I0(reg_screen_mode[1]),
    .I1(n833_27),
    .I2(ff_phase[1]),
    .I3(ff_next_vram1_7_8) 
);
defparam ff_next_vram1_3_s5.INIT=16'hF100;
  LUT3 n1342_s27 (
    .F(n1342_38),
    .I0(n1350_10),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active) 
);
defparam n1342_s27.INIT=8'h80;
  LUT4 n1405_s5 (
    .F(n1405_9),
    .I0(n1405_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1405_s5.INIT=16'hACCC;
  LUT4 n1404_s5 (
    .F(n1404_9),
    .I0(n1404_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1404_s5.INIT=16'h5CCC;
  LUT4 n1403_s5 (
    .F(n1403_9),
    .I0(n1403_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1355_10) 
);
defparam n1403_s5.INIT=16'hFF40;
  LUT4 n1402_s6 (
    .F(n1402_10),
    .I0(n1402_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1354_11) 
);
defparam n1402_s6.INIT=16'hFF40;
  LUT4 n1397_s6 (
    .F(n1397_10),
    .I0(n1397_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1397_s6.INIT=16'hACCC;
  LUT4 n1396_s6 (
    .F(n1396_10),
    .I0(n1396_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1396_s6.INIT=16'hACCC;
  LUT4 n1395_s6 (
    .F(n1395_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1395_5),
    .I3(n1355_10) 
);
defparam n1395_s6.INIT=16'hFF80;
  LUT4 n1394_s7 (
    .F(n1394_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1394_5),
    .I3(n1354_11) 
);
defparam n1394_s7.INIT=16'hFF80;
  LUT4 n1389_s5 (
    .F(n1389_9),
    .I0(n1389_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1389_s5.INIT=16'hACCC;
  LUT4 n1388_s5 (
    .F(n1388_9),
    .I0(n1388_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1388_s5.INIT=16'h5CCC;
  LUT4 n1387_s5 (
    .F(n1387_9),
    .I0(n1387_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1355_10) 
);
defparam n1387_s5.INIT=16'hFF40;
  LUT4 n1386_s6 (
    .F(n1386_10),
    .I0(n1386_5),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_in_active),
    .I3(n1354_11) 
);
defparam n1386_s6.INIT=16'hFF40;
  LUT4 n1381_s6 (
    .F(n1381_10),
    .I0(n1381_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1381_s6.INIT=16'hACCC;
  LUT4 n1380_s6 (
    .F(n1380_10),
    .I0(n1380_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1380_s6.INIT=16'hACCC;
  LUT4 n1379_s6 (
    .F(n1379_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1379_5),
    .I3(n1355_10) 
);
defparam n1379_s6.INIT=16'hFF80;
  LUT4 n1378_s7 (
    .F(n1378_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1378_5),
    .I3(n1354_11) 
);
defparam n1378_s7.INIT=16'hFF80;
  LUT4 n1365_s6 (
    .F(n1365_10),
    .I0(n1365_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1365_s6.INIT=16'hACCC;
  LUT4 n1364_s6 (
    .F(n1364_10),
    .I0(n1364_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1364_s6.INIT=16'hACCC;
  LUT4 n1363_s6 (
    .F(n1363_10),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1363_5),
    .I3(n1355_10) 
);
defparam n1363_s6.INIT=16'hFF80;
  LUT4 n1362_s7 (
    .F(n1362_11),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1362_5),
    .I3(n1354_11) 
);
defparam n1362_s7.INIT=16'hFF80;
  LUT4 n1357_s5 (
    .F(n1357_9),
    .I0(n1357_5),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1357_s5.INIT=16'hACCC;
  LUT4 n1356_s5 (
    .F(n1356_9),
    .I0(n1356_5),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_in_active) 
);
defparam n1356_s5.INIT=16'hACCC;
  LUT4 n1355_s7 (
    .F(n1355_12),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1355_5),
    .I3(n1355_10) 
);
defparam n1355_s7.INIT=16'hFF80;
  LUT4 n1354_s8 (
    .F(n1354_13),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_in_active),
    .I2(n1354_5),
    .I3(n1354_11) 
);
defparam n1354_s8.INIT=16'hFF80;
  LUT4 n1632_s4 (
    .F(n1632_8),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(w_vram_address1_13_11),
    .I3(w_4colors_mode_5) 
);
defparam n1632_s4.INIT=16'h00BF;
  LUT4 ff_pos_x_5_s8 (
    .F(ff_pos_x_5_14),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pos_x_5_10) 
);
defparam ff_pos_x_5_s8.INIT=16'h00BF;
  LUT4 n1373_s4 (
    .F(n1373_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[0]) 
);
defparam n1373_s4.INIT=16'hBF00;
  LUT4 n1372_s4 (
    .F(n1372_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[1]) 
);
defparam n1372_s4.INIT=16'hBF00;
  LUT4 n1371_s4 (
    .F(n1371_8),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[2]) 
);
defparam n1371_s4.INIT=16'hBF00;
  LUT4 n1370_s6 (
    .F(n1370_10),
    .I0(ff_phase[1]),
    .I1(ff_phase[0]),
    .I2(ff_phase[2]),
    .I3(ff_pattern3[3]) 
);
defparam n1370_s6.INIT=16'hBF00;
  LUT4 n181_s6 (
    .F(n181_13),
    .I0(ff_pos_x_5_10),
    .I1(ff_pos_x_5_14),
    .I2(ff_state_1_7),
    .I3(ff_pos_x[0]) 
);
defparam n181_s6.INIT=16'hCF10;
  LUT2 ff_pos_x_5_s9 (
    .F(ff_pos_x_5_16),
    .I0(ff_pos_x_5_14),
    .I1(ff_state_1_7) 
);
defparam ff_pos_x_5_s9.INIT=4'h4;
  LUT4 n690_s10 (
    .F(n690_17),
    .I0(w_pixel_pos_x_Z[8]),
    .I1(GND),
    .I2(w_pos_x_7_4),
    .I3(reg_scroll_planes) 
);
defparam n690_s10.INIT=16'h9600;
  LUT4 n140_s5 (
    .F(n140_11),
    .I0(ff_phase[0]),
    .I1(ff_pos_x_5_14),
    .I2(ff_next_vram3_7_11),
    .I3(ff_screen_h_in_active_11) 
);
defparam n140_s5.INIT=16'h0045;
  LUT4 n689_s6 (
    .F(n689_12),
    .I0(w_vram_address1_1_6),
    .I1(ff_phase[1]),
    .I2(ff_phase[2]),
    .I3(n690_13) 
);
defparam n689_s6.INIT=16'h0200;
  DFFCE ff_phase_1_s0 (
    .Q(ff_phase[1]),
    .D(n139_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_0_s0 (
    .Q(ff_phase[0]),
    .D(n140_11),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_s0 (
    .Q(w_screen_mode_vram_valid),
    .D(n527_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_16_s0 (
    .Q(w_screen_mode_vram_address[16]),
    .D(n689_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_15_s0 (
    .Q(w_screen_mode_vram_address[15]),
    .D(n690_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_14_s0 (
    .Q(w_screen_mode_vram_address[14]),
    .D(n691_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_13_s0 (
    .Q(w_screen_mode_vram_address[13]),
    .D(n692_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_12_s0 (
    .Q(w_screen_mode_vram_address[12]),
    .D(n693_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_11_s0 (
    .Q(w_screen_mode_vram_address[11]),
    .D(n694_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_10_s0 (
    .Q(w_screen_mode_vram_address[10]),
    .D(n695_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_9_s0 (
    .Q(w_screen_mode_vram_address[9]),
    .D(n696_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_8_s0 (
    .Q(w_screen_mode_vram_address[8]),
    .D(n697_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_7_s0 (
    .Q(w_screen_mode_vram_address[7]),
    .D(n698_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_6_s0 (
    .Q(w_screen_mode_vram_address[6]),
    .D(n699_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_5_s0 (
    .Q(w_screen_mode_vram_address[5]),
    .D(n700_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_4_s0 (
    .Q(w_screen_mode_vram_address[4]),
    .D(n701_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_3_s0 (
    .Q(w_screen_mode_vram_address[3]),
    .D(n702_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_2_s0 (
    .Q(w_screen_mode_vram_address[2]),
    .D(n703_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_1_s0 (
    .Q(w_screen_mode_vram_address[1]),
    .D(n704_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_address_0_s0 (
    .Q(w_screen_mode_vram_address[0]),
    .D(n705_6),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_1_s0 (
    .Q(ff_vram_rdata_sel[1]),
    .D(w_screen_mode_vram_address[1]),
    .CLK(clk85m),
    .CE(n727_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_0_s0 (
    .Q(ff_vram_rdata_sel[0]),
    .D(w_screen_mode_vram_address[0]),
    .CLK(clk85m),
    .CE(n727_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_7_s0 (
    .Q(ff_next_vram0[7]),
    .D(n801_31),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_6_s0 (
    .Q(ff_next_vram0[6]),
    .D(n802_30),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_5_s0 (
    .Q(ff_next_vram0[5]),
    .D(n803_30),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_4_s0 (
    .Q(ff_next_vram0[4]),
    .D(n804_30),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_3_s0 (
    .Q(ff_next_vram0[3]),
    .D(n805_23),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_2_s0 (
    .Q(ff_next_vram0[2]),
    .D(n806_23),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_1_s0 (
    .Q(ff_next_vram0[1]),
    .D(n807_23),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram0_0_s0 (
    .Q(ff_next_vram0[0]),
    .D(n808_23),
    .CLK(clk85m),
    .CE(ff_next_vram0_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_7_s0 (
    .Q(ff_next_vram1[7]),
    .D(n988_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_6_s0 (
    .Q(ff_next_vram1[6]),
    .D(n989_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_5_s0 (
    .Q(ff_next_vram1[5]),
    .D(n990_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_4_s0 (
    .Q(ff_next_vram1[4]),
    .D(n991_14),
    .CLK(clk85m),
    .CE(ff_next_vram1_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_3_s0 (
    .Q(ff_next_vram1[3]),
    .D(n992_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_2_s0 (
    .Q(ff_next_vram1[2]),
    .D(n993_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_1_s0 (
    .Q(ff_next_vram1[1]),
    .D(n994_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram1_0_s0 (
    .Q(ff_next_vram1[0]),
    .D(n995_15),
    .CLK(clk85m),
    .CE(ff_next_vram1_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_7_s0 (
    .Q(ff_next_vram2[7]),
    .D(n980_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_6_s0 (
    .Q(ff_next_vram2[6]),
    .D(n981_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_5_s0 (
    .Q(ff_next_vram2[5]),
    .D(n982_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_4_s0 (
    .Q(ff_next_vram2[4]),
    .D(n983_13),
    .CLK(clk85m),
    .CE(ff_next_vram2_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_3_s0 (
    .Q(ff_next_vram2[3]),
    .D(n984_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_2_s0 (
    .Q(ff_next_vram2[2]),
    .D(n985_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_1_s0 (
    .Q(ff_next_vram2[1]),
    .D(n986_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram2_0_s0 (
    .Q(ff_next_vram2[0]),
    .D(n987_14),
    .CLK(clk85m),
    .CE(ff_next_vram2_3_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_7_s0 (
    .Q(ff_next_vram3[7]),
    .D(n833_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_6_s0 (
    .Q(ff_next_vram3[6]),
    .D(n834_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_5_s0 (
    .Q(ff_next_vram3[5]),
    .D(n835_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_4_s0 (
    .Q(ff_next_vram3[4]),
    .D(n836_25),
    .CLK(clk85m),
    .CE(ff_next_vram3_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_3_s0 (
    .Q(ff_next_vram3[3]),
    .D(n837_27),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_2_s0 (
    .Q(ff_next_vram3[2]),
    .D(n838_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_1_s0 (
    .Q(ff_next_vram3[1]),
    .D(n839_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram3_0_s0 (
    .Q(ff_next_vram3[0]),
    .D(n840_24),
    .CLK(clk85m),
    .CE(ff_next_vram3_3_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_7_s0 (
    .Q(ff_next_vram4[7]),
    .D(n996_16),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_6_s0 (
    .Q(ff_next_vram4[6]),
    .D(n997_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_5_s0 (
    .Q(ff_next_vram4[5]),
    .D(n998_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_4_s0 (
    .Q(ff_next_vram4[4]),
    .D(n999_15),
    .CLK(clk85m),
    .CE(ff_next_vram4_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_3_s0 (
    .Q(ff_next_vram4[3]),
    .D(n1000_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_2_s0 (
    .Q(ff_next_vram4[2]),
    .D(n1001_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_1_s0 (
    .Q(ff_next_vram4[1]),
    .D(n1002_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram4_0_s0 (
    .Q(ff_next_vram4[0]),
    .D(n1003_14),
    .CLK(clk85m),
    .CE(ff_next_vram4_3_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_7_s0 (
    .Q(ff_next_vram5[7]),
    .D(n972_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_6_s0 (
    .Q(ff_next_vram5[6]),
    .D(n973_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_5_s0 (
    .Q(ff_next_vram5[5]),
    .D(n974_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_4_s0 (
    .Q(ff_next_vram5[4]),
    .D(n975_16),
    .CLK(clk85m),
    .CE(ff_next_vram5_7_13),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_3_s0 (
    .Q(ff_next_vram5[3]),
    .D(n976_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_2_s0 (
    .Q(ff_next_vram5[2]),
    .D(n977_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_1_s0 (
    .Q(ff_next_vram5[1]),
    .D(n978_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram5_0_s0 (
    .Q(ff_next_vram5[0]),
    .D(n979_17),
    .CLK(clk85m),
    .CE(ff_next_vram5_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_7_s0 (
    .Q(ff_next_vram6[7]),
    .D(n1004_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_6_s0 (
    .Q(ff_next_vram6[6]),
    .D(n1005_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_5_s0 (
    .Q(ff_next_vram6[5]),
    .D(n1006_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_4_s0 (
    .Q(ff_next_vram6[4]),
    .D(n1007_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_3_s0 (
    .Q(ff_next_vram6[3]),
    .D(n1008_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_2_s0 (
    .Q(ff_next_vram6[2]),
    .D(n1009_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_1_s0 (
    .Q(ff_next_vram6[1]),
    .D(n1010_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram6_0_s0 (
    .Q(ff_next_vram6[0]),
    .D(n1011_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_7_s0 (
    .Q(ff_next_vram7[7]),
    .D(n1012_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_6_s0 (
    .Q(ff_next_vram7[6]),
    .D(n1013_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_5_s0 (
    .Q(ff_next_vram7[5]),
    .D(n1014_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_4_s0 (
    .Q(ff_next_vram7[4]),
    .D(n1015_13),
    .CLK(clk85m),
    .CE(ff_next_vram6_7_11),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_3_s0 (
    .Q(ff_next_vram7[3]),
    .D(w_screen_mode_vram_rdata[27]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_2_s0 (
    .Q(ff_next_vram7[2]),
    .D(w_screen_mode_vram_rdata[26]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_1_s0 (
    .Q(ff_next_vram7[1]),
    .D(w_screen_mode_vram_rdata[25]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_next_vram7_0_s0 (
    .Q(ff_next_vram7[0]),
    .D(w_screen_mode_vram_rdata[24]),
    .CLK(clk85m),
    .CE(ff_next_vram6_3_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(n1350_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(n1351_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(n1352_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(n1353_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(n1354_13),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(n1355_12),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(n1356_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(n1357_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(n1358_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(n1359_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(n1360_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(n1361_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(n1362_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(n1363_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(n1364_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(n1365_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(n1366_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(n1367_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(n1368_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(n1369_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(n1370_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(n1371_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(n1372_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(n1373_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(n1374_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(n1375_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(n1376_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(n1377_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(n1378_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(n1379_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(n1380_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(n1381_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(n1382_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(n1383_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(n1384_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(n1385_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(n1386_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(n1387_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(n1388_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(n1389_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(n1390_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(n1391_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(n1392_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(n1393_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(n1394_11),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(n1395_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(n1396_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(n1397_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(n1398_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(n1399_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(n1400_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(n1401_4),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(n1402_10),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(n1403_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(n1404_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(n1405_9),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(n1342_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(n1343_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(n1344_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(n1345_33),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(n1346_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(n1347_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(n1348_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(n1349_25),
    .CLK(clk85m),
    .CE(ff_pattern7_7_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_phase_2_s0 (
    .Q(ff_phase[2]),
    .D(n138_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pos_x_5_s1 (
    .Q(ff_pos_x[5]),
    .D(n176_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_5_s1.INIT=1'b0;
  DFFCE ff_pos_x_4_s1 (
    .Q(ff_pos_x[4]),
    .D(n177_10),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_4_s1.INIT=1'b0;
  DFFCE ff_pos_x_3_s1 (
    .Q(ff_pos_x[3]),
    .D(n178_10),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_3_s1.INIT=1'b0;
  DFFCE ff_pos_x_2_s1 (
    .Q(ff_pos_x[2]),
    .D(n179_7),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_2_s1.INIT=1'b0;
  DFFCE ff_pos_x_1_s1 (
    .Q(ff_pos_x[1]),
    .D(n180_9),
    .CLK(clk85m),
    .CE(ff_pos_x_5_16),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_1_s1.INIT=1'b0;
  DFFCE ff_screen_h_in_active_s1 (
    .Q(ff_screen_h_in_active),
    .D(n255_9),
    .CLK(clk85m),
    .CE(ff_screen_h_in_active_9),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_in_active_s1.INIT=1'b0;
  DFFCE ff_display_color_7_s1 (
    .Q(w_screen_mode_display_color[7]),
    .D(n1664_7),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(w_screen_mode_display_color[6]),
    .D(n1665_7),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(w_screen_mode_display_color[5]),
    .D(n1666_7),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(w_screen_mode_display_color[4]),
    .D(n1667_7),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(w_screen_mode_display_color[3]),
    .D(w_pattern0[3]),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(w_screen_mode_display_color[2]),
    .D(w_pattern0[2]),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(w_screen_mode_display_color[1]),
    .D(w_pattern0[1]),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(w_screen_mode_display_color[0]),
    .D(w_pattern0[0]),
    .CLK(clk85m),
    .CE(n1632_3),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFC ff_pos_x_0_s3 (
    .Q(ff_pos_x[0]),
    .D(n181_13),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_pos_x_0_s3.INIT=1'b0;
  ALU w_pattern_name_t12_pre_3_s (
    .SUM(w_pattern_name_t12_pre[3]),
    .COUT(w_pattern_name_t12_pre_3_2),
    .I0(w_screen_pos_y_Z[3]),
    .I1(ff_pos_x[3]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t12_pre_3_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_4_s (
    .SUM(w_pattern_name_t12_pre[4]),
    .COUT(w_pattern_name_t12_pre_4_2),
    .I0(w_screen_pos_y_Z[4]),
    .I1(ff_pos_x[4]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_3_2) 
);
defparam w_pattern_name_t12_pre_4_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_5_s (
    .SUM(w_pattern_name_t12_pre[5]),
    .COUT(w_pattern_name_t12_pre_5_2),
    .I0(n316_2),
    .I1(ff_pos_x[5]),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_4_2) 
);
defparam w_pattern_name_t12_pre_5_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_6_s (
    .SUM(w_pattern_name_t12_pre[6]),
    .COUT(w_pattern_name_t12_pre_6_2),
    .I0(n315_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_5_2) 
);
defparam w_pattern_name_t12_pre_6_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_7_s (
    .SUM(w_pattern_name_t12_pre[7]),
    .COUT(w_pattern_name_t12_pre_7_2),
    .I0(n314_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_6_2) 
);
defparam w_pattern_name_t12_pre_7_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_8_s (
    .SUM(w_pattern_name_t12_pre[8]),
    .COUT(w_pattern_name_t12_pre_8_2),
    .I0(n313_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_7_2) 
);
defparam w_pattern_name_t12_pre_8_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_9_s (
    .SUM(w_pattern_name_t12_pre[9]),
    .COUT(w_pattern_name_t12_pre_9_2),
    .I0(n312_2),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_8_2) 
);
defparam w_pattern_name_t12_pre_9_s.ALU_MODE=0;
  ALU w_pattern_name_t12_pre_10_s (
    .SUM(w_pattern_name_t12_pre[10]),
    .COUT(w_pattern_name_t12_pre_10_0_COUT),
    .I0(n311_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t12_pre_9_2) 
);
defparam w_pattern_name_t12_pre_10_s.ALU_MODE=0;
  ALU w_scroll_pos_x_0_s (
    .SUM(w_scroll_pos_x[0]),
    .COUT(w_scroll_pos_x_0_3),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_scroll_pos_x_0_s.ALU_MODE=1;
  ALU w_scroll_pos_x_1_s (
    .SUM(w_scroll_pos_x[1]),
    .COUT(w_scroll_pos_x_1_3),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_scroll_pos_x_0_3) 
);
defparam w_scroll_pos_x_1_s.ALU_MODE=1;
  ALU w_scroll_pos_x_2_s (
    .SUM(w_scroll_pos_x[2]),
    .COUT(w_scroll_pos_x_2_3),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_scroll_pos_x_1_3) 
);
defparam w_scroll_pos_x_2_s.ALU_MODE=1;
  ALU w_scroll_pos_x_3_s (
    .SUM(w_scroll_pos_x[3]),
    .COUT(w_scroll_pos_x_3_3),
    .I0(w_screen_pos_x_Z_7_14),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_2_3) 
);
defparam w_scroll_pos_x_3_s.ALU_MODE=1;
  ALU w_scroll_pos_x_4_s (
    .SUM(w_scroll_pos_x[4]),
    .COUT(w_scroll_pos_x_4_3),
    .I0(w_screen_pos_x_Z_8_10),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_3_3) 
);
defparam w_scroll_pos_x_4_s.ALU_MODE=1;
  ALU w_scroll_pos_x_5_s (
    .SUM(w_scroll_pos_x[5]),
    .COUT(w_scroll_pos_x_5_3),
    .I0(w_screen_pos_x_Z_9_8),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_4_3) 
);
defparam w_scroll_pos_x_5_s.ALU_MODE=1;
  ALU w_scroll_pos_x_6_s (
    .SUM(w_scroll_pos_x[6]),
    .COUT(w_scroll_pos_x_6_3),
    .I0(w_screen_pos_x_Z_10_12),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_5_3) 
);
defparam w_scroll_pos_x_6_s.ALU_MODE=1;
  ALU w_scroll_pos_x_7_s (
    .SUM(w_scroll_pos_x[7]),
    .COUT(w_scroll_pos_x_7_3),
    .I0(w_screen_pos_x_Z_11_10),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_6_3) 
);
defparam w_scroll_pos_x_7_s.ALU_MODE=1;
  ALU w_scroll_pos_x_8_s (
    .SUM(w_scroll_pos_x[8]),
    .COUT(w_scroll_pos_x_8_3),
    .I0(w_screen_pos_x_Z_12_10),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_7_3) 
);
defparam w_scroll_pos_x_8_s.ALU_MODE=1;
  ALU w_scroll_pos_x_9_s (
    .SUM(w_scroll_pos_x[9]),
    .COUT(w_scroll_pos_x_9_0_COUT),
    .I0(n293_21),
    .I1(GND),
    .I3(GND),
    .CIN(w_scroll_pos_x_8_3) 
);
defparam w_scroll_pos_x_9_s.ALU_MODE=1;
  ALU n316_s (
    .SUM(n316_2),
    .COUT(n316_3),
    .I0(w_screen_pos_y_Z[3]),
    .I1(w_screen_pos_y_Z[5]),
    .I3(GND),
    .CIN(GND) 
);
defparam n316_s.ALU_MODE=0;
  ALU n315_s (
    .SUM(n315_2),
    .COUT(n315_3),
    .I0(w_screen_pos_y_Z[4]),
    .I1(w_screen_pos_y_Z[6]),
    .I3(GND),
    .CIN(n316_3) 
);
defparam n315_s.ALU_MODE=0;
  ALU n314_s (
    .SUM(n314_2),
    .COUT(n314_3),
    .I0(w_screen_pos_y_Z[5]),
    .I1(w_screen_pos_y_Z[7]),
    .I3(GND),
    .CIN(n315_3) 
);
defparam n314_s.ALU_MODE=0;
  ALU n313_s (
    .SUM(n313_2),
    .COUT(n313_3),
    .I0(w_screen_pos_y_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n314_3) 
);
defparam n313_s.ALU_MODE=0;
  ALU n312_s (
    .SUM(n312_2),
    .COUT(n311_6),
    .I0(w_screen_pos_y_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n313_3) 
);
defparam n312_s.ALU_MODE=0;
  ALU w_pattern_name_t1_8_s (
    .SUM(w_pattern_name_t1[8]),
    .COUT(w_pattern_name_t1_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t1_8_s.ALU_MODE=0;
  ALU w_pattern_name_t1_9_s (
    .SUM(w_pattern_name_t1[9]),
    .COUT(w_pattern_name_t1_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t1_8_3) 
);
defparam w_pattern_name_t1_9_s.ALU_MODE=0;
  ALU w_pattern_name_t1_10_s (
    .SUM(w_pattern_name_t1[10]),
    .COUT(w_pattern_name_t1_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t1_9_3) 
);
defparam w_pattern_name_t1_10_s.ALU_MODE=0;
  ALU w_pattern_name_t1_11_s (
    .SUM(w_pattern_name_t1[11]),
    .COUT(w_pattern_name_t1_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_10_3) 
);
defparam w_pattern_name_t1_11_s.ALU_MODE=0;
  ALU w_pattern_name_t1_12_s (
    .SUM(w_pattern_name_t1[12]),
    .COUT(w_pattern_name_t1_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_11_3) 
);
defparam w_pattern_name_t1_12_s.ALU_MODE=0;
  ALU w_pattern_name_t1_13_s (
    .SUM(w_pattern_name_t1[13]),
    .COUT(w_pattern_name_t1_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_12_3) 
);
defparam w_pattern_name_t1_13_s.ALU_MODE=0;
  ALU w_pattern_name_t1_14_s (
    .SUM(w_pattern_name_t1[14]),
    .COUT(w_pattern_name_t1[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t1_13_3) 
);
defparam w_pattern_name_t1_14_s.ALU_MODE=0;
  ALU w_pattern_name_t2_8_s (
    .SUM(w_pattern_name_t2[8]),
    .COUT(w_pattern_name_t2_8_3),
    .I0(reg_pattern_name_table_base[10]),
    .I1(w_pattern_name_t12_pre[7]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_pattern_name_t2_8_s.ALU_MODE=0;
  ALU w_pattern_name_t2_9_s (
    .SUM(w_pattern_name_t2[9]),
    .COUT(w_pattern_name_t2_9_3),
    .I0(reg_pattern_name_table_base[11]),
    .I1(w_pattern_name_t12_pre[8]),
    .I3(GND),
    .CIN(w_pattern_name_t2_8_3) 
);
defparam w_pattern_name_t2_9_s.ALU_MODE=0;
  ALU w_pattern_name_t2_10_s (
    .SUM(w_pattern_name_t2[10]),
    .COUT(w_pattern_name_t2_10_3),
    .I0(reg_pattern_name_table_base[12]),
    .I1(w_pattern_name_t12_pre[9]),
    .I3(GND),
    .CIN(w_pattern_name_t2_9_3) 
);
defparam w_pattern_name_t2_10_s.ALU_MODE=0;
  ALU w_pattern_name_t2_11_s (
    .SUM(w_pattern_name_t2[11]),
    .COUT(w_pattern_name_t2_11_3),
    .I0(reg_pattern_name_table_base[13]),
    .I1(w_pattern_name_t12_pre[10]),
    .I3(GND),
    .CIN(w_pattern_name_t2_10_3) 
);
defparam w_pattern_name_t2_11_s.ALU_MODE=0;
  ALU w_pattern_name_t2_12_s (
    .SUM(w_pattern_name_t2[12]),
    .COUT(w_pattern_name_t2_12_3),
    .I0(reg_pattern_name_table_base[14]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_11_3) 
);
defparam w_pattern_name_t2_12_s.ALU_MODE=0;
  ALU w_pattern_name_t2_13_s (
    .SUM(w_pattern_name_t2[13]),
    .COUT(w_pattern_name_t2_13_3),
    .I0(reg_pattern_name_table_base[15]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_12_3) 
);
defparam w_pattern_name_t2_13_s.ALU_MODE=0;
  ALU w_pattern_name_t2_14_s (
    .SUM(w_pattern_name_t2[14]),
    .COUT(w_pattern_name_t2[15]),
    .I0(reg_pattern_name_table_base[16]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pattern_name_t2_13_3) 
);
defparam w_pattern_name_t2_14_s.ALU_MODE=0;
  ALU w_pos_x_0_s (
    .SUM(w_pos_x[0]),
    .COUT(w_pos_x_0_4),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_pos_x_0_s.ALU_MODE=1;
  ALU w_pos_x_1_s (
    .SUM(w_pos_x[1]),
    .COUT(w_pos_x_1_4),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_pos_x_0_4) 
);
defparam w_pos_x_1_s.ALU_MODE=1;
  ALU w_pos_x_2_s (
    .SUM(w_pos_x[2]),
    .COUT(w_pos_x_2_4),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_pos_x_1_4) 
);
defparam w_pos_x_2_s.ALU_MODE=1;
  ALU w_pos_x_3_s (
    .SUM(w_pos_x[3]),
    .COUT(w_pos_x_3_4),
    .I0(w_pixel_pos_x_Z[3]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_2_4) 
);
defparam w_pos_x_3_s.ALU_MODE=1;
  ALU w_pos_x_4_s (
    .SUM(w_pos_x[4]),
    .COUT(w_pos_x_4_4),
    .I0(w_pixel_pos_x_Z[4]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_3_4) 
);
defparam w_pos_x_4_s.ALU_MODE=1;
  ALU w_pos_x_5_s (
    .SUM(w_pos_x[5]),
    .COUT(w_pos_x_5_4),
    .I0(w_pixel_pos_x_Z[5]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_4_4) 
);
defparam w_pos_x_5_s.ALU_MODE=1;
  ALU w_pos_x_6_s (
    .SUM(w_pos_x[6]),
    .COUT(w_pos_x_6_4),
    .I0(w_pixel_pos_x_Z[6]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_5_4) 
);
defparam w_pos_x_6_s.ALU_MODE=1;
  ALU w_pos_x_7_s (
    .SUM(w_pos_x[7]),
    .COUT(w_pos_x_7_4),
    .I0(w_pixel_pos_x_Z[7]),
    .I1(GND),
    .I3(GND),
    .CIN(w_pos_x_6_4) 
);
defparam w_pos_x_7_s.ALU_MODE=1;
  MUX2_LUT5 n1000_s11 (
    .O(n1000_14),
    .I0(n1000_16),
    .I1(n797_4),
    .S0(n1003_17) 
);
  MUX2_LUT5 n1001_s11 (
    .O(n1001_14),
    .I0(n1001_16),
    .I1(n798_4),
    .S0(n1003_17) 
);
  MUX2_LUT5 n1002_s11 (
    .O(n1002_14),
    .I0(n1002_16),
    .I1(n799_4),
    .S0(n1003_17) 
);
  MUX2_LUT5 n1003_s11 (
    .O(n1003_14),
    .I0(n1003_16),
    .I1(n800_4),
    .S0(n1003_17) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_screen_mode */
module vdp_sprite_select_visible_planes (
  clk85m,
  n36_6,
  reg_sprite_magify,
  w_screen_v_active,
  reg_display_on,
  ff_screen_h_active,
  reg_sprite_16x16,
  reg_sprite_disable,
  n878_15,
  ff_next_vram3_7_11,
  n1449_11,
  reg_212lines_mode,
  n240_6,
  n291_4,
  w_sprite_mode2,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_11_10,
  w_horizontal_offset_l,
  ff_half_count_7,
  ff_half_count_8,
  ff_half_count_9,
  ff_half_count_10,
  ff_half_count_12,
  ff_vram_valid,
  w_selected_en,
  ff_vram_valid_6,
  n440_6,
  n88_8,
  ff_current_plane_num,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_selected_count,
  w_selected_y
)
;
input clk85m;
input n36_6;
input reg_sprite_magify;
input w_screen_v_active;
input reg_display_on;
input ff_screen_h_active;
input reg_sprite_16x16;
input reg_sprite_disable;
input n878_15;
input ff_next_vram3_7_11;
input n1449_11;
input reg_212lines_mode;
input n240_6;
input n291_4;
input w_sprite_mode2;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_11_10;
input [2:0] w_horizontal_offset_l;
input ff_half_count_7;
input ff_half_count_8;
input ff_half_count_9;
input ff_half_count_10;
input ff_half_count_12;
output ff_vram_valid;
output w_selected_en;
output ff_vram_valid_6;
output n440_6;
output n88_8;
output [4:0] ff_current_plane_num;
output [7:0] w_selected_x;
output [7:0] w_selected_pattern;
output w_selected_color_0;
output w_selected_color_1;
output w_selected_color_2;
output w_selected_color_3;
output w_selected_color_7;
output [3:0] w_selected_count;
output [3:0] w_selected_y;
wire n440_4;
wire ff_selected_count_3_6;
wire ff_select_finish_8;
wire ff_selected_en_6;
wire n321_7;
wire n320_7;
wire n319_7;
wire n117_7;
wire n116_7;
wire n88_6;
wire n81_7;
wire n80_7;
wire n79_7;
wire n78_7;
wire n77_7;
wire n317_7;
wire n440_5;
wire n438_5;
wire ff_select_finish_9;
wire ff_select_finish_10;
wire ff_selected_en_7;
wire ff_selected_en_8;
wire n319_8;
wire n88_7;
wire n78_8;
wire n77_8;
wire ff_select_finish_11;
wire ff_selected_en_9;
wire ff_selected_en_10;
wire ff_select_finish_12;
wire ff_selected_count_3_9;
wire n438_7;
wire n88_11;
wire n327_11;
wire n322_9;
wire ff_select_finish;
wire w_offset_y_0_3;
wire w_offset_y_1_3;
wire w_offset_y_2_3;
wire w_offset_y_3_3;
wire w_offset_y_4_3;
wire w_offset_y_5_3;
wire w_offset_y_6_3;
wire n222_9;
wire w_screen_pos_x_0_4;
wire w_screen_pos_x_1_4;
wire w_screen_pos_x_2_0_COUT;
wire [7:0] ff_y;
wire [7:0] w_offset_y;
wire [2:0] w_screen_pos_x;
wire VCC;
wire GND;
  LUT4 n440_s1 (
    .F(n440_4),
    .I0(w_screen_pos_x[0]),
    .I1(n440_5),
    .I2(n440_6),
    .I3(ff_vram_valid_6) 
);
defparam n440_s1.INIT=16'h4000;
  LUT3 w_selected_y_3_s0 (
    .F(w_selected_y[3]),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_3_s0.INIT=8'hCA;
  LUT3 w_selected_y_2_s0 (
    .F(w_selected_y[2]),
    .I0(w_offset_y[2]),
    .I1(w_offset_y[3]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_2_s0.INIT=8'hCA;
  LUT3 w_selected_y_1_s0 (
    .F(w_selected_y[1]),
    .I0(w_offset_y[1]),
    .I1(w_offset_y[2]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_1_s0.INIT=8'hCA;
  LUT3 w_selected_y_0_s0 (
    .F(w_selected_y[0]),
    .I0(w_offset_y[0]),
    .I1(w_offset_y[1]),
    .I2(reg_sprite_magify) 
);
defparam w_selected_y_0_s0.INIT=8'hCA;
  LUT3 ff_vram_valid_s2 (
    .F(ff_vram_valid_6),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(ff_screen_h_active) 
);
defparam ff_vram_valid_s2.INIT=8'h80;
  LUT4 ff_selected_count_3_s3 (
    .F(ff_selected_count_3_6),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_screen_pos_x_Z_2),
    .I2(ff_selected_count_3_9),
    .I3(n317_7) 
);
defparam ff_selected_count_3_s3.INIT=16'h40FF;
  LUT3 ff_select_finish_s3 (
    .F(ff_select_finish_8),
    .I0(ff_select_finish_9),
    .I1(ff_select_finish_10),
    .I2(n317_7) 
);
defparam ff_select_finish_s3.INIT=8'h8F;
  LUT4 ff_selected_en_s3 (
    .F(ff_selected_en_6),
    .I0(ff_selected_en_7),
    .I1(ff_selected_en_8),
    .I2(ff_select_finish_9),
    .I3(n317_7) 
);
defparam ff_selected_en_s3.INIT=16'hB0FF;
  LUT3 n321_s2 (
    .F(n321_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(n317_7) 
);
defparam n321_s2.INIT=8'h60;
  LUT4 n320_s2 (
    .F(n320_7),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(w_selected_count[2]),
    .I3(n317_7) 
);
defparam n320_s2.INIT=16'h7800;
  LUT3 n319_s2 (
    .F(n319_7),
    .I0(n319_8),
    .I1(w_selected_count[3]),
    .I2(n317_7) 
);
defparam n319_s2.INIT=8'h60;
  LUT2 n117_s2 (
    .F(n117_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_16) 
);
defparam n117_s2.INIT=4'h4;
  LUT2 n116_s2 (
    .F(n116_7),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata_17) 
);
defparam n116_s2.INIT=4'h4;
  LUT3 n88_s1 (
    .F(n88_6),
    .I0(n88_7),
    .I1(n88_8),
    .I2(n438_5) 
);
defparam n88_s1.INIT=8'hE0;
  LUT2 n81_s2 (
    .F(n81_7),
    .I0(ff_current_plane_num[0]),
    .I1(n88_8) 
);
defparam n81_s2.INIT=4'h1;
  LUT3 n80_s2 (
    .F(n80_7),
    .I0(n88_8),
    .I1(ff_current_plane_num[1]),
    .I2(ff_current_plane_num[0]) 
);
defparam n80_s2.INIT=8'h14;
  LUT4 n79_s2 (
    .F(n79_7),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(n88_8),
    .I3(ff_current_plane_num[2]) 
);
defparam n79_s2.INIT=16'h0708;
  LUT3 n78_s2 (
    .F(n78_7),
    .I0(n88_8),
    .I1(n78_8),
    .I2(ff_current_plane_num[3]) 
);
defparam n78_s2.INIT=8'h14;
  LUT3 n77_s2 (
    .F(n77_7),
    .I0(n88_8),
    .I1(n77_8),
    .I2(ff_current_plane_num[4]) 
);
defparam n77_s2.INIT=8'h14;
  LUT3 n317_s2 (
    .F(n317_7),
    .I0(reg_sprite_disable),
    .I1(n878_15),
    .I2(ff_next_vram3_7_11) 
);
defparam n317_s2.INIT=8'h01;
  LUT2 n440_s2 (
    .F(n440_5),
    .I0(w_screen_pos_x[1]),
    .I1(w_screen_pos_x[2]) 
);
defparam n440_s2.INIT=4'h8;
  LUT4 n440_s3 (
    .F(n440_6),
    .I0(w_screen_pos_x_Z_0),
    .I1(w_screen_pos_x_Z_1),
    .I2(w_screen_pos_x_Z_2),
    .I3(w_screen_pos_x_Z_3) 
);
defparam n440_s3.INIT=16'h1000;
  LUT4 n438_s2 (
    .F(n438_5),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(n1449_11) 
);
defparam n438_s2.INIT=16'h4000;
  LUT4 ff_select_finish_s4 (
    .F(ff_select_finish_9),
    .I0(w_screen_pos_x[0]),
    .I1(w_screen_pos_x[1]),
    .I2(w_screen_pos_x[2]),
    .I3(ff_vram_valid_6) 
);
defparam ff_select_finish_s4.INIT=16'h8000;
  LUT4 ff_select_finish_s5 (
    .F(ff_select_finish_10),
    .I0(reg_212lines_mode),
    .I1(ff_y[3]),
    .I2(n240_6),
    .I3(ff_select_finish_11) 
);
defparam ff_select_finish_s5.INIT=16'h9000;
  LUT4 ff_selected_en_s4 (
    .F(ff_selected_en_7),
    .I0(ff_selected_en_9),
    .I1(n240_6),
    .I2(n88_7),
    .I3(ff_selected_en_10) 
);
defparam ff_selected_en_s4.INIT=16'h8000;
  LUT4 ff_selected_en_s5 (
    .F(ff_selected_en_8),
    .I0(w_screen_pos_x_Z_3),
    .I1(n291_4),
    .I2(w_screen_pos_x_Z_2),
    .I3(ff_select_finish_10) 
);
defparam ff_selected_en_s5.INIT=16'h00BF;
  LUT3 n319_s3 (
    .F(n319_8),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[0]),
    .I2(w_selected_count[1]) 
);
defparam n319_s3.INIT=8'h80;
  LUT4 n88_s2 (
    .F(n88_7),
    .I0(w_sprite_mode2),
    .I1(w_selected_count[2]),
    .I2(ff_select_finish),
    .I3(w_selected_count[3]) 
);
defparam n88_s2.INIT=16'h000B;
  LUT4 n88_s3 (
    .F(n88_8),
    .I0(ff_half_count_10),
    .I1(w_screen_pos_x_Z_11_10),
    .I2(n88_11),
    .I3(ff_half_count_9) 
);
defparam n88_s3.INIT=16'h1000;
  LUT3 n78_s3 (
    .F(n78_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(ff_current_plane_num[2]) 
);
defparam n78_s3.INIT=8'h80;
  LUT4 n77_s3 (
    .F(n77_8),
    .I0(ff_current_plane_num[1]),
    .I1(ff_current_plane_num[0]),
    .I2(ff_current_plane_num[2]),
    .I3(ff_current_plane_num[3]) 
);
defparam n77_s3.INIT=16'h8000;
  LUT4 ff_select_finish_s6 (
    .F(ff_select_finish_11),
    .I0(ff_y[0]),
    .I1(ff_y[1]),
    .I2(ff_y[2]),
    .I3(ff_select_finish_12) 
);
defparam ff_select_finish_s6.INIT=16'h0100;
  LUT4 ff_selected_en_s6 (
    .F(ff_selected_en_9),
    .I0(w_offset_y[3]),
    .I1(w_offset_y[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam ff_selected_en_s6.INIT=16'hF331;
  LUT4 ff_selected_en_s7 (
    .F(ff_selected_en_10),
    .I0(w_offset_y[5]),
    .I1(w_offset_y[6]),
    .I2(w_offset_y[7]),
    .I3(n222_9) 
);
defparam ff_selected_en_s7.INIT=16'h0100;
  LUT4 ff_select_finish_s7 (
    .F(ff_select_finish_12),
    .I0(ff_y[5]),
    .I1(ff_y[4]),
    .I2(ff_y[6]),
    .I3(ff_y[7]) 
);
defparam ff_select_finish_s7.INIT=16'h4000;
  LUT4 ff_selected_count_3_s5 (
    .F(ff_selected_count_3_9),
    .I0(w_selected_en),
    .I1(w_screen_pos_x_Z_0),
    .I2(w_screen_pos_x_Z_1),
    .I3(ff_select_finish_9) 
);
defparam ff_selected_count_3_s5.INIT=16'h0200;
  LUT4 n438_s3 (
    .F(n438_7),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(ff_screen_h_active),
    .I3(n438_5) 
);
defparam n438_s3.INIT=16'h8000;
  LUT3 n88_s5 (
    .F(n88_11),
    .I0(ff_half_count_12),
    .I1(ff_half_count_7),
    .I2(ff_half_count_8) 
);
defparam n88_s5.INIT=8'h14;
  LUT4 n327_s5 (
    .F(n327_11),
    .I0(reg_sprite_disable),
    .I1(n878_15),
    .I2(ff_next_vram3_7_11),
    .I3(ff_selected_en_8) 
);
defparam n327_s5.INIT=16'h0100;
  LUT4 n322_s3 (
    .F(n322_9),
    .I0(w_selected_count[0]),
    .I1(reg_sprite_disable),
    .I2(n878_15),
    .I3(ff_next_vram3_7_11) 
);
defparam n322_s3.INIT=16'h0001;
  DFFCE ff_current_plane_num_3_s0 (
    .Q(ff_current_plane_num[3]),
    .D(n78_7),
    .CLK(clk85m),
    .CE(n438_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_2_s0 (
    .Q(ff_current_plane_num[2]),
    .D(n79_7),
    .CLK(clk85m),
    .CE(n438_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_1_s0 (
    .Q(ff_current_plane_num[1]),
    .D(n80_7),
    .CLK(clk85m),
    .CE(n438_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_0_s0 (
    .Q(ff_current_plane_num[0]),
    .D(n81_7),
    .CLK(clk85m),
    .CE(n438_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s0 (
    .Q(ff_vram_valid),
    .D(n88_6),
    .CLK(clk85m),
    .CE(ff_vram_valid_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_7_s0 (
    .Q(ff_y[7]),
    .D(w_sprite_vram_rdata_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_6_s0 (
    .Q(ff_y[6]),
    .D(w_sprite_vram_rdata_6),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_5_s0 (
    .Q(ff_y[5]),
    .D(w_sprite_vram_rdata_5),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_4_s0 (
    .Q(ff_y[4]),
    .D(w_sprite_vram_rdata_4),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_3_s0 (
    .Q(ff_y[3]),
    .D(w_sprite_vram_rdata_3),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_2_s0 (
    .Q(ff_y[2]),
    .D(w_sprite_vram_rdata_2),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_1_s0 (
    .Q(ff_y[1]),
    .D(w_sprite_vram_rdata_1),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_y_0_s0 (
    .Q(ff_y[0]),
    .D(w_sprite_vram_rdata_0),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_7_s0 (
    .Q(w_selected_x[7]),
    .D(w_sprite_vram_rdata_15),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_6_s0 (
    .Q(w_selected_x[6]),
    .D(w_sprite_vram_rdata_14),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_5_s0 (
    .Q(w_selected_x[5]),
    .D(w_sprite_vram_rdata_13),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_4_s0 (
    .Q(w_selected_x[4]),
    .D(w_sprite_vram_rdata_12),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_3_s0 (
    .Q(w_selected_x[3]),
    .D(w_sprite_vram_rdata_11),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_2_s0 (
    .Q(w_selected_x[2]),
    .D(w_sprite_vram_rdata_10),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_1_s0 (
    .Q(w_selected_x[1]),
    .D(w_sprite_vram_rdata_9),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x_0_s0 (
    .Q(w_selected_x[0]),
    .D(w_sprite_vram_rdata_8),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_7_s0 (
    .Q(w_selected_pattern[7]),
    .D(w_sprite_vram_rdata_23),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_6_s0 (
    .Q(w_selected_pattern[6]),
    .D(w_sprite_vram_rdata_22),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_5_s0 (
    .Q(w_selected_pattern[5]),
    .D(w_sprite_vram_rdata_21),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_4_s0 (
    .Q(w_selected_pattern[4]),
    .D(w_sprite_vram_rdata_20),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_3_s0 (
    .Q(w_selected_pattern[3]),
    .D(w_sprite_vram_rdata_19),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_2_s0 (
    .Q(w_selected_pattern[2]),
    .D(w_sprite_vram_rdata_18),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_1_s0 (
    .Q(w_selected_pattern[1]),
    .D(n116_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern_0_s0 (
    .Q(w_selected_pattern[0]),
    .D(n117_7),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(w_selected_color_7),
    .D(w_sprite_vram_rdata_31),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(w_selected_color_3),
    .D(w_sprite_vram_rdata_27),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(w_selected_color_2),
    .D(w_sprite_vram_rdata_26),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(w_selected_color_1),
    .D(w_sprite_vram_rdata_25),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(w_selected_color_0),
    .D(w_sprite_vram_rdata_24),
    .CLK(clk85m),
    .CE(n440_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_num_4_s0 (
    .Q(ff_current_plane_num[4]),
    .D(n77_7),
    .CLK(clk85m),
    .CE(n438_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_selected_count_3_s1 (
    .Q(w_selected_count[3]),
    .D(n319_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_3_s1.INIT=1'b0;
  DFFCE ff_selected_count_2_s1 (
    .Q(w_selected_count[2]),
    .D(n320_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_2_s1.INIT=1'b0;
  DFFCE ff_selected_count_1_s1 (
    .Q(w_selected_count[1]),
    .D(n321_7),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_1_s1.INIT=1'b0;
  DFFCE ff_selected_count_0_s1 (
    .Q(w_selected_count[0]),
    .D(n322_9),
    .CLK(clk85m),
    .CE(ff_selected_count_3_6),
    .CLEAR(n36_6) 
);
defparam ff_selected_count_0_s1.INIT=1'b0;
  DFFCE ff_select_finish_s1 (
    .Q(ff_select_finish),
    .D(n317_7),
    .CLK(clk85m),
    .CE(ff_select_finish_8),
    .CLEAR(n36_6) 
);
defparam ff_select_finish_s1.INIT=1'b0;
  DFFCE ff_selected_en_s1 (
    .Q(w_selected_en),
    .D(n327_11),
    .CLK(clk85m),
    .CE(ff_selected_en_6),
    .CLEAR(n36_6) 
);
  ALU w_offset_y_0_s (
    .SUM(w_offset_y[0]),
    .COUT(w_offset_y_0_3),
    .I0(w_pixel_pos_y_Z[0]),
    .I1(ff_y[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_y_0_s.ALU_MODE=1;
  ALU w_offset_y_1_s (
    .SUM(w_offset_y[1]),
    .COUT(w_offset_y_1_3),
    .I0(w_pixel_pos_y_Z[1]),
    .I1(ff_y[1]),
    .I3(GND),
    .CIN(w_offset_y_0_3) 
);
defparam w_offset_y_1_s.ALU_MODE=1;
  ALU w_offset_y_2_s (
    .SUM(w_offset_y[2]),
    .COUT(w_offset_y_2_3),
    .I0(w_pixel_pos_y_Z[2]),
    .I1(ff_y[2]),
    .I3(GND),
    .CIN(w_offset_y_1_3) 
);
defparam w_offset_y_2_s.ALU_MODE=1;
  ALU w_offset_y_3_s (
    .SUM(w_offset_y[3]),
    .COUT(w_offset_y_3_3),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_y[3]),
    .I3(GND),
    .CIN(w_offset_y_2_3) 
);
defparam w_offset_y_3_s.ALU_MODE=1;
  ALU w_offset_y_4_s (
    .SUM(w_offset_y[4]),
    .COUT(w_offset_y_4_3),
    .I0(w_pixel_pos_y_Z[4]),
    .I1(ff_y[4]),
    .I3(GND),
    .CIN(w_offset_y_3_3) 
);
defparam w_offset_y_4_s.ALU_MODE=1;
  ALU w_offset_y_5_s (
    .SUM(w_offset_y[5]),
    .COUT(w_offset_y_5_3),
    .I0(w_pixel_pos_y_Z[5]),
    .I1(ff_y[5]),
    .I3(GND),
    .CIN(w_offset_y_4_3) 
);
defparam w_offset_y_5_s.ALU_MODE=1;
  ALU w_offset_y_6_s (
    .SUM(w_offset_y[6]),
    .COUT(w_offset_y_6_3),
    .I0(w_pixel_pos_y_Z[6]),
    .I1(ff_y[6]),
    .I3(GND),
    .CIN(w_offset_y_5_3) 
);
defparam w_offset_y_6_s.ALU_MODE=1;
  ALU w_offset_y_7_s (
    .SUM(w_offset_y[7]),
    .COUT(n222_9),
    .I0(w_pixel_pos_y_Z[7]),
    .I1(ff_y[7]),
    .I3(GND),
    .CIN(w_offset_y_6_3) 
);
defparam w_offset_y_7_s.ALU_MODE=1;
  ALU w_screen_pos_x_0_s (
    .SUM(w_screen_pos_x[0]),
    .COUT(w_screen_pos_x_0_4),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_horizontal_offset_l[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_screen_pos_x_0_s.ALU_MODE=1;
  ALU w_screen_pos_x_1_s (
    .SUM(w_screen_pos_x[1]),
    .COUT(w_screen_pos_x_1_4),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_horizontal_offset_l[1]),
    .I3(GND),
    .CIN(w_screen_pos_x_0_4) 
);
defparam w_screen_pos_x_1_s.ALU_MODE=1;
  ALU w_screen_pos_x_2_s (
    .SUM(w_screen_pos_x[2]),
    .COUT(w_screen_pos_x_2_0_COUT),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_horizontal_offset_l[2]),
    .I3(GND),
    .CIN(w_screen_pos_x_1_4) 
);
defparam w_screen_pos_x_2_s.ALU_MODE=1;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_select_visible_planes */
module vdp_sprite_info_collect (
  clk85m,
  w_sprite_mode2,
  n36_6,
  ff_state_1_7,
  slot_reset_n_d,
  reg_display_on,
  w_selected_en,
  ff_vram_valid_6,
  n878_15,
  reg_sprite_16x16,
  n878_16,
  n538_6,
  w_screen_v_active,
  ff_screen_h_active,
  w_selected_y,
  w_selected_x,
  w_selected_pattern,
  w_selected_color_0,
  w_selected_color_1,
  w_selected_color_2,
  w_selected_color_3,
  w_selected_color_7,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_half_count,
  w_selected_count,
  w_screen_pos_x_Z,
  w_ic_vram_valid,
  ff_active_d1,
  n1245_6,
  n1449_11,
  w_plane_x,
  w_makeup_plane,
  ff_state,
  w_ic_vram_address,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_pattern_right
)
;
input clk85m;
input w_sprite_mode2;
input n36_6;
input ff_state_1_7;
input slot_reset_n_d;
input reg_display_on;
input w_selected_en;
input ff_vram_valid_6;
input n878_15;
input reg_sprite_16x16;
input n878_16;
input n538_6;
input w_screen_v_active;
input ff_screen_h_active;
input [3:0] w_selected_y;
input [7:0] w_selected_x;
input [7:0] w_selected_pattern;
input w_selected_color_0;
input w_selected_color_1;
input w_selected_color_2;
input w_selected_color_3;
input w_selected_color_7;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [12:7] ff_half_count;
input [3:0] w_selected_count;
input [3:0] w_screen_pos_x_Z;
output w_ic_vram_valid;
output ff_active_d1;
output n1245_6;
output n1449_11;
output [7:0] w_plane_x;
output [2:0] w_makeup_plane;
output [1:0] ff_state;
output [16:0] w_ic_vram_address;
output w_color_0;
output w_color_1;
output w_color_2;
output w_color_3;
output w_color_7;
output [7:0] w_pattern_right;
wire \ff_selected_ram[0]_ER_CL_59 ;
wire \ff_selected_ram[0]_ER_CL_60 ;
wire \ff_selected_ram[0]_ER_CL_61 ;
wire \ff_selected_ram[0]_ER_CL_62 ;
wire n1245_3;
wire ff_current_plane_2_10;
wire ff_active_8;
wire ff_current_plane_3_9;
wire \ff_selected_ram[0]_ER_CL_70 ;
wire \ff_selected_ram[0]_ER_CL_72 ;
wire \ff_selected_ram[0]_ER_CL_74 ;
wire \ff_selected_ram[0]_ER_CL_76 ;
wire \ff_selected_ram[0]_ER_CL_78 ;
wire \ff_selected_ram[0]_ER_CL_80 ;
wire \ff_selected_ram[0]_ER_CL_82 ;
wire \ff_selected_ram[0]_ER_CL_84 ;
wire \ff_selected_ram[0]_ER_init ;
wire \ff_selected_ram[0]_ER_init_0 ;
wire \ff_selected_ram[0]_ER_51 ;
wire \ff_selected_ram[0]_ER_53 ;
wire \ff_selected_ram[0]_ER_55 ;
wire \ff_selected_ram[0]_ER_57 ;
wire \ff_selected_ram[0]_ER_59 ;
wire \ff_selected_ram[0]_ER_61 ;
wire \ff_selected_ram[0]_ER_63 ;
wire \ff_selected_ram[0]_ER_65 ;
wire \ff_selected_ram[0]_ER_67 ;
wire \ff_selected_ram[0]_ER_69 ;
wire \ff_selected_ram[0]_ER_71 ;
wire \ff_selected_ram[0]_ER_73 ;
wire \ff_selected_ram[0]_ER_75 ;
wire \ff_selected_ram[0]_ER_77 ;
wire \ff_selected_ram[0]_ER_79 ;
wire \ff_selected_ram[0]_ER_81 ;
wire \ff_selected_ram[0]_ER_83 ;
wire \ff_selected_ram[0]_ER_85 ;
wire \ff_selected_ram[0]_ER_87 ;
wire \ff_selected_ram[0]_ER_89 ;
wire \ff_selected_ram[0]_ER_91 ;
wire \ff_selected_ram[0]_ER_93 ;
wire \ff_selected_ram[0]_ER_95 ;
wire \ff_selected_ram[0]_ER_97 ;
wire \ff_selected_ram[0]_ER_99 ;
wire n1449_7;
wire n1448_7;
wire n1447_7;
wire n1446_7;
wire n1445_7;
wire n1444_7;
wire n1443_7;
wire n1442_7;
wire n1441_7;
wire n1440_7;
wire n1439_7;
wire n1438_7;
wire n1437_7;
wire n1436_7;
wire n1435_7;
wire n1434_7;
wire n1433_7;
wire n1432_7;
wire n1426_8;
wire n1425_8;
wire n1279_7;
wire n1245_4;
wire ff_current_plane_2_11;
wire ff_current_plane_2_12;
wire ff_current_plane_2_13;
wire ff_active_9;
wire ff_active_10;
wire n1424_9;
wire n1449_8;
wire n1448_8;
wire ff_current_plane_2_14;
wire ff_current_plane_2_15;
wire ff_current_plane_2_16;
wire ff_current_plane_2_17;
wire n1473_9;
wire n1280_10;
wire n1245_8;
wire ff_vram_address_16_8;
wire n1427_10;
wire n1424_11;
wire ff_selected_q_31_8;
wire ff_sprite_mode2;
wire ff_vram_valid;
wire ff_active;
wire \ff_selected_ram[0]_ER_CL_28 ;
wire \ff_selected_ram[0]_ER_CL_30 ;
wire \ff_selected_ram[0]_ER_CL_32 ;
wire \ff_selected_ram[0]_ER_CL_34 ;
wire \ff_selected_ram[0]_ER_CL_36 ;
wire \ff_selected_ram[0]_ER_CL_38 ;
wire \ff_selected_ram[0]_ER_CL_40 ;
wire \ff_selected_ram[0]_ER_CL_42 ;
wire \ff_selected_ram[0]_ER_init_1 ;
wire \ff_selected_ram[0]_ER ;
wire \ff_selected_ram[0]_ER_2 ;
wire \ff_selected_ram[0]_ER_3 ;
wire \ff_selected_ram[0]_ER_4 ;
wire \ff_selected_ram[0]_ER_5 ;
wire \ff_selected_ram[0]_ER_6 ;
wire \ff_selected_ram[0]_ER_7 ;
wire \ff_selected_ram[0]_ER_8 ;
wire \ff_selected_ram[0]_ER_9 ;
wire \ff_selected_ram[0]_ER_10 ;
wire \ff_selected_ram[0]_ER_11 ;
wire \ff_selected_ram[0]_ER_12 ;
wire \ff_selected_ram[0]_ER_13 ;
wire \ff_selected_ram[0]_ER_14 ;
wire \ff_selected_ram[0]_ER_15 ;
wire \ff_selected_ram[0]_ER_16 ;
wire \ff_selected_ram[0]_ER_17 ;
wire \ff_selected_ram[0]_ER_18 ;
wire \ff_selected_ram[0]_ER_19 ;
wire \ff_selected_ram[0]_ER_20 ;
wire \ff_selected_ram[0]_ER_21 ;
wire \ff_selected_ram[0]_ER_22 ;
wire \ff_selected_ram[0]_ER_23 ;
wire \ff_selected_ram[0]_ER_24 ;
wire \ff_selected_ram[0]_ER_25 ;
wire \ff_selected_ram[0]_ER_init_26 ;
wire \ff_selected_ram[0]_ER_CL_64 ;
wire \ff_selected_ram[0]_ER_CL_66 ;
wire \ff_selected_ram[0]_ER_init_27 ;
wire [31:0] ff_selected_q;
wire [3:0] ff_current_plane;
wire [3:1] DO;
wire VCC;
wire GND;
  LUT3 \ff_selected_ram[0]_ER_CL_s75  (
    .F(\ff_selected_ram[0]_ER_CL_59 ),
    .I0(\ff_selected_ram[0]_ER_CL_28 ),
    .I1(\ff_selected_ram[0]_ER_CL_30 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s75 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s76  (
    .F(\ff_selected_ram[0]_ER_CL_60 ),
    .I0(\ff_selected_ram[0]_ER_CL_32 ),
    .I1(\ff_selected_ram[0]_ER_CL_34 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s76 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s77  (
    .F(\ff_selected_ram[0]_ER_CL_61 ),
    .I0(\ff_selected_ram[0]_ER_CL_36 ),
    .I1(\ff_selected_ram[0]_ER_CL_38 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s77 .INIT=8'hCA;
  LUT3 \ff_selected_ram[0]_ER_CL_s78  (
    .F(\ff_selected_ram[0]_ER_CL_62 ),
    .I0(\ff_selected_ram[0]_ER_CL_40 ),
    .I1(\ff_selected_ram[0]_ER_CL_42 ),
    .I2(ff_current_plane[0]) 
);
defparam \ff_selected_ram[0]_ER_CL_s78 .INIT=8'hCA;
  LUT2 n1245_s0 (
    .F(n1245_3),
    .I0(reg_display_on),
    .I1(n1245_4) 
);
defparam n1245_s0.INIT=4'h8;
  LUT3 w_color_7_s (
    .F(w_color_7),
    .I0(w_sprite_vram_rdata8[7]),
    .I1(ff_selected_q[31]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_7_s.INIT=8'hAC;
  LUT3 w_color_3_s (
    .F(w_color_3),
    .I0(ff_selected_q[23]),
    .I1(w_sprite_vram_rdata8[3]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_3_s.INIT=8'hCA;
  LUT3 w_color_2_s (
    .F(w_color_2),
    .I0(ff_selected_q[22]),
    .I1(w_sprite_vram_rdata8[2]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_2_s.INIT=8'hCA;
  LUT3 w_color_1_s (
    .F(w_color_1),
    .I0(ff_selected_q[21]),
    .I1(w_sprite_vram_rdata8[1]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_1_s.INIT=8'hCA;
  LUT3 w_color_0_s (
    .F(w_color_0),
    .I0(ff_selected_q[20]),
    .I1(w_sprite_vram_rdata8[0]),
    .I2(ff_sprite_mode2) 
);
defparam w_color_0_s.INIT=8'hCA;
  LUT4 ff_current_plane_2_s5 (
    .F(ff_current_plane_2_10),
    .I0(w_selected_en),
    .I1(ff_current_plane_2_11),
    .I2(ff_current_plane_2_12),
    .I3(ff_current_plane_2_13) 
);
defparam ff_current_plane_2_s5.INIT=16'hAFCF;
  LUT4 ff_active_s3 (
    .F(ff_active_8),
    .I0(ff_active),
    .I1(ff_state_1_7),
    .I2(ff_active_9),
    .I3(ff_active_10) 
);
defparam ff_active_s3.INIT=16'hFF80;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_9),
    .I0(ff_current_plane[3]),
    .I1(w_selected_en),
    .I2(ff_vram_valid_6) 
);
defparam ff_current_plane_3_s4.INIT=8'h40;
  LUT4 \ff_selected_ram[0]_ER_CL_s65  (
    .F(\ff_selected_ram[0]_ER_CL_70 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s65 .INIT=16'h0100;
  LUT4 \ff_selected_ram[0]_ER_CL_s66  (
    .F(\ff_selected_ram[0]_ER_CL_72 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[0]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s66 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s67  (
    .F(\ff_selected_ram[0]_ER_CL_74 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[2]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s67 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s68  (
    .F(\ff_selected_ram[0]_ER_CL_76 ),
    .I0(ff_current_plane[2]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s68 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s69  (
    .F(\ff_selected_ram[0]_ER_CL_78 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s69 .INIT=16'h1000;
  LUT4 \ff_selected_ram[0]_ER_CL_s70  (
    .F(\ff_selected_ram[0]_ER_CL_80 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s70 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s71  (
    .F(\ff_selected_ram[0]_ER_CL_82 ),
    .I0(ff_current_plane[0]),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s71 .INIT=16'h4000;
  LUT4 \ff_selected_ram[0]_ER_CL_s72  (
    .F(\ff_selected_ram[0]_ER_CL_84 ),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane_3_9) 
);
defparam \ff_selected_ram[0]_ER_CL_s72 .INIT=16'h8000;
  LUT2 \ff_selected_ram[0]_ER_init_s9  (
    .F(\ff_selected_ram[0]_ER_init ),
    .I0(\ff_selected_ram[0]_ER_init_1 ),
    .I1(\ff_selected_ram[0]_ER_init_26 ) 
);
defparam \ff_selected_ram[0]_ER_init_s9 .INIT=4'hE;
  LUT3 \ff_selected_ram[0]_ER_init_s10  (
    .F(\ff_selected_ram[0]_ER_init_0 ),
    .I0(\ff_selected_ram[0]_ER_init_27 ),
    .I1(VCC),
    .I2(\ff_selected_ram[0]_ER_init ) 
);
defparam \ff_selected_ram[0]_ER_init_s10 .INIT=8'hAC;
  LUT2 \ff_selected_ram[0]_ER_s49  (
    .F(\ff_selected_ram[0]_ER_51 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_4 ) 
);
defparam \ff_selected_ram[0]_ER_s49 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s50  (
    .F(\ff_selected_ram[0]_ER_53 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_3 ) 
);
defparam \ff_selected_ram[0]_ER_s50 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s51  (
    .F(\ff_selected_ram[0]_ER_55 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_2 ) 
);
defparam \ff_selected_ram[0]_ER_s51 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s52  (
    .F(\ff_selected_ram[0]_ER_57 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER ) 
);
defparam \ff_selected_ram[0]_ER_s52 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s53  (
    .F(\ff_selected_ram[0]_ER_59 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_8 ) 
);
defparam \ff_selected_ram[0]_ER_s53 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s54  (
    .F(\ff_selected_ram[0]_ER_61 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_7 ) 
);
defparam \ff_selected_ram[0]_ER_s54 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s55  (
    .F(\ff_selected_ram[0]_ER_63 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_6 ) 
);
defparam \ff_selected_ram[0]_ER_s55 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s56  (
    .F(\ff_selected_ram[0]_ER_65 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_5 ) 
);
defparam \ff_selected_ram[0]_ER_s56 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s57  (
    .F(\ff_selected_ram[0]_ER_67 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_12 ) 
);
defparam \ff_selected_ram[0]_ER_s57 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s58  (
    .F(\ff_selected_ram[0]_ER_69 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_11 ) 
);
defparam \ff_selected_ram[0]_ER_s58 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s59  (
    .F(\ff_selected_ram[0]_ER_71 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_10 ) 
);
defparam \ff_selected_ram[0]_ER_s59 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s60  (
    .F(\ff_selected_ram[0]_ER_73 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_9 ) 
);
defparam \ff_selected_ram[0]_ER_s60 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s61  (
    .F(\ff_selected_ram[0]_ER_75 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_16 ) 
);
defparam \ff_selected_ram[0]_ER_s61 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s62  (
    .F(\ff_selected_ram[0]_ER_77 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_15 ) 
);
defparam \ff_selected_ram[0]_ER_s62 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s63  (
    .F(\ff_selected_ram[0]_ER_79 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_14 ) 
);
defparam \ff_selected_ram[0]_ER_s63 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s64  (
    .F(\ff_selected_ram[0]_ER_81 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_13 ) 
);
defparam \ff_selected_ram[0]_ER_s64 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s65  (
    .F(\ff_selected_ram[0]_ER_83 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_20 ) 
);
defparam \ff_selected_ram[0]_ER_s65 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s66  (
    .F(\ff_selected_ram[0]_ER_85 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_19 ) 
);
defparam \ff_selected_ram[0]_ER_s66 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s67  (
    .F(\ff_selected_ram[0]_ER_87 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_18 ) 
);
defparam \ff_selected_ram[0]_ER_s67 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s68  (
    .F(\ff_selected_ram[0]_ER_89 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_17 ) 
);
defparam \ff_selected_ram[0]_ER_s68 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s69  (
    .F(\ff_selected_ram[0]_ER_91 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_24 ) 
);
defparam \ff_selected_ram[0]_ER_s69 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s70  (
    .F(\ff_selected_ram[0]_ER_93 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_23 ) 
);
defparam \ff_selected_ram[0]_ER_s70 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s71  (
    .F(\ff_selected_ram[0]_ER_95 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_22 ) 
);
defparam \ff_selected_ram[0]_ER_s71 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s72  (
    .F(\ff_selected_ram[0]_ER_97 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_21 ) 
);
defparam \ff_selected_ram[0]_ER_s72 .INIT=4'h8;
  LUT2 \ff_selected_ram[0]_ER_s73  (
    .F(\ff_selected_ram[0]_ER_99 ),
    .I0(\ff_selected_ram[0]_ER_init_0 ),
    .I1(\ff_selected_ram[0]_ER_25 ) 
);
defparam \ff_selected_ram[0]_ER_s73 .INIT=4'h8;
  LUT3 n1449_s2 (
    .F(n1449_7),
    .I0(n1449_8),
    .I1(ff_active),
    .I2(n1449_11) 
);
defparam n1449_s2.INIT=8'h40;
  LUT2 n1448_s2 (
    .F(n1448_7),
    .I0(ff_selected_q[0]),
    .I1(n1448_8) 
);
defparam n1448_s2.INIT=4'h8;
  LUT2 n1447_s2 (
    .F(n1447_7),
    .I0(ff_selected_q[1]),
    .I1(n1448_8) 
);
defparam n1447_s2.INIT=4'h8;
  LUT2 n1446_s2 (
    .F(n1446_7),
    .I0(ff_selected_q[2]),
    .I1(n1448_8) 
);
defparam n1446_s2.INIT=4'h8;
  LUT4 n1445_s2 (
    .F(n1445_7),
    .I0(ff_state[1]),
    .I1(ff_selected_q[12]),
    .I2(ff_selected_q[3]),
    .I3(n1448_8) 
);
defparam n1445_s2.INIT=16'hF400;
  LUT3 n1444_s2 (
    .F(n1444_7),
    .I0(ff_selected_q[13]),
    .I1(ff_state[1]),
    .I2(n1448_8) 
);
defparam n1444_s2.INIT=8'hE0;
  LUT2 n1443_s2 (
    .F(n1443_7),
    .I0(ff_selected_q[14]),
    .I1(n1448_8) 
);
defparam n1443_s2.INIT=4'h8;
  LUT2 n1442_s2 (
    .F(n1442_7),
    .I0(ff_selected_q[15]),
    .I1(n1448_8) 
);
defparam n1442_s2.INIT=4'h8;
  LUT2 n1441_s2 (
    .F(n1441_7),
    .I0(ff_selected_q[16]),
    .I1(n1448_8) 
);
defparam n1441_s2.INIT=4'h8;
  LUT2 n1440_s2 (
    .F(n1440_7),
    .I0(ff_selected_q[17]),
    .I1(n1448_8) 
);
defparam n1440_s2.INIT=4'h8;
  LUT2 n1439_s2 (
    .F(n1439_7),
    .I0(ff_selected_q[18]),
    .I1(n1448_8) 
);
defparam n1439_s2.INIT=4'h8;
  LUT2 n1438_s2 (
    .F(n1438_7),
    .I0(ff_selected_q[19]),
    .I1(n1448_8) 
);
defparam n1438_s2.INIT=4'h8;
  LUT2 n1437_s2 (
    .F(n1437_7),
    .I0(reg_sprite_pattern_generator_table_base[11]),
    .I1(n1448_8) 
);
defparam n1437_s2.INIT=4'h8;
  LUT2 n1436_s2 (
    .F(n1436_7),
    .I0(reg_sprite_pattern_generator_table_base[12]),
    .I1(n1448_8) 
);
defparam n1436_s2.INIT=4'h8;
  LUT2 n1435_s2 (
    .F(n1435_7),
    .I0(reg_sprite_pattern_generator_table_base[13]),
    .I1(n1448_8) 
);
defparam n1435_s2.INIT=4'h8;
  LUT2 n1434_s2 (
    .F(n1434_7),
    .I0(reg_sprite_pattern_generator_table_base[14]),
    .I1(n1448_8) 
);
defparam n1434_s2.INIT=4'h8;
  LUT2 n1433_s2 (
    .F(n1433_7),
    .I0(reg_sprite_pattern_generator_table_base[15]),
    .I1(n1448_8) 
);
defparam n1433_s2.INIT=4'h8;
  LUT2 n1432_s2 (
    .F(n1432_7),
    .I0(reg_sprite_pattern_generator_table_base[16]),
    .I1(n1448_8) 
);
defparam n1432_s2.INIT=4'h8;
  LUT3 n1426_s3 (
    .F(n1426_8),
    .I0(ff_current_plane_2_12),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n1426_s3.INIT=8'h28;
  LUT4 n1425_s3 (
    .F(n1425_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane_2_12),
    .I3(ff_current_plane[2]) 
);
defparam n1425_s3.INIT=16'h7080;
  LUT4 n1279_s2 (
    .F(n1279_7),
    .I0(n1245_3),
    .I1(n878_15),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n1279_s2.INIT=16'h0110;
  LUT2 w_pattern_right_0_s (
    .F(w_pattern_right[0]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[0]) 
);
defparam w_pattern_right_0_s.INIT=4'h8;
  LUT2 w_pattern_right_1_s (
    .F(w_pattern_right[1]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[1]) 
);
defparam w_pattern_right_1_s.INIT=4'h8;
  LUT2 w_pattern_right_2_s (
    .F(w_pattern_right[2]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[2]) 
);
defparam w_pattern_right_2_s.INIT=4'h8;
  LUT2 w_pattern_right_3_s (
    .F(w_pattern_right[3]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[3]) 
);
defparam w_pattern_right_3_s.INIT=4'h8;
  LUT2 w_pattern_right_4_s (
    .F(w_pattern_right[4]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[4]) 
);
defparam w_pattern_right_4_s.INIT=4'h8;
  LUT2 w_pattern_right_5_s (
    .F(w_pattern_right[5]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[5]) 
);
defparam w_pattern_right_5_s.INIT=4'h8;
  LUT2 w_pattern_right_6_s (
    .F(w_pattern_right[6]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[6]) 
);
defparam w_pattern_right_6_s.INIT=4'h8;
  LUT2 w_pattern_right_7_s (
    .F(w_pattern_right[7]),
    .I0(reg_sprite_16x16),
    .I1(w_sprite_vram_rdata8[7]) 
);
defparam w_pattern_right_7_s.INIT=4'h8;
  LUT4 n1245_s1 (
    .F(n1245_4),
    .I0(n1245_8),
    .I1(ff_half_count[9]),
    .I2(ff_half_count[12]),
    .I3(n878_16) 
);
defparam n1245_s1.INIT=16'h8000;
  LUT4 ff_current_plane_2_s6 (
    .F(ff_current_plane_2_11),
    .I0(ff_current_plane_2_14),
    .I1(ff_state_1_7),
    .I2(n538_6),
    .I3(ff_active) 
);
defparam ff_current_plane_2_s6.INIT=16'h4000;
  LUT3 ff_current_plane_2_s7 (
    .F(ff_current_plane_2_12),
    .I0(n878_15),
    .I1(n1245_4),
    .I2(ff_current_plane_2_15) 
);
defparam ff_current_plane_2_s7.INIT=8'h51;
  LUT2 ff_current_plane_2_s8 (
    .F(ff_current_plane_2_13),
    .I0(w_screen_v_active),
    .I1(ff_screen_h_active) 
);
defparam ff_current_plane_2_s8.INIT=4'h8;
  LUT4 ff_active_s4 (
    .F(ff_active_9),
    .I0(ff_current_plane_2_13),
    .I1(n878_15),
    .I2(n538_6),
    .I3(ff_current_plane_2_14) 
);
defparam ff_active_s4.INIT=16'h1000;
  LUT2 ff_active_s5 (
    .F(ff_active_10),
    .I0(ff_current_plane_2_15),
    .I1(n1245_4) 
);
defparam ff_active_s5.INIT=4'h4;
  LUT4 n1424_s4 (
    .F(n1424_9),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]),
    .I3(ff_current_plane[3]) 
);
defparam n1424_s4.INIT=16'h807F;
  LUT4 n1449_s3 (
    .F(n1449_8),
    .I0(reg_sprite_16x16),
    .I1(ff_sprite_mode2),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam n1449_s3.INIT=16'h305F;
  LUT4 n1448_s3 (
    .F(n1448_8),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active),
    .I3(n1449_11) 
);
defparam n1448_s3.INIT=16'h6000;
  LUT4 ff_current_plane_2_s9 (
    .F(ff_current_plane_2_14),
    .I0(ff_current_plane_2_16),
    .I1(ff_current_plane_2_17),
    .I2(n1424_9),
    .I3(w_selected_count[3]) 
);
defparam ff_current_plane_2_s9.INIT=16'h0440;
  LUT4 ff_current_plane_2_s10 (
    .F(ff_current_plane_2_15),
    .I0(w_selected_count[2]),
    .I1(w_selected_count[3]),
    .I2(w_selected_count[0]),
    .I3(w_selected_count[1]) 
);
defparam ff_current_plane_2_s10.INIT=16'h0001;
  LUT4 n1245_s3 (
    .F(n1245_6),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[11]),
    .I3(ff_half_count[7]) 
);
defparam n1245_s3.INIT=16'h0100;
  LUT4 ff_current_plane_2_s11 (
    .F(ff_current_plane_2_16),
    .I0(w_selected_count[0]),
    .I1(w_selected_count[1]),
    .I2(ff_current_plane[1]),
    .I3(ff_current_plane[0]) 
);
defparam ff_current_plane_2_s11.INIT=16'hEB7D;
  LUT4 ff_current_plane_2_s12 (
    .F(ff_current_plane_2_17),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(w_selected_count[2]),
    .I3(ff_current_plane[2]) 
);
defparam ff_current_plane_2_s12.INIT=16'h7887;
  LUT3 n1473_s3 (
    .F(n1473_9),
    .I0(reg_display_on),
    .I1(ff_current_plane_2_15),
    .I2(n1245_4) 
);
defparam n1473_s3.INIT=8'h20;
  LUT4 n1280_s4 (
    .F(n1280_10),
    .I0(ff_state[0]),
    .I1(reg_display_on),
    .I2(n1245_4),
    .I3(n878_15) 
);
defparam n1280_s4.INIT=16'h0015;
  LUT4 n1449_s5 (
    .F(n1449_11),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n1449_s5.INIT=16'h0001;
  LUT3 n1245_s4 (
    .F(n1245_8),
    .I0(n1245_6),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active) 
);
defparam n1245_s4.INIT=8'h80;
  LUT3 ff_vram_address_16_s4 (
    .F(ff_vram_address_16_8),
    .I0(ff_current_plane_2_12),
    .I1(w_screen_v_active),
    .I2(ff_screen_h_active) 
);
defparam ff_vram_address_16_s4.INIT=8'h7F;
  LUT4 n1427_s4 (
    .F(n1427_10),
    .I0(ff_current_plane[0]),
    .I1(n878_15),
    .I2(n1245_4),
    .I3(ff_current_plane_2_15) 
);
defparam n1427_s4.INIT=16'h1101;
  LUT4 n1424_s5 (
    .F(n1424_11),
    .I0(n878_15),
    .I1(n1245_4),
    .I2(ff_current_plane_2_15),
    .I3(n1424_9) 
);
defparam n1424_s5.INIT=16'h0051;
  LUT4 ff_selected_q_31_s3 (
    .F(ff_selected_q_31_8),
    .I0(w_screen_v_active),
    .I1(reg_display_on),
    .I2(ff_screen_h_active),
    .I3(slot_reset_n_d) 
);
defparam ff_selected_q_31_s3.INIT=16'h7F00;
  DFFE ff_selected_q_31_s0 (
    .Q(ff_selected_q[31]),
    .D(\ff_selected_ram[0]_ER_99 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_23_s0 (
    .Q(ff_selected_q[23]),
    .D(\ff_selected_ram[0]_ER_97 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_22_s0 (
    .Q(ff_selected_q[22]),
    .D(\ff_selected_ram[0]_ER_95 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_21_s0 (
    .Q(ff_selected_q[21]),
    .D(\ff_selected_ram[0]_ER_93 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_20_s0 (
    .Q(ff_selected_q[20]),
    .D(\ff_selected_ram[0]_ER_91 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_19_s0 (
    .Q(ff_selected_q[19]),
    .D(\ff_selected_ram[0]_ER_89 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_18_s0 (
    .Q(ff_selected_q[18]),
    .D(\ff_selected_ram[0]_ER_87 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_17_s0 (
    .Q(ff_selected_q[17]),
    .D(\ff_selected_ram[0]_ER_85 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_16_s0 (
    .Q(ff_selected_q[16]),
    .D(\ff_selected_ram[0]_ER_83 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_15_s0 (
    .Q(ff_selected_q[15]),
    .D(\ff_selected_ram[0]_ER_81 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_14_s0 (
    .Q(ff_selected_q[14]),
    .D(\ff_selected_ram[0]_ER_79 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_13_s0 (
    .Q(ff_selected_q[13]),
    .D(\ff_selected_ram[0]_ER_77 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_12_s0 (
    .Q(ff_selected_q[12]),
    .D(\ff_selected_ram[0]_ER_75 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_11_s0 (
    .Q(w_plane_x[7]),
    .D(\ff_selected_ram[0]_ER_73 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_10_s0 (
    .Q(w_plane_x[6]),
    .D(\ff_selected_ram[0]_ER_71 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_9_s0 (
    .Q(w_plane_x[5]),
    .D(\ff_selected_ram[0]_ER_69 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_8_s0 (
    .Q(w_plane_x[4]),
    .D(\ff_selected_ram[0]_ER_67 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_7_s0 (
    .Q(w_plane_x[3]),
    .D(\ff_selected_ram[0]_ER_65 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_6_s0 (
    .Q(w_plane_x[2]),
    .D(\ff_selected_ram[0]_ER_63 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_5_s0 (
    .Q(w_plane_x[1]),
    .D(\ff_selected_ram[0]_ER_61 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_4_s0 (
    .Q(w_plane_x[0]),
    .D(\ff_selected_ram[0]_ER_59 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_3_s0 (
    .Q(ff_selected_q[3]),
    .D(\ff_selected_ram[0]_ER_57 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_2_s0 (
    .Q(ff_selected_q[2]),
    .D(\ff_selected_ram[0]_ER_55 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_1_s0 (
    .Q(ff_selected_q[1]),
    .D(\ff_selected_ram[0]_ER_53 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFE ff_selected_q_0_s0 (
    .Q(ff_selected_q[0]),
    .D(\ff_selected_ram[0]_ER_51 ),
    .CLK(clk85m),
    .CE(ff_selected_q_31_8) 
);
  DFFCE ff_sprite_mode2_s0 (
    .Q(ff_sprite_mode2),
    .D(w_sprite_mode2),
    .CLK(clk85m),
    .CE(n1245_3),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_valid_d1_s0 (
    .Q(w_ic_vram_valid),
    .D(ff_vram_valid),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFE ff_current_plane_d1_2_s0 (
    .Q(w_makeup_plane[2]),
    .D(ff_current_plane[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_1_s0 (
    .Q(w_makeup_plane[1]),
    .D(ff_current_plane[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_current_plane_d1_0_s0 (
    .Q(w_makeup_plane[0]),
    .D(ff_current_plane[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFE ff_active_d1_s0 (
    .Q(ff_active_d1),
    .D(ff_active),
    .CLK(clk85m),
    .CE(ff_state_1_7) 
);
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1279_7),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1280_10),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n1425_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n1426_8),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_current_plane_0_s1 (
    .Q(ff_current_plane[0]),
    .D(n1427_10),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s1.INIT=1'b0;
  DFFCE ff_vram_address_16_s1 (
    .Q(w_ic_vram_address[16]),
    .D(n1432_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_16_s1.INIT=1'b0;
  DFFCE ff_vram_address_15_s1 (
    .Q(w_ic_vram_address[15]),
    .D(n1433_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_15_s1.INIT=1'b0;
  DFFCE ff_vram_address_14_s1 (
    .Q(w_ic_vram_address[14]),
    .D(n1434_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_14_s1.INIT=1'b0;
  DFFCE ff_vram_address_13_s1 (
    .Q(w_ic_vram_address[13]),
    .D(n1435_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_13_s1.INIT=1'b0;
  DFFCE ff_vram_address_12_s1 (
    .Q(w_ic_vram_address[12]),
    .D(n1436_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_12_s1.INIT=1'b0;
  DFFCE ff_vram_address_11_s1 (
    .Q(w_ic_vram_address[11]),
    .D(n1437_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_11_s1.INIT=1'b0;
  DFFCE ff_vram_address_10_s1 (
    .Q(w_ic_vram_address[10]),
    .D(n1438_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_10_s1.INIT=1'b0;
  DFFCE ff_vram_address_9_s1 (
    .Q(w_ic_vram_address[9]),
    .D(n1439_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_9_s1.INIT=1'b0;
  DFFCE ff_vram_address_8_s1 (
    .Q(w_ic_vram_address[8]),
    .D(n1440_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_8_s1.INIT=1'b0;
  DFFCE ff_vram_address_7_s1 (
    .Q(w_ic_vram_address[7]),
    .D(n1441_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_7_s1.INIT=1'b0;
  DFFCE ff_vram_address_6_s1 (
    .Q(w_ic_vram_address[6]),
    .D(n1442_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_6_s1.INIT=1'b0;
  DFFCE ff_vram_address_5_s1 (
    .Q(w_ic_vram_address[5]),
    .D(n1443_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_5_s1.INIT=1'b0;
  DFFCE ff_vram_address_4_s1 (
    .Q(w_ic_vram_address[4]),
    .D(n1444_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_4_s1.INIT=1'b0;
  DFFCE ff_vram_address_3_s1 (
    .Q(w_ic_vram_address[3]),
    .D(n1445_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_3_s1.INIT=1'b0;
  DFFCE ff_vram_address_2_s1 (
    .Q(w_ic_vram_address[2]),
    .D(n1446_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_2_s1.INIT=1'b0;
  DFFCE ff_vram_address_1_s1 (
    .Q(w_ic_vram_address[1]),
    .D(n1447_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_1_s1.INIT=1'b0;
  DFFCE ff_vram_address_0_s1 (
    .Q(w_ic_vram_address[0]),
    .D(n1448_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_address_0_s1.INIT=1'b0;
  DFFCE ff_vram_valid_s1 (
    .Q(ff_vram_valid),
    .D(n1449_7),
    .CLK(clk85m),
    .CE(ff_vram_address_16_8),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s1.INIT=1'b0;
  DFFCE ff_active_s1 (
    .Q(ff_active),
    .D(n1473_9),
    .CLK(clk85m),
    .CE(ff_active_8),
    .CLEAR(n36_6) 
);
defparam ff_active_s1.INIT=1'b0;
  DFFPE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n1424_11),
    .CLK(clk85m),
    .CE(ff_current_plane_2_10),
    .PRESET(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b1;
  DFFCE \ff_selected_ram[0]_ER_CL_s27  (
    .Q(\ff_selected_ram[0]_ER_CL_28 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_70 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s29  (
    .Q(\ff_selected_ram[0]_ER_CL_30 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_72 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s31  (
    .Q(\ff_selected_ram[0]_ER_CL_32 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_74 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s33  (
    .Q(\ff_selected_ram[0]_ER_CL_34 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_76 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s35  (
    .Q(\ff_selected_ram[0]_ER_CL_36 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_78 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s37  (
    .Q(\ff_selected_ram[0]_ER_CL_38 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_80 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s39  (
    .Q(\ff_selected_ram[0]_ER_CL_40 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_82 ),
    .CLEAR(n36_6) 
);
  DFFCE \ff_selected_ram[0]_ER_CL_s41  (
    .Q(\ff_selected_ram[0]_ER_CL_42 ),
    .D(VCC),
    .CLK(clk85m),
    .CE(\ff_selected_ram[0]_ER_CL_84 ),
    .CLEAR(n36_6) 
);
  DFF \ff_selected_ram[0]_ER_init_s  (
    .Q(\ff_selected_ram[0]_ER_init_1 ),
    .D(\ff_selected_ram[0]_ER_init ),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_0_s  (
    .DO({\ff_selected_ram[0]_ER ,\ff_selected_ram[0]_ER_2 ,\ff_selected_ram[0]_ER_3 ,\ff_selected_ram[0]_ER_4 }),
    .DI(w_selected_y[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_1_s  (
    .DO({\ff_selected_ram[0]_ER_5 ,\ff_selected_ram[0]_ER_6 ,\ff_selected_ram[0]_ER_7 ,\ff_selected_ram[0]_ER_8 }),
    .DI(w_selected_x[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_2_s  (
    .DO({\ff_selected_ram[0]_ER_9 ,\ff_selected_ram[0]_ER_10 ,\ff_selected_ram[0]_ER_11 ,\ff_selected_ram[0]_ER_12 }),
    .DI(w_selected_x[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_3_s  (
    .DO({\ff_selected_ram[0]_ER_13 ,\ff_selected_ram[0]_ER_14 ,\ff_selected_ram[0]_ER_15 ,\ff_selected_ram[0]_ER_16 }),
    .DI(w_selected_pattern[3:0]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_4_s  (
    .DO({\ff_selected_ram[0]_ER_17 ,\ff_selected_ram[0]_ER_18 ,\ff_selected_ram[0]_ER_19 ,\ff_selected_ram[0]_ER_20 }),
    .DI(w_selected_pattern[7:4]),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_5_s  (
    .DO({\ff_selected_ram[0]_ER_21 ,\ff_selected_ram[0]_ER_22 ,\ff_selected_ram[0]_ER_23 ,\ff_selected_ram[0]_ER_24 }),
    .DI({w_selected_color_3,w_selected_color_2,w_selected_color_1,w_selected_color_0}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  RAM16S4 \ff_selected_ram[0]_ff_selected_ram[0]_0_6_s  (
    .DO({DO[3:1],\ff_selected_ram[0]_ER_25 }),
    .DI({GND,GND,GND,w_selected_color_7}),
    .AD({GND,ff_current_plane[2:0]}),
    .WRE(ff_current_plane_3_9),
    .CLK(clk85m) 
);
  INV \ff_selected_ram[0]_ER_init_s2  (
    .O(\ff_selected_ram[0]_ER_init_26 ),
    .I(slot_reset_n_d) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s73  (
    .O(\ff_selected_ram[0]_ER_CL_64 ),
    .I0(\ff_selected_ram[0]_ER_CL_59 ),
    .I1(\ff_selected_ram[0]_ER_CL_60 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 \ff_selected_ram[0]_ER_CL_s74  (
    .O(\ff_selected_ram[0]_ER_CL_66 ),
    .I0(\ff_selected_ram[0]_ER_CL_61 ),
    .I1(\ff_selected_ram[0]_ER_CL_62 ),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 \ff_selected_ram[0]_ER_CL_s64  (
    .O(\ff_selected_ram[0]_ER_init_27 ),
    .I0(\ff_selected_ram[0]_ER_CL_64 ),
    .I1(\ff_selected_ram[0]_ER_CL_66 ),
    .S0(ff_current_plane[2]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_info_collect */
module vdp_sprite_makeup_pixel (
  clk85m,
  n36_6,
  reg_display_on,
  ff_state_1_7,
  w_screen_pos_x_Z_7_14,
  n293_21,
  reg_sprite_magify,
  n943_5,
  ff_frame_interrupt_10,
  ff_line_interrupt_11,
  reg_sprite_16x16,
  ff_active_d1,
  n240_6,
  n945_7,
  n293_22,
  reg_color0_opaque,
  w_screen_v_active,
  ff_screen_h_active,
  w_pattern_right,
  w_sprite_vram_rdata8,
  w_color_0,
  w_color_1,
  w_color_2,
  w_color_3,
  w_color_7,
  w_plane_x,
  w_selected_count,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_9_8,
  w_screen_pos_x_Z_10_12,
  w_screen_pos_x_Z_11_10,
  w_screen_pos_x_Z_12_10,
  w_makeup_plane,
  w_pixel_pos_y_Z,
  ff_half_count,
  ff_state,
  ff_status_register_pointer,
  w_sprite_display_color_en,
  w_sprite_collision,
  n878_15,
  n878_16,
  n878_17,
  n1142_8,
  n538_6,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_display_on;
input ff_state_1_7;
input w_screen_pos_x_Z_7_14;
input n293_21;
input reg_sprite_magify;
input n943_5;
input ff_frame_interrupt_10;
input ff_line_interrupt_11;
input reg_sprite_16x16;
input ff_active_d1;
input n240_6;
input n945_7;
input n293_22;
input reg_color0_opaque;
input w_screen_v_active;
input ff_screen_h_active;
input [7:0] w_pattern_right;
input [7:0] w_sprite_vram_rdata8;
input w_color_0;
input w_color_1;
input w_color_2;
input w_color_3;
input w_color_7;
input [7:0] w_plane_x;
input [3:0] w_selected_count;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8_10;
input w_screen_pos_x_Z_9_8;
input w_screen_pos_x_Z_10_12;
input w_screen_pos_x_Z_11_10;
input w_screen_pos_x_Z_12_10;
input [2:0] w_makeup_plane;
input [7:0] w_pixel_pos_y_Z;
input [11:7] ff_half_count;
input [1:0] ff_state;
input [1:1] ff_status_register_pointer;
output w_sprite_display_color_en;
output w_sprite_collision;
output n878_15;
output n878_16;
output n878_17;
output n1142_8;
output n538_6;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_color_7_30;
wire w_color_7_31;
wire w_color_7_32;
wire w_color_7_33;
wire w_color_3_30;
wire w_color_3_31;
wire w_color_3_32;
wire w_color_3_33;
wire w_color_2_30;
wire w_color_2_31;
wire w_color_2_32;
wire w_color_2_33;
wire w_color_1_30;
wire w_color_1_31;
wire w_color_1_32;
wire w_color_1_33;
wire w_color_0_30;
wire w_color_0_31;
wire w_color_0_32;
wire w_color_0_33;
wire w_x_7_30;
wire w_x_7_31;
wire w_x_7_32;
wire w_x_7_33;
wire w_x_6_30;
wire w_x_6_31;
wire w_x_6_32;
wire w_x_6_33;
wire w_x_5_30;
wire w_x_5_31;
wire w_x_5_32;
wire w_x_5_33;
wire w_x_4_30;
wire w_x_4_31;
wire w_x_4_32;
wire w_x_4_33;
wire w_x_3_30;
wire w_x_3_31;
wire w_x_3_32;
wire w_x_3_33;
wire w_x_2_30;
wire w_x_2_31;
wire w_x_2_32;
wire w_x_2_33;
wire w_x_1_30;
wire w_x_1_31;
wire w_x_1_32;
wire w_x_1_33;
wire w_x_0_30;
wire w_x_0_31;
wire w_x_0_32;
wire w_x_0_33;
wire w_pattern_0_266;
wire w_pattern_0_267;
wire w_pattern_0_268;
wire w_pattern_0_269;
wire w_pattern_0_270;
wire w_pattern_0_271;
wire w_pattern_0_272;
wire w_pattern_0_273;
wire w_pattern_0_274;
wire w_pattern_0_275;
wire w_pattern_0_276;
wire w_pattern_0_277;
wire w_pattern_0_278;
wire w_pattern_0_279;
wire w_pattern_0_280;
wire w_pattern_0_281;
wire w_pattern_0_282;
wire w_pattern_0_283;
wire w_pattern_0_284;
wire w_pattern_0_285;
wire w_pattern_0_286;
wire w_pattern_0_287;
wire w_pattern_0_288;
wire w_pattern_0_289;
wire w_pattern_0_290;
wire w_pattern_0_291;
wire w_pattern_0_292;
wire w_pattern_0_293;
wire w_pattern_0_294;
wire w_pattern_0_295;
wire w_pattern_0_296;
wire w_pattern_0_297;
wire w_pattern_0_298;
wire w_pattern_0_299;
wire w_pattern_0_300;
wire w_pattern_0_301;
wire w_pattern_0_302;
wire w_pattern_0_303;
wire w_pattern_0_304;
wire w_pattern_0_305;
wire w_pattern_0_306;
wire w_pattern_0_307;
wire w_pattern_0_308;
wire w_pattern_0_309;
wire w_pattern_0_310;
wire w_pattern_0_311;
wire w_pattern_0_312;
wire w_pattern_0_313;
wire w_pattern_0_314;
wire w_pattern_0_315;
wire w_pattern_0_316;
wire w_pattern_0_317;
wire w_pattern_0_318;
wire w_pattern_0_319;
wire w_pattern_0_320;
wire w_pattern_0_321;
wire w_pattern_0_322;
wire w_pattern_0_323;
wire w_pattern_0_324;
wire w_pattern_0_325;
wire w_pattern_0_326;
wire w_pattern_0_327;
wire w_pattern_0_328;
wire w_pattern_0_329;
wire n1009_3;
wire n223_4;
wire n239_4;
wire n255_4;
wire n271_4;
wire n287_4;
wire n303_4;
wire n319_4;
wire n335_4;
wire n215_4;
wire n231_4;
wire n247_4;
wire n263_4;
wire n279_4;
wire n295_4;
wire n311_4;
wire n327_4;
wire n538_4;
wire n546_4;
wire n554_4;
wire n562_4;
wire n570_4;
wire n578_4;
wire n586_4;
wire n594_4;
wire n733_4;
wire n741_4;
wire n749_4;
wire n757_4;
wire n765_4;
wire n773_4;
wire n781_4;
wire n789_4;
wire ff_pre_pixel_color_en_8;
wire ff_sprite_collision_6;
wire ff_sprite_collision_x_8_7;
wire n1153_7;
wire n1152_7;
wire n1151_7;
wire n1150_7;
wire n1149_7;
wire n1144_7;
wire n1143_7;
wire n1142_7;
wire n1141_7;
wire n1140_7;
wire n1139_7;
wire n891_7;
wire n890_7;
wire n889_7;
wire n1177_7;
wire n1009_4;
wire n1009_6;
wire n1009_7;
wire n223_5;
wire n215_5;
wire n733_5;
wire ff_sprite_collision_7;
wire ff_sprite_collision_8;
wire n1151_8;
wire n1150_8;
wire n1140_8;
wire n889_8;
wire n1009_8;
wire n1009_9;
wire n1009_10;
wire ff_sprite_collision_9;
wire n1009_11;
wire ff_sprite_collision_10;
wire n538_8;
wire n1009_13;
wire n1145_10;
wire n1146_9;
wire n1147_9;
wire n1154_9;
wire n1155_9;
wire n1156_9;
wire n1157_9;
wire n1041_9;
wire n1042_9;
wire n1043_9;
wire n1044_9;
wire n1045_9;
wire n1238_9;
wire n1239_9;
wire n1240_9;
wire n1241_9;
wire n1242_9;
wire ff_pixel_color_en_10;
wire n892_10;
wire ff_current_plane_3_10;
wire ff_active;
wire ff_color_en;
wire ff_pre_pixel_color_en;
wire ff_pixel_color_en;
wire w_offset_x_0_3;
wire w_offset_x_1_3;
wire w_offset_x_2_3;
wire w_offset_x_3_3;
wire w_offset_x_4_3;
wire w_offset_x_5_3;
wire w_offset_x_6_3;
wire w_offset_x_7_3;
wire n965_9;
wire n919_1_SUM;
wire n919_3;
wire n920_1_SUM;
wire n920_3;
wire n921_1_SUM;
wire n921_3;
wire n922_1_SUM;
wire n923_2;
wire w_color_7_35;
wire w_color_7_37;
wire w_color_3_35;
wire w_color_3_37;
wire w_color_2_35;
wire w_color_2_37;
wire w_color_1_35;
wire w_color_1_37;
wire w_color_0_35;
wire w_color_0_37;
wire w_x_7_35;
wire w_x_7_37;
wire w_x_6_35;
wire w_x_6_37;
wire w_x_5_35;
wire w_x_5_37;
wire w_x_4_35;
wire w_x_4_37;
wire w_x_3_35;
wire w_x_3_37;
wire w_x_2_35;
wire w_x_2_37;
wire w_x_1_35;
wire w_x_1_37;
wire w_x_0_35;
wire w_x_0_37;
wire w_pattern_0_331;
wire w_pattern_0_333;
wire w_pattern_0_335;
wire w_pattern_0_337;
wire w_pattern_0_339;
wire w_pattern_0_341;
wire w_pattern_0_343;
wire w_pattern_0_345;
wire w_pattern_0_347;
wire w_pattern_0_349;
wire w_pattern_0_351;
wire w_pattern_0_353;
wire w_pattern_0_355;
wire w_pattern_0_357;
wire w_pattern_0_359;
wire w_pattern_0_361;
wire w_pattern_0_363;
wire w_pattern_0_365;
wire w_pattern_0_367;
wire w_pattern_0_369;
wire w_pattern_0_371;
wire w_pattern_0_373;
wire w_pattern_0_375;
wire w_pattern_0_377;
wire w_pattern_0_379;
wire w_pattern_0_381;
wire w_pattern_0_383;
wire w_pattern_0_385;
wire w_pattern_0_387;
wire w_pattern_0_389;
wire w_pattern_0_391;
wire w_pattern_0_393;
wire w_pattern_0_395;
wire w_pattern_0_397;
wire w_pattern_0_399;
wire w_pattern_0_401;
wire w_pattern_0_403;
wire w_pattern_0_405;
wire w_pattern_0_407;
wire w_pattern_0_409;
wire w_pattern_0_411;
wire w_pattern_0_413;
wire w_pattern_0_415;
wire w_pattern_0_417;
wire w_pattern_0_419;
wire w_pattern_0_421;
wire w_pattern_0_423;
wire w_pattern_0_425;
wire w_pattern_0_427;
wire w_pattern_0_429;
wire w_pattern_0_431;
wire w_pattern_0_433;
wire w_pattern_0_435;
wire w_pattern_0_437;
wire w_pattern_0_439;
wire w_pattern_0_441;
wire w_pattern_0_443;
wire w_pattern_0_445;
wire w_pattern_0_447;
wire w_pattern_0_449;
wire [1:0] w_bit_sel;
wire [15:0] ff_pattern0;
wire [15:0] ff_pattern1;
wire [15:0] ff_pattern2;
wire [15:0] ff_pattern3;
wire [15:0] ff_pattern4;
wire [15:0] ff_pattern5;
wire [15:0] ff_pattern6;
wire [15:0] ff_pattern7;
wire [7:0] ff_color0;
wire [7:0] ff_color1;
wire [7:0] ff_color2;
wire [7:0] ff_color3;
wire [7:0] ff_color4;
wire [7:0] ff_color5;
wire [7:0] ff_color6;
wire [7:0] ff_color7;
wire [7:0] ff_x0;
wire [7:0] ff_x1;
wire [7:0] ff_x2;
wire [7:0] ff_x3;
wire [7:0] ff_x4;
wire [7:0] ff_x5;
wire [7:0] ff_x6;
wire [7:0] ff_x7;
wire [3:0] ff_planes;
wire [3:0] ff_color;
wire [4:0] ff_pixel_color_d0;
wire [4:0] ff_pixel_color_d1;
wire [4:0] ff_pixel_color_d2;
wire [4:0] ff_pixel_color_d3;
wire [4:0] ff_pixel_color_d4;
wire [4:0] ff_pixel_color_d5;
wire [3:0] ff_current_plane;
wire [3:0] ff_pre_pixel_color;
wire [3:0] ff_pixel_color;
wire [8:0] w_offset_x;
wire [7:0] w_color_4;
wire [7:0] w_x;
wire VCC;
wire GND;
  LUT3 w_color_7_s32 (
    .F(w_color_7_30),
    .I0(ff_color0[7]),
    .I1(ff_color1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s32.INIT=8'hCA;
  LUT3 w_color_7_s33 (
    .F(w_color_7_31),
    .I0(ff_color2[7]),
    .I1(ff_color3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s33.INIT=8'hCA;
  LUT3 w_color_7_s34 (
    .F(w_color_7_32),
    .I0(ff_color4[7]),
    .I1(ff_color5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s34.INIT=8'hCA;
  LUT3 w_color_7_s35 (
    .F(w_color_7_33),
    .I0(ff_color6[7]),
    .I1(ff_color7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_7_s35.INIT=8'hCA;
  LUT3 w_color_3_s32 (
    .F(w_color_3_30),
    .I0(ff_color0[3]),
    .I1(ff_color1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s32.INIT=8'hCA;
  LUT3 w_color_3_s33 (
    .F(w_color_3_31),
    .I0(ff_color2[3]),
    .I1(ff_color3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s33.INIT=8'hCA;
  LUT3 w_color_3_s34 (
    .F(w_color_3_32),
    .I0(ff_color4[3]),
    .I1(ff_color5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s34.INIT=8'hCA;
  LUT3 w_color_3_s35 (
    .F(w_color_3_33),
    .I0(ff_color6[3]),
    .I1(ff_color7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_3_s35.INIT=8'hCA;
  LUT3 w_color_2_s32 (
    .F(w_color_2_30),
    .I0(ff_color0[2]),
    .I1(ff_color1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s32.INIT=8'hCA;
  LUT3 w_color_2_s33 (
    .F(w_color_2_31),
    .I0(ff_color2[2]),
    .I1(ff_color3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s33.INIT=8'hCA;
  LUT3 w_color_2_s34 (
    .F(w_color_2_32),
    .I0(ff_color4[2]),
    .I1(ff_color5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s34.INIT=8'hCA;
  LUT3 w_color_2_s35 (
    .F(w_color_2_33),
    .I0(ff_color6[2]),
    .I1(ff_color7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_2_s35.INIT=8'hCA;
  LUT3 w_color_1_s32 (
    .F(w_color_1_30),
    .I0(ff_color0[1]),
    .I1(ff_color1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s32.INIT=8'hCA;
  LUT3 w_color_1_s33 (
    .F(w_color_1_31),
    .I0(ff_color2[1]),
    .I1(ff_color3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s33.INIT=8'hCA;
  LUT3 w_color_1_s34 (
    .F(w_color_1_32),
    .I0(ff_color4[1]),
    .I1(ff_color5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s34.INIT=8'hCA;
  LUT3 w_color_1_s35 (
    .F(w_color_1_33),
    .I0(ff_color6[1]),
    .I1(ff_color7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_1_s35.INIT=8'hCA;
  LUT3 w_color_0_s32 (
    .F(w_color_0_30),
    .I0(ff_color0[0]),
    .I1(ff_color1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s32.INIT=8'hCA;
  LUT3 w_color_0_s33 (
    .F(w_color_0_31),
    .I0(ff_color2[0]),
    .I1(ff_color3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s33.INIT=8'hCA;
  LUT3 w_color_0_s34 (
    .F(w_color_0_32),
    .I0(ff_color4[0]),
    .I1(ff_color5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s34.INIT=8'hCA;
  LUT3 w_color_0_s35 (
    .F(w_color_0_33),
    .I0(ff_color6[0]),
    .I1(ff_color7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_color_0_s35.INIT=8'hCA;
  LUT3 w_x_7_s32 (
    .F(w_x_7_30),
    .I0(ff_x0[7]),
    .I1(ff_x1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s32.INIT=8'hCA;
  LUT3 w_x_7_s33 (
    .F(w_x_7_31),
    .I0(ff_x2[7]),
    .I1(ff_x3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s33.INIT=8'hCA;
  LUT3 w_x_7_s34 (
    .F(w_x_7_32),
    .I0(ff_x4[7]),
    .I1(ff_x5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s34.INIT=8'hCA;
  LUT3 w_x_7_s35 (
    .F(w_x_7_33),
    .I0(ff_x6[7]),
    .I1(ff_x7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_7_s35.INIT=8'hCA;
  LUT3 w_x_6_s32 (
    .F(w_x_6_30),
    .I0(ff_x0[6]),
    .I1(ff_x1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s32.INIT=8'hCA;
  LUT3 w_x_6_s33 (
    .F(w_x_6_31),
    .I0(ff_x2[6]),
    .I1(ff_x3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s33.INIT=8'hCA;
  LUT3 w_x_6_s34 (
    .F(w_x_6_32),
    .I0(ff_x4[6]),
    .I1(ff_x5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s34.INIT=8'hCA;
  LUT3 w_x_6_s35 (
    .F(w_x_6_33),
    .I0(ff_x6[6]),
    .I1(ff_x7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_6_s35.INIT=8'hCA;
  LUT3 w_x_5_s32 (
    .F(w_x_5_30),
    .I0(ff_x0[5]),
    .I1(ff_x1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s32.INIT=8'hCA;
  LUT3 w_x_5_s33 (
    .F(w_x_5_31),
    .I0(ff_x2[5]),
    .I1(ff_x3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s33.INIT=8'hCA;
  LUT3 w_x_5_s34 (
    .F(w_x_5_32),
    .I0(ff_x4[5]),
    .I1(ff_x5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s34.INIT=8'hCA;
  LUT3 w_x_5_s35 (
    .F(w_x_5_33),
    .I0(ff_x6[5]),
    .I1(ff_x7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_5_s35.INIT=8'hCA;
  LUT3 w_x_4_s32 (
    .F(w_x_4_30),
    .I0(ff_x0[4]),
    .I1(ff_x1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s32.INIT=8'hCA;
  LUT3 w_x_4_s33 (
    .F(w_x_4_31),
    .I0(ff_x2[4]),
    .I1(ff_x3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s33.INIT=8'hCA;
  LUT3 w_x_4_s34 (
    .F(w_x_4_32),
    .I0(ff_x4[4]),
    .I1(ff_x5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s34.INIT=8'hCA;
  LUT3 w_x_4_s35 (
    .F(w_x_4_33),
    .I0(ff_x6[4]),
    .I1(ff_x7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_4_s35.INIT=8'hCA;
  LUT3 w_x_3_s32 (
    .F(w_x_3_30),
    .I0(ff_x0[3]),
    .I1(ff_x1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s32.INIT=8'hCA;
  LUT3 w_x_3_s33 (
    .F(w_x_3_31),
    .I0(ff_x2[3]),
    .I1(ff_x3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s33.INIT=8'hCA;
  LUT3 w_x_3_s34 (
    .F(w_x_3_32),
    .I0(ff_x4[3]),
    .I1(ff_x5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s34.INIT=8'hCA;
  LUT3 w_x_3_s35 (
    .F(w_x_3_33),
    .I0(ff_x6[3]),
    .I1(ff_x7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_3_s35.INIT=8'hCA;
  LUT3 w_x_2_s32 (
    .F(w_x_2_30),
    .I0(ff_x0[2]),
    .I1(ff_x1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s32.INIT=8'hCA;
  LUT3 w_x_2_s33 (
    .F(w_x_2_31),
    .I0(ff_x2[2]),
    .I1(ff_x3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s33.INIT=8'hCA;
  LUT3 w_x_2_s34 (
    .F(w_x_2_32),
    .I0(ff_x4[2]),
    .I1(ff_x5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s34.INIT=8'hCA;
  LUT3 w_x_2_s35 (
    .F(w_x_2_33),
    .I0(ff_x6[2]),
    .I1(ff_x7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_2_s35.INIT=8'hCA;
  LUT3 w_x_1_s32 (
    .F(w_x_1_30),
    .I0(ff_x0[1]),
    .I1(ff_x1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s32.INIT=8'hCA;
  LUT3 w_x_1_s33 (
    .F(w_x_1_31),
    .I0(ff_x2[1]),
    .I1(ff_x3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s33.INIT=8'hCA;
  LUT3 w_x_1_s34 (
    .F(w_x_1_32),
    .I0(ff_x4[1]),
    .I1(ff_x5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s34.INIT=8'hCA;
  LUT3 w_x_1_s35 (
    .F(w_x_1_33),
    .I0(ff_x6[1]),
    .I1(ff_x7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_1_s35.INIT=8'hCA;
  LUT3 w_x_0_s32 (
    .F(w_x_0_30),
    .I0(ff_x0[0]),
    .I1(ff_x1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s32.INIT=8'hCA;
  LUT3 w_x_0_s33 (
    .F(w_x_0_31),
    .I0(ff_x2[0]),
    .I1(ff_x3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s33.INIT=8'hCA;
  LUT3 w_x_0_s34 (
    .F(w_x_0_32),
    .I0(ff_x4[0]),
    .I1(ff_x5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s34.INIT=8'hCA;
  LUT3 w_x_0_s35 (
    .F(w_x_0_33),
    .I0(ff_x6[0]),
    .I1(ff_x7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_x_0_s35.INIT=8'hCA;
  LUT3 w_pattern_0_s443 (
    .F(w_pattern_0_266),
    .I0(ff_pattern0[0]),
    .I1(ff_pattern1[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s443.INIT=8'hCA;
  LUT3 w_pattern_0_s444 (
    .F(w_pattern_0_267),
    .I0(ff_pattern2[0]),
    .I1(ff_pattern3[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s444.INIT=8'hCA;
  LUT3 w_pattern_0_s445 (
    .F(w_pattern_0_268),
    .I0(ff_pattern4[0]),
    .I1(ff_pattern5[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s445.INIT=8'hCA;
  LUT3 w_pattern_0_s446 (
    .F(w_pattern_0_269),
    .I0(ff_pattern6[0]),
    .I1(ff_pattern7[0]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s446.INIT=8'hCA;
  LUT3 w_pattern_0_s447 (
    .F(w_pattern_0_270),
    .I0(ff_pattern0[1]),
    .I1(ff_pattern1[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s447.INIT=8'hCA;
  LUT3 w_pattern_0_s448 (
    .F(w_pattern_0_271),
    .I0(ff_pattern2[1]),
    .I1(ff_pattern3[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s448.INIT=8'hCA;
  LUT3 w_pattern_0_s449 (
    .F(w_pattern_0_272),
    .I0(ff_pattern4[1]),
    .I1(ff_pattern5[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s449.INIT=8'hCA;
  LUT3 w_pattern_0_s450 (
    .F(w_pattern_0_273),
    .I0(ff_pattern6[1]),
    .I1(ff_pattern7[1]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s450.INIT=8'hCA;
  LUT3 w_pattern_0_s451 (
    .F(w_pattern_0_274),
    .I0(ff_pattern0[2]),
    .I1(ff_pattern1[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s451.INIT=8'hCA;
  LUT3 w_pattern_0_s452 (
    .F(w_pattern_0_275),
    .I0(ff_pattern2[2]),
    .I1(ff_pattern3[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s452.INIT=8'hCA;
  LUT3 w_pattern_0_s453 (
    .F(w_pattern_0_276),
    .I0(ff_pattern4[2]),
    .I1(ff_pattern5[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s453.INIT=8'hCA;
  LUT3 w_pattern_0_s454 (
    .F(w_pattern_0_277),
    .I0(ff_pattern6[2]),
    .I1(ff_pattern7[2]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s454.INIT=8'hCA;
  LUT3 w_pattern_0_s455 (
    .F(w_pattern_0_278),
    .I0(ff_pattern0[3]),
    .I1(ff_pattern1[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s455.INIT=8'hCA;
  LUT3 w_pattern_0_s456 (
    .F(w_pattern_0_279),
    .I0(ff_pattern2[3]),
    .I1(ff_pattern3[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s456.INIT=8'hCA;
  LUT3 w_pattern_0_s457 (
    .F(w_pattern_0_280),
    .I0(ff_pattern4[3]),
    .I1(ff_pattern5[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s457.INIT=8'hCA;
  LUT3 w_pattern_0_s458 (
    .F(w_pattern_0_281),
    .I0(ff_pattern6[3]),
    .I1(ff_pattern7[3]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s458.INIT=8'hCA;
  LUT3 w_pattern_0_s459 (
    .F(w_pattern_0_282),
    .I0(ff_pattern0[4]),
    .I1(ff_pattern1[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s459.INIT=8'hCA;
  LUT3 w_pattern_0_s460 (
    .F(w_pattern_0_283),
    .I0(ff_pattern2[4]),
    .I1(ff_pattern3[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s460.INIT=8'hCA;
  LUT3 w_pattern_0_s461 (
    .F(w_pattern_0_284),
    .I0(ff_pattern4[4]),
    .I1(ff_pattern5[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s461.INIT=8'hCA;
  LUT3 w_pattern_0_s462 (
    .F(w_pattern_0_285),
    .I0(ff_pattern6[4]),
    .I1(ff_pattern7[4]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s462.INIT=8'hCA;
  LUT3 w_pattern_0_s463 (
    .F(w_pattern_0_286),
    .I0(ff_pattern0[5]),
    .I1(ff_pattern1[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s463.INIT=8'hCA;
  LUT3 w_pattern_0_s464 (
    .F(w_pattern_0_287),
    .I0(ff_pattern2[5]),
    .I1(ff_pattern3[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s464.INIT=8'hCA;
  LUT3 w_pattern_0_s465 (
    .F(w_pattern_0_288),
    .I0(ff_pattern4[5]),
    .I1(ff_pattern5[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s465.INIT=8'hCA;
  LUT3 w_pattern_0_s466 (
    .F(w_pattern_0_289),
    .I0(ff_pattern6[5]),
    .I1(ff_pattern7[5]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s466.INIT=8'hCA;
  LUT3 w_pattern_0_s467 (
    .F(w_pattern_0_290),
    .I0(ff_pattern0[6]),
    .I1(ff_pattern1[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s467.INIT=8'hCA;
  LUT3 w_pattern_0_s468 (
    .F(w_pattern_0_291),
    .I0(ff_pattern2[6]),
    .I1(ff_pattern3[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s468.INIT=8'hCA;
  LUT3 w_pattern_0_s469 (
    .F(w_pattern_0_292),
    .I0(ff_pattern4[6]),
    .I1(ff_pattern5[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s469.INIT=8'hCA;
  LUT3 w_pattern_0_s470 (
    .F(w_pattern_0_293),
    .I0(ff_pattern6[6]),
    .I1(ff_pattern7[6]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s470.INIT=8'hCA;
  LUT3 w_pattern_0_s471 (
    .F(w_pattern_0_294),
    .I0(ff_pattern0[7]),
    .I1(ff_pattern1[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s471.INIT=8'hCA;
  LUT3 w_pattern_0_s472 (
    .F(w_pattern_0_295),
    .I0(ff_pattern2[7]),
    .I1(ff_pattern3[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s472.INIT=8'hCA;
  LUT3 w_pattern_0_s473 (
    .F(w_pattern_0_296),
    .I0(ff_pattern4[7]),
    .I1(ff_pattern5[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s473.INIT=8'hCA;
  LUT3 w_pattern_0_s474 (
    .F(w_pattern_0_297),
    .I0(ff_pattern6[7]),
    .I1(ff_pattern7[7]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s474.INIT=8'hCA;
  LUT3 w_pattern_0_s475 (
    .F(w_pattern_0_298),
    .I0(ff_pattern0[8]),
    .I1(ff_pattern1[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s475.INIT=8'hCA;
  LUT3 w_pattern_0_s476 (
    .F(w_pattern_0_299),
    .I0(ff_pattern2[8]),
    .I1(ff_pattern3[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s476.INIT=8'hCA;
  LUT3 w_pattern_0_s477 (
    .F(w_pattern_0_300),
    .I0(ff_pattern4[8]),
    .I1(ff_pattern5[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s477.INIT=8'hCA;
  LUT3 w_pattern_0_s478 (
    .F(w_pattern_0_301),
    .I0(ff_pattern6[8]),
    .I1(ff_pattern7[8]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s478.INIT=8'hCA;
  LUT3 w_pattern_0_s479 (
    .F(w_pattern_0_302),
    .I0(ff_pattern0[9]),
    .I1(ff_pattern1[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s479.INIT=8'hCA;
  LUT3 w_pattern_0_s480 (
    .F(w_pattern_0_303),
    .I0(ff_pattern2[9]),
    .I1(ff_pattern3[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s480.INIT=8'hCA;
  LUT3 w_pattern_0_s481 (
    .F(w_pattern_0_304),
    .I0(ff_pattern4[9]),
    .I1(ff_pattern5[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s481.INIT=8'hCA;
  LUT3 w_pattern_0_s482 (
    .F(w_pattern_0_305),
    .I0(ff_pattern6[9]),
    .I1(ff_pattern7[9]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s482.INIT=8'hCA;
  LUT3 w_pattern_0_s483 (
    .F(w_pattern_0_306),
    .I0(ff_pattern0[10]),
    .I1(ff_pattern1[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s483.INIT=8'hCA;
  LUT3 w_pattern_0_s484 (
    .F(w_pattern_0_307),
    .I0(ff_pattern2[10]),
    .I1(ff_pattern3[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s484.INIT=8'hCA;
  LUT3 w_pattern_0_s485 (
    .F(w_pattern_0_308),
    .I0(ff_pattern4[10]),
    .I1(ff_pattern5[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s485.INIT=8'hCA;
  LUT3 w_pattern_0_s486 (
    .F(w_pattern_0_309),
    .I0(ff_pattern6[10]),
    .I1(ff_pattern7[10]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s486.INIT=8'hCA;
  LUT3 w_pattern_0_s487 (
    .F(w_pattern_0_310),
    .I0(ff_pattern0[11]),
    .I1(ff_pattern1[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s487.INIT=8'hCA;
  LUT3 w_pattern_0_s488 (
    .F(w_pattern_0_311),
    .I0(ff_pattern2[11]),
    .I1(ff_pattern3[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s488.INIT=8'hCA;
  LUT3 w_pattern_0_s489 (
    .F(w_pattern_0_312),
    .I0(ff_pattern4[11]),
    .I1(ff_pattern5[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s489.INIT=8'hCA;
  LUT3 w_pattern_0_s490 (
    .F(w_pattern_0_313),
    .I0(ff_pattern6[11]),
    .I1(ff_pattern7[11]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s490.INIT=8'hCA;
  LUT3 w_pattern_0_s491 (
    .F(w_pattern_0_314),
    .I0(ff_pattern0[12]),
    .I1(ff_pattern1[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s491.INIT=8'hCA;
  LUT3 w_pattern_0_s492 (
    .F(w_pattern_0_315),
    .I0(ff_pattern2[12]),
    .I1(ff_pattern3[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s492.INIT=8'hCA;
  LUT3 w_pattern_0_s493 (
    .F(w_pattern_0_316),
    .I0(ff_pattern4[12]),
    .I1(ff_pattern5[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s493.INIT=8'hCA;
  LUT3 w_pattern_0_s494 (
    .F(w_pattern_0_317),
    .I0(ff_pattern6[12]),
    .I1(ff_pattern7[12]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s494.INIT=8'hCA;
  LUT3 w_pattern_0_s495 (
    .F(w_pattern_0_318),
    .I0(ff_pattern0[13]),
    .I1(ff_pattern1[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s495.INIT=8'hCA;
  LUT3 w_pattern_0_s496 (
    .F(w_pattern_0_319),
    .I0(ff_pattern2[13]),
    .I1(ff_pattern3[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s496.INIT=8'hCA;
  LUT3 w_pattern_0_s497 (
    .F(w_pattern_0_320),
    .I0(ff_pattern4[13]),
    .I1(ff_pattern5[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s497.INIT=8'hCA;
  LUT3 w_pattern_0_s498 (
    .F(w_pattern_0_321),
    .I0(ff_pattern6[13]),
    .I1(ff_pattern7[13]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s498.INIT=8'hCA;
  LUT3 w_pattern_0_s499 (
    .F(w_pattern_0_322),
    .I0(ff_pattern0[14]),
    .I1(ff_pattern1[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s499.INIT=8'hCA;
  LUT3 w_pattern_0_s500 (
    .F(w_pattern_0_323),
    .I0(ff_pattern2[14]),
    .I1(ff_pattern3[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s500.INIT=8'hCA;
  LUT3 w_pattern_0_s501 (
    .F(w_pattern_0_324),
    .I0(ff_pattern4[14]),
    .I1(ff_pattern5[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s501.INIT=8'hCA;
  LUT3 w_pattern_0_s502 (
    .F(w_pattern_0_325),
    .I0(ff_pattern6[14]),
    .I1(ff_pattern7[14]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s502.INIT=8'hCA;
  LUT3 w_pattern_0_s503 (
    .F(w_pattern_0_326),
    .I0(ff_pattern0[15]),
    .I1(ff_pattern1[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s503.INIT=8'hCA;
  LUT3 w_pattern_0_s504 (
    .F(w_pattern_0_327),
    .I0(ff_pattern2[15]),
    .I1(ff_pattern3[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s504.INIT=8'hCA;
  LUT3 w_pattern_0_s505 (
    .F(w_pattern_0_328),
    .I0(ff_pattern4[15]),
    .I1(ff_pattern5[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s505.INIT=8'hCA;
  LUT3 w_pattern_0_s506 (
    .F(w_pattern_0_329),
    .I0(ff_pattern6[15]),
    .I1(ff_pattern7[15]),
    .I2(ff_current_plane[0]) 
);
defparam w_pattern_0_s506.INIT=8'hCA;
  LUT3 n878_s12 (
    .F(n878_15),
    .I0(n878_16),
    .I1(n293_21),
    .I2(n878_17) 
);
defparam n878_s12.INIT=8'h80;
  LUT3 w_bit_sel_1_s0 (
    .F(w_bit_sel[1]),
    .I0(w_offset_x[1]),
    .I1(w_offset_x[2]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_1_s0.INIT=8'hCA;
  LUT3 w_bit_sel_0_s0 (
    .F(w_bit_sel[0]),
    .I0(w_offset_x[0]),
    .I1(w_offset_x[1]),
    .I2(reg_sprite_magify) 
);
defparam w_bit_sel_0_s0.INIT=8'hCA;
  LUT4 n1009_s0 (
    .F(n1009_3),
    .I0(n1009_4),
    .I1(n1009_13),
    .I2(n1009_6),
    .I3(n1009_7) 
);
defparam n1009_s0.INIT=16'h0080;
  LUT4 n223_s1 (
    .F(n223_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n223_s1.INIT=16'h8000;
  LUT4 n239_s1 (
    .F(n239_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n239_s1.INIT=16'h4000;
  LUT4 n255_s1 (
    .F(n255_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n255_s1.INIT=16'h4000;
  LUT4 n271_s1 (
    .F(n271_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n271_s1.INIT=16'h1000;
  LUT4 n287_s1 (
    .F(n287_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n223_5) 
);
defparam n287_s1.INIT=16'h4000;
  LUT4 n303_s1 (
    .F(n303_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n223_5) 
);
defparam n303_s1.INIT=16'h1000;
  LUT4 n319_s1 (
    .F(n319_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n223_5) 
);
defparam n319_s1.INIT=16'h1000;
  LUT4 n335_s1 (
    .F(n335_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n223_5) 
);
defparam n335_s1.INIT=16'h0100;
  LUT4 n215_s1 (
    .F(n215_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n215_s1.INIT=16'h8000;
  LUT4 n231_s1 (
    .F(n231_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n231_s1.INIT=16'h4000;
  LUT4 n247_s1 (
    .F(n247_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n247_s1.INIT=16'h4000;
  LUT4 n263_s1 (
    .F(n263_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n263_s1.INIT=16'h1000;
  LUT4 n279_s1 (
    .F(n279_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n279_s1.INIT=16'h4000;
  LUT4 n295_s1 (
    .F(n295_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n215_5) 
);
defparam n295_s1.INIT=16'h1000;
  LUT4 n311_s1 (
    .F(n311_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n215_5) 
);
defparam n311_s1.INIT=16'h1000;
  LUT4 n327_s1 (
    .F(n327_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n215_5) 
);
defparam n327_s1.INIT=16'h0100;
  LUT4 n538_s1 (
    .F(n538_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n538_s1.INIT=16'h8000;
  LUT4 n546_s1 (
    .F(n546_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n546_s1.INIT=16'h4000;
  LUT4 n554_s1 (
    .F(n554_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n554_s1.INIT=16'h4000;
  LUT4 n562_s1 (
    .F(n562_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n562_s1.INIT=16'h1000;
  LUT4 n570_s1 (
    .F(n570_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n570_s1.INIT=16'h4000;
  LUT4 n578_s1 (
    .F(n578_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n538_8) 
);
defparam n578_s1.INIT=16'h1000;
  LUT4 n586_s1 (
    .F(n586_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n538_8) 
);
defparam n586_s1.INIT=16'h1000;
  LUT4 n594_s1 (
    .F(n594_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n538_8) 
);
defparam n594_s1.INIT=16'h0100;
  LUT4 n733_s1 (
    .F(n733_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n733_s1.INIT=16'h8000;
  LUT4 n741_s1 (
    .F(n741_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n741_s1.INIT=16'h4000;
  LUT4 n749_s1 (
    .F(n749_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[0]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n749_s1.INIT=16'h4000;
  LUT4 n757_s1 (
    .F(n757_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n757_s1.INIT=16'h1000;
  LUT4 n765_s1 (
    .F(n765_4),
    .I0(w_makeup_plane[2]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n765_s1.INIT=16'h4000;
  LUT4 n773_s1 (
    .F(n773_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[1]),
    .I3(n733_5) 
);
defparam n773_s1.INIT=16'h1000;
  LUT4 n781_s1 (
    .F(n781_4),
    .I0(w_makeup_plane[1]),
    .I1(w_makeup_plane[2]),
    .I2(w_makeup_plane[0]),
    .I3(n733_5) 
);
defparam n781_s1.INIT=16'h1000;
  LUT4 n789_s1 (
    .F(n789_4),
    .I0(w_makeup_plane[0]),
    .I1(w_makeup_plane[1]),
    .I2(w_makeup_plane[2]),
    .I3(n733_5) 
);
defparam n789_s1.INIT=16'h0100;
  LUT2 ff_pre_pixel_color_en_s3 (
    .F(ff_pre_pixel_color_en_8),
    .I0(ff_pixel_color_en_10),
    .I1(ff_pre_pixel_color_en) 
);
defparam ff_pre_pixel_color_en_s3.INIT=4'hB;
  LUT4 ff_sprite_collision_s3 (
    .F(ff_sprite_collision_6),
    .I0(ff_sprite_collision_7),
    .I1(ff_sprite_collision_8),
    .I2(n943_5),
    .I3(ff_frame_interrupt_10) 
);
defparam ff_sprite_collision_s3.INIT=16'hF444;
  LUT4 ff_sprite_collision_x_8_s4 (
    .F(ff_sprite_collision_x_8_7),
    .I0(ff_sprite_collision_7),
    .I1(ff_sprite_collision_8),
    .I2(n943_5),
    .I3(ff_frame_interrupt_10) 
);
defparam ff_sprite_collision_x_8_s4.INIT=16'h0EEE;
  LUT3 n1153_s2 (
    .F(n1153_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[3]),
    .I2(w_pixel_pos_y_Z[4]) 
);
defparam n1153_s2.INIT=8'h14;
  LUT4 n1152_s2 (
    .F(n1152_7),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(ff_sprite_collision_7),
    .I3(w_pixel_pos_y_Z[5]) 
);
defparam n1152_s2.INIT=16'h0708;
  LUT3 n1151_s2 (
    .F(n1151_7),
    .I0(ff_sprite_collision_7),
    .I1(n1151_8),
    .I2(w_pixel_pos_y_Z[6]) 
);
defparam n1151_s2.INIT=8'h14;
  LUT3 n1150_s2 (
    .F(n1150_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1150_8) 
);
defparam n1150_s2.INIT=8'h14;
  LUT3 n1149_s2 (
    .F(n1149_7),
    .I0(ff_sprite_collision_7),
    .I1(w_pixel_pos_y_Z[7]),
    .I2(n1150_8) 
);
defparam n1149_s2.INIT=8'h40;
  LUT3 n1144_s2 (
    .F(n1144_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z_6),
    .I2(ff_half_count[7]) 
);
defparam n1144_s2.INIT=8'h14;
  LUT4 n1143_s2 (
    .F(n1143_7),
    .I0(w_screen_pos_x_Z_6),
    .I1(ff_half_count[7]),
    .I2(ff_sprite_collision_7),
    .I3(ff_half_count[8]) 
);
defparam n1143_s2.INIT=16'h0708;
  LUT3 n1142_s2 (
    .F(n1142_7),
    .I0(ff_sprite_collision_7),
    .I1(ff_half_count[9]),
    .I2(n1142_8) 
);
defparam n1142_s2.INIT=8'h41;
  LUT4 n1141_s2 (
    .F(n1141_7),
    .I0(ff_half_count[9]),
    .I1(n1142_8),
    .I2(ff_sprite_collision_7),
    .I3(ff_half_count[10]) 
);
defparam n1141_s2.INIT=16'h0E01;
  LUT3 n1140_s2 (
    .F(n1140_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z_11_10),
    .I2(n1140_8) 
);
defparam n1140_s2.INIT=8'h14;
  LUT3 n1139_s2 (
    .F(n1139_7),
    .I0(ff_sprite_collision_7),
    .I1(w_screen_pos_x_Z_11_10),
    .I2(n1140_8) 
);
defparam n1139_s2.INIT=8'h40;
  LUT3 n891_s2 (
    .F(n891_7),
    .I0(ff_state_1_7),
    .I1(ff_current_plane[1]),
    .I2(ff_current_plane[0]) 
);
defparam n891_s2.INIT=8'h14;
  LUT4 n890_s2 (
    .F(n890_7),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[2]) 
);
defparam n890_s2.INIT=16'h0708;
  LUT3 n889_s2 (
    .F(n889_7),
    .I0(ff_state_1_7),
    .I1(n889_8),
    .I2(ff_current_plane[3]) 
);
defparam n889_s2.INIT=8'h14;
  LUT2 n1177_s2 (
    .F(n1177_7),
    .I0(ff_line_interrupt_11),
    .I1(ff_frame_interrupt_10) 
);
defparam n1177_s2.INIT=4'h7;
  LUT4 n878_s13 (
    .F(n878_16),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_screen_pos_x_Z_5),
    .I2(w_screen_pos_x_Z_6),
    .I3(ff_state_1_7) 
);
defparam n878_s13.INIT=16'h8000;
  LUT4 n878_s14 (
    .F(n878_17),
    .I0(ff_half_count[8]),
    .I1(ff_half_count[10]),
    .I2(ff_half_count[11]),
    .I3(ff_half_count[9]) 
);
defparam n878_s14.INIT=16'h0100;
  LUT4 n1009_s1 (
    .F(n1009_4),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_16x16),
    .I3(reg_sprite_magify) 
);
defparam n1009_s1.INIT=16'hF331;
  LUT4 n1009_s3 (
    .F(n1009_6),
    .I0(n1009_8),
    .I1(w_offset_x[6]),
    .I2(w_offset_x[8]),
    .I3(n965_9) 
);
defparam n1009_s3.INIT=16'h0140;
  LUT4 n1009_s4 (
    .F(n1009_7),
    .I0(w_pattern_0_443),
    .I1(w_pattern_0_445),
    .I2(n1009_9),
    .I3(n1009_10) 
);
defparam n1009_s4.INIT=16'h5F30;
  LUT4 n223_s2 (
    .F(n223_5),
    .I0(ff_state[1]),
    .I1(ff_state[0]),
    .I2(ff_active_d1),
    .I3(n240_6) 
);
defparam n223_s2.INIT=16'h4000;
  LUT4 n215_s2 (
    .F(n215_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_6) 
);
defparam n215_s2.INIT=16'h4000;
  LUT4 n733_s2 (
    .F(n733_5),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_active_d1),
    .I3(n240_6) 
);
defparam n733_s2.INIT=16'h1000;
  LUT3 ff_sprite_collision_s4 (
    .F(ff_sprite_collision_7),
    .I0(ff_status_register_pointer[1]),
    .I1(n943_5),
    .I2(n945_7) 
);
defparam ff_sprite_collision_s4.INIT=8'h40;
  LUT3 ff_sprite_collision_s5 (
    .F(ff_sprite_collision_8),
    .I0(n240_6),
    .I1(ff_pre_pixel_color_en),
    .I2(ff_sprite_collision_9) 
);
defparam ff_sprite_collision_s5.INIT=8'h40;
  LUT3 n1151_s3 (
    .F(n1151_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]) 
);
defparam n1151_s3.INIT=8'h80;
  LUT4 n1150_s3 (
    .F(n1150_8),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(w_pixel_pos_y_Z[4]),
    .I2(w_pixel_pos_y_Z[5]),
    .I3(w_pixel_pos_y_Z[6]) 
);
defparam n1150_s3.INIT=16'h8000;
  LUT3 n1142_s3 (
    .F(n1142_8),
    .I0(w_screen_pos_x_Z_6),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[8]) 
);
defparam n1142_s3.INIT=8'h80;
  LUT4 n1140_s3 (
    .F(n1140_8),
    .I0(n1142_8),
    .I1(ff_half_count[9]),
    .I2(n293_22),
    .I3(ff_half_count[10]) 
);
defparam n1140_s3.INIT=16'h000E;
  LUT3 n889_s3 (
    .F(n889_8),
    .I0(ff_current_plane[1]),
    .I1(ff_current_plane[0]),
    .I2(ff_current_plane[2]) 
);
defparam n889_s3.INIT=8'h80;
  LUT4 n1009_s5 (
    .F(n1009_8),
    .I0(w_offset_x[6]),
    .I1(w_offset_x[5]),
    .I2(w_color_4[7]),
    .I3(w_offset_x[7]) 
);
defparam n1009_s5.INIT=16'h7FFE;
  LUT3 n1009_s6 (
    .F(n1009_9),
    .I0(w_offset_x[3]),
    .I1(w_offset_x[4]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s6.INIT=8'h35;
  LUT4 n1009_s7 (
    .F(n1009_10),
    .I0(w_pattern_0_447),
    .I1(w_pattern_0_449),
    .I2(n1009_9),
    .I3(n1009_11) 
);
defparam n1009_s7.INIT=16'hF503;
  LUT2 n538_s3 (
    .F(n538_6),
    .I0(ff_state[0]),
    .I1(ff_state[1]) 
);
defparam n538_s3.INIT=4'h8;
  LUT4 ff_sprite_collision_s6 (
    .F(ff_sprite_collision_9),
    .I0(ff_pre_pixel_color[0]),
    .I1(reg_color0_opaque),
    .I2(ff_sprite_collision_10),
    .I3(w_sprite_collision) 
);
defparam ff_sprite_collision_s6.INIT=16'h00EF;
  LUT3 n1009_s8 (
    .F(n1009_11),
    .I0(w_offset_x[2]),
    .I1(w_offset_x[3]),
    .I2(reg_sprite_magify) 
);
defparam n1009_s8.INIT=8'h35;
  LUT3 ff_sprite_collision_s7 (
    .F(ff_sprite_collision_10),
    .I0(ff_pre_pixel_color[1]),
    .I1(ff_pre_pixel_color[2]),
    .I2(ff_pre_pixel_color[3]) 
);
defparam ff_sprite_collision_s7.INIT=8'h01;
  LUT4 n538_s4 (
    .F(n538_8),
    .I0(ff_active_d1),
    .I1(n240_6),
    .I2(ff_state[0]),
    .I3(ff_state[1]) 
);
defparam n538_s4.INIT=16'h8000;
  LUT4 n1009_s9 (
    .F(n1009_13),
    .I0(n923_2),
    .I1(ff_active),
    .I2(w_screen_v_active),
    .I3(ff_screen_h_active) 
);
defparam n1009_s9.INIT=16'h8000;
  LUT4 n1145_s4 (
    .F(n1145_10),
    .I0(w_screen_pos_x_Z_6),
    .I1(ff_status_register_pointer[1]),
    .I2(n943_5),
    .I3(n945_7) 
);
defparam n1145_s4.INIT=16'h4555;
  LUT4 n1146_s3 (
    .F(n1146_9),
    .I0(ff_status_register_pointer[1]),
    .I1(n943_5),
    .I2(n945_7),
    .I3(w_screen_pos_x_Z_5) 
);
defparam n1146_s3.INIT=16'hBF00;
  LUT4 n1147_s3 (
    .F(n1147_9),
    .I0(ff_status_register_pointer[1]),
    .I1(n943_5),
    .I2(n945_7),
    .I3(w_screen_pos_x_Z_4) 
);
defparam n1147_s3.INIT=16'hBF00;
  LUT4 n1154_s3 (
    .F(n1154_9),
    .I0(w_pixel_pos_y_Z[3]),
    .I1(ff_status_register_pointer[1]),
    .I2(n943_5),
    .I3(n945_7) 
);
defparam n1154_s3.INIT=16'h4555;
  LUT4 n1155_s3 (
    .F(n1155_9),
    .I0(ff_status_register_pointer[1]),
    .I1(n943_5),
    .I2(n945_7),
    .I3(w_pixel_pos_y_Z[2]) 
);
defparam n1155_s3.INIT=16'hBF00;
  LUT4 n1156_s3 (
    .F(n1156_9),
    .I0(ff_status_register_pointer[1]),
    .I1(n943_5),
    .I2(n945_7),
    .I3(w_pixel_pos_y_Z[1]) 
);
defparam n1156_s3.INIT=16'hBF00;
  LUT4 n1157_s3 (
    .F(n1157_9),
    .I0(ff_status_register_pointer[1]),
    .I1(n943_5),
    .I2(n945_7),
    .I3(w_pixel_pos_y_Z[0]) 
);
defparam n1157_s3.INIT=16'hBF00;
  LUT4 n1041_s3 (
    .F(n1041_9),
    .I0(n878_16),
    .I1(n293_21),
    .I2(n878_17),
    .I3(ff_color_en) 
);
defparam n1041_s3.INIT=16'h7F00;
  LUT4 n1042_s3 (
    .F(n1042_9),
    .I0(n878_16),
    .I1(n293_21),
    .I2(n878_17),
    .I3(ff_color[3]) 
);
defparam n1042_s3.INIT=16'h7F00;
  LUT4 n1043_s3 (
    .F(n1043_9),
    .I0(n878_16),
    .I1(n293_21),
    .I2(n878_17),
    .I3(ff_color[2]) 
);
defparam n1043_s3.INIT=16'h7F00;
  LUT4 n1044_s3 (
    .F(n1044_9),
    .I0(n878_16),
    .I1(n293_21),
    .I2(n878_17),
    .I3(ff_color[1]) 
);
defparam n1044_s3.INIT=16'h7F00;
  LUT4 n1045_s3 (
    .F(n1045_9),
    .I0(n878_16),
    .I1(n293_21),
    .I2(n878_17),
    .I3(ff_color[0]) 
);
defparam n1045_s3.INIT=16'h7F00;
  LUT4 n1238_s3 (
    .F(n1238_9),
    .I0(n878_16),
    .I1(n293_21),
    .I2(n878_17),
    .I3(ff_pre_pixel_color_en) 
);
defparam n1238_s3.INIT=16'h7F00;
  LUT4 n1239_s3 (
    .F(n1239_9),
    .I0(n878_16),
    .I1(n293_21),
    .I2(n878_17),
    .I3(ff_pre_pixel_color[3]) 
);
defparam n1239_s3.INIT=16'h7F00;
  LUT4 n1240_s3 (
    .F(n1240_9),
    .I0(n878_16),
    .I1(n293_21),
    .I2(n878_17),
    .I3(ff_pre_pixel_color[2]) 
);
defparam n1240_s3.INIT=16'h7F00;
  LUT4 n1241_s3 (
    .F(n1241_9),
    .I0(n878_16),
    .I1(n293_21),
    .I2(n878_17),
    .I3(ff_pre_pixel_color[1]) 
);
defparam n1241_s3.INIT=16'h7F00;
  LUT4 n1242_s3 (
    .F(n1242_9),
    .I0(n878_16),
    .I1(n293_21),
    .I2(n878_17),
    .I3(ff_pre_pixel_color[0]) 
);
defparam n1242_s3.INIT=16'h7F00;
  LUT4 ff_pixel_color_en_s4 (
    .F(ff_pixel_color_en_10),
    .I0(n878_16),
    .I1(n293_21),
    .I2(n878_17),
    .I3(n240_6) 
);
defparam ff_pixel_color_en_s4.INIT=16'hFF80;
  LUT4 n892_s4 (
    .F(n892_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7),
    .I3(ff_current_plane[0]) 
);
defparam n892_s4.INIT=16'h0708;
  LUT3 ff_current_plane_3_s4 (
    .F(ff_current_plane_3_10),
    .I0(ff_active),
    .I1(n923_2),
    .I2(ff_state_1_7) 
);
defparam ff_current_plane_3_s4.INIT=8'hF8;
  DFFCE ff_pattern0_14_s0 (
    .Q(ff_pattern0[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_13_s0 (
    .Q(ff_pattern0[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_12_s0 (
    .Q(ff_pattern0[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_11_s0 (
    .Q(ff_pattern0[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_10_s0 (
    .Q(ff_pattern0[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_9_s0 (
    .Q(ff_pattern0[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_8_s0 (
    .Q(ff_pattern0[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_7_s0 (
    .Q(ff_pattern0[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_6_s0 (
    .Q(ff_pattern0[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_5_s0 (
    .Q(ff_pattern0[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_4_s0 (
    .Q(ff_pattern0[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_3_s0 (
    .Q(ff_pattern0[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_2_s0 (
    .Q(ff_pattern0[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_1_s0 (
    .Q(ff_pattern0[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_0_s0 (
    .Q(ff_pattern0[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n335_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_15_s0 (
    .Q(ff_pattern1[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_14_s0 (
    .Q(ff_pattern1[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_13_s0 (
    .Q(ff_pattern1[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_12_s0 (
    .Q(ff_pattern1[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_11_s0 (
    .Q(ff_pattern1[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_10_s0 (
    .Q(ff_pattern1[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_9_s0 (
    .Q(ff_pattern1[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_8_s0 (
    .Q(ff_pattern1[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n311_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_7_s0 (
    .Q(ff_pattern1[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_6_s0 (
    .Q(ff_pattern1[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_5_s0 (
    .Q(ff_pattern1[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_4_s0 (
    .Q(ff_pattern1[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_3_s0 (
    .Q(ff_pattern1[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_2_s0 (
    .Q(ff_pattern1[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_1_s0 (
    .Q(ff_pattern1[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern1_0_s0 (
    .Q(ff_pattern1[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n319_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_15_s0 (
    .Q(ff_pattern2[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_14_s0 (
    .Q(ff_pattern2[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_13_s0 (
    .Q(ff_pattern2[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_12_s0 (
    .Q(ff_pattern2[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_11_s0 (
    .Q(ff_pattern2[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_10_s0 (
    .Q(ff_pattern2[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_9_s0 (
    .Q(ff_pattern2[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_8_s0 (
    .Q(ff_pattern2[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n295_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_7_s0 (
    .Q(ff_pattern2[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_6_s0 (
    .Q(ff_pattern2[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_5_s0 (
    .Q(ff_pattern2[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_4_s0 (
    .Q(ff_pattern2[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_3_s0 (
    .Q(ff_pattern2[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_2_s0 (
    .Q(ff_pattern2[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_1_s0 (
    .Q(ff_pattern2[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern2_0_s0 (
    .Q(ff_pattern2[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n303_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_15_s0 (
    .Q(ff_pattern3[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_14_s0 (
    .Q(ff_pattern3[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_13_s0 (
    .Q(ff_pattern3[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_12_s0 (
    .Q(ff_pattern3[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_11_s0 (
    .Q(ff_pattern3[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_10_s0 (
    .Q(ff_pattern3[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_9_s0 (
    .Q(ff_pattern3[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_8_s0 (
    .Q(ff_pattern3[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n279_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_7_s0 (
    .Q(ff_pattern3[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_6_s0 (
    .Q(ff_pattern3[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_5_s0 (
    .Q(ff_pattern3[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_4_s0 (
    .Q(ff_pattern3[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_3_s0 (
    .Q(ff_pattern3[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_2_s0 (
    .Q(ff_pattern3[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_1_s0 (
    .Q(ff_pattern3[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern3_0_s0 (
    .Q(ff_pattern3[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n287_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_15_s0 (
    .Q(ff_pattern4[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_14_s0 (
    .Q(ff_pattern4[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_13_s0 (
    .Q(ff_pattern4[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_12_s0 (
    .Q(ff_pattern4[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_11_s0 (
    .Q(ff_pattern4[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_10_s0 (
    .Q(ff_pattern4[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_9_s0 (
    .Q(ff_pattern4[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_8_s0 (
    .Q(ff_pattern4[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n263_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_7_s0 (
    .Q(ff_pattern4[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_6_s0 (
    .Q(ff_pattern4[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_5_s0 (
    .Q(ff_pattern4[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_4_s0 (
    .Q(ff_pattern4[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_3_s0 (
    .Q(ff_pattern4[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_2_s0 (
    .Q(ff_pattern4[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_1_s0 (
    .Q(ff_pattern4[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern4_0_s0 (
    .Q(ff_pattern4[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n271_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_15_s0 (
    .Q(ff_pattern5[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_14_s0 (
    .Q(ff_pattern5[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_13_s0 (
    .Q(ff_pattern5[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_12_s0 (
    .Q(ff_pattern5[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_11_s0 (
    .Q(ff_pattern5[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_10_s0 (
    .Q(ff_pattern5[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_9_s0 (
    .Q(ff_pattern5[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_8_s0 (
    .Q(ff_pattern5[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n247_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_7_s0 (
    .Q(ff_pattern5[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_6_s0 (
    .Q(ff_pattern5[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_5_s0 (
    .Q(ff_pattern5[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_4_s0 (
    .Q(ff_pattern5[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_3_s0 (
    .Q(ff_pattern5[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_2_s0 (
    .Q(ff_pattern5[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_1_s0 (
    .Q(ff_pattern5[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern5_0_s0 (
    .Q(ff_pattern5[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n255_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_15_s0 (
    .Q(ff_pattern6[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_14_s0 (
    .Q(ff_pattern6[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_13_s0 (
    .Q(ff_pattern6[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_12_s0 (
    .Q(ff_pattern6[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_11_s0 (
    .Q(ff_pattern6[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_10_s0 (
    .Q(ff_pattern6[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_9_s0 (
    .Q(ff_pattern6[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_8_s0 (
    .Q(ff_pattern6[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n231_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_7_s0 (
    .Q(ff_pattern6[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_6_s0 (
    .Q(ff_pattern6[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_5_s0 (
    .Q(ff_pattern6[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_4_s0 (
    .Q(ff_pattern6[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_3_s0 (
    .Q(ff_pattern6[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_2_s0 (
    .Q(ff_pattern6[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_1_s0 (
    .Q(ff_pattern6[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern6_0_s0 (
    .Q(ff_pattern6[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n239_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_15_s0 (
    .Q(ff_pattern7[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_14_s0 (
    .Q(ff_pattern7[14]),
    .D(w_pattern_right[1]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_13_s0 (
    .Q(ff_pattern7[13]),
    .D(w_pattern_right[2]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_12_s0 (
    .Q(ff_pattern7[12]),
    .D(w_pattern_right[3]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_11_s0 (
    .Q(ff_pattern7[11]),
    .D(w_pattern_right[4]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_10_s0 (
    .Q(ff_pattern7[10]),
    .D(w_pattern_right[5]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_9_s0 (
    .Q(ff_pattern7[9]),
    .D(w_pattern_right[6]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_8_s0 (
    .Q(ff_pattern7[8]),
    .D(w_pattern_right[7]),
    .CLK(clk85m),
    .CE(n215_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_7_s0 (
    .Q(ff_pattern7[7]),
    .D(w_sprite_vram_rdata8[0]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_6_s0 (
    .Q(ff_pattern7[6]),
    .D(w_sprite_vram_rdata8[1]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_5_s0 (
    .Q(ff_pattern7[5]),
    .D(w_sprite_vram_rdata8[2]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_4_s0 (
    .Q(ff_pattern7[4]),
    .D(w_sprite_vram_rdata8[3]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_3_s0 (
    .Q(ff_pattern7[3]),
    .D(w_sprite_vram_rdata8[4]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_2_s0 (
    .Q(ff_pattern7[2]),
    .D(w_sprite_vram_rdata8[5]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_1_s0 (
    .Q(ff_pattern7[1]),
    .D(w_sprite_vram_rdata8[6]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern7_0_s0 (
    .Q(ff_pattern7[0]),
    .D(w_sprite_vram_rdata8[7]),
    .CLK(clk85m),
    .CE(n223_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_7_s0 (
    .Q(ff_color0[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_3_s0 (
    .Q(ff_color0[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_2_s0 (
    .Q(ff_color0[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_1_s0 (
    .Q(ff_color0[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color0_0_s0 (
    .Q(ff_color0[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n594_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_7_s0 (
    .Q(ff_color1[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_3_s0 (
    .Q(ff_color1[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_2_s0 (
    .Q(ff_color1[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_1_s0 (
    .Q(ff_color1[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color1_0_s0 (
    .Q(ff_color1[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n586_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_7_s0 (
    .Q(ff_color2[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_3_s0 (
    .Q(ff_color2[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_2_s0 (
    .Q(ff_color2[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_1_s0 (
    .Q(ff_color2[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color2_0_s0 (
    .Q(ff_color2[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n578_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_7_s0 (
    .Q(ff_color3[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_3_s0 (
    .Q(ff_color3[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_2_s0 (
    .Q(ff_color3[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_1_s0 (
    .Q(ff_color3[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color3_0_s0 (
    .Q(ff_color3[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n570_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_7_s0 (
    .Q(ff_color4[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_3_s0 (
    .Q(ff_color4[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_2_s0 (
    .Q(ff_color4[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_1_s0 (
    .Q(ff_color4[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color4_0_s0 (
    .Q(ff_color4[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n562_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_7_s0 (
    .Q(ff_color5[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_3_s0 (
    .Q(ff_color5[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_2_s0 (
    .Q(ff_color5[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_1_s0 (
    .Q(ff_color5[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color5_0_s0 (
    .Q(ff_color5[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n554_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_7_s0 (
    .Q(ff_color6[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_3_s0 (
    .Q(ff_color6[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_2_s0 (
    .Q(ff_color6[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_1_s0 (
    .Q(ff_color6[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color6_0_s0 (
    .Q(ff_color6[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n546_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_7_s0 (
    .Q(ff_color7[7]),
    .D(w_color_7),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_3_s0 (
    .Q(ff_color7[3]),
    .D(w_color_3),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_2_s0 (
    .Q(ff_color7[2]),
    .D(w_color_2),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_1_s0 (
    .Q(ff_color7[1]),
    .D(w_color_1),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_color7_0_s0 (
    .Q(ff_color7[0]),
    .D(w_color_0),
    .CLK(clk85m),
    .CE(n538_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_7_s0 (
    .Q(ff_x0[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_6_s0 (
    .Q(ff_x0[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_5_s0 (
    .Q(ff_x0[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_4_s0 (
    .Q(ff_x0[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_3_s0 (
    .Q(ff_x0[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_2_s0 (
    .Q(ff_x0[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_1_s0 (
    .Q(ff_x0[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x0_0_s0 (
    .Q(ff_x0[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n789_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_7_s0 (
    .Q(ff_x1[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_6_s0 (
    .Q(ff_x1[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_5_s0 (
    .Q(ff_x1[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_4_s0 (
    .Q(ff_x1[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_3_s0 (
    .Q(ff_x1[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_2_s0 (
    .Q(ff_x1[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_1_s0 (
    .Q(ff_x1[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x1_0_s0 (
    .Q(ff_x1[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n781_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_7_s0 (
    .Q(ff_x2[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_6_s0 (
    .Q(ff_x2[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_5_s0 (
    .Q(ff_x2[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_4_s0 (
    .Q(ff_x2[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_3_s0 (
    .Q(ff_x2[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_2_s0 (
    .Q(ff_x2[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_1_s0 (
    .Q(ff_x2[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x2_0_s0 (
    .Q(ff_x2[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n773_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_7_s0 (
    .Q(ff_x3[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_6_s0 (
    .Q(ff_x3[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_5_s0 (
    .Q(ff_x3[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_4_s0 (
    .Q(ff_x3[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_3_s0 (
    .Q(ff_x3[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_2_s0 (
    .Q(ff_x3[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_1_s0 (
    .Q(ff_x3[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x3_0_s0 (
    .Q(ff_x3[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n765_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_7_s0 (
    .Q(ff_x4[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_6_s0 (
    .Q(ff_x4[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_5_s0 (
    .Q(ff_x4[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_4_s0 (
    .Q(ff_x4[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_3_s0 (
    .Q(ff_x4[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_2_s0 (
    .Q(ff_x4[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_1_s0 (
    .Q(ff_x4[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x4_0_s0 (
    .Q(ff_x4[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n757_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_7_s0 (
    .Q(ff_x5[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_6_s0 (
    .Q(ff_x5[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_5_s0 (
    .Q(ff_x5[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_4_s0 (
    .Q(ff_x5[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_3_s0 (
    .Q(ff_x5[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_2_s0 (
    .Q(ff_x5[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_1_s0 (
    .Q(ff_x5[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x5_0_s0 (
    .Q(ff_x5[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n749_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_7_s0 (
    .Q(ff_x6[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_6_s0 (
    .Q(ff_x6[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_5_s0 (
    .Q(ff_x6[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_4_s0 (
    .Q(ff_x6[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_3_s0 (
    .Q(ff_x6[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_2_s0 (
    .Q(ff_x6[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_1_s0 (
    .Q(ff_x6[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x6_0_s0 (
    .Q(ff_x6[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n741_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_7_s0 (
    .Q(ff_x7[7]),
    .D(w_plane_x[7]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_6_s0 (
    .Q(ff_x7[6]),
    .D(w_plane_x[6]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_5_s0 (
    .Q(ff_x7[5]),
    .D(w_plane_x[5]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_4_s0 (
    .Q(ff_x7[4]),
    .D(w_plane_x[4]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_3_s0 (
    .Q(ff_x7[3]),
    .D(w_plane_x[3]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_2_s0 (
    .Q(ff_x7[2]),
    .D(w_plane_x[2]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_1_s0 (
    .Q(ff_x7[1]),
    .D(w_plane_x[1]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_x7_0_s0 (
    .Q(ff_x7[0]),
    .D(w_plane_x[0]),
    .CLK(clk85m),
    .CE(n733_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_active_s0 (
    .Q(ff_active),
    .D(reg_display_on),
    .CLK(clk85m),
    .CE(n878_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_3_s0 (
    .Q(ff_planes[3]),
    .D(w_selected_count[3]),
    .CLK(clk85m),
    .CE(n878_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_2_s0 (
    .Q(ff_planes[2]),
    .D(w_selected_count[2]),
    .CLK(clk85m),
    .CE(n878_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_1_s0 (
    .Q(ff_planes[1]),
    .D(w_selected_count[1]),
    .CLK(clk85m),
    .CE(n878_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_planes_0_s0 (
    .Q(ff_planes[0]),
    .D(w_selected_count[0]),
    .CLK(clk85m),
    .CE(n878_15),
    .CLEAR(n36_6) 
);
  DFFC ff_color_en_s0 (
    .Q(ff_color_en),
    .D(n1009_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_color_4[3]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_color_4[2]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_color_4[1]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFC ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_color_4[0]),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_8_s0 (
    .Q(w_sprite_collision_x[8]),
    .D(n1139_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_7_s0 (
    .Q(w_sprite_collision_x[7]),
    .D(n1140_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_6_s0 (
    .Q(w_sprite_collision_x[6]),
    .D(n1141_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_5_s0 (
    .Q(w_sprite_collision_x[5]),
    .D(n1142_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_4_s0 (
    .Q(w_sprite_collision_x[4]),
    .D(n1143_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_3_s0 (
    .Q(w_sprite_collision_x[3]),
    .D(n1144_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_2_s0 (
    .Q(w_sprite_collision_x[2]),
    .D(n1145_10),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_1_s0 (
    .Q(w_sprite_collision_x[1]),
    .D(n1146_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_x_0_s0 (
    .Q(w_sprite_collision_x[0]),
    .D(n1147_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_8_s0 (
    .Q(w_sprite_collision_y[8]),
    .D(n1149_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_7_s0 (
    .Q(w_sprite_collision_y[7]),
    .D(n1150_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_6_s0 (
    .Q(w_sprite_collision_y[6]),
    .D(n1151_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_5_s0 (
    .Q(w_sprite_collision_y[5]),
    .D(n1152_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_4_s0 (
    .Q(w_sprite_collision_y[4]),
    .D(n1153_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_3_s0 (
    .Q(w_sprite_collision_y[3]),
    .D(n1154_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_2_s0 (
    .Q(w_sprite_collision_y[2]),
    .D(n1155_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_1_s0 (
    .Q(w_sprite_collision_y[1]),
    .D(n1156_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_collision_y_0_s0 (
    .Q(w_sprite_collision_y[0]),
    .D(n1157_9),
    .CLK(clk85m),
    .CE(ff_sprite_collision_x_8_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_4_s0 (
    .Q(ff_pixel_color_d0[4]),
    .D(ff_pixel_color_en),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_3_s0 (
    .Q(ff_pixel_color_d0[3]),
    .D(ff_pixel_color[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_2_s0 (
    .Q(ff_pixel_color_d0[2]),
    .D(ff_pixel_color[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_1_s0 (
    .Q(ff_pixel_color_d0[1]),
    .D(ff_pixel_color[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d0_0_s0 (
    .Q(ff_pixel_color_d0[0]),
    .D(ff_pixel_color[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_4_s0 (
    .Q(ff_pixel_color_d1[4]),
    .D(ff_pixel_color_d0[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_3_s0 (
    .Q(ff_pixel_color_d1[3]),
    .D(ff_pixel_color_d0[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_2_s0 (
    .Q(ff_pixel_color_d1[2]),
    .D(ff_pixel_color_d0[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_1_s0 (
    .Q(ff_pixel_color_d1[1]),
    .D(ff_pixel_color_d0[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d1_0_s0 (
    .Q(ff_pixel_color_d1[0]),
    .D(ff_pixel_color_d0[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_4_s0 (
    .Q(ff_pixel_color_d2[4]),
    .D(ff_pixel_color_d1[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_3_s0 (
    .Q(ff_pixel_color_d2[3]),
    .D(ff_pixel_color_d1[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_2_s0 (
    .Q(ff_pixel_color_d2[2]),
    .D(ff_pixel_color_d1[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_1_s0 (
    .Q(ff_pixel_color_d2[1]),
    .D(ff_pixel_color_d1[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d2_0_s0 (
    .Q(ff_pixel_color_d2[0]),
    .D(ff_pixel_color_d1[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_4_s0 (
    .Q(ff_pixel_color_d3[4]),
    .D(ff_pixel_color_d2[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_3_s0 (
    .Q(ff_pixel_color_d3[3]),
    .D(ff_pixel_color_d2[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_2_s0 (
    .Q(ff_pixel_color_d3[2]),
    .D(ff_pixel_color_d2[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_1_s0 (
    .Q(ff_pixel_color_d3[1]),
    .D(ff_pixel_color_d2[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d3_0_s0 (
    .Q(ff_pixel_color_d3[0]),
    .D(ff_pixel_color_d2[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_4_s0 (
    .Q(ff_pixel_color_d4[4]),
    .D(ff_pixel_color_d3[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_3_s0 (
    .Q(ff_pixel_color_d4[3]),
    .D(ff_pixel_color_d3[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_2_s0 (
    .Q(ff_pixel_color_d4[2]),
    .D(ff_pixel_color_d3[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_1_s0 (
    .Q(ff_pixel_color_d4[1]),
    .D(ff_pixel_color_d3[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d4_0_s0 (
    .Q(ff_pixel_color_d4[0]),
    .D(ff_pixel_color_d3[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_4_s0 (
    .Q(ff_pixel_color_d5[4]),
    .D(ff_pixel_color_d4[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_3_s0 (
    .Q(ff_pixel_color_d5[3]),
    .D(ff_pixel_color_d4[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_2_s0 (
    .Q(ff_pixel_color_d5[2]),
    .D(ff_pixel_color_d4[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_1_s0 (
    .Q(ff_pixel_color_d5[1]),
    .D(ff_pixel_color_d4[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d5_0_s0 (
    .Q(ff_pixel_color_d5[0]),
    .D(ff_pixel_color_d4[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_4_s0 (
    .Q(w_sprite_display_color_en),
    .D(ff_pixel_color_d5[4]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_3_s0 (
    .Q(w_sprite_display_color[3]),
    .D(ff_pixel_color_d5[3]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_2_s0 (
    .Q(w_sprite_display_color[2]),
    .D(ff_pixel_color_d5[2]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_1_s0 (
    .Q(w_sprite_display_color[1]),
    .D(ff_pixel_color_d5[1]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pixel_color_d6_0_s0 (
    .Q(w_sprite_display_color[0]),
    .D(ff_pixel_color_d5[0]),
    .CLK(clk85m),
    .CE(ff_state_1_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_pattern0_15_s0 (
    .Q(ff_pattern0[15]),
    .D(w_pattern_right[0]),
    .CLK(clk85m),
    .CE(n327_4),
    .CLEAR(n36_6) 
);
  DFFCE ff_current_plane_3_s1 (
    .Q(ff_current_plane[3]),
    .D(n889_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_3_s1.INIT=1'b0;
  DFFCE ff_current_plane_2_s1 (
    .Q(ff_current_plane[2]),
    .D(n890_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_2_s1.INIT=1'b0;
  DFFCE ff_current_plane_1_s1 (
    .Q(ff_current_plane[1]),
    .D(n891_7),
    .CLK(clk85m),
    .CE(ff_current_plane_3_10),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_en_s1 (
    .Q(ff_pre_pixel_color_en),
    .D(n1041_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_en_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_3_s1 (
    .Q(ff_pre_pixel_color[3]),
    .D(n1042_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_2_s1 (
    .Q(ff_pre_pixel_color[2]),
    .D(n1043_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_1_s1 (
    .Q(ff_pre_pixel_color[1]),
    .D(n1044_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pre_pixel_color_0_s1 (
    .Q(ff_pre_pixel_color[0]),
    .D(n1045_9),
    .CLK(clk85m),
    .CE(ff_pre_pixel_color_en_8),
    .CLEAR(n36_6) 
);
defparam ff_pre_pixel_color_0_s1.INIT=1'b0;
  DFFCE ff_sprite_collision_s1 (
    .Q(w_sprite_collision),
    .D(n1177_7),
    .CLK(clk85m),
    .CE(ff_sprite_collision_6),
    .CLEAR(n36_6) 
);
defparam ff_sprite_collision_s1.INIT=1'b0;
  DFFCE ff_pixel_color_en_s1 (
    .Q(ff_pixel_color_en),
    .D(n1238_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_en_s1.INIT=1'b0;
  DFFCE ff_pixel_color_3_s1 (
    .Q(ff_pixel_color[3]),
    .D(n1239_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_3_s1.INIT=1'b0;
  DFFCE ff_pixel_color_2_s1 (
    .Q(ff_pixel_color[2]),
    .D(n1240_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_2_s1.INIT=1'b0;
  DFFCE ff_pixel_color_1_s1 (
    .Q(ff_pixel_color[1]),
    .D(n1241_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_1_s1.INIT=1'b0;
  DFFCE ff_pixel_color_0_s1 (
    .Q(ff_pixel_color[0]),
    .D(n1242_9),
    .CLK(clk85m),
    .CE(ff_pixel_color_en_10),
    .CLEAR(n36_6) 
);
defparam ff_pixel_color_0_s1.INIT=1'b0;
  DFFC ff_current_plane_0_s3 (
    .Q(ff_current_plane[0]),
    .D(n892_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_current_plane_0_s3.INIT=1'b0;
  ALU w_offset_x_0_s (
    .SUM(w_offset_x[0]),
    .COUT(w_offset_x_0_3),
    .I0(w_screen_pos_x_Z_4),
    .I1(w_x[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_offset_x_0_s.ALU_MODE=1;
  ALU w_offset_x_1_s (
    .SUM(w_offset_x[1]),
    .COUT(w_offset_x_1_3),
    .I0(w_screen_pos_x_Z_5),
    .I1(w_x[1]),
    .I3(GND),
    .CIN(w_offset_x_0_3) 
);
defparam w_offset_x_1_s.ALU_MODE=1;
  ALU w_offset_x_2_s (
    .SUM(w_offset_x[2]),
    .COUT(w_offset_x_2_3),
    .I0(w_screen_pos_x_Z_6),
    .I1(w_x[2]),
    .I3(GND),
    .CIN(w_offset_x_1_3) 
);
defparam w_offset_x_2_s.ALU_MODE=1;
  ALU w_offset_x_3_s (
    .SUM(w_offset_x[3]),
    .COUT(w_offset_x_3_3),
    .I0(w_screen_pos_x_Z_7_14),
    .I1(w_x[3]),
    .I3(GND),
    .CIN(w_offset_x_2_3) 
);
defparam w_offset_x_3_s.ALU_MODE=1;
  ALU w_offset_x_4_s (
    .SUM(w_offset_x[4]),
    .COUT(w_offset_x_4_3),
    .I0(w_screen_pos_x_Z_8_10),
    .I1(w_x[4]),
    .I3(GND),
    .CIN(w_offset_x_3_3) 
);
defparam w_offset_x_4_s.ALU_MODE=1;
  ALU w_offset_x_5_s (
    .SUM(w_offset_x[5]),
    .COUT(w_offset_x_5_3),
    .I0(w_screen_pos_x_Z_9_8),
    .I1(w_x[5]),
    .I3(GND),
    .CIN(w_offset_x_4_3) 
);
defparam w_offset_x_5_s.ALU_MODE=1;
  ALU w_offset_x_6_s (
    .SUM(w_offset_x[6]),
    .COUT(w_offset_x_6_3),
    .I0(w_screen_pos_x_Z_10_12),
    .I1(w_x[6]),
    .I3(GND),
    .CIN(w_offset_x_5_3) 
);
defparam w_offset_x_6_s.ALU_MODE=1;
  ALU w_offset_x_7_s (
    .SUM(w_offset_x[7]),
    .COUT(w_offset_x_7_3),
    .I0(w_screen_pos_x_Z_11_10),
    .I1(w_x[7]),
    .I3(GND),
    .CIN(w_offset_x_6_3) 
);
defparam w_offset_x_7_s.ALU_MODE=1;
  ALU w_offset_x_8_s (
    .SUM(w_offset_x[8]),
    .COUT(n965_9),
    .I0(w_screen_pos_x_Z_12_10),
    .I1(GND),
    .I3(GND),
    .CIN(w_offset_x_7_3) 
);
defparam w_offset_x_8_s.ALU_MODE=1;
  ALU n919_s0 (
    .SUM(n919_1_SUM),
    .COUT(n919_3),
    .I0(ff_current_plane[0]),
    .I1(ff_planes[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n919_s0.ALU_MODE=3;
  ALU n920_s0 (
    .SUM(n920_1_SUM),
    .COUT(n920_3),
    .I0(ff_current_plane[1]),
    .I1(ff_planes[1]),
    .I3(GND),
    .CIN(n919_3) 
);
defparam n920_s0.ALU_MODE=3;
  ALU n921_s0 (
    .SUM(n921_1_SUM),
    .COUT(n921_3),
    .I0(ff_current_plane[2]),
    .I1(ff_planes[2]),
    .I3(GND),
    .CIN(n920_3) 
);
defparam n921_s0.ALU_MODE=3;
  ALU n922_s0 (
    .SUM(n922_1_SUM),
    .COUT(n923_2),
    .I0(ff_current_plane[3]),
    .I1(ff_planes[3]),
    .I3(GND),
    .CIN(n921_3) 
);
defparam n922_s0.ALU_MODE=3;
  MUX2_LUT5 w_color_7_s30 (
    .O(w_color_7_35),
    .I0(w_color_7_30),
    .I1(w_color_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_7_s31 (
    .O(w_color_7_37),
    .I0(w_color_7_32),
    .I1(w_color_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s30 (
    .O(w_color_3_35),
    .I0(w_color_3_30),
    .I1(w_color_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_3_s31 (
    .O(w_color_3_37),
    .I0(w_color_3_32),
    .I1(w_color_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s30 (
    .O(w_color_2_35),
    .I0(w_color_2_30),
    .I1(w_color_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_2_s31 (
    .O(w_color_2_37),
    .I0(w_color_2_32),
    .I1(w_color_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s30 (
    .O(w_color_1_35),
    .I0(w_color_1_30),
    .I1(w_color_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_1_s31 (
    .O(w_color_1_37),
    .I0(w_color_1_32),
    .I1(w_color_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s30 (
    .O(w_color_0_35),
    .I0(w_color_0_30),
    .I1(w_color_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_color_0_s31 (
    .O(w_color_0_37),
    .I0(w_color_0_32),
    .I1(w_color_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s30 (
    .O(w_x_7_35),
    .I0(w_x_7_30),
    .I1(w_x_7_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_7_s31 (
    .O(w_x_7_37),
    .I0(w_x_7_32),
    .I1(w_x_7_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s30 (
    .O(w_x_6_35),
    .I0(w_x_6_30),
    .I1(w_x_6_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_6_s31 (
    .O(w_x_6_37),
    .I0(w_x_6_32),
    .I1(w_x_6_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s30 (
    .O(w_x_5_35),
    .I0(w_x_5_30),
    .I1(w_x_5_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_5_s31 (
    .O(w_x_5_37),
    .I0(w_x_5_32),
    .I1(w_x_5_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s30 (
    .O(w_x_4_35),
    .I0(w_x_4_30),
    .I1(w_x_4_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_4_s31 (
    .O(w_x_4_37),
    .I0(w_x_4_32),
    .I1(w_x_4_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s30 (
    .O(w_x_3_35),
    .I0(w_x_3_30),
    .I1(w_x_3_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_3_s31 (
    .O(w_x_3_37),
    .I0(w_x_3_32),
    .I1(w_x_3_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s30 (
    .O(w_x_2_35),
    .I0(w_x_2_30),
    .I1(w_x_2_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_2_s31 (
    .O(w_x_2_37),
    .I0(w_x_2_32),
    .I1(w_x_2_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s30 (
    .O(w_x_1_35),
    .I0(w_x_1_30),
    .I1(w_x_1_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_1_s31 (
    .O(w_x_1_37),
    .I0(w_x_1_32),
    .I1(w_x_1_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s30 (
    .O(w_x_0_35),
    .I0(w_x_0_30),
    .I1(w_x_0_31),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_x_0_s31 (
    .O(w_x_0_37),
    .I0(w_x_0_32),
    .I1(w_x_0_33),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s411 (
    .O(w_pattern_0_331),
    .I0(w_pattern_0_266),
    .I1(w_pattern_0_267),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s412 (
    .O(w_pattern_0_333),
    .I0(w_pattern_0_268),
    .I1(w_pattern_0_269),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s413 (
    .O(w_pattern_0_335),
    .I0(w_pattern_0_270),
    .I1(w_pattern_0_271),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s414 (
    .O(w_pattern_0_337),
    .I0(w_pattern_0_272),
    .I1(w_pattern_0_273),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s415 (
    .O(w_pattern_0_339),
    .I0(w_pattern_0_274),
    .I1(w_pattern_0_275),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s416 (
    .O(w_pattern_0_341),
    .I0(w_pattern_0_276),
    .I1(w_pattern_0_277),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s417 (
    .O(w_pattern_0_343),
    .I0(w_pattern_0_278),
    .I1(w_pattern_0_279),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s418 (
    .O(w_pattern_0_345),
    .I0(w_pattern_0_280),
    .I1(w_pattern_0_281),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s419 (
    .O(w_pattern_0_347),
    .I0(w_pattern_0_282),
    .I1(w_pattern_0_283),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s420 (
    .O(w_pattern_0_349),
    .I0(w_pattern_0_284),
    .I1(w_pattern_0_285),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s421 (
    .O(w_pattern_0_351),
    .I0(w_pattern_0_286),
    .I1(w_pattern_0_287),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s422 (
    .O(w_pattern_0_353),
    .I0(w_pattern_0_288),
    .I1(w_pattern_0_289),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s423 (
    .O(w_pattern_0_355),
    .I0(w_pattern_0_290),
    .I1(w_pattern_0_291),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s424 (
    .O(w_pattern_0_357),
    .I0(w_pattern_0_292),
    .I1(w_pattern_0_293),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s425 (
    .O(w_pattern_0_359),
    .I0(w_pattern_0_294),
    .I1(w_pattern_0_295),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s426 (
    .O(w_pattern_0_361),
    .I0(w_pattern_0_296),
    .I1(w_pattern_0_297),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s427 (
    .O(w_pattern_0_363),
    .I0(w_pattern_0_298),
    .I1(w_pattern_0_299),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s428 (
    .O(w_pattern_0_365),
    .I0(w_pattern_0_300),
    .I1(w_pattern_0_301),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s429 (
    .O(w_pattern_0_367),
    .I0(w_pattern_0_302),
    .I1(w_pattern_0_303),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s430 (
    .O(w_pattern_0_369),
    .I0(w_pattern_0_304),
    .I1(w_pattern_0_305),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s431 (
    .O(w_pattern_0_371),
    .I0(w_pattern_0_306),
    .I1(w_pattern_0_307),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s432 (
    .O(w_pattern_0_373),
    .I0(w_pattern_0_308),
    .I1(w_pattern_0_309),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s433 (
    .O(w_pattern_0_375),
    .I0(w_pattern_0_310),
    .I1(w_pattern_0_311),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s434 (
    .O(w_pattern_0_377),
    .I0(w_pattern_0_312),
    .I1(w_pattern_0_313),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s435 (
    .O(w_pattern_0_379),
    .I0(w_pattern_0_314),
    .I1(w_pattern_0_315),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s436 (
    .O(w_pattern_0_381),
    .I0(w_pattern_0_316),
    .I1(w_pattern_0_317),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s437 (
    .O(w_pattern_0_383),
    .I0(w_pattern_0_318),
    .I1(w_pattern_0_319),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s438 (
    .O(w_pattern_0_385),
    .I0(w_pattern_0_320),
    .I1(w_pattern_0_321),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s439 (
    .O(w_pattern_0_387),
    .I0(w_pattern_0_322),
    .I1(w_pattern_0_323),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s440 (
    .O(w_pattern_0_389),
    .I0(w_pattern_0_324),
    .I1(w_pattern_0_325),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s441 (
    .O(w_pattern_0_391),
    .I0(w_pattern_0_326),
    .I1(w_pattern_0_327),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT5 w_pattern_0_s442 (
    .O(w_pattern_0_393),
    .I0(w_pattern_0_328),
    .I1(w_pattern_0_329),
    .S0(ff_current_plane[1]) 
);
  MUX2_LUT6 w_color_7_s29 (
    .O(w_color_4[7]),
    .I0(w_color_7_35),
    .I1(w_color_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_3_s29 (
    .O(w_color_4[3]),
    .I0(w_color_3_35),
    .I1(w_color_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_2_s29 (
    .O(w_color_4[2]),
    .I0(w_color_2_35),
    .I1(w_color_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_1_s29 (
    .O(w_color_4[1]),
    .I0(w_color_1_35),
    .I1(w_color_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_color_0_s29 (
    .O(w_color_4[0]),
    .I0(w_color_0_35),
    .I1(w_color_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_7_s29 (
    .O(w_x[7]),
    .I0(w_x_7_35),
    .I1(w_x_7_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_6_s29 (
    .O(w_x[6]),
    .I0(w_x_6_35),
    .I1(w_x_6_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_5_s29 (
    .O(w_x[5]),
    .I0(w_x_5_35),
    .I1(w_x_5_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_4_s29 (
    .O(w_x[4]),
    .I0(w_x_4_35),
    .I1(w_x_4_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_3_s29 (
    .O(w_x[3]),
    .I0(w_x_3_35),
    .I1(w_x_3_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_2_s29 (
    .O(w_x[2]),
    .I0(w_x_2_35),
    .I1(w_x_2_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_1_s29 (
    .O(w_x[1]),
    .I0(w_x_1_35),
    .I1(w_x_1_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_x_0_s29 (
    .O(w_x[0]),
    .I0(w_x_0_35),
    .I1(w_x_0_37),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s395 (
    .O(w_pattern_0_395),
    .I0(w_pattern_0_331),
    .I1(w_pattern_0_333),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s396 (
    .O(w_pattern_0_397),
    .I0(w_pattern_0_335),
    .I1(w_pattern_0_337),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s397 (
    .O(w_pattern_0_399),
    .I0(w_pattern_0_339),
    .I1(w_pattern_0_341),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s398 (
    .O(w_pattern_0_401),
    .I0(w_pattern_0_343),
    .I1(w_pattern_0_345),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s399 (
    .O(w_pattern_0_403),
    .I0(w_pattern_0_347),
    .I1(w_pattern_0_349),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s400 (
    .O(w_pattern_0_405),
    .I0(w_pattern_0_351),
    .I1(w_pattern_0_353),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s401 (
    .O(w_pattern_0_407),
    .I0(w_pattern_0_355),
    .I1(w_pattern_0_357),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s402 (
    .O(w_pattern_0_409),
    .I0(w_pattern_0_359),
    .I1(w_pattern_0_361),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s403 (
    .O(w_pattern_0_411),
    .I0(w_pattern_0_363),
    .I1(w_pattern_0_365),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s404 (
    .O(w_pattern_0_413),
    .I0(w_pattern_0_367),
    .I1(w_pattern_0_369),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s405 (
    .O(w_pattern_0_415),
    .I0(w_pattern_0_371),
    .I1(w_pattern_0_373),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s406 (
    .O(w_pattern_0_417),
    .I0(w_pattern_0_375),
    .I1(w_pattern_0_377),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s407 (
    .O(w_pattern_0_419),
    .I0(w_pattern_0_379),
    .I1(w_pattern_0_381),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s408 (
    .O(w_pattern_0_421),
    .I0(w_pattern_0_383),
    .I1(w_pattern_0_385),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s409 (
    .O(w_pattern_0_423),
    .I0(w_pattern_0_387),
    .I1(w_pattern_0_389),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT6 w_pattern_0_s410 (
    .O(w_pattern_0_425),
    .I0(w_pattern_0_391),
    .I1(w_pattern_0_393),
    .S0(ff_current_plane[2]) 
);
  MUX2_LUT7 w_pattern_0_s387 (
    .O(w_pattern_0_427),
    .I0(w_pattern_0_395),
    .I1(w_pattern_0_397),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s388 (
    .O(w_pattern_0_429),
    .I0(w_pattern_0_399),
    .I1(w_pattern_0_401),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s389 (
    .O(w_pattern_0_431),
    .I0(w_pattern_0_403),
    .I1(w_pattern_0_405),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s390 (
    .O(w_pattern_0_433),
    .I0(w_pattern_0_407),
    .I1(w_pattern_0_409),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s391 (
    .O(w_pattern_0_435),
    .I0(w_pattern_0_411),
    .I1(w_pattern_0_413),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s392 (
    .O(w_pattern_0_437),
    .I0(w_pattern_0_415),
    .I1(w_pattern_0_417),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s393 (
    .O(w_pattern_0_439),
    .I0(w_pattern_0_419),
    .I1(w_pattern_0_421),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT7 w_pattern_0_s394 (
    .O(w_pattern_0_441),
    .I0(w_pattern_0_423),
    .I1(w_pattern_0_425),
    .S0(w_bit_sel[0]) 
);
  MUX2_LUT8 w_pattern_0_s383 (
    .O(w_pattern_0_443),
    .I0(w_pattern_0_427),
    .I1(w_pattern_0_429),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s384 (
    .O(w_pattern_0_445),
    .I0(w_pattern_0_431),
    .I1(w_pattern_0_433),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s385 (
    .O(w_pattern_0_447),
    .I0(w_pattern_0_435),
    .I1(w_pattern_0_437),
    .S0(w_bit_sel[1]) 
);
  MUX2_LUT8 w_pattern_0_s386 (
    .O(w_pattern_0_449),
    .I0(w_pattern_0_439),
    .I1(w_pattern_0_441),
    .S0(w_bit_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_sprite_makeup_pixel */
module vdp_timing_control_sprite (
  clk85m,
  n36_6,
  n293_22,
  n7_12,
  n293_21,
  reg_sprite_magify,
  w_screen_v_active,
  reg_display_on,
  reg_sprite_16x16,
  reg_sprite_disable,
  ff_next_vram3_7_11,
  reg_212lines_mode,
  n240_6,
  n291_4,
  ff_state_1_7,
  slot_reset_n_d,
  w_screen_pos_x_Z_7_14,
  n943_5,
  ff_frame_interrupt_10,
  ff_line_interrupt_11,
  n945_7,
  reg_color0_opaque,
  reg_screen_mode,
  ff_half_count,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_pixel_pos_y_Z,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_9_8,
  w_screen_pos_x_Z_10_12,
  w_screen_pos_x_Z_11_10,
  w_screen_pos_x_Z_12_10,
  w_horizontal_offset_l,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_sprite_mode2,
  w_sprite_mode2_4,
  ff_screen_h_active_11,
  ff_vram_valid,
  n440_6,
  n88_8,
  w_ic_vram_valid,
  n1245_6,
  n1449_11,
  w_sprite_display_color_en,
  w_sprite_collision,
  n878_16,
  n878_17,
  n1142_8,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input n293_22;
input n7_12;
input n293_21;
input reg_sprite_magify;
input w_screen_v_active;
input reg_display_on;
input reg_sprite_16x16;
input reg_sprite_disable;
input ff_next_vram3_7_11;
input reg_212lines_mode;
input n240_6;
input n291_4;
input ff_state_1_7;
input slot_reset_n_d;
input w_screen_pos_x_Z_7_14;
input n943_5;
input ff_frame_interrupt_10;
input ff_line_interrupt_11;
input n945_7;
input reg_color0_opaque;
input [4:0] reg_screen_mode;
input [12:7] ff_half_count;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_pixel_pos_y_Z;
input w_screen_pos_x_Z_0;
input w_screen_pos_x_Z_1;
input w_screen_pos_x_Z_2;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8_10;
input w_screen_pos_x_Z_9_8;
input w_screen_pos_x_Z_10_12;
input w_screen_pos_x_Z_11_10;
input w_screen_pos_x_Z_12_10;
input [2:0] w_horizontal_offset_l;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [1:1] ff_status_register_pointer;
output w_sprite_mode2;
output w_sprite_mode2_4;
output ff_screen_h_active_11;
output ff_vram_valid;
output n440_6;
output n88_8;
output w_ic_vram_valid;
output n1245_6;
output n1449_11;
output w_sprite_display_color_en;
output w_sprite_collision;
output n878_16;
output n878_17;
output n1142_8;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire ff_screen_h_active_8;
wire n40_9;
wire ff_screen_h_active;
wire w_selected_en;
wire ff_vram_valid_6;
wire ff_active_d1;
wire n878_15;
wire n538_6;
wire [7:0] w_selected_x;
wire [7:0] w_selected_pattern;
wire [7:0] w_selected_color;
wire [3:0] w_selected_count;
wire [3:0] w_selected_y;
wire [7:0] w_plane_x;
wire [2:0] w_makeup_plane;
wire [1:0] ff_state;
wire [7:0] w_color;
wire [7:0] w_pattern_right;
wire VCC;
wire GND;
  LUT4 w_sprite_mode2_s0 (
    .F(w_sprite_mode2),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(w_sprite_mode2_4) 
);
defparam w_sprite_mode2_s0.INIT=16'hBC00;
  LUT3 ff_screen_h_active_s3 (
    .F(ff_screen_h_active_8),
    .I0(ff_half_count[7]),
    .I1(n878_16),
    .I2(ff_screen_h_active_11) 
);
defparam ff_screen_h_active_s3.INIT=8'h40;
  LUT2 w_sprite_mode2_s1 (
    .F(w_sprite_mode2_4),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]) 
);
defparam w_sprite_mode2_s1.INIT=4'h1;
  LUT4 ff_screen_h_active_s5 (
    .F(ff_screen_h_active_11),
    .I0(ff_half_count[10]),
    .I1(n293_22),
    .I2(ff_half_count[11]),
    .I3(n7_12) 
);
defparam ff_screen_h_active_s5.INIT=16'hE100;
  LUT4 n40_s3 (
    .F(n40_9),
    .I0(n293_21),
    .I1(ff_half_count[7]),
    .I2(n878_16),
    .I3(ff_screen_h_active_11) 
);
defparam n40_s3.INIT=16'hEFFF;
  DFFCE ff_screen_h_active_s1 (
    .Q(ff_screen_h_active),
    .D(n40_9),
    .CLK(clk85m),
    .CE(ff_screen_h_active_8),
    .CLEAR(n36_6) 
);
defparam ff_screen_h_active_s1.INIT=1'b0;
  vdp_sprite_select_visible_planes u_select_visible_planes (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_sprite_magify(reg_sprite_magify),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .ff_screen_h_active(ff_screen_h_active),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n878_15(n878_15),
    .ff_next_vram3_7_11(ff_next_vram3_7_11),
    .n1449_11(n1449_11),
    .reg_212lines_mode(reg_212lines_mode),
    .n240_6(n240_6),
    .n291_4(n291_4),
    .w_sprite_mode2(w_sprite_mode2),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z_0),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z_1),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z_2),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z_3),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z_4),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z_5),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z_6),
    .w_screen_pos_x_Z_11_10(w_screen_pos_x_Z_11_10),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .ff_half_count_7(ff_half_count[7]),
    .ff_half_count_8(ff_half_count[8]),
    .ff_half_count_9(ff_half_count[9]),
    .ff_half_count_10(ff_half_count[10]),
    .ff_half_count_12(ff_half_count[12]),
    .ff_vram_valid(ff_vram_valid),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_6(ff_vram_valid_6),
    .n440_6(n440_6),
    .n88_8(n88_8),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_selected_y(w_selected_y[3:0])
);
  vdp_sprite_info_collect u_info_collect (
    .clk85m(clk85m),
    .w_sprite_mode2(w_sprite_mode2),
    .n36_6(n36_6),
    .ff_state_1_7(ff_state_1_7),
    .slot_reset_n_d(slot_reset_n_d),
    .reg_display_on(reg_display_on),
    .w_selected_en(w_selected_en),
    .ff_vram_valid_6(ff_vram_valid_6),
    .n878_15(n878_15),
    .reg_sprite_16x16(reg_sprite_16x16),
    .n878_16(n878_16),
    .n538_6(n538_6),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .w_selected_y(w_selected_y[3:0]),
    .w_selected_x(w_selected_x[7:0]),
    .w_selected_pattern(w_selected_pattern[7:0]),
    .w_selected_color_0(w_selected_color[0]),
    .w_selected_color_1(w_selected_color[1]),
    .w_selected_color_2(w_selected_color[2]),
    .w_selected_color_3(w_selected_color[3]),
    .w_selected_color_7(w_selected_color[7]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_half_count(ff_half_count[12:7]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z({w_screen_pos_x_Z_3,w_screen_pos_x_Z_2,w_screen_pos_x_Z_1,w_screen_pos_x_Z_0}),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_active_d1(ff_active_d1),
    .n1245_6(n1245_6),
    .n1449_11(n1449_11),
    .w_plane_x(w_plane_x[7:0]),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .ff_state(ff_state[1:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_pattern_right(w_pattern_right[7:0])
);
  vdp_sprite_makeup_pixel u_makeup_pixel (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_display_on(reg_display_on),
    .ff_state_1_7(ff_state_1_7),
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .n293_21(n293_21),
    .reg_sprite_magify(reg_sprite_magify),
    .n943_5(n943_5),
    .ff_frame_interrupt_10(ff_frame_interrupt_10),
    .ff_line_interrupt_11(ff_line_interrupt_11),
    .reg_sprite_16x16(reg_sprite_16x16),
    .ff_active_d1(ff_active_d1),
    .n240_6(n240_6),
    .n945_7(n945_7),
    .n293_22(n293_22),
    .reg_color0_opaque(reg_color0_opaque),
    .w_screen_v_active(w_screen_v_active),
    .ff_screen_h_active(ff_screen_h_active),
    .w_pattern_right(w_pattern_right[7:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .w_color_0(w_color[0]),
    .w_color_1(w_color[1]),
    .w_color_2(w_color[2]),
    .w_color_3(w_color[3]),
    .w_color_7(w_color[7]),
    .w_plane_x(w_plane_x[7:0]),
    .w_selected_count(w_selected_count[3:0]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z_4),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z_5),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z_6),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z_8_10),
    .w_screen_pos_x_Z_9_8(w_screen_pos_x_Z_9_8),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z_10_12),
    .w_screen_pos_x_Z_11_10(w_screen_pos_x_Z_11_10),
    .w_screen_pos_x_Z_12_10(w_screen_pos_x_Z_12_10),
    .w_makeup_plane(w_makeup_plane[2:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .ff_half_count(ff_half_count[11:7]),
    .ff_state(ff_state[1:0]),
    .ff_status_register_pointer(ff_status_register_pointer[1]),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n878_15(n878_15),
    .n878_16(n878_16),
    .n878_17(n878_17),
    .n1142_8(n1142_8),
    .n538_6(n538_6),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control_sprite */
module vdp_timing_control (
  clk85m,
  n36_6,
  reg_212lines_mode,
  reg_interleaving_mode,
  reg_50hz_mode,
  ff_v_en_9,
  reg_interlace_mode,
  w_vram_address1_1_6,
  reg_left_mask,
  w_4colors_mode_5,
  w_vram_address1_13_11,
  ff_vram_address_16_8,
  reg_display_on,
  n1285_17,
  reg_scroll_planes,
  n7_12,
  reg_sprite_magify,
  reg_sprite_16x16,
  reg_sprite_disable,
  n240_6,
  n291_4,
  slot_reset_n_d,
  n943_5,
  ff_frame_interrupt_10,
  ff_line_interrupt_11,
  n945_7,
  reg_color0_opaque,
  reg_horizontal_offset_l,
  reg_horizontal_offset_h,
  reg_display_adjust,
  reg_vertical_offset,
  reg_blink_period,
  w_screen_mode_vram_rdata,
  reg_pattern_name_table_base,
  reg_backdrop_color,
  reg_screen_mode,
  reg_color_table_base,
  reg_pattern_generator_table_base,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_sprite_vram_rdata8,
  reg_sprite_pattern_generator_table_base,
  ff_status_register_pointer,
  w_pre_vram_refresh,
  w_h_count_end,
  n293_21,
  w_h_count_end_12,
  w_h_count_end_13,
  w_h_count_end_14,
  n293_22,
  w_screen_pos_x_Z_7_14,
  w_screen_mode_vram_valid,
  ff_next_vram7_3_8,
  n1350_8,
  n255_11,
  ff_next_vram3_7_11,
  n1350_13,
  n1632_8,
  ff_screen_h_active_11,
  ff_vram_valid,
  w_ic_vram_valid,
  n1245_6,
  n1449_11,
  w_sprite_display_color_en,
  w_sprite_collision,
  w_h_count,
  ff_half_count,
  w_screen_pos_x_Z_0,
  w_screen_pos_x_Z_1,
  w_screen_pos_x_Z_2,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_9_8,
  w_screen_pos_x_Z_10_12,
  w_screen_pos_x_Z_12_10,
  w_v_count,
  w_screen_pos_y_0_1,
  w_screen_pos_y_1_1,
  w_screen_pos_y_2_1,
  w_screen_pos_y_8_1,
  w_screen_pos_y_9_1,
  w_screen_pos_y_Z,
  w_screen_mode_vram_address,
  w_screen_mode_display_color,
  ff_current_plane_num,
  w_ic_vram_address,
  w_sprite_collision_x,
  w_sprite_collision_y,
  w_sprite_display_color
)
;
input clk85m;
input n36_6;
input reg_212lines_mode;
input reg_interleaving_mode;
input reg_50hz_mode;
input ff_v_en_9;
input reg_interlace_mode;
input w_vram_address1_1_6;
input reg_left_mask;
input w_4colors_mode_5;
input w_vram_address1_13_11;
input ff_vram_address_16_8;
input reg_display_on;
input n1285_17;
input reg_scroll_planes;
input n7_12;
input reg_sprite_magify;
input reg_sprite_16x16;
input reg_sprite_disable;
input n240_6;
input n291_4;
input slot_reset_n_d;
input n943_5;
input ff_frame_interrupt_10;
input ff_line_interrupt_11;
input n945_7;
input reg_color0_opaque;
input [2:0] reg_horizontal_offset_l;
input [8:3] reg_horizontal_offset_h;
input [7:4] reg_display_adjust;
input [7:0] reg_vertical_offset;
input [7:0] reg_blink_period;
input [31:0] w_screen_mode_vram_rdata;
input [16:10] reg_pattern_name_table_base;
input [7:0] reg_backdrop_color;
input [4:0] reg_screen_mode;
input [16:6] reg_color_table_base;
input [16:11] reg_pattern_generator_table_base;
input w_sprite_vram_rdata_0;
input w_sprite_vram_rdata_1;
input w_sprite_vram_rdata_2;
input w_sprite_vram_rdata_3;
input w_sprite_vram_rdata_4;
input w_sprite_vram_rdata_5;
input w_sprite_vram_rdata_6;
input w_sprite_vram_rdata_7;
input w_sprite_vram_rdata_8;
input w_sprite_vram_rdata_9;
input w_sprite_vram_rdata_10;
input w_sprite_vram_rdata_11;
input w_sprite_vram_rdata_12;
input w_sprite_vram_rdata_13;
input w_sprite_vram_rdata_14;
input w_sprite_vram_rdata_15;
input w_sprite_vram_rdata_16;
input w_sprite_vram_rdata_17;
input w_sprite_vram_rdata_18;
input w_sprite_vram_rdata_19;
input w_sprite_vram_rdata_20;
input w_sprite_vram_rdata_21;
input w_sprite_vram_rdata_22;
input w_sprite_vram_rdata_23;
input w_sprite_vram_rdata_24;
input w_sprite_vram_rdata_25;
input w_sprite_vram_rdata_26;
input w_sprite_vram_rdata_27;
input w_sprite_vram_rdata_31;
input [7:0] w_sprite_vram_rdata8;
input [16:11] reg_sprite_pattern_generator_table_base;
input [1:1] ff_status_register_pointer;
output w_pre_vram_refresh;
output w_h_count_end;
output n293_21;
output w_h_count_end_12;
output w_h_count_end_13;
output w_h_count_end_14;
output n293_22;
output w_screen_pos_x_Z_7_14;
output w_screen_mode_vram_valid;
output ff_next_vram7_3_8;
output n1350_8;
output n255_11;
output ff_next_vram3_7_11;
output n1350_13;
output n1632_8;
output ff_screen_h_active_11;
output ff_vram_valid;
output w_ic_vram_valid;
output n1245_6;
output n1449_11;
output w_sprite_display_color_en;
output w_sprite_collision;
output [11:0] w_h_count;
output [12:7] ff_half_count;
output w_screen_pos_x_Z_0;
output w_screen_pos_x_Z_1;
output w_screen_pos_x_Z_2;
output w_screen_pos_x_Z_3;
output w_screen_pos_x_Z_4;
output w_screen_pos_x_Z_5;
output w_screen_pos_x_Z_6;
output w_screen_pos_x_Z_8_10;
output w_screen_pos_x_Z_9_8;
output w_screen_pos_x_Z_10_12;
output w_screen_pos_x_Z_12_10;
output [9:0] w_v_count;
output w_screen_pos_y_0_1;
output w_screen_pos_y_1_1;
output w_screen_pos_y_2_1;
output w_screen_pos_y_8_1;
output w_screen_pos_y_9_1;
output [7:3] w_screen_pos_y_Z;
output [16:0] w_screen_mode_vram_address;
output [7:0] w_screen_mode_display_color;
output [4:0] ff_current_plane_num;
output [16:0] w_ic_vram_address;
output [8:0] w_sprite_collision_x;
output [8:0] w_sprite_collision_y;
output [3:0] w_sprite_display_color;
wire w_screen_v_active;
wire ff_field;
wire ff_interleaving_page;
wire ff_state_1_7;
wire n1632_5;
wire w_sprite_mode2;
wire w_sprite_mode2_4;
wire n440_6;
wire n88_8;
wire n878_16;
wire n878_17;
wire n1142_8;
wire [2:0] w_horizontal_offset_l;
wire [8:3] w_pixel_pos_x_Z;
wire [7:0] w_pixel_pos_y_Z;
wire [11:11] w_screen_pos_x_Z_7;
wire VCC;
wire GND;
  vdp_timing_control_ssg u_ssg (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .n1632_5(n1632_5),
    .ff_state_1_7(ff_state_1_7),
    .n878_16(n878_16),
    .n1142_8(n1142_8),
    .reg_50hz_mode(reg_50hz_mode),
    .ff_v_en_9(ff_v_en_9),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_screen_v_active(w_screen_v_active),
    .ff_field(ff_field),
    .w_h_count_end(w_h_count_end),
    .n293_21(n293_21),
    .w_h_count_end_12(w_h_count_end_12),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n293_22(n293_22),
    .ff_interleaving_page(ff_interleaving_page),
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:7]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z_0),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z_1),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z_2),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z_3),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z_4),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z_5),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z_6),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z_8_10),
    .w_screen_pos_x_Z_9_8(w_screen_pos_x_Z_9_8),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z_10_12),
    .w_screen_pos_x_Z_11_10(w_screen_pos_x_Z_7[11]),
    .w_screen_pos_x_Z_12_10(w_screen_pos_x_Z_12_10),
    .w_v_count(w_v_count[9:0]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .w_screen_pos_y_0_1(w_screen_pos_y_0_1),
    .w_screen_pos_y_1_1(w_screen_pos_y_1_1),
    .w_screen_pos_y_2_1(w_screen_pos_y_2_1),
    .w_screen_pos_y_8_1(w_screen_pos_y_8_1),
    .w_screen_pos_y_9_1(w_screen_pos_y_9_1),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0])
);
  vdp_timing_control_screen_mode u_screen_mode (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .n293_21(n293_21),
    .w_vram_address1_1_6(w_vram_address1_1_6),
    .n440_6(n440_6),
    .n1449_11(n1449_11),
    .n878_17(n878_17),
    .w_screen_v_active(w_screen_v_active),
    .reg_left_mask(reg_left_mask),
    .n88_8(n88_8),
    .w_4colors_mode_5(w_4colors_mode_5),
    .w_vram_address1_13_11(w_vram_address1_13_11),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_vram_address_16_8(ff_vram_address_16_8),
    .reg_display_on(reg_display_on),
    .n1285_17(n1285_17),
    .w_sprite_mode2(w_sprite_mode2),
    .ff_interleaving_page(ff_interleaving_page),
    .ff_field(ff_field),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z_0),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z_1),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z_2),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z_3),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z_4),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z_5),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z_6),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z_8_10),
    .w_screen_pos_x_Z_9_8(w_screen_pos_x_Z_9_8),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z_10_12),
    .w_screen_pos_x_Z_11_10(w_screen_pos_x_Z_7[11]),
    .w_screen_pos_x_Z_12_10(w_screen_pos_x_Z_12_10),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .w_pixel_pos_x_Z(w_pixel_pos_x_Z[8:3]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .ff_half_count_7(ff_half_count[7]),
    .ff_half_count_12(ff_half_count[12]),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .ff_state_1_7(ff_state_1_7),
    .n1632_5(n1632_5),
    .ff_next_vram7_3_8(ff_next_vram7_3_8),
    .n1350_8(n1350_8),
    .n255_11(n255_11),
    .ff_next_vram3_7_11(ff_next_vram3_7_11),
    .n1350_13(n1350_13),
    .n1632_8(n1632_8),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0])
);
  vdp_timing_control_sprite u_sprite (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .n293_22(n293_22),
    .n7_12(n7_12),
    .n293_21(n293_21),
    .reg_sprite_magify(reg_sprite_magify),
    .w_screen_v_active(w_screen_v_active),
    .reg_display_on(reg_display_on),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .ff_next_vram3_7_11(ff_next_vram3_7_11),
    .reg_212lines_mode(reg_212lines_mode),
    .n240_6(n240_6),
    .n291_4(n291_4),
    .ff_state_1_7(ff_state_1_7),
    .slot_reset_n_d(slot_reset_n_d),
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .n943_5(n943_5),
    .ff_frame_interrupt_10(ff_frame_interrupt_10),
    .ff_line_interrupt_11(ff_line_interrupt_11),
    .n945_7(n945_7),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .ff_half_count(ff_half_count[12:7]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata_0),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata_1),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata_2),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata_3),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata_4),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata_5),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata_6),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata_7),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata_8),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata_9),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata_10),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata_11),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata_12),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata_13),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata_14),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata_15),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata_16),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata_17),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata_18),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata_19),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata_20),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata_21),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata_22),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata_23),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata_24),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata_25),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata_26),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata_27),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata_31),
    .w_pixel_pos_y_Z(w_pixel_pos_y_Z[7:0]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z_0),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z_1),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z_2),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z_3),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z_4),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z_5),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z_6),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z_8_10),
    .w_screen_pos_x_Z_9_8(w_screen_pos_x_Z_9_8),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z_10_12),
    .w_screen_pos_x_Z_11_10(w_screen_pos_x_Z_7[11]),
    .w_screen_pos_x_Z_12_10(w_screen_pos_x_Z_12_10),
    .w_horizontal_offset_l(w_horizontal_offset_l[2:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[1]),
    .w_sprite_mode2(w_sprite_mode2),
    .w_sprite_mode2_4(w_sprite_mode2_4),
    .ff_screen_h_active_11(ff_screen_h_active_11),
    .ff_vram_valid(ff_vram_valid),
    .n440_6(n440_6),
    .n88_8(n88_8),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1245_6(n1245_6),
    .n1449_11(n1449_11),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .n878_16(n878_16),
    .n878_17(n878_17),
    .n1142_8(n1142_8),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_timing_control */
module vdp_command_cache (
  clk85m,
  n36_6,
  ff_cache_vram_write,
  ff_start,
  ff_cache_flush_start,
  w_command_vram_rdata_en,
  ff_cache_vram_valid,
  n1481_4,
  w_cpu_vram_valid,
  w_pre_vram_refresh,
  ff_vram_refresh,
  n560_3,
  ff_cache_vram_address,
  w_command_vram_rdata,
  ff_cache_vram_wdata,
  w_screen_pos_x_Z,
  w_command_vram_write,
  w_cache_vram_rdata_en,
  w_command_vram_valid,
  ff_busy,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask,
  w_cache_vram_rdata,
  ff_flush_state
)
;
input clk85m;
input n36_6;
input ff_cache_vram_write;
input ff_start;
input ff_cache_flush_start;
input w_command_vram_rdata_en;
input ff_cache_vram_valid;
input n1481_4;
input w_cpu_vram_valid;
input w_pre_vram_refresh;
input ff_vram_refresh;
input n560_3;
input [16:0] ff_cache_vram_address;
input [31:0] w_command_vram_rdata;
input [7:0] ff_cache_vram_wdata;
input [3:3] w_screen_pos_x_Z;
output w_command_vram_write;
output w_cache_vram_rdata_en;
output w_command_vram_valid;
output ff_busy;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
output [7:0] w_cache_vram_rdata;
output [2:0] ff_flush_state;
wire n81_6;
wire n81_7;
wire n82_6;
wire n82_7;
wire n83_6;
wire n83_7;
wire n84_6;
wire n84_7;
wire n85_6;
wire n85_7;
wire n86_6;
wire n86_7;
wire n87_6;
wire n87_7;
wire n88_6;
wire n88_7;
wire n89_6;
wire n89_7;
wire n90_6;
wire n90_7;
wire n91_6;
wire n91_7;
wire n92_6;
wire n92_7;
wire n93_6;
wire n93_7;
wire n94_6;
wire n94_7;
wire n95_6;
wire n95_7;
wire n96_6;
wire n96_7;
wire n97_6;
wire n97_7;
wire n98_6;
wire n98_7;
wire n99_6;
wire n99_7;
wire n100_6;
wire n100_7;
wire n101_6;
wire n101_7;
wire n102_6;
wire n102_7;
wire n103_6;
wire n103_7;
wire n104_6;
wire n104_7;
wire n105_6;
wire n105_7;
wire n106_6;
wire n106_7;
wire n107_6;
wire n107_7;
wire n108_6;
wire n108_7;
wire n109_6;
wire n109_7;
wire n110_6;
wire n110_7;
wire n111_6;
wire n111_7;
wire n112_6;
wire n112_7;
wire n113_6;
wire n113_7;
wire n114_6;
wire n114_7;
wire n115_6;
wire n115_7;
wire n116_6;
wire n116_7;
wire n117_6;
wire n117_7;
wire n118_6;
wire n118_7;
wire n119_6;
wire n119_7;
wire n120_6;
wire n120_7;
wire n121_6;
wire n121_7;
wire n122_6;
wire n122_7;
wire n123_6;
wire n123_7;
wire n124_6;
wire n124_7;
wire n125_6;
wire n125_7;
wire n126_6;
wire n126_7;
wire n127_6;
wire n127_7;
wire n374_13;
wire n374_14;
wire n375_12;
wire n375_13;
wire n376_12;
wire n376_13;
wire n377_12;
wire n377_13;
wire n378_12;
wire n378_13;
wire n379_12;
wire n379_13;
wire n380_12;
wire n380_13;
wire n381_12;
wire n381_13;
wire n382_12;
wire n382_13;
wire n383_12;
wire n383_13;
wire n384_12;
wire n384_13;
wire n385_12;
wire n385_13;
wire n386_12;
wire n386_13;
wire n387_12;
wire n387_13;
wire n388_12;
wire n388_13;
wire n421_12;
wire n421_13;
wire n422_12;
wire n422_13;
wire n423_12;
wire n423_13;
wire n424_12;
wire n424_13;
wire n448_6;
wire n448_7;
wire n451_6;
wire n451_7;
wire n452_6;
wire n452_7;
wire n453_6;
wire n453_7;
wire n454_6;
wire n454_7;
wire n455_6;
wire n455_7;
wire n456_6;
wire n456_7;
wire n457_6;
wire n457_7;
wire n458_6;
wire n458_7;
wire n491_6;
wire n491_7;
wire n494_6;
wire n494_7;
wire n495_6;
wire n495_7;
wire n496_6;
wire n496_7;
wire n497_6;
wire n497_7;
wire n498_6;
wire n498_7;
wire n499_6;
wire n499_7;
wire n500_6;
wire n500_7;
wire n501_6;
wire n501_7;
wire n534_6;
wire n534_7;
wire n537_6;
wire n537_7;
wire n538_6;
wire n538_7;
wire n539_6;
wire n539_7;
wire n540_6;
wire n540_7;
wire n541_6;
wire n541_7;
wire n542_6;
wire n542_7;
wire n543_6;
wire n543_7;
wire n544_6;
wire n544_7;
wire n577_6;
wire n577_7;
wire n580_6;
wire n580_7;
wire n581_6;
wire n581_7;
wire n582_6;
wire n582_7;
wire n583_6;
wire n583_7;
wire n584_6;
wire n584_7;
wire n585_6;
wire n585_7;
wire n586_6;
wire n586_7;
wire n587_6;
wire n587_7;
wire n4766_6;
wire n4766_7;
wire n4767_6;
wire n4767_7;
wire n4768_6;
wire n4768_7;
wire n4769_6;
wire n4769_7;
wire n4770_6;
wire n4770_7;
wire n4771_6;
wire n4771_7;
wire n4772_6;
wire n4772_7;
wire n4773_6;
wire n4773_7;
wire w_cache2_hit;
wire n132_3;
wire n4158_10;
wire n4159_9;
wire n4160_9;
wire n4161_9;
wire n4162_9;
wire n4163_9;
wire n4164_9;
wire n4165_9;
wire n4166_9;
wire n4167_9;
wire n4168_9;
wire n4169_9;
wire n4170_9;
wire n4171_9;
wire n4172_9;
wire n5070_5;
wire n5071_4;
wire n5072_4;
wire n5073_4;
wire n5074_4;
wire n5075_4;
wire n5076_4;
wire n5077_4;
wire n5078_4;
wire n5079_4;
wire n5080_4;
wire n5081_4;
wire n5082_4;
wire n5083_4;
wire n5084_4;
wire n5142_5;
wire n5143_4;
wire n5144_4;
wire n5145_4;
wire n5146_4;
wire n5147_4;
wire n5148_4;
wire n5149_4;
wire n5150_5;
wire n5151_4;
wire n5152_4;
wire n5153_4;
wire n5154_4;
wire n5155_4;
wire n5156_4;
wire n5157_4;
wire n5158_5;
wire n5159_4;
wire n5160_4;
wire n5161_4;
wire n5162_4;
wire n5163_4;
wire n5164_4;
wire n5165_4;
wire n5166_5;
wire n5167_4;
wire n5168_4;
wire n5169_4;
wire n5170_4;
wire n5171_4;
wire n5172_4;
wire n5173_4;
wire n5852_5;
wire n5853_5;
wire n5856_5;
wire n5857_5;
wire n5861_5;
wire n5862_5;
wire n5866_5;
wire n5882_5;
wire n5883_5;
wire n128_7;
wire n129_7;
wire n130_7;
wire n131_7;
wire ff_cache0_already_read_8;
wire ff_cache1_already_read_8;
wire ff_cache2_already_read_8;
wire ff_cache3_already_read_9;
wire ff_cache_vram_rdata_en_6;
wire ff_flush_state_2_8;
wire n6680_7;
wire ff_cache0_address_15_10;
wire ff_cache0_data_31_10;
wire ff_cache0_data_23_10;
wire ff_cache0_data_15_10;
wire ff_cache0_data_7_10;
wire ff_cache1_address_16_10;
wire ff_cache1_data_31_10;
wire ff_cache1_data_23_10;
wire ff_cache1_data_15_10;
wire ff_cache1_data_7_10;
wire ff_cache2_address_16_10;
wire ff_cache2_data_31_10;
wire ff_cache2_data_23_10;
wire ff_cache2_data_15_10;
wire ff_cache2_data_7_10;
wire ff_cache3_address_16_10;
wire ff_cache3_data_31_10;
wire ff_cache3_data_23_10;
wire ff_cache3_data_15_10;
wire ff_cache3_data_7_10;
wire ff_vram_wdata_31_8;
wire ff_cache_vram_rdata_7_9;
wire ff_cache0_data_en_8;
wire ff_cache1_data_en_8;
wire ff_cache2_data_en_8;
wire ff_cache3_data_en_8;
wire ff_busy_8;
wire ff_cache0_data_mask_2_11;
wire ff_cache0_data_mask_1_10;
wire ff_cache0_data_mask_0_10;
wire ff_cache3_data_mask_3_11;
wire ff_cache3_data_mask_2_10;
wire ff_cache3_data_mask_1_10;
wire ff_cache3_data_mask_0_10;
wire ff_cache0_data_mask_3_10;
wire ff_cache1_data_mask_3_12;
wire ff_cache1_data_mask_2_11;
wire ff_cache1_data_mask_1_11;
wire ff_cache1_data_mask_0_11;
wire ff_cache2_data_mask_3_12;
wire ff_cache2_data_mask_2_11;
wire ff_cache2_data_mask_1_11;
wire ff_cache2_data_mask_0_11;
wire ff_vram_valid_10;
wire ff_vram_address_16_15;
wire n6397_8;
wire n6395_10;
wire n5009_8;
wire n6683_9;
wire n6681_14;
wire n6680_9;
wire n6679_10;
wire n5270_7;
wire n1505_10;
wire n1504_10;
wire n1503_10;
wire n1502_10;
wire n5623_9;
wire n5622_9;
wire n5621_9;
wire n370_37;
wire n5001_8;
wire n5002_7;
wire n5003_7;
wire n5004_7;
wire n5005_7;
wire n5006_7;
wire n5007_7;
wire n5008_7;
wire n1336_4;
wire n4158_11;
wire n5852_6;
wire n5852_7;
wire n5852_9;
wire n5853_6;
wire n5853_7;
wire n5853_8;
wire n5853_9;
wire n5854_6;
wire n5854_7;
wire n5855_6;
wire n5855_7;
wire n5856_6;
wire n5856_7;
wire n5856_8;
wire n5857_6;
wire n5857_7;
wire n5857_8;
wire n5858_6;
wire n5858_7;
wire n5859_6;
wire n5859_7;
wire n5860_6;
wire n5860_7;
wire n5861_6;
wire n5861_7;
wire n5861_8;
wire n5861_9;
wire n5862_6;
wire n5862_7;
wire n5862_8;
wire n5863_6;
wire n5863_7;
wire n5864_6;
wire n5864_7;
wire n5865_6;
wire n5865_7;
wire n5866_6;
wire n5866_7;
wire n5866_8;
wire n5867_6;
wire n5867_7;
wire n5868_6;
wire n5868_7;
wire n5869_6;
wire n5869_7;
wire n5870_6;
wire n5870_7;
wire n5871_6;
wire n5871_7;
wire n5872_6;
wire n5872_7;
wire n5873_6;
wire n5873_7;
wire n5874_6;
wire n5874_7;
wire n5875_6;
wire n5875_7;
wire n5876_6;
wire n5876_7;
wire n5877_6;
wire n5877_7;
wire n5878_6;
wire n5878_7;
wire n5879_6;
wire n5879_7;
wire n5880_6;
wire n5880_7;
wire n5881_6;
wire n5881_7;
wire n5882_6;
wire n5882_7;
wire n5883_7;
wire n5883_8;
wire n128_8;
wire n128_9;
wire n129_8;
wire n129_9;
wire n130_8;
wire n130_9;
wire n131_8;
wire n131_9;
wire ff_cache0_already_read_10;
wire ff_cache1_already_read_9;
wire ff_cache2_already_read_9;
wire ff_cache3_already_read_10;
wire ff_cache_vram_rdata_en_7;
wire ff_cache_vram_rdata_en_9;
wire ff_flush_state_2_9;
wire n6679_11;
wire n6679_12;
wire ff_cache0_address_15_11;
wire ff_cache0_data_31_11;
wire ff_cache0_data_31_12;
wire ff_cache0_data_31_13;
wire ff_cache0_data_23_11;
wire ff_cache0_data_23_12;
wire ff_cache0_data_15_11;
wire ff_cache0_data_15_12;
wire ff_cache0_data_7_11;
wire ff_cache0_data_7_12;
wire ff_cache1_address_16_11;
wire ff_cache1_address_16_12;
wire ff_cache1_data_31_13;
wire ff_cache2_address_16_11;
wire ff_cache2_data_31_12;
wire ff_cache3_address_16_11;
wire ff_cache3_address_16_12;
wire ff_cache3_data_31_12;
wire ff_vram_wdata_31_9;
wire ff_vram_wdata_31_10;
wire ff_cache_vram_rdata_7_10;
wire ff_cache0_data_en_10;
wire ff_cache1_data_en_9;
wire ff_cache1_data_en_10;
wire ff_cache2_data_en_9;
wire ff_cache2_data_en_10;
wire ff_cache3_data_en_9;
wire ff_cache3_data_en_10;
wire ff_busy_9;
wire ff_cache0_data_mask_2_12;
wire ff_cache0_data_mask_2_13;
wire ff_cache0_data_mask_1_11;
wire ff_cache0_data_mask_0_11;
wire ff_cache3_data_mask_3_14;
wire ff_cache3_data_mask_3_15;
wire ff_cache0_data_mask_3_11;
wire ff_cache1_data_mask_3_13;
wire ff_cache1_data_mask_3_15;
wire ff_cache1_data_mask_3_16;
wire ff_cache2_data_mask_3_13;
wire ff_cache2_data_mask_3_14;
wire ff_cache2_data_mask_3_15;
wire ff_cache2_data_mask_2_12;
wire ff_cache2_data_mask_1_12;
wire ff_cache2_data_mask_0_12;
wire ff_vram_valid_11;
wire ff_vram_valid_12;
wire ff_vram_valid_13;
wire ff_vram_valid_14;
wire n6397_9;
wire n6395_11;
wire n6681_15;
wire n6679_14;
wire n1505_12;
wire n1504_11;
wire n1503_11;
wire n1502_11;
wire n5629_9;
wire n5614_9;
wire ff_flush_state_1_10;
wire n4158_12;
wire n4158_13;
wire n5852_10;
wire n5852_11;
wire n5852_12;
wire n5852_13;
wire n5852_14;
wire n5853_10;
wire n5853_11;
wire n5853_12;
wire n5853_13;
wire n5853_14;
wire n5854_8;
wire n5854_9;
wire n5854_10;
wire n5854_11;
wire n5854_12;
wire n5855_8;
wire n5855_9;
wire n5855_10;
wire n5855_11;
wire n5855_12;
wire n5856_10;
wire n5856_11;
wire n5856_12;
wire n5856_14;
wire n5857_10;
wire n5857_11;
wire n5857_12;
wire n5857_13;
wire n5858_8;
wire n5858_9;
wire n5858_10;
wire n5858_11;
wire n5858_12;
wire n5859_8;
wire n5859_9;
wire n5859_10;
wire n5859_11;
wire n5859_12;
wire n5860_8;
wire n5860_9;
wire n5860_10;
wire n5860_11;
wire n5860_12;
wire n5861_10;
wire n5861_11;
wire n5861_12;
wire n5861_13;
wire n5861_14;
wire n5862_9;
wire n5862_11;
wire n5862_12;
wire n5862_13;
wire n5863_8;
wire n5863_9;
wire n5863_10;
wire n5863_11;
wire n5863_12;
wire n5864_8;
wire n5864_9;
wire n5864_10;
wire n5864_11;
wire n5864_12;
wire n5865_8;
wire n5865_9;
wire n5865_10;
wire n5865_11;
wire n5865_12;
wire n5866_10;
wire n5866_11;
wire n5866_12;
wire n5866_13;
wire n5866_14;
wire n5866_15;
wire n5867_8;
wire n5867_9;
wire n5867_10;
wire n5867_11;
wire n5867_12;
wire n5868_8;
wire n5868_9;
wire n5868_10;
wire n5868_11;
wire n5868_12;
wire n5869_8;
wire n5869_9;
wire n5869_10;
wire n5869_11;
wire n5869_12;
wire n5870_8;
wire n5870_9;
wire n5870_10;
wire n5870_11;
wire n5870_12;
wire n5871_8;
wire n5871_9;
wire n5871_10;
wire n5871_11;
wire n5871_12;
wire n5872_8;
wire n5872_9;
wire n5872_10;
wire n5872_11;
wire n5872_12;
wire n5873_8;
wire n5873_9;
wire n5873_10;
wire n5873_11;
wire n5873_12;
wire n5874_8;
wire n5874_9;
wire n5874_10;
wire n5874_11;
wire n5874_12;
wire n5875_8;
wire n5875_9;
wire n5875_10;
wire n5875_11;
wire n5875_12;
wire n5876_8;
wire n5876_9;
wire n5876_10;
wire n5876_11;
wire n5876_12;
wire n5877_8;
wire n5877_9;
wire n5877_10;
wire n5877_11;
wire n5877_12;
wire n5878_8;
wire n5878_9;
wire n5878_10;
wire n5878_11;
wire n5878_12;
wire n5879_8;
wire n5879_9;
wire n5879_10;
wire n5879_11;
wire n5879_12;
wire n5880_8;
wire n5880_9;
wire n5880_10;
wire n5880_11;
wire n5880_12;
wire n5881_8;
wire n5881_9;
wire n5881_10;
wire n5881_11;
wire n5881_12;
wire n5882_10;
wire n5882_11;
wire n5882_12;
wire n5882_13;
wire n5883_9;
wire n5883_10;
wire n5883_11;
wire n5883_12;
wire n5883_13;
wire n5883_14;
wire ff_cache0_already_read_13;
wire ff_cache1_already_read_11;
wire ff_cache2_already_read_11;
wire ff_cache3_already_read_13;
wire ff_cache3_already_read_14;
wire ff_cache_vram_rdata_en_10;
wire ff_cache_vram_rdata_en_11;
wire ff_cache_vram_rdata_en_12;
wire ff_cache0_address_15_13;
wire ff_cache1_address_16_13;
wire ff_cache1_address_16_14;
wire ff_cache2_address_16_12;
wire ff_cache2_address_16_13;
wire ff_cache3_address_16_14;
wire ff_cache3_address_16_15;
wire ff_cache0_data_en_11;
wire ff_cache1_data_en_11;
wire ff_cache3_data_en_11;
wire ff_cache0_data_mask_2_14;
wire ff_cache0_data_mask_2_15;
wire ff_cache2_data_mask_3_16;
wire ff_vram_valid_15;
wire ff_vram_valid_16;
wire ff_vram_valid_17;
wire ff_vram_valid_18;
wire n6681_16;
wire n6681_17;
wire n5852_15;
wire n5852_16;
wire n5853_15;
wire n5853_16;
wire n5854_13;
wire n5854_14;
wire n5855_13;
wire n5855_14;
wire n5856_16;
wire n5856_17;
wire n5857_14;
wire n5858_13;
wire n5858_14;
wire n5859_13;
wire n5859_14;
wire n5860_13;
wire n5860_14;
wire n5861_15;
wire n5861_16;
wire n5862_14;
wire n5863_13;
wire n5863_14;
wire n5864_13;
wire n5864_14;
wire n5865_13;
wire n5865_14;
wire n5866_16;
wire n5866_17;
wire n5867_13;
wire n5867_14;
wire n5868_13;
wire n5868_14;
wire n5869_13;
wire n5869_14;
wire n5870_13;
wire n5870_14;
wire n5871_13;
wire n5871_14;
wire n5872_13;
wire n5872_14;
wire n5873_13;
wire n5873_14;
wire n5874_13;
wire n5874_14;
wire n5875_13;
wire n5875_14;
wire n5876_13;
wire n5876_14;
wire n5877_13;
wire n5877_14;
wire n5878_13;
wire n5878_14;
wire n5879_13;
wire n5879_14;
wire n5880_13;
wire n5880_14;
wire n5881_13;
wire n5881_14;
wire n5882_14;
wire n5882_15;
wire n5882_16;
wire n5883_15;
wire n5883_16;
wire n5883_17;
wire ff_cache3_already_read_15;
wire ff_cache_vram_rdata_en_13;
wire ff_vram_valid_19;
wire n5884_14;
wire n5885_14;
wire n5886_14;
wire n5887_14;
wire ff_flush_state_1_12;
wire ff_cache0_already_read_15;
wire ff_cache3_already_read_17;
wire n1505_15;
wire ff_cache3_address_16_17;
wire ff_cache3_already_read_19;
wire ff_cache0_address_15_16;
wire ff_cache0_already_read_17;
wire n5882_18;
wire ff_cache2_already_read_14;
wire ff_cache1_data_mask_3_20;
wire ff_cache1_data_31_17;
wire ff_cache1_already_read_13;
wire n5862_16;
wire n5857_16;
wire n5856_19;
wire ff_cache1_data_mask_1_14;
wire ff_cache3_data_15_13;
wire ff_cache2_data_15_13;
wire ff_cache1_data_15_13;
wire n5613_10;
wire n5618_11;
wire n5628_10;
wire ff_cache1_data_mask_2_14;
wire ff_cache3_data_23_13;
wire ff_cache2_data_23_13;
wire ff_cache1_data_23_13;
wire n5612_10;
wire n5617_11;
wire n5627_10;
wire ff_cache1_data_mask_3_22;
wire ff_cache3_data_31_15;
wire ff_cache2_data_31_15;
wire ff_cache1_data_31_19;
wire n5611_10;
wire n5616_11;
wire n5626_10;
wire ff_cache1_data_mask_0_14;
wire ff_cache3_data_7_13;
wire ff_cache2_data_7_13;
wire ff_cache1_data_7_13;
wire n5614_11;
wire n5619_11;
wire n5624_11;
wire n5629_11;
wire ff_cache3_data_mask_0_15;
wire ff_cache3_data_mask_3_19;
wire ff_cache3_data_mask_2_15;
wire ff_cache3_data_mask_1_15;
wire ff_cache3_data_31_17;
wire ff_cache2_data_31_17;
wire ff_cache3_data_mask_3_21;
wire ff_cache1_data_31_21;
wire n1505_17;
wire n6680_13;
wire n5008_10;
wire ff_cache2_data_mask_3_19;
wire n5623_12;
wire ff_cache0_data_en_13;
wire n5851_19;
wire n6678_12;
wire n6679_18;
wire ff_cache1_data_mask_3_24;
wire ff_cache1_data_31_23;
wire ff_cache0_already_read_19;
wire n1343_5;
wire n1342_5;
wire n1341_5;
wire n1340_5;
wire n1339_5;
wire n1338_5;
wire n1337_5;
wire n1336_6;
wire n5881_16;
wire n5880_16;
wire n5879_16;
wire n5878_16;
wire n5877_16;
wire n5876_16;
wire n5875_16;
wire n5874_16;
wire n5873_16;
wire n5872_16;
wire n5871_16;
wire n5870_16;
wire n5869_16;
wire n5868_16;
wire n5867_16;
wire n5865_16;
wire n5864_16;
wire n5863_16;
wire n5860_16;
wire n5859_16;
wire n5858_16;
wire n5855_16;
wire n5854_17;
wire n5854_19;
wire n5856_21;
wire n5856_23;
wire n5883_19;
wire n5851_21;
wire n5850_19;
wire n5849_19;
wire n5848_19;
wire n5847_19;
wire n5846_19;
wire n5845_19;
wire n5844_19;
wire n5843_19;
wire n5842_19;
wire n5841_19;
wire n5840_19;
wire n5839_19;
wire n5838_19;
wire n5837_20;
wire n5836_18;
wire ff_cache2_already_read_16;
wire n6680_15;
wire ff_cache0_address_15_18;
wire ff_cache_vram_rdata_en_15;
wire n5852_18;
wire n5866_19;
wire n5882_20;
wire ff_cache0_already_read;
wire ff_cache1_already_read;
wire ff_cache2_already_read;
wire ff_cache3_already_read;
wire ff_cache0_data_en;
wire ff_cache1_data_en;
wire ff_cache2_data_en;
wire ff_cache3_data_en;
wire n4_1_SUM;
wire n4_3;
wire n5_1_SUM;
wire n5_3;
wire n6_1_SUM;
wire n6_3;
wire n7_1_SUM;
wire n7_3;
wire n8_1_SUM;
wire n8_3;
wire n9_1_SUM;
wire n9_3;
wire n10_1_SUM;
wire n10_3;
wire n11_1_SUM;
wire n11_3;
wire n12_1_SUM;
wire n12_3;
wire n13_1_SUM;
wire n13_3;
wire n14_1_SUM;
wire n14_3;
wire n15_1_SUM;
wire n15_3;
wire n16_1_SUM;
wire n16_3;
wire n17_1_SUM;
wire n17_3;
wire n18_1_SUM;
wire n18_3;
wire n21_1_SUM;
wire n21_3;
wire n22_1_SUM;
wire n22_3;
wire n23_1_SUM;
wire n23_3;
wire n24_1_SUM;
wire n24_3;
wire n25_1_SUM;
wire n25_3;
wire n26_1_SUM;
wire n26_3;
wire n27_1_SUM;
wire n27_3;
wire n28_1_SUM;
wire n28_3;
wire n29_1_SUM;
wire n29_3;
wire n30_1_SUM;
wire n30_3;
wire n31_1_SUM;
wire n31_3;
wire n32_1_SUM;
wire n32_3;
wire n33_1_SUM;
wire n33_3;
wire n34_1_SUM;
wire n34_3;
wire n35_1_SUM;
wire n35_3;
wire n38_1_SUM;
wire n38_3;
wire n39_1_SUM;
wire n39_3;
wire n40_1_SUM;
wire n40_3;
wire n41_1_SUM;
wire n41_3;
wire n42_1_SUM;
wire n42_3;
wire n43_1_SUM;
wire n43_3;
wire n44_1_SUM;
wire n44_3;
wire n45_1_SUM;
wire n45_3;
wire n46_1_SUM;
wire n46_3;
wire n47_1_SUM;
wire n47_3;
wire n48_1_SUM;
wire n48_3;
wire n49_1_SUM;
wire n49_3;
wire n50_1_SUM;
wire n50_3;
wire n51_1_SUM;
wire n51_3;
wire n52_1_SUM;
wire n52_3;
wire n55_1_SUM;
wire n55_3;
wire n56_1_SUM;
wire n56_3;
wire n57_1_SUM;
wire n57_3;
wire n58_1_SUM;
wire n58_3;
wire n59_1_SUM;
wire n59_3;
wire n60_1_SUM;
wire n60_3;
wire n61_1_SUM;
wire n61_3;
wire n62_1_SUM;
wire n62_3;
wire n63_1_SUM;
wire n63_3;
wire n64_1_SUM;
wire n64_3;
wire n65_1_SUM;
wire n65_3;
wire n66_1_SUM;
wire n66_3;
wire n67_1_SUM;
wire n67_3;
wire n68_1_SUM;
wire n68_3;
wire n69_1_SUM;
wire n69_3;
wire n81_9;
wire n82_9;
wire n83_9;
wire n84_9;
wire n85_9;
wire n86_9;
wire n87_9;
wire n88_9;
wire n89_9;
wire n90_9;
wire n91_9;
wire n92_9;
wire n93_9;
wire n94_9;
wire n95_9;
wire n97_9;
wire n98_9;
wire n99_9;
wire n100_9;
wire n101_9;
wire n102_9;
wire n103_9;
wire n104_9;
wire n105_9;
wire n106_9;
wire n107_9;
wire n108_9;
wire n109_9;
wire n111_9;
wire n112_9;
wire n113_9;
wire n114_9;
wire n115_9;
wire n116_9;
wire n117_9;
wire n118_9;
wire n119_9;
wire n120_9;
wire n121_9;
wire n122_9;
wire n123_9;
wire n124_9;
wire n125_9;
wire n127_9;
wire n374_16;
wire n375_15;
wire n376_15;
wire n377_15;
wire n378_15;
wire n379_15;
wire n380_15;
wire n381_15;
wire n382_15;
wire n383_15;
wire n384_15;
wire n385_15;
wire n386_15;
wire n387_15;
wire n388_15;
wire n421_15;
wire n422_15;
wire n423_15;
wire n424_15;
wire n448_9;
wire n451_9;
wire n452_9;
wire n453_9;
wire n454_9;
wire n455_9;
wire n456_9;
wire n457_9;
wire n458_9;
wire n491_9;
wire n494_9;
wire n495_9;
wire n496_9;
wire n497_9;
wire n498_9;
wire n499_9;
wire n500_9;
wire n501_9;
wire n534_9;
wire n537_9;
wire n538_9;
wire n539_9;
wire n540_9;
wire n541_9;
wire n542_9;
wire n543_9;
wire n544_9;
wire n577_9;
wire n580_9;
wire n581_9;
wire n582_9;
wire n583_9;
wire n584_9;
wire n585_9;
wire n586_9;
wire n587_9;
wire n4766_9;
wire n4767_9;
wire n4768_9;
wire n4769_9;
wire n4770_9;
wire n4771_9;
wire n4772_9;
wire n4773_9;
wire n1196_3;
wire n1197_3;
wire n1198_3;
wire n1199_3;
wire n1200_3;
wire n1201_3;
wire n1202_3;
wire n1203_3;
wire n4175_8;
wire n4176_8;
wire n4177_8;
wire n4178_8;
wire n5607_12;
wire n5608_12;
wire n5609_12;
wire n5610_12;
wire n5001_6;
wire n5002_5;
wire n5003_5;
wire n5004_5;
wire n5005_5;
wire n5006_5;
wire n5007_5;
wire n5008_5;
wire n5837_14;
wire n5838_14;
wire n5839_14;
wire n5840_14;
wire n5841_14;
wire n5842_14;
wire n5843_14;
wire n5844_14;
wire n5845_14;
wire n5846_14;
wire n5847_14;
wire n5848_14;
wire n5849_14;
wire n5850_14;
wire n5851_14;
wire [16:2] ff_cache0_address;
wire [31:0] ff_cache0_data;
wire [3:0] ff_cache0_data_mask;
wire [16:2] ff_cache1_address;
wire [31:0] ff_cache1_data;
wire [3:0] ff_cache1_data_mask;
wire [16:2] ff_cache2_address;
wire [31:0] ff_cache2_data;
wire [3:0] ff_cache2_data_mask;
wire [16:2] ff_cache3_address;
wire [31:0] ff_cache3_data;
wire [3:0] ff_cache3_data_mask;
wire [1:0] ff_priority;
wire VCC;
wire GND;
  LUT3 n81_s6 (
    .F(n81_6),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache1_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s6.INIT=8'hCA;
  LUT3 n81_s7 (
    .F(n81_7),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache3_address[16]),
    .I2(ff_priority[0]) 
);
defparam n81_s7.INIT=8'hCA;
  LUT3 n82_s6 (
    .F(n82_6),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache1_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s6.INIT=8'hCA;
  LUT3 n82_s7 (
    .F(n82_7),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache3_address[15]),
    .I2(ff_priority[0]) 
);
defparam n82_s7.INIT=8'hCA;
  LUT3 n83_s6 (
    .F(n83_6),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache1_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s6.INIT=8'hCA;
  LUT3 n83_s7 (
    .F(n83_7),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache3_address[14]),
    .I2(ff_priority[0]) 
);
defparam n83_s7.INIT=8'hCA;
  LUT3 n84_s6 (
    .F(n84_6),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache1_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s6.INIT=8'hCA;
  LUT3 n84_s7 (
    .F(n84_7),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache3_address[13]),
    .I2(ff_priority[0]) 
);
defparam n84_s7.INIT=8'hCA;
  LUT3 n85_s6 (
    .F(n85_6),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache1_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s6.INIT=8'hCA;
  LUT3 n85_s7 (
    .F(n85_7),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache3_address[12]),
    .I2(ff_priority[0]) 
);
defparam n85_s7.INIT=8'hCA;
  LUT3 n86_s6 (
    .F(n86_6),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache1_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s6.INIT=8'hCA;
  LUT3 n86_s7 (
    .F(n86_7),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache3_address[11]),
    .I2(ff_priority[0]) 
);
defparam n86_s7.INIT=8'hCA;
  LUT3 n87_s6 (
    .F(n87_6),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache1_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s6.INIT=8'hCA;
  LUT3 n87_s7 (
    .F(n87_7),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache3_address[10]),
    .I2(ff_priority[0]) 
);
defparam n87_s7.INIT=8'hCA;
  LUT3 n88_s6 (
    .F(n88_6),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache1_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s6.INIT=8'hCA;
  LUT3 n88_s7 (
    .F(n88_7),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache3_address[9]),
    .I2(ff_priority[0]) 
);
defparam n88_s7.INIT=8'hCA;
  LUT3 n89_s6 (
    .F(n89_6),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache1_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s6.INIT=8'hCA;
  LUT3 n89_s7 (
    .F(n89_7),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache3_address[8]),
    .I2(ff_priority[0]) 
);
defparam n89_s7.INIT=8'hCA;
  LUT3 n90_s6 (
    .F(n90_6),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache1_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s6.INIT=8'hCA;
  LUT3 n90_s7 (
    .F(n90_7),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache3_address[7]),
    .I2(ff_priority[0]) 
);
defparam n90_s7.INIT=8'hCA;
  LUT3 n91_s6 (
    .F(n91_6),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache1_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s6.INIT=8'hCA;
  LUT3 n91_s7 (
    .F(n91_7),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache3_address[6]),
    .I2(ff_priority[0]) 
);
defparam n91_s7.INIT=8'hCA;
  LUT3 n92_s6 (
    .F(n92_6),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache1_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s6.INIT=8'hCA;
  LUT3 n92_s7 (
    .F(n92_7),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache3_address[5]),
    .I2(ff_priority[0]) 
);
defparam n92_s7.INIT=8'hCA;
  LUT3 n93_s6 (
    .F(n93_6),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache1_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s6.INIT=8'hCA;
  LUT3 n93_s7 (
    .F(n93_7),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache3_address[4]),
    .I2(ff_priority[0]) 
);
defparam n93_s7.INIT=8'hCA;
  LUT3 n94_s6 (
    .F(n94_6),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache1_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s6.INIT=8'hCA;
  LUT3 n94_s7 (
    .F(n94_7),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache3_address[3]),
    .I2(ff_priority[0]) 
);
defparam n94_s7.INIT=8'hCA;
  LUT3 n95_s6 (
    .F(n95_6),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache1_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s6.INIT=8'hCA;
  LUT3 n95_s7 (
    .F(n95_7),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache3_address[2]),
    .I2(ff_priority[0]) 
);
defparam n95_s7.INIT=8'hCA;
  LUT3 n96_s3 (
    .F(n96_6),
    .I0(ff_cache0_data[31]),
    .I1(ff_cache1_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s3.INIT=8'hCA;
  LUT3 n96_s4 (
    .F(n96_7),
    .I0(ff_cache2_data[31]),
    .I1(ff_cache3_data[31]),
    .I2(ff_priority[0]) 
);
defparam n96_s4.INIT=8'hCA;
  LUT3 n97_s6 (
    .F(n97_6),
    .I0(ff_cache0_data[30]),
    .I1(ff_cache1_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s6.INIT=8'hCA;
  LUT3 n97_s7 (
    .F(n97_7),
    .I0(ff_cache2_data[30]),
    .I1(ff_cache3_data[30]),
    .I2(ff_priority[0]) 
);
defparam n97_s7.INIT=8'hCA;
  LUT3 n98_s6 (
    .F(n98_6),
    .I0(ff_cache0_data[29]),
    .I1(ff_cache1_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s6.INIT=8'hCA;
  LUT3 n98_s7 (
    .F(n98_7),
    .I0(ff_cache2_data[29]),
    .I1(ff_cache3_data[29]),
    .I2(ff_priority[0]) 
);
defparam n98_s7.INIT=8'hCA;
  LUT3 n99_s6 (
    .F(n99_6),
    .I0(ff_cache0_data[28]),
    .I1(ff_cache1_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s6.INIT=8'hCA;
  LUT3 n99_s7 (
    .F(n99_7),
    .I0(ff_cache2_data[28]),
    .I1(ff_cache3_data[28]),
    .I2(ff_priority[0]) 
);
defparam n99_s7.INIT=8'hCA;
  LUT3 n100_s6 (
    .F(n100_6),
    .I0(ff_cache0_data[27]),
    .I1(ff_cache1_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s6.INIT=8'hCA;
  LUT3 n100_s7 (
    .F(n100_7),
    .I0(ff_cache2_data[27]),
    .I1(ff_cache3_data[27]),
    .I2(ff_priority[0]) 
);
defparam n100_s7.INIT=8'hCA;
  LUT3 n101_s6 (
    .F(n101_6),
    .I0(ff_cache0_data[26]),
    .I1(ff_cache1_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s6.INIT=8'hCA;
  LUT3 n101_s7 (
    .F(n101_7),
    .I0(ff_cache2_data[26]),
    .I1(ff_cache3_data[26]),
    .I2(ff_priority[0]) 
);
defparam n101_s7.INIT=8'hCA;
  LUT3 n102_s6 (
    .F(n102_6),
    .I0(ff_cache0_data[25]),
    .I1(ff_cache1_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s6.INIT=8'hCA;
  LUT3 n102_s7 (
    .F(n102_7),
    .I0(ff_cache2_data[25]),
    .I1(ff_cache3_data[25]),
    .I2(ff_priority[0]) 
);
defparam n102_s7.INIT=8'hCA;
  LUT3 n103_s6 (
    .F(n103_6),
    .I0(ff_cache0_data[24]),
    .I1(ff_cache1_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s6.INIT=8'hCA;
  LUT3 n103_s7 (
    .F(n103_7),
    .I0(ff_cache2_data[24]),
    .I1(ff_cache3_data[24]),
    .I2(ff_priority[0]) 
);
defparam n103_s7.INIT=8'hCA;
  LUT3 n104_s6 (
    .F(n104_6),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache1_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s6.INIT=8'hCA;
  LUT3 n104_s7 (
    .F(n104_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache3_data[23]),
    .I2(ff_priority[0]) 
);
defparam n104_s7.INIT=8'hCA;
  LUT3 n105_s6 (
    .F(n105_6),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache1_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s6.INIT=8'hCA;
  LUT3 n105_s7 (
    .F(n105_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache3_data[22]),
    .I2(ff_priority[0]) 
);
defparam n105_s7.INIT=8'hCA;
  LUT3 n106_s6 (
    .F(n106_6),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache1_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s6.INIT=8'hCA;
  LUT3 n106_s7 (
    .F(n106_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache3_data[21]),
    .I2(ff_priority[0]) 
);
defparam n106_s7.INIT=8'hCA;
  LUT3 n107_s6 (
    .F(n107_6),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache1_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s6.INIT=8'hCA;
  LUT3 n107_s7 (
    .F(n107_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache3_data[20]),
    .I2(ff_priority[0]) 
);
defparam n107_s7.INIT=8'hCA;
  LUT3 n108_s6 (
    .F(n108_6),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache1_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s6.INIT=8'hCA;
  LUT3 n108_s7 (
    .F(n108_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache3_data[19]),
    .I2(ff_priority[0]) 
);
defparam n108_s7.INIT=8'hCA;
  LUT3 n109_s6 (
    .F(n109_6),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache1_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s6.INIT=8'hCA;
  LUT3 n109_s7 (
    .F(n109_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache3_data[18]),
    .I2(ff_priority[0]) 
);
defparam n109_s7.INIT=8'hCA;
  LUT3 n110_s3 (
    .F(n110_6),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache1_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s3.INIT=8'hCA;
  LUT3 n110_s4 (
    .F(n110_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache3_data[17]),
    .I2(ff_priority[0]) 
);
defparam n110_s4.INIT=8'hCA;
  LUT3 n111_s6 (
    .F(n111_6),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache1_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s6.INIT=8'hCA;
  LUT3 n111_s7 (
    .F(n111_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache3_data[16]),
    .I2(ff_priority[0]) 
);
defparam n111_s7.INIT=8'hCA;
  LUT3 n112_s6 (
    .F(n112_6),
    .I0(ff_cache0_data[15]),
    .I1(ff_cache1_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s6.INIT=8'hCA;
  LUT3 n112_s7 (
    .F(n112_7),
    .I0(ff_cache2_data[15]),
    .I1(ff_cache3_data[15]),
    .I2(ff_priority[0]) 
);
defparam n112_s7.INIT=8'hCA;
  LUT3 n113_s6 (
    .F(n113_6),
    .I0(ff_cache0_data[14]),
    .I1(ff_cache1_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s6.INIT=8'hCA;
  LUT3 n113_s7 (
    .F(n113_7),
    .I0(ff_cache2_data[14]),
    .I1(ff_cache3_data[14]),
    .I2(ff_priority[0]) 
);
defparam n113_s7.INIT=8'hCA;
  LUT3 n114_s6 (
    .F(n114_6),
    .I0(ff_cache0_data[13]),
    .I1(ff_cache1_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s6.INIT=8'hCA;
  LUT3 n114_s7 (
    .F(n114_7),
    .I0(ff_cache2_data[13]),
    .I1(ff_cache3_data[13]),
    .I2(ff_priority[0]) 
);
defparam n114_s7.INIT=8'hCA;
  LUT3 n115_s6 (
    .F(n115_6),
    .I0(ff_cache0_data[12]),
    .I1(ff_cache1_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s6.INIT=8'hCA;
  LUT3 n115_s7 (
    .F(n115_7),
    .I0(ff_cache2_data[12]),
    .I1(ff_cache3_data[12]),
    .I2(ff_priority[0]) 
);
defparam n115_s7.INIT=8'hCA;
  LUT3 n116_s6 (
    .F(n116_6),
    .I0(ff_cache0_data[11]),
    .I1(ff_cache1_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s6.INIT=8'hCA;
  LUT3 n116_s7 (
    .F(n116_7),
    .I0(ff_cache2_data[11]),
    .I1(ff_cache3_data[11]),
    .I2(ff_priority[0]) 
);
defparam n116_s7.INIT=8'hCA;
  LUT3 n117_s6 (
    .F(n117_6),
    .I0(ff_cache0_data[10]),
    .I1(ff_cache1_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s6.INIT=8'hCA;
  LUT3 n117_s7 (
    .F(n117_7),
    .I0(ff_cache2_data[10]),
    .I1(ff_cache3_data[10]),
    .I2(ff_priority[0]) 
);
defparam n117_s7.INIT=8'hCA;
  LUT3 n118_s6 (
    .F(n118_6),
    .I0(ff_cache0_data[9]),
    .I1(ff_cache1_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s6.INIT=8'hCA;
  LUT3 n118_s7 (
    .F(n118_7),
    .I0(ff_cache2_data[9]),
    .I1(ff_cache3_data[9]),
    .I2(ff_priority[0]) 
);
defparam n118_s7.INIT=8'hCA;
  LUT3 n119_s6 (
    .F(n119_6),
    .I0(ff_cache0_data[8]),
    .I1(ff_cache1_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s6.INIT=8'hCA;
  LUT3 n119_s7 (
    .F(n119_7),
    .I0(ff_cache2_data[8]),
    .I1(ff_cache3_data[8]),
    .I2(ff_priority[0]) 
);
defparam n119_s7.INIT=8'hCA;
  LUT3 n120_s6 (
    .F(n120_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache1_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s6.INIT=8'hCA;
  LUT3 n120_s7 (
    .F(n120_7),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache3_data[7]),
    .I2(ff_priority[0]) 
);
defparam n120_s7.INIT=8'hCA;
  LUT3 n121_s6 (
    .F(n121_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache1_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s6.INIT=8'hCA;
  LUT3 n121_s7 (
    .F(n121_7),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache3_data[6]),
    .I2(ff_priority[0]) 
);
defparam n121_s7.INIT=8'hCA;
  LUT3 n122_s6 (
    .F(n122_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache1_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s6.INIT=8'hCA;
  LUT3 n122_s7 (
    .F(n122_7),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache3_data[5]),
    .I2(ff_priority[0]) 
);
defparam n122_s7.INIT=8'hCA;
  LUT3 n123_s6 (
    .F(n123_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache1_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s6.INIT=8'hCA;
  LUT3 n123_s7 (
    .F(n123_7),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache3_data[4]),
    .I2(ff_priority[0]) 
);
defparam n123_s7.INIT=8'hCA;
  LUT3 n124_s6 (
    .F(n124_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache1_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s6.INIT=8'hCA;
  LUT3 n124_s7 (
    .F(n124_7),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache3_data[3]),
    .I2(ff_priority[0]) 
);
defparam n124_s7.INIT=8'hCA;
  LUT3 n125_s6 (
    .F(n125_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache1_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s6.INIT=8'hCA;
  LUT3 n125_s7 (
    .F(n125_7),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache3_data[2]),
    .I2(ff_priority[0]) 
);
defparam n125_s7.INIT=8'hCA;
  LUT3 n126_s3 (
    .F(n126_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache1_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s3.INIT=8'hCA;
  LUT3 n126_s4 (
    .F(n126_7),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache3_data[1]),
    .I2(ff_priority[0]) 
);
defparam n126_s4.INIT=8'hCA;
  LUT3 n127_s6 (
    .F(n127_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache1_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s6.INIT=8'hCA;
  LUT3 n127_s7 (
    .F(n127_7),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache3_data[0]),
    .I2(ff_priority[0]) 
);
defparam n127_s7.INIT=8'hCA;
  LUT3 n374_s13 (
    .F(n374_13),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache2_address[16]),
    .I2(ff_flush_state[0]) 
);
defparam n374_s13.INIT=8'hCA;
  LUT3 n374_s14 (
    .F(n374_14),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache0_address[16]),
    .I2(ff_flush_state[0]) 
);
defparam n374_s14.INIT=8'hCA;
  LUT3 n375_s12 (
    .F(n375_12),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache2_address[15]),
    .I2(ff_flush_state[0]) 
);
defparam n375_s12.INIT=8'hCA;
  LUT3 n375_s13 (
    .F(n375_13),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache0_address[15]),
    .I2(ff_flush_state[0]) 
);
defparam n375_s13.INIT=8'hCA;
  LUT3 n376_s12 (
    .F(n376_12),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache2_address[14]),
    .I2(ff_flush_state[0]) 
);
defparam n376_s12.INIT=8'hCA;
  LUT3 n376_s13 (
    .F(n376_13),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache0_address[14]),
    .I2(ff_flush_state[0]) 
);
defparam n376_s13.INIT=8'hCA;
  LUT3 n377_s12 (
    .F(n377_12),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache2_address[13]),
    .I2(ff_flush_state[0]) 
);
defparam n377_s12.INIT=8'hCA;
  LUT3 n377_s13 (
    .F(n377_13),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache0_address[13]),
    .I2(ff_flush_state[0]) 
);
defparam n377_s13.INIT=8'hCA;
  LUT3 n378_s12 (
    .F(n378_12),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache2_address[12]),
    .I2(ff_flush_state[0]) 
);
defparam n378_s12.INIT=8'hCA;
  LUT3 n378_s13 (
    .F(n378_13),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache0_address[12]),
    .I2(ff_flush_state[0]) 
);
defparam n378_s13.INIT=8'hCA;
  LUT3 n379_s12 (
    .F(n379_12),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache2_address[11]),
    .I2(ff_flush_state[0]) 
);
defparam n379_s12.INIT=8'hCA;
  LUT3 n379_s13 (
    .F(n379_13),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache0_address[11]),
    .I2(ff_flush_state[0]) 
);
defparam n379_s13.INIT=8'hCA;
  LUT3 n380_s12 (
    .F(n380_12),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache2_address[10]),
    .I2(ff_flush_state[0]) 
);
defparam n380_s12.INIT=8'hCA;
  LUT3 n380_s13 (
    .F(n380_13),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache0_address[10]),
    .I2(ff_flush_state[0]) 
);
defparam n380_s13.INIT=8'hCA;
  LUT3 n381_s12 (
    .F(n381_12),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache2_address[9]),
    .I2(ff_flush_state[0]) 
);
defparam n381_s12.INIT=8'hCA;
  LUT3 n381_s13 (
    .F(n381_13),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache0_address[9]),
    .I2(ff_flush_state[0]) 
);
defparam n381_s13.INIT=8'hCA;
  LUT3 n382_s12 (
    .F(n382_12),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache2_address[8]),
    .I2(ff_flush_state[0]) 
);
defparam n382_s12.INIT=8'hCA;
  LUT3 n382_s13 (
    .F(n382_13),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache0_address[8]),
    .I2(ff_flush_state[0]) 
);
defparam n382_s13.INIT=8'hCA;
  LUT3 n383_s12 (
    .F(n383_12),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache2_address[7]),
    .I2(ff_flush_state[0]) 
);
defparam n383_s12.INIT=8'hCA;
  LUT3 n383_s13 (
    .F(n383_13),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache0_address[7]),
    .I2(ff_flush_state[0]) 
);
defparam n383_s13.INIT=8'hCA;
  LUT3 n384_s12 (
    .F(n384_12),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache2_address[6]),
    .I2(ff_flush_state[0]) 
);
defparam n384_s12.INIT=8'hCA;
  LUT3 n384_s13 (
    .F(n384_13),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache0_address[6]),
    .I2(ff_flush_state[0]) 
);
defparam n384_s13.INIT=8'hCA;
  LUT3 n385_s12 (
    .F(n385_12),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache2_address[5]),
    .I2(ff_flush_state[0]) 
);
defparam n385_s12.INIT=8'hCA;
  LUT3 n385_s13 (
    .F(n385_13),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache0_address[5]),
    .I2(ff_flush_state[0]) 
);
defparam n385_s13.INIT=8'hCA;
  LUT3 n386_s12 (
    .F(n386_12),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache2_address[4]),
    .I2(ff_flush_state[0]) 
);
defparam n386_s12.INIT=8'hCA;
  LUT3 n386_s13 (
    .F(n386_13),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache0_address[4]),
    .I2(ff_flush_state[0]) 
);
defparam n386_s13.INIT=8'hCA;
  LUT3 n387_s12 (
    .F(n387_12),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache2_address[3]),
    .I2(ff_flush_state[0]) 
);
defparam n387_s12.INIT=8'hCA;
  LUT3 n387_s13 (
    .F(n387_13),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache0_address[3]),
    .I2(ff_flush_state[0]) 
);
defparam n387_s13.INIT=8'hCA;
  LUT3 n388_s12 (
    .F(n388_12),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache2_address[2]),
    .I2(ff_flush_state[0]) 
);
defparam n388_s12.INIT=8'hCA;
  LUT3 n388_s13 (
    .F(n388_13),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache0_address[2]),
    .I2(ff_flush_state[0]) 
);
defparam n388_s13.INIT=8'hCA;
  LUT3 n5607_s12 (
    .F(n421_12),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_flush_state[0]) 
);
defparam n5607_s12.INIT=8'hCA;
  LUT3 n5607_s13 (
    .F(n421_13),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_flush_state[0]) 
);
defparam n5607_s13.INIT=8'hCA;
  LUT3 n5608_s12 (
    .F(n422_12),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_flush_state[0]) 
);
defparam n5608_s12.INIT=8'hCA;
  LUT3 n5608_s13 (
    .F(n422_13),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_flush_state[0]) 
);
defparam n5608_s13.INIT=8'hCA;
  LUT3 n5609_s12 (
    .F(n423_12),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_flush_state[0]) 
);
defparam n5609_s12.INIT=8'hCA;
  LUT3 n5609_s13 (
    .F(n423_13),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_flush_state[0]) 
);
defparam n5609_s13.INIT=8'hCA;
  LUT3 n5610_s12 (
    .F(n424_12),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_flush_state[0]) 
);
defparam n5610_s12.INIT=8'hCA;
  LUT3 n5610_s13 (
    .F(n424_13),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_flush_state[0]) 
);
defparam n5610_s13.INIT=8'hCA;
  LUT3 n448_s6 (
    .F(n448_6),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n448_s6.INIT=8'hCA;
  LUT3 n448_s7 (
    .F(n448_7),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n448_s7.INIT=8'hCA;
  LUT3 n451_s6 (
    .F(n451_6),
    .I0(ff_cache0_data[7]),
    .I1(ff_cache0_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n451_s6.INIT=8'hCA;
  LUT3 n451_s7 (
    .F(n451_7),
    .I0(ff_cache0_data[23]),
    .I1(ff_cache0_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n451_s7.INIT=8'hCA;
  LUT3 n452_s6 (
    .F(n452_6),
    .I0(ff_cache0_data[6]),
    .I1(ff_cache0_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n452_s6.INIT=8'hCA;
  LUT3 n452_s7 (
    .F(n452_7),
    .I0(ff_cache0_data[22]),
    .I1(ff_cache0_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n452_s7.INIT=8'hCA;
  LUT3 n453_s6 (
    .F(n453_6),
    .I0(ff_cache0_data[5]),
    .I1(ff_cache0_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n453_s6.INIT=8'hCA;
  LUT3 n453_s7 (
    .F(n453_7),
    .I0(ff_cache0_data[21]),
    .I1(ff_cache0_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n453_s7.INIT=8'hCA;
  LUT3 n454_s6 (
    .F(n454_6),
    .I0(ff_cache0_data[4]),
    .I1(ff_cache0_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n454_s6.INIT=8'hCA;
  LUT3 n454_s7 (
    .F(n454_7),
    .I0(ff_cache0_data[20]),
    .I1(ff_cache0_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n454_s7.INIT=8'hCA;
  LUT3 n455_s6 (
    .F(n455_6),
    .I0(ff_cache0_data[3]),
    .I1(ff_cache0_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n455_s6.INIT=8'hCA;
  LUT3 n455_s7 (
    .F(n455_7),
    .I0(ff_cache0_data[19]),
    .I1(ff_cache0_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n455_s7.INIT=8'hCA;
  LUT3 n456_s6 (
    .F(n456_6),
    .I0(ff_cache0_data[2]),
    .I1(ff_cache0_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n456_s6.INIT=8'hCA;
  LUT3 n456_s7 (
    .F(n456_7),
    .I0(ff_cache0_data[18]),
    .I1(ff_cache0_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n456_s7.INIT=8'hCA;
  LUT3 n457_s6 (
    .F(n457_6),
    .I0(ff_cache0_data[1]),
    .I1(ff_cache0_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n457_s6.INIT=8'hCA;
  LUT3 n457_s7 (
    .F(n457_7),
    .I0(ff_cache0_data[17]),
    .I1(ff_cache0_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n457_s7.INIT=8'hCA;
  LUT3 n458_s6 (
    .F(n458_6),
    .I0(ff_cache0_data[0]),
    .I1(ff_cache0_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n458_s6.INIT=8'hCA;
  LUT3 n458_s7 (
    .F(n458_7),
    .I0(ff_cache0_data[16]),
    .I1(ff_cache0_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n458_s7.INIT=8'hCA;
  LUT3 n491_s6 (
    .F(n491_6),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n491_s6.INIT=8'hCA;
  LUT3 n491_s7 (
    .F(n491_7),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n491_s7.INIT=8'hCA;
  LUT3 n494_s6 (
    .F(n494_6),
    .I0(ff_cache1_data[7]),
    .I1(ff_cache1_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n494_s6.INIT=8'hCA;
  LUT3 n494_s7 (
    .F(n494_7),
    .I0(ff_cache1_data[23]),
    .I1(ff_cache1_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n494_s7.INIT=8'hCA;
  LUT3 n495_s6 (
    .F(n495_6),
    .I0(ff_cache1_data[6]),
    .I1(ff_cache1_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n495_s6.INIT=8'hCA;
  LUT3 n495_s7 (
    .F(n495_7),
    .I0(ff_cache1_data[22]),
    .I1(ff_cache1_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n495_s7.INIT=8'hCA;
  LUT3 n496_s6 (
    .F(n496_6),
    .I0(ff_cache1_data[5]),
    .I1(ff_cache1_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n496_s6.INIT=8'hCA;
  LUT3 n496_s7 (
    .F(n496_7),
    .I0(ff_cache1_data[21]),
    .I1(ff_cache1_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n496_s7.INIT=8'hCA;
  LUT3 n497_s6 (
    .F(n497_6),
    .I0(ff_cache1_data[4]),
    .I1(ff_cache1_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n497_s6.INIT=8'hCA;
  LUT3 n497_s7 (
    .F(n497_7),
    .I0(ff_cache1_data[20]),
    .I1(ff_cache1_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n497_s7.INIT=8'hCA;
  LUT3 n498_s6 (
    .F(n498_6),
    .I0(ff_cache1_data[3]),
    .I1(ff_cache1_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n498_s6.INIT=8'hCA;
  LUT3 n498_s7 (
    .F(n498_7),
    .I0(ff_cache1_data[19]),
    .I1(ff_cache1_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n498_s7.INIT=8'hCA;
  LUT3 n499_s6 (
    .F(n499_6),
    .I0(ff_cache1_data[2]),
    .I1(ff_cache1_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n499_s6.INIT=8'hCA;
  LUT3 n499_s7 (
    .F(n499_7),
    .I0(ff_cache1_data[18]),
    .I1(ff_cache1_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n499_s7.INIT=8'hCA;
  LUT3 n500_s6 (
    .F(n500_6),
    .I0(ff_cache1_data[1]),
    .I1(ff_cache1_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n500_s6.INIT=8'hCA;
  LUT3 n500_s7 (
    .F(n500_7),
    .I0(ff_cache1_data[17]),
    .I1(ff_cache1_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n500_s7.INIT=8'hCA;
  LUT3 n501_s6 (
    .F(n501_6),
    .I0(ff_cache1_data[0]),
    .I1(ff_cache1_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n501_s6.INIT=8'hCA;
  LUT3 n501_s7 (
    .F(n501_7),
    .I0(ff_cache1_data[16]),
    .I1(ff_cache1_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n501_s7.INIT=8'hCA;
  LUT3 n534_s6 (
    .F(n534_6),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n534_s6.INIT=8'hCA;
  LUT3 n534_s7 (
    .F(n534_7),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n534_s7.INIT=8'hCA;
  LUT3 n1196_s3 (
    .F(n537_6),
    .I0(ff_cache2_data[7]),
    .I1(ff_cache2_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1196_s3.INIT=8'hCA;
  LUT3 n1196_s4 (
    .F(n537_7),
    .I0(ff_cache2_data[23]),
    .I1(ff_cache2_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1196_s4.INIT=8'hCA;
  LUT3 n1197_s3 (
    .F(n538_6),
    .I0(ff_cache2_data[6]),
    .I1(ff_cache2_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1197_s3.INIT=8'hCA;
  LUT3 n1197_s4 (
    .F(n538_7),
    .I0(ff_cache2_data[22]),
    .I1(ff_cache2_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1197_s4.INIT=8'hCA;
  LUT3 n1198_s3 (
    .F(n539_6),
    .I0(ff_cache2_data[5]),
    .I1(ff_cache2_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1198_s3.INIT=8'hCA;
  LUT3 n1198_s4 (
    .F(n539_7),
    .I0(ff_cache2_data[21]),
    .I1(ff_cache2_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1198_s4.INIT=8'hCA;
  LUT3 n1199_s3 (
    .F(n540_6),
    .I0(ff_cache2_data[4]),
    .I1(ff_cache2_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1199_s3.INIT=8'hCA;
  LUT3 n1199_s4 (
    .F(n540_7),
    .I0(ff_cache2_data[20]),
    .I1(ff_cache2_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1199_s4.INIT=8'hCA;
  LUT3 n1200_s3 (
    .F(n541_6),
    .I0(ff_cache2_data[3]),
    .I1(ff_cache2_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1200_s3.INIT=8'hCA;
  LUT3 n1200_s4 (
    .F(n541_7),
    .I0(ff_cache2_data[19]),
    .I1(ff_cache2_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1200_s4.INIT=8'hCA;
  LUT3 n1201_s3 (
    .F(n542_6),
    .I0(ff_cache2_data[2]),
    .I1(ff_cache2_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1201_s3.INIT=8'hCA;
  LUT3 n1201_s4 (
    .F(n542_7),
    .I0(ff_cache2_data[18]),
    .I1(ff_cache2_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1201_s4.INIT=8'hCA;
  LUT3 n1202_s3 (
    .F(n543_6),
    .I0(ff_cache2_data[1]),
    .I1(ff_cache2_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1202_s3.INIT=8'hCA;
  LUT3 n1202_s4 (
    .F(n543_7),
    .I0(ff_cache2_data[17]),
    .I1(ff_cache2_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1202_s4.INIT=8'hCA;
  LUT3 n1203_s3 (
    .F(n544_6),
    .I0(ff_cache2_data[0]),
    .I1(ff_cache2_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1203_s3.INIT=8'hCA;
  LUT3 n1203_s4 (
    .F(n544_7),
    .I0(ff_cache2_data[16]),
    .I1(ff_cache2_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1203_s4.INIT=8'hCA;
  LUT3 n577_s6 (
    .F(n577_6),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n577_s6.INIT=8'hCA;
  LUT3 n577_s7 (
    .F(n577_7),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_data_mask[3]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n577_s7.INIT=8'hCA;
  LUT3 n1196_s5 (
    .F(n580_6),
    .I0(ff_cache3_data[7]),
    .I1(ff_cache3_data[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1196_s5.INIT=8'hCA;
  LUT3 n1196_s6 (
    .F(n580_7),
    .I0(ff_cache3_data[23]),
    .I1(ff_cache3_data[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1196_s6.INIT=8'hCA;
  LUT3 n1197_s5 (
    .F(n581_6),
    .I0(ff_cache3_data[6]),
    .I1(ff_cache3_data[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1197_s5.INIT=8'hCA;
  LUT3 n1197_s6 (
    .F(n581_7),
    .I0(ff_cache3_data[22]),
    .I1(ff_cache3_data[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1197_s6.INIT=8'hCA;
  LUT3 n1198_s5 (
    .F(n582_6),
    .I0(ff_cache3_data[5]),
    .I1(ff_cache3_data[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1198_s5.INIT=8'hCA;
  LUT3 n1198_s6 (
    .F(n582_7),
    .I0(ff_cache3_data[21]),
    .I1(ff_cache3_data[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1198_s6.INIT=8'hCA;
  LUT3 n1199_s5 (
    .F(n583_6),
    .I0(ff_cache3_data[4]),
    .I1(ff_cache3_data[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1199_s5.INIT=8'hCA;
  LUT3 n1199_s6 (
    .F(n583_7),
    .I0(ff_cache3_data[20]),
    .I1(ff_cache3_data[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1199_s6.INIT=8'hCA;
  LUT3 n1200_s5 (
    .F(n584_6),
    .I0(ff_cache3_data[3]),
    .I1(ff_cache3_data[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1200_s5.INIT=8'hCA;
  LUT3 n1200_s6 (
    .F(n584_7),
    .I0(ff_cache3_data[19]),
    .I1(ff_cache3_data[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1200_s6.INIT=8'hCA;
  LUT3 n1201_s5 (
    .F(n585_6),
    .I0(ff_cache3_data[2]),
    .I1(ff_cache3_data[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1201_s5.INIT=8'hCA;
  LUT3 n1201_s6 (
    .F(n585_7),
    .I0(ff_cache3_data[18]),
    .I1(ff_cache3_data[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1201_s6.INIT=8'hCA;
  LUT3 n1202_s5 (
    .F(n586_6),
    .I0(ff_cache3_data[1]),
    .I1(ff_cache3_data[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1202_s5.INIT=8'hCA;
  LUT3 n1202_s6 (
    .F(n586_7),
    .I0(ff_cache3_data[17]),
    .I1(ff_cache3_data[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1202_s6.INIT=8'hCA;
  LUT3 n1203_s5 (
    .F(n587_6),
    .I0(ff_cache3_data[0]),
    .I1(ff_cache3_data[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1203_s5.INIT=8'hCA;
  LUT3 n1203_s6 (
    .F(n587_7),
    .I0(ff_cache3_data[16]),
    .I1(ff_cache3_data[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n1203_s6.INIT=8'hCA;
  LUT3 n4766_s6 (
    .F(n4766_6),
    .I0(w_command_vram_rdata[7]),
    .I1(w_command_vram_rdata[15]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4766_s6.INIT=8'hCA;
  LUT3 n4766_s7 (
    .F(n4766_7),
    .I0(w_command_vram_rdata[23]),
    .I1(w_command_vram_rdata[31]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4766_s7.INIT=8'hCA;
  LUT3 n4767_s6 (
    .F(n4767_6),
    .I0(w_command_vram_rdata[6]),
    .I1(w_command_vram_rdata[14]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4767_s6.INIT=8'hCA;
  LUT3 n4767_s7 (
    .F(n4767_7),
    .I0(w_command_vram_rdata[22]),
    .I1(w_command_vram_rdata[30]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4767_s7.INIT=8'hCA;
  LUT3 n4768_s6 (
    .F(n4768_6),
    .I0(w_command_vram_rdata[5]),
    .I1(w_command_vram_rdata[13]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4768_s6.INIT=8'hCA;
  LUT3 n4768_s7 (
    .F(n4768_7),
    .I0(w_command_vram_rdata[21]),
    .I1(w_command_vram_rdata[29]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4768_s7.INIT=8'hCA;
  LUT3 n4769_s6 (
    .F(n4769_6),
    .I0(w_command_vram_rdata[4]),
    .I1(w_command_vram_rdata[12]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4769_s6.INIT=8'hCA;
  LUT3 n4769_s7 (
    .F(n4769_7),
    .I0(w_command_vram_rdata[20]),
    .I1(w_command_vram_rdata[28]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4769_s7.INIT=8'hCA;
  LUT3 n4770_s6 (
    .F(n4770_6),
    .I0(w_command_vram_rdata[3]),
    .I1(w_command_vram_rdata[11]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4770_s6.INIT=8'hCA;
  LUT3 n4770_s7 (
    .F(n4770_7),
    .I0(w_command_vram_rdata[19]),
    .I1(w_command_vram_rdata[27]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4770_s7.INIT=8'hCA;
  LUT3 n4771_s6 (
    .F(n4771_6),
    .I0(w_command_vram_rdata[2]),
    .I1(w_command_vram_rdata[10]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4771_s6.INIT=8'hCA;
  LUT3 n4771_s7 (
    .F(n4771_7),
    .I0(w_command_vram_rdata[18]),
    .I1(w_command_vram_rdata[26]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4771_s7.INIT=8'hCA;
  LUT3 n4772_s6 (
    .F(n4772_6),
    .I0(w_command_vram_rdata[1]),
    .I1(w_command_vram_rdata[9]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4772_s6.INIT=8'hCA;
  LUT3 n4772_s7 (
    .F(n4772_7),
    .I0(w_command_vram_rdata[17]),
    .I1(w_command_vram_rdata[25]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4772_s7.INIT=8'hCA;
  LUT3 n4773_s6 (
    .F(n4773_6),
    .I0(w_command_vram_rdata[0]),
    .I1(w_command_vram_rdata[8]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4773_s6.INIT=8'hCA;
  LUT3 n4773_s7 (
    .F(n4773_7),
    .I0(w_command_vram_rdata[16]),
    .I1(w_command_vram_rdata[24]),
    .I2(ff_cache_vram_address[0]) 
);
defparam n4773_s7.INIT=8'hCA;
  LUT2 w_cache2_hit_s0 (
    .F(w_cache2_hit),
    .I0(n52_3),
    .I1(ff_cache2_data_en) 
);
defparam w_cache2_hit_s0.INIT=4'h4;
  LUT3 n132_s0 (
    .F(n132_3),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]) 
);
defparam n132_s0.INIT=8'hFE;
  LUT3 n5837_s17 (
    .F(n4158_10),
    .I0(n81_9),
    .I1(ff_cache_vram_address[16]),
    .I2(n4158_11) 
);
defparam n5837_s17.INIT=8'hCA;
  LUT3 n5838_s16 (
    .F(n4159_9),
    .I0(n82_9),
    .I1(ff_cache_vram_address[15]),
    .I2(n4158_11) 
);
defparam n5838_s16.INIT=8'hCA;
  LUT3 n5839_s16 (
    .F(n4160_9),
    .I0(n83_9),
    .I1(ff_cache_vram_address[14]),
    .I2(n4158_11) 
);
defparam n5839_s16.INIT=8'hCA;
  LUT3 n5840_s16 (
    .F(n4161_9),
    .I0(n84_9),
    .I1(ff_cache_vram_address[13]),
    .I2(n4158_11) 
);
defparam n5840_s16.INIT=8'hCA;
  LUT3 n5841_s16 (
    .F(n4162_9),
    .I0(n85_9),
    .I1(ff_cache_vram_address[12]),
    .I2(n4158_11) 
);
defparam n5841_s16.INIT=8'hCA;
  LUT3 n5842_s16 (
    .F(n4163_9),
    .I0(n86_9),
    .I1(ff_cache_vram_address[11]),
    .I2(n4158_11) 
);
defparam n5842_s16.INIT=8'hCA;
  LUT3 n5843_s16 (
    .F(n4164_9),
    .I0(n87_9),
    .I1(ff_cache_vram_address[10]),
    .I2(n4158_11) 
);
defparam n5843_s16.INIT=8'hCA;
  LUT3 n5844_s16 (
    .F(n4165_9),
    .I0(n88_9),
    .I1(ff_cache_vram_address[9]),
    .I2(n4158_11) 
);
defparam n5844_s16.INIT=8'hCA;
  LUT3 n5845_s16 (
    .F(n4166_9),
    .I0(n89_9),
    .I1(ff_cache_vram_address[8]),
    .I2(n4158_11) 
);
defparam n5845_s16.INIT=8'hCA;
  LUT3 n5846_s16 (
    .F(n4167_9),
    .I0(n90_9),
    .I1(ff_cache_vram_address[7]),
    .I2(n4158_11) 
);
defparam n5846_s16.INIT=8'hCA;
  LUT3 n5847_s16 (
    .F(n4168_9),
    .I0(n91_9),
    .I1(ff_cache_vram_address[6]),
    .I2(n4158_11) 
);
defparam n5847_s16.INIT=8'hCA;
  LUT3 n5848_s16 (
    .F(n4169_9),
    .I0(n92_9),
    .I1(ff_cache_vram_address[5]),
    .I2(n4158_11) 
);
defparam n5848_s16.INIT=8'hCA;
  LUT3 n5849_s16 (
    .F(n4170_9),
    .I0(n93_9),
    .I1(ff_cache_vram_address[4]),
    .I2(n4158_11) 
);
defparam n5849_s16.INIT=8'hCA;
  LUT3 n5850_s16 (
    .F(n4171_9),
    .I0(n94_9),
    .I1(ff_cache_vram_address[3]),
    .I2(n4158_11) 
);
defparam n5850_s16.INIT=8'hCA;
  LUT3 n5851_s17 (
    .F(n4172_9),
    .I0(n95_9),
    .I1(ff_cache_vram_address[2]),
    .I2(n4158_11) 
);
defparam n5851_s17.INIT=8'hCA;
  LUT3 n5070_s2 (
    .F(n5070_5),
    .I0(w_command_vram_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I2(n5270_7) 
);
defparam n5070_s2.INIT=8'hAC;
  LUT3 n5071_s1 (
    .F(n5071_4),
    .I0(w_command_vram_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I2(n5270_7) 
);
defparam n5071_s1.INIT=8'hAC;
  LUT3 n5072_s1 (
    .F(n5072_4),
    .I0(w_command_vram_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I2(n5270_7) 
);
defparam n5072_s1.INIT=8'hAC;
  LUT3 n5073_s1 (
    .F(n5073_4),
    .I0(w_command_vram_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I2(n5270_7) 
);
defparam n5073_s1.INIT=8'hAC;
  LUT3 n5074_s1 (
    .F(n5074_4),
    .I0(w_command_vram_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I2(n5270_7) 
);
defparam n5074_s1.INIT=8'hAC;
  LUT3 n5075_s1 (
    .F(n5075_4),
    .I0(w_command_vram_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I2(n5270_7) 
);
defparam n5075_s1.INIT=8'hAC;
  LUT3 n5076_s1 (
    .F(n5076_4),
    .I0(w_command_vram_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I2(n5270_7) 
);
defparam n5076_s1.INIT=8'hAC;
  LUT3 n5077_s1 (
    .F(n5077_4),
    .I0(w_command_vram_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I2(n5270_7) 
);
defparam n5077_s1.INIT=8'hAC;
  LUT3 n5078_s1 (
    .F(n5078_4),
    .I0(w_command_vram_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I2(n5270_7) 
);
defparam n5078_s1.INIT=8'hAC;
  LUT3 n5079_s1 (
    .F(n5079_4),
    .I0(w_command_vram_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I2(n5270_7) 
);
defparam n5079_s1.INIT=8'hAC;
  LUT3 n5080_s1 (
    .F(n5080_4),
    .I0(w_command_vram_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I2(n5270_7) 
);
defparam n5080_s1.INIT=8'hAC;
  LUT3 n5081_s1 (
    .F(n5081_4),
    .I0(w_command_vram_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I2(n5270_7) 
);
defparam n5081_s1.INIT=8'hAC;
  LUT3 n5082_s1 (
    .F(n5082_4),
    .I0(w_command_vram_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I2(n5270_7) 
);
defparam n5082_s1.INIT=8'hAC;
  LUT3 n5083_s1 (
    .F(n5083_4),
    .I0(w_command_vram_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I2(n5270_7) 
);
defparam n5083_s1.INIT=8'hAC;
  LUT3 n5084_s1 (
    .F(n5084_4),
    .I0(w_command_vram_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I2(n5270_7) 
);
defparam n5084_s1.INIT=8'hAC;
  LUT3 n5142_s2 (
    .F(n5142_5),
    .I0(ff_cache_vram_wdata[7]),
    .I1(w_command_vram_rdata[31]),
    .I2(n5270_7) 
);
defparam n5142_s2.INIT=8'hCA;
  LUT3 n5143_s1 (
    .F(n5143_4),
    .I0(ff_cache_vram_wdata[6]),
    .I1(w_command_vram_rdata[30]),
    .I2(n5270_7) 
);
defparam n5143_s1.INIT=8'hCA;
  LUT3 n5144_s1 (
    .F(n5144_4),
    .I0(ff_cache_vram_wdata[5]),
    .I1(w_command_vram_rdata[29]),
    .I2(n5270_7) 
);
defparam n5144_s1.INIT=8'hCA;
  LUT3 n5145_s1 (
    .F(n5145_4),
    .I0(ff_cache_vram_wdata[4]),
    .I1(w_command_vram_rdata[28]),
    .I2(n5270_7) 
);
defparam n5145_s1.INIT=8'hCA;
  LUT3 n5146_s1 (
    .F(n5146_4),
    .I0(ff_cache_vram_wdata[3]),
    .I1(w_command_vram_rdata[27]),
    .I2(n5270_7) 
);
defparam n5146_s1.INIT=8'hCA;
  LUT3 n5147_s1 (
    .F(n5147_4),
    .I0(ff_cache_vram_wdata[2]),
    .I1(w_command_vram_rdata[26]),
    .I2(n5270_7) 
);
defparam n5147_s1.INIT=8'hCA;
  LUT3 n5148_s1 (
    .F(n5148_4),
    .I0(ff_cache_vram_wdata[1]),
    .I1(w_command_vram_rdata[25]),
    .I2(n5270_7) 
);
defparam n5148_s1.INIT=8'hCA;
  LUT3 n5149_s1 (
    .F(n5149_4),
    .I0(ff_cache_vram_wdata[0]),
    .I1(w_command_vram_rdata[24]),
    .I2(n5270_7) 
);
defparam n5149_s1.INIT=8'hCA;
  LUT3 n5150_s2 (
    .F(n5150_5),
    .I0(w_command_vram_rdata[23]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5270_7) 
);
defparam n5150_s2.INIT=8'hAC;
  LUT3 n5151_s1 (
    .F(n5151_4),
    .I0(w_command_vram_rdata[22]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5270_7) 
);
defparam n5151_s1.INIT=8'hAC;
  LUT3 n5152_s1 (
    .F(n5152_4),
    .I0(w_command_vram_rdata[21]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5270_7) 
);
defparam n5152_s1.INIT=8'hAC;
  LUT3 n5153_s1 (
    .F(n5153_4),
    .I0(w_command_vram_rdata[20]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5270_7) 
);
defparam n5153_s1.INIT=8'hAC;
  LUT3 n5154_s1 (
    .F(n5154_4),
    .I0(w_command_vram_rdata[19]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5270_7) 
);
defparam n5154_s1.INIT=8'hAC;
  LUT3 n5155_s1 (
    .F(n5155_4),
    .I0(w_command_vram_rdata[18]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5270_7) 
);
defparam n5155_s1.INIT=8'hAC;
  LUT3 n5156_s1 (
    .F(n5156_4),
    .I0(w_command_vram_rdata[17]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5270_7) 
);
defparam n5156_s1.INIT=8'hAC;
  LUT3 n5157_s1 (
    .F(n5157_4),
    .I0(w_command_vram_rdata[16]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5270_7) 
);
defparam n5157_s1.INIT=8'hAC;
  LUT3 n5158_s2 (
    .F(n5158_5),
    .I0(w_command_vram_rdata[15]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5270_7) 
);
defparam n5158_s2.INIT=8'hAC;
  LUT3 n5159_s1 (
    .F(n5159_4),
    .I0(w_command_vram_rdata[14]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5270_7) 
);
defparam n5159_s1.INIT=8'hAC;
  LUT3 n5160_s1 (
    .F(n5160_4),
    .I0(w_command_vram_rdata[13]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5270_7) 
);
defparam n5160_s1.INIT=8'hAC;
  LUT3 n5161_s1 (
    .F(n5161_4),
    .I0(w_command_vram_rdata[12]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5270_7) 
);
defparam n5161_s1.INIT=8'hAC;
  LUT3 n5162_s1 (
    .F(n5162_4),
    .I0(w_command_vram_rdata[11]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5270_7) 
);
defparam n5162_s1.INIT=8'hAC;
  LUT3 n5163_s1 (
    .F(n5163_4),
    .I0(w_command_vram_rdata[10]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5270_7) 
);
defparam n5163_s1.INIT=8'hAC;
  LUT3 n5164_s1 (
    .F(n5164_4),
    .I0(w_command_vram_rdata[9]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5270_7) 
);
defparam n5164_s1.INIT=8'hAC;
  LUT3 n5165_s1 (
    .F(n5165_4),
    .I0(w_command_vram_rdata[8]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5270_7) 
);
defparam n5165_s1.INIT=8'hAC;
  LUT3 n5166_s2 (
    .F(n5166_5),
    .I0(w_command_vram_rdata[7]),
    .I1(ff_cache_vram_wdata[7]),
    .I2(n5270_7) 
);
defparam n5166_s2.INIT=8'hAC;
  LUT3 n5167_s1 (
    .F(n5167_4),
    .I0(w_command_vram_rdata[6]),
    .I1(ff_cache_vram_wdata[6]),
    .I2(n5270_7) 
);
defparam n5167_s1.INIT=8'hAC;
  LUT3 n5168_s1 (
    .F(n5168_4),
    .I0(w_command_vram_rdata[5]),
    .I1(ff_cache_vram_wdata[5]),
    .I2(n5270_7) 
);
defparam n5168_s1.INIT=8'hAC;
  LUT3 n5169_s1 (
    .F(n5169_4),
    .I0(w_command_vram_rdata[4]),
    .I1(ff_cache_vram_wdata[4]),
    .I2(n5270_7) 
);
defparam n5169_s1.INIT=8'hAC;
  LUT3 n5170_s1 (
    .F(n5170_4),
    .I0(w_command_vram_rdata[3]),
    .I1(ff_cache_vram_wdata[3]),
    .I2(n5270_7) 
);
defparam n5170_s1.INIT=8'hAC;
  LUT3 n5171_s1 (
    .F(n5171_4),
    .I0(w_command_vram_rdata[2]),
    .I1(ff_cache_vram_wdata[2]),
    .I2(n5270_7) 
);
defparam n5171_s1.INIT=8'hAC;
  LUT3 n5172_s1 (
    .F(n5172_4),
    .I0(w_command_vram_rdata[1]),
    .I1(ff_cache_vram_wdata[1]),
    .I2(n5270_7) 
);
defparam n5172_s1.INIT=8'hAC;
  LUT3 n5173_s1 (
    .F(n5173_4),
    .I0(w_command_vram_rdata[0]),
    .I1(ff_cache_vram_wdata[0]),
    .I2(n5270_7) 
);
defparam n5173_s1.INIT=8'hAC;
  LUT4 n5852_s2 (
    .F(n5852_5),
    .I0(n5852_6),
    .I1(n5852_7),
    .I2(n5852_18),
    .I3(n5852_9) 
);
defparam n5852_s2.INIT=16'h000B;
  LUT4 n5853_s2 (
    .F(n5853_5),
    .I0(n5853_6),
    .I1(n5853_7),
    .I2(n5853_8),
    .I3(n5853_9) 
);
defparam n5853_s2.INIT=16'h4F00;
  LUT4 n5856_s2 (
    .F(n5856_5),
    .I0(n5856_6),
    .I1(n5852_7),
    .I2(n5856_7),
    .I3(n5856_8) 
);
defparam n5856_s2.INIT=16'h0700;
  LUT4 n5857_s2 (
    .F(n5857_5),
    .I0(n5857_6),
    .I1(n5852_7),
    .I2(n5857_7),
    .I3(n5857_8) 
);
defparam n5857_s2.INIT=16'h0700;
  LUT4 n5861_s2 (
    .F(n5861_5),
    .I0(n5861_6),
    .I1(n5861_7),
    .I2(n5861_8),
    .I3(n5861_9) 
);
defparam n5861_s2.INIT=16'h4F00;
  LUT4 n5862_s2 (
    .F(n5862_5),
    .I0(n5862_6),
    .I1(n5852_7),
    .I2(n5862_7),
    .I3(n5862_8) 
);
defparam n5862_s2.INIT=16'h0700;
  LUT4 n5866_s2 (
    .F(n5866_5),
    .I0(n5866_6),
    .I1(n5866_7),
    .I2(n5866_8),
    .I3(n5866_19) 
);
defparam n5866_s2.INIT=16'h00F1;
  LUT4 n5882_s2 (
    .F(n5882_5),
    .I0(n5882_6),
    .I1(n5882_7),
    .I2(n5866_8),
    .I3(n5882_20) 
);
defparam n5882_s2.INIT=16'h00F1;
  LUT4 n5883_s2 (
    .F(n5883_5),
    .I0(n5883_19),
    .I1(n127_9),
    .I2(n5883_7),
    .I3(n5883_8) 
);
defparam n5883_s2.INIT=16'h000E;
  LUT2 n5607_s15 (
    .F(n128_7),
    .I0(n128_8),
    .I1(n128_9) 
);
defparam n5607_s15.INIT=4'h1;
  LUT2 n5608_s15 (
    .F(n129_7),
    .I0(n129_8),
    .I1(n129_9) 
);
defparam n5608_s15.INIT=4'h1;
  LUT2 n5609_s15 (
    .F(n130_7),
    .I0(n130_8),
    .I1(n130_9) 
);
defparam n5609_s15.INIT=4'h1;
  LUT2 n5610_s15 (
    .F(n131_7),
    .I0(n131_8),
    .I1(n131_9) 
);
defparam n5610_s15.INIT=4'h1;
  LUT3 ff_cache0_already_read_s4 (
    .F(ff_cache0_already_read_8),
    .I0(ff_cache0_already_read_17),
    .I1(ff_cache0_already_read_10),
    .I2(ff_cache0_already_read_15) 
);
defparam ff_cache0_already_read_s4.INIT=8'hE0;
  LUT4 ff_cache1_already_read_s4 (
    .F(ff_cache1_already_read_8),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_already_read_9),
    .I2(n5270_7),
    .I3(ff_cache1_already_read_13) 
);
defparam ff_cache1_already_read_s4.INIT=16'hF800;
  LUT4 ff_cache2_already_read_s4 (
    .F(ff_cache2_already_read_8),
    .I0(ff_cache2_data_en),
    .I1(ff_cache2_already_read_9),
    .I2(ff_cache2_already_read_14),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache2_already_read_s4.INIT=16'hF400;
  LUT4 ff_cache3_already_read_s5 (
    .F(ff_cache3_already_read_9),
    .I0(ff_cache3_already_read_10),
    .I1(ff_cache3_already_read_17),
    .I2(ff_cache3_already_read_19),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache3_already_read_s5.INIT=16'hF800;
  LUT4 ff_cache_vram_rdata_en_s3 (
    .F(ff_cache_vram_rdata_en_6),
    .I0(ff_cache_vram_rdata_en_7),
    .I1(ff_cache_vram_rdata_en_15),
    .I2(ff_cache_vram_rdata_en_9),
    .I3(n6678_12) 
);
defparam ff_cache_vram_rdata_en_s3.INIT=16'hB000;
  LUT4 ff_flush_state_2_s3 (
    .F(ff_flush_state_2_8),
    .I0(n5866_8),
    .I1(w_command_vram_valid),
    .I2(n132_3),
    .I3(ff_flush_state_2_9) 
);
defparam ff_flush_state_2_s3.INIT=16'h10FF;
  LUT4 n6679_s3 (
    .F(n6680_7),
    .I0(n5270_7),
    .I1(n6679_11),
    .I2(n6679_12),
    .I3(ff_start) 
);
defparam n6679_s3.INIT=16'hFFE0;
  LUT4 ff_cache0_address_15_s5 (
    .F(ff_cache0_address_15_10),
    .I0(ff_cache0_address_15_11),
    .I1(ff_cache0_address_15_18),
    .I2(ff_cache0_already_read_17),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache0_address_15_s5.INIT=16'hF400;
  LUT4 ff_cache0_data_31_s5 (
    .F(ff_cache0_data_31_10),
    .I0(ff_cache0_data_31_11),
    .I1(ff_cache0_data_31_12),
    .I2(ff_cache0_data_31_13),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_23_s5 (
    .F(ff_cache0_data_23_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_23_11),
    .I2(ff_cache0_data_23_12),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_15_s5 (
    .F(ff_cache0_data_15_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_15_11),
    .I2(ff_cache0_data_15_12),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache0_data_7_s5 (
    .F(ff_cache0_data_7_10),
    .I0(ff_cache0_data_31_12),
    .I1(ff_cache0_data_7_11),
    .I2(ff_cache0_data_7_12),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache0_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache1_address_16_s5 (
    .F(ff_cache1_address_16_10),
    .I0(n5270_7),
    .I1(ff_cache1_address_16_11),
    .I2(ff_cache1_address_16_12),
    .I3(ff_cache1_already_read_13) 
);
defparam ff_cache1_address_16_s5.INIT=16'hFE00;
  LUT4 ff_cache1_data_31_s5 (
    .F(ff_cache1_data_31_10),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache1_data_31_17),
    .I2(ff_cache1_data_31_19),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_23_s5 (
    .F(ff_cache1_data_23_10),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache1_data_31_17),
    .I2(ff_cache1_data_23_13),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_15_s5 (
    .F(ff_cache1_data_15_10),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache1_data_31_17),
    .I2(ff_cache1_data_15_13),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache1_data_7_s5 (
    .F(ff_cache1_data_7_10),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_31_17),
    .I2(ff_cache1_data_7_13),
    .I3(ff_cache1_data_31_13) 
);
defparam ff_cache1_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache2_address_16_s5 (
    .F(ff_cache2_address_16_10),
    .I0(ff_cache2_address_16_11),
    .I1(ff_cache0_address_15_18),
    .I2(ff_cache2_already_read_14),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache2_address_16_s5.INIT=16'hF400;
  LUT4 ff_cache2_data_31_s5 (
    .F(ff_cache2_data_31_10),
    .I0(ff_cache2_data_mask[3]),
    .I1(ff_cache2_already_read_14),
    .I2(ff_cache2_data_31_15),
    .I3(ff_cache2_data_31_12) 
);
defparam ff_cache2_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_23_s5 (
    .F(ff_cache2_data_23_10),
    .I0(ff_cache2_data_mask[2]),
    .I1(ff_cache2_already_read_14),
    .I2(ff_cache2_data_23_13),
    .I3(ff_cache2_data_31_12) 
);
defparam ff_cache2_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_15_s5 (
    .F(ff_cache2_data_15_10),
    .I0(ff_cache2_data_mask[1]),
    .I1(ff_cache2_already_read_14),
    .I2(ff_cache2_data_15_13),
    .I3(ff_cache2_data_31_12) 
);
defparam ff_cache2_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache2_data_7_s5 (
    .F(ff_cache2_data_7_10),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_already_read_14),
    .I2(ff_cache2_data_7_13),
    .I3(ff_cache2_data_31_12) 
);
defparam ff_cache2_data_7_s5.INIT=16'hF800;
  LUT4 ff_cache3_address_16_s5 (
    .F(ff_cache3_address_16_10),
    .I0(ff_cache3_address_16_11),
    .I1(ff_cache3_address_16_12),
    .I2(ff_cache3_address_16_17),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache3_address_16_s5.INIT=16'h0E00;
  LUT4 ff_cache3_data_31_s5 (
    .F(ff_cache3_data_31_10),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache3_already_read_19),
    .I2(ff_cache3_data_31_15),
    .I3(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_31_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_23_s5 (
    .F(ff_cache3_data_23_10),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache3_already_read_19),
    .I2(ff_cache3_data_23_13),
    .I3(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_23_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_15_s5 (
    .F(ff_cache3_data_15_10),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache3_already_read_19),
    .I2(ff_cache3_data_15_13),
    .I3(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_15_s5.INIT=16'hF800;
  LUT4 ff_cache3_data_7_s5 (
    .F(ff_cache3_data_7_10),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_already_read_19),
    .I2(ff_cache3_data_7_13),
    .I3(ff_cache3_data_31_12) 
);
defparam ff_cache3_data_7_s5.INIT=16'hF800;
  LUT4 ff_vram_wdata_31_s5 (
    .F(ff_vram_wdata_31_8),
    .I0(ff_vram_wdata_31_9),
    .I1(w_command_vram_valid),
    .I2(ff_vram_wdata_31_10),
    .I3(ff_flush_state_2_9) 
);
defparam ff_vram_wdata_31_s5.INIT=16'h0100;
  LUT3 ff_cache_vram_rdata_7_s6 (
    .F(ff_cache_vram_rdata_7_9),
    .I0(ff_cache_vram_rdata_en_7),
    .I1(n5270_7),
    .I2(ff_cache_vram_rdata_7_10) 
);
defparam ff_cache_vram_rdata_7_s6.INIT=8'hE0;
  LUT4 ff_cache0_data_en_s3 (
    .F(ff_cache0_data_en_8),
    .I0(ff_cache3_already_read_17),
    .I1(ff_cache0_data_en_13),
    .I2(ff_cache0_data_en_10),
    .I3(ff_start) 
);
defparam ff_cache0_data_en_s3.INIT=16'hFFB0;
  LUT3 ff_cache1_data_en_s3 (
    .F(ff_cache1_data_en_8),
    .I0(ff_cache1_data_en_9),
    .I1(ff_cache1_data_en_10),
    .I2(ff_start) 
);
defparam ff_cache1_data_en_s3.INIT=8'hF4;
  LUT3 ff_cache2_data_en_s3 (
    .F(ff_cache2_data_en_8),
    .I0(ff_cache2_data_en_9),
    .I1(ff_cache2_data_en_10),
    .I2(ff_start) 
);
defparam ff_cache2_data_en_s3.INIT=8'hF1;
  LUT3 ff_cache3_data_en_s3 (
    .F(ff_cache3_data_en_8),
    .I0(ff_cache3_data_en_9),
    .I1(ff_cache3_data_en_10),
    .I2(ff_start) 
);
defparam ff_cache3_data_en_s3.INIT=8'hF4;
  LUT4 ff_busy_s3 (
    .F(ff_busy_8),
    .I0(w_command_vram_valid),
    .I1(ff_busy_9),
    .I2(n5851_19),
    .I3(ff_flush_state_2_9) 
);
defparam ff_busy_s3.INIT=16'h10FF;
  LUT4 ff_cache0_data_mask_2_s6 (
    .F(ff_cache0_data_mask_2_11),
    .I0(n5270_7),
    .I1(ff_cache0_data_mask_2_12),
    .I2(ff_cache0_data_en_13),
    .I3(ff_cache0_data_mask_2_13) 
);
defparam ff_cache0_data_mask_2_s6.INIT=16'h4F00;
  LUT4 ff_cache0_data_mask_1_s5 (
    .F(ff_cache0_data_mask_1_10),
    .I0(n5270_7),
    .I1(ff_cache0_data_mask_1_11),
    .I2(ff_cache0_data_en_13),
    .I3(ff_cache0_data_mask_2_13) 
);
defparam ff_cache0_data_mask_1_s5.INIT=16'h4F00;
  LUT4 ff_cache0_data_mask_0_s5 (
    .F(ff_cache0_data_mask_0_10),
    .I0(n5270_7),
    .I1(ff_cache0_data_mask_0_11),
    .I2(ff_cache0_data_en_13),
    .I3(ff_cache0_data_mask_2_13) 
);
defparam ff_cache0_data_mask_0_s5.INIT=16'h4F00;
  LUT4 ff_cache3_data_mask_3_s6 (
    .F(ff_cache3_data_mask_3_11),
    .I0(ff_cache3_data_mask_3_21),
    .I1(ff_cache3_data_mask_3_19),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_3_s6.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_2_s5 (
    .F(ff_cache3_data_mask_2_10),
    .I0(ff_cache3_data_mask_3_21),
    .I1(ff_cache3_data_mask_2_15),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_2_s5.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_1_s5 (
    .F(ff_cache3_data_mask_1_10),
    .I0(ff_cache3_data_mask_3_21),
    .I1(ff_cache3_data_mask_1_15),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_1_s5.INIT=16'h0D00;
  LUT4 ff_cache3_data_mask_0_s5 (
    .F(ff_cache3_data_mask_0_10),
    .I0(ff_cache3_data_mask_3_21),
    .I1(ff_cache3_data_mask_0_15),
    .I2(ff_cache3_data_mask_3_14),
    .I3(ff_cache3_data_mask_3_15) 
);
defparam ff_cache3_data_mask_0_s5.INIT=16'h0D00;
  LUT4 ff_cache0_data_mask_3_s5 (
    .F(ff_cache0_data_mask_3_10),
    .I0(n5270_7),
    .I1(ff_cache0_data_mask_3_11),
    .I2(ff_cache0_data_en_13),
    .I3(ff_cache0_data_mask_2_13) 
);
defparam ff_cache0_data_mask_3_s5.INIT=16'h4F00;
  LUT4 ff_cache1_data_mask_3_s7 (
    .F(ff_cache1_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_3_22),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_16) 
);
defparam ff_cache1_data_mask_3_s7.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_2_s6 (
    .F(ff_cache1_data_mask_2_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_2_14),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_16) 
);
defparam ff_cache1_data_mask_2_s6.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_1_s6 (
    .F(ff_cache1_data_mask_1_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_1_14),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_16) 
);
defparam ff_cache1_data_mask_1_s6.INIT=16'h0700;
  LUT4 ff_cache1_data_mask_0_s6 (
    .F(ff_cache1_data_mask_0_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache1_data_mask_0_14),
    .I2(ff_cache1_data_mask_3_15),
    .I3(ff_cache1_data_mask_3_16) 
);
defparam ff_cache1_data_mask_0_s6.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_3_s7 (
    .F(ff_cache2_data_mask_3_12),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache2_data_mask_3_13),
    .I2(ff_cache2_data_mask_3_14),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_3_s7.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_2_s6 (
    .F(ff_cache2_data_mask_2_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache2_data_mask_2_12),
    .I2(ff_cache2_data_mask_3_14),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_2_s6.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_1_s6 (
    .F(ff_cache2_data_mask_1_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache2_data_mask_1_12),
    .I2(ff_cache2_data_mask_3_14),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_1_s6.INIT=16'h0700;
  LUT4 ff_cache2_data_mask_0_s6 (
    .F(ff_cache2_data_mask_0_11),
    .I0(ff_cache1_data_mask_3_13),
    .I1(ff_cache2_data_mask_0_12),
    .I2(ff_cache2_data_mask_3_14),
    .I3(ff_cache2_data_mask_3_15) 
);
defparam ff_cache2_data_mask_0_s6.INIT=16'h0700;
  LUT4 ff_vram_valid_s7 (
    .F(ff_vram_valid_10),
    .I0(ff_vram_valid_11),
    .I1(ff_vram_valid_12),
    .I2(ff_vram_valid_13),
    .I3(ff_vram_valid_14) 
);
defparam ff_vram_valid_s7.INIT=16'h004F;
  LUT4 ff_vram_address_16_s12 (
    .F(ff_vram_address_16_15),
    .I0(w_command_vram_valid),
    .I1(ff_vram_valid_11),
    .I2(ff_flush_state_2_9),
    .I3(ff_vram_valid_12) 
);
defparam ff_vram_address_16_s12.INIT=16'h1000;
  LUT4 n6397_s3 (
    .F(n6397_8),
    .I0(ff_flush_state[0]),
    .I1(n6397_9),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam n6397_s3.INIT=16'h00F1;
  LUT3 n6395_s5 (
    .F(n6395_10),
    .I0(ff_cache_flush_start),
    .I1(n6395_11),
    .I2(ff_start) 
);
defparam n6395_s5.INIT=8'h0E;
  LUT3 n5009_s3 (
    .F(n5009_8),
    .I0(n5270_7),
    .I1(w_command_vram_rdata_en),
    .I2(w_cache_vram_rdata_en) 
);
defparam n5009_s3.INIT=8'h0D;
  LUT3 n6683_s4 (
    .F(n6683_9),
    .I0(ff_cache_vram_rdata_en_15),
    .I1(ff_cache_flush_start),
    .I2(ff_start) 
);
defparam n6683_s4.INIT=8'h0E;
  LUT4 n6681_s9 (
    .F(n6681_14),
    .I0(n6681_15),
    .I1(ff_cache_vram_write),
    .I2(n5851_19),
    .I3(ff_vram_valid_13) 
);
defparam n6681_s9.INIT=16'h7F00;
  LUT4 n6680_s3 (
    .F(n6680_9),
    .I0(ff_priority[0]),
    .I1(n6680_13),
    .I2(ff_start),
    .I3(n6680_15) 
);
defparam n6680_s3.INIT=16'h0C05;
  LUT4 n6679_s4 (
    .F(n6679_10),
    .I0(n6679_18),
    .I1(n6679_14),
    .I2(ff_start),
    .I3(n6680_15) 
);
defparam n6679_s4.INIT=16'h0A03;
  LUT3 n5270_s2 (
    .F(n5270_7),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid) 
);
defparam n5270_s2.INIT=8'hEF;
  LUT4 n5610_s14 (
    .F(n1505_10),
    .I0(n1505_15),
    .I1(n131_8),
    .I2(n1505_12),
    .I3(n1505_17) 
);
defparam n5610_s14.INIT=16'h0BFF;
  LUT4 n5609_s14 (
    .F(n1504_10),
    .I0(n1505_15),
    .I1(n130_8),
    .I2(n1504_11),
    .I3(n1505_17) 
);
defparam n5609_s14.INIT=16'h0BFF;
  LUT4 n5608_s14 (
    .F(n1503_10),
    .I0(n1505_15),
    .I1(n129_8),
    .I2(n1503_11),
    .I3(n1505_17) 
);
defparam n5608_s14.INIT=16'h0BFF;
  LUT4 n5607_s14 (
    .F(n1502_10),
    .I0(n1505_15),
    .I1(n128_8),
    .I2(n1502_11),
    .I3(n1505_17) 
);
defparam n5607_s14.INIT=16'h0BFF;
  LUT4 n5623_s4 (
    .F(n5623_9),
    .I0(ff_cache0_data_15_11),
    .I1(w_cache2_hit),
    .I2(n5270_7),
    .I3(n5623_12) 
);
defparam n5623_s4.INIT=16'hF1FF;
  LUT4 n5622_s4 (
    .F(n5622_9),
    .I0(ff_cache0_data_23_11),
    .I1(w_cache2_hit),
    .I2(n5270_7),
    .I3(n5623_12) 
);
defparam n5622_s4.INIT=16'hF1FF;
  LUT4 n5621_s4 (
    .F(n5621_9),
    .I0(ff_cache0_data_31_11),
    .I1(w_cache2_hit),
    .I2(n5270_7),
    .I3(n5623_12) 
);
defparam n5621_s4.INIT=16'hF1FF;
  LUT4 n370_s17 (
    .F(n370_37),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state_2_9) 
);
defparam n370_s17.INIT=16'h1000;
  LUT3 n5001_s7 (
    .F(n5001_8),
    .I0(n451_9),
    .I1(n4766_9),
    .I2(n5270_7) 
);
defparam n5001_s7.INIT=8'hCA;
  LUT3 n5002_s5 (
    .F(n5002_7),
    .I0(n452_9),
    .I1(n4767_9),
    .I2(n5270_7) 
);
defparam n5002_s5.INIT=8'hCA;
  LUT3 n5003_s5 (
    .F(n5003_7),
    .I0(n453_9),
    .I1(n4768_9),
    .I2(n5270_7) 
);
defparam n5003_s5.INIT=8'hCA;
  LUT3 n5004_s5 (
    .F(n5004_7),
    .I0(n454_9),
    .I1(n4769_9),
    .I2(n5270_7) 
);
defparam n5004_s5.INIT=8'hCA;
  LUT3 n5005_s5 (
    .F(n5005_7),
    .I0(n455_9),
    .I1(n4770_9),
    .I2(n5270_7) 
);
defparam n5005_s5.INIT=8'hCA;
  LUT3 n5006_s5 (
    .F(n5006_7),
    .I0(n456_9),
    .I1(n4771_9),
    .I2(n5270_7) 
);
defparam n5006_s5.INIT=8'hCA;
  LUT3 n5007_s5 (
    .F(n5007_7),
    .I0(n457_9),
    .I1(n4772_9),
    .I2(n5270_7) 
);
defparam n5007_s5.INIT=8'hCA;
  LUT3 n5008_s6 (
    .F(n5008_7),
    .I0(n458_9),
    .I1(n4773_9),
    .I2(n5270_7) 
);
defparam n5008_s6.INIT=8'hCA;
  LUT2 n1336_s1 (
    .F(n1336_4),
    .I0(n35_3),
    .I1(ff_cache1_data_en) 
);
defparam n1336_s1.INIT=4'h4;
  LUT4 n4158_s8 (
    .F(n4158_11),
    .I0(n4158_12),
    .I1(n4158_13),
    .I2(n1505_17),
    .I3(ff_cache_vram_write) 
);
defparam n4158_s8.INIT=16'h001F;
  LUT4 n5852_s3 (
    .F(n5852_6),
    .I0(n5852_10),
    .I1(n5852_11),
    .I2(ff_priority[1]),
    .I3(n5852_12) 
);
defparam n5852_s3.INIT=16'h305F;
  LUT2 n5852_s4 (
    .F(n5852_7),
    .I0(ff_cache_vram_write),
    .I1(n5851_19) 
);
defparam n5852_s4.INIT=4'h4;
  LUT4 n5852_s6 (
    .F(n5852_9),
    .I0(n5852_13),
    .I1(n5852_14),
    .I2(n5866_8),
    .I3(ff_flush_state[2]) 
);
defparam n5852_s6.INIT=16'h0A03;
  LUT4 n5853_s3 (
    .F(n5853_6),
    .I0(ff_cache2_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5853_s3.INIT=16'h3533;
  LUT2 n5853_s4 (
    .F(n5853_7),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5853_s4.INIT=4'h4;
  LUT4 n5853_s5 (
    .F(n5853_8),
    .I0(n5853_11),
    .I1(ff_priority[1]),
    .I2(n5853_12),
    .I3(n5852_7) 
);
defparam n5853_s5.INIT=16'hF800;
  LUT4 n5853_s6 (
    .F(n5853_9),
    .I0(n5883_19),
    .I1(n97_9),
    .I2(n5853_13),
    .I3(n5853_14) 
);
defparam n5853_s6.INIT=16'h000E;
  LUT4 n5854_s3 (
    .F(n5854_6),
    .I0(n5854_8),
    .I1(n5854_9),
    .I2(ff_priority[0]),
    .I3(n5854_10) 
);
defparam n5854_s3.INIT=16'hAFC0;
  LUT4 n5854_s4 (
    .F(n5854_7),
    .I0(n5883_19),
    .I1(n98_9),
    .I2(n5854_11),
    .I3(n5854_12) 
);
defparam n5854_s4.INIT=16'h000E;
  LUT4 n5855_s3 (
    .F(n5855_6),
    .I0(n5855_8),
    .I1(n5855_9),
    .I2(ff_priority[0]),
    .I3(n5855_10) 
);
defparam n5855_s3.INIT=16'hAFC0;
  LUT4 n5855_s4 (
    .F(n5855_7),
    .I0(n5883_19),
    .I1(n99_9),
    .I2(n5855_11),
    .I3(n5855_12) 
);
defparam n5855_s4.INIT=16'h000E;
  LUT4 n5856_s3 (
    .F(n5856_6),
    .I0(n5856_19),
    .I1(n5856_10),
    .I2(ff_priority[0]),
    .I3(n5856_11) 
);
defparam n5856_s3.INIT=16'hAFC0;
  LUT4 n5856_s4 (
    .F(n5856_7),
    .I0(n5856_19),
    .I1(n5856_12),
    .I2(ff_flush_state[0]),
    .I3(n5856_23) 
);
defparam n5856_s4.INIT=16'hCA00;
  LUT4 n5856_s5 (
    .F(n5856_8),
    .I0(n5856_14),
    .I1(n5856_21),
    .I2(n100_9),
    .I3(n5883_19) 
);
defparam n5856_s5.INIT=16'hBBB0;
  LUT4 n5857_s3 (
    .F(n5857_6),
    .I0(n5857_16),
    .I1(n5857_10),
    .I2(ff_priority[0]),
    .I3(n5857_11) 
);
defparam n5857_s3.INIT=16'hAFC0;
  LUT4 n5857_s4 (
    .F(n5857_7),
    .I0(n5857_16),
    .I1(n5857_12),
    .I2(ff_flush_state[0]),
    .I3(n5856_23) 
);
defparam n5857_s4.INIT=16'hCA00;
  LUT4 n5857_s5 (
    .F(n5857_8),
    .I0(n5857_13),
    .I1(n5856_21),
    .I2(n101_9),
    .I3(n5883_19) 
);
defparam n5857_s5.INIT=16'hBBB0;
  LUT4 n5858_s3 (
    .F(n5858_6),
    .I0(n5858_8),
    .I1(n5858_9),
    .I2(ff_priority[0]),
    .I3(n5858_10) 
);
defparam n5858_s3.INIT=16'h305F;
  LUT4 n5858_s4 (
    .F(n5858_7),
    .I0(n5883_19),
    .I1(n102_9),
    .I2(n5858_11),
    .I3(n5858_12) 
);
defparam n5858_s4.INIT=16'h000E;
  LUT4 n5859_s3 (
    .F(n5859_6),
    .I0(n5859_8),
    .I1(n5859_9),
    .I2(ff_priority[0]),
    .I3(n5859_10) 
);
defparam n5859_s3.INIT=16'hAFC0;
  LUT4 n5859_s4 (
    .F(n5859_7),
    .I0(n5883_19),
    .I1(n103_9),
    .I2(n5859_11),
    .I3(n5859_12) 
);
defparam n5859_s4.INIT=16'h000E;
  LUT4 n5860_s3 (
    .F(n5860_6),
    .I0(n5860_8),
    .I1(n5860_9),
    .I2(ff_priority[0]),
    .I3(n5860_10) 
);
defparam n5860_s3.INIT=16'hAFC0;
  LUT4 n5860_s4 (
    .F(n5860_7),
    .I0(n5883_19),
    .I1(n104_9),
    .I2(n5860_11),
    .I3(n5860_12) 
);
defparam n5860_s4.INIT=16'h000E;
  LUT4 n5861_s3 (
    .F(n5861_6),
    .I0(ff_cache1_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5861_s3.INIT=16'h3533;
  LUT2 n5861_s4 (
    .F(n5861_7),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]) 
);
defparam n5861_s4.INIT=4'h4;
  LUT4 n5861_s5 (
    .F(n5861_8),
    .I0(ff_priority[1]),
    .I1(n5861_11),
    .I2(n5861_12),
    .I3(n5852_7) 
);
defparam n5861_s5.INIT=16'hF400;
  LUT4 n5861_s6 (
    .F(n5861_9),
    .I0(n5883_19),
    .I1(n105_9),
    .I2(n5861_13),
    .I3(n5861_14) 
);
defparam n5861_s6.INIT=16'h000E;
  LUT4 n5862_s3 (
    .F(n5862_6),
    .I0(n5862_9),
    .I1(n5862_16),
    .I2(ff_priority[0]),
    .I3(n5862_11) 
);
defparam n5862_s3.INIT=16'hAFC0;
  LUT4 n5862_s4 (
    .F(n5862_7),
    .I0(n5862_16),
    .I1(n5862_12),
    .I2(ff_flush_state[0]),
    .I3(n5856_23) 
);
defparam n5862_s4.INIT=16'hCA00;
  LUT4 n5862_s5 (
    .F(n5862_8),
    .I0(n5862_13),
    .I1(n5856_21),
    .I2(n106_9),
    .I3(n5883_19) 
);
defparam n5862_s5.INIT=16'hBBB0;
  LUT4 n5863_s3 (
    .F(n5863_6),
    .I0(n5863_8),
    .I1(n5863_9),
    .I2(ff_priority[0]),
    .I3(n5863_10) 
);
defparam n5863_s3.INIT=16'hAFC0;
  LUT4 n5863_s4 (
    .F(n5863_7),
    .I0(n5883_19),
    .I1(n107_9),
    .I2(n5863_11),
    .I3(n5863_12) 
);
defparam n5863_s4.INIT=16'h000E;
  LUT4 n5864_s3 (
    .F(n5864_6),
    .I0(n5864_8),
    .I1(n5864_9),
    .I2(ff_priority[1]),
    .I3(n5864_10) 
);
defparam n5864_s3.INIT=16'hAFC0;
  LUT4 n5864_s4 (
    .F(n5864_7),
    .I0(n5883_19),
    .I1(n108_9),
    .I2(n5864_11),
    .I3(n5864_12) 
);
defparam n5864_s4.INIT=16'h000E;
  LUT4 n5865_s3 (
    .F(n5865_6),
    .I0(n5865_8),
    .I1(n5865_9),
    .I2(ff_priority[1]),
    .I3(n5865_10) 
);
defparam n5865_s3.INIT=16'hAFC0;
  LUT4 n5865_s4 (
    .F(n5865_7),
    .I0(n5883_19),
    .I1(n109_9),
    .I2(n5865_11),
    .I3(n5865_12) 
);
defparam n5865_s4.INIT=16'h000E;
  LUT4 n5866_s3 (
    .F(n5866_6),
    .I0(n5866_10),
    .I1(ff_priority[1]),
    .I2(n5866_11),
    .I3(n5866_12) 
);
defparam n5866_s3.INIT=16'hF800;
  LUT4 n5866_s4 (
    .F(n5866_7),
    .I0(n5866_13),
    .I1(n5866_14),
    .I2(ff_flush_state[2]),
    .I3(n5866_15) 
);
defparam n5866_s4.INIT=16'h0CFA;
  LUT2 n5866_s5 (
    .F(n5866_8),
    .I0(ff_busy),
    .I1(w_command_vram_write) 
);
defparam n5866_s5.INIT=4'h8;
  LUT4 n5867_s3 (
    .F(n5867_6),
    .I0(n5867_8),
    .I1(n5867_9),
    .I2(ff_priority[1]),
    .I3(n5867_10) 
);
defparam n5867_s3.INIT=16'hAFC0;
  LUT4 n5867_s4 (
    .F(n5867_7),
    .I0(n5883_19),
    .I1(n111_9),
    .I2(n5867_11),
    .I3(n5867_12) 
);
defparam n5867_s4.INIT=16'h000E;
  LUT4 n5868_s3 (
    .F(n5868_6),
    .I0(n5868_8),
    .I1(n5868_9),
    .I2(ff_priority[1]),
    .I3(n5868_10) 
);
defparam n5868_s3.INIT=16'h305F;
  LUT4 n5868_s4 (
    .F(n5868_7),
    .I0(n5883_19),
    .I1(n112_9),
    .I2(n5868_11),
    .I3(n5868_12) 
);
defparam n5868_s4.INIT=16'h000E;
  LUT4 n5869_s3 (
    .F(n5869_6),
    .I0(n5869_8),
    .I1(n5869_9),
    .I2(ff_priority[0]),
    .I3(n5869_10) 
);
defparam n5869_s3.INIT=16'hAFC0;
  LUT4 n5869_s4 (
    .F(n5869_7),
    .I0(n5883_19),
    .I1(n113_9),
    .I2(n5869_11),
    .I3(n5869_12) 
);
defparam n5869_s4.INIT=16'h000E;
  LUT4 n5870_s3 (
    .F(n5870_6),
    .I0(n5870_8),
    .I1(n5870_9),
    .I2(ff_priority[0]),
    .I3(n5870_10) 
);
defparam n5870_s3.INIT=16'hAFC0;
  LUT4 n5870_s4 (
    .F(n5870_7),
    .I0(n5883_19),
    .I1(n114_9),
    .I2(n5870_11),
    .I3(n5870_12) 
);
defparam n5870_s4.INIT=16'h000E;
  LUT4 n5871_s3 (
    .F(n5871_6),
    .I0(n5871_8),
    .I1(n5871_9),
    .I2(ff_priority[1]),
    .I3(n5871_10) 
);
defparam n5871_s3.INIT=16'hAFC0;
  LUT4 n5871_s4 (
    .F(n5871_7),
    .I0(n5883_19),
    .I1(n115_9),
    .I2(n5871_11),
    .I3(n5871_12) 
);
defparam n5871_s4.INIT=16'h000E;
  LUT4 n5872_s3 (
    .F(n5872_6),
    .I0(n5872_8),
    .I1(n5872_9),
    .I2(ff_priority[0]),
    .I3(n5872_10) 
);
defparam n5872_s3.INIT=16'hAFC0;
  LUT4 n5872_s4 (
    .F(n5872_7),
    .I0(n5883_19),
    .I1(n116_9),
    .I2(n5872_11),
    .I3(n5872_12) 
);
defparam n5872_s4.INIT=16'h000E;
  LUT4 n5873_s3 (
    .F(n5873_6),
    .I0(n5873_8),
    .I1(n5873_9),
    .I2(ff_priority[0]),
    .I3(n5873_10) 
);
defparam n5873_s3.INIT=16'hAFC0;
  LUT4 n5873_s4 (
    .F(n5873_7),
    .I0(n5883_19),
    .I1(n117_9),
    .I2(n5873_11),
    .I3(n5873_12) 
);
defparam n5873_s4.INIT=16'h000E;
  LUT4 n5874_s3 (
    .F(n5874_6),
    .I0(n5874_8),
    .I1(n5874_9),
    .I2(ff_priority[0]),
    .I3(n5874_10) 
);
defparam n5874_s3.INIT=16'hAFC0;
  LUT4 n5874_s4 (
    .F(n5874_7),
    .I0(n5883_19),
    .I1(n118_9),
    .I2(n5874_11),
    .I3(n5874_12) 
);
defparam n5874_s4.INIT=16'h000E;
  LUT4 n5875_s3 (
    .F(n5875_6),
    .I0(n5875_8),
    .I1(n5875_9),
    .I2(ff_priority[0]),
    .I3(n5875_10) 
);
defparam n5875_s3.INIT=16'hAFC0;
  LUT4 n5875_s4 (
    .F(n5875_7),
    .I0(n5883_19),
    .I1(n119_9),
    .I2(n5875_11),
    .I3(n5875_12) 
);
defparam n5875_s4.INIT=16'h000E;
  LUT4 n5876_s3 (
    .F(n5876_6),
    .I0(n5876_8),
    .I1(n5876_9),
    .I2(ff_priority[0]),
    .I3(n5876_10) 
);
defparam n5876_s3.INIT=16'hAFC0;
  LUT4 n5876_s4 (
    .F(n5876_7),
    .I0(n5883_19),
    .I1(n120_9),
    .I2(n5876_11),
    .I3(n5876_12) 
);
defparam n5876_s4.INIT=16'h000E;
  LUT4 n5877_s3 (
    .F(n5877_6),
    .I0(n5877_8),
    .I1(n5877_9),
    .I2(ff_priority[0]),
    .I3(n5877_10) 
);
defparam n5877_s3.INIT=16'hAFC0;
  LUT4 n5877_s4 (
    .F(n5877_7),
    .I0(n5883_19),
    .I1(n121_9),
    .I2(n5877_11),
    .I3(n5877_12) 
);
defparam n5877_s4.INIT=16'h000E;
  LUT4 n5878_s3 (
    .F(n5878_6),
    .I0(n5878_8),
    .I1(n5878_9),
    .I2(ff_priority[0]),
    .I3(n5878_10) 
);
defparam n5878_s3.INIT=16'hAFC0;
  LUT4 n5878_s4 (
    .F(n5878_7),
    .I0(n5883_19),
    .I1(n122_9),
    .I2(n5878_11),
    .I3(n5878_12) 
);
defparam n5878_s4.INIT=16'h000E;
  LUT4 n5879_s3 (
    .F(n5879_6),
    .I0(n5879_8),
    .I1(n5879_9),
    .I2(ff_priority[0]),
    .I3(n5879_10) 
);
defparam n5879_s3.INIT=16'hAFC0;
  LUT4 n5879_s4 (
    .F(n5879_7),
    .I0(n5883_19),
    .I1(n123_9),
    .I2(n5879_11),
    .I3(n5879_12) 
);
defparam n5879_s4.INIT=16'h000E;
  LUT4 n5880_s3 (
    .F(n5880_6),
    .I0(n5880_8),
    .I1(n5880_9),
    .I2(ff_priority[1]),
    .I3(n5880_10) 
);
defparam n5880_s3.INIT=16'hAFC0;
  LUT4 n5880_s4 (
    .F(n5880_7),
    .I0(n5883_19),
    .I1(n124_9),
    .I2(n5880_11),
    .I3(n5880_12) 
);
defparam n5880_s4.INIT=16'h000E;
  LUT4 n5881_s3 (
    .F(n5881_6),
    .I0(n5881_8),
    .I1(n5881_9),
    .I2(ff_priority[1]),
    .I3(n5881_10) 
);
defparam n5881_s3.INIT=16'hAFC0;
  LUT4 n5881_s4 (
    .F(n5881_7),
    .I0(n5883_19),
    .I1(n125_9),
    .I2(n5881_11),
    .I3(n5881_12) 
);
defparam n5881_s4.INIT=16'h000E;
  LUT4 n5882_s3 (
    .F(n5882_6),
    .I0(ff_priority[0]),
    .I1(n5882_18),
    .I2(n5882_10),
    .I3(n5882_11) 
);
defparam n5882_s3.INIT=16'h4F00;
  LUT4 n5882_s4 (
    .F(n5882_7),
    .I0(n5882_12),
    .I1(n5882_18),
    .I2(ff_flush_state[2]),
    .I3(n5882_13) 
);
defparam n5882_s4.INIT=16'h0CFA;
  LUT4 n5883_s4 (
    .F(n5883_7),
    .I0(n5883_9),
    .I1(n5883_10),
    .I2(n5883_11),
    .I3(n5866_8) 
);
defparam n5883_s4.INIT=16'h00FE;
  LUT4 n5883_s5 (
    .F(n5883_8),
    .I0(n5883_12),
    .I1(n5883_13),
    .I2(n5883_14),
    .I3(n5852_7) 
);
defparam n5883_s5.INIT=16'hF800;
  LUT4 n128_s4 (
    .F(n128_8),
    .I0(ff_cache3_data_mask[3]),
    .I1(ff_cache2_data_mask[3]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n128_s4.INIT=16'h5300;
  LUT4 n128_s5 (
    .F(n128_9),
    .I0(ff_cache1_data_mask[3]),
    .I1(ff_cache0_data_mask[3]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n128_s5.INIT=16'h0503;
  LUT4 n129_s4 (
    .F(n129_8),
    .I0(ff_cache3_data_mask[2]),
    .I1(ff_cache2_data_mask[2]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n129_s4.INIT=16'h5300;
  LUT4 n129_s5 (
    .F(n129_9),
    .I0(ff_cache1_data_mask[2]),
    .I1(ff_cache0_data_mask[2]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n129_s5.INIT=16'h0503;
  LUT4 n130_s4 (
    .F(n130_8),
    .I0(ff_cache3_data_mask[1]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n130_s4.INIT=16'h5300;
  LUT4 n130_s5 (
    .F(n130_9),
    .I0(ff_cache1_data_mask[1]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n130_s5.INIT=16'h0503;
  LUT4 n131_s4 (
    .F(n131_8),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache2_data_mask[0]),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n131_s4.INIT=16'h5300;
  LUT4 n131_s5 (
    .F(n131_9),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache0_data_mask[0]),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n131_s5.INIT=16'h0503;
  LUT4 ff_cache0_already_read_s6 (
    .F(ff_cache0_already_read_10),
    .I0(ff_cache0_data_en),
    .I1(n5270_7),
    .I2(ff_cache_vram_write),
    .I3(ff_cache0_already_read_19) 
);
defparam ff_cache0_already_read_s6.INIT=16'h1000;
  LUT4 ff_cache1_already_read_s5 (
    .F(ff_cache1_already_read_9),
    .I0(ff_cache1_data_en),
    .I1(ff_cache_vram_write),
    .I2(n18_3),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache1_already_read_s5.INIT=16'h4000;
  LUT4 ff_cache2_already_read_s5 (
    .F(ff_cache2_already_read_9),
    .I0(n5629_9),
    .I1(n6679_18),
    .I2(ff_cache2_already_read_11),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache2_already_read_s5.INIT=16'h4000;
  LUT4 ff_cache3_already_read_s6 (
    .F(ff_cache3_already_read_10),
    .I0(ff_cache3_already_read_13),
    .I1(ff_cache3_data_en),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache3_already_read_s6.INIT=16'hB000;
  LUT4 ff_cache_vram_rdata_en_s4 (
    .F(ff_cache_vram_rdata_en_7),
    .I0(n1336_4),
    .I1(ff_cache_vram_rdata_en_10),
    .I2(ff_cache_vram_rdata_en_11),
    .I3(ff_cache_vram_rdata_en_12) 
);
defparam ff_cache_vram_rdata_en_s4.INIT=16'h4F00;
  LUT4 ff_cache_vram_rdata_en_s6 (
    .F(ff_cache_vram_rdata_en_9),
    .I0(w_command_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_flush_start) 
);
defparam ff_cache_vram_rdata_en_s6.INIT=16'h0007;
  LUT2 ff_flush_state_2_s4 (
    .F(ff_flush_state_2_9),
    .I0(ff_start),
    .I1(ff_cache_flush_start) 
);
defparam ff_flush_state_2_s4.INIT=4'h1;
  LUT4 n6679_s5 (
    .F(n6679_11),
    .I0(ff_cache_vram_rdata_en_7),
    .I1(ff_cache3_already_read_14),
    .I2(n1505_17),
    .I3(ff_cache_vram_write) 
);
defparam n6679_s5.INIT=16'h3001;
  LUT3 n6679_s6 (
    .F(n6679_12),
    .I0(n5270_7),
    .I1(w_command_vram_rdata_en),
    .I2(ff_cache0_already_read_13) 
);
defparam n6679_s6.INIT=8'hD0;
  LUT4 ff_cache0_address_15_s6 (
    .F(ff_cache0_address_15_11),
    .I0(ff_cache0_address_15_13),
    .I1(n5883_13),
    .I2(ff_cache0_address_15_16),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_address_15_s6.INIT=16'hF077;
  LUT2 ff_cache0_data_31_s6 (
    .F(ff_cache0_data_31_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_31_s6.INIT=4'h8;
  LUT4 ff_cache0_data_31_s7 (
    .F(ff_cache0_data_31_12),
    .I0(ff_cache0_address_15_16),
    .I1(ff_cache0_already_read_19),
    .I2(n5614_9),
    .I3(ff_cache2_already_read_16) 
);
defparam ff_cache0_data_31_s7.INIT=16'hF400;
  LUT2 ff_cache0_data_31_s8 (
    .F(ff_cache0_data_31_13),
    .I0(ff_cache0_data_mask[3]),
    .I1(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_31_s8.INIT=4'h8;
  LUT2 ff_cache0_data_23_s6 (
    .F(ff_cache0_data_23_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_23_s6.INIT=4'h4;
  LUT2 ff_cache0_data_23_s7 (
    .F(ff_cache0_data_23_12),
    .I0(ff_cache0_data_mask[2]),
    .I1(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_23_s7.INIT=4'h8;
  LUT2 ff_cache0_data_15_s6 (
    .F(ff_cache0_data_15_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]) 
);
defparam ff_cache0_data_15_s6.INIT=4'h4;
  LUT2 ff_cache0_data_15_s7 (
    .F(ff_cache0_data_15_12),
    .I0(ff_cache0_data_mask[1]),
    .I1(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_15_s7.INIT=4'h8;
  LUT2 ff_cache0_data_7_s6 (
    .F(ff_cache0_data_7_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]) 
);
defparam ff_cache0_data_7_s6.INIT=4'h1;
  LUT2 ff_cache0_data_7_s7 (
    .F(ff_cache0_data_7_12),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_7_s7.INIT=4'h8;
  LUT3 ff_cache1_address_16_s6 (
    .F(ff_cache1_address_16_11),
    .I0(ff_cache1_address_16_13),
    .I1(n1505_17),
    .I2(ff_cache_vram_write) 
);
defparam ff_cache1_address_16_s6.INIT=8'h40;
  LUT4 ff_cache1_address_16_s7 (
    .F(ff_cache1_address_16_12),
    .I0(ff_cache_vram_write),
    .I1(ff_cache1_address_16_14),
    .I2(n1505_17),
    .I3(n5861_7) 
);
defparam ff_cache1_address_16_s7.INIT=16'h4000;
  LUT2 ff_cache1_data_31_s8 (
    .F(ff_cache1_data_31_13),
    .I0(ff_cache1_data_31_21),
    .I1(ff_cache0_already_read_15) 
);
defparam ff_cache1_data_31_s8.INIT=4'h4;
  LUT4 ff_cache2_address_16_s6 (
    .F(ff_cache2_address_16_11),
    .I0(ff_cache2_address_16_12),
    .I1(n5853_7),
    .I2(ff_cache2_address_16_13),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache2_address_16_s6.INIT=16'h0F77;
  LUT4 ff_cache2_data_31_s7 (
    .F(ff_cache2_data_31_12),
    .I0(n6679_18),
    .I1(ff_cache_vram_write),
    .I2(n5270_7),
    .I3(ff_cache0_already_read_15) 
);
defparam ff_cache2_data_31_s7.INIT=16'hF800;
  LUT4 ff_cache3_address_16_s6 (
    .F(ff_cache3_address_16_11),
    .I0(ff_cache_vram_write),
    .I1(ff_cache3_address_16_14),
    .I2(n1505_17),
    .I3(ff_cache3_already_read_13) 
);
defparam ff_cache3_address_16_s6.INIT=16'h4000;
  LUT4 ff_cache3_address_16_s7 (
    .F(ff_cache3_address_16_12),
    .I0(n5629_9),
    .I1(ff_cache3_already_read_10),
    .I2(n5270_7),
    .I3(ff_cache3_address_16_15) 
);
defparam ff_cache3_address_16_s7.INIT=16'h00F4;
  LUT2 ff_cache3_data_31_s7 (
    .F(ff_cache3_data_31_12),
    .I0(ff_cache3_address_16_15),
    .I1(ff_cache0_already_read_15) 
);
defparam ff_cache3_data_31_s7.INIT=4'h4;
  LUT4 ff_vram_wdata_31_s6 (
    .F(ff_vram_wdata_31_9),
    .I0(ff_cache3_already_read_14),
    .I1(n1505_17),
    .I2(ff_cache_vram_rdata_en_15),
    .I3(n5851_19) 
);
defparam ff_vram_wdata_31_s6.INIT=16'hBF00;
  LUT4 ff_vram_wdata_31_s7 (
    .F(ff_vram_wdata_31_10),
    .I0(ff_flush_state[0]),
    .I1(n5866_8),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[1]) 
);
defparam ff_vram_wdata_31_s7.INIT=16'h3002;
  LUT4 ff_cache_vram_rdata_7_s7 (
    .F(ff_cache_vram_rdata_7_10),
    .I0(n5270_7),
    .I1(w_command_vram_rdata_en),
    .I2(ff_start),
    .I3(ff_cache0_already_read_13) 
);
defparam ff_cache_vram_rdata_7_s7.INIT=16'h0D00;
  LUT3 ff_cache0_data_en_s5 (
    .F(ff_cache0_data_en_10),
    .I0(ff_cache0_data_en_11),
    .I1(ff_flush_state[1]),
    .I2(ff_cache_vram_rdata_en_9) 
);
defparam ff_cache0_data_en_s5.INIT=8'h10;
  LUT4 ff_cache1_data_en_s4 (
    .F(ff_cache1_data_en_9),
    .I0(ff_cache3_already_read_17),
    .I1(ff_cache0_data_en),
    .I2(n132_3),
    .I3(ff_cache1_data_31_17) 
);
defparam ff_cache1_data_en_s4.INIT=16'h0007;
  LUT4 ff_cache1_data_en_s5 (
    .F(ff_cache1_data_en_10),
    .I0(ff_cache1_data_en_11),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam ff_cache1_data_en_s5.INIT=16'h0100;
  LUT4 ff_cache2_data_en_s4 (
    .F(ff_cache2_data_en_9),
    .I0(ff_cache3_already_read_17),
    .I1(ff_cache2_already_read_11),
    .I2(n132_3),
    .I3(ff_cache2_already_read_14) 
);
defparam ff_cache2_data_en_s4.INIT=16'h0007;
  LUT4 ff_cache2_data_en_s5 (
    .F(ff_cache2_data_en_10),
    .I0(ff_flush_state_1_10),
    .I1(ff_cache_vram_rdata_en_9),
    .I2(ff_flush_state[1]),
    .I3(ff_cache0_already_read_13) 
);
defparam ff_cache2_data_en_s5.INIT=16'h007F;
  LUT4 ff_cache3_data_en_s4 (
    .F(ff_cache3_data_en_9),
    .I0(ff_cache3_already_read_17),
    .I1(ff_cache3_already_read_10),
    .I2(n132_3),
    .I3(ff_cache3_already_read_19) 
);
defparam ff_cache3_data_en_s4.INIT=16'h0007;
  LUT4 ff_cache3_data_en_s5 (
    .F(ff_cache3_data_en_10),
    .I0(ff_flush_state[1]),
    .I1(w_cache_vram_rdata_en),
    .I2(ff_cache3_data_en_11),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam ff_cache3_data_en_s5.INIT=16'hB000;
  LUT4 ff_busy_s4 (
    .F(ff_busy_9),
    .I0(ff_cache_vram_write),
    .I1(w_command_vram_rdata_en),
    .I2(w_cache_vram_rdata_en),
    .I3(n5270_7) 
);
defparam ff_busy_s4.INIT=16'h030A;
  LUT4 ff_cache0_data_mask_2_s7 (
    .F(ff_cache0_data_mask_2_12),
    .I0(n5614_9),
    .I1(ff_cache0_data_23_11),
    .I2(n1505_17),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_2_s7.INIT=16'h00F8;
  LUT3 ff_cache0_data_mask_2_s8 (
    .F(ff_cache0_data_mask_2_13),
    .I0(ff_cache0_data_mask_2_15),
    .I1(ff_start),
    .I2(ff_cache0_data_en_10) 
);
defparam ff_cache0_data_mask_2_s8.INIT=8'h10;
  LUT4 ff_cache0_data_mask_1_s6 (
    .F(ff_cache0_data_mask_1_11),
    .I0(n5614_9),
    .I1(ff_cache0_data_15_11),
    .I2(n1505_17),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_1_s6.INIT=16'h00F8;
  LUT4 ff_cache0_data_mask_0_s6 (
    .F(ff_cache0_data_mask_0_11),
    .I0(n5614_9),
    .I1(ff_cache0_data_7_11),
    .I2(n1505_17),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_0_s6.INIT=16'h00F8;
  LUT4 ff_cache3_data_mask_3_s9 (
    .F(ff_cache3_data_mask_3_14),
    .I0(ff_cache3_address_16_11),
    .I1(ff_cache3_address_16_15),
    .I2(ff_cache3_address_16_17),
    .I3(n132_3) 
);
defparam ff_cache3_data_mask_3_s9.INIT=16'h00F4;
  LUT2 ff_cache3_data_mask_3_s10 (
    .F(ff_cache3_data_mask_3_15),
    .I0(ff_start),
    .I1(ff_cache3_data_en_10) 
);
defparam ff_cache3_data_mask_3_s10.INIT=4'h4;
  LUT4 ff_cache0_data_mask_3_s6 (
    .F(ff_cache0_data_mask_3_11),
    .I0(n5614_9),
    .I1(ff_cache0_data_31_11),
    .I2(n1505_17),
    .I3(ff_cache0_data_mask_2_14) 
);
defparam ff_cache0_data_mask_3_s6.INIT=16'h00F8;
  LUT3 ff_cache1_data_mask_3_s8 (
    .F(ff_cache1_data_mask_3_13),
    .I0(n132_3),
    .I1(n5270_7),
    .I2(ff_cache_vram_write) 
);
defparam ff_cache1_data_mask_3_s8.INIT=8'h10;
  LUT4 ff_cache1_data_mask_3_s10 (
    .F(ff_cache1_data_mask_3_15),
    .I0(ff_cache1_address_16_12),
    .I1(ff_cache1_data_31_21),
    .I2(ff_cache1_data_mask_3_20),
    .I3(n132_3) 
);
defparam ff_cache1_data_mask_3_s10.INIT=16'h00F4;
  LUT3 ff_cache1_data_mask_3_s11 (
    .F(ff_cache1_data_mask_3_16),
    .I0(ff_cache1_data_mask_3_24),
    .I1(ff_start),
    .I2(ff_cache1_data_en_10) 
);
defparam ff_cache1_data_mask_3_s11.INIT=8'h10;
  LUT4 ff_cache2_data_mask_3_s8 (
    .F(ff_cache2_data_mask_3_13),
    .I0(ff_cache2_address_16_13),
    .I1(ff_cache0_data_31_11),
    .I2(w_cache2_hit),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache2_data_mask_3_s8.INIT=16'h053F;
  LUT4 ff_cache2_data_mask_3_s9 (
    .F(ff_cache2_data_mask_3_14),
    .I0(n5270_7),
    .I1(ff_cache2_data_mask_3_16),
    .I2(n6679_18),
    .I3(ff_cache2_data_mask_3_19) 
);
defparam ff_cache2_data_mask_3_s9.INIT=16'hEF00;
  LUT2 ff_cache2_data_mask_3_s10 (
    .F(ff_cache2_data_mask_3_15),
    .I0(ff_start),
    .I1(ff_cache2_data_en_10) 
);
defparam ff_cache2_data_mask_3_s10.INIT=4'h1;
  LUT4 ff_cache2_data_mask_2_s7 (
    .F(ff_cache2_data_mask_2_12),
    .I0(ff_cache2_address_16_13),
    .I1(ff_cache0_data_23_11),
    .I2(w_cache2_hit),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache2_data_mask_2_s7.INIT=16'h053F;
  LUT4 ff_cache2_data_mask_1_s7 (
    .F(ff_cache2_data_mask_1_12),
    .I0(ff_cache2_address_16_13),
    .I1(ff_cache0_data_15_11),
    .I2(w_cache2_hit),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache2_data_mask_1_s7.INIT=16'h053F;
  LUT4 ff_cache2_data_mask_0_s7 (
    .F(ff_cache2_data_mask_0_12),
    .I0(ff_cache2_address_16_13),
    .I1(ff_cache0_data_7_11),
    .I2(w_cache2_hit),
    .I3(ff_cache1_already_read_11) 
);
defparam ff_cache2_data_mask_0_s7.INIT=16'h053F;
  LUT4 ff_vram_valid_s8 (
    .F(ff_vram_valid_11),
    .I0(ff_cache3_already_read_14),
    .I1(ff_cache_vram_rdata_en_7),
    .I2(ff_vram_valid_15),
    .I3(n5851_19) 
);
defparam ff_vram_valid_s8.INIT=16'hEF00;
  LUT4 ff_vram_valid_s9 (
    .F(ff_vram_valid_12),
    .I0(ff_flush_state[1]),
    .I1(ff_vram_valid_16),
    .I2(ff_vram_wdata_31_10),
    .I3(ff_vram_valid_17) 
);
defparam ff_vram_valid_s9.INIT=16'h0007;
  LUT2 ff_vram_valid_s10 (
    .F(ff_vram_valid_13),
    .I0(ff_start),
    .I1(w_command_vram_valid) 
);
defparam ff_vram_valid_s10.INIT=4'h1;
  LUT4 ff_vram_valid_s11 (
    .F(ff_vram_valid_14),
    .I0(ff_vram_valid_18),
    .I1(w_command_vram_valid),
    .I2(ff_cache_flush_start),
    .I3(ff_start) 
);
defparam ff_vram_valid_s11.INIT=16'h00F4;
  LUT2 n6397_s4 (
    .F(n6397_9),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]) 
);
defparam n6397_s4.INIT=4'h9;
  LUT3 n6395_s6 (
    .F(n6395_11),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam n6395_s6.INIT=8'h40;
  LUT4 n6681_s10 (
    .F(n6681_15),
    .I0(n5861_10),
    .I1(n6681_16),
    .I2(ff_priority[0]),
    .I3(n6681_17) 
);
defparam n6681_s10.INIT=16'hC0AF;
  LUT2 n6679_s8 (
    .F(n6679_14),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n6679_s8.INIT=4'h9;
  LUT4 n1505_s7 (
    .F(n1505_12),
    .I0(ff_cache0_address_15_13),
    .I1(ff_cache1_address_16_14),
    .I2(ff_priority[0]),
    .I3(n131_9) 
);
defparam n1505_s7.INIT=16'hCA00;
  LUT4 n1504_s6 (
    .F(n1504_11),
    .I0(ff_cache0_address_15_13),
    .I1(ff_cache1_address_16_14),
    .I2(ff_priority[0]),
    .I3(n130_9) 
);
defparam n1504_s6.INIT=16'hCA00;
  LUT4 n1503_s6 (
    .F(n1503_11),
    .I0(ff_cache0_address_15_13),
    .I1(ff_cache1_address_16_14),
    .I2(ff_priority[0]),
    .I3(n129_9) 
);
defparam n1503_s6.INIT=16'hCA00;
  LUT4 n1502_s6 (
    .F(n1502_11),
    .I0(ff_cache0_address_15_13),
    .I1(ff_cache1_address_16_14),
    .I2(ff_priority[0]),
    .I3(n128_9) 
);
defparam n1502_s6.INIT=16'hCA00;
  LUT2 n5629_s4 (
    .F(n5629_9),
    .I0(n69_3),
    .I1(ff_cache3_data_en) 
);
defparam n5629_s4.INIT=4'h4;
  LUT2 n5614_s4 (
    .F(n5614_9),
    .I0(n18_3),
    .I1(ff_cache0_data_en) 
);
defparam n5614_s4.INIT=4'h4;
  LUT2 ff_flush_state_1_s5 (
    .F(ff_flush_state_1_10),
    .I0(ff_flush_state[2]),
    .I1(ff_flush_state[0]) 
);
defparam ff_flush_state_1_s5.INIT=4'h4;
  LUT4 n4158_s9 (
    .F(n4158_12),
    .I0(ff_cache2_address_16_12),
    .I1(ff_cache3_address_16_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n4158_s9.INIT=16'hCA00;
  LUT4 n4158_s10 (
    .F(n4158_13),
    .I0(ff_cache0_address_15_13),
    .I1(ff_cache1_address_16_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n4158_s10.INIT=16'h0C0A;
  LUT4 n5852_s7 (
    .F(n5852_10),
    .I0(ff_cache2_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5852_s7.INIT=16'h3533;
  LUT4 n5852_s8 (
    .F(n5852_11),
    .I0(ff_cache3_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5852_s8.INIT=16'h3533;
  LUT4 n5852_s9 (
    .F(n5852_12),
    .I0(n5852_15),
    .I1(n5852_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5852_s9.INIT=16'hFA0C;
  LUT3 n5852_s10 (
    .F(n5852_13),
    .I0(n5852_15),
    .I1(n5852_16),
    .I2(ff_flush_state[0]) 
);
defparam n5852_s10.INIT=8'hCA;
  LUT4 n5852_s11 (
    .F(n5852_14),
    .I0(n5852_11),
    .I1(ff_flush_state[1]),
    .I2(n5852_10),
    .I3(ff_flush_state[0]) 
);
defparam n5852_s11.INIT=16'h0F77;
  LUT4 n5853_s7 (
    .F(n5853_10),
    .I0(ff_cache2_data_mask[0]),
    .I1(ff_cache2_data_mask[1]),
    .I2(ff_cache2_data_mask[2]),
    .I3(ff_cache2_data_mask[3]) 
);
defparam n5853_s7.INIT=16'h8000;
  LUT4 n5853_s8 (
    .F(n5853_11),
    .I0(ff_cache3_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5853_s8.INIT=16'h3533;
  LUT4 n5853_s9 (
    .F(n5853_12),
    .I0(n5853_15),
    .I1(n5853_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5853_s9.INIT=16'h0CFA;
  LUT4 n5853_s10 (
    .F(n5853_13),
    .I0(n5853_11),
    .I1(n5853_6),
    .I2(ff_flush_state[0]),
    .I3(n5854_19) 
);
defparam n5853_s10.INIT=16'hCA00;
  LUT4 n5853_s11 (
    .F(n5853_14),
    .I0(n5853_16),
    .I1(n5853_15),
    .I2(ff_flush_state[0]),
    .I3(n5856_23) 
);
defparam n5853_s11.INIT=16'hCA00;
  LUT4 n5854_s5 (
    .F(n5854_8),
    .I0(ff_cache1_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5854_s5.INIT=16'h3533;
  LUT4 n5854_s6 (
    .F(n5854_9),
    .I0(ff_cache3_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5854_s6.INIT=16'h3533;
  LUT4 n5854_s7 (
    .F(n5854_10),
    .I0(n5854_13),
    .I1(n5854_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5854_s7.INIT=16'h0CFA;
  LUT4 n5854_s8 (
    .F(n5854_11),
    .I0(n5854_8),
    .I1(n5854_13),
    .I2(ff_flush_state[0]),
    .I3(n5856_23) 
);
defparam n5854_s8.INIT=16'hCA00;
  LUT4 n5854_s9 (
    .F(n5854_12),
    .I0(n5854_9),
    .I1(n5854_14),
    .I2(ff_flush_state[0]),
    .I3(n5854_19) 
);
defparam n5854_s9.INIT=16'hCA00;
  LUT4 n5855_s5 (
    .F(n5855_8),
    .I0(ff_cache1_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5855_s5.INIT=16'h3533;
  LUT4 n5855_s6 (
    .F(n5855_9),
    .I0(ff_cache3_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5855_s6.INIT=16'h3533;
  LUT4 n5855_s7 (
    .F(n5855_10),
    .I0(n5855_13),
    .I1(n5855_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5855_s7.INIT=16'h0CFA;
  LUT4 n5855_s8 (
    .F(n5855_11),
    .I0(n5855_8),
    .I1(n5855_13),
    .I2(ff_flush_state[0]),
    .I3(n5856_23) 
);
defparam n5855_s8.INIT=16'hCA00;
  LUT4 n5855_s9 (
    .F(n5855_12),
    .I0(n5855_9),
    .I1(n5855_14),
    .I2(ff_flush_state[0]),
    .I3(n5854_19) 
);
defparam n5855_s9.INIT=16'hCA00;
  LUT4 n5856_s7 (
    .F(n5856_10),
    .I0(ff_cache3_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5856_s7.INIT=16'h3533;
  LUT4 n5856_s8 (
    .F(n5856_11),
    .I0(n5856_12),
    .I1(n5856_16),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5856_s8.INIT=16'h0CFA;
  LUT4 n5856_s9 (
    .F(n5856_12),
    .I0(ff_cache0_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5856_s9.INIT=16'h3533;
  LUT4 n5856_s11 (
    .F(n5856_14),
    .I0(n5856_10),
    .I1(ff_flush_state[1]),
    .I2(n5856_16),
    .I3(ff_flush_state[0]) 
);
defparam n5856_s11.INIT=16'h0F77;
  LUT4 n5857_s7 (
    .F(n5857_10),
    .I0(ff_cache3_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5857_s7.INIT=16'h3533;
  LUT4 n5857_s8 (
    .F(n5857_11),
    .I0(n5857_12),
    .I1(n5857_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5857_s8.INIT=16'h0CFA;
  LUT4 n5857_s9 (
    .F(n5857_12),
    .I0(ff_cache0_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5857_s9.INIT=16'h3533;
  LUT4 n5857_s10 (
    .F(n5857_13),
    .I0(n5857_10),
    .I1(ff_flush_state[1]),
    .I2(n5857_14),
    .I3(ff_flush_state[0]) 
);
defparam n5857_s10.INIT=16'h0F77;
  LUT4 n5858_s5 (
    .F(n5858_8),
    .I0(ff_cache3_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5858_s5.INIT=16'h3533;
  LUT4 n5858_s6 (
    .F(n5858_9),
    .I0(ff_cache1_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5858_s6.INIT=16'h3533;
  LUT4 n5858_s7 (
    .F(n5858_10),
    .I0(n5858_13),
    .I1(n5858_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5858_s7.INIT=16'h0CFA;
  LUT4 n5858_s8 (
    .F(n5858_11),
    .I0(n5858_8),
    .I1(n5858_14),
    .I2(ff_flush_state[0]),
    .I3(n5854_19) 
);
defparam n5858_s8.INIT=16'hCA00;
  LUT4 n5858_s9 (
    .F(n5858_12),
    .I0(n5858_9),
    .I1(n5858_13),
    .I2(ff_flush_state[0]),
    .I3(n5856_23) 
);
defparam n5858_s9.INIT=16'hCA00;
  LUT4 n5859_s5 (
    .F(n5859_8),
    .I0(ff_cache1_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5859_s5.INIT=16'h3533;
  LUT4 n5859_s6 (
    .F(n5859_9),
    .I0(ff_cache3_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5859_s6.INIT=16'h3533;
  LUT4 n5859_s7 (
    .F(n5859_10),
    .I0(n5859_13),
    .I1(n5859_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5859_s7.INIT=16'h0CFA;
  LUT4 n5859_s8 (
    .F(n5859_11),
    .I0(n5859_8),
    .I1(n5859_13),
    .I2(ff_flush_state[0]),
    .I3(n5856_23) 
);
defparam n5859_s8.INIT=16'hCA00;
  LUT4 n5859_s9 (
    .F(n5859_12),
    .I0(n5859_9),
    .I1(n5859_14),
    .I2(ff_flush_state[0]),
    .I3(n5854_19) 
);
defparam n5859_s9.INIT=16'hCA00;
  LUT4 n5860_s5 (
    .F(n5860_8),
    .I0(ff_cache1_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5860_s5.INIT=16'h3533;
  LUT4 n5860_s6 (
    .F(n5860_9),
    .I0(ff_cache3_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5860_s6.INIT=16'h3533;
  LUT4 n5860_s7 (
    .F(n5860_10),
    .I0(n5860_13),
    .I1(n5860_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5860_s7.INIT=16'h0CFA;
  LUT4 n5860_s8 (
    .F(n5860_11),
    .I0(n5860_8),
    .I1(n5860_13),
    .I2(ff_flush_state[0]),
    .I3(n5856_23) 
);
defparam n5860_s8.INIT=16'hCA00;
  LUT4 n5860_s9 (
    .F(n5860_12),
    .I0(n5860_9),
    .I1(n5860_14),
    .I2(ff_flush_state[0]),
    .I3(n5854_19) 
);
defparam n5860_s9.INIT=16'hCA00;
  LUT4 n5861_s7 (
    .F(n5861_10),
    .I0(ff_cache1_data_mask[0]),
    .I1(ff_cache1_data_mask[1]),
    .I2(ff_cache1_data_mask[2]),
    .I3(ff_cache1_data_mask[3]) 
);
defparam n5861_s7.INIT=16'h8000;
  LUT4 n5861_s8 (
    .F(n5861_11),
    .I0(ff_cache0_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5861_s8.INIT=16'h3533;
  LUT4 n5861_s9 (
    .F(n5861_12),
    .I0(n5861_15),
    .I1(n5861_16),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5861_s9.INIT=16'hAFC0;
  LUT4 n5861_s10 (
    .F(n5861_13),
    .I0(n5861_6),
    .I1(n5861_11),
    .I2(ff_flush_state[0]),
    .I3(n5856_23) 
);
defparam n5861_s10.INIT=16'hCA00;
  LUT4 n5861_s11 (
    .F(n5861_14),
    .I0(n5861_15),
    .I1(n5861_16),
    .I2(ff_flush_state[0]),
    .I3(n5854_19) 
);
defparam n5861_s11.INIT=16'hCA00;
  LUT4 n5862_s6 (
    .F(n5862_9),
    .I0(ff_cache3_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5862_s6.INIT=16'h3533;
  LUT4 n5862_s8 (
    .F(n5862_11),
    .I0(n5862_14),
    .I1(n5862_12),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5862_s8.INIT=16'hFA0C;
  LUT4 n5862_s9 (
    .F(n5862_12),
    .I0(ff_cache0_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5862_s9.INIT=16'h3533;
  LUT4 n5862_s10 (
    .F(n5862_13),
    .I0(n5862_9),
    .I1(ff_flush_state[1]),
    .I2(n5862_14),
    .I3(ff_flush_state[0]) 
);
defparam n5862_s10.INIT=16'h0F77;
  LUT4 n5863_s5 (
    .F(n5863_8),
    .I0(ff_cache3_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5863_s5.INIT=16'h3533;
  LUT4 n5863_s6 (
    .F(n5863_9),
    .I0(ff_cache1_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5863_s6.INIT=16'h3533;
  LUT4 n5863_s7 (
    .F(n5863_10),
    .I0(n5863_13),
    .I1(n5863_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5863_s7.INIT=16'hFA0C;
  LUT4 n5863_s8 (
    .F(n5863_11),
    .I0(n5863_8),
    .I1(n5863_13),
    .I2(ff_flush_state[0]),
    .I3(n5854_19) 
);
defparam n5863_s8.INIT=16'hCA00;
  LUT4 n5863_s9 (
    .F(n5863_12),
    .I0(n5863_9),
    .I1(n5863_14),
    .I2(ff_flush_state[0]),
    .I3(n5856_23) 
);
defparam n5863_s9.INIT=16'hCA00;
  LUT4 n5864_s5 (
    .F(n5864_8),
    .I0(ff_cache3_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5864_s5.INIT=16'h3533;
  LUT4 n5864_s6 (
    .F(n5864_9),
    .I0(ff_cache2_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5864_s6.INIT=16'h3533;
  LUT4 n5864_s7 (
    .F(n5864_10),
    .I0(n5864_13),
    .I1(n5864_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5864_s7.INIT=16'hFA0C;
  LUT4 n5864_s8 (
    .F(n5864_11),
    .I0(n5864_13),
    .I1(n5864_14),
    .I2(ff_flush_state[0]),
    .I3(n5856_23) 
);
defparam n5864_s8.INIT=16'hCA00;
  LUT4 n5864_s9 (
    .F(n5864_12),
    .I0(n5864_8),
    .I1(n5864_9),
    .I2(ff_flush_state[0]),
    .I3(n5854_19) 
);
defparam n5864_s9.INIT=16'hCA00;
  LUT4 n5865_s5 (
    .F(n5865_8),
    .I0(ff_cache3_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5865_s5.INIT=16'h3533;
  LUT4 n5865_s6 (
    .F(n5865_9),
    .I0(ff_cache2_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5865_s6.INIT=16'h3533;
  LUT4 n5865_s7 (
    .F(n5865_10),
    .I0(n5865_13),
    .I1(n5865_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5865_s7.INIT=16'hFA0C;
  LUT4 n5865_s8 (
    .F(n5865_11),
    .I0(n5865_13),
    .I1(n5865_14),
    .I2(ff_flush_state[0]),
    .I3(n5856_23) 
);
defparam n5865_s8.INIT=16'hCA00;
  LUT4 n5865_s9 (
    .F(n5865_12),
    .I0(n5865_8),
    .I1(n5865_9),
    .I2(ff_flush_state[0]),
    .I3(n5854_19) 
);
defparam n5865_s9.INIT=16'hCA00;
  LUT4 n5866_s7 (
    .F(n5866_10),
    .I0(ff_cache3_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5866_s7.INIT=16'h3533;
  LUT4 n5866_s8 (
    .F(n5866_11),
    .I0(n5866_16),
    .I1(n5866_17),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5866_s8.INIT=16'h0CFA;
  LUT4 n5866_s9 (
    .F(n5866_12),
    .I0(n5866_14),
    .I1(n5853_7),
    .I2(ff_cache_vram_write),
    .I3(n132_3) 
);
defparam n5866_s9.INIT=16'h000B;
  LUT2 n5866_s10 (
    .F(n5866_13),
    .I0(n5866_10),
    .I1(ff_flush_state[1]) 
);
defparam n5866_s10.INIT=4'h8;
  LUT4 n5866_s11 (
    .F(n5866_14),
    .I0(ff_cache2_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5866_s11.INIT=16'h3533;
  LUT4 n5866_s12 (
    .F(n5866_15),
    .I0(n5866_16),
    .I1(n5866_17),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5866_s12.INIT=16'h5F30;
  LUT4 n5867_s5 (
    .F(n5867_8),
    .I0(ff_cache2_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5867_s5.INIT=16'h3533;
  LUT4 n5867_s6 (
    .F(n5867_9),
    .I0(ff_cache3_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5867_s6.INIT=16'h3533;
  LUT4 n5867_s7 (
    .F(n5867_10),
    .I0(n5867_13),
    .I1(n5867_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5867_s7.INIT=16'h0CFA;
  LUT4 n5867_s8 (
    .F(n5867_11),
    .I0(n5867_14),
    .I1(n5867_13),
    .I2(ff_flush_state[0]),
    .I3(n5856_23) 
);
defparam n5867_s8.INIT=16'hCA00;
  LUT4 n5867_s9 (
    .F(n5867_12),
    .I0(n5867_9),
    .I1(n5867_8),
    .I2(ff_flush_state[0]),
    .I3(n5854_19) 
);
defparam n5867_s9.INIT=16'hCA00;
  LUT4 n5868_s5 (
    .F(n5868_8),
    .I0(ff_cache3_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5868_s5.INIT=16'h3533;
  LUT4 n5868_s6 (
    .F(n5868_9),
    .I0(ff_cache2_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5868_s6.INIT=16'h3533;
  LUT4 n5868_s7 (
    .F(n5868_10),
    .I0(n5868_13),
    .I1(n5868_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5868_s7.INIT=16'h0CFA;
  LUT4 n5868_s8 (
    .F(n5868_11),
    .I0(n5868_8),
    .I1(n5868_9),
    .I2(ff_flush_state[0]),
    .I3(n5854_19) 
);
defparam n5868_s8.INIT=16'hCA00;
  LUT4 n5868_s9 (
    .F(n5868_12),
    .I0(n5868_14),
    .I1(n5868_13),
    .I2(ff_flush_state[0]),
    .I3(n5856_23) 
);
defparam n5868_s9.INIT=16'hCA00;
  LUT4 n5869_s5 (
    .F(n5869_8),
    .I0(ff_cache1_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5869_s5.INIT=16'h3533;
  LUT4 n5869_s6 (
    .F(n5869_9),
    .I0(ff_cache3_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5869_s6.INIT=16'h3533;
  LUT4 n5869_s7 (
    .F(n5869_10),
    .I0(n5869_13),
    .I1(n5869_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5869_s7.INIT=16'h0CFA;
  LUT4 n5869_s8 (
    .F(n5869_11),
    .I0(n5869_8),
    .I1(n5869_13),
    .I2(ff_flush_state[0]),
    .I3(n5856_23) 
);
defparam n5869_s8.INIT=16'hCA00;
  LUT4 n5869_s9 (
    .F(n5869_12),
    .I0(n5869_9),
    .I1(n5869_14),
    .I2(ff_flush_state[0]),
    .I3(n5854_19) 
);
defparam n5869_s9.INIT=16'hCA00;
  LUT4 n5870_s5 (
    .F(n5870_8),
    .I0(ff_cache1_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5870_s5.INIT=16'h3533;
  LUT4 n5870_s6 (
    .F(n5870_9),
    .I0(ff_cache3_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5870_s6.INIT=16'h3533;
  LUT4 n5870_s7 (
    .F(n5870_10),
    .I0(n5870_13),
    .I1(n5870_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5870_s7.INIT=16'h0CFA;
  LUT4 n5870_s8 (
    .F(n5870_11),
    .I0(n5870_8),
    .I1(n5870_13),
    .I2(ff_flush_state[0]),
    .I3(n5856_23) 
);
defparam n5870_s8.INIT=16'hCA00;
  LUT4 n5870_s9 (
    .F(n5870_12),
    .I0(n5870_9),
    .I1(n5870_14),
    .I2(ff_flush_state[0]),
    .I3(n5854_19) 
);
defparam n5870_s9.INIT=16'hCA00;
  LUT4 n5871_s5 (
    .F(n5871_8),
    .I0(ff_cache2_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5871_s5.INIT=16'h3533;
  LUT4 n5871_s6 (
    .F(n5871_9),
    .I0(ff_cache3_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5871_s6.INIT=16'h3533;
  LUT4 n5871_s7 (
    .F(n5871_10),
    .I0(n5871_13),
    .I1(n5871_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5871_s7.INIT=16'h0CFA;
  LUT4 n5871_s8 (
    .F(n5871_11),
    .I0(n5871_14),
    .I1(n5871_13),
    .I2(ff_flush_state[0]),
    .I3(n5856_23) 
);
defparam n5871_s8.INIT=16'hCA00;
  LUT4 n5871_s9 (
    .F(n5871_12),
    .I0(n5871_9),
    .I1(n5871_8),
    .I2(ff_flush_state[0]),
    .I3(n5854_19) 
);
defparam n5871_s9.INIT=16'hCA00;
  LUT4 n5872_s5 (
    .F(n5872_8),
    .I0(ff_cache1_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5872_s5.INIT=16'h3533;
  LUT4 n5872_s6 (
    .F(n5872_9),
    .I0(ff_cache3_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5872_s6.INIT=16'h3533;
  LUT4 n5872_s7 (
    .F(n5872_10),
    .I0(n5872_13),
    .I1(n5872_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5872_s7.INIT=16'h0CFA;
  LUT4 n5872_s8 (
    .F(n5872_11),
    .I0(n5872_9),
    .I1(n5872_14),
    .I2(ff_flush_state[0]),
    .I3(n5854_19) 
);
defparam n5872_s8.INIT=16'hCA00;
  LUT4 n5872_s9 (
    .F(n5872_12),
    .I0(n5872_8),
    .I1(n5872_13),
    .I2(ff_flush_state[0]),
    .I3(n5856_23) 
);
defparam n5872_s9.INIT=16'hCA00;
  LUT4 n5873_s5 (
    .F(n5873_8),
    .I0(ff_cache1_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5873_s5.INIT=16'h3533;
  LUT4 n5873_s6 (
    .F(n5873_9),
    .I0(ff_cache3_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5873_s6.INIT=16'h3533;
  LUT4 n5873_s7 (
    .F(n5873_10),
    .I0(n5873_13),
    .I1(n5873_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5873_s7.INIT=16'h0CFA;
  LUT4 n5873_s8 (
    .F(n5873_11),
    .I0(n5873_9),
    .I1(n5873_14),
    .I2(ff_flush_state[0]),
    .I3(n5854_19) 
);
defparam n5873_s8.INIT=16'hCA00;
  LUT4 n5873_s9 (
    .F(n5873_12),
    .I0(n5873_8),
    .I1(n5873_13),
    .I2(ff_flush_state[0]),
    .I3(n5856_23) 
);
defparam n5873_s9.INIT=16'hCA00;
  LUT4 n5874_s5 (
    .F(n5874_8),
    .I0(ff_cache1_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5874_s5.INIT=16'h3533;
  LUT4 n5874_s6 (
    .F(n5874_9),
    .I0(ff_cache3_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5874_s6.INIT=16'h3533;
  LUT4 n5874_s7 (
    .F(n5874_10),
    .I0(n5874_13),
    .I1(n5874_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5874_s7.INIT=16'h0CFA;
  LUT4 n5874_s8 (
    .F(n5874_11),
    .I0(n5874_8),
    .I1(n5874_13),
    .I2(ff_flush_state[0]),
    .I3(n5856_23) 
);
defparam n5874_s8.INIT=16'hCA00;
  LUT4 n5874_s9 (
    .F(n5874_12),
    .I0(n5874_9),
    .I1(n5874_14),
    .I2(ff_flush_state[0]),
    .I3(n5854_19) 
);
defparam n5874_s9.INIT=16'hCA00;
  LUT4 n5875_s5 (
    .F(n5875_8),
    .I0(ff_cache1_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5875_s5.INIT=16'h3533;
  LUT4 n5875_s6 (
    .F(n5875_9),
    .I0(ff_cache3_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5875_s6.INIT=16'h3533;
  LUT4 n5875_s7 (
    .F(n5875_10),
    .I0(n5875_13),
    .I1(n5875_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5875_s7.INIT=16'h0CFA;
  LUT4 n5875_s8 (
    .F(n5875_11),
    .I0(n5875_9),
    .I1(n5875_14),
    .I2(ff_flush_state[0]),
    .I3(n5854_19) 
);
defparam n5875_s8.INIT=16'hCA00;
  LUT4 n5875_s9 (
    .F(n5875_12),
    .I0(n5875_8),
    .I1(n5875_13),
    .I2(ff_flush_state[0]),
    .I3(n5856_23) 
);
defparam n5875_s9.INIT=16'hCA00;
  LUT4 n5876_s5 (
    .F(n5876_8),
    .I0(ff_cache1_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5876_s5.INIT=16'h3533;
  LUT4 n5876_s6 (
    .F(n5876_9),
    .I0(ff_cache3_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5876_s6.INIT=16'h3533;
  LUT4 n5876_s7 (
    .F(n5876_10),
    .I0(n5876_13),
    .I1(n5876_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5876_s7.INIT=16'h0CFA;
  LUT4 n5876_s8 (
    .F(n5876_11),
    .I0(n5876_9),
    .I1(n5876_14),
    .I2(ff_flush_state[0]),
    .I3(n5854_19) 
);
defparam n5876_s8.INIT=16'hCA00;
  LUT4 n5876_s9 (
    .F(n5876_12),
    .I0(n5876_8),
    .I1(n5876_13),
    .I2(ff_flush_state[0]),
    .I3(n5856_23) 
);
defparam n5876_s9.INIT=16'hCA00;
  LUT4 n5877_s5 (
    .F(n5877_8),
    .I0(ff_cache1_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5877_s5.INIT=16'h3533;
  LUT4 n5877_s6 (
    .F(n5877_9),
    .I0(ff_cache3_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5877_s6.INIT=16'h3533;
  LUT4 n5877_s7 (
    .F(n5877_10),
    .I0(n5877_13),
    .I1(n5877_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5877_s7.INIT=16'h0CFA;
  LUT4 n5877_s8 (
    .F(n5877_11),
    .I0(n5877_8),
    .I1(n5877_13),
    .I2(ff_flush_state[0]),
    .I3(n5856_23) 
);
defparam n5877_s8.INIT=16'hCA00;
  LUT4 n5877_s9 (
    .F(n5877_12),
    .I0(n5877_9),
    .I1(n5877_14),
    .I2(ff_flush_state[0]),
    .I3(n5854_19) 
);
defparam n5877_s9.INIT=16'hCA00;
  LUT4 n5878_s5 (
    .F(n5878_8),
    .I0(ff_cache1_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5878_s5.INIT=16'h3533;
  LUT4 n5878_s6 (
    .F(n5878_9),
    .I0(ff_cache3_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5878_s6.INIT=16'h3533;
  LUT4 n5878_s7 (
    .F(n5878_10),
    .I0(n5878_13),
    .I1(n5878_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5878_s7.INIT=16'h0CFA;
  LUT4 n5878_s8 (
    .F(n5878_11),
    .I0(n5878_9),
    .I1(n5878_14),
    .I2(ff_flush_state[0]),
    .I3(n5854_19) 
);
defparam n5878_s8.INIT=16'hCA00;
  LUT4 n5878_s9 (
    .F(n5878_12),
    .I0(n5878_8),
    .I1(n5878_13),
    .I2(ff_flush_state[0]),
    .I3(n5856_23) 
);
defparam n5878_s9.INIT=16'hCA00;
  LUT4 n5879_s5 (
    .F(n5879_8),
    .I0(ff_cache1_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5879_s5.INIT=16'h3533;
  LUT4 n5879_s6 (
    .F(n5879_9),
    .I0(ff_cache3_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5879_s6.INIT=16'h3533;
  LUT4 n5879_s7 (
    .F(n5879_10),
    .I0(n5879_13),
    .I1(n5879_14),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5879_s7.INIT=16'h0CFA;
  LUT4 n5879_s8 (
    .F(n5879_11),
    .I0(n5879_9),
    .I1(n5879_14),
    .I2(ff_flush_state[0]),
    .I3(n5854_19) 
);
defparam n5879_s8.INIT=16'hCA00;
  LUT4 n5879_s9 (
    .F(n5879_12),
    .I0(n5879_8),
    .I1(n5879_13),
    .I2(ff_flush_state[0]),
    .I3(n5856_23) 
);
defparam n5879_s9.INIT=16'hCA00;
  LUT4 n5880_s5 (
    .F(n5880_8),
    .I0(ff_cache2_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5880_s5.INIT=16'h3533;
  LUT4 n5880_s6 (
    .F(n5880_9),
    .I0(ff_cache3_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5880_s6.INIT=16'h3533;
  LUT4 n5880_s7 (
    .F(n5880_10),
    .I0(n5880_13),
    .I1(n5880_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5880_s7.INIT=16'h0CFA;
  LUT4 n5880_s8 (
    .F(n5880_11),
    .I0(n5880_14),
    .I1(n5880_13),
    .I2(ff_flush_state[0]),
    .I3(n5856_23) 
);
defparam n5880_s8.INIT=16'hCA00;
  LUT4 n5880_s9 (
    .F(n5880_12),
    .I0(n5880_9),
    .I1(n5880_8),
    .I2(ff_flush_state[0]),
    .I3(n5854_19) 
);
defparam n5880_s9.INIT=16'hCA00;
  LUT4 n5881_s5 (
    .F(n5881_8),
    .I0(ff_cache2_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5881_s5.INIT=16'h3533;
  LUT4 n5881_s6 (
    .F(n5881_9),
    .I0(ff_cache3_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5881_s6.INIT=16'h3533;
  LUT4 n5881_s7 (
    .F(n5881_10),
    .I0(n5881_13),
    .I1(n5881_14),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam n5881_s7.INIT=16'h0CFA;
  LUT4 n5881_s8 (
    .F(n5881_11),
    .I0(n5881_14),
    .I1(n5881_13),
    .I2(ff_flush_state[0]),
    .I3(n5856_23) 
);
defparam n5881_s8.INIT=16'hCA00;
  LUT4 n5881_s9 (
    .F(n5881_12),
    .I0(n5881_9),
    .I1(n5881_8),
    .I2(ff_flush_state[0]),
    .I3(n5854_19) 
);
defparam n5881_s9.INIT=16'hCA00;
  LUT4 n5882_s7 (
    .F(n5882_10),
    .I0(n5882_14),
    .I1(n5882_15),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n5882_s7.INIT=16'h5F30;
  LUT4 n5882_s8 (
    .F(n5882_11),
    .I0(n5882_16),
    .I1(n5883_13),
    .I2(ff_cache_vram_write),
    .I3(n132_3) 
);
defparam n5882_s8.INIT=16'h000B;
  LUT2 n5882_s9 (
    .F(n5882_12),
    .I0(n5882_14),
    .I1(ff_flush_state[1]) 
);
defparam n5882_s9.INIT=4'h8;
  LUT4 n5882_s10 (
    .F(n5882_13),
    .I0(n5882_16),
    .I1(n5882_15),
    .I2(ff_flush_state[2]),
    .I3(ff_flush_state[0]) 
);
defparam n5882_s10.INIT=16'h5F30;
  LUT4 n5883_s6 (
    .F(n5883_9),
    .I0(ff_cache2_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5883_15),
    .I3(ff_cache2_address_16_12) 
);
defparam n5883_s6.INIT=16'h0503;
  LUT4 n5883_s7 (
    .F(n5883_10),
    .I0(ff_cache3_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache3_address_16_14),
    .I3(n5883_16) 
);
defparam n5883_s7.INIT=16'h5300;
  LUT4 n5883_s8 (
    .F(n5883_11),
    .I0(n5883_12),
    .I1(n5883_17),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state[2]) 
);
defparam n5883_s8.INIT=16'hAC00;
  LUT4 n5883_s9 (
    .F(n5883_12),
    .I0(ff_cache0_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5883_s9.INIT=16'h3533;
  LUT2 n5883_s10 (
    .F(n5883_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam n5883_s10.INIT=4'h1;
  LUT4 n5883_s11 (
    .F(n5883_14),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(ff_cache1_address_16_14),
    .I3(n5861_7) 
);
defparam n5883_s11.INIT=16'h5300;
  LUT3 ff_cache0_already_read_s9 (
    .F(ff_cache0_already_read_13),
    .I0(w_cache_vram_rdata_en),
    .I1(n132_3),
    .I2(ff_cache_vram_rdata_en_9) 
);
defparam ff_cache0_already_read_s9.INIT=8'h10;
  LUT4 ff_cache1_already_read_s7 (
    .F(ff_cache1_already_read_11),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(n52_3),
    .I3(ff_cache2_data_en) 
);
defparam ff_cache1_already_read_s7.INIT=16'hB0BB;
  LUT2 ff_cache2_already_read_s7 (
    .F(ff_cache2_already_read_11),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache2_already_read_s7.INIT=4'h8;
  LUT2 ff_cache3_already_read_s9 (
    .F(ff_cache3_already_read_13),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]) 
);
defparam ff_cache3_already_read_s9.INIT=4'h8;
  LUT2 ff_cache3_already_read_s10 (
    .F(ff_cache3_already_read_14),
    .I0(ff_cache3_already_read_15),
    .I1(ff_cache_vram_write) 
);
defparam ff_cache3_already_read_s10.INIT=4'h4;
  LUT4 ff_cache_vram_rdata_en_s7 (
    .F(ff_cache_vram_rdata_en_10),
    .I0(ff_cache2_already_read),
    .I1(n534_9),
    .I2(ff_cache_vram_rdata_en_13),
    .I3(w_cache2_hit) 
);
defparam ff_cache_vram_rdata_en_s7.INIT=16'hBBF0;
  LUT4 ff_cache_vram_rdata_en_s8 (
    .F(ff_cache_vram_rdata_en_11),
    .I0(ff_cache1_already_read),
    .I1(n491_9),
    .I2(n1336_4),
    .I3(n5614_9) 
);
defparam ff_cache_vram_rdata_en_s8.INIT=16'h004F;
  LUT4 ff_cache_vram_rdata_en_s9 (
    .F(ff_cache_vram_rdata_en_12),
    .I0(ff_cache0_already_read),
    .I1(n448_9),
    .I2(n5614_9),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache_vram_rdata_en_s9.INIT=16'h00BF;
  LUT2 ff_cache0_address_15_s8 (
    .F(ff_cache0_address_15_13),
    .I0(n5856_17),
    .I1(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s8.INIT=4'h4;
  LUT4 ff_cache1_address_16_s8 (
    .F(ff_cache1_address_16_13),
    .I0(n5861_7),
    .I1(ff_cache3_already_read_15),
    .I2(ff_cache1_data_en),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache1_address_16_s8.INIT=16'h7077;
  LUT2 ff_cache1_address_16_s9 (
    .F(ff_cache1_address_16_14),
    .I0(n5861_10),
    .I1(ff_cache1_data_en) 
);
defparam ff_cache1_address_16_s9.INIT=4'h4;
  LUT2 ff_cache2_address_16_s7 (
    .F(ff_cache2_address_16_12),
    .I0(n5853_10),
    .I1(ff_cache2_data_en) 
);
defparam ff_cache2_address_16_s7.INIT=4'h4;
  LUT4 ff_cache2_address_16_s8 (
    .F(ff_cache2_address_16_13),
    .I0(ff_cache3_data_en),
    .I1(n5853_7),
    .I2(ff_cache2_data_en),
    .I3(ff_cache2_already_read_11) 
);
defparam ff_cache2_address_16_s8.INIT=16'h8F00;
  LUT2 ff_cache3_address_16_s9 (
    .F(ff_cache3_address_16_14),
    .I0(n6681_16),
    .I1(ff_cache3_data_en) 
);
defparam ff_cache3_address_16_s9.INIT=4'h4;
  LUT4 ff_cache3_address_16_s10 (
    .F(ff_cache3_address_16_15),
    .I0(w_cache2_hit),
    .I1(n6679_18),
    .I2(ff_cache_vram_write),
    .I3(n5270_7) 
);
defparam ff_cache3_address_16_s10.INIT=16'h00BF;
  LUT3 ff_cache0_data_en_s6 (
    .F(ff_cache0_data_en_11),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[2]) 
);
defparam ff_cache0_data_en_s6.INIT=8'h3E;
  LUT2 ff_cache1_data_en_s6 (
    .F(ff_cache1_data_en_11),
    .I0(ff_flush_state[2]),
    .I1(w_cache_vram_rdata_en) 
);
defparam ff_cache1_data_en_s6.INIT=4'h4;
  LUT2 ff_cache3_data_en_s6 (
    .F(ff_cache3_data_en_11),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[2]) 
);
defparam ff_cache3_data_en_s6.INIT=4'h1;
  LUT4 ff_cache0_data_mask_2_s9 (
    .F(ff_cache0_data_mask_2_14),
    .I0(ff_cache0_address_15_13),
    .I1(n1505_17),
    .I2(n5883_13),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache0_data_mask_2_s9.INIT=16'h007F;
  LUT3 ff_cache0_data_mask_2_s10 (
    .F(ff_cache0_data_mask_2_15),
    .I0(n18_3),
    .I1(ff_cache0_address_15_16),
    .I2(ff_cache1_data_mask_3_13) 
);
defparam ff_cache0_data_mask_2_s10.INIT=8'h80;
  LUT4 ff_cache2_data_mask_3_s11 (
    .F(ff_cache2_data_mask_3_16),
    .I0(ff_cache2_address_16_12),
    .I1(ff_cache1_already_read_11),
    .I2(n5853_7),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache2_data_mask_3_s11.INIT=16'h007F;
  LUT4 ff_vram_valid_s12 (
    .F(ff_vram_valid_15),
    .I0(n5614_9),
    .I1(ff_cache0_already_read_19),
    .I2(ff_cache_vram_write),
    .I3(ff_cache_vram_rdata_en_15) 
);
defparam ff_vram_valid_s12.INIT=16'h4F00;
  LUT4 ff_vram_valid_s13 (
    .F(ff_vram_valid_16),
    .I0(ff_cache3_address_16_14),
    .I1(ff_cache2_address_16_12),
    .I2(n5866_8),
    .I3(ff_flush_state[0]) 
);
defparam ff_vram_valid_s13.INIT=16'h0305;
  LUT4 ff_vram_valid_s14 (
    .F(ff_vram_valid_17),
    .I0(ff_cache1_address_16_14),
    .I1(ff_cache0_address_15_13),
    .I2(ff_flush_state[0]),
    .I3(n5856_23) 
);
defparam ff_vram_valid_s14.INIT=16'h3500;
  LUT4 ff_vram_valid_s15 (
    .F(ff_vram_valid_18),
    .I0(n1481_4),
    .I1(w_cpu_vram_valid),
    .I2(w_screen_pos_x_Z[3]),
    .I3(ff_vram_valid_19) 
);
defparam ff_vram_valid_s15.INIT=16'h3A00;
  LUT4 n6681_s11 (
    .F(n6681_16),
    .I0(ff_cache3_data_mask[0]),
    .I1(ff_cache3_data_mask[1]),
    .I2(ff_cache3_data_mask[2]),
    .I3(ff_cache3_data_mask[3]) 
);
defparam n6681_s11.INIT=16'h8000;
  LUT4 n6681_s12 (
    .F(n6681_17),
    .I0(n5853_10),
    .I1(n5856_17),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam n6681_s12.INIT=16'hF503;
  LUT4 n5852_s12 (
    .F(n5852_15),
    .I0(ff_cache1_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5852_s12.INIT=16'h3533;
  LUT4 n5852_s13 (
    .F(n5852_16),
    .I0(ff_cache0_data[31]),
    .I1(w_command_vram_wdata[31]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5852_s13.INIT=16'h3533;
  LUT4 n5853_s12 (
    .F(n5853_15),
    .I0(ff_cache0_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5853_s12.INIT=16'h3533;
  LUT4 n5853_s13 (
    .F(n5853_16),
    .I0(ff_cache1_data[30]),
    .I1(w_command_vram_wdata[30]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5853_s13.INIT=16'h3533;
  LUT4 n5854_s10 (
    .F(n5854_13),
    .I0(ff_cache0_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5854_s10.INIT=16'h3533;
  LUT4 n5854_s11 (
    .F(n5854_14),
    .I0(ff_cache2_data[29]),
    .I1(w_command_vram_wdata[29]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5854_s11.INIT=16'h3533;
  LUT4 n5855_s10 (
    .F(n5855_13),
    .I0(ff_cache0_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5855_s10.INIT=16'h3533;
  LUT4 n5855_s11 (
    .F(n5855_14),
    .I0(ff_cache2_data[28]),
    .I1(w_command_vram_wdata[28]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5855_s11.INIT=16'h3533;
  LUT4 n5856_s13 (
    .F(n5856_16),
    .I0(ff_cache2_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5856_s13.INIT=16'h3533;
  LUT4 n5856_s14 (
    .F(n5856_17),
    .I0(ff_cache0_data_mask[0]),
    .I1(ff_cache0_data_mask[1]),
    .I2(ff_cache0_data_mask[2]),
    .I3(ff_cache0_data_mask[3]) 
);
defparam n5856_s14.INIT=16'h8000;
  LUT4 n5857_s11 (
    .F(n5857_14),
    .I0(ff_cache2_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5857_s11.INIT=16'h3533;
  LUT4 n5858_s10 (
    .F(n5858_13),
    .I0(ff_cache0_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5858_s10.INIT=16'h3533;
  LUT4 n5858_s11 (
    .F(n5858_14),
    .I0(ff_cache2_data[25]),
    .I1(w_command_vram_wdata[25]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5858_s11.INIT=16'h3533;
  LUT4 n5859_s10 (
    .F(n5859_13),
    .I0(ff_cache0_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5859_s10.INIT=16'h3533;
  LUT4 n5859_s11 (
    .F(n5859_14),
    .I0(ff_cache2_data[24]),
    .I1(w_command_vram_wdata[24]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5859_s11.INIT=16'h3533;
  LUT4 n5860_s10 (
    .F(n5860_13),
    .I0(ff_cache0_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5860_s10.INIT=16'h3533;
  LUT4 n5860_s11 (
    .F(n5860_14),
    .I0(ff_cache2_data[23]),
    .I1(w_command_vram_wdata[23]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5860_s11.INIT=16'h3533;
  LUT4 n5861_s12 (
    .F(n5861_15),
    .I0(ff_cache3_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5861_s12.INIT=16'h3533;
  LUT4 n5861_s13 (
    .F(n5861_16),
    .I0(ff_cache2_data[22]),
    .I1(w_command_vram_wdata[22]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5861_s13.INIT=16'h3533;
  LUT4 n5862_s11 (
    .F(n5862_14),
    .I0(ff_cache2_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5862_s11.INIT=16'h3533;
  LUT4 n5863_s10 (
    .F(n5863_13),
    .I0(ff_cache2_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5863_s10.INIT=16'h3533;
  LUT4 n5863_s11 (
    .F(n5863_14),
    .I0(ff_cache0_data[20]),
    .I1(w_command_vram_wdata[20]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5863_s11.INIT=16'h3533;
  LUT4 n5864_s10 (
    .F(n5864_13),
    .I0(ff_cache1_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5864_s10.INIT=16'h3533;
  LUT4 n5864_s11 (
    .F(n5864_14),
    .I0(ff_cache0_data[19]),
    .I1(w_command_vram_wdata[19]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5864_s11.INIT=16'h3533;
  LUT4 n5865_s10 (
    .F(n5865_13),
    .I0(ff_cache1_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5865_s10.INIT=16'h3533;
  LUT4 n5865_s11 (
    .F(n5865_14),
    .I0(ff_cache0_data[18]),
    .I1(w_command_vram_wdata[18]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5865_s11.INIT=16'h3533;
  LUT4 n5866_s13 (
    .F(n5866_16),
    .I0(ff_cache0_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5866_s13.INIT=16'h3533;
  LUT4 n5866_s14 (
    .F(n5866_17),
    .I0(ff_cache1_data[17]),
    .I1(w_command_vram_wdata[17]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5866_s14.INIT=16'h3533;
  LUT4 n5867_s10 (
    .F(n5867_13),
    .I0(ff_cache0_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5867_s10.INIT=16'h3533;
  LUT4 n5867_s11 (
    .F(n5867_14),
    .I0(ff_cache1_data[16]),
    .I1(w_command_vram_wdata[16]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5867_s11.INIT=16'h3533;
  LUT4 n5868_s10 (
    .F(n5868_13),
    .I0(ff_cache0_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5868_s10.INIT=16'h3533;
  LUT4 n5868_s11 (
    .F(n5868_14),
    .I0(ff_cache1_data[15]),
    .I1(w_command_vram_wdata[15]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5868_s11.INIT=16'h3533;
  LUT4 n5869_s10 (
    .F(n5869_13),
    .I0(ff_cache0_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5869_s10.INIT=16'h3533;
  LUT4 n5869_s11 (
    .F(n5869_14),
    .I0(ff_cache2_data[14]),
    .I1(w_command_vram_wdata[14]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5869_s11.INIT=16'h3533;
  LUT4 n5870_s10 (
    .F(n5870_13),
    .I0(ff_cache0_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5870_s10.INIT=16'h3533;
  LUT4 n5870_s11 (
    .F(n5870_14),
    .I0(ff_cache2_data[13]),
    .I1(w_command_vram_wdata[13]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5870_s11.INIT=16'h3533;
  LUT4 n5871_s10 (
    .F(n5871_13),
    .I0(ff_cache0_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5871_s10.INIT=16'h3533;
  LUT4 n5871_s11 (
    .F(n5871_14),
    .I0(ff_cache1_data[12]),
    .I1(w_command_vram_wdata[12]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5871_s11.INIT=16'h3533;
  LUT4 n5872_s10 (
    .F(n5872_13),
    .I0(ff_cache0_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5872_s10.INIT=16'h3533;
  LUT4 n5872_s11 (
    .F(n5872_14),
    .I0(ff_cache2_data[11]),
    .I1(w_command_vram_wdata[11]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5872_s11.INIT=16'h3533;
  LUT4 n5873_s10 (
    .F(n5873_13),
    .I0(ff_cache0_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5873_s10.INIT=16'h3533;
  LUT4 n5873_s11 (
    .F(n5873_14),
    .I0(ff_cache2_data[10]),
    .I1(w_command_vram_wdata[10]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5873_s11.INIT=16'h3533;
  LUT4 n5874_s10 (
    .F(n5874_13),
    .I0(ff_cache0_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5874_s10.INIT=16'h3533;
  LUT4 n5874_s11 (
    .F(n5874_14),
    .I0(ff_cache2_data[9]),
    .I1(w_command_vram_wdata[9]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5874_s11.INIT=16'h3533;
  LUT4 n5875_s10 (
    .F(n5875_13),
    .I0(ff_cache0_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5875_s10.INIT=16'h3533;
  LUT4 n5875_s11 (
    .F(n5875_14),
    .I0(ff_cache2_data[8]),
    .I1(w_command_vram_wdata[8]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5875_s11.INIT=16'h3533;
  LUT4 n5876_s10 (
    .F(n5876_13),
    .I0(ff_cache0_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5876_s10.INIT=16'h3533;
  LUT4 n5876_s11 (
    .F(n5876_14),
    .I0(ff_cache2_data[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5876_s11.INIT=16'h3533;
  LUT4 n5877_s10 (
    .F(n5877_13),
    .I0(ff_cache0_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5877_s10.INIT=16'h3533;
  LUT4 n5877_s11 (
    .F(n5877_14),
    .I0(ff_cache2_data[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5877_s11.INIT=16'h3533;
  LUT4 n5878_s10 (
    .F(n5878_13),
    .I0(ff_cache0_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5878_s10.INIT=16'h3533;
  LUT4 n5878_s11 (
    .F(n5878_14),
    .I0(ff_cache2_data[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5878_s11.INIT=16'h3533;
  LUT4 n5879_s10 (
    .F(n5879_13),
    .I0(ff_cache0_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5879_s10.INIT=16'h3533;
  LUT4 n5879_s11 (
    .F(n5879_14),
    .I0(ff_cache2_data[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5879_s11.INIT=16'h3533;
  LUT4 n5880_s10 (
    .F(n5880_13),
    .I0(ff_cache0_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5880_s10.INIT=16'h3533;
  LUT4 n5880_s11 (
    .F(n5880_14),
    .I0(ff_cache1_data[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5880_s11.INIT=16'h3533;
  LUT4 n5881_s10 (
    .F(n5881_13),
    .I0(ff_cache0_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5881_s10.INIT=16'h3533;
  LUT4 n5881_s11 (
    .F(n5881_14),
    .I0(ff_cache1_data[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5881_s11.INIT=16'h3533;
  LUT4 n5882_s11 (
    .F(n5882_14),
    .I0(ff_cache3_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n6681_16),
    .I3(ff_cache3_data_en) 
);
defparam n5882_s11.INIT=16'h3533;
  LUT4 n5882_s12 (
    .F(n5882_15),
    .I0(ff_cache1_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5882_s12.INIT=16'h3533;
  LUT4 n5882_s13 (
    .F(n5882_16),
    .I0(ff_cache0_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5856_17),
    .I3(ff_cache0_data_en) 
);
defparam n5882_s13.INIT=16'h3533;
  LUT4 n5883_s12 (
    .F(n5883_15),
    .I0(n132_3),
    .I1(ff_cache_vram_write),
    .I2(n5853_7),
    .I3(ff_flush_state_1_10) 
);
defparam n5883_s12.INIT=16'h00EF;
  LUT4 n5883_s13 (
    .F(n5883_16),
    .I0(ff_cache_vram_write),
    .I1(ff_cache3_already_read_13),
    .I2(ff_flush_state[1]),
    .I3(ff_cache3_data_en_11) 
);
defparam n5883_s13.INIT=16'hF400;
  LUT4 n5883_s14 (
    .F(n5883_17),
    .I0(ff_cache1_data[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5883_s14.INIT=16'h3533;
  LUT4 ff_cache3_already_read_s11 (
    .F(ff_cache3_already_read_15),
    .I0(ff_cache0_data_en),
    .I1(ff_cache1_data_en),
    .I2(ff_cache2_data_en),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache3_already_read_s11.INIT=16'h8000;
  LUT4 ff_cache_vram_rdata_en_s10 (
    .F(ff_cache_vram_rdata_en_13),
    .I0(n577_9),
    .I1(ff_cache3_already_read),
    .I2(n69_3),
    .I3(ff_cache3_data_en) 
);
defparam ff_cache_vram_rdata_en_s10.INIT=16'h0D00;
  LUT3 ff_vram_valid_s16 (
    .F(ff_vram_valid_19),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(n560_3) 
);
defparam ff_vram_valid_s16.INIT=8'h10;
  LUT4 n5884_s10 (
    .F(n5884_14),
    .I0(n128_8),
    .I1(n128_9),
    .I2(n5607_12),
    .I3(n5866_8) 
);
defparam n5884_s10.INIT=16'h11F0;
  LUT4 n5885_s10 (
    .F(n5885_14),
    .I0(n129_8),
    .I1(n129_9),
    .I2(n5608_12),
    .I3(n5866_8) 
);
defparam n5885_s10.INIT=16'h11F0;
  LUT4 n5886_s10 (
    .F(n5886_14),
    .I0(n130_8),
    .I1(n130_9),
    .I2(n5609_12),
    .I3(n5866_8) 
);
defparam n5886_s10.INIT=16'h11F0;
  LUT4 n5887_s10 (
    .F(n5887_14),
    .I0(n131_8),
    .I1(n131_9),
    .I2(n5610_12),
    .I3(n5866_8) 
);
defparam n5887_s10.INIT=16'h11F0;
  LUT4 ff_flush_state_1_s6 (
    .F(ff_flush_state_1_12),
    .I0(ff_flush_state_2_9),
    .I1(ff_flush_state[2]),
    .I2(ff_flush_state[0]),
    .I3(ff_flush_state_2_8) 
);
defparam ff_flush_state_1_s6.INIT=16'hDF00;
  LUT4 ff_cache0_already_read_s10 (
    .F(ff_cache0_already_read_15),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en),
    .I2(n132_3),
    .I3(ff_cache_vram_rdata_en_9) 
);
defparam ff_cache0_already_read_s10.INIT=16'h0100;
  LUT4 ff_cache3_already_read_s12 (
    .F(ff_cache3_already_read_17),
    .I0(n5270_7),
    .I1(n1505_17),
    .I2(ff_cache3_already_read_15),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache3_already_read_s12.INIT=16'h0400;
  LUT4 n1505_s9 (
    .F(n1505_15),
    .I0(ff_cache2_address_16_12),
    .I1(n6681_16),
    .I2(ff_cache3_data_en),
    .I3(ff_priority[0]) 
);
defparam n1505_s9.INIT=16'hCF55;
  LUT4 ff_cache3_address_16_s11 (
    .F(ff_cache3_address_16_17),
    .I0(ff_priority[0]),
    .I1(ff_priority[1]),
    .I2(w_command_vram_rdata_en),
    .I3(n5270_7) 
);
defparam ff_cache3_address_16_s11.INIT=16'h7F00;
  LUT4 ff_cache3_already_read_s13 (
    .F(ff_cache3_already_read_19),
    .I0(w_command_vram_rdata_en),
    .I1(n5270_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache3_already_read_s13.INIT=16'h8000;
  LUT4 ff_cache0_address_15_s10 (
    .F(ff_cache0_address_15_16),
    .I0(ff_cache3_already_read_15),
    .I1(ff_priority[0]),
    .I2(ff_priority[1]),
    .I3(ff_cache0_data_en) 
);
defparam ff_cache0_address_15_s10.INIT=16'hFD00;
  LUT4 ff_cache0_already_read_s11 (
    .F(ff_cache0_already_read_17),
    .I0(w_command_vram_rdata_en),
    .I1(n5270_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache0_already_read_s11.INIT=16'h0008;
  LUT4 n5882_s14 (
    .F(n5882_18),
    .I0(ff_cache2_data[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n5853_10),
    .I3(ff_cache2_data_en) 
);
defparam n5882_s14.INIT=16'h3533;
  LUT4 ff_cache2_already_read_s9 (
    .F(ff_cache2_already_read_14),
    .I0(w_command_vram_rdata_en),
    .I1(n5270_7),
    .I2(ff_priority[0]),
    .I3(ff_priority[1]) 
);
defparam ff_cache2_already_read_s9.INIT=16'h0800;
  LUT4 ff_cache1_data_mask_3_s14 (
    .F(ff_cache1_data_mask_3_20),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(w_command_vram_rdata_en),
    .I3(n5270_7) 
);
defparam ff_cache1_data_mask_3_s14.INIT=16'hBF00;
  LUT4 ff_cache1_data_31_s11 (
    .F(ff_cache1_data_31_17),
    .I0(w_command_vram_rdata_en),
    .I1(n5270_7),
    .I2(ff_priority[1]),
    .I3(ff_priority[0]) 
);
defparam ff_cache1_data_31_s11.INIT=16'h0800;
  LUT4 ff_cache1_already_read_s8 (
    .F(ff_cache1_already_read_13),
    .I0(ff_priority[1]),
    .I1(ff_priority[0]),
    .I2(n5270_7),
    .I3(ff_cache_vram_rdata_7_10) 
);
defparam ff_cache1_already_read_s8.INIT=16'h4F00;
  LUT4 n5862_s12 (
    .F(n5862_16),
    .I0(ff_cache1_data[21]),
    .I1(w_command_vram_wdata[21]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5862_s12.INIT=16'h3533;
  LUT4 n5857_s12 (
    .F(n5857_16),
    .I0(ff_cache1_data[26]),
    .I1(w_command_vram_wdata[26]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5857_s12.INIT=16'h3533;
  LUT4 n5856_s15 (
    .F(n5856_19),
    .I0(ff_cache1_data[27]),
    .I1(w_command_vram_wdata[27]),
    .I2(n5861_10),
    .I3(ff_cache1_data_en) 
);
defparam n5856_s15.INIT=16'h3533;
  LUT4 ff_cache1_data_mask_1_s8 (
    .F(ff_cache1_data_mask_1_14),
    .I0(ff_cache1_already_read_11),
    .I1(ff_cache_vram_address[1]),
    .I2(ff_cache_vram_address[0]),
    .I3(n1336_4) 
);
defparam ff_cache1_data_mask_1_s8.INIT=16'hCF55;
  LUT4 ff_cache3_data_15_s7 (
    .F(ff_cache3_data_15_13),
    .I0(n5270_7),
    .I1(ff_cache3_data_31_17),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache2_data_15_s7 (
    .F(ff_cache2_data_15_13),
    .I0(n5270_7),
    .I1(ff_cache2_data_31_17),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache2_data_15_s7.INIT=16'h0100;
  LUT4 ff_cache1_data_15_s7 (
    .F(ff_cache1_data_15_13),
    .I0(n5270_7),
    .I1(ff_cache1_data_31_23),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache1_data_15_s7.INIT=16'h0100;
  LUT4 n5613_s4 (
    .F(n5613_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5614_9),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5613_s4.INIT=16'h0BFF;
  LUT4 n5618_s5 (
    .F(n5618_11),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n1336_4),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5618_s5.INIT=16'h0BFF;
  LUT4 n5628_s4 (
    .F(n5628_10),
    .I0(ff_cache_vram_address[1]),
    .I1(ff_cache_vram_address[0]),
    .I2(n5629_9),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5628_s4.INIT=16'h0BFF;
  LUT4 ff_cache1_data_mask_2_s8 (
    .F(ff_cache1_data_mask_2_14),
    .I0(ff_cache1_already_read_11),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n1336_4) 
);
defparam ff_cache1_data_mask_2_s8.INIT=16'hCF55;
  LUT4 ff_cache3_data_23_s7 (
    .F(ff_cache3_data_23_13),
    .I0(n5270_7),
    .I1(ff_cache3_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache2_data_23_s7 (
    .F(ff_cache2_data_23_13),
    .I0(n5270_7),
    .I1(ff_cache2_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_23_s7.INIT=16'h0100;
  LUT4 ff_cache1_data_23_s7 (
    .F(ff_cache1_data_23_13),
    .I0(n5270_7),
    .I1(ff_cache1_data_31_23),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_23_s7.INIT=16'h0100;
  LUT4 n5612_s4 (
    .F(n5612_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5614_9),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5612_s4.INIT=16'h0BFF;
  LUT4 n5617_s5 (
    .F(n5617_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1336_4),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5617_s5.INIT=16'h0BFF;
  LUT4 n5627_s4 (
    .F(n5627_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5629_9),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5627_s4.INIT=16'h0BFF;
  LUT4 ff_cache1_data_mask_3_s15 (
    .F(ff_cache1_data_mask_3_22),
    .I0(ff_cache1_already_read_11),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n1336_4) 
);
defparam ff_cache1_data_mask_3_s15.INIT=16'h3F55;
  LUT4 ff_cache3_data_31_s9 (
    .F(ff_cache3_data_31_15),
    .I0(n5270_7),
    .I1(ff_cache3_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_31_s9.INIT=16'h1000;
  LUT4 ff_cache2_data_31_s9 (
    .F(ff_cache2_data_31_15),
    .I0(n5270_7),
    .I1(ff_cache2_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_31_s9.INIT=16'h1000;
  LUT4 ff_cache1_data_31_s12 (
    .F(ff_cache1_data_31_19),
    .I0(n5270_7),
    .I1(ff_cache1_data_31_23),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_31_s12.INIT=16'h1000;
  LUT4 n5611_s4 (
    .F(n5611_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5614_9),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5611_s4.INIT=16'h07FF;
  LUT4 n5616_s5 (
    .F(n5616_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1336_4),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5616_s5.INIT=16'h07FF;
  LUT4 n5626_s4 (
    .F(n5626_10),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5629_9),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5626_s4.INIT=16'h07FF;
  LUT4 ff_cache1_data_mask_0_s8 (
    .F(ff_cache1_data_mask_0_14),
    .I0(ff_cache1_already_read_11),
    .I1(ff_cache_vram_address[0]),
    .I2(ff_cache_vram_address[1]),
    .I3(n1336_4) 
);
defparam ff_cache1_data_mask_0_s8.INIT=16'hFC55;
  LUT4 ff_cache3_data_7_s7 (
    .F(ff_cache3_data_7_13),
    .I0(n5270_7),
    .I1(ff_cache3_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache2_data_7_s7 (
    .F(ff_cache2_data_7_13),
    .I0(n5270_7),
    .I1(ff_cache2_data_31_17),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache2_data_7_s7.INIT=16'h0001;
  LUT4 ff_cache1_data_7_s7 (
    .F(ff_cache1_data_7_13),
    .I0(n5270_7),
    .I1(ff_cache1_data_31_23),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache1_data_7_s7.INIT=16'h0001;
  LUT4 n5614_s5 (
    .F(n5614_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5614_9),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5614_s5.INIT=16'h0EFF;
  LUT4 n5619_s5 (
    .F(n5619_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n1336_4),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5619_s5.INIT=16'h0EFF;
  LUT4 n5624_s5 (
    .F(n5624_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(w_cache2_hit),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5624_s5.INIT=16'h0EFF;
  LUT4 n5629_s5 (
    .F(n5629_11),
    .I0(ff_cache_vram_address[0]),
    .I1(ff_cache_vram_address[1]),
    .I2(n5629_9),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam n5629_s5.INIT=16'h0EFF;
  LUT4 ff_cache3_data_mask_0_s8 (
    .F(ff_cache3_data_mask_0_15),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_0_s8.INIT=16'h0004;
  LUT4 ff_cache3_data_mask_3_s12 (
    .F(ff_cache3_data_mask_3_19),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_3_s12.INIT=16'h4000;
  LUT4 ff_cache3_data_mask_2_s8 (
    .F(ff_cache3_data_mask_2_15),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[0]),
    .I3(ff_cache_vram_address[1]) 
);
defparam ff_cache3_data_mask_2_s8.INIT=16'h0400;
  LUT4 ff_cache3_data_mask_1_s8 (
    .F(ff_cache3_data_mask_1_15),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache_vram_address[1]),
    .I3(ff_cache_vram_address[0]) 
);
defparam ff_cache3_data_mask_1_s8.INIT=16'h0400;
  LUT3 ff_cache3_data_31_s10 (
    .F(ff_cache3_data_31_17),
    .I0(n69_3),
    .I1(ff_cache3_data_en),
    .I2(ff_cache3_already_read_10) 
);
defparam ff_cache3_data_31_s10.INIT=8'h0B;
  LUT4 ff_cache2_data_31_s10 (
    .F(ff_cache2_data_31_17),
    .I0(ff_cache2_address_16_13),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(w_cache2_hit) 
);
defparam ff_cache2_data_31_s10.INIT=16'h0075;
  LUT4 ff_cache3_data_mask_3_s13 (
    .F(ff_cache3_data_mask_3_21),
    .I0(ff_cache3_already_read_10),
    .I1(n69_3),
    .I2(ff_cache3_data_en),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam ff_cache3_data_mask_3_s13.INIT=16'h7500;
  LUT4 ff_cache1_data_31_s13 (
    .F(ff_cache1_data_31_21),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(ff_cache_vram_write),
    .I3(n5270_7) 
);
defparam ff_cache1_data_31_s13.INIT=16'h004F;
  LUT4 n1505_s10 (
    .F(n1505_17),
    .I0(n1336_4),
    .I1(n18_3),
    .I2(ff_cache0_data_en),
    .I3(ff_cache1_already_read_11) 
);
defparam n1505_s10.INIT=16'h4500;
  LUT4 n6680_s6 (
    .F(n6680_13),
    .I0(n1336_4),
    .I1(w_cache2_hit),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6680_s6.INIT=16'hB0BB;
  LUT3 n5008_s5 (
    .F(n5008_10),
    .I0(n18_3),
    .I1(ff_cache0_data_en),
    .I2(n5270_7) 
);
defparam n5008_s5.INIT=8'h0B;
  LUT4 ff_cache2_data_mask_3_s13 (
    .F(ff_cache2_data_mask_3_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(ff_cache2_already_read_14) 
);
defparam ff_cache2_data_mask_3_s13.INIT=16'h0001;
  LUT4 n5623_s6 (
    .F(n5623_12),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(ff_cache_vram_write) 
);
defparam n5623_s6.INIT=16'h0100;
  LUT4 ff_cache0_data_en_s7 (
    .F(ff_cache0_data_en_13),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(ff_cache0_already_read_17) 
);
defparam ff_cache0_data_en_s7.INIT=16'h0001;
  LUT4 n5851_s14 (
    .F(n5851_19),
    .I0(ff_flush_state[0]),
    .I1(ff_flush_state[1]),
    .I2(ff_flush_state[2]),
    .I3(n5866_8) 
);
defparam n5851_s14.INIT=16'h0001;
  LUT4 n6678_s6 (
    .F(n6678_12),
    .I0(ff_start),
    .I1(ff_flush_state[0]),
    .I2(ff_flush_state[1]),
    .I3(ff_flush_state[2]) 
);
defparam n6678_s6.INIT=16'h0001;
  LUT4 n6679_s10 (
    .F(n6679_18),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(n18_3),
    .I3(ff_cache0_data_en) 
);
defparam n6679_s10.INIT=16'hB0BB;
  LUT4 ff_cache1_data_mask_3_s16 (
    .F(ff_cache1_data_mask_3_24),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_address_16_13),
    .I3(ff_cache1_data_mask_3_13) 
);
defparam ff_cache1_data_mask_3_s16.INIT=16'hB000;
  LUT4 ff_cache1_data_31_s14 (
    .F(ff_cache1_data_31_23),
    .I0(ff_cache1_address_16_13),
    .I1(ff_cache1_already_read_11),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam ff_cache1_data_31_s14.INIT=16'hB0BB;
  LUT3 ff_cache0_already_read_s12 (
    .F(ff_cache0_already_read_19),
    .I0(n35_3),
    .I1(ff_cache1_data_en),
    .I2(ff_cache1_already_read_11) 
);
defparam ff_cache0_already_read_s12.INIT=8'hB0;
  LUT4 n5008_s7 (
    .F(n1343_5),
    .I0(n501_9),
    .I1(n1203_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5008_s7.INIT=16'hCACC;
  LUT4 n5007_s6 (
    .F(n1342_5),
    .I0(n500_9),
    .I1(n1202_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5007_s6.INIT=16'hCACC;
  LUT4 n5006_s6 (
    .F(n1341_5),
    .I0(n499_9),
    .I1(n1201_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5006_s6.INIT=16'hCACC;
  LUT4 n5005_s6 (
    .F(n1340_5),
    .I0(n498_9),
    .I1(n1200_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5005_s6.INIT=16'hCACC;
  LUT4 n5004_s6 (
    .F(n1339_5),
    .I0(n497_9),
    .I1(n1199_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5004_s6.INIT=16'hCACC;
  LUT4 n5003_s6 (
    .F(n1338_5),
    .I0(n496_9),
    .I1(n1198_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5003_s6.INIT=16'hCACC;
  LUT4 n5002_s6 (
    .F(n1337_5),
    .I0(n495_9),
    .I1(n1197_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5002_s6.INIT=16'hCACC;
  LUT4 n5001_s8 (
    .F(n1336_6),
    .I0(n494_9),
    .I1(n1196_3),
    .I2(n35_3),
    .I3(ff_cache1_data_en) 
);
defparam n5001_s8.INIT=16'hCACC;
  LUT4 n5881_s12 (
    .F(n5881_16),
    .I0(n5881_6),
    .I1(ff_cache_vram_write),
    .I2(n5851_19),
    .I3(n5881_7) 
);
defparam n5881_s12.INIT=16'hDF00;
  LUT4 n5880_s12 (
    .F(n5880_16),
    .I0(n5880_6),
    .I1(ff_cache_vram_write),
    .I2(n5851_19),
    .I3(n5880_7) 
);
defparam n5880_s12.INIT=16'hDF00;
  LUT4 n5879_s12 (
    .F(n5879_16),
    .I0(n5879_6),
    .I1(ff_cache_vram_write),
    .I2(n5851_19),
    .I3(n5879_7) 
);
defparam n5879_s12.INIT=16'hDF00;
  LUT4 n5878_s12 (
    .F(n5878_16),
    .I0(n5878_6),
    .I1(ff_cache_vram_write),
    .I2(n5851_19),
    .I3(n5878_7) 
);
defparam n5878_s12.INIT=16'hDF00;
  LUT4 n5877_s12 (
    .F(n5877_16),
    .I0(n5877_6),
    .I1(ff_cache_vram_write),
    .I2(n5851_19),
    .I3(n5877_7) 
);
defparam n5877_s12.INIT=16'hDF00;
  LUT4 n5876_s12 (
    .F(n5876_16),
    .I0(n5876_6),
    .I1(ff_cache_vram_write),
    .I2(n5851_19),
    .I3(n5876_7) 
);
defparam n5876_s12.INIT=16'hDF00;
  LUT4 n5875_s12 (
    .F(n5875_16),
    .I0(n5875_6),
    .I1(ff_cache_vram_write),
    .I2(n5851_19),
    .I3(n5875_7) 
);
defparam n5875_s12.INIT=16'hDF00;
  LUT4 n5874_s12 (
    .F(n5874_16),
    .I0(n5874_6),
    .I1(ff_cache_vram_write),
    .I2(n5851_19),
    .I3(n5874_7) 
);
defparam n5874_s12.INIT=16'hDF00;
  LUT4 n5873_s12 (
    .F(n5873_16),
    .I0(n5873_6),
    .I1(ff_cache_vram_write),
    .I2(n5851_19),
    .I3(n5873_7) 
);
defparam n5873_s12.INIT=16'hDF00;
  LUT4 n5872_s12 (
    .F(n5872_16),
    .I0(n5872_6),
    .I1(ff_cache_vram_write),
    .I2(n5851_19),
    .I3(n5872_7) 
);
defparam n5872_s12.INIT=16'hDF00;
  LUT4 n5871_s12 (
    .F(n5871_16),
    .I0(n5871_6),
    .I1(ff_cache_vram_write),
    .I2(n5851_19),
    .I3(n5871_7) 
);
defparam n5871_s12.INIT=16'hDF00;
  LUT4 n5870_s12 (
    .F(n5870_16),
    .I0(n5870_6),
    .I1(ff_cache_vram_write),
    .I2(n5851_19),
    .I3(n5870_7) 
);
defparam n5870_s12.INIT=16'hDF00;
  LUT4 n5869_s12 (
    .F(n5869_16),
    .I0(n5869_6),
    .I1(ff_cache_vram_write),
    .I2(n5851_19),
    .I3(n5869_7) 
);
defparam n5869_s12.INIT=16'hDF00;
  LUT4 n5868_s12 (
    .F(n5868_16),
    .I0(n5868_6),
    .I1(ff_cache_vram_write),
    .I2(n5851_19),
    .I3(n5868_7) 
);
defparam n5868_s12.INIT=16'hEF00;
  LUT4 n5867_s12 (
    .F(n5867_16),
    .I0(n5867_6),
    .I1(ff_cache_vram_write),
    .I2(n5851_19),
    .I3(n5867_7) 
);
defparam n5867_s12.INIT=16'hDF00;
  LUT4 n5865_s12 (
    .F(n5865_16),
    .I0(n5865_6),
    .I1(ff_cache_vram_write),
    .I2(n5851_19),
    .I3(n5865_7) 
);
defparam n5865_s12.INIT=16'hDF00;
  LUT4 n5864_s12 (
    .F(n5864_16),
    .I0(n5864_6),
    .I1(ff_cache_vram_write),
    .I2(n5851_19),
    .I3(n5864_7) 
);
defparam n5864_s12.INIT=16'hDF00;
  LUT4 n5863_s12 (
    .F(n5863_16),
    .I0(n5863_6),
    .I1(ff_cache_vram_write),
    .I2(n5851_19),
    .I3(n5863_7) 
);
defparam n5863_s12.INIT=16'hDF00;
  LUT4 n5860_s12 (
    .F(n5860_16),
    .I0(n5860_6),
    .I1(ff_cache_vram_write),
    .I2(n5851_19),
    .I3(n5860_7) 
);
defparam n5860_s12.INIT=16'hDF00;
  LUT4 n5859_s12 (
    .F(n5859_16),
    .I0(n5859_6),
    .I1(ff_cache_vram_write),
    .I2(n5851_19),
    .I3(n5859_7) 
);
defparam n5859_s12.INIT=16'hDF00;
  LUT4 n5858_s12 (
    .F(n5858_16),
    .I0(n5858_6),
    .I1(ff_cache_vram_write),
    .I2(n5851_19),
    .I3(n5858_7) 
);
defparam n5858_s12.INIT=16'hEF00;
  LUT4 n5855_s12 (
    .F(n5855_16),
    .I0(n5855_6),
    .I1(ff_cache_vram_write),
    .I2(n5851_19),
    .I3(n5855_7) 
);
defparam n5855_s12.INIT=16'hDF00;
  LUT4 n5854_s13 (
    .F(n5854_17),
    .I0(n5854_6),
    .I1(ff_cache_vram_write),
    .I2(n5851_19),
    .I3(n5854_7) 
);
defparam n5854_s13.INIT=16'hDF00;
  LUT4 n5854_s14 (
    .F(n5854_19),
    .I0(ff_flush_state[2]),
    .I1(ff_busy),
    .I2(w_command_vram_write),
    .I3(n132_3) 
);
defparam n5854_s14.INIT=16'h1500;
  LUT3 n5856_s16 (
    .F(n5856_21),
    .I0(ff_flush_state[2]),
    .I1(ff_busy),
    .I2(w_command_vram_write) 
);
defparam n5856_s16.INIT=8'h15;
  LUT3 n5856_s17 (
    .F(n5856_23),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(ff_flush_state[2]) 
);
defparam n5856_s17.INIT=8'h70;
  LUT3 n5883_s15 (
    .F(n5883_19),
    .I0(ff_busy),
    .I1(w_command_vram_write),
    .I2(n5623_12) 
);
defparam n5883_s15.INIT=8'h07;
  LUT4 n5851_s16 (
    .F(n5851_21),
    .I0(n388_15),
    .I1(n95_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5851_s16.INIT=16'hCAAA;
  LUT4 n5850_s15 (
    .F(n5850_19),
    .I0(n387_15),
    .I1(n94_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5850_s15.INIT=16'hCAAA;
  LUT4 n5849_s15 (
    .F(n5849_19),
    .I0(n386_15),
    .I1(n93_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5849_s15.INIT=16'hCAAA;
  LUT4 n5848_s15 (
    .F(n5848_19),
    .I0(n385_15),
    .I1(n92_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5848_s15.INIT=16'hCAAA;
  LUT4 n5847_s15 (
    .F(n5847_19),
    .I0(n384_15),
    .I1(n91_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5847_s15.INIT=16'hCAAA;
  LUT4 n5846_s15 (
    .F(n5846_19),
    .I0(n383_15),
    .I1(n90_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5846_s15.INIT=16'hCAAA;
  LUT4 n5845_s15 (
    .F(n5845_19),
    .I0(n382_15),
    .I1(n89_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5845_s15.INIT=16'hCAAA;
  LUT4 n5844_s15 (
    .F(n5844_19),
    .I0(n381_15),
    .I1(n88_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5844_s15.INIT=16'hCAAA;
  LUT4 n5843_s15 (
    .F(n5843_19),
    .I0(n380_15),
    .I1(n87_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5843_s15.INIT=16'hCAAA;
  LUT4 n5842_s15 (
    .F(n5842_19),
    .I0(n379_15),
    .I1(n86_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5842_s15.INIT=16'hCAAA;
  LUT4 n5841_s15 (
    .F(n5841_19),
    .I0(n378_15),
    .I1(n85_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5841_s15.INIT=16'hCAAA;
  LUT4 n5840_s15 (
    .F(n5840_19),
    .I0(n377_15),
    .I1(n84_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5840_s15.INIT=16'hCAAA;
  LUT4 n5839_s15 (
    .F(n5839_19),
    .I0(n376_15),
    .I1(n83_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5839_s15.INIT=16'hCAAA;
  LUT4 n5838_s15 (
    .F(n5838_19),
    .I0(n375_15),
    .I1(n82_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5838_s15.INIT=16'hCAAA;
  LUT4 n5837_s16 (
    .F(n5837_20),
    .I0(n374_16),
    .I1(n81_9),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5837_s16.INIT=16'hCAAA;
  LUT4 n5836_s12 (
    .F(n5836_18),
    .I0(n4158_11),
    .I1(n132_3),
    .I2(ff_busy),
    .I3(w_command_vram_write) 
);
defparam n5836_s12.INIT=16'h0DDD;
  LUT4 ff_cache2_already_read_s10 (
    .F(ff_cache2_already_read_16),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(ff_cache_vram_write) 
);
defparam ff_cache2_already_read_s10.INIT=16'h1000;
  LUT4 n6680_s7 (
    .F(n6680_15),
    .I0(ff_cache_vram_write),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam n6680_s7.INIT=16'h0100;
  LUT4 ff_cache0_address_15_s11 (
    .F(ff_cache0_address_15_18),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(n1505_17) 
);
defparam ff_cache0_address_15_s11.INIT=16'h1000;
  LUT4 ff_cache_vram_rdata_en_s11 (
    .F(ff_cache_vram_rdata_en_15),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_busy),
    .I2(w_command_vram_valid),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache_vram_rdata_en_s11.INIT=16'h0100;
  LUT4 n5852_s14 (
    .F(n5852_18),
    .I0(n96_6),
    .I1(n96_7),
    .I2(ff_priority[1]),
    .I3(n5883_19) 
);
defparam n5852_s14.INIT=16'h0035;
  LUT4 n5866_s15 (
    .F(n5866_19),
    .I0(n110_6),
    .I1(n110_7),
    .I2(ff_priority[1]),
    .I3(n5883_19) 
);
defparam n5866_s15.INIT=16'h0035;
  LUT4 n5882_s15 (
    .F(n5882_20),
    .I0(n126_6),
    .I1(n126_7),
    .I2(ff_priority[1]),
    .I3(n5883_19) 
);
defparam n5882_s15.INIT=16'h0035;
  DFFCE ff_cache0_address_15_s0 (
    .Q(ff_cache0_address[15]),
    .D(n5071_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_14_s0 (
    .Q(ff_cache0_address[14]),
    .D(n5072_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_13_s0 (
    .Q(ff_cache0_address[13]),
    .D(n5073_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_12_s0 (
    .Q(ff_cache0_address[12]),
    .D(n5074_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_11_s0 (
    .Q(ff_cache0_address[11]),
    .D(n5075_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_10_s0 (
    .Q(ff_cache0_address[10]),
    .D(n5076_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_9_s0 (
    .Q(ff_cache0_address[9]),
    .D(n5077_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_8_s0 (
    .Q(ff_cache0_address[8]),
    .D(n5078_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_7_s0 (
    .Q(ff_cache0_address[7]),
    .D(n5079_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_6_s0 (
    .Q(ff_cache0_address[6]),
    .D(n5080_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_5_s0 (
    .Q(ff_cache0_address[5]),
    .D(n5081_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_4_s0 (
    .Q(ff_cache0_address[4]),
    .D(n5082_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_3_s0 (
    .Q(ff_cache0_address[3]),
    .D(n5083_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_2_s0 (
    .Q(ff_cache0_address[2]),
    .D(n5084_4),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_31_s0 (
    .Q(ff_cache0_data[31]),
    .D(n5142_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_30_s0 (
    .Q(ff_cache0_data[30]),
    .D(n5143_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_29_s0 (
    .Q(ff_cache0_data[29]),
    .D(n5144_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_28_s0 (
    .Q(ff_cache0_data[28]),
    .D(n5145_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_27_s0 (
    .Q(ff_cache0_data[27]),
    .D(n5146_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_26_s0 (
    .Q(ff_cache0_data[26]),
    .D(n5147_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_25_s0 (
    .Q(ff_cache0_data[25]),
    .D(n5148_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_24_s0 (
    .Q(ff_cache0_data[24]),
    .D(n5149_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_23_s0 (
    .Q(ff_cache0_data[23]),
    .D(n5150_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_22_s0 (
    .Q(ff_cache0_data[22]),
    .D(n5151_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_21_s0 (
    .Q(ff_cache0_data[21]),
    .D(n5152_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_20_s0 (
    .Q(ff_cache0_data[20]),
    .D(n5153_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_19_s0 (
    .Q(ff_cache0_data[19]),
    .D(n5154_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_18_s0 (
    .Q(ff_cache0_data[18]),
    .D(n5155_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_17_s0 (
    .Q(ff_cache0_data[17]),
    .D(n5156_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_16_s0 (
    .Q(ff_cache0_data[16]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_15_s0 (
    .Q(ff_cache0_data[15]),
    .D(n5158_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_14_s0 (
    .Q(ff_cache0_data[14]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_13_s0 (
    .Q(ff_cache0_data[13]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_12_s0 (
    .Q(ff_cache0_data[12]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_11_s0 (
    .Q(ff_cache0_data[11]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_10_s0 (
    .Q(ff_cache0_data[10]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_9_s0 (
    .Q(ff_cache0_data[9]),
    .D(n5164_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_8_s0 (
    .Q(ff_cache0_data[8]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_7_s0 (
    .Q(ff_cache0_data[7]),
    .D(n5166_5),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_6_s0 (
    .Q(ff_cache0_data[6]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_5_s0 (
    .Q(ff_cache0_data[5]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_4_s0 (
    .Q(ff_cache0_data[4]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_3_s0 (
    .Q(ff_cache0_data[3]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_2_s0 (
    .Q(ff_cache0_data[2]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_1_s0 (
    .Q(ff_cache0_data[1]),
    .D(n5172_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_data_0_s0 (
    .Q(ff_cache0_data[0]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache0_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_2_s0 (
    .Q(ff_cache0_data_mask[2]),
    .D(n5612_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_1_s0 (
    .Q(ff_cache0_data_mask[1]),
    .D(n5613_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache0_data_mask_0_s0 (
    .Q(ff_cache0_data_mask[0]),
    .D(n5614_11),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache0_already_read_s0 (
    .Q(ff_cache0_already_read),
    .D(n5270_7),
    .CLK(clk85m),
    .CE(ff_cache0_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_16_s0 (
    .Q(ff_cache1_address[16]),
    .D(n5070_5),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_15_s0 (
    .Q(ff_cache1_address[15]),
    .D(n5071_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_14_s0 (
    .Q(ff_cache1_address[14]),
    .D(n5072_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_13_s0 (
    .Q(ff_cache1_address[13]),
    .D(n5073_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_12_s0 (
    .Q(ff_cache1_address[12]),
    .D(n5074_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_11_s0 (
    .Q(ff_cache1_address[11]),
    .D(n5075_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_10_s0 (
    .Q(ff_cache1_address[10]),
    .D(n5076_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_9_s0 (
    .Q(ff_cache1_address[9]),
    .D(n5077_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_8_s0 (
    .Q(ff_cache1_address[8]),
    .D(n5078_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_7_s0 (
    .Q(ff_cache1_address[7]),
    .D(n5079_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_6_s0 (
    .Q(ff_cache1_address[6]),
    .D(n5080_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_5_s0 (
    .Q(ff_cache1_address[5]),
    .D(n5081_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_4_s0 (
    .Q(ff_cache1_address[4]),
    .D(n5082_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_3_s0 (
    .Q(ff_cache1_address[3]),
    .D(n5083_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_address_2_s0 (
    .Q(ff_cache1_address[2]),
    .D(n5084_4),
    .CLK(clk85m),
    .CE(ff_cache1_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_31_s0 (
    .Q(ff_cache1_data[31]),
    .D(n5142_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_30_s0 (
    .Q(ff_cache1_data[30]),
    .D(n5143_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_29_s0 (
    .Q(ff_cache1_data[29]),
    .D(n5144_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_28_s0 (
    .Q(ff_cache1_data[28]),
    .D(n5145_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_27_s0 (
    .Q(ff_cache1_data[27]),
    .D(n5146_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_26_s0 (
    .Q(ff_cache1_data[26]),
    .D(n5147_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_25_s0 (
    .Q(ff_cache1_data[25]),
    .D(n5148_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_24_s0 (
    .Q(ff_cache1_data[24]),
    .D(n5149_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_23_s0 (
    .Q(ff_cache1_data[23]),
    .D(n5150_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_22_s0 (
    .Q(ff_cache1_data[22]),
    .D(n5151_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_21_s0 (
    .Q(ff_cache1_data[21]),
    .D(n5152_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_20_s0 (
    .Q(ff_cache1_data[20]),
    .D(n5153_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_19_s0 (
    .Q(ff_cache1_data[19]),
    .D(n5154_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_18_s0 (
    .Q(ff_cache1_data[18]),
    .D(n5155_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_17_s0 (
    .Q(ff_cache1_data[17]),
    .D(n5156_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_16_s0 (
    .Q(ff_cache1_data[16]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_15_s0 (
    .Q(ff_cache1_data[15]),
    .D(n5158_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_14_s0 (
    .Q(ff_cache1_data[14]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_13_s0 (
    .Q(ff_cache1_data[13]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_12_s0 (
    .Q(ff_cache1_data[12]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_11_s0 (
    .Q(ff_cache1_data[11]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_10_s0 (
    .Q(ff_cache1_data[10]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_9_s0 (
    .Q(ff_cache1_data[9]),
    .D(n5164_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_8_s0 (
    .Q(ff_cache1_data[8]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_7_s0 (
    .Q(ff_cache1_data[7]),
    .D(n5166_5),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_6_s0 (
    .Q(ff_cache1_data[6]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_5_s0 (
    .Q(ff_cache1_data[5]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_4_s0 (
    .Q(ff_cache1_data[4]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_3_s0 (
    .Q(ff_cache1_data[3]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_2_s0 (
    .Q(ff_cache1_data[2]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_1_s0 (
    .Q(ff_cache1_data[1]),
    .D(n5172_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_0_s0 (
    .Q(ff_cache1_data[0]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache1_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache1_data_mask_3_s0 (
    .Q(ff_cache1_data_mask[3]),
    .D(n5616_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_2_s0 (
    .Q(ff_cache1_data_mask[2]),
    .D(n5617_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_1_s0 (
    .Q(ff_cache1_data_mask[1]),
    .D(n5618_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache1_data_mask_0_s0 (
    .Q(ff_cache1_data_mask[0]),
    .D(n5619_11),
    .CLK(clk85m),
    .CE(ff_cache1_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache1_already_read_s0 (
    .Q(ff_cache1_already_read),
    .D(n5270_7),
    .CLK(clk85m),
    .CE(ff_cache1_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_16_s0 (
    .Q(ff_cache2_address[16]),
    .D(n5070_5),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_15_s0 (
    .Q(ff_cache2_address[15]),
    .D(n5071_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_14_s0 (
    .Q(ff_cache2_address[14]),
    .D(n5072_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_13_s0 (
    .Q(ff_cache2_address[13]),
    .D(n5073_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_12_s0 (
    .Q(ff_cache2_address[12]),
    .D(n5074_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_11_s0 (
    .Q(ff_cache2_address[11]),
    .D(n5075_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_10_s0 (
    .Q(ff_cache2_address[10]),
    .D(n5076_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_9_s0 (
    .Q(ff_cache2_address[9]),
    .D(n5077_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_8_s0 (
    .Q(ff_cache2_address[8]),
    .D(n5078_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_7_s0 (
    .Q(ff_cache2_address[7]),
    .D(n5079_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_6_s0 (
    .Q(ff_cache2_address[6]),
    .D(n5080_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_5_s0 (
    .Q(ff_cache2_address[5]),
    .D(n5081_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_4_s0 (
    .Q(ff_cache2_address[4]),
    .D(n5082_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_3_s0 (
    .Q(ff_cache2_address[3]),
    .D(n5083_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_address_2_s0 (
    .Q(ff_cache2_address[2]),
    .D(n5084_4),
    .CLK(clk85m),
    .CE(ff_cache2_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_31_s0 (
    .Q(ff_cache2_data[31]),
    .D(n5142_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_30_s0 (
    .Q(ff_cache2_data[30]),
    .D(n5143_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_29_s0 (
    .Q(ff_cache2_data[29]),
    .D(n5144_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_28_s0 (
    .Q(ff_cache2_data[28]),
    .D(n5145_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_27_s0 (
    .Q(ff_cache2_data[27]),
    .D(n5146_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_26_s0 (
    .Q(ff_cache2_data[26]),
    .D(n5147_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_25_s0 (
    .Q(ff_cache2_data[25]),
    .D(n5148_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_24_s0 (
    .Q(ff_cache2_data[24]),
    .D(n5149_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_23_s0 (
    .Q(ff_cache2_data[23]),
    .D(n5150_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_22_s0 (
    .Q(ff_cache2_data[22]),
    .D(n5151_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_21_s0 (
    .Q(ff_cache2_data[21]),
    .D(n5152_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_20_s0 (
    .Q(ff_cache2_data[20]),
    .D(n5153_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_19_s0 (
    .Q(ff_cache2_data[19]),
    .D(n5154_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_18_s0 (
    .Q(ff_cache2_data[18]),
    .D(n5155_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_17_s0 (
    .Q(ff_cache2_data[17]),
    .D(n5156_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_16_s0 (
    .Q(ff_cache2_data[16]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_15_s0 (
    .Q(ff_cache2_data[15]),
    .D(n5158_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_14_s0 (
    .Q(ff_cache2_data[14]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_13_s0 (
    .Q(ff_cache2_data[13]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_12_s0 (
    .Q(ff_cache2_data[12]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_11_s0 (
    .Q(ff_cache2_data[11]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_10_s0 (
    .Q(ff_cache2_data[10]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_9_s0 (
    .Q(ff_cache2_data[9]),
    .D(n5164_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_8_s0 (
    .Q(ff_cache2_data[8]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_7_s0 (
    .Q(ff_cache2_data[7]),
    .D(n5166_5),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_6_s0 (
    .Q(ff_cache2_data[6]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_5_s0 (
    .Q(ff_cache2_data[5]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_4_s0 (
    .Q(ff_cache2_data[4]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_3_s0 (
    .Q(ff_cache2_data[3]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_2_s0 (
    .Q(ff_cache2_data[2]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_1_s0 (
    .Q(ff_cache2_data[1]),
    .D(n5172_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_0_s0 (
    .Q(ff_cache2_data[0]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache2_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache2_data_mask_3_s0 (
    .Q(ff_cache2_data_mask[3]),
    .D(n5621_9),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_3_12),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_2_s0 (
    .Q(ff_cache2_data_mask[2]),
    .D(n5622_9),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_2_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_1_s0 (
    .Q(ff_cache2_data_mask[1]),
    .D(n5623_9),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_1_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache2_data_mask_0_s0 (
    .Q(ff_cache2_data_mask[0]),
    .D(n5624_11),
    .CLK(clk85m),
    .CE(ff_cache2_data_mask_0_11),
    .PRESET(n36_6) 
);
  DFFCE ff_cache2_already_read_s0 (
    .Q(ff_cache2_already_read),
    .D(n5270_7),
    .CLK(clk85m),
    .CE(ff_cache2_already_read_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_16_s0 (
    .Q(ff_cache3_address[16]),
    .D(n5070_5),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_15_s0 (
    .Q(ff_cache3_address[15]),
    .D(n5071_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_14_s0 (
    .Q(ff_cache3_address[14]),
    .D(n5072_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_13_s0 (
    .Q(ff_cache3_address[13]),
    .D(n5073_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_12_s0 (
    .Q(ff_cache3_address[12]),
    .D(n5074_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_11_s0 (
    .Q(ff_cache3_address[11]),
    .D(n5075_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_10_s0 (
    .Q(ff_cache3_address[10]),
    .D(n5076_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_9_s0 (
    .Q(ff_cache3_address[9]),
    .D(n5077_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_8_s0 (
    .Q(ff_cache3_address[8]),
    .D(n5078_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_7_s0 (
    .Q(ff_cache3_address[7]),
    .D(n5079_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_6_s0 (
    .Q(ff_cache3_address[6]),
    .D(n5080_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_5_s0 (
    .Q(ff_cache3_address[5]),
    .D(n5081_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_4_s0 (
    .Q(ff_cache3_address[4]),
    .D(n5082_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_3_s0 (
    .Q(ff_cache3_address[3]),
    .D(n5083_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_address_2_s0 (
    .Q(ff_cache3_address[2]),
    .D(n5084_4),
    .CLK(clk85m),
    .CE(ff_cache3_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_31_s0 (
    .Q(ff_cache3_data[31]),
    .D(n5142_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_30_s0 (
    .Q(ff_cache3_data[30]),
    .D(n5143_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_29_s0 (
    .Q(ff_cache3_data[29]),
    .D(n5144_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_28_s0 (
    .Q(ff_cache3_data[28]),
    .D(n5145_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_27_s0 (
    .Q(ff_cache3_data[27]),
    .D(n5146_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_26_s0 (
    .Q(ff_cache3_data[26]),
    .D(n5147_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_25_s0 (
    .Q(ff_cache3_data[25]),
    .D(n5148_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_24_s0 (
    .Q(ff_cache3_data[24]),
    .D(n5149_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_31_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_23_s0 (
    .Q(ff_cache3_data[23]),
    .D(n5150_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_22_s0 (
    .Q(ff_cache3_data[22]),
    .D(n5151_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_21_s0 (
    .Q(ff_cache3_data[21]),
    .D(n5152_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_20_s0 (
    .Q(ff_cache3_data[20]),
    .D(n5153_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_19_s0 (
    .Q(ff_cache3_data[19]),
    .D(n5154_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_18_s0 (
    .Q(ff_cache3_data[18]),
    .D(n5155_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_17_s0 (
    .Q(ff_cache3_data[17]),
    .D(n5156_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_16_s0 (
    .Q(ff_cache3_data[16]),
    .D(n5157_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_23_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_15_s0 (
    .Q(ff_cache3_data[15]),
    .D(n5158_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_14_s0 (
    .Q(ff_cache3_data[14]),
    .D(n5159_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_13_s0 (
    .Q(ff_cache3_data[13]),
    .D(n5160_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_12_s0 (
    .Q(ff_cache3_data[12]),
    .D(n5161_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_11_s0 (
    .Q(ff_cache3_data[11]),
    .D(n5162_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_10_s0 (
    .Q(ff_cache3_data[10]),
    .D(n5163_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_9_s0 (
    .Q(ff_cache3_data[9]),
    .D(n5164_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_8_s0 (
    .Q(ff_cache3_data[8]),
    .D(n5165_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_15_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_7_s0 (
    .Q(ff_cache3_data[7]),
    .D(n5166_5),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_6_s0 (
    .Q(ff_cache3_data[6]),
    .D(n5167_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_5_s0 (
    .Q(ff_cache3_data[5]),
    .D(n5168_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_4_s0 (
    .Q(ff_cache3_data[4]),
    .D(n5169_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_3_s0 (
    .Q(ff_cache3_data[3]),
    .D(n5170_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_2_s0 (
    .Q(ff_cache3_data[2]),
    .D(n5171_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_1_s0 (
    .Q(ff_cache3_data[1]),
    .D(n5172_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_0_s0 (
    .Q(ff_cache3_data[0]),
    .D(n5173_4),
    .CLK(clk85m),
    .CE(ff_cache3_data_7_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache3_data_mask_3_s0 (
    .Q(ff_cache3_data_mask[3]),
    .D(n5626_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_3_11),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_2_s0 (
    .Q(ff_cache3_data_mask[2]),
    .D(n5627_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_2_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_1_s0 (
    .Q(ff_cache3_data_mask[1]),
    .D(n5628_10),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_1_10),
    .PRESET(n36_6) 
);
  DFFPE ff_cache3_data_mask_0_s0 (
    .Q(ff_cache3_data_mask[0]),
    .D(n5629_11),
    .CLK(clk85m),
    .CE(ff_cache3_data_mask_0_10),
    .PRESET(n36_6) 
);
  DFFCE ff_cache3_already_read_s0 (
    .Q(ff_cache3_already_read),
    .D(n5270_7),
    .CLK(clk85m),
    .CE(ff_cache3_already_read_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_command_vram_address[16]),
    .D(n5837_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_command_vram_address[15]),
    .D(n5838_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_command_vram_address[14]),
    .D(n5839_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_command_vram_address[13]),
    .D(n5840_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_command_vram_address[12]),
    .D(n5841_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_command_vram_address[11]),
    .D(n5842_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_command_vram_address[10]),
    .D(n5843_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_command_vram_address[9]),
    .D(n5844_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_command_vram_address[8]),
    .D(n5845_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_command_vram_address[7]),
    .D(n5846_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_command_vram_address[6]),
    .D(n5847_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_command_vram_address[5]),
    .D(n5848_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_command_vram_address[4]),
    .D(n5849_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_command_vram_address[3]),
    .D(n5850_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_command_vram_address[2]),
    .D(n5851_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_command_vram_write),
    .D(n5836_18),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_command_vram_wdata[31]),
    .D(n5852_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_command_vram_wdata[30]),
    .D(n5853_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_command_vram_wdata[29]),
    .D(n5854_17),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_command_vram_wdata[28]),
    .D(n5855_16),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_command_vram_wdata[27]),
    .D(n5856_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_command_vram_wdata[26]),
    .D(n5857_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_command_vram_wdata[25]),
    .D(n5858_16),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_command_vram_wdata[24]),
    .D(n5859_16),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_command_vram_wdata[23]),
    .D(n5860_16),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_command_vram_wdata[22]),
    .D(n5861_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_command_vram_wdata[21]),
    .D(n5862_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_command_vram_wdata[20]),
    .D(n5863_16),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_command_vram_wdata[19]),
    .D(n5864_16),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_command_vram_wdata[18]),
    .D(n5865_16),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_command_vram_wdata[17]),
    .D(n5866_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_command_vram_wdata[16]),
    .D(n5867_16),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_command_vram_wdata[15]),
    .D(n5868_16),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_command_vram_wdata[14]),
    .D(n5869_16),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_command_vram_wdata[13]),
    .D(n5870_16),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_command_vram_wdata[12]),
    .D(n5871_16),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_command_vram_wdata[11]),
    .D(n5872_16),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_command_vram_wdata[10]),
    .D(n5873_16),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_command_vram_wdata[9]),
    .D(n5874_16),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_command_vram_wdata[8]),
    .D(n5875_16),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_command_vram_wdata[7]),
    .D(n5876_16),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_command_vram_wdata[6]),
    .D(n5877_16),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_command_vram_wdata[5]),
    .D(n5878_16),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_command_vram_wdata[4]),
    .D(n5879_16),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_command_vram_wdata[3]),
    .D(n5880_16),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_command_vram_wdata[2]),
    .D(n5881_16),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_command_vram_wdata[1]),
    .D(n5882_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_command_vram_wdata[0]),
    .D(n5883_5),
    .CLK(clk85m),
    .CE(ff_vram_wdata_31_8),
    .CLEAR(n36_6) 
);
  DFFPE ff_vram_data_mask_3_s0 (
    .Q(w_command_vram_wdata_mask[3]),
    .D(n5884_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_2_s0 (
    .Q(w_command_vram_wdata_mask[2]),
    .D(n5885_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_1_s0 (
    .Q(w_command_vram_wdata_mask[1]),
    .D(n5886_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .PRESET(n36_6) 
);
  DFFPE ff_vram_data_mask_0_s0 (
    .Q(w_command_vram_wdata_mask[0]),
    .D(n5887_14),
    .CLK(clk85m),
    .CE(ff_vram_address_16_15),
    .PRESET(n36_6) 
);
  DFFCE ff_cache_vram_rdata_7_s0 (
    .Q(w_cache_vram_rdata[7]),
    .D(n5001_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_6_s0 (
    .Q(w_cache_vram_rdata[6]),
    .D(n5002_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_5_s0 (
    .Q(w_cache_vram_rdata[5]),
    .D(n5003_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_4_s0 (
    .Q(w_cache_vram_rdata[4]),
    .D(n5004_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_3_s0 (
    .Q(w_cache_vram_rdata[3]),
    .D(n5005_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_2_s0 (
    .Q(w_cache_vram_rdata[2]),
    .D(n5006_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_1_s0 (
    .Q(w_cache_vram_rdata[1]),
    .D(n5007_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_0_s0 (
    .Q(w_cache_vram_rdata[0]),
    .D(n5008_5),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_7_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_rdata_en_s0 (
    .Q(w_cache_vram_rdata_en),
    .D(n5009_8),
    .CLK(clk85m),
    .CE(ff_cache_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache0_address_16_s0 (
    .Q(ff_cache0_address[16]),
    .D(n5070_5),
    .CLK(clk85m),
    .CE(ff_cache0_address_15_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_cache0_data_mask_3_s0 (
    .Q(ff_cache0_data_mask[3]),
    .D(n5611_10),
    .CLK(clk85m),
    .CE(ff_cache0_data_mask_3_10),
    .PRESET(n36_6) 
);
  DFFCE ff_flush_state_2_s1 (
    .Q(ff_flush_state[2]),
    .D(n6395_10),
    .CLK(clk85m),
    .CE(ff_flush_state_2_8),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_2_s1.INIT=1'b0;
  DFFCE ff_flush_state_1_s1 (
    .Q(ff_flush_state[1]),
    .D(n370_37),
    .CLK(clk85m),
    .CE(ff_flush_state_1_12),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_1_s1.INIT=1'b0;
  DFFCE ff_flush_state_0_s1 (
    .Q(ff_flush_state[0]),
    .D(n6397_8),
    .CLK(clk85m),
    .CE(ff_flush_state_2_8),
    .CLEAR(n36_6) 
);
defparam ff_flush_state_0_s1.INIT=1'b0;
  DFFCE ff_cache0_data_en_s1 (
    .Q(ff_cache0_data_en),
    .D(n6678_12),
    .CLK(clk85m),
    .CE(ff_cache0_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache1_data_en_s1 (
    .Q(ff_cache1_data_en),
    .D(n6678_12),
    .CLK(clk85m),
    .CE(ff_cache1_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache2_data_en_s1 (
    .Q(ff_cache2_data_en),
    .D(n6678_12),
    .CLK(clk85m),
    .CE(ff_cache2_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache3_data_en_s1 (
    .Q(ff_cache3_data_en),
    .D(n6678_12),
    .CLK(clk85m),
    .CE(ff_cache3_data_en_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_1_s1 (
    .Q(ff_priority[1]),
    .D(n6679_10),
    .CLK(clk85m),
    .CE(n6680_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_priority_0_s1 (
    .Q(ff_priority[0]),
    .D(n6680_9),
    .CLK(clk85m),
    .CE(n6680_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_valid_s1 (
    .Q(w_command_vram_valid),
    .D(n6681_14),
    .CLK(clk85m),
    .CE(ff_vram_valid_10),
    .CLEAR(n36_6) 
);
  DFFPE ff_busy_s1 (
    .Q(ff_busy),
    .D(n6683_9),
    .CLK(clk85m),
    .CE(ff_busy_8),
    .PRESET(n36_6) 
);
  ALU n4_s0 (
    .SUM(n4_1_SUM),
    .COUT(n4_3),
    .I0(ff_cache0_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n4_s0.ALU_MODE=3;
  ALU n5_s0 (
    .SUM(n5_1_SUM),
    .COUT(n5_3),
    .I0(ff_cache0_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n4_3) 
);
defparam n5_s0.ALU_MODE=3;
  ALU n6_s0 (
    .SUM(n6_1_SUM),
    .COUT(n6_3),
    .I0(ff_cache0_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n5_3) 
);
defparam n6_s0.ALU_MODE=3;
  ALU n7_s0 (
    .SUM(n7_1_SUM),
    .COUT(n7_3),
    .I0(ff_cache0_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n6_3) 
);
defparam n7_s0.ALU_MODE=3;
  ALU n8_s0 (
    .SUM(n8_1_SUM),
    .COUT(n8_3),
    .I0(ff_cache0_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n7_3) 
);
defparam n8_s0.ALU_MODE=3;
  ALU n9_s0 (
    .SUM(n9_1_SUM),
    .COUT(n9_3),
    .I0(ff_cache0_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n8_3) 
);
defparam n9_s0.ALU_MODE=3;
  ALU n10_s0 (
    .SUM(n10_1_SUM),
    .COUT(n10_3),
    .I0(ff_cache0_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n9_3) 
);
defparam n10_s0.ALU_MODE=3;
  ALU n11_s0 (
    .SUM(n11_1_SUM),
    .COUT(n11_3),
    .I0(ff_cache0_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n10_3) 
);
defparam n11_s0.ALU_MODE=3;
  ALU n12_s0 (
    .SUM(n12_1_SUM),
    .COUT(n12_3),
    .I0(ff_cache0_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n11_3) 
);
defparam n12_s0.ALU_MODE=3;
  ALU n13_s0 (
    .SUM(n13_1_SUM),
    .COUT(n13_3),
    .I0(ff_cache0_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n12_3) 
);
defparam n13_s0.ALU_MODE=3;
  ALU n14_s0 (
    .SUM(n14_1_SUM),
    .COUT(n14_3),
    .I0(ff_cache0_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n13_3) 
);
defparam n14_s0.ALU_MODE=3;
  ALU n15_s0 (
    .SUM(n15_1_SUM),
    .COUT(n15_3),
    .I0(ff_cache0_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n14_3) 
);
defparam n15_s0.ALU_MODE=3;
  ALU n16_s0 (
    .SUM(n16_1_SUM),
    .COUT(n16_3),
    .I0(ff_cache0_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n15_3) 
);
defparam n16_s0.ALU_MODE=3;
  ALU n17_s0 (
    .SUM(n17_1_SUM),
    .COUT(n17_3),
    .I0(ff_cache0_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n16_3) 
);
defparam n17_s0.ALU_MODE=3;
  ALU n18_s0 (
    .SUM(n18_1_SUM),
    .COUT(n18_3),
    .I0(ff_cache0_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n17_3) 
);
defparam n18_s0.ALU_MODE=3;
  ALU n21_s0 (
    .SUM(n21_1_SUM),
    .COUT(n21_3),
    .I0(ff_cache1_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s0.ALU_MODE=3;
  ALU n22_s0 (
    .SUM(n22_1_SUM),
    .COUT(n22_3),
    .I0(ff_cache1_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n21_3) 
);
defparam n22_s0.ALU_MODE=3;
  ALU n23_s0 (
    .SUM(n23_1_SUM),
    .COUT(n23_3),
    .I0(ff_cache1_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n22_3) 
);
defparam n23_s0.ALU_MODE=3;
  ALU n24_s0 (
    .SUM(n24_1_SUM),
    .COUT(n24_3),
    .I0(ff_cache1_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n23_3) 
);
defparam n24_s0.ALU_MODE=3;
  ALU n25_s0 (
    .SUM(n25_1_SUM),
    .COUT(n25_3),
    .I0(ff_cache1_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n24_3) 
);
defparam n25_s0.ALU_MODE=3;
  ALU n26_s0 (
    .SUM(n26_1_SUM),
    .COUT(n26_3),
    .I0(ff_cache1_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n25_3) 
);
defparam n26_s0.ALU_MODE=3;
  ALU n27_s0 (
    .SUM(n27_1_SUM),
    .COUT(n27_3),
    .I0(ff_cache1_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n26_3) 
);
defparam n27_s0.ALU_MODE=3;
  ALU n28_s0 (
    .SUM(n28_1_SUM),
    .COUT(n28_3),
    .I0(ff_cache1_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n27_3) 
);
defparam n28_s0.ALU_MODE=3;
  ALU n29_s0 (
    .SUM(n29_1_SUM),
    .COUT(n29_3),
    .I0(ff_cache1_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n28_3) 
);
defparam n29_s0.ALU_MODE=3;
  ALU n30_s0 (
    .SUM(n30_1_SUM),
    .COUT(n30_3),
    .I0(ff_cache1_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n29_3) 
);
defparam n30_s0.ALU_MODE=3;
  ALU n31_s0 (
    .SUM(n31_1_SUM),
    .COUT(n31_3),
    .I0(ff_cache1_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n30_3) 
);
defparam n31_s0.ALU_MODE=3;
  ALU n32_s0 (
    .SUM(n32_1_SUM),
    .COUT(n32_3),
    .I0(ff_cache1_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n31_3) 
);
defparam n32_s0.ALU_MODE=3;
  ALU n33_s0 (
    .SUM(n33_1_SUM),
    .COUT(n33_3),
    .I0(ff_cache1_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n32_3) 
);
defparam n33_s0.ALU_MODE=3;
  ALU n34_s0 (
    .SUM(n34_1_SUM),
    .COUT(n34_3),
    .I0(ff_cache1_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n33_3) 
);
defparam n34_s0.ALU_MODE=3;
  ALU n35_s0 (
    .SUM(n35_1_SUM),
    .COUT(n35_3),
    .I0(ff_cache1_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n34_3) 
);
defparam n35_s0.ALU_MODE=3;
  ALU n38_s0 (
    .SUM(n38_1_SUM),
    .COUT(n38_3),
    .I0(ff_cache2_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n38_s0.ALU_MODE=3;
  ALU n39_s0 (
    .SUM(n39_1_SUM),
    .COUT(n39_3),
    .I0(ff_cache2_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n38_3) 
);
defparam n39_s0.ALU_MODE=3;
  ALU n40_s0 (
    .SUM(n40_1_SUM),
    .COUT(n40_3),
    .I0(ff_cache2_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n39_3) 
);
defparam n40_s0.ALU_MODE=3;
  ALU n41_s0 (
    .SUM(n41_1_SUM),
    .COUT(n41_3),
    .I0(ff_cache2_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n40_3) 
);
defparam n41_s0.ALU_MODE=3;
  ALU n42_s0 (
    .SUM(n42_1_SUM),
    .COUT(n42_3),
    .I0(ff_cache2_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n41_3) 
);
defparam n42_s0.ALU_MODE=3;
  ALU n43_s0 (
    .SUM(n43_1_SUM),
    .COUT(n43_3),
    .I0(ff_cache2_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n42_3) 
);
defparam n43_s0.ALU_MODE=3;
  ALU n44_s0 (
    .SUM(n44_1_SUM),
    .COUT(n44_3),
    .I0(ff_cache2_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n43_3) 
);
defparam n44_s0.ALU_MODE=3;
  ALU n45_s0 (
    .SUM(n45_1_SUM),
    .COUT(n45_3),
    .I0(ff_cache2_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n44_3) 
);
defparam n45_s0.ALU_MODE=3;
  ALU n46_s0 (
    .SUM(n46_1_SUM),
    .COUT(n46_3),
    .I0(ff_cache2_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n45_3) 
);
defparam n46_s0.ALU_MODE=3;
  ALU n47_s0 (
    .SUM(n47_1_SUM),
    .COUT(n47_3),
    .I0(ff_cache2_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n46_3) 
);
defparam n47_s0.ALU_MODE=3;
  ALU n48_s0 (
    .SUM(n48_1_SUM),
    .COUT(n48_3),
    .I0(ff_cache2_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n47_3) 
);
defparam n48_s0.ALU_MODE=3;
  ALU n49_s0 (
    .SUM(n49_1_SUM),
    .COUT(n49_3),
    .I0(ff_cache2_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n48_3) 
);
defparam n49_s0.ALU_MODE=3;
  ALU n50_s0 (
    .SUM(n50_1_SUM),
    .COUT(n50_3),
    .I0(ff_cache2_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n49_3) 
);
defparam n50_s0.ALU_MODE=3;
  ALU n51_s0 (
    .SUM(n51_1_SUM),
    .COUT(n51_3),
    .I0(ff_cache2_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n50_3) 
);
defparam n51_s0.ALU_MODE=3;
  ALU n52_s0 (
    .SUM(n52_1_SUM),
    .COUT(n52_3),
    .I0(ff_cache2_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n51_3) 
);
defparam n52_s0.ALU_MODE=3;
  ALU n55_s0 (
    .SUM(n55_1_SUM),
    .COUT(n55_3),
    .I0(ff_cache3_address[2]),
    .I1(ff_cache_vram_address[2]),
    .I3(GND),
    .CIN(GND) 
);
defparam n55_s0.ALU_MODE=3;
  ALU n56_s0 (
    .SUM(n56_1_SUM),
    .COUT(n56_3),
    .I0(ff_cache3_address[3]),
    .I1(ff_cache_vram_address[3]),
    .I3(GND),
    .CIN(n55_3) 
);
defparam n56_s0.ALU_MODE=3;
  ALU n57_s0 (
    .SUM(n57_1_SUM),
    .COUT(n57_3),
    .I0(ff_cache3_address[4]),
    .I1(ff_cache_vram_address[4]),
    .I3(GND),
    .CIN(n56_3) 
);
defparam n57_s0.ALU_MODE=3;
  ALU n58_s0 (
    .SUM(n58_1_SUM),
    .COUT(n58_3),
    .I0(ff_cache3_address[5]),
    .I1(ff_cache_vram_address[5]),
    .I3(GND),
    .CIN(n57_3) 
);
defparam n58_s0.ALU_MODE=3;
  ALU n59_s0 (
    .SUM(n59_1_SUM),
    .COUT(n59_3),
    .I0(ff_cache3_address[6]),
    .I1(ff_cache_vram_address[6]),
    .I3(GND),
    .CIN(n58_3) 
);
defparam n59_s0.ALU_MODE=3;
  ALU n60_s0 (
    .SUM(n60_1_SUM),
    .COUT(n60_3),
    .I0(ff_cache3_address[7]),
    .I1(ff_cache_vram_address[7]),
    .I3(GND),
    .CIN(n59_3) 
);
defparam n60_s0.ALU_MODE=3;
  ALU n61_s0 (
    .SUM(n61_1_SUM),
    .COUT(n61_3),
    .I0(ff_cache3_address[8]),
    .I1(ff_cache_vram_address[8]),
    .I3(GND),
    .CIN(n60_3) 
);
defparam n61_s0.ALU_MODE=3;
  ALU n62_s0 (
    .SUM(n62_1_SUM),
    .COUT(n62_3),
    .I0(ff_cache3_address[9]),
    .I1(ff_cache_vram_address[9]),
    .I3(GND),
    .CIN(n61_3) 
);
defparam n62_s0.ALU_MODE=3;
  ALU n63_s0 (
    .SUM(n63_1_SUM),
    .COUT(n63_3),
    .I0(ff_cache3_address[10]),
    .I1(ff_cache_vram_address[10]),
    .I3(GND),
    .CIN(n62_3) 
);
defparam n63_s0.ALU_MODE=3;
  ALU n64_s0 (
    .SUM(n64_1_SUM),
    .COUT(n64_3),
    .I0(ff_cache3_address[11]),
    .I1(ff_cache_vram_address[11]),
    .I3(GND),
    .CIN(n63_3) 
);
defparam n64_s0.ALU_MODE=3;
  ALU n65_s0 (
    .SUM(n65_1_SUM),
    .COUT(n65_3),
    .I0(ff_cache3_address[12]),
    .I1(ff_cache_vram_address[12]),
    .I3(GND),
    .CIN(n64_3) 
);
defparam n65_s0.ALU_MODE=3;
  ALU n66_s0 (
    .SUM(n66_1_SUM),
    .COUT(n66_3),
    .I0(ff_cache3_address[13]),
    .I1(ff_cache_vram_address[13]),
    .I3(GND),
    .CIN(n65_3) 
);
defparam n66_s0.ALU_MODE=3;
  ALU n67_s0 (
    .SUM(n67_1_SUM),
    .COUT(n67_3),
    .I0(ff_cache3_address[14]),
    .I1(ff_cache_vram_address[14]),
    .I3(GND),
    .CIN(n66_3) 
);
defparam n67_s0.ALU_MODE=3;
  ALU n68_s0 (
    .SUM(n68_1_SUM),
    .COUT(n68_3),
    .I0(ff_cache3_address[15]),
    .I1(ff_cache_vram_address[15]),
    .I3(GND),
    .CIN(n67_3) 
);
defparam n68_s0.ALU_MODE=3;
  ALU n69_s0 (
    .SUM(n69_1_SUM),
    .COUT(n69_3),
    .I0(ff_cache3_address[16]),
    .I1(ff_cache_vram_address[16]),
    .I3(GND),
    .CIN(n68_3) 
);
defparam n69_s0.ALU_MODE=3;
  MUX2_LUT5 n81_s5 (
    .O(n81_9),
    .I0(n81_6),
    .I1(n81_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n82_s5 (
    .O(n82_9),
    .I0(n82_6),
    .I1(n82_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n83_s5 (
    .O(n83_9),
    .I0(n83_6),
    .I1(n83_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n84_s5 (
    .O(n84_9),
    .I0(n84_6),
    .I1(n84_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n85_s5 (
    .O(n85_9),
    .I0(n85_6),
    .I1(n85_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n86_s5 (
    .O(n86_9),
    .I0(n86_6),
    .I1(n86_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n87_s5 (
    .O(n87_9),
    .I0(n87_6),
    .I1(n87_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n88_s5 (
    .O(n88_9),
    .I0(n88_6),
    .I1(n88_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n89_s5 (
    .O(n89_9),
    .I0(n89_6),
    .I1(n89_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n90_s5 (
    .O(n90_9),
    .I0(n90_6),
    .I1(n90_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n91_s5 (
    .O(n91_9),
    .I0(n91_6),
    .I1(n91_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n92_s5 (
    .O(n92_9),
    .I0(n92_6),
    .I1(n92_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n93_s5 (
    .O(n93_9),
    .I0(n93_6),
    .I1(n93_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n94_s5 (
    .O(n94_9),
    .I0(n94_6),
    .I1(n94_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n95_s5 (
    .O(n95_9),
    .I0(n95_6),
    .I1(n95_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n97_s5 (
    .O(n97_9),
    .I0(n97_6),
    .I1(n97_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n98_s5 (
    .O(n98_9),
    .I0(n98_6),
    .I1(n98_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n99_s5 (
    .O(n99_9),
    .I0(n99_6),
    .I1(n99_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n100_s5 (
    .O(n100_9),
    .I0(n100_6),
    .I1(n100_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n101_s5 (
    .O(n101_9),
    .I0(n101_6),
    .I1(n101_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n102_s5 (
    .O(n102_9),
    .I0(n102_6),
    .I1(n102_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n103_s5 (
    .O(n103_9),
    .I0(n103_6),
    .I1(n103_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n104_s5 (
    .O(n104_9),
    .I0(n104_6),
    .I1(n104_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n105_s5 (
    .O(n105_9),
    .I0(n105_6),
    .I1(n105_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n106_s5 (
    .O(n106_9),
    .I0(n106_6),
    .I1(n106_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n107_s5 (
    .O(n107_9),
    .I0(n107_6),
    .I1(n107_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n108_s5 (
    .O(n108_9),
    .I0(n108_6),
    .I1(n108_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n109_s5 (
    .O(n109_9),
    .I0(n109_6),
    .I1(n109_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n111_s5 (
    .O(n111_9),
    .I0(n111_6),
    .I1(n111_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n112_s5 (
    .O(n112_9),
    .I0(n112_6),
    .I1(n112_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n113_s5 (
    .O(n113_9),
    .I0(n113_6),
    .I1(n113_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n114_s5 (
    .O(n114_9),
    .I0(n114_6),
    .I1(n114_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n115_s5 (
    .O(n115_9),
    .I0(n115_6),
    .I1(n115_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n116_s5 (
    .O(n116_9),
    .I0(n116_6),
    .I1(n116_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n117_s5 (
    .O(n117_9),
    .I0(n117_6),
    .I1(n117_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n118_s5 (
    .O(n118_9),
    .I0(n118_6),
    .I1(n118_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n119_s5 (
    .O(n119_9),
    .I0(n119_6),
    .I1(n119_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n120_s5 (
    .O(n120_9),
    .I0(n120_6),
    .I1(n120_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n121_s5 (
    .O(n121_9),
    .I0(n121_6),
    .I1(n121_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n122_s5 (
    .O(n122_9),
    .I0(n122_6),
    .I1(n122_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n123_s5 (
    .O(n123_9),
    .I0(n123_6),
    .I1(n123_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n124_s5 (
    .O(n124_9),
    .I0(n124_6),
    .I1(n124_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n125_s5 (
    .O(n125_9),
    .I0(n125_6),
    .I1(n125_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n127_s5 (
    .O(n127_9),
    .I0(n127_6),
    .I1(n127_7),
    .S0(ff_priority[1]) 
);
  MUX2_LUT5 n374_s12 (
    .O(n374_16),
    .I0(n374_13),
    .I1(n374_14),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n375_s11 (
    .O(n375_15),
    .I0(n375_12),
    .I1(n375_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n376_s11 (
    .O(n376_15),
    .I0(n376_12),
    .I1(n376_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n377_s11 (
    .O(n377_15),
    .I0(n377_12),
    .I1(n377_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n378_s11 (
    .O(n378_15),
    .I0(n378_12),
    .I1(n378_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n379_s11 (
    .O(n379_15),
    .I0(n379_12),
    .I1(n379_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n380_s11 (
    .O(n380_15),
    .I0(n380_12),
    .I1(n380_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n381_s11 (
    .O(n381_15),
    .I0(n381_12),
    .I1(n381_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n382_s11 (
    .O(n382_15),
    .I0(n382_12),
    .I1(n382_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n383_s11 (
    .O(n383_15),
    .I0(n383_12),
    .I1(n383_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n384_s11 (
    .O(n384_15),
    .I0(n384_12),
    .I1(n384_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n385_s11 (
    .O(n385_15),
    .I0(n385_12),
    .I1(n385_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n386_s11 (
    .O(n386_15),
    .I0(n386_12),
    .I1(n386_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n387_s11 (
    .O(n387_15),
    .I0(n387_12),
    .I1(n387_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n388_s11 (
    .O(n388_15),
    .I0(n388_12),
    .I1(n388_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n5607_s11 (
    .O(n421_15),
    .I0(n421_12),
    .I1(n421_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n5608_s11 (
    .O(n422_15),
    .I0(n422_12),
    .I1(n422_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n5609_s11 (
    .O(n423_15),
    .I0(n423_12),
    .I1(n423_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n5610_s11 (
    .O(n424_15),
    .I0(n424_12),
    .I1(n424_13),
    .S0(ff_flush_state[2]) 
);
  MUX2_LUT5 n448_s5 (
    .O(n448_9),
    .I0(n448_6),
    .I1(n448_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n451_s5 (
    .O(n451_9),
    .I0(n451_6),
    .I1(n451_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n452_s5 (
    .O(n452_9),
    .I0(n452_6),
    .I1(n452_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n453_s5 (
    .O(n453_9),
    .I0(n453_6),
    .I1(n453_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n454_s5 (
    .O(n454_9),
    .I0(n454_6),
    .I1(n454_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n455_s5 (
    .O(n455_9),
    .I0(n455_6),
    .I1(n455_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n456_s5 (
    .O(n456_9),
    .I0(n456_6),
    .I1(n456_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n457_s5 (
    .O(n457_9),
    .I0(n457_6),
    .I1(n457_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n458_s5 (
    .O(n458_9),
    .I0(n458_6),
    .I1(n458_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n491_s5 (
    .O(n491_9),
    .I0(n491_6),
    .I1(n491_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n494_s5 (
    .O(n494_9),
    .I0(n494_6),
    .I1(n494_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n495_s5 (
    .O(n495_9),
    .I0(n495_6),
    .I1(n495_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n496_s5 (
    .O(n496_9),
    .I0(n496_6),
    .I1(n496_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n497_s5 (
    .O(n497_9),
    .I0(n497_6),
    .I1(n497_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n498_s5 (
    .O(n498_9),
    .I0(n498_6),
    .I1(n498_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n499_s5 (
    .O(n499_9),
    .I0(n499_6),
    .I1(n499_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n500_s5 (
    .O(n500_9),
    .I0(n500_6),
    .I1(n500_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n501_s5 (
    .O(n501_9),
    .I0(n501_6),
    .I1(n501_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n534_s5 (
    .O(n534_9),
    .I0(n534_6),
    .I1(n534_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1196_s2 (
    .O(n537_9),
    .I0(n537_6),
    .I1(n537_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1197_s2 (
    .O(n538_9),
    .I0(n538_6),
    .I1(n538_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1198_s2 (
    .O(n539_9),
    .I0(n539_6),
    .I1(n539_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1199_s2 (
    .O(n540_9),
    .I0(n540_6),
    .I1(n540_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1200_s2 (
    .O(n541_9),
    .I0(n541_6),
    .I1(n541_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1201_s2 (
    .O(n542_9),
    .I0(n542_6),
    .I1(n542_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1202_s2 (
    .O(n543_9),
    .I0(n543_6),
    .I1(n543_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1203_s2 (
    .O(n544_9),
    .I0(n544_6),
    .I1(n544_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n577_s5 (
    .O(n577_9),
    .I0(n577_6),
    .I1(n577_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1196_s1 (
    .O(n580_9),
    .I0(n580_6),
    .I1(n580_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1197_s1 (
    .O(n581_9),
    .I0(n581_6),
    .I1(n581_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1198_s1 (
    .O(n582_9),
    .I0(n582_6),
    .I1(n582_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1199_s1 (
    .O(n583_9),
    .I0(n583_6),
    .I1(n583_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1200_s1 (
    .O(n584_9),
    .I0(n584_6),
    .I1(n584_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1201_s1 (
    .O(n585_9),
    .I0(n585_6),
    .I1(n585_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1202_s1 (
    .O(n586_9),
    .I0(n586_6),
    .I1(n586_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n1203_s1 (
    .O(n587_9),
    .I0(n587_6),
    .I1(n587_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4766_s5 (
    .O(n4766_9),
    .I0(n4766_6),
    .I1(n4766_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4767_s5 (
    .O(n4767_9),
    .I0(n4767_6),
    .I1(n4767_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4768_s5 (
    .O(n4768_9),
    .I0(n4768_6),
    .I1(n4768_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4769_s5 (
    .O(n4769_9),
    .I0(n4769_6),
    .I1(n4769_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4770_s5 (
    .O(n4770_9),
    .I0(n4770_6),
    .I1(n4770_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4771_s5 (
    .O(n4771_9),
    .I0(n4771_6),
    .I1(n4771_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4772_s5 (
    .O(n4772_9),
    .I0(n4772_6),
    .I1(n4772_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT5 n4773_s5 (
    .O(n4773_9),
    .I0(n4773_6),
    .I1(n4773_7),
    .S0(ff_cache_vram_address[1]) 
);
  MUX2_LUT6 n1196_s0 (
    .O(n1196_3),
    .I0(n580_9),
    .I1(n537_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1197_s0 (
    .O(n1197_3),
    .I0(n581_9),
    .I1(n538_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1198_s0 (
    .O(n1198_3),
    .I0(n582_9),
    .I1(n539_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1199_s0 (
    .O(n1199_3),
    .I0(n583_9),
    .I1(n540_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1200_s0 (
    .O(n1200_3),
    .I0(n584_9),
    .I1(n541_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1201_s0 (
    .O(n1201_3),
    .I0(n585_9),
    .I1(n542_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1202_s0 (
    .O(n1202_3),
    .I0(n586_9),
    .I1(n543_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT6 n1203_s0 (
    .O(n1203_3),
    .I0(n587_9),
    .I1(n544_9),
    .S0(w_cache2_hit) 
);
  MUX2_LUT5 n5607_s10 (
    .O(n4175_8),
    .I0(n1502_10),
    .I1(n128_7),
    .S0(ff_cache_vram_write) 
);
  MUX2_LUT5 n5608_s10 (
    .O(n4176_8),
    .I0(n1503_10),
    .I1(n129_7),
    .S0(ff_cache_vram_write) 
);
  MUX2_LUT5 n5609_s10 (
    .O(n4177_8),
    .I0(n1504_10),
    .I1(n130_7),
    .S0(ff_cache_vram_write) 
);
  MUX2_LUT5 n5610_s10 (
    .O(n4178_8),
    .I0(n1505_10),
    .I1(n131_7),
    .S0(ff_cache_vram_write) 
);
  MUX2_LUT6 n5607_s9 (
    .O(n5607_12),
    .I0(n4175_8),
    .I1(n421_15),
    .S0(n132_3) 
);
  MUX2_LUT6 n5608_s9 (
    .O(n5608_12),
    .I0(n4176_8),
    .I1(n422_15),
    .S0(n132_3) 
);
  MUX2_LUT6 n5609_s9 (
    .O(n5609_12),
    .I0(n4177_8),
    .I1(n423_15),
    .S0(n132_3) 
);
  MUX2_LUT6 n5610_s9 (
    .O(n5610_12),
    .I0(n4178_8),
    .I1(n424_15),
    .S0(n132_3) 
);
  MUX2_LUT5 n5001_s4 (
    .O(n5001_6),
    .I0(n5001_8),
    .I1(n1336_6),
    .S0(n5008_10) 
);
  MUX2_LUT5 n5002_s3 (
    .O(n5002_5),
    .I0(n5002_7),
    .I1(n1337_5),
    .S0(n5008_10) 
);
  MUX2_LUT5 n5003_s3 (
    .O(n5003_5),
    .I0(n5003_7),
    .I1(n1338_5),
    .S0(n5008_10) 
);
  MUX2_LUT5 n5004_s3 (
    .O(n5004_5),
    .I0(n5004_7),
    .I1(n1339_5),
    .S0(n5008_10) 
);
  MUX2_LUT5 n5005_s3 (
    .O(n5005_5),
    .I0(n5005_7),
    .I1(n1340_5),
    .S0(n5008_10) 
);
  MUX2_LUT5 n5006_s3 (
    .O(n5006_5),
    .I0(n5006_7),
    .I1(n1341_5),
    .S0(n5008_10) 
);
  MUX2_LUT5 n5007_s3 (
    .O(n5007_5),
    .I0(n5007_7),
    .I1(n1342_5),
    .S0(n5008_10) 
);
  MUX2_LUT5 n5008_s3 (
    .O(n5008_5),
    .I0(n5008_7),
    .I1(n1343_5),
    .S0(n5008_10) 
);
  MUX2_LUT5 n5837_s12 (
    .O(n5837_14),
    .I0(n5837_20),
    .I1(n4158_10),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5838_s12 (
    .O(n5838_14),
    .I0(n5838_19),
    .I1(n4159_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5839_s12 (
    .O(n5839_14),
    .I0(n5839_19),
    .I1(n4160_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5840_s12 (
    .O(n5840_14),
    .I0(n5840_19),
    .I1(n4161_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5841_s12 (
    .O(n5841_14),
    .I0(n5841_19),
    .I1(n4162_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5842_s12 (
    .O(n5842_14),
    .I0(n5842_19),
    .I1(n4163_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5843_s12 (
    .O(n5843_14),
    .I0(n5843_19),
    .I1(n4164_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5844_s12 (
    .O(n5844_14),
    .I0(n5844_19),
    .I1(n4165_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5845_s12 (
    .O(n5845_14),
    .I0(n5845_19),
    .I1(n4166_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5846_s12 (
    .O(n5846_14),
    .I0(n5846_19),
    .I1(n4167_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5847_s12 (
    .O(n5847_14),
    .I0(n5847_19),
    .I1(n4168_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5848_s12 (
    .O(n5848_14),
    .I0(n5848_19),
    .I1(n4169_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5849_s12 (
    .O(n5849_14),
    .I0(n5849_19),
    .I1(n4170_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5850_s12 (
    .O(n5850_14),
    .I0(n5850_19),
    .I1(n4171_9),
    .S0(n5851_19) 
);
  MUX2_LUT5 n5851_s12 (
    .O(n5851_14),
    .I0(n5851_21),
    .I1(n4172_9),
    .S0(n5851_19) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command_cache */
module vdp_command (
  clk85m,
  n36_6,
  w_register_write,
  slot_reset_n_d,
  n1350_13,
  w_4colors_mode_5,
  w_vram_address1_1_6,
  ff_next_vram7_3_8,
  n1350_8,
  w_command_vram_rdata_en,
  n1481_4,
  w_cpu_vram_valid,
  w_pre_vram_refresh,
  ff_vram_refresh,
  n560_3,
  w_register_data,
  w_register_num,
  reg_screen_mode,
  w_command_vram_rdata,
  w_screen_pos_x_Z,
  w_status_command_enable,
  n1285_17,
  w_command_vram_write,
  w_command_vram_valid,
  w_status_color,
  w_command_vram_address,
  w_command_vram_wdata,
  w_command_vram_wdata_mask
)
;
input clk85m;
input n36_6;
input w_register_write;
input slot_reset_n_d;
input n1350_13;
input w_4colors_mode_5;
input w_vram_address1_1_6;
input ff_next_vram7_3_8;
input n1350_8;
input w_command_vram_rdata_en;
input n1481_4;
input w_cpu_vram_valid;
input w_pre_vram_refresh;
input ff_vram_refresh;
input n560_3;
input [7:0] w_register_data;
input [5:0] w_register_num;
input [4:0] reg_screen_mode;
input [31:0] w_command_vram_rdata;
input [3:3] w_screen_pos_x_Z;
output w_status_command_enable;
output n1285_17;
output w_command_vram_write;
output w_command_vram_valid;
output [7:0] w_status_color;
output [16:2] w_command_vram_address;
output [31:0] w_command_vram_wdata;
output [3:0] w_command_vram_wdata_mask;
wire n1048_6;
wire n1048_7;
wire n1049_6;
wire n1049_7;
wire n1944_3;
wire n1945_3;
wire n1957_3;
wire n1959_3;
wire n1969_3;
wire n1970_3;
wire n336_5;
wire n337_5;
wire n338_5;
wire n339_5;
wire n340_5;
wire n341_5;
wire n342_5;
wire n343_5;
wire n344_5;
wire n371_3;
wire n379_3;
wire n454_3;
wire n455_3;
wire n456_3;
wire n457_3;
wire n458_3;
wire n459_3;
wire n460_3;
wire n461_3;
wire n462_3;
wire n463_3;
wire n2085_3;
wire n2086_3;
wire n726_4;
wire n727_4;
wire n728_4;
wire n729_4;
wire n730_4;
wire n731_4;
wire n732_4;
wire n742_6;
wire n743_6;
wire n768_3;
wire n776_3;
wire n831_3;
wire n832_3;
wire n833_3;
wire n834_3;
wire n835_3;
wire n836_3;
wire n837_3;
wire n838_3;
wire n839_3;
wire n840_3;
wire n890_3;
wire n891_3;
wire n892_3;
wire n893_3;
wire n894_3;
wire n895_3;
wire n896_3;
wire n897_3;
wire n898_3;
wire n2170_3;
wire n2178_3;
wire n2241_3;
wire n2185_3;
wire n1309_3;
wire n1315_3;
wire n1319_3;
wire n1328_3;
wire n1358_3;
wire n1359_3;
wire n1360_3;
wire n1361_3;
wire ff_command_enable_6;
wire ff_state_5_8;
wire ff_cache_vram_valid_8;
wire ff_cache_vram_write_8;
wire ff_cache_vram_wdata_7_8;
wire ff_next_state_0_7;
wire n1255_11;
wire n1258_11;
wire n1261_11;
wire n1264_11;
wire n1267_11;
wire n1270_11;
wire n1273_11;
wire n1276_11;
wire n1279_11;
wire n1282_11;
wire n1285_11;
wire n1288_11;
wire n1291_11;
wire n1294_11;
wire n1297_11;
wire n1300_11;
wire n1303_11;
wire n1332_13;
wire n1335_13;
wire n1338_13;
wire n1341_13;
wire n1344_13;
wire n1347_13;
wire n1350_13_28;
wire n1353_13;
wire n336_7;
wire n1137_6;
wire n1357_7;
wire n1356_7;
wire n1065_7;
wire n1064_7;
wire n1063_7;
wire n1062_7;
wire n889_7;
wire ff_cache_flush_start_10;
wire n1235_21;
wire n1944_4;
wire n336_8;
wire n371_4;
wire n371_5;
wire n371_6;
wire n379_4;
wire n2085_4;
wire n726_5;
wire n726_6;
wire n727_5;
wire n728_5;
wire n729_5;
wire n730_5;
wire n731_5;
wire n732_5;
wire n742_7;
wire n742_8;
wire n768_4;
wire n768_5;
wire n776_4;
wire n831_4;
wire n832_4;
wire n833_4;
wire n834_4;
wire n835_4;
wire n836_4;
wire n837_4;
wire n838_4;
wire n890_4;
wire n891_4;
wire n892_4;
wire n893_4;
wire n894_4;
wire n895_4;
wire n896_4;
wire n897_4;
wire n898_4;
wire n1309_4;
wire n1315_4;
wire n1358_4;
wire n1358_5;
wire n1358_6;
wire n1358_7;
wire n1359_4;
wire n1359_5;
wire n1360_4;
wire n1360_5;
wire n1361_4;
wire ff_nx_8_9;
wire ff_nyb_9_9;
wire ff_command_enable_7;
wire ff_cache_vram_write_9;
wire ff_cache_vram_wdata_7_9;
wire n1255_12;
wire n1255_13;
wire n1255_14;
wire n1258_12;
wire n1258_13;
wire n1261_12;
wire n1261_13;
wire n1264_12;
wire n1264_13;
wire n1267_12;
wire n1267_13;
wire n1270_12;
wire n1270_13;
wire n1273_12;
wire n1273_13;
wire n1276_12;
wire n1276_13;
wire n1279_12;
wire n1279_13;
wire n1282_12;
wire n1282_13;
wire n1285_12;
wire n1285_13;
wire n1285_14;
wire n1285_15;
wire n1288_12;
wire n1288_13;
wire n1291_12;
wire n1291_13;
wire n1294_12;
wire n1294_13;
wire n1297_12;
wire n1297_13;
wire n1300_12;
wire n1300_13;
wire n1303_12;
wire n1303_13;
wire n1303_14;
wire n1332_14;
wire n1332_15;
wire n1332_16;
wire n1335_14;
wire n1335_15;
wire n1335_16;
wire n1338_14;
wire n1338_15;
wire n1338_16;
wire n1341_14;
wire n1341_15;
wire n1344_14;
wire n1344_15;
wire n1344_16;
wire n1347_14;
wire n1347_15;
wire n1350_14;
wire n1353_14;
wire n336_9;
wire n1357_8;
wire n1357_9;
wire n1356_8;
wire n1065_8;
wire n1065_9;
wire n1064_8;
wire n1063_8;
wire n1062_8;
wire n889_8;
wire ff_cache_flush_start_11;
wire n1235_23;
wire n1235_24;
wire n336_10;
wire n727_6;
wire n730_6;
wire n1358_8;
wire n1358_9;
wire n1358_10;
wire n1358_11;
wire n1358_13;
wire n1358_14;
wire n1359_6;
wire n1359_7;
wire n1360_6;
wire n1361_6;
wire n1361_7;
wire ff_cache_vram_wdata_7_10;
wire n1255_15;
wire n1282_14;
wire n1282_15;
wire n1288_14;
wire n1288_15;
wire n1291_14;
wire n1291_15;
wire n1294_14;
wire n1294_15;
wire n1297_14;
wire n1297_15;
wire n1300_14;
wire n1300_15;
wire n1332_18;
wire n1332_19;
wire n1332_20;
wire n1332_22;
wire n1335_18;
wire n1335_19;
wire n1335_20;
wire n1335_21;
wire n1338_17;
wire n1338_18;
wire n1338_20;
wire n1341_17;
wire n1344_18;
wire n1344_19;
wire n1347_16;
wire n1347_17;
wire n1350_15;
wire n889_9;
wire n889_10;
wire ff_cache_flush_start_12;
wire n1235_25;
wire n1235_26;
wire n336_11;
wire n336_12;
wire n1358_15;
wire n1360_7;
wire n1361_8;
wire n1285_18;
wire n1332_23;
wire n1332_24;
wire n1332_25;
wire n1332_26;
wire n1332_27;
wire n1332_28;
wire n1332_29;
wire n1335_22;
wire n1335_23;
wire n1335_24;
wire n1335_25;
wire n1335_26;
wire n1338_21;
wire n1338_22;
wire n1341_18;
wire n1341_19;
wire n889_11;
wire n1332_30;
wire n1332_31;
wire n1332_32;
wire n1332_33;
wire n1332_34;
wire n1335_27;
wire n1335_28;
wire n1335_29;
wire n1335_30;
wire n1338_23;
wire n1341_20;
wire n1058_9;
wire n1059_9;
wire n1060_9;
wire n1061_9;
wire n1235_28;
wire n1179_6;
wire n371_9;
wire ff_nx_8_11;
wire n1361_10;
wire n1341_22;
wire n1338_25;
wire n1332_36;
wire n768_8;
wire ff_nyb_9_11;
wire n1358_17;
wire n729_8;
wire n728_8;
wire n726_9;
wire n1285_20;
wire n1344_21;
wire n1335_32;
wire n1332_38;
wire ff_nx_0_10;
wire ff_nx_1_10;
wire n1066_10;
wire ff_read_pixel_7_15;
wire n1067_10;
wire n1068_10;
wire n1069_10;
wire n1070_10;
wire n1071_10;
wire n1072_10;
wire n1073_10;
wire ff_cache_vram_address_16_10;
wire ff_maj;
wire ff_dix;
wire ff_diy;
wire ff_start;
wire ff_cache_flush_start;
wire ff_cache_vram_valid;
wire ff_cache_vram_write;
wire \w_next_dy[0]_1_1 ;
wire \w_next_dy[1]_1_1 ;
wire \w_next_dy[2]_1_1 ;
wire \w_next_dy[3]_1_1 ;
wire \w_next_dy[4]_1_1 ;
wire \w_next_dy[5]_1_1 ;
wire \w_next_dy[6]_1_1 ;
wire \w_next_dy[7]_1_1 ;
wire \w_next_dy[8]_1_1 ;
wire \w_next_dy[9]_1_0_COUT ;
wire \w_next_dx[0]_1_1 ;
wire \w_next_dx[1]_1_1 ;
wire \w_next_dx[2]_1_1 ;
wire \w_next_dx[3]_1_1 ;
wire \w_next_dx[4]_1_1 ;
wire \w_next_dx[5]_1_1 ;
wire \w_next_dx[6]_1_1 ;
wire \w_next_dx[7]_1_1 ;
wire \w_next_dx[8]_1_0_COUT ;
wire n868_1;
wire n868_2;
wire n867_1;
wire n867_2;
wire n866_1;
wire n866_2;
wire n865_1;
wire n865_2;
wire n864_1;
wire n864_2;
wire n863_1;
wire n863_2;
wire n862_1;
wire n862_2;
wire n861_1;
wire n861_2;
wire n860_1;
wire n860_2;
wire n859_1;
wire n859_0_COUT;
wire w_next_nyb_0_3;
wire w_next_nyb_1_3;
wire w_next_nyb_2_3;
wire w_next_nyb_3_3;
wire w_next_nyb_4_3;
wire w_next_nyb_5_3;
wire w_next_nyb_6_3;
wire w_next_nyb_7_3;
wire w_next_nyb_8_3;
wire n928_9;
wire n1048_9;
wire n1049_9;
wire ff_diy_3_3;
wire ff_dix_3_3;
wire w_cache_vram_rdata_en;
wire ff_busy;
wire [2:0] w_next;
wire [8:0] reg_sx;
wire [8:0] ff_sx;
wire [9:0] ff_sy;
wire [8:0] reg_dx;
wire [8:0] reg_nx;
wire [7:0] ff_color;
wire [3:0] ff_logical_opration;
wire [3:0] ff_command;
wire [16:0] ff_cache_vram_address;
wire [7:0] ff_cache_vram_wdata;
wire [7:0] ff_source;
wire [5:0] ff_next_state;
wire [9:0] ff_dy;
wire [8:0] ff_nx;
wire [9:0] ff_ny;
wire [9:0] ff_nyb;
wire [5:0] ff_state;
wire [8:0] ff_dx;
wire [7:0] ff_read_byte;
wire [9:0] w_next_dy;
wire [8:0] w_next_dx;
wire [9:0] w_next_nyb;
wire [7:0] w_cache_vram_rdata;
wire [2:0] ff_flush_state;
wire VCC;
wire GND;
  LUT3 n1048_s6 (
    .F(n1048_6),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_dx[0]) 
);
defparam n1048_s6.INIT=8'hCA;
  LUT3 n1048_s7 (
    .F(n1048_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_dx[0]) 
);
defparam n1048_s7.INIT=8'hCA;
  LUT3 n1049_s6 (
    .F(n1049_6),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_dx[0]) 
);
defparam n1049_s6.INIT=8'hCA;
  LUT3 n1049_s7 (
    .F(n1049_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_dx[0]) 
);
defparam n1049_s7.INIT=8'hCA;
  LUT4 n1944_s0 (
    .F(n1944_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n1944_4) 
);
defparam n1944_s0.INIT=16'h1000;
  LUT4 n1945_s0 (
    .F(n1945_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1944_4) 
);
defparam n1945_s0.INIT=16'h0100;
  LUT4 n1957_s0 (
    .F(n1957_3),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n1944_4) 
);
defparam n1957_s0.INIT=16'h4000;
  LUT4 n1959_s0 (
    .F(n1959_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n1944_4) 
);
defparam n1959_s0.INIT=16'h1000;
  LUT4 n1969_s0 (
    .F(n1969_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n1944_4) 
);
defparam n1969_s0.INIT=16'h4000;
  LUT4 n1970_s0 (
    .F(n1970_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1944_4) 
);
defparam n1970_s0.INIT=16'h1000;
  LUT3 n336_s2 (
    .F(n336_5),
    .I0(reg_dx[8]),
    .I1(w_next_dx[8]),
    .I2(n336_8) 
);
defparam n336_s2.INIT=8'hCA;
  LUT3 n337_s2 (
    .F(n337_5),
    .I0(reg_dx[7]),
    .I1(w_next_dx[7]),
    .I2(n336_8) 
);
defparam n337_s2.INIT=8'hCA;
  LUT3 n338_s2 (
    .F(n338_5),
    .I0(reg_dx[6]),
    .I1(w_next_dx[6]),
    .I2(n336_8) 
);
defparam n338_s2.INIT=8'hCA;
  LUT3 n339_s2 (
    .F(n339_5),
    .I0(reg_dx[5]),
    .I1(w_next_dx[5]),
    .I2(n336_8) 
);
defparam n339_s2.INIT=8'hCA;
  LUT3 n340_s2 (
    .F(n340_5),
    .I0(reg_dx[4]),
    .I1(w_next_dx[4]),
    .I2(n336_8) 
);
defparam n340_s2.INIT=8'hCA;
  LUT3 n341_s2 (
    .F(n341_5),
    .I0(reg_dx[3]),
    .I1(w_next_dx[3]),
    .I2(n336_8) 
);
defparam n341_s2.INIT=8'hCA;
  LUT3 n342_s2 (
    .F(n342_5),
    .I0(reg_dx[2]),
    .I1(w_next_dx[2]),
    .I2(n336_8) 
);
defparam n342_s2.INIT=8'hCA;
  LUT3 n343_s2 (
    .F(n343_5),
    .I0(reg_dx[1]),
    .I1(w_next_dx[1]),
    .I2(n336_8) 
);
defparam n343_s2.INIT=8'hCA;
  LUT3 n344_s2 (
    .F(n344_5),
    .I0(reg_dx[0]),
    .I1(w_next_dx[0]),
    .I2(n336_8) 
);
defparam n344_s2.INIT=8'hCA;
  LUT4 n371_s0 (
    .F(n371_3),
    .I0(w_register_write),
    .I1(n371_4),
    .I2(n371_5),
    .I3(n371_6) 
);
defparam n371_s0.INIT=16'hF0F4;
  LUT4 n379_s0 (
    .F(n379_3),
    .I0(w_register_write),
    .I1(n371_6),
    .I2(n371_4),
    .I3(n379_4) 
);
defparam n379_s0.INIT=16'hFF10;
  LUT3 n454_s0 (
    .F(n454_3),
    .I0(w_next_dy[9]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n454_s0.INIT=8'hCA;
  LUT3 n455_s0 (
    .F(n455_3),
    .I0(w_next_dy[8]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n455_s0.INIT=8'hCA;
  LUT3 n456_s0 (
    .F(n456_3),
    .I0(w_next_dy[7]),
    .I1(w_register_data[7]),
    .I2(w_register_write) 
);
defparam n456_s0.INIT=8'hCA;
  LUT3 n457_s0 (
    .F(n457_3),
    .I0(w_next_dy[6]),
    .I1(w_register_data[6]),
    .I2(w_register_write) 
);
defparam n457_s0.INIT=8'hCA;
  LUT3 n458_s0 (
    .F(n458_3),
    .I0(w_next_dy[5]),
    .I1(w_register_data[5]),
    .I2(w_register_write) 
);
defparam n458_s0.INIT=8'hCA;
  LUT3 n459_s0 (
    .F(n459_3),
    .I0(w_next_dy[4]),
    .I1(w_register_data[4]),
    .I2(w_register_write) 
);
defparam n459_s0.INIT=8'hCA;
  LUT3 n460_s0 (
    .F(n460_3),
    .I0(w_next_dy[3]),
    .I1(w_register_data[3]),
    .I2(w_register_write) 
);
defparam n460_s0.INIT=8'hCA;
  LUT3 n461_s0 (
    .F(n461_3),
    .I0(w_next_dy[2]),
    .I1(w_register_data[2]),
    .I2(w_register_write) 
);
defparam n461_s0.INIT=8'hCA;
  LUT3 n462_s0 (
    .F(n462_3),
    .I0(w_next_dy[1]),
    .I1(w_register_data[1]),
    .I2(w_register_write) 
);
defparam n462_s0.INIT=8'hCA;
  LUT3 n463_s0 (
    .F(n463_3),
    .I0(w_next_dy[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n463_s0.INIT=8'hCA;
  LUT4 n2085_s0 (
    .F(n2085_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[2]),
    .I2(w_register_num[0]),
    .I3(n2085_4) 
);
defparam n2085_s0.INIT=16'h1000;
  LUT4 n2086_s0 (
    .F(n2086_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2085_4) 
);
defparam n2086_s0.INIT=16'h0100;
  LUT4 n726_s1 (
    .F(n726_4),
    .I0(reg_nx[8]),
    .I1(ff_nx[8]),
    .I2(n726_5),
    .I3(n726_6) 
);
defparam n726_s1.INIT=16'h3CAA;
  LUT4 n727_s1 (
    .F(n727_4),
    .I0(reg_nx[7]),
    .I1(ff_nx[7]),
    .I2(n727_5),
    .I3(n726_6) 
);
defparam n727_s1.INIT=16'h3CAA;
  LUT4 n728_s1 (
    .F(n728_4),
    .I0(reg_nx[6]),
    .I1(ff_nx[6]),
    .I2(n728_5),
    .I3(n726_6) 
);
defparam n728_s1.INIT=16'h3CAA;
  LUT4 n729_s1 (
    .F(n729_4),
    .I0(reg_nx[5]),
    .I1(ff_nx[5]),
    .I2(n729_5),
    .I3(n726_6) 
);
defparam n729_s1.INIT=16'h3CAA;
  LUT4 n730_s1 (
    .F(n730_4),
    .I0(reg_nx[4]),
    .I1(n730_5),
    .I2(ff_nx[4]),
    .I3(n726_6) 
);
defparam n730_s1.INIT=16'h3CAA;
  LUT4 n731_s1 (
    .F(n731_4),
    .I0(reg_nx[3]),
    .I1(n731_5),
    .I2(ff_nx[3]),
    .I3(n726_6) 
);
defparam n731_s1.INIT=16'h3CAA;
  LUT4 n732_s1 (
    .F(n732_4),
    .I0(reg_nx[2]),
    .I1(ff_nx[2]),
    .I2(n732_5),
    .I3(n726_6) 
);
defparam n732_s1.INIT=16'hC3AA;
  LUT4 n742_s3 (
    .F(n742_6),
    .I0(n742_7),
    .I1(ff_nx[1]),
    .I2(n742_8),
    .I3(n726_6) 
);
defparam n742_s3.INIT=16'hC3AA;
  LUT4 n743_s3 (
    .F(n743_6),
    .I0(reg_nx[0]),
    .I1(w_next[0]),
    .I2(ff_nx[0]),
    .I3(n726_6) 
);
defparam n743_s3.INIT=16'h0F88;
  LUT2 n768_s0 (
    .F(n768_3),
    .I0(n768_4),
    .I1(n768_5) 
);
defparam n768_s0.INIT=4'hE;
  LUT2 n776_s0 (
    .F(n776_3),
    .I0(n776_4),
    .I1(n768_5) 
);
defparam n776_s0.INIT=4'hE;
  LUT4 n831_s0 (
    .F(n831_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[9]),
    .I2(n831_4),
    .I3(w_register_write) 
);
defparam n831_s0.INIT=16'hAA3C;
  LUT4 n832_s0 (
    .F(n832_3),
    .I0(w_register_data[0]),
    .I1(n832_4),
    .I2(ff_ny[8]),
    .I3(w_register_write) 
);
defparam n832_s0.INIT=16'hAA3C;
  LUT4 n833_s0 (
    .F(n833_3),
    .I0(w_register_data[7]),
    .I1(ff_ny[7]),
    .I2(n833_4),
    .I3(w_register_write) 
);
defparam n833_s0.INIT=16'hAA3C;
  LUT4 n834_s0 (
    .F(n834_3),
    .I0(w_register_data[6]),
    .I1(n834_4),
    .I2(ff_ny[6]),
    .I3(w_register_write) 
);
defparam n834_s0.INIT=16'hAA3C;
  LUT4 n835_s0 (
    .F(n835_3),
    .I0(w_register_data[5]),
    .I1(n835_4),
    .I2(ff_ny[5]),
    .I3(w_register_write) 
);
defparam n835_s0.INIT=16'hAA3C;
  LUT4 n836_s0 (
    .F(n836_3),
    .I0(w_register_data[4]),
    .I1(ff_ny[4]),
    .I2(n836_4),
    .I3(w_register_write) 
);
defparam n836_s0.INIT=16'hAA3C;
  LUT4 n837_s0 (
    .F(n837_3),
    .I0(w_register_data[3]),
    .I1(n837_4),
    .I2(ff_ny[3]),
    .I3(w_register_write) 
);
defparam n837_s0.INIT=16'hAA3C;
  LUT4 n838_s0 (
    .F(n838_3),
    .I0(w_register_data[2]),
    .I1(n838_4),
    .I2(ff_ny[2]),
    .I3(w_register_write) 
);
defparam n838_s0.INIT=16'hAA3C;
  LUT4 n839_s0 (
    .F(n839_3),
    .I0(w_register_data[1]),
    .I1(ff_ny[0]),
    .I2(ff_ny[1]),
    .I3(w_register_write) 
);
defparam n839_s0.INIT=16'hAAC3;
  LUT3 n840_s0 (
    .F(n840_3),
    .I0(ff_ny[0]),
    .I1(w_register_data[0]),
    .I2(w_register_write) 
);
defparam n840_s0.INIT=8'hC5;
  LUT3 n890_s0 (
    .F(n890_3),
    .I0(reg_nx[8]),
    .I1(n890_4),
    .I2(ff_start) 
);
defparam n890_s0.INIT=8'hAC;
  LUT3 n891_s0 (
    .F(n891_3),
    .I0(reg_nx[7]),
    .I1(n891_4),
    .I2(ff_start) 
);
defparam n891_s0.INIT=8'hAC;
  LUT3 n892_s0 (
    .F(n892_3),
    .I0(reg_nx[6]),
    .I1(n892_4),
    .I2(ff_start) 
);
defparam n892_s0.INIT=8'hAC;
  LUT3 n893_s0 (
    .F(n893_3),
    .I0(reg_nx[5]),
    .I1(n893_4),
    .I2(ff_start) 
);
defparam n893_s0.INIT=8'hAC;
  LUT3 n894_s0 (
    .F(n894_3),
    .I0(reg_nx[4]),
    .I1(n894_4),
    .I2(ff_start) 
);
defparam n894_s0.INIT=8'hAC;
  LUT3 n895_s0 (
    .F(n895_3),
    .I0(reg_nx[3]),
    .I1(n895_4),
    .I2(ff_start) 
);
defparam n895_s0.INIT=8'hAC;
  LUT3 n896_s0 (
    .F(n896_3),
    .I0(reg_nx[2]),
    .I1(n896_4),
    .I2(ff_start) 
);
defparam n896_s0.INIT=8'hAC;
  LUT3 n897_s0 (
    .F(n897_3),
    .I0(reg_nx[1]),
    .I1(n897_4),
    .I2(ff_start) 
);
defparam n897_s0.INIT=8'hAC;
  LUT3 n898_s0 (
    .F(n898_3),
    .I0(reg_nx[0]),
    .I1(n898_4),
    .I2(ff_start) 
);
defparam n898_s0.INIT=8'hAC;
  LUT4 n2170_s0 (
    .F(n2170_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2085_4) 
);
defparam n2170_s0.INIT=16'h1000;
  LUT4 n2178_s0 (
    .F(n2178_3),
    .I0(w_register_num[1]),
    .I1(w_register_num[0]),
    .I2(w_register_num[2]),
    .I3(n2085_4) 
);
defparam n2178_s0.INIT=16'h4000;
  LUT2 n2241_s0 (
    .F(n2241_3),
    .I0(slot_reset_n_d),
    .I1(ff_start) 
);
defparam n2241_s0.INIT=4'h8;
  LUT4 n2185_s0 (
    .F(n2185_3),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n2085_4) 
);
defparam n2185_s0.INIT=16'h4000;
  LUT4 n1309_s0 (
    .F(n1309_3),
    .I0(n1309_4),
    .I1(ff_state[5]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam n1309_s0.INIT=16'h1001;
  LUT3 n1315_s0 (
    .F(n1315_3),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n1315_4) 
);
defparam n1315_s0.INIT=8'h40;
  LUT4 n1319_s0 (
    .F(n1319_3),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(n1315_4) 
);
defparam n1319_s0.INIT=16'h2C00;
  LUT4 n1328_s0 (
    .F(n1328_3),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(n1315_4) 
);
defparam n1328_s0.INIT=16'h2C00;
  LUT4 n1358_s0 (
    .F(n1358_3),
    .I0(n1358_4),
    .I1(n1358_5),
    .I2(n1358_6),
    .I3(n1358_7) 
);
defparam n1358_s0.INIT=16'h00BF;
  LUT4 n1359_s0 (
    .F(n1359_3),
    .I0(n1358_4),
    .I1(n1358_5),
    .I2(n1359_4),
    .I3(n1359_5) 
);
defparam n1359_s0.INIT=16'h00BF;
  LUT4 n1360_s0 (
    .F(n1360_3),
    .I0(ff_command[1]),
    .I1(n1360_4),
    .I2(n1360_5),
    .I3(ff_start) 
);
defparam n1360_s0.INIT=16'h440F;
  LUT4 n1361_s0 (
    .F(n1361_3),
    .I0(ff_command[0]),
    .I1(n1361_4),
    .I2(n1361_10),
    .I3(ff_start) 
);
defparam n1361_s0.INIT=16'hBB0F;
  LUT2 ff_command_enable_s3 (
    .F(ff_command_enable_6),
    .I0(ff_start),
    .I1(ff_command_enable_7) 
);
defparam ff_command_enable_s3.INIT=4'hE;
  LUT2 ff_state_5_s3 (
    .F(ff_state_5_8),
    .I0(ff_start),
    .I1(ff_cache_vram_valid) 
);
defparam ff_state_5_s3.INIT=4'hB;
  LUT4 ff_cache_vram_valid_s4 (
    .F(ff_cache_vram_valid_8),
    .I0(ff_busy),
    .I1(w_command_vram_valid),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_valid_s4.INIT=16'h001F;
  LUT4 ff_cache_vram_write_s4 (
    .F(ff_cache_vram_write_8),
    .I0(ff_start),
    .I1(ff_cache_vram_valid),
    .I2(ff_cache_vram_write_9),
    .I3(ff_cache_vram_wdata_7_8) 
);
defparam ff_cache_vram_write_s4.INIT=16'hFF10;
  LUT4 ff_cache_vram_wdata_7_s4 (
    .F(ff_cache_vram_wdata_7_8),
    .I0(ff_cache_vram_wdata_7_9),
    .I1(n1309_3),
    .I2(ff_cache_vram_valid),
    .I3(ff_start) 
);
defparam ff_cache_vram_wdata_7_s4.INIT=16'h000E;
  LUT4 ff_next_state_5_s4 (
    .F(ff_next_state_0_7),
    .I0(ff_cache_vram_valid),
    .I1(ff_start),
    .I2(slot_reset_n_d),
    .I3(ff_cache_vram_write_9) 
);
defparam ff_next_state_5_s4.INIT=16'h1000;
  LUT3 n1255_s6 (
    .F(n1255_11),
    .I0(n1255_12),
    .I1(n1255_13),
    .I2(n1255_14) 
);
defparam n1255_s6.INIT=8'hF4;
  LUT3 n1258_s6 (
    .F(n1258_11),
    .I0(n1255_12),
    .I1(n1258_12),
    .I2(n1258_13) 
);
defparam n1258_s6.INIT=8'hF4;
  LUT3 n1261_s6 (
    .F(n1261_11),
    .I0(n1255_12),
    .I1(n1261_12),
    .I2(n1261_13) 
);
defparam n1261_s6.INIT=8'hF4;
  LUT3 n1264_s6 (
    .F(n1264_11),
    .I0(n1255_12),
    .I1(n1264_12),
    .I2(n1264_13) 
);
defparam n1264_s6.INIT=8'hF4;
  LUT3 n1267_s6 (
    .F(n1267_11),
    .I0(n1255_12),
    .I1(n1267_12),
    .I2(n1267_13) 
);
defparam n1267_s6.INIT=8'hF4;
  LUT3 n1270_s6 (
    .F(n1270_11),
    .I0(n1255_12),
    .I1(n1270_12),
    .I2(n1270_13) 
);
defparam n1270_s6.INIT=8'hF4;
  LUT3 n1273_s6 (
    .F(n1273_11),
    .I0(n1255_12),
    .I1(n1273_12),
    .I2(n1273_13) 
);
defparam n1273_s6.INIT=8'hF4;
  LUT3 n1276_s6 (
    .F(n1276_11),
    .I0(n1255_12),
    .I1(n1276_12),
    .I2(n1276_13) 
);
defparam n1276_s6.INIT=8'hF4;
  LUT3 n1279_s6 (
    .F(n1279_11),
    .I0(n1255_12),
    .I1(n1279_12),
    .I2(n1279_13) 
);
defparam n1279_s6.INIT=8'hF4;
  LUT2 n1282_s6 (
    .F(n1282_11),
    .I0(n1282_12),
    .I1(n1282_13) 
);
defparam n1282_s6.INIT=4'hE;
  LUT4 n1285_s6 (
    .F(n1285_11),
    .I0(n1285_12),
    .I1(n1285_13),
    .I2(n1285_14),
    .I3(n1285_15) 
);
defparam n1285_s6.INIT=16'h0FEE;
  LUT4 n1288_s6 (
    .F(n1288_11),
    .I0(ff_dx[6]),
    .I1(n1285_15),
    .I2(n1288_12),
    .I3(n1288_13) 
);
defparam n1288_s6.INIT=16'hFFB0;
  LUT4 n1291_s6 (
    .F(n1291_11),
    .I0(ff_dx[5]),
    .I1(n1285_15),
    .I2(n1291_12),
    .I3(n1291_13) 
);
defparam n1291_s6.INIT=16'hFFB0;
  LUT4 n1294_s6 (
    .F(n1294_11),
    .I0(ff_dx[4]),
    .I1(n1285_15),
    .I2(n1294_12),
    .I3(n1294_13) 
);
defparam n1294_s6.INIT=16'hFFB0;
  LUT4 n1297_s6 (
    .F(n1297_11),
    .I0(ff_dx[3]),
    .I1(n1285_15),
    .I2(n1297_12),
    .I3(n1297_13) 
);
defparam n1297_s6.INIT=16'hFFB0;
  LUT4 n1300_s6 (
    .F(n1300_11),
    .I0(ff_dx[2]),
    .I1(n1285_15),
    .I2(n1300_12),
    .I3(n1300_13) 
);
defparam n1300_s6.INIT=16'hFFB0;
  LUT4 n1303_s6 (
    .F(n1303_11),
    .I0(n1303_12),
    .I1(n1303_13),
    .I2(n1303_14),
    .I3(n1285_15) 
);
defparam n1303_s6.INIT=16'h0FEE;
  LUT4 n1332_s8 (
    .F(n1332_13),
    .I0(n1332_14),
    .I1(n1332_15),
    .I2(n1332_16),
    .I3(n1332_38) 
);
defparam n1332_s8.INIT=16'hFFB0;
  LUT4 n1335_s8 (
    .F(n1335_13),
    .I0(n1335_14),
    .I1(n1335_15),
    .I2(n1335_16),
    .I3(n1335_32) 
);
defparam n1335_s8.INIT=16'hFFB0;
  LUT4 n1338_s8 (
    .F(n1338_13),
    .I0(n1338_14),
    .I1(ff_color[5]),
    .I2(n1338_15),
    .I3(n1338_16) 
);
defparam n1338_s8.INIT=16'h8F88;
  LUT4 n1341_s8 (
    .F(n1341_13),
    .I0(n1338_14),
    .I1(ff_color[4]),
    .I2(n1341_14),
    .I3(n1341_15) 
);
defparam n1341_s8.INIT=16'h8F88;
  LUT4 n1344_s8 (
    .F(n1344_13),
    .I0(n1344_14),
    .I1(n1344_15),
    .I2(n1344_16),
    .I3(n1344_21) 
);
defparam n1344_s8.INIT=16'hFFE0;
  LUT4 n1347_s8 (
    .F(n1347_13),
    .I0(n1338_14),
    .I1(ff_color[2]),
    .I2(n1347_14),
    .I3(n1347_15) 
);
defparam n1347_s8.INIT=16'h8F88;
  LUT4 n1350_s8 (
    .F(n1350_13_28),
    .I0(n1338_14),
    .I1(ff_color[1]),
    .I2(n1350_14),
    .I3(n1344_16) 
);
defparam n1350_s8.INIT=16'hF888;
  LUT4 n1353_s8 (
    .F(n1353_13),
    .I0(n1338_14),
    .I1(ff_color[0]),
    .I2(n1353_14),
    .I3(n1344_16) 
);
defparam n1353_s8.INIT=16'hF888;
  LUT2 n336_s3 (
    .F(n336_7),
    .I0(n336_9),
    .I1(ff_nx_8_11) 
);
defparam n336_s3.INIT=4'h4;
  LUT3 n1137_s1 (
    .F(n1137_6),
    .I0(n1255_12),
    .I1(n1179_6),
    .I2(ff_cache_vram_valid) 
);
defparam n1137_s1.INIT=8'h0D;
  LUT4 n1357_s2 (
    .F(n1357_7),
    .I0(n1357_8),
    .I1(n1358_4),
    .I2(n1357_9),
    .I3(ff_start) 
);
defparam n1357_s2.INIT=16'h00EF;
  LUT4 n1356_s2 (
    .F(n1356_7),
    .I0(n1358_4),
    .I1(n1356_8),
    .I2(n1358_5),
    .I3(ff_start) 
);
defparam n1356_s2.INIT=16'h00BF;
  LUT4 n1065_s2 (
    .F(n1065_7),
    .I0(n1049_9),
    .I1(n1065_8),
    .I2(ff_start),
    .I3(n1065_9) 
);
defparam n1065_s2.INIT=16'h0A03;
  LUT4 n1064_s2 (
    .F(n1064_7),
    .I0(n1048_9),
    .I1(n1064_8),
    .I2(ff_start),
    .I3(n1065_9) 
);
defparam n1064_s2.INIT=16'h0A03;
  LUT4 n1063_s2 (
    .F(n1063_7),
    .I0(w_cache_vram_rdata[2]),
    .I1(n1350_13),
    .I2(n1063_8),
    .I3(ff_start) 
);
defparam n1063_s2.INIT=16'h00F8;
  LUT4 n1062_s2 (
    .F(n1062_7),
    .I0(w_cache_vram_rdata[3]),
    .I1(n1350_13),
    .I2(n1062_8),
    .I3(ff_start) 
);
defparam n1062_s2.INIT=16'h00F8;
  LUT4 n889_s2 (
    .F(n889_7),
    .I0(n859_1),
    .I1(w_next_nyb[9]),
    .I2(ff_start),
    .I3(n889_8) 
);
defparam n889_s2.INIT=16'h0C0A;
  LUT4 w_next_2_s2 (
    .F(w_next[2]),
    .I0(reg_screen_mode[2]),
    .I1(ff_command[2]),
    .I2(ff_command[3]),
    .I3(w_4colors_mode_5) 
);
defparam w_next_2_s2.INIT=16'h8000;
  LUT3 w_next_1_s1 (
    .F(w_next[1]),
    .I0(w_vram_address1_1_6),
    .I1(ff_command[3]),
    .I2(ff_command[2]) 
);
defparam w_next_1_s1.INIT=8'h40;
  LUT3 w_next_0_s1 (
    .F(w_next[0]),
    .I0(n1350_13),
    .I1(ff_command[3]),
    .I2(ff_command[2]) 
);
defparam w_next_0_s1.INIT=8'hBF;
  LUT3 ff_cache_flush_start_s6 (
    .F(ff_cache_flush_start_10),
    .I0(ff_cache_vram_valid),
    .I1(ff_start),
    .I2(ff_cache_flush_start_11) 
);
defparam ff_cache_flush_start_s6.INIT=8'h01;
  LUT4 n1235_s14 (
    .F(n1235_21),
    .I0(ff_next_state[0]),
    .I1(n1235_28),
    .I2(n1235_23),
    .I3(n1235_24) 
);
defparam n1235_s14.INIT=16'hFF80;
  LUT4 n1944_s1 (
    .F(n1944_4),
    .I0(w_register_num[3]),
    .I1(w_register_num[4]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n1944_s1.INIT=16'h1000;
  LUT3 n336_s4 (
    .F(n336_8),
    .I0(n336_10),
    .I1(ff_nyb_9_9),
    .I2(ff_start) 
);
defparam n336_s4.INIT=8'h0D;
  LUT2 n371_s1 (
    .F(n371_4),
    .I0(ff_cache_vram_valid),
    .I1(w_status_command_enable) 
);
defparam n371_s1.INIT=4'h4;
  LUT4 n371_s2 (
    .F(n371_5),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1944_4) 
);
defparam n371_s2.INIT=16'h8000;
  LUT4 n371_s3 (
    .F(n371_6),
    .I0(ff_maj),
    .I1(n889_8),
    .I2(ff_nyb_9_9),
    .I3(n371_9) 
);
defparam n371_s3.INIT=16'h004F;
  LUT4 n379_s1 (
    .F(n379_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[1]),
    .I2(w_register_num[2]),
    .I3(n1944_4) 
);
defparam n379_s1.INIT=16'h4000;
  LUT4 n2085_s1 (
    .F(n2085_4),
    .I0(w_register_num[4]),
    .I1(w_register_num[3]),
    .I2(w_register_write),
    .I3(w_register_num[5]) 
);
defparam n2085_s1.INIT=16'h4000;
  LUT4 n726_s2 (
    .F(n726_5),
    .I0(ff_nx[1]),
    .I1(n742_8),
    .I2(w_next[2]),
    .I3(n726_9) 
);
defparam n726_s2.INIT=16'hF100;
  LUT2 n726_s3 (
    .F(n726_6),
    .I0(ff_start),
    .I1(n336_10) 
);
defparam n726_s3.INIT=4'h1;
  LUT4 n727_s2 (
    .F(n727_5),
    .I0(ff_nx[1]),
    .I1(n742_8),
    .I2(w_next[2]),
    .I3(n727_6) 
);
defparam n727_s2.INIT=16'hF100;
  LUT4 n728_s2 (
    .F(n728_5),
    .I0(ff_nx[1]),
    .I1(n742_8),
    .I2(w_next[2]),
    .I3(n728_8) 
);
defparam n728_s2.INIT=16'hF100;
  LUT4 n729_s2 (
    .F(n729_5),
    .I0(ff_nx[1]),
    .I1(n742_8),
    .I2(w_next[2]),
    .I3(n729_8) 
);
defparam n729_s2.INIT=16'hF100;
  LUT4 n730_s2 (
    .F(n730_5),
    .I0(n742_8),
    .I1(ff_nx[1]),
    .I2(w_next[2]),
    .I3(n730_6) 
);
defparam n730_s2.INIT=16'hF100;
  LUT4 n731_s2 (
    .F(n731_5),
    .I0(n742_8),
    .I1(ff_nx[1]),
    .I2(w_next[2]),
    .I3(ff_nx[2]) 
);
defparam n731_s2.INIT=16'h00F1;
  LUT3 n732_s2 (
    .F(n732_5),
    .I0(n742_8),
    .I1(ff_nx[1]),
    .I2(w_next[2]) 
);
defparam n732_s2.INIT=8'h0E;
  LUT2 n742_s4 (
    .F(n742_7),
    .I0(w_next[2]),
    .I1(reg_nx[1]) 
);
defparam n742_s4.INIT=4'h4;
  LUT4 n742_s5 (
    .F(n742_8),
    .I0(n1350_13),
    .I1(ff_command[3]),
    .I2(ff_command[2]),
    .I3(ff_nx[0]) 
);
defparam n742_s5.INIT=16'hBF00;
  LUT4 n768_s1 (
    .F(n768_4),
    .I0(w_register_num[2]),
    .I1(w_register_num[1]),
    .I2(w_register_num[0]),
    .I3(n2085_4) 
);
defparam n768_s1.INIT=16'h4000;
  LUT4 n768_s2 (
    .F(n768_5),
    .I0(n831_4),
    .I1(ff_ny[9]),
    .I2(n371_9),
    .I3(n768_8) 
);
defparam n768_s2.INIT=16'hD000;
  LUT4 n776_s1 (
    .F(n776_4),
    .I0(w_register_num[0]),
    .I1(w_register_num[2]),
    .I2(w_register_num[1]),
    .I3(n2085_4) 
);
defparam n776_s1.INIT=16'h1000;
  LUT3 n831_s1 (
    .F(n831_4),
    .I0(ff_ny[7]),
    .I1(ff_ny[8]),
    .I2(n833_4) 
);
defparam n831_s1.INIT=8'h10;
  LUT2 n832_s1 (
    .F(n832_4),
    .I0(ff_ny[7]),
    .I1(n833_4) 
);
defparam n832_s1.INIT=4'h4;
  LUT4 n833_s1 (
    .F(n833_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(ff_ny[6]),
    .I3(n836_4) 
);
defparam n833_s1.INIT=16'h0100;
  LUT3 n834_s1 (
    .F(n834_4),
    .I0(ff_ny[4]),
    .I1(ff_ny[5]),
    .I2(n836_4) 
);
defparam n834_s1.INIT=8'h10;
  LUT2 n835_s1 (
    .F(n835_4),
    .I0(ff_ny[4]),
    .I1(n836_4) 
);
defparam n835_s1.INIT=4'h4;
  LUT4 n836_s1 (
    .F(n836_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]),
    .I3(ff_ny[3]) 
);
defparam n836_s1.INIT=16'h0001;
  LUT3 n837_s1 (
    .F(n837_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]),
    .I2(ff_ny[2]) 
);
defparam n837_s1.INIT=8'h01;
  LUT2 n838_s1 (
    .F(n838_4),
    .I0(ff_ny[0]),
    .I1(ff_ny[1]) 
);
defparam n838_s1.INIT=4'h1;
  LUT3 n890_s1 (
    .F(n890_4),
    .I0(n860_1),
    .I1(w_next_nyb[8]),
    .I2(n889_8) 
);
defparam n890_s1.INIT=8'hCA;
  LUT3 n891_s1 (
    .F(n891_4),
    .I0(n861_1),
    .I1(w_next_nyb[7]),
    .I2(n889_8) 
);
defparam n891_s1.INIT=8'hCA;
  LUT3 n892_s1 (
    .F(n892_4),
    .I0(n862_1),
    .I1(w_next_nyb[6]),
    .I2(n889_8) 
);
defparam n892_s1.INIT=8'hCA;
  LUT3 n893_s1 (
    .F(n893_4),
    .I0(n863_1),
    .I1(w_next_nyb[5]),
    .I2(n889_8) 
);
defparam n893_s1.INIT=8'hCA;
  LUT3 n894_s1 (
    .F(n894_4),
    .I0(n864_1),
    .I1(w_next_nyb[4]),
    .I2(n889_8) 
);
defparam n894_s1.INIT=8'hCA;
  LUT3 n895_s1 (
    .F(n895_4),
    .I0(n865_1),
    .I1(w_next_nyb[3]),
    .I2(n889_8) 
);
defparam n895_s1.INIT=8'hCA;
  LUT3 n896_s1 (
    .F(n896_4),
    .I0(n866_1),
    .I1(w_next_nyb[2]),
    .I2(n889_8) 
);
defparam n896_s1.INIT=8'hCA;
  LUT3 n897_s1 (
    .F(n897_4),
    .I0(n867_1),
    .I1(w_next_nyb[1]),
    .I2(n889_8) 
);
defparam n897_s1.INIT=8'hCA;
  LUT3 n898_s1 (
    .F(n898_4),
    .I0(n868_1),
    .I1(w_next_nyb[0]),
    .I2(n889_8) 
);
defparam n898_s1.INIT=8'hCA;
  LUT4 n1309_s1 (
    .F(n1309_4),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(ff_state[4]) 
);
defparam n1309_s1.INIT=16'hFB4F;
  LUT3 n1315_s1 (
    .F(n1315_4),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_state[5]) 
);
defparam n1315_s1.INIT=8'h01;
  LUT3 n1358_s1 (
    .F(n1358_4),
    .I0(ff_ny[9]),
    .I1(n371_9),
    .I2(n831_4) 
);
defparam n1358_s1.INIT=8'h40;
  LUT4 n1358_s2 (
    .F(n1358_5),
    .I0(n1358_8),
    .I1(n1358_9),
    .I2(n1358_10),
    .I3(n1358_11) 
);
defparam n1358_s2.INIT=16'h0001;
  LUT4 n1358_s3 (
    .F(n1358_6),
    .I0(ff_nx_8_9),
    .I1(ff_state[0]),
    .I2(n1358_17),
    .I3(n1358_13) 
);
defparam n1358_s3.INIT=16'h0700;
  LUT2 n1358_s4 (
    .F(n1358_7),
    .I0(n1358_14),
    .I1(ff_start) 
);
defparam n1358_s4.INIT=4'h4;
  LUT3 n1359_s1 (
    .F(n1359_4),
    .I0(n1359_6),
    .I1(ff_state[0]),
    .I2(n1358_13) 
);
defparam n1359_s1.INIT=8'hD0;
  LUT2 n1359_s2 (
    .F(n1359_5),
    .I0(n1359_7),
    .I1(ff_start) 
);
defparam n1359_s2.INIT=4'h8;
  LUT3 n1360_s1 (
    .F(n1360_4),
    .I0(ff_command[2]),
    .I1(ff_command[0]),
    .I2(ff_command[3]) 
);
defparam n1360_s1.INIT=8'h3A;
  LUT4 n1360_s2 (
    .F(n1360_5),
    .I0(n1358_17),
    .I1(n1358_10),
    .I2(n1235_24),
    .I3(n1360_6) 
);
defparam n1360_s2.INIT=16'h0100;
  LUT3 n1361_s1 (
    .F(n1361_4),
    .I0(ff_command[2]),
    .I1(ff_command[1]),
    .I2(ff_command[3]) 
);
defparam n1361_s1.INIT=8'h3A;
  LUT2 ff_nx_8_s4 (
    .F(ff_nx_8_9),
    .I0(ff_state[1]),
    .I1(n1359_6) 
);
defparam ff_nx_8_s4.INIT=4'h8;
  LUT3 ff_nyb_9_s4 (
    .F(ff_nyb_9_9),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n1359_6) 
);
defparam ff_nyb_9_s4.INIT=8'h10;
  LUT4 ff_command_enable_s4 (
    .F(ff_command_enable_7),
    .I0(ff_flush_state[1]),
    .I1(ff_flush_state[2]),
    .I2(w_command_vram_valid),
    .I3(ff_flush_state[0]) 
);
defparam ff_command_enable_s4.INIT=16'h0100;
  LUT4 ff_cache_vram_write_s5 (
    .F(ff_cache_vram_write_9),
    .I0(ff_state[0]),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(n1315_4) 
);
defparam ff_cache_vram_write_s5.INIT=16'h7800;
  LUT4 ff_cache_vram_wdata_7_s5 (
    .F(ff_cache_vram_wdata_7_9),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]),
    .I3(ff_cache_vram_wdata_7_10) 
);
defparam ff_cache_vram_wdata_7_s5.INIT=16'h8000;
  LUT3 n1255_s7 (
    .F(n1255_12),
    .I0(n1315_4),
    .I1(n1255_15),
    .I2(n1309_3) 
);
defparam n1255_s7.INIT=8'h0D;
  LUT3 n1255_s8 (
    .F(n1255_13),
    .I0(ff_dy[9]),
    .I1(ff_dy[8]),
    .I2(ff_next_vram7_3_8) 
);
defparam n1255_s8.INIT=8'hAC;
  LUT4 n1255_s9 (
    .F(n1255_14),
    .I0(ff_sy[9]),
    .I1(ff_sy[8]),
    .I2(ff_next_vram7_3_8),
    .I3(n1179_6) 
);
defparam n1255_s9.INIT=16'hAC00;
  LUT3 n1258_s7 (
    .F(n1258_12),
    .I0(ff_dy[7]),
    .I1(ff_dy[8]),
    .I2(ff_next_vram7_3_8) 
);
defparam n1258_s7.INIT=8'hCA;
  LUT4 n1258_s8 (
    .F(n1258_13),
    .I0(ff_sy[7]),
    .I1(ff_sy[8]),
    .I2(ff_next_vram7_3_8),
    .I3(n1179_6) 
);
defparam n1258_s8.INIT=16'hCA00;
  LUT3 n1261_s7 (
    .F(n1261_12),
    .I0(ff_dy[6]),
    .I1(ff_dy[7]),
    .I2(ff_next_vram7_3_8) 
);
defparam n1261_s7.INIT=8'hCA;
  LUT4 n1261_s8 (
    .F(n1261_13),
    .I0(ff_sy[6]),
    .I1(ff_sy[7]),
    .I2(ff_next_vram7_3_8),
    .I3(n1179_6) 
);
defparam n1261_s8.INIT=16'hCA00;
  LUT3 n1264_s7 (
    .F(n1264_12),
    .I0(ff_dy[5]),
    .I1(ff_dy[6]),
    .I2(ff_next_vram7_3_8) 
);
defparam n1264_s7.INIT=8'hCA;
  LUT4 n1264_s8 (
    .F(n1264_13),
    .I0(ff_sy[5]),
    .I1(ff_sy[6]),
    .I2(ff_next_vram7_3_8),
    .I3(n1179_6) 
);
defparam n1264_s8.INIT=16'hCA00;
  LUT3 n1267_s7 (
    .F(n1267_12),
    .I0(ff_dy[4]),
    .I1(ff_dy[5]),
    .I2(ff_next_vram7_3_8) 
);
defparam n1267_s7.INIT=8'hCA;
  LUT4 n1267_s8 (
    .F(n1267_13),
    .I0(ff_sy[4]),
    .I1(ff_sy[5]),
    .I2(ff_next_vram7_3_8),
    .I3(n1179_6) 
);
defparam n1267_s8.INIT=16'hCA00;
  LUT3 n1270_s7 (
    .F(n1270_12),
    .I0(ff_dy[3]),
    .I1(ff_dy[4]),
    .I2(ff_next_vram7_3_8) 
);
defparam n1270_s7.INIT=8'hCA;
  LUT4 n1270_s8 (
    .F(n1270_13),
    .I0(ff_sy[3]),
    .I1(ff_sy[4]),
    .I2(ff_next_vram7_3_8),
    .I3(n1179_6) 
);
defparam n1270_s8.INIT=16'hCA00;
  LUT3 n1273_s7 (
    .F(n1273_12),
    .I0(ff_dy[2]),
    .I1(ff_dy[3]),
    .I2(ff_next_vram7_3_8) 
);
defparam n1273_s7.INIT=8'hCA;
  LUT4 n1273_s8 (
    .F(n1273_13),
    .I0(ff_sy[2]),
    .I1(ff_sy[3]),
    .I2(ff_next_vram7_3_8),
    .I3(n1179_6) 
);
defparam n1273_s8.INIT=16'hCA00;
  LUT3 n1276_s7 (
    .F(n1276_12),
    .I0(ff_dy[1]),
    .I1(ff_dy[2]),
    .I2(ff_next_vram7_3_8) 
);
defparam n1276_s7.INIT=8'hCA;
  LUT4 n1276_s8 (
    .F(n1276_13),
    .I0(ff_sy[1]),
    .I1(ff_sy[2]),
    .I2(ff_next_vram7_3_8),
    .I3(n1179_6) 
);
defparam n1276_s8.INIT=16'hCA00;
  LUT3 n1279_s7 (
    .F(n1279_12),
    .I0(ff_dy[0]),
    .I1(ff_dy[1]),
    .I2(ff_next_vram7_3_8) 
);
defparam n1279_s7.INIT=8'hCA;
  LUT4 n1279_s8 (
    .F(n1279_13),
    .I0(ff_sy[0]),
    .I1(ff_sy[1]),
    .I2(ff_next_vram7_3_8),
    .I3(n1179_6) 
);
defparam n1279_s8.INIT=16'hCA00;
  LUT4 n1282_s7 (
    .F(n1282_12),
    .I0(ff_sy[0]),
    .I1(n1282_14),
    .I2(ff_next_vram7_3_8),
    .I3(n1179_6) 
);
defparam n1282_s7.INIT=16'hAC00;
  LUT4 n1282_s8 (
    .F(n1282_13),
    .I0(ff_dy[0]),
    .I1(n1282_15),
    .I2(n1255_12),
    .I3(ff_next_vram7_3_8) 
);
defparam n1282_s8.INIT=16'h0A0C;
  LUT4 n1285_s7 (
    .F(n1285_12),
    .I0(ff_sx[6]),
    .I1(ff_sx[8]),
    .I2(w_4colors_mode_5),
    .I3(n1179_6) 
);
defparam n1285_s7.INIT=16'hCA00;
  LUT4 n1285_s8 (
    .F(n1285_13),
    .I0(ff_dx[6]),
    .I1(ff_dx[8]),
    .I2(n1255_12),
    .I3(w_4colors_mode_5) 
);
defparam n1285_s8.INIT=16'h0C0A;
  LUT4 n1285_s9 (
    .F(n1285_14),
    .I0(n1255_12),
    .I1(ff_dx[7]),
    .I2(ff_sx[7]),
    .I3(n1179_6) 
);
defparam n1285_s9.INIT=16'h0BBB;
  LUT3 n1285_s10 (
    .F(n1285_15),
    .I0(n1285_20),
    .I1(w_4colors_mode_5),
    .I2(n1285_17) 
);
defparam n1285_s10.INIT=8'hE0;
  LUT3 n1288_s7 (
    .F(n1288_12),
    .I0(n1285_20),
    .I1(n1288_14),
    .I2(n1255_12) 
);
defparam n1288_s7.INIT=8'h0E;
  LUT4 n1288_s8 (
    .F(n1288_13),
    .I0(n1288_15),
    .I1(ff_sx[6]),
    .I2(n1285_15),
    .I3(n1179_6) 
);
defparam n1288_s8.INIT=16'hC500;
  LUT3 n1291_s7 (
    .F(n1291_12),
    .I0(n1285_20),
    .I1(n1291_14),
    .I2(n1255_12) 
);
defparam n1291_s7.INIT=8'h0E;
  LUT4 n1291_s8 (
    .F(n1291_13),
    .I0(n1291_15),
    .I1(ff_sx[5]),
    .I2(n1285_15),
    .I3(n1179_6) 
);
defparam n1291_s8.INIT=16'hC500;
  LUT3 n1294_s7 (
    .F(n1294_12),
    .I0(n1285_20),
    .I1(n1294_14),
    .I2(n1255_12) 
);
defparam n1294_s7.INIT=8'h0E;
  LUT4 n1294_s8 (
    .F(n1294_13),
    .I0(n1294_15),
    .I1(ff_sx[4]),
    .I2(n1285_15),
    .I3(n1179_6) 
);
defparam n1294_s8.INIT=16'hC500;
  LUT3 n1297_s7 (
    .F(n1297_12),
    .I0(n1285_20),
    .I1(n1297_14),
    .I2(n1255_12) 
);
defparam n1297_s7.INIT=8'h0E;
  LUT4 n1297_s8 (
    .F(n1297_13),
    .I0(n1297_15),
    .I1(ff_sx[3]),
    .I2(n1285_15),
    .I3(n1179_6) 
);
defparam n1297_s8.INIT=16'hC500;
  LUT3 n1300_s7 (
    .F(n1300_12),
    .I0(n1285_20),
    .I1(n1300_14),
    .I2(n1255_12) 
);
defparam n1300_s7.INIT=8'h0E;
  LUT4 n1300_s8 (
    .F(n1300_13),
    .I0(n1300_15),
    .I1(ff_sx[2]),
    .I2(n1285_15),
    .I3(n1179_6) 
);
defparam n1300_s8.INIT=16'hC500;
  LUT4 n1303_s7 (
    .F(n1303_12),
    .I0(ff_sx[0]),
    .I1(ff_sx[2]),
    .I2(w_4colors_mode_5),
    .I3(n1179_6) 
);
defparam n1303_s7.INIT=16'hCA00;
  LUT4 n1303_s8 (
    .F(n1303_13),
    .I0(ff_dx[0]),
    .I1(ff_dx[2]),
    .I2(n1255_12),
    .I3(w_4colors_mode_5) 
);
defparam n1303_s8.INIT=16'h0C0A;
  LUT4 n1303_s9 (
    .F(n1303_14),
    .I0(n1255_12),
    .I1(ff_dx[1]),
    .I2(ff_sx[1]),
    .I3(n1179_6) 
);
defparam n1303_s9.INIT=16'h0BBB;
  LUT4 n1332_s9 (
    .F(n1332_14),
    .I0(n1332_18),
    .I1(n1332_19),
    .I2(w_vram_address1_1_6),
    .I3(n1332_20) 
);
defparam n1332_s9.INIT=16'hCA00;
  LUT3 n1332_s10 (
    .F(n1332_15),
    .I0(n1332_20),
    .I1(ff_read_byte[7]),
    .I2(n1350_13) 
);
defparam n1332_s10.INIT=8'h0B;
  LUT4 n1332_s11 (
    .F(n1332_16),
    .I0(n1332_36),
    .I1(n1332_22),
    .I2(n1350_13),
    .I3(n1344_16) 
);
defparam n1332_s11.INIT=16'hBF00;
  LUT4 n1335_s9 (
    .F(n1335_14),
    .I0(n1335_18),
    .I1(n1335_19),
    .I2(w_vram_address1_1_6),
    .I3(n1332_20) 
);
defparam n1335_s9.INIT=16'hCA00;
  LUT3 n1335_s10 (
    .F(n1335_15),
    .I0(n1332_20),
    .I1(ff_read_byte[6]),
    .I2(n1350_13) 
);
defparam n1335_s10.INIT=8'h0B;
  LUT4 n1335_s11 (
    .F(n1335_16),
    .I0(n1335_20),
    .I1(n1350_13),
    .I2(n1335_21),
    .I3(n1344_16) 
);
defparam n1335_s11.INIT=16'hBF00;
  LUT3 n1338_s9 (
    .F(n1338_14),
    .I0(ff_state[2]),
    .I1(ff_state[5]),
    .I2(n1338_17) 
);
defparam n1338_s9.INIT=8'h10;
  LUT4 n1338_s10 (
    .F(n1338_15),
    .I0(n1332_19),
    .I1(ff_read_byte[5]),
    .I2(n1350_13),
    .I3(n1338_18) 
);
defparam n1338_s10.INIT=16'h0305;
  LUT4 n1338_s11 (
    .F(n1338_16),
    .I0(n1338_25),
    .I1(n1338_20),
    .I2(n1350_13),
    .I3(n1344_16) 
);
defparam n1338_s11.INIT=16'hBF00;
  LUT4 n1341_s9 (
    .F(n1341_14),
    .I0(n1335_19),
    .I1(ff_read_byte[4]),
    .I2(n1350_13),
    .I3(n1338_18) 
);
defparam n1341_s9.INIT=16'h0305;
  LUT4 n1341_s10 (
    .F(n1341_15),
    .I0(n1341_22),
    .I1(n1341_17),
    .I2(n1350_13),
    .I3(n1344_16) 
);
defparam n1341_s10.INIT=16'hBF00;
  LUT4 n1344_s9 (
    .F(n1344_14),
    .I0(n1332_19),
    .I1(n1344_18),
    .I2(n1350_13),
    .I3(n1344_19) 
);
defparam n1344_s9.INIT=16'h0A0C;
  LUT4 n1344_s10 (
    .F(n1344_15),
    .I0(w_vram_address1_1_6),
    .I1(ff_dx[0]),
    .I2(n1350_13),
    .I3(n1332_18) 
);
defparam n1344_s10.INIT=16'hF400;
  LUT3 n1344_s11 (
    .F(n1344_16),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(n1309_3) 
);
defparam n1344_s11.INIT=8'hE0;
  LUT4 n1347_s9 (
    .F(n1347_14),
    .I0(n1335_18),
    .I1(n1335_19),
    .I2(w_vram_address1_1_6),
    .I3(n1347_16) 
);
defparam n1347_s9.INIT=16'h3500;
  LUT4 n1347_s10 (
    .F(n1347_15),
    .I0(n1335_18),
    .I1(n1347_17),
    .I2(n1350_13),
    .I3(n1344_16) 
);
defparam n1347_s10.INIT=16'hA300;
  LUT3 n1350_s9 (
    .F(n1350_14),
    .I0(n1332_19),
    .I1(ff_read_byte[1]),
    .I2(n1350_15) 
);
defparam n1350_s9.INIT=8'hCA;
  LUT3 n1353_s9 (
    .F(n1353_14),
    .I0(n1335_19),
    .I1(ff_read_byte[0]),
    .I2(n1350_15) 
);
defparam n1353_s9.INIT=8'hCA;
  LUT4 n336_s5 (
    .F(n336_9),
    .I0(ff_start),
    .I1(ff_maj),
    .I2(ff_nyb_9_9),
    .I3(n889_8) 
);
defparam n336_s5.INIT=16'h4000;
  LUT2 n1357_s3 (
    .F(n1357_8),
    .I0(ff_next_state[4]),
    .I1(n1235_28) 
);
defparam n1357_s3.INIT=4'h8;
  LUT4 n1357_s4 (
    .F(n1357_9),
    .I0(n1358_17),
    .I1(n1358_10),
    .I2(n1344_16),
    .I3(n1361_7) 
);
defparam n1357_s4.INIT=16'h0100;
  LUT4 n1356_s3 (
    .F(n1356_8),
    .I0(ff_next_state[5]),
    .I1(w_cache_vram_rdata_en),
    .I2(n1235_28),
    .I3(n1358_17) 
);
defparam n1356_s3.INIT=16'h004F;
  LUT4 n1065_s3 (
    .F(n1065_8),
    .I0(w_cache_vram_rdata[4]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_dx[0]),
    .I3(n1350_13) 
);
defparam n1065_s3.INIT=16'h3335;
  LUT2 n1065_s4 (
    .F(n1065_9),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5) 
);
defparam n1065_s4.INIT=4'h8;
  LUT4 n1064_s3 (
    .F(n1064_8),
    .I0(w_cache_vram_rdata[5]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_dx[0]),
    .I3(n1350_13) 
);
defparam n1064_s3.INIT=16'h3335;
  LUT4 n1063_s3 (
    .F(n1063_8),
    .I0(w_cache_vram_rdata[6]),
    .I1(w_cache_vram_rdata[2]),
    .I2(w_vram_address1_1_6),
    .I3(ff_dx[0]) 
);
defparam n1063_s3.INIT=16'h0C0A;
  LUT4 n1062_s3 (
    .F(n1062_8),
    .I0(w_cache_vram_rdata[7]),
    .I1(w_cache_vram_rdata[3]),
    .I2(w_vram_address1_1_6),
    .I3(ff_dx[0]) 
);
defparam n1062_s3.INIT=16'h0C0A;
  LUT4 n889_s3 (
    .F(n889_8),
    .I0(w_next_nyb[2]),
    .I1(n889_9),
    .I2(n889_10),
    .I3(n928_9) 
);
defparam n889_s3.INIT=16'hBF00;
  LUT4 ff_cache_flush_start_s7 (
    .F(ff_cache_flush_start_11),
    .I0(ff_cache_vram_wdata_7_10),
    .I1(n1315_4),
    .I2(ff_cache_flush_start_12),
    .I3(ff_state[2]) 
);
defparam ff_cache_flush_start_s7.INIT=16'hF53F;
  LUT3 n1235_s16 (
    .F(n1235_23),
    .I0(ff_next_state[3]),
    .I1(ff_next_state[4]),
    .I2(ff_next_state[5]) 
);
defparam n1235_s16.INIT=8'h80;
  LUT4 n1235_s17 (
    .F(n1235_24),
    .I0(n1315_4),
    .I1(ff_cache_vram_wdata_7_10),
    .I2(n1235_26),
    .I3(ff_state[2]) 
);
defparam n1235_s17.INIT=16'h0C0A;
  LUT4 n336_s6 (
    .F(n336_10),
    .I0(ff_nx[0]),
    .I1(n336_11),
    .I2(n730_6),
    .I3(n336_12) 
);
defparam n336_s6.INIT=16'h4000;
  LUT4 n727_s3 (
    .F(n727_6),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(ff_nx[6]),
    .I3(n730_6) 
);
defparam n727_s3.INIT=16'h0100;
  LUT2 n730_s3 (
    .F(n730_6),
    .I0(ff_nx[2]),
    .I1(ff_nx[3]) 
);
defparam n730_s3.INIT=4'h1;
  LUT3 n1358_s5 (
    .F(n1358_8),
    .I0(ff_state[5]),
    .I1(ff_state[2]),
    .I2(n1338_17) 
);
defparam n1358_s5.INIT=8'h40;
  LUT3 n1358_s6 (
    .F(n1358_9),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n1315_4) 
);
defparam n1358_s6.INIT=8'h60;
  LUT2 n1358_s7 (
    .F(n1358_10),
    .I0(ff_command_enable_7),
    .I1(ff_cache_vram_wdata_7_9) 
);
defparam n1358_s7.INIT=4'h4;
  LUT4 n1358_s8 (
    .F(n1358_11),
    .I0(n1315_4),
    .I1(ff_cache_vram_wdata_7_10),
    .I2(n1358_15),
    .I3(ff_state[2]) 
);
defparam n1358_s8.INIT=16'hC0A0;
  LUT4 n1358_s10 (
    .F(n1358_13),
    .I0(ff_next_state[3]),
    .I1(w_cache_vram_rdata_en),
    .I2(n1235_28),
    .I3(ff_start) 
);
defparam n1358_s10.INIT=16'h004F;
  LUT4 n1358_s11 (
    .F(n1358_14),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam n1358_s11.INIT=16'h1000;
  LUT4 n1359_s3 (
    .F(n1359_6),
    .I0(ff_state[2]),
    .I1(ff_state[3]),
    .I2(ff_state[5]),
    .I3(ff_state[4]) 
);
defparam n1359_s3.INIT=16'h0100;
  LUT4 n1359_s4 (
    .F(n1359_7),
    .I0(ff_command[0]),
    .I1(ff_command[1]),
    .I2(ff_command[2]),
    .I3(ff_command[3]) 
);
defparam n1359_s4.INIT=16'hFE3F;
  LUT4 n1360_s3 (
    .F(n1360_6),
    .I0(w_cache_vram_rdata_en),
    .I1(n1235_28),
    .I2(ff_next_state[3]),
    .I3(n1360_7) 
);
defparam n1360_s3.INIT=16'h007F;
  LUT4 n1361_s3 (
    .F(n1361_6),
    .I0(n336_10),
    .I1(ff_nyb_9_9),
    .I2(ff_next_state[0]),
    .I3(n1235_28) 
);
defparam n1361_s3.INIT=16'h0BBB;
  LUT4 n1361_s4 (
    .F(n1361_7),
    .I0(n1361_8),
    .I1(n1358_9),
    .I2(n1358_11),
    .I3(n1338_14) 
);
defparam n1361_s4.INIT=16'h0001;
  LUT3 ff_cache_vram_wdata_7_s6 (
    .F(ff_cache_vram_wdata_7_10),
    .I0(ff_state[3]),
    .I1(ff_state[4]),
    .I2(ff_state[5]) 
);
defparam ff_cache_vram_wdata_7_s6.INIT=8'h80;
  LUT3 n1255_s10 (
    .F(n1255_15),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(ff_state[2]) 
);
defparam n1255_s10.INIT=8'h97;
  LUT3 n1282_s9 (
    .F(n1282_14),
    .I0(ff_sx[8]),
    .I1(ff_sx[7]),
    .I2(w_4colors_mode_5) 
);
defparam n1282_s9.INIT=8'hAC;
  LUT3 n1282_s10 (
    .F(n1282_15),
    .I0(ff_dx[8]),
    .I1(ff_dx[7]),
    .I2(w_4colors_mode_5) 
);
defparam n1282_s10.INIT=8'hAC;
  LUT4 n1285_s12 (
    .F(n1285_17),
    .I0(reg_screen_mode[2]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[1]),
    .I3(n1285_18) 
);
defparam n1285_s12.INIT=16'h0EF0;
  LUT4 n1288_s9 (
    .F(n1288_14),
    .I0(ff_dx[7]),
    .I1(reg_screen_mode[2]),
    .I2(ff_dx[5]),
    .I3(w_4colors_mode_5) 
);
defparam n1288_s9.INIT=16'hEEF0;
  LUT3 n1288_s10 (
    .F(n1288_15),
    .I0(ff_sx[5]),
    .I1(ff_sx[7]),
    .I2(w_4colors_mode_5) 
);
defparam n1288_s10.INIT=8'h35;
  LUT4 n1291_s9 (
    .F(n1291_14),
    .I0(ff_dx[6]),
    .I1(reg_screen_mode[2]),
    .I2(ff_dx[4]),
    .I3(w_4colors_mode_5) 
);
defparam n1291_s9.INIT=16'hEEF0;
  LUT3 n1291_s10 (
    .F(n1291_15),
    .I0(ff_sx[4]),
    .I1(ff_sx[6]),
    .I2(w_4colors_mode_5) 
);
defparam n1291_s10.INIT=8'h35;
  LUT4 n1294_s9 (
    .F(n1294_14),
    .I0(ff_dx[5]),
    .I1(reg_screen_mode[2]),
    .I2(ff_dx[3]),
    .I3(w_4colors_mode_5) 
);
defparam n1294_s9.INIT=16'hEEF0;
  LUT3 n1294_s10 (
    .F(n1294_15),
    .I0(ff_sx[3]),
    .I1(ff_sx[5]),
    .I2(w_4colors_mode_5) 
);
defparam n1294_s10.INIT=8'h35;
  LUT4 n1297_s9 (
    .F(n1297_14),
    .I0(ff_dx[4]),
    .I1(reg_screen_mode[2]),
    .I2(ff_dx[2]),
    .I3(w_4colors_mode_5) 
);
defparam n1297_s9.INIT=16'hEEF0;
  LUT3 n1297_s10 (
    .F(n1297_15),
    .I0(ff_sx[2]),
    .I1(ff_sx[4]),
    .I2(w_4colors_mode_5) 
);
defparam n1297_s10.INIT=8'h35;
  LUT4 n1300_s9 (
    .F(n1300_14),
    .I0(ff_dx[3]),
    .I1(reg_screen_mode[2]),
    .I2(ff_dx[1]),
    .I3(w_4colors_mode_5) 
);
defparam n1300_s9.INIT=16'hEEF0;
  LUT3 n1300_s10 (
    .F(n1300_15),
    .I0(ff_sx[1]),
    .I1(ff_sx[3]),
    .I2(w_4colors_mode_5) 
);
defparam n1300_s10.INIT=8'h35;
  LUT3 n1332_s13 (
    .F(n1332_18),
    .I0(n1332_23),
    .I1(w_status_color[3]),
    .I2(n1332_24) 
);
defparam n1332_s13.INIT=8'hCA;
  LUT4 n1332_s14 (
    .F(n1332_19),
    .I0(n1332_25),
    .I1(w_status_color[1]),
    .I2(n1332_24),
    .I3(n1332_26) 
);
defparam n1332_s14.INIT=16'hCDC0;
  LUT3 n1332_s15 (
    .F(n1332_20),
    .I0(w_vram_address1_1_6),
    .I1(ff_dx[1]),
    .I2(ff_dx[0]) 
);
defparam n1332_s15.INIT=8'h07;
  LUT4 n1332_s17 (
    .F(n1332_22),
    .I0(n1332_28),
    .I1(w_status_color[7]),
    .I2(n1332_24),
    .I3(n1332_29) 
);
defparam n1332_s17.INIT=16'h3730;
  LUT4 n1335_s13 (
    .F(n1335_18),
    .I0(n1335_22),
    .I1(w_status_color[2]),
    .I2(n1332_24),
    .I3(n1335_23) 
);
defparam n1335_s13.INIT=16'hCDC0;
  LUT4 n1335_s14 (
    .F(n1335_19),
    .I0(n1335_24),
    .I1(w_status_color[0]),
    .I2(n1332_24),
    .I3(n1335_25) 
);
defparam n1335_s14.INIT=16'hCDC0;
  LUT2 n1335_s15 (
    .F(n1335_20),
    .I0(w_status_color[6]),
    .I1(n1332_24) 
);
defparam n1335_s15.INIT=4'h8;
  LUT4 n1335_s16 (
    .F(n1335_21),
    .I0(n1332_24),
    .I1(ff_logical_opration[2]),
    .I2(n1332_27),
    .I3(n1335_26) 
);
defparam n1335_s16.INIT=16'hC0BF;
  LUT4 n1338_s12 (
    .F(n1338_17),
    .I0(ff_state[0]),
    .I1(ff_state[4]),
    .I2(ff_state[3]),
    .I3(ff_state[1]) 
);
defparam n1338_s12.INIT=16'h1000;
  LUT3 n1338_s13 (
    .F(n1338_18),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(w_vram_address1_1_6) 
);
defparam n1338_s13.INIT=8'hBC;
  LUT4 n1338_s15 (
    .F(n1338_20),
    .I0(n1338_21),
    .I1(w_status_color[5]),
    .I2(n1332_24),
    .I3(n1338_22) 
);
defparam n1338_s15.INIT=16'h3730;
  LUT4 n1341_s12 (
    .F(n1341_17),
    .I0(n1341_18),
    .I1(w_status_color[4]),
    .I2(n1332_24),
    .I3(n1341_19) 
);
defparam n1341_s12.INIT=16'h3730;
  LUT3 n1344_s13 (
    .F(n1344_18),
    .I0(w_vram_address1_1_6),
    .I1(ff_dx[0]),
    .I2(ff_read_byte[3]) 
);
defparam n1344_s13.INIT=8'hB0;
  LUT3 n1344_s14 (
    .F(n1344_19),
    .I0(ff_dx[0]),
    .I1(ff_dx[1]),
    .I2(w_vram_address1_1_6) 
);
defparam n1344_s14.INIT=8'h40;
  LUT4 n1347_s11 (
    .F(n1347_16),
    .I0(ff_dx[1]),
    .I1(n1350_13),
    .I2(ff_dx[0]),
    .I3(w_vram_address1_1_6) 
);
defparam n1347_s11.INIT=16'h0230;
  LUT4 n1347_s12 (
    .F(n1347_17),
    .I0(ff_dx[1]),
    .I1(ff_dx[0]),
    .I2(ff_read_byte[2]),
    .I3(w_vram_address1_1_6) 
);
defparam n1347_s12.INIT=16'h0D03;
  LUT4 n1350_s10 (
    .F(n1350_15),
    .I0(ff_dx[1]),
    .I1(w_vram_address1_1_6),
    .I2(ff_dx[0]),
    .I3(n1350_13) 
);
defparam n1350_s10.INIT=16'h004F;
  LUT3 n889_s4 (
    .F(n889_9),
    .I0(w_next_nyb[3]),
    .I1(w_next_nyb[4]),
    .I2(w_next_nyb[5]) 
);
defparam n889_s4.INIT=8'h01;
  LUT4 n889_s5 (
    .F(n889_10),
    .I0(w_next_nyb[0]),
    .I1(w_next_nyb[1]),
    .I2(w_next_nyb[6]),
    .I3(n889_11) 
);
defparam n889_s5.INIT=16'h0100;
  LUT4 ff_cache_flush_start_s8 (
    .F(ff_cache_flush_start_12),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_state[2]),
    .I2(ff_state[1]),
    .I3(ff_state[0]) 
);
defparam ff_cache_flush_start_s8.INIT=16'h070C;
  LUT2 n1235_s18 (
    .F(n1235_25),
    .I0(ff_state[1]),
    .I1(ff_state[0]) 
);
defparam n1235_s18.INIT=4'h4;
  LUT3 n1235_s19 (
    .F(n1235_26),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]) 
);
defparam n1235_s19.INIT=8'hE7;
  LUT2 n336_s7 (
    .F(n336_11),
    .I0(ff_nx[1]),
    .I1(ff_nx[8]) 
);
defparam n336_s7.INIT=4'h1;
  LUT4 n336_s8 (
    .F(n336_12),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(ff_nx[6]),
    .I3(ff_nx[7]) 
);
defparam n336_s8.INIT=16'h0001;
  LUT3 n1358_s12 (
    .F(n1358_15),
    .I0(ff_state[1]),
    .I1(ff_state[2]),
    .I2(ff_state[0]) 
);
defparam n1358_s12.INIT=8'h3A;
  LUT4 n1360_s4 (
    .F(n1360_7),
    .I0(ff_state[5]),
    .I1(n1338_17),
    .I2(n1359_6),
    .I3(n1358_15) 
);
defparam n1360_s4.INIT=16'h5444;
  LUT4 n1361_s5 (
    .F(n1361_8),
    .I0(w_cache_vram_rdata_en),
    .I1(ff_state[2]),
    .I2(n1235_25),
    .I3(ff_cache_vram_wdata_7_10) 
);
defparam n1361_s5.INIT=16'h4000;
  LUT4 n1285_s13 (
    .F(n1285_18),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[3]),
    .I2(reg_screen_mode[4]),
    .I3(reg_screen_mode[1]) 
);
defparam n1285_s13.INIT=16'hFE17;
  LUT4 n1332_s18 (
    .F(n1332_23),
    .I0(n1332_30),
    .I1(ff_source[3]),
    .I2(n1332_27),
    .I3(ff_logical_opration[2]) 
);
defparam n1332_s18.INIT=16'h3CAA;
  LUT4 n1332_s19 (
    .F(n1332_24),
    .I0(ff_source[0]),
    .I1(ff_source[1]),
    .I2(n1332_31),
    .I3(n1332_32) 
);
defparam n1332_s19.INIT=16'h1000;
  LUT4 n1332_s20 (
    .F(n1332_25),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[1]),
    .I3(ff_logical_opration[2]) 
);
defparam n1332_s20.INIT=16'h004F;
  LUT4 n1332_s21 (
    .F(n1332_26),
    .I0(n1332_33),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[1]) 
);
defparam n1332_s21.INIT=16'hE71C;
  LUT2 n1332_s22 (
    .F(n1332_27),
    .I0(ff_logical_opration[0]),
    .I1(ff_logical_opration[1]) 
);
defparam n1332_s22.INIT=4'h1;
  LUT4 n1332_s23 (
    .F(n1332_28),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[7]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1332_s23.INIT=16'h070C;
  LUT4 n1332_s24 (
    .F(n1332_29),
    .I0(w_status_color[7]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[2]),
    .I3(n1332_34) 
);
defparam n1332_s24.INIT=16'hFACF;
  LUT4 n1335_s17 (
    .F(n1335_22),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[2]),
    .I3(ff_logical_opration[2]) 
);
defparam n1335_s17.INIT=16'h004F;
  LUT4 n1335_s18 (
    .F(n1335_23),
    .I0(n1335_27),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[2]) 
);
defparam n1335_s18.INIT=16'hE71C;
  LUT4 n1335_s19 (
    .F(n1335_24),
    .I0(ff_logical_opration[1]),
    .I1(ff_logical_opration[0]),
    .I2(ff_source[0]),
    .I3(ff_logical_opration[2]) 
);
defparam n1335_s19.INIT=16'h004F;
  LUT4 n1335_s20 (
    .F(n1335_25),
    .I0(n1335_28),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[2]),
    .I3(ff_source[0]) 
);
defparam n1335_s20.INIT=16'hE71C;
  LUT4 n1335_s21 (
    .F(n1335_26),
    .I0(n1335_29),
    .I1(ff_source[6]),
    .I2(ff_logical_opration[2]),
    .I3(n1335_30) 
);
defparam n1335_s21.INIT=16'hC0CE;
  LUT4 n1338_s16 (
    .F(n1338_21),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[5]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1338_s16.INIT=16'h070C;
  LUT4 n1338_s17 (
    .F(n1338_22),
    .I0(w_status_color[5]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[2]),
    .I3(n1338_23) 
);
defparam n1338_s17.INIT=16'hFACF;
  LUT4 n1341_s13 (
    .F(n1341_18),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[4]),
    .I2(ff_logical_opration[2]),
    .I3(ff_logical_opration[1]) 
);
defparam n1341_s13.INIT=16'h070C;
  LUT4 n1341_s14 (
    .F(n1341_19),
    .I0(w_status_color[4]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[2]),
    .I3(n1341_20) 
);
defparam n1341_s14.INIT=16'hFACF;
  LUT3 n889_s6 (
    .F(n889_11),
    .I0(w_next_nyb[7]),
    .I1(w_next_nyb[8]),
    .I2(w_next_nyb[9]) 
);
defparam n889_s6.INIT=8'h01;
  LUT4 n1332_s25 (
    .F(n1332_30),
    .I0(ff_logical_opration[0]),
    .I1(ff_source[3]),
    .I2(w_status_color[3]),
    .I3(ff_logical_opration[1]) 
);
defparam n1332_s25.INIT=16'h7CC4;
  LUT3 n1332_s26 (
    .F(n1332_31),
    .I0(ff_source[6]),
    .I1(ff_source[7]),
    .I2(ff_logical_opration[3]) 
);
defparam n1332_s26.INIT=8'h10;
  LUT4 n1332_s27 (
    .F(n1332_32),
    .I0(ff_source[2]),
    .I1(ff_source[3]),
    .I2(ff_source[4]),
    .I3(ff_source[5]) 
);
defparam n1332_s27.INIT=16'h0001;
  LUT3 n1332_s28 (
    .F(n1332_33),
    .I0(w_status_color[1]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]) 
);
defparam n1332_s28.INIT=8'hB0;
  LUT3 n1332_s29 (
    .F(n1332_34),
    .I0(ff_logical_opration[2]),
    .I1(ff_source[7]),
    .I2(ff_logical_opration[1]) 
);
defparam n1332_s29.INIT=8'hE8;
  LUT3 n1335_s22 (
    .F(n1335_27),
    .I0(w_status_color[2]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]) 
);
defparam n1335_s22.INIT=8'hB0;
  LUT3 n1335_s23 (
    .F(n1335_28),
    .I0(w_status_color[0]),
    .I1(ff_logical_opration[1]),
    .I2(ff_logical_opration[0]) 
);
defparam n1335_s23.INIT=8'hB0;
  LUT2 n1335_s24 (
    .F(n1335_29),
    .I0(w_status_color[6]),
    .I1(ff_logical_opration[1]) 
);
defparam n1335_s24.INIT=4'h8;
  LUT4 n1335_s25 (
    .F(n1335_30),
    .I0(ff_source[6]),
    .I1(w_status_color[6]),
    .I2(ff_logical_opration[1]),
    .I3(ff_logical_opration[0]) 
);
defparam n1335_s25.INIT=16'h8300;
  LUT3 n1338_s18 (
    .F(n1338_23),
    .I0(ff_logical_opration[2]),
    .I1(ff_source[5]),
    .I2(ff_logical_opration[1]) 
);
defparam n1338_s18.INIT=8'hE8;
  LUT3 n1341_s15 (
    .F(n1341_20),
    .I0(ff_logical_opration[2]),
    .I1(ff_source[4]),
    .I2(ff_logical_opration[1]) 
);
defparam n1341_s15.INIT=8'hE8;
  LUT3 n1058_s3 (
    .F(n1058_9),
    .I0(n1350_13),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[7]) 
);
defparam n1058_s3.INIT=8'h20;
  LUT3 n1059_s3 (
    .F(n1059_9),
    .I0(n1350_13),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[6]) 
);
defparam n1059_s3.INIT=8'h20;
  LUT3 n1060_s3 (
    .F(n1060_9),
    .I0(n1350_13),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[5]) 
);
defparam n1060_s3.INIT=8'h20;
  LUT3 n1061_s3 (
    .F(n1061_9),
    .I0(n1350_13),
    .I1(ff_start),
    .I2(w_cache_vram_rdata[4]) 
);
defparam n1061_s3.INIT=8'h20;
  LUT4 n1235_s20 (
    .F(n1235_28),
    .I0(ff_state[2]),
    .I1(ff_state[1]),
    .I2(ff_state[0]),
    .I3(ff_cache_vram_wdata_7_10) 
);
defparam n1235_s20.INIT=16'h2000;
  LUT4 n1179_s2 (
    .F(n1179_6),
    .I0(ff_state[2]),
    .I1(ff_state[0]),
    .I2(ff_state[1]),
    .I3(n1315_4) 
);
defparam n1179_s2.INIT=16'h1000;
  LUT3 n371_s5 (
    .F(n371_9),
    .I0(n336_10),
    .I1(ff_state[1]),
    .I2(n1359_6) 
);
defparam n371_s5.INIT=8'h80;
  LUT4 ff_nx_8_s5 (
    .F(ff_nx_8_11),
    .I0(n371_4),
    .I1(ff_state[1]),
    .I2(n1359_6),
    .I3(ff_nyb_9_11) 
);
defparam ff_nx_8_s5.INIT=16'hFF80;
  LUT4 n1361_s6 (
    .F(n1361_10),
    .I0(ff_command_enable_7),
    .I1(ff_cache_vram_wdata_7_9),
    .I2(n1361_6),
    .I3(n1361_7) 
);
defparam n1361_s6.INIT=16'hB000;
  LUT4 n1341_s16 (
    .F(n1341_22),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[4]) 
);
defparam n1341_s16.INIT=16'hA900;
  LUT4 n1338_s19 (
    .F(n1338_25),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[5]) 
);
defparam n1338_s19.INIT=16'hA900;
  LUT4 n1332_s30 (
    .F(n1332_36),
    .I0(ff_logical_opration[2]),
    .I1(ff_logical_opration[0]),
    .I2(ff_logical_opration[1]),
    .I3(ff_source[7]) 
);
defparam n1332_s30.INIT=16'hA900;
  LUT3 n768_s4 (
    .F(n768_8),
    .I0(w_register_write),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_enable) 
);
defparam n768_s4.INIT=8'h10;
  LUT4 ff_nyb_9_s5 (
    .F(ff_nyb_9_11),
    .I0(ff_nyb_9_9),
    .I1(ff_cache_vram_valid),
    .I2(w_status_command_enable),
    .I3(ff_start) 
);
defparam ff_nyb_9_s5.INIT=16'hFF20;
  LUT4 n1358_s13 (
    .F(n1358_17),
    .I0(ff_state[0]),
    .I1(ff_state[1]),
    .I2(n1359_6),
    .I3(n336_10) 
);
defparam n1358_s13.INIT=16'h1000;
  LUT3 n729_s4 (
    .F(n729_8),
    .I0(ff_nx[4]),
    .I1(ff_nx[2]),
    .I2(ff_nx[3]) 
);
defparam n729_s4.INIT=8'h01;
  LUT4 n728_s4 (
    .F(n728_8),
    .I0(ff_nx[4]),
    .I1(ff_nx[5]),
    .I2(ff_nx[2]),
    .I3(ff_nx[3]) 
);
defparam n728_s4.INIT=16'h0001;
  LUT3 n726_s5 (
    .F(n726_9),
    .I0(ff_nx[2]),
    .I1(ff_nx[3]),
    .I2(n336_12) 
);
defparam n726_s5.INIT=8'h10;
  LUT4 n1285_s14 (
    .F(n1285_20),
    .I0(reg_screen_mode[4]),
    .I1(reg_screen_mode[0]),
    .I2(reg_screen_mode[1]),
    .I3(n1350_8) 
);
defparam n1285_s14.INIT=16'h0100;
  LUT4 n1344_s15 (
    .F(n1344_21),
    .I0(ff_color[3]),
    .I1(ff_state[2]),
    .I2(ff_state[5]),
    .I3(n1338_17) 
);
defparam n1344_s15.INIT=16'h0200;
  LUT4 n1335_s26 (
    .F(n1335_32),
    .I0(ff_color[6]),
    .I1(ff_state[2]),
    .I2(ff_state[5]),
    .I3(n1338_17) 
);
defparam n1335_s26.INIT=16'h0200;
  LUT4 n1332_s31 (
    .F(n1332_38),
    .I0(ff_color[7]),
    .I1(ff_state[2]),
    .I2(ff_state[5]),
    .I3(n1338_17) 
);
defparam n1332_s31.INIT=16'h0200;
  LUT4 ff_nx_0_s4 (
    .F(ff_nx_0_10),
    .I0(ff_start),
    .I1(n336_10),
    .I2(w_next[0]),
    .I3(ff_nx_8_11) 
);
defparam ff_nx_0_s4.INIT=16'hFE00;
  LUT4 ff_nx_1_s4 (
    .F(ff_nx_1_10),
    .I0(ff_start),
    .I1(n336_10),
    .I2(w_next[2]),
    .I3(ff_nx_8_11) 
);
defparam ff_nx_1_s4.INIT=16'hEF00;
  LUT4 n1066_s4 (
    .F(n1066_10),
    .I0(w_cache_vram_rdata[7]),
    .I1(ff_read_byte[7]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1066_s4.INIT=16'h0A0C;
  LUT2 ff_read_pixel_7_s4 (
    .F(ff_read_pixel_7_15),
    .I0(ff_start),
    .I1(w_cache_vram_rdata_en) 
);
defparam ff_read_pixel_7_s4.INIT=4'hE;
  LUT4 n1067_s4 (
    .F(n1067_10),
    .I0(ff_read_byte[6]),
    .I1(w_cache_vram_rdata[6]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1067_s4.INIT=16'h0C0A;
  LUT4 n1068_s4 (
    .F(n1068_10),
    .I0(ff_read_byte[5]),
    .I1(w_cache_vram_rdata[5]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1068_s4.INIT=16'h0C0A;
  LUT4 n1069_s4 (
    .F(n1069_10),
    .I0(ff_read_byte[4]),
    .I1(w_cache_vram_rdata[4]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1069_s4.INIT=16'h0C0A;
  LUT4 n1070_s4 (
    .F(n1070_10),
    .I0(ff_read_byte[3]),
    .I1(w_cache_vram_rdata[3]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1070_s4.INIT=16'h0C0A;
  LUT4 n1071_s4 (
    .F(n1071_10),
    .I0(ff_read_byte[2]),
    .I1(w_cache_vram_rdata[2]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1071_s4.INIT=16'h0C0A;
  LUT4 n1072_s4 (
    .F(n1072_10),
    .I0(ff_read_byte[1]),
    .I1(w_cache_vram_rdata[1]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1072_s4.INIT=16'h0C0A;
  LUT4 n1073_s4 (
    .F(n1073_10),
    .I0(ff_read_byte[0]),
    .I1(w_cache_vram_rdata[0]),
    .I2(ff_start),
    .I3(w_cache_vram_rdata_en) 
);
defparam n1073_s4.INIT=16'h0C0A;
  LUT4 ff_cache_vram_address_16_s5 (
    .F(ff_cache_vram_address_16_10),
    .I0(ff_start),
    .I1(n1255_12),
    .I2(n1179_6),
    .I3(ff_cache_vram_valid) 
);
defparam ff_cache_vram_address_16_s5.INIT=16'h0051;
  DFFCE reg_sx_7_s0 (
    .Q(reg_sx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1945_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_6_s0 (
    .Q(reg_sx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1945_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_5_s0 (
    .Q(reg_sx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1945_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_4_s0 (
    .Q(reg_sx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1945_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_3_s0 (
    .Q(reg_sx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1945_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_2_s0 (
    .Q(reg_sx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1945_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_1_s0 (
    .Q(reg_sx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1945_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_sx_0_s0 (
    .Q(reg_sx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1945_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_8_s0 (
    .Q(ff_sx[8]),
    .D(reg_sx[8]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_7_s0 (
    .Q(ff_sx[7]),
    .D(reg_sx[7]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_6_s0 (
    .Q(ff_sx[6]),
    .D(reg_sx[6]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_5_s0 (
    .Q(ff_sx[5]),
    .D(reg_sx[5]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_4_s0 (
    .Q(ff_sx[4]),
    .D(reg_sx[4]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_3_s0 (
    .Q(ff_sx[3]),
    .D(reg_sx[3]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_2_s0 (
    .Q(ff_sx[2]),
    .D(reg_sx[2]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_1_s0 (
    .Q(ff_sx[1]),
    .D(reg_sx[1]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sx_0_s0 (
    .Q(ff_sx[0]),
    .D(reg_sx[0]),
    .CLK(clk85m),
    .CE(ff_start),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_9_s0 (
    .Q(ff_sy[9]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1957_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_8_s0 (
    .Q(ff_sy[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1957_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_7_s0 (
    .Q(ff_sy[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1959_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_6_s0 (
    .Q(ff_sy[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1959_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_5_s0 (
    .Q(ff_sy[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1959_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_4_s0 (
    .Q(ff_sy[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1959_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_3_s0 (
    .Q(ff_sy[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1959_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_2_s0 (
    .Q(ff_sy[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1959_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_1_s0 (
    .Q(ff_sy[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1959_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sy_0_s0 (
    .Q(ff_sy[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1959_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_8_s0 (
    .Q(reg_dx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1969_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_7_s0 (
    .Q(reg_dx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n1970_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_6_s0 (
    .Q(reg_dx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n1970_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_5_s0 (
    .Q(reg_dx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n1970_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_4_s0 (
    .Q(reg_dx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n1970_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_3_s0 (
    .Q(reg_dx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n1970_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_2_s0 (
    .Q(reg_dx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n1970_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_1_s0 (
    .Q(reg_dx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n1970_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_dx_0_s0 (
    .Q(reg_dx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1970_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_8_s0 (
    .Q(reg_nx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2085_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_7_s0 (
    .Q(reg_nx[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2086_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_6_s0 (
    .Q(reg_nx[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2086_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_5_s0 (
    .Q(reg_nx[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2086_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_4_s0 (
    .Q(reg_nx[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2086_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_3_s0 (
    .Q(reg_nx[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2086_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_2_s0 (
    .Q(reg_nx[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2086_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_1_s0 (
    .Q(reg_nx[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2086_3),
    .CLEAR(n36_6) 
);
  DFFCE reg_nx_0_s0 (
    .Q(reg_nx[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2086_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_7_s0 (
    .Q(ff_color[7]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2170_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_6_s0 (
    .Q(ff_color[6]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2170_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_5_s0 (
    .Q(ff_color[5]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2170_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_4_s0 (
    .Q(ff_color[4]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2170_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_3_s0 (
    .Q(ff_color[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2170_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_2_s0 (
    .Q(ff_color[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2170_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_1_s0 (
    .Q(ff_color[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2170_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_color_0_s0 (
    .Q(ff_color[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2170_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_maj_s0 (
    .Q(ff_maj),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2178_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dix_s0 (
    .Q(ff_dix),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2178_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_diy_s0 (
    .Q(ff_diy),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2178_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_3_s0 (
    .Q(ff_logical_opration[3]),
    .D(w_register_data[3]),
    .CLK(clk85m),
    .CE(n2185_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_2_s0 (
    .Q(ff_logical_opration[2]),
    .D(w_register_data[2]),
    .CLK(clk85m),
    .CE(n2185_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_1_s0 (
    .Q(ff_logical_opration[1]),
    .D(w_register_data[1]),
    .CLK(clk85m),
    .CE(n2185_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_logical_opration_0_s0 (
    .Q(ff_logical_opration[0]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n2185_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_3_s0 (
    .Q(ff_command[3]),
    .D(w_register_data[7]),
    .CLK(clk85m),
    .CE(n2185_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_2_s0 (
    .Q(ff_command[2]),
    .D(w_register_data[6]),
    .CLK(clk85m),
    .CE(n2185_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_1_s0 (
    .Q(ff_command[1]),
    .D(w_register_data[5]),
    .CLK(clk85m),
    .CE(n2185_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_0_s0 (
    .Q(ff_command[0]),
    .D(w_register_data[4]),
    .CLK(clk85m),
    .CE(n2185_3),
    .CLEAR(n36_6) 
);
  DFFC ff_start_s0 (
    .Q(ff_start),
    .D(n2185_3),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_16_s0 (
    .Q(ff_cache_vram_address[16]),
    .D(n1255_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_15_s0 (
    .Q(ff_cache_vram_address[15]),
    .D(n1258_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_14_s0 (
    .Q(ff_cache_vram_address[14]),
    .D(n1261_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_13_s0 (
    .Q(ff_cache_vram_address[13]),
    .D(n1264_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_12_s0 (
    .Q(ff_cache_vram_address[12]),
    .D(n1267_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_11_s0 (
    .Q(ff_cache_vram_address[11]),
    .D(n1270_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_10_s0 (
    .Q(ff_cache_vram_address[10]),
    .D(n1273_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_9_s0 (
    .Q(ff_cache_vram_address[9]),
    .D(n1276_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_8_s0 (
    .Q(ff_cache_vram_address[8]),
    .D(n1279_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_7_s0 (
    .Q(ff_cache_vram_address[7]),
    .D(n1282_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_6_s0 (
    .Q(ff_cache_vram_address[6]),
    .D(n1285_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_5_s0 (
    .Q(ff_cache_vram_address[5]),
    .D(n1288_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_4_s0 (
    .Q(ff_cache_vram_address[4]),
    .D(n1291_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_3_s0 (
    .Q(ff_cache_vram_address[3]),
    .D(n1294_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_2_s0 (
    .Q(ff_cache_vram_address[2]),
    .D(n1297_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_1_s0 (
    .Q(ff_cache_vram_address[1]),
    .D(n1300_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_address_0_s0 (
    .Q(ff_cache_vram_address[0]),
    .D(n1303_11),
    .CLK(clk85m),
    .CE(ff_cache_vram_address_16_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_flush_start_s0 (
    .Q(ff_cache_flush_start),
    .D(n1235_21),
    .CLK(clk85m),
    .CE(ff_cache_flush_start_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_valid_s0 (
    .Q(ff_cache_vram_valid),
    .D(n1137_6),
    .CLK(clk85m),
    .CE(ff_cache_vram_valid_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_write_s0 (
    .Q(ff_cache_vram_write),
    .D(n1309_3),
    .CLK(clk85m),
    .CE(ff_cache_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_7_s0 (
    .Q(ff_cache_vram_wdata[7]),
    .D(n1332_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_6_s0 (
    .Q(ff_cache_vram_wdata[6]),
    .D(n1335_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_5_s0 (
    .Q(ff_cache_vram_wdata[5]),
    .D(n1338_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_4_s0 (
    .Q(ff_cache_vram_wdata[4]),
    .D(n1341_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_3_s0 (
    .Q(ff_cache_vram_wdata[3]),
    .D(n1344_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_2_s0 (
    .Q(ff_cache_vram_wdata[2]),
    .D(n1347_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_1_s0 (
    .Q(ff_cache_vram_wdata[1]),
    .D(n1350_13_28),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_cache_vram_wdata_0_s0 (
    .Q(ff_cache_vram_wdata[0]),
    .D(n1353_13),
    .CLK(clk85m),
    .CE(ff_cache_vram_wdata_7_8),
    .CLEAR(n36_6) 
);
  DFFE ff_source_7_s0 (
    .Q(ff_source[7]),
    .D(ff_color[7]),
    .CLK(clk85m),
    .CE(n2241_3) 
);
  DFFE ff_source_6_s0 (
    .Q(ff_source[6]),
    .D(ff_color[6]),
    .CLK(clk85m),
    .CE(n2241_3) 
);
  DFFE ff_source_5_s0 (
    .Q(ff_source[5]),
    .D(ff_color[5]),
    .CLK(clk85m),
    .CE(n2241_3) 
);
  DFFE ff_source_4_s0 (
    .Q(ff_source[4]),
    .D(ff_color[4]),
    .CLK(clk85m),
    .CE(n2241_3) 
);
  DFFE ff_source_3_s0 (
    .Q(ff_source[3]),
    .D(ff_color[3]),
    .CLK(clk85m),
    .CE(n2241_3) 
);
  DFFE ff_source_2_s0 (
    .Q(ff_source[2]),
    .D(ff_color[2]),
    .CLK(clk85m),
    .CE(n2241_3) 
);
  DFFE ff_source_1_s0 (
    .Q(ff_source[1]),
    .D(ff_color[1]),
    .CLK(clk85m),
    .CE(n2241_3) 
);
  DFFE ff_source_0_s0 (
    .Q(ff_source[0]),
    .D(ff_color[0]),
    .CLK(clk85m),
    .CE(n2241_3) 
);
  DFFE ff_next_state_5_s0 (
    .Q(ff_next_state[5]),
    .D(n1179_6),
    .CLK(clk85m),
    .CE(ff_next_state_0_7) 
);
  DFFE ff_next_state_4_s0 (
    .Q(ff_next_state[4]),
    .D(n1315_3),
    .CLK(clk85m),
    .CE(ff_next_state_0_7) 
);
  DFFE ff_next_state_3_s0 (
    .Q(ff_next_state[3]),
    .D(n1319_3),
    .CLK(clk85m),
    .CE(ff_next_state_0_7) 
);
  DFFE ff_next_state_0_s0 (
    .Q(ff_next_state[0]),
    .D(n1328_3),
    .CLK(clk85m),
    .CE(ff_next_state_0_7) 
);
  DFFCE reg_sx_8_s0 (
    .Q(reg_sx[8]),
    .D(w_register_data[0]),
    .CLK(clk85m),
    .CE(n1944_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_dy_9_s1 (
    .Q(ff_dy[9]),
    .D(n454_3),
    .CLK(clk85m),
    .CE(n371_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_9_s1.INIT=1'b0;
  DFFCE ff_dy_8_s1 (
    .Q(ff_dy[8]),
    .D(n455_3),
    .CLK(clk85m),
    .CE(n371_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_8_s1.INIT=1'b0;
  DFFCE ff_dy_7_s1 (
    .Q(ff_dy[7]),
    .D(n456_3),
    .CLK(clk85m),
    .CE(n379_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_7_s1.INIT=1'b0;
  DFFCE ff_dy_6_s1 (
    .Q(ff_dy[6]),
    .D(n457_3),
    .CLK(clk85m),
    .CE(n379_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_6_s1.INIT=1'b0;
  DFFCE ff_dy_5_s1 (
    .Q(ff_dy[5]),
    .D(n458_3),
    .CLK(clk85m),
    .CE(n379_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_5_s1.INIT=1'b0;
  DFFCE ff_dy_4_s1 (
    .Q(ff_dy[4]),
    .D(n459_3),
    .CLK(clk85m),
    .CE(n379_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_4_s1.INIT=1'b0;
  DFFCE ff_dy_3_s1 (
    .Q(ff_dy[3]),
    .D(n460_3),
    .CLK(clk85m),
    .CE(n379_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_3_s1.INIT=1'b0;
  DFFCE ff_dy_2_s1 (
    .Q(ff_dy[2]),
    .D(n461_3),
    .CLK(clk85m),
    .CE(n379_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_2_s1.INIT=1'b0;
  DFFCE ff_dy_1_s1 (
    .Q(ff_dy[1]),
    .D(n462_3),
    .CLK(clk85m),
    .CE(n379_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_1_s1.INIT=1'b0;
  DFFCE ff_dy_0_s1 (
    .Q(ff_dy[0]),
    .D(n463_3),
    .CLK(clk85m),
    .CE(n379_3),
    .CLEAR(n36_6) 
);
defparam ff_dy_0_s1.INIT=1'b0;
  DFFCE ff_nx_8_s1 (
    .Q(ff_nx[8]),
    .D(n726_4),
    .CLK(clk85m),
    .CE(ff_nx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_8_s1.INIT=1'b0;
  DFFCE ff_nx_7_s1 (
    .Q(ff_nx[7]),
    .D(n727_4),
    .CLK(clk85m),
    .CE(ff_nx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_7_s1.INIT=1'b0;
  DFFCE ff_nx_6_s1 (
    .Q(ff_nx[6]),
    .D(n728_4),
    .CLK(clk85m),
    .CE(ff_nx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_6_s1.INIT=1'b0;
  DFFCE ff_nx_5_s1 (
    .Q(ff_nx[5]),
    .D(n729_4),
    .CLK(clk85m),
    .CE(ff_nx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_5_s1.INIT=1'b0;
  DFFCE ff_nx_4_s1 (
    .Q(ff_nx[4]),
    .D(n730_4),
    .CLK(clk85m),
    .CE(ff_nx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_4_s1.INIT=1'b0;
  DFFCE ff_nx_3_s1 (
    .Q(ff_nx[3]),
    .D(n731_4),
    .CLK(clk85m),
    .CE(ff_nx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_3_s1.INIT=1'b0;
  DFFCE ff_nx_2_s1 (
    .Q(ff_nx[2]),
    .D(n732_4),
    .CLK(clk85m),
    .CE(ff_nx_8_11),
    .CLEAR(n36_6) 
);
defparam ff_nx_2_s1.INIT=1'b0;
  DFFCE ff_ny_9_s1 (
    .Q(ff_ny[9]),
    .D(n831_3),
    .CLK(clk85m),
    .CE(n768_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_9_s1.INIT=1'b0;
  DFFCE ff_ny_8_s1 (
    .Q(ff_ny[8]),
    .D(n832_3),
    .CLK(clk85m),
    .CE(n768_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_8_s1.INIT=1'b0;
  DFFCE ff_ny_7_s1 (
    .Q(ff_ny[7]),
    .D(n833_3),
    .CLK(clk85m),
    .CE(n776_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_7_s1.INIT=1'b0;
  DFFCE ff_ny_6_s1 (
    .Q(ff_ny[6]),
    .D(n834_3),
    .CLK(clk85m),
    .CE(n776_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_6_s1.INIT=1'b0;
  DFFCE ff_ny_5_s1 (
    .Q(ff_ny[5]),
    .D(n835_3),
    .CLK(clk85m),
    .CE(n776_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_5_s1.INIT=1'b0;
  DFFCE ff_ny_4_s1 (
    .Q(ff_ny[4]),
    .D(n836_3),
    .CLK(clk85m),
    .CE(n776_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_4_s1.INIT=1'b0;
  DFFCE ff_ny_3_s1 (
    .Q(ff_ny[3]),
    .D(n837_3),
    .CLK(clk85m),
    .CE(n776_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_3_s1.INIT=1'b0;
  DFFCE ff_ny_2_s1 (
    .Q(ff_ny[2]),
    .D(n838_3),
    .CLK(clk85m),
    .CE(n776_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_2_s1.INIT=1'b0;
  DFFCE ff_ny_1_s1 (
    .Q(ff_ny[1]),
    .D(n839_3),
    .CLK(clk85m),
    .CE(n776_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_1_s1.INIT=1'b0;
  DFFCE ff_ny_0_s1 (
    .Q(ff_ny[0]),
    .D(n840_3),
    .CLK(clk85m),
    .CE(n776_3),
    .CLEAR(n36_6) 
);
defparam ff_ny_0_s1.INIT=1'b0;
  DFFCE ff_nyb_9_s1 (
    .Q(ff_nyb[9]),
    .D(n889_7),
    .CLK(clk85m),
    .CE(ff_nyb_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_9_s1.INIT=1'b0;
  DFFCE ff_nyb_8_s1 (
    .Q(ff_nyb[8]),
    .D(n890_3),
    .CLK(clk85m),
    .CE(ff_nyb_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_8_s1.INIT=1'b0;
  DFFCE ff_nyb_7_s1 (
    .Q(ff_nyb[7]),
    .D(n891_3),
    .CLK(clk85m),
    .CE(ff_nyb_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_7_s1.INIT=1'b0;
  DFFCE ff_nyb_6_s1 (
    .Q(ff_nyb[6]),
    .D(n892_3),
    .CLK(clk85m),
    .CE(ff_nyb_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_6_s1.INIT=1'b0;
  DFFCE ff_nyb_5_s1 (
    .Q(ff_nyb[5]),
    .D(n893_3),
    .CLK(clk85m),
    .CE(ff_nyb_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_5_s1.INIT=1'b0;
  DFFCE ff_nyb_4_s1 (
    .Q(ff_nyb[4]),
    .D(n894_3),
    .CLK(clk85m),
    .CE(ff_nyb_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_4_s1.INIT=1'b0;
  DFFCE ff_nyb_3_s1 (
    .Q(ff_nyb[3]),
    .D(n895_3),
    .CLK(clk85m),
    .CE(ff_nyb_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_3_s1.INIT=1'b0;
  DFFCE ff_nyb_2_s1 (
    .Q(ff_nyb[2]),
    .D(n896_3),
    .CLK(clk85m),
    .CE(ff_nyb_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_2_s1.INIT=1'b0;
  DFFCE ff_nyb_1_s1 (
    .Q(ff_nyb[1]),
    .D(n897_3),
    .CLK(clk85m),
    .CE(ff_nyb_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_1_s1.INIT=1'b0;
  DFFCE ff_nyb_0_s1 (
    .Q(ff_nyb[0]),
    .D(n898_3),
    .CLK(clk85m),
    .CE(ff_nyb_9_11),
    .CLEAR(n36_6) 
);
defparam ff_nyb_0_s1.INIT=1'b0;
  DFFCE ff_command_enable_s1 (
    .Q(w_status_command_enable),
    .D(ff_start),
    .CLK(clk85m),
    .CE(ff_command_enable_6),
    .CLEAR(n36_6) 
);
defparam ff_command_enable_s1.INIT=1'b0;
  DFFCE ff_read_pixel_7_s1 (
    .Q(w_status_color[7]),
    .D(n1058_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_7_s1.INIT=1'b0;
  DFFCE ff_read_pixel_6_s1 (
    .Q(w_status_color[6]),
    .D(n1059_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_6_s1.INIT=1'b0;
  DFFCE ff_read_pixel_5_s1 (
    .Q(w_status_color[5]),
    .D(n1060_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_5_s1.INIT=1'b0;
  DFFCE ff_read_pixel_4_s1 (
    .Q(w_status_color[4]),
    .D(n1061_9),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_4_s1.INIT=1'b0;
  DFFCE ff_read_pixel_3_s1 (
    .Q(w_status_color[3]),
    .D(n1062_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_3_s1.INIT=1'b0;
  DFFCE ff_read_pixel_2_s1 (
    .Q(w_status_color[2]),
    .D(n1063_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_2_s1.INIT=1'b0;
  DFFCE ff_read_pixel_1_s1 (
    .Q(w_status_color[1]),
    .D(n1064_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_1_s1.INIT=1'b0;
  DFFCE ff_read_pixel_0_s1 (
    .Q(w_status_color[0]),
    .D(n1065_7),
    .CLK(clk85m),
    .CE(ff_read_pixel_7_15),
    .CLEAR(n36_6) 
);
defparam ff_read_pixel_0_s1.INIT=1'b0;
  DFFCE ff_state_5_s1 (
    .Q(ff_state[5]),
    .D(n1356_7),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_5_s1.INIT=1'b0;
  DFFCE ff_state_4_s1 (
    .Q(ff_state[4]),
    .D(n1357_7),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_4_s1.INIT=1'b0;
  DFFCE ff_state_3_s1 (
    .Q(ff_state[3]),
    .D(n1358_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_3_s1.INIT=1'b0;
  DFFCE ff_state_2_s1 (
    .Q(ff_state[2]),
    .D(n1359_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_2_s1.INIT=1'b0;
  DFFCE ff_state_1_s1 (
    .Q(ff_state[1]),
    .D(n1360_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_1_s1.INIT=1'b0;
  DFFCE ff_state_0_s1 (
    .Q(ff_state[0]),
    .D(n1361_3),
    .CLK(clk85m),
    .CE(ff_state_5_8),
    .CLEAR(n36_6) 
);
defparam ff_state_0_s1.INIT=1'b0;
  DFFCE ff_dx_8_s1 (
    .Q(ff_dx[8]),
    .D(n336_5),
    .CLK(clk85m),
    .CE(n336_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_7_s1 (
    .Q(ff_dx[7]),
    .D(n337_5),
    .CLK(clk85m),
    .CE(n336_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_6_s1 (
    .Q(ff_dx[6]),
    .D(n338_5),
    .CLK(clk85m),
    .CE(n336_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_5_s1 (
    .Q(ff_dx[5]),
    .D(n339_5),
    .CLK(clk85m),
    .CE(n336_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_4_s1 (
    .Q(ff_dx[4]),
    .D(n340_5),
    .CLK(clk85m),
    .CE(n336_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_3_s1 (
    .Q(ff_dx[3]),
    .D(n341_5),
    .CLK(clk85m),
    .CE(n336_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_2_s1 (
    .Q(ff_dx[2]),
    .D(n342_5),
    .CLK(clk85m),
    .CE(n336_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_1_s1 (
    .Q(ff_dx[1]),
    .D(n343_5),
    .CLK(clk85m),
    .CE(n336_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_dx_0_s1 (
    .Q(ff_dx[0]),
    .D(n344_5),
    .CLK(clk85m),
    .CE(n336_7),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_1_s1 (
    .Q(ff_nx[1]),
    .D(n742_6),
    .CLK(clk85m),
    .CE(ff_nx_1_10),
    .CLEAR(n36_6) 
);
  DFFCE ff_nx_0_s1 (
    .Q(ff_nx[0]),
    .D(n743_6),
    .CLK(clk85m),
    .CE(ff_nx_0_10),
    .CLEAR(n36_6) 
);
  DFFC ff_read_byte_7_s3 (
    .Q(ff_read_byte[7]),
    .D(n1066_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_7_s3.INIT=1'b0;
  DFFC ff_read_byte_6_s3 (
    .Q(ff_read_byte[6]),
    .D(n1067_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_6_s3.INIT=1'b0;
  DFFC ff_read_byte_5_s3 (
    .Q(ff_read_byte[5]),
    .D(n1068_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_5_s3.INIT=1'b0;
  DFFC ff_read_byte_4_s3 (
    .Q(ff_read_byte[4]),
    .D(n1069_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_4_s3.INIT=1'b0;
  DFFC ff_read_byte_3_s3 (
    .Q(ff_read_byte[3]),
    .D(n1070_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_3_s3.INIT=1'b0;
  DFFC ff_read_byte_2_s3 (
    .Q(ff_read_byte[2]),
    .D(n1071_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_2_s3.INIT=1'b0;
  DFFC ff_read_byte_1_s3 (
    .Q(ff_read_byte[1]),
    .D(n1072_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_1_s3.INIT=1'b0;
  DFFC ff_read_byte_0_s3 (
    .Q(ff_read_byte[0]),
    .D(n1073_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_read_byte_0_s3.INIT=1'b0;
  ALU \w_next_dy[0]_1_s  (
    .SUM(w_next_dy[0]),
    .COUT(\w_next_dy[0]_1_1 ),
    .I0(ff_dy[0]),
    .I1(VCC),
    .I3(ff_diy_3_3),
    .CIN(ff_diy) 
);
defparam \w_next_dy[0]_1_s .ALU_MODE=2;
  ALU \w_next_dy[1]_1_s  (
    .SUM(w_next_dy[1]),
    .COUT(\w_next_dy[1]_1_1 ),
    .I0(ff_dy[1]),
    .I1(GND),
    .I3(ff_diy_3_3),
    .CIN(\w_next_dy[0]_1_1 ) 
);
defparam \w_next_dy[1]_1_s .ALU_MODE=2;
  ALU \w_next_dy[2]_1_s  (
    .SUM(w_next_dy[2]),
    .COUT(\w_next_dy[2]_1_1 ),
    .I0(ff_dy[2]),
    .I1(GND),
    .I3(ff_diy_3_3),
    .CIN(\w_next_dy[1]_1_1 ) 
);
defparam \w_next_dy[2]_1_s .ALU_MODE=2;
  ALU \w_next_dy[3]_1_s  (
    .SUM(w_next_dy[3]),
    .COUT(\w_next_dy[3]_1_1 ),
    .I0(ff_dy[3]),
    .I1(GND),
    .I3(ff_diy_3_3),
    .CIN(\w_next_dy[2]_1_1 ) 
);
defparam \w_next_dy[3]_1_s .ALU_MODE=2;
  ALU \w_next_dy[4]_1_s  (
    .SUM(w_next_dy[4]),
    .COUT(\w_next_dy[4]_1_1 ),
    .I0(ff_dy[4]),
    .I1(GND),
    .I3(ff_diy_3_3),
    .CIN(\w_next_dy[3]_1_1 ) 
);
defparam \w_next_dy[4]_1_s .ALU_MODE=2;
  ALU \w_next_dy[5]_1_s  (
    .SUM(w_next_dy[5]),
    .COUT(\w_next_dy[5]_1_1 ),
    .I0(ff_dy[5]),
    .I1(GND),
    .I3(ff_diy_3_3),
    .CIN(\w_next_dy[4]_1_1 ) 
);
defparam \w_next_dy[5]_1_s .ALU_MODE=2;
  ALU \w_next_dy[6]_1_s  (
    .SUM(w_next_dy[6]),
    .COUT(\w_next_dy[6]_1_1 ),
    .I0(ff_dy[6]),
    .I1(GND),
    .I3(ff_diy_3_3),
    .CIN(\w_next_dy[5]_1_1 ) 
);
defparam \w_next_dy[6]_1_s .ALU_MODE=2;
  ALU \w_next_dy[7]_1_s  (
    .SUM(w_next_dy[7]),
    .COUT(\w_next_dy[7]_1_1 ),
    .I0(ff_dy[7]),
    .I1(GND),
    .I3(ff_diy_3_3),
    .CIN(\w_next_dy[6]_1_1 ) 
);
defparam \w_next_dy[7]_1_s .ALU_MODE=2;
  ALU \w_next_dy[8]_1_s  (
    .SUM(w_next_dy[8]),
    .COUT(\w_next_dy[8]_1_1 ),
    .I0(ff_dy[8]),
    .I1(GND),
    .I3(ff_diy_3_3),
    .CIN(\w_next_dy[7]_1_1 ) 
);
defparam \w_next_dy[8]_1_s .ALU_MODE=2;
  ALU \w_next_dy[9]_1_s  (
    .SUM(w_next_dy[9]),
    .COUT(\w_next_dy[9]_1_0_COUT ),
    .I0(ff_dy[9]),
    .I1(GND),
    .I3(ff_diy_3_3),
    .CIN(\w_next_dy[8]_1_1 ) 
);
defparam \w_next_dy[9]_1_s .ALU_MODE=2;
  ALU \w_next_dx[0]_1_s  (
    .SUM(w_next_dx[0]),
    .COUT(\w_next_dx[0]_1_1 ),
    .I0(ff_dx[0]),
    .I1(w_next[0]),
    .I3(ff_dix_3_3),
    .CIN(ff_dix) 
);
defparam \w_next_dx[0]_1_s .ALU_MODE=2;
  ALU \w_next_dx[1]_1_s  (
    .SUM(w_next_dx[1]),
    .COUT(\w_next_dx[1]_1_1 ),
    .I0(ff_dx[1]),
    .I1(w_next[1]),
    .I3(ff_dix_3_3),
    .CIN(\w_next_dx[0]_1_1 ) 
);
defparam \w_next_dx[1]_1_s .ALU_MODE=2;
  ALU \w_next_dx[2]_1_s  (
    .SUM(w_next_dx[2]),
    .COUT(\w_next_dx[2]_1_1 ),
    .I0(ff_dx[2]),
    .I1(w_next[2]),
    .I3(ff_dix_3_3),
    .CIN(\w_next_dx[1]_1_1 ) 
);
defparam \w_next_dx[2]_1_s .ALU_MODE=2;
  ALU \w_next_dx[3]_1_s  (
    .SUM(w_next_dx[3]),
    .COUT(\w_next_dx[3]_1_1 ),
    .I0(ff_dx[3]),
    .I1(GND),
    .I3(ff_dix_3_3),
    .CIN(\w_next_dx[2]_1_1 ) 
);
defparam \w_next_dx[3]_1_s .ALU_MODE=2;
  ALU \w_next_dx[4]_1_s  (
    .SUM(w_next_dx[4]),
    .COUT(\w_next_dx[4]_1_1 ),
    .I0(ff_dx[4]),
    .I1(GND),
    .I3(ff_dix_3_3),
    .CIN(\w_next_dx[3]_1_1 ) 
);
defparam \w_next_dx[4]_1_s .ALU_MODE=2;
  ALU \w_next_dx[5]_1_s  (
    .SUM(w_next_dx[5]),
    .COUT(\w_next_dx[5]_1_1 ),
    .I0(ff_dx[5]),
    .I1(GND),
    .I3(ff_dix_3_3),
    .CIN(\w_next_dx[4]_1_1 ) 
);
defparam \w_next_dx[5]_1_s .ALU_MODE=2;
  ALU \w_next_dx[6]_1_s  (
    .SUM(w_next_dx[6]),
    .COUT(\w_next_dx[6]_1_1 ),
    .I0(ff_dx[6]),
    .I1(GND),
    .I3(ff_dix_3_3),
    .CIN(\w_next_dx[5]_1_1 ) 
);
defparam \w_next_dx[6]_1_s .ALU_MODE=2;
  ALU \w_next_dx[7]_1_s  (
    .SUM(w_next_dx[7]),
    .COUT(\w_next_dx[7]_1_1 ),
    .I0(ff_dx[7]),
    .I1(GND),
    .I3(ff_dix_3_3),
    .CIN(\w_next_dx[6]_1_1 ) 
);
defparam \w_next_dx[7]_1_s .ALU_MODE=2;
  ALU \w_next_dx[8]_1_s  (
    .SUM(w_next_dx[8]),
    .COUT(\w_next_dx[8]_1_0_COUT ),
    .I0(ff_dx[8]),
    .I1(GND),
    .I3(ff_dix_3_3),
    .CIN(\w_next_dx[7]_1_1 ) 
);
defparam \w_next_dx[8]_1_s .ALU_MODE=2;
  ALU n868_s (
    .SUM(n868_1),
    .COUT(n868_2),
    .I0(w_next_nyb[0]),
    .I1(reg_nx[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n868_s.ALU_MODE=0;
  ALU n867_s (
    .SUM(n867_1),
    .COUT(n867_2),
    .I0(w_next_nyb[1]),
    .I1(reg_nx[1]),
    .I3(GND),
    .CIN(n868_2) 
);
defparam n867_s.ALU_MODE=0;
  ALU n866_s (
    .SUM(n866_1),
    .COUT(n866_2),
    .I0(w_next_nyb[2]),
    .I1(reg_nx[2]),
    .I3(GND),
    .CIN(n867_2) 
);
defparam n866_s.ALU_MODE=0;
  ALU n865_s (
    .SUM(n865_1),
    .COUT(n865_2),
    .I0(w_next_nyb[3]),
    .I1(reg_nx[3]),
    .I3(GND),
    .CIN(n866_2) 
);
defparam n865_s.ALU_MODE=0;
  ALU n864_s (
    .SUM(n864_1),
    .COUT(n864_2),
    .I0(w_next_nyb[4]),
    .I1(reg_nx[4]),
    .I3(GND),
    .CIN(n865_2) 
);
defparam n864_s.ALU_MODE=0;
  ALU n863_s (
    .SUM(n863_1),
    .COUT(n863_2),
    .I0(w_next_nyb[5]),
    .I1(reg_nx[5]),
    .I3(GND),
    .CIN(n864_2) 
);
defparam n863_s.ALU_MODE=0;
  ALU n862_s (
    .SUM(n862_1),
    .COUT(n862_2),
    .I0(w_next_nyb[6]),
    .I1(reg_nx[6]),
    .I3(GND),
    .CIN(n863_2) 
);
defparam n862_s.ALU_MODE=0;
  ALU n861_s (
    .SUM(n861_1),
    .COUT(n861_2),
    .I0(w_next_nyb[7]),
    .I1(reg_nx[7]),
    .I3(GND),
    .CIN(n862_2) 
);
defparam n861_s.ALU_MODE=0;
  ALU n860_s (
    .SUM(n860_1),
    .COUT(n860_2),
    .I0(w_next_nyb[8]),
    .I1(reg_nx[8]),
    .I3(GND),
    .CIN(n861_2) 
);
defparam n860_s.ALU_MODE=0;
  ALU n859_s (
    .SUM(n859_1),
    .COUT(n859_0_COUT),
    .I0(w_next_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n860_2) 
);
defparam n859_s.ALU_MODE=0;
  ALU w_next_nyb_0_s (
    .SUM(w_next_nyb[0]),
    .COUT(w_next_nyb_0_3),
    .I0(ff_nyb[0]),
    .I1(ff_ny[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_next_nyb_0_s.ALU_MODE=1;
  ALU w_next_nyb_1_s (
    .SUM(w_next_nyb[1]),
    .COUT(w_next_nyb_1_3),
    .I0(ff_nyb[1]),
    .I1(ff_ny[1]),
    .I3(GND),
    .CIN(w_next_nyb_0_3) 
);
defparam w_next_nyb_1_s.ALU_MODE=1;
  ALU w_next_nyb_2_s (
    .SUM(w_next_nyb[2]),
    .COUT(w_next_nyb_2_3),
    .I0(ff_nyb[2]),
    .I1(ff_ny[2]),
    .I3(GND),
    .CIN(w_next_nyb_1_3) 
);
defparam w_next_nyb_2_s.ALU_MODE=1;
  ALU w_next_nyb_3_s (
    .SUM(w_next_nyb[3]),
    .COUT(w_next_nyb_3_3),
    .I0(ff_nyb[3]),
    .I1(ff_ny[3]),
    .I3(GND),
    .CIN(w_next_nyb_2_3) 
);
defparam w_next_nyb_3_s.ALU_MODE=1;
  ALU w_next_nyb_4_s (
    .SUM(w_next_nyb[4]),
    .COUT(w_next_nyb_4_3),
    .I0(ff_nyb[4]),
    .I1(ff_ny[4]),
    .I3(GND),
    .CIN(w_next_nyb_3_3) 
);
defparam w_next_nyb_4_s.ALU_MODE=1;
  ALU w_next_nyb_5_s (
    .SUM(w_next_nyb[5]),
    .COUT(w_next_nyb_5_3),
    .I0(ff_nyb[5]),
    .I1(ff_ny[5]),
    .I3(GND),
    .CIN(w_next_nyb_4_3) 
);
defparam w_next_nyb_5_s.ALU_MODE=1;
  ALU w_next_nyb_6_s (
    .SUM(w_next_nyb[6]),
    .COUT(w_next_nyb_6_3),
    .I0(ff_nyb[6]),
    .I1(ff_ny[6]),
    .I3(GND),
    .CIN(w_next_nyb_5_3) 
);
defparam w_next_nyb_6_s.ALU_MODE=1;
  ALU w_next_nyb_7_s (
    .SUM(w_next_nyb[7]),
    .COUT(w_next_nyb_7_3),
    .I0(ff_nyb[7]),
    .I1(ff_ny[7]),
    .I3(GND),
    .CIN(w_next_nyb_6_3) 
);
defparam w_next_nyb_7_s.ALU_MODE=1;
  ALU w_next_nyb_8_s (
    .SUM(w_next_nyb[8]),
    .COUT(w_next_nyb_8_3),
    .I0(ff_nyb[8]),
    .I1(ff_ny[8]),
    .I3(GND),
    .CIN(w_next_nyb_7_3) 
);
defparam w_next_nyb_8_s.ALU_MODE=1;
  ALU w_next_nyb_9_s (
    .SUM(w_next_nyb[9]),
    .COUT(n928_9),
    .I0(ff_nyb[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_next_nyb_8_3) 
);
defparam w_next_nyb_9_s.ALU_MODE=1;
  MUX2_LUT5 n1048_s5 (
    .O(n1048_9),
    .I0(n1048_6),
    .I1(n1048_7),
    .S0(ff_dx[1]) 
);
  MUX2_LUT5 n1049_s5 (
    .O(n1049_9),
    .I0(n1049_6),
    .I1(n1049_7),
    .S0(ff_dx[1]) 
);
  INV ff_diy_3_s1 (
    .O(ff_diy_3_3),
    .I(ff_diy) 
);
  INV ff_dix_3_s1 (
    .O(ff_dix_3_3),
    .I(ff_dix) 
);
  vdp_command_cache u_cache (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .ff_cache_vram_write(ff_cache_vram_write),
    .ff_start(ff_start),
    .ff_cache_flush_start(ff_cache_flush_start),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .ff_cache_vram_valid(ff_cache_vram_valid),
    .n1481_4(n1481_4),
    .w_cpu_vram_valid(w_cpu_vram_valid),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .n560_3(n560_3),
    .ff_cache_vram_address(ff_cache_vram_address[16:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .ff_cache_vram_wdata(ff_cache_vram_wdata[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_command_vram_write(w_command_vram_write),
    .w_cache_vram_rdata_en(w_cache_vram_rdata_en),
    .w_command_vram_valid(w_command_vram_valid),
    .ff_busy(ff_busy),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cache_vram_rdata(w_cache_vram_rdata[7:0]),
    .ff_flush_state(ff_flush_state[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_command */
module vdp_vram_interface (
  w_pre_vram_refresh,
  clk85m,
  n36_6,
  w_sdram_rdata_en,
  slot_reset_n_d,
  ff_sdr_ready,
  w_screen_mode_vram_valid,
  w_cpu_vram_write,
  w_command_vram_write,
  reg_vram_type,
  n1350_8,
  w_ic_vram_valid,
  ff_vram_valid,
  reg_sprite_disable,
  w_cpu_vram_valid,
  w_command_vram_valid,
  w_sdram_rdata,
  w_screen_pos_x_Z,
  w_command_vram_wdata_mask,
  w_cpu_vram_wdata,
  w_command_vram_wdata,
  w_screen_mode_vram_address,
  ff_current_plane_num,
  w_ic_vram_address,
  reg_screen_mode_0,
  reg_screen_mode_1,
  reg_screen_mode_2,
  reg_screen_mode_4,
  w_cpu_vram_address,
  w_command_vram_address,
  reg_sprite_attribute_table_base,
  ff_vram_refresh,
  w_sdram_refresh,
  w_sdram_write,
  w_cpu_vram_rdata_en,
  w_command_vram_rdata_en,
  n560_3,
  w_vram_address1_1_6,
  n1481_4,
  w_vram_address1_13_11,
  n198_7,
  w_sdram_valid,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_screen_mode_vram_rdata,
  w_sprite_vram_rdata_0,
  w_sprite_vram_rdata_1,
  w_sprite_vram_rdata_2,
  w_sprite_vram_rdata_3,
  w_sprite_vram_rdata_4,
  w_sprite_vram_rdata_5,
  w_sprite_vram_rdata_6,
  w_sprite_vram_rdata_7,
  w_sprite_vram_rdata_8,
  w_sprite_vram_rdata_9,
  w_sprite_vram_rdata_10,
  w_sprite_vram_rdata_11,
  w_sprite_vram_rdata_12,
  w_sprite_vram_rdata_13,
  w_sprite_vram_rdata_14,
  w_sprite_vram_rdata_15,
  w_sprite_vram_rdata_16,
  w_sprite_vram_rdata_17,
  w_sprite_vram_rdata_18,
  w_sprite_vram_rdata_19,
  w_sprite_vram_rdata_20,
  w_sprite_vram_rdata_21,
  w_sprite_vram_rdata_22,
  w_sprite_vram_rdata_23,
  w_sprite_vram_rdata_24,
  w_sprite_vram_rdata_25,
  w_sprite_vram_rdata_26,
  w_sprite_vram_rdata_27,
  w_sprite_vram_rdata_31,
  w_cpu_vram_rdata,
  w_command_vram_rdata,
  w_sprite_vram_rdata8
)
;
input w_pre_vram_refresh;
input clk85m;
input n36_6;
input w_sdram_rdata_en;
input slot_reset_n_d;
input ff_sdr_ready;
input w_screen_mode_vram_valid;
input w_cpu_vram_write;
input w_command_vram_write;
input reg_vram_type;
input n1350_8;
input w_ic_vram_valid;
input ff_vram_valid;
input reg_sprite_disable;
input w_cpu_vram_valid;
input w_command_vram_valid;
input [31:0] w_sdram_rdata;
input [3:0] w_screen_pos_x_Z;
input [3:0] w_command_vram_wdata_mask;
input [7:0] w_cpu_vram_wdata;
input [31:0] w_command_vram_wdata;
input [16:0] w_screen_mode_vram_address;
input [4:0] ff_current_plane_num;
input [16:0] w_ic_vram_address;
input reg_screen_mode_0;
input reg_screen_mode_1;
input reg_screen_mode_2;
input reg_screen_mode_4;
input [16:0] w_cpu_vram_address;
input [16:2] w_command_vram_address;
input [16:7] reg_sprite_attribute_table_base;
output ff_vram_refresh;
output w_sdram_refresh;
output w_sdram_write;
output w_cpu_vram_rdata_en;
output w_command_vram_rdata_en;
output n560_3;
output w_vram_address1_1_6;
output n1481_4;
output w_vram_address1_13_11;
output n198_7;
output w_sdram_valid;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [31:0] w_screen_mode_vram_rdata;
output w_sprite_vram_rdata_0;
output w_sprite_vram_rdata_1;
output w_sprite_vram_rdata_2;
output w_sprite_vram_rdata_3;
output w_sprite_vram_rdata_4;
output w_sprite_vram_rdata_5;
output w_sprite_vram_rdata_6;
output w_sprite_vram_rdata_7;
output w_sprite_vram_rdata_8;
output w_sprite_vram_rdata_9;
output w_sprite_vram_rdata_10;
output w_sprite_vram_rdata_11;
output w_sprite_vram_rdata_12;
output w_sprite_vram_rdata_13;
output w_sprite_vram_rdata_14;
output w_sprite_vram_rdata_15;
output w_sprite_vram_rdata_16;
output w_sprite_vram_rdata_17;
output w_sprite_vram_rdata_18;
output w_sprite_vram_rdata_19;
output w_sprite_vram_rdata_20;
output w_sprite_vram_rdata_21;
output w_sprite_vram_rdata_22;
output w_sprite_vram_rdata_23;
output w_sprite_vram_rdata_24;
output w_sprite_vram_rdata_25;
output w_sprite_vram_rdata_26;
output w_sprite_vram_rdata_27;
output w_sprite_vram_rdata_31;
output [7:0] w_cpu_vram_rdata;
output [31:0] w_command_vram_rdata;
output [7:0] w_sprite_vram_rdata8;
wire w_rdata8_7_6;
wire w_rdata8_7_7;
wire w_rdata8_6_6;
wire w_rdata8_6_7;
wire w_rdata8_5_6;
wire w_rdata8_5_7;
wire w_rdata8_4_6;
wire w_rdata8_4_7;
wire w_rdata8_3_6;
wire w_rdata8_3_7;
wire w_rdata8_2_6;
wire w_rdata8_2_7;
wire w_rdata8_1_6;
wire w_rdata8_1_7;
wire w_rdata8_0_6;
wire w_rdata8_0_7;
wire n1650_3;
wire n46_3;
wire n198_3;
wire n199_3;
wire n200_3;
wire n201_3;
wire n1523_3;
wire n1555_3;
wire n1595_3;
wire n1603_3;
wire ff_vram_rdata_sel_2_7;
wire ff_vram_wdata_mask_3_6;
wire ff_cpu_vram_rdata_en_6;
wire ff_command_vram_rdata_en_6;
wire n31_7;
wire n252_8;
wire n251_8;
wire n250_8;
wire n249_8;
wire n248_8;
wire n247_8;
wire n246_8;
wire n245_8;
wire n244_8;
wire n243_8;
wire n242_8;
wire n241_8;
wire n240_8;
wire n239_8;
wire n238_8;
wire n237_8;
wire n236_8;
wire n235_8;
wire n234_8;
wire n233_8;
wire n232_8;
wire n231_8;
wire n230_8;
wire n229_8;
wire n228_8;
wire n227_8;
wire n226_8;
wire n225_8;
wire n224_8;
wire n223_8;
wire n222_8;
wire n221_8;
wire n220_8;
wire n27_9;
wire n20_7;
wire w_vram_address1_13_4;
wire w_vram_address1_13_6;
wire w_vram_address1_13_7;
wire w_vram_address1_12_4;
wire w_vram_address1_12_5;
wire w_vram_address1_11_4;
wire w_vram_address1_11_5;
wire w_vram_address1_10_4;
wire w_vram_address1_10_5;
wire w_vram_address1_9_4;
wire w_vram_address1_9_5;
wire w_vram_address1_8_4;
wire w_vram_address1_8_5;
wire w_vram_address1_7_4;
wire w_vram_address1_7_5;
wire w_vram_address1_6_4;
wire w_vram_address1_6_5;
wire w_vram_address1_5_4;
wire w_vram_address1_5_5;
wire w_vram_address1_4_4;
wire w_vram_address1_4_5;
wire w_vram_address1_3_4;
wire w_vram_address1_3_5;
wire w_vram_address1_2_4;
wire w_vram_address1_2_5;
wire w_vram_address1_1_4;
wire w_vram_address1_1_5;
wire w_vram_address1_0_4;
wire n1481_5;
wire w_vram_address2_14_7;
wire w_vram_address2_14_8;
wire w_vram_address2_14_9;
wire w_vram_address2_15_7;
wire w_vram_address2_15_8;
wire w_vram_address2_16_7;
wire w_vram_address1_13_8;
wire w_vram_address1_13_9;
wire w_vram_address1_13_10;
wire w_vram_address1_13_12;
wire w_vram_address1_13_13;
wire w_vram_address1_13_14;
wire w_vram_address1_12_6;
wire w_vram_address1_12_7;
wire w_vram_address1_11_6;
wire w_vram_address1_11_7;
wire w_vram_address1_10_6;
wire w_vram_address1_10_7;
wire w_vram_address1_9_6;
wire w_vram_address1_9_7;
wire w_vram_address1_8_6;
wire w_vram_address1_8_7;
wire w_vram_address1_7_6;
wire w_vram_address1_7_7;
wire w_vram_address1_6_6;
wire w_vram_address1_6_7;
wire w_vram_address1_5_6;
wire w_vram_address1_5_7;
wire w_vram_address1_4_6;
wire w_vram_address1_4_7;
wire w_vram_address1_3_6;
wire w_vram_address1_3_7;
wire w_vram_address1_2_6;
wire w_vram_address1_1_7;
wire w_vram_address1_0_5;
wire n198_5;
wire n1481_6;
wire n1481_7;
wire w_vram_address2_14_10;
wire w_vram_address2_14_11;
wire w_vram_address2_15_9;
wire w_vram_address2_15_10;
wire w_vram_address2_15_11;
wire w_vram_address1_1_8;
wire w_vram_address1_0_6;
wire w_vram_address1_13_16;
wire ff_vram_write_8;
wire n48_8;
wire n329_10;
wire n329_12;
wire [13:0] w_vram_address1;
wire [16:14] w_vram_address2;
wire [1:0] ff_vram_address;
wire [2:0] ff_vram_rdata_sel_d1;
wire [1:0] ff_vram_byte_sel;
wire [2:0] ff_vram_rdata_sel;
wire [7:0] w_rdata8;
wire VCC;
wire GND;
  LUT3 w_rdata8_7_s6 (
    .F(w_rdata8_7_6),
    .I0(w_sdram_rdata[7]),
    .I1(w_sdram_rdata[15]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s6.INIT=8'hCA;
  LUT3 w_rdata8_7_s7 (
    .F(w_rdata8_7_7),
    .I0(w_sdram_rdata[23]),
    .I1(w_sdram_rdata[31]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_7_s7.INIT=8'hCA;
  LUT3 w_rdata8_6_s6 (
    .F(w_rdata8_6_6),
    .I0(w_sdram_rdata[6]),
    .I1(w_sdram_rdata[14]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s6.INIT=8'hCA;
  LUT3 w_rdata8_6_s7 (
    .F(w_rdata8_6_7),
    .I0(w_sdram_rdata[22]),
    .I1(w_sdram_rdata[30]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_6_s7.INIT=8'hCA;
  LUT3 w_rdata8_5_s6 (
    .F(w_rdata8_5_6),
    .I0(w_sdram_rdata[5]),
    .I1(w_sdram_rdata[13]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s6.INIT=8'hCA;
  LUT3 w_rdata8_5_s7 (
    .F(w_rdata8_5_7),
    .I0(w_sdram_rdata[21]),
    .I1(w_sdram_rdata[29]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_5_s7.INIT=8'hCA;
  LUT3 w_rdata8_4_s6 (
    .F(w_rdata8_4_6),
    .I0(w_sdram_rdata[4]),
    .I1(w_sdram_rdata[12]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s6.INIT=8'hCA;
  LUT3 w_rdata8_4_s7 (
    .F(w_rdata8_4_7),
    .I0(w_sdram_rdata[20]),
    .I1(w_sdram_rdata[28]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_4_s7.INIT=8'hCA;
  LUT3 w_rdata8_3_s6 (
    .F(w_rdata8_3_6),
    .I0(w_sdram_rdata[3]),
    .I1(w_sdram_rdata[11]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s6.INIT=8'hCA;
  LUT3 w_rdata8_3_s7 (
    .F(w_rdata8_3_7),
    .I0(w_sdram_rdata[19]),
    .I1(w_sdram_rdata[27]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_3_s7.INIT=8'hCA;
  LUT3 w_rdata8_2_s6 (
    .F(w_rdata8_2_6),
    .I0(w_sdram_rdata[2]),
    .I1(w_sdram_rdata[10]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s6.INIT=8'hCA;
  LUT3 w_rdata8_2_s7 (
    .F(w_rdata8_2_7),
    .I0(w_sdram_rdata[18]),
    .I1(w_sdram_rdata[26]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_2_s7.INIT=8'hCA;
  LUT3 w_rdata8_1_s6 (
    .F(w_rdata8_1_6),
    .I0(w_sdram_rdata[1]),
    .I1(w_sdram_rdata[9]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s6.INIT=8'hCA;
  LUT3 w_rdata8_1_s7 (
    .F(w_rdata8_1_7),
    .I0(w_sdram_rdata[17]),
    .I1(w_sdram_rdata[25]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_1_s7.INIT=8'hCA;
  LUT3 w_rdata8_0_s6 (
    .F(w_rdata8_0_6),
    .I0(w_sdram_rdata[0]),
    .I1(w_sdram_rdata[8]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s6.INIT=8'hCA;
  LUT3 w_rdata8_0_s7 (
    .F(w_rdata8_0_7),
    .I0(w_sdram_rdata[16]),
    .I1(w_sdram_rdata[24]),
    .I2(ff_vram_byte_sel[0]) 
);
defparam w_rdata8_0_s7.INIT=8'hCA;
  LUT2 n1650_s0 (
    .F(n1650_3),
    .I0(slot_reset_n_d),
    .I1(n1555_3) 
);
defparam n1650_s0.INIT=4'h8;
  LUT3 n46_s0 (
    .F(n46_3),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[1]) 
);
defparam n46_s0.INIT=8'h10;
  LUT4 w_vram_address1_13_s0 (
    .F(w_vram_address1[13]),
    .I0(w_vram_address1_13_4),
    .I1(w_vram_address1_13_16),
    .I2(w_vram_address1_13_6),
    .I3(w_vram_address1_13_7) 
);
defparam w_vram_address1_13_s0.INIT=16'h3F50;
  LUT4 w_vram_address1_12_s0 (
    .F(w_vram_address1[12]),
    .I0(w_vram_address1_12_4),
    .I1(w_vram_address1_13_4),
    .I2(w_vram_address1_13_6),
    .I3(w_vram_address1_12_5) 
);
defparam w_vram_address1_12_s0.INIT=16'h503F;
  LUT4 w_vram_address1_11_s0 (
    .F(w_vram_address1[11]),
    .I0(w_vram_address1_11_4),
    .I1(w_vram_address1_12_4),
    .I2(w_vram_address1_13_6),
    .I3(w_vram_address1_11_5) 
);
defparam w_vram_address1_11_s0.INIT=16'h503F;
  LUT4 w_vram_address1_10_s0 (
    .F(w_vram_address1[10]),
    .I0(w_vram_address1_10_4),
    .I1(w_vram_address1_11_4),
    .I2(w_vram_address1_13_6),
    .I3(w_vram_address1_10_5) 
);
defparam w_vram_address1_10_s0.INIT=16'h503F;
  LUT4 w_vram_address1_9_s0 (
    .F(w_vram_address1[9]),
    .I0(w_vram_address1_9_4),
    .I1(w_vram_address1_10_4),
    .I2(w_vram_address1_13_6),
    .I3(w_vram_address1_9_5) 
);
defparam w_vram_address1_9_s0.INIT=16'h503F;
  LUT4 w_vram_address1_8_s0 (
    .F(w_vram_address1[8]),
    .I0(w_vram_address1_9_4),
    .I1(w_vram_address1_13_6),
    .I2(w_vram_address1_8_4),
    .I3(w_vram_address1_8_5) 
);
defparam w_vram_address1_8_s0.INIT=16'h77F0;
  LUT3 w_vram_address1_7_s0 (
    .F(w_vram_address1[7]),
    .I0(w_vram_address1_8_4),
    .I1(w_vram_address1_7_4),
    .I2(w_vram_address1_7_5) 
);
defparam w_vram_address1_7_s0.INIT=8'hA3;
  LUT4 w_vram_address1_6_s0 (
    .F(w_vram_address1[6]),
    .I0(w_vram_address1_13_6),
    .I1(w_vram_address1_6_4),
    .I2(w_vram_address1_7_4),
    .I3(w_vram_address1_6_5) 
);
defparam w_vram_address1_6_s0.INIT=16'h220F;
  LUT4 w_vram_address1_5_s0 (
    .F(w_vram_address1[5]),
    .I0(w_vram_address1_5_4),
    .I1(w_vram_address1_6_4),
    .I2(w_vram_address1_13_6),
    .I3(w_vram_address1_5_5) 
);
defparam w_vram_address1_5_s0.INIT=16'h503F;
  LUT4 w_vram_address1_4_s0 (
    .F(w_vram_address1[4]),
    .I0(w_vram_address1_4_4),
    .I1(w_vram_address1_5_4),
    .I2(w_vram_address1_13_6),
    .I3(w_vram_address1_4_5) 
);
defparam w_vram_address1_4_s0.INIT=16'h503F;
  LUT4 w_vram_address1_3_s0 (
    .F(w_vram_address1[3]),
    .I0(w_vram_address1_4_4),
    .I1(w_vram_address1_13_6),
    .I2(w_vram_address1_3_4),
    .I3(w_vram_address1_3_5) 
);
defparam w_vram_address1_3_s0.INIT=16'hF077;
  LUT3 w_vram_address1_2_s0 (
    .F(w_vram_address1[2]),
    .I0(w_vram_address1_2_4),
    .I1(w_vram_address1_3_4),
    .I2(w_vram_address1_2_5) 
);
defparam w_vram_address1_2_s0.INIT=8'h5C;
  LUT4 w_vram_address1_1_s0 (
    .F(w_vram_address1[1]),
    .I0(w_vram_address1_2_4),
    .I1(w_vram_address1_1_4),
    .I2(w_vram_address1_1_5),
    .I3(w_vram_address1_1_6) 
);
defparam w_vram_address1_1_s0.INIT=16'h110F;
  LUT3 w_vram_address1_0_s0 (
    .F(w_vram_address1[0]),
    .I0(w_vram_address1_0_4),
    .I1(w_vram_address1_1_5),
    .I2(w_vram_address1_1_6) 
);
defparam w_vram_address1_0_s0.INIT=8'h35;
  LUT4 n198_s0 (
    .F(n198_3),
    .I0(w_vram_address1[1]),
    .I1(w_vram_address1[0]),
    .I2(w_command_vram_wdata_mask[3]),
    .I3(n198_7) 
);
defparam n198_s0.INIT=16'h77F0;
  LUT4 n199_s0 (
    .F(n199_3),
    .I0(w_vram_address1[0]),
    .I1(w_vram_address1[1]),
    .I2(w_command_vram_wdata_mask[2]),
    .I3(n198_7) 
);
defparam n199_s0.INIT=16'hBBF0;
  LUT4 n200_s0 (
    .F(n200_3),
    .I0(w_vram_address1[1]),
    .I1(w_vram_address1[0]),
    .I2(w_command_vram_wdata_mask[1]),
    .I3(n198_7) 
);
defparam n200_s0.INIT=16'hBBF0;
  LUT4 n201_s0 (
    .F(n201_3),
    .I0(w_vram_address1[1]),
    .I1(w_vram_address1[0]),
    .I2(w_command_vram_wdata_mask[0]),
    .I3(n198_7) 
);
defparam n201_s0.INIT=16'hEEF0;
  LUT4 n1523_s0 (
    .F(n1523_3),
    .I0(ff_vram_rdata_sel_d1[1]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[0]) 
);
defparam n1523_s0.INIT=16'h1000;
  LUT3 n560_s0 (
    .F(n560_3),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]) 
);
defparam n560_s0.INIT=8'h10;
  LUT4 n1555_s0 (
    .F(n1555_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[2]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1555_s0.INIT=16'h1000;
  LUT4 n1595_s0 (
    .F(n1595_3),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[0]),
    .I2(ff_vram_rdata_sel_d1[1]),
    .I3(w_sdram_rdata_en) 
);
defparam n1595_s0.INIT=16'h4000;
  LUT4 n1603_s0 (
    .F(n1603_3),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(w_sdram_rdata_en),
    .I3(ff_vram_rdata_sel_d1[2]) 
);
defparam n1603_s0.INIT=16'h1000;
  LUT3 ff_vram_rdata_sel_1_s3 (
    .F(ff_vram_rdata_sel_2_7),
    .I0(n1481_5),
    .I1(ff_sdr_ready),
    .I2(n1481_4) 
);
defparam ff_vram_rdata_sel_1_s3.INIT=8'hBF;
  LUT4 ff_vram_wdata_mask_3_s3 (
    .F(ff_vram_wdata_mask_3_6),
    .I0(slot_reset_n_d),
    .I1(n1481_5),
    .I2(n1481_4),
    .I3(n329_12) 
);
defparam ff_vram_wdata_mask_3_s3.INIT=16'h8000;
  LUT4 ff_cpu_vram_rdata_en_s3 (
    .F(ff_cpu_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[2]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[0]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_cpu_vram_rdata_en_s3.INIT=16'h40FF;
  LUT4 ff_command_vram_rdata_en_s3 (
    .F(ff_command_vram_rdata_en_6),
    .I0(ff_vram_rdata_sel_d1[0]),
    .I1(ff_vram_rdata_sel_d1[1]),
    .I2(ff_vram_rdata_sel_d1[2]),
    .I3(w_sdram_rdata_en) 
);
defparam ff_command_vram_rdata_en_s3.INIT=16'h10FF;
  LUT4 n31_s2 (
    .F(n31_7),
    .I0(w_vram_address1_13_6),
    .I1(n198_7),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n31_s2.INIT=16'hF800;
  LUT4 n252_s3 (
    .F(n252_8),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[0]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n252_s3.INIT=16'hAC00;
  LUT4 n251_s3 (
    .F(n251_8),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[1]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n251_s3.INIT=16'hAC00;
  LUT4 n250_s3 (
    .F(n250_8),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[2]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n250_s3.INIT=16'hAC00;
  LUT4 n249_s3 (
    .F(n249_8),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[3]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n249_s3.INIT=16'hAC00;
  LUT4 n248_s3 (
    .F(n248_8),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[4]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n248_s3.INIT=16'hAC00;
  LUT4 n247_s3 (
    .F(n247_8),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[5]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n247_s3.INIT=16'hAC00;
  LUT4 n246_s3 (
    .F(n246_8),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[6]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n246_s3.INIT=16'hAC00;
  LUT4 n245_s3 (
    .F(n245_8),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[7]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n245_s3.INIT=16'hAC00;
  LUT4 n244_s3 (
    .F(n244_8),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[8]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n244_s3.INIT=16'hAC00;
  LUT4 n243_s3 (
    .F(n243_8),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[9]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n243_s3.INIT=16'hAC00;
  LUT4 n242_s3 (
    .F(n242_8),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[10]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n242_s3.INIT=16'hAC00;
  LUT4 n241_s3 (
    .F(n241_8),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[11]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n241_s3.INIT=16'hAC00;
  LUT4 n240_s3 (
    .F(n240_8),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[12]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n240_s3.INIT=16'hAC00;
  LUT4 n239_s3 (
    .F(n239_8),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[13]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n239_s3.INIT=16'hAC00;
  LUT4 n238_s3 (
    .F(n238_8),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[14]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n238_s3.INIT=16'hAC00;
  LUT4 n237_s3 (
    .F(n237_8),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[15]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n237_s3.INIT=16'hAC00;
  LUT4 n236_s3 (
    .F(n236_8),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[16]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n236_s3.INIT=16'hAC00;
  LUT4 n235_s3 (
    .F(n235_8),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[17]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n235_s3.INIT=16'hAC00;
  LUT4 n234_s3 (
    .F(n234_8),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[18]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n234_s3.INIT=16'hAC00;
  LUT4 n233_s3 (
    .F(n233_8),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[19]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n233_s3.INIT=16'hAC00;
  LUT4 n232_s3 (
    .F(n232_8),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[20]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n232_s3.INIT=16'hAC00;
  LUT4 n231_s3 (
    .F(n231_8),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[21]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n231_s3.INIT=16'hAC00;
  LUT4 n230_s3 (
    .F(n230_8),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[22]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n230_s3.INIT=16'hAC00;
  LUT4 n229_s3 (
    .F(n229_8),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[23]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n229_s3.INIT=16'hAC00;
  LUT4 n228_s3 (
    .F(n228_8),
    .I0(w_cpu_vram_wdata[0]),
    .I1(w_command_vram_wdata[24]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n228_s3.INIT=16'hAC00;
  LUT4 n227_s3 (
    .F(n227_8),
    .I0(w_cpu_vram_wdata[1]),
    .I1(w_command_vram_wdata[25]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n227_s3.INIT=16'hAC00;
  LUT4 n226_s3 (
    .F(n226_8),
    .I0(w_cpu_vram_wdata[2]),
    .I1(w_command_vram_wdata[26]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n226_s3.INIT=16'hAC00;
  LUT4 n225_s3 (
    .F(n225_8),
    .I0(w_cpu_vram_wdata[3]),
    .I1(w_command_vram_wdata[27]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n225_s3.INIT=16'hAC00;
  LUT4 n224_s3 (
    .F(n224_8),
    .I0(w_cpu_vram_wdata[4]),
    .I1(w_command_vram_wdata[28]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n224_s3.INIT=16'hAC00;
  LUT4 n223_s3 (
    .F(n223_8),
    .I0(w_cpu_vram_wdata[5]),
    .I1(w_command_vram_wdata[29]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n223_s3.INIT=16'hAC00;
  LUT4 n222_s3 (
    .F(n222_8),
    .I0(w_cpu_vram_wdata[6]),
    .I1(w_command_vram_wdata[30]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n222_s3.INIT=16'hAC00;
  LUT4 n221_s3 (
    .F(n221_8),
    .I0(w_cpu_vram_wdata[7]),
    .I1(w_command_vram_wdata[31]),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n221_s3.INIT=16'hAC00;
  LUT4 n220_s3 (
    .F(n220_8),
    .I0(w_cpu_vram_write),
    .I1(w_command_vram_write),
    .I2(n198_7),
    .I3(n1481_4) 
);
defparam n220_s3.INIT=16'hAC00;
  LUT4 n27_s4 (
    .F(n27_9),
    .I0(n198_7),
    .I1(w_vram_address1_13_6),
    .I2(w_screen_mode_vram_valid),
    .I3(ff_sdr_ready) 
);
defparam n27_s4.INIT=16'h0B00;
  LUT4 w_vram_address2_14_s1 (
    .F(w_vram_address2[14]),
    .I0(w_vram_address2_14_7),
    .I1(w_vram_address2_14_8),
    .I2(w_vram_address2_14_9),
    .I3(reg_vram_type) 
);
defparam w_vram_address2_14_s1.INIT=16'hC700;
  LUT4 w_vram_address2_15_s1 (
    .F(w_vram_address2[15]),
    .I0(w_vram_address2_14_7),
    .I1(w_vram_address2_15_7),
    .I2(reg_vram_type),
    .I3(w_vram_address2_15_8) 
);
defparam w_vram_address2_15_s1.INIT=16'hD000;
  LUT4 w_vram_address2_16_s1 (
    .F(w_vram_address2[16]),
    .I0(w_vram_address1_0_4),
    .I1(w_vram_address2_16_7),
    .I2(w_vram_address1_1_6),
    .I3(reg_vram_type) 
);
defparam w_vram_address2_16_s1.INIT=16'h5C00;
  LUT4 n20_s2 (
    .F(n20_7),
    .I0(w_screen_mode_vram_valid),
    .I1(n198_7),
    .I2(w_vram_address1_13_6),
    .I3(ff_sdr_ready) 
);
defparam n20_s2.INIT=16'h1000;
  LUT3 w_vram_address1_13_s1 (
    .F(w_vram_address1_13_4),
    .I0(w_screen_mode_vram_address[13]),
    .I1(w_vram_address1_13_8),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_13_s1.INIT=8'h5C;
  LUT4 w_vram_address1_13_s3 (
    .F(w_vram_address1_13_6),
    .I0(n1350_8),
    .I1(w_vram_address1_13_11),
    .I2(w_vram_address1_13_12),
    .I3(w_ic_vram_valid) 
);
defparam w_vram_address1_13_s3.INIT=16'h004F;
  LUT4 w_vram_address1_13_s4 (
    .F(w_vram_address1_13_7),
    .I0(w_vram_address1_13_13),
    .I1(w_vram_address1_13_14),
    .I2(w_vram_address1_13_6),
    .I3(w_vram_address1_1_6) 
);
defparam w_vram_address1_13_s4.INIT=16'hF503;
  LUT3 w_vram_address1_12_s1 (
    .F(w_vram_address1_12_4),
    .I0(w_screen_mode_vram_address[12]),
    .I1(w_vram_address1_12_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_12_s1.INIT=8'h53;
  LUT4 w_vram_address1_12_s2 (
    .F(w_vram_address1_12_5),
    .I0(w_vram_address1_12_7),
    .I1(w_vram_address1_13_14),
    .I2(w_vram_address1_13_6),
    .I3(w_vram_address1_1_6) 
);
defparam w_vram_address1_12_s2.INIT=16'h0CFA;
  LUT3 w_vram_address1_11_s1 (
    .F(w_vram_address1_11_4),
    .I0(w_screen_mode_vram_address[11]),
    .I1(w_vram_address1_11_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_11_s1.INIT=8'h53;
  LUT4 w_vram_address1_11_s2 (
    .F(w_vram_address1_11_5),
    .I0(w_vram_address1_11_7),
    .I1(w_vram_address1_12_7),
    .I2(w_vram_address1_13_6),
    .I3(w_vram_address1_1_6) 
);
defparam w_vram_address1_11_s2.INIT=16'h0CFA;
  LUT3 w_vram_address1_10_s1 (
    .F(w_vram_address1_10_4),
    .I0(w_screen_mode_vram_address[10]),
    .I1(w_vram_address1_10_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_10_s1.INIT=8'h53;
  LUT4 w_vram_address1_10_s2 (
    .F(w_vram_address1_10_5),
    .I0(w_vram_address1_10_7),
    .I1(w_vram_address1_11_7),
    .I2(w_vram_address1_13_6),
    .I3(w_vram_address1_1_6) 
);
defparam w_vram_address1_10_s2.INIT=16'h0CFA;
  LUT3 w_vram_address1_9_s1 (
    .F(w_vram_address1_9_4),
    .I0(w_screen_mode_vram_address[9]),
    .I1(w_vram_address1_9_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_9_s1.INIT=8'h53;
  LUT4 w_vram_address1_9_s2 (
    .F(w_vram_address1_9_5),
    .I0(w_vram_address1_9_7),
    .I1(w_vram_address1_10_7),
    .I2(w_vram_address1_13_6),
    .I3(w_vram_address1_1_6) 
);
defparam w_vram_address1_9_s2.INIT=16'h0CFA;
  LUT4 w_vram_address1_8_s1 (
    .F(w_vram_address1_8_4),
    .I0(w_screen_mode_vram_address[8]),
    .I1(w_vram_address1_8_6),
    .I2(w_screen_mode_vram_valid),
    .I3(w_vram_address1_13_6) 
);
defparam w_vram_address1_8_s1.INIT=16'hAC00;
  LUT4 w_vram_address1_8_s2 (
    .F(w_vram_address1_8_5),
    .I0(w_vram_address1_13_6),
    .I1(w_vram_address1_9_7),
    .I2(w_vram_address1_8_7),
    .I3(w_vram_address1_1_6) 
);
defparam w_vram_address1_8_s2.INIT=16'hBBF0;
  LUT4 w_vram_address1_7_s1 (
    .F(w_vram_address1_7_4),
    .I0(w_screen_mode_vram_address[7]),
    .I1(w_vram_address1_7_6),
    .I2(w_screen_mode_vram_valid),
    .I3(w_vram_address1_13_6) 
);
defparam w_vram_address1_7_s1.INIT=16'h5300;
  LUT3 w_vram_address1_7_s2 (
    .F(w_vram_address1_7_5),
    .I0(w_vram_address1_7_7),
    .I1(w_vram_address1_8_7),
    .I2(w_vram_address1_1_6) 
);
defparam w_vram_address1_7_s2.INIT=8'h3A;
  LUT3 w_vram_address1_6_s1 (
    .F(w_vram_address1_6_4),
    .I0(w_screen_mode_vram_address[6]),
    .I1(w_vram_address1_6_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_6_s1.INIT=8'h53;
  LUT4 w_vram_address1_6_s2 (
    .F(w_vram_address1_6_5),
    .I0(w_vram_address1_13_6),
    .I1(w_vram_address1_6_7),
    .I2(w_vram_address1_7_7),
    .I3(w_vram_address1_1_6) 
);
defparam w_vram_address1_6_s2.INIT=16'hF0EE;
  LUT3 w_vram_address1_5_s1 (
    .F(w_vram_address1_5_4),
    .I0(w_screen_mode_vram_address[5]),
    .I1(w_vram_address1_5_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_5_s1.INIT=8'h53;
  LUT4 w_vram_address1_5_s2 (
    .F(w_vram_address1_5_5),
    .I0(w_vram_address1_5_7),
    .I1(w_vram_address1_6_7),
    .I2(w_vram_address1_13_6),
    .I3(w_vram_address1_1_6) 
);
defparam w_vram_address1_5_s2.INIT=16'h0CFA;
  LUT3 w_vram_address1_4_s1 (
    .F(w_vram_address1_4_4),
    .I0(w_screen_mode_vram_address[4]),
    .I1(w_vram_address1_4_6),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_4_s1.INIT=8'h53;
  LUT4 w_vram_address1_4_s2 (
    .F(w_vram_address1_4_5),
    .I0(w_vram_address1_4_7),
    .I1(w_vram_address1_5_7),
    .I2(w_vram_address1_13_6),
    .I3(w_vram_address1_1_6) 
);
defparam w_vram_address1_4_s2.INIT=16'h0CFA;
  LUT4 w_vram_address1_3_s1 (
    .F(w_vram_address1_3_4),
    .I0(w_screen_mode_vram_address[3]),
    .I1(w_vram_address1_3_6),
    .I2(w_screen_mode_vram_valid),
    .I3(w_vram_address1_13_6) 
);
defparam w_vram_address1_3_s1.INIT=16'hAC00;
  LUT4 w_vram_address1_3_s2 (
    .F(w_vram_address1_3_5),
    .I0(w_vram_address1_3_7),
    .I1(w_vram_address1_4_7),
    .I2(w_vram_address1_13_6),
    .I3(w_vram_address1_1_6) 
);
defparam w_vram_address1_3_s2.INIT=16'h0CFA;
  LUT4 w_vram_address1_2_s1 (
    .F(w_vram_address1_2_4),
    .I0(w_screen_mode_vram_address[2]),
    .I1(w_vram_address1_2_6),
    .I2(w_screen_mode_vram_valid),
    .I3(w_vram_address1_13_6) 
);
defparam w_vram_address1_2_s1.INIT=16'h5300;
  LUT4 w_vram_address1_2_s2 (
    .F(w_vram_address1_2_5),
    .I0(w_vram_address1_3_7),
    .I1(w_vram_address1_13_6),
    .I2(w_vram_address1_1_6),
    .I3(w_vram_address1_1_4) 
);
defparam w_vram_address1_2_s2.INIT=16'h1C1F;
  LUT4 w_vram_address1_1_s1 (
    .F(w_vram_address1_1_4),
    .I0(ff_current_plane_num[0]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[2]),
    .I3(w_vram_address1_13_6) 
);
defparam w_vram_address1_1_s1.INIT=16'h0007;
  LUT3 w_vram_address1_1_s2 (
    .F(w_vram_address1_1_5),
    .I0(w_vram_address1_1_7),
    .I1(w_ic_vram_address[1]),
    .I2(w_vram_address1_13_6) 
);
defparam w_vram_address1_1_s2.INIT=8'hA3;
  LUT4 w_vram_address1_1_s3 (
    .F(w_vram_address1_1_6),
    .I0(reg_screen_mode_0),
    .I1(reg_screen_mode_1),
    .I2(reg_screen_mode_2),
    .I3(reg_screen_mode_4) 
);
defparam w_vram_address1_1_s3.INIT=16'h1000;
  LUT3 w_vram_address1_0_s1 (
    .F(w_vram_address1_0_4),
    .I0(w_vram_address1_0_5),
    .I1(w_ic_vram_address[0]),
    .I2(w_vram_address1_13_6) 
);
defparam w_vram_address1_0_s1.INIT=8'hA3;
  LUT4 n1481_s1 (
    .F(n1481_4),
    .I0(n1350_8),
    .I1(w_vram_address1_13_11),
    .I2(w_vram_address1_13_12),
    .I3(n1481_6) 
);
defparam n1481_s1.INIT=16'h4F00;
  LUT4 n1481_s2 (
    .F(n1481_5),
    .I0(n1481_7),
    .I1(w_pre_vram_refresh),
    .I2(ff_vram_refresh),
    .I3(n560_3) 
);
defparam n1481_s2.INIT=16'h0100;
  LUT3 w_vram_address2_14_s2 (
    .F(w_vram_address2_14_7),
    .I0(w_screen_mode_vram_address[15]),
    .I1(w_vram_address2_14_10),
    .I2(w_screen_mode_vram_valid) 
);
defparam w_vram_address2_14_s2.INIT=8'h5C;
  LUT4 w_vram_address2_14_s3 (
    .F(w_vram_address2_14_8),
    .I0(w_vram_address2_14_9),
    .I1(w_vram_address1_13_9),
    .I2(w_vram_address1_13_10),
    .I3(w_vram_address1_13_6) 
);
defparam w_vram_address2_14_s3.INIT=16'hFD00;
  LUT4 w_vram_address2_14_s4 (
    .F(w_vram_address2_14_9),
    .I0(w_vram_address1_13_13),
    .I1(w_vram_address2_14_11),
    .I2(w_vram_address1_13_6),
    .I3(w_vram_address1_1_6) 
);
defparam w_vram_address2_14_s4.INIT=16'h0CFA;
  LUT4 w_vram_address2_15_s2 (
    .F(w_vram_address2_15_7),
    .I0(w_vram_address2_15_9),
    .I1(w_vram_address2_14_11),
    .I2(w_vram_address1_13_6),
    .I3(w_vram_address1_1_6) 
);
defparam w_vram_address2_15_s2.INIT=16'hF503;
  LUT4 w_vram_address2_15_s3 (
    .F(w_vram_address2_15_8),
    .I0(w_vram_address2_15_10),
    .I1(w_vram_address2_15_11),
    .I2(w_vram_address2_15_7),
    .I3(w_vram_address1_13_6) 
);
defparam w_vram_address2_15_s3.INIT=16'hEFF0;
  LUT4 w_vram_address2_16_s2 (
    .F(w_vram_address2_16_7),
    .I0(w_vram_address2_15_10),
    .I1(w_vram_address2_15_11),
    .I2(w_vram_address2_15_9),
    .I3(w_vram_address1_13_6) 
);
defparam w_vram_address2_16_s2.INIT=16'hEE0F;
  LUT3 w_vram_address1_13_s5 (
    .F(w_vram_address1_13_8),
    .I0(w_cpu_vram_address[13]),
    .I1(w_command_vram_address[13]),
    .I2(n198_7) 
);
defparam w_vram_address1_13_s5.INIT=8'h53;
  LUT4 w_vram_address1_13_s6 (
    .F(w_vram_address1_13_9),
    .I0(w_cpu_vram_address[14]),
    .I1(w_command_vram_address[14]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_7) 
);
defparam w_vram_address1_13_s6.INIT=16'h0A0C;
  LUT2 w_vram_address1_13_s7 (
    .F(w_vram_address1_13_10),
    .I0(w_screen_mode_vram_valid),
    .I1(w_screen_mode_vram_address[14]) 
);
defparam w_vram_address1_13_s7.INIT=4'h8;
  LUT3 w_vram_address1_13_s8 (
    .F(w_vram_address1_13_11),
    .I0(reg_screen_mode_1),
    .I1(reg_screen_mode_4),
    .I2(reg_screen_mode_0) 
);
defparam w_vram_address1_13_s8.INIT=8'h10;
  LUT2 w_vram_address1_13_s9 (
    .F(w_vram_address1_13_12),
    .I0(reg_sprite_disable),
    .I1(ff_vram_valid) 
);
defparam w_vram_address1_13_s9.INIT=4'h4;
  LUT3 w_vram_address1_13_s10 (
    .F(w_vram_address1_13_13),
    .I0(reg_sprite_attribute_table_base[14]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[14]) 
);
defparam w_vram_address1_13_s10.INIT=8'h07;
  LUT3 w_vram_address1_13_s11 (
    .F(w_vram_address1_13_14),
    .I0(reg_sprite_attribute_table_base[13]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[13]) 
);
defparam w_vram_address1_13_s11.INIT=8'h07;
  LUT3 w_vram_address1_12_s3 (
    .F(w_vram_address1_12_6),
    .I0(w_cpu_vram_address[12]),
    .I1(w_command_vram_address[12]),
    .I2(n198_7) 
);
defparam w_vram_address1_12_s3.INIT=8'hAC;
  LUT3 w_vram_address1_12_s4 (
    .F(w_vram_address1_12_7),
    .I0(reg_sprite_attribute_table_base[12]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[12]) 
);
defparam w_vram_address1_12_s4.INIT=8'h07;
  LUT3 w_vram_address1_11_s3 (
    .F(w_vram_address1_11_6),
    .I0(w_cpu_vram_address[11]),
    .I1(w_command_vram_address[11]),
    .I2(n198_7) 
);
defparam w_vram_address1_11_s3.INIT=8'hAC;
  LUT3 w_vram_address1_11_s4 (
    .F(w_vram_address1_11_7),
    .I0(reg_sprite_attribute_table_base[11]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[11]) 
);
defparam w_vram_address1_11_s4.INIT=8'h07;
  LUT3 w_vram_address1_10_s3 (
    .F(w_vram_address1_10_6),
    .I0(w_cpu_vram_address[10]),
    .I1(w_command_vram_address[10]),
    .I2(n198_7) 
);
defparam w_vram_address1_10_s3.INIT=8'hAC;
  LUT3 w_vram_address1_10_s4 (
    .F(w_vram_address1_10_7),
    .I0(reg_sprite_attribute_table_base[10]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[10]) 
);
defparam w_vram_address1_10_s4.INIT=8'h07;
  LUT3 w_vram_address1_9_s3 (
    .F(w_vram_address1_9_6),
    .I0(w_cpu_vram_address[9]),
    .I1(w_command_vram_address[9]),
    .I2(n198_7) 
);
defparam w_vram_address1_9_s3.INIT=8'hAC;
  LUT3 w_vram_address1_9_s4 (
    .F(w_vram_address1_9_7),
    .I0(reg_sprite_attribute_table_base[9]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[9]) 
);
defparam w_vram_address1_9_s4.INIT=8'h07;
  LUT3 w_vram_address1_8_s3 (
    .F(w_vram_address1_8_6),
    .I0(w_cpu_vram_address[8]),
    .I1(w_command_vram_address[8]),
    .I2(n198_7) 
);
defparam w_vram_address1_8_s3.INIT=8'hAC;
  LUT4 w_vram_address1_8_s4 (
    .F(w_vram_address1_8_7),
    .I0(ff_vram_valid),
    .I1(reg_sprite_attribute_table_base[8]),
    .I2(w_ic_vram_address[8]),
    .I3(w_vram_address1_13_6) 
);
defparam w_vram_address1_8_s4.INIT=16'h00F8;
  LUT3 w_vram_address1_7_s3 (
    .F(w_vram_address1_7_6),
    .I0(w_cpu_vram_address[7]),
    .I1(w_command_vram_address[7]),
    .I2(n198_7) 
);
defparam w_vram_address1_7_s3.INIT=8'hAC;
  LUT4 w_vram_address1_7_s4 (
    .F(w_vram_address1_7_7),
    .I0(reg_sprite_attribute_table_base[7]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[7]),
    .I3(w_vram_address1_13_6) 
);
defparam w_vram_address1_7_s4.INIT=16'h0007;
  LUT3 w_vram_address1_6_s3 (
    .F(w_vram_address1_6_6),
    .I0(w_cpu_vram_address[6]),
    .I1(w_command_vram_address[6]),
    .I2(n198_7) 
);
defparam w_vram_address1_6_s3.INIT=8'hAC;
  LUT3 w_vram_address1_6_s4 (
    .F(w_vram_address1_6_7),
    .I0(ff_current_plane_num[4]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[6]) 
);
defparam w_vram_address1_6_s4.INIT=8'h07;
  LUT3 w_vram_address1_5_s3 (
    .F(w_vram_address1_5_6),
    .I0(w_cpu_vram_address[5]),
    .I1(w_command_vram_address[5]),
    .I2(n198_7) 
);
defparam w_vram_address1_5_s3.INIT=8'hAC;
  LUT3 w_vram_address1_5_s4 (
    .F(w_vram_address1_5_7),
    .I0(ff_current_plane_num[3]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[5]) 
);
defparam w_vram_address1_5_s4.INIT=8'h07;
  LUT3 w_vram_address1_4_s3 (
    .F(w_vram_address1_4_6),
    .I0(w_cpu_vram_address[4]),
    .I1(w_command_vram_address[4]),
    .I2(n198_7) 
);
defparam w_vram_address1_4_s3.INIT=8'hAC;
  LUT3 w_vram_address1_4_s4 (
    .F(w_vram_address1_4_7),
    .I0(ff_current_plane_num[2]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[4]) 
);
defparam w_vram_address1_4_s4.INIT=8'h07;
  LUT3 w_vram_address1_3_s3 (
    .F(w_vram_address1_3_6),
    .I0(w_cpu_vram_address[3]),
    .I1(w_command_vram_address[3]),
    .I2(n198_7) 
);
defparam w_vram_address1_3_s3.INIT=8'hAC;
  LUT3 w_vram_address1_3_s4 (
    .F(w_vram_address1_3_7),
    .I0(ff_current_plane_num[1]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[3]) 
);
defparam w_vram_address1_3_s4.INIT=8'h07;
  LUT4 w_vram_address1_2_s3 (
    .F(w_vram_address1_2_6),
    .I0(w_cpu_vram_address[2]),
    .I1(w_command_vram_address[2]),
    .I2(n560_3),
    .I3(n198_5) 
);
defparam w_vram_address1_2_s3.INIT=16'hACCC;
  LUT4 w_vram_address1_1_s4 (
    .F(w_vram_address1_1_7),
    .I0(w_vram_address1_1_8),
    .I1(n198_5),
    .I2(w_screen_mode_vram_address[1]),
    .I3(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_1_s4.INIT=16'h0F77;
  LUT4 w_vram_address1_0_s2 (
    .F(w_vram_address1_0_5),
    .I0(w_vram_address1_0_6),
    .I1(n198_5),
    .I2(w_screen_mode_vram_address[0]),
    .I3(w_screen_mode_vram_valid) 
);
defparam w_vram_address1_0_s2.INIT=16'h0F77;
  LUT4 n198_s2 (
    .F(n198_5),
    .I0(w_pre_vram_refresh),
    .I1(ff_vram_refresh),
    .I2(w_cpu_vram_valid),
    .I3(w_screen_pos_x_Z[3]) 
);
defparam n198_s2.INIT=16'h1000;
  LUT2 n1481_s3 (
    .F(n1481_6),
    .I0(w_ic_vram_valid),
    .I1(w_screen_mode_vram_valid) 
);
defparam n1481_s3.INIT=4'h1;
  LUT3 n1481_s4 (
    .F(n1481_7),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_cpu_vram_valid),
    .I2(w_command_vram_valid) 
);
defparam n1481_s4.INIT=8'h07;
  LUT3 w_vram_address2_14_s5 (
    .F(w_vram_address2_14_10),
    .I0(w_cpu_vram_address[15]),
    .I1(w_command_vram_address[15]),
    .I2(n198_7) 
);
defparam w_vram_address2_14_s5.INIT=8'h53;
  LUT3 w_vram_address2_14_s6 (
    .F(w_vram_address2_14_11),
    .I0(reg_sprite_attribute_table_base[15]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[15]) 
);
defparam w_vram_address2_14_s6.INIT=8'h07;
  LUT3 w_vram_address2_15_s4 (
    .F(w_vram_address2_15_9),
    .I0(reg_sprite_attribute_table_base[16]),
    .I1(ff_vram_valid),
    .I2(w_ic_vram_address[16]) 
);
defparam w_vram_address2_15_s4.INIT=8'h07;
  LUT2 w_vram_address2_15_s5 (
    .F(w_vram_address2_15_10),
    .I0(w_screen_mode_vram_valid),
    .I1(w_screen_mode_vram_address[16]) 
);
defparam w_vram_address2_15_s5.INIT=4'h8;
  LUT4 w_vram_address2_15_s6 (
    .F(w_vram_address2_15_11),
    .I0(w_cpu_vram_address[16]),
    .I1(w_command_vram_address[16]),
    .I2(w_screen_mode_vram_valid),
    .I3(n198_7) 
);
defparam w_vram_address2_15_s6.INIT=16'h0A0C;
  LUT4 w_vram_address1_1_s5 (
    .F(w_vram_address1_1_8),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(w_cpu_vram_address[1]) 
);
defparam w_vram_address1_1_s5.INIT=16'h1000;
  LUT4 w_vram_address1_0_s3 (
    .F(w_vram_address1_0_6),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_cpu_vram_address[0]),
    .I3(w_screen_pos_x_Z[0]) 
);
defparam w_vram_address1_0_s3.INIT=16'h1000;
  LUT3 w_vram_address1_13_s12 (
    .F(w_vram_address1_13_16),
    .I0(w_vram_address1_13_9),
    .I1(w_screen_mode_vram_valid),
    .I2(w_screen_mode_vram_address[14]) 
);
defparam w_vram_address1_13_s12.INIT=8'h15;
  LUT4 ff_vram_write_s4 (
    .F(ff_vram_write_8),
    .I0(n1481_4),
    .I1(n1481_5),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam ff_vram_write_s4.INIT=16'h0D00;
  LUT4 n48_s2 (
    .F(n48_8),
    .I0(w_pre_vram_refresh),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n48_s2.INIT=16'h0200;
  LUT4 n198_s3 (
    .F(n198_7),
    .I0(w_screen_pos_x_Z[1]),
    .I1(w_screen_pos_x_Z[2]),
    .I2(w_screen_pos_x_Z[0]),
    .I3(n198_5) 
);
defparam n198_s3.INIT=16'h1000;
  LUT4 n329_s4 (
    .F(n329_10),
    .I0(n1481_4),
    .I1(n1481_5),
    .I2(w_sdram_valid),
    .I3(ff_sdr_ready) 
);
defparam n329_s4.INIT=16'h0D00;
  LUT2 n329_s5 (
    .F(n329_12),
    .I0(w_sdram_valid),
    .I1(ff_sdr_ready) 
);
defparam n329_s5.INIT=4'h4;
  DFFCE ff_vram_refresh_s0 (
    .Q(ff_vram_refresh),
    .D(w_pre_vram_refresh),
    .CLK(clk85m),
    .CE(n46_3),
    .CLEAR(n36_6) 
);
  DFFC ff_vram_refresh_pulse_s0 (
    .Q(w_sdram_refresh),
    .D(n48_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_16_s0 (
    .Q(w_sdram_address[16]),
    .D(w_vram_address2[16]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_15_s0 (
    .Q(w_sdram_address[15]),
    .D(w_vram_address2[15]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_14_s0 (
    .Q(w_sdram_address[14]),
    .D(w_vram_address2[14]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_13_s0 (
    .Q(w_sdram_address[13]),
    .D(w_vram_address1[13]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_12_s0 (
    .Q(w_sdram_address[12]),
    .D(w_vram_address1[12]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_11_s0 (
    .Q(w_sdram_address[11]),
    .D(w_vram_address1[11]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_10_s0 (
    .Q(w_sdram_address[10]),
    .D(w_vram_address1[10]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_9_s0 (
    .Q(w_sdram_address[9]),
    .D(w_vram_address1[9]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_8_s0 (
    .Q(w_sdram_address[8]),
    .D(w_vram_address1[8]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_7_s0 (
    .Q(w_sdram_address[7]),
    .D(w_vram_address1[7]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_6_s0 (
    .Q(w_sdram_address[6]),
    .D(w_vram_address1[6]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_5_s0 (
    .Q(w_sdram_address[5]),
    .D(w_vram_address1[5]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_4_s0 (
    .Q(w_sdram_address[4]),
    .D(w_vram_address1[4]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_3_s0 (
    .Q(w_sdram_address[3]),
    .D(w_vram_address1[3]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_2_s0 (
    .Q(w_sdram_address[2]),
    .D(w_vram_address1[2]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_1_s0 (
    .Q(ff_vram_address[1]),
    .D(w_vram_address1[1]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_address_0_s0 (
    .Q(ff_vram_address[0]),
    .D(w_vram_address1[0]),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_write_s0 (
    .Q(w_sdram_write),
    .D(n220_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_31_s0 (
    .Q(w_sdram_wdata[31]),
    .D(n221_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_30_s0 (
    .Q(w_sdram_wdata[30]),
    .D(n222_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_29_s0 (
    .Q(w_sdram_wdata[29]),
    .D(n223_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_28_s0 (
    .Q(w_sdram_wdata[28]),
    .D(n224_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_27_s0 (
    .Q(w_sdram_wdata[27]),
    .D(n225_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_26_s0 (
    .Q(w_sdram_wdata[26]),
    .D(n226_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_25_s0 (
    .Q(w_sdram_wdata[25]),
    .D(n227_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_24_s0 (
    .Q(w_sdram_wdata[24]),
    .D(n228_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_23_s0 (
    .Q(w_sdram_wdata[23]),
    .D(n229_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_22_s0 (
    .Q(w_sdram_wdata[22]),
    .D(n230_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_21_s0 (
    .Q(w_sdram_wdata[21]),
    .D(n231_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_20_s0 (
    .Q(w_sdram_wdata[20]),
    .D(n232_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_19_s0 (
    .Q(w_sdram_wdata[19]),
    .D(n233_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_18_s0 (
    .Q(w_sdram_wdata[18]),
    .D(n234_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_17_s0 (
    .Q(w_sdram_wdata[17]),
    .D(n235_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_16_s0 (
    .Q(w_sdram_wdata[16]),
    .D(n236_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_15_s0 (
    .Q(w_sdram_wdata[15]),
    .D(n237_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_14_s0 (
    .Q(w_sdram_wdata[14]),
    .D(n238_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_13_s0 (
    .Q(w_sdram_wdata[13]),
    .D(n239_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_12_s0 (
    .Q(w_sdram_wdata[12]),
    .D(n240_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_11_s0 (
    .Q(w_sdram_wdata[11]),
    .D(n241_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_10_s0 (
    .Q(w_sdram_wdata[10]),
    .D(n242_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_9_s0 (
    .Q(w_sdram_wdata[9]),
    .D(n243_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_8_s0 (
    .Q(w_sdram_wdata[8]),
    .D(n244_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_7_s0 (
    .Q(w_sdram_wdata[7]),
    .D(n245_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_6_s0 (
    .Q(w_sdram_wdata[6]),
    .D(n246_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_5_s0 (
    .Q(w_sdram_wdata[5]),
    .D(n247_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_4_s0 (
    .Q(w_sdram_wdata[4]),
    .D(n248_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_3_s0 (
    .Q(w_sdram_wdata[3]),
    .D(n249_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_2_s0 (
    .Q(w_sdram_wdata[2]),
    .D(n250_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_1_s0 (
    .Q(w_sdram_wdata[1]),
    .D(n251_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_wdata_0_s0 (
    .Q(w_sdram_wdata[0]),
    .D(n252_8),
    .CLK(clk85m),
    .CE(ff_vram_write_8),
    .CLEAR(n36_6) 
);
  DFFE ff_vram_wdata_mask_3_s0 (
    .Q(w_sdram_wdata_mask[3]),
    .D(n198_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_6) 
);
  DFFE ff_vram_wdata_mask_2_s0 (
    .Q(w_sdram_wdata_mask[2]),
    .D(n199_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_6) 
);
  DFFE ff_vram_wdata_mask_1_s0 (
    .Q(w_sdram_wdata_mask[1]),
    .D(n200_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_6) 
);
  DFFE ff_vram_wdata_mask_0_s0 (
    .Q(w_sdram_wdata_mask[0]),
    .D(n201_3),
    .CLK(clk85m),
    .CE(ff_vram_wdata_mask_3_6) 
);
  DFFCE ff_vram_rdata_sel_d1_2_s0 (
    .Q(ff_vram_rdata_sel_d1[2]),
    .D(ff_vram_rdata_sel[2]),
    .CLK(clk85m),
    .CE(n560_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_1_s0 (
    .Q(ff_vram_rdata_sel_d1[1]),
    .D(ff_vram_rdata_sel[1]),
    .CLK(clk85m),
    .CE(n560_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_rdata_sel_d1_0_s0 (
    .Q(ff_vram_rdata_sel_d1[0]),
    .D(ff_vram_rdata_sel[0]),
    .CLK(clk85m),
    .CE(n560_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_1_s0 (
    .Q(ff_vram_byte_sel[1]),
    .D(ff_vram_address[1]),
    .CLK(clk85m),
    .CE(n560_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vram_byte_sel_0_s0 (
    .Q(ff_vram_byte_sel[0]),
    .D(ff_vram_address[0]),
    .CLK(clk85m),
    .CE(n560_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_31_s0 (
    .Q(w_screen_mode_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_30_s0 (
    .Q(w_screen_mode_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_29_s0 (
    .Q(w_screen_mode_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_28_s0 (
    .Q(w_screen_mode_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_27_s0 (
    .Q(w_screen_mode_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_26_s0 (
    .Q(w_screen_mode_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_25_s0 (
    .Q(w_screen_mode_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_24_s0 (
    .Q(w_screen_mode_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_23_s0 (
    .Q(w_screen_mode_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_22_s0 (
    .Q(w_screen_mode_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_21_s0 (
    .Q(w_screen_mode_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_20_s0 (
    .Q(w_screen_mode_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_19_s0 (
    .Q(w_screen_mode_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_18_s0 (
    .Q(w_screen_mode_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_17_s0 (
    .Q(w_screen_mode_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_16_s0 (
    .Q(w_screen_mode_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_15_s0 (
    .Q(w_screen_mode_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_14_s0 (
    .Q(w_screen_mode_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_13_s0 (
    .Q(w_screen_mode_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_12_s0 (
    .Q(w_screen_mode_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_11_s0 (
    .Q(w_screen_mode_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_10_s0 (
    .Q(w_screen_mode_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_9_s0 (
    .Q(w_screen_mode_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_8_s0 (
    .Q(w_screen_mode_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_7_s0 (
    .Q(w_screen_mode_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_6_s0 (
    .Q(w_screen_mode_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_5_s0 (
    .Q(w_screen_mode_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_4_s0 (
    .Q(w_screen_mode_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_3_s0 (
    .Q(w_screen_mode_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_2_s0 (
    .Q(w_screen_mode_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_1_s0 (
    .Q(w_screen_mode_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_screen_mode_vram_rdata_0_s0 (
    .Q(w_screen_mode_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1523_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_31_s0 (
    .Q(w_sprite_vram_rdata_31),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1555_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_27_s0 (
    .Q(w_sprite_vram_rdata_27),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1555_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_26_s0 (
    .Q(w_sprite_vram_rdata_26),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1555_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_25_s0 (
    .Q(w_sprite_vram_rdata_25),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1555_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_24_s0 (
    .Q(w_sprite_vram_rdata_24),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1555_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_23_s0 (
    .Q(w_sprite_vram_rdata_23),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1555_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_22_s0 (
    .Q(w_sprite_vram_rdata_22),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1555_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_21_s0 (
    .Q(w_sprite_vram_rdata_21),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1555_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_20_s0 (
    .Q(w_sprite_vram_rdata_20),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1555_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_19_s0 (
    .Q(w_sprite_vram_rdata_19),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1555_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_18_s0 (
    .Q(w_sprite_vram_rdata_18),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1555_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_17_s0 (
    .Q(w_sprite_vram_rdata_17),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1555_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_16_s0 (
    .Q(w_sprite_vram_rdata_16),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1555_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_15_s0 (
    .Q(w_sprite_vram_rdata_15),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1555_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_14_s0 (
    .Q(w_sprite_vram_rdata_14),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1555_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_13_s0 (
    .Q(w_sprite_vram_rdata_13),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1555_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_12_s0 (
    .Q(w_sprite_vram_rdata_12),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1555_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_11_s0 (
    .Q(w_sprite_vram_rdata_11),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1555_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_10_s0 (
    .Q(w_sprite_vram_rdata_10),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1555_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_9_s0 (
    .Q(w_sprite_vram_rdata_9),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1555_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_8_s0 (
    .Q(w_sprite_vram_rdata_8),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1555_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_7_s0 (
    .Q(w_sprite_vram_rdata_7),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1555_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_6_s0 (
    .Q(w_sprite_vram_rdata_6),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1555_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_5_s0 (
    .Q(w_sprite_vram_rdata_5),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1555_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_4_s0 (
    .Q(w_sprite_vram_rdata_4),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1555_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_3_s0 (
    .Q(w_sprite_vram_rdata_3),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1555_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_2_s0 (
    .Q(w_sprite_vram_rdata_2),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1555_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_1_s0 (
    .Q(w_sprite_vram_rdata_1),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1555_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_sprite_vram_rdata_0_s0 (
    .Q(w_sprite_vram_rdata_0),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1555_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_7_s0 (
    .Q(w_cpu_vram_rdata[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1595_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_6_s0 (
    .Q(w_cpu_vram_rdata[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1595_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_5_s0 (
    .Q(w_cpu_vram_rdata[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1595_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_4_s0 (
    .Q(w_cpu_vram_rdata[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1595_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_3_s0 (
    .Q(w_cpu_vram_rdata[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1595_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_2_s0 (
    .Q(w_cpu_vram_rdata[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1595_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_1_s0 (
    .Q(w_cpu_vram_rdata[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1595_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_cpu_vram_rdata_0_s0 (
    .Q(w_cpu_vram_rdata[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1595_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_31_s0 (
    .Q(w_command_vram_rdata[31]),
    .D(w_sdram_rdata[31]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_30_s0 (
    .Q(w_command_vram_rdata[30]),
    .D(w_sdram_rdata[30]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_29_s0 (
    .Q(w_command_vram_rdata[29]),
    .D(w_sdram_rdata[29]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_28_s0 (
    .Q(w_command_vram_rdata[28]),
    .D(w_sdram_rdata[28]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_27_s0 (
    .Q(w_command_vram_rdata[27]),
    .D(w_sdram_rdata[27]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_26_s0 (
    .Q(w_command_vram_rdata[26]),
    .D(w_sdram_rdata[26]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_25_s0 (
    .Q(w_command_vram_rdata[25]),
    .D(w_sdram_rdata[25]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_24_s0 (
    .Q(w_command_vram_rdata[24]),
    .D(w_sdram_rdata[24]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_23_s0 (
    .Q(w_command_vram_rdata[23]),
    .D(w_sdram_rdata[23]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_22_s0 (
    .Q(w_command_vram_rdata[22]),
    .D(w_sdram_rdata[22]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_21_s0 (
    .Q(w_command_vram_rdata[21]),
    .D(w_sdram_rdata[21]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_20_s0 (
    .Q(w_command_vram_rdata[20]),
    .D(w_sdram_rdata[20]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_19_s0 (
    .Q(w_command_vram_rdata[19]),
    .D(w_sdram_rdata[19]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_18_s0 (
    .Q(w_command_vram_rdata[18]),
    .D(w_sdram_rdata[18]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_17_s0 (
    .Q(w_command_vram_rdata[17]),
    .D(w_sdram_rdata[17]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_16_s0 (
    .Q(w_command_vram_rdata[16]),
    .D(w_sdram_rdata[16]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_15_s0 (
    .Q(w_command_vram_rdata[15]),
    .D(w_sdram_rdata[15]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_14_s0 (
    .Q(w_command_vram_rdata[14]),
    .D(w_sdram_rdata[14]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_13_s0 (
    .Q(w_command_vram_rdata[13]),
    .D(w_sdram_rdata[13]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_12_s0 (
    .Q(w_command_vram_rdata[12]),
    .D(w_sdram_rdata[12]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_11_s0 (
    .Q(w_command_vram_rdata[11]),
    .D(w_sdram_rdata[11]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_10_s0 (
    .Q(w_command_vram_rdata[10]),
    .D(w_sdram_rdata[10]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_9_s0 (
    .Q(w_command_vram_rdata[9]),
    .D(w_sdram_rdata[9]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_8_s0 (
    .Q(w_command_vram_rdata[8]),
    .D(w_sdram_rdata[8]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_7_s0 (
    .Q(w_command_vram_rdata[7]),
    .D(w_sdram_rdata[7]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_6_s0 (
    .Q(w_command_vram_rdata[6]),
    .D(w_sdram_rdata[6]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_5_s0 (
    .Q(w_command_vram_rdata[5]),
    .D(w_sdram_rdata[5]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_4_s0 (
    .Q(w_command_vram_rdata[4]),
    .D(w_sdram_rdata[4]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_3_s0 (
    .Q(w_command_vram_rdata[3]),
    .D(w_sdram_rdata[3]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_2_s0 (
    .Q(w_command_vram_rdata[2]),
    .D(w_sdram_rdata[2]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_1_s0 (
    .Q(w_command_vram_rdata[1]),
    .D(w_sdram_rdata[1]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_command_vram_rdata_0_s0 (
    .Q(w_command_vram_rdata[0]),
    .D(w_sdram_rdata[0]),
    .CLK(clk85m),
    .CE(n1603_3),
    .CLEAR(n36_6) 
);
  DFFE ff_sprite_vram_rdata8_7_s0 (
    .Q(w_sprite_vram_rdata8[7]),
    .D(w_rdata8[7]),
    .CLK(clk85m),
    .CE(n1650_3) 
);
  DFFE ff_sprite_vram_rdata8_6_s0 (
    .Q(w_sprite_vram_rdata8[6]),
    .D(w_rdata8[6]),
    .CLK(clk85m),
    .CE(n1650_3) 
);
  DFFE ff_sprite_vram_rdata8_5_s0 (
    .Q(w_sprite_vram_rdata8[5]),
    .D(w_rdata8[5]),
    .CLK(clk85m),
    .CE(n1650_3) 
);
  DFFE ff_sprite_vram_rdata8_4_s0 (
    .Q(w_sprite_vram_rdata8[4]),
    .D(w_rdata8[4]),
    .CLK(clk85m),
    .CE(n1650_3) 
);
  DFFE ff_sprite_vram_rdata8_3_s0 (
    .Q(w_sprite_vram_rdata8[3]),
    .D(w_rdata8[3]),
    .CLK(clk85m),
    .CE(n1650_3) 
);
  DFFE ff_sprite_vram_rdata8_2_s0 (
    .Q(w_sprite_vram_rdata8[2]),
    .D(w_rdata8[2]),
    .CLK(clk85m),
    .CE(n1650_3) 
);
  DFFE ff_sprite_vram_rdata8_1_s0 (
    .Q(w_sprite_vram_rdata8[1]),
    .D(w_rdata8[1]),
    .CLK(clk85m),
    .CE(n1650_3) 
);
  DFFE ff_sprite_vram_rdata8_0_s0 (
    .Q(w_sprite_vram_rdata8[0]),
    .D(w_rdata8[0]),
    .CLK(clk85m),
    .CE(n1650_3) 
);
  DFFCE ff_vram_rdata_sel_1_s1 (
    .Q(ff_vram_rdata_sel[1]),
    .D(n27_9),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
defparam ff_vram_rdata_sel_1_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_0_s1 (
    .Q(ff_vram_rdata_sel[0]),
    .D(n31_7),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
defparam ff_vram_rdata_sel_0_s1.INIT=1'b0;
  DFFCE ff_cpu_vram_rdata_en_s1 (
    .Q(w_cpu_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_cpu_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_cpu_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_command_vram_rdata_en_s1 (
    .Q(w_command_vram_rdata_en),
    .D(w_sdram_rdata_en),
    .CLK(clk85m),
    .CE(ff_command_vram_rdata_en_6),
    .CLEAR(n36_6) 
);
defparam ff_command_vram_rdata_en_s1.INIT=1'b0;
  DFFCE ff_vram_rdata_sel_2_s1 (
    .Q(ff_vram_rdata_sel[2]),
    .D(n20_7),
    .CLK(clk85m),
    .CE(ff_vram_rdata_sel_2_7),
    .CLEAR(n36_6) 
);
defparam ff_vram_rdata_sel_2_s1.INIT=1'b0;
  DFFC ff_vram_valid_s5 (
    .Q(w_sdram_valid),
    .D(n329_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_vram_valid_s5.INIT=1'b0;
  MUX2_LUT5 w_rdata8_7_s5 (
    .O(w_rdata8[7]),
    .I0(w_rdata8_7_6),
    .I1(w_rdata8_7_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_6_s5 (
    .O(w_rdata8[6]),
    .I0(w_rdata8_6_6),
    .I1(w_rdata8_6_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_5_s5 (
    .O(w_rdata8[5]),
    .I0(w_rdata8_5_6),
    .I1(w_rdata8_5_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_4_s5 (
    .O(w_rdata8[4]),
    .I0(w_rdata8_4_6),
    .I1(w_rdata8_4_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_3_s5 (
    .O(w_rdata8[3]),
    .I0(w_rdata8_3_6),
    .I1(w_rdata8_3_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_2_s5 (
    .O(w_rdata8[2]),
    .I0(w_rdata8_2_6),
    .I1(w_rdata8_2_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_1_s5 (
    .O(w_rdata8[1]),
    .I0(w_rdata8_1_6),
    .I1(w_rdata8_1_7),
    .S0(ff_vram_byte_sel[1]) 
);
  MUX2_LUT5 w_rdata8_0_s5 (
    .O(w_rdata8[0]),
    .I0(w_rdata8_0_6),
    .I1(w_rdata8_0_7),
    .S0(ff_vram_byte_sel[1]) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_vram_interface */
module vdp_color_palette_ram (
  clk85m,
  ff_display_color_oe,
  w_palette_valid,
  w_palette_b,
  w_palette_r,
  w_palette_num,
  ff_display_color,
  w_palette_g,
  w_display_r16,
  w_display_g16,
  w_display_b16
)
;
input clk85m;
input ff_display_color_oe;
input w_palette_valid;
input [2:0] w_palette_b;
input [2:0] w_palette_r;
input [3:0] w_palette_num;
input [3:0] ff_display_color;
input [2:0] w_palette_g;
output [2:0] w_display_r16;
output [2:0] w_display_g16;
output [2:0] w_display_b16;
wire n14_4;
wire n18_3;
wire n19_2;
wire n20_3;
wire n16_3;
wire n17_3;
wire n12_4;
wire n13_3;
wire n15_4;
wire [3:1] DO;
wire VCC;
wire GND;
  DFFE ff_display_r_1_s0 (
    .Q(w_display_r16[1]),
    .D(n13_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_0_s0 (
    .Q(w_display_r16[0]),
    .D(n14_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_2_s0 (
    .Q(w_display_g16[2]),
    .D(n15_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_1_s0 (
    .Q(w_display_g16[1]),
    .D(n16_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_g_0_s0 (
    .Q(w_display_g16[0]),
    .D(n17_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_2_s0 (
    .Q(w_display_b16[2]),
    .D(n18_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_1_s0 (
    .Q(w_display_b16[1]),
    .D(n19_2),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_b_0_s0 (
    .Q(w_display_b16[0]),
    .D(n20_3),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  DFFE ff_display_r_2_s0 (
    .Q(w_display_r16[2]),
    .D(n12_4),
    .CLK(clk85m),
    .CE(ff_display_color_oe) 
);
  RAM16SDP4 ram_b_ram_b_0_0_s (
    .DO({n14_4,n18_3,n19_2,n20_3}),
    .DI({w_palette_r[0],w_palette_b[2:0]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_1_s (
    .DO({n16_3,n17_3,n12_4,n13_3}),
    .DI({w_palette_g[1:0],w_palette_r[2:1]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  RAM16SDP4 ram_b_ram_b_0_2_s (
    .DO({DO[3:1],n15_4}),
    .DI({GND,GND,GND,w_palette_g[2]}),
    .WAD(w_palette_num[3:0]),
    .RAD(ff_display_color[3:0]),
    .WRE(w_palette_valid),
    .CLK(clk85m) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette_ram */
module vdp_color_palette (
  clk85m,
  n36_6,
  reg_color0_opaque,
  n1350_13,
  w_sprite_display_color_en,
  n1632_8,
  w_palette_valid,
  n1449_11,
  ff_next_vram3_7_11,
  w_palette_num,
  w_palette_r,
  w_palette_g,
  w_palette_b,
  w_screen_mode_display_color,
  w_screen_pos_x_Z,
  reg_screen_mode,
  w_sprite_display_color,
  reg_backdrop_color,
  w_4colors_mode_5,
  n291_4,
  n240_6,
  ff_display_color_7_11,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_b
)
;
input clk85m;
input n36_6;
input reg_color0_opaque;
input n1350_13;
input w_sprite_display_color_en;
input n1632_8;
input w_palette_valid;
input n1449_11;
input ff_next_vram3_7_11;
input [3:0] w_palette_num;
input [2:0] w_palette_r;
input [2:0] w_palette_g;
input [2:0] w_palette_b;
input [7:0] w_screen_mode_display_color;
input [3:0] w_screen_pos_x_Z;
input [4:0] reg_screen_mode;
input [3:0] w_sprite_display_color;
input [3:0] reg_backdrop_color;
output w_4colors_mode_5;
output n291_4;
output n240_6;
output ff_display_color_7_11;
output w_vdp_r_0;
output w_vdp_r_1;
output w_vdp_r_5;
output w_vdp_r_6;
output w_vdp_r_7;
output w_vdp_g_0;
output w_vdp_g_1;
output w_vdp_g_5;
output w_vdp_g_6;
output w_vdp_g_7;
output [7:0] w_vdp_b;
wire n8_21;
wire n9_21;
wire n10_21;
wire n11_21;
wire n12_21;
wire n13_21;
wire n14_21;
wire n15_21;
wire n16_21;
wire n298_13;
wire n299_13;
wire n306_13;
wire n307_13;
wire n127_3;
wire n240_3;
wire n249_3;
wire n250_3;
wire n251_3;
wire n252_3;
wire n253_3;
wire n254_3;
wire n255_3;
wire n256_4;
wire n291_3;
wire n366_3;
wire n367_3;
wire n368_3;
wire n369_3;
wire n372_3;
wire n373_3;
wire ff_display_color_7_8;
wire n216_7;
wire w_palette_valid_29;
wire n197_5;
wire n196_5;
wire n195_5;
wire n194_5;
wire n127_4;
wire n127_5;
wire n249_4;
wire n252_4;
wire n256_5;
wire n373_4;
wire n197_6;
wire n197_7;
wire n197_8;
wire n196_6;
wire n196_7;
wire n195_6;
wire n195_7;
wire n194_6;
wire n199_6;
wire n197_10;
wire n196_8;
wire n199_7;
wire n202_6;
wire n201_6;
wire n200_6;
wire n199_9;
wire n197_12;
wire n195_10;
wire n168_4;
wire n169_4;
wire n172_4;
wire n173_4;
wire n22_8;
wire ff_display_color_oe;
wire n21_1;
wire n21_2;
wire n20_1;
wire n20_2;
wire n19_1;
wire n19_2;
wire n18_1;
wire n18_0_COUT;
wire n176_3;
wire n177_3;
wire ff_palette_num_3_9;
wire [3:0] w_palette_num_0;
wire [2:0] w_palette_r_0;
wire [2:0] w_palette_g_0;
wire [2:0] w_palette_b_0;
wire [2:0] w_display_r;
wire [2:0] w_display_g;
wire [1:0] w_display_b;
wire [4:0] ff_palette_num;
wire [2:0] ff_palette_r;
wire [2:0] ff_palette_g;
wire [2:0] ff_palette_b;
wire [7:0] ff_display_color256;
wire [7:0] ff_display_color;
wire [2:0] w_display_r16;
wire [2:0] w_display_g16;
wire [2:0] w_display_b16;
wire VCC;
wire GND;
  LUT4 n8_s16 (
    .F(n8_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n8_s16.INIT=16'h77A0;
  LUT4 n9_s16 (
    .F(n9_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n9_s16.INIT=16'h57D4;
  LUT4 n10_s16 (
    .F(n10_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n10_s16.INIT=16'h69AE;
  LUT4 n11_s16 (
    .F(n11_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n11_s16.INIT=16'h7058;
  LUT4 n12_s16 (
    .F(n12_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n12_s16.INIT=16'h455C;
  LUT4 n13_s16 (
    .F(n13_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n13_s16.INIT=16'h7FFE;
  LUT4 n14_s16 (
    .F(n14_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n14_s16.INIT=16'h6E46;
  LUT4 n15_s16 (
    .F(n15_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n15_s16.INIT=16'h5756;
  LUT4 n16_s16 (
    .F(n16_21),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[1]),
    .I2(ff_palette_num[2]),
    .I3(ff_palette_num[3]) 
);
defparam n16_s16.INIT=16'h61BC;
  LUT3 n298_s8 (
    .F(n298_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n298_s8.INIT=8'hF8;
  LUT3 n299_s8 (
    .F(n299_13),
    .I0(w_display_r[0]),
    .I1(w_display_r[1]),
    .I2(w_display_r[2]) 
);
defparam n299_s8.INIT=8'hE6;
  LUT3 n306_s8 (
    .F(n306_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n306_s8.INIT=8'hF8;
  LUT3 n307_s8 (
    .F(n307_13),
    .I0(w_display_g[0]),
    .I1(w_display_g[1]),
    .I2(w_display_g[2]) 
);
defparam n307_s8.INIT=8'hE6;
  LUT3 w_palette_num_3_s1 (
    .F(w_palette_num_0[3]),
    .I0(w_palette_num[3]),
    .I1(ff_palette_num[3]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_3_s1.INIT=8'hAC;
  LUT3 w_palette_num_2_s1 (
    .F(w_palette_num_0[2]),
    .I0(ff_palette_num[2]),
    .I1(w_palette_num[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_2_s1.INIT=8'hCA;
  LUT3 w_palette_num_1_s1 (
    .F(w_palette_num_0[1]),
    .I0(ff_palette_num[1]),
    .I1(w_palette_num[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_1_s1.INIT=8'hCA;
  LUT3 w_palette_num_0_s1 (
    .F(w_palette_num_0[0]),
    .I0(ff_palette_num[0]),
    .I1(w_palette_num[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_num_0_s1.INIT=8'hCA;
  LUT3 w_palette_r_2_s0 (
    .F(w_palette_r_0[2]),
    .I0(ff_palette_r[2]),
    .I1(w_palette_r[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_2_s0.INIT=8'hCA;
  LUT3 w_palette_r_1_s0 (
    .F(w_palette_r_0[1]),
    .I0(ff_palette_r[1]),
    .I1(w_palette_r[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_1_s0.INIT=8'hCA;
  LUT3 w_palette_r_0_s0 (
    .F(w_palette_r_0[0]),
    .I0(ff_palette_r[0]),
    .I1(w_palette_r[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_r_0_s0.INIT=8'hCA;
  LUT3 w_palette_g_2_s0 (
    .F(w_palette_g_0[2]),
    .I0(ff_palette_g[2]),
    .I1(w_palette_g[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_2_s0.INIT=8'hCA;
  LUT3 w_palette_g_1_s0 (
    .F(w_palette_g_0[1]),
    .I0(ff_palette_g[1]),
    .I1(w_palette_g[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_1_s0.INIT=8'hCA;
  LUT3 w_palette_g_0_s0 (
    .F(w_palette_g_0[0]),
    .I0(ff_palette_g[0]),
    .I1(w_palette_g[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_g_0_s0.INIT=8'hCA;
  LUT3 w_palette_b_2_s0 (
    .F(w_palette_b_0[2]),
    .I0(ff_palette_b[2]),
    .I1(w_palette_b[2]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_2_s0.INIT=8'hCA;
  LUT3 w_palette_b_1_s0 (
    .F(w_palette_b_0[1]),
    .I0(ff_palette_b[1]),
    .I1(w_palette_b[1]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_1_s0.INIT=8'hCA;
  LUT3 w_palette_b_0_s0 (
    .F(w_palette_b_0[0]),
    .I0(ff_palette_b[0]),
    .I1(w_palette_b[0]),
    .I2(ff_palette_num[4]) 
);
defparam w_palette_b_0_s0.INIT=8'hCA;
  LUT4 n127_s0 (
    .F(n127_3),
    .I0(reg_color0_opaque),
    .I1(w_screen_mode_display_color[0]),
    .I2(n127_4),
    .I3(n127_5) 
);
defparam n127_s0.INIT=16'hEFFF;
  LUT2 n240_s0 (
    .F(n240_3),
    .I0(n1350_13),
    .I1(n240_6) 
);
defparam n240_s0.INIT=4'h8;
  LUT4 n249_s0 (
    .F(n249_3),
    .I0(n249_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[7]),
    .I3(w_sprite_display_color_en) 
);
defparam n249_s0.INIT=16'h44F0;
  LUT3 n250_s0 (
    .F(n250_3),
    .I0(ff_display_color[6]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n250_s0.INIT=8'hCA;
  LUT3 n251_s0 (
    .F(n251_3),
    .I0(ff_display_color[5]),
    .I1(ff_display_color[2]),
    .I2(w_sprite_display_color_en) 
);
defparam n251_s0.INIT=8'hCA;
  LUT4 n252_s0 (
    .F(n252_3),
    .I0(n252_4),
    .I1(ff_display_color[3]),
    .I2(ff_display_color[4]),
    .I3(w_sprite_display_color_en) 
);
defparam n252_s0.INIT=16'h44F0;
  LUT3 n253_s0 (
    .F(n253_3),
    .I0(ff_display_color[3]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n253_s0.INIT=8'h3A;
  LUT3 n254_s0 (
    .F(n254_3),
    .I0(ff_display_color[2]),
    .I1(n252_4),
    .I2(w_sprite_display_color_en) 
);
defparam n254_s0.INIT=8'h3A;
  LUT4 n255_s0 (
    .F(n255_3),
    .I0(ff_display_color[3]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[1]),
    .I3(w_sprite_display_color_en) 
);
defparam n255_s0.INIT=16'h88F0;
  LUT2 n256_s1 (
    .F(n256_4),
    .I0(n256_5),
    .I1(ff_display_color[0]) 
);
defparam n256_s1.INIT=4'hE;
  LUT3 w_display_r_2_s0 (
    .F(w_display_r[2]),
    .I0(ff_display_color256[4]),
    .I1(w_display_r16[2]),
    .I2(n1350_13) 
);
defparam w_display_r_2_s0.INIT=8'hAC;
  LUT3 w_display_r_1_s0 (
    .F(w_display_r[1]),
    .I0(ff_display_color256[3]),
    .I1(w_display_r16[1]),
    .I2(n1350_13) 
);
defparam w_display_r_1_s0.INIT=8'hAC;
  LUT3 w_display_r_0_s0 (
    .F(w_display_r[0]),
    .I0(ff_display_color256[2]),
    .I1(w_display_r16[0]),
    .I2(n1350_13) 
);
defparam w_display_r_0_s0.INIT=8'hAC;
  LUT3 w_display_g_2_s0 (
    .F(w_display_g[2]),
    .I0(ff_display_color256[7]),
    .I1(w_display_g16[2]),
    .I2(n1350_13) 
);
defparam w_display_g_2_s0.INIT=8'hAC;
  LUT3 w_display_g_1_s0 (
    .F(w_display_g[1]),
    .I0(ff_display_color256[6]),
    .I1(w_display_g16[1]),
    .I2(n1350_13) 
);
defparam w_display_g_1_s0.INIT=8'hAC;
  LUT3 w_display_g_0_s0 (
    .F(w_display_g[0]),
    .I0(ff_display_color256[5]),
    .I1(w_display_g16[0]),
    .I2(n1350_13) 
);
defparam w_display_g_0_s0.INIT=8'hAC;
  LUT3 w_display_b_1_s0 (
    .F(w_display_b[1]),
    .I0(ff_display_color256[1]),
    .I1(w_display_b16[1]),
    .I2(n1350_13) 
);
defparam w_display_b_1_s0.INIT=8'hAC;
  LUT3 w_display_b_0_s0 (
    .F(w_display_b[0]),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[0]),
    .I2(n1350_13) 
);
defparam w_display_b_0_s0.INIT=8'hAC;
  LUT4 n291_s0 (
    .F(n291_3),
    .I0(n1632_8),
    .I1(w_screen_pos_x_Z[3]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(n291_4) 
);
defparam n291_s0.INIT=16'h7000;
  LUT3 n366_s0 (
    .F(n366_3),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[1]),
    .I2(n1350_13) 
);
defparam n366_s0.INIT=8'hCA;
  LUT3 n367_s0 (
    .F(n367_3),
    .I0(ff_display_color256[0]),
    .I1(w_display_b16[1]),
    .I2(n1350_13) 
);
defparam n367_s0.INIT=8'hAC;
  LUT3 n368_s0 (
    .F(n368_3),
    .I0(w_display_b16[0]),
    .I1(ff_display_color256[1]),
    .I2(n1350_13) 
);
defparam n368_s0.INIT=8'hCA;
  LUT3 n369_s0 (
    .F(n369_3),
    .I0(w_display_b16[2]),
    .I1(ff_display_color256[0]),
    .I2(n1350_13) 
);
defparam n369_s0.INIT=8'hCA;
  LUT4 n372_s0 (
    .F(n372_3),
    .I0(n1350_13),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]),
    .I3(n366_3) 
);
defparam n372_s0.INIT=16'hFF40;
  LUT3 n373_s0 (
    .F(n373_3),
    .I0(ff_display_color256[0]),
    .I1(n373_4),
    .I2(n1350_13) 
);
defparam n373_s0.INIT=8'hAC;
  LUT4 ff_display_color_7_s3 (
    .F(ff_display_color_7_8),
    .I0(n1632_8),
    .I1(w_screen_pos_x_Z[3]),
    .I2(ff_display_color_7_11),
    .I3(n1350_13) 
);
defparam ff_display_color_7_s3.INIT=16'hFF70;
  LUT4 n216_s2 (
    .F(n216_7),
    .I0(n1632_8),
    .I1(w_screen_pos_x_Z[3]),
    .I2(n1350_13),
    .I3(ff_display_color_7_11) 
);
defparam n216_s2.INIT=16'h0700;
  LUT2 w_palette_valid_s1 (
    .F(w_palette_valid_29),
    .I0(w_palette_valid),
    .I1(ff_palette_num[4]) 
);
defparam w_palette_valid_s1.INIT=4'hB;
  LUT4 n197_s1 (
    .F(n197_5),
    .I0(n197_6),
    .I1(n197_7),
    .I2(w_screen_mode_display_color[0]),
    .I3(n197_8) 
);
defparam n197_s1.INIT=16'hEEF0;
  LUT4 n196_s1 (
    .F(n196_5),
    .I0(n196_6),
    .I1(n196_7),
    .I2(w_screen_mode_display_color[1]),
    .I3(n197_8) 
);
defparam n196_s1.INIT=16'hEEF0;
  LUT4 n195_s1 (
    .F(n195_5),
    .I0(n195_6),
    .I1(w_screen_mode_display_color[2]),
    .I2(n195_7),
    .I3(n195_10) 
);
defparam n195_s1.INIT=16'h4F44;
  LUT4 n194_s1 (
    .F(n194_5),
    .I0(n195_6),
    .I1(w_screen_mode_display_color[3]),
    .I2(n194_6),
    .I3(n195_10) 
);
defparam n194_s1.INIT=16'h4F44;
  LUT4 w_4colors_mode_s2 (
    .F(w_4colors_mode_5),
    .I0(reg_screen_mode[0]),
    .I1(reg_screen_mode[1]),
    .I2(reg_screen_mode[3]),
    .I3(reg_screen_mode[4]) 
);
defparam w_4colors_mode_s2.INIT=16'h0100;
  LUT3 n127_s1 (
    .F(n127_4),
    .I0(w_screen_mode_display_color[5]),
    .I1(w_screen_mode_display_color[6]),
    .I2(w_screen_mode_display_color[7]) 
);
defparam n127_s1.INIT=8'h01;
  LUT4 n127_s2 (
    .F(n127_5),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[2]),
    .I2(w_screen_mode_display_color[3]),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n127_s2.INIT=16'h0001;
  LUT3 n249_s1 (
    .F(n249_4),
    .I0(ff_display_color[0]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[2]) 
);
defparam n249_s1.INIT=8'h0E;
  LUT4 n252_s1 (
    .F(n252_4),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[0]),
    .I2(ff_display_color[3]),
    .I3(ff_display_color[1]) 
);
defparam n252_s1.INIT=16'h00EF;
  LUT4 n256_s2 (
    .F(n256_5),
    .I0(ff_display_color[2]),
    .I1(ff_display_color[1]),
    .I2(ff_display_color[3]),
    .I3(w_sprite_display_color_en) 
);
defparam n256_s2.INIT=16'h1000;
  LUT2 n291_s1 (
    .F(n291_4),
    .I0(w_screen_pos_x_Z[0]),
    .I1(w_screen_pos_x_Z[1]) 
);
defparam n291_s1.INIT=4'h1;
  LUT3 n373_s1 (
    .F(n373_4),
    .I0(w_display_b16[2]),
    .I1(w_display_b16[0]),
    .I2(w_display_b16[1]) 
);
defparam n373_s1.INIT=8'hBC;
  LUT4 n197_s2 (
    .F(n197_6),
    .I0(w_sprite_display_color[2]),
    .I1(w_sprite_display_color[0]),
    .I2(n197_12),
    .I3(w_sprite_display_color_en) 
);
defparam n197_s2.INIT=16'hAC00;
  LUT4 n197_s3 (
    .F(n197_7),
    .I0(n177_3),
    .I1(n197_10),
    .I2(n199_6),
    .I3(n1449_11) 
);
defparam n197_s3.INIT=16'h030A;
  LUT3 n197_s4 (
    .F(n197_8),
    .I0(n199_6),
    .I1(n1350_13),
    .I2(ff_next_vram3_7_11) 
);
defparam n197_s4.INIT=8'h0B;
  LUT4 n196_s2 (
    .F(n196_6),
    .I0(w_sprite_display_color[3]),
    .I1(w_sprite_display_color[1]),
    .I2(n197_12),
    .I3(w_sprite_display_color_en) 
);
defparam n196_s2.INIT=16'hAC00;
  LUT4 n196_s3 (
    .F(n196_7),
    .I0(n176_3),
    .I1(n196_8),
    .I2(n199_6),
    .I3(n1449_11) 
);
defparam n196_s3.INIT=16'h030A;
  LUT3 n195_s2 (
    .F(n195_6),
    .I0(n197_12),
    .I1(n199_6),
    .I2(n197_8) 
);
defparam n195_s2.INIT=8'hE0;
  LUT4 n195_s3 (
    .F(n195_7),
    .I0(n127_3),
    .I1(reg_backdrop_color[2]),
    .I2(w_sprite_display_color[2]),
    .I3(n199_6) 
);
defparam n195_s3.INIT=16'h0FBB;
  LUT4 n194_s2 (
    .F(n194_6),
    .I0(n127_3),
    .I1(reg_backdrop_color[3]),
    .I2(w_sprite_display_color[3]),
    .I3(n199_6) 
);
defparam n194_s2.INIT=16'h0FBB;
  LUT4 n199_s3 (
    .F(n199_6),
    .I0(reg_color0_opaque),
    .I1(w_sprite_display_color[0]),
    .I2(n199_7),
    .I3(w_sprite_display_color_en) 
);
defparam n199_s3.INIT=16'hEF00;
  LUT3 n197_s6 (
    .F(n197_10),
    .I0(n127_3),
    .I1(reg_backdrop_color[0]),
    .I2(w_screen_mode_display_color[0]) 
);
defparam n197_s6.INIT=8'h0B;
  LUT3 n196_s4 (
    .F(n196_8),
    .I0(n127_3),
    .I1(reg_backdrop_color[1]),
    .I2(w_screen_mode_display_color[1]) 
);
defparam n196_s4.INIT=8'h0B;
  LUT3 n199_s4 (
    .F(n199_7),
    .I0(w_sprite_display_color[1]),
    .I1(w_sprite_display_color[2]),
    .I2(w_sprite_display_color[3]) 
);
defparam n199_s4.INIT=8'h01;
  LUT4 n240_s2 (
    .F(n240_6),
    .I0(w_screen_pos_x_Z[3]),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[2]),
    .I3(w_screen_pos_x_Z[1]) 
);
defparam n240_s2.INIT=16'h0100;
  LUT4 n202_s2 (
    .F(n202_6),
    .I0(n199_6),
    .I1(n1449_11),
    .I2(n197_8),
    .I3(w_screen_mode_display_color[4]) 
);
defparam n202_s2.INIT=16'h4F00;
  LUT4 n201_s2 (
    .F(n201_6),
    .I0(n199_6),
    .I1(n1449_11),
    .I2(n197_8),
    .I3(w_screen_mode_display_color[5]) 
);
defparam n201_s2.INIT=16'h4F00;
  LUT4 n200_s2 (
    .F(n200_6),
    .I0(n199_6),
    .I1(n1449_11),
    .I2(n197_8),
    .I3(w_screen_mode_display_color[6]) 
);
defparam n200_s2.INIT=16'h4F00;
  LUT4 n199_s5 (
    .F(n199_9),
    .I0(n199_6),
    .I1(n1449_11),
    .I2(n197_8),
    .I3(w_screen_mode_display_color[7]) 
);
defparam n199_s5.INIT=16'h4F00;
  LUT3 ff_display_color_7_s5 (
    .F(ff_display_color_7_11),
    .I0(w_screen_pos_x_Z[2]),
    .I1(w_screen_pos_x_Z[0]),
    .I2(w_screen_pos_x_Z[1]) 
);
defparam ff_display_color_7_s5.INIT=8'h01;
  LUT3 n197_s7 (
    .F(n197_12),
    .I0(n1449_11),
    .I1(reg_screen_mode[2]),
    .I2(w_4colors_mode_5) 
);
defparam n197_s7.INIT=8'h10;
  LUT3 n195_s5 (
    .F(n195_10),
    .I0(reg_screen_mode[2]),
    .I1(w_4colors_mode_5),
    .I2(n197_8) 
);
defparam n195_s5.INIT=8'hB0;
  LUT4 n176_s2 (
    .F(n168_4),
    .I0(w_screen_mode_display_color[1]),
    .I1(w_screen_mode_display_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n176_s2.INIT=16'hACAA;
  LUT4 n177_s2 (
    .F(n169_4),
    .I0(w_screen_mode_display_color[0]),
    .I1(w_screen_mode_display_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n177_s2.INIT=16'hACAA;
  LUT4 n176_s1 (
    .F(n172_4),
    .I0(reg_backdrop_color[1]),
    .I1(reg_backdrop_color[3]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n176_s1.INIT=16'hACAA;
  LUT4 n177_s1 (
    .F(n173_4),
    .I0(reg_backdrop_color[0]),
    .I1(reg_backdrop_color[2]),
    .I2(reg_screen_mode[2]),
    .I3(w_4colors_mode_5) 
);
defparam n177_s1.INIT=16'hACAA;
  LUT2 n22_s3 (
    .F(n22_8),
    .I0(ff_palette_num[0]),
    .I1(ff_palette_num[4]) 
);
defparam n22_s3.INIT=4'h9;
  DFFCE ff_palette_num_3_s0 (
    .Q(ff_palette_num[3]),
    .D(n19_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_2_s0 (
    .Q(ff_palette_num[2]),
    .D(n20_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_num_1_s0 (
    .Q(ff_palette_num[1]),
    .D(n21_1),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_2_s0 (
    .Q(ff_palette_r[2]),
    .D(n8_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_1_s0 (
    .Q(ff_palette_r[1]),
    .D(n9_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_r_0_s0 (
    .Q(ff_palette_r[0]),
    .D(n10_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_2_s0 (
    .Q(ff_palette_g[2]),
    .D(n14_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_1_s0 (
    .Q(ff_palette_g[1]),
    .D(n15_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_g_0_s0 (
    .Q(ff_palette_g[0]),
    .D(n16_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_2_s0 (
    .Q(ff_palette_b[2]),
    .D(n11_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_1_s0 (
    .Q(ff_palette_b[1]),
    .D(n12_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFCE ff_palette_b_0_s0 (
    .Q(ff_palette_b[0]),
    .D(n13_21),
    .CLK(clk85m),
    .CE(ff_palette_num_3_9),
    .CLEAR(n36_6) 
);
  DFFC ff_display_color_oe_s0 (
    .Q(ff_display_color_oe),
    .D(n216_7),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_7_s0 (
    .Q(ff_display_color256[7]),
    .D(n249_3),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_6_s0 (
    .Q(ff_display_color256[6]),
    .D(n250_3),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_5_s0 (
    .Q(ff_display_color256[5]),
    .D(n251_3),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_4_s0 (
    .Q(ff_display_color256[4]),
    .D(n252_3),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_3_s0 (
    .Q(ff_display_color256[3]),
    .D(n253_3),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_2_s0 (
    .Q(ff_display_color256[2]),
    .D(n254_3),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_1_s0 (
    .Q(ff_display_color256[1]),
    .D(n255_3),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color256_0_s0 (
    .Q(ff_display_color256[0]),
    .D(n256_4),
    .CLK(clk85m),
    .CE(n240_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_7_s0 (
    .Q(w_vdp_r_7),
    .D(w_display_r[2]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_6_s0 (
    .Q(w_vdp_r_6),
    .D(w_display_r[1]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_5_s0 (
    .Q(w_vdp_r_5),
    .D(w_display_r[0]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_1_s0 (
    .Q(w_vdp_r_1),
    .D(n298_13),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_r_0_s0 (
    .Q(w_vdp_r_0),
    .D(n299_13),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_7_s0 (
    .Q(w_vdp_g_7),
    .D(w_display_g[2]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_6_s0 (
    .Q(w_vdp_g_6),
    .D(w_display_g[1]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_5_s0 (
    .Q(w_vdp_g_5),
    .D(w_display_g[0]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_1_s0 (
    .Q(w_vdp_g_1),
    .D(n306_13),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_g_0_s0 (
    .Q(w_vdp_g_0),
    .D(n307_13),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_7_s0 (
    .Q(w_vdp_b[7]),
    .D(n366_3),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_6_s0 (
    .Q(w_vdp_b[6]),
    .D(n367_3),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_5_s0 (
    .Q(w_vdp_b[5]),
    .D(n368_3),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_4_s0 (
    .Q(w_vdp_b[4]),
    .D(n369_3),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_3_s0 (
    .Q(w_vdp_b[3]),
    .D(w_display_b[1]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_2_s0 (
    .Q(w_vdp_b[2]),
    .D(w_display_b[0]),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_1_s0 (
    .Q(w_vdp_b[1]),
    .D(n372_3),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_vdp_b_0_s0 (
    .Q(w_vdp_b[0]),
    .D(n373_3),
    .CLK(clk85m),
    .CE(n291_3),
    .CLEAR(n36_6) 
);
  DFFCE ff_display_color_7_s1 (
    .Q(ff_display_color[7]),
    .D(n199_9),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_7_s1.INIT=1'b0;
  DFFCE ff_display_color_6_s1 (
    .Q(ff_display_color[6]),
    .D(n200_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_6_s1.INIT=1'b0;
  DFFCE ff_display_color_5_s1 (
    .Q(ff_display_color[5]),
    .D(n201_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_5_s1.INIT=1'b0;
  DFFCE ff_display_color_4_s1 (
    .Q(ff_display_color[4]),
    .D(n202_6),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_4_s1.INIT=1'b0;
  DFFCE ff_display_color_3_s1 (
    .Q(ff_display_color[3]),
    .D(n194_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_3_s1.INIT=1'b0;
  DFFCE ff_display_color_2_s1 (
    .Q(ff_display_color[2]),
    .D(n195_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_2_s1.INIT=1'b0;
  DFFCE ff_display_color_1_s1 (
    .Q(ff_display_color[1]),
    .D(n196_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_1_s1.INIT=1'b0;
  DFFCE ff_display_color_0_s1 (
    .Q(ff_display_color[0]),
    .D(n197_5),
    .CLK(clk85m),
    .CE(ff_display_color_7_8),
    .CLEAR(n36_6) 
);
defparam ff_display_color_0_s1.INIT=1'b0;
  DFFCE ff_palette_num_4_s1 (
    .Q(ff_palette_num[4]),
    .D(VCC),
    .CLK(clk85m),
    .CE(n18_1),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_4_s1.INIT=1'b0;
  DFFC ff_palette_num_0_s2 (
    .Q(ff_palette_num[0]),
    .D(n22_8),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_palette_num_0_s2.INIT=1'b0;
  ALU n21_s (
    .SUM(n21_1),
    .COUT(n21_2),
    .I0(ff_palette_num[1]),
    .I1(ff_palette_num[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n21_s.ALU_MODE=0;
  ALU n20_s (
    .SUM(n20_1),
    .COUT(n20_2),
    .I0(ff_palette_num[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n21_2) 
);
defparam n20_s.ALU_MODE=0;
  ALU n19_s (
    .SUM(n19_1),
    .COUT(n19_2),
    .I0(ff_palette_num[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n20_2) 
);
defparam n19_s.ALU_MODE=0;
  ALU n18_s (
    .SUM(n18_1),
    .COUT(n18_0_COUT),
    .I0(ff_palette_num[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n19_2) 
);
defparam n18_s.ALU_MODE=0;
  MUX2_LUT5 n176_s0 (
    .O(n176_3),
    .I0(n172_4),
    .I1(n168_4),
    .S0(n127_3) 
);
  MUX2_LUT5 n177_s0 (
    .O(n177_3),
    .I0(n173_4),
    .I1(n169_4),
    .S0(n127_3) 
);
  INV ff_palette_num_3_s4 (
    .O(ff_palette_num_3_9),
    .I(ff_palette_num[4]) 
);
  vdp_color_palette_ram u_color_palette_ram (
    .clk85m(clk85m),
    .ff_display_color_oe(ff_display_color_oe),
    .w_palette_valid(w_palette_valid_29),
    .w_palette_b(w_palette_b_0[2:0]),
    .w_palette_r(w_palette_r_0[2:0]),
    .w_palette_num(w_palette_num_0[3:0]),
    .ff_display_color(ff_display_color[3:0]),
    .w_palette_g(w_palette_g_0[2:0]),
    .w_display_r16(w_display_r16[2:0]),
    .w_display_g16(w_display_g16[2:0]),
    .w_display_b16(w_display_b16[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_color_palette */
module vdp_upscan_line_buffer (
  w_even_re,
  clk85m,
  w_even_we,
  w_even_we_4,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_even_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_v_count,
  w_write_pos,
  w_h_count,
  w_even_q
)
;
input w_even_re;
input clk85m;
input w_even_we;
input w_even_we_4;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_even_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [1:1] w_v_count;
input [10:10] w_write_pos;
input [2:2] w_h_count;
output [23:0] w_even_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count[2]),
    .I3(w_even_we_4) 
);
defparam ff_re_s3.INIT=16'hEFFF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_even_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_even_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_even_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_even_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_even_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer */
module vdp_upscan_line_buffer_0 (
  w_odd_re,
  clk85m,
  w_odd_we,
  w_even_we_4,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_odd_address,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  w_write_pos,
  w_v_count,
  w_h_count,
  w_odd_q
)
;
input w_odd_re;
input clk85m;
input w_odd_we;
input w_even_we_4;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input [9:0] w_odd_address;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
input [10:10] w_write_pos;
input [1:1] w_v_count;
input [2:2] w_h_count;
output [23:0] w_odd_q;
wire ff_re_8;
wire ff_re;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_re_s3 (
    .F(ff_re_8),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count[2]),
    .I3(w_even_we_4) 
);
defparam ff_re_s3.INIT=16'hBFFF;
  DFFE ff_re_s0 (
    .Q(ff_re),
    .D(w_odd_re),
    .CLK(clk85m),
    .CE(ff_re_8) 
);
  SP ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],w_odd_q[15:0]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_7,w_vdp_g_6,w_vdp_g_5,w_vdp_g_1,w_vdp_g_0,w_vdp_b[7:0]}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.WRITE_MODE=2'b10;
  SP ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],w_odd_q[23:16]}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_7,w_vdp_r_6,w_vdp_r_5,w_vdp_r_1,w_vdp_r_0}),
    .BLKSEL({GND,GND,GND}),
    .AD({w_odd_address[9:0],GND,GND,VCC,VCC}),
    .WRE(w_odd_we),
    .CLK(clk85m),
    .CE(VCC),
    .OCE(ff_re),
    .RESET(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH=16;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL=3'b000;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b1;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.WRITE_MODE=2'b10;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan_line_buffer_0 */
module vdp_upscan (
  w_screen_pos_x_Z_7_14,
  ff_screen_h_active_11,
  n293_21,
  n293_22,
  clk85m,
  reg_display_adjust,
  w_screen_pos_x_Z_3,
  w_screen_pos_x_Z_4,
  w_screen_pos_x_Z_5,
  w_screen_pos_x_Z_6,
  w_screen_pos_x_Z_8_10,
  w_screen_pos_x_Z_9_8,
  w_screen_pos_x_Z_10_12,
  w_screen_pos_x_Z_12_10,
  w_h_count,
  w_v_count,
  ff_half_count,
  w_vdp_b,
  w_vdp_g_0,
  w_vdp_g_1,
  w_vdp_g_5,
  w_vdp_g_6,
  w_vdp_g_7,
  w_vdp_r_0,
  w_vdp_r_1,
  w_vdp_r_5,
  w_vdp_r_6,
  w_vdp_r_7,
  n7_12,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b
)
;
input w_screen_pos_x_Z_7_14;
input ff_screen_h_active_11;
input n293_21;
input n293_22;
input clk85m;
input [3:0] reg_display_adjust;
input w_screen_pos_x_Z_3;
input w_screen_pos_x_Z_4;
input w_screen_pos_x_Z_5;
input w_screen_pos_x_Z_6;
input w_screen_pos_x_Z_8_10;
input w_screen_pos_x_Z_9_8;
input w_screen_pos_x_Z_10_12;
input w_screen_pos_x_Z_12_10;
input [11:0] w_h_count;
input [1:1] w_v_count;
input [11:7] ff_half_count;
input [7:0] w_vdp_b;
input w_vdp_g_0;
input w_vdp_g_1;
input w_vdp_g_5;
input w_vdp_g_6;
input w_vdp_g_7;
input w_vdp_r_0;
input w_vdp_r_1;
input w_vdp_r_5;
input w_vdp_r_6;
input w_vdp_r_7;
output n7_12;
output [7:0] w_upscan_r;
output [7:0] w_upscan_g;
output [7:0] w_upscan_b;
wire w_even_re;
wire w_even_we;
wire w_odd_re;
wire w_odd_we;
wire n6_7;
wire n5_7;
wire w_even_we_4;
wire n9_9;
wire n7_10;
wire n10_11;
wire n8_9;
wire w_write_pos_4_3;
wire w_write_pos_5_3;
wire w_write_pos_6_3;
wire w_write_pos_7_3;
wire w_write_pos_8_3;
wire w_write_pos_9_3;
wire w_write_pos_10_0_COUT;
wire w_write_pos_1_6;
wire w_write_pos_2_6;
wire w_write_pos_3_6;
wire [9:0] w_even_address;
wire [9:0] w_odd_address;
wire [10:1] w_write_pos;
wire [23:0] w_even_q;
wire [23:0] w_odd_q;
wire VCC;
wire GND;
  LUT3 w_even_address_9_s3 (
    .F(w_even_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_9_s3.INIT=8'hCA;
  LUT3 w_even_address_8_s3 (
    .F(w_even_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_8_s3.INIT=8'hCA;
  LUT3 w_even_address_7_s3 (
    .F(w_even_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_7_s3.INIT=8'hCA;
  LUT3 w_even_address_6_s3 (
    .F(w_even_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_6_s3.INIT=8'hCA;
  LUT3 w_even_address_5_s3 (
    .F(w_even_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_5_s3.INIT=8'hCA;
  LUT3 w_even_address_4_s3 (
    .F(w_even_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_4_s3.INIT=8'hCA;
  LUT3 w_even_address_3_s3 (
    .F(w_even_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_3_s3.INIT=8'hCA;
  LUT3 w_even_address_2_s3 (
    .F(w_even_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_2_s3.INIT=8'hCA;
  LUT3 w_even_address_1_s3 (
    .F(w_even_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_1_s3.INIT=8'hCA;
  LUT3 w_even_address_0_s3 (
    .F(w_even_address[0]),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_h_count[2]),
    .I2(w_v_count[1]) 
);
defparam w_even_address_0_s3.INIT=8'hCA;
  LUT2 w_even_re_s1 (
    .F(w_even_re),
    .I0(w_h_count[0]),
    .I1(w_v_count[1]) 
);
defparam w_even_re_s1.INIT=4'h4;
  LUT4 w_even_we_s0 (
    .F(w_even_we),
    .I0(w_v_count[1]),
    .I1(w_write_pos[10]),
    .I2(w_h_count[2]),
    .I3(w_even_we_4) 
);
defparam w_even_we_s0.INIT=16'h1000;
  LUT3 w_odd_address_9_s3 (
    .F(w_odd_address[9]),
    .I0(w_write_pos[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_9_s3.INIT=8'hAC;
  LUT3 w_odd_address_8_s3 (
    .F(w_odd_address[8]),
    .I0(w_write_pos[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_8_s3.INIT=8'hAC;
  LUT3 w_odd_address_7_s3 (
    .F(w_odd_address[7]),
    .I0(w_write_pos[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_7_s3.INIT=8'hAC;
  LUT3 w_odd_address_6_s3 (
    .F(w_odd_address[6]),
    .I0(w_write_pos[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_6_s3.INIT=8'hAC;
  LUT3 w_odd_address_5_s3 (
    .F(w_odd_address[5]),
    .I0(w_write_pos[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_5_s3.INIT=8'hAC;
  LUT3 w_odd_address_4_s3 (
    .F(w_odd_address[4]),
    .I0(w_write_pos[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_4_s3.INIT=8'hAC;
  LUT3 w_odd_address_3_s3 (
    .F(w_odd_address[3]),
    .I0(w_write_pos[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_3_s3.INIT=8'hAC;
  LUT3 w_odd_address_2_s3 (
    .F(w_odd_address[2]),
    .I0(w_write_pos[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_2_s3.INIT=8'hAC;
  LUT3 w_odd_address_1_s3 (
    .F(w_odd_address[1]),
    .I0(w_write_pos[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_1_s3.INIT=8'hAC;
  LUT3 w_odd_address_0_s3 (
    .F(w_odd_address[0]),
    .I0(w_screen_pos_x_Z_3),
    .I1(w_h_count[2]),
    .I2(w_v_count[1]) 
);
defparam w_odd_address_0_s3.INIT=8'hAC;
  LUT2 w_odd_re_s2 (
    .F(w_odd_re),
    .I0(w_h_count[0]),
    .I1(w_v_count[1]) 
);
defparam w_odd_re_s2.INIT=4'h1;
  LUT4 w_odd_we_s0 (
    .F(w_odd_we),
    .I0(w_write_pos[10]),
    .I1(w_v_count[1]),
    .I2(w_h_count[2]),
    .I3(w_even_we_4) 
);
defparam w_odd_we_s0.INIT=16'h4000;
  LUT3 w_upscan_r_7_s (
    .F(w_upscan_r[7]),
    .I0(w_odd_q[23]),
    .I1(w_even_q[23]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_7_s.INIT=8'hCA;
  LUT3 w_upscan_r_6_s (
    .F(w_upscan_r[6]),
    .I0(w_odd_q[22]),
    .I1(w_even_q[22]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_6_s.INIT=8'hCA;
  LUT3 w_upscan_r_5_s (
    .F(w_upscan_r[5]),
    .I0(w_odd_q[21]),
    .I1(w_even_q[21]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_5_s.INIT=8'hCA;
  LUT3 w_upscan_r_4_s (
    .F(w_upscan_r[4]),
    .I0(w_odd_q[20]),
    .I1(w_even_q[20]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_4_s.INIT=8'hCA;
  LUT3 w_upscan_r_3_s (
    .F(w_upscan_r[3]),
    .I0(w_odd_q[19]),
    .I1(w_even_q[19]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_3_s.INIT=8'hCA;
  LUT3 w_upscan_r_2_s (
    .F(w_upscan_r[2]),
    .I0(w_odd_q[18]),
    .I1(w_even_q[18]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_2_s.INIT=8'hCA;
  LUT3 w_upscan_r_1_s (
    .F(w_upscan_r[1]),
    .I0(w_odd_q[17]),
    .I1(w_even_q[17]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_1_s.INIT=8'hCA;
  LUT3 w_upscan_r_0_s (
    .F(w_upscan_r[0]),
    .I0(w_odd_q[16]),
    .I1(w_even_q[16]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_r_0_s.INIT=8'hCA;
  LUT3 w_upscan_g_7_s (
    .F(w_upscan_g[7]),
    .I0(w_odd_q[15]),
    .I1(w_even_q[15]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_7_s.INIT=8'hCA;
  LUT3 w_upscan_g_6_s (
    .F(w_upscan_g[6]),
    .I0(w_odd_q[14]),
    .I1(w_even_q[14]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_6_s.INIT=8'hCA;
  LUT3 w_upscan_g_5_s (
    .F(w_upscan_g[5]),
    .I0(w_odd_q[13]),
    .I1(w_even_q[13]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_5_s.INIT=8'hCA;
  LUT3 w_upscan_g_4_s (
    .F(w_upscan_g[4]),
    .I0(w_odd_q[12]),
    .I1(w_even_q[12]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_4_s.INIT=8'hCA;
  LUT3 w_upscan_g_3_s (
    .F(w_upscan_g[3]),
    .I0(w_odd_q[11]),
    .I1(w_even_q[11]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_3_s.INIT=8'hCA;
  LUT3 w_upscan_g_2_s (
    .F(w_upscan_g[2]),
    .I0(w_odd_q[10]),
    .I1(w_even_q[10]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_2_s.INIT=8'hCA;
  LUT3 w_upscan_g_1_s (
    .F(w_upscan_g[1]),
    .I0(w_odd_q[9]),
    .I1(w_even_q[9]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_1_s.INIT=8'hCA;
  LUT3 w_upscan_g_0_s (
    .F(w_upscan_g[0]),
    .I0(w_odd_q[8]),
    .I1(w_even_q[8]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_g_0_s.INIT=8'hCA;
  LUT3 w_upscan_b_7_s (
    .F(w_upscan_b[7]),
    .I0(w_odd_q[7]),
    .I1(w_even_q[7]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_7_s.INIT=8'hCA;
  LUT3 w_upscan_b_6_s (
    .F(w_upscan_b[6]),
    .I0(w_odd_q[6]),
    .I1(w_even_q[6]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_6_s.INIT=8'hCA;
  LUT3 w_upscan_b_5_s (
    .F(w_upscan_b[5]),
    .I0(w_odd_q[5]),
    .I1(w_even_q[5]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_5_s.INIT=8'hCA;
  LUT3 w_upscan_b_4_s (
    .F(w_upscan_b[4]),
    .I0(w_odd_q[4]),
    .I1(w_even_q[4]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_4_s.INIT=8'hCA;
  LUT3 w_upscan_b_3_s (
    .F(w_upscan_b[3]),
    .I0(w_odd_q[3]),
    .I1(w_even_q[3]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_3_s.INIT=8'hCA;
  LUT3 w_upscan_b_2_s (
    .F(w_upscan_b[2]),
    .I0(w_odd_q[2]),
    .I1(w_even_q[2]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_2_s.INIT=8'hCA;
  LUT3 w_upscan_b_1_s (
    .F(w_upscan_b[1]),
    .I0(w_odd_q[1]),
    .I1(w_even_q[1]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_1_s.INIT=8'hCA;
  LUT3 w_upscan_b_0_s (
    .F(w_upscan_b[0]),
    .I0(w_odd_q[0]),
    .I1(w_even_q[0]),
    .I2(w_v_count[1]) 
);
defparam w_upscan_b_0_s.INIT=8'hCA;
  LUT2 n6_s3 (
    .F(n6_7),
    .I0(ff_screen_h_active_11),
    .I1(w_screen_pos_x_Z_12_10) 
);
defparam n6_s3.INIT=4'h6;
  LUT2 n5_s3 (
    .F(n5_7),
    .I0(ff_screen_h_active_11),
    .I1(n293_21) 
);
defparam n5_s3.INIT=4'h4;
  LUT2 w_even_we_s1 (
    .F(w_even_we_4),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]) 
);
defparam w_even_we_s1.INIT=4'h8;
  LUT4 n9_s4 (
    .F(n9_9),
    .I0(w_screen_pos_x_Z_8_10),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[8]),
    .I3(ff_half_count[9]) 
);
defparam n9_s4.INIT=16'hA956;
  LUT4 n7_s5 (
    .F(n7_10),
    .I0(ff_half_count[10]),
    .I1(n293_22),
    .I2(ff_half_count[11]),
    .I3(n7_12) 
);
defparam n7_s5.INIT=16'h1EE1;
  LUT4 n7_s6 (
    .F(n7_12),
    .I0(ff_half_count[10]),
    .I1(ff_half_count[7]),
    .I2(ff_half_count[8]),
    .I3(w_screen_pos_x_Z_9_8) 
);
defparam n7_s6.INIT=16'h4100;
  LUT2 n10_s5 (
    .F(n10_11),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]) 
);
defparam n10_s5.INIT=4'h6;
  LUT4 n8_s4 (
    .F(n8_9),
    .I0(ff_half_count[7]),
    .I1(ff_half_count[8]),
    .I2(w_screen_pos_x_Z_9_8),
    .I3(w_screen_pos_x_Z_10_12) 
);
defparam n8_s4.INIT=16'h6F90;
  ALU w_write_pos_4_s (
    .SUM(w_write_pos[4]),
    .COUT(w_write_pos_4_3),
    .I0(w_screen_pos_x_Z_7_14),
    .I1(reg_display_adjust[3]),
    .I3(GND),
    .CIN(w_write_pos_3_6) 
);
defparam w_write_pos_4_s.ALU_MODE=0;
  ALU w_write_pos_5_s (
    .SUM(w_write_pos[5]),
    .COUT(w_write_pos_5_3),
    .I0(n10_11),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_4_3) 
);
defparam w_write_pos_5_s.ALU_MODE=0;
  ALU w_write_pos_6_s (
    .SUM(w_write_pos[6]),
    .COUT(w_write_pos_6_3),
    .I0(n9_9),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_5_3) 
);
defparam w_write_pos_6_s.ALU_MODE=0;
  ALU w_write_pos_7_s (
    .SUM(w_write_pos[7]),
    .COUT(w_write_pos_7_3),
    .I0(n8_9),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_6_3) 
);
defparam w_write_pos_7_s.ALU_MODE=0;
  ALU w_write_pos_8_s (
    .SUM(w_write_pos[8]),
    .COUT(w_write_pos_8_3),
    .I0(n7_10),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_7_3) 
);
defparam w_write_pos_8_s.ALU_MODE=0;
  ALU w_write_pos_9_s (
    .SUM(w_write_pos[9]),
    .COUT(w_write_pos_9_3),
    .I0(n6_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_8_3) 
);
defparam w_write_pos_9_s.ALU_MODE=0;
  ALU w_write_pos_10_s (
    .SUM(w_write_pos[10]),
    .COUT(w_write_pos_10_0_COUT),
    .I0(n5_7),
    .I1(VCC),
    .I3(GND),
    .CIN(w_write_pos_9_3) 
);
defparam w_write_pos_10_s.ALU_MODE=0;
  ALU w_write_pos_1_s1 (
    .SUM(w_write_pos[1]),
    .COUT(w_write_pos_1_6),
    .I0(w_screen_pos_x_Z_4),
    .I1(reg_display_adjust[0]),
    .I3(GND),
    .CIN(VCC) 
);
defparam w_write_pos_1_s1.ALU_MODE=1;
  ALU w_write_pos_2_s1 (
    .SUM(w_write_pos[2]),
    .COUT(w_write_pos_2_6),
    .I0(w_screen_pos_x_Z_5),
    .I1(reg_display_adjust[1]),
    .I3(GND),
    .CIN(w_write_pos_1_6) 
);
defparam w_write_pos_2_s1.ALU_MODE=1;
  ALU w_write_pos_3_s1 (
    .SUM(w_write_pos[3]),
    .COUT(w_write_pos_3_6),
    .I0(w_screen_pos_x_Z_6),
    .I1(reg_display_adjust[2]),
    .I3(GND),
    .CIN(w_write_pos_2_6) 
);
defparam w_write_pos_3_s1.ALU_MODE=1;
  vdp_upscan_line_buffer u_even_line_buffer (
    .w_even_re(w_even_re),
    .clk85m(clk85m),
    .w_even_we(w_even_we),
    .w_even_we_4(w_even_we_4),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_even_address(w_even_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_v_count(w_v_count[1]),
    .w_write_pos(w_write_pos[10]),
    .w_h_count(w_h_count[2]),
    .w_even_q(w_even_q[23:0])
);
  vdp_upscan_line_buffer_0 u_odd_line_buffer (
    .w_odd_re(w_odd_re),
    .clk85m(clk85m),
    .w_odd_we(w_odd_we),
    .w_even_we_4(w_even_we_4),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g_0),
    .w_vdp_g_1(w_vdp_g_1),
    .w_vdp_g_5(w_vdp_g_5),
    .w_vdp_g_6(w_vdp_g_6),
    .w_vdp_g_7(w_vdp_g_7),
    .w_odd_address(w_odd_address[9:0]),
    .w_vdp_r_0(w_vdp_r_0),
    .w_vdp_r_1(w_vdp_r_1),
    .w_vdp_r_5(w_vdp_r_5),
    .w_vdp_r_6(w_vdp_r_6),
    .w_vdp_r_7(w_vdp_r_7),
    .w_write_pos(w_write_pos[10]),
    .w_v_count(w_v_count[1]),
    .w_h_count(w_h_count[2]),
    .w_odd_q(w_odd_q[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_upscan */
module vdp_video_ram_line_buffer (
  clk85m,
  n87,
  n86,
  n85,
  n84,
  n83,
  n82,
  n81,
  n80,
  n79,
  n78,
  ff_we_even,
  ff_re,
  ff_d,
  ff_address_even,
  out_e,
  ff_imem_12527_DIAREG_G
)
;
input clk85m;
input n87;
input n86;
input n85;
input n84;
input n83;
input n82;
input n81;
input n80;
input n79;
input n78;
input ff_we_even;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_even;
output [23:0] out_e;
output [23:0] ff_imem_12527_DIAREG_G;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_12527_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_address_even[2]),
    .I1(n85),
    .I2(ff_imem_n29_DOAL_G_0_13),
    .I3(ff_imem_n29_DOAL_G_0_14) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h9000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_12527_DIAREG_G[22]),
    .I2(ff_imem_12527_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_12527_DIAREG_G[21]),
    .I2(ff_imem_12527_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_12527_DIAREG_G[20]),
    .I2(ff_imem_12527_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_12527_DIAREG_G[19]),
    .I2(ff_imem_12527_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_12527_DIAREG_G[18]),
    .I2(ff_imem_12527_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_12527_DIAREG_G[17]),
    .I2(ff_imem_12527_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_12527_DIAREG_G[16]),
    .I2(ff_imem_12527_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_12527_DIAREG_G[15]),
    .I2(ff_imem_12527_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_12527_DIAREG_G[14]),
    .I2(ff_imem_12527_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_12527_DIAREG_G[13]),
    .I2(ff_imem_12527_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_12527_DIAREG_G[12]),
    .I2(ff_imem_12527_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_12527_DIAREG_G[11]),
    .I2(ff_imem_12527_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_12527_DIAREG_G[10]),
    .I2(ff_imem_12527_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_12527_DIAREG_G[9]),
    .I2(ff_imem_12527_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_12527_DIAREG_G[8]),
    .I2(ff_imem_12527_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_12527_DIAREG_G[7]),
    .I2(ff_imem_12527_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_12527_DIAREG_G[6]),
    .I2(ff_imem_12527_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_12527_DIAREG_G[5]),
    .I2(ff_imem_12527_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_12527_DIAREG_G[4]),
    .I2(ff_imem_12527_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_12527_DIAREG_G[3]),
    .I2(ff_imem_12527_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_12527_DIAREG_G[2]),
    .I2(ff_imem_12527_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_12527_DIAREG_G[1]),
    .I2(ff_imem_12527_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(ff_imem_12527_DIAREG_G[0]),
    .I1(n29_1),
    .I2(ff_imem_12527_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h53;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_12527_DIAREG_G[23]),
    .I2(ff_imem_12527_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT3 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_even[5]),
    .I1(n82),
    .I2(ff_imem_n29_DOAL_G_0_15) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_even[0]),
    .I1(n87),
    .I2(ff_imem_n29_DOAL_G_0_16),
    .I3(ff_imem_n29_DOAL_G_0_17) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h9000;
  LUT3 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_even[9]),
    .I1(n78),
    .I2(ff_imem_n29_DOAL_G_0_18) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=8'h90;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_even[6]),
    .I1(n81),
    .I2(ff_address_even[8]),
    .I3(n79) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_even[7]),
    .I1(n80),
    .I2(ff_imem_n29_DOAL_G_0_19),
    .I3(ff_we_even) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(ff_address_even[1]),
    .I1(n86),
    .I2(ff_address_even[4]),
    .I3(n83) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(n86),
    .I1(ff_address_even[1]),
    .I2(ff_address_even[3]),
    .I3(n84) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'hB00B;
  DFF ff_q_out_23_s0 (
    .Q(out_e[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_e[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_e[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_e[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_e[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_e[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_e[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_e[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_e[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_e[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_e[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_e[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_e[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_e[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_e[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_e[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_e[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_e[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_e[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_e[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_e[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_e[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_e[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_e[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_12527_REDUCAREG_G_s (
    .Q(ff_imem_12527_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFF ff_imem_12527_DIAREG_G_0_s (
    .Q(ff_imem_12527_DIAREG_G[0]),
    .D(ff_d[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_12527_DIAREG_G_1_s (
    .Q(ff_imem_12527_DIAREG_G[1]),
    .D(ff_d[1]),
    .CLK(clk85m) 
);
  DFF ff_imem_12527_DIAREG_G_2_s (
    .Q(ff_imem_12527_DIAREG_G[2]),
    .D(ff_d[2]),
    .CLK(clk85m) 
);
  DFF ff_imem_12527_DIAREG_G_3_s (
    .Q(ff_imem_12527_DIAREG_G[3]),
    .D(ff_d[3]),
    .CLK(clk85m) 
);
  DFF ff_imem_12527_DIAREG_G_4_s (
    .Q(ff_imem_12527_DIAREG_G[4]),
    .D(ff_d[4]),
    .CLK(clk85m) 
);
  DFF ff_imem_12527_DIAREG_G_5_s (
    .Q(ff_imem_12527_DIAREG_G[5]),
    .D(ff_d[5]),
    .CLK(clk85m) 
);
  DFF ff_imem_12527_DIAREG_G_6_s (
    .Q(ff_imem_12527_DIAREG_G[6]),
    .D(ff_d[6]),
    .CLK(clk85m) 
);
  DFF ff_imem_12527_DIAREG_G_7_s (
    .Q(ff_imem_12527_DIAREG_G[7]),
    .D(ff_d[7]),
    .CLK(clk85m) 
);
  DFF ff_imem_12527_DIAREG_G_8_s (
    .Q(ff_imem_12527_DIAREG_G[8]),
    .D(ff_d[8]),
    .CLK(clk85m) 
);
  DFF ff_imem_12527_DIAREG_G_9_s (
    .Q(ff_imem_12527_DIAREG_G[9]),
    .D(ff_d[9]),
    .CLK(clk85m) 
);
  DFF ff_imem_12527_DIAREG_G_10_s (
    .Q(ff_imem_12527_DIAREG_G[10]),
    .D(ff_d[10]),
    .CLK(clk85m) 
);
  DFF ff_imem_12527_DIAREG_G_11_s (
    .Q(ff_imem_12527_DIAREG_G[11]),
    .D(ff_d[11]),
    .CLK(clk85m) 
);
  DFF ff_imem_12527_DIAREG_G_12_s (
    .Q(ff_imem_12527_DIAREG_G[12]),
    .D(ff_d[12]),
    .CLK(clk85m) 
);
  DFF ff_imem_12527_DIAREG_G_13_s (
    .Q(ff_imem_12527_DIAREG_G[13]),
    .D(ff_d[13]),
    .CLK(clk85m) 
);
  DFF ff_imem_12527_DIAREG_G_14_s (
    .Q(ff_imem_12527_DIAREG_G[14]),
    .D(ff_d[14]),
    .CLK(clk85m) 
);
  DFF ff_imem_12527_DIAREG_G_15_s (
    .Q(ff_imem_12527_DIAREG_G[15]),
    .D(ff_d[15]),
    .CLK(clk85m) 
);
  DFF ff_imem_12527_DIAREG_G_16_s (
    .Q(ff_imem_12527_DIAREG_G[16]),
    .D(ff_d[16]),
    .CLK(clk85m) 
);
  DFF ff_imem_12527_DIAREG_G_17_s (
    .Q(ff_imem_12527_DIAREG_G[17]),
    .D(ff_d[17]),
    .CLK(clk85m) 
);
  DFF ff_imem_12527_DIAREG_G_18_s (
    .Q(ff_imem_12527_DIAREG_G[18]),
    .D(ff_d[18]),
    .CLK(clk85m) 
);
  DFF ff_imem_12527_DIAREG_G_19_s (
    .Q(ff_imem_12527_DIAREG_G[19]),
    .D(ff_d[19]),
    .CLK(clk85m) 
);
  DFF ff_imem_12527_DIAREG_G_20_s (
    .Q(ff_imem_12527_DIAREG_G[20]),
    .D(ff_d[20]),
    .CLK(clk85m) 
);
  DFF ff_imem_12527_DIAREG_G_21_s (
    .Q(ff_imem_12527_DIAREG_G[21]),
    .D(ff_d[21]),
    .CLK(clk85m) 
);
  DFF ff_imem_12527_DIAREG_G_22_s (
    .Q(ff_imem_12527_DIAREG_G[22]),
    .D(ff_d[22]),
    .CLK(clk85m) 
);
  DFF ff_imem_12527_DIAREG_G_23_s (
    .Q(ff_imem_12527_DIAREG_G[23]),
    .D(ff_d[23]),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_even[9:0],GND,GND,VCC,VCC}),
    .ADB({n78,n79,n80,n81,n82,n83,n84,n85,n86,n87,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_even),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer */
module vdp_video_ram_line_buffer_0 (
  clk85m,
  n98,
  n97,
  n96,
  n95,
  n94,
  n93,
  n92,
  n91,
  n90,
  n89,
  ff_we_odd,
  ff_re,
  ff_d,
  ff_address_odd,
  ff_imem_12527_DIAREG_G,
  out_o
)
;
input clk85m;
input n98;
input n97;
input n96;
input n95;
input n94;
input n93;
input n92;
input n91;
input n90;
input n89;
input ff_we_odd;
input ff_re;
input [23:0] ff_d;
input [9:0] ff_address_odd;
input [23:0] ff_imem_12527_DIAREG_G;
output [23:0] out_o;
wire ff_imem_n29_DOAL_G_0_12;
wire ff_q_22_8;
wire ff_q_21_8;
wire ff_q_20_8;
wire ff_q_19_8;
wire ff_q_18_8;
wire ff_q_17_8;
wire ff_q_16_8;
wire ff_q_15_8;
wire ff_q_14_8;
wire ff_q_13_8;
wire ff_q_12_8;
wire ff_q_11_8;
wire ff_q_10_8;
wire ff_q_9_8;
wire ff_q_8_8;
wire ff_q_7_8;
wire ff_q_6_8;
wire ff_q_5_8;
wire ff_q_4_8;
wire ff_q_3_8;
wire ff_q_2_8;
wire ff_q_1_8;
wire ff_q_0_8;
wire ff_q_23_8;
wire ff_imem_n29_DOAL_G_0_13;
wire ff_imem_n29_DOAL_G_0_14;
wire ff_imem_n29_DOAL_G_0_15;
wire ff_imem_n29_DOAL_G_0_16;
wire ff_imem_n29_DOAL_G_0_17;
wire ff_imem_n29_DOAL_G_0_18;
wire ff_imem_n29_DOAL_G_0_19;
wire ff_imem_12628_REDUCAREG_G;
wire n14_1;
wire n15_1;
wire n16_1;
wire n17_1;
wire n18_1;
wire n19_1;
wire n20_1;
wire n21_1;
wire n22_1;
wire n23_1;
wire n24_1;
wire n25_1;
wire n26_1;
wire n27_1;
wire n28_1;
wire n29_1;
wire n6_2;
wire n7_1;
wire n8_1;
wire n9_1;
wire n10_1;
wire n11_1;
wire n12_1;
wire n13_1;
wire [23:0] ff_q;
wire [31:16] DO;
wire [31:8] DO_0;
wire VCC;
wire GND;
  LUT4 ff_imem_n29_DOAL_G_0_s10 (
    .F(ff_imem_n29_DOAL_G_0_12),
    .I0(ff_imem_n29_DOAL_G_0_13),
    .I1(ff_imem_n29_DOAL_G_0_14),
    .I2(ff_imem_n29_DOAL_G_0_15),
    .I3(ff_imem_n29_DOAL_G_0_16) 
);
defparam ff_imem_n29_DOAL_G_0_s10.INIT=16'h8000;
  LUT3 ff_q_22_s3 (
    .F(ff_q_22_8),
    .I0(n7_1),
    .I1(ff_imem_12527_DIAREG_G[22]),
    .I2(ff_imem_12628_REDUCAREG_G) 
);
defparam ff_q_22_s3.INIT=8'h35;
  LUT3 ff_q_21_s3 (
    .F(ff_q_21_8),
    .I0(n8_1),
    .I1(ff_imem_12527_DIAREG_G[21]),
    .I2(ff_imem_12628_REDUCAREG_G) 
);
defparam ff_q_21_s3.INIT=8'h35;
  LUT3 ff_q_20_s3 (
    .F(ff_q_20_8),
    .I0(n9_1),
    .I1(ff_imem_12527_DIAREG_G[20]),
    .I2(ff_imem_12628_REDUCAREG_G) 
);
defparam ff_q_20_s3.INIT=8'h35;
  LUT3 ff_q_19_s3 (
    .F(ff_q_19_8),
    .I0(n10_1),
    .I1(ff_imem_12527_DIAREG_G[19]),
    .I2(ff_imem_12628_REDUCAREG_G) 
);
defparam ff_q_19_s3.INIT=8'h35;
  LUT3 ff_q_18_s3 (
    .F(ff_q_18_8),
    .I0(n11_1),
    .I1(ff_imem_12527_DIAREG_G[18]),
    .I2(ff_imem_12628_REDUCAREG_G) 
);
defparam ff_q_18_s3.INIT=8'h35;
  LUT3 ff_q_17_s3 (
    .F(ff_q_17_8),
    .I0(n12_1),
    .I1(ff_imem_12527_DIAREG_G[17]),
    .I2(ff_imem_12628_REDUCAREG_G) 
);
defparam ff_q_17_s3.INIT=8'h35;
  LUT3 ff_q_16_s3 (
    .F(ff_q_16_8),
    .I0(n13_1),
    .I1(ff_imem_12527_DIAREG_G[16]),
    .I2(ff_imem_12628_REDUCAREG_G) 
);
defparam ff_q_16_s3.INIT=8'h35;
  LUT3 ff_q_15_s3 (
    .F(ff_q_15_8),
    .I0(n14_1),
    .I1(ff_imem_12527_DIAREG_G[15]),
    .I2(ff_imem_12628_REDUCAREG_G) 
);
defparam ff_q_15_s3.INIT=8'h35;
  LUT3 ff_q_14_s3 (
    .F(ff_q_14_8),
    .I0(n15_1),
    .I1(ff_imem_12527_DIAREG_G[14]),
    .I2(ff_imem_12628_REDUCAREG_G) 
);
defparam ff_q_14_s3.INIT=8'h35;
  LUT3 ff_q_13_s3 (
    .F(ff_q_13_8),
    .I0(n16_1),
    .I1(ff_imem_12527_DIAREG_G[13]),
    .I2(ff_imem_12628_REDUCAREG_G) 
);
defparam ff_q_13_s3.INIT=8'h35;
  LUT3 ff_q_12_s3 (
    .F(ff_q_12_8),
    .I0(n17_1),
    .I1(ff_imem_12527_DIAREG_G[12]),
    .I2(ff_imem_12628_REDUCAREG_G) 
);
defparam ff_q_12_s3.INIT=8'h35;
  LUT3 ff_q_11_s3 (
    .F(ff_q_11_8),
    .I0(n18_1),
    .I1(ff_imem_12527_DIAREG_G[11]),
    .I2(ff_imem_12628_REDUCAREG_G) 
);
defparam ff_q_11_s3.INIT=8'h35;
  LUT3 ff_q_10_s3 (
    .F(ff_q_10_8),
    .I0(n19_1),
    .I1(ff_imem_12527_DIAREG_G[10]),
    .I2(ff_imem_12628_REDUCAREG_G) 
);
defparam ff_q_10_s3.INIT=8'h35;
  LUT3 ff_q_9_s3 (
    .F(ff_q_9_8),
    .I0(n20_1),
    .I1(ff_imem_12527_DIAREG_G[9]),
    .I2(ff_imem_12628_REDUCAREG_G) 
);
defparam ff_q_9_s3.INIT=8'h35;
  LUT3 ff_q_8_s3 (
    .F(ff_q_8_8),
    .I0(n21_1),
    .I1(ff_imem_12527_DIAREG_G[8]),
    .I2(ff_imem_12628_REDUCAREG_G) 
);
defparam ff_q_8_s3.INIT=8'h35;
  LUT3 ff_q_7_s3 (
    .F(ff_q_7_8),
    .I0(n22_1),
    .I1(ff_imem_12527_DIAREG_G[7]),
    .I2(ff_imem_12628_REDUCAREG_G) 
);
defparam ff_q_7_s3.INIT=8'h35;
  LUT3 ff_q_6_s3 (
    .F(ff_q_6_8),
    .I0(n23_1),
    .I1(ff_imem_12527_DIAREG_G[6]),
    .I2(ff_imem_12628_REDUCAREG_G) 
);
defparam ff_q_6_s3.INIT=8'h35;
  LUT3 ff_q_5_s3 (
    .F(ff_q_5_8),
    .I0(n24_1),
    .I1(ff_imem_12527_DIAREG_G[5]),
    .I2(ff_imem_12628_REDUCAREG_G) 
);
defparam ff_q_5_s3.INIT=8'h35;
  LUT3 ff_q_4_s3 (
    .F(ff_q_4_8),
    .I0(n25_1),
    .I1(ff_imem_12527_DIAREG_G[4]),
    .I2(ff_imem_12628_REDUCAREG_G) 
);
defparam ff_q_4_s3.INIT=8'h35;
  LUT3 ff_q_3_s3 (
    .F(ff_q_3_8),
    .I0(n26_1),
    .I1(ff_imem_12527_DIAREG_G[3]),
    .I2(ff_imem_12628_REDUCAREG_G) 
);
defparam ff_q_3_s3.INIT=8'h35;
  LUT3 ff_q_2_s3 (
    .F(ff_q_2_8),
    .I0(n27_1),
    .I1(ff_imem_12527_DIAREG_G[2]),
    .I2(ff_imem_12628_REDUCAREG_G) 
);
defparam ff_q_2_s3.INIT=8'h35;
  LUT3 ff_q_1_s3 (
    .F(ff_q_1_8),
    .I0(n28_1),
    .I1(ff_imem_12527_DIAREG_G[1]),
    .I2(ff_imem_12628_REDUCAREG_G) 
);
defparam ff_q_1_s3.INIT=8'h35;
  LUT3 ff_q_0_s3 (
    .F(ff_q_0_8),
    .I0(n29_1),
    .I1(ff_imem_12527_DIAREG_G[0]),
    .I2(ff_imem_12628_REDUCAREG_G) 
);
defparam ff_q_0_s3.INIT=8'h35;
  LUT3 ff_q_23_s3 (
    .F(ff_q_23_8),
    .I0(n6_2),
    .I1(ff_imem_12527_DIAREG_G[23]),
    .I2(ff_imem_12628_REDUCAREG_G) 
);
defparam ff_q_23_s3.INIT=8'h35;
  LUT4 ff_imem_n29_DOAL_G_0_s11 (
    .F(ff_imem_n29_DOAL_G_0_13),
    .I0(ff_address_odd[4]),
    .I1(n94),
    .I2(ff_address_odd[2]),
    .I3(n96) 
);
defparam ff_imem_n29_DOAL_G_0_s11.INIT=16'hB00B;
  LUT4 ff_imem_n29_DOAL_G_0_s12 (
    .F(ff_imem_n29_DOAL_G_0_14),
    .I0(ff_address_odd[6]),
    .I1(n92),
    .I2(ff_imem_n29_DOAL_G_0_17),
    .I3(ff_imem_n29_DOAL_G_0_18) 
);
defparam ff_imem_n29_DOAL_G_0_s12.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s13 (
    .F(ff_imem_n29_DOAL_G_0_15),
    .I0(ff_address_odd[3]),
    .I1(n95),
    .I2(ff_address_odd[5]),
    .I3(n93) 
);
defparam ff_imem_n29_DOAL_G_0_s13.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s14 (
    .F(ff_imem_n29_DOAL_G_0_16),
    .I0(ff_address_odd[0]),
    .I1(n98),
    .I2(ff_imem_n29_DOAL_G_0_19),
    .I3(ff_we_odd) 
);
defparam ff_imem_n29_DOAL_G_0_s14.INIT=16'h9000;
  LUT4 ff_imem_n29_DOAL_G_0_s15 (
    .F(ff_imem_n29_DOAL_G_0_17),
    .I0(ff_address_odd[7]),
    .I1(n91),
    .I2(ff_address_odd[8]),
    .I3(n90) 
);
defparam ff_imem_n29_DOAL_G_0_s15.INIT=16'h9009;
  LUT4 ff_imem_n29_DOAL_G_0_s16 (
    .F(ff_imem_n29_DOAL_G_0_18),
    .I0(n94),
    .I1(ff_address_odd[4]),
    .I2(ff_address_odd[1]),
    .I3(n97) 
);
defparam ff_imem_n29_DOAL_G_0_s16.INIT=16'hB0BB;
  LUT4 ff_imem_n29_DOAL_G_0_s17 (
    .F(ff_imem_n29_DOAL_G_0_19),
    .I0(n97),
    .I1(ff_address_odd[1]),
    .I2(ff_address_odd[9]),
    .I3(n89) 
);
defparam ff_imem_n29_DOAL_G_0_s17.INIT=16'hB00B;
  DFF ff_q_out_23_s0 (
    .Q(out_o[23]),
    .D(ff_q[23]),
    .CLK(clk85m) 
);
  DFF ff_q_out_22_s0 (
    .Q(out_o[22]),
    .D(ff_q[22]),
    .CLK(clk85m) 
);
  DFF ff_q_out_21_s0 (
    .Q(out_o[21]),
    .D(ff_q[21]),
    .CLK(clk85m) 
);
  DFF ff_q_out_20_s0 (
    .Q(out_o[20]),
    .D(ff_q[20]),
    .CLK(clk85m) 
);
  DFF ff_q_out_19_s0 (
    .Q(out_o[19]),
    .D(ff_q[19]),
    .CLK(clk85m) 
);
  DFF ff_q_out_18_s0 (
    .Q(out_o[18]),
    .D(ff_q[18]),
    .CLK(clk85m) 
);
  DFF ff_q_out_17_s0 (
    .Q(out_o[17]),
    .D(ff_q[17]),
    .CLK(clk85m) 
);
  DFF ff_q_out_16_s0 (
    .Q(out_o[16]),
    .D(ff_q[16]),
    .CLK(clk85m) 
);
  DFF ff_q_out_15_s0 (
    .Q(out_o[15]),
    .D(ff_q[15]),
    .CLK(clk85m) 
);
  DFF ff_q_out_14_s0 (
    .Q(out_o[14]),
    .D(ff_q[14]),
    .CLK(clk85m) 
);
  DFF ff_q_out_13_s0 (
    .Q(out_o[13]),
    .D(ff_q[13]),
    .CLK(clk85m) 
);
  DFF ff_q_out_12_s0 (
    .Q(out_o[12]),
    .D(ff_q[12]),
    .CLK(clk85m) 
);
  DFF ff_q_out_11_s0 (
    .Q(out_o[11]),
    .D(ff_q[11]),
    .CLK(clk85m) 
);
  DFF ff_q_out_10_s0 (
    .Q(out_o[10]),
    .D(ff_q[10]),
    .CLK(clk85m) 
);
  DFF ff_q_out_9_s0 (
    .Q(out_o[9]),
    .D(ff_q[9]),
    .CLK(clk85m) 
);
  DFF ff_q_out_8_s0 (
    .Q(out_o[8]),
    .D(ff_q[8]),
    .CLK(clk85m) 
);
  DFF ff_q_out_7_s0 (
    .Q(out_o[7]),
    .D(ff_q[7]),
    .CLK(clk85m) 
);
  DFF ff_q_out_6_s0 (
    .Q(out_o[6]),
    .D(ff_q[6]),
    .CLK(clk85m) 
);
  DFF ff_q_out_5_s0 (
    .Q(out_o[5]),
    .D(ff_q[5]),
    .CLK(clk85m) 
);
  DFF ff_q_out_4_s0 (
    .Q(out_o[4]),
    .D(ff_q[4]),
    .CLK(clk85m) 
);
  DFF ff_q_out_3_s0 (
    .Q(out_o[3]),
    .D(ff_q[3]),
    .CLK(clk85m) 
);
  DFF ff_q_out_2_s0 (
    .Q(out_o[2]),
    .D(ff_q[2]),
    .CLK(clk85m) 
);
  DFF ff_q_out_1_s0 (
    .Q(out_o[1]),
    .D(ff_q[1]),
    .CLK(clk85m) 
);
  DFF ff_q_out_0_s0 (
    .Q(out_o[0]),
    .D(ff_q[0]),
    .CLK(clk85m) 
);
  DFF ff_imem_12628_REDUCAREG_G_s (
    .Q(ff_imem_12628_REDUCAREG_G),
    .D(ff_imem_n29_DOAL_G_0_12),
    .CLK(clk85m) 
);
  DFFR ff_q_22_s1 (
    .Q(ff_q[22]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_22_8) 
);
  DFFR ff_q_21_s1 (
    .Q(ff_q[21]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_21_8) 
);
  DFFR ff_q_20_s1 (
    .Q(ff_q[20]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_20_8) 
);
  DFFR ff_q_19_s1 (
    .Q(ff_q[19]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_19_8) 
);
  DFFR ff_q_18_s1 (
    .Q(ff_q[18]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_18_8) 
);
  DFFR ff_q_17_s1 (
    .Q(ff_q[17]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_17_8) 
);
  DFFR ff_q_16_s1 (
    .Q(ff_q[16]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_16_8) 
);
  DFFR ff_q_15_s1 (
    .Q(ff_q[15]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_15_8) 
);
  DFFR ff_q_14_s1 (
    .Q(ff_q[14]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_14_8) 
);
  DFFR ff_q_13_s1 (
    .Q(ff_q[13]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_13_8) 
);
  DFFR ff_q_12_s1 (
    .Q(ff_q[12]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_12_8) 
);
  DFFR ff_q_11_s1 (
    .Q(ff_q[11]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_11_8) 
);
  DFFR ff_q_10_s1 (
    .Q(ff_q[10]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_10_8) 
);
  DFFR ff_q_9_s1 (
    .Q(ff_q[9]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_9_8) 
);
  DFFR ff_q_8_s1 (
    .Q(ff_q[8]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_8_8) 
);
  DFFR ff_q_7_s1 (
    .Q(ff_q[7]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_7_8) 
);
  DFFR ff_q_6_s1 (
    .Q(ff_q[6]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_6_8) 
);
  DFFR ff_q_5_s1 (
    .Q(ff_q[5]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_5_8) 
);
  DFFR ff_q_4_s1 (
    .Q(ff_q[4]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_4_8) 
);
  DFFR ff_q_3_s1 (
    .Q(ff_q[3]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_3_8) 
);
  DFFR ff_q_2_s1 (
    .Q(ff_q[2]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_2_8) 
);
  DFFR ff_q_1_s1 (
    .Q(ff_q[1]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_1_8) 
);
  DFFR ff_q_0_s1 (
    .Q(ff_q[0]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_0_8) 
);
  DFFR ff_q_23_s1 (
    .Q(ff_q[23]),
    .D(ff_re),
    .CLK(clk85m),
    .RESET(ff_q_23_8) 
);
  SDPB ff_imem_ff_imem_0_0_s (
    .DO({DO[31:16],n14_1,n15_1,n16_1,n17_1,n18_1,n19_1,n20_1,n21_1,n22_1,n23_1,n24_1,n25_1,n26_1,n27_1,n28_1,n29_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[15:0]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_0_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_0_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_0_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_0_s.BLK_SEL_1=3'b000;
  SDPB ff_imem_ff_imem_0_1_s (
    .DO({DO_0[31:8],n6_2,n7_1,n8_1,n9_1,n10_1,n11_1,n12_1,n13_1}),
    .DI({GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,GND,ff_d[23:16]}),
    .BLKSELA({GND,GND,GND}),
    .BLKSELB({GND,GND,GND}),
    .ADA({ff_address_odd[9:0],GND,GND,VCC,VCC}),
    .ADB({n89,n90,n91,n92,n93,n94,n95,n96,n97,n98,GND,GND,GND,GND}),
    .CLKA(clk85m),
    .CLKB(clk85m),
    .CEA(ff_we_odd),
    .CEB(VCC),
    .OCE(GND),
    .RESETA(GND),
    .RESETB(GND) 
);
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_0=16;
defparam ff_imem_ff_imem_0_1_s.BIT_WIDTH_1=16;
defparam ff_imem_ff_imem_0_1_s.READ_MODE=1'b0;
defparam ff_imem_ff_imem_0_1_s.RESET_MODE="SYNC";
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_0=3'b000;
defparam ff_imem_ff_imem_0_1_s.BLK_SEL_1=3'b000;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_ram_line_buffer_0 */
module vdp_video_double_buffer (
  clk85m,
  ff_active,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_v_count,
  w_h_count,
  ff_x_position_r,
  n77_6,
  w_pixel_r,
  w_pixel_g,
  w_pixel_b
)
;
input clk85m;
input ff_active;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
input [0:0] w_v_count;
input [11:2] w_h_count;
input [9:0] ff_x_position_r;
output n77_6;
output [7:0] w_pixel_r;
output [7:0] w_pixel_g;
output [7:0] w_pixel_b;
wire n78;
wire n79;
wire n80;
wire n81;
wire n82;
wire n83;
wire n84;
wire n85;
wire n86;
wire n87;
wire n89;
wire n90;
wire n91;
wire n92;
wire n93;
wire n94;
wire n95;
wire n96;
wire n97;
wire n98;
wire n147_3;
wire n148_3;
wire n149_3;
wire n150_3;
wire n151_3;
wire n152_3;
wire n153_3;
wire n154_3;
wire n155_3;
wire n156_3;
wire n157_3;
wire n158_3;
wire n159_3;
wire n160_3;
wire n161_3;
wire n162_3;
wire n163_3;
wire n164_3;
wire n165_3;
wire n166_3;
wire n167_3;
wire n168_3;
wire n169_3;
wire n170_3;
wire ff_we_even;
wire ff_we_odd;
wire ff_re;
wire [23:0] ff_d;
wire [9:0] ff_address_even;
wire [9:0] ff_address_odd;
wire [23:0] out_e;
wire [23:0] ff_imem_12527_DIAREG_G;
wire [23:0] out_o;
wire VCC;
wire GND;
  LUT3 n78_s1 (
    .F(n78),
    .I0(w_h_count[11]),
    .I1(ff_x_position_r[9]),
    .I2(w_v_count[0]) 
);
defparam n78_s1.INIT=8'hCA;
  LUT3 n79_s1 (
    .F(n79),
    .I0(w_h_count[10]),
    .I1(ff_x_position_r[8]),
    .I2(w_v_count[0]) 
);
defparam n79_s1.INIT=8'hCA;
  LUT3 n80_s1 (
    .F(n80),
    .I0(w_h_count[9]),
    .I1(ff_x_position_r[7]),
    .I2(w_v_count[0]) 
);
defparam n80_s1.INIT=8'hCA;
  LUT3 n81_s1 (
    .F(n81),
    .I0(w_h_count[8]),
    .I1(ff_x_position_r[6]),
    .I2(w_v_count[0]) 
);
defparam n81_s1.INIT=8'hCA;
  LUT3 n82_s1 (
    .F(n82),
    .I0(w_h_count[7]),
    .I1(ff_x_position_r[5]),
    .I2(w_v_count[0]) 
);
defparam n82_s1.INIT=8'hCA;
  LUT3 n83_s1 (
    .F(n83),
    .I0(w_h_count[6]),
    .I1(ff_x_position_r[4]),
    .I2(w_v_count[0]) 
);
defparam n83_s1.INIT=8'hCA;
  LUT3 n84_s1 (
    .F(n84),
    .I0(w_h_count[5]),
    .I1(ff_x_position_r[3]),
    .I2(w_v_count[0]) 
);
defparam n84_s1.INIT=8'hCA;
  LUT3 n85_s1 (
    .F(n85),
    .I0(w_h_count[4]),
    .I1(ff_x_position_r[2]),
    .I2(w_v_count[0]) 
);
defparam n85_s1.INIT=8'hCA;
  LUT3 n86_s1 (
    .F(n86),
    .I0(w_h_count[3]),
    .I1(ff_x_position_r[1]),
    .I2(w_v_count[0]) 
);
defparam n86_s1.INIT=8'hCA;
  LUT3 n87_s1 (
    .F(n87),
    .I0(w_h_count[2]),
    .I1(ff_x_position_r[0]),
    .I2(w_v_count[0]) 
);
defparam n87_s1.INIT=8'hCA;
  LUT3 n89_s1 (
    .F(n89),
    .I0(ff_x_position_r[9]),
    .I1(w_h_count[11]),
    .I2(w_v_count[0]) 
);
defparam n89_s1.INIT=8'hCA;
  LUT3 n90_s1 (
    .F(n90),
    .I0(ff_x_position_r[8]),
    .I1(w_h_count[10]),
    .I2(w_v_count[0]) 
);
defparam n90_s1.INIT=8'hCA;
  LUT3 n91_s1 (
    .F(n91),
    .I0(ff_x_position_r[7]),
    .I1(w_h_count[9]),
    .I2(w_v_count[0]) 
);
defparam n91_s1.INIT=8'hCA;
  LUT3 n92_s1 (
    .F(n92),
    .I0(ff_x_position_r[6]),
    .I1(w_h_count[8]),
    .I2(w_v_count[0]) 
);
defparam n92_s1.INIT=8'hCA;
  LUT3 n93_s1 (
    .F(n93),
    .I0(ff_x_position_r[5]),
    .I1(w_h_count[7]),
    .I2(w_v_count[0]) 
);
defparam n93_s1.INIT=8'hCA;
  LUT3 n94_s1 (
    .F(n94),
    .I0(ff_x_position_r[4]),
    .I1(w_h_count[6]),
    .I2(w_v_count[0]) 
);
defparam n94_s1.INIT=8'hCA;
  LUT3 n95_s1 (
    .F(n95),
    .I0(ff_x_position_r[3]),
    .I1(w_h_count[5]),
    .I2(w_v_count[0]) 
);
defparam n95_s1.INIT=8'hCA;
  LUT3 n96_s1 (
    .F(n96),
    .I0(ff_x_position_r[2]),
    .I1(w_h_count[4]),
    .I2(w_v_count[0]) 
);
defparam n96_s1.INIT=8'hCA;
  LUT3 n97_s1 (
    .F(n97),
    .I0(ff_x_position_r[1]),
    .I1(w_h_count[3]),
    .I2(w_v_count[0]) 
);
defparam n97_s1.INIT=8'hCA;
  LUT3 n98_s1 (
    .F(n98),
    .I0(ff_x_position_r[0]),
    .I1(w_h_count[2]),
    .I2(w_v_count[0]) 
);
defparam n98_s1.INIT=8'hCA;
  LUT3 n147_s0 (
    .F(n147_3),
    .I0(out_o[23]),
    .I1(out_e[23]),
    .I2(w_v_count[0]) 
);
defparam n147_s0.INIT=8'hCA;
  LUT3 n148_s0 (
    .F(n148_3),
    .I0(out_o[22]),
    .I1(out_e[22]),
    .I2(w_v_count[0]) 
);
defparam n148_s0.INIT=8'hCA;
  LUT3 n149_s0 (
    .F(n149_3),
    .I0(out_o[21]),
    .I1(out_e[21]),
    .I2(w_v_count[0]) 
);
defparam n149_s0.INIT=8'hCA;
  LUT3 n150_s0 (
    .F(n150_3),
    .I0(out_o[20]),
    .I1(out_e[20]),
    .I2(w_v_count[0]) 
);
defparam n150_s0.INIT=8'hCA;
  LUT3 n151_s0 (
    .F(n151_3),
    .I0(out_o[19]),
    .I1(out_e[19]),
    .I2(w_v_count[0]) 
);
defparam n151_s0.INIT=8'hCA;
  LUT3 n152_s0 (
    .F(n152_3),
    .I0(out_o[18]),
    .I1(out_e[18]),
    .I2(w_v_count[0]) 
);
defparam n152_s0.INIT=8'hCA;
  LUT3 n153_s0 (
    .F(n153_3),
    .I0(out_o[17]),
    .I1(out_e[17]),
    .I2(w_v_count[0]) 
);
defparam n153_s0.INIT=8'hCA;
  LUT3 n154_s0 (
    .F(n154_3),
    .I0(out_o[16]),
    .I1(out_e[16]),
    .I2(w_v_count[0]) 
);
defparam n154_s0.INIT=8'hCA;
  LUT3 n155_s0 (
    .F(n155_3),
    .I0(out_o[15]),
    .I1(out_e[15]),
    .I2(w_v_count[0]) 
);
defparam n155_s0.INIT=8'hCA;
  LUT3 n156_s0 (
    .F(n156_3),
    .I0(out_o[14]),
    .I1(out_e[14]),
    .I2(w_v_count[0]) 
);
defparam n156_s0.INIT=8'hCA;
  LUT3 n157_s0 (
    .F(n157_3),
    .I0(out_o[13]),
    .I1(out_e[13]),
    .I2(w_v_count[0]) 
);
defparam n157_s0.INIT=8'hCA;
  LUT3 n158_s0 (
    .F(n158_3),
    .I0(out_o[12]),
    .I1(out_e[12]),
    .I2(w_v_count[0]) 
);
defparam n158_s0.INIT=8'hCA;
  LUT3 n159_s0 (
    .F(n159_3),
    .I0(out_o[11]),
    .I1(out_e[11]),
    .I2(w_v_count[0]) 
);
defparam n159_s0.INIT=8'hCA;
  LUT3 n160_s0 (
    .F(n160_3),
    .I0(out_o[10]),
    .I1(out_e[10]),
    .I2(w_v_count[0]) 
);
defparam n160_s0.INIT=8'hCA;
  LUT3 n161_s0 (
    .F(n161_3),
    .I0(out_o[9]),
    .I1(out_e[9]),
    .I2(w_v_count[0]) 
);
defparam n161_s0.INIT=8'hCA;
  LUT3 n162_s0 (
    .F(n162_3),
    .I0(out_o[8]),
    .I1(out_e[8]),
    .I2(w_v_count[0]) 
);
defparam n162_s0.INIT=8'hCA;
  LUT3 n163_s0 (
    .F(n163_3),
    .I0(out_o[7]),
    .I1(out_e[7]),
    .I2(w_v_count[0]) 
);
defparam n163_s0.INIT=8'hCA;
  LUT3 n164_s0 (
    .F(n164_3),
    .I0(out_o[6]),
    .I1(out_e[6]),
    .I2(w_v_count[0]) 
);
defparam n164_s0.INIT=8'hCA;
  LUT3 n165_s0 (
    .F(n165_3),
    .I0(out_o[5]),
    .I1(out_e[5]),
    .I2(w_v_count[0]) 
);
defparam n165_s0.INIT=8'hCA;
  LUT3 n166_s0 (
    .F(n166_3),
    .I0(out_o[4]),
    .I1(out_e[4]),
    .I2(w_v_count[0]) 
);
defparam n166_s0.INIT=8'hCA;
  LUT3 n167_s0 (
    .F(n167_3),
    .I0(out_o[3]),
    .I1(out_e[3]),
    .I2(w_v_count[0]) 
);
defparam n167_s0.INIT=8'hCA;
  LUT3 n168_s0 (
    .F(n168_3),
    .I0(out_o[2]),
    .I1(out_e[2]),
    .I2(w_v_count[0]) 
);
defparam n168_s0.INIT=8'hCA;
  LUT3 n169_s0 (
    .F(n169_3),
    .I0(out_o[1]),
    .I1(out_e[1]),
    .I2(w_v_count[0]) 
);
defparam n169_s0.INIT=8'hCA;
  LUT3 n170_s0 (
    .F(n170_3),
    .I0(out_o[0]),
    .I1(out_e[0]),
    .I2(w_v_count[0]) 
);
defparam n170_s0.INIT=8'hCA;
  DFF ff_d_23_s0 (
    .Q(ff_d[23]),
    .D(w_upscan_r[7]),
    .CLK(clk85m) 
);
  DFF ff_d_22_s0 (
    .Q(ff_d[22]),
    .D(w_upscan_r[6]),
    .CLK(clk85m) 
);
  DFF ff_d_21_s0 (
    .Q(ff_d[21]),
    .D(w_upscan_r[5]),
    .CLK(clk85m) 
);
  DFF ff_d_20_s0 (
    .Q(ff_d[20]),
    .D(w_upscan_r[4]),
    .CLK(clk85m) 
);
  DFF ff_d_19_s0 (
    .Q(ff_d[19]),
    .D(w_upscan_r[3]),
    .CLK(clk85m) 
);
  DFF ff_d_18_s0 (
    .Q(ff_d[18]),
    .D(w_upscan_r[2]),
    .CLK(clk85m) 
);
  DFF ff_d_17_s0 (
    .Q(ff_d[17]),
    .D(w_upscan_r[1]),
    .CLK(clk85m) 
);
  DFF ff_d_16_s0 (
    .Q(ff_d[16]),
    .D(w_upscan_r[0]),
    .CLK(clk85m) 
);
  DFF ff_d_15_s0 (
    .Q(ff_d[15]),
    .D(w_upscan_g[7]),
    .CLK(clk85m) 
);
  DFF ff_d_14_s0 (
    .Q(ff_d[14]),
    .D(w_upscan_g[6]),
    .CLK(clk85m) 
);
  DFF ff_d_13_s0 (
    .Q(ff_d[13]),
    .D(w_upscan_g[5]),
    .CLK(clk85m) 
);
  DFF ff_d_12_s0 (
    .Q(ff_d[12]),
    .D(w_upscan_g[4]),
    .CLK(clk85m) 
);
  DFF ff_d_11_s0 (
    .Q(ff_d[11]),
    .D(w_upscan_g[3]),
    .CLK(clk85m) 
);
  DFF ff_d_10_s0 (
    .Q(ff_d[10]),
    .D(w_upscan_g[2]),
    .CLK(clk85m) 
);
  DFF ff_d_9_s0 (
    .Q(ff_d[9]),
    .D(w_upscan_g[1]),
    .CLK(clk85m) 
);
  DFF ff_d_8_s0 (
    .Q(ff_d[8]),
    .D(w_upscan_g[0]),
    .CLK(clk85m) 
);
  DFF ff_d_7_s0 (
    .Q(ff_d[7]),
    .D(w_upscan_b[7]),
    .CLK(clk85m) 
);
  DFF ff_d_6_s0 (
    .Q(ff_d[6]),
    .D(w_upscan_b[6]),
    .CLK(clk85m) 
);
  DFF ff_d_5_s0 (
    .Q(ff_d[5]),
    .D(w_upscan_b[5]),
    .CLK(clk85m) 
);
  DFF ff_d_4_s0 (
    .Q(ff_d[4]),
    .D(w_upscan_b[4]),
    .CLK(clk85m) 
);
  DFF ff_d_3_s0 (
    .Q(ff_d[3]),
    .D(w_upscan_b[3]),
    .CLK(clk85m) 
);
  DFF ff_d_2_s0 (
    .Q(ff_d[2]),
    .D(w_upscan_b[2]),
    .CLK(clk85m) 
);
  DFF ff_d_1_s0 (
    .Q(ff_d[1]),
    .D(w_upscan_b[1]),
    .CLK(clk85m) 
);
  DFF ff_d_0_s0 (
    .Q(ff_d[0]),
    .D(w_upscan_b[0]),
    .CLK(clk85m) 
);
  DFF ff_we_even_s0 (
    .Q(ff_we_even),
    .D(n77_6),
    .CLK(clk85m) 
);
  DFF ff_address_even_9_s0 (
    .Q(ff_address_even[9]),
    .D(n78),
    .CLK(clk85m) 
);
  DFF ff_address_even_8_s0 (
    .Q(ff_address_even[8]),
    .D(n79),
    .CLK(clk85m) 
);
  DFF ff_address_even_7_s0 (
    .Q(ff_address_even[7]),
    .D(n80),
    .CLK(clk85m) 
);
  DFF ff_address_even_6_s0 (
    .Q(ff_address_even[6]),
    .D(n81),
    .CLK(clk85m) 
);
  DFF ff_address_even_5_s0 (
    .Q(ff_address_even[5]),
    .D(n82),
    .CLK(clk85m) 
);
  DFF ff_address_even_4_s0 (
    .Q(ff_address_even[4]),
    .D(n83),
    .CLK(clk85m) 
);
  DFF ff_address_even_3_s0 (
    .Q(ff_address_even[3]),
    .D(n84),
    .CLK(clk85m) 
);
  DFF ff_address_even_2_s0 (
    .Q(ff_address_even[2]),
    .D(n85),
    .CLK(clk85m) 
);
  DFF ff_address_even_1_s0 (
    .Q(ff_address_even[1]),
    .D(n86),
    .CLK(clk85m) 
);
  DFF ff_address_even_0_s0 (
    .Q(ff_address_even[0]),
    .D(n87),
    .CLK(clk85m) 
);
  DFF ff_we_odd_s0 (
    .Q(ff_we_odd),
    .D(w_v_count[0]),
    .CLK(clk85m) 
);
  DFF ff_address_odd_9_s0 (
    .Q(ff_address_odd[9]),
    .D(n89),
    .CLK(clk85m) 
);
  DFF ff_address_odd_8_s0 (
    .Q(ff_address_odd[8]),
    .D(n90),
    .CLK(clk85m) 
);
  DFF ff_address_odd_7_s0 (
    .Q(ff_address_odd[7]),
    .D(n91),
    .CLK(clk85m) 
);
  DFF ff_address_odd_6_s0 (
    .Q(ff_address_odd[6]),
    .D(n92),
    .CLK(clk85m) 
);
  DFF ff_address_odd_5_s0 (
    .Q(ff_address_odd[5]),
    .D(n93),
    .CLK(clk85m) 
);
  DFF ff_address_odd_4_s0 (
    .Q(ff_address_odd[4]),
    .D(n94),
    .CLK(clk85m) 
);
  DFF ff_address_odd_3_s0 (
    .Q(ff_address_odd[3]),
    .D(n95),
    .CLK(clk85m) 
);
  DFF ff_address_odd_2_s0 (
    .Q(ff_address_odd[2]),
    .D(n96),
    .CLK(clk85m) 
);
  DFF ff_address_odd_1_s0 (
    .Q(ff_address_odd[1]),
    .D(n97),
    .CLK(clk85m) 
);
  DFF ff_address_odd_0_s0 (
    .Q(ff_address_odd[0]),
    .D(n98),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_7_s0 (
    .Q(w_pixel_r[7]),
    .D(n147_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_6_s0 (
    .Q(w_pixel_r[6]),
    .D(n148_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_5_s0 (
    .Q(w_pixel_r[5]),
    .D(n149_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_4_s0 (
    .Q(w_pixel_r[4]),
    .D(n150_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_3_s0 (
    .Q(w_pixel_r[3]),
    .D(n151_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_2_s0 (
    .Q(w_pixel_r[2]),
    .D(n152_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_1_s0 (
    .Q(w_pixel_r[1]),
    .D(n153_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_r_0_s0 (
    .Q(w_pixel_r[0]),
    .D(n154_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_7_s0 (
    .Q(w_pixel_g[7]),
    .D(n155_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_6_s0 (
    .Q(w_pixel_g[6]),
    .D(n156_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_5_s0 (
    .Q(w_pixel_g[5]),
    .D(n157_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_4_s0 (
    .Q(w_pixel_g[4]),
    .D(n158_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_3_s0 (
    .Q(w_pixel_g[3]),
    .D(n159_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_2_s0 (
    .Q(w_pixel_g[2]),
    .D(n160_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_1_s0 (
    .Q(w_pixel_g[1]),
    .D(n161_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_g_0_s0 (
    .Q(w_pixel_g[0]),
    .D(n162_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_7_s0 (
    .Q(w_pixel_b[7]),
    .D(n163_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_6_s0 (
    .Q(w_pixel_b[6]),
    .D(n164_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_5_s0 (
    .Q(w_pixel_b[5]),
    .D(n165_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_4_s0 (
    .Q(w_pixel_b[4]),
    .D(n166_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_3_s0 (
    .Q(w_pixel_b[3]),
    .D(n167_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_2_s0 (
    .Q(w_pixel_b[2]),
    .D(n168_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_1_s0 (
    .Q(w_pixel_b[1]),
    .D(n169_3),
    .CLK(clk85m) 
);
  DFF ff_rdata_b_0_s0 (
    .Q(w_pixel_b[0]),
    .D(n170_3),
    .CLK(clk85m) 
);
  DFF ff_re_s0 (
    .Q(ff_re),
    .D(ff_active),
    .CLK(clk85m) 
);
  INV n77_s2 (
    .O(n77_6),
    .I(w_v_count[0]) 
);
  vdp_video_ram_line_buffer u_buf_even (
    .clk85m(clk85m),
    .n87(n87),
    .n86(n86),
    .n85(n85),
    .n84(n84),
    .n83(n83),
    .n82(n82),
    .n81(n81),
    .n80(n80),
    .n79(n79),
    .n78(n78),
    .ff_we_even(ff_we_even),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_even(ff_address_even[9:0]),
    .out_e(out_e[23:0]),
    .ff_imem_12527_DIAREG_G(ff_imem_12527_DIAREG_G[23:0])
);
  vdp_video_ram_line_buffer_0 u_buf_odd (
    .clk85m(clk85m),
    .n98(n98),
    .n97(n97),
    .n96(n96),
    .n95(n95),
    .n94(n94),
    .n93(n93),
    .n92(n92),
    .n91(n91),
    .n90(n90),
    .n89(n89),
    .ff_we_odd(ff_we_odd),
    .ff_re(ff_re),
    .ff_d(ff_d[23:0]),
    .ff_address_odd(ff_address_odd[9:0]),
    .ff_imem_12527_DIAREG_G(ff_imem_12527_DIAREG_G[23:0]),
    .out_o(out_o[23:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_double_buffer */
module vdp_video_out_bilinear (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_r,
  ff_tap0_r,
  ff_tap1_delay,
  w_bilinear_r
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_r;
input [7:0] ff_tap0_r;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_r;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_r[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_r[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_r[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_r[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_r[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_r[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_r[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_r[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_r[7:0]}),
    .B({GND,ff_tap0_r[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear */
module vdp_video_out_bilinear_0 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_g,
  ff_tap0_g,
  ff_tap1_delay,
  w_bilinear_g
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_g;
input [7:0] ff_tap0_g;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_g;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_g[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_g[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_g[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_g[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_g[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_g[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_g[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_g[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_g[7:0]}),
    .B({GND,ff_tap0_g[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_0 */
module vdp_video_out_bilinear_1 (
  clk85m,
  w_h_count,
  ff_coeff1,
  w_pixel_b,
  ff_tap0_b,
  ff_tap1_delay,
  w_bilinear_b
)
;
input clk85m;
input [0:0] w_h_count;
input [7:0] ff_coeff1;
input [7:0] w_pixel_b;
input [7:0] ff_tap0_b;
input [7:0] ff_tap1_delay;
output [7:0] w_bilinear_b;
wire n104_4;
wire n103_7;
wire n102_7;
wire n101_7;
wire n100_7;
wire n99_7;
wire n98_7;
wire n97_7;
wire n96_7;
wire n51_7;
wire w_add_1_2;
wire w_add_2_2;
wire w_add_3_2;
wire w_add_4_2;
wire w_add_5_2;
wire w_add_6_2;
wire w_add_7_2;
wire w_add_8_2;
wire w_add_9_2;
wire w_add_10_0_COUT;
wire [10:0] ff_mul;
wire [7:0] w_sub;
wire [10:1] w_add;
wire [6:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [8:0] SO;
wire [8:0] SBO;
wire VCC;
wire GND;
  LUT3 n104_s1 (
    .F(n104_4),
    .I0(w_add[10]),
    .I1(w_add[9]),
    .I2(w_h_count[0]) 
);
defparam n104_s1.INIT=8'h40;
  LUT2 n103_s2 (
    .F(n103_7),
    .I0(w_add[10]),
    .I1(w_add[1]) 
);
defparam n103_s2.INIT=4'h4;
  LUT2 n102_s2 (
    .F(n102_7),
    .I0(w_add[10]),
    .I1(w_add[2]) 
);
defparam n102_s2.INIT=4'h4;
  LUT2 n101_s2 (
    .F(n101_7),
    .I0(w_add[10]),
    .I1(w_add[3]) 
);
defparam n101_s2.INIT=4'h4;
  LUT2 n100_s2 (
    .F(n100_7),
    .I0(w_add[10]),
    .I1(w_add[4]) 
);
defparam n100_s2.INIT=4'h4;
  LUT2 n99_s2 (
    .F(n99_7),
    .I0(w_add[10]),
    .I1(w_add[5]) 
);
defparam n99_s2.INIT=4'h4;
  LUT2 n98_s2 (
    .F(n98_7),
    .I0(w_add[10]),
    .I1(w_add[6]) 
);
defparam n98_s2.INIT=4'h4;
  LUT2 n97_s2 (
    .F(n97_7),
    .I0(w_add[10]),
    .I1(w_add[7]) 
);
defparam n97_s2.INIT=4'h4;
  LUT2 n96_s2 (
    .F(n96_7),
    .I0(w_add[10]),
    .I1(w_add[8]) 
);
defparam n96_s2.INIT=4'h4;
  DFFSE ff_out_7_s0 (
    .Q(w_bilinear_b[7]),
    .D(n96_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_6_s0 (
    .Q(w_bilinear_b[6]),
    .D(n97_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_5_s0 (
    .Q(w_bilinear_b[5]),
    .D(n98_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_4_s0 (
    .Q(w_bilinear_b[4]),
    .D(n99_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_3_s0 (
    .Q(w_bilinear_b[3]),
    .D(n100_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_2_s0 (
    .Q(w_bilinear_b[2]),
    .D(n101_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_1_s0 (
    .Q(w_bilinear_b[1]),
    .D(n102_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  DFFSE ff_out_0_s0 (
    .Q(w_bilinear_b[0]),
    .D(n103_7),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .SET(n104_4) 
);
  MULT9X9 w_mul_17_s1 (
    .DOUT({ff_mul[10:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({w_sub[7:0],n51_7}),
    .B({GND,ff_coeff1[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(VCC),
    .BSIGN(VCC),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_mul_17_s1.AREG=1'b0;
defparam w_mul_17_s1.ASIGN_REG=1'b0;
defparam w_mul_17_s1.BREG=1'b1;
defparam w_mul_17_s1.BSIGN_REG=1'b0;
defparam w_mul_17_s1.MULT_RESET_MODE="SYNC";
defparam w_mul_17_s1.OUT_REG=1'b1;
defparam w_mul_17_s1.PIPE_REG=1'b0;
defparam w_mul_17_s1.SOA_REG=1'b0;
  PADD9 n51_s3 (
    .DOUT({w_sub[7:0],n51_7}),
    .SO(SO[8:0]),
    .SBO(SBO[8:0]),
    .A({GND,w_pixel_b[7:0]}),
    .B({GND,ff_tap0_b[7:0]}),
    .SI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SBI({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam n51_s3.ADD_SUB=1'b1;
defparam n51_s3.AREG=1'b1;
defparam n51_s3.BREG=1'b1;
defparam n51_s3.BSEL_MODE=1'b0;
defparam n51_s3.PADD_RESET_MODE="SYNC";
defparam n51_s3.SOREG=1'b0;
  ALU w_add_1_s (
    .SUM(w_add[1]),
    .COUT(w_add_1_2),
    .I0(ff_mul[1]),
    .I1(ff_tap1_delay[0]),
    .I3(GND),
    .CIN(ff_mul[0]) 
);
defparam w_add_1_s.ALU_MODE=0;
  ALU w_add_2_s (
    .SUM(w_add[2]),
    .COUT(w_add_2_2),
    .I0(ff_mul[2]),
    .I1(ff_tap1_delay[1]),
    .I3(GND),
    .CIN(w_add_1_2) 
);
defparam w_add_2_s.ALU_MODE=0;
  ALU w_add_3_s (
    .SUM(w_add[3]),
    .COUT(w_add_3_2),
    .I0(ff_mul[3]),
    .I1(ff_tap1_delay[2]),
    .I3(GND),
    .CIN(w_add_2_2) 
);
defparam w_add_3_s.ALU_MODE=0;
  ALU w_add_4_s (
    .SUM(w_add[4]),
    .COUT(w_add_4_2),
    .I0(ff_mul[4]),
    .I1(ff_tap1_delay[3]),
    .I3(GND),
    .CIN(w_add_3_2) 
);
defparam w_add_4_s.ALU_MODE=0;
  ALU w_add_5_s (
    .SUM(w_add[5]),
    .COUT(w_add_5_2),
    .I0(ff_mul[5]),
    .I1(ff_tap1_delay[4]),
    .I3(GND),
    .CIN(w_add_4_2) 
);
defparam w_add_5_s.ALU_MODE=0;
  ALU w_add_6_s (
    .SUM(w_add[6]),
    .COUT(w_add_6_2),
    .I0(ff_mul[6]),
    .I1(ff_tap1_delay[5]),
    .I3(GND),
    .CIN(w_add_5_2) 
);
defparam w_add_6_s.ALU_MODE=0;
  ALU w_add_7_s (
    .SUM(w_add[7]),
    .COUT(w_add_7_2),
    .I0(ff_mul[7]),
    .I1(ff_tap1_delay[6]),
    .I3(GND),
    .CIN(w_add_6_2) 
);
defparam w_add_7_s.ALU_MODE=0;
  ALU w_add_8_s (
    .SUM(w_add[8]),
    .COUT(w_add_8_2),
    .I0(ff_mul[8]),
    .I1(ff_tap1_delay[7]),
    .I3(GND),
    .CIN(w_add_7_2) 
);
defparam w_add_8_s.ALU_MODE=0;
  ALU w_add_9_s (
    .SUM(w_add[9]),
    .COUT(w_add_9_2),
    .I0(ff_mul[9]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_8_2) 
);
defparam w_add_9_s.ALU_MODE=0;
  ALU w_add_10_s (
    .SUM(w_add[10]),
    .COUT(w_add_10_0_COUT),
    .I0(ff_mul[10]),
    .I1(GND),
    .I3(GND),
    .CIN(w_add_9_2) 
);
defparam w_add_10_s.ALU_MODE=0;
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out_bilinear_1 */
module vdp_video_out (
  clk85m,
  n36_6,
  w_h_count_end_14,
  slot_reset_n_d,
  w_h_count_end,
  w_h_count_end_13,
  w_h_count_end_12,
  w_h_count,
  w_v_count,
  w_upscan_r,
  w_upscan_g,
  w_upscan_b,
  w_video_vs,
  w_video_hs,
  w_video_de,
  ff_v_en_9,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_h_count_end_14;
input slot_reset_n_d;
input w_h_count_end;
input w_h_count_end_13;
input w_h_count_end_12;
input [11:0] w_h_count;
input [9:0] w_v_count;
input [7:0] w_upscan_r;
input [7:0] w_upscan_g;
input [7:0] w_upscan_b;
output w_video_vs;
output w_video_hs;
output w_video_de;
output ff_v_en_9;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_active_start;
wire w_hs_end;
wire w_vs_end;
wire n902_4;
wire n193_3;
wire n194_3;
wire n195_4;
wire n944_4;
wire w_gain_6_5;
wire ff_v_en_6;
wire ff_vs_5;
wire n62_7;
wire w_active_start_12;
wire w_hs_end_10;
wire w_vs_end_7;
wire w_vs_end_8;
wire n192_4;
wire n193_4;
wire n944_5;
wire ff_h_en_9;
wire ff_h_en_10;
wire ff_v_en_7;
wire ff_vs_6;
wire w_vs_end_9;
wire n944_6;
wire ff_v_en_8;
wire w_active_start_14;
wire ff_x_position_r_9_7;
wire ff_hs_8;
wire n192_7;
wire n925_5;
wire n50_10;
wire n317_9;
wire n318_9;
wire n319_9;
wire n320_9;
wire n321_9;
wire n322_9;
wire n323_9;
wire n324_9;
wire ff_v_en;
wire ff_active;
wire ff_tap1_b_0_5;
wire ff_h_en;
wire n127_1;
wire n127_2;
wire n126_1;
wire n126_2;
wire n125_1;
wire n125_2;
wire n124_1;
wire n124_2;
wire n123_1;
wire n123_2;
wire n122_1;
wire n122_2;
wire n121_1;
wire n121_2;
wire n120_1;
wire n120_2;
wire n119_1;
wire n119_0_COUT;
wire w_scanline_gain_0_2;
wire w_scanline_gain_0_3;
wire w_scanline_gain_1_2;
wire w_scanline_gain_1_3;
wire w_scanline_gain_2_2;
wire w_scanline_gain_2_3;
wire w_scanline_gain_3_2;
wire w_scanline_gain_3_3;
wire w_scanline_gain_4_2;
wire w_scanline_gain_4_3;
wire w_scanline_gain_5_2;
wire w_scanline_gain_5_3;
wire w_scanline_gain_6_2;
wire w_scanline_gain_6_3;
wire w_scanline_gain_7_2;
wire w_scanline_gain_8_6;
wire w_scanline_gain_0_5;
wire w_scanline_gain_1_5;
wire w_scanline_gain_2_5;
wire w_scanline_gain_3_5;
wire w_scanline_gain_4_5;
wire w_scanline_gain_5_5;
wire w_scanline_gain_6_5;
wire w_scanline_gain_7_5;
wire w_sub_numerator_3_13;
wire ff_tap1_b_0_18;
wire n77_6;
wire [9:0] ff_x_position_r;
wire [7:4] ff_numerator;
wire [7:0] ff_coeff1;
wire [7:0] ff_tap0_r;
wire [7:0] ff_tap0_g;
wire [7:0] ff_tap0_b;
wire [7:0] ff_gain;
wire [7:0] ff_coeff;
wire [7:0] ff_tap1_delay;
wire [7:0] ff_tap1_delay_0;
wire [7:0] ff_tap1_delay_1;
wire [7:0] ff_display_r;
wire [7:0] ff_display_g;
wire [7:0] ff_display_b;
wire [14:7] w_normalized_numerator;
wire [9:0] w_scanline_gain;
wire [7:0] w_pixel_r;
wire [7:0] w_pixel_g;
wire [7:0] w_pixel_b;
wire [7:0] w_bilinear_r;
wire [7:0] w_bilinear_g;
wire [7:0] w_bilinear_b;
wire [17:0] DOUT;
wire [8:0] SOA;
wire [8:0] SOB;
wire [17:0] DOUT_0;
wire [8:0] SOA_0;
wire [8:0] SOB_0;
wire [17:0] DOUT_1;
wire [8:0] SOA_1;
wire [8:0] SOB_1;
wire [17:0] DOUT_2;
wire [8:0] SOA_2;
wire [8:0] SOB_2;
wire VCC;
wire GND;
  LUT4 w_active_start_s7 (
    .F(w_active_start),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_active_start_14),
    .I3(w_active_start_12) 
);
defparam w_active_start_s7.INIT=16'h8000;
  LUT4 w_hs_end_s6 (
    .F(w_hs_end),
    .I0(w_h_count[3]),
    .I1(w_hs_end_10),
    .I2(w_h_count_end_14),
    .I3(w_active_start_12) 
);
defparam w_hs_end_s6.INIT=16'h4000;
  LUT4 w_vs_end_s3 (
    .F(w_vs_end),
    .I0(w_v_count[2]),
    .I1(w_v_count[1]),
    .I2(w_vs_end_7),
    .I3(w_vs_end_8) 
);
defparam w_vs_end_s3.INIT=16'h4000;
  LUT2 n902_s1 (
    .F(n902_4),
    .I0(w_active_start),
    .I1(slot_reset_n_d) 
);
defparam n902_s1.INIT=4'hB;
  LUT4 n193_s0 (
    .F(n193_3),
    .I0(ff_numerator[7]),
    .I1(ff_x_position_r[0]),
    .I2(ff_numerator[6]),
    .I3(n193_4) 
);
defparam n193_s0.INIT=16'hC30A;
  LUT3 n194_s0 (
    .F(n194_3),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]),
    .I2(n195_4) 
);
defparam n194_s0.INIT=8'hC6;
  LUT4 n195_s1 (
    .F(n195_4),
    .I0(ff_numerator[6]),
    .I1(ff_numerator[7]),
    .I2(ff_x_position_r[0]),
    .I3(ff_numerator[4]) 
);
defparam n195_s1.INIT=16'h0EF1;
  LUT3 n944_s1 (
    .F(n944_4),
    .I0(w_active_start_14),
    .I1(n944_5),
    .I2(slot_reset_n_d) 
);
defparam n944_s1.INIT=8'h8F;
  LUT2 w_video_de_s (
    .F(w_video_de),
    .I0(ff_h_en),
    .I1(ff_v_en) 
);
defparam w_video_de_s.INIT=4'h8;
  LUT2 w_gain_6_s2 (
    .F(w_gain_6_5),
    .I0(w_v_count[0]),
    .I1(w_h_count[0]) 
);
defparam w_gain_6_s2.INIT=4'h4;
  LUT4 ff_v_en_s2 (
    .F(ff_v_en_6),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(w_h_count_end),
    .I3(ff_v_en_7) 
);
defparam ff_v_en_s2.INIT=16'h6000;
  LUT3 ff_vs_s2 (
    .F(ff_vs_5),
    .I0(ff_vs_6),
    .I1(w_h_count_end),
    .I2(w_vs_end_8) 
);
defparam ff_vs_s2.INIT=8'h40;
  LUT3 n62_s2 (
    .F(n62_7),
    .I0(w_v_count[5]),
    .I1(w_v_count[9]),
    .I2(ff_v_en_7) 
);
defparam n62_s2.INIT=8'hBF;
  LUT4 w_active_start_s9 (
    .F(w_active_start_12),
    .I0(w_h_count[8]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]),
    .I3(w_h_count[9]) 
);
defparam w_active_start_s9.INIT=16'h0100;
  LUT4 w_hs_end_s7 (
    .F(w_hs_end_10),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_h_count[4]),
    .I3(w_h_count[5]) 
);
defparam w_hs_end_s7.INIT=16'h1000;
  LUT2 w_vs_end_s4 (
    .F(w_vs_end_7),
    .I0(w_v_count[3]),
    .I1(w_v_count[4]) 
);
defparam w_vs_end_s4.INIT=4'h4;
  LUT4 w_vs_end_s5 (
    .F(w_vs_end_8),
    .I0(w_v_count[5]),
    .I1(w_v_count[6]),
    .I2(w_vs_end_9),
    .I3(w_v_count[0]) 
);
defparam w_vs_end_s5.INIT=16'h1000;
  LUT4 n192_s1 (
    .F(n192_4),
    .I0(ff_numerator[5]),
    .I1(ff_numerator[4]),
    .I2(ff_x_position_r[0]),
    .I3(ff_numerator[6]) 
);
defparam n192_s1.INIT=16'h007F;
  LUT2 n193_s1 (
    .F(n193_4),
    .I0(ff_numerator[4]),
    .I1(ff_numerator[5]) 
);
defparam n193_s1.INIT=4'h8;
  LUT4 n944_s2 (
    .F(n944_5),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(n944_6),
    .I3(w_h_count[8]) 
);
defparam n944_s2.INIT=16'h1000;
  LUT3 ff_h_en_s4 (
    .F(ff_h_en_9),
    .I0(w_h_count[6]),
    .I1(w_h_count[7]),
    .I2(w_active_start_12) 
);
defparam ff_h_en_s4.INIT=8'h80;
  LUT4 ff_h_en_s5 (
    .F(ff_h_en_10),
    .I0(w_h_count[0]),
    .I1(w_h_count[1]),
    .I2(w_h_count[2]),
    .I3(w_h_count_end_13) 
);
defparam ff_h_en_s5.INIT=16'h1000;
  LUT4 ff_v_en_s3 (
    .F(ff_v_en_7),
    .I0(w_v_count[0]),
    .I1(w_v_count[1]),
    .I2(ff_v_en_8),
    .I3(ff_v_en_9) 
);
defparam ff_v_en_s3.INIT=16'h1000;
  LUT4 ff_vs_s3 (
    .F(ff_vs_6),
    .I0(w_v_count[1]),
    .I1(w_v_count[4]),
    .I2(w_v_count[3]),
    .I3(w_v_count[2]) 
);
defparam ff_vs_s3.INIT=16'hEFF7;
  LUT3 w_vs_end_s6 (
    .F(w_vs_end_9),
    .I0(w_v_count[7]),
    .I1(w_v_count[8]),
    .I2(w_v_count[9]) 
);
defparam w_vs_end_s6.INIT=8'h01;
  LUT3 n944_s3 (
    .F(n944_6),
    .I0(w_h_count[9]),
    .I1(w_h_count[10]),
    .I2(w_h_count[11]) 
);
defparam n944_s3.INIT=8'h10;
  LUT2 ff_v_en_s4 (
    .F(ff_v_en_8),
    .I0(w_v_count[2]),
    .I1(w_v_count[8]) 
);
defparam ff_v_en_s4.INIT=4'h1;
  LUT4 ff_v_en_s5 (
    .F(ff_v_en_9),
    .I0(w_v_count[4]),
    .I1(w_v_count[6]),
    .I2(w_v_count[7]),
    .I3(w_v_count[3]) 
);
defparam ff_v_en_s5.INIT=16'h0100;
  LUT4 w_active_start_s10 (
    .F(w_active_start_14),
    .I0(w_h_count[2]),
    .I1(w_h_count_end_13),
    .I2(w_h_count[0]),
    .I3(w_h_count[1]) 
);
defparam w_active_start_s10.INIT=16'h4000;
  LUT4 ff_x_position_r_9_s2 (
    .F(ff_x_position_r_9_7),
    .I0(n192_4),
    .I1(ff_numerator[7]),
    .I2(w_h_count[0]),
    .I3(ff_active) 
);
defparam ff_x_position_r_9_s2.INIT=16'hD000;
  LUT4 ff_hs_s4 (
    .F(ff_hs_8),
    .I0(w_h_count_end_12),
    .I1(w_h_count_end_13),
    .I2(w_h_count_end_14),
    .I3(w_hs_end) 
);
defparam ff_hs_s4.INIT=16'hFF80;
  LUT3 w_video_r_7_s0 (
    .F(w_video_r[7]),
    .I0(ff_display_r[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_7_s0.INIT=8'h80;
  LUT3 w_video_r_6_s0 (
    .F(w_video_r[6]),
    .I0(ff_display_r[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_6_s0.INIT=8'h80;
  LUT3 w_video_r_5_s0 (
    .F(w_video_r[5]),
    .I0(ff_display_r[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_5_s0.INIT=8'h80;
  LUT3 w_video_r_4_s0 (
    .F(w_video_r[4]),
    .I0(ff_display_r[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_4_s0.INIT=8'h80;
  LUT3 w_video_r_3_s0 (
    .F(w_video_r[3]),
    .I0(ff_display_r[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_3_s0.INIT=8'h80;
  LUT3 w_video_r_2_s0 (
    .F(w_video_r[2]),
    .I0(ff_display_r[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_2_s0.INIT=8'h80;
  LUT3 w_video_r_1_s0 (
    .F(w_video_r[1]),
    .I0(ff_display_r[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_1_s0.INIT=8'h80;
  LUT3 w_video_r_0_s0 (
    .F(w_video_r[0]),
    .I0(ff_display_r[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_r_0_s0.INIT=8'h80;
  LUT3 w_video_g_7_s0 (
    .F(w_video_g[7]),
    .I0(ff_display_g[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_7_s0.INIT=8'h80;
  LUT3 w_video_g_6_s0 (
    .F(w_video_g[6]),
    .I0(ff_display_g[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_6_s0.INIT=8'h80;
  LUT3 w_video_g_5_s0 (
    .F(w_video_g[5]),
    .I0(ff_display_g[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_5_s0.INIT=8'h80;
  LUT3 w_video_g_4_s0 (
    .F(w_video_g[4]),
    .I0(ff_display_g[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_4_s0.INIT=8'h80;
  LUT3 w_video_g_3_s0 (
    .F(w_video_g[3]),
    .I0(ff_display_g[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_3_s0.INIT=8'h80;
  LUT3 w_video_g_2_s0 (
    .F(w_video_g[2]),
    .I0(ff_display_g[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_2_s0.INIT=8'h80;
  LUT3 w_video_g_1_s0 (
    .F(w_video_g[1]),
    .I0(ff_display_g[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_1_s0.INIT=8'h80;
  LUT3 w_video_g_0_s0 (
    .F(w_video_g[0]),
    .I0(ff_display_g[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_g_0_s0.INIT=8'h80;
  LUT3 w_video_b_7_s0 (
    .F(w_video_b[7]),
    .I0(ff_display_b[7]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_7_s0.INIT=8'h80;
  LUT3 w_video_b_6_s0 (
    .F(w_video_b[6]),
    .I0(ff_display_b[6]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_6_s0.INIT=8'h80;
  LUT3 w_video_b_5_s0 (
    .F(w_video_b[5]),
    .I0(ff_display_b[5]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_5_s0.INIT=8'h80;
  LUT3 w_video_b_4_s0 (
    .F(w_video_b[4]),
    .I0(ff_display_b[4]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_4_s0.INIT=8'h80;
  LUT3 w_video_b_3_s0 (
    .F(w_video_b[3]),
    .I0(ff_display_b[3]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_3_s0.INIT=8'h80;
  LUT3 w_video_b_2_s0 (
    .F(w_video_b[2]),
    .I0(ff_display_b[2]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_2_s0.INIT=8'h80;
  LUT3 w_video_b_1_s0 (
    .F(w_video_b[1]),
    .I0(ff_display_b[1]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_1_s0.INIT=8'h80;
  LUT3 w_video_b_0_s0 (
    .F(w_video_b[0]),
    .I0(ff_display_b[0]),
    .I1(ff_h_en),
    .I2(ff_v_en) 
);
defparam w_video_b_0_s0.INIT=8'h80;
  LUT4 n192_s3 (
    .F(n192_7),
    .I0(n192_4),
    .I1(w_h_count[0]),
    .I2(ff_active),
    .I3(ff_numerator[7]) 
);
defparam n192_s3.INIT=16'h7F80;
  LUT2 n925_s1 (
    .F(n925_5),
    .I0(w_h_count[0]),
    .I1(ff_active) 
);
defparam n925_s1.INIT=4'h8;
  LUT4 n50_s4 (
    .F(n50_10),
    .I0(ff_h_en_9),
    .I1(ff_h_en),
    .I2(n944_5),
    .I3(ff_h_en_10) 
);
defparam n50_s4.INIT=16'h0ECC;
  LUT4 n317_s3 (
    .F(n317_9),
    .I0(ff_coeff[7]),
    .I1(slot_reset_n_d),
    .I2(w_normalized_numerator[14]),
    .I3(w_h_count[0]) 
);
defparam n317_s3.INIT=16'hF088;
  LUT4 n318_s3 (
    .F(n318_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[6]),
    .I2(w_normalized_numerator[13]),
    .I3(w_h_count[0]) 
);
defparam n318_s3.INIT=16'hF088;
  LUT4 n319_s3 (
    .F(n319_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[5]),
    .I2(w_normalized_numerator[12]),
    .I3(w_h_count[0]) 
);
defparam n319_s3.INIT=16'hF088;
  LUT4 n320_s3 (
    .F(n320_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[4]),
    .I2(w_normalized_numerator[11]),
    .I3(w_h_count[0]) 
);
defparam n320_s3.INIT=16'hF088;
  LUT4 n321_s3 (
    .F(n321_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[3]),
    .I2(w_normalized_numerator[10]),
    .I3(w_h_count[0]) 
);
defparam n321_s3.INIT=16'hF088;
  LUT4 n322_s3 (
    .F(n322_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[2]),
    .I2(w_normalized_numerator[9]),
    .I3(w_h_count[0]) 
);
defparam n322_s3.INIT=16'hF088;
  LUT4 n323_s3 (
    .F(n323_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[1]),
    .I2(w_normalized_numerator[8]),
    .I3(w_h_count[0]) 
);
defparam n323_s3.INIT=16'hF088;
  LUT4 n324_s3 (
    .F(n324_9),
    .I0(slot_reset_n_d),
    .I1(ff_coeff[0]),
    .I2(w_normalized_numerator[7]),
    .I3(w_h_count[0]) 
);
defparam n324_s3.INIT=16'hF088;
  DFFCE ff_v_en_s0 (
    .Q(ff_v_en),
    .D(n62_7),
    .CLK(clk85m),
    .CE(ff_v_en_6),
    .CLEAR(n36_6) 
);
  DFFPE ff_vs_s0 (
    .Q(w_video_vs),
    .D(w_vs_end),
    .CLK(clk85m),
    .CE(ff_vs_5),
    .PRESET(n36_6) 
);
  DFFRE ff_x_position_r_9_s0 (
    .Q(ff_x_position_r[9]),
    .D(n119_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_8_s0 (
    .Q(ff_x_position_r[8]),
    .D(n120_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_7_s0 (
    .Q(ff_x_position_r[7]),
    .D(n121_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_6_s0 (
    .Q(ff_x_position_r[6]),
    .D(n122_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_5_s0 (
    .Q(ff_x_position_r[5]),
    .D(n123_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_4_s0 (
    .Q(ff_x_position_r[4]),
    .D(n124_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_3_s0 (
    .Q(ff_x_position_r[3]),
    .D(n125_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_2_s0 (
    .Q(ff_x_position_r[2]),
    .D(n126_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_1_s0 (
    .Q(ff_x_position_r[1]),
    .D(n127_1),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_x_position_r_0_s0 (
    .Q(ff_x_position_r[0]),
    .D(w_sub_numerator_3_13),
    .CLK(clk85m),
    .CE(ff_x_position_r_9_7),
    .RESET(n902_4) 
);
  DFFRE ff_numerator_6_s0 (
    .Q(ff_numerator[6]),
    .D(n193_3),
    .CLK(clk85m),
    .CE(n925_5),
    .RESET(n902_4) 
);
  DFFRE ff_numerator_5_s0 (
    .Q(ff_numerator[5]),
    .D(n194_3),
    .CLK(clk85m),
    .CE(n925_5),
    .RESET(n902_4) 
);
  DFFRE ff_numerator_4_s0 (
    .Q(ff_numerator[4]),
    .D(n195_4),
    .CLK(clk85m),
    .CE(n925_5),
    .RESET(n902_4) 
);
  DFFE ff_coeff1_7_s0 (
    .Q(ff_coeff1[7]),
    .D(ff_coeff[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_6_s0 (
    .Q(ff_coeff1[6]),
    .D(ff_coeff[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_5_s0 (
    .Q(ff_coeff1[5]),
    .D(ff_coeff[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_4_s0 (
    .Q(ff_coeff1[4]),
    .D(ff_coeff[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_3_s0 (
    .Q(ff_coeff1[3]),
    .D(ff_coeff[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_2_s0 (
    .Q(ff_coeff1[2]),
    .D(ff_coeff[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_1_s0 (
    .Q(ff_coeff1[1]),
    .D(ff_coeff[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_coeff1_0_s0 (
    .Q(ff_coeff1[0]),
    .D(ff_coeff[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_7_s0 (
    .Q(ff_tap0_r[7]),
    .D(w_pixel_r[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_6_s0 (
    .Q(ff_tap0_r[6]),
    .D(w_pixel_r[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_5_s0 (
    .Q(ff_tap0_r[5]),
    .D(w_pixel_r[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_4_s0 (
    .Q(ff_tap0_r[4]),
    .D(w_pixel_r[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_3_s0 (
    .Q(ff_tap0_r[3]),
    .D(w_pixel_r[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_2_s0 (
    .Q(ff_tap0_r[2]),
    .D(w_pixel_r[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_1_s0 (
    .Q(ff_tap0_r[1]),
    .D(w_pixel_r[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_r_0_s0 (
    .Q(ff_tap0_r[0]),
    .D(w_pixel_r[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_7_s0 (
    .Q(ff_tap0_g[7]),
    .D(w_pixel_g[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_6_s0 (
    .Q(ff_tap0_g[6]),
    .D(w_pixel_g[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_5_s0 (
    .Q(ff_tap0_g[5]),
    .D(w_pixel_g[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_4_s0 (
    .Q(ff_tap0_g[4]),
    .D(w_pixel_g[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_3_s0 (
    .Q(ff_tap0_g[3]),
    .D(w_pixel_g[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_2_s0 (
    .Q(ff_tap0_g[2]),
    .D(w_pixel_g[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_1_s0 (
    .Q(ff_tap0_g[1]),
    .D(w_pixel_g[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_g_0_s0 (
    .Q(ff_tap0_g[0]),
    .D(w_pixel_g[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_7_s0 (
    .Q(ff_tap0_b[7]),
    .D(w_pixel_b[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_6_s0 (
    .Q(ff_tap0_b[6]),
    .D(w_pixel_b[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_5_s0 (
    .Q(ff_tap0_b[5]),
    .D(w_pixel_b[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_4_s0 (
    .Q(ff_tap0_b[4]),
    .D(w_pixel_b[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_3_s0 (
    .Q(ff_tap0_b[3]),
    .D(w_pixel_b[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_2_s0 (
    .Q(ff_tap0_b[2]),
    .D(w_pixel_b[2]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_1_s0 (
    .Q(ff_tap0_b[1]),
    .D(w_pixel_b[1]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_tap0_b_0_s0 (
    .Q(ff_tap0_b[0]),
    .D(w_pixel_b[0]),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFE ff_gain_7_s0 (
    .Q(ff_gain[7]),
    .D(n77_6),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFRE ff_gain_6_s0 (
    .Q(ff_gain[6]),
    .D(w_scanline_gain[9]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_5_s0 (
    .Q(ff_gain[5]),
    .D(w_scanline_gain[8]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_4_s0 (
    .Q(ff_gain[4]),
    .D(w_scanline_gain[7]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_3_s0 (
    .Q(ff_gain[3]),
    .D(w_scanline_gain[6]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_2_s0 (
    .Q(ff_gain[2]),
    .D(w_scanline_gain[5]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_1_s0 (
    .Q(ff_gain[1]),
    .D(w_scanline_gain[4]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_gain_0_s0 (
    .Q(ff_gain[0]),
    .D(w_scanline_gain[3]),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(w_gain_6_5) 
);
  DFFRE ff_active_s0 (
    .Q(ff_active),
    .D(VCC),
    .CLK(clk85m),
    .CE(w_active_start),
    .RESET(n944_4) 
);
  DFFPE ff_hs_s1 (
    .Q(w_video_hs),
    .D(w_hs_end),
    .CLK(clk85m),
    .CE(ff_hs_8),
    .PRESET(n36_6) 
);
defparam ff_hs_s1.INIT=1'b1;
  DFFE ff_tap1_b_0_s2 (
    .Q(ff_tap1_b_0_5),
    .D(ff_tap1_b_0_18),
    .CLK(clk85m),
    .CE(w_h_count[0]) 
);
  DFFR ff_numerator_7_s1 (
    .Q(ff_numerator[7]),
    .D(n192_7),
    .CLK(clk85m),
    .RESET(n902_4) 
);
defparam ff_numerator_7_s1.INIT=1'b0;
  DFFC ff_h_en_s6 (
    .Q(ff_h_en),
    .D(n50_10),
    .CLK(clk85m),
    .CLEAR(n36_6) 
);
defparam ff_h_en_s6.INIT=1'b0;
  DFF ff_coeff_7_s4 (
    .Q(ff_coeff[7]),
    .D(n317_9),
    .CLK(clk85m) 
);
defparam ff_coeff_7_s4.INIT=1'b0;
  DFF ff_coeff_6_s3 (
    .Q(ff_coeff[6]),
    .D(n318_9),
    .CLK(clk85m) 
);
defparam ff_coeff_6_s3.INIT=1'b0;
  DFF ff_coeff_5_s3 (
    .Q(ff_coeff[5]),
    .D(n319_9),
    .CLK(clk85m) 
);
defparam ff_coeff_5_s3.INIT=1'b0;
  DFF ff_coeff_4_s3 (
    .Q(ff_coeff[4]),
    .D(n320_9),
    .CLK(clk85m) 
);
defparam ff_coeff_4_s3.INIT=1'b0;
  DFF ff_coeff_3_s3 (
    .Q(ff_coeff[3]),
    .D(n321_9),
    .CLK(clk85m) 
);
defparam ff_coeff_3_s3.INIT=1'b0;
  DFF ff_coeff_2_s3 (
    .Q(ff_coeff[2]),
    .D(n322_9),
    .CLK(clk85m) 
);
defparam ff_coeff_2_s3.INIT=1'b0;
  DFF ff_coeff_1_s3 (
    .Q(ff_coeff[1]),
    .D(n323_9),
    .CLK(clk85m) 
);
defparam ff_coeff_1_s3.INIT=1'b0;
  DFF ff_coeff_0_s3 (
    .Q(ff_coeff[0]),
    .D(n324_9),
    .CLK(clk85m) 
);
defparam ff_coeff_0_s3.INIT=1'b0;
  RAM16S4 ff_tap1_b_0_s4 (
    .DO(ff_tap1_delay[3:0]),
    .DI(ff_tap0_b[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_b_0_s6 (
    .DO(ff_tap1_delay[7:4]),
    .DI(ff_tap0_b[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s4 (
    .DO(ff_tap1_delay_0[3:0]),
    .DI(ff_tap0_g[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_g_0_s6 (
    .DO(ff_tap1_delay_0[7:4]),
    .DI(ff_tap0_g[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s4 (
    .DO(ff_tap1_delay_1[3:0]),
    .DI(ff_tap0_r[3:0]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  RAM16S4 ff_tap1_r_0_s6 (
    .DO(ff_tap1_delay_1[7:4]),
    .DI(ff_tap0_r[7:4]),
    .AD({GND,GND,GND,ff_tap1_b_0_5}),
    .WRE(w_h_count[0]),
    .CLK(clk85m) 
);
  MULT9X9 w_display_r_15_s2 (
    .DOUT({DOUT[17:15],ff_display_r[7:0],DOUT[6:0]}),
    .SOA(SOA[8:0]),
    .SOB(SOB[8:0]),
    .A({GND,w_bilinear_r[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_r_15_s2.AREG=1'b1;
defparam w_display_r_15_s2.ASIGN_REG=1'b0;
defparam w_display_r_15_s2.BREG=1'b0;
defparam w_display_r_15_s2.BSIGN_REG=1'b0;
defparam w_display_r_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_r_15_s2.OUT_REG=1'b1;
defparam w_display_r_15_s2.PIPE_REG=1'b0;
defparam w_display_r_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_g_15_s2 (
    .DOUT({DOUT_0[17:15],ff_display_g[7:0],DOUT_0[6:0]}),
    .SOA(SOA_0[8:0]),
    .SOB(SOB_0[8:0]),
    .A({GND,w_bilinear_g[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_g_15_s2.AREG=1'b1;
defparam w_display_g_15_s2.ASIGN_REG=1'b0;
defparam w_display_g_15_s2.BREG=1'b0;
defparam w_display_g_15_s2.BSIGN_REG=1'b0;
defparam w_display_g_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_g_15_s2.OUT_REG=1'b1;
defparam w_display_g_15_s2.PIPE_REG=1'b0;
defparam w_display_g_15_s2.SOA_REG=1'b0;
  MULT9X9 w_display_b_15_s2 (
    .DOUT({DOUT_1[17:15],ff_display_b[7:0],DOUT_1[6:0]}),
    .SOA(SOA_1[8:0]),
    .SOB(SOB_1[8:0]),
    .A({GND,w_bilinear_b[7:0]}),
    .B({GND,ff_gain[7:0]}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(clk85m),
    .CE(w_h_count[0]),
    .RESET(GND) 
);
defparam w_display_b_15_s2.AREG=1'b1;
defparam w_display_b_15_s2.ASIGN_REG=1'b0;
defparam w_display_b_15_s2.BREG=1'b0;
defparam w_display_b_15_s2.BSIGN_REG=1'b0;
defparam w_display_b_15_s2.MULT_RESET_MODE="SYNC";
defparam w_display_b_15_s2.OUT_REG=1'b1;
defparam w_display_b_15_s2.PIPE_REG=1'b0;
defparam w_display_b_15_s2.SOA_REG=1'b0;
  MULT9X9 w_normalized_numerator_15_s2 (
    .DOUT({DOUT_2[17:15],w_normalized_numerator[14:7],DOUT_2[6:0]}),
    .SOA(SOA_2[8:0]),
    .SOB(SOB_2[8:0]),
    .A({GND,GND,GND,VCC,GND,VCC,GND,GND,VCC}),
    .B({GND,ff_numerator[7:4],ff_x_position_r[0],GND,GND,GND}),
    .SIA({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .SIB({GND,GND,GND,GND,GND,GND,GND,GND,GND}),
    .ASEL(GND),
    .BSEL(GND),
    .ASIGN(GND),
    .BSIGN(GND),
    .CLK(GND),
    .CE(GND),
    .RESET(GND) 
);
defparam w_normalized_numerator_15_s2.AREG=1'b0;
defparam w_normalized_numerator_15_s2.ASIGN_REG=1'b0;
defparam w_normalized_numerator_15_s2.BREG=1'b0;
defparam w_normalized_numerator_15_s2.BSIGN_REG=1'b0;
defparam w_normalized_numerator_15_s2.MULT_RESET_MODE="SYNC";
defparam w_normalized_numerator_15_s2.OUT_REG=1'b0;
defparam w_normalized_numerator_15_s2.PIPE_REG=1'b0;
defparam w_normalized_numerator_15_s2.SOA_REG=1'b0;
  ALU n127_s (
    .SUM(n127_1),
    .COUT(n127_2),
    .I0(ff_x_position_r[1]),
    .I1(ff_x_position_r[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam n127_s.ALU_MODE=0;
  ALU n126_s (
    .SUM(n126_1),
    .COUT(n126_2),
    .I0(ff_x_position_r[2]),
    .I1(GND),
    .I3(GND),
    .CIN(n127_2) 
);
defparam n126_s.ALU_MODE=0;
  ALU n125_s (
    .SUM(n125_1),
    .COUT(n125_2),
    .I0(ff_x_position_r[3]),
    .I1(GND),
    .I3(GND),
    .CIN(n126_2) 
);
defparam n125_s.ALU_MODE=0;
  ALU n124_s (
    .SUM(n124_1),
    .COUT(n124_2),
    .I0(ff_x_position_r[4]),
    .I1(GND),
    .I3(GND),
    .CIN(n125_2) 
);
defparam n124_s.ALU_MODE=0;
  ALU n123_s (
    .SUM(n123_1),
    .COUT(n123_2),
    .I0(ff_x_position_r[5]),
    .I1(GND),
    .I3(GND),
    .CIN(n124_2) 
);
defparam n123_s.ALU_MODE=0;
  ALU n122_s (
    .SUM(n122_1),
    .COUT(n122_2),
    .I0(ff_x_position_r[6]),
    .I1(GND),
    .I3(GND),
    .CIN(n123_2) 
);
defparam n122_s.ALU_MODE=0;
  ALU n121_s (
    .SUM(n121_1),
    .COUT(n121_2),
    .I0(ff_x_position_r[7]),
    .I1(GND),
    .I3(GND),
    .CIN(n122_2) 
);
defparam n121_s.ALU_MODE=0;
  ALU n120_s (
    .SUM(n120_1),
    .COUT(n120_2),
    .I0(ff_x_position_r[8]),
    .I1(GND),
    .I3(GND),
    .CIN(n121_2) 
);
defparam n120_s.ALU_MODE=0;
  ALU n119_s (
    .SUM(n119_1),
    .COUT(n119_0_COUT),
    .I0(ff_x_position_r[9]),
    .I1(GND),
    .I3(GND),
    .CIN(n120_2) 
);
defparam n119_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s (
    .SUM(w_scanline_gain_0_2),
    .COUT(w_scanline_gain_0_3),
    .I0(w_bilinear_r[0]),
    .I1(w_bilinear_g[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s.ALU_MODE=0;
  ALU w_scanline_gain_1_s (
    .SUM(w_scanline_gain_1_2),
    .COUT(w_scanline_gain_1_3),
    .I0(w_bilinear_r[1]),
    .I1(w_bilinear_g[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_3) 
);
defparam w_scanline_gain_1_s.ALU_MODE=0;
  ALU w_scanline_gain_2_s (
    .SUM(w_scanline_gain_2_2),
    .COUT(w_scanline_gain_2_3),
    .I0(w_bilinear_r[2]),
    .I1(w_bilinear_g[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_3) 
);
defparam w_scanline_gain_2_s.ALU_MODE=0;
  ALU w_scanline_gain_3_s (
    .SUM(w_scanline_gain_3_2),
    .COUT(w_scanline_gain_3_3),
    .I0(w_bilinear_r[3]),
    .I1(w_bilinear_g[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_3) 
);
defparam w_scanline_gain_3_s.ALU_MODE=0;
  ALU w_scanline_gain_4_s (
    .SUM(w_scanline_gain_4_2),
    .COUT(w_scanline_gain_4_3),
    .I0(w_bilinear_r[4]),
    .I1(w_bilinear_g[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_3) 
);
defparam w_scanline_gain_4_s.ALU_MODE=0;
  ALU w_scanline_gain_5_s (
    .SUM(w_scanline_gain_5_2),
    .COUT(w_scanline_gain_5_3),
    .I0(w_bilinear_r[5]),
    .I1(w_bilinear_g[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_3) 
);
defparam w_scanline_gain_5_s.ALU_MODE=0;
  ALU w_scanline_gain_6_s (
    .SUM(w_scanline_gain_6_2),
    .COUT(w_scanline_gain_6_3),
    .I0(w_bilinear_r[6]),
    .I1(w_bilinear_g[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_3) 
);
defparam w_scanline_gain_6_s.ALU_MODE=0;
  ALU w_scanline_gain_7_s (
    .SUM(w_scanline_gain_7_2),
    .COUT(w_scanline_gain_8_6),
    .I0(w_bilinear_r[7]),
    .I1(w_bilinear_g[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_3) 
);
defparam w_scanline_gain_7_s.ALU_MODE=0;
  ALU w_scanline_gain_0_s0 (
    .SUM(w_scanline_gain[0]),
    .COUT(w_scanline_gain_0_5),
    .I0(w_scanline_gain_0_2),
    .I1(w_bilinear_b[0]),
    .I3(GND),
    .CIN(GND) 
);
defparam w_scanline_gain_0_s0.ALU_MODE=0;
  ALU w_scanline_gain_1_s0 (
    .SUM(w_scanline_gain[1]),
    .COUT(w_scanline_gain_1_5),
    .I0(w_scanline_gain_1_2),
    .I1(w_bilinear_b[1]),
    .I3(GND),
    .CIN(w_scanline_gain_0_5) 
);
defparam w_scanline_gain_1_s0.ALU_MODE=0;
  ALU w_scanline_gain_2_s0 (
    .SUM(w_scanline_gain[2]),
    .COUT(w_scanline_gain_2_5),
    .I0(w_scanline_gain_2_2),
    .I1(w_bilinear_b[2]),
    .I3(GND),
    .CIN(w_scanline_gain_1_5) 
);
defparam w_scanline_gain_2_s0.ALU_MODE=0;
  ALU w_scanline_gain_3_s0 (
    .SUM(w_scanline_gain[3]),
    .COUT(w_scanline_gain_3_5),
    .I0(w_scanline_gain_3_2),
    .I1(w_bilinear_b[3]),
    .I3(GND),
    .CIN(w_scanline_gain_2_5) 
);
defparam w_scanline_gain_3_s0.ALU_MODE=0;
  ALU w_scanline_gain_4_s0 (
    .SUM(w_scanline_gain[4]),
    .COUT(w_scanline_gain_4_5),
    .I0(w_scanline_gain_4_2),
    .I1(w_bilinear_b[4]),
    .I3(GND),
    .CIN(w_scanline_gain_3_5) 
);
defparam w_scanline_gain_4_s0.ALU_MODE=0;
  ALU w_scanline_gain_5_s0 (
    .SUM(w_scanline_gain[5]),
    .COUT(w_scanline_gain_5_5),
    .I0(w_scanline_gain_5_2),
    .I1(w_bilinear_b[5]),
    .I3(GND),
    .CIN(w_scanline_gain_4_5) 
);
defparam w_scanline_gain_5_s0.ALU_MODE=0;
  ALU w_scanline_gain_6_s0 (
    .SUM(w_scanline_gain[6]),
    .COUT(w_scanline_gain_6_5),
    .I0(w_scanline_gain_6_2),
    .I1(w_bilinear_b[6]),
    .I3(GND),
    .CIN(w_scanline_gain_5_5) 
);
defparam w_scanline_gain_6_s0.ALU_MODE=0;
  ALU w_scanline_gain_7_s0 (
    .SUM(w_scanline_gain[7]),
    .COUT(w_scanline_gain_7_5),
    .I0(w_scanline_gain_7_2),
    .I1(w_bilinear_b[7]),
    .I3(GND),
    .CIN(w_scanline_gain_6_5) 
);
defparam w_scanline_gain_7_s0.ALU_MODE=0;
  ALU w_scanline_gain_8_s0 (
    .SUM(w_scanline_gain[8]),
    .COUT(w_scanline_gain[9]),
    .I0(w_scanline_gain_8_6),
    .I1(GND),
    .I3(GND),
    .CIN(w_scanline_gain_7_5) 
);
defparam w_scanline_gain_8_s0.ALU_MODE=0;
  INV w_sub_numerator_3_s6 (
    .O(w_sub_numerator_3_13),
    .I(ff_x_position_r[0]) 
);
  INV ff_tap1_b_0_s12 (
    .O(ff_tap1_b_0_18),
    .I(ff_tap1_b_0_5) 
);
  vdp_video_double_buffer u_double_buffer (
    .clk85m(clk85m),
    .ff_active(ff_active),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_v_count(w_v_count[0]),
    .w_h_count(w_h_count[11:2]),
    .ff_x_position_r(ff_x_position_r[9:0]),
    .n77_6(n77_6),
    .w_pixel_r(w_pixel_r[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .w_pixel_b(w_pixel_b[7:0])
);
  vdp_video_out_bilinear u_bilinear_r (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_r(w_pixel_r[7:0]),
    .ff_tap0_r(ff_tap0_r[7:0]),
    .ff_tap1_delay(ff_tap1_delay_1[7:0]),
    .w_bilinear_r(w_bilinear_r[7:0])
);
  vdp_video_out_bilinear_0 u_bilinear_g (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_g(w_pixel_g[7:0]),
    .ff_tap0_g(ff_tap0_g[7:0]),
    .ff_tap1_delay(ff_tap1_delay_0[7:0]),
    .w_bilinear_g(w_bilinear_g[7:0])
);
  vdp_video_out_bilinear_1 u_bilinear_b (
    .clk85m(clk85m),
    .w_h_count(w_h_count[0]),
    .ff_coeff1(ff_coeff1[7:0]),
    .w_pixel_b(w_pixel_b[7:0]),
    .ff_tap0_b(ff_tap0_b[7:0]),
    .ff_tap1_delay(ff_tap1_delay[7:0]),
    .w_bilinear_b(w_bilinear_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp_video_out */
module vdp (
  clk85m,
  n36_6,
  w_bus_write,
  w_bus_valid,
  ff_valid_7,
  slot_reset_n_d,
  w_sdram_rdata_en,
  ff_sdr_ready,
  w_bus_wdata,
  w_bus_address,
  w_sdram_rdata,
  w_register_write,
  w_bus_vdp_rdata_en,
  ff_busy,
  w_sdram_refresh,
  w_sdram_write,
  w_sdram_valid,
  w_video_vs,
  w_video_hs,
  w_video_de,
  w_bus_vdp_rdata,
  w_sdram_address,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_video_r,
  w_video_g,
  w_video_b
)
;
input clk85m;
input n36_6;
input w_bus_write;
input w_bus_valid;
input ff_valid_7;
input slot_reset_n_d;
input w_sdram_rdata_en;
input ff_sdr_ready;
input [7:0] w_bus_wdata;
input [1:0] w_bus_address;
input [31:0] w_sdram_rdata;
output w_register_write;
output w_bus_vdp_rdata_en;
output ff_busy;
output w_sdram_refresh;
output w_sdram_write;
output w_sdram_valid;
output w_video_vs;
output w_video_hs;
output w_video_de;
output [7:0] w_bus_vdp_rdata;
output [16:2] w_sdram_address;
output [31:0] w_sdram_wdata;
output [3:0] w_sdram_wdata_mask;
output [7:0] w_video_r;
output [7:0] w_video_g;
output [7:0] w_video_b;
wire w_cpu_vram_valid;
wire w_cpu_vram_write;
wire reg_sprite_magify;
wire reg_sprite_16x16;
wire reg_display_on;
wire reg_sprite_disable;
wire reg_color0_opaque;
wire reg_50hz_mode;
wire reg_interleaving_mode;
wire reg_interlace_mode;
wire reg_212lines_mode;
wire reg_scroll_planes;
wire reg_left_mask;
wire w_palette_valid;
wire reg_vram_type;
wire n943_5;
wire ff_vram_address_16_8;
wire ff_line_interrupt_11;
wire ff_frame_interrupt_10;
wire n945_7;
wire w_pre_vram_refresh;
wire w_h_count_end;
wire n293_21;
wire w_h_count_end_12;
wire w_h_count_end_13;
wire w_h_count_end_14;
wire n293_22;
wire w_screen_pos_x_Z_7_14;
wire w_screen_mode_vram_valid;
wire ff_next_vram7_3_8;
wire n1350_8;
wire n255_11;
wire ff_next_vram3_7_11;
wire n1350_13;
wire n1632_8;
wire ff_screen_h_active_11;
wire ff_vram_valid;
wire w_ic_vram_valid;
wire n1245_6;
wire n1449_11;
wire w_sprite_display_color_en;
wire w_sprite_collision;
wire w_status_command_enable;
wire n1285_17;
wire w_command_vram_write;
wire w_command_vram_valid;
wire ff_vram_refresh;
wire w_cpu_vram_rdata_en;
wire w_command_vram_rdata_en;
wire n560_3;
wire w_vram_address1_1_6;
wire n1481_4;
wire w_vram_address1_13_11;
wire n198_7;
wire w_4colors_mode_5;
wire n291_4;
wire n240_6;
wire ff_display_color_7_11;
wire n7_12;
wire ff_v_en_9;
wire [7:0] w_register_data;
wire [5:0] w_register_num;
wire [7:0] w_cpu_vram_wdata;
wire [4:0] reg_screen_mode;
wire [16:10] reg_pattern_name_table_base;
wire [16:6] reg_color_table_base;
wire [16:11] reg_pattern_generator_table_base;
wire [16:7] reg_sprite_attribute_table_base;
wire [16:11] reg_sprite_pattern_generator_table_base;
wire [7:0] reg_backdrop_color;
wire [7:0] reg_blink_period;
wire [1:1] ff_status_register_pointer;
wire [7:0] reg_display_adjust;
wire [7:0] reg_vertical_offset;
wire [2:0] reg_horizontal_offset_l;
wire [8:3] reg_horizontal_offset_h;
wire [2:0] w_palette_r;
wire [2:0] w_palette_g;
wire [2:0] w_palette_b;
wire [16:0] w_cpu_vram_address;
wire [3:0] w_palette_num;
wire [11:0] w_h_count;
wire [12:7] ff_half_count;
wire [12:0] w_screen_pos_x_Z;
wire [9:0] w_v_count;
wire [9:0] w_screen_pos_y;
wire [7:3] w_screen_pos_y_Z;
wire [16:0] w_screen_mode_vram_address;
wire [7:0] w_screen_mode_display_color;
wire [4:0] ff_current_plane_num;
wire [16:0] w_ic_vram_address;
wire [8:0] w_sprite_collision_x;
wire [8:0] w_sprite_collision_y;
wire [3:0] w_sprite_display_color;
wire [7:0] w_status_color;
wire [16:2] w_command_vram_address;
wire [31:0] w_command_vram_wdata;
wire [3:0] w_command_vram_wdata_mask;
wire [31:0] w_screen_mode_vram_rdata;
wire [31:0] w_sprite_vram_rdata;
wire [7:0] w_cpu_vram_rdata;
wire [31:0] w_command_vram_rdata;
wire [7:0] w_sprite_vram_rdata8;
wire [7:0] w_vdp_r;
wire [7:0] w_vdp_g;
wire [7:0] w_vdp_b;
wire [7:0] w_upscan_r;
wire [7:0] w_upscan_g;
wire [7:0] w_upscan_b;
wire VCC;
wire GND;
  vdp_cpu_interface u_cpu_interface (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_write(w_bus_write),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_status_command_enable(w_status_command_enable),
    .n1481_4(n1481_4),
    .n198_7(n198_7),
    .w_bus_valid(w_bus_valid),
    .ff_valid_7(ff_valid_7),
    .ff_display_color_7_11(ff_display_color_7_11),
    .w_sprite_collision(w_sprite_collision),
    .n255_11(n255_11),
    .n1245_6(n1245_6),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_status_color(w_status_color[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_pos_y_0_1(w_screen_pos_y[0]),
    .w_screen_pos_y_1_1(w_screen_pos_y[1]),
    .w_screen_pos_y_2_1(w_screen_pos_y[2]),
    .w_screen_pos_y_8_1(w_screen_pos_y[8]),
    .w_screen_pos_y_9_1(w_screen_pos_y[9]),
    .ff_half_count_9(ff_half_count[9]),
    .ff_half_count_12(ff_half_count[12]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_register_write(w_register_write),
    .w_cpu_vram_valid(w_cpu_vram_valid),
    .w_cpu_vram_write(w_cpu_vram_write),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_display_on(reg_display_on),
    .reg_sprite_disable(reg_sprite_disable),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_50hz_mode(reg_50hz_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_interlace_mode(reg_interlace_mode),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_scroll_planes(reg_scroll_planes),
    .reg_left_mask(reg_left_mask),
    .w_palette_valid(w_palette_valid),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .reg_vram_type(reg_vram_type),
    .n943_5(n943_5),
    .ff_vram_address_16_8(ff_vram_address_16_8),
    .ff_line_interrupt_11(ff_line_interrupt_11),
    .ff_frame_interrupt_10(ff_frame_interrupt_10),
    .n945_7(n945_7),
    .ff_busy(ff_busy),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .ff_status_register_pointer(ff_status_register_pointer[1]),
    .reg_display_adjust(reg_display_adjust[7:0]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_palette_num(w_palette_num[3:0])
);
  vdp_timing_control u_timing_control (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_212lines_mode(reg_212lines_mode),
    .reg_interleaving_mode(reg_interleaving_mode),
    .reg_50hz_mode(reg_50hz_mode),
    .ff_v_en_9(ff_v_en_9),
    .reg_interlace_mode(reg_interlace_mode),
    .w_vram_address1_1_6(w_vram_address1_1_6),
    .reg_left_mask(reg_left_mask),
    .w_4colors_mode_5(w_4colors_mode_5),
    .w_vram_address1_13_11(w_vram_address1_13_11),
    .ff_vram_address_16_8(ff_vram_address_16_8),
    .reg_display_on(reg_display_on),
    .n1285_17(n1285_17),
    .reg_scroll_planes(reg_scroll_planes),
    .n7_12(n7_12),
    .reg_sprite_magify(reg_sprite_magify),
    .reg_sprite_16x16(reg_sprite_16x16),
    .reg_sprite_disable(reg_sprite_disable),
    .n240_6(n240_6),
    .n291_4(n291_4),
    .slot_reset_n_d(slot_reset_n_d),
    .n943_5(n943_5),
    .ff_frame_interrupt_10(ff_frame_interrupt_10),
    .ff_line_interrupt_11(ff_line_interrupt_11),
    .n945_7(n945_7),
    .reg_color0_opaque(reg_color0_opaque),
    .reg_horizontal_offset_l(reg_horizontal_offset_l[2:0]),
    .reg_horizontal_offset_h(reg_horizontal_offset_h[8:3]),
    .reg_display_adjust(reg_display_adjust[7:4]),
    .reg_vertical_offset(reg_vertical_offset[7:0]),
    .reg_blink_period(reg_blink_period[7:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .reg_pattern_name_table_base(reg_pattern_name_table_base[16:10]),
    .reg_backdrop_color(reg_backdrop_color[7:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .reg_color_table_base(reg_color_table_base[16:6]),
    .reg_pattern_generator_table_base(reg_pattern_generator_table_base[16:11]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0]),
    .reg_sprite_pattern_generator_table_base(reg_sprite_pattern_generator_table_base[16:11]),
    .ff_status_register_pointer(ff_status_register_pointer[1]),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .w_h_count_end(w_h_count_end),
    .n293_21(n293_21),
    .w_h_count_end_12(w_h_count_end_12),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_14(w_h_count_end_14),
    .n293_22(n293_22),
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .ff_next_vram7_3_8(ff_next_vram7_3_8),
    .n1350_8(n1350_8),
    .n255_11(n255_11),
    .ff_next_vram3_7_11(ff_next_vram3_7_11),
    .n1350_13(n1350_13),
    .n1632_8(n1632_8),
    .ff_screen_h_active_11(ff_screen_h_active_11),
    .ff_vram_valid(ff_vram_valid),
    .w_ic_vram_valid(w_ic_vram_valid),
    .n1245_6(n1245_6),
    .n1449_11(n1449_11),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .w_sprite_collision(w_sprite_collision),
    .w_h_count(w_h_count[11:0]),
    .ff_half_count(ff_half_count[12:7]),
    .w_screen_pos_x_Z_0(w_screen_pos_x_Z[0]),
    .w_screen_pos_x_Z_1(w_screen_pos_x_Z[1]),
    .w_screen_pos_x_Z_2(w_screen_pos_x_Z[2]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z[8]),
    .w_screen_pos_x_Z_9_8(w_screen_pos_x_Z[9]),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z[10]),
    .w_screen_pos_x_Z_12_10(w_screen_pos_x_Z[12]),
    .w_v_count(w_v_count[9:0]),
    .w_screen_pos_y_0_1(w_screen_pos_y[0]),
    .w_screen_pos_y_1_1(w_screen_pos_y[1]),
    .w_screen_pos_y_2_1(w_screen_pos_y[2]),
    .w_screen_pos_y_8_1(w_screen_pos_y[8]),
    .w_screen_pos_y_9_1(w_screen_pos_y[9]),
    .w_screen_pos_y_Z(w_screen_pos_y_Z[7:3]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .w_sprite_collision_x(w_sprite_collision_x[8:0]),
    .w_sprite_collision_y(w_sprite_collision_y[8:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0])
);
  vdp_command u_command (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_register_write(w_register_write),
    .slot_reset_n_d(slot_reset_n_d),
    .n1350_13(n1350_13),
    .w_4colors_mode_5(w_4colors_mode_5),
    .w_vram_address1_1_6(w_vram_address1_1_6),
    .ff_next_vram7_3_8(ff_next_vram7_3_8),
    .n1350_8(n1350_8),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n1481_4(n1481_4),
    .w_cpu_vram_valid(w_cpu_vram_valid),
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .ff_vram_refresh(ff_vram_refresh),
    .n560_3(n560_3),
    .w_register_data(w_register_data[7:0]),
    .w_register_num(w_register_num[5:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3]),
    .w_status_command_enable(w_status_command_enable),
    .n1285_17(n1285_17),
    .w_command_vram_write(w_command_vram_write),
    .w_command_vram_valid(w_command_vram_valid),
    .w_status_color(w_status_color[7:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0])
);
  vdp_vram_interface u_vram_interface (
    .w_pre_vram_refresh(w_pre_vram_refresh),
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_reset_n_d(slot_reset_n_d),
    .ff_sdr_ready(ff_sdr_ready),
    .w_screen_mode_vram_valid(w_screen_mode_vram_valid),
    .w_cpu_vram_write(w_cpu_vram_write),
    .w_command_vram_write(w_command_vram_write),
    .reg_vram_type(reg_vram_type),
    .n1350_8(n1350_8),
    .w_ic_vram_valid(w_ic_vram_valid),
    .ff_vram_valid(ff_vram_valid),
    .reg_sprite_disable(reg_sprite_disable),
    .w_cpu_vram_valid(w_cpu_vram_valid),
    .w_command_vram_valid(w_command_vram_valid),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .w_command_vram_wdata_mask(w_command_vram_wdata_mask[3:0]),
    .w_cpu_vram_wdata(w_cpu_vram_wdata[7:0]),
    .w_command_vram_wdata(w_command_vram_wdata[31:0]),
    .w_screen_mode_vram_address(w_screen_mode_vram_address[16:0]),
    .ff_current_plane_num(ff_current_plane_num[4:0]),
    .w_ic_vram_address(w_ic_vram_address[16:0]),
    .reg_screen_mode_0(reg_screen_mode[0]),
    .reg_screen_mode_1(reg_screen_mode[1]),
    .reg_screen_mode_2(reg_screen_mode[2]),
    .reg_screen_mode_4(reg_screen_mode[4]),
    .w_cpu_vram_address(w_cpu_vram_address[16:0]),
    .w_command_vram_address(w_command_vram_address[16:2]),
    .reg_sprite_attribute_table_base(reg_sprite_attribute_table_base[16:7]),
    .ff_vram_refresh(ff_vram_refresh),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_cpu_vram_rdata_en(w_cpu_vram_rdata_en),
    .w_command_vram_rdata_en(w_command_vram_rdata_en),
    .n560_3(n560_3),
    .w_vram_address1_1_6(w_vram_address1_1_6),
    .n1481_4(n1481_4),
    .w_vram_address1_13_11(w_vram_address1_13_11),
    .n198_7(n198_7),
    .w_sdram_valid(w_sdram_valid),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_screen_mode_vram_rdata(w_screen_mode_vram_rdata[31:0]),
    .w_sprite_vram_rdata_0(w_sprite_vram_rdata[0]),
    .w_sprite_vram_rdata_1(w_sprite_vram_rdata[1]),
    .w_sprite_vram_rdata_2(w_sprite_vram_rdata[2]),
    .w_sprite_vram_rdata_3(w_sprite_vram_rdata[3]),
    .w_sprite_vram_rdata_4(w_sprite_vram_rdata[4]),
    .w_sprite_vram_rdata_5(w_sprite_vram_rdata[5]),
    .w_sprite_vram_rdata_6(w_sprite_vram_rdata[6]),
    .w_sprite_vram_rdata_7(w_sprite_vram_rdata[7]),
    .w_sprite_vram_rdata_8(w_sprite_vram_rdata[8]),
    .w_sprite_vram_rdata_9(w_sprite_vram_rdata[9]),
    .w_sprite_vram_rdata_10(w_sprite_vram_rdata[10]),
    .w_sprite_vram_rdata_11(w_sprite_vram_rdata[11]),
    .w_sprite_vram_rdata_12(w_sprite_vram_rdata[12]),
    .w_sprite_vram_rdata_13(w_sprite_vram_rdata[13]),
    .w_sprite_vram_rdata_14(w_sprite_vram_rdata[14]),
    .w_sprite_vram_rdata_15(w_sprite_vram_rdata[15]),
    .w_sprite_vram_rdata_16(w_sprite_vram_rdata[16]),
    .w_sprite_vram_rdata_17(w_sprite_vram_rdata[17]),
    .w_sprite_vram_rdata_18(w_sprite_vram_rdata[18]),
    .w_sprite_vram_rdata_19(w_sprite_vram_rdata[19]),
    .w_sprite_vram_rdata_20(w_sprite_vram_rdata[20]),
    .w_sprite_vram_rdata_21(w_sprite_vram_rdata[21]),
    .w_sprite_vram_rdata_22(w_sprite_vram_rdata[22]),
    .w_sprite_vram_rdata_23(w_sprite_vram_rdata[23]),
    .w_sprite_vram_rdata_24(w_sprite_vram_rdata[24]),
    .w_sprite_vram_rdata_25(w_sprite_vram_rdata[25]),
    .w_sprite_vram_rdata_26(w_sprite_vram_rdata[26]),
    .w_sprite_vram_rdata_27(w_sprite_vram_rdata[27]),
    .w_sprite_vram_rdata_31(w_sprite_vram_rdata[31]),
    .w_cpu_vram_rdata(w_cpu_vram_rdata[7:0]),
    .w_command_vram_rdata(w_command_vram_rdata[31:0]),
    .w_sprite_vram_rdata8(w_sprite_vram_rdata8[7:0])
);
  vdp_color_palette u_color_palette (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .reg_color0_opaque(reg_color0_opaque),
    .n1350_13(n1350_13),
    .w_sprite_display_color_en(w_sprite_display_color_en),
    .n1632_8(n1632_8),
    .w_palette_valid(w_palette_valid),
    .n1449_11(n1449_11),
    .ff_next_vram3_7_11(ff_next_vram3_7_11),
    .w_palette_num(w_palette_num[3:0]),
    .w_palette_r(w_palette_r[2:0]),
    .w_palette_g(w_palette_g[2:0]),
    .w_palette_b(w_palette_b[2:0]),
    .w_screen_mode_display_color(w_screen_mode_display_color[7:0]),
    .w_screen_pos_x_Z(w_screen_pos_x_Z[3:0]),
    .reg_screen_mode(reg_screen_mode[4:0]),
    .w_sprite_display_color(w_sprite_display_color[3:0]),
    .reg_backdrop_color(reg_backdrop_color[3:0]),
    .w_4colors_mode_5(w_4colors_mode_5),
    .n291_4(n291_4),
    .n240_6(n240_6),
    .ff_display_color_7_11(ff_display_color_7_11),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_b(w_vdp_b[7:0])
);
  vdp_upscan u_upscan (
    .w_screen_pos_x_Z_7_14(w_screen_pos_x_Z_7_14),
    .ff_screen_h_active_11(ff_screen_h_active_11),
    .n293_21(n293_21),
    .n293_22(n293_22),
    .clk85m(clk85m),
    .reg_display_adjust(reg_display_adjust[3:0]),
    .w_screen_pos_x_Z_3(w_screen_pos_x_Z[3]),
    .w_screen_pos_x_Z_4(w_screen_pos_x_Z[4]),
    .w_screen_pos_x_Z_5(w_screen_pos_x_Z[5]),
    .w_screen_pos_x_Z_6(w_screen_pos_x_Z[6]),
    .w_screen_pos_x_Z_8_10(w_screen_pos_x_Z[8]),
    .w_screen_pos_x_Z_9_8(w_screen_pos_x_Z[9]),
    .w_screen_pos_x_Z_10_12(w_screen_pos_x_Z[10]),
    .w_screen_pos_x_Z_12_10(w_screen_pos_x_Z[12]),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[1]),
    .ff_half_count(ff_half_count[11:7]),
    .w_vdp_b(w_vdp_b[7:0]),
    .w_vdp_g_0(w_vdp_g[0]),
    .w_vdp_g_1(w_vdp_g[1]),
    .w_vdp_g_5(w_vdp_g[5]),
    .w_vdp_g_6(w_vdp_g[6]),
    .w_vdp_g_7(w_vdp_g[7]),
    .w_vdp_r_0(w_vdp_r[0]),
    .w_vdp_r_1(w_vdp_r[1]),
    .w_vdp_r_5(w_vdp_r[5]),
    .w_vdp_r_6(w_vdp_r[6]),
    .w_vdp_r_7(w_vdp_r[7]),
    .n7_12(n7_12),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0])
);
  vdp_video_out u_video_out (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_h_count_end_14(w_h_count_end_14),
    .slot_reset_n_d(slot_reset_n_d),
    .w_h_count_end(w_h_count_end),
    .w_h_count_end_13(w_h_count_end_13),
    .w_h_count_end_12(w_h_count_end_12),
    .w_h_count(w_h_count[11:0]),
    .w_v_count(w_v_count[9:0]),
    .w_upscan_r(w_upscan_r[7:0]),
    .w_upscan_g(w_upscan_g[7:0]),
    .w_upscan_b(w_upscan_b[7:0]),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .ff_v_en_9(ff_v_en_9),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* vdp */
`pragma protect begin_protected
`pragma protect version="2.3"
`pragma protect author="default"
`pragma protect author_info="default"
`pragma protect encrypt_agent="GOWIN"
`pragma protect encrypt_agent_info="GOWIN Encrypt Version 2.3"

`pragma protect encoding=(enctype="base64", line_length=76, bytes=256)
`pragma protect key_keyowner="GOWIN",key_keyname="GWK2023-09",key_method="rsa"
`pragma protect key_block
CfXDSElkJMxu1JW0xOX8vV5ol47FgZg9xhhjQh8ylJEDtPy0zVYWTMuy3uN/vExWXYagS5TtYK7Z
GmhCh4PagUbVIbje3mwAZbpeiSZD/lmHY6z5G3TKTbUz42Aw6JiCRTdXWZJ69ZqWJBdbfWYJXe4y
DejmAJkrb74NBhbB/rcK5ze4F/yStg+Wquv/hN1P3lAuvs1MsKa090tYSvQSjAqzUdayei1j4gMO
Ootsn4DJ5h+yFhzcPhjMtoXwIM4F7KxE+2u68oX6hn+gs48bZ1JmqTua0z1B0EfDnvLqKSQhCChT
FGh5gZg+5u+VaCGICR067vTBoQzIlE679WmN0g==

`pragma protect encoding=(enctype="base64", line_length=76, bytes=59184)
`pragma protect data_keyowner="default-ip-vendor"
`pragma protect data_keyname="default-ip-key"
`pragma protect data_method="aes128-cfb"
`pragma protect data_block
dedhLwbsZyJcomAi2e10RlmFdGN4Mt83ltgJuDq4GIgpBXlKsJ8XQHMpqyE7tMySpTr/sCLMbWAC
liYJXLhsWfiyz+20YEV12BLPJeaRMjMurOIwjEUOSTWMfJWPBALDt3jqxjOy6Vh+99kFN/KEjzNf
t4+Rh7E93fYADT4KDoUwF5DLrv1oDkwEFM2OlQe56r+qCQPl9tsyCY+hShRyLOi4tmCPJK5f8wv1
/ZIfQB/qIdW1xrGBFPoLZZEVi2PLusTRk8ECbO2mH3+b3M9zw2L9yD8FeM/Y4wtWaiY9nvYS5P2r
GrZRvQHMcqlyr0Sw30nHH1ubvzPwogc40RnXmev6XRuHE0AKb6EMxnwLEEbPpdrznpLAvMRYhGy1
g5vjPAvNzTIK7d5vX2BR2CtHPqmKa8XU5jnQtclKYe+bjzW8h4jEZ5iDzS+sN/Jco+7nXzv0C8q3
LcKD+gTOb6B0sTJeBjjunWHWKu3ERJ4Te2k/evruznG3Wpfdwz3YODWginLYZ93uq2PEXcvg6uQi
lls1GErZjdoD33qm6fHI0Ks1nIc2/8DxX0WIkxlYF3zBo/dHDx90rbtf+kFyr8NYGsjZr298XcOs
/PhuaxcRgehjrittA/hsj8NDTDoEbtc90C2ktGeoOTYNtsVXaJh3DxXkWAYebKd9oiAm36dVZbOD
v4D6I3clWdVHU3IEicPyhfwIn4EsszP8nuFN03obJF+BsOj18vkkuDdutqiJOuSQ+3l4cKmHfs8O
9Yz3y+WUMSfjyEkzGwTyQWCaLj/czLF5VvgdlxXSBRwbF5DE3WH/pE5SgKp9ReVZlqX+V/RLLUPj
7VINUBkT9fb5sq25yi+bf3DaL1b9kCjBTiDJp+6CQrZl/CMTakms9YmK33LF4JU6OfAwyHnsL/wC
WihCf+6r1QZXEvEBi+HsjXoH8xluCSd1SmwwnoT/RN0yXWgsZd4vYHFXumwysbfujLI7n8OzsXYo
VIhIdYRIH6ajNQejCFaniZzqe3oqtU6INzen50AChAdTkGBvNflso4KfMrZL94aqu+e7ff4Wb1TW
+xpdUA7DImkWQkoU4jbT0jtkjBBOO/qwmLe78Ky3VklBirfudER+dCDLJapqb0+kjIY/W4AX0oyI
WG7bki3W3uaOlfviSwqYPFaCa6AQf/tJsLvdCArI53mhpFbFtbH0LJyvF24z3Nwwy3YRykGMoYyo
zUTLrJE0x6O+D6f1q7zFIonbzlb1rDp7AZ3/xbfoUoSguXeN0BhFbmzzjnDFeJpM/0Zv6WogJT9T
6L6ikBusBqp2f7zY2PIdZ9CKV2IhRT66DsxPjbteAPWgZ17QPybILDbNMIQkQ74FYTYQqsePHPyX
B8/zUqG/R1T0iQcs+2r/vP8voFNV81d5gcp7wiOLSP4nabEk6pm2+TCDd4oIdKZjzD5zZ/UyNUGt
0+AKGK1/7pDxTxHCm8458t9AvPMa2wen8fD618YDkQRkoKI4f3pqtPt7na7rjBlOFqHPFS6cRlUB
wiK2e6gM4FDEj9NC++MFD09YgaJgw7QWtjedfBTVsBe1sIrLRY/6atIhP9XLDhNYxQpa6je4dsQs
G07+o80cEHb+H5tk7J5kDQrLSwqFW1WVQxu28UnkppBI9WePYBi1HIgXrzdWYiCFhjLxwJKVeVjq
aypW/Id/K1HAl8j9hH9nhOYiZE3p0NNnUaxohv7T4nXLQdPlaYT4xVGyfWBEQ+vUXc9evW7RpTsb
qCIEvq8ckxpufA4YseRliS5FbRSKMmT2rh02ZGwwi5ZMN2Of294qp3i1mDJroBW0J69f9SAb6adH
4QYwfhI3sObHb4xzAmOsb3rs1ExriqCU5jr7yzoTmidEveAQil82IKGtfzjv3XsR6Jr4suYQnKNA
eW49x+B/uVcXPGXm80RhGuJ/XaKX5huIGxlTBnoP9TQB5C/4qa6Uakri90LLrFUqVq9wd8k2lm1k
65tXttCm1zWiZV6rlb0/SV7ljHJsLYOj7BH6PrLzYEM18xRePIyemISbNAowXx7ccFPXrJt6lExN
PqzAd6EXHAEO/5TwjexQnVjXNHNXgbEcqebPEDzz/1GByipDTYjXW29HxW3sa/TcKIEUcDjw3ZbK
1xDWuh6k2jk7fSiWwgYGI3BF91jXM3UsOMfBWlMM5BVgqDEigjTlXugt5bFHwd7QcJIh1cKL1PkV
5X5mQR2OiMO1KT6/JHl5JhVeRr1PeDX7RziWzDFC3+qtaMe3UT5tHBTY96hzVcCNCmE8vWXLiYJW
fCQ2ADAi6K2QJ/R5HFcgXbUotrOTZDiqLBh6VA08W3fjaQM01Q1B0z5FUOCKq0yj80hwJHUWXx6L
2eZbrVKu/TM2IGTrhOqFMuQzu10VxgJ+9IExTEya9wdCfzC/zIWVr9HPUnlBFkmcW1NgWbQo7HAT
d4Tv4wM/brPxpkVF1lWr5BxyiK7rIko0dlDfZC08StIF47Yg6gwbzbRWZzucbFJb1QgN0IiX2JT9
GmUCOCY6PErBZrahYZV8rlAW4hIi8fLljW3F5i6JmtfaOsWqdp2plQDDE+pMpcdcJpRqnSgbT8pA
BldJGSGBzYlLh+Z8CfwvGWfWpOMtPRfz8kuUd0DUOArzvLN+sTURhsx8aO11N89DHbvCysL8lZyU
btRqNULhQOwp0j1PMrRKKS0KF1TmfmPb3VBKQ8zAZPyRiIepQNCBn1d7g13E+7FnRq0YKHIB0EKp
QKtyH+dUtwpSe8ploikV7pUzJ2ZcFpG/zaWXjaGhINXcHfuUow3sP8I6AqSV5J2EM3i2cfTJnVqO
yNMtyFh5QbgDgEEoI+2HJG90E6ot47cZBYZSiV0X9cMRxzDGtfA6xXQ+V9ApRlSt1iuLs7PIZePd
jv3j+rg3AnpiRNt88SI6yImj8mIPdBODu8v6r/iAPvCU4B3/XtVDEy0qdVzlKJu4d87J2ymGC8FE
xkt3rY52qdyzlvEuj6gyxLUop56gQPnr9C6cIp0+jKKqDcG/g48YzI7qAj7yhHq9M6oBgt+WYU7I
2jZ/OLDVc1i6NLpqTRlYBqHpoVc3ngkimIY/1O9slDwoLMrfbAOV0gs98pllx3SaKh+WTkoTcH8q
0+uZZfd147G76OLH6jYZ9DTXd3AflfsloGUPddp8TNrVYP+geC8CG0gdogSKLruLEFl/mPpWkXLP
umM/JwxbhH83ZZEaK2BaqMVcNwjmRfL+BeRVVEFoyLmJ1s6Ojlx71/9D6VLAYXSK32U7NJjpvmcZ
/Zsa0SUrQSs+KTxRf7EMO5JIEg+FgD1tdLS0q23jaMO0pQoZTrHZrR9Fj1bX64LHXDutVw96ymPy
vGV1mYDCYjx7OMwILBxUxQIMc6HllaswTMdWgQTGlfl+wYf30qZY+sLS0rEKPVDgnTXuv26RR2fN
YwhGrx/N3+9AliqmKJlB1EiG5zAcpUEjqQSmyLB6gLRVTDPlAJxuBDHMAOTMAnsKy1dYmzyb16OD
CBTUPjNfJrd1NeRc6PqWHOrls6CnNYOvjt8WKTvNmDNpv/ZrkqYDxlualwmLMP8TjAnxrFebbqyi
obUIdbmeqfwEUQ90wO9mVHPRBIRqGeSZ9//0oJiSUcnoPXzkE1qUUDpMHEtGl8lNTGltzzyTMxWD
ydd6Q+eRjtIrP2L5salsEeXw61Pra+CHidsNlOKj1WDkhv4oUt8lwIgvid5ZIcqOnZ89imSXoP/U
yPuEctHmisKGMvdSWXIY0ysaleA0IUjrcCxBIC4PjAzuVl1I1Ez1gL8uKponFUcbSGvH4lrR0tTs
xEm9C4BSHT1G83mNGxGEVwFOKuVWT3+05GDpxV87QbFjzb1BEKAln4Q5aYISfOyBx6nIoMEkmjKD
P1E6LU2Fo9QuAmK/1MAOJMUitsOCTILt60Zp+vLuxS7sx/omtrlknzLn2XGYRWDiiJjH4BYnaDP1
smJ8oibC0Iy2H2Uzf8nBxggSzTEpBugn+2LI9B3fzoU1RyZcabq7aOvCIXUkcxJFfsxpaI/i8wOC
pQvrtI3KbzPf4qpvJUQX7RymiD8RZtKCC1856AUP2FMr8xTf6oJ+bz8yZUxl9KFMrfsM/jTACu+q
5JiIo9N1PwWF07smku4IKvFNX0j1O0XnOFT8381ln1/qmThMfBD+sMSf0YlKe815jekycHQfE1Ph
pmWh3kXZjfa98JDfqY1sripMmnlXTs/SBSAZbK8/N/jy4Z2s4mjgpJ4PYGvG1zWQYEb6mzLENkOp
j9tBItqRI7xeulSfZltOEXr3wJ1q51iNv+MFtKlVziIabpiJ+Kijbkb91XQkk3GVOFjfeYbFvzHS
f2vs1JdQWgB99YxBUhCnlgpbdGcwTA1c7EgXTuZrSHkruOHjncXCwk1JEZvE8M5avVoSlgH1ZVwJ
3B9YGZ9IApJk3+vQXBgRMb9zLXc+YTCNd9dtqawsycwr5MHTGO78IZWKu/r0YTyXUFjvRnVHXKoY
1Wgp+qzaCDQkXJtXvesZ1IyWQRI0Iv88GDZAqoapWeWXSXy8luioHeuEalxQpBPaZAjH+pWmjnFB
Fj5fnhDY4eo4uUpS2qpGsjHGt112Kfp3Al0mjiO5tglie+nPnYWGpkQa2FMc3ueQI7+n6i1gVlpr
G7gVgUT5vW0Nmek40XF7MwTBcbQJ4OrI0tGdz1PRS71yhLhYqQwnrWfTz7UUxKeZwWkwPDmnUV8f
ZAWHaZvD9svCg2DrbnQzeVq8G671Y+4ZukqHhPkIu8tF9lduQ7P6LHkUQ/ttV2XLAGuCJzJMDJcD
7UmjtG49kzaAGE7Z3i87H0t+KEYealdzuc1L+XdAek1fcxsnjjq92QXNx1nQpe3N9fudCXFvY0Oj
XjTRZCT9P9j3YHmEzD9tvrE/+Lmu2LtefRvZSEZRcUl3CwNorVznx8mRF1UnpvryYwkQOCohFmj2
56KxTRvkDezzG4B68ozV4UNwtZisJmkLpF4oqjYQZCvMj1lGhFs+eGOde1s5ZZKU9bEQyDX87l52
x6dX4hNEPPZ2JeXvMbvsbkUlMHa1tivtLJkKc8jEhmM92pJFOtynFbjbGeqfvTKEt63oG41xzkiH
hX80y+x/Mkqkof4zaNHWu3DFkiQ1ej6KaTeCCyBzn22SDOBr0uvb41f4G+ykgWMxTclYklFBy45Y
ThXWcLPfJLAHXTQPANKftlv9VrUt64InsoL1fwkJi5oK9KhesC8bUxATBt3xFNU4BBmhM4Vrbkgs
9LDAOd/jDHDeRQyEQgW1GfnQC8fR5cfYWSePoXAWHuGR4xiyy6dzC7UujNLaqA+KKAD9NAAn52Kl
S8ntHPdkQpvWdUlgFzm0GJT4EEAODpbjusiy+sW47vTphSlLcu+iBIjYtE/NdiuEJRctIScUIh7t
qIgTcJj2WMo0XzGwHzFdybqZLho4x7cN+eu/dg6KTqPskfm/UyTCfa8eHIRNjFG4ZiIoR/zPSLgD
oYz0FLG4BirgHaAXhsbN7Tf2ge/M7dB2tUQMCWQSTKFDifGuH3YGE6Nirfx28O92LcrPo8I/jsdY
PxiL0RcswFUDl3leO18F+jjf0OWET6jqJkhE5U/gHkwH8oQ32sENwb2wvC1hpDW/C3pV5s9uNmGn
wb9nLcHjQgiKpXndqig6HLQWTuCc7+FjsDYNU2PmBR91DZ4KlFQfW6XdLJq4d0PQaXo9GZFmDwbN
KBB+BwEsQJMGYY6bj3dT7MKKyRV+PzdNwssdq4M6Cermr5kuXNkLba2vFwQc+qXopl8za5PDgGVB
hhygFBjAG43XntyJH9QqgceVRHDjkzyFKtJaXijBJFe93jOaxIzCysTlquND2eznwTX1K/DVaAmh
2erKk9jPwzwdkniBAWT43PQcfbVUFoELK5Zzd774cGt+ScI14n/IslScXpo2tuhBm67lvTXpZ7cH
VlFg/f9Nm8yYZqE9Hn+lhBW/CjfIou1+Z1EFGx1NKkjZt5FP07ToOaayq2r/8lPUB4cCV4IVGveu
0uxqS61Gs1lhmeFnBG3knHX8BKqLuvlLRmFzMdXWfspNuffMbHqytw9O+QjHq/wcVgC1Aw/ZBHRC
HWCaWmp9XYxdrsndsaOMLnWHO3dsPPyUITrGuA1NIomNdN0IeXM+Cam7bzGlWvm1fiTmgguvncsZ
X8NxjfwHRY6Q63z7gKlqLARB3JGIb5kb875JoBbq7MoFHzdaBx5wYwMKBbSDdIY3fhKr8b4qPEmE
Es0Iklopyza8qJEr2ld3fiH7U95D4+9dBWmUv0tw5YTGVoPmZnUnWQAUwwexG+/dgQkuz31dKeA3
No+xJYD/ZGBFbAmP8Km5DT86ksyLcf8ftIkDaqaHADWtqhwDiVSSmhHxoJD4SY7aFLfszl8KfJRO
YlDWLbpiu39H5ouT66yGj4pDcrA3xY6A7gjFKVmls2b1WOhCUHguB3uyImRjoCR16olmv9VxCNcH
miISUfM86ErZS7W+OvlS3U909jfQg58uYPw38b7zhPE4N5gHE7B+mCevAPuBScANTqATrMVTA/FR
dI9Y1WivNZvNQofs/IgyQiPcTmzxcf5jzSr1/Zc09tvWJseQyeOwds+djKESs9a5EKFhH8eBIuDD
eethBO1YfKUcS8BBkYyWOJV1lBnI7jLxgL5n0xcnT/mhGzCsgVcOJmZOGRD6R5ph/CrPHSacmho8
FEkmLUC8RqgNhaLISNudWFYS/xcXv+8ki8ONJ1DaLZx5LzU9vGMys8NaZM5tdqBc/gL1bh7cYQ87
KoebbUCfPKQzdoCTnF6SfGVHODvwKxvRO4PcqH5Jobaa7h7e/w+KrTP5y93+4b/n3kpcLRdhdbpN
PLsFNzkH5KNlmCYVgz7I2zVBBDUDdyt3qs/9nuiqv0NV3fq6gIz9FVRtbJ9Aeawzg2WlNC53riGk
jHbDPGHz/7J5P6BXvCPjsaBCtmGc3kFvn/AOHvnoNvm77CHZtAIGhyfPUKxyrT7cY7fTgrx3QJaK
B4GoeNqeN+53/myNL5yeld/FbYtITfgj/p27gQYNpv6Oq6NGoIp5UplhN4XYSPXULpr/c8vakyuT
fPSIsGZt6fikkiSyeyOcKE3FrnX57AODr7nvEIG5fvgXWOM+HTgw3v6aKwiRmLPSuUMnF/zFTid3
hVeLQwiZ67vRuwq9fg8w1AVNNmYnHb2AMBqTOAAwSlKLMeTpNqwUlDoHvIxdLEzn62F7Pgs29U26
syEYZI16gen+5q2wtxlcr/Zo+Jw8DMcQPRdTpCi1uBOBpsKSUmOtdt5ox8+Koi8Yw3W+5t3tzFkf
ZP42u97Cq6WDYVuHlL7EvYuK9ynodWUHnO/c4RCIcR6Ssy5ZA/Z2rNT7ul4A4xOnR1QxnclDQopk
vje/D3qQL0fyO+Kya52FE8SHupfE4XRhqxUL781GPmsPa4V3de2UH6U1PcfQdHQ5vzODlonCFhBi
WV8Paq5YJIhZxs0OXskLTpaOwpJtwL+zz5bu54lBQgadqyFVUy4BRd92Yduq+53OQgjcNMxQ6Qqf
sXaIKO4ozE4aNLEZxDVNcya+MNrTo7MXnBF7oMOLEdOlK+7G/MrSt4qL5xNmwluLeIl0jnVXcd9i
XKCrxrXhZN0Ca0Tj8yKd6J8l1JHWOs5ENfx2Fjdmi6Glh5i+TOY0QndnenAJwqhWd6wlPmjmfydu
9tZZc20JzaUWefFDDSc/wLRKvOBOJJYZefCqdDYLiQyQ4Bc62kwdk+8dJ7kb6IJDYWwht6b8Dn7D
2uCNyKDJczlFQotkgqW0u3BepR4oX6Si7z4/Cv0Xu92JJAYygT1YlQYnMmt26iZc2rsmUgXO0Bzh
yfG1R2mFBlH9Iq1w7mESH+OGxn6J2bmBqIbiryIeefOFLFvf+LIxXTT1zvqMPiZRsNowAF1Ri0sv
iGM+2c8MihGvs31Efa2PXqt2PV9KcGuVuoAJ0XTPnlpyBCNBDMMdY+DpyAgHOdJVpRV2QA65JS6w
BYKrt+0O6hLuQgIVzVnzqep8UcDF6zzW6u6BnArY+go4a6JWxtxjP6dMX3L6McuA0y6yskkNPDwW
dBNOp6+2Du3ccSXoSA12Lss+XhKga0i4UWS0gLy3jm61txwhykXADyjJpHEohdPWcmqRMI2oBdh/
BAJYJpSjcZqsEncod5TCWc2kPq4+0SFoULY+bklMGbwHlShA6iugwFEfgdI3lagQF/O9WIgaEih8
a2j9O6x55M4LtBSKEEjnF0Wop8WJzyne+h6vAOTr5aZSLfnNjh3dArD14kfeT3zjOHIdQIvCCKgA
rFcNbqvD6XCA4DbTlN1CUWYMm+LJ5A0GbGct4ohEzQPCya84mkFilbxRN54sRQ6hj4yE6cxtaesq
QpGMvDMNzRCPuThehKkxCflks7m3j3AoxL37NSFzihEhktJveG/CO/TKSDWShLgDG1TiDC0TELDc
spjN07V5vcKCDywcLFqldNOp9CZ9YZTNAkz0OU5ewarKs0jIoXxVuEUjS2bUjAkb/pI+SkQxZnL5
vdDVOW07jdZYjmfqiC+mKJZamlE510aTH8KtuTxlsff3gduQ+/P1+zK1iX4f6tZ/FBdHAxchbYC2
zZRn60MjrnIFKh+IMWYWp84XpRnivwKFfumnzGgVMv3GVjj85IRps1LBEfaTchWtkQ54xr7KEm5u
MrmGPcmwa2mzCYXhdm5d5vqBcMg+Kn1FjiEJ3HTtJKQF84qjzbe1gOvS3N+GS15kR1M4lt67T8tr
tQZ4rPm20bXWoKQyOD+saADJyfr2rqHNT/4b0+M6kDPpUka+v2CH9UaxYwwTsqrdrBrs9Cm4RHEi
fOcVIoAmOceM+eDXayaKIqH4vkcNfv3cJkKKbDbauPXLo5xQw9qMhnkbAwtIrVxMq/kdEhK4aSlD
ImMbnltQYM+hdI90S7j94eyKG6cTU27rm+jvsA7WITmOL/sRYCG/W4mZyINuqW0WKmXCM8ENQzq9
4pf31vWwCqdB7dSXSEPSVziwKQih+sjrGRjZKi5H4KA6DmWsQoALkPgpC9eyP/pWcSL0/Y+9r0c6
Z/J+OVO4wOlkV7nUJQJ3YUYcv1/XcQbjVHbBBwiOk4CIHVnOcyQiy7Rw86UCgVgE7+mIBGwOCoZC
Kg3sQ60M4l1w1sC7DrCvcqKiURXDkrg2Yox8xIe0hLW1bY2joTVyk/U2zqaTzkSp6NBIg/66HN45
cdSHAkXxK2fJhZr3dr1AuwNvxvCefAAEinUaxQIycbQLqf1VPg+a9mW6SF9CGX3oksfxbTltH4uP
fHr+fnZ0md6FBD2tmicREi7wwDFlgCHlbHoWtB68FL/Zq77aO2P2Njhy6UKuo8tg/x20tUOQQE96
yccxku0whf4Sj/lawn+38lYYp+8M2Xe4qhSdhb87srnX/pv+WMTcZCN6jkg4kYlvVsBwK4Zy9m3n
qbw8kK/gw07OM1fSNyRcoqFrDmEhItuhodZY/Ktnm5WLgZXW994CnQYd5TWLKvwMjNm1S99Stxjr
EkPnXgKelkF0GIMT5w4FXjMPGZDoauVWwSiJdzQL5R1hPDGD0mPsRqs8i44sBQ8UrnXSOobiRTmj
rwtDThFFRVFfyGkCUaEWytar9BjZbQS8YJGa4xH0rcwcVD4jg7TnS4ke+VwqB4cgwJMA/hkYCJEo
a6Qk6Sv7nptyyrha2db7ir+NoJzDNTQkkoGkhcdw7ojLz0a4VtkKRGjENmT5YBQrLw2tpZeuuIvU
fukkOahGS+qNGsPkZuD1/Q0W2+qvdRhUWMRfkZy31ssNHXSLh2ZfjpQOsDOP3ev5qAWvvlx3inLN
hB7OZn14ZgotAjXmZ958Lg/y0yfQKMhvyulo5evla/NR6yszsDSWEHLyifTBnDuJu+QaK2DZ2fCC
B/aOVOFltZ/sYkrPyA1xE/rPt7CRHuH2XsWp6tF2iUqH6tbutyg/R2uxHH1shHeYVqlTH0BRTD79
YCf7sCQ0MCyv+DIf+4E/HPUynM2beUFH4oOLY6GMWBZbwuhG4+i4zc3aoyB5eBnmwsFsTDHOQXOl
0WUSTn7EN3J5BuFW+8tgdJ6k0tXzVjurx6BtIQ7DB1O1NfsWK90QrjU8OWL/XAZ1g64TxcuXePeJ
02OrOG1ZPYB1pcnvwf++3WmA1AXrWz8BJKWBMgnY6NniizZ2s5GuRSfLyzBSgduIXYCqTPYxNN78
cI0HC46LnPlIib/SBJcepqcbhamHEOkE78bO0aTYWieyYq+dj3K0zd1OMN9rVHVj/llBenRiFySm
61BUOSmU6UIGiJ+DJh+cf382g+V5aFLHmk/4FhCLt1DHGK0MVrbPqNbGw2CUNUWJf6Zm1BfcxYxA
LZ8WOYzAIVELY6OlGbx/PQK97CumyLjBp5bWwQKbUJ0OA35olQASiPvS3GKLoUsklsAfzWAJcWHu
N1Lkn6f9iFPURpSTJp1PzfZCS+kyFMU4uL+bxTTwywcmaYTXG7nJFnmdbdn45vCPLh8/Q1BBd1aA
v3z3eopzXrwKfIy7gqrqfFRi0pnHQOetjwdkYhx7Kjq00QEXH2BuKhn1sJv8J+R3U0M0q0wa5ujg
yqniBZBZUBtBn61erlMoieOORguDoIQ7MqMrt3tq5+xjmp8E0kv/96Ly8jfntcwZeRK0i165FwKb
GT5oAhURKrsn71U6tRnApOaXeNiFn71H4nYkY74KOY6o8jvbaG3JZRHOkmjz6M3NQ2+WTf+e16OU
sJkr+FI9Z5NVmrcmBqedZNnoLd4drDXtaxb73ilPt5VBhs8q6EsKgTSPqldrMII6gKjmMwpWeumL
xcsNg0bSC15uw5jN33v6I5q6g4TCXRrwFssn0JrrVzwzo9ieXja+fPXrMvohNFcMyz6aEEwg7McI
zSiqBchVomvO7q5hmjyqvFhAzfNNGPfUABE6x17BpBP2FLJHwPakm9gRfZvQn19DTE02XKm7+JIg
gJXKlc+RkzEZTfMOgHwxF4rADpzj4zgT+UoTywAZsk+ftR0UEWquulwlxx2UHXmNTB8Gp4ZJQJFJ
0sdFo+uYL7pg6O8brklqd8GVJkFt4yXLFlb/iC4IKaX8pqs/6SykTumaK41ptLnf95Imo2rbOzs3
wXPtFvvoaioxBqCq/AxoJakrR9vnFRyAnCXYgp6mKbyW9EF6dj3adVKBNeOCR0N6j/17ut9miRh6
fb6Phb+AOAL7maihcf8aqq3B4/SlUn/sl7+WS0j+y2RYOUYV2k3dCNYLnJbI8A1excHTPXh3W9QS
GRcMuz7KlKKJbapUesuwZKFkWwiRrZfGwUB7PKhJFpiIoZW0Db9j9LqnSgr4D9FPsGEK4WXMD7Ye
mNzwOLO2l1DiXClk+sHpwmfwqYesm0Xo6mFVn5pGTbiBqbo1SPhImiuf7aXWzHHlKkVaDu0QmULR
FaPHWH8uz6ojAoL1+GeDMIbBLSsG8+YM0xirYserHHk4n8HZfuHrfYut0La/GCMEIYV+jdAqacCA
K+uyzc13VvGwOGa03wHEbmpM7ew/5EdX2A3Apwm8ID0lMZi61rx0N1a6wPRWJrRsqjGv29UwnmuV
c7NPutIN/FoEfFURrCVzw5kkQ0zfjAFdhydnkaHUklFaemklA9dQK2mjsHyB0MwI6Aw9XBXNLo62
uJ7A/Gv4ukweOvYOBW2M25QIa2h38Z/eiAH/yOE/kld9rjUZKIvJNSZqt9roEOHGpvpSG6LNOVkR
MH+L9zQ+mCk/cmDu0hnN7f/g/+79rJRdW/hZ9t1Nv12riceQHL4geIqeC4PuQZLfmsFJmKpJzGf2
+eBGdeXghOnWesiWSwLfTaoKvLgOHWOzm0/sK8LX/uzKnvEPomaLhqfBnn6x2uChxE8lyCTWiO6S
iOZ/K01/K9o67V4j7l67NDwoCLcCU5SkzVNZXTmi4ak4d4IycsUTfgSbFSavKVAJgM2ecyfV0WTY
eWV9A9CfE2VaPFLdKmu4tmjhTQ1QgNqMWFplnK3XNPvdAqhlPouKBaNIb6qyE6OWhIsgQdoWBAq2
YqoFByj7tEo+bOwHe03iYsIpqDOMuGltteWzERgY2VE3huHDpXGG9SnMYO4ax8ecj0S0mmx+T0EQ
5fibpEKfgFcUjcdiIWL96nS19sutT1C0udrKzZKkP/Xyp9T2TXU7ZssPprl5y1fBwBP9efvx6btY
ZvyHbgSiJowE9d2pBNYAM1H6k7OneaKtYi54U+I4BmH/FdnHvoQjYnVt0Uv6oKANSYxW4yG6bk2X
OCoDjt409HS/jxd+jEoyD1INW2dtlPtFXPNiDSWq4ThPYo66HsT8wrbKHPW0sfrrDtoSptMkyPPP
fRQyTKHsdgXNU89YW15p23D8laIQbK3KXIll+yqcp3Ki/W+41fZVIKJeR5O089moDvcMm6fKfR4k
0uRQ04JJaz3MvzjUII0k5pCi6KaoLxhR+h0DxxfgdQp/BvzOpOBieMni0/Ww4aV/XhVgV7s09rL8
5po53kjfW0hJEwEMIBXon63B7snEqQ801ZugFz/AX3QOF56GxSAKqd3hSC0FOze+5Trns9zdmdbu
QjHd782OVE/aKHzbtrHzaZntPV/0nOkfJ3vg/alxz0Mc3IN8nzTCPvaFnu7s8vNVdyCJtU5bCCgN
RiJJ0ZIdFeuITNkJv/hGR6GFICfHvkDL9zazRWbKIMyknClkIqnEq+K990LLpqCf3GpedS2NTxYO
XA69OB00NByn0cKXVFMH+pMcensk1xcSpsOQVhn/tRgE7tuq1AHdyjOqjrpQq0gEmCW7k/KjmvpD
ybqa6Wgnzil/MRDP78jR4bYYMWUbnwhA5VxnNUlJwHqLhVF8l99jRnvCrJGn2uZzi9I2Ct8jCl59
C1s7A10RdGGQm3sECHULWjvaynxybNIijT8+ASmW2/ZVugHc26L0V7HOpcYhKYKL3XkP2ai18LqH
DCBEDOyITCVaXyUGrKVs4T7CKD1zRsAjW1y4mBiVGriKQxe5zkbrRZQkaYcuahS4AbmgDrhz2L4b
b1ftNnrSZ3XDyljh55sMyieQge3jncBLSyqtHSVQBAoGKFIEeBA8QmhX9R36LgPZJg09mrNtXBEN
97Wnsv5FOf+6NFGWQY66kDmlDe8O9YerRFf8uv+9InO23U2/Lm7mfBtrGGHNhwPaPhQU0gqypnBv
cj2geCRig1hyirWRp3rEydQ5zeMstBh9vnP4vSmG8WXQjH3OdqSldWGPgIPOgpU4QMkMtQecdE8G
OxmXX3hWoQSlGdZzweeL5t8Htj7GKMjk9GkEPKp+yc0iKJW6Ho/FgYDEbiPdHN9U5iQv+1BBVxNY
Yj+0FQQfApaAdi7stog6gOz40yEz8fTZ2d9B5uP6xSrml1JQWy80uUl6H153ZM18HoZcJqaABhS7
e2I0Cz4QAfG4J9aXGiwhpL6t3Ad5xCUkKYn4wgkUWDvLhcs5ii5e+nPzjbbGaRZaAMAasw444F6C
2zrq8wn/ReGsujvBzzH1LgoXhaTo5BGchfTyVFF5avgoVdtfgYQVlrcIjraZD08t43SBK4wt/SjO
GwKIErDZPZ62dSPqh7yn3tIMwf8xtCG/4GAi0GMfZAeTfF/iTq6lYdL8Qo71PUPSMi/wD/G6y6N1
ImtvcnAHgbYFhzOLRHC0wL4MO9K7XhWAaGjLffyw087i/jClQ5HFYDBb5Iq9boQKWDF5HaXU/HB2
tdPmg0yrnEvTNvrGzocdRtBqMLHSmFV56M6se49MGzwyPvFn1vWVexs2G8jfsLNiQAJS8g2J8ESr
1F2gXN4frZsP4ZCJ5NJiytpiX/KvuHxTAxfa5CpvpL5jmuH38fUtNztfYfqkudy9U3OCfsgm6IzF
wQ0fon4uCPuN/CmHMGjbCcfF70aqPsd/T9jMqY/WgcRqnbiZ3BYOSvjjMnkfCBMeoF+Wsx+b1mIw
KekyMfc6mmnG8OQowj+JUEVT/DCZr942+LtCeW95PVwC+DlW84SPDLmId+4Xrnc9lm6CFG2EUCVV
KvqduOzAx1h5a+ZkXZbxCEdgJZom5/MIRjol2H6L3Mb3Q6UFmi1zNSyt8VmR0DvAV6KCAOWbROnw
7ukkvXKD3sGzwc6jMy3n6HLyE6FkZH6W39DxrqdvaLKxyAAdvgn97rPzvFBseJXUwbvimtSMyNMT
ZKxbNC6Ibs/akOmP0KU01XrAiJHGIR1QoCBCK2ZyvVb80mflhb10MJSrvY0e1vpTVHq9QDEgFLkE
/h01tMHS3lLQOu/Tlj5rysLE+rfYdn8fpPvEnUvAqtUj8y+REakIRHXpobL8R4wpRVBa1PTz8gUv
lX92AaUYJbQSWgOf3zBJDdHsfWptE5ynjEQoxer8E29MjPnMml37tTVVn3/aeRNTtEVLdDUtZVR1
rVhX7nNeGwqzbZlm/468VkVJXJAIar/THQElIxhKmbBKnVx0/QZX+yAEf0ypCfwqRK3zWRqOZzFr
MVVObGFyBs3CBHc6Vv659FMwcjjt9Lk+Vn7DGRk0Qmi7figwKhEGy8kkEMvmnnqjqTyvDOUJaSsn
tUL5XrSffhQx3N61sMhKZ/FHZXmDumdwzjQQebXsUwS0tk9bSSNa+oUXljeU6Ylk9oGDT3PoRtPo
DrHY9vmJF2udqT14DgF+lRDPcXNt+j5+keqgkKkrp80jvnb+AotPa9q90CPXsVy8h+CLsVHcJkq7
2dLXtdITnNOxayYTtXOffCLwcTi20HeJILhKd96wDSvXPKDwCaOGPPtOrDHmRh1SCTJAZ/9vMXvK
5xsbf2np4SEWBYuIrSHKnfM1lwotO+NTZ2C8am+PYr+AitMIOaU/9UpWqrfcBpktvLgJCk/WM4Lh
J1AezxNjlLgc+nNZu3UwBY5huRASSUqjtQu6PlmUtzJ3sUca2BMu/koVl2Owl4K6wkmuRxYR/8mV
AJwv4wDTebce+YVJ9s887PPpisgnLVIUaPRFfF3kPsfFa/oaOR0lTcOoy5Wv8Mnt/Jtkziqhdpse
eETOIOj++LPHARFb+JNyYFb4GrTphbv2cV2SFizSMIhJT9tPZOyajqLcV0ufAkcPOcJiWeY95OpA
lqxbkK9orCxbq/YNVwzQ7dLGwk9WsAKN+cZHNAdVBoREGwYsTOr5d60Fq8lMx7XGaHZ0MI8jzbIX
I2H/TyLt6kynQM3URLFKiFDAQNaLqw85OWvsbjP6yUlh1OMGLb5hnWO5JUiIQeN0Rvif4cooFmdK
yED/Zkvatmvm2N62RBRhTz59I4fKz99Ksvdcaq1/uuE26BUaKo3OY4DGOoDoweBPtqSQt9i1B6tt
lrZgGbbkrOMUFOArU8KpRcvTd2yAN/K8Q3i3R2vrWdaWR+mRmV2bHf1zbKCj9wxu3laimlCz08ou
0DuX2tOcXkrY/5OtgG9PPLzA5amiKyhFqiJqMaLmuIQAFYi/0atmqe4Vi4KTrVBboAMrvcdnJ3cQ
7CDmzUTjgRDCpY3ugHfANvtYEfigxoN74K2pi1Gp/9PLyCrN6h6YpfyNkkmxRpCM1mxqlVBjZjei
UhN6UMpNCOxGTTxXDaGtaPU9huvwAIbM4Xe6NPuI629/2+LsFnF26zYGOKrhiwwZQe14oV4Si3ib
Zqor6urVC+UVdGjSbePThUBvTNUvgFP8XQoiwMte6GPVYYueL4EtoJit4R3X/e5P10Bg5T2pXVR9
TIrTQOc1NaVObSJ+9flGdIKeGoVfIBuLBg7bgCTFb/jOr2VjDR9bWR3XQ/WYdnjoFzJbO2pb4c9z
EseHjt6aEVyBfjf01QWoZ+5oryjr+Krru96WEVCwNTBsiIJCowUTArML71DeSmVlLyy84LRY6oaT
xBOs8jS/rEmd3iQz93fIwcLjtj7rvFd2bS3/frELEP2UlDcRhltCY5sAloP5cE7fZqMkWnMiafj7
JWMyXu1JzjigTrz1OWGiSVCCTdb8+jvn16aWY2Vy5+RtoU99GmQTsGIyM7JzgnZmlLTxpNMClZSk
jMibqA1y/I8AZLaH0iPTvXuvxpf/cL5Bo0KxenlzzjoTlsyglHuCqvvzOVEAtmMT21BWPaYWGVdJ
C32F9/e5gKr7p8nBY86m0QrVwM3Qcz9jZr3bwVOEdV0N4HgohnyhKDKqasmixfzjhMy+HvWXqpPd
JQiJ115Vkyl5qzOAK09o81pB81aRGKCcIPdiwVAjkDbcTcbGUUb3VMi+DJMrD57LO5OIwn9gEfUl
D33lpH7yYFewDnhRrJxtTNSTc98N7LYONGfofXULMzL9hMQud+6p8FyoB6yUihXsqJLAaMKVNJP5
FzrclEBwr7XY4TOG5HtBn7RllOUMlwWQsgA41k17G+JVh7vnmM1IoiJb6hPcmHNocoYKtllh6WBC
8Dt8ibWqoIjIKLD4fyREKSEqpdRGgVgcnjxmbiPkw/fATuYaBV9U38tC9SWUhKuD85hQ8sy/xRtp
KTBAh0a2WzbeYLfgNsC0vGUz6DwCT5wZuywEpH6X6H88USMLi6c5BsrZb9OOfR0e9yjW4DWOUVtR
II8vHfmSnnSe1tRHpyIRLrd4AegDPUpGGC90cr2KV9Ljp/lGzxf9FZJUQBzXzaa1gXD+QhEpjrJx
elmQm8jCU5fBTi7t6sC3a5KHDz3xnaapRHTuE3pTAeYCxuF03LYIgQwf8SBSGjORjpIpkpPRq/uY
dNMbt87m6z81/rSPxS6unXA091BFU53GOi56ZRy/UHl002+fLsp3kDBTsvdJQgv9ovRMyWj9xYSN
LhToEfcK/xEQSydhzILJyI8ePdJDpuTVXh7XBbqrkPlZg1gfdm3lakUWVsSmdKGfaWIuHfqiFSZ5
rMTN0r4lyUiun32hk8Y6gpL6Vd3mr/erXVeqwacokaptVgh8nkecteUrQICIHR/S6JXXI+S2G3rA
B0tkw22OtnXaDDRnTg409kupjLC57f2JTvnUX+WsqqbwW6QP8odkBj2d4HLuMXXTddprekuWyNds
7Og4+hTaOC63akorN/0XhKjMsEgXj9T9F0z4ADhyilOAhsEsi5mFSFt/VkeifGz4gVmzbL1dkSG2
phI3N5HWE0824zsKp9H3+RN1zfGomviE58wfAZwREPP0WDwtTWH8xkD9n0dbGGWtcWG9hdlYfnaf
AqOVbCje/ueEa6o/sR5BYusByg1BTXgfIe8GQkRedtG39D5wWfGaENdrnk5MEIBRs5Ys80/Y81bj
4LQuTTsqLeywGf6kixtLBV5bweSfUu7bElpa6vhLAs45ncKI8LPn1ZJHpMZtIkxlrQI/5+YijalO
Jhj3H3UfnVtmRaCVaAxCeNIca8vkjs4GR6ruh8Oz5Kul7O7z5jjaBsB371CsXhCRoWKGzv+R+X5a
oK8k0petdbwPovkX+YVrWrNGZZMRdcVQrcVTBXGvlbMHqdf8cgFAEg3DcXqPM58amo8tFh3XsaQb
/2kGlPhCXW1PqTKTH2SSKozjZf81kXEjSO+XIU4cFwNYAT7JVz+QMjzPbtXlQQRNNkag1IG4yKxG
kQdnf3lBCWpzyfVmxjzp1rreBlsQh9iCkvf5L26u2AfBu4hNTdZDu2zkTIsgEx0BJnFVk1dPpdvm
bDhmnsvWB9F9ZhaZd/H8OG3IGiywy98qXLngwkk06w59l5MyzzF4wz/4ckCZzwV0K/LhW5k3ZQmB
q7ZZz2+4Fbbh9tJKOwTFgMcGQTgOUpAkp8Kxznw3/ZLAJ9reXWOulL6Lg4NZes3qF6lXPK0ql076
gldW8dE5unIze5/RddQxno7Oa9nNblOe9O6Be5hv/kwQY87zAQcZj5/cbA4xEUacVoB/aqG6wWZd
cIIllR5/FtGqzZzJHRIODWvdvhbXyG1VeQY4Gle44L9xhBmJVvDDMYvNWo+jUmN9Q9eEQo3Z+tok
DZg214pV+Ztho4pVQGR+a2qf0keWYvuH7o3pAqMWriwA//zMNjfc1IxTTm/Xv6A5QuPZUZFOvO4P
5fOzmF3priG1KWqazqYejOMGryoBM2hTaWcVeXhWHuCqphYHRwXxOjZfbeLOEYvLtWu9Q6n0tytj
NddMAGkfBYtPPbK6+JV9qSzOwmTKw8Q/sLwfJjLR8RHt4hVq7qZm2NQG89xDna4hqq+DpQP5JXAF
Fjsiu4UuUIlMzj+MzdlqNP/FaCsZBUOYYZ9p2mbALodS/EWxqQ8vNtvRHDp/Xt4/3YdX2Mi+60WN
yYSC0qUkJvSFa1X9lPSs1gnqkJw8WY0GqcYhjKf+ZQmyPhwiEHBzr2xOWmn1xNCcS/xlItoC4/po
mpx4lDgM0tCVde9TIpjBjc8k2tQYT4aXrBQPRazMKlsINCEVK71zZ1Ifb4TsvMGIY5MY7W9NoFP9
7UzCY5f+A/bNFdkuVVQpP9wQXMRGX1C8Fa84RHaXwmJFIA0dp+3a/xfFc0kzyFhJnBqzCqLuwN3o
QJBQo1h9MRLJjw5dcCrT82sLqXcqQtbwydcqMMcALsId2cOrYu+qN9DvmoMsZaNUtTVhPcORV45F
mxIsN6Y6Fz5L3U3nXhNaJw/U6UStvL9+i4+0Oi0evr7cEwcwXYx7Y8gWH8lbZN7vC+7akm5fR8LA
LckqXgWjjprD7TnVMVnScReYCCk0RNBmYvVkU+tnuqyavJp+EeKdRt5N6PxVLwpzjJPxrw82/IIt
UcFSQ7eLoZG8R/lH58dpo0ObZeKPdpWayRpYZm/RBIWVLymDPh6wfWxCnzWrjx0qbj8cX17IEcpD
miFq0B9ooFeFPpmcGU+NSFH+cYSv8NuShCNNIOZaVWfPSJuyrl+i/nHIOBrSxFQslB7eDg1xqgtL
u/nQGlOB48xrNEcqPfGCEeI+5UVgU4FukrUwUVBCHS/LkpRdogEtsBPXkp3sw/MuGCq74QMIa2+P
t5MwwZqdSw3u5NOYZjtfOcranK7MeqhKRA1bzEqyK1QooJ2IJipwUClq+28xp4TLKSCNiu2YyGZZ
u+858reLNKlGtw4E1lO4g2XwMnhz7EWlTk9C81z/NZ4a9g9rJskKkruFH9QFr4eKLaflVsV73OOT
VLbBSdxk7W32mST7hwNAf2ATJJczBpIw2kIgtyW5antowLvnG7C5BrjN2GBQ1rN9VOH7nZaJh8PA
tjQZH/z0tkUzz3pvwbAZbsKIDlng1yQCJbp6rfI62RF6BPPrhJ5MFB5ovzvNbG+1xDA7/IX5fK6b
3fczH4idFKAzroRDk3frDN9fe8mwJfTQaugE+J6trb/P1wzBEHt0nZ/S3Iux0jMqucbsCVpNN7JS
7xonBR4w2eDs2GKaBmRJRnstMhoQD08HAji9/tzppaK2i/dsI4AOQ4v12/uDsISfsE9CfCleaQfN
FSRbjRWB6INdz//ymIsX5JNbjx64r11A8C3f5AcXSbUZH+JTNHHTK52JkNMVcjylgFyK7/O3aOqs
SE47Le5O95w8vGIpFIbTFdQBkEaac0FBUX+6Fj0TEv/m1R24BGv//648FkwmsOxP2ejVmgOqUekb
ywIeIp1gMSIUIhwnulfgXj8shhqB2gx2BvboNnTUkSG5t422tiKOBxrF9X6KdIgToGXTBJ8FuiC3
dbF1vi4UJlmssOBl4QN+xq5opnIv28ndsw/FOqNlDGmO422ga40VCBoejK90nOBC6FyfB1a0BM6c
3x4xtALbKad2jGlq4s5DO/I9lVjG8bNY3556+52n3IebHCRIDcMeRBmaA6SdRylFFwtGc+Wq6keX
xgMhSSc1QhZFPHtguj2Bez8auTn/cMDap5LAg4uD3PTVDSuf1MzN3EqPGOVjR7mA1ayfekpLmd+o
5fhV31EDRcxgBkcRPkv2oQ2R5116OzZhO98zV6vFYZvSK4UkHn74ktU9slSJWdwxr5Y73yx8Hh/8
WboMDZmOft+bsSLzgnAZwAzXpJ9QohIB0G84yZIEWDmWJmWXewaW7IgLpoIN2Lfqct8rJxq8UzYa
eB71DR0QUg3HYDQxhwj5rZWGy8LRyacTtmdOf37yGUU2IRTEEAMs1m8hrhfCSL2sl/pTY9GX64pF
egb7jCgsFm5AEkTQkpsL++dLS/QRfCxYeVZcwOQGwIWBoeX9/8ZDLYOk5W2NCF4moPcsTVaFELXM
B5S7CKR/rpjTVOkwwn0vXtqxo5mx5BNbXg5IHFZhkjZ27l0Ljdk2fhqbXhfEb9gytNCFaKQrdoW0
555nbsOO4lycagnS6sz2iTQNdEye4YFFAlxsWhlwOmXNkrYuXQhQcT7yF6IqDVnBgPcM52FY3jf5
OEwnaZ8gxioKefWcfTlWoVIRg23RJufkDhbb2ru7NldrIW+K3/6MU4NLX3NEH9ctn+553hhcexuo
zypT81fmVaBK/lH/Dhgm7IobKHaBxffOSLdkZMzTKKcjhDW6zNnltsz8uaTF61NZj8XJQUuBv6aK
HUFgeTN1J+7bDcFfe5mPb3k6ZLs5eEFKBfQGw8DLCfGefMZiTqmccebNkEl4ll1aVy1uVW2SjtYr
dbZdpP3wD6eFMhlAzMLB4AsI3Y7Xwjo2UKDRMYonXAP+wL7mBCAGTVupjpICZdk5HCY0n1agbDjk
BlyE6EeUYFFf7vyCDhoex+W7yNPXhn5jN2KXwmXuYBcoM2G4COdxDA8bgqYWd/YwhR//rvqwKqg/
HmaLyrKB+abm2pM7htCJXkEPWfDjS2gCV5u6n/EM425UelTUv6/X6PbFAUF4wo88CqWe0J8A4N5Y
xqwnBM57q9u9c56GImh7DEWuPa+dzJH6W9Mro+bNjSbp8XIMFR6mGcQRsBaQJzf+JXgpKydnniRC
2E4hAvTAOubQI9Oum2vWB6/uS7NDiVhaybZxV2E+C0mlnleGz+eBDx6qdEOVtPxmIcSKCwNUgYb+
7U8HUzPxhilVxUCQHBqUbM5cfMGfBe9UFESoNJhw588od60XaoosUjnMwvQL5zwsIeRxK8A9tF3M
5wpzsVPJhXzdjEhF/9mFbL4+4u1Ab1hSAnaIO16bYuu2nVU9WGd0/rDwkd/B4R0tjxGJUYcH5owD
HVor1EgriBn5iAifm4loaalrI2+1S6HiSMjvsdBq822cJtnJZ26ki8PG9J8IPKhhj4/E7np5hvNt
9K3c4AQe6mjVNxwVsYcPYi26LxWiU8DV5Dq7niBawQTjIAtWpIUUMCZca4lksX87OBA0Xl3c1xCM
+GdTitQJF55tJKhmDX51B8wekbODJOB2StlkVBMBEkUnkSyKVEtwSNiX6kK0L9Mi977AaFIXlsAy
RNnuUiros+w25g4iyzmHf35XWR/fjhHo3yY3ZJnTt9+ZBGtWf8hS6TXxu+0RLvZ25PYH46OFdMG/
Fx+wPBqgCY9tO08r+ir/ylH91vZ+tA5XzINaKZ53EAPj1D+qCa/MbvK0p1UOVYo9OXNVB4wwT1xL
ursQVpN4iczGO6fKVKBCTZgQ0m6/opjwZ5vwedbpVyuNoboK0LYufh6KupFLBknXKwX6LudTy17G
jnqAVvMfw1rrV38CVLnRsqVAaU8fgQ0qh5D9VFiPj3KVPvCtPo97jbP2a6y0rG7Il93sxO7CqV4D
M1Agbuk+TevJGzVcxZmLqR2XJ67TMpVnAF1u0FRJv2hOGgZ1Lk6Iq0WYFTDjV6HAVYqCKE3XCbKw
dQ/x4JqxHl+W5LwfKDgRjldd3viGKUrbavOk/DNliAkHMztV5InG4eyKGiGnID2k7WN4/QCxaP8B
D9JrZ8Ek0vw3X/xYNNCWdY1b4MjOElW27DTKRC+yl1mocRGU3qAdg3MpuDGDeb3gs/l/SC9FTYs7
1K97KQTbhqbPlrwNy5rh35D0xiofRKjkYZOLOqVycl6EGfOpIaPVpBWHLWr4eqd9sJqZZDBDtF/J
kCuoQtUor8wvxHTjvgs6q4w+SnvblT1jSW3URmCu5ma8u4NURRmWw53AVtbx3ghSCLIAYOSlKAvp
PqSGZWfFsdqomK+8jvRlCN2g+bPpE3LjG6N+LpAQ6R1rxRtZpZPxq9SE2Nek7ad1PkTD/wQ33h5g
lOT4sx5Z3JO8VHC8qD7U0TDJZfsxH5VpkMaWnKWubT3dwMEzuNtSeF/23L6r7RJbP+gYDzumwAej
oLHxCoXBryloBcf5FEf2nraU4WFH8gzI5PNwcOsPoFPDIadn1pP8IPOyL95XLttqAln/kZ3p4rpo
kTsGwVCZtmkq5p9/2p0z5iYYP8Xr/E7Ba+MrBjMODNrgW59zh1HMUre6rHXXJnkkYh89MCkFOVBg
WUAxBFbwqyeoS37Iu74JNq5JkTjMOZkeCQ3xOm44UnKsnCkIxxOleHKO6opOGZ3vjE4SuUGvGlPj
b14Oyj2nGozvBouQlXJpf/wrBrT1qYDIqIw8fzi3DROV5I32/jrHUnqxf1gsMqumqeqEry3r32Ru
DNgcBbJD/Hhvitc79Wbj3TsFP+ceMtKfeGcdDBL89KC1JG+Pb27V9wUryiW70jIjmzosF4ryIb8m
7Y9vGE6CKpjlwZCUCZdK4OORXx1gv3lE872Ip3WOBffQHuwWbI2nGotXBqwj4YHaZNiBsSW4bCFd
tfnxtWK8bzNmp5T3vzj1pbGadxcv/+KB1dJbQt+XLIE7bLexc5ZVn3KnOD7lHFBlVPmBym1DNi3Q
X3RoHVriD6M6ipbSXLwXL9cODthfZP1DYeUL1fHAmuHOXdYxhQs+ZKB7zCpb6Ce0yNfH43D/wWoE
9quzmDVgrdNTpTigxyxvhSlPKDDxzcqGf84MRRv9JgsNtYJMHLPsDOsdf1nxME0F/YqzSn5ZNyWD
R5lLLtZngFRRbI7TZeua0ExKN/GbKST3bpaaARE6lQQwfyU/03Mp/ByNBI75rUEU6rWoAynFYCES
8x4jDGIhojHe3mY3khBOa3J/acCc5BlMe7Kzkw0SamIBaS/SJVDFa1Xpp3ogs2sgEQ5hnTZhjU/Y
nOJMGHD0S2Zubr9i0vAPzYHeRkVtd9T14CNDtur7YmnyeXRc3M6HIgz72WlMkx+OzwCVa4CbiVIs
YRbbvyhzlUCGObK/zX7Wob4VPbeoa2xTlTsdRh9ywG6gzk+t0RrDTd0t+fCNxLcXATtck80sFpqv
pi5/LPvg32bd0Ln9gX5u12oVUiRL9Zrz64UeHWXE9DRTcCAPt5kK0QXq8cG2QR7nxvEEtPi+EKOI
5jN1z368VZ6VOrDH1ClWdwTcEZcg8yX0mjbuYwAysqpdBOSIdG2k3GnQZ2VvPuXd2SILLOiewtk3
/xLivBqDzks+wJVFziGYWwcl2JVDJG1LN/I3bQpK3UQkBoQ1+1WfORlfG6fZo3qXNIpgS2NlQK6/
S7XjhweoONfwICu3tqxc4vQdiavssoP/f+KufcD78VsZDAO2WlFS0QZdG2kgtChvB2bgmIMY4y/2
ZC8jSElDm9T6a4TiZKb8+y023EDt6/gpd/beFLYPoEmtf0TsFozwuPu8bg3SeTPwtHMYG51v/0yr
14gwUizvOEkiTYgy+LbrdwJLnXmihwyT6fAnVROpQXj+n0BnSVh2S69ocLHaLGZY0aziiek158fv
PKadbOZdMq7WvSWR1y5lQ2AAmhkyjEpE/j2ZINw2PLv6iW1imXj88qD324FcOckS8LAHpdQLX5Mx
l7kJwI4XWTzA+LgHGvZ3ftIClmIlsqkXS5mBj1rah3vBgnWFigvPyUFQNMdxrYNjuiYIcxU8wPyp
/iTfElAc3j/alLIPCUKYvuzqnDwCaIuXe7uIh0GUIcj/qMBtGSok7x8lGHK8OHUU26N6YJ76qJ51
u9SSg1AUZX3PpAqZgDHk7xGH/CsZyAGKq+XblTPcTFfG33k4rfZFNf1RzH+IMll+lfVlIul/1/k7
mQ+8zj/zdolpby1yl1ALVpo5/eX8RORBxAPQiCA1L3tyk7FAJQb+Uug+wWrG1pHlVTnFMrDyDEYz
RC6WlENIj40D0XNIH+6S6h8kcgD9PeshJIyVzrALNRcBx9Vhy03kI6WW531jXaXcBQ2yv3K85F39
4nXw+AsJ9K/gYyJSBfp+fGmzIR6FHBM/aZdt+n9BtXQhb1JQUsCJYhPX5gPhK1jHlv/0A1RFVWgf
kz8HVPchGdH8skyRrs0CJoqKf3Xt+4ERzP/cXQXVf66N5Oma6E8BaY2DQhyO4EG2OU+KEVhHfOtL
Y4Q+t3AHf6bD/J1jVyMfoT32vvH1coQFOgDXFxQTCZUJfo42SNwYVJJG01RxAXfKUr1yR7RBWlo5
GhVM3Mo7eDmz2Pccr/VdGiuWh882szF95E8IjdL+kQJyoGTkGlMKuyc1EDKWW+dP1P1t16dC8czC
Iih2Pynm9XjggBJGAumH1e98KWuM0ZGPqI2L2RmlKrXGVyS5gph/R2LoJ3/ZbOqypl98xlpSettX
r+8sUHPJ8wlbh91V5oTVZHPllezbag2/B3Ghz7F95GaY+z4fDPjFwoOmOKJxvU4XK7PnnuULKozi
hDcHbf92eOPhHgWyWkZvdLMF2uMxsaVhkh34DYNQ7FWOKS+KSSPfVpuVZ6zHiVzr6G+lvI+McO+w
7mq+hJo5hcN7hVZ67ahjd3mn/tGcYycrQu0dIsL/9pPFItJczzjSmiwKn4gV/Iu09Sc6PqMLX9KJ
hFBGjNJIgiYp7nGSCHEsxrnNtrrNyI9ZOrsWpIB2a1xznjJ2/bL4uwxfSjWhPB0R8bFqGjQSVU7W
DaZeSJWN86ancJwD4hFfsIXF/IcjR1j0gaJitYW+MpgNKXiSwjIdr0lZ61LGbc2B032k7eSKyobu
yUVhxxzGH0/btOdc/xktVH6yPx6cPqB4h54gwke7lmKenX0i5rOEYdaeZOVCdEvIVi8yHXpU3q40
JbEz8CEMWloxfN9FtmgSRh2/us2AECjGPaQ/tsEh7bWNl5gJp7EpGdCM0QexTnGygZKH4CEHnA38
p26JYysd4nQRys2RMDvSspTgz6IDc/TCoGozIjFuUa7r6uDbo9v2U239UIo6d1k3UTiJA9O3X0G8
fBxU8GAeVQurYSrA754yxEA2wVVnZ4yvuNl5daAnxiysLu61uvIQmj6udZkUsRZLI8pEJ5jrlHAk
BInnoB7IMXz3ceN/GUH9rvgy0IXD8+XgpeFenf1yDgWQ4XBlQQofVAWXE3PdeaBQzbRbo8NzjpBF
PbM0J02wm7jV/MKaCJk6222uK+hA0Ry2B7i2sr0Mrqec9FJJo1WVGoYybUsmaee0RScusVIYyKcI
vQKbLeOMFRb39zKHlTfM1bYZhryObMsWBhprkhAq8epNF8I3BqpfY9LnKKwGJJDYe5fvTzvwY3Zv
Xi//Q8SHNim/E9oXwFbZ/1dh+RT2KSd6ktbs5zco4/ZFDcb6QpLTv/3XlQzK5saAFSrBTE7y8DpM
5zY9Auo1PuE53f/4N2/TWigl5IKDHo4v9nTTtEFAulfOdoKZQAb0UH1M/EZ+Rn3e6OEBn0oBzxsy
iUV/GHtZAl33LBRjQUXkiTrQRlmPD/cBz+YC7JBBTnoMSUuJ9ErAfOICxjssidp6AtXhrHMU/hXw
uqTPH+fnKNOpQUQlM0PD2CWwfY2c1COyMWRni89ZCWrIKxVJJ2VHRhGkSj2Offpjm8AySZjb0uZh
nt525u5PRwuu9dr47eUBMyCzJbEgdiL5wa70y2EV8rrLYzpWKGZYn1WThdMv0CUPX6y6MxXroaqN
OrCivUr6d22S+CxonkosklUNQwRrYvPsQJh8KsJuJVkbrx6QAyBpcj0KgWghWD7K7WTiG2hD778X
DCVHJq3flbPd7YKkRP8eepjU5zmcxp/xhAdcgQ69d1LGMt1WV1WsBTV3hMMabA7Dt30sD+rcTV25
rL9ZU/LsCSFSrlfcWLUh2RkZiY9J2jdnX5t3qWiRItAgBsjaiehdN64aJ/T9sULuhYOH1SdnBqAC
NnesVGRB4SYb1PDDjrAOye3SeSVQI0xXoj6CTHKaL8sffOxX3XVWbbNLzmPWQSZo9BDJUBDCSkUz
vYXNO/1NabydlwJrCOM/Fc7v9dvROiqoWV7YUFe7AaLLWvf7STPmWMNVmNm5Ma5wIwfkROME+vBz
x6tkzeyQSUcTQNmGfMedf1OW6sxxie1dcIDD6L+LShgXdg89GwC/7UVv3Dyk9qHFxF2JtCpSxhad
SL3wOhjpT8OfBlmOv77ghLKHW3+9hGmxUeVLINS2V1PbFyR7vBk79ckb9nRCOC3YeIRxFPnXsOoo
YfeOK7YiHzRVUBnx2+a4bKguAjWNaYELYu4oWB372NNuKk9F2/oiqbMLRr5Pezdn/mWNSQOfJz+p
7mXIfBPK6vOtvVAfgRafwYqiWVVvDEo0Nl13HYZPr1NkWM3d509YV8OEjBx64RuwVSsOa+q+MWID
y9OP4W9agv21LHLizS8r7a679iL3ynjV4kGkCFuupC8jaSkYqP2g1Zt5jWpPACbonKPM1gxqW4Nz
red5uKI+ytnn8bPUr23iCPkmM8zsd28warfDPBsFJ1C4QRLajj9MY7JYSO+dxRGfrWYbzPJebvaT
zS+1NLJSI+VlTDc/dE1UE8r0HS7zHr8JCCgOof2qQFgef4xiKTLzhmE7WDQQ0+kMuR5ljbh8hn75
avcNokRO2jbURkeiLF/TTITMLHT4H/Yme1O3yK6Nd2Lvuc+lYV/SIY4AiwW1yf1BZBdxAC2DI3u/
u4XdbbkaFwm54IEcFdbuv7cjLTdpqJ6fcfyfzurTIvVy3QSRxQgj2d8IGIJjtjponbh6d7ouXKgZ
nJ90xlPMi8VBgpMi5ni6HpnCjHNSVvLEEJirAcSobeAAWCJe0dz0p2tmj7xhlihg0jeZCPJryIjn
tZqMCCeLVL3vKarH1JJFvd+TgsIIGiJOFOkGwQS444TX3M18TC2FwAJCraTtwZ3kv4fSK4KljOkY
wUcJMSxUMYgE7V45K5vRQrSIjMyNMZV1/nJMpeYl7ZCUnFeOl6ATcFjSsa5jNL/zhCPSai2IKo+O
w/BY1Y5KC/ikljzdeIO+qgzpJ1vxDNYh2RVZwSDDzkSDi8WCZVDQJ3A5Gh9dnL/dhzrarnesGAPn
jeUoPeXQyHqQjZMZB2r/ElPq51g5Wsf8IM0qly8h8baIiCTPkUkvw2PrAZLaR8TvfW7l8mV6sH1E
pqzYaaNX7l3i7C4/J0iaJ8w4ikMIJEFlwFLoQaFTV+cjNkmYnTihQ4rJTnNbNQtP2Efq+QL2NUXb
WiINdcmWpDfF9q5IHEHS9BbkIl/R3kDS86Q7ufz6uGd+/7bi9tdmzMjfMW130+mCne2KOR/F/zj0
0imQbAblhVH1iLOpk3J/49d93KatOSYYJfjHdRKkne4DO4S8hmMD2NKjx4qXVccEhlh965yb+3SI
TgvEmTJ4UazB+gB+QvT4KJuR79PlWAPikZNebVEgQKPVMjSjsYejcFFzt49CiHPZ/N3eg54LJ9th
alXxywis5lB7sOh1G0t8COz4KJS9IIHy5pmggtB3CC3G6WAcA0Ajyh/RO2L/ZBFQIEIkHykjc5nf
JhR01ADPDnSFwoC/l3WFiQkJTYFVslM9XsOmt0u7IrIB8l7NzAq/+c8wpzhaM50uNIs2qyYZoa2v
0I8AcTqjnWj9j59dlO5OJD1F/Gw7Yi6AZaV9LpbAe8VifbfQ2o4mc7pTHoeb+ccD4Y4MaIBSY59w
/9oXiNWmb1/Rq6PsVuiuebuC4zUJ6bQZLPnykZXBuaMWQOuEBYL7wCaXkZfb30rKymfuvSN9bNy2
qHSqNyk8GBFza25pNgwJcMNMqjy6XZ6ETCYQObNZYbXoH8aIR+zHNO9AGvWg2ftcsT2I9wvi29uL
nmDAMA9hG6vEgq79eSq6DcheGs3Uki5gNIbxdRtKn7alNeRe8OCQk0xR6zRQsTuWWK10FaO6UOr2
JsI7rPDNdLIMfrBuiogUrED0K05U8uWSCdtywWrQldsANpeXI7uMrs5fBvUhFqxRGKgCYT1lRVLV
Ts7uIGPcbKGPTKu9HiVxxeBqxgpH308DkwICRxc7kdD8Bg6u74PbY5L2O6zl03D8vrc3wbUcur4N
VPczwATnJRtO1z3hWRIghovZgStKVSwlB9o8dFGhILlsTSO211hMk5QTIcYQ2lJAjU/pZtNPvZyM
ztFyrIPnIdTYUoKWa3d0otN09d3fiEobUYg4RS2ImcnLYAotJgVea9kf3HpnDzIL34UnMXkqnkAW
oGt1+U/VgM4oHKmKIUfw7BHrpD+YMkfuMka4iFNFeWs1KJyu3N400tIslY3EwDkLBMT1BrjYJP3e
EAXergz8NQU9N3Q1fPYRh3BoFEU6HAvqn1tL2EO+eyJL2M2nl5wj3sORVAQDHzdXNlMH7GRMPSAT
xrLjga13a+wg0Di1Gd/fHT9Hed2bYyp8/KGYi1KHEtq+XwYTlM/opqO4Zx+/OybkYHKJF3BIzPwY
Lvodx7T0O+/7FkLqCn+zKFIUIIRZoTTuXmMArQTDTZqmvD4XNo66F0tbovUfot3fSWF/CSPnBDHq
Lpm913KOgf7mkG++Tx+kBhuTyWAV1Eo6Lv/d/3XiMxbKm7ncY5T9AgXHItqVaD44nhV9R3wGYM6m
DdyuyEh4KsUBdryfdgkHPf6mCQ90hdtfPSoH5HptsoDOGZV05XKiagsqy8DUP9duTIpBjINwa+4a
NMTvv5+B5DvXJ8hQRe0T+UaBY1J3IE59mxCErbMb4Yvhd9/kRkToNqjstppfqzd9Kl1OGKbcEgf8
FpOIFZA4O80DrU9VvZIBeM3FLXI9yAvewYJDJQU0DFGA+8NkK5VNLKQgoRL5l64ADxXsPVJngdQ8
1UyADrUTa6user+CaOZwGZHRghyAwpYgo0PKf2TJO1bc8H7YUeDcnx9Jc1C7G9H3hP4Ex3NSp415
o0zZKjUFhjtvzTNK01Mfj4sJjy+9hZsJWXJHriIyGWmmgcFAwHFMTzbWKEOuXnVvyo1u4IjQcWcy
WjfYTCSgsOmSYjPguHpwj0XJE2FV9jA6odUicSquXQglbS9lGBfJ4i0fbH2JZ19RObWKO8qNJ9J0
gkEOQ8pexQK0y3YnJwS6y5rDtduKESluY//htHyr2Prw/WEMVsHYeiKM+tOHfzLTP80uQdbkuIoc
kvpZkqGcfBk3qbo56kBU7WBJE/9RsSSLmA2kgAMbygLOGZ3l9P279iHEbJn4DKHEaCLaafnNOSX9
g3rrMf7fF6+BVsnnqN26cxs5SK7cSjp4ziO1A8puESzqmXiNpnlmecOqUq9IhwqjTz9SbG5rfJlJ
0V/iFwDmjbhtDJNMDMnhDvvvuneeCUQN5EmYgM+W1XTW7k5E1ce5iO5JmzRuZT/8yE+1pk66siOq
si7rXGOKz3dQOrwQXXu/0TU7OY9Dibab5xvr23RO5st428XsChRf0zSEC3x+W4/PxZhbTrS8Bq8m
LkT35QBojQMke14x+bC8/XnWkRM8XNDYfoCdrZchvHCQwY0SFNZ8cgtpG09snNNx5XtNh+sSRLFd
zHuiCOE8pu8IbhFXNep2l2Ov2tnGLsXZHGNXkY0A9CETX19WjpQqOEGeN7t4Nfo6aE5TeJXcCFL+
uWzrrQ3UBIML2KywfebFXe1wlzAJCbzH8+Y6JJ69SjmRCaqNp62t365o3oEQuJ/KdP4L8hQEZbSE
YRbow7vEc4atRRy83bx68XUEyURj1AQaTaoEToFgKFthHGjh0xMOFDBYMMtrK2FsCJwpjku1tRoL
KQWDzGUtttjjIZgLe0T/PnueQ9abUeMvhlzSHyVn3iIDWQ7dGFzz2Yk8Bzie8eKcMjl0wCT6vpbE
X+BNAtptMlGyMZnmOoPqSOPqCyEccpZx5gilh9UnTV51ejbKILzoWR1iIceEPR9PeMGiLmIH6SP6
TYdSSeX17PSocGJX2aJrpXjqHo20ys4Cu7cDyksmo4NdMfHaQZAVlYNqSLR+cdNfy5YRlOW3HEsj
gJzFEw6vBw6EUn+/RWoUN1lY1K4iI3iBTgcbsmv532wL1Auda/y37V8/AMaqIagttWW3upMdrJxo
ujx13t5KoyDSsqVdZqaNdfkoWEdxhVYDYFcuxtTuvYWa98W5B7MOvefWxcMAL83VeHC9YNSw51y3
DFxQZSx4zDToat/BfNRDogcIQR1q54pxyrh5LsdnSKhK95qzM2pBcLafc5vl7Pze61sYEVgFeew7
wr/MeXV/Kab1+UeszyCYmAnQ18h+vghVUyoSfSzEnjhZsKk6/p+1VMfjIt9oP6h0boFOdSFcNLCQ
rWhlxjzuqRhClf3mnYSZd1Z/qwTTF4oCylo6RQq8awMYVvbTO82/rl6yrwGrH11h1msfeaToHaLG
H5PedLxh9jmhuYgtZYWckWd0V4nviXG/CsRSivY6zObMXSG3GoJm2l3KZ9aGHJpBIym/58NA0UbY
ax8z3FDWVTtelx46JSDFoelqfCEJqtU6qxWvErm8m/N9ZBuulnDfgwH3wQo5nTxI4EHlCPp+1BtU
z7vpyDK6d8XHHwEVSTN8Gy8gYujSZZG0Ju9wK7DzSs9h/YTuAkrC/UembgvTYDW3tYrfQA+q7jLy
z2smJ7rQqbg2n+qcnAs19+PiZ/2iIjtDjy/pvQSUS0XGb/JzAcruRy/hKZlwCMuLLvMeGsFslbM5
3eDaHUU21kigVyJiBmYRDTJGZrQPnXboVutrqIeoADKQ2+ZO7ez2Kqh8bkjq/iIyU3D4ZJNUh4wi
OKiFUDiZkME4WJC/OpwPt8Nj5r86pvQleIAvorZwFcHM6OTYNCfcp0DUPdtlDpiU/cr++YTao5/M
43ntDorWeftpBMWf+B/cRjL6TWkMCTyCC4tqYfKq2xKISQS9JJ9TcQOKBm8NAT1bjUGWa6G7G6na
pyRR3hLkihmXD09+zr8siU5wD3GDLAznPH3Hqpj+tMpzPDyWtoMINQVQz+DrznST60xvMv05Grwk
dBOHY1FNEfXxrQnFIN3FysgdIHM/gydyCqyQ+nUYZsgn810baokK/1/NMDEONuPpHu3uy3FQU8ru
mHHEe//MELCAiAVYgZ1FQY8hHY1wrtcXywZHSP3f+nSp4LZvYJjAr1VvTuU5usEBqsH6zt6X+82e
FaCQA6mOIjr1r7dxahxvFPViBt4JPbRApRM1jK8Me6BEXsDbFXnJ+fYtMjqHDaWPNdhoApbb07/x
gXxjt4cYox6q4ibT09bYv4fM/W3I6GbFxdqlpyO6cYlMJ9XlgbJRx33m6eRDBqgvGECPKX7EJuRT
9uMu3Ovg2qzwTBFn1PvsUmiiOqAT+8cjrUYQSfrT8NIK1lL5eqrFmwN4B1c0a21x41lvDFLzsTas
J9OZDLgXhRqYVRYbE6Z43K79KIYkhMqgHTcEUDqyzPC3Fvqa4dZUhdPaHXVpJ8HhhvHp13PbCvSc
npTG9QASyk+pgiVsr51795j5hP9yVOgHhezX7dZKlBQLriJKaFdNQ169ZqH00//E/gn3IlCBXYoB
t6NY0UD3lCQGX6vsqa605tWni8USIrgxWZqzsMadzpWzvra20z2CSB1C+PQ3pblYa4FIPGF5AN6J
Lk0AiV46/UCg8W/rZdRmfSqjQiPhjrMFqQEuis2Fi8EbHV7v5xxuO4pkFPl/WmE5JBT09c5ciAwC
jggurab+SXU4o7EECBSp0G4KFtnp72NSw+QNzgAoxYtkdvD0UWjPVAx5bxIpxdU75tL9ziiUyCyZ
L9r+o8pFZ59L/gO15CEr9WyyeZDGyZORiS5ntrrReaZ/H4A2bod0O1jiL7xKnggcXms13eA4cxb0
jAUnZH9sIeUKvul/D0j6+sYav0lnVkHRHqM77FSt6HuWd9+st6Ui8j/x0pv7y+Bo6Qr/DY16o7p2
udGv4lJGpbO0fX/1ul9paY38H5GKDQuNTsFa8/g01Q1a95D1OxM+GMO7vTlPxLycHjm7cXGVbn8K
uFWGWikMcxGY1rWj6QWOzqEV07F9qIewMRN7elkpVwugNjQE6hGTsu73OPC7cjtTN8GlSY3HRweN
XzQe/tCJJhSKJlAJoo0Kyo0qKQDIRxaT5EABvYZGFv3GdZruvUFqtT2pq3bZys7QcPAA91eVl7+u
ezLaHgc8TV17/xOgy/juhmfcy3X8ZeY5taOdONRNDB37WV1IvZyobsipB5+KK3jZ9yHeoIUs7sGW
ZSp9xDkq+PT6ja06/vn51I/XKV6auIHSWzK+jUBxhGaJENWYv9wbjSJWcDcML/8Cu5gOeu7gB3T8
UMnE2ZnE1Ev95i4aRSW1ZoxdKZun6MrerhTyKScLIAtx4FBr6ijIcffMuv8zQehET33aBAnKp2IQ
cJ0aMqD04olWBAK4Kpl/18PGZn4fDL/sp034tgn+2u0ufulUpDER6Wby33Mqi/CDEd18qdLmXXR5
3vIlyh74gZnpMMkn5vKozSAHDc6HifZIUVycIyb/EWixAVaGoxtjB8YcWpEx1Kyl7gidKbzPCaNk
QWdO6ANRjlIOPGS6Iham1eL3ACv4U/y5llAj7iT1ObZBRUdCKIDaX7IfMO/BDsq+/yEZ6iVLjBj9
xn1V+RyhsIUX66lkee/iPoKOUhw0yAuN4By3nNp/ksobWoe+vUrZUA7z1TnP1ZblSwh6o/IhB+N7
/LatlfT6j9+UGXG2gfBDyTnaiI3pDIrEJ4M9ACIz7RKzkSZ1pZ5NuGDJHQ4z7s9rlfdHViUtPpAe
BFQlHH/gfMKcU6MBeHeDLUf/6fAYPf+lsR26B4ovL4ZIzwse+BwEXEM/b8E7JruWaiPJXkrvOPZf
2DhBEG3b+E/yJL8IAv3P11gzAPFFenZ7ZpVaSn8Rv9X+P7gWvCIqgQJwn2Bgy+20z5RtN6PYTPQf
x8/FD1lu8teQiYRkZAzeUcQyQZoiZpdeJYpEzzn2vRHhAJ64Y00t1H8/EGqsBb/wEcwLyRFKnxx2
jaPvmUjXPDTf+5GuIQm7YcTt1gR1eQzT56HQETZvql0c8lI5Vbbx6o2cBRyVLOCA5Q5+2HX2vVH6
4DTec72OiwaCrODg5VPyP9ynKkHNoJcPxaoMdxXc2Z5eN4qt3R1wlCfvS1Sw87aaZPLoZayjcHIe
r5DqoFLnSkEYMJ3jfjA36VzUXR1zF6Yk+T/W3h+DAtRjLW6DuIsppAcOazBqc65DPW0in9ccI8ZK
AUBTnktfpcdlX5QqXQxXixA4XF/YOLb84kJQtn6HW5a6tK9hFvAOyh1xeLZ6jrASDgKy46ec0FmI
hZTa7VSmKN7qRzN2/hz2J+SpkXvkPKMzUpfye0EnYRlfsP5AdrmJhaW9EFYpKS83v7jn12PL1wnl
Ngi9fhIrb+knyn298R8U+xoQIKhLjIpdgozdZdAh08WfDiXO6zo4JS+tXAT1zoG2bDV8/LMC2V92
uOit14CeRvuCiP0oxUpsKUUhbcyt/mLDJRZJZcA52Wh7tHYBwgHFHbIJKe00nuT2xczunnpSJG2Y
jbQcVqMzv2+4Chln3EkF3k0FJdDhWOhkkxqBVKTQ124gwqOvLEuONs6w/xAN/80rmnqRO0bZ/ZBx
cGyl2/6BsexzPkVEHzl8B6QcPoZSguSnOC310y2+QxRRuhdHACL18xt7Y/cLUi3BD16Uoxp/EwGG
r2LgzxfqDtj+O0kSPluPFzW7va0q8XY5lwP5owKhZC2zNCiJViMRUKR1df1t4dF0+vAntvfcABjD
lW5MWMeI+4XdNs/qM0Wx/n+KzdDyeJG9PZe+zqOr8Or+VRLhwAMbBw4/67VzBzh+50sML7dMzX52
Fu/TBhoMtnvuKkYFLAr86uDG2ut9/kKPyFgJIw8rZJ48POCP6qipNYTiKw8HsnPSWjBxhIlipR1E
gW5zoSNSaUAUzhgqaN+hV9xmby/hO0jRxfWKnAGY2GfMrQVsGnnq4zB4qO1wfXlbR5jWTB28Hw9S
DCkhaGZ9PfirAVXbVT5NL43BiHcx/A4g2csuyS2f7Ja1dAaCn4AlheJqiPl5Cf30ViuH+0csx+Zg
q2cnus+VywhuIo5xnbQsXMokCNRldjLCxg/SrGheFP5yP5gS47IDX66gu7pAqQd+O0Jybrl0+m31
hre610uhU7/R+EwPSa46uCjI5LEIzC09cqyyCYZxZJPYzH8zISsj0hyeaEHrMAx/DWxOygY18Doq
6bM/VnCHvuaxv2A1AL2nO3kpbDzyNVzD0e2JocyxPQZ2eUMCzhf4XA48gKPrdlbYN1VigUOqwac7
cMeROGR7OFFwpc4rUYBFG6AZ/kIFuJh7N8tQmeXoTq4WbD5g+LgMT6iS2lYCrg/HMulxdjvgwfsO
XIGpjFE9oV5GINgC5lhXasSzZsmZKnnn5GY8tOgzMeZhQgl+zDXdz97z40nsgKK7v6mQC+/V10qj
2uA6EbfJy22Lu7xCsjPm/XI7Q7XcF+w7Xc9FLpeuPoXeFFiYscU370ruZqWSJl3M3o/ddgMqDBlb
MVIO7sVS9h5pBuX9gbszJ7yiEmfMNdnprnH6Fh6Od2WOW6c1ZqqZz8I8xwyacpBxw2rc20yG355M
jycjp9+YXMGghHUve4ADYFpMl9iMg0u0/JA+iwbyTPS0us562FpGc9z7IjaQt6oIOVVoLWaEUd6g
+A67dNzJSQcDj2d8flPYCnAyxGMg9tI7/vhGerMToNWmy6uaw2vqSz6LtYCQHLa5r/Pesx9umix6
6fxsTB0D6dSrZlxxWJASFhUx9fIgbEUNNlft1pWq6dQfh3m+eQ5aJoIep98fqb12F4lxXW+RcTAY
K+qwOwY+RB6V5NkEJpyH3yFG+ct0bsEhT7oe156POvr1nAkuZV8Js4KOcNrYet48TPeGNMNIrhnZ
N53AviHSbPHtUFFEY3EWRFjgrVHUFdFOIsm+4dfLAY+eyqg51s1rMMZmkjGNW8MGuryaMHrb/Sp3
uyzFTGJxasTdeYz8OZDTzIrcE2nyMV2I5ewMbQuIOS5RlPvJf3Yeh7KsXdMITArlYP6TDfb49ITC
YWWpJsB89f6fci/P2GELcx5YurHtqypt7OEn2zmF0JxHloy/lob3LWl+BsrMqEyB0W5nEsf01dxy
EaDa8hONmPOa3Bo7MsyHnegIwSJjGRg95atOjc/OpV9cyyrGx6PpeTCj14RsD3Cv4DqG/WXW3cqB
2m3RuhTkuGyb+ArwWKWQWbOVC7DSkCA1Grg9fYxR8KByaMJkg/md+UWOGNCtayv/Y0b10bTcW2zG
K9l70P0yBs5l9YElwhI+ygN4vpkqCmkvIvAngdyVnyXnWxjBYAf5Yl3PcFqk3krHaAJMd1ZDPvPl
DaPZJgcKzmTfSdDCWEdnrTuTvkzygVzYX7eapNJXOB5FUtOvBbX2cDhBT2OnojjsM+jfLMEl53yH
bNF2sY5+nDzqu6tLfciQqM83S4Hi6mb+gPDGhHLEIVA83v5fedff/86le9DehGUvuGb/Ui6fRnVT
OmP46vn3RrXevUqaSGb/XNdQK+rM2USGhZz0IT4z6tE0LytZSi+wLpSQZum5XSnYhpqkVj+Bn4l5
O76Gpk0ICq8E0gLAMZI3IPOdR6aZY59WYU94FVSq5gP8jU18oFHBwZ9QKtale0O1roDq/QkwDc3D
4yO7cNROldRKc2feTCq2PxtSTTV8DYBWqvOY6EbC27Ep29UoQtlciQ6x9wi7CT5VB87hNvNCXLQ3
w5aC44vo2F9FWlwM3flW3iU6PutcJlfksVxuUqVsN68lItsg5af+7r6ZSbYwoOwWn1C4AqmupU38
87SmiyTnNCir55F/8DaAM/WlmqiRr0oW/s0i6sGn61RPmdllflDgyzkM70tRgATeorKDg3zKWb+X
/fljqcU9GxWz7L98QrnEdyT7RMjmNo4AHIKCvLgTzCm4HRbsd4KEeyzzOa+Qln46hZg31H8H8QyY
2wQh6p4EIgxQsrSqol5IBoN6qGKWZh3baty3Xtmj7qKNIXS54D8DHBu4l0JyRyUA0GjprXC15K0V
quRgGZMBS92osCNFNHHrJ+NrdOEsuDb+VxxgnN81mBKmeDnAdFm3XxuNVnai8V4uwC5f0wq6DiA/
QHKZMfbk/IG3sR2tdjn/zbLPOVV6bASzommnaU2QRnIIQ8qAPPPVgfgopoMnqCk8AcsVKQhS7aBp
Q/uEHr4i/SSsInV6CPgIJuNcNsIXBAr+IlKv9v9TYkQBeSv9EQbtjabvIn2juvYkRWrh/fbFuyvT
Lkx9fAwXnj//UVyw7iB3Ygg1d78ka17/UGtj5a4WmjUPWbf5fXN2jvLhd0jLjqi3JSdheE7XIUTT
j7oFNBgTSwX6epNtUT88QN0bI9c6pXGUkdEye11Ca9YCw9gA8CY6Igm5knlfu7uyL+vM3PUbAdRP
dWskV6wtr5O0R8ZqZWkeb759P8WnZIUZzNq9lfueukYabHzxjLtApcHcKGJ9Sa2kLdLrwmRTSfQj
4b8+iWYg3bhp1nET80h5MbPT3MvTbHKOWOJ/bMBJfBw6x2uWpU97fu2vI+aH+qBnZLorfqsWo82j
FRIGJG01oo1sG3uKhYHutT8GuZzMffzfrXLZBCGgxapkgDZN1ziKOL/PGgKg/g7fguBVtIfFDA47
s9kFOv+dm/AQixNjQk9p35hmRi3yIzGG4GOnHxIGS1ht691xHKtl42YTXMjERv5T7uIz9vbs9wBl
hN93TtMB6RfIEnZaUytZ9sSONC2GfdxMZ1yZsqNUjbCGT8zGZqgc9stzPirXxIBnL0WloJaL0uIn
sVTJXnP3a9yUwn4IWbclwSNqQqMOZuGEgmErcAoxjx7cAP/c9klUC/8+Zwym3CpDAeNCKD6QyLCf
WYZz8w7Dzo5X3Cf3TLzMgB83d2cXq52zNmurbULEncLCxw3N5MyEfISJiKFl6jVAISj4zwHUSRA6
MiFIsUEnDaS5UMzyuQUTnxg/3mG95NjwvpNV4p6yFDot0K3wOnBMH48KiKJyL9xkqJBthzLnMVME
LRKhv7Tv27m0s07tW3D6T2Lh8wJOyw3Llv7M8+O7GzKBqzx3OUMZDrN3ImR0W/hjcuXMAv7Z/O/C
RUvYJOnMocrUyegKt08VFgF5SODivoG0JDuaqQ7tRHjxzWsZBfv9IFVXC/UcKGKzfDawevV0zQIM
aofH8GTDx4ypgDmjJzD4Pe0l+AeubgkpHIAz6TbnUCfIj/TcCIqnAsPSUrB4ljM6t7+EqRF9bPQF
LTl6hJ5lsBc4rLHpOlb72/n68x8GMMsEJq8h+B6lQ4qhRmN8QCYX8fJR5i/SNR0itg7DGhhJyJSA
qrgK6JJQ2e1SJK1Mz4SabZxbDr2sKv71qUwSw1FkLdWZekoYn+moAxbsD7dY0BRNwI1N21+7+DH1
+hHzhneDQGkaz2vAHsFouorMIWtyGzsBemkTwDT6HChYu1u/m7RIXK15sssJAvr8J8QT16LhZiL3
2KFLsoqY+3UvuipWox0xJUuqyA9LQGOCXMLwv7FGbAYFomHaAIYGkARkb2UFBi2bEb9bmnQbEhia
hW98pZIhtCSz0puu27QO/aixgdS6OwXgycXdJgSoi1kjM2V6M0qG2b8SUacnPlhuCxDZUS4aoi2E
7/Pz1GYxK/0uLwds+Ufo5/UZMMwMDgxJYR0GicH0qWTGmJlHxrXizXgS6MrT/S4puHVVUF8qrn+H
hqc9nF0jDvcEX9gwF+6a/m8eKM+Tr7PuPshJUApTERbIR9BAgGG8Qs+zZfxYv+mPpuguvEPo+Rnf
Hff+gFjJuP9RrHywSiY6AeLuepqS6yxle6dRLgAQgT6CesX20b0Nbgbw2lu1YmgYrpuZwt5Nsh8M
kCZ7OnFsRWKKvUIPeN10BCQBQwUGe3VnOBxIWC44mJkrwRL8rdsHWoKqW5QqciOQxjN8aYUtXUsQ
AHOtpZYyShBrYsbPfOh4pgRjguPF6WkxxyI2MiGylBGDoQzjNM7azhOW0qYpfCWNJm0BryAfmRHf
FjFmk6vP4rH5+a8uCeSMzD2F3EVkdE7Vo8eLKBCzM2C/khaQ0F0g3hr911SfZj+CXTY8+F9FPLZr
Chalpq50GA57Ur/70xEuCG80Rfxibho/m1BfqNgalpjVAbsFHX055sJ2G73gw/Gbymo32qw+7+ib
z6WjJ9yZvPWOe4JDu77SzdwslzxuyyY13zJHdBxll6tHPVK5yOHKW6mSCyhietbPkP1QVpsrR1BG
VgnS4gIp36d7evP1miq8PEvs6ZupDK73KEfHA1Mb9118sAMFNqvNexuF7uuWIIPAy0VCK2kL2ZJO
O24JFgyzdLKUzexEeiJo09bx/aKofPoLFDs450k6TJxDcVrw1leQyHn1nsJR2vEApFW8jWG9TmeW
sMA6k37CuwdEgC5P5v3PNob9YkyxyuZ3eeIyMBIw311aaAfaMhUOQzVWSM2C/KJAyVR6uPFUdIN8
UpGLpP0Qh/GZYbz6LcJ6dl7pT6gYIl1Yxl0o/VCEQzm67XTgD8t4UKwg8GKKwXL8PPb+m9W9co5Z
VMYl5LwMXAnRUO6GJPaEwBE/iCuW3UuXZm06Ed6TPH+CYE0RlhU9913bkgamk7bLIL/4W6uBa3Jm
UAnaCv/xSWgic+O9X0t0pZcgi0isbBYIpeiWac75mRkTwX5ttZnMtDFghgiAxrRACz16bYCeZFsb
WFc1j1IVauDxp3ZN1m5SoKXgPgsraFWhVoygAYyo9YIA3jZN8BwXGFmRhL0Vf4NGsQOzV8TmBwCZ
J41bths1MNLY5/cboQLNT9N679jCAp/0PWETFBulDgZ4SYKWY9TPW5N7fWjHouzBmZh/Y1UuPfxw
ntvI3SPnCLb1OWoZVAH7VLWOetsav1puH+9A/oqkiM5zbVtmkh64XWMwAqkD8IIpw9uUsU3OV4dL
PIhzMjcC8c/17BIuVcSf/MWClK+csyWA4G40gUEhL2jIpvgeWuS2wf71aMf7xHd2b3ygGqnsph2p
zdVwUX1QS3ttXOwxu2zOzoFyRQBUve7PACPZVTB3bHyvJKE2ZJmtNKrp+n/ZS7Qh+iNvBsq+w4d7
aH9101zRDI6wqDgZ0RN01uN6+EQ8H7Bzf4hB6BpVUZhIa71CzF/q9pj8sIzDgs94tk2EX4Un9BvV
aAx3/pupfobnb8jLqOJY3kbwxVr9Ii5PMicsvl/sMINYch1WThMGWGzmXcsJ69u3xgoBWyAv+ODV
Pmh9wMiyxom0g4VKzPq3o+ztTlvWh2xWXXIRzv2kPe0poaLeD4uL0UeMqZmfOd56usJiODG4Krfe
wxHorbdaQdy0XNKlpLTDeQLWPfnA91rBwnY2Y72BaIa+1AlXbrRV9GpZLBaWousFeUJN2CrhEb0q
26nmxTzB85JmkaxikFE63zV6sgFK4nGSyRM8tFC7iqjGWNsiWXC27eq2dX3881BIb7PERiszJASQ
hKfJvujhW01wgYufAfyzzzSZATp16H0U6muWeHry2rUhZ22VVz1w8uXxAx2y223O6uLeEe4wMEj8
sCuuEJTd42Ea8BAmwFB5me3Wk8v5okrl5NWefCu/XP60pQXbHqr8ijky3Idn4JR1t4L5XOtrXkDr
XIaFCZrMpQk/sor2Y0srLpKv24bzmi6gY62Pd4we4YQ2CC4/v6WkcIoq0osr1gSmA2OidvqLTEpM
xLJ+cndkz72xhzM3pP4oupGamWBFvNqoz+X2WYuKt7CbzmJHZ8hd1LxS/II5tujyvJfX6uoMRVLX
xXt3Y4LV9+OGS07gelVzimj8vf8QjLJWrHQ8xE3OP4+bUe9aQmD3NrST2XbcSDLyHl59FajElofk
U+eHcP9Nq6ktQqEeK2bf3QcN0flrfHK6Y8fYs8T/rhOhsuk6fzg+M1wtWUs7aqxXomGCXOTuL8Eb
tENSoLyevBa6emieEfAo+rLVqGranWNAKQmhVNVjdwqgmdWqTztu1pvbrruN9mwDhkRjNCmtMDK/
ToEbuSS6yZ8W39vQGxkvgeNzVvpEOTr122mzPTAKBSIr8kMVBfRh/eR4BACbNCq4NETNM6F0nElO
D0ATjxTy4WSVRCqnZyIhmwl35bHmro5fg5ufQmR1/mmlbhQCDWpGQ+t2HXQROJ6AnjxAE4LddS4F
We+Dn2zO+koN/jgLQSWD7LkZVj0csWh+ViBiZAcTDAHz5mA9240brZxK88JeK8FNjfUBy0atefBx
naOMGE9fgP9+DfU8xg5dq4zRJdxEmPOT5veDEsRXcDf2lukIm9s/xUZIfzl3t7epbgYDuM6TH36N
hZdg8i2wOTVdrx8g60lQUAlmyWUGdoA0Zp+gkKN6vXEsuZiVqZiv7SVVZaRN5yRB2wbKF47PzQ72
s7f0RacVz3E1Vse0n44C/WknpC75lwGKCUMO686KmiGB1DUfmZNGTNUgo7SuPye+/II+OUVax7z1
8Z8X+cOCXB1GMIPPGTZyWZMe6Aq4iRJJyPpx+5ySxNlf+qSef/4PBswFB9lfYf1ZRBw8Y/79FjTJ
0COFufcJdDjsyvkb0zun1lU9gUF7f3FKFiG41a2YXP/rjZTTuycrMJhN324Q93w4TRg2Yn96oHYH
OZ4is3WeFjWoP8Sl6kJbKvTRQqYG9wyMfYSXp+O7Rwiu+zD4m41AnGvtsY7BwhHzWuwyaeTvD9Bv
JlgVtlkbX45a+n4cvow0yWhm+YRnK/lTxbqQmrAAvCwJdS9N9XnfZiYvoGdG1sYtlAdA9yECHT92
/2mWzSIgpSA5XLjOpONaMQMvu8xeuHsFYuzr16YT3zoCPthL4tMqU1wmiqQqw00W9sfJ4R1JbqwD
/3k0u5deAp2wigVfkny9Re34XwiXoXn8uTpf8wE+htNgc+7WPOAuIneJwqss7ula6XP85n239QR1
CvykZcTE6GyJPZ/CQPOosJ79JfSB7jGajPhVbS+lpZtXyPZ6bSFEcsNUN8Mp9Gv0JtiOd1BhAQGm
QFZp1eIafngKxvna6BHI5f63hC7kEzMo3YX/e8OAAPys6ZNDLxZawacaZfMT+ijKd/wPKYndQkf4
Gbq1aZws8q4CFXH8W0xjiaKeK71JIMA6dsvyNdn/85M22n39QlKhJf4amLmB9Y4qgiDDYOWe49of
Ju6FQork773jsQfw1wplWBTfhTBPTs+k3/OcZDTtb9V/Bsco2KwDNXeghaJfb4nIIqYOtcDQE3yE
AE/PxCEbLLA17kLBMck1SI41gy8KAbpD5b3G73zoqRiL0sSYUV6Ji5ZNA8p+yftpiXbrusRaKBqr
UxLagUT5zXVHADCravaQmLmcBqV/G1sR4axPH/q3W7taMK9gjyeBtb30szd8YQpqWCW0Cfk5PfCC
1ERLTkBjRXJ+ph0zitzPTu6brkF2Wg35M6onvZnB+M22xWL3/h5qFiZu7/aln5V9ZOAyZCm4MZoP
UYPdjGVDPwNk6h8yS3LAUBUzO+2uTdpG6dItwwluNfzpcDPIx2Ze5gGtinsZu/n4UZIfCgKPhV50
FUlBIbzxud+xkg3zoMGg3pWLMDu+13UNwcIao34SMGy+JL8E0IkOl9HLqeIZtO+fo/npaUJqS7CQ
2btXkSuwxFP3/KbsTgdLVzPJO8VCqVzFoK05+VC6XRu8PRore3tHfpl1hoQtYqg9bkGgObY4uSyG
3lRqal75GX2M/7kZOdxGbBFuSrNKuFcazbD4EVryhdL95RWVj/ZQ+u2EZGWJgbGRyJs7jNCy6pOM
nX7lUiMyAS3l1yCIObBrEtBMWoN8qe2mTZpMBZgM6mg//LB39mNYNvxoZaWDgbFiK9uaCIGcFZrc
sY2t0qLLsp/B4fdwvY5kveum0zEMaTcbh2utbtVztwY4hcHIySwXf/1J749VkuxwJ5CQlhY2meVv
cUDEMrO0uOketmZFj/kY3IowQBUWj/UpLFx3hl/XYxHU5FZz+Z7EWCJPCIgYafrjuDcIc8snRjfl
+PB1vZRezil31nNpo3rjU9Li1vdfbjOw4faP0UrW+jHIXmw3Xy724Ib4tZf7xmC/bKThX+7nHHzM
b+PkU1V6j9QofyI6A074GiJtbZKu1VeKny9jdxsqbMCF51jvX0+tdUWGZ1AJ8BF5x9LORE2oNhcH
M0qEmV5712qURfgpQFTsFri19yQWIYikaN1ZWI4LXl8mMz4lZWDF+s/45dSKq+kcuCAMmpgvYHIS
8GpC9YEpWbHx9HNdm+f79WxKIMsgFgZc7TX5ZXocZVcf/NNist5WujlKPsl1RS7ReQ4RdXUBBulw
udtcQ2k3tAE3HFw0XjflISkwkWtPukAKXGxOJkJvvIK+8QpaYijqEcm9lndVzRnA/xkZi5MwuOhh
FxIaGY6QRFFPipCsirPhuAMu4x7y+vNWg3BNyfX3BURwL2m9yrNk8T7vkoJc+Lc4QJDYK2+6gEg9
OY3q6zzXuWzvRQsCqih+TKFJkQ6icrx8tYs95o2XFdyNrP80AcaZNgOpPnZx9RPfWAZKy8iY4tm5
soYGo74sAHaiMBZQdVFOHDCg4vOmxizkidhIi9BJiLtBs1AaZ+2sEj+2LzwPi76osfYD2icgiA0m
aZ6kMAJIib6Ez9hl+GBuOnhaKKLJoau2dNK5Yid5axd5yJk+uxEpg+fI1v4WSplDfI+6d8i5fLee
IizCI551SiOHGUdc1XzPwbIhbode7dQzz0V285FIXul+LOk1lPGUuQGhOfdnc9rOWsgur4PXF6tw
pNjXBBvy/GLc3WhCYw5KqadVL+r3q+UboSB2H9JuTAZ5zapkvFF06M7dCj+NJT+a44JeJm53GwR9
zrgyMmHYCA7tVjAbcvsf8I66HjJnq2mKMWN9VTL9iSUlrfEim42i3MZaP3tfvBhxdDr30X8JT5I6
yF6KHICdC5ne8JWrLqbQQW8RazzS1sCfNV9imvnH8ewhBpcMwGO5arzipgEp8wJCGO8bzXe2qAwE
KVpxFME/+ORTBqxCv+7VCvG9k9h0j4n8EEmUGRmUTFvB1nSF8wufrbzmdjQ/l02UoTBK0U+vwhgv
YAvNjPFSCH8XdrRcEQts58+bGYCIObpaLg3cEYR5FzXt9YmZXYPpdL1LI64JidSJPFsafYrcz8U/
SV3jZqMtQ4Y5SlUHWOjSTg+RBBlCpDJL0KpGOT+qtBHt+7UEb90zx3IIN0tmmuQTNNxTaql5c12m
cUa95OT+sjZusCqeO/tClt7VHPzJzN1SxBerpXWf1cT35NrVsr6v1Ax2nhz5zpxhn58nlhqoEzn7
XNASwVIfN71s8OZzYxeY9oHKfDYf7UV0uLNlp5Qtdc9obJWFSzx3nDYhayN1uuHUdbIUIv2gbH+v
tnt9vN2dbkZeVQYwWW6qrQg9CV1yh8pVqo+0KquX2yJ4zv85rbQka+A6XHqBGNVfYwtu2NvLtt85
LvrWmrP/3RXGYjhNjN9Ube//idc2r/YR966jT28MvBd8R7gO4Ibq9Syq6q6pGDqnW0BcSgglOmMe
CRlXgHACL9fGe7vq9zszJad20QCEyYx6nZIX3cOnjiAaOQDY4ELhx7schGJuU3Min/YE53xhZ0z7
IYUvr9cIVCP1oR9kD64/rwJgu7tQcGv7FXzj+j7XwGTERyz8rs4ENM157SkjPq4yXLPN8gT0c2mC
06GQ1FuOF/vZlXMQ8wxRv0HidJCJ4SodlSOKHgVlL+9sYb7+IXtdb3pYxJFcGnDTPmT642JeuXsl
eCx0BbefyY3C1qk+/dBot3KJfy2v755/eRvNxpr4/k1QRANkWzEzeEDyLjCiDLF4RTg1Rr0e9tuZ
Y9O3z8kRoOs0QKEi7igD3GeqpchkeKM8qDsdohty2hgwaDBrFnmChRvJ0wMINoI/ggZ7bxPPHQX2
czcC/AjiL04euS+PuHjOxjxgKhDSxeaZJ294TA1Bq7FDfKA/G0XGK3SMEbA7tDbWQ3NvuF/4sYk6
h2w1Wz7GeyOaZTItkr+i1cRu1mGtwrpe/5d9Q8aMWIj0eZEMomiE9pM7ewO4BQMhQYdbkPCPtein
bgx+du7ipOJOWEiZNMu8v0nvdFuWobfiNdvOYbGUs9W0WyfVennG1eEJdVfgy4gaATb9s5eMoujj
qVm7BpDYGzpdLeP8wHvuPEWUg96LZLW30GtuDc6fOE9nU/9CjoPkAdVfj5TOBMSYIGlCNjv8ouhw
xNRmimS9G264ZAYkpZiYfAavXglOcEbPcC9HD6Kz1NZz13wOV2Xalcz5IlFbacm3MrxUGQLojePq
CBrZ238YSl6In9gxaXKUHQNWe8fkbQqIIptkIkm8XM7JGArR58LDIm4BD9zOjVIglsd0EYeD81SJ
OMdTZulXNtUt9j59GIvy6EH5gIrvAK55tdGgFJ12I6KksfCNijHb9ryHDm9ZWbLAF8RK7yBv5/K7
LRu5YzDfR5bj8QMNe4pYMmmuHRQj4eXxmbQ9ILMOsg2SQrl2jAUej+vyZUHK+Rn7NmBGOLEFGMNO
d1CJ8WSblRXZ+7PTDMFv140oFVo64OGeJIdRaiosIJZ3HdJsmCa10eo120u/D7GbBqyPegb5H8Oc
ExJpTSlVDnB61F6dXGYJnENnKnWk+NunIr8XtpYnn7fZrlbT8q1uzlEjbJmdVhnl0x7YHDcBqMDE
rIi5/MhiH6xJ+DeR3NePzu7LtDVy8Kkefs+XoUWBl28AaWr8fLsD60dK+J1EcIiQ51iJDZXdKggn
JImLsPWxlLKMGShapyaxsEalB3FDeuVwYPWYH0Z4vTGSNPi9jwz3mZ0gdvcUGF5OG7K33n33Id0k
etjyE/U5tk7oPyjQsK+VniJpWIGjr1Dpr3l9kc0p1aZq/KpbLLd07b/kPaMfCAdLNs4A1PdQhHl4
gAEAOgpszsU7OBnW6IPi41p4KlhyBXhds8wq8rz02aGS0WQDtTFFunceaKMTh1RHEyPtc5iKnWRR
BMFBnPVJpnTrArelgTJd3PnKDIAUWJQHPTaT0oy4RacoWtZ26Z/c6kocL0yTuSQlwyK7Kn678AXv
ZHXJgfiiusrBg0m0lKYTkoc6OUzdAnQATmuY69p9ardHx8KYe5tl9L5bAQnFtx+tiKAcFcrwNbB0
7z+EExhTr3Op0oy2sBVY/etVn5EtdMHpLC+4OrtfWbUcX00njMOcLPoFmSYDqP3ctYNAfF6o4SG2
Fva9JlqRHJN7nvdo023+InFULqEFLR6U3+EICnqL/Qlpd8hq5w7KK8J4vkHRq297iIksAIp9TbeW
Pfy84dab4uzBqbyZBt0+5bHRnti82l4YWaS7oZ63j+084iqu2J8pGH68AxcIeWTvH/oQJKKb5jXz
QpmW6slIRv13ZPf9k2YilzelnnupMXZgTlH0KyFk0WzGxl8y2DUwxLmUZ5vetN0dPtCpfPS1RckB
c36YPU5mt2FfDJBjZOIORkrQPvvv3vjDPPK4bAt8tmWWfwrbzZ0Q/4vtLzJ5TRy+57za1jku0N3A
maEvoCBJIvspPfEI47BeMyMMDHg2amKWtgi8VQ/HBAl+fXAzPsEUil9ai8G9Qx5jUxBIQV+t2B32
ZW7qqFz+vjhQKLHnHmSmTgpywS3kcaWV4hXFWX/ls0+NBichlBuIE8veE13rW3DtTzVp3+blaZAf
+Mftm70/XMhMnGsLjL3INo4DnFgyZcqMZ5HHrIW0OksNvIu7tbZFF+gVKz3i9X8Fx1iDaPhEK48/
lGTFMNEnqIBsrdom4PTpdo99F0cXb6Oo2zQtWXjqbUlsjrjL6mjFp4cE52GbH/W3oXVkLTHLaw2x
YAvunjoV9DKCqycEbq1H9ZsdjrpGWPs8b5xvQj9nMivEUQlZchFsfWAj0+3IIhj/3dmH5cCv2lOJ
swO/PqbOUbtrgXDNJ+Vk3PVls1XX4vpVDUHi1Zha5iysAqj2eSh1HJhWW1uTf8BipAfOv2J6or85
hzny2GWrtWabP1t/qU2wEjVvtpvMSRDlOqhcHTBCydZrxx0yXC9i9DgWdQsIzysj65fXFfjEppQ2
3qid8sVIwHDLzIzq+VfHhEpp7EZ6FZOt/CGwupXEUEpCQBhHf+5zzQ2L6GLM8PEwkugEvmbteihc
Hu48eLZwvtEaqH4Twj8Of1M0qdE05rZkMOSD1tD9E2n0zLhq6RuHk8NrlfGVdZVxV1mHPEUj1gDr
cyj4z2KtuT3W/LZeCgA8YzDEU2LxdH2d9onE8rxJt3BAwZeFZnHE+PryT7bJ/AycGEYJO3xIz1LK
i/rCWofMZJASCwUbFpvAjoN2jLeG0hMbrxF9I5Lopiy3M00VoOUC44e84mAZwuzAJRP23eL9cxlt
rm/KCWc2+gudPVN+90sIbPhJCIlVnhDMEXUTfSoSJpAFNXnirGcAcjo3xihPPSywH0JG0GwLfrfK
6PowirtjUZi7MYBUr7+y7CTwsSTQjUyZm1Fc6bMn5SD8CMnN/5WpYHv9dJDsFBeQairaGPzeO/oL
3hotIiYk2Insu94bQIJnwmjwLHsxSSrKZrtef1aHK16wp3cU5uCZLUMwql6lKDnMCBTIqEON0oyz
Qfu+reU/SsvP0Ae6UzWz7WnwRG6HDLYH226xsnmWHS+lwCiyLsnhYJa5APb772MUPtvftMjyRoUj
25RlGxcRNdfsmFBFAHfpeHjpXdslOj5PI8xv2LeSEbA2u6H8sFPUGyiEuMrQQjfZE6xxXIcH7aNt
H6MKJtbOvW1vTZ3zQXFNtoN5cGT+qBF5iPFpUcaoYos8ggj8F9J6260EkucIwKVL6GYHB51YjlEw
cerMxdTnUlpkNGGpvkxk0DqDNuSYORD9tJC/w3Y1sZFcN8k3pJ2se8OpQ/DkusAqz1xBUJ4EykwF
z3/aEP6BPAMyhVt8XbyL75OHRWj0DUEWrkHPwekcfWssMyiURhgFwyBrnXp1yyenftr9jxj9H3US
Wlq1vDEHNAElKgSQf7YZZfgO5JCbzN7h4+7CfrRjgQ/pFNO1rBFd5MG5QhpJr0fnjy6THanXyIJt
hP4dhsDZfFFKr6FD7WMJ6HhhUTUFgdw5bSEtpnnU6CzqP7AFYuByRPH17znm2yLCs+nsdGIo8GBL
EEglhK6SZvZD8i3hC5qRJAqgep12krtz3VwAL9EVHbtvhGtog8Sfu2zvNLpLOw0DVrL51eMk368X
eHH6mIUF18Y0CKFT4DU4gfZzvPMshdbfPnhpiRjQBNxechz/SQpUK068EsJ0ry5E11QwlhG3nsqb
V8yjOHHt86N9mOyAnJKk3Ss0WWBFM9vz2s5IfDv6uVooI1jIAqxxU5IRhAv4wIxexpZDtvlKgOq6
rIZWJ2rBXnaYYO+hrv/euIq0+19orZo+LAFV5d9nnOSUSHfFoAWNGVYcKdhjBsL6IlOVq4K/aXm/
FmyQK6GP2I2qjoVZt4RSBqCZfIUfXXxaldas9JVvUWxNooHzPVKDCL6oM94R1l5gXxJtPekU2gJd
UhuNzwttAlrhvl+HI5qWp5sW+4ZiiLdEiJBBaCsKKFTTKAP/OqJcsuE2xvce8ZHNlGDzeqRa7RBt
NZ3r/FSpv1f8dYRKn06D4t3HXEHsqDHYmfh7hdDEiMg86hQ7BHVDbc6QDrdQ23SscqA/IRaUNrCT
xlIAcMnJ0B32n/5ghUlGTTLYwxwm6v5lbaO6NYqck+OvTiE1GzB/hv1gZyRNClYm/qH1rkzQZCyy
bHM3nTqOjd74q4i0MmTkSr51sWfsH+u2OWlCr5mFqPnKU+ikzvBddjpdkUB8bUI+8HasIM2bJB5Z
aaVOApnmMa5sO/N0Mr5VPYGD6QDUJjVnzLjV5c1m35aFIh1pedhbWaSGuWXRN4+PRC+E/zxBOngg
fmbnD7BZo8Foo8lD527yvk8btpfbcdJLsfDsNYvqomhWZThygj/q6usgNTEHFKsTRIs/OU0gksCu
9I8E9lW2gugECU6CECQh122Rc1qlNhSwK6CEAz5Y8GXYn26TWMST8zSS4SyENXjQ4pxNSA2LU/6p
hsRIb7pHZgoVapalAQ87iHN9dp3KA3JU3iew0eWt0WCU/GKv1zyF6iS4zjfJ8nrXKdDOW+lXf+Yu
vOYy5iqwp6mV3s63aJACnT3fi7ILl2cnjTIAC4yx0kEgzHEaxmlu5MNVA5OKyESWNZfbftgA9r2G
nzF5ytQXlskJLpT1rDTKRJl5dC/VLt+42Qj8vLGE1AqrfVmy1INNt+2APw6wYjEFp30/0Y13sCSz
rKCMuM+1OHMNj5venr+NQX+6REL2bp92eKJQvSdsutE7odVtq5/bo1E5qRA1/9K0Y1w2JYJdvS9I
Z8Kqf39ljwdHA09N2fFSQ8H2dR5Hh1XqNES7i2UKhjfv4hHZdQ6mD2M5B9BYHq8GZOHVosa01vfH
0Kw6t+jwNnMHShhs5DYWsMavZTSg/bcq35mhZEkwZ/DfMwJdehmXmT6dGyFjVoCigePqDrN9GG2W
uSuV1whF9OABJTm8ew7i4DI2pivvtsRGmK6nNbEDZcNh3FTtwZ8duxpRr8EHEUgq0BlQ6wFI3E1b
nryiU6MVvGz1E6KG+s38eDi8/t6L8uR/Tqu0LrzeMCPNYsKs415hUc9Yj1AmDxVBpI/uVy8KL+W4
zo6HGf+d+e+8f2MLg+ofQOmCJvZVbjWxLe1tBHGoqGPj6R9RLcociYxjIO9emLZ7X3TMS1XQvvcb
L5t29MmJQ+zpy03ITZjUcbelbtVIyZcc+qPc3c8nquhkRAOC4+xU7xo+Q7bVJanv0DwIlVT/oA0o
MsxIGwuoIjvA4xiwxw9OMS7dBC1S/whliMkTk9O9OpuF5YJrbWbVrQMDbvGFCHXpMD08ZyPtIOFt
Hy3Lx/tRTZHWjBCaOgNdtLBfuCFJmn/z5EL6v7WL3N5CtYB2/axtyXjjAIicqKOl0hgd7Pe1LQ1W
TFEe1H9XjFFGkY4uEF/g/N6BamGo6qz1b1hgJ6VJJ3T+fj3s7bJUGt6UhunFNJ8NtadeHpXfkqWM
tBZWlPn9lA/2bxHRccodQnlYE7AiZxeRLo2fHfHPoEHV2FsY6w6WTM0dXJGjRh5bpOY9lRV8S5ZK
+45WOrWg8NeZpbtMQURXLTByV4ozcGsmBMZF0r6M2CbOPNn6Zv3LrEqAdEGP8n7m+pLKIw5oQBZL
1eB5AfHmQ92Y6FDCzQVQyk46oNVzgLgTSPLD4A2e/3cqappm11zF+GOS4C4WWxhnXwDUd06qxPOD
Bz8CgUg6hfjcDDFVII5asTSgOXTMy7IDiZtIo2zZdCE+dB6qZ0UgtNbHOBxtclP+Bg8ljAOLlvUA
eWSS0mP7JVGdEvFqWU4uBxgT7MthIxi7d8fSniNmqLUpGETEbrI4d8LgKBZ5hVeZEUjPydpvCjrE
rH4N0V3anrz5NLXaNhdvIyURWSePqYl2onCJ0H0BoH8XE3z6pBiPAzLH9AyULgSoh65YAgI1nMsx
C2Ql4M2EN1dtdPfJJ6c329kFhPIKOnsAyBqeVHpqlN9hYsf8A3ENqIkVawh8QcWQx/nAgdcGAFGE
3y7kGpu0CMQEDMNZudYVRXw2AHF74Z5x/C88wchqcJBxBzJ7Wf3F4bmn9RmWPAA7U3KhqBfQwiVh
EyxtIFdm/K5elvgRKRc75RmA5NHvdK2sFlCK8GAoq9zBlTTb0Mvx+KHFryatUsWhuRv5wqAbCB9x
ZuhiWvlYNOwrYWAf+CR+jQQ0Y+iO9oGCgJcgiyi4IMKuhwjpzeFINZd9jcwecDwE01f9hB4KL+qa
xLQeJKyGNoLUbTQIGcv9+amgmlODCtXHImz+gFTu8OAxDytvZanAqihqIQwGjJRwtXMdYAECDJgP
ewumuwcBoTMwONSYUFqf1MhqIB7hWxSZCpMs2ftAVx1t2R/EEMYhasxtXNtKlS10YXdl9rKRu+fJ
clsTwcaTkL2sHpLvWs7I21bcEGLOHkItQ7iSXRY7WkSpMdtB9b11KMzMP6qc06Ar/YPnel1l4d0+
q4RpXb1/y+xqGPOGOZx2ybBbELLTg7eqmMfHPwl3FdsW7EumaZZMMQgHiN+7FBXO5r7giLV4DK1H
xaLMv6l6TOLAhjQAmeqNjbXJkTmW0uNhNn/Vc4N088D3Wzh2i0qu44J+2waBeWLLUoc8iL58k0kI
59mw5k1rSX3C6LhiWsme6vETZ9AsOl/V71LgQ4VYe78VVPGg9r/oz1pyg1AfB2rOUBZ7aqZsap/i
HI8G4Q8xqjvXB3HnnPvgsbDj11/w9oR1gpfqHFvTHNnwD5eU8ErS45cg0mZitfxeXeTIL4jaGx+q
X79hve/Ww1r5oN0NEC3RIp10XVXAMKxCEIh8j4z8PqVtuNB6Atuu6IsU83MiyDRHXUltBNqZFE+2
ssNmdFYBCMKFHAcupXc3lZVRpKSgF5ANjyYfInqxP8D0U3miKQGPxVJiTwg3dGPdoVkU7uAtGzAu
VLqJpg8W5/Goqd+CNiiX3a2C2tuj/GyEgZGeVTVbaWtym+Wu40Ph6nVJRFyzUeOsHaFqT39wILOP
5D7bdPG5LFePMOAVdr81fShdqGnG5kZVp4+jyChS8GxpBNkmwKyw2C/yc92D63q1Fhr3YuNG8+zE
RyQALl4bUZJ0wM2yW0AJmSWUgNWly2EwSZeqzCtnEYXcMIzreWVUS2xSXhSsVFIs5C8/OeNE4905
3ccXfh78Ii/XRbXXrRuG01K1MD7kOw3Zfkw/YAscknRy+A6DZ3HZUBTKB8xF91gXoxs5OYP12Dj2
E3la94bhLnZXoqs3Ga8Zd9Oj7BlJ3NIIXoFHd0uBquL2QN6JylkORCA2/SWsZW1+OIe9kK+9TlkE
NtTPgOnHfbOieZxHnI5Aols8nGeSKDq9EPshnVKofaTBHiXL6/yTNi2OQ5kvUDEA7sRHwzV28CHe
TjbiNRqbxxZCSMbSOrv0wBgaKpQrrkWLQY1IUcvnoUr5FqptV6HW+5e65T0jLyrjlxfX3sWIio2Q
oQAriKeElXrpRuxCFyYCz0Rx2phSixv/bvYjdlZYfRZyAtRYfJpzr7DWAMealYNxJR05Y1OJaI3l
jQzgJfeA7yiK6YWVH123yfwFvSrZeCFMWK6CeuuOSTWFuy9KiosKUldNVnOTZ+NUPqYF8RD962yq
GC4HERC07kEPWs9/4Mib1rlng2txEHOVqI69fES+OZ6J6+5xCULqqbnEiiy2z297YLfWj8um9YsA
xo9BMuR5XZCMhyxSa1OJUcht9gqcMB48BALC9qdmeL8UvjFnznhLaUm5dGfd95wasOCAdSxpsaQ6
jvIo15TQLs8A3oWTjCR3sor9H2rSO3Md3ZvWU6pDhnVUxofIyJzm++Hhe84QN3VomXUOPamCDhY9
3UgLSmojYCKDb0BJpb2SKilgMg7zZmgfLF6zGpgxMOBoh2v5+L2b8M2fjzVJbZGnt99YDC+pvxPu
VpQ0audvPJB9gaEOYWMuLIHGONIcG6nxrOdpzz9lJdmaUGeGRuMoMB4Pvoht5lOWmV1PSlndJz57
ftAsYmFIzAicgUf8JnuNJmNSDoNQZsAb2bdXQOqnndyE5P5co07l1Q1L9MfoPV1B+L4ODko70Dfx
ckn8GDYyNMKXnjD6wo8Q+vjddbU47SIysF4woynWgJcY/1pgQ4aG7O3w6l+q6Pq00XCUdEmAVGQo
zg70xSIgEU+dCCvOTD0Gkb5U4ye2doWhlpOsAqpoYz7FJhkKV7F3z8E8qgKI0upobwawpVA7VcEK
U8UE59jVHww5UrvQWIpEsrjo11YE+A01c42tN0Lk4KOIdrifatdP1BaxbMpoAAoHJ+R6yduHe1qA
KsXPDive2T3n8S0aBb/N+jxU2IfYZtjdfnlh/TGf3Gn2AF2rdS439nWMnz/kp+Mg6qWfJOeBGMLd
w73WW/Q/q5WYmQCAXSXlgXypmrYOd+jTyauqcpfSzSlNezrplSkdTRbJ1BrL7Cl3oHx4Rb25wzSE
UVh5vw3vxa1lCjv20Fq2AlrnuatBOkW0qGujhxKFct2AHtyfRtG9Tu7YnEloego9BAAnZ+LWJOnw
wJ54pUfMvcc1q6Ncwo3BNn9HZ+HE/AKInfYdDP2jcLBwT6Y8JRVDvbkHl+jZqG4vjqdoimuApwio
5ABut3uryQytj8K/FsmBWqCwhmYTf86IgWXeABQiIVnZ6zX8RsnIVKtqtERsZpxOf1DX93DamQly
dSyEE0xhBIa7hlbtGBwHxbdnrHs7BANR5+dAZPilFRX+eRVUgbicI9ajlPwpjLgA6iZkc/WisN3n
Bcuru2FVmkSzavQohgA8RBX7R8vaHOpbxeL+q5Bo6n2TUFz6vGdsUd5mRNFoWfMESxEp7Z0kpIyx
IraS7cJfJ2amqAFQ61RLWOPdtUB5yRHaAFopTYXld3E3H7htg4AmLFo/Ah8Kp+cma7jg2fH00NXb
+blMpbbUWT6QGT5oEvtZSW6/5zM/V1gx2Wkkarlvh9yVorxzsWIFuE4tnutvYzdxhOSZthf+ml3+
WgtQj3OXt1JBr8iT1cUvj8Qg6nEnx/0ujhx4/Lf1/fX9y5C3funqRSqWlGRgxn85g7WW5l3QxZd7
1h/mN18Jqo+1fIOLc4fWwRSYWCjvpz8SyN9VV7u1Skq7LYFqPFOIPHmI8tzPc7JkLxj5oroNdkdg
ScCJj/cTI6y9TT3vC7YOebyLX8ERdFJqlPK9VfiYxaT8QuJomS1PBdbLD9SWw+92d2oS2k5pfp2N
mNtHw+ikjbuaPaQAcHVhnbDrbJEPchxu1ki+9s5fFaZCzQbuNTCsqSqrFYro18EjaK+Zg0vQJGRE
6+gX4Z4nDhyemyNbtsVXj5nAa3SDem1VBleUORe7oiu105ssPJoSzpWWzRsEb9ZJSNLU6yQ5dHF1
tkDpoOiSfkTN68rQOQfLgFvRCoDXE5SYIynA+KZgKD5P2o+5sVsmnFiKs0B9FxeQliN0+328du2T
xiRaRUQ16pTWLWLWE0g0rfpWLp87069E5ob5NfizESBCFyh0ShYbTED7drT17OIoQcw7GBWSsN3Q
5uTqbF6p5Ddsprx/EchP1aqNkH16E1CSyM47LAwU9dst3zJ5f/IuPStisZU1BWe3ES5zxH8qzAY5
svQfKFMEH3AQcNgNFBU8TFGt9Eu1zQGZMO6E2fofGgYI+Tfy17GJWNVy6EK1mQVzs1uUXeU77bV4
Icy465MZGRVpQ55bL7xGQzbJo3RDyyKtIufjgHPBvQbECFwO2zIWbyiRy9QHEIwQFihDevCoKah3
ub2hzvcyorFcmJ0LZZfRWMNWEgppfCJLbbZBYGbJzOXnuT92MuW1787/q1BxoP174md3652gFySF
n2z6Qnx1wJaF1ZBkc4A+4TMurL6zt52hkwnnSe5nqn6Bh1O/kn6EJyqEZliX5pyOJygCiodZA/PF
DwdrPim7sdh13mnQq3x7BiFCgDr2caVa34Vy42waGWgqyZjov29ED5y9f+RD7FktfR3lp2QXGgIB
Y/DfRrlmqFaK8J/58Lviu4B+V5DmvnhB/M7R+7P775KzDWEqIuhpQc2sQgvwd4Z5bW35t0qOoS5j
ZXdiootGTU2vG5st0l3eAB8dg53R81JC+7K+6FcbD6gsdKt2Cf/toaeZFN5AvqLBNrEyHQRYdP57
Ds+9q+U72y9ZgWlRP4vgpOrY4VVK3At5gDkRcDoJHa8irGOloYxU+jAQ+oEi3wz+TeTV3XdTwaEs
6CuuQTwKaYDglPIl8fuaFaqE9yXlSAos+Af+09SNnFAhf86MDO7/pzvEktiejU52Q0rpUz8MAPWH
mv2Cd3JPEVRzFhV8jI4GCxg9l0daRhYN3OgWU/OrXXylPiRbUkGHxpDHTW64KZcWEdh7+Ftu2ZD8
FPlxJkBN68JC+y2HISt/pdQT84sTP2B8mg+MiHurO1ee/zIZ8+GrdUIDIvUp6lk02wsoFH3PkJX3
pBgGEkkxXDWXMlG4hhjkVY9vBdn1fRrUYNNt73rv0RzPYbwhwPz9mw5TE2Xt8dV3HaNziK5Zrk5+
QXfYCxDCq3hYb2sgq6LHLm8H7DKNagMc+gZZyUplZLuGXzVBs9T7m0zp25L9Fi/rqLo0B17Ms0jA
pZpWOpOQgGmh6UHgQjjyJRe0m3a+zMbkM2wDgyCcACMSezXyHI6uXtDT0dj4nPMSzqS99a2yNZVD
vvlPe/62YCBxvsSe5hifVeK86vsIkrEjuvgKgrCByzct3zW+khuyv2wJQxEY8o3E7XNiPzKamabC
d3OhIIouklS0zojXYRFCMI2nl+hqQtmOLc+c3jTG6Djr6Df9NUkx7FpSIIf5/PXZ4o+hnMXFhdc/
bnYXoNek2PyRQJMpnJY80CPj5cedWS2HxhZarI0m2Pb/Y7j3VyZcbhhPHCX6TZ3E+jD5s5QpWIpU
c1Ksu9zKQfGRawz8F5TeAbhIW2krOdCJrPAAxfwi7FNqTsn3PMszAcV23+QY9VYdQNPRxrkbTrV+
vDV3T7QkQJDzatCs6ZBWnVUXKqhs72PdGSewWQDF5dIIqZ1VpPj3yT8Aj/SJJm2BTPkr+AvSW/Pz
WklO8FukdGnprAJcljzV0tILHoPt1Ta5iF4ClYkIezzczHezth9J7iVLD8TdzyBcxbqRJu8m71xY
MQwRI9mmCqlDk8xogkpRGyjnSoSaKH7Q3lv2rQMB2Asl/RBLvIKZI0pQR20YdgvMHh7LJoVjoYWn
Rcy/+J+czcpENYGsbevujs/sF9I86jwDatkiI/179H5KddoEf8w5NIUxFohWK2rUP0dppjNvZj5C
hlL7pGmQOhmIta9GhASzGVnJmmqLGKElMgwyluXdMehG9cB+0xekxcwfyMWvNL1jDvMB0AfbCd6Y
A3GkDY73mbXCsKgfEoFgjvepUkFmtp5r+1FRX5mWjVHRhaXA8waUUYP99nhmDbzWKmqA5N9scnaa
gOVBsAxbxutjNj2s+KnoJpYKGAisigy2VpqimdXn/bCVVz24r61qtf32XhX9djg2gWLEK3tuYT3K
AS9SdFtqiSruHHiMQDuWK/87aDGIupsQFL+FKcESZCmUYutitJD/hYSJc3nYTqELYZjGTvQX8Cp9
GqAxzhFs9IrYjt6hnX/PecV+Hb8Cf24Gjhdb9KDkswn3jbHpRpr4ayLtq2KMLrqKmkguI1L/hK4p
CyzPQOU4jEwQYMXgPPt8U7t2KFv6FhJ55nhF778/iWyWfujTnMFCbZsbF0bC1s5l/fBxE8Yarqnt
z/nyP2LJbTXeskOBOkzZBTmaLdBqv2S1ilSpIzRos1EHnghTKVU0SumZra2rsTeDG9gIXWH5iYUx
t3gNZlEXwnGjwxoYCI5t9Fi9N+tImQ0kMHm7IYtnJHUhTfWux2yMT8xsvvVI8M2K23jBUsUwP0LA
XsI1zCK/s1/Ulz3rRaPpCJ1uYIXUxkILbE7/bFrkCsHnDGygOsjTgtfItT8N36yG/idESTGfiKPU
VyCMlmQo6u8gj1zD7+vmJ+GZxqgwAJf4F81vfcRbABy24EnXfFKBWynYGLgqmRv6yzghN7uQKT52
nMfTum9P4cgnlPWTrHrH58+Hs2dk9KNjTiqSgKN6nutGfFWKI1IHR21GfZvwGoa125x7UwCA6i1z
N+1zMPFFenHFFQfF1Q9v4VfIL84SG8YriimSh0q283sJPPqfc9djUcRg0Yi9SJc7LHxDByg3qvT6
9Qnrr7pmsUDxH10keCI4aE88tND5RJ2s5cJuDFmDi+nRfkZvyM61UemyxOt2u47+NrSjZ46fcCQK
Q4j4U3PFXOassQmS8SnHaNcvQRU5yxPuq1dJnLbevQrXecMsDJ0pDZ8HvQfHrze0/f9AwEUV/4uD
LFOt6hMSTAfv9gpn/RkSCQwZHbTE/S9+jLh/J0E7tHeUnL33eGZDmXjhCx4X1xizeaPZ2XFqU3Sj
MeTa4OTi1lDCIj80YP0LvkbRdLqKFagKqDpuMkCMu2t0VEZR7fv21irOhhEAwx+iFwIOMzxdXfch
0G2uB5I/tULUS/+lB451l9mCtk+DFv74rkbX05HV70AJLtrkuMErjVgCMdQwzkGCuDXH9Bxef6J1
VYmgdPghsB2Cx8ck3GSQxGfMnm+mrhDYgeTZpIOouX9EtevoMwu1SqA2BRXalX3Lh+0JP8Txj6Mq
7+U3jHM7ZWNi6ORiTsl+i9bqadrz8rb9/3/HcSrRIIu2MS3MyiF7FopBYYwS6LIaSjBQMnJvI8Du
lY5Ge463ibo7X49l6GMxTrLYYky8/kxJnsI+m+5Vmhzufg+GskEZoAV1kwdcjmEcJyEn+jQ2eOCQ
TbVld2cWw2OxaCO+GJV31O1BSY4X2Mm+wQE6hUlXALISuUmP2Y6lw1ErDmIhdPpF+ZRAYs8tD5G0
gdxqB8Wb5TzFji6mXgLd3CLCup8eUScxKJFp07oaLG34BcFSBr8MfZxUrCp1y59XquKt/OpXAq5S
L2Nlz9mZV6IjHTOUs4rF8BQRrOkWKU/t1iQi8Un22dovTzYlM3Wq80MVM2Rc0n3ldPBmoFlGqZn1
5ddCutRjRZ9UaNWHsA08/MZXck3ZZntclIwCU4m3BPB55hLSmh1FCyFcwqIdcw7itbemkUZE0w14
76x3mevij7VnpWPOCe0S6tTIsua22CaGp/zM4cEkhalCWWWMMpvx57v62kjS3YrPBrPtUCxuIGA1
mLM9BLJmC/1QLzmcgVmy3Yl77p2Y/1QbAv3Gz+PIZzPLCD3YDm7VCFnCSthYx3E3GXNe31fk3SBo
Wq+r5DMaKNXRAER2WBJYde0OzvgigC/bmocDplm2Y8i6mGjSujLPMPVgSt911hzlVHt3dTmRpICH
aQQi7GyoHFgOPGXGnkeCbNdumQPl0ROakJI/Oc9cOCSEY7k+XHCEQHEf2jCjIjOU5op/SQSjcnH8
JwiU6y5LaKqIlQC4Yp/bpPlOxY1ULiXM9u+CUkbbUqbjOCQsiMksOcCEzToCv+xwiZxnOJMfcP2E
RJEMBD+yRUlJH3g1LDBCUNUzYt3HT7XDHuOVfdVO4651ez+QCqGHxqTt0xwe6gLfqabdin8QT0tY
kg+TmODtAE9uaD1tptpyYa6UIkaOMjADIf7EhBjbYO9Llgbj/HcM3PSI11FTE67e5R3HXWyaD1O5
mYZiB5o9Zgq9/DkJzgLGwWRB+ga/H7C9H/UGuziRjz/04ChpV8CXOp5ei1Anp4eGPZRJx8OSgZ1v
j7DWu1Jrp0vp5vCE7ts61QC0S6iW/tHVmcfX7/BLL5MvYLvCxRqsI6vwV77D5xESNB2upgvDToaw
PPoiLCBqMwi4SbsqJfIm4acT/m5M0B6qAKx9E9O5LEx5KVwEELLMKZjt3t0R6mTq05DPC11yx+eu
//sBQ2vz2TwQrXGWjnrzIzbHdTgIgb43DobOZhaS6TkLUZAzgXm5u5HW/mVaOEn9jtvZEmKf0r8G
oJt89QlHMVbTHN9SIPkpzPT6GHhdB4MBnZE++kJVmA5a1PHNGL4LOPtN/b6WNnQeKX2IfjZzpikX
3Mqam8ZPCgILc2cOyok9RC3sbnf7cY9BU9WOp2rXt3Hhl+FHAkI5aTkGPdXalVYkqEwmOJZqKEYT
Y9cTwDiSp9JFWjcVfBsoYWFwY/Y9R95b1mV97qrgKfUtBapmQOSSPIWV1qeeRHjTktBZ4rsM6t+V
cDvcN5bbnsMjYfkfDwZ4k2b5bYlFxqzaVllX3OHdW7cS3nWTH4IcV+vXpX+Csa0SmW7FVwQA7BFk
Nblw4yJaM1abS1vIjldu62XwRza++9jg2q31arEcVqw9UbHhsIhnueSiMAazDZF1Bx5m+Lzde1XH
SPYp5223IzZHQ+C9SJyIUMszx+z6PIwVP689vhjllkXh4lDPLJ4pl6WD0t1HeAFKPC/7ZKya44ns
+aNo2ck3xq7hLj503fM/bxSIpa5EFbtvWF+Tz8shpb3VOme+YCsJjmw7ZbtPQXM9FnJ0/l0hKXe4
hgWtQANNqdugJ5XQM7S/MUuRDe0utEwoDRtXSovz9uPKOxoBfjLjSHm/3iOIQcYDHpB4C0u9M35R
CEV/FtpghLC4f1elWDS6orcXb8SudGpaedmQuZt15brc81zHf5SidE255ZfgR8P2+h6nrDnhJ9nH
D+mqXmGVxH7xaFvUiyGvcMqjmnlK6vl+OXeeSJxsjesCiaFxjcPt+IE0uEGIS6m0UpULOkHUAlhs
00Q6Q2qP6/zaGuNILJsvFJoM7U1FXpObb/6jJwle3LDVyFpzon0l3Cij99YcSXTDUvKNnIaRx4iA
yUC25fNd5fE1N6eupVYFWa2fMjaVAiNy8MBlac69PAKY0nOhtpJUMGia+rwwSXfqKyVbp6Q+r+2+
XnXNfSkqGOkynZjP4WjjR+9TgRquXxRwHV5/swNHksFXZ8inJi6+7v7Q0oJeOKrElBWotvNhKtqv
3KSOTDI9kBon0FK9SXwXxPBhiPZvUnDl+HC2r79sCjRzxWAKyoHbBq1+HDpqqy3H1NXUyGpIzcjq
iIzpASIWIHnAZqrI6Gow1eW0OQH2uG4XqX7BElYGtmOvoKvlJhUAI1Hymw+lZOW6UWe1CIiqUhEk
0iooYKTME3htJD/bkbxJJIJ+XPsrtzicd9aRrkbvqER8lWHtD/MSYH0CpYNAWwmwMmOlZTJ6aaqM
7QFPfYVe36goOWVoj96p1rZXR3/Ugh5KnQW1+AMlPD6ba4MGFI4+/LCduUIEb7r7Ow7eAuFos8Zt
PIqLCQuzoMNlZ9/xmlnCVMeDniI4DulSnSY9maqFPWOWb7ZhRvQ3H+W3yEybD9cBTp2lFhGWeA8l
lii0XTQKpG+02vuomU1zsTCXMVMfk9hmXM/1KVLFhk1Or29ZiF4nBaAROBFKKu3/MbDgQDHPFKMu
7uUtoZRogvY2jKaubC2W7lk9dYXuamH09i+bHv6TICqwc9iMOou/TCC3GAXhil2cEqLwUkbcquD2
AVqmjXP+VjOgV4ewovefmm2+NhgpZamx1KQ4qACGiClq8CMwkkj3bjBz96DRqsMxJgZBUU83pQNj
aES4U0NySkk1H1kd998/RQj0OqA//mEET4Z+kCoAUo/FAIdvU4yBQfYnM7UIQT0msPtznP4Q2nAd
38RCNhs4vY7XGZz4qrWuo6kF2tfd0FF7eIERWLX99VpPoOk43byS9FasHzUr9Utf+99arrH3Di67
HwejVoMUbp/ohKTsPX4v9p3VHylOSXkImQ7E38l7II2aT5XkyFyImi0tM6M7m8RxxbSykFkr7Dfc
H7MdOJNB+XAQGyTw9XQZxRwuFpGnETScuFutGgL2Ujtdx6Og+suWI0M6ehnPvzp0HE/k4Pd1WpAi
7pPeoOS+DzXtmwYQai7cJwwtIOL3wd9Kk3t1xqWyY8Cf6WBIMZ7/jdb1JCb/zFhzG9K4W5yzL/sW
mQLZBPni1Grsc0VQBcRaieS4iP/xiISulaZn1FNPi1ar7xHqYrcfQQtx7QnLb9H69yov8ifJ1f6w
jT1Nf8BNaxqL7N0MfKAgSO7VaStFhsug4GGZ9zb/AK3mE9vpijJOxv1gHqVKy38CwmR4fayTp2BD
326XKfuRx/5h2H7FGWpJaUPE3L5UmRfg8rGZnRu0/Tbj6RTcjwwpMlWAchwziUc80XxDhELLAoSw
LykuSCSwtE4FmPI8E7XYx3HRN5DUWskhiY7/38Poj6nr9W8yjjiN7bAmcalAU4AZ6z8djhSx+I+b
HSCv+lP47Xt59vHpnzO57MJM/8biI5kaDRya6dkJ11BXdqqFSluqYIZNs7e1XM97hKmCY6VsyMwg
dccF3+oBfQqYi7UHHk/yjhrnDwctYsYy8fYcqr3HY66YrM4us7kZXS4DBz+drQANKtKLSvaBu2pr
1Mq/ddmQWttfLH3sm4vPoy7WFO3UU3WijmEeLIhpzeh3FEr5ervwQ5VmFxlHiQfN7iCLZyMDvM9H
3vbq5o/nQnnewnF3H6xYNWoyi1bYyIV1WiJwxCwTCeeZzJnlUMIDp6KTk2RUffJxQRMhzoBsbcca
bxtjooJD4h7VznrBgx6el20a8NkW4ip6gK9LcplUfEW2hIp4olpmxB9SqshSkAJh62oO5N3ChF3v
ImiERgji32Nl42XvsQDiuU3QhcOERvHeNcmhzIVz4EGYhtyESJ4izmuKKOqHBNhuITtCxRtuYt/2
UoaFFrfQ4eVPj6tJ0NuN1aQ5Pr8PDgmL69RYOKecXC+w8hXTl+Emb+BcVAyXtLR+5oXUjPpd69Pz
k18sfJHl709zxn107HRGK9HoFIJRB1gJFbWw+4NR4uRShjyxo7snuRwhZfDCoDdeGZfRCNJEWK3o
hR6DGyOdkCNYOiPSzSGxwkDkhK/vlIPL33BjmtYVEYyHNVMNA7OgU5PhRQp+zmKhxh2C9E0QzwcQ
pKywaaIF0HdToJ/WyXNbZb9ZJbDBlpZdq1eCxkiRYs6UC2OXy7CxW2NdVLUpLtYxGcy0u6Xi04hA
n+JhnplRoZXypDQmQpheiNZnt66/v81OYHiiJX2oDhFz5kdg9uRyY93MwXo4cgb41ooNJXT2jhZx
bAcnK+Nil+R5x/NiaWlr2zoYB1cBVWGQ/ITnwpWMIJiBvXZrf3SzBJguiPk8tFy8vhDZKcEUsmIl
EAcytK+B8jZpRReVjK+EKplwd+DACeJo5Aafjt/AJBPoEnQ0yfad/lArq9avPeO9O9b6tvUDyoE2
PRFzKQgrQ1V2p/8dayi0zJ3oUL6k9RwIu10kKhB7NGdF/WPMS71bOR3sHDGUX8Ks4XN2tq0xbCSE
IRDfUgvQzCeQMAKYD08bGAiEUBf9XR0RX5jDDGM0Mm/D/pMK9Egbell3Bg6zs5fSkm7Ut4Ky+Q2r
tWohlTNyNHyEdqfc+RA1g20ODOwJKkFStmjbIiTGaK4w/CefelGMW8fRwPIWd+Pnnf1kazF8nnYa
8CJey5pVYd0pqq2p5Lh1ufuY2gfbQvjeb5ztStHT1mS6jP+/xO1LFRka6QlgcvQFsn4Ildn4ono0
Z9WFFVVo969P3y3GXYUS2VpBMrCWJUXu/hlYn2PX0NtJlvN73KfVZoKn7GC3tRbFbkC1lRJXhMhV
6hzOQWIrOvB+/SELCOxgSy+fyDmaldyRsfgru0e45Rz35eOvPkafvVMRxOL+JZNr6oSSyAkNkVMC
tdr8J3yMnvwsozI2JHwa9548IKOGwAtD+KqDOQCjPdXNXZa/fXdn4CcN95vqDt3VVjHRKvdqGWI8
F79R3u1v+1pJ6DT7y90uTzytBpijfKuVoF6XiuNgFUv+o/AAb+iBsBRtBxmpjz3a0VmAoUByAxUk
onldYIqCTzLAYWuEqsRlZfH7EO8ebMYjKO3QtiJRLb+K6EUF9LSFtXgO/XMjkYYOu1th5GoNGbay
cKx8xPaY91huUQhvAiyCe8ZVtP+nJPI62URZs5SrVrHInfJU2kt58WZ5Ndvm69bGcJm1irbjM9iZ
NqeK8XOMBO9EuYOzx7TOtR4K1WHW2bAzAFAspIR9yYhyPNkcWotF2/PYB0Cpd61E9bX3Vqc4fnHe
/n20boXD7AgVmrEQb4G59gY35VcLif/WktJx1WZO/j+HCve2y8VS8jKIeppUAIzvWtUa5L69GhnF
pEp+MhhsJDpr7kk3bZ8Kc+3MZBuVc+XM2ySM/PQMLvs8T9IBLGPZ/SlJQcUeBusCGXmer9S5lIJM
3TCP+3Zr7+mGOj7O9EC2K6mWdbU4eLT7mKKADB5m3FMlDxPT4bSCdjhY8WW/iXswrGARniE1J5Bb
l4F5gaCbeqCfs/sxv5LGSappTGlJ9dIydOQMtBmlC73B0JPEgEFsM4BakSzkoxwhNUeh4KsSpmVF
LuIX8QgJfPgOWG8WeOI+RQdfo/uKhOgTEz4G79WxS8MSqJCKMLmCLwkMBdJ5WCvrSH9hAn/GvD9q
H/Qnw70UFsFzqSzlbZ/qQZypywj7O1RHPq+ZWFoPhCRK3aNvgpl9CUNJAASov/04c3pq8UVTrnW7
p4TmP+nViqoSjelN/Kq0D8ts1rc43uWZ+9CkxgxIyMu1z5nZoz6VVmHKfC/60wi6jHvPXfLII267
Kybm6yJWlyw67MQyJLkdRCsQUvvS7ChK1lKS6jWuOTEgf/pMHnCiQHDM7fQYA1H8f2wCIIfi1GQs
HHecoham9iq+i7qGDqA0sQAN/8vwFwW3P3pB2CB4tsRqJf/vS8UeN0E9eQViD6ep309jilIOJfST
ulk35MMV/fWZyFjs5wEUiiR/D6naLA2o6A4JN5pjYB+2gNFMXkTSb1/hjQy2B/hY3YTJdG4BmFp/
D59bKigRsYORUPs9aZ+aYkYtqxYdIccxTZWomv/htJV9hHguvbakt1YX0tNDz4xKmV73du+EkZkh
Cr7Ai7XXT7aDS/cOTRZaGAIGklpJfWrjzCLbzbEDf5NVshOItmnU7hYrU+1WI3UR8AmbklKUOhvb
hTRA6Zq8DFKNPeRlAK8F5cJpyDtAv5+wFgGSn4gB9Ab3609u5AVjY5cksRVrteHMoj4RERnVpKqI
7gsnBM9Qt/RWgfnA9vzqVmcr17miRxyeBkZIz0ZTMytWECRINal3+gf0UPU+P5JouGCRqXKK/+fJ
3eGzCDW3A1eIUDadsMCYZhsh2JSho2qJW4jLzR0OwopLpQKp8Mj7bFdb7FuD8PKiAtYzq4cjDoai
sv7mK2vg02V7x+YgLVQevTt45VMVLt5K/q27FgRgMJU3Y+fbWeKkTqm4d4aZHa7XmuLzhVqYnSM+
5/EJslZhVSUadpMtzA1aOExMdFn0sc01iBOAYY16S5GChV8vr1dyXZxRvdtawOSxU4wPK96cZvQp
cWCz0dwpWkZyJqGlgt8yQoTe0aL5k3YTiQKF75Xx88A2jFXF223ZeS5YXCHfe0hEAGmv33BFW1rX
ALKon/Y+sKrWnhi54DwEtroovs+qQYr2WfbCYn+wpxqf7mgwVg3H+ug8vEOJ2sjByXVGRdrNvnj2
EpqxiW0F90GkGRRa9wiS6fLEsPk202ovIJRf3EyN9Z6+tayqRHiHE0dpdb7z8HLndDq4DjTSnLot
07al9zYZN1QD9RyITMovfBKmRW6Q+XxqBleInkUGeDlbfNM+inZZ+Um3JPPCTlrpSZHDmHj+GVrB
0/UQTxGgEOEV3varHTxMe2bT7VqUmeo2lCBLV9Ba2UtaMjWY06tputnZEPdUt0C1sK9WNapUc426
xk5qV7NtGD/EQ7osCckBTZdH/fsTm0+g31aYHcBtY9esNEAUrBXEgt4vQTGRhC7li/QQ0m5ktSJJ
Koj1qVOBDGN03nXNZ4Z/Cq9aEB/9yRcL4Tg7F9ei04e20/mreAiywxUZaqDIqzwb8Wagrp0Www1h
rCGjL1Zl8R3NqvaeAn1rjhTzQg6MAUGPXjZPDS39K0q3PE/hck8P/2FybhiLg/b3KGbDvW2iFmdf
h59ENHtJ/6E1yvcdqG6PYkWWYUy77iy+xwo1N4AW41zTorQEoG9gmuOC2/LcMlgAet+bD5PZYGrt
FN8cQeX6kqX2741CxhMRTOW/GOvVplrVCYRhpD4p5lup84SQQX7KF/uwQFW80oIu7e1Wxw4wR9kK
SYgtoFBUqfpPS6r+ryWyxlgMKAB0FsHBOJT6i+LT80uZ33yD7Mw1KhSEmzZD1pIkkWQhWBiwRPmQ
P8rUrgPWRGgQ5bylNc2UXSknruCeSZAp9HBhmfm+ixlyTcNXuxoTv3RldM80HvyOkfALKd/8TBZV
DBAakztTo2joLi6wTjx0ea8ZfadDABP2EDN6TmuKlGRaDmrHxdbHg++Z7xupO4WFoybBy6H1ZMX4
NqzqqXv3mctVo1MF6vr/3ABQAKdHrbfodjydlwwbuhfUeCcjonNFLKjr2b7j/UNkpTVqZs1GRUJT
yAtChElHn9lQvTwuqqI6uBTTFTZ9MNFLbG4zKAkt5ReYaRYPcWZlcyDXz+c3MK+RpU4eueWbO8u8
ol9vtqeHposZ0Cc/Gg/hULTAMV9lcr1gDT9qqGLv8xfRDwGVPkg0ssdZVcQfpYzLmZH+XGheW6c+
i6ugzU+Fn/2uShb37Ir8TfT8yWlTDAURsyF9SBRedEcLYq1qZCQ3HlTZpdcoeMLhnUxW7UAqiFbd
D9meUA0EKX64iidtpaWs5uYWJR5qeGYJidk3OKBTQq3dxObGUkhQ6LHKatGpkJ2C2ujC5loNRetl
O08wQ2a+nv/drt1H44DxGOm3GUAivIAym6bnp7p4bSTjK6uy86p0NQmE2Si1Fa6D/RQqeT8RAH1R
9lBI3ecmaAMNntOZvrhIrxDNtXBt/ljPcN5fu1gW4Fb5r7ql9M6B/Cb+rzjgAZEgZWVJ2+R72OF1
iJI1pqANkPn0Bzz9SNcfPMd0K1zNxXhYpEIXn+LWtpzZEKJKUnqEEjAA8dFyx6H8fBYklRymUOSI
9gdAeKmkfzW7MHiays0Xiq+PYdGaDCP+51TyTiKNGEF216VyK9RXXBccjb9iQk75KmQeH3Sy+p0Z
aT92EdwiTpxFhzeAe11L6wMj7Pi+/gI7uY69iGtSzdyEbdh9havwZ1wTJypjqDP9UKpVuiYBmOys
VHt4ZFDsyys5ZFz1X2rIzfauimw8XP2e0bRbB8swBK2oZ1UwEd8TjUK8PeC1ZXAmhq6igc2929zP
DJ/xENYgM/XkNWyl812CCL5+kUK8LFvNvMIJ2f7tdJDlz/cyLSpSDqIR0TmZ2GAZcb5CimFGOefF
nTWFfV4NixmLBvZstgu0CBY9qf6OAN37vX8tcYOnBGpT04Rq08QYBVv63G5syGKvE3rSUcN6ZloI
HeRv1LnuT6Ezmgh0q5uOjwlDHLzp5ADuc5n8UAB8yEbeS6zJSB3qgTAnshEPGDHyMCNnDTowozjH
qO4E9Yir32OnxT6qFKBR6vOivQ96Fl7jtGZ2XR+9x8wh9Z/syj+xaVFy0vXv9xgHkfl/kDxtDUdg
dq7/+GIyGzdxbrPNYu8mhsDr6SJGOEks71vvvHdwlzcIRhLUShWC5L4eQsyQx4Ya5RL3FMJUJagA
Givwt0VLD25BEKg52p+fjhhoiPy7MZ9B+mGjEUJW60j1scYcwmUTF15lpoPmSN/iwf9kr4PItUHQ
51HW7kuctuV+RiqpCDI0vZ4bSgKukcmKIUmfwBa4XX+9HjJQlQ5qDNDDSxd64zZy3LJpDuLHecEr
pUtGrW2BPwwtMxKJoPdOLF+PQHdzUAnhR0AVUerYTDC5FOLyTLBT8FcO1KmU1LCvvQMxr3rN7WWz
F0U+S0ESbQQE8E35kFfWeoFYMFyJ3SmZ4UfA8dXzgaE6/OYUCfU0OWMHPKRHDKaPpPxayPYNC5xP
j3GOjqtZMgfzIjyDiI6QOZIHYGXHCjnOmTPNIKmcO2b6itr44gvdjjn7K7bm43sVwrfji9zX0xvT
0XWmtXUfEd62ngOhtH0Uy/yoqPAoGut/E99zbApH6ao04ppqDTkeq2j9Dgkd2DimVRoK9p+fMDR4
7czy8PYr1+0PQwcjQ3VWRZtyzw88NaG1W83Mv6QyTdgX/7EYKd545O0JUu2UOIHubs/+GqZ43f/6
ZFp/WXuVXfJAjSYLViKIqGJi4DTMy6gx3jdgXiwg2TvSstvMdeslMzOgXsv80Z9MIq1ndDxHYmYW
9yJXGWKC58zZWU7ff/AM+GvbphwgCbq8myotkcbcvhxob5ZDzid0Gb0y2rDuVzb6DLxAt6myXpvP
VCFEeIAZ7f713gVaSHTKq5qxCekdyD3xrrIkWP0ARUUlTqlBt0EdSDsUQ9FABxi0I7PZN7WWTwc5
hWmJhKqN2U2tL5fizz/fv5oAiKEBVY+QHeO+owbJwEAHJEJeo7nZV/87v9hpxPm1+wRg/069Dyu5
tHP9UBO7EXY4g9bNeLwjC3DRoGNOaeIbuwVLYxjVN6UlWAm7cDF84QCFArVrBhMWXsdOe7dQPt9S
7YNwUoebFD5mbLX0/hb0Qp0PgXyKAk+mknF68lGr6I9byiQAR7U6o0VLbOiHRfTWFt9ZrYZ/6fQL
Vsr9jDO2tDigl7NYwR8/JBmxR/MeXZrCaPkyQ/a0nB5xOgpFK6holGzjEVmMUzl15eLpP1xBH+QQ
IUa+e0fdxC2htbX3KhW5hl5iUCjDs9SR5vKpwIBwjJ/q7JrzXJR1qEG3TrGmejz5AE/RrtvOHZtK
l/JTLCMnInQMB0V0hoDd47RZIvCGwuy4qYbp3twKtjL/UEun4XLYy3LpdHThiNUkKwYxWIIggvmW
1fTbZDR6rNl6gMw8/C84JZXjjQe9mK8lgQC7cCsgmDKLYbi8STqS4nkpPX65eqay3FP6ys66rQCG
qOfdoROlSkzHLRM5IUaQ7lZna2csX9KCjJWD22A8LM9aQ67rB59VzTwg1h8P4xM603EEAcSJkTDx
3SZwULgu/sV799UNAE4We6quEIi9Ppim+aNtUw99Le7Wq6Lml4nIVLGe1ajTdjKOkZDFtVgbbx74
2igY4pRXYjMW/JtOLrY872C/0YmvKQyG6n8uZosreHWAPR5BpBJo6YuOpCmf9sIvwNlirtDIJMpM
xJH0J+FdGUab0Jzy6Pw5F6noJ8BMItkh4BH3IzNkJ7khK6NH7ug5OFiYiVYRu7FOYgXGn9v7DI4L
+5hKLp4cob7lg6it216bbkiWjRuh4i4zR95FeorlxZUOT21GcGIq6D6Xvs2Ne+I5b4/UZFYJ5fdr
GVM5L/S4pfOfnmM12EOBQFlSWnrWEXzkygKhb+Fa5lwYyTgWdMC6tkcoaQ8nxuo/jtBVL+7q3UR6
PYfDXXkftF8A22C6gWG14P4YifQvBxlAG2IkS1cFmC89QVINUsYfaRDYjll/9DMfexRQ+Pth0irx
tZtWarktLAvi/oQQOUMQbqxw6F0WvNy0JjgyAksdsSkSe1/0GQP7nEZ/IOYBVnb9v+0rIBTynEp3
/Yp/NMcRh2sHCbUei/cKBusRrK2d4LC20xgIE5k2wgScMIuQ/LbGtpOaO3dHsaF0q7IPkVVciDhH
BZi9AMVDCH4OkDbd7+R/QeNiGVhQF4T/WHvMCntkN0ufXPy0UupBbtS8r82WByjcz5BaZzNFfg5n
6NQuDHPsuVclrwa3M/GiFx9xI+Bh6x7zwprgh6iuso2FRImQjhQnA+/qT7GIe006XW2ekM7sjAFC
/PnbaSOsvnD2yhecM3GoJwhxChMQ10j5sX+j1ruOPmxeH/oVQyTgpTI/OkWoLo76Gx6N70yDqoht
2l49bFVeBNpb9lH0vLurlWgS7ZDCwSMIjYBGEKl8ZZTBCLED2YvlIdiNwA2Q8gvMHxy77hvY0gEk
Vg17oFFzv4Al7q/mBdHikJMcFiFvfNrjrW0k6GYV7lpQ8wa7dGDnY3sxp2V2iUHsD8fJtWZA+Tga
k5KzIacrUAQaWS+gCRe+uTQuDSdrDDALU8TS6r8W19bug4erg9KCSvT1l1yvTTgSOBmDa0D5FWlu
9bsxBnwu45EJ+Wz8boSr5/EDj7dV/sT4TFN9I4MAZP82pkZoZRHwMmaYZH4iEcf4wAhFU5KIiJiR
UIX9u+5+XBPDLrTX64V0xLF03386lKUW1CLRRSDyGmLBapSN5pZLoL7Hck/1SuctVaS7ssIAl5vZ
Eg6nWVWW7FWDGh9XLktfEwL42+/e/MqqEh1XzFo0hcrLKsvJrFa49PZJXrfOPYFELTzmgherD2JU
xWqrY1Qb9gejMyX6fJBgRQao92gcT38nK43edyIBg5ZZPwMNK6HmCnASVH9Ura/wx8t0dprnvNBo
g1fxx+s6d/4w/mY7rqAZ8xBD0+cK3Dec4Drp3wzgJe9W21DSlAt4it/+mxpp6snn9Q9jwu1gSbj6
km8bhpuggwc1rWPS0gPPK67HWg5Non8Dw1L8mkYSkGwF6+xYbPhOlzPryn39q1sLWIFaQ9VEgtC+
ZJDTO9uA6s6CHLAsu9HeJ7Jeo3wu2DCUhW9XpqLnfVKkeI9Zjo7WNPI4RxchtOAe64wh9jHDKihi
zt+GBB1fYKpjtg8IMCLfnCfo3kDUzDHFhvhJJplgl565ipdaFf7+pb0FUnuXUCHVZYAdGmfN0jx6
efy4/BgXZ72MAA3aiwi+0TIi8RhR8b2MhpglpXWV8jlvAsMmDbKLPoP6BmdXNG5WQHTnAOdV3Rpd
Wpoovdl42xASzs5bDIawLrO81gZ6uwuyJwv92r28BR6QUAntMijfkMTuBaxtF1NjcjSW3i7YxOEp
hHmFYmMEbs0ljuADkNgmqtlGJfdl4rvdMhy/cunhXmQ0hZpilFMNwP6BYELG05+1LJVZgyhVopW3
dyoEDoKq8JZ6PCqeUV6UHDEJYjQ01h0CL7ehBY6YDO+Ktp8jqYCcac98/Dh+q6VHy9loTM6I0BYy
rXbM+ppXlgO7o4CX+bwNnUPM4fmJLi3uquYqwR2XSx6cALTwMngN6+kDMFnIjLiKwvJDTo9/F9SC
jlVlLbKm/FG1AkHhhJuMHcpMoNHuaXewv78yRyAdiXyRyL5Na7Bj9FX60T+Pom1u6q9oosIJe+2j
7qkN/TN/AxW1icTRwEe1m3/GxAjhwB6akRpzlR4PY94VU8npVFeS/usjTeRBtRFMYyXc2Jp5RpTQ
R51WnHyqbacRZ4i2wy0QS/jwwm4L4G1I9eEEmFdYWwOY5MRHx6wIQ0ZXMcQsSe5u3v+KV99U8dDj
6fc3MO1RtfhIJZPyRVHc44K/F7WNnBH+uVCm6B+lKPUlZ+Dha42se8TDjwtdaNgdsik0OcZW18cz
s6o4N6IafZ4TRQ2hdoo3Wzq++BXckdUyCoQZmyzhpipUl0W44u8ccryp5wBZGdgxIxtiKgGHR1cL
GU2GVc7Ge8dVBosQom/LCDlmQr0iOvvYHitENOXoxohA4DWHrTag5VW8ecPCcDBb3l0GgCvFPbY+
11IwkHetdC0BQnEN8ctIKqGW+gbpJPcQElIzp1YKYx8XrAKpIaqpcg/q1Qd4RYkH58XFSKQrho6b
EonP3WOAJS6ixijn6umAnBrnV/+SA1dma2RyRxL8LW9orFeCQTI6i7qfTJGDf+YcWfWeHZnAGvyX
vMdnN3wyS5lru8I/6PA7XQjUglkRGX/DujvuKBr9EG/uo8mwJzsl77PhrNo1ANn1cLM10lM+ufB5
8HyNoWI/fwBv8V7wZW+E1jm2Aa3oYTqrrimZkgEpmA3uZrybSWTk8tvpRf6hPZALPMzaBLYm/Tax
i6CzGhPHXz8lanx6mAGmkf/utW0qjqbh/QO1Pzrtx6crcwxSm3lQmPMmQNM8uSLZL4i0S7UWI/Nn
dITLo84cvh1iwJTWmBrfQ7v5FCWrOIya6fUz5cXhP7b9dypBfWtDnKkHTSV2p5LI+q9EOtTamdmk
ERT0Gv8MYsVkL+fT3+e7tk1OkxQ46nT24x8oUD6d0IjJznuuXlZ9f1H9+zgM0l4PYYBu9fQYceZU
7hCbqVJ/3INzudt84//QDYgFpw5s3jK7+aecwkK7an0uPLrvPCXHrtfxFEoPFV9dkyk7REx5sc+z
FE8pX5XOKGj1bXIc9o7nIG+8LIRzwb/+zOyGb+GQzRrKMWxpNICPRJvXDOKnePe3s/CRJCLJWraN
56gNDfd6fzf3PiosSWtFZ5WHhfMWUN2e81HvWgPm7fCba0lpbXgzL1bGab34xEl1/veL0zWGuZ1l
maPjm6eLOsFRacsTePDlVJ3f/Ik2vr4FaZq5oznH+UdlrXyYp6qITe26lDyWDsx1QDlDSzXvLAZf
V/5FmnDxaBQsKguGQ50D+KWvDCI52Y3xvBcSPUVRuaiMfj29OZ0/JIG867x7NmAiyQoUHbiMLyXp
8knM13CcR5pmHztnIWme9M1vw4YT/hXKwNnfzAnUt+1CR8VAwjgMzbaX2yfnvdRxWT0iEoWoVS9k
Cq99XfHApWXQu9hPuQnlLp8qjR8g3VAJoEskcQ1O6lT+kGte9pIpUZdBiEkEIbFJE1p2ykItVY6k
1FESDrjhXWiLtsxQlFC57aLF+7319I9UHQMZxkr5j5StPLOiJIosaJIDBjIe4fDgFCbYTNHoj3xQ
RrWAXolQfzR97xX+KQMgJmQ7X82/eseHuEw9wdD+fi1vaUAbVf4vD2KVFCiboFEMRqIGIOcauXCC
a5Rl9+uR02rv6B2Ob4Ml+OJnfP534QEKLM3cIsNPX1Cn1WFHn9JpEE894FIbGmh8BfBPyU4+EWLX
nCoCot8KePnwIV+hsUowbI46tDXQZBNzk8IrwxQm0Jd0Th0u906p94Z9aYOG3IJ7ci/u5AaOWqtA
KCYDdw5UIlV3Wsj87zrfZ/Mn3g0J42GEb9Xwv9NCwhO4b1rkWOsDGEP0ooBtaD4C8VfCCuYFh+nv
LEHUIFM6qp4JMfNnAdwpz4OYP1/NGXqnyxPy5szIwn6Zn2ipSrWC9r2dWy1wwQdqKxagO2Xm8K3O
DpQg5xTxAnBzTR9+oBi1rTReTVfyvsVLgCSQR2ftnn/fQ8Ws+MxlaiUkiO844bw2F5DfIlqG3F4c
HbBScombcYpArKm4+65nsoA7CkVuNz4f8AHCUviFIl/Ip+cn/UYgLQpNeEOwIyBM7Xxc+4OTfW30
1penSeqX84CA8pmeec4CBu/lwtG6sE7S7l0Fx4r8UVtzjsZa03riGPNjRbMc+l/owc+xVlO2hVgC
FMX4bNTemc7tYe1+wItmW7fhlltYTHUfPzy05dGbbQZafrrQdjoq2M0DyyRbc9RdonHT0Ei7OyzR
XNmByuuP36mhXZRfiP8U/GuNd+YEHJOib3orKAITyTC5iGa65uSJJtvVaVxoRDwoj7jpo6Amx0Z2
tIfPFZl4YLAmJZA4Nh4+tuRQRoeCgtJ+fCWO4hawt2XqIUgYaKYE4khKBufAcGmETAG+wo8ZjRLs
298eHAu7pWqWzlDY5/z9BbTrlcVveMPVXsUtysQ8s6FGgqSWqw3ZE59ipODjyJNjFCSLZkud2vEj
offZVMtdJq/iFtuekd05rVza3mbpZA/8fWTcIkifvllAHfcPUlwiaOPtjlcrGU9clh8iEE5ZWKOC
xx5dEPkV7GRDOLe+eLiC6fi6/l6NdtP7+2gzN74ndCpufM7oPyeYlL8ymiyYqJd6EKi/0/303gmw
1WS7nyBGsclLKpGWp4udrOPo3gllUZJX8Gu2OVSj1Z5cl5BZpalI+Ttjz9DPTgOQWO1xiRm2YbQr
mgG7HVS5wgPyOhSyxywztQJXsnbI3Aq2dbHCvmxOxuyNCWPYRmZtOFoLKJ3G1xUzhbZPz07xTCtB
s/Li+QomhxGkcNNMNHhEP3bwSVpfSKNibLwDLIZ+QPmBjnSegzz4KVmLMbIQ9K24iUwnJr/+6qTD
xtL62pslP7wwlL0zDvCWTZNqtc55oF+Hae44R6+cAf8tBxpuqSrrdeCthMuGJXeYNjD4Q0GiR/fj
FVEt2VLGF4RIVkcnz83Xgnips3Atu1eFYOG2rs237Jjhw4LPvQNo7Sk2Gt2ohmmmD8036GG+vAtI
OOgODSslyxZEibH1xtn2ahtL4ias6CgHu/fr2yOvM6bv/vLRrGXYG9gICJf3x5vlq9hgT7vnUMT1
U5I7eK/O5URjs/NAJzdPjToGSPuKpsIsKz3xvHRWrrrQxOamLlfse0EruLIuV4MJahFzyGgUsVO3
GrWkxH79aKdF1IGzU8k+PdbQxFcVMORcQOe6zqkUpGgA7Hn+KvFLxKLZ/43XRG+ilbXj43VEUOCn
8Rs3r6J6BA+2biGsmX895bJF99AuW56vr9/eRWdUwgkhw4i9SsJYNMX6vhDN3aHBiYkWOOusTmWW
MYFZRwCZaXqPnRWwNBKQnNugiWTub4dR2Yfl5dZHQcKnCAI+9rU4hUt2WReAb2oKBrgFGYF+Esyy
scfrjovjh4Lwbf6kuHoU5YXlRAgjiZXOA5koe6fdTRrqdnCX2dQtHBJnaeTVjy8CawQCsS/CnIOi
5FR4CjaNEMdQ5Qqfrw8yEouaXWEXMJG4lW9ifZZgsGHaxY5o6myRjTobkchvH8JLdcxzKN6a2EYM
wGCfKSedGhOPiFDPxh4C2BFJhTDMae4VZaDTJ8ii5MZBz3nTxbid96O0OZb/oABW5QYuYjvaXFuF
nBd0vFVisqZNxKCwKXOZ2Gk047n1JWQx3bhxCCJihMe60mkw87gNYY5Iqu617yK/iKzmGy6ZWeAT
cWCB8ZaVlAUNQYAmeyZz8RSSZQroVoPV8pFdGy049VvcJA1oL6fDYhKaq4/ZcPufYv2mSqDW3Bl0
fd4HM1O8sp4LgQjgje53RphzMDHOvV04lkOglR20CeD0wTTvf1XNuuLHw6Vk89Z6TyfqzD8Kp6GG
P+ukfTkDjYepJM70bV91+V2XeMoXOy5QFTSGWW8uq1Rcf8889nw3jevESPEaHAfeB4PWZNtKB7xB
GysNU9XkhyXg5k2WHnMDROILMiHnuwQwvpifFVbzP/eN3mS3t3nGO5vwLEyi4sqBjXGqPJWveW2U
mrJXTkCbgHp+FHfOJilIyVaB9vfIRVQfxRT+S3WXLeIkRs1HAR32IGydJ1q4HO7xqapk9w3AtkwA
5FzwPZDcfZhWoGmTXCLQNae+Tr1p/WNVC99G6O0413e42WhM1xtw5hZFck43zNI7f7iU0NpcQlHm
+lbzbi4lkz9Y5pEiO6zQY0H42bOOAZbJNrpuQ8oED/dgjCfJVmNQIgmU4PVPfeMvPeWo08m4iDKO
Fx4Jv+S9MGndCHCk7JCkYCic9Csn6pswKHo3ecxhBwFlQhSTVPM4wNil/Q7AurkHUG4unuu6vtvo
IWu7l5eb6gGIjBirvL4vVmjdKajyXYYxEqmktaBw3W3JSjI82OVG9xlCh23+smNIro3qAGk3tyUE
ET2HoAPh2rTGgN90c8X/PC4jIZsQ5ugKj6W+W2cfUQncATDAAeIPQJYjPJceW0bbAlkiA2+1HkR+
tskL5QZn83nKbb+bEsM6otEIUm7//cviyc8wjz7FSJq9dt8GEs49MQ0qBerMZypabwzTrt8CsyZZ
yBjSO4tfraRbdzZS3itmv1cEkiQbuOZe5ept4xUr/un645KKiX/j3ZRwmIyrlN/wc6KTwlxkqek7
2291rNbJr526fEnbBPaIgfT/TA/6LPOkrXuhlUYye/XYUCefhNj6LuP15zvybAjAFXUu6leTA9CF
AbD8NeO5O0B+MTdA/lkHRhMeDHzXeG4tlK86qLHFPO/mT6Nf3rIR/nKDCVxp3b18k88PShGYnguv
CvEQdOl4/5RbGjM9gijTN9rKFUX4NTl1XReS6v63ZNmIPBQMEyh/lQyinT78j5SVoYDWT3lU+iHa
Mp3baAgBjolxBgE+IBpiDYhAhnKrfp4AjWZ/+246WGh93cv58gyu49cJsOsGfMH92zhz9AxOrRpj
FzkHqovD0lQtCQo+iEtuL90GhqMZOxhyv/Jg70+2pJIucT/cRhmBCjU3c8pPJfH0aVoHaGNps7Il
iXTZcka+KNndIJ8ZzhpqFdX64a+QKGFFUmpF3MijG61bwdq6NtjBAPwRL2aTO809KrIJazoMZ9ak
Vmdu0mBw9MCWSeKuy632sZDiALH+ogjtUewAFMYBwffHVvYimAvFRByyBi7y+9TpOYBKETioYvzG
puJwSd8QQcc4cgUViMJqHP6EBBYH4PFqMpgpmOc5cFI0L3+EFvyN95QGt3xro2SE/KwTdIxrR3SR
AbRkiBUg0fj5ZrLEEpug9k83z7FgB72e+W++kaaJI8mKSFusmT+cf92st9BfTG88VkwjStg8QjtX
9OgNA8ALXgbD1h5eYNfT/8/Moww9R4EgMX43qn/7P4jDxf/sdb5aMAoQg9eCy1om9mur1ma9vQ/v
NmgczR2JuECAc3JeRhhiz+SeHI35MhrKZY54kYJJT+fwBLPFrM/dlgb3RD2K8UevWf9a9wTbsQNy
Uamxf14D/O4Y2/g30b13YRfHC6SGuNMCdvkSClQpH9yYg4RtIoHh9qs6g5Vrusop6FNqKGDdGe+N
fvUoS8Zdk5DjKUyf6mprcKZ2TLUso5GNFtG5dxCca9Oe9Pbxg3nIRL2fYWA5k5c0skY0mWvkbEYG
HpGyzdLzLA5k8Ie5fTwWWrUkhUPxESQ6Xn8EgquQ166i4nQ+OzudzwxaAB1QOTCYKWQR35bWUham
SzdNS++l+h4bQhgkcXh3fZcGEzsuU0fNgSAyw28FVm9CY7H64s3ADaJRD+Ma1H4Xr0mQr5ZsWkdz
T4CJw+LXXqTB534NOuCq5e98SiLIVO1w8SpU8gYN42/UAJqnDs5RO/mBU74M2gBCsogk5MUAqcDA
73t69TcpRCwBF6RYgR3XjPfBkMqmwNd7ZO8nKBUfBUOqvYvugY/A893e9EcmzPEqQdPMZgh99DYj
p6VQrKEOujXZo05FCC9ppsxFpR19ESu99Y6RqePXndvFO+tSF2hgzn6CKKQBbDcm0qIM6oMRkeHP
M0ekexynJPB3tLVyP3AJbJGHQ7KlnBwj3Vh7HUAkBOwo8KP1fCFd8d5xDKxZmr1/+qTMVxqxoVMR
Alf7Unm8dWojcGi9pzQXxk39gh4ityg0CjUiMThfn8FlYlqzTrbq+RPmRWv13TdsTq6VPH2wKc3J
wmGwuR2CM0Faisetk8QPwakjzFRWiJahMNompr7Z9xvhc1pPXI9nvfr304rV/GNlDvxY/qzaXpc6
o+n3y4yaBsqkTV+w7PCI0kGymMNp1CEg3rK2/LBu7x3ZdF0cVvqHzou1M1AkYwTAuWZqVfOxt0Ol
gX93KupyiwsIIGQTPOhQBEzzKjdZyIN15dB2jkK5Cq9VY9MTORXoh+b4sXPLL7pYO2KBCSDHIvTK
g21+ZFNAOJvGmlcMdX7BGS6ZTCY1bg6WSr/JBNDr3W1Pbt7WJS13ipP2m47jsZDKTTiEjjrSs78M
U8XFpa8ta1flDaSY5CEBlbTv0rxUHN0Tk/VCx8ZghyJflSujcJRm1H7vVpnSRajzIpQX4OXdery2
SbS5YubWIdqy3CdtxD5kZLy22rYz8nJFAXeJAl/psm9jknT3Sq6d7y9oq8fGCEyul0VJO8C2mFVU
D28uiz58aLPb4c7ZxG7F74TsBamvC0XdC7//70ayYt4faid0DZdXaRuhBC+3gwKGkh2Uf4dgNWhy
5r4COSZamgz9Srk6P7wEvy7gTWr6yheJ52jD3fThQNcBrTCTTX4VqzaNso4b1V1oAIZWAOuIFA9J
5xxRKFYzW9+Qec4OGUtrF788d6+vNOfG0SoEblG73n0OvCvlHKjaq+623lm/yW7w9TFq43aCnS7K
jqRhWh/obEE9m6juJZ9v4G/LYSwB2g7vjkNdWth2RC0B3NbWS1rfJHV3JtAq/4yJ8sclI11xsmkz
4ghQVV4W6xkphLsu8+FoLeWZHOZdomFs13Sc6vU89sMDsxnfGMjfvOF9xU1jx9eB9rRgeUEgqFPP
4V/ADkmL85HyZtvTuhazoJMppVuDXuAseczfr9KhJfI8WCUGtLuu4TU6B/r1+jplxaNdBxb/Dtdf
JK0gYJIeR7syp+8tJbKZNW+Et87oGtOfi9j/8x+vcFkDiUC2VeCspAZEw6m5wBu2+MXHw1XlDgwx
lE3rA3NHdpQLPFCHs43pXXFS2N3uh2GGA71GnxY6X7+ivhWROEYHx491f70zr9cFRGkHvCN/ZG2z
TuXVxgjZxaB+iXOoh/WQCehLiPVRcuMaustyO3FLIvct0LiLqWcwLPaBTQP39aAUrK5CFLziZldF
a2HId5VhdXnvjm/3sP99Y51YgQF16hbwu4zKg9xTL/KTFJ+9LzJDTwWIFAIWth5C4p3fao7i2/C7
XOLXYFUAYFO9Hn5SjZJinIh3ktYEPp2g4IncpZGUTHgQHaXQwmodxOHwKw9KTmWHW7DK7bikgoX6
YAzJJZ6nsPXwxKi+dBx0iWxcEcLk8B27KxA1FiXg7D5cmWMjQUZ67or/Io7cOixHQIX/tDjWo1k4
X4dFnxKcWtf5Uqez2zJRScuGpGsv8Yk87NzJHY9uQ8hC/mdI/hjI5leKvLzZwck4TnzDAr0UlBYO
j/WNAX+ihYBvaO0XqbrRhSf4Yv3EDHfeweLptoggfTpxU2u1O9lsGdalchvQr0bXp1/erFgWJmbb
QWDxMhsCCE/XqX7tGEbelg32CPjJHsLUOPq2ViPzQreA0HPUCZpqDg/F/zLqYgIP3O0q33/Qli+i
NN2Bxs2LgN9u1HZ9eak5fZ0Y+C/QgXiSQyBvIL507kzqy9fp3Bnzuxg/t18Tt8YdE70ugrzVykRg
2hvS8K3jf97NDDcj6anaY0fqEbTnPSX5zfg/TsOhh3KL1E30gaI/LznDUka2Sl+LAwliUjwPhoxn
jJ6n56J04DGCShU7G9ZWjWoScdpLAhVTF64oIAGRrz4xYiJjexnB0eNbyJmgh+/NWjZhkLSITzOs
ZPl1yICPSzKNp9/4jI2gCQKQCVrEsFS2cnWpbCLIgZG1jm6678whBX/VgwK/CUjm1q7cRYHtVTuH
Yl+y8+FmY+I5QIO2ghzaEvOD3YAcJ/9i1E+IdpOwm0jBAg7buZLVyQ9HjEXPsvu5HYzmf+GtCMpN
MvB+KFAkcOXO/yW3iTq2fmAiHHusPEp/IuWsqmky7V/9DlDUeSrDm83PKoko4nXe+Ns5ZruRuQB0
+8W7uoFvqvOnrgkTc/NOcKdEc/70+eTdMFY7DfDZ5SJO/Hw+k6ipEBu3TplxMCctJKgt61bV653K
Cmm4mKG803dCYE0Dq8P6qlIqAqiWdezJCnnas64jCNnb3BdXN/IoFtE1mXMNASvtkw/4XzhYk1/z
WYYzmEy+F1zGfSYUzLkotFTzecQ9UWPSs+ZtdhyeF3pPAuG21iuApu0M7VVkzxUk2wrVeQbuj8xq
rwcIr5SGx4k/YnsJI8/a4g4zFknzE3BlJ0GfA4Vz/m3T8DK+6PsxMbG2srnS27qCs54CoW0fw+Vw
KZX/1qYiwAchw8Y6eYvmX91jCWz0pGcjGY9dFXDJEj2SRX/iDuwB9XoH/ZZq6IbZrmP5Au+Yiyd4
j7CHMlDsPa1ngE9JCBJ2wg27cKYtKIQa2HcwNesOYbeP/kNIZFWPbKmJ5E/9qzZAc9PjeXgUXS+s
ULjJ/2m4QYRMWcv4PV+uUSr3O8Flt7KbaYv48UUvBpVmG5P34dptkKOYZcenhxcX7hptpL4pbu4y
p7KKcIjX5BJTiobs3rmNsraACdPtP3PYsnOTC3MVB8cXbYUDh00PElDIe4C3SIX3XCwImpIG2jz2
LKQ9VtgwJDekQHEihDNmh+zyJWhT54K4GY0IDwLe7LonrH/xPgwlEzthhOIFGYliV/CXlrQR8pLk
TB31sShKkp0f1YGOK+lE+XqqBF5a66fR/300HLwpGvA4D07jQbE5laH2XwG+RJ1Zn1MO283irIzQ
SUK3fgwlpY76M6XCl/ZS9kxzU8kwRYOc0w0Dz9ZJ4FuTljDZ4h4qjbIaTy6RNwnPt/WRc58zprqF
Au33YBP/xg2a+t7KWs6OzXIUR7sP0AZK5IiiSD5JvQfwwPFYUmq04Bjh1Dy1D1glchM40OnkmuaI
FQZarkOCMqvi3pbC2W4+//klxTOxrlcSdkO50ymkCcfFJufUb7yRS1L9J/GzVwZ9VaUw3izVwB+C
dt7ru2qcCoScKhDUg5a8+tXZ5dgg4I7YKjpwJ+GFtL9mNfOXUXHrOf1iKYDm5LlN3ef4nn/02fGU
zxh8DocUL+Y2KfuNmmwaAJswlawT36MMRAQWhLF15zEmw+NEX0lCKYsoTuZA33hm0Ita8fI3SOOj
VrbnLl8SnMDOnG+x/wUWCewnK6gtcOhV5nFq3YzWO46GzRiOZ2Dzol8ex3QG/hx6MZTjOEmxPhpz
RUocZIpEyaaR8+uHCTrI0Q0wWsec53A1I4/Bd2kzaSoAybPYjz0WyaZMygyWziONBzrOgDwK5mgW
XmEes94KLcF4Y/aDA3BuJu79fZnqMzNIyo74hHb1iFwvZruae47dehOu9qOLSoX1sxtAVQjXovll
RTP9dZAiZ6QgBwfS0O4qvVFS1ZEwaI9576GFFGafye2UTH59Hfd3hgWT4ULMBeGF0jTaIhVN90O6
WDx6R3l3pff9BqblsaehcbIIxUiN1KHthWZKdqZc4H+pQIPsUjgIYzwHPh4fmxzlJnexciY2u7Tx
sISPn0uP0M8U952KEzpYeq6OcsNMr7+UzpDf4cGEeuJG0DNby/P1lx6SMJu3+Oi7GnA+T3E/MoUg
14X86cK6/nZ2tABIS797JtJ0OFZyYMveeKzKPPfwiALweZRkeJUISBJuyZ6VxAPzbx9ZaKP4T574
bTMh4ipFquQcSpcTBJhMFeA+jrecGdk0H8iGVwJ0CCZSaUrOo2DF8Pkm8UgRcDl6Q8OX+kWlzLkc
G0/oaWdgnE7OndoYSaXXBanX0Pan0psXrGLrfyNm79i+77/hPd/Kx+Es256bZwWIAcqZguTuEjYN
tn0w3T0uOKyUeVSVlearMyGqSkFS0dHXOTnxXrmWyPRENDbxN1mHVed9krkVUdWUN/PAEBD8pKzm
mTUwNwG71GV/gkWqWgJ+Fg7mSWjKTnhh+CZGHfClebQSRKaW0X8nRUvBtYdIDmhHkRWl2a7Vw9UZ
t5qUwGSx92Lq4dWZ1s7cgqIq8g/4WSwf+wi6QqmHaTe9xWT45mX/M5rFZ2oV1i6mIkDzUpR9t+qN
leJjF3RivENh6P6uIO8lBwDeMYjPNPoqBa5lYkxzWn2xVVHESex3WYcTWKXiVh86E1vpz83qhDew
W6YjYsqPvwDf41uhdaO5bMXVPelNVkbvAbiXsV/4HHw/PVuEstLJbI0uiL5KzmU6+WvW/YTdfJ1R
OgN0tTtOZzRTBZ564K2qgocq+aWN1NSgPkEymSOZmwGxpcSX74wS1+U6hy4+ncTatQ3hjkI+Ak5n
6Unr/8GpQ69FyhXhAoG9gBznGcSGbHw6L8Fqf83zq/GokUrVXoySNszHAmeNNC/yq8mii61YyNav
rFUEGfzj5X+aXlEO2M2wtN10gqmNeWI8apXorK0yIgfelFsPYF1hDiYsl//1ryTJ6hUGjLUPVoqB
bGaTsTO820VGGkkOlePgtO/W
`pragma protect end_protected
module DVI_TX_Top (
  clk42m,
  clk215m,
  slot_reset_n_d,
  w_video_de,
  w_video_vs,
  w_video_hs,
  w_video_r,
  w_video_g,
  w_video_b,
  tmds_clk_p,
  tmds_clk_n,
  n36_6,
  tmds_d_p,
  tmds_d_n
)
;
input clk42m;
input clk215m;
input slot_reset_n_d;
input w_video_de;
input w_video_vs;
input w_video_hs;
input [7:0] w_video_r;
input [7:0] w_video_g;
input [7:0] w_video_b;
output tmds_clk_p;
output tmds_clk_n;
output n36_6;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
wire VCC;
wire GND;
  \~rgb2dvi.DVI_TX_Top  rgb2dvi_inst (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* DVI_TX_Top */
module ip_sdram (
  clk85m,
  n36_6,
  O_sdram_clk_d,
  w_sdram_refresh,
  w_sdram_valid,
  slot_reset_n_d,
  w_sdram_write,
  w_sdram_wdata,
  w_sdram_wdata_mask,
  w_sdram_address,
  IO_sdram_dq_in,
  O_sdram_cke_d,
  ff_sdr_ready,
  O_sdram_ras_n_d,
  O_sdram_cas_n_d,
  O_sdram_wen_n_d,
  n646_3,
  n647_3,
  n648_3,
  n649_3,
  n650_3,
  n651_3,
  n652_3,
  n653_3,
  n654_3,
  n655_3,
  n656_3,
  n657_3,
  n658_3,
  n659_3,
  n660_3,
  n661_3,
  n662_3,
  n663_3,
  n664_3,
  n665_3,
  n666_3,
  n667_3,
  n668_3,
  n669_3,
  n670_3,
  n671_3,
  n672_3,
  n673_3,
  n674_3,
  n675_3,
  n676_3,
  n677_3,
  n680_4,
  w_sdram_rdata_en,
  slot_wait_d_4,
  O_sdram_dqm_d,
  O_sdram_addr_d_0,
  O_sdram_addr_d_1,
  O_sdram_addr_d_2,
  O_sdram_addr_d_3,
  O_sdram_addr_d_4,
  O_sdram_addr_d_5,
  O_sdram_addr_d_6,
  O_sdram_addr_d_7,
  O_sdram_addr_d_9,
  O_sdram_addr_d_10,
  w_sdram_rdata
)
;
input clk85m;
input n36_6;
input O_sdram_clk_d;
input w_sdram_refresh;
input w_sdram_valid;
input slot_reset_n_d;
input w_sdram_write;
input [31:0] w_sdram_wdata;
input [3:0] w_sdram_wdata_mask;
input [16:2] w_sdram_address;
input [31:0] IO_sdram_dq_in;
output O_sdram_cke_d;
output ff_sdr_ready;
output O_sdram_ras_n_d;
output O_sdram_cas_n_d;
output O_sdram_wen_n_d;
output n646_3;
output n647_3;
output n648_3;
output n649_3;
output n650_3;
output n651_3;
output n652_3;
output n653_3;
output n654_3;
output n655_3;
output n656_3;
output n657_3;
output n658_3;
output n659_3;
output n660_3;
output n661_3;
output n662_3;
output n663_3;
output n664_3;
output n665_3;
output n666_3;
output n667_3;
output n668_3;
output n669_3;
output n670_3;
output n671_3;
output n672_3;
output n673_3;
output n674_3;
output n675_3;
output n676_3;
output n677_3;
output n680_4;
output w_sdram_rdata_en;
output slot_wait_d_4;
output [3:0] O_sdram_dqm_d;
output O_sdram_addr_d_0;
output O_sdram_addr_d_1;
output O_sdram_addr_d_2;
output O_sdram_addr_d_3;
output O_sdram_addr_d_4;
output O_sdram_addr_d_5;
output O_sdram_addr_d_6;
output O_sdram_addr_d_7;
output O_sdram_addr_d_9;
output O_sdram_addr_d_10;
output [31:0] w_sdram_rdata;
wire n10_3;
wire n810_5;
wire n245_6;
wire n581_6;
wire n292_3;
wire n302_3;
wire n383_3;
wire n390_3;
wire n1223_5;
wire n544_4;
wire n914_5;
wire n371_4;
wire ff_main_timer_12_6;
wire n917_4;
wire ff_write_8;
wire n274_9;
wire n259_11;
wire n262_13;
wire n265_12;
wire n268_11;
wire n271_12;
wire n394_11;
wire n465_10;
wire n468_10;
wire n471_10;
wire n474_10;
wire n477_10;
wire n480_10;
wire n530_11;
wire n532_11;
wire n533_11;
wire n534_11;
wire n535_11;
wire n536_11;
wire n21_6;
wire n463_6;
wire n320_10;
wire n319_10;
wire n318_10;
wire n316_10;
wire n314_10;
wire n312_10;
wire n526_17;
wire n354_6;
wire n353_6;
wire n352_6;
wire n348_6;
wire n346_6;
wire n344_6;
wire n10_4;
wire n10_5;
wire n810_6;
wire n356_4;
wire n544_6;
wire ff_main_timer_12_7;
wire ff_write_9;
wire n259_12;
wire n259_13;
wire n262_15;
wire n265_14;
wire n268_12;
wire n529_10;
wire n468_12;
wire n471_11;
wire n320_11;
wire n316_11;
wire n314_11;
wire n312_11;
wire n352_7;
wire n544_7;
wire ff_main_timer_12_8;
wire ff_write_10;
wire n259_14;
wire n262_16;
wire n265_15;
wire n544_9;
wire n20_8;
wire n387_5;
wire n356_6;
wire n383_6;
wire n292_6;
wire n523_26;
wire n463_9;
wire n468_14;
wire n271_15;
wire n265_17;
wire n262_18;
wire n529_12;
wire n527_16;
wire ff_sdr_address_9_8;
wire n341_9;
wire ff_main_timer_14_18;
wire n342_9;
wire ff_write;
wire ff_do_refresh;
wire ff_do_main_state;
wire [31:0] ff_wdata;
wire [3:0] ff_wdata_mask;
wire [6:0] ff_row_address;
wire [7:0] ff_col_address;
wire [4:0] ff_main_state;
wire [14:0] ff_main_timer;
wire VCC;
wire GND;
  LUT4 n10_s0 (
    .F(n10_3),
    .I0(w_sdram_refresh),
    .I1(w_sdram_valid),
    .I2(n10_4),
    .I3(n10_5) 
);
defparam n10_s0.INIT=16'hE000;
  LUT4 n810_s2 (
    .F(n810_5),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[4]),
    .I3(n810_6) 
);
defparam n810_s2.INIT=16'h4000;
  LUT3 n245_s3 (
    .F(n245_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n10_4) 
);
defparam n245_s3.INIT=8'h80;
  LUT4 n581_s3 (
    .F(n581_6),
    .I0(ff_main_state[4]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[2]),
    .I3(n10_5) 
);
defparam n581_s3.INIT=16'h4000;
  LUT4 n292_s0 (
    .F(n292_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_timer_12_6),
    .I2(n292_6),
    .I3(ff_main_state[0]) 
);
defparam n292_s0.INIT=16'h1000;
  LUT4 n302_s0 (
    .F(n302_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_timer_12_6),
    .I2(n10_4),
    .I3(ff_main_state[0]) 
);
defparam n302_s0.INIT=16'h1000;
  LUT2 n383_s0 (
    .F(n383_3),
    .I0(n356_6),
    .I1(n383_6) 
);
defparam n383_s0.INIT=4'hE;
  LUT4 n390_s0 (
    .F(n390_3),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n10_4),
    .I3(n383_6) 
);
defparam n390_s0.INIT=16'hFF10;
  LUT2 n1223_s2 (
    .F(n1223_5),
    .I0(slot_reset_n_d),
    .I1(ff_sdr_ready) 
);
defparam n1223_s2.INIT=4'h7;
  LUT3 n544_s1 (
    .F(n544_4),
    .I0(n544_9),
    .I1(n544_6),
    .I2(ff_sdr_ready) 
);
defparam n544_s1.INIT=8'h35;
  LUT2 n914_s2 (
    .F(n914_5),
    .I0(ff_do_refresh),
    .I1(ff_write) 
);
defparam n914_s2.INIT=4'h1;
  LUT4 n371_s1 (
    .F(n371_4),
    .I0(n810_6),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]),
    .I3(ff_main_state[0]) 
);
defparam n371_s1.INIT=16'h000B;
  LUT3 ff_main_timer_12_s2 (
    .F(ff_main_timer_12_6),
    .I0(ff_main_timer[13]),
    .I1(ff_main_timer[14]),
    .I2(ff_main_timer_12_7) 
);
defparam ff_main_timer_12_s2.INIT=8'hEF;
  LUT2 n917_s1 (
    .F(n917_4),
    .I0(slot_reset_n_d),
    .I1(n810_5) 
);
defparam n917_s1.INIT=4'h7;
  LUT3 ff_write_s3 (
    .F(ff_write_8),
    .I0(ff_write_9),
    .I1(ff_main_state[4]),
    .I2(n10_3) 
);
defparam ff_write_s3.INIT=8'hF4;
  LUT3 n274_s5 (
    .F(n274_9),
    .I0(ff_write_9),
    .I1(ff_main_state[4]),
    .I2(n245_6) 
);
defparam n274_s5.INIT=8'hF4;
  LUT4 n259_s7 (
    .F(n259_11),
    .I0(n259_12),
    .I1(ff_main_state[4]),
    .I2(n259_13),
    .I3(ff_write_9) 
);
defparam n259_s7.INIT=16'hBEAA;
  LUT4 n262_s9 (
    .F(n262_13),
    .I0(n262_18),
    .I1(ff_main_state[3]),
    .I2(n262_15),
    .I3(ff_write_9) 
);
defparam n262_s9.INIT=16'h7D55;
  LUT4 n265_s8 (
    .F(n265_12),
    .I0(n265_17),
    .I1(ff_main_state[2]),
    .I2(n265_14),
    .I3(ff_write_9) 
);
defparam n265_s8.INIT=16'h7D55;
  LUT4 n268_s7 (
    .F(n268_11),
    .I0(n268_12),
    .I1(ff_write_9),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n268_s7.INIT=16'h8F70;
  LUT4 n271_s8 (
    .F(n271_12),
    .I0(n271_15),
    .I1(ff_main_state[0]),
    .I2(n268_12),
    .I3(ff_write_9) 
);
defparam n271_s8.INIT=16'hD755;
  LUT3 n394_s6 (
    .F(n394_11),
    .I0(ff_main_timer[0]),
    .I1(n371_4),
    .I2(ff_main_timer_12_6) 
);
defparam n394_s6.INIT=8'h10;
  LUT3 n465_s5 (
    .F(n465_10),
    .I0(n581_6),
    .I1(ff_sdr_ready),
    .I2(n390_3) 
);
defparam n465_s5.INIT=8'h07;
  LUT4 n468_s5 (
    .F(n468_10),
    .I0(n468_14),
    .I1(n581_6),
    .I2(n544_9),
    .I3(n468_12) 
);
defparam n468_s5.INIT=16'h4F44;
  LUT4 n471_s5 (
    .F(n471_10),
    .I0(n468_14),
    .I1(ff_wdata_mask[3]),
    .I2(n471_11),
    .I3(n383_6) 
);
defparam n471_s5.INIT=16'h008F;
  LUT4 n474_s5 (
    .F(n474_10),
    .I0(n468_14),
    .I1(ff_wdata_mask[2]),
    .I2(n471_11),
    .I3(n383_6) 
);
defparam n474_s5.INIT=16'h008F;
  LUT4 n477_s5 (
    .F(n477_10),
    .I0(n468_14),
    .I1(ff_wdata_mask[1]),
    .I2(n471_11),
    .I3(n383_6) 
);
defparam n477_s5.INIT=16'h008F;
  LUT4 n480_s5 (
    .F(n480_10),
    .I0(n468_14),
    .I1(ff_wdata_mask[0]),
    .I2(n471_11),
    .I3(n383_6) 
);
defparam n480_s5.INIT=16'h008F;
  LUT4 n530_s6 (
    .F(n530_11),
    .I0(ff_col_address[6]),
    .I1(n529_10),
    .I2(ff_row_address[6]),
    .I3(n245_6) 
);
defparam n530_s6.INIT=16'hF888;
  LUT4 n532_s6 (
    .F(n532_11),
    .I0(ff_col_address[4]),
    .I1(n529_10),
    .I2(ff_row_address[4]),
    .I3(n245_6) 
);
defparam n532_s6.INIT=16'hF888;
  LUT4 n533_s6 (
    .F(n533_11),
    .I0(ff_col_address[3]),
    .I1(n529_10),
    .I2(ff_row_address[3]),
    .I3(n245_6) 
);
defparam n533_s6.INIT=16'hF888;
  LUT4 n534_s6 (
    .F(n534_11),
    .I0(ff_col_address[2]),
    .I1(n529_10),
    .I2(ff_row_address[2]),
    .I3(n245_6) 
);
defparam n534_s6.INIT=16'hF888;
  LUT4 n535_s6 (
    .F(n535_11),
    .I0(ff_col_address[1]),
    .I1(n529_10),
    .I2(ff_row_address[1]),
    .I3(n245_6) 
);
defparam n535_s6.INIT=16'hF888;
  LUT4 n536_s6 (
    .F(n536_11),
    .I0(ff_col_address[0]),
    .I1(n529_10),
    .I2(ff_row_address[0]),
    .I3(n245_6) 
);
defparam n536_s6.INIT=16'hF888;
  LUT2 n21_s1 (
    .F(n21_6),
    .I0(w_sdram_write),
    .I1(n10_3) 
);
defparam n21_s1.INIT=4'h8;
  LUT3 n463_s1 (
    .F(n463_6),
    .I0(n463_9),
    .I1(n390_3),
    .I2(n544_9) 
);
defparam n463_s1.INIT=8'h01;
  LUT2 n320_s4 (
    .F(n320_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11) 
);
defparam n320_s4.INIT=4'h6;
  LUT3 n319_s4 (
    .F(n319_10),
    .I0(ff_main_timer[4]),
    .I1(n320_11),
    .I2(ff_main_timer[5]) 
);
defparam n319_s4.INIT=8'hB4;
  LUT4 n318_s4 (
    .F(n318_10),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(n320_11),
    .I3(ff_main_timer[6]) 
);
defparam n318_s4.INIT=16'hEF10;
  LUT3 n316_s4 (
    .F(n316_10),
    .I0(ff_main_timer[7]),
    .I1(n316_11),
    .I2(ff_main_timer[8]) 
);
defparam n316_s4.INIT=8'hB4;
  LUT4 n314_s4 (
    .F(n314_10),
    .I0(ff_main_timer[9]),
    .I1(n314_11),
    .I2(n316_11),
    .I3(ff_main_timer[10]) 
);
defparam n314_s4.INIT=16'hBF40;
  LUT4 n312_s4 (
    .F(n312_10),
    .I0(ff_main_timer[11]),
    .I1(n312_11),
    .I2(n316_11),
    .I3(ff_main_timer[12]) 
);
defparam n312_s4.INIT=16'hBF40;
  LUT3 n526_s10 (
    .F(n526_17),
    .I0(n544_9),
    .I1(n581_6),
    .I2(ff_sdr_ready) 
);
defparam n526_s10.INIT=8'hCA;
  LUT3 n354_s1 (
    .F(n354_6),
    .I0(n371_4),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[0]) 
);
defparam n354_s1.INIT=8'h41;
  LUT4 n353_s1 (
    .F(n353_6),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(n371_4),
    .I3(ff_main_timer[2]) 
);
defparam n353_s1.INIT=16'h0E01;
  LUT3 n352_s1 (
    .F(n352_6),
    .I0(n371_4),
    .I1(n352_7),
    .I2(ff_main_timer[3]) 
);
defparam n352_s1.INIT=8'h14;
  LUT3 n348_s1 (
    .F(n348_6),
    .I0(n371_4),
    .I1(ff_main_timer[7]),
    .I2(n316_11) 
);
defparam n348_s1.INIT=8'h14;
  LUT4 n346_s1 (
    .F(n346_6),
    .I0(n314_11),
    .I1(n316_11),
    .I2(n371_4),
    .I3(ff_main_timer[9]) 
);
defparam n346_s1.INIT=16'h0708;
  LUT4 n344_s1 (
    .F(n344_6),
    .I0(n312_11),
    .I1(n316_11),
    .I2(n371_4),
    .I3(ff_main_timer[11]) 
);
defparam n344_s1.INIT=16'h0708;
  LUT3 n10_s1 (
    .F(n10_4),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[4]),
    .I2(ff_main_state[3]) 
);
defparam n10_s1.INIT=8'h10;
  LUT2 n10_s2 (
    .F(n10_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n10_s2.INIT=4'h4;
  LUT2 n810_s3 (
    .F(n810_6),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[2]) 
);
defparam n810_s3.INIT=4'h1;
  LUT2 n356_s1 (
    .F(n356_4),
    .I0(ff_main_state[3]),
    .I1(ff_main_state[4]) 
);
defparam n356_s1.INIT=4'h1;
  LUT3 n544_s3 (
    .F(n544_6),
    .I0(ff_row_address[5]),
    .I1(n544_7),
    .I2(n245_6) 
);
defparam n544_s3.INIT=8'h5C;
  LUT4 ff_main_timer_12_s3 (
    .F(ff_main_timer_12_7),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer_12_8),
    .I2(n320_11),
    .I3(n312_11) 
);
defparam ff_main_timer_12_s3.INIT=16'h4000;
  LUT4 ff_write_s4 (
    .F(ff_write_9),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[4]),
    .I3(ff_write_10) 
);
defparam ff_write_s4.INIT=16'hBCD5;
  LUT2 n259_s8 (
    .F(n259_12),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n259_s8.INIT=4'h8;
  LUT4 n259_s9 (
    .F(n259_13),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n259_14) 
);
defparam n259_s9.INIT=16'hC500;
  LUT4 n262_s11 (
    .F(n262_15),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n262_16) 
);
defparam n262_s11.INIT=16'hC500;
  LUT4 n265_s10 (
    .F(n265_14),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready),
    .I3(n265_15) 
);
defparam n265_s10.INIT=16'hC500;
  LUT3 n268_s8 (
    .F(n268_12),
    .I0(ff_main_timer_12_6),
    .I1(ff_do_main_state),
    .I2(ff_sdr_ready) 
);
defparam n268_s8.INIT=8'h3A;
  LUT2 n529_s6 (
    .F(n529_10),
    .I0(ff_do_refresh),
    .I1(n581_6) 
);
defparam n529_s6.INIT=4'h4;
  LUT4 n468_s7 (
    .F(n468_12),
    .I0(ff_main_state[1]),
    .I1(ff_main_state[0]),
    .I2(n10_4),
    .I3(n471_11) 
);
defparam n468_s7.INIT=16'h00EF;
  LUT4 n471_s6 (
    .F(n471_11),
    .I0(ff_do_refresh),
    .I1(n245_6),
    .I2(n581_6),
    .I3(ff_sdr_ready) 
);
defparam n471_s6.INIT=16'hF800;
  LUT4 n320_s5 (
    .F(n320_11),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]),
    .I3(ff_main_timer[3]) 
);
defparam n320_s5.INIT=16'h0001;
  LUT4 n316_s5 (
    .F(n316_11),
    .I0(ff_main_timer[4]),
    .I1(ff_main_timer[5]),
    .I2(ff_main_timer[6]),
    .I3(n320_11) 
);
defparam n316_s5.INIT=16'h0100;
  LUT2 n314_s5 (
    .F(n314_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]) 
);
defparam n314_s5.INIT=4'h1;
  LUT4 n312_s5 (
    .F(n312_11),
    .I0(ff_main_timer[7]),
    .I1(ff_main_timer[8]),
    .I2(ff_main_timer[9]),
    .I3(ff_main_timer[10]) 
);
defparam n312_s5.INIT=16'h0001;
  LUT3 n352_s2 (
    .F(n352_7),
    .I0(ff_main_timer[0]),
    .I1(ff_main_timer[1]),
    .I2(ff_main_timer[2]) 
);
defparam n352_s2.INIT=8'h01;
  LUT4 n544_s4 (
    .F(n544_7),
    .I0(ff_do_refresh),
    .I1(ff_col_address[5]),
    .I2(O_sdram_addr_d_5),
    .I3(n581_6) 
);
defparam n544_s4.INIT=16'hBB0F;
  LUT4 ff_main_timer_12_s4 (
    .F(ff_main_timer_12_8),
    .I0(ff_main_timer[5]),
    .I1(ff_main_timer[6]),
    .I2(ff_main_timer[11]),
    .I3(ff_main_timer[12]) 
);
defparam ff_main_timer_12_s4.INIT=16'h0001;
  LUT4 ff_write_s5 (
    .F(ff_write_10),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[1]),
    .I3(ff_main_state[2]) 
);
defparam ff_write_s5.INIT=16'hE177;
  LUT4 n259_s10 (
    .F(n259_14),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(ff_main_state[3]) 
);
defparam n259_s10.INIT=16'h8000;
  LUT3 n262_s12 (
    .F(n262_16),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]) 
);
defparam n262_s12.INIT=8'h80;
  LUT2 n265_s11 (
    .F(n265_15),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]) 
);
defparam n265_s11.INIT=4'h8;
  LUT4 n544_s5 (
    .F(n544_9),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[0]),
    .I2(ff_main_state[1]),
    .I3(n356_4) 
);
defparam n544_s5.INIT=16'h1000;
  LUT4 n20_s2 (
    .F(n20_8),
    .I0(w_sdram_refresh),
    .I1(n10_4),
    .I2(ff_main_state[0]),
    .I3(ff_main_state[1]) 
);
defparam n20_s2.INIT=16'h0800;
  LUT4 n387_s1 (
    .F(n387_5),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n356_4) 
);
defparam n387_s1.INIT=16'h5400;
  LUT4 n356_s2 (
    .F(n356_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(ff_main_state[2]),
    .I3(n356_4) 
);
defparam n356_s2.INIT=16'h0100;
  LUT4 n383_s2 (
    .F(n383_6),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[2]),
    .I2(ff_main_state[3]),
    .I3(ff_main_state[4]) 
);
defparam n383_s2.INIT=16'h0004;
  LUT3 n292_s2 (
    .F(n292_6),
    .I0(ff_main_state[2]),
    .I1(ff_main_state[3]),
    .I2(ff_main_state[4]) 
);
defparam n292_s2.INIT=8'h01;
  LUT4 n523_s21 (
    .F(n523_26),
    .I0(ff_main_state[0]),
    .I1(ff_main_state[1]),
    .I2(n10_4),
    .I3(n581_6) 
);
defparam n523_s21.INIT=16'hFF80;
  LUT4 n463_s3 (
    .F(n463_9),
    .I0(ff_do_refresh),
    .I1(n581_6),
    .I2(n523_26),
    .I3(ff_sdr_ready) 
);
defparam n463_s3.INIT=16'hB000;
  LUT3 n468_s8 (
    .F(n468_14),
    .I0(ff_write),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n468_s8.INIT=8'h20;
  LUT4 n271_s10 (
    .F(n271_15),
    .I0(n10_3),
    .I1(n371_4),
    .I2(ff_do_refresh),
    .I3(n581_6) 
);
defparam n271_s10.INIT=16'h1011;
  LUT4 n265_s12 (
    .F(n265_17),
    .I0(n245_6),
    .I1(n383_6),
    .I2(ff_do_refresh),
    .I3(n581_6) 
);
defparam n265_s12.INIT=16'h1011;
  LUT4 n262_s13 (
    .F(n262_18),
    .I0(n10_4),
    .I1(n274_9),
    .I2(ff_do_refresh),
    .I3(n581_6) 
);
defparam n262_s13.INIT=16'h1011;
  LUT3 n529_s7 (
    .F(n529_12),
    .I0(ff_col_address[7]),
    .I1(ff_do_refresh),
    .I2(n581_6) 
);
defparam n529_s7.INIT=8'h20;
  LUT4 n527_s9 (
    .F(n527_16),
    .I0(n523_26),
    .I1(O_sdram_addr_d_9),
    .I2(n544_9),
    .I3(ff_sdr_ready) 
);
defparam n527_s9.INIT=16'h440F;
  LUT2 ff_sdr_address_9_s4 (
    .F(ff_sdr_address_9_8),
    .I0(n523_26),
    .I1(ff_sdr_ready) 
);
defparam ff_sdr_address_9_s4.INIT=4'hB;
  LUT4 n341_s3 (
    .F(n341_9),
    .I0(ff_main_timer_12_7),
    .I1(ff_main_timer[13]),
    .I2(n371_4),
    .I3(ff_main_timer[14]) 
);
defparam n341_s3.INIT=16'h0D00;
  LUT4 ff_main_timer_14_s8 (
    .F(ff_main_timer_14_18),
    .I0(ff_main_timer[14]),
    .I1(ff_main_timer[13]),
    .I2(n371_4),
    .I3(ff_main_timer_12_7) 
);
defparam ff_main_timer_14_s8.INIT=16'hFEFF;
  LUT4 n342_s3 (
    .F(n342_9),
    .I0(ff_main_timer[14]),
    .I1(n371_4),
    .I2(ff_main_timer[13]),
    .I3(ff_main_timer_12_7) 
);
defparam n342_s3.INIT=16'h0230;
  DFFRE ff_wdata_31_s0 (
    .Q(ff_wdata[31]),
    .D(w_sdram_wdata[31]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_30_s0 (
    .Q(ff_wdata[30]),
    .D(w_sdram_wdata[30]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_29_s0 (
    .Q(ff_wdata[29]),
    .D(w_sdram_wdata[29]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_28_s0 (
    .Q(ff_wdata[28]),
    .D(w_sdram_wdata[28]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_27_s0 (
    .Q(ff_wdata[27]),
    .D(w_sdram_wdata[27]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_26_s0 (
    .Q(ff_wdata[26]),
    .D(w_sdram_wdata[26]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_25_s0 (
    .Q(ff_wdata[25]),
    .D(w_sdram_wdata[25]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_24_s0 (
    .Q(ff_wdata[24]),
    .D(w_sdram_wdata[24]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_23_s0 (
    .Q(ff_wdata[23]),
    .D(w_sdram_wdata[23]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_22_s0 (
    .Q(ff_wdata[22]),
    .D(w_sdram_wdata[22]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_21_s0 (
    .Q(ff_wdata[21]),
    .D(w_sdram_wdata[21]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_20_s0 (
    .Q(ff_wdata[20]),
    .D(w_sdram_wdata[20]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_19_s0 (
    .Q(ff_wdata[19]),
    .D(w_sdram_wdata[19]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_18_s0 (
    .Q(ff_wdata[18]),
    .D(w_sdram_wdata[18]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_17_s0 (
    .Q(ff_wdata[17]),
    .D(w_sdram_wdata[17]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_16_s0 (
    .Q(ff_wdata[16]),
    .D(w_sdram_wdata[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_15_s0 (
    .Q(ff_wdata[15]),
    .D(w_sdram_wdata[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_14_s0 (
    .Q(ff_wdata[14]),
    .D(w_sdram_wdata[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_13_s0 (
    .Q(ff_wdata[13]),
    .D(w_sdram_wdata[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_12_s0 (
    .Q(ff_wdata[12]),
    .D(w_sdram_wdata[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_11_s0 (
    .Q(ff_wdata[11]),
    .D(w_sdram_wdata[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_10_s0 (
    .Q(ff_wdata[10]),
    .D(w_sdram_wdata[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_9_s0 (
    .Q(ff_wdata[9]),
    .D(w_sdram_wdata[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_8_s0 (
    .Q(ff_wdata[8]),
    .D(w_sdram_wdata[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_7_s0 (
    .Q(ff_wdata[7]),
    .D(w_sdram_wdata[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_6_s0 (
    .Q(ff_wdata[6]),
    .D(w_sdram_wdata[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_5_s0 (
    .Q(ff_wdata[5]),
    .D(w_sdram_wdata[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_4_s0 (
    .Q(ff_wdata[4]),
    .D(w_sdram_wdata[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_3_s0 (
    .Q(ff_wdata[3]),
    .D(w_sdram_wdata[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_2_s0 (
    .Q(ff_wdata[2]),
    .D(w_sdram_wdata[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_1_s0 (
    .Q(ff_wdata[1]),
    .D(w_sdram_wdata[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_0_s0 (
    .Q(ff_wdata[0]),
    .D(w_sdram_wdata[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_3_s0 (
    .Q(ff_wdata_mask[3]),
    .D(w_sdram_wdata_mask[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_2_s0 (
    .Q(ff_wdata_mask[2]),
    .D(w_sdram_wdata_mask[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_1_s0 (
    .Q(ff_wdata_mask[1]),
    .D(w_sdram_wdata_mask[1]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_wdata_mask_0_s0 (
    .Q(ff_wdata_mask[0]),
    .D(w_sdram_wdata_mask[0]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_6_s0 (
    .Q(ff_row_address[6]),
    .D(w_sdram_address[16]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_5_s0 (
    .Q(ff_row_address[5]),
    .D(w_sdram_address[15]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_4_s0 (
    .Q(ff_row_address[4]),
    .D(w_sdram_address[14]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_3_s0 (
    .Q(ff_row_address[3]),
    .D(w_sdram_address[13]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_2_s0 (
    .Q(ff_row_address[2]),
    .D(w_sdram_address[12]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_1_s0 (
    .Q(ff_row_address[1]),
    .D(w_sdram_address[11]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_row_address_0_s0 (
    .Q(ff_row_address[0]),
    .D(w_sdram_address[10]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_7_s0 (
    .Q(ff_col_address[7]),
    .D(w_sdram_address[9]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_6_s0 (
    .Q(ff_col_address[6]),
    .D(w_sdram_address[8]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_5_s0 (
    .Q(ff_col_address[5]),
    .D(w_sdram_address[7]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_4_s0 (
    .Q(ff_col_address[4]),
    .D(w_sdram_address[6]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_3_s0 (
    .Q(ff_col_address[3]),
    .D(w_sdram_address[5]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_2_s0 (
    .Q(ff_col_address[2]),
    .D(w_sdram_address[4]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_1_s0 (
    .Q(ff_col_address[1]),
    .D(w_sdram_address[3]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFRE ff_col_address_0_s0 (
    .Q(ff_col_address[0]),
    .D(w_sdram_address[2]),
    .CLK(clk85m),
    .CE(n10_3),
    .RESET(n36_6) 
);
  DFFR ff_main_state_4_s0 (
    .Q(ff_main_state[4]),
    .D(n259_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_3_s0 (
    .Q(ff_main_state[3]),
    .D(n262_13),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_2_s0 (
    .Q(ff_main_state[2]),
    .D(n265_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_1_s0 (
    .Q(ff_main_state[1]),
    .D(n268_11),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFR ff_main_state_0_s0 (
    .Q(ff_main_state[0]),
    .D(n271_12),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFCE ff_initial_finish_s0 (
    .Q(O_sdram_cke_d),
    .D(VCC),
    .CLK(clk85m),
    .CE(n292_3),
    .CLEAR(n36_6) 
);
  DFFRE ff_sdr_ready_s0 (
    .Q(ff_sdr_ready),
    .D(VCC),
    .CLK(clk85m),
    .CE(n302_3),
    .RESET(n36_6) 
);
  DFFRE ff_main_timer_12_s0 (
    .Q(ff_main_timer[12]),
    .D(n312_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_10_s0 (
    .Q(ff_main_timer[10]),
    .D(n314_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_8_s0 (
    .Q(ff_main_timer[8]),
    .D(n316_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_6_s0 (
    .Q(ff_main_timer[6]),
    .D(n318_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_5_s0 (
    .Q(ff_main_timer[5]),
    .D(n319_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFRE ff_main_timer_4_s0 (
    .Q(ff_main_timer[4]),
    .D(n320_10),
    .CLK(clk85m),
    .CE(ff_main_timer_12_6),
    .RESET(n371_4) 
);
  DFFS ff_sdr_command_2_s0 (
    .Q(O_sdram_ras_n_d),
    .D(n463_6),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_1_s0 (
    .Q(O_sdram_cas_n_d),
    .D(n465_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_command_0_s0 (
    .Q(O_sdram_wen_n_d),
    .D(n468_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_3_s0 (
    .Q(O_sdram_dqm_d[3]),
    .D(n471_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_2_s0 (
    .Q(O_sdram_dqm_d[2]),
    .D(n474_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_1_s0 (
    .Q(O_sdram_dqm_d[1]),
    .D(n477_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFS ff_sdr_dq_mask_0_s0 (
    .Q(O_sdram_dqm_d[0]),
    .D(n480_10),
    .CLK(clk85m),
    .SET(n36_6) 
);
  DFFR ff_sdr_address_5_s0 (
    .Q(O_sdram_addr_d_5),
    .D(n544_4),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFF n646_s0 (
    .Q(n646_3),
    .D(ff_wdata[31]),
    .CLK(clk85m) 
);
  DFF n647_s0 (
    .Q(n647_3),
    .D(ff_wdata[30]),
    .CLK(clk85m) 
);
  DFF n648_s0 (
    .Q(n648_3),
    .D(ff_wdata[29]),
    .CLK(clk85m) 
);
  DFF n649_s0 (
    .Q(n649_3),
    .D(ff_wdata[28]),
    .CLK(clk85m) 
);
  DFF n650_s0 (
    .Q(n650_3),
    .D(ff_wdata[27]),
    .CLK(clk85m) 
);
  DFF n651_s0 (
    .Q(n651_3),
    .D(ff_wdata[26]),
    .CLK(clk85m) 
);
  DFF n652_s0 (
    .Q(n652_3),
    .D(ff_wdata[25]),
    .CLK(clk85m) 
);
  DFF n653_s0 (
    .Q(n653_3),
    .D(ff_wdata[24]),
    .CLK(clk85m) 
);
  DFF n654_s0 (
    .Q(n654_3),
    .D(ff_wdata[23]),
    .CLK(clk85m) 
);
  DFF n655_s0 (
    .Q(n655_3),
    .D(ff_wdata[22]),
    .CLK(clk85m) 
);
  DFF n656_s0 (
    .Q(n656_3),
    .D(ff_wdata[21]),
    .CLK(clk85m) 
);
  DFF n657_s0 (
    .Q(n657_3),
    .D(ff_wdata[20]),
    .CLK(clk85m) 
);
  DFF n658_s0 (
    .Q(n658_3),
    .D(ff_wdata[19]),
    .CLK(clk85m) 
);
  DFF n659_s0 (
    .Q(n659_3),
    .D(ff_wdata[18]),
    .CLK(clk85m) 
);
  DFF n660_s0 (
    .Q(n660_3),
    .D(ff_wdata[17]),
    .CLK(clk85m) 
);
  DFF n661_s0 (
    .Q(n661_3),
    .D(ff_wdata[16]),
    .CLK(clk85m) 
);
  DFF n662_s0 (
    .Q(n662_3),
    .D(ff_wdata[15]),
    .CLK(clk85m) 
);
  DFF n663_s0 (
    .Q(n663_3),
    .D(ff_wdata[14]),
    .CLK(clk85m) 
);
  DFF n664_s0 (
    .Q(n664_3),
    .D(ff_wdata[13]),
    .CLK(clk85m) 
);
  DFF n665_s0 (
    .Q(n665_3),
    .D(ff_wdata[12]),
    .CLK(clk85m) 
);
  DFF n666_s0 (
    .Q(n666_3),
    .D(ff_wdata[11]),
    .CLK(clk85m) 
);
  DFF n667_s0 (
    .Q(n667_3),
    .D(ff_wdata[10]),
    .CLK(clk85m) 
);
  DFF n668_s0 (
    .Q(n668_3),
    .D(ff_wdata[9]),
    .CLK(clk85m) 
);
  DFF n669_s0 (
    .Q(n669_3),
    .D(ff_wdata[8]),
    .CLK(clk85m) 
);
  DFF n670_s0 (
    .Q(n670_3),
    .D(ff_wdata[7]),
    .CLK(clk85m) 
);
  DFF n671_s0 (
    .Q(n671_3),
    .D(ff_wdata[6]),
    .CLK(clk85m) 
);
  DFF n672_s0 (
    .Q(n672_3),
    .D(ff_wdata[5]),
    .CLK(clk85m) 
);
  DFF n673_s0 (
    .Q(n673_3),
    .D(ff_wdata[4]),
    .CLK(clk85m) 
);
  DFF n674_s0 (
    .Q(n674_3),
    .D(ff_wdata[3]),
    .CLK(clk85m) 
);
  DFF n675_s0 (
    .Q(n675_3),
    .D(ff_wdata[2]),
    .CLK(clk85m) 
);
  DFF n676_s0 (
    .Q(n676_3),
    .D(ff_wdata[1]),
    .CLK(clk85m) 
);
  DFF n677_s0 (
    .Q(n677_3),
    .D(ff_wdata[0]),
    .CLK(clk85m) 
);
  DFFR n680_s0 (
    .Q(n680_4),
    .D(n581_6),
    .CLK(clk85m),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_31_s0 (
    .Q(w_sdram_rdata[31]),
    .D(IO_sdram_dq_in[31]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_30_s0 (
    .Q(w_sdram_rdata[30]),
    .D(IO_sdram_dq_in[30]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_29_s0 (
    .Q(w_sdram_rdata[29]),
    .D(IO_sdram_dq_in[29]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_28_s0 (
    .Q(w_sdram_rdata[28]),
    .D(IO_sdram_dq_in[28]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_27_s0 (
    .Q(w_sdram_rdata[27]),
    .D(IO_sdram_dq_in[27]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_26_s0 (
    .Q(w_sdram_rdata[26]),
    .D(IO_sdram_dq_in[26]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_25_s0 (
    .Q(w_sdram_rdata[25]),
    .D(IO_sdram_dq_in[25]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_24_s0 (
    .Q(w_sdram_rdata[24]),
    .D(IO_sdram_dq_in[24]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_23_s0 (
    .Q(w_sdram_rdata[23]),
    .D(IO_sdram_dq_in[23]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_22_s0 (
    .Q(w_sdram_rdata[22]),
    .D(IO_sdram_dq_in[22]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_21_s0 (
    .Q(w_sdram_rdata[21]),
    .D(IO_sdram_dq_in[21]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_20_s0 (
    .Q(w_sdram_rdata[20]),
    .D(IO_sdram_dq_in[20]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_19_s0 (
    .Q(w_sdram_rdata[19]),
    .D(IO_sdram_dq_in[19]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_18_s0 (
    .Q(w_sdram_rdata[18]),
    .D(IO_sdram_dq_in[18]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_17_s0 (
    .Q(w_sdram_rdata[17]),
    .D(IO_sdram_dq_in[17]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_16_s0 (
    .Q(w_sdram_rdata[16]),
    .D(IO_sdram_dq_in[16]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_15_s0 (
    .Q(w_sdram_rdata[15]),
    .D(IO_sdram_dq_in[15]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_14_s0 (
    .Q(w_sdram_rdata[14]),
    .D(IO_sdram_dq_in[14]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_13_s0 (
    .Q(w_sdram_rdata[13]),
    .D(IO_sdram_dq_in[13]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_12_s0 (
    .Q(w_sdram_rdata[12]),
    .D(IO_sdram_dq_in[12]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_11_s0 (
    .Q(w_sdram_rdata[11]),
    .D(IO_sdram_dq_in[11]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_10_s0 (
    .Q(w_sdram_rdata[10]),
    .D(IO_sdram_dq_in[10]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_9_s0 (
    .Q(w_sdram_rdata[9]),
    .D(IO_sdram_dq_in[9]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_8_s0 (
    .Q(w_sdram_rdata[8]),
    .D(IO_sdram_dq_in[8]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_7_s0 (
    .Q(w_sdram_rdata[7]),
    .D(IO_sdram_dq_in[7]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_6_s0 (
    .Q(w_sdram_rdata[6]),
    .D(IO_sdram_dq_in[6]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_5_s0 (
    .Q(w_sdram_rdata[5]),
    .D(IO_sdram_dq_in[5]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_4_s0 (
    .Q(w_sdram_rdata[4]),
    .D(IO_sdram_dq_in[4]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_3_s0 (
    .Q(w_sdram_rdata[3]),
    .D(IO_sdram_dq_in[3]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_2_s0 (
    .Q(w_sdram_rdata[2]),
    .D(IO_sdram_dq_in[2]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_1_s0 (
    .Q(w_sdram_rdata[1]),
    .D(IO_sdram_dq_in[1]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFRE ff_sdr_read_data_0_s0 (
    .Q(w_sdram_rdata[0]),
    .D(IO_sdram_dq_in[0]),
    .CLK(O_sdram_clk_d),
    .CE(n810_5),
    .RESET(n36_6) 
);
  DFFR ff_sdr_read_data_en_s0 (
    .Q(w_sdram_rdata_en),
    .D(n914_5),
    .CLK(clk85m),
    .RESET(n917_4) 
);
  DFFRE ff_write_s1 (
    .Q(ff_write),
    .D(n21_6),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_write_s1.INIT=1'b0;
  DFFRE ff_do_refresh_s1 (
    .Q(ff_do_refresh),
    .D(n20_8),
    .CLK(clk85m),
    .CE(ff_write_8),
    .RESET(n36_6) 
);
defparam ff_do_refresh_s1.INIT=1'b0;
  DFFRE ff_do_main_state_s1 (
    .Q(ff_do_main_state),
    .D(n245_6),
    .CLK(clk85m),
    .CE(n274_9),
    .RESET(n36_6) 
);
defparam ff_do_main_state_s1.INIT=1'b0;
  DFFRE ff_sdr_address_7_s1 (
    .Q(O_sdram_addr_d_7),
    .D(n529_12),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_7_s1.INIT=1'b0;
  DFFRE ff_sdr_address_6_s1 (
    .Q(O_sdram_addr_d_6),
    .D(n530_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_6_s1.INIT=1'b0;
  DFFRE ff_sdr_address_4_s1 (
    .Q(O_sdram_addr_d_4),
    .D(n532_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_4_s1.INIT=1'b0;
  DFFRE ff_sdr_address_3_s1 (
    .Q(O_sdram_addr_d_3),
    .D(n533_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_3_s1.INIT=1'b0;
  DFFRE ff_sdr_address_2_s1 (
    .Q(O_sdram_addr_d_2),
    .D(n534_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_2_s1.INIT=1'b0;
  DFFRE ff_sdr_address_1_s1 (
    .Q(O_sdram_addr_d_1),
    .D(n535_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_1_s1.INIT=1'b0;
  DFFRE ff_sdr_address_0_s1 (
    .Q(O_sdram_addr_d_0),
    .D(n536_11),
    .CLK(clk85m),
    .CE(n523_26),
    .RESET(n1223_5) 
);
defparam ff_sdr_address_0_s1.INIT=1'b0;
  DFFS ff_main_timer_0_s2 (
    .Q(ff_main_timer[0]),
    .D(n394_11),
    .CLK(clk85m),
    .SET(n387_5) 
);
  DFFRE ff_sdr_address_10_s1 (
    .Q(O_sdram_addr_d_10),
    .D(n526_17),
    .CLK(clk85m),
    .CE(ff_sdr_address_9_8),
    .RESET(n36_6) 
);
defparam ff_sdr_address_10_s1.INIT=1'b0;
  DFFSE ff_main_timer_11_s3 (
    .Q(ff_main_timer[11]),
    .D(n344_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_6) 
);
defparam ff_main_timer_11_s3.INIT=1'b1;
  DFFSE ff_main_timer_9_s3 (
    .Q(ff_main_timer[9]),
    .D(n346_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_6) 
);
defparam ff_main_timer_9_s3.INIT=1'b1;
  DFFSE ff_main_timer_7_s3 (
    .Q(ff_main_timer[7]),
    .D(n348_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n356_6) 
);
defparam ff_main_timer_7_s3.INIT=1'b1;
  DFFSE ff_main_timer_3_s3 (
    .Q(ff_main_timer[3]),
    .D(n352_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n383_3) 
);
defparam ff_main_timer_3_s3.INIT=1'b1;
  DFFSE ff_main_timer_2_s3 (
    .Q(ff_main_timer[2]),
    .D(n353_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n387_5) 
);
defparam ff_main_timer_2_s3.INIT=1'b1;
  DFFSE ff_main_timer_1_s3 (
    .Q(ff_main_timer[1]),
    .D(n354_6),
    .CLK(clk85m),
    .CE(ff_main_timer_14_18),
    .SET(n390_3) 
);
defparam ff_main_timer_1_s3.INIT=1'b1;
  DFFR ff_sdr_address_9_s3 (
    .Q(O_sdram_addr_d_9),
    .D(n527_16),
    .CLK(clk85m),
    .RESET(n36_6) 
);
defparam ff_sdr_address_9_s3.INIT=1'b0;
  DFFS ff_main_timer_14_s7 (
    .Q(ff_main_timer[14]),
    .D(n341_9),
    .CLK(clk85m),
    .SET(n356_6) 
);
defparam ff_main_timer_14_s7.INIT=1'b1;
  DFFS ff_main_timer_13_s5 (
    .Q(ff_main_timer[13]),
    .D(n342_9),
    .CLK(clk85m),
    .SET(n356_6) 
);
defparam ff_main_timer_13_s5.INIT=1'b1;
  INV slot_wait_d_s0 (
    .O(slot_wait_d_4),
    .I(ff_sdr_ready) 
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
endmodule /* ip_sdram */
module tangnano20k_vdp_cartridge (
  clk,
  clk14m,
  slot_reset_n,
  slot_iorq_n,
  slot_rd_n,
  slot_wr_n,
  slot_wait,
  slot_intr,
  slot_data_dir,
  slot_a,
  slot_d,
  busdir,
  oe_n,
  dipsw,
  ws2812_led,
  button,
  tmds_clk_p,
  tmds_clk_n,
  tmds_d_p,
  tmds_d_n,
  O_sdram_clk,
  O_sdram_cke,
  O_sdram_cs_n,
  O_sdram_ras_n,
  O_sdram_cas_n,
  O_sdram_wen_n,
  IO_sdram_dq,
  O_sdram_addr,
  O_sdram_ba,
  O_sdram_dqm
)
;
input clk;
input clk14m;
input slot_reset_n;
input slot_iorq_n;
input slot_rd_n;
input slot_wr_n;
output slot_wait;
output slot_intr;
output slot_data_dir;
input [7:0] slot_a;
inout [7:0] slot_d;
output busdir;
output oe_n;
input dipsw;
output ws2812_led;
input [1:0] button;
output tmds_clk_p;
output tmds_clk_n;
output [2:0] tmds_d_p;
output [2:0] tmds_d_n;
output O_sdram_clk;
output O_sdram_cke;
output O_sdram_cs_n;
output O_sdram_ras_n;
output O_sdram_cas_n;
output O_sdram_wen_n;
inout [31:0] IO_sdram_dq;
output [10:0] O_sdram_addr;
output [1:0] O_sdram_ba;
output [3:0] O_sdram_dqm;
wire clk14m_d;
wire slot_reset_n_d;
wire slot_iorq_n_d;
wire slot_rd_n_d;
wire slot_wr_n_d;
wire busdir_d;
wire busdir_d_5;
wire IO_sdram_dq_31_101;
wire clk215m;
wire clk85m;
wire O_sdram_clk_d;
wire pll_lock85;
wire clk42m;
wire w_bus_valid;
wire slot_data_dir_d;
wire ff_valid_7;
wire w_bus_write;
wire w_iorq_rd;
wire w_register_write;
wire w_bus_vdp_rdata_en;
wire ff_busy;
wire w_sdram_refresh;
wire w_sdram_write;
wire w_sdram_valid;
wire w_video_vs;
wire w_video_hs;
wire w_video_de;
wire n36_6;
wire O_sdram_cke_d;
wire ff_sdr_ready;
wire O_sdram_ras_n_d;
wire O_sdram_cas_n_d;
wire O_sdram_wen_n_d;
wire n646_3;
wire n647_3;
wire n648_3;
wire n649_3;
wire n650_3;
wire n651_3;
wire n652_3;
wire n653_3;
wire n654_3;
wire n655_3;
wire n656_3;
wire n657_3;
wire n658_3;
wire n659_3;
wire n660_3;
wire n661_3;
wire n662_3;
wire n663_3;
wire n664_3;
wire n665_3;
wire n666_3;
wire n667_3;
wire n668_3;
wire n669_3;
wire n670_3;
wire n671_3;
wire n672_3;
wire n673_3;
wire n674_3;
wire n675_3;
wire n676_3;
wire n677_3;
wire n680_4;
wire w_sdram_rdata_en;
wire slot_wait_d_4;
wire [7:0] slot_a_d;
wire [7:0] slot_d_in;
wire [31:0] IO_sdram_dq_in;
wire [1:0] w_bus_address;
wire [7:0] w_bus_wdata;
wire [7:0] ff_rdata;
wire [7:0] w_bus_vdp_rdata;
wire [16:2] w_sdram_address;
wire [31:0] w_sdram_wdata;
wire [3:0] w_sdram_wdata_mask;
wire [7:0] w_video_r;
wire [7:0] w_video_g;
wire [7:0] w_video_b;
wire [3:0] O_sdram_dqm_d;
wire [10:0] O_sdram_addr_d;
wire [31:0] w_sdram_rdata;
wire VCC;
wire GND;
  IBUF clk14m_ibuf (
    .O(clk14m_d),
    .I(clk14m) 
);
  IBUF slot_reset_n_ibuf (
    .O(slot_reset_n_d),
    .I(slot_reset_n) 
);
  IBUF slot_iorq_n_ibuf (
    .O(slot_iorq_n_d),
    .I(slot_iorq_n) 
);
  IBUF slot_rd_n_ibuf (
    .O(slot_rd_n_d),
    .I(slot_rd_n) 
);
  IBUF slot_wr_n_ibuf (
    .O(slot_wr_n_d),
    .I(slot_wr_n) 
);
  IBUF slot_a_0_ibuf (
    .O(slot_a_d[0]),
    .I(slot_a[0]) 
);
  IBUF slot_a_1_ibuf (
    .O(slot_a_d[1]),
    .I(slot_a[1]) 
);
  IBUF slot_a_2_ibuf (
    .O(slot_a_d[2]),
    .I(slot_a[2]) 
);
  IBUF slot_a_3_ibuf (
    .O(slot_a_d[3]),
    .I(slot_a[3]) 
);
  IBUF slot_a_4_ibuf (
    .O(slot_a_d[4]),
    .I(slot_a[4]) 
);
  IBUF slot_a_5_ibuf (
    .O(slot_a_d[5]),
    .I(slot_a[5]) 
);
  IBUF slot_a_6_ibuf (
    .O(slot_a_d[6]),
    .I(slot_a[6]) 
);
  IBUF slot_a_7_ibuf (
    .O(slot_a_d[7]),
    .I(slot_a[7]) 
);
  IOBUF slot_d_0_iobuf (
    .O(slot_d_in[0]),
    .IO(slot_d[0]),
    .I(ff_rdata[0]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_1_iobuf (
    .O(slot_d_in[1]),
    .IO(slot_d[1]),
    .I(ff_rdata[1]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_2_iobuf (
    .O(slot_d_in[2]),
    .IO(slot_d[2]),
    .I(ff_rdata[2]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_3_iobuf (
    .O(slot_d_in[3]),
    .IO(slot_d[3]),
    .I(ff_rdata[3]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_4_iobuf (
    .O(slot_d_in[4]),
    .IO(slot_d[4]),
    .I(ff_rdata[4]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_5_iobuf (
    .O(slot_d_in[5]),
    .IO(slot_d[5]),
    .I(ff_rdata[5]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_6_iobuf (
    .O(slot_d_in[6]),
    .IO(slot_d[6]),
    .I(ff_rdata[6]),
    .OEN(w_bus_write) 
);
  IOBUF slot_d_7_iobuf (
    .O(slot_d_in[7]),
    .IO(slot_d[7]),
    .I(ff_rdata[7]),
    .OEN(w_bus_write) 
);
  IOBUF IO_sdram_dq_0_iobuf (
    .O(IO_sdram_dq_in[0]),
    .IO(IO_sdram_dq[0]),
    .I(n677_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_1_iobuf (
    .O(IO_sdram_dq_in[1]),
    .IO(IO_sdram_dq[1]),
    .I(n676_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_2_iobuf (
    .O(IO_sdram_dq_in[2]),
    .IO(IO_sdram_dq[2]),
    .I(n675_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_3_iobuf (
    .O(IO_sdram_dq_in[3]),
    .IO(IO_sdram_dq[3]),
    .I(n674_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_4_iobuf (
    .O(IO_sdram_dq_in[4]),
    .IO(IO_sdram_dq[4]),
    .I(n673_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_5_iobuf (
    .O(IO_sdram_dq_in[5]),
    .IO(IO_sdram_dq[5]),
    .I(n672_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_6_iobuf (
    .O(IO_sdram_dq_in[6]),
    .IO(IO_sdram_dq[6]),
    .I(n671_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_7_iobuf (
    .O(IO_sdram_dq_in[7]),
    .IO(IO_sdram_dq[7]),
    .I(n670_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_8_iobuf (
    .O(IO_sdram_dq_in[8]),
    .IO(IO_sdram_dq[8]),
    .I(n669_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_9_iobuf (
    .O(IO_sdram_dq_in[9]),
    .IO(IO_sdram_dq[9]),
    .I(n668_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_10_iobuf (
    .O(IO_sdram_dq_in[10]),
    .IO(IO_sdram_dq[10]),
    .I(n667_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_11_iobuf (
    .O(IO_sdram_dq_in[11]),
    .IO(IO_sdram_dq[11]),
    .I(n666_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_12_iobuf (
    .O(IO_sdram_dq_in[12]),
    .IO(IO_sdram_dq[12]),
    .I(n665_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_13_iobuf (
    .O(IO_sdram_dq_in[13]),
    .IO(IO_sdram_dq[13]),
    .I(n664_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_14_iobuf (
    .O(IO_sdram_dq_in[14]),
    .IO(IO_sdram_dq[14]),
    .I(n663_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_15_iobuf (
    .O(IO_sdram_dq_in[15]),
    .IO(IO_sdram_dq[15]),
    .I(n662_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_16_iobuf (
    .O(IO_sdram_dq_in[16]),
    .IO(IO_sdram_dq[16]),
    .I(n661_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_17_iobuf (
    .O(IO_sdram_dq_in[17]),
    .IO(IO_sdram_dq[17]),
    .I(n660_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_18_iobuf (
    .O(IO_sdram_dq_in[18]),
    .IO(IO_sdram_dq[18]),
    .I(n659_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_19_iobuf (
    .O(IO_sdram_dq_in[19]),
    .IO(IO_sdram_dq[19]),
    .I(n658_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_20_iobuf (
    .O(IO_sdram_dq_in[20]),
    .IO(IO_sdram_dq[20]),
    .I(n657_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_21_iobuf (
    .O(IO_sdram_dq_in[21]),
    .IO(IO_sdram_dq[21]),
    .I(n656_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_22_iobuf (
    .O(IO_sdram_dq_in[22]),
    .IO(IO_sdram_dq[22]),
    .I(n655_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_23_iobuf (
    .O(IO_sdram_dq_in[23]),
    .IO(IO_sdram_dq[23]),
    .I(n654_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_24_iobuf (
    .O(IO_sdram_dq_in[24]),
    .IO(IO_sdram_dq[24]),
    .I(n653_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_25_iobuf (
    .O(IO_sdram_dq_in[25]),
    .IO(IO_sdram_dq[25]),
    .I(n652_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_26_iobuf (
    .O(IO_sdram_dq_in[26]),
    .IO(IO_sdram_dq[26]),
    .I(n651_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_27_iobuf (
    .O(IO_sdram_dq_in[27]),
    .IO(IO_sdram_dq[27]),
    .I(n650_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_28_iobuf (
    .O(IO_sdram_dq_in[28]),
    .IO(IO_sdram_dq[28]),
    .I(n649_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_29_iobuf (
    .O(IO_sdram_dq_in[29]),
    .IO(IO_sdram_dq[29]),
    .I(n648_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_30_iobuf (
    .O(IO_sdram_dq_in[30]),
    .IO(IO_sdram_dq[30]),
    .I(n647_3),
    .OEN(IO_sdram_dq_31_101) 
);
  IOBUF IO_sdram_dq_31_iobuf (
    .O(IO_sdram_dq_in[31]),
    .IO(IO_sdram_dq[31]),
    .I(n646_3),
    .OEN(IO_sdram_dq_31_101) 
);
  OBUF slot_wait_obuf (
    .O(slot_wait),
    .I(slot_wait_d_4) 
);
  OBUF slot_intr_obuf (
    .O(slot_intr),
    .I(GND) 
);
  OBUF slot_data_dir_obuf (
    .O(slot_data_dir),
    .I(slot_data_dir_d) 
);
  OBUF busdir_obuf (
    .O(busdir),
    .I(busdir_d) 
);
  OBUF oe_n_obuf (
    .O(oe_n),
    .I(GND) 
);
  OBUF ws2812_led_obuf (
    .O(ws2812_led),
    .I(GND) 
);
  OBUF O_sdram_clk_obuf (
    .O(O_sdram_clk),
    .I(O_sdram_clk_d) 
);
  OBUF O_sdram_cke_obuf (
    .O(O_sdram_cke),
    .I(O_sdram_cke_d) 
);
  OBUF O_sdram_cs_n_obuf (
    .O(O_sdram_cs_n),
    .I(GND) 
);
  OBUF O_sdram_ras_n_obuf (
    .O(O_sdram_ras_n),
    .I(O_sdram_ras_n_d) 
);
  OBUF O_sdram_cas_n_obuf (
    .O(O_sdram_cas_n),
    .I(O_sdram_cas_n_d) 
);
  OBUF O_sdram_wen_n_obuf (
    .O(O_sdram_wen_n),
    .I(O_sdram_wen_n_d) 
);
  OBUF O_sdram_addr_0_obuf (
    .O(O_sdram_addr[0]),
    .I(O_sdram_addr_d[0]) 
);
  OBUF O_sdram_addr_1_obuf (
    .O(O_sdram_addr[1]),
    .I(O_sdram_addr_d[1]) 
);
  OBUF O_sdram_addr_2_obuf (
    .O(O_sdram_addr[2]),
    .I(O_sdram_addr_d[2]) 
);
  OBUF O_sdram_addr_3_obuf (
    .O(O_sdram_addr[3]),
    .I(O_sdram_addr_d[3]) 
);
  OBUF O_sdram_addr_4_obuf (
    .O(O_sdram_addr[4]),
    .I(O_sdram_addr_d[4]) 
);
  OBUF O_sdram_addr_5_obuf (
    .O(O_sdram_addr[5]),
    .I(O_sdram_addr_d[5]) 
);
  OBUF O_sdram_addr_6_obuf (
    .O(O_sdram_addr[6]),
    .I(O_sdram_addr_d[6]) 
);
  OBUF O_sdram_addr_7_obuf (
    .O(O_sdram_addr[7]),
    .I(O_sdram_addr_d[7]) 
);
  OBUF O_sdram_addr_8_obuf (
    .O(O_sdram_addr[8]),
    .I(GND) 
);
  OBUF O_sdram_addr_9_obuf (
    .O(O_sdram_addr[9]),
    .I(O_sdram_addr_d[9]) 
);
  OBUF O_sdram_addr_10_obuf (
    .O(O_sdram_addr[10]),
    .I(O_sdram_addr_d[10]) 
);
  OBUF O_sdram_ba_0_obuf (
    .O(O_sdram_ba[0]),
    .I(GND) 
);
  OBUF O_sdram_ba_1_obuf (
    .O(O_sdram_ba[1]),
    .I(GND) 
);
  OBUF O_sdram_dqm_0_obuf (
    .O(O_sdram_dqm[0]),
    .I(O_sdram_dqm_d[0]) 
);
  OBUF O_sdram_dqm_1_obuf (
    .O(O_sdram_dqm[1]),
    .I(O_sdram_dqm_d[1]) 
);
  OBUF O_sdram_dqm_2_obuf (
    .O(O_sdram_dqm[2]),
    .I(O_sdram_dqm_d[2]) 
);
  OBUF O_sdram_dqm_3_obuf (
    .O(O_sdram_dqm[3]),
    .I(O_sdram_dqm_d[3]) 
);
  LUT4 busdir_d_s (
    .F(busdir_d),
    .I0(slot_a_d[2]),
    .I1(busdir_d_5),
    .I2(slot_a_d[3]),
    .I3(w_iorq_rd) 
);
defparam busdir_d_s.INIT=16'h4000;
  LUT4 busdir_d_s0 (
    .F(busdir_d_5),
    .I0(slot_a_d[4]),
    .I1(slot_a_d[5]),
    .I2(slot_a_d[6]),
    .I3(slot_a_d[7]) 
);
defparam busdir_d_s0.INIT=16'h0100;
  INV IO_sdram_dq_31_s66 (
    .O(IO_sdram_dq_31_101),
    .I(n680_4) 
);
  Gowin_rPLL u_pll (
    .clk14m_d(clk14m_d),
    .clk215m(clk215m)
);
  Gowin_rPLL2 u_pll2 (
    .clk14m_d(clk14m_d),
    .clk85m(clk85m),
    .O_sdram_clk_d(O_sdram_clk_d),
    .pll_lock85(pll_lock85)
);
  Gowin_CLKDIV u_clkdiv (
    .clk85m(clk85m),
    .pll_lock85(pll_lock85),
    .clk42m(clk42m)
);
  msx_slot u_msx_slot (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .ff_busy(ff_busy),
    .w_register_write(w_register_write),
    .slot_iorq_n_d(slot_iorq_n_d),
    .slot_wr_n_d(slot_wr_n_d),
    .slot_rd_n_d(slot_rd_n_d),
    .slot_a_d(slot_a_d[7:0]),
    .slot_d_in(slot_d_in[7:0]),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_bus_valid(w_bus_valid),
    .slot_data_dir_d(slot_data_dir_d),
    .ff_valid_7(ff_valid_7),
    .w_bus_write(w_bus_write),
    .w_iorq_rd(w_iorq_rd),
    .w_bus_address(w_bus_address[1:0]),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .ff_rdata(ff_rdata[7:0])
);
  vdp u_v9958 (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .w_bus_write(w_bus_write),
    .w_bus_valid(w_bus_valid),
    .ff_valid_7(ff_valid_7),
    .slot_reset_n_d(slot_reset_n_d),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .ff_sdr_ready(ff_sdr_ready),
    .w_bus_wdata(w_bus_wdata[7:0]),
    .w_bus_address(w_bus_address[1:0]),
    .w_sdram_rdata(w_sdram_rdata[31:0]),
    .w_register_write(w_register_write),
    .w_bus_vdp_rdata_en(w_bus_vdp_rdata_en),
    .ff_busy(ff_busy),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_write(w_sdram_write),
    .w_sdram_valid(w_sdram_valid),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_de(w_video_de),
    .w_bus_vdp_rdata(w_bus_vdp_rdata[7:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0])
);
  DVI_TX_Top u_dvi (
    .clk42m(clk42m),
    .clk215m(clk215m),
    .slot_reset_n_d(slot_reset_n_d),
    .w_video_de(w_video_de),
    .w_video_vs(w_video_vs),
    .w_video_hs(w_video_hs),
    .w_video_r(w_video_r[7:0]),
    .w_video_g(w_video_g[7:0]),
    .w_video_b(w_video_b[7:0]),
    .tmds_clk_p(tmds_clk_p),
    .tmds_clk_n(tmds_clk_n),
    .n36_6(n36_6),
    .tmds_d_p(tmds_d_p[2:0]),
    .tmds_d_n(tmds_d_n[2:0])
);
  ip_sdram u_sdram (
    .clk85m(clk85m),
    .n36_6(n36_6),
    .O_sdram_clk_d(O_sdram_clk_d),
    .w_sdram_refresh(w_sdram_refresh),
    .w_sdram_valid(w_sdram_valid),
    .slot_reset_n_d(slot_reset_n_d),
    .w_sdram_write(w_sdram_write),
    .w_sdram_wdata(w_sdram_wdata[31:0]),
    .w_sdram_wdata_mask(w_sdram_wdata_mask[3:0]),
    .w_sdram_address(w_sdram_address[16:2]),
    .IO_sdram_dq_in(IO_sdram_dq_in[31:0]),
    .O_sdram_cke_d(O_sdram_cke_d),
    .ff_sdr_ready(ff_sdr_ready),
    .O_sdram_ras_n_d(O_sdram_ras_n_d),
    .O_sdram_cas_n_d(O_sdram_cas_n_d),
    .O_sdram_wen_n_d(O_sdram_wen_n_d),
    .n646_3(n646_3),
    .n647_3(n647_3),
    .n648_3(n648_3),
    .n649_3(n649_3),
    .n650_3(n650_3),
    .n651_3(n651_3),
    .n652_3(n652_3),
    .n653_3(n653_3),
    .n654_3(n654_3),
    .n655_3(n655_3),
    .n656_3(n656_3),
    .n657_3(n657_3),
    .n658_3(n658_3),
    .n659_3(n659_3),
    .n660_3(n660_3),
    .n661_3(n661_3),
    .n662_3(n662_3),
    .n663_3(n663_3),
    .n664_3(n664_3),
    .n665_3(n665_3),
    .n666_3(n666_3),
    .n667_3(n667_3),
    .n668_3(n668_3),
    .n669_3(n669_3),
    .n670_3(n670_3),
    .n671_3(n671_3),
    .n672_3(n672_3),
    .n673_3(n673_3),
    .n674_3(n674_3),
    .n675_3(n675_3),
    .n676_3(n676_3),
    .n677_3(n677_3),
    .n680_4(n680_4),
    .w_sdram_rdata_en(w_sdram_rdata_en),
    .slot_wait_d_4(slot_wait_d_4),
    .O_sdram_dqm_d(O_sdram_dqm_d[3:0]),
    .O_sdram_addr_d_0(O_sdram_addr_d[0]),
    .O_sdram_addr_d_1(O_sdram_addr_d[1]),
    .O_sdram_addr_d_2(O_sdram_addr_d[2]),
    .O_sdram_addr_d_3(O_sdram_addr_d[3]),
    .O_sdram_addr_d_4(O_sdram_addr_d[4]),
    .O_sdram_addr_d_5(O_sdram_addr_d[5]),
    .O_sdram_addr_d_6(O_sdram_addr_d[6]),
    .O_sdram_addr_d_7(O_sdram_addr_d[7]),
    .O_sdram_addr_d_9(O_sdram_addr_d[9]),
    .O_sdram_addr_d_10(O_sdram_addr_d[10]),
    .w_sdram_rdata(w_sdram_rdata[31:0])
);
  VCC VCC_cZ (
    .V(VCC)
);
  GND GND_cZ (
    .G(GND)
);
  GSR GSR (
    .GSRI(VCC) 
);
endmodule /* tangnano20k_vdp_cartridge */
