// Seed: 3396310386
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  supply1 id_6 = 1'b0;
  wire id_7;
  always force id_1 = id_7 == 1;
  wire id_8;
  assign id_4 = 1;
endmodule
module module_1 ();
  tri id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  logic [7:0] id_2;
  wire id_3;
  assign id_2[1'b0] = 1;
  wire id_4;
endmodule
