#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000029930f0 .scope module, "CPUTester1" "CPUTester1" 2 6;
 .timescale 0 0;
v00000000029fd4a0_0 .var "clk", 0 0;
v00000000029fe8a0_0 .var/i "index", 31 0;
v00000000029fcfa0_0 .var "reset", 0 0;
S_0000000002990940 .scope module, "CPU_Test1" "mipsCPUData1" 2 14, 3 1 0, S_00000000029930f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v00000000029fb600_0 .net *"_s7", 3 0, L_0000000002a6e4f0;  1 drivers
v00000000029faac0_0 .net "aluCode", 2 0, v0000000002976200_0;  1 drivers
v00000000029fa3e0_0 .net "aluMuxOut", 31 0, v0000000002974a40_0;  1 drivers
v00000000029fa520_0 .net "aluOut", 31 0, v00000000029f9bc0_0;  1 drivers
v00000000029fa8e0_0 .net "aluSource", 0 0, v0000000002974680_0;  1 drivers
v00000000029fab60_0 .net "andOut", 0 0, v00000000029f9c60_0;  1 drivers
v00000000029fa980_0 .net "branch", 0 0, v00000000029436e0_0;  1 drivers
v00000000029fafc0_0 .net "branchAddOut", 31 0, v00000000029fb380_0;  1 drivers
v00000000029fb740_0 .net "branchMuxOut", 31 0, v00000000029760c0_0;  1 drivers
v00000000029fb7e0_0 .net "clk", 0 0, v00000000029fd4a0_0;  1 drivers
v00000000029faa20_0 .net "instruction", 31 0, L_0000000002a09440;  1 drivers
v00000000029fac00_0 .net "jump", 0 0, v00000000029426a0_0;  1 drivers
v00000000029f9d00_0 .net "memRead", 0 0, v0000000002942560_0;  1 drivers
v00000000029f9da0_0 .net "memWrite", 0 0, v000000000290bc50_0;  1 drivers
v00000000029fdc20_0 .net "mem_to_reg", 0 0, v00000000029f8d30_0;  1 drivers
v00000000029fdcc0_0 .net "next", 31 0, v00000000029f9690_0;  1 drivers
v00000000029fd2c0_0 .net "pcAdd4", 31 0, L_0000000002a6cf10;  1 drivers
v00000000029fcd20_0 .net "pcOut", 31 0, v00000000029f8f10_0;  1 drivers
v00000000029fda40_0 .net "ramMuxOut", 31 0, v00000000029f7ed0_0;  1 drivers
v00000000029fcf00_0 .net "ramOut", 31 0, v00000000029fa020_0;  1 drivers
v00000000029fcbe0_0 .net "regMuxOut", 4 0, v00000000029f8ab0_0;  1 drivers
v00000000029fcdc0_0 .net "regOutA", 31 0, v00000000029f86f0_0;  1 drivers
v00000000029fe760_0 .net "regOutB", 31 0, v00000000029f90f0_0;  1 drivers
v00000000029fde00_0 .net "reg_dst", 0 0, v00000000029f8470_0;  1 drivers
v00000000029fd360_0 .net "reg_write", 0 0, v00000000029f9870_0;  1 drivers
v00000000029fd180_0 .net "reset", 0 0, v00000000029fcfa0_0;  1 drivers
v00000000029fcaa0_0 .net "shftLeft28Out", 27 0, v00000000029fad40_0;  1 drivers
v00000000029fce60_0 .net "shftLeftOut", 31 0, v00000000029fa5c0_0;  1 drivers
v00000000029fe440_0 .net "signExtOut", 31 0, v00000000029fade0_0;  1 drivers
v00000000029fcc80_0 .net "unSign", 0 0, v00000000029f7d90_0;  1 drivers
v00000000029fdae0_0 .net "zFlag", 0 0, v00000000029f9f80_0;  1 drivers
L_0000000002a094e0 .part L_0000000002a09440, 26, 6;
L_0000000002a6ce70 .part L_0000000002a09440, 16, 5;
L_0000000002a6d410 .part L_0000000002a09440, 11, 5;
L_0000000002a6e4f0 .part L_0000000002a6cf10, 28, 4;
L_0000000002a6dcd0 .concat [ 28 4 0 0], v00000000029fad40_0, L_0000000002a6e4f0;
L_0000000002a6cd30 .part L_0000000002a09440, 21, 5;
L_0000000002a6ef90 .part L_0000000002a09440, 16, 5;
L_0000000002a6deb0 .part L_0000000002a09440, 0, 6;
L_0000000002a6d870 .part L_0000000002a09440, 0, 16;
L_0000000002a6cab0 .part L_0000000002a09440, 0, 26;
S_000000000295dc20 .scope module, "ALU_Mux" "mux32" 3 74, 4 23 0, S_0000000002990940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002976020_0 .net "one", 31 0, v00000000029fade0_0;  alias, 1 drivers
v0000000002974a40_0 .var "result", 31 0;
v0000000002975a80_0 .net "s", 0 0, v0000000002974680_0;  alias, 1 drivers
v0000000002976480_0 .net "zero", 31 0, v00000000029f90f0_0;  alias, 1 drivers
E_000000000297ee00 .event edge, v0000000002975a80_0, v0000000002976480_0, v0000000002976020_0;
S_000000000295dda0 .scope module, "Branch_Mux" "mux32" 3 76, 4 23 0, S_0000000002990940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002975bc0_0 .net "one", 31 0, v00000000029fb380_0;  alias, 1 drivers
v00000000029760c0_0 .var "result", 31 0;
v0000000002974d60_0 .net "s", 0 0, v00000000029f9c60_0;  alias, 1 drivers
v0000000002976160_0 .net "zero", 31 0, L_0000000002a6cf10;  alias, 1 drivers
E_000000000297e700 .event edge, v0000000002974d60_0, v0000000002976160_0, v0000000002975bc0_0;
S_000000000292d1f0 .scope module, "Control_Unit" "control" 3 67, 5 1 0, S_0000000002990940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "reg_write"
    .port_info 5 /OUTPUT 1 "alu_src"
    .port_info 6 /OUTPUT 1 "memRead"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 1 "unSign"
    .port_info 12 /OUTPUT 3 "aluCode"
v0000000002976200_0 .var "aluCode", 2 0;
v0000000002974680_0 .var "alu_src", 0 0;
v00000000029436e0_0 .var "branch", 0 0;
v0000000002941fc0_0 .net "clk", 0 0, v00000000029fd4a0_0;  alias, 1 drivers
v00000000029426a0_0 .var "jump", 0 0;
v0000000002942560_0 .var "memRead", 0 0;
v000000000290bc50_0 .var "memWrite", 0 0;
v00000000029f8d30_0 .var "mem_to_reg", 0 0;
v00000000029f83d0_0 .net "opcode", 5 0, L_0000000002a094e0;  1 drivers
v00000000029f8470_0 .var "reg_dst", 0 0;
v00000000029f9870_0 .var "reg_write", 0 0;
v00000000029f7a70_0 .net "reset", 0 0, v00000000029fcfa0_0;  alias, 1 drivers
v00000000029f7d90_0 .var "unSign", 0 0;
E_000000000297ee40 .event posedge, v0000000002941fc0_0;
S_000000000292d370 .scope module, "Instruction_Memory" "instructMemTest1" 3 64, 5 233 0, S_0000000002990940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
v00000000029f8dd0_0 .net "Enable", 0 0, v00000000029fd4a0_0;  alias, 1 drivers
v00000000029f9550_0 .net "Instruction", 31 0, L_0000000002a09440;  alias, 1 drivers
v00000000029f8150 .array "Mem", 511 0, 7 0;
v00000000029f7b10_0 .net "PC", 31 0, v00000000029f8f10_0;  alias, 1 drivers
v00000000029f8330_0 .net *"_s0", 7 0, L_0000000002a09ee0;  1 drivers
v00000000029f8510_0 .net *"_s10", 32 0, L_0000000002a098a0;  1 drivers
v00000000029f9370_0 .net *"_s12", 7 0, L_0000000002a09a80;  1 drivers
v00000000029f9410_0 .net *"_s14", 32 0, L_0000000002a0a020;  1 drivers
L_0000000002a0cab8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029f81f0_0 .net *"_s17", 0 0, L_0000000002a0cab8;  1 drivers
L_0000000002a0cb00 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000000029f79d0_0 .net/2u *"_s18", 32 0, L_0000000002a0cb00;  1 drivers
v00000000029f9230_0 .net *"_s2", 7 0, L_0000000002a09b20;  1 drivers
v00000000029f7bb0_0 .net *"_s20", 32 0, L_0000000002a0a8e0;  1 drivers
v00000000029f92d0_0 .net *"_s22", 7 0, L_0000000002a09bc0;  1 drivers
v00000000029f8290_0 .net *"_s24", 32 0, L_0000000002a09c60;  1 drivers
L_0000000002a0cb48 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029f8c90_0 .net *"_s27", 0 0, L_0000000002a0cb48;  1 drivers
L_0000000002a0cb90 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000000029f8e70_0 .net/2u *"_s28", 32 0, L_0000000002a0cb90;  1 drivers
v00000000029f8010_0 .net *"_s30", 32 0, L_0000000002a093a0;  1 drivers
v00000000029f9190_0 .net *"_s4", 32 0, L_0000000002a09f80;  1 drivers
L_0000000002a0ca28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029f7c50_0 .net *"_s7", 0 0, L_0000000002a0ca28;  1 drivers
L_0000000002a0ca70 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000029f94b0_0 .net/2u *"_s8", 32 0, L_0000000002a0ca70;  1 drivers
L_0000000002a09ee0 .array/port v00000000029f8150, v00000000029f8f10_0;
L_0000000002a09b20 .array/port v00000000029f8150, L_0000000002a098a0;
L_0000000002a09f80 .concat [ 32 1 0 0], v00000000029f8f10_0, L_0000000002a0ca28;
L_0000000002a098a0 .arith/sum 33, L_0000000002a09f80, L_0000000002a0ca70;
L_0000000002a09a80 .array/port v00000000029f8150, L_0000000002a0a8e0;
L_0000000002a0a020 .concat [ 32 1 0 0], v00000000029f8f10_0, L_0000000002a0cab8;
L_0000000002a0a8e0 .arith/sum 33, L_0000000002a0a020, L_0000000002a0cb00;
L_0000000002a09bc0 .array/port v00000000029f8150, L_0000000002a093a0;
L_0000000002a09c60 .concat [ 32 1 0 0], v00000000029f8f10_0, L_0000000002a0cb48;
L_0000000002a093a0 .arith/sum 33, L_0000000002a09c60, L_0000000002a0cb90;
L_0000000002a09440 .concat [ 8 8 8 8], L_0000000002a09bc0, L_0000000002a09a80, L_0000000002a09b20, L_0000000002a09ee0;
S_000000000294b000 .scope module, "Jump_Mux" "mux32" 3 77, 4 23 0, S_0000000002990940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029f95f0_0 .net "one", 31 0, L_0000000002a6dcd0;  1 drivers
v00000000029f9690_0 .var "result", 31 0;
v00000000029f7cf0_0 .net "s", 0 0, v00000000029426a0_0;  alias, 1 drivers
v00000000029f9730_0 .net "zero", 31 0, v00000000029760c0_0;  alias, 1 drivers
E_000000000297f7c0 .event edge, v00000000029426a0_0, v00000000029760c0_0, v00000000029f95f0_0;
S_000000000285d5a0 .scope module, "Program_Counter" "ProgramCounter" 3 60, 5 332 0, S_0000000002990940;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
v00000000029f7e30_0 .net "Clk", 0 0, v00000000029fd4a0_0;  alias, 1 drivers
v00000000029f85b0_0 .net "PCNext", 31 0, v00000000029f9690_0;  alias, 1 drivers
v00000000029f8f10_0 .var "PCResult", 31 0;
v00000000029f8fb0_0 .net "Reset", 0 0, v00000000029fcfa0_0;  alias, 1 drivers
S_000000000285d720 .scope module, "RAM_Mux" "mux32" 3 75, 4 23 0, S_0000000002990940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029f97d0_0 .net "one", 31 0, v00000000029f9bc0_0;  alias, 1 drivers
v00000000029f7ed0_0 .var "result", 31 0;
v00000000029f8650_0 .net "s", 0 0, v00000000029f8d30_0;  alias, 1 drivers
v00000000029f9050_0 .net "zero", 31 0, v00000000029fa020_0;  alias, 1 drivers
E_00000000029806c0 .event edge, v00000000029f8d30_0, v00000000029f9050_0, v00000000029f97d0_0;
S_0000000002850c00 .scope module, "Register_File" "RegisterFile" 3 80, 6 1 0, S_0000000002990940;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v00000000029f8b50_0 .net "A_Address", 4 0, L_0000000002a6cd30;  1 drivers
v00000000029f86f0_0 .var "A_Data", 31 0;
v00000000029f7f70_0 .net "B_Address", 4 0, L_0000000002a6ef90;  1 drivers
v00000000029f90f0_0 .var "B_Data", 31 0;
v00000000029f80b0_0 .net "C_Address", 4 0, v00000000029f8ab0_0;  alias, 1 drivers
v00000000029f8790_0 .net "C_Data", 31 0, v00000000029f7ed0_0;  alias, 1 drivers
v00000000029f8830_0 .net "Clk", 0 0, v00000000029fd4a0_0;  alias, 1 drivers
v00000000029f88d0 .array "Registers", 31 0, 31 0;
v00000000029f8970_0 .net "Write", 0 0, v00000000029f8d30_0;  alias, 1 drivers
v00000000029f88d0_0 .array/port v00000000029f88d0, 0;
v00000000029f88d0_1 .array/port v00000000029f88d0, 1;
v00000000029f88d0_2 .array/port v00000000029f88d0, 2;
E_00000000029828c0/0 .event edge, v00000000029f8b50_0, v00000000029f88d0_0, v00000000029f88d0_1, v00000000029f88d0_2;
v00000000029f88d0_3 .array/port v00000000029f88d0, 3;
v00000000029f88d0_4 .array/port v00000000029f88d0, 4;
v00000000029f88d0_5 .array/port v00000000029f88d0, 5;
v00000000029f88d0_6 .array/port v00000000029f88d0, 6;
E_00000000029828c0/1 .event edge, v00000000029f88d0_3, v00000000029f88d0_4, v00000000029f88d0_5, v00000000029f88d0_6;
v00000000029f88d0_7 .array/port v00000000029f88d0, 7;
v00000000029f88d0_8 .array/port v00000000029f88d0, 8;
v00000000029f88d0_9 .array/port v00000000029f88d0, 9;
v00000000029f88d0_10 .array/port v00000000029f88d0, 10;
E_00000000029828c0/2 .event edge, v00000000029f88d0_7, v00000000029f88d0_8, v00000000029f88d0_9, v00000000029f88d0_10;
v00000000029f88d0_11 .array/port v00000000029f88d0, 11;
v00000000029f88d0_12 .array/port v00000000029f88d0, 12;
v00000000029f88d0_13 .array/port v00000000029f88d0, 13;
v00000000029f88d0_14 .array/port v00000000029f88d0, 14;
E_00000000029828c0/3 .event edge, v00000000029f88d0_11, v00000000029f88d0_12, v00000000029f88d0_13, v00000000029f88d0_14;
v00000000029f88d0_15 .array/port v00000000029f88d0, 15;
v00000000029f88d0_16 .array/port v00000000029f88d0, 16;
v00000000029f88d0_17 .array/port v00000000029f88d0, 17;
v00000000029f88d0_18 .array/port v00000000029f88d0, 18;
E_00000000029828c0/4 .event edge, v00000000029f88d0_15, v00000000029f88d0_16, v00000000029f88d0_17, v00000000029f88d0_18;
v00000000029f88d0_19 .array/port v00000000029f88d0, 19;
v00000000029f88d0_20 .array/port v00000000029f88d0, 20;
v00000000029f88d0_21 .array/port v00000000029f88d0, 21;
v00000000029f88d0_22 .array/port v00000000029f88d0, 22;
E_00000000029828c0/5 .event edge, v00000000029f88d0_19, v00000000029f88d0_20, v00000000029f88d0_21, v00000000029f88d0_22;
v00000000029f88d0_23 .array/port v00000000029f88d0, 23;
v00000000029f88d0_24 .array/port v00000000029f88d0, 24;
v00000000029f88d0_25 .array/port v00000000029f88d0, 25;
v00000000029f88d0_26 .array/port v00000000029f88d0, 26;
E_00000000029828c0/6 .event edge, v00000000029f88d0_23, v00000000029f88d0_24, v00000000029f88d0_25, v00000000029f88d0_26;
v00000000029f88d0_27 .array/port v00000000029f88d0, 27;
v00000000029f88d0_28 .array/port v00000000029f88d0, 28;
v00000000029f88d0_29 .array/port v00000000029f88d0, 29;
v00000000029f88d0_30 .array/port v00000000029f88d0, 30;
E_00000000029828c0/7 .event edge, v00000000029f88d0_27, v00000000029f88d0_28, v00000000029f88d0_29, v00000000029f88d0_30;
v00000000029f88d0_31 .array/port v00000000029f88d0, 31;
E_00000000029828c0/8 .event edge, v00000000029f88d0_31, v00000000029f7f70_0;
E_00000000029828c0 .event/or E_00000000029828c0/0, E_00000000029828c0/1, E_00000000029828c0/2, E_00000000029828c0/3, E_00000000029828c0/4, E_00000000029828c0/5, E_00000000029828c0/6, E_00000000029828c0/7, E_00000000029828c0/8;
S_00000000008cd4f0 .scope module, "Register_Mux" "mux4" 3 73, 4 13 0, S_0000000002990940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v00000000029f8a10_0 .net "one", 4 0, L_0000000002a6d410;  1 drivers
v00000000029f8ab0_0 .var "result", 4 0;
v00000000029f8bf0_0 .net "s", 0 0, v00000000029f8470_0;  alias, 1 drivers
v00000000029f9a80_0 .net "zero", 4 0, L_0000000002a6ce70;  1 drivers
E_00000000029826c0 .event edge, v00000000029f8470_0, v00000000029f9a80_0, v00000000029f8a10_0;
S_00000000008cd670 .scope module, "addFour" "addplus4" 3 93, 7 3 0, S_0000000002990940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_0000000002a0cbd8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000029fa160_0 .net/2u *"_s0", 31 0, L_0000000002a0cbd8;  1 drivers
v00000000029fa7a0_0 .net "pc", 31 0, v00000000029f8f10_0;  alias, 1 drivers
v00000000029fb420_0 .net "result", 31 0, L_0000000002a6cf10;  alias, 1 drivers
L_0000000002a6cf10 .arith/sum 32, v00000000029f8f10_0, L_0000000002a0cbd8;
S_00000000028a9bb0 .scope module, "adder" "adder" 3 94, 7 8 0, S_0000000002990940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v00000000029f9b20_0 .net "entry0", 31 0, v00000000029fa5c0_0;  alias, 1 drivers
v00000000029fb060_0 .net "entry1", 31 0, L_0000000002a6cf10;  alias, 1 drivers
v00000000029fb380_0 .var "result", 31 0;
E_0000000002982940 .event edge, v00000000029f9b20_0, v0000000002976160_0;
S_00000000028a9d30 .scope module, "alu" "ALU" 3 83, 8 1 0, S_0000000002990940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /INPUT 3 "aluCode"
v00000000029f9bc0_0 .var "Result", 31 0;
v00000000029fb100_0 .net "a", 31 0, v00000000029f86f0_0;  alias, 1 drivers
v00000000029fae80_0 .net "aluCode", 2 0, v0000000002976200_0;  alias, 1 drivers
v00000000029fb880_0 .net "b", 31 0, v0000000002974a40_0;  alias, 1 drivers
v00000000029faca0_0 .var/i "counter", 31 0;
v00000000029fa660_0 .var/i "index", 31 0;
v00000000029fb1a0_0 .net "operation", 5 0, L_0000000002a6deb0;  1 drivers
v00000000029fa0c0_0 .var "tempVar", 31 0;
v00000000029fb4c0_0 .var/i "var", 31 0;
v00000000029f9f80_0 .var "zeroFlag", 0 0;
E_0000000002982980 .event edge, v00000000029fb1a0_0, v0000000002974a40_0, v00000000029f86f0_0;
S_00000000029fc470 .scope module, "ram" "RAM" 3 86, 9 1 0, S_0000000002990940;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /OUTPUT 32 "output_destination"
    .port_info 5 /INPUT 32 "dataIn"
P_000000000294b180 .param/l "address_width" 0 9 7, +C4<00000000000000000000000000000101>;
P_000000000294b1b8 .param/l "bus_width" 0 9 6, +C4<00000000000000000000000000100000>;
P_000000000294b1f0 .param/l "words_no" 0 9 5, +C4<00000000000000000000000000100000>;
v00000000029fa2a0_0 .net "address", 31 0, v00000000029f9bc0_0;  alias, 1 drivers
v00000000029f99e0_0 .net "clk", 0 0, v00000000029fd4a0_0;  alias, 1 drivers
v00000000029fb560_0 .net "dataIn", 31 0, v00000000029f90f0_0;  alias, 1 drivers
v00000000029faf20 .array "mem", 31 0, 31 0;
v00000000029fa020_0 .var "output_destination", 31 0;
v00000000029fa200_0 .net "read", 0 0, v0000000002942560_0;  alias, 1 drivers
v00000000029fb2e0_0 .net "write", 0 0, v000000000290bc50_0;  alias, 1 drivers
S_00000000029fbff0 .scope module, "shftJump" "shftLeft28" 3 91, 7 20 0, S_0000000002990940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v00000000029fa700_0 .net "in", 25 0, L_0000000002a6cab0;  1 drivers
v00000000029fad40_0 .var "result", 27 0;
E_0000000002982bc0 .event edge, v00000000029fa700_0;
S_00000000029fc5f0 .scope module, "shftLeft" "shftLeft" 3 92, 7 42 0, S_0000000002990940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v00000000029fb240_0 .net "in", 31 0, v00000000029fade0_0;  alias, 1 drivers
v00000000029fa5c0_0 .var "result", 31 0;
E_0000000002982680 .event edge, v0000000002976020_0;
S_00000000029fc2f0 .scope module, "signExt" "signExtender" 3 90, 7 27 0, S_0000000002990940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v00000000029fa480_0 .net "ins", 15 0, L_0000000002a6d870;  1 drivers
v00000000029fade0_0 .var "result", 31 0;
v00000000029fa840_0 .var "tempOnes", 15 0;
v00000000029fa340_0 .var "tempZero", 15 0;
v00000000029f9e40_0 .net "unSign", 0 0, v00000000029f7d90_0;  alias, 1 drivers
E_0000000002983180 .event edge, v00000000029fa480_0;
S_00000000029fc170 .scope module, "simpleAND" "AND" 3 95, 7 14 0, S_0000000002990940;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v00000000029f9ee0_0 .net "Z_flag", 0 0, v00000000029f9f80_0;  alias, 1 drivers
v00000000029fb6a0_0 .net "branch", 0 0, v00000000029436e0_0;  alias, 1 drivers
v00000000029f9c60_0 .var "result", 0 0;
E_0000000002982d00 .event edge, v00000000029f9f80_0, v00000000029436e0_0;
S_0000000002928d10 .scope module, "mipsCPUData2" "mipsCPUData2" 3 106;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0000000002a031b0_0 .net *"_s7", 3 0, L_0000000002a6d5f0;  1 drivers
v0000000002a04650_0 .net "aluCode", 2 0, v00000000029fca00_0;  1 drivers
v0000000002a03c50_0 .net "aluMuxOut", 31 0, v00000000029fdea0_0;  1 drivers
v0000000002a02f30_0 .net "aluOut", 31 0, v0000000002a001d0_0;  1 drivers
v0000000002a041f0_0 .net "aluSource", 0 0, v00000000029fd040_0;  1 drivers
v0000000002a03ed0_0 .net "andOut", 0 0, v0000000002a03b10_0;  1 drivers
v0000000002a034d0_0 .net "branch", 0 0, v00000000029fe580_0;  1 drivers
v0000000002a03250_0 .net "branchAddOut", 31 0, v00000000029ff9b0_0;  1 drivers
v0000000002a036b0_0 .net "branchMuxOut", 31 0, v00000000029fdf40_0;  1 drivers
o00000000029a7cd8 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a04510_0 .net "clk", 0 0, o00000000029a7cd8;  0 drivers
v0000000002a045b0_0 .net "instruction", 31 0, L_0000000002a6d690;  1 drivers
v0000000002a03e30_0 .net "jump", 0 0, v00000000029fe4e0_0;  1 drivers
v0000000002a03750_0 .net "memRead", 0 0, v00000000029fe620_0;  1 drivers
v0000000002a032f0_0 .net "memWrite", 0 0, v00000000029fe080_0;  1 drivers
v0000000002a037f0_0 .net "mem_to_reg", 0 0, v00000000029fe6c0_0;  1 drivers
v0000000002a03890_0 .net "next", 31 0, v0000000002a00310_0;  1 drivers
v0000000002a02b70_0 .net "pcAdd4", 31 0, L_0000000002a6d9b0;  1 drivers
v0000000002a03070_0 .net "pcOut", 31 0, v00000000029ffb90_0;  1 drivers
v0000000002a04150_0 .net "ramMuxOut", 31 0, v00000000029ff4b0_0;  1 drivers
v0000000002a03d90_0 .net "ramOut", 31 0, v0000000002a04830_0;  1 drivers
v0000000002a04790_0 .net "regMuxOut", 4 0, v00000000029ffaf0_0;  1 drivers
v0000000002a048d0_0 .net "regOutA", 31 0, v0000000002a00630_0;  1 drivers
v0000000002a03f70_0 .net "regOutB", 31 0, v00000000029ff050_0;  1 drivers
v0000000002a04330_0 .net "reg_dst", 0 0, v00000000029fe1c0_0;  1 drivers
v0000000002a02ad0_0 .net "reg_write", 0 0, v00000000029fd680_0;  1 drivers
o00000000029a7e58 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a043d0_0 .net "reset", 0 0, o00000000029a7e58;  0 drivers
v0000000002a02c10_0 .net "shftLeft28Out", 27 0, v0000000002a040b0_0;  1 drivers
v0000000002a02cb0_0 .net "shftLeftOut", 31 0, v0000000002a02a30_0;  1 drivers
v0000000002a02d50_0 .net "signExtOut", 31 0, v0000000002a03430_0;  1 drivers
v0000000002a05760_0 .net "unSign", 0 0, v00000000029fe120_0;  1 drivers
v0000000002a06520_0 .net "zFlag", 0 0, v0000000002a03390_0;  1 drivers
L_0000000002a6e630 .part L_0000000002a6d690, 26, 6;
L_0000000002a6f030 .part L_0000000002a6d690, 16, 5;
L_0000000002a6ea90 .part L_0000000002a6d690, 11, 5;
L_0000000002a6d5f0 .part L_0000000002a6d9b0, 28, 4;
L_0000000002a6f170 .concat [ 28 4 0 0], v0000000002a040b0_0, L_0000000002a6d5f0;
L_0000000002a6e130 .part L_0000000002a6d690, 21, 5;
L_0000000002a6cfb0 .part L_0000000002a6d690, 16, 5;
L_0000000002a6d910 .part L_0000000002a6d690, 0, 6;
L_0000000002a6f210 .part L_0000000002a6d690, 0, 16;
L_0000000002a6ed10 .part L_0000000002a6d690, 0, 26;
S_00000000029fc770 .scope module, "ALU_Mux" "mux32" 3 179, 4 23 0, S_0000000002928d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029fd5e0_0 .net "one", 31 0, v0000000002a03430_0;  alias, 1 drivers
v00000000029fdea0_0 .var "result", 31 0;
v00000000029fdb80_0 .net "s", 0 0, v00000000029fd040_0;  alias, 1 drivers
v00000000029fe300_0 .net "zero", 31 0, v00000000029ff050_0;  alias, 1 drivers
E_0000000002982d80 .event edge, v00000000029fdb80_0, v00000000029fe300_0, v00000000029fd5e0_0;
S_00000000029fb9f0 .scope module, "Branch_Mux" "mux32" 3 181, 4 23 0, S_0000000002928d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029fd220_0 .net "one", 31 0, v00000000029ff9b0_0;  alias, 1 drivers
v00000000029fdf40_0 .var "result", 31 0;
v00000000029fd400_0 .net "s", 0 0, v0000000002a03b10_0;  alias, 1 drivers
v00000000029fd540_0 .net "zero", 31 0, L_0000000002a6d9b0;  alias, 1 drivers
E_0000000002982740 .event edge, v00000000029fd400_0, v00000000029fd540_0, v00000000029fd220_0;
S_00000000029fbb70 .scope module, "Control_Unit" "control" 3 172, 5 1 0, S_0000000002928d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "reg_write"
    .port_info 5 /OUTPUT 1 "alu_src"
    .port_info 6 /OUTPUT 1 "memRead"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 1 "unSign"
    .port_info 12 /OUTPUT 3 "aluCode"
v00000000029fca00_0 .var "aluCode", 2 0;
v00000000029fd040_0 .var "alu_src", 0 0;
v00000000029fe580_0 .var "branch", 0 0;
v00000000029fdfe0_0 .net "clk", 0 0, o00000000029a7cd8;  alias, 0 drivers
v00000000029fe4e0_0 .var "jump", 0 0;
v00000000029fe620_0 .var "memRead", 0 0;
v00000000029fe080_0 .var "memWrite", 0 0;
v00000000029fe6c0_0 .var "mem_to_reg", 0 0;
v00000000029fd7c0_0 .net "opcode", 5 0, L_0000000002a6e630;  1 drivers
v00000000029fe1c0_0 .var "reg_dst", 0 0;
v00000000029fd680_0 .var "reg_write", 0 0;
v00000000029fd0e0_0 .net "reset", 0 0, o00000000029a7e58;  alias, 0 drivers
v00000000029fe120_0 .var "unSign", 0 0;
E_0000000002983340 .event posedge, v00000000029fdfe0_0;
S_00000000029fbcf0 .scope module, "Instruction_Memory" "instructMemTest2" 3 169, 5 312 0, S_0000000002928d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
v00000000029fe800_0 .net "Enable", 0 0, o00000000029a7cd8;  alias, 0 drivers
v00000000029fe260_0 .net "Instruction", 31 0, L_0000000002a6d690;  alias, 1 drivers
v00000000029fd720 .array "Mem", 511 0, 7 0;
v00000000029fe3a0_0 .net "PC", 31 0, v00000000029ffb90_0;  alias, 1 drivers
v00000000029fcb40_0 .net *"_s0", 7 0, L_0000000002a6d7d0;  1 drivers
v00000000029fd860_0 .net *"_s10", 32 0, L_0000000002a6dd70;  1 drivers
v00000000029fdd60_0 .net *"_s12", 7 0, L_0000000002a6cdd0;  1 drivers
v00000000029fd900_0 .net *"_s14", 32 0, L_0000000002a6f0d0;  1 drivers
L_0000000002a0ccb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029fd9a0_0 .net *"_s17", 0 0, L_0000000002a0ccb0;  1 drivers
L_0000000002a0ccf8 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000000029fec90_0 .net/2u *"_s18", 32 0, L_0000000002a0ccf8;  1 drivers
v00000000029ff910_0 .net *"_s2", 7 0, L_0000000002a6df50;  1 drivers
v00000000029ff730_0 .net *"_s20", 32 0, L_0000000002a6d2d0;  1 drivers
v00000000029ffc30_0 .net *"_s22", 7 0, L_0000000002a6ebd0;  1 drivers
v00000000029ff870_0 .net *"_s24", 32 0, L_0000000002a6ec70;  1 drivers
L_0000000002a0cd40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002a00090_0 .net *"_s27", 0 0, L_0000000002a0cd40;  1 drivers
L_0000000002a0cd88 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000000029ff5f0_0 .net/2u *"_s28", 32 0, L_0000000002a0cd88;  1 drivers
v0000000002a00270_0 .net *"_s30", 32 0, L_0000000002a6d4b0;  1 drivers
v00000000029fedd0_0 .net *"_s4", 32 0, L_0000000002a6eb30;  1 drivers
L_0000000002a0cc20 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000029fed30_0 .net *"_s7", 0 0, L_0000000002a0cc20;  1 drivers
L_0000000002a0cc68 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000029fefb0_0 .net/2u *"_s8", 32 0, L_0000000002a0cc68;  1 drivers
L_0000000002a6d7d0 .array/port v00000000029fd720, v00000000029ffb90_0;
L_0000000002a6df50 .array/port v00000000029fd720, L_0000000002a6dd70;
L_0000000002a6eb30 .concat [ 32 1 0 0], v00000000029ffb90_0, L_0000000002a0cc20;
L_0000000002a6dd70 .arith/sum 33, L_0000000002a6eb30, L_0000000002a0cc68;
L_0000000002a6cdd0 .array/port v00000000029fd720, L_0000000002a6d2d0;
L_0000000002a6f0d0 .concat [ 32 1 0 0], v00000000029ffb90_0, L_0000000002a0ccb0;
L_0000000002a6d2d0 .arith/sum 33, L_0000000002a6f0d0, L_0000000002a0ccf8;
L_0000000002a6ebd0 .array/port v00000000029fd720, L_0000000002a6d4b0;
L_0000000002a6ec70 .concat [ 32 1 0 0], v00000000029ffb90_0, L_0000000002a0cd40;
L_0000000002a6d4b0 .arith/sum 33, L_0000000002a6ec70, L_0000000002a0cd88;
L_0000000002a6d690 .concat [ 8 8 8 8], L_0000000002a6ebd0, L_0000000002a6cdd0, L_0000000002a6df50, L_0000000002a6d7d0;
S_00000000029fbe70 .scope module, "Jump_Mux" "mux32" 3 182, 4 23 0, S_0000000002928d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029febf0_0 .net "one", 31 0, L_0000000002a6f170;  1 drivers
v0000000002a00310_0 .var "result", 31 0;
v0000000002a006d0_0 .net "s", 0 0, v00000000029fe4e0_0;  alias, 1 drivers
v00000000029ff7d0_0 .net "zero", 31 0, v00000000029fdf40_0;  alias, 1 drivers
E_0000000002983040 .event edge, v00000000029fe4e0_0, v00000000029fdf40_0, v00000000029febf0_0;
S_0000000002a01aa0 .scope module, "Program_Counter" "ProgramCounter" 3 165, 5 332 0, S_0000000002928d10;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
v0000000002a00450_0 .net "Clk", 0 0, o00000000029a7cd8;  alias, 0 drivers
v00000000029fff50_0 .net "PCNext", 31 0, v0000000002a00310_0;  alias, 1 drivers
v00000000029ffb90_0 .var "PCResult", 31 0;
v0000000002a00770_0 .net "Reset", 0 0, o00000000029a7e58;  alias, 0 drivers
S_0000000002a01da0 .scope module, "RAM_Mux" "mux32" 3 180, 4 23 0, S_0000000002928d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v00000000029ffcd0_0 .net "one", 31 0, v0000000002a001d0_0;  alias, 1 drivers
v00000000029ff4b0_0 .var "result", 31 0;
v0000000002a00810_0 .net "s", 0 0, v00000000029fe6c0_0;  alias, 1 drivers
v0000000002a003b0_0 .net "zero", 31 0, v0000000002a04830_0;  alias, 1 drivers
E_0000000002982e00 .event edge, v00000000029fe6c0_0, v0000000002a003b0_0, v00000000029ffcd0_0;
S_0000000002a01320 .scope module, "Register_File" "RegisterFile" 3 185, 6 1 0, S_0000000002928d10;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v00000000029ffd70_0 .net "A_Address", 4 0, L_0000000002a6e130;  1 drivers
v0000000002a00630_0 .var "A_Data", 31 0;
v00000000029ffe10_0 .net "B_Address", 4 0, L_0000000002a6cfb0;  1 drivers
v00000000029ff050_0 .var "B_Data", 31 0;
v00000000029ffa50_0 .net "C_Address", 4 0, v00000000029ffaf0_0;  alias, 1 drivers
v00000000029ff190_0 .net "C_Data", 31 0, v00000000029ff4b0_0;  alias, 1 drivers
v00000000029feab0_0 .net "Clk", 0 0, o00000000029a7cd8;  alias, 0 drivers
v00000000029fee70 .array "Registers", 31 0, 31 0;
v00000000029ff370_0 .net "Write", 0 0, v00000000029fe6c0_0;  alias, 1 drivers
v00000000029fee70_0 .array/port v00000000029fee70, 0;
v00000000029fee70_1 .array/port v00000000029fee70, 1;
v00000000029fee70_2 .array/port v00000000029fee70, 2;
E_0000000002983300/0 .event edge, v00000000029ffd70_0, v00000000029fee70_0, v00000000029fee70_1, v00000000029fee70_2;
v00000000029fee70_3 .array/port v00000000029fee70, 3;
v00000000029fee70_4 .array/port v00000000029fee70, 4;
v00000000029fee70_5 .array/port v00000000029fee70, 5;
v00000000029fee70_6 .array/port v00000000029fee70, 6;
E_0000000002983300/1 .event edge, v00000000029fee70_3, v00000000029fee70_4, v00000000029fee70_5, v00000000029fee70_6;
v00000000029fee70_7 .array/port v00000000029fee70, 7;
v00000000029fee70_8 .array/port v00000000029fee70, 8;
v00000000029fee70_9 .array/port v00000000029fee70, 9;
v00000000029fee70_10 .array/port v00000000029fee70, 10;
E_0000000002983300/2 .event edge, v00000000029fee70_7, v00000000029fee70_8, v00000000029fee70_9, v00000000029fee70_10;
v00000000029fee70_11 .array/port v00000000029fee70, 11;
v00000000029fee70_12 .array/port v00000000029fee70, 12;
v00000000029fee70_13 .array/port v00000000029fee70, 13;
v00000000029fee70_14 .array/port v00000000029fee70, 14;
E_0000000002983300/3 .event edge, v00000000029fee70_11, v00000000029fee70_12, v00000000029fee70_13, v00000000029fee70_14;
v00000000029fee70_15 .array/port v00000000029fee70, 15;
v00000000029fee70_16 .array/port v00000000029fee70, 16;
v00000000029fee70_17 .array/port v00000000029fee70, 17;
v00000000029fee70_18 .array/port v00000000029fee70, 18;
E_0000000002983300/4 .event edge, v00000000029fee70_15, v00000000029fee70_16, v00000000029fee70_17, v00000000029fee70_18;
v00000000029fee70_19 .array/port v00000000029fee70, 19;
v00000000029fee70_20 .array/port v00000000029fee70, 20;
v00000000029fee70_21 .array/port v00000000029fee70, 21;
v00000000029fee70_22 .array/port v00000000029fee70, 22;
E_0000000002983300/5 .event edge, v00000000029fee70_19, v00000000029fee70_20, v00000000029fee70_21, v00000000029fee70_22;
v00000000029fee70_23 .array/port v00000000029fee70, 23;
v00000000029fee70_24 .array/port v00000000029fee70, 24;
v00000000029fee70_25 .array/port v00000000029fee70, 25;
v00000000029fee70_26 .array/port v00000000029fee70, 26;
E_0000000002983300/6 .event edge, v00000000029fee70_23, v00000000029fee70_24, v00000000029fee70_25, v00000000029fee70_26;
v00000000029fee70_27 .array/port v00000000029fee70, 27;
v00000000029fee70_28 .array/port v00000000029fee70, 28;
v00000000029fee70_29 .array/port v00000000029fee70, 29;
v00000000029fee70_30 .array/port v00000000029fee70, 30;
E_0000000002983300/7 .event edge, v00000000029fee70_27, v00000000029fee70_28, v00000000029fee70_29, v00000000029fee70_30;
v00000000029fee70_31 .array/port v00000000029fee70, 31;
E_0000000002983300/8 .event edge, v00000000029fee70_31, v00000000029ffe10_0;
E_0000000002983300 .event/or E_0000000002983300/0, E_0000000002983300/1, E_0000000002983300/2, E_0000000002983300/3, E_0000000002983300/4, E_0000000002983300/5, E_0000000002983300/6, E_0000000002983300/7, E_0000000002983300/8;
S_0000000002a020a0 .scope module, "Register_Mux" "mux4" 3 178, 4 13 0, S_0000000002928d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v00000000029ff2d0_0 .net "one", 4 0, L_0000000002a6ea90;  1 drivers
v00000000029ffaf0_0 .var "result", 4 0;
v00000000029ff0f0_0 .net "s", 0 0, v00000000029fe1c0_0;  alias, 1 drivers
v0000000002a004f0_0 .net "zero", 4 0, L_0000000002a6f030;  1 drivers
E_0000000002983380 .event edge, v00000000029fe1c0_0, v0000000002a004f0_0, v00000000029ff2d0_0;
S_0000000002a02220 .scope module, "addFour" "addplus4" 3 198, 7 3 0, S_0000000002928d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_0000000002a0cdd0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000029ffeb0_0 .net/2u *"_s0", 31 0, L_0000000002a0cdd0;  1 drivers
v00000000029ff230_0 .net "pc", 31 0, v00000000029ffb90_0;  alias, 1 drivers
v00000000029ffff0_0 .net "result", 31 0, L_0000000002a6d9b0;  alias, 1 drivers
L_0000000002a6d9b0 .arith/sum 32, v00000000029ffb90_0, L_0000000002a0cdd0;
S_0000000002a00d20 .scope module, "adder" "adder" 3 199, 7 8 0, S_0000000002928d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v0000000002a00130_0 .net "entry0", 31 0, v0000000002a02a30_0;  alias, 1 drivers
v00000000029ff690_0 .net "entry1", 31 0, L_0000000002a6d9b0;  alias, 1 drivers
v00000000029ff9b0_0 .var "result", 31 0;
E_0000000002982e40 .event edge, v0000000002a00130_0, v00000000029fd540_0;
S_0000000002a01620 .scope module, "alu" "ALU" 3 188, 8 1 0, S_0000000002928d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /INPUT 3 "aluCode"
v0000000002a001d0_0 .var "Result", 31 0;
v0000000002a00590_0 .net "a", 31 0, v0000000002a00630_0;  alias, 1 drivers
v0000000002a008b0_0 .net "aluCode", 2 0, v00000000029fca00_0;  alias, 1 drivers
v00000000029ff410_0 .net "b", 31 0, v00000000029fdea0_0;  alias, 1 drivers
v00000000029fea10_0 .var/i "counter", 31 0;
v00000000029fef10_0 .var/i "index", 31 0;
v00000000029feb50_0 .net "operation", 5 0, L_0000000002a6d910;  1 drivers
v00000000029ff550_0 .var "tempVar", 31 0;
v0000000002a03cf0_0 .var/i "var", 31 0;
v0000000002a03390_0 .var "zeroFlag", 0 0;
E_0000000002983400 .event edge, v00000000029feb50_0, v00000000029fdea0_0, v0000000002a00630_0;
S_0000000002a01c20 .scope module, "ram" "RAM" 3 191, 9 1 0, S_0000000002928d10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /OUTPUT 32 "output_destination"
    .port_info 5 /INPUT 32 "dataIn"
P_000000000295b850 .param/l "address_width" 0 9 7, +C4<00000000000000000000000000000101>;
P_000000000295b888 .param/l "bus_width" 0 9 6, +C4<00000000000000000000000000100000>;
P_000000000295b8c0 .param/l "words_no" 0 9 5, +C4<00000000000000000000000000100000>;
v0000000002a04290_0 .net "address", 31 0, v0000000002a001d0_0;  alias, 1 drivers
v0000000002a04470_0 .net "clk", 0 0, o00000000029a7cd8;  alias, 0 drivers
v0000000002a046f0_0 .net "dataIn", 31 0, v00000000029ff050_0;  alias, 1 drivers
v0000000002a03110 .array "mem", 31 0, 31 0;
v0000000002a04830_0 .var "output_destination", 31 0;
v0000000002a04010_0 .net "read", 0 0, v00000000029fe620_0;  alias, 1 drivers
v0000000002a03bb0_0 .net "write", 0 0, v00000000029fe080_0;  alias, 1 drivers
S_0000000002a00ba0 .scope module, "shftJump" "shftLeft28" 3 196, 7 20 0, S_0000000002928d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v0000000002a039d0_0 .net "in", 25 0, L_0000000002a6ed10;  1 drivers
v0000000002a040b0_0 .var "result", 27 0;
E_0000000002983480 .event edge, v0000000002a039d0_0;
S_0000000002a00ea0 .scope module, "shftLeft" "shftLeft" 3 197, 7 42 0, S_0000000002928d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v0000000002a03a70_0 .net "in", 31 0, v0000000002a03430_0;  alias, 1 drivers
v0000000002a02a30_0 .var "result", 31 0;
E_0000000002982ec0 .event edge, v00000000029fd5e0_0;
S_0000000002a017a0 .scope module, "signExt" "signExtender" 3 195, 7 27 0, S_0000000002928d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v0000000002a02df0_0 .net "ins", 15 0, L_0000000002a6f210;  1 drivers
v0000000002a03430_0 .var "result", 31 0;
v0000000002a03930_0 .var "tempOnes", 15 0;
v0000000002a03570_0 .var "tempZero", 15 0;
v0000000002a02fd0_0 .net "unSign", 0 0, v00000000029fe120_0;  alias, 1 drivers
E_0000000002983600 .event edge, v0000000002a02df0_0;
S_0000000002a014a0 .scope module, "simpleAND" "AND" 3 200, 7 14 0, S_0000000002928d10;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v0000000002a03610_0 .net "Z_flag", 0 0, v0000000002a03390_0;  alias, 1 drivers
v0000000002a02e90_0 .net "branch", 0 0, v00000000029fe580_0;  alias, 1 drivers
v0000000002a03b10_0 .var "result", 0 0;
E_0000000002983a80 .event edge, v0000000002a03390_0, v00000000029fe580_0;
S_0000000002949390 .scope module, "mipsCPUData3" "mipsCPUData3" 3 211;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
v0000000002a08680_0 .net *"_s7", 3 0, L_0000000002a6e090;  1 drivers
v0000000002a08180_0 .net "aluCode", 2 0, v0000000002a05a80_0;  1 drivers
v0000000002a07aa0_0 .net "aluMuxOut", 31 0, v0000000002a05940_0;  1 drivers
v0000000002a08360_0 .net "aluOut", 31 0, v0000000002a07000_0;  1 drivers
v0000000002a07b40_0 .net "aluSource", 0 0, v0000000002a060c0_0;  1 drivers
v0000000002a07be0_0 .net "andOut", 0 0, v0000000002a08040_0;  1 drivers
v0000000002a07c80_0 .net "branch", 0 0, v0000000002a06020_0;  1 drivers
v0000000002a07d20_0 .net "branchAddOut", 31 0, v0000000002a087c0_0;  1 drivers
v0000000002a08b80_0 .net "branchMuxOut", 31 0, v0000000002a056c0_0;  1 drivers
o00000000029a9d18 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a08cc0_0 .net "clk", 0 0, o00000000029a9d18;  0 drivers
v0000000002a08d60_0 .net "instruction", 31 0, L_0000000002a6daf0;  1 drivers
v0000000002a096c0_0 .net "jump", 0 0, v0000000002a05b20_0;  1 drivers
v0000000002a099e0_0 .net "memRead", 0 0, v0000000002a04cc0_0;  1 drivers
v0000000002a09580_0 .net "memWrite", 0 0, v0000000002a05f80_0;  1 drivers
v0000000002a0a520_0 .net "mem_to_reg", 0 0, v0000000002a062a0_0;  1 drivers
v0000000002a0a5c0_0 .net "next", 31 0, v0000000002a05e40_0;  1 drivers
v0000000002a0a660_0 .net "pcAdd4", 31 0, L_0000000002a6e3b0;  1 drivers
v0000000002a09e40_0 .net "pcOut", 31 0, v0000000002a05300_0;  1 drivers
v0000000002a0a3e0_0 .net "ramMuxOut", 31 0, v0000000002a08ea0_0;  1 drivers
v0000000002a09760_0 .net "ramOut", 31 0, v0000000002a07320_0;  1 drivers
v0000000002a09300_0 .net "regMuxOut", 4 0, v0000000002a09080_0;  1 drivers
v0000000002a09800_0 .net "regOutA", 31 0, v0000000002a06a60_0;  1 drivers
v0000000002a0a700_0 .net "regOutB", 31 0, v0000000002a08c20_0;  1 drivers
v0000000002a09d00_0 .net "reg_dst", 0 0, v0000000002a053a0_0;  1 drivers
v0000000002a0a0c0_0 .net "reg_write", 0 0, v0000000002a04d60_0;  1 drivers
o00000000029a9e98 .functor BUFZ 1, C4<z>; HiZ drive
v0000000002a0a7a0_0 .net "reset", 0 0, o00000000029a9e98;  0 drivers
v0000000002a0a200_0 .net "shftLeft28Out", 27 0, v0000000002a07140_0;  1 drivers
v0000000002a09260_0 .net "shftLeftOut", 31 0, v0000000002a071e0_0;  1 drivers
v0000000002a0a480_0 .net "signExtOut", 31 0, v0000000002a078c0_0;  1 drivers
v0000000002a0a840_0 .net "unSign", 0 0, v0000000002a067a0_0;  1 drivers
v0000000002a0a2a0_0 .net "zFlag", 0 0, v0000000002a070a0_0;  1 drivers
L_0000000002a6e770 .part L_0000000002a6daf0, 26, 6;
L_0000000002a6db90 .part L_0000000002a6daf0, 16, 5;
L_0000000002a6dc30 .part L_0000000002a6daf0, 11, 5;
L_0000000002a6e090 .part L_0000000002a6e3b0, 28, 4;
L_0000000002a6e450 .concat [ 28 4 0 0], v0000000002a07140_0, L_0000000002a6e090;
L_0000000002a6e1d0 .part L_0000000002a6daf0, 21, 5;
L_0000000002a6d050 .part L_0000000002a6daf0, 16, 5;
L_0000000002a6e270 .part L_0000000002a6daf0, 0, 6;
L_0000000002a6e310 .part L_0000000002a6daf0, 0, 16;
L_0000000002a6d0f0 .part L_0000000002a6daf0, 0, 26;
S_0000000002a01920 .scope module, "ALU_Mux" "mux32" 3 284, 4 23 0, S_0000000002949390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002a06660_0 .net "one", 31 0, v0000000002a078c0_0;  alias, 1 drivers
v0000000002a05940_0 .var "result", 31 0;
v0000000002a06700_0 .net "s", 0 0, v0000000002a060c0_0;  alias, 1 drivers
v0000000002a04a40_0 .net "zero", 31 0, v0000000002a08c20_0;  alias, 1 drivers
E_0000000002983680 .event edge, v0000000002a06700_0, v0000000002a04a40_0, v0000000002a06660_0;
S_0000000002a023a0 .scope module, "Branch_Mux" "mux32" 3 286, 4 23 0, S_0000000002949390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002a05ee0_0 .net "one", 31 0, v0000000002a087c0_0;  alias, 1 drivers
v0000000002a056c0_0 .var "result", 31 0;
v0000000002a059e0_0 .net "s", 0 0, v0000000002a08040_0;  alias, 1 drivers
v0000000002a05800_0 .net "zero", 31 0, L_0000000002a6e3b0;  alias, 1 drivers
E_00000000029837c0 .event edge, v0000000002a059e0_0, v0000000002a05800_0, v0000000002a05ee0_0;
S_0000000002a01f20 .scope module, "Control_Unit" "control" 3 277, 5 1 0, S_0000000002949390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 6 "opcode"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "reg_dst"
    .port_info 4 /OUTPUT 1 "reg_write"
    .port_info 5 /OUTPUT 1 "alu_src"
    .port_info 6 /OUTPUT 1 "memRead"
    .port_info 7 /OUTPUT 1 "memWrite"
    .port_info 8 /OUTPUT 1 "mem_to_reg"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 1 "branch"
    .port_info 11 /OUTPUT 1 "unSign"
    .port_info 12 /OUTPUT 3 "aluCode"
v0000000002a05a80_0 .var "aluCode", 2 0;
v0000000002a060c0_0 .var "alu_src", 0 0;
v0000000002a06020_0 .var "branch", 0 0;
v0000000002a05440_0 .net "clk", 0 0, o00000000029a9d18;  alias, 0 drivers
v0000000002a05b20_0 .var "jump", 0 0;
v0000000002a04cc0_0 .var "memRead", 0 0;
v0000000002a05f80_0 .var "memWrite", 0 0;
v0000000002a062a0_0 .var "mem_to_reg", 0 0;
v0000000002a04fe0_0 .net "opcode", 5 0, L_0000000002a6e770;  1 drivers
v0000000002a053a0_0 .var "reg_dst", 0 0;
v0000000002a04d60_0 .var "reg_write", 0 0;
v0000000002a05120_0 .net "reset", 0 0, o00000000029a9e98;  alias, 0 drivers
v0000000002a067a0_0 .var "unSign", 0 0;
E_0000000002983e40 .event posedge, v0000000002a05440_0;
S_0000000002a02520 .scope module, "Instruction_Memory" "instructMemTest3" 3 274, 5 322 0, S_0000000002949390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Instruction"
    .port_info 1 /INPUT 1 "Enable"
    .port_info 2 /INPUT 32 "PC"
v0000000002a06160_0 .net "Enable", 0 0, o00000000029a9d18;  alias, 0 drivers
v0000000002a05d00_0 .net "Instruction", 31 0, L_0000000002a6daf0;  alias, 1 drivers
v0000000002a058a0 .array "Mem", 511 0, 7 0;
v0000000002a054e0_0 .net "PC", 31 0, v0000000002a05300_0;  alias, 1 drivers
v0000000002a04ae0_0 .net *"_s0", 7 0, L_0000000002a6cb50;  1 drivers
v0000000002a063e0_0 .net *"_s10", 32 0, L_0000000002a6edb0;  1 drivers
v0000000002a05da0_0 .net *"_s12", 7 0, L_0000000002a6dff0;  1 drivers
v0000000002a04ea0_0 .net *"_s14", 32 0, L_0000000002a6d550;  1 drivers
L_0000000002a0cea8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002a05620_0 .net *"_s17", 0 0, L_0000000002a0cea8;  1 drivers
L_0000000002a0cef0 .functor BUFT 1, C4<000000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0000000002a06840_0 .net/2u *"_s18", 32 0, L_0000000002a0cef0;  1 drivers
v0000000002a06480_0 .net *"_s2", 7 0, L_0000000002a6da50;  1 drivers
v0000000002a05bc0_0 .net *"_s20", 32 0, L_0000000002a6cbf0;  1 drivers
v0000000002a06340_0 .net *"_s22", 7 0, L_0000000002a6d730;  1 drivers
v0000000002a04b80_0 .net *"_s24", 32 0, L_0000000002a6de10;  1 drivers
L_0000000002a0cf38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002a06200_0 .net *"_s27", 0 0, L_0000000002a0cf38;  1 drivers
L_0000000002a0cf80 .functor BUFT 1, C4<000000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000000002a065c0_0 .net/2u *"_s28", 32 0, L_0000000002a0cf80;  1 drivers
v0000000002a068e0_0 .net *"_s30", 32 0, L_0000000002a6ee50;  1 drivers
v0000000002a05c60_0 .net *"_s4", 32 0, L_0000000002a6e590;  1 drivers
L_0000000002a0ce18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000000002a04c20_0 .net *"_s7", 0 0, L_0000000002a0ce18;  1 drivers
L_0000000002a0ce60 .functor BUFT 1, C4<000000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000000002a05580_0 .net/2u *"_s8", 32 0, L_0000000002a0ce60;  1 drivers
L_0000000002a6cb50 .array/port v0000000002a058a0, v0000000002a05300_0;
L_0000000002a6da50 .array/port v0000000002a058a0, L_0000000002a6edb0;
L_0000000002a6e590 .concat [ 32 1 0 0], v0000000002a05300_0, L_0000000002a0ce18;
L_0000000002a6edb0 .arith/sum 33, L_0000000002a6e590, L_0000000002a0ce60;
L_0000000002a6dff0 .array/port v0000000002a058a0, L_0000000002a6cbf0;
L_0000000002a6d550 .concat [ 32 1 0 0], v0000000002a05300_0, L_0000000002a0cea8;
L_0000000002a6cbf0 .arith/sum 33, L_0000000002a6d550, L_0000000002a0cef0;
L_0000000002a6d730 .array/port v0000000002a058a0, L_0000000002a6ee50;
L_0000000002a6de10 .concat [ 32 1 0 0], v0000000002a05300_0, L_0000000002a0cf38;
L_0000000002a6ee50 .arith/sum 33, L_0000000002a6de10, L_0000000002a0cf80;
L_0000000002a6daf0 .concat [ 8 8 8 8], L_0000000002a6d730, L_0000000002a6dff0, L_0000000002a6da50, L_0000000002a6cb50;
S_0000000002a011a0 .scope module, "Jump_Mux" "mux32" 3 287, 4 23 0, S_0000000002949390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002a04e00_0 .net "one", 31 0, L_0000000002a6e450;  1 drivers
v0000000002a05e40_0 .var "result", 31 0;
v0000000002a05080_0 .net "s", 0 0, v0000000002a05b20_0;  alias, 1 drivers
v0000000002a04f40_0 .net "zero", 31 0, v0000000002a056c0_0;  alias, 1 drivers
E_00000000029836c0 .event edge, v0000000002a05b20_0, v0000000002a056c0_0, v0000000002a04e00_0;
S_0000000002a026a0 .scope module, "Program_Counter" "ProgramCounter" 3 270, 5 332 0, S_0000000002949390;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "PCNext"
    .port_info 1 /OUTPUT 32 "PCResult"
    .port_info 2 /INPUT 1 "Reset"
    .port_info 3 /INPUT 1 "Clk"
v0000000002a051c0_0 .net "Clk", 0 0, o00000000029a9d18;  alias, 0 drivers
v0000000002a05260_0 .net "PCNext", 31 0, v0000000002a05e40_0;  alias, 1 drivers
v0000000002a05300_0 .var "PCResult", 31 0;
v0000000002a08e00_0 .net "Reset", 0 0, o00000000029a9e98;  alias, 0 drivers
S_0000000002a02820 .scope module, "RAM_Mux" "mux32" 3 285, 4 23 0, S_0000000002949390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 32 "zero"
    .port_info 3 /INPUT 32 "one"
v0000000002a08900_0 .net "one", 31 0, v0000000002a07000_0;  alias, 1 drivers
v0000000002a08ea0_0 .var "result", 31 0;
v0000000002a06ce0_0 .net "s", 0 0, v0000000002a062a0_0;  alias, 1 drivers
v0000000002a076e0_0 .net "zero", 31 0, v0000000002a07320_0;  alias, 1 drivers
E_0000000002984100 .event edge, v0000000002a062a0_0, v0000000002a076e0_0, v0000000002a08900_0;
S_0000000002a01020 .scope module, "Register_File" "RegisterFile" 3 290, 6 1 0, S_0000000002949390;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "A_Address"
    .port_info 1 /INPUT 5 "B_Address"
    .port_info 2 /INPUT 5 "C_Address"
    .port_info 3 /INPUT 32 "C_Data"
    .port_info 4 /INPUT 1 "Write"
    .port_info 5 /INPUT 1 "Clk"
    .port_info 6 /OUTPUT 32 "A_Data"
    .port_info 7 /OUTPUT 32 "B_Data"
v0000000002a06ba0_0 .net "A_Address", 4 0, L_0000000002a6e1d0;  1 drivers
v0000000002a06a60_0 .var "A_Data", 31 0;
v0000000002a06e20_0 .net "B_Address", 4 0, L_0000000002a6d050;  1 drivers
v0000000002a08c20_0 .var "B_Data", 31 0;
v0000000002a08220_0 .net "C_Address", 4 0, v0000000002a09080_0;  alias, 1 drivers
v0000000002a06b00_0 .net "C_Data", 31 0, v0000000002a08ea0_0;  alias, 1 drivers
v0000000002a07dc0_0 .net "Clk", 0 0, o00000000029a9d18;  alias, 0 drivers
v0000000002a089a0 .array "Registers", 31 0, 31 0;
v0000000002a08f40_0 .net "Write", 0 0, v0000000002a062a0_0;  alias, 1 drivers
v0000000002a089a0_0 .array/port v0000000002a089a0, 0;
v0000000002a089a0_1 .array/port v0000000002a089a0, 1;
v0000000002a089a0_2 .array/port v0000000002a089a0, 2;
E_0000000002983b00/0 .event edge, v0000000002a06ba0_0, v0000000002a089a0_0, v0000000002a089a0_1, v0000000002a089a0_2;
v0000000002a089a0_3 .array/port v0000000002a089a0, 3;
v0000000002a089a0_4 .array/port v0000000002a089a0, 4;
v0000000002a089a0_5 .array/port v0000000002a089a0, 5;
v0000000002a089a0_6 .array/port v0000000002a089a0, 6;
E_0000000002983b00/1 .event edge, v0000000002a089a0_3, v0000000002a089a0_4, v0000000002a089a0_5, v0000000002a089a0_6;
v0000000002a089a0_7 .array/port v0000000002a089a0, 7;
v0000000002a089a0_8 .array/port v0000000002a089a0, 8;
v0000000002a089a0_9 .array/port v0000000002a089a0, 9;
v0000000002a089a0_10 .array/port v0000000002a089a0, 10;
E_0000000002983b00/2 .event edge, v0000000002a089a0_7, v0000000002a089a0_8, v0000000002a089a0_9, v0000000002a089a0_10;
v0000000002a089a0_11 .array/port v0000000002a089a0, 11;
v0000000002a089a0_12 .array/port v0000000002a089a0, 12;
v0000000002a089a0_13 .array/port v0000000002a089a0, 13;
v0000000002a089a0_14 .array/port v0000000002a089a0, 14;
E_0000000002983b00/3 .event edge, v0000000002a089a0_11, v0000000002a089a0_12, v0000000002a089a0_13, v0000000002a089a0_14;
v0000000002a089a0_15 .array/port v0000000002a089a0, 15;
v0000000002a089a0_16 .array/port v0000000002a089a0, 16;
v0000000002a089a0_17 .array/port v0000000002a089a0, 17;
v0000000002a089a0_18 .array/port v0000000002a089a0, 18;
E_0000000002983b00/4 .event edge, v0000000002a089a0_15, v0000000002a089a0_16, v0000000002a089a0_17, v0000000002a089a0_18;
v0000000002a089a0_19 .array/port v0000000002a089a0, 19;
v0000000002a089a0_20 .array/port v0000000002a089a0, 20;
v0000000002a089a0_21 .array/port v0000000002a089a0, 21;
v0000000002a089a0_22 .array/port v0000000002a089a0, 22;
E_0000000002983b00/5 .event edge, v0000000002a089a0_19, v0000000002a089a0_20, v0000000002a089a0_21, v0000000002a089a0_22;
v0000000002a089a0_23 .array/port v0000000002a089a0, 23;
v0000000002a089a0_24 .array/port v0000000002a089a0, 24;
v0000000002a089a0_25 .array/port v0000000002a089a0, 25;
v0000000002a089a0_26 .array/port v0000000002a089a0, 26;
E_0000000002983b00/6 .event edge, v0000000002a089a0_23, v0000000002a089a0_24, v0000000002a089a0_25, v0000000002a089a0_26;
v0000000002a089a0_27 .array/port v0000000002a089a0, 27;
v0000000002a089a0_28 .array/port v0000000002a089a0, 28;
v0000000002a089a0_29 .array/port v0000000002a089a0, 29;
v0000000002a089a0_30 .array/port v0000000002a089a0, 30;
E_0000000002983b00/7 .event edge, v0000000002a089a0_27, v0000000002a089a0_28, v0000000002a089a0_29, v0000000002a089a0_30;
v0000000002a089a0_31 .array/port v0000000002a089a0, 31;
E_0000000002983b00/8 .event edge, v0000000002a089a0_31, v0000000002a06e20_0;
E_0000000002983b00 .event/or E_0000000002983b00/0, E_0000000002983b00/1, E_0000000002983b00/2, E_0000000002983b00/3, E_0000000002983b00/4, E_0000000002983b00/5, E_0000000002983b00/6, E_0000000002983b00/7, E_0000000002983b00/8;
S_0000000002a00a20 .scope module, "Register_Mux" "mux4" 3 283, 4 13 0, S_0000000002949390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 1 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
v0000000002a06d80_0 .net "one", 4 0, L_0000000002a6dc30;  1 drivers
v0000000002a09080_0 .var "result", 4 0;
v0000000002a07640_0 .net "s", 0 0, v0000000002a053a0_0;  alias, 1 drivers
v0000000002a07280_0 .net "zero", 4 0, L_0000000002a6db90;  1 drivers
E_0000000002983e80 .event edge, v0000000002a053a0_0, v0000000002a07280_0, v0000000002a06d80_0;
S_0000000002a0c3e0 .scope module, "addFour" "addplus4" 3 303, 7 3 0, S_0000000002949390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "pc"
L_0000000002a0cfc8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000000002a08860_0 .net/2u *"_s0", 31 0, L_0000000002a0cfc8;  1 drivers
v0000000002a091c0_0 .net "pc", 31 0, v0000000002a05300_0;  alias, 1 drivers
v0000000002a06f60_0 .net "result", 31 0, L_0000000002a6e3b0;  alias, 1 drivers
L_0000000002a6e3b0 .arith/sum 32, v0000000002a05300_0, L_0000000002a0cfc8;
S_0000000002a0b4e0 .scope module, "adder" "adder" 3 304, 7 8 0, S_0000000002949390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "entry1"
    .port_info 2 /INPUT 32 "entry0"
v0000000002a07780_0 .net "entry0", 31 0, v0000000002a071e0_0;  alias, 1 drivers
v0000000002a08400_0 .net "entry1", 31 0, L_0000000002a6e3b0;  alias, 1 drivers
v0000000002a087c0_0 .var "result", 31 0;
E_0000000002983c00 .event edge, v0000000002a07780_0, v0000000002a05800_0;
S_0000000002a0b660 .scope module, "alu" "ALU" 3 293, 8 1 0, S_0000000002949390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "Result"
    .port_info 1 /OUTPUT 1 "zeroFlag"
    .port_info 2 /INPUT 6 "operation"
    .port_info 3 /INPUT 32 "a"
    .port_info 4 /INPUT 32 "b"
    .port_info 5 /INPUT 3 "aluCode"
v0000000002a07000_0 .var "Result", 31 0;
v0000000002a07e60_0 .net "a", 31 0, v0000000002a06a60_0;  alias, 1 drivers
v0000000002a084a0_0 .net "aluCode", 2 0, v0000000002a05a80_0;  alias, 1 drivers
v0000000002a08fe0_0 .net "b", 31 0, v0000000002a05940_0;  alias, 1 drivers
v0000000002a08a40_0 .var/i "counter", 31 0;
v0000000002a075a0_0 .var/i "index", 31 0;
v0000000002a08540_0 .net "operation", 5 0, L_0000000002a6e270;  1 drivers
v0000000002a082c0_0 .var "tempVar", 31 0;
v0000000002a07500_0 .var/i "var", 31 0;
v0000000002a070a0_0 .var "zeroFlag", 0 0;
E_0000000002983bc0 .event edge, v0000000002a08540_0, v0000000002a05940_0, v0000000002a06a60_0;
S_0000000002a0c6e0 .scope module, "ram" "RAM" 3 296, 9 1 0, S_0000000002949390;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "read"
    .port_info 2 /INPUT 1 "write"
    .port_info 3 /INPUT 32 "address"
    .port_info 4 /OUTPUT 32 "output_destination"
    .port_info 5 /INPUT 32 "dataIn"
P_0000000002881880 .param/l "address_width" 0 9 7, +C4<00000000000000000000000000000101>;
P_00000000028818b8 .param/l "bus_width" 0 9 6, +C4<00000000000000000000000000100000>;
P_00000000028818f0 .param/l "words_no" 0 9 5, +C4<00000000000000000000000000100000>;
v0000000002a07820_0 .net "address", 31 0, v0000000002a07000_0;  alias, 1 drivers
v0000000002a07fa0_0 .net "clk", 0 0, o00000000029a9d18;  alias, 0 drivers
v0000000002a073c0_0 .net "dataIn", 31 0, v0000000002a08c20_0;  alias, 1 drivers
v0000000002a08ae0 .array "mem", 31 0, 31 0;
v0000000002a07320_0 .var "output_destination", 31 0;
v0000000002a09120_0 .net "read", 0 0, v0000000002a04cc0_0;  alias, 1 drivers
v0000000002a06c40_0 .net "write", 0 0, v0000000002a05f80_0;  alias, 1 drivers
S_0000000002a0c0e0 .scope module, "shftJump" "shftLeft28" 3 301, 7 20 0, S_0000000002949390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 28 "result"
    .port_info 1 /INPUT 26 "in"
v0000000002a06ec0_0 .net "in", 25 0, L_0000000002a6d0f0;  1 drivers
v0000000002a07140_0 .var "result", 27 0;
E_0000000002983f80 .event edge, v0000000002a06ec0_0;
S_0000000002a0b7e0 .scope module, "shftLeft" "shftLeft" 3 302, 7 42 0, S_0000000002949390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 32 "in"
v0000000002a085e0_0 .net "in", 31 0, v0000000002a078c0_0;  alias, 1 drivers
v0000000002a071e0_0 .var "result", 31 0;
E_0000000002983640 .event edge, v0000000002a06660_0;
S_0000000002a0c260 .scope module, "signExt" "signExtender" 3 300, 7 27 0, S_0000000002949390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 32 "result"
    .port_info 1 /INPUT 16 "ins"
    .port_info 2 /INPUT 1 "unSign"
v0000000002a07460_0 .net "ins", 15 0, L_0000000002a6e310;  1 drivers
v0000000002a078c0_0 .var "result", 31 0;
v0000000002a07f00_0 .var "tempOnes", 15 0;
v0000000002a080e0_0 .var "tempZero", 15 0;
v0000000002a07960_0 .net "unSign", 0 0, v0000000002a067a0_0;  alias, 1 drivers
E_0000000002984280 .event edge, v0000000002a07460_0;
S_0000000002a0c860 .scope module, "simpleAND" "AND" 3 305, 7 14 0, S_0000000002949390;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "result"
    .port_info 1 /INPUT 1 "branch"
    .port_info 2 /INPUT 1 "Z_flag"
v0000000002a07a00_0 .net "Z_flag", 0 0, v0000000002a070a0_0;  alias, 1 drivers
v0000000002a08720_0 .net "branch", 0 0, v0000000002a06020_0;  alias, 1 drivers
v0000000002a08040_0 .var "result", 0 0;
E_00000000029839c0 .event edge, v0000000002a070a0_0, v0000000002a06020_0;
S_000000000291a230 .scope module, "muxA" "muxA" 4 1;
 .timescale 0 0;
    .port_info 0 /OUTPUT 5 "result"
    .port_info 1 /INPUT 2 "s"
    .port_info 2 /INPUT 5 "zero"
    .port_info 3 /INPUT 5 "one"
    .port_info 4 /INPUT 5 "two"
o00000000029ab9f8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002a0a160_0 .net "one", 4 0, o00000000029ab9f8;  0 drivers
v0000000002a0a340_0 .var "result", 4 0;
o00000000029aba58 .functor BUFZ 2, C4<zz>; HiZ drive
v0000000002a09940_0 .net "s", 1 0, o00000000029aba58;  0 drivers
o00000000029aba88 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002a09da0_0 .net "two", 4 0, o00000000029aba88;  0 drivers
o00000000029abab8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0000000002a09620_0 .net "zero", 4 0, o00000000029abab8;  0 drivers
E_0000000002983f40 .event edge, v0000000002a09940_0, v0000000002a09620_0, v0000000002a0a160_0, v0000000002a09da0_0;
    .scope S_000000000285d5a0;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000029f8f10_0, 0;
    %end;
    .thread T_0;
    .scope S_000000000285d5a0;
T_1 ;
    %wait E_000000000297ee40;
    %load/vec4 v00000000029f8fb0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000029f8f10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v00000000029f85b0_0;
    %assign/vec4 v00000000029f8f10_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000000000292d370;
T_2 ;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 44, 0, 8;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 144, 0, 8;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 34, 0, 8;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 40, 0, 8;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 33, 0, 8;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 162, 0, 8;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 40, 0, 8;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 33, 0, 8;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 36, 0, 8;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 99, 0, 8;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 28, 0, 8;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 96, 0, 8;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 253, 0, 8;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 160, 0, 8;
    %ix/load 3, 32, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 37, 0, 8;
    %ix/load 3, 33, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 34, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 1, 0, 8;
    %ix/load 3, 35, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 36, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 37, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 38, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 2, 0, 8;
    %ix/load 3, 39, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 40, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 41, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 42, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 43, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 25, 0, 8;
    %ix/load 3, 44, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 5, 0, 8;
    %ix/load 3, 45, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 7, 0, 8;
    %ix/load 3, 46, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 4, 0, 8;
    %ix/load 3, 47, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 16, 0, 8;
    %ix/load 3, 48, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 49, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 50, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 255, 0, 8;
    %ix/load 3, 51, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 52, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 53, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 54, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %pushi/vec4 0, 0, 8;
    %ix/load 3, 55, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f8150, 0, 4;
    %end;
    .thread T_2;
    .scope S_000000000292d1f0;
T_3 ;
    %wait E_000000000297ee40;
    %load/vec4 v00000000029f7a70_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f8470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f9870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002974680_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002976200_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002942560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000290bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f8d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029426a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f7d90_0, 0, 1;
    %vpi_call 5 20 "$display", "Current Instruction: Reset" {0 0 0};
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000029f83d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f8470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f9870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002974680_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002976200_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002942560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000290bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f8d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029426a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f7d90_0, 0, 1;
    %jmp T_3.17;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f8470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f9870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002974680_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002976200_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002942560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000290bc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f8d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029426a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f7d90_0, 0, 1;
    %vpi_call 5 35 "$display", "Current Instruction: Aritmetic" {0 0 0};
    %jmp T_3.17;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f8470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f9870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002974680_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000002976200_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002942560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000290bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f8d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029426a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f7d90_0, 0, 1;
    %vpi_call 5 48 "$display", "Current Instruction: CLO, CLZ" {0 0 0};
    %jmp T_3.17;
T_3.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f8470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f9870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002974680_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002976200_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002942560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000290bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f8d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029426a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f7d90_0, 0, 1;
    %vpi_call 5 62 "$display", "Current Instruction: JUMP" {0 0 0};
    %jmp T_3.17;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f9870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002974680_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002976200_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002942560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000290bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f8d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029426a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f7d90_0, 0, 1;
    %vpi_call 5 75 "$display", "Current Instruction: Save Word" {0 0 0};
    %jmp T_3.17;
T_3.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f9870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002974680_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000002976200_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002942560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000290bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f8d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029426a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f7d90_0, 0, 1;
    %vpi_call 5 88 "$display", "Current Instruction: Save Byte" {0 0 0};
    %jmp T_3.17;
T_3.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f9870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002974680_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002976200_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002942560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000290bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f8d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029426a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f7d90_0, 0, 1;
    %vpi_call 5 101 "$display", "Current Instruction: Load Word" {0 0 0};
    %jmp T_3.17;
T_3.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f9870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002974680_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002976200_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002942560_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000000000290bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f8d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029426a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f7d90_0, 0, 1;
    %vpi_call 5 115 "$display", "Current Instruction: Load Byte" {0 0 0};
    %jmp T_3.17;
T_3.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f9870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002974680_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002976200_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002942560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000290bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f8d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029426a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029436e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f7d90_0, 0, 1;
    %vpi_call 5 128 "$display", "Current Instruction: Load Byte Unsigned" {0 0 0};
    %jmp T_3.17;
T_3.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f8470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f9870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002974680_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002976200_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002942560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000290bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f8d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029426a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f7d90_0, 0, 1;
    %vpi_call 5 142 "$display", "Current Instruction: Branch if Equal" {0 0 0};
    %jmp T_3.17;
T_3.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f8470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f9870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002974680_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002976200_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002942560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000290bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f8d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029426a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f7d90_0, 0, 1;
    %vpi_call 5 156 "$display", "Current Instruction: Branch if Equal to Zero" {0 0 0};
    %jmp T_3.17;
T_3.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f8470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f9870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002974680_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002976200_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002942560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000290bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f8d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029426a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f7d90_0, 0, 1;
    %vpi_call 5 170 "$display", "Current Instruction: Branch if Less Than Zero" {0 0 0};
    %jmp T_3.17;
T_3.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f8470_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f9870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002974680_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000002976200_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002942560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000290bc50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f8d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029426a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f7d90_0, 0, 1;
    %vpi_call 5 184 "$display", "Current Instruction: Branch if Greater Than Zero" {0 0 0};
    %jmp T_3.17;
T_3.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f8470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f9870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002974680_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002976200_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002942560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000290bc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f8d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029426a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029436e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f7d90_0, 0, 1;
    %vpi_call 5 198 "$display", "Current Instruction: ADDIU" {0 0 0};
    %jmp T_3.17;
T_3.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f8470_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f9870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002974680_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002976200_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002942560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000290bc50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f8d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029426a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029436e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f7d90_0, 0, 1;
    %vpi_call 5 212 "$display", "Current Instruction: ADDI" {0 0 0};
    %jmp T_3.17;
T_3.17 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000008cd4f0;
T_4 ;
    %wait E_00000000029826c0;
    %load/vec4 v00000000029f8bf0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_4.0, 4;
    %load/vec4 v00000000029f9a80_0;
    %store/vec4 v00000000029f8ab0_0, 0, 5;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v00000000029f8a10_0;
    %store/vec4 v00000000029f8ab0_0, 0, 5;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000000000295dc20;
T_5 ;
    %wait E_000000000297ee00;
    %load/vec4 v0000000002975a80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0000000002976480_0;
    %store/vec4 v0000000002974a40_0, 0, 32;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000002976020_0;
    %store/vec4 v0000000002974a40_0, 0, 32;
T_5.1 ;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000000000285d720;
T_6 ;
    %wait E_00000000029806c0;
    %load/vec4 v00000000029f8650_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v00000000029f9050_0;
    %store/vec4 v00000000029f7ed0_0, 0, 32;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000000029f97d0_0;
    %store/vec4 v00000000029f7ed0_0, 0, 32;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000000000295dda0;
T_7 ;
    %wait E_000000000297e700;
    %load/vec4 v0000000002974d60_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0000000002976160_0;
    %store/vec4 v00000000029760c0_0, 0, 32;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000002975bc0_0;
    %store/vec4 v00000000029760c0_0, 0, 32;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000000000294b000;
T_8 ;
    %wait E_000000000297f7c0;
    %load/vec4 v00000000029f7cf0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v00000000029f9730_0;
    %store/vec4 v00000000029f9690_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000000029f95f0_0;
    %store/vec4 v00000000029f9690_0, 0, 32;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0000000002850c00;
T_9 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
    %end;
    .thread T_9;
    .scope S_0000000002850c00;
T_10 ;
    %wait E_000000000297ee40;
    %load/vec4 v00000000029f8970_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000029f80b0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v00000000029f8790_0;
    %load/vec4 v00000000029f80b0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029f88d0, 0, 4;
T_10.0 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000002850c00;
T_11 ;
    %wait E_00000000029828c0;
    %load/vec4 v00000000029f8b50_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000029f88d0, 4;
    %assign/vec4 v00000000029f86f0_0, 0;
    %load/vec4 v00000000029f7f70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000029f88d0, 4;
    %assign/vec4 v00000000029f90f0_0, 0;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000028a9d30;
T_12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029faca0_0, 0, 32;
    %end;
    .thread T_12;
    .scope S_00000000028a9d30;
T_13 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029fb4c0_0, 0, 32;
    %end;
    .thread T_13;
    .scope S_00000000028a9d30;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f9f80_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_00000000028a9d30;
T_15 ;
    %wait E_0000000002982980;
    %load/vec4 v00000000029fae80_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_15.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_15.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_15.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_15.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_15.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_15.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_15.6, 6;
    %jmp T_15.7;
T_15.0 ;
    %load/vec4 v00000000029fb100_0;
    %load/vec4 v00000000029fb880_0;
    %cmp/e;
    %jmp/0xz  T_15.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029f9f80_0, 0, 1;
    %jmp T_15.9;
T_15.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029f9f80_0, 0, 1;
T_15.9 ;
    %jmp T_15.7;
T_15.1 ;
    %load/vec4 v00000000029fb100_0;
    %load/vec4 v00000000029fb880_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.11, 8;
T_15.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.11, 8;
 ; End of false expr.
    %blend;
T_15.11;
    %store/vec4 v00000000029f9bc0_0, 0, 32;
    %load/vec4 v00000000029f9bc0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.13, 8;
T_15.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.13, 8;
 ; End of false expr.
    %blend;
T_15.13;
    %store/vec4 v00000000029f9f80_0, 0, 1;
    %jmp T_15.7;
T_15.2 ;
    %load/vec4 v00000000029fb880_0;
    %load/vec4 v00000000029fb100_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_15.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_15.15, 8;
T_15.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_15.15, 8;
 ; End of false expr.
    %blend;
T_15.15;
    %store/vec4 v00000000029f9bc0_0, 0, 32;
    %load/vec4 v00000000029f9bc0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.17, 8;
T_15.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.17, 8;
 ; End of false expr.
    %blend;
T_15.17;
    %store/vec4 v00000000029f9f80_0, 0, 1;
    %jmp T_15.7;
T_15.3 ;
    %load/vec4 v00000000029fb1a0_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_15.18, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029fa660_0, 0, 32;
T_15.20 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029fa660_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_15.21, 5;
    %load/vec4 v00000000029fb100_0;
    %load/vec4 v00000000029fa660_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.22, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029fb4c0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029fa660_0, 0, 32;
T_15.22 ;
    %load/vec4 v00000000029fb4c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.24, 4;
    %load/vec4 v00000000029faca0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029faca0_0, 0, 32;
T_15.24 ;
    %load/vec4 v00000000029fa660_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029fa660_0, 0, 32;
    %jmp T_15.20;
T_15.21 ;
    %load/vec4 v00000000029faca0_0;
    %store/vec4 v00000000029f9bc0_0, 0, 32;
    %jmp T_15.19;
T_15.18 ;
    %load/vec4 v00000000029fb1a0_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_15.26, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029fa660_0, 0, 32;
T_15.28 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029fa660_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_15.29, 5;
    %load/vec4 v00000000029fb100_0;
    %load/vec4 v00000000029fa660_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_15.30, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029fb4c0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029fa660_0, 0, 32;
T_15.30 ;
    %load/vec4 v00000000029fb4c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.32, 4;
    %load/vec4 v00000000029faca0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029faca0_0, 0, 32;
T_15.32 ;
    %load/vec4 v00000000029fa660_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029fa660_0, 0, 32;
    %jmp T_15.28;
T_15.29 ;
    %load/vec4 v00000000029faca0_0;
    %store/vec4 v00000000029f9bc0_0, 0, 32;
T_15.26 ;
T_15.19 ;
    %jmp T_15.7;
T_15.4 ;
    %load/vec4 v00000000029fb100_0;
    %load/vec4 v00000000029fb880_0;
    %add;
    %store/vec4 v00000000029f9bc0_0, 0, 32;
    %jmp T_15.7;
T_15.5 ;
    %load/vec4 v00000000029fb100_0;
    %load/vec4 v00000000029fb880_0;
    %add;
    %store/vec4 v00000000029f9bc0_0, 0, 32;
    %jmp T_15.7;
T_15.6 ;
    %load/vec4 v00000000029fb1a0_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_15.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_15.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_15.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_15.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_15.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_15.39, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_15.40, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_15.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_15.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_15.43, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_15.44, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_15.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_15.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_15.47, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_15.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_15.49, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_15.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_15.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_15.52, 6;
    %jmp T_15.53;
T_15.34 ;
    %load/vec4 v00000000029fb880_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.54, 4;
    %load/vec4 v00000000029fb100_0;
    %store/vec4 v00000000029f9bc0_0, 0, 32;
T_15.54 ;
    %jmp T_15.53;
T_15.35 ;
    %load/vec4 v00000000029fb880_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.56, 4;
    %load/vec4 v00000000029fb100_0;
    %store/vec4 v00000000029f9bc0_0, 0, 32;
T_15.56 ;
    %jmp T_15.53;
T_15.36 ;
    %load/vec4 v00000000029fb100_0;
    %load/vec4 v00000000029fb880_0;
    %and;
    %store/vec4 v00000000029f9bc0_0, 0, 32;
    %jmp T_15.53;
T_15.37 ;
    %load/vec4 v00000000029fb100_0;
    %load/vec4 v00000000029fb880_0;
    %or;
    %store/vec4 v00000000029f9bc0_0, 0, 32;
    %jmp T_15.53;
T_15.38 ;
    %load/vec4 v00000000029fb100_0;
    %load/vec4 v00000000029fb880_0;
    %xor;
    %store/vec4 v00000000029f9bc0_0, 0, 32;
    %jmp T_15.53;
T_15.39 ;
    %load/vec4 v00000000029fb100_0;
    %load/vec4 v00000000029fb880_0;
    %or;
    %inv;
    %store/vec4 v00000000029f9bc0_0, 0, 32;
    %jmp T_15.53;
T_15.40 ;
    %load/vec4 v00000000029fb100_0;
    %load/vec4 v00000000029fb880_0;
    %add;
    %store/vec4 v00000000029f9bc0_0, 0, 32;
    %jmp T_15.53;
T_15.41 ;
    %jmp T_15.53;
T_15.42 ;
    %load/vec4 v00000000029fb100_0;
    %load/vec4 v00000000029fb880_0;
    %add;
    %store/vec4 v00000000029f9bc0_0, 0, 32;
    %load/vec4 v00000000029f9bc0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.59, 8;
T_15.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.59, 8;
 ; End of false expr.
    %blend;
T_15.59;
    %store/vec4 v00000000029f9f80_0, 0, 1;
    %jmp T_15.53;
T_15.43 ;
    %load/vec4 v00000000029fb880_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v00000000029fa0c0_0, 0, 32;
    %load/vec4 v00000000029fb100_0;
    %load/vec4 v00000000029fa0c0_0;
    %add;
    %store/vec4 v00000000029f9bc0_0, 0, 32;
    %load/vec4 v00000000029f9bc0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_15.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_15.61, 8;
T_15.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_15.61, 8;
 ; End of false expr.
    %blend;
T_15.61;
    %store/vec4 v00000000029f9f80_0, 0, 1;
    %jmp T_15.53;
T_15.44 ;
    %load/vec4 v00000000029fb880_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029f9bc0_0, 0, 32;
    %jmp T_15.53;
T_15.45 ;
    %load/vec4 v00000000029fb880_0;
    %ix/getv 4, v00000000029fb100_0;
    %shiftl 4;
    %store/vec4 v00000000029f9bc0_0, 0, 32;
    %jmp T_15.53;
T_15.46 ;
    %load/vec4 v00000000029fb880_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000029f9bc0_0, 0, 32;
    %jmp T_15.53;
T_15.47 ;
    %load/vec4 v00000000029fb880_0;
    %ix/getv 4, v00000000029fb100_0;
    %shiftr 4;
    %store/vec4 v00000000029f9bc0_0, 0, 32;
    %jmp T_15.53;
T_15.48 ;
    %load/vec4 v00000000029fb100_0;
    %load/vec4 v00000000029fb880_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.62, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029f9bc0_0, 0, 32;
    %jmp T_15.63;
T_15.62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029f9bc0_0, 0, 32;
T_15.63 ;
    %jmp T_15.53;
T_15.49 ;
    %load/vec4 v00000000029fb100_0;
    %load/vec4 v00000000029fb880_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.64, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029f9bc0_0, 0, 32;
    %jmp T_15.65;
T_15.64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029f9bc0_0, 0, 32;
T_15.65 ;
    %jmp T_15.53;
T_15.50 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029fa660_0, 0, 32;
T_15.66 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029fa660_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_15.67, 5;
    %load/vec4 v00000000029fb100_0;
    %load/vec4 v00000000029fa660_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_15.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029fb4c0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029fa660_0, 0, 32;
T_15.68 ;
    %load/vec4 v00000000029fb4c0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.70, 4;
    %load/vec4 v00000000029faca0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029faca0_0, 0, 32;
T_15.70 ;
    %load/vec4 v00000000029fa660_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029fa660_0, 0, 32;
    %jmp T_15.66;
T_15.67 ;
    %load/vec4 v00000000029faca0_0;
    %store/vec4 v00000000029f9bc0_0, 0, 32;
    %jmp T_15.53;
T_15.51 ;
    %load/vec4 v00000000029fb100_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v00000000029f9bc0_0, 0, 32;
    %jmp T_15.53;
T_15.52 ;
    %load/vec4 v00000000029fb100_0;
    %ix/getv 4, v00000000029fb880_0;
    %shiftr 4;
    %store/vec4 v00000000029f9bc0_0, 0, 32;
    %jmp T_15.53;
T_15.53 ;
    %pop/vec4 1;
    %jmp T_15.7;
T_15.7 ;
    %pop/vec4 1;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000000029fc470;
T_16 ;
    %wait E_000000000297ee40;
    %load/vec4 v00000000029fa200_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.0, 4;
    %ix/getv 4, v00000000029fa2a0_0;
    %load/vec4a v00000000029faf20, 4;
    %assign/vec4 v00000000029fa020_0, 0;
T_16.0 ;
    %load/vec4 v00000000029fb2e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_16.2, 4;
    %load/vec4 v00000000029fb560_0;
    %ix/getv 3, v00000000029fa2a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029faf20, 0, 4;
T_16.2 ;
    %jmp T_16;
    .thread T_16;
    .scope S_00000000029fc2f0;
T_17 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v00000000029fa840_0, 0, 16;
    %end;
    .thread T_17;
    .scope S_00000000029fc2f0;
T_18 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v00000000029fa340_0, 0, 16;
    %end;
    .thread T_18;
    .scope S_00000000029fc2f0;
T_19 ;
    %wait E_0000000002983180;
    %load/vec4 v00000000029fa480_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v00000000029f9e40_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_19.0, 4;
    %load/vec4 v00000000029fa340_0;
    %load/vec4 v00000000029fa480_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029fade0_0, 0, 32;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v00000000029fa840_0;
    %load/vec4 v00000000029fa480_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000029fade0_0, 0, 32;
T_19.1 ;
    %jmp T_19;
    .thread T_19, $push;
    .scope S_00000000029fbff0;
T_20 ;
    %wait E_0000000002982bc0;
    %load/vec4 v00000000029fa700_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029fad40_0, 0, 28;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_00000000029fc5f0;
T_21 ;
    %wait E_0000000002982680;
    %load/vec4 v00000000029fb240_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v00000000029fa5c0_0, 0, 32;
    %jmp T_21;
    .thread T_21, $push;
    .scope S_00000000028a9bb0;
T_22 ;
    %wait E_0000000002982940;
    %load/vec4 v00000000029f9b20_0;
    %load/vec4 v00000000029fb060_0;
    %add;
    %store/vec4 v00000000029fb380_0, 0, 32;
    %jmp T_22;
    .thread T_22, $push;
    .scope S_00000000029fc170;
T_23 ;
    %wait E_0000000002982d00;
    %load/vec4 v00000000029fb6a0_0;
    %load/vec4 v00000000029f9ee0_0;
    %and;
    %store/vec4 v00000000029f9c60_0, 0, 1;
    %jmp T_23;
    .thread T_23, $push;
    .scope S_00000000029930f0;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fcfa0_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_00000000029930f0;
T_25 ;
    %vpi_call 2 18 "$dumpfile", "results/CPUFileTest1.vcd" {0 0 0};
    %vpi_call 2 19 "$dumpvars", 32'sb00000000000000000000000000000000, v00000000029fd4a0_0, v00000000029fcfa0_0, S_000000000285d5a0, S_000000000292d370, S_000000000292d1f0, S_00000000028a9d30, S_0000000002850c00, S_00000000029fc470, S_00000000008cd670, S_00000000028a9bb0, S_00000000029fc2f0, S_00000000029fbff0, S_00000000029fc5f0, S_00000000029fc170, S_000000000294b000, S_000000000295dc20, S_00000000008cd4f0, S_000000000285d720, S_000000000295dda0 {0 0 0};
    %pushi/vec4 1, 0, 32;
    %store/vec4 v00000000029fe8a0_0, 0, 32;
T_25.0 ;
    %load/vec4 v00000000029fe8a0_0;
    %cmpi/s 130, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_25.1, 5;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd4a0_0, 0, 1;
    %delay 5, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fd4a0_0, 0, 1;
    %load/vec4 v00000000029fe8a0_0;
    %cmpi/s 17, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_25.2, 5;
    %vpi_call 2 60 "$display", "\012---------TEST BENCH 1-----------\012" {0 0 0};
    %vpi_call 2 61 "$display", "\012Program Counter: %d", v00000000029f8f10_0 {0 0 0};
    %vpi_call 2 62 "$display", "\012Current Instruction: %b", v00000000029f9550_0 {0 0 0};
    %vpi_call 2 63 "$display", "\012Operation Code: %b", v00000000029f83d0_0 {0 0 0};
    %vpi_call 2 64 "$display", "\012Register S Address: %d", v00000000029f8b50_0 {0 0 0};
    %vpi_call 2 65 "$display", "\012Register T Adresss: %d", v00000000029f7f70_0 {0 0 0};
    %vpi_call 2 66 "$display", "\012Offset: %d", v00000000029fa480_0 {0 0 0};
    %vpi_call 2 67 "$display", "\012---------END OF TEST BENCH 1-----------\012" {0 0 0};
T_25.2 ;
    %load/vec4 v00000000029fe8a0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029fe8a0_0, 0, 32;
    %jmp T_25.0;
T_25.1 ;
    %end;
    .thread T_25;
    .scope S_0000000002a01aa0;
T_26 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000029ffb90_0, 0;
    %end;
    .thread T_26;
    .scope S_0000000002a01aa0;
T_27 ;
    %wait E_0000000002983340;
    %load/vec4 v0000000002a00770_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_27.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000029ffb90_0, 0;
    %jmp T_27.1;
T_27.0 ;
    %load/vec4 v00000000029fff50_0;
    %assign/vec4 v00000000029ffb90_0, 0;
T_27.1 ;
    %jmp T_27;
    .thread T_27;
    .scope S_00000000029fbcf0;
T_28 ;
    %vpi_call 5 317 "$readmemb", "Input/testcode_mips2.txt", v00000000029fd720 {0 0 0};
    %end;
    .thread T_28;
    .scope S_00000000029fbb70;
T_29 ;
    %wait E_0000000002983340;
    %load/vec4 v00000000029fd0e0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_29.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd040_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000029fca00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe120_0, 0, 1;
    %vpi_call 5 20 "$display", "Current Instruction: Reset" {0 0 0};
    %jmp T_29.1;
T_29.0 ;
    %load/vec4 v00000000029fd7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_29.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_29.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_29.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_29.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_29.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_29.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_29.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_29.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_29.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_29.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_29.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_29.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_29.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_29.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd040_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000029fca00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe120_0, 0, 1;
    %jmp T_29.17;
T_29.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fe1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fd680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd040_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000029fca00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fe6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe120_0, 0, 1;
    %vpi_call 5 35 "$display", "Current Instruction: Aritmetic" {0 0 0};
    %jmp T_29.17;
T_29.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fe1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fd680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd040_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v00000000029fca00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe120_0, 0, 1;
    %vpi_call 5 48 "$display", "Current Instruction: CLO, CLZ" {0 0 0};
    %jmp T_29.17;
T_29.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd040_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000029fca00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe120_0, 0, 1;
    %vpi_call 5 62 "$display", "Current Instruction: JUMP" {0 0 0};
    %jmp T_29.17;
T_29.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd040_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000029fca00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fe080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe120_0, 0, 1;
    %vpi_call 5 75 "$display", "Current Instruction: Save Word" {0 0 0};
    %jmp T_29.17;
T_29.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fd040_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000000029fca00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fe080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe120_0, 0, 1;
    %vpi_call 5 88 "$display", "Current Instruction: Save Byte" {0 0 0};
    %jmp T_29.17;
T_29.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd040_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000029fca00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fe080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe120_0, 0, 1;
    %vpi_call 5 101 "$display", "Current Instruction: Load Word" {0 0 0};
    %jmp T_29.17;
T_29.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd040_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000029fca00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe620_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fe080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe120_0, 0, 1;
    %vpi_call 5 115 "$display", "Current Instruction: Load Byte" {0 0 0};
    %jmp T_29.17;
T_29.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fd680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd040_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000029fca00_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fe620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fe120_0, 0, 1;
    %vpi_call 5 128 "$display", "Current Instruction: Load Byte Unsigned" {0 0 0};
    %jmp T_29.17;
T_29.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd040_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000029fca00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe4e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fe580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe120_0, 0, 1;
    %vpi_call 5 142 "$display", "Current Instruction: Branch if Equal" {0 0 0};
    %jmp T_29.17;
T_29.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd040_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000029fca00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe4e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fe580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe120_0, 0, 1;
    %vpi_call 5 156 "$display", "Current Instruction: Branch if Equal to Zero" {0 0 0};
    %jmp T_29.17;
T_29.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd040_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000029fca00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe4e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fe580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe120_0, 0, 1;
    %vpi_call 5 170 "$display", "Current Instruction: Branch if Less Than Zero" {0 0 0};
    %jmp T_29.17;
T_29.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe1c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fd040_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000000029fca00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe080_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe4e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fe580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe120_0, 0, 1;
    %vpi_call 5 184 "$display", "Current Instruction: Branch if Greater Than Zero" {0 0 0};
    %jmp T_29.17;
T_29.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fd680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fd040_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000029fca00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fe6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe580_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fe120_0, 0, 1;
    %vpi_call 5 198 "$display", "Current Instruction: ADDIU" {0 0 0};
    %jmp T_29.17;
T_29.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe1c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fd680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fd040_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v00000000029fca00_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe620_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000029fe6c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe4e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe580_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000029fe120_0, 0, 1;
    %vpi_call 5 212 "$display", "Current Instruction: ADDI" {0 0 0};
    %jmp T_29.17;
T_29.17 ;
    %pop/vec4 1;
T_29.1 ;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000002a020a0;
T_30 ;
    %wait E_0000000002983380;
    %load/vec4 v00000000029ff0f0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_30.0, 4;
    %load/vec4 v0000000002a004f0_0;
    %store/vec4 v00000000029ffaf0_0, 0, 5;
    %jmp T_30.1;
T_30.0 ;
    %load/vec4 v00000000029ff2d0_0;
    %store/vec4 v00000000029ffaf0_0, 0, 5;
T_30.1 ;
    %jmp T_30;
    .thread T_30, $push;
    .scope S_00000000029fc770;
T_31 ;
    %wait E_0000000002982d80;
    %load/vec4 v00000000029fdb80_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_31.0, 4;
    %load/vec4 v00000000029fe300_0;
    %store/vec4 v00000000029fdea0_0, 0, 32;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v00000000029fd5e0_0;
    %store/vec4 v00000000029fdea0_0, 0, 32;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000000002a01da0;
T_32 ;
    %wait E_0000000002982e00;
    %load/vec4 v0000000002a00810_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_32.0, 4;
    %load/vec4 v0000000002a003b0_0;
    %store/vec4 v00000000029ff4b0_0, 0, 32;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v00000000029ffcd0_0;
    %store/vec4 v00000000029ff4b0_0, 0, 32;
T_32.1 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_00000000029fb9f0;
T_33 ;
    %wait E_0000000002982740;
    %load/vec4 v00000000029fd400_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_33.0, 4;
    %load/vec4 v00000000029fd540_0;
    %store/vec4 v00000000029fdf40_0, 0, 32;
    %jmp T_33.1;
T_33.0 ;
    %load/vec4 v00000000029fd220_0;
    %store/vec4 v00000000029fdf40_0, 0, 32;
T_33.1 ;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_00000000029fbe70;
T_34 ;
    %wait E_0000000002983040;
    %load/vec4 v0000000002a006d0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_34.0, 4;
    %load/vec4 v00000000029ff7d0_0;
    %store/vec4 v0000000002a00310_0, 0, 32;
    %jmp T_34.1;
T_34.0 ;
    %load/vec4 v00000000029febf0_0;
    %store/vec4 v0000000002a00310_0, 0, 32;
T_34.1 ;
    %jmp T_34;
    .thread T_34, $push;
    .scope S_0000000002a01320;
T_35 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
    %end;
    .thread T_35;
    .scope S_0000000002a01320;
T_36 ;
    %wait E_0000000002983340;
    %load/vec4 v00000000029ff370_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000000029ffa50_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_36.0, 8;
    %load/vec4 v00000000029ff190_0;
    %load/vec4 v00000000029ffa50_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000029fee70, 0, 4;
T_36.0 ;
    %jmp T_36;
    .thread T_36;
    .scope S_0000000002a01320;
T_37 ;
    %wait E_0000000002983300;
    %load/vec4 v00000000029ffd70_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000029fee70, 4;
    %assign/vec4 v0000000002a00630_0, 0;
    %load/vec4 v00000000029ffe10_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000029fee70, 4;
    %assign/vec4 v00000000029ff050_0, 0;
    %jmp T_37;
    .thread T_37, $push;
    .scope S_0000000002a01620;
T_38 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000029fea10_0, 0, 32;
    %end;
    .thread T_38;
    .scope S_0000000002a01620;
T_39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002a03cf0_0, 0, 32;
    %end;
    .thread T_39;
    .scope S_0000000002a01620;
T_40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a03390_0, 0, 1;
    %end;
    .thread T_40;
    .scope S_0000000002a01620;
T_41 ;
    %wait E_0000000002983400;
    %load/vec4 v0000000002a008b0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_41.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_41.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_41.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_41.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_41.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_41.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_41.6, 6;
    %jmp T_41.7;
T_41.0 ;
    %load/vec4 v0000000002a00590_0;
    %load/vec4 v00000000029ff410_0;
    %cmp/e;
    %jmp/0xz  T_41.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a03390_0, 0, 1;
    %jmp T_41.9;
T_41.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a03390_0, 0, 1;
T_41.9 ;
    %jmp T_41.7;
T_41.1 ;
    %load/vec4 v0000000002a00590_0;
    %load/vec4 v00000000029ff410_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_41.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.11, 8;
T_41.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.11, 8;
 ; End of false expr.
    %blend;
T_41.11;
    %store/vec4 v0000000002a001d0_0, 0, 32;
    %load/vec4 v0000000002a001d0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_41.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_41.13, 8;
T_41.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_41.13, 8;
 ; End of false expr.
    %blend;
T_41.13;
    %store/vec4 v0000000002a03390_0, 0, 1;
    %jmp T_41.7;
T_41.2 ;
    %load/vec4 v00000000029ff410_0;
    %load/vec4 v0000000002a00590_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_41.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_41.15, 8;
T_41.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_41.15, 8;
 ; End of false expr.
    %blend;
T_41.15;
    %store/vec4 v0000000002a001d0_0, 0, 32;
    %load/vec4 v0000000002a001d0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_41.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_41.17, 8;
T_41.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_41.17, 8;
 ; End of false expr.
    %blend;
T_41.17;
    %store/vec4 v0000000002a03390_0, 0, 1;
    %jmp T_41.7;
T_41.3 ;
    %load/vec4 v00000000029feb50_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_41.18, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029fef10_0, 0, 32;
T_41.20 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029fef10_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_41.21, 5;
    %load/vec4 v0000000002a00590_0;
    %load/vec4 v00000000029fef10_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_41.22, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002a03cf0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029fef10_0, 0, 32;
T_41.22 ;
    %load/vec4 v0000000002a03cf0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.24, 4;
    %load/vec4 v00000000029fea10_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029fea10_0, 0, 32;
T_41.24 ;
    %load/vec4 v00000000029fef10_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029fef10_0, 0, 32;
    %jmp T_41.20;
T_41.21 ;
    %load/vec4 v00000000029fea10_0;
    %store/vec4 v0000000002a001d0_0, 0, 32;
    %jmp T_41.19;
T_41.18 ;
    %load/vec4 v00000000029feb50_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_41.26, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029fef10_0, 0, 32;
T_41.28 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029fef10_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_41.29, 5;
    %load/vec4 v0000000002a00590_0;
    %load/vec4 v00000000029fef10_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_41.30, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002a03cf0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029fef10_0, 0, 32;
T_41.30 ;
    %load/vec4 v0000000002a03cf0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.32, 4;
    %load/vec4 v00000000029fea10_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029fea10_0, 0, 32;
T_41.32 ;
    %load/vec4 v00000000029fef10_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029fef10_0, 0, 32;
    %jmp T_41.28;
T_41.29 ;
    %load/vec4 v00000000029fea10_0;
    %store/vec4 v0000000002a001d0_0, 0, 32;
T_41.26 ;
T_41.19 ;
    %jmp T_41.7;
T_41.4 ;
    %load/vec4 v0000000002a00590_0;
    %load/vec4 v00000000029ff410_0;
    %add;
    %store/vec4 v0000000002a001d0_0, 0, 32;
    %jmp T_41.7;
T_41.5 ;
    %load/vec4 v0000000002a00590_0;
    %load/vec4 v00000000029ff410_0;
    %add;
    %store/vec4 v0000000002a001d0_0, 0, 32;
    %jmp T_41.7;
T_41.6 ;
    %load/vec4 v00000000029feb50_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_41.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_41.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_41.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_41.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_41.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_41.39, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_41.40, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_41.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_41.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_41.43, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_41.44, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_41.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_41.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_41.47, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_41.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_41.49, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_41.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_41.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_41.52, 6;
    %jmp T_41.53;
T_41.34 ;
    %load/vec4 v00000000029ff410_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_41.54, 4;
    %load/vec4 v0000000002a00590_0;
    %store/vec4 v0000000002a001d0_0, 0, 32;
T_41.54 ;
    %jmp T_41.53;
T_41.35 ;
    %load/vec4 v00000000029ff410_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.56, 4;
    %load/vec4 v0000000002a00590_0;
    %store/vec4 v0000000002a001d0_0, 0, 32;
T_41.56 ;
    %jmp T_41.53;
T_41.36 ;
    %load/vec4 v0000000002a00590_0;
    %load/vec4 v00000000029ff410_0;
    %and;
    %store/vec4 v0000000002a001d0_0, 0, 32;
    %jmp T_41.53;
T_41.37 ;
    %load/vec4 v0000000002a00590_0;
    %load/vec4 v00000000029ff410_0;
    %or;
    %store/vec4 v0000000002a001d0_0, 0, 32;
    %jmp T_41.53;
T_41.38 ;
    %load/vec4 v0000000002a00590_0;
    %load/vec4 v00000000029ff410_0;
    %xor;
    %store/vec4 v0000000002a001d0_0, 0, 32;
    %jmp T_41.53;
T_41.39 ;
    %load/vec4 v0000000002a00590_0;
    %load/vec4 v00000000029ff410_0;
    %or;
    %inv;
    %store/vec4 v0000000002a001d0_0, 0, 32;
    %jmp T_41.53;
T_41.40 ;
    %load/vec4 v0000000002a00590_0;
    %load/vec4 v00000000029ff410_0;
    %add;
    %store/vec4 v0000000002a001d0_0, 0, 32;
    %jmp T_41.53;
T_41.41 ;
    %jmp T_41.53;
T_41.42 ;
    %load/vec4 v0000000002a00590_0;
    %load/vec4 v00000000029ff410_0;
    %add;
    %store/vec4 v0000000002a001d0_0, 0, 32;
    %load/vec4 v0000000002a001d0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_41.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_41.59, 8;
T_41.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_41.59, 8;
 ; End of false expr.
    %blend;
T_41.59;
    %store/vec4 v0000000002a03390_0, 0, 1;
    %jmp T_41.53;
T_41.43 ;
    %load/vec4 v00000000029ff410_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v00000000029ff550_0, 0, 32;
    %load/vec4 v0000000002a00590_0;
    %load/vec4 v00000000029ff550_0;
    %add;
    %store/vec4 v0000000002a001d0_0, 0, 32;
    %load/vec4 v0000000002a001d0_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_41.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_41.61, 8;
T_41.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_41.61, 8;
 ; End of false expr.
    %blend;
T_41.61;
    %store/vec4 v0000000002a03390_0, 0, 1;
    %jmp T_41.53;
T_41.44 ;
    %load/vec4 v00000000029ff410_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002a001d0_0, 0, 32;
    %jmp T_41.53;
T_41.45 ;
    %load/vec4 v00000000029ff410_0;
    %ix/getv 4, v0000000002a00590_0;
    %shiftl 4;
    %store/vec4 v0000000002a001d0_0, 0, 32;
    %jmp T_41.53;
T_41.46 ;
    %load/vec4 v00000000029ff410_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002a001d0_0, 0, 32;
    %jmp T_41.53;
T_41.47 ;
    %load/vec4 v00000000029ff410_0;
    %ix/getv 4, v0000000002a00590_0;
    %shiftr 4;
    %store/vec4 v0000000002a001d0_0, 0, 32;
    %jmp T_41.53;
T_41.48 ;
    %load/vec4 v0000000002a00590_0;
    %load/vec4 v00000000029ff410_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.62, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002a001d0_0, 0, 32;
    %jmp T_41.63;
T_41.62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002a001d0_0, 0, 32;
T_41.63 ;
    %jmp T_41.53;
T_41.49 ;
    %load/vec4 v0000000002a00590_0;
    %load/vec4 v00000000029ff410_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.64, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002a001d0_0, 0, 32;
    %jmp T_41.65;
T_41.64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002a001d0_0, 0, 32;
T_41.65 ;
    %jmp T_41.53;
T_41.50 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v00000000029fef10_0, 0, 32;
T_41.66 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v00000000029fef10_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_41.67, 5;
    %load/vec4 v0000000002a00590_0;
    %load/vec4 v00000000029fef10_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_41.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002a03cf0_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v00000000029fef10_0, 0, 32;
T_41.68 ;
    %load/vec4 v0000000002a03cf0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_41.70, 4;
    %load/vec4 v00000000029fea10_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000029fea10_0, 0, 32;
T_41.70 ;
    %load/vec4 v00000000029fef10_0;
    %subi 1, 0, 32;
    %store/vec4 v00000000029fef10_0, 0, 32;
    %jmp T_41.66;
T_41.67 ;
    %load/vec4 v00000000029fea10_0;
    %store/vec4 v0000000002a001d0_0, 0, 32;
    %jmp T_41.53;
T_41.51 ;
    %load/vec4 v0000000002a00590_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002a001d0_0, 0, 32;
    %jmp T_41.53;
T_41.52 ;
    %load/vec4 v0000000002a00590_0;
    %ix/getv 4, v00000000029ff410_0;
    %shiftr 4;
    %store/vec4 v0000000002a001d0_0, 0, 32;
    %jmp T_41.53;
T_41.53 ;
    %pop/vec4 1;
    %jmp T_41.7;
T_41.7 ;
    %pop/vec4 1;
    %jmp T_41;
    .thread T_41, $push;
    .scope S_0000000002a01c20;
T_42 ;
    %wait E_0000000002983340;
    %load/vec4 v0000000002a04010_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_42.0, 4;
    %ix/getv 4, v0000000002a04290_0;
    %load/vec4a v0000000002a03110, 4;
    %assign/vec4 v0000000002a04830_0, 0;
T_42.0 ;
    %load/vec4 v0000000002a03bb0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_42.2, 4;
    %load/vec4 v0000000002a046f0_0;
    %ix/getv 3, v0000000002a04290_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a03110, 0, 4;
T_42.2 ;
    %jmp T_42;
    .thread T_42;
    .scope S_0000000002a017a0;
T_43 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000000002a03930_0, 0, 16;
    %end;
    .thread T_43;
    .scope S_0000000002a017a0;
T_44 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000002a03570_0, 0, 16;
    %end;
    .thread T_44;
    .scope S_0000000002a017a0;
T_45 ;
    %wait E_0000000002983600;
    %load/vec4 v0000000002a02df0_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000002a02fd0_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_45.0, 4;
    %load/vec4 v0000000002a03570_0;
    %load/vec4 v0000000002a02df0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002a03430_0, 0, 32;
    %jmp T_45.1;
T_45.0 ;
    %load/vec4 v0000000002a03930_0;
    %load/vec4 v0000000002a02df0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002a03430_0, 0, 32;
T_45.1 ;
    %jmp T_45;
    .thread T_45, $push;
    .scope S_0000000002a00ba0;
T_46 ;
    %wait E_0000000002983480;
    %load/vec4 v0000000002a039d0_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002a040b0_0, 0, 28;
    %jmp T_46;
    .thread T_46, $push;
    .scope S_0000000002a00ea0;
T_47 ;
    %wait E_0000000002982ec0;
    %load/vec4 v0000000002a03a70_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002a02a30_0, 0, 32;
    %jmp T_47;
    .thread T_47, $push;
    .scope S_0000000002a00d20;
T_48 ;
    %wait E_0000000002982e40;
    %load/vec4 v0000000002a00130_0;
    %load/vec4 v00000000029ff690_0;
    %add;
    %store/vec4 v00000000029ff9b0_0, 0, 32;
    %jmp T_48;
    .thread T_48, $push;
    .scope S_0000000002a014a0;
T_49 ;
    %wait E_0000000002983a80;
    %load/vec4 v0000000002a02e90_0;
    %load/vec4 v0000000002a03610_0;
    %and;
    %store/vec4 v0000000002a03b10_0, 0, 1;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000000002a026a0;
T_50 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002a05300_0, 0;
    %end;
    .thread T_50;
    .scope S_0000000002a026a0;
T_51 ;
    %wait E_0000000002983e40;
    %load/vec4 v0000000002a08e00_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_51.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000000002a05300_0, 0;
    %jmp T_51.1;
T_51.0 ;
    %load/vec4 v0000000002a05260_0;
    %assign/vec4 v0000000002a05300_0, 0;
T_51.1 ;
    %jmp T_51;
    .thread T_51;
    .scope S_0000000002a02520;
T_52 ;
    %vpi_call 5 327 "$readmemb", "Input/testcode_mips3.txt", v0000000002a058a0 {0 0 0};
    %end;
    .thread T_52;
    .scope S_0000000002a01f20;
T_53 ;
    %wait E_0000000002983e40;
    %load/vec4 v0000000002a05120_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_53.0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a053a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a060c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002a05a80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a05f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a062a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a05b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a06020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a067a0_0, 0, 1;
    %vpi_call 5 20 "$display", "Current Instruction: Reset" {0 0 0};
    %jmp T_53.1;
T_53.0 ;
    %load/vec4 v0000000002a04fe0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_53.2, 6;
    %dup/vec4;
    %pushi/vec4 28, 0, 6;
    %cmp/u;
    %jmp/1 T_53.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_53.4, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_53.5, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_53.6, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_53.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_53.8, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_53.9, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_53.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_53.11, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_53.12, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_53.13, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_53.14, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_53.15, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a053a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a060c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002a05a80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a05f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a062a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a05b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a06020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a067a0_0, 0, 1;
    %jmp T_53.17;
T_53.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a053a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a04d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a060c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002a05a80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a05f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a062a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a05b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a06020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a067a0_0, 0, 1;
    %vpi_call 5 35 "$display", "Current Instruction: Aritmetic" {0 0 0};
    %jmp T_53.17;
T_53.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a053a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a04d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a060c0_0, 0, 1;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0000000002a05a80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a05f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a062a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a05b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a06020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a067a0_0, 0, 1;
    %vpi_call 5 48 "$display", "Current Instruction: CLO, CLZ" {0 0 0};
    %jmp T_53.17;
T_53.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a053a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a060c0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000002a05a80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a05f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a062a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a05b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a06020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a067a0_0, 0, 1;
    %vpi_call 5 62 "$display", "Current Instruction: JUMP" {0 0 0};
    %jmp T_53.17;
T_53.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a060c0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002a05a80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a05f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a062a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a05b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a06020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a067a0_0, 0, 1;
    %vpi_call 5 75 "$display", "Current Instruction: Save Word" {0 0 0};
    %jmp T_53.17;
T_53.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a060c0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000000002a05a80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a05f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a062a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a05b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a06020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a067a0_0, 0, 1;
    %vpi_call 5 88 "$display", "Current Instruction: Save Byte" {0 0 0};
    %jmp T_53.17;
T_53.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a060c0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002a05a80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a05f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a062a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a05b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a06020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a067a0_0, 0, 1;
    %vpi_call 5 101 "$display", "Current Instruction: Load Word" {0 0 0};
    %jmp T_53.17;
T_53.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a060c0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002a05a80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04cc0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a05f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a062a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a05b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a06020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a067a0_0, 0, 1;
    %vpi_call 5 115 "$display", "Current Instruction: Load Byte" {0 0 0};
    %jmp T_53.17;
T_53.9 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a04d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a060c0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002a05a80_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a04cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a05f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a062a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a05b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a06020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a067a0_0, 0, 1;
    %vpi_call 5 128 "$display", "Current Instruction: Load Byte Unsigned" {0 0 0};
    %jmp T_53.17;
T_53.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a053a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a060c0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002a05a80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a05f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a062a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a05b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a06020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a067a0_0, 0, 1;
    %vpi_call 5 142 "$display", "Current Instruction: Branch if Equal" {0 0 0};
    %jmp T_53.17;
T_53.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a053a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a060c0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000002a05a80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a05f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a062a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a05b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a06020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a067a0_0, 0, 1;
    %vpi_call 5 156 "$display", "Current Instruction: Branch if Equal to Zero" {0 0 0};
    %jmp T_53.17;
T_53.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a053a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a060c0_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000002a05a80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a05f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a062a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a05b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a06020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a067a0_0, 0, 1;
    %vpi_call 5 170 "$display", "Current Instruction: Branch if Less Than Zero" {0 0 0};
    %jmp T_53.17;
T_53.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a053a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04d60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a060c0_0, 0, 1;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000002a05a80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a05f80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a062a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a05b20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a06020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a067a0_0, 0, 1;
    %vpi_call 5 184 "$display", "Current Instruction: Branch if Greater Than Zero" {0 0 0};
    %jmp T_53.17;
T_53.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a053a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a04d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a060c0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002a05a80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a05f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a062a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a05b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a06020_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a067a0_0, 0, 1;
    %vpi_call 5 198 "$display", "Current Instruction: ADDIU" {0 0 0};
    %jmp T_53.17;
T_53.15 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a053a0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a04d60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a060c0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000000002a05a80_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a04cc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a05f80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a062a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a05b20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a06020_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a067a0_0, 0, 1;
    %vpi_call 5 212 "$display", "Current Instruction: ADDI" {0 0 0};
    %jmp T_53.17;
T_53.17 ;
    %pop/vec4 1;
T_53.1 ;
    %jmp T_53;
    .thread T_53;
    .scope S_0000000002a00a20;
T_54 ;
    %wait E_0000000002983e80;
    %load/vec4 v0000000002a07640_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_54.0, 4;
    %load/vec4 v0000000002a07280_0;
    %store/vec4 v0000000002a09080_0, 0, 5;
    %jmp T_54.1;
T_54.0 ;
    %load/vec4 v0000000002a06d80_0;
    %store/vec4 v0000000002a09080_0, 0, 5;
T_54.1 ;
    %jmp T_54;
    .thread T_54, $push;
    .scope S_0000000002a01920;
T_55 ;
    %wait E_0000000002983680;
    %load/vec4 v0000000002a06700_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_55.0, 4;
    %load/vec4 v0000000002a04a40_0;
    %store/vec4 v0000000002a05940_0, 0, 32;
    %jmp T_55.1;
T_55.0 ;
    %load/vec4 v0000000002a06660_0;
    %store/vec4 v0000000002a05940_0, 0, 32;
T_55.1 ;
    %jmp T_55;
    .thread T_55, $push;
    .scope S_0000000002a02820;
T_56 ;
    %wait E_0000000002984100;
    %load/vec4 v0000000002a06ce0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_56.0, 4;
    %load/vec4 v0000000002a076e0_0;
    %store/vec4 v0000000002a08ea0_0, 0, 32;
    %jmp T_56.1;
T_56.0 ;
    %load/vec4 v0000000002a08900_0;
    %store/vec4 v0000000002a08ea0_0, 0, 32;
T_56.1 ;
    %jmp T_56;
    .thread T_56, $push;
    .scope S_0000000002a023a0;
T_57 ;
    %wait E_00000000029837c0;
    %load/vec4 v0000000002a059e0_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_57.0, 4;
    %load/vec4 v0000000002a05800_0;
    %store/vec4 v0000000002a056c0_0, 0, 32;
    %jmp T_57.1;
T_57.0 ;
    %load/vec4 v0000000002a05ee0_0;
    %store/vec4 v0000000002a056c0_0, 0, 32;
T_57.1 ;
    %jmp T_57;
    .thread T_57, $push;
    .scope S_0000000002a011a0;
T_58 ;
    %wait E_00000000029836c0;
    %load/vec4 v0000000002a05080_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_58.0, 4;
    %load/vec4 v0000000002a04f40_0;
    %store/vec4 v0000000002a05e40_0, 0, 32;
    %jmp T_58.1;
T_58.0 ;
    %load/vec4 v0000000002a04e00_0;
    %store/vec4 v0000000002a05e40_0, 0, 32;
T_58.1 ;
    %jmp T_58;
    .thread T_58, $push;
    .scope S_0000000002a01020;
T_59 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
    %end;
    .thread T_59;
    .scope S_0000000002a01020;
T_60 ;
    %wait E_0000000002983e40;
    %load/vec4 v0000000002a08f40_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000002a08220_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %inv;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_60.0, 8;
    %load/vec4 v0000000002a06b00_0;
    %load/vec4 v0000000002a08220_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a089a0, 0, 4;
T_60.0 ;
    %jmp T_60;
    .thread T_60;
    .scope S_0000000002a01020;
T_61 ;
    %wait E_0000000002983b00;
    %load/vec4 v0000000002a06ba0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002a089a0, 4;
    %assign/vec4 v0000000002a06a60_0, 0;
    %load/vec4 v0000000002a06e20_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v0000000002a089a0, 4;
    %assign/vec4 v0000000002a08c20_0, 0;
    %jmp T_61;
    .thread T_61, $push;
    .scope S_0000000002a0b660;
T_62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002a08a40_0, 0, 32;
    %end;
    .thread T_62;
    .scope S_0000000002a0b660;
T_63 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002a07500_0, 0, 32;
    %end;
    .thread T_63;
    .scope S_0000000002a0b660;
T_64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a070a0_0, 0, 1;
    %end;
    .thread T_64;
    .scope S_0000000002a0b660;
T_65 ;
    %wait E_0000000002983bc0;
    %load/vec4 v0000000002a084a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_65.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_65.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_65.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_65.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_65.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_65.5, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_65.6, 6;
    %jmp T_65.7;
T_65.0 ;
    %load/vec4 v0000000002a07e60_0;
    %load/vec4 v0000000002a08fe0_0;
    %cmp/e;
    %jmp/0xz  T_65.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002a070a0_0, 0, 1;
    %jmp T_65.9;
T_65.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002a070a0_0, 0, 1;
T_65.9 ;
    %jmp T_65.7;
T_65.1 ;
    %load/vec4 v0000000002a07e60_0;
    %load/vec4 v0000000002a08fe0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_65.10, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_65.11, 8;
T_65.10 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_65.11, 8;
 ; End of false expr.
    %blend;
T_65.11;
    %store/vec4 v0000000002a07000_0, 0, 32;
    %load/vec4 v0000000002a07000_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_65.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_65.13, 8;
T_65.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_65.13, 8;
 ; End of false expr.
    %blend;
T_65.13;
    %store/vec4 v0000000002a070a0_0, 0, 1;
    %jmp T_65.7;
T_65.2 ;
    %load/vec4 v0000000002a08fe0_0;
    %load/vec4 v0000000002a07e60_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_65.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_65.15, 8;
T_65.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_65.15, 8;
 ; End of false expr.
    %blend;
T_65.15;
    %store/vec4 v0000000002a07000_0, 0, 32;
    %load/vec4 v0000000002a07000_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_65.16, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_65.17, 8;
T_65.16 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_65.17, 8;
 ; End of false expr.
    %blend;
T_65.17;
    %store/vec4 v0000000002a070a0_0, 0, 1;
    %jmp T_65.7;
T_65.3 ;
    %load/vec4 v0000000002a08540_0;
    %cmpi/e 33, 0, 6;
    %jmp/0xz  T_65.18, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002a075a0_0, 0, 32;
T_65.20 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002a075a0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_65.21, 5;
    %load/vec4 v0000000002a07e60_0;
    %load/vec4 v0000000002a075a0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_65.22, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002a07500_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002a075a0_0, 0, 32;
T_65.22 ;
    %load/vec4 v0000000002a07500_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.24, 4;
    %load/vec4 v0000000002a08a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002a08a40_0, 0, 32;
T_65.24 ;
    %load/vec4 v0000000002a075a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002a075a0_0, 0, 32;
    %jmp T_65.20;
T_65.21 ;
    %load/vec4 v0000000002a08a40_0;
    %store/vec4 v0000000002a07000_0, 0, 32;
    %jmp T_65.19;
T_65.18 ;
    %load/vec4 v0000000002a08540_0;
    %cmpi/e 32, 0, 6;
    %jmp/0xz  T_65.26, 4;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002a075a0_0, 0, 32;
T_65.28 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002a075a0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_65.29, 5;
    %load/vec4 v0000000002a07e60_0;
    %load/vec4 v0000000002a075a0_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_65.30, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002a07500_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002a075a0_0, 0, 32;
T_65.30 ;
    %load/vec4 v0000000002a07500_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.32, 4;
    %load/vec4 v0000000002a08a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002a08a40_0, 0, 32;
T_65.32 ;
    %load/vec4 v0000000002a075a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002a075a0_0, 0, 32;
    %jmp T_65.28;
T_65.29 ;
    %load/vec4 v0000000002a08a40_0;
    %store/vec4 v0000000002a07000_0, 0, 32;
T_65.26 ;
T_65.19 ;
    %jmp T_65.7;
T_65.4 ;
    %load/vec4 v0000000002a07e60_0;
    %load/vec4 v0000000002a08fe0_0;
    %add;
    %store/vec4 v0000000002a07000_0, 0, 32;
    %jmp T_65.7;
T_65.5 ;
    %load/vec4 v0000000002a07e60_0;
    %load/vec4 v0000000002a08fe0_0;
    %add;
    %store/vec4 v0000000002a07000_0, 0, 32;
    %jmp T_65.7;
T_65.6 ;
    %load/vec4 v0000000002a08540_0;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_65.34, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_65.35, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_65.36, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_65.37, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_65.38, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_65.39, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_65.40, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_65.41, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_65.42, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_65.43, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_65.44, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_65.45, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_65.46, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_65.47, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_65.48, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_65.49, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_65.50, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_65.51, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_65.52, 6;
    %jmp T_65.53;
T_65.34 ;
    %load/vec4 v0000000002a08fe0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_65.54, 4;
    %load/vec4 v0000000002a07e60_0;
    %store/vec4 v0000000002a07000_0, 0, 32;
T_65.54 ;
    %jmp T_65.53;
T_65.35 ;
    %load/vec4 v0000000002a08fe0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.56, 4;
    %load/vec4 v0000000002a07e60_0;
    %store/vec4 v0000000002a07000_0, 0, 32;
T_65.56 ;
    %jmp T_65.53;
T_65.36 ;
    %load/vec4 v0000000002a07e60_0;
    %load/vec4 v0000000002a08fe0_0;
    %and;
    %store/vec4 v0000000002a07000_0, 0, 32;
    %jmp T_65.53;
T_65.37 ;
    %load/vec4 v0000000002a07e60_0;
    %load/vec4 v0000000002a08fe0_0;
    %or;
    %store/vec4 v0000000002a07000_0, 0, 32;
    %jmp T_65.53;
T_65.38 ;
    %load/vec4 v0000000002a07e60_0;
    %load/vec4 v0000000002a08fe0_0;
    %xor;
    %store/vec4 v0000000002a07000_0, 0, 32;
    %jmp T_65.53;
T_65.39 ;
    %load/vec4 v0000000002a07e60_0;
    %load/vec4 v0000000002a08fe0_0;
    %or;
    %inv;
    %store/vec4 v0000000002a07000_0, 0, 32;
    %jmp T_65.53;
T_65.40 ;
    %load/vec4 v0000000002a07e60_0;
    %load/vec4 v0000000002a08fe0_0;
    %add;
    %store/vec4 v0000000002a07000_0, 0, 32;
    %jmp T_65.53;
T_65.41 ;
    %jmp T_65.53;
T_65.42 ;
    %load/vec4 v0000000002a07e60_0;
    %load/vec4 v0000000002a08fe0_0;
    %add;
    %store/vec4 v0000000002a07000_0, 0, 32;
    %load/vec4 v0000000002a07000_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_65.58, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_65.59, 8;
T_65.58 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_65.59, 8;
 ; End of false expr.
    %blend;
T_65.59;
    %store/vec4 v0000000002a070a0_0, 0, 1;
    %jmp T_65.53;
T_65.43 ;
    %load/vec4 v0000000002a08fe0_0;
    %inv;
    %addi 1, 0, 32;
    %store/vec4 v0000000002a082c0_0, 0, 32;
    %load/vec4 v0000000002a07e60_0;
    %load/vec4 v0000000002a082c0_0;
    %add;
    %store/vec4 v0000000002a07000_0, 0, 32;
    %load/vec4 v0000000002a07000_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_65.60, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_65.61, 8;
T_65.60 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_65.61, 8;
 ; End of false expr.
    %blend;
T_65.61;
    %store/vec4 v0000000002a070a0_0, 0, 1;
    %jmp T_65.53;
T_65.44 ;
    %load/vec4 v0000000002a08fe0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002a07000_0, 0, 32;
    %jmp T_65.53;
T_65.45 ;
    %load/vec4 v0000000002a08fe0_0;
    %ix/getv 4, v0000000002a07e60_0;
    %shiftl 4;
    %store/vec4 v0000000002a07000_0, 0, 32;
    %jmp T_65.53;
T_65.46 ;
    %load/vec4 v0000000002a08fe0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002a07000_0, 0, 32;
    %jmp T_65.53;
T_65.47 ;
    %load/vec4 v0000000002a08fe0_0;
    %ix/getv 4, v0000000002a07e60_0;
    %shiftr 4;
    %store/vec4 v0000000002a07000_0, 0, 32;
    %jmp T_65.53;
T_65.48 ;
    %load/vec4 v0000000002a07e60_0;
    %load/vec4 v0000000002a08fe0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.62, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002a07000_0, 0, 32;
    %jmp T_65.63;
T_65.62 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002a07000_0, 0, 32;
T_65.63 ;
    %jmp T_65.53;
T_65.49 ;
    %load/vec4 v0000000002a07e60_0;
    %load/vec4 v0000000002a08fe0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.64, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002a07000_0, 0, 32;
    %jmp T_65.65;
T_65.64 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000002a07000_0, 0, 32;
T_65.65 ;
    %jmp T_65.53;
T_65.50 ;
    %pushi/vec4 31, 0, 32;
    %store/vec4 v0000000002a075a0_0, 0, 32;
T_65.66 ;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0000000002a075a0_0;
    %cmp/s;
    %flag_or 5, 4;
    %jmp/0xz T_65.67, 5;
    %load/vec4 v0000000002a07e60_0;
    %load/vec4 v0000000002a075a0_0;
    %part/s 1;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_65.68, 4;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0000000002a07500_0, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0000000002a075a0_0, 0, 32;
T_65.68 ;
    %load/vec4 v0000000002a07500_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_65.70, 4;
    %load/vec4 v0000000002a08a40_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000002a08a40_0, 0, 32;
T_65.70 ;
    %load/vec4 v0000000002a075a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0000000002a075a0_0, 0, 32;
    %jmp T_65.66;
T_65.67 ;
    %load/vec4 v0000000002a08a40_0;
    %store/vec4 v0000000002a07000_0, 0, 32;
    %jmp T_65.53;
T_65.51 ;
    %load/vec4 v0000000002a07e60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0000000002a07000_0, 0, 32;
    %jmp T_65.53;
T_65.52 ;
    %load/vec4 v0000000002a07e60_0;
    %ix/getv 4, v0000000002a08fe0_0;
    %shiftr 4;
    %store/vec4 v0000000002a07000_0, 0, 32;
    %jmp T_65.53;
T_65.53 ;
    %pop/vec4 1;
    %jmp T_65.7;
T_65.7 ;
    %pop/vec4 1;
    %jmp T_65;
    .thread T_65, $push;
    .scope S_0000000002a0c6e0;
T_66 ;
    %wait E_0000000002983e40;
    %load/vec4 v0000000002a09120_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_66.0, 4;
    %ix/getv 4, v0000000002a07820_0;
    %load/vec4a v0000000002a08ae0, 4;
    %assign/vec4 v0000000002a07320_0, 0;
T_66.0 ;
    %load/vec4 v0000000002a06c40_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_66.2, 4;
    %load/vec4 v0000000002a073c0_0;
    %ix/getv 3, v0000000002a07820_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000000002a08ae0, 0, 4;
T_66.2 ;
    %jmp T_66;
    .thread T_66;
    .scope S_0000000002a0c260;
T_67 ;
    %pushi/vec4 65535, 0, 16;
    %store/vec4 v0000000002a07f00_0, 0, 16;
    %end;
    .thread T_67;
    .scope S_0000000002a0c260;
T_68 ;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000002a080e0_0, 0, 16;
    %end;
    .thread T_68;
    .scope S_0000000002a0c260;
T_69 ;
    %wait E_0000000002984280;
    %load/vec4 v0000000002a07460_0;
    %parti/s 1, 15, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000002a07960_0;
    %cmpi/e 1, 0, 1;
    %flag_or 4, 8;
    %jmp/0xz  T_69.0, 4;
    %load/vec4 v0000000002a080e0_0;
    %load/vec4 v0000000002a07460_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002a078c0_0, 0, 32;
    %jmp T_69.1;
T_69.0 ;
    %load/vec4 v0000000002a07f00_0;
    %load/vec4 v0000000002a07460_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000000002a078c0_0, 0, 32;
T_69.1 ;
    %jmp T_69;
    .thread T_69, $push;
    .scope S_0000000002a0c0e0;
T_70 ;
    %wait E_0000000002983f80;
    %load/vec4 v0000000002a06ec0_0;
    %pad/u 28;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002a07140_0, 0, 28;
    %jmp T_70;
    .thread T_70, $push;
    .scope S_0000000002a0b7e0;
T_71 ;
    %wait E_0000000002983640;
    %load/vec4 v0000000002a085e0_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0000000002a071e0_0, 0, 32;
    %jmp T_71;
    .thread T_71, $push;
    .scope S_0000000002a0b4e0;
T_72 ;
    %wait E_0000000002983c00;
    %load/vec4 v0000000002a07780_0;
    %load/vec4 v0000000002a08400_0;
    %add;
    %store/vec4 v0000000002a087c0_0, 0, 32;
    %jmp T_72;
    .thread T_72, $push;
    .scope S_0000000002a0c860;
T_73 ;
    %wait E_00000000029839c0;
    %load/vec4 v0000000002a08720_0;
    %load/vec4 v0000000002a07a00_0;
    %and;
    %store/vec4 v0000000002a08040_0, 0, 1;
    %jmp T_73;
    .thread T_73, $push;
    .scope S_000000000291a230;
T_74 ;
    %wait E_0000000002983f40;
    %load/vec4 v0000000002a09940_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_74.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_74.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_74.2, 6;
    %load/vec4 v0000000002a09620_0;
    %store/vec4 v0000000002a0a340_0, 0, 5;
    %jmp T_74.4;
T_74.0 ;
    %load/vec4 v0000000002a09620_0;
    %store/vec4 v0000000002a0a340_0, 0, 5;
    %jmp T_74.4;
T_74.1 ;
    %load/vec4 v0000000002a0a160_0;
    %store/vec4 v0000000002a0a340_0, 0, 5;
    %jmp T_74.4;
T_74.2 ;
    %load/vec4 v0000000002a09da0_0;
    %store/vec4 v0000000002a0a340_0, 0, 5;
    %jmp T_74.4;
T_74.4 ;
    %pop/vec4 1;
    %jmp T_74;
    .thread T_74, $push;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testers/CPUTest1.v";
    "CPU.v";
    "MuxModules.v";
    "ControlModules.v";
    "RegisterFile.v";
    "UtilModules.v";
    "ALUModule.v";
    "RamModules.v";
