// ==============================================================
// File generated on Thu May 23 21:23:41 +0200 2019
// Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2018.3 (64-bit)
// SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
// IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
// Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
// ==============================================================
// CRTL_BUS
// 0x00 : reserved
// 0x04 : reserved
// 0x08 : reserved
// 0x0c : reserved
// 0x10 : Data signal of enable_V
//        bit 7~0 - enable_V[7:0] (Read/Write)
//        others  - reserved
// 0x14 : reserved
// 0x18 : Data signal of pos_0_V
//        bit 15~0 - pos_0_V[15:0] (Read/Write)
//        others   - reserved
// 0x1c : reserved
// 0x20 : Data signal of pos_1_V
//        bit 15~0 - pos_1_V[15:0] (Read/Write)
//        others   - reserved
// 0x24 : reserved
// 0x28 : Data signal of pos_2_V
//        bit 15~0 - pos_2_V[15:0] (Read/Write)
//        others   - reserved
// 0x2c : reserved
// 0x30 : Data signal of pos_3_V
//        bit 15~0 - pos_3_V[15:0] (Read/Write)
//        others   - reserved
// 0x34 : reserved
// 0x38 : Data signal of pos_4_V
//        bit 15~0 - pos_4_V[15:0] (Read/Write)
//        others   - reserved
// 0x3c : reserved
// 0x40 : Data signal of pos_5_V
//        bit 15~0 - pos_5_V[15:0] (Read/Write)
//        others   - reserved
// 0x44 : reserved
// 0x48 : Data signal of pos_6_V
//        bit 15~0 - pos_6_V[15:0] (Read/Write)
//        others   - reserved
// 0x4c : reserved
// 0x50 : Data signal of horizontalPos_V
//        bit 15~0 - horizontalPos_V[15:0] (Read/Write)
//        others   - reserved
// 0x54 : reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XNODEDETECTOR_CRTL_BUS_ADDR_ENABLE_V_DATA        0x10
#define XNODEDETECTOR_CRTL_BUS_BITS_ENABLE_V_DATA        8
#define XNODEDETECTOR_CRTL_BUS_ADDR_POS_0_V_DATA         0x18
#define XNODEDETECTOR_CRTL_BUS_BITS_POS_0_V_DATA         16
#define XNODEDETECTOR_CRTL_BUS_ADDR_POS_1_V_DATA         0x20
#define XNODEDETECTOR_CRTL_BUS_BITS_POS_1_V_DATA         16
#define XNODEDETECTOR_CRTL_BUS_ADDR_POS_2_V_DATA         0x28
#define XNODEDETECTOR_CRTL_BUS_BITS_POS_2_V_DATA         16
#define XNODEDETECTOR_CRTL_BUS_ADDR_POS_3_V_DATA         0x30
#define XNODEDETECTOR_CRTL_BUS_BITS_POS_3_V_DATA         16
#define XNODEDETECTOR_CRTL_BUS_ADDR_POS_4_V_DATA         0x38
#define XNODEDETECTOR_CRTL_BUS_BITS_POS_4_V_DATA         16
#define XNODEDETECTOR_CRTL_BUS_ADDR_POS_5_V_DATA         0x40
#define XNODEDETECTOR_CRTL_BUS_BITS_POS_5_V_DATA         16
#define XNODEDETECTOR_CRTL_BUS_ADDR_POS_6_V_DATA         0x48
#define XNODEDETECTOR_CRTL_BUS_BITS_POS_6_V_DATA         16
#define XNODEDETECTOR_CRTL_BUS_ADDR_HORIZONTALPOS_V_DATA 0x50
#define XNODEDETECTOR_CRTL_BUS_BITS_HORIZONTALPOS_V_DATA 16

