-- Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
-- Date        : Sat Jan 09 01:26:43 2021
-- Host        : LAPTOP-SMQIOAT1 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               D:/vivadocode/big_home/big_home.srcs/sources_1/ip/jin2/jin2_sim_netlist.vhdl
-- Design      : jin2
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity jin2_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of jin2_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end jin2_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of jin2_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"010003C000000000000000000000000000000F00000000000000000000000000",
      INIT_01 => X"0000000000000000000007000000005000000000000000000000000000000229",
      INIT_02 => X"000000C00002630000000000000000000000000000000E0C028003C000000000",
      INIT_03 => X"00000000000180000000000000000E4380C00300000000000000000000000000",
      INIT_04 => X"9000000000000A8900D01B00000000000000800000000000000000700000D180",
      INIT_05 => X"BED00000000000000000D000000000000000003400000558000000000002D800",
      INIT_06 => X"000078E0000000000000000D00353044000000000000FF80100000000000C2CE",
      INIT_07 => X"0000000A00A6A4000000000000002BE00080000000013AE05C80000000000000",
      INIT_08 => X"000000000000F02E03B0E0000002C3D1528000000000000000001F35C0000000",
      INIT_09 => X"0404FF300002C8D1E00000000000000000000751DC00000000000007006FCE00",
      INIT_0A => X"0000000000000000000001C0EF5000000000000341424100000000000001C00F",
      INIT_0B => X"0000002002B5000000000000C14A00502C0002800000C0020E3C04F84003C113",
      INIT_0C => X"00000000801670700C0003C000070000962C01E3CC01C0970000000000000000",
      INIT_0D => X"0C000EB0000B3B00931C034132B30006000000000000000000000034001BA000",
      INIT_0E => X"F8200B4007CF001E00000000000000000000001C000CFA0000000000C05062A0",
      INIT_0F => X"00000000000000000000000E003C1B0000000002E0F016C03C001C34000DBF03",
      INIT_10 => X"00000007003C02E4000002A1800000003C00B40E002ECAFBF40007000B68003C",
      INIT_11 => X"400003D0800000003C00340E002BC2F530100C2402BC001C0000000000000000",
      INIT_12 => X"0C00B40F00B2E0F004101CBFFC380034000000000000000000000003C0B0007E",
      INIT_13 => X"24003BFFF0327DF4000000001C00000000000000C0E0001BB0000A6CE0000000",
      INIT_14 => X"000000001C0000000000000380800006FD000FF6C00000000C01C00B0037C73C",
      INIT_15 => X"00000000C7400002FFC00BF5400000000C03E00340913C1F00003DC7C042C3C0",
      INIT_16 => X"FE74080F000000000F00E00381F000030000B8DBC2E342D0000000000D000000",
      INIT_17 => X"1F038003E3C000000000F07B02E300E0000000000F400000000000120E000002",
      INIT_18 => X"00004BFD83C301C00000000001C00000000000B0B4000017FD2D2C0CFC000000",
      INIT_19 => X"000000000BF4000000000078E00000FFC3CFF8031E0000001F030000F0F00E00",
      INIT_1A => X"00000373E00000FD81D38000870000001F035402F1C0AE000000D0EAFD8340E0",
      INIT_1B => X"00300001C3D000042F03FFFFF072FC000001F00FEE8FDFD0000000000B1C0000",
      INIT_1C => X"1E0F0159B008C0000001D02D03C03F80000000000343C0000000000F00000BFE",
      INIT_1D => X"0000C0B407C00FC0000500010041E0000000030138003FFC0010000030B4001C",
      INIT_1E => X"000F800742007800000007039C007F400B1F00000E2C003F3E0E000070000002",
      INIT_1F => X"000C0D378F03FF122FFF80000BC340BFFE3C0000740000060000BAF00B400600",
      INIT_20 => X"FFF5800001C3D03CBE2E00001C00000B000015400700024000030003C3802E00",
      INIT_21 => X"FD2C00000C000000000000000C0000000002800280C00BC00003101DE717FFFF",
      INIT_22 => X"000000001800010000010003C1B001D00000F0CC021FFFFE7610F54000F820BA",
      INIT_23 => X"00004000E09000380001F9C072ED24980000BFDC002C30F8FC3000001C000000",
      INIT_24 => X"4006F41371040000000008BF000C1CB8FC7400001C0000000000000000000100",
      INIT_25 => X"0000001D0007897CBCFC00000F000000000000000000010000038000702DABBC",
      INIT_26 => X"BC7400000340000000000000080001000442C00020B6A968D41EBE0140000000",
      INIT_27 => X"00000000040001000B010000B4F000006D681F0000000000000000080003CB3C",
      INIT_28 => X"0E004000388000000B3B9D400000000000000002000022FCBCFC00000FC00000",
      INIT_29 => X"002FFF00000000000000000B000002F43CF400000B800000000005C0A4000040",
      INIT_2A => X"000000078000003008A000000600000000000154700003403C02800018500000",
      INIT_2B => X"00BF8080000000000000A961400002800801800010D000031FFFFFC000000000",
      INIT_2C => X"0000955D440000C00C03D00028E00087FFFFFC00000019000000000FC00000E0",
      INIT_2D => X"2802A0002CA003FFFF82FC0023853B0000000003FC0000F4001AF34000000014",
      INIT_2E => X"C20BFC3A0375FCF000000003BC000038000002800000000B000058A4480003E0",
      INIT_2F => X"000000078F0000140077F83D0000000A000918D60B0001F07C0080000B900FFE",
      INIT_30 => X"008841680000000500242046000000A03000900002D03D5C000FC13FD7270430",
      INIT_31 => X"00241801C0000040F000A00009A0040000BF02DFB14A80E00000000BCB40003C",
      INIT_32 => X"500070000BF0000000BE0040000000B40000000380C0092000D8004000000004",
      INIT_33 => X"03F00100000000240000000B80F0051000F768300000001800231A00000000F0",
      INIT_34 => X"0000000380F80B0C01C0A3110000000000181A01C0000020F00040000FC00000",
      INIT_35 => X"000B0B0000000010000D0011000000302005E0000740000003F001C000000010",
      INIT_36 => X"000000C50000003010FB500002C000001F4001C00000003C0000000F80383FA8",
      INIT_37 => X"42D0F00000800000FF4001C0000000100000000F800F3E58008C020000080096",
      INIT_38 => X"FF000000000000240000001F0008B3F000000000003800030000004003B80024",
      INIT_39 => X"0000003F0007D2F000000000802C0145000000F003FD001473C0800001400001",
      INIT_3A => X"00000003B0100307000000742E6C002CD300500002C00001F800004000000014",
      INIT_3B => X"000000741D03000B6100100003D0000FE00003C000000004000000B40000C280",
      INIT_3C => X"6600E0000080000FC000020000000029000000F00000000000000000A34001C0",
      INIT_3D => X"800003400000002A000003F8000000000000004103000180000000743C0B4003",
      INIT_3E => X"000003F800000000000004958314005900000034B000E002AC00A000008000FA",
      INIT_3F => X"C00034155C38401400000038B803C000FC0070000030000CB00001400000001B",
      INIT_40 => X"000000F8B400F0007400F4000050000D900003900000001B0000030800000901",
      INIT_41 => X"BF00A80000600006100000B00000000700003F3400000D019000181468058000",
      INIT_42 => X"500000B0000000070000FCA000000C0D1C005431E5000000000000B879B7FC00",
      INIT_43 => X"0002D0D000000C06240051870000000000001478FFFEB8000D002C0000B80004",
      INIT_44 => X"06005344050000000000FD78FBE03C001F40240000340007E00000200000000B",
      INIT_45 => X"0000BCBAE0001C002E402C0000300003F00000400000001B000B82C000000014",
      INIT_46 => X"07801400003000000000006000000007002E03C0000003340000540601400000",
      INIT_47 => X"0000003C0000011D00341C000000070C0500180D014000000003F7BCD0000D00",
      INIT_48 => X"02C0B8000006C60D59401401240000000000F3F3E0000F0003FE0C00002E0000",
      INIT_49 => X"55800000100000000002F0FAC000038000CFF800002FC000000000140214DAA4",
      INIT_4A => X"0003D1FCC0000F400001E4000008E0000000003D0BA5DB000781900000016105",
      INIT_4B => X"0EA02C00000431000000000E5A000000C10FC000001895195400000000600000",
      INIT_4C => X"000000000000000AFF0EF000002414100340000007F800001800D03580000300",
      INIT_4D => X"ED001D000030041402407B400C980000FD43E0BDE00007400CF40C00000227C0",
      INIT_4E => X"0151FF6BC4240A404252F0B2D0000AC030000C00000203E4000000000000004F",
      INIT_4F => X"D413D0314000000020000F00000F402D00000000000000B20F000C0000003450",
      INIT_50 => X"30000A000003400AF8000000000000C028003800000C245000600E00077C72E0",
      INIT_51 => X"3E01000041C022C02C00B803A00C285000A03C000BAEF0E0C519E00000000000",
      INIT_52 => X"0A1C9407D00C102801401E001C2BC030CBF910000000000038000F800000C000",
      INIT_53 => X"00002CEFF03F4030ED1C0000000000002D0003800002C000F4EBEA72FBAAAB00",
      INIT_54 => X"1711400000000000DD0007000003F00BC003B27FCB402774026802F40000001C",
      INIT_55 => X"5B000FB0000374ED8000003C0000003E001802EF1018000000003EDF703D80B4",
      INIT_56 => X"000002C000000007001C024EA9000500000018C3FEB9E9B02037300000140017",
      INIT_57 => X"000F06404F000430000016C3AFDDBF80346C1800001F801403A418A000003E8C",
      INIT_58 => X"C40016D3020C44000C2C1400000934B00D27C478000030000000022000000009",
      INIT_59 => X"C2506000000D0D500E00401D00003C000000006001A9B00E800BDF00040003B0",
      INIT_5A => X"0600000F00000D0000000F40026D3C07F0009DCCA0000B01A4001AFB800D0000",
      INIT_5B => X"00000DC000001801F40001AA40000FFC24003D72000C00000000C00000FB4EF8",
      INIT_5C => X"3200000000000CA813403F00300500030100000001D950F000340003B4000F00",
      INIT_5D => X"82000F00B40300030000000003C4000AEE34D1D0340003F0000078D000000000",
      INIT_5E => X"0001000000E00006EC017F701E000078000020F000000000B14000000000150C",
      INIT_5F => X"402C88800B3040190001C0A00000000020E0000000002F3760C00F9FF40E000B",
      INIT_60 => X"D0038078000000002CB000000000387686C003BF2000000C00090CC000B80030",
      INIT_61 => X"0D0D0000000013D22D400021000000BC00090BF2002A98E0002EFF8A013F9B7B",
      INIT_62 => X"80000000000000301000006F6000AF0000261CAC402BD1A11003001C00000000",
      INIT_63 => X"134500127EC04E0000309007800000000007003C00000000000F800000000780",
      INIT_64 => X"00310F9000000000000F0038000000000302C0000000000000000000000001C0",
      INIT_65 => X"001C002D000000000340900000020F0000000000000003D01C5740303BFFF400",
      INIT_66 => X"030034000007FB40000000000001030270C0B0F000FD54000001064000600000",
      INIT_67 => X"00000000003F0F0FBB1850F0001C00000033414001A900000028000900000000",
      INIT_68 => X"90A500F0CF0F9038000400000DEB400000B800050000000002C03D00003FA2C0",
      INIT_69 => X"40000000B000800000D000080000000000C00F40003E64900000000002C34D3F",
      INIT_6A => X"00D0000A000000000050008000B8042000000000074B343F1CFE41F3FC3DB2FC",
      INIT_6B => X"006000E000E000F0000000000F47F830355042C81DF47FDF00000001E0007000",
      INIT_6C => X"00000D003D0FF3FF02C0A0C93CE0E700800000038000F00003C0000E00000000",
      INIT_6D => X"0AC0335B6F82FF03000000034000740003400002C000000000F400F003D0007C",
      INIT_6E => X"40000007000064000F400002800000000038001C0380008C001806003C07C7F7",
      INIT_6F => X"0D000000400000000000000E0FC000474029F400302F07022745933FB993E343",
      INIT_70 => X"0038000F4FC00051C02654C0482F3D009845CF09A1F9CF8F008020010001C340",
      INIT_71 => X"F1AA1700001C380050050B403072C5FD0190300B0002C1200D00000200000000",
      INIT_72 => X"00000300F802800601526600000BF8342C00000340000000002D00029FC000F1",
      INIT_73 => X"0140C009000D3C3C1C00000180000000000E0000F2C000C0D210580000283C00",
      INIT_74 => X"3C000003900000000006000079F40382A90CD9000001F00000000F0EC0038000",
      INIT_75 => X"0005000028FC0300561800000001E00000000BFFC00F80002941452F40FC303C",
      INIT_76 => X"6409090000010000000002FC000F400064058034EA45D00BE0000001B0000000",
      INIT_77 => X"0000000000000000F50D57501DEF002FE0000000A0000000000700001C7C0C03",
      INIT_78 => X"33486A500AE4000F00000000400000000007C000283AB0037F910E9516440551",
      INIT_79 => X"2800000020000000000280003403C0024317C255551555550000000000000000",
      INIT_7A => X"00004000340000018202DA04100044000000000000000000314F01C00000001C",
      INIT_7B => X"B5007400000000000000000000000000019300500000000D38000000B0000000",
      INIT_7C => X"0000000000000000D0CC00D4000000031C000000000000000002000034000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \jin2_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \jin2_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \jin2_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \jin2_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute CLOCK_DOMAINS : string;
  attribute CLOCK_DOMAINS of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "COMMON";
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"02C001C000000000000000000000000000000E00000000000000000000000000",
      INIT_01 => X"0000000000000000000003800000004000000000000000000000000000000404",
      INIT_02 => X"000001D0000040400000000000000000000000000000001101C0034000000000",
      INIT_03 => X"0000000000014000000000000000001001C00F00000000000000000000000000",
      INIT_04 => X"000000000000001141C00C00000000000002400000000000000000B000001500",
      INIT_05 => X"24C00000000000000002E000000000000000003800000550000000000002F400",
      INIT_06 => X"00007E40000000000000001C000544140000000000003F404000000000001410",
      INIT_07 => X"0000000E001414000000000000003AF4400000000000440031C0000000000000",
      INIT_08 => X"000000000000B07E404024000000040082C000000000000000001FFE00000000",
      INIT_09 => X"41103F8000000102C1400000000000000000034BF40000000000000700401100",
      INIT_0A => X"8000000000000000000001C02F8000000000000340414140000000000000E007",
      INIT_0B => X"000000F001F800000000000380414040040002800003C000400007FE00000043",
      INIT_0C => X"00000002C05440402D000FF000038000040002DFF00000070000000000000000",
      INIT_0D => X"2D001EB4000B040004500380B4A8000E000000000000000000000034001F8000",
      INIT_0E => X"0004070003FD000C00000000000000000000002C000BB80000000001C0501440",
      INIT_0F => X"00000000000000000000000D000C1F8000000000C00005001D003C3C000E7FC0",
      INIT_10 => X"0000000B003801F400000080D00000001D003C3C001DE1DF00040F000B10001C",
      INIT_11 => X"000000F0D00000001D00B41E0038C0FD40040E050F3000380000000000000000",
      INIT_12 => X"2D00F00F003AC3F050041C7F0E7000340000000000000000000000030070003E",
      INIT_13 => X"00002CD77CB0FD3000000000240000000000000380D0000FD40002F0C0000000",
      INIT_14 => X"000000002C00000000000001C3C00003FE0003F8C00000002D00F00B40B7F7F0",
      INIT_15 => X"00000001C7000000FFD0036F800000002D01D00780F0AF3F000035C7F0F3EFF0",
      INIT_16 => X"FEB40F0FC00000002C03C003C0D0040A000030D7C0D702E0000000000F000000",
      INIT_17 => X"2C03C002C0D0000000007AFFC3CB02D0000000000B80000000000000DD000002",
      INIT_18 => X"0000F7FFCBCB02D0000000000BE00000000000B0F800000FFD1D2C0FB0000000",
      INIT_19 => X"0000000006340000000000F4E000003FD70770042D0000002C078001D1C00D00",
      INIT_1A => X"000000DDC00001FF02C00002878000002C0B4000E0E03C000000E01AFFCF03C0",
      INIT_1B => X"00F00001F0E000002C0FFFFFF0BFF0000000D00B22C7E3C000000000031D0000",
      INIT_1C => X"2C0FFFFFF42F40000000D00E0381FFC000000000034B0000000003CFF00007FC",
      INIT_1D => X"0000F07C03400F80000700050382C0000000034F34001FF0003C00003C38001E",
      INIT_1E => X"0003000702C0B00000040B031C00BFC0005D00000E0E003F1C1E000078000000",
      INIT_1F => X"000E0D15CD02FF9AFFFF00000347403F5C1D00003C00000300007FE0070006C0",
      INIT_20 => X"FFFFC00001D1C077EC2C00003C00000300001F400F0001C00003400341C02C00",
      INIT_21 => X"FC3C00002D000000000000001E0002C000034002C1C00B00000B7C1CC70FFFFF",
      INIT_22 => X"00000000040002C000038000C0C002D00003F24DB3BFFFFFE940F9000070F071",
      INIT_23 => X"00038000D0D000740001F1CB31FFEA5000002FE0002C3870FC3C00001E000000",
      INIT_24 => X"0003FCE300400000000002FC000F1C70FC3800000F00000000000000000002C0",
      INIT_25 => X"0000001E00034E70BC3400000F00000000000000000002C000028000E0F5557F",
      INIT_26 => X"7C7400000F00000000000000000002C003028000B0BFFFE7E01E3D1100000000",
      INIT_27 => X"00000000140002C00B02C00030A000007FF42F00000000000000000F0001C3F0",
      INIT_28 => X"0D02C00034B000000181BF00000000000000000B000082F03C7000000B000000",
      INIT_29 => X"01BFFF400000000000000007000000F43C7400000B00000000000100100002C0",
      INIT_2A => X"00000007400000F4147400000000000000000050400001C00C01C00038B00000",
      INIT_2B => X"000001000000000000000005400001C02C01C0002C700000BFFFFF0000000000",
      INIT_2C => X"00015541500001C03800C0001C70002FFFFFFE000000000000000003D0000070",
      INIT_2D => X"3400C0000C7006FFFFFBFC0005BFEF8000000007B00000300000040000000000",
      INIT_2E => X"A407F006FE956FC0000000071C000034001004000000001400051014150000C0",
      INIT_2F => X"000000074E000038000000400000000100041014000000C03000D0000C702FFF",
      INIT_30 => X"001050410000000100040541000000D07000D0000D70BF90001FD0FFE45AF4E0",
      INIT_31 => X"00040501000000E07000D0000AA05000003F42C1AFF900700000000743400028",
      INIT_32 => X"B000D00007C0000000FD0380000000300000000B42C0002C0010414100000005",
      INIT_33 => X"02F80380000000340000000B40E00F2C000441450000000400045401400000A0",
      INIT_34 => X"0000000F40300F28000104040000001400054101000000B0A000E00003400000",
      INIT_35 => X"00400000000000150000014500000070E00BD000030000000BE0034000000038",
      INIT_36 => X"0000001400000034E03DE000034000001FC00340000000280000000F402C0F68",
      INIT_37 => X"E0E0A000038000003F0003400000002C0000001F000C35F40010040000000014",
      INIT_38 => X"FC0003800000001C0000002E000BB0F00000000000040054000000B001E00038",
      INIT_39 => X"0000003C0003C1D00000000100100055000000F00BFC002CD380B00002C00000",
      INIT_3A => X"0000000040500040000000F00F1F000C9700B00001C00003F40003800000001C",
      INIT_3B => X"000000F02D0F400D9E00B00000C0000BE00002800000001C0000007800034180",
      INIT_3C => X"EC00700000D0002FC00002C00000000C000000F0000000000000000014400100",
      INIT_3D => X"D00001C00000000C000001F4000000000000015405400100000000F03C03C007",
      INIT_3E => X"000003A8000000000000051504500141000000F03C03C001F800700000E0007D",
      INIT_3F => X"0000041050050055000000F07400E0007800700000E0006CA00001C00000000C",
      INIT_40 => X"000000B0B000F0007C00300000B0000C700000C00000000C00000F3400000100",
      INIT_41 => X"3C0030000070000D700000C00000000C00001C30000001015000101050010000",
      INIT_42 => X"700000D00000000C000034B0000001011000100504000000000000B0FAAFF000",
      INIT_43 => X"0000E0D0000001040400101405000000000000B0FFFFB8003E0030000030000B",
      INIT_44 => X"040010540100000000003C70E0003C002F00340000340003E00000E00000000C",
      INIT_45 => X"0000FF70D0002D000FC0340000380001C00000B00000000C000382C000000504",
      INIT_46 => X"0BF03800002C0000000000700000000C000E0700000004040500100401000000",
      INIT_47 => X"000000300000006C00780E000000041001001001010000000000D7F1D0001E00",
      INIT_48 => X"01E038000001041001000001450000000002C3F5C0000F0002FD3800001C0000",
      INIT_49 => X"55000000540000000002C2F6C0000F000057F800000F0000000000380056BFF8",
      INIT_4A => X"4002C0F7C000074000006C00000FD0000000001DBFFFA4000B41E00000054415",
      INIT_4B => X"0BF40C00000D7C000000000BE40000003C0BC000000414100140000000000000",
      INIT_4C => X"0000000000000002F501B40000041410004000000BF400005003C0FBC0000780",
      INIT_4D => X"EF002C00000414100040AAFF4F7400000102C07BC00007803D000D00000E0F40",
      INIT_4E => X"0040FFFF4F382F404042C03ED000020070000E00000B01F4000000000000003F",
      INIT_4F => X"0001D01440000000B0000A000003002F40000000000000F40C000D0000140410",
      INIT_50 => X"7000070000034002E4000000000001C01C000C000010041000400D000368FFC0",
      INIT_51 => X"3FE40000001542801C003C008010041000400D000B29C0E01411E00000000000",
      INIT_52 => X"0FA07F0BC010041000401C002D2F80F000019000000000003400030000038000",
      INIT_53 => X"00001C3D381F80B001400000000000001C000B400001C00071BFFFEFFFFFFFC0",
      INIT_54 => X"54040000000000015E000BC00001C002D00059BFA40005F402FC036FC0140010",
      INIT_55 => X"FF800DC00000FFBF000000E00000001D001C02E78000000000001CFBF02FC070",
      INIT_56 => X"000002C00000000B001C0387FD00000000002EC3B4BDE6F0040440000009000F",
      INIT_57 => X"000E03001D00014000002EC35FEDFFD004101000000F803C07F97CB0000076A0",
      INIT_58 => X"10002DC3850E500051501000000EF430031FF03400003400000000C00000000B",
      INIT_59 => X"0045400000072E700300001D00001C000000008002FF80070003FE003C000005",
      INIT_5A => X"0700000740000E00000003C00296F403E0006F52F000000100002DFF400E0000",
      INIT_5B => X"00002F8000001402FC0002FF8000000100001DAD000F0000014100000003C3F4",
      INIT_5C => X"EF0000000000010414000C00000F00020000000002FFC0780F00000010000340",
      INIT_5D => X"10400F00340F00070000000001C0003D2C0500003C0001C0000034D000000000",
      INIT_5E => X"0000000000E0003FF00400400E0000B40000F0A00000000033C0000000000500",
      INIT_5F => X"0000010003CA001E4000D0700000000038E0000000000044400003D1F007000F",
      INIT_60 => X"D002C030000000001C38000000000000500000FFC000002E0001020000380070",
      INIT_61 => X"0D1D000000000400410000040000003C000107F8000F91E00000000000FFF94B",
      INIT_62 => X"00000000000000F40005006FD001BFC00004100100042FFE4003403400000000",
      INIT_63 => X"1404001DFE0150000005105000000000000B0028000000000F07000000000001",
      INIT_64 => X"0000500500000000000D001C000000000702C0000000000000000000000001F0",
      INIT_65 => X"001C000C000000000340F0000000B80000000000000003C00154003C0BEBF800",
      INIT_66 => X"02C038000007DB4000000000002D0B8205154034007D2C000010410000000000",
      INIT_67 => X"0000000000FF0F07405000B0000D00000004010007FE00000038000D00000000",
      INIT_68 => X"001400E1B40D1000000000002E07C0000030000E0000000001C00D00000FE1C0",
      INIT_69 => X"000000007400F00000B0000B0000000000D00700003C38E00000000002EB2D0F",
      INIT_6A => X"00D000070000000000E003C0007000B00000000007C7BC3C100100C7FF2CB1FF",
      INIT_6B => X"00B000E000E00030000001000F0BF0F8044141CF0DB4E397C0000000D0003400",
      INIT_6C => X"000001001E0BE1FE050043CF0FC1DB03C0000002C0003C0001C0000300000000",
      INIT_6D => X"010043C70F83C703C00000034000BC0003800003000000000030003400C0003C",
      INIT_6E => X"800000070000EE0003000003400000000034002C02C0003F000004003C0FC3CF",
      INIT_6F => X"0B00000380000000003C000E0B400073400504007C0F8F41045043FFEFDFC343",
      INIT_70 => X"001C00031F8000B2C0055500341F1E005015035BF8FEC7C34000000B0000EFC0",
      INIT_71 => X"C0505040002D3C00400007002401C7FF0040540A0002FCF00D000002C0000000",
      INIT_72 => X"00000B00B003C07C0040440B00072C381C000001C0000000000C0002F6D000D0",
      INIT_73 => X"0041050F002D341C38000001C0000000000D0000F1F001C0D15050000004F000",
      INIT_74 => X"30000000C0000000000E000074F00380C11104000001E00000000703D0038000",
      INIT_75 => X"000B00003CB00B01C40505000003C000000003AF000340000041012F41F0F00C",
      INIT_76 => X"C414010000018000000001F4000F000015410172E043C01CB0000000C0000000",
      INIT_77 => X"00000000000F0000014154B07FBE002FD0000000D00000000007000038382D00",
      INIT_78 => X"404100A00150003C00000000E000000000030000340FF400C055010000000000",
      INIT_79 => X"00000000E00000000003400034014000D4410500000000000000000000000000",
      INIT_7A => X"0003800034000000D4005400000000000000000000000000404000600000001C",
      INIT_7B => X"C1000000000000000000000000000000504400600000000D1C000000A0000000",
      INIT_7C => X"0000000000000000100100340000000E0D000000B00000000002C00034000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => douta(1 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => ena,
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity jin2_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of jin2_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end jin2_blk_mem_gen_prim_width;

architecture STRUCTURE of jin2_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.jin2_blk_mem_gen_prim_wrapper_init
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \jin2_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 1 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \jin2_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \jin2_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \jin2_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\jin2_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity jin2_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of jin2_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end jin2_blk_mem_gen_generic_cstr;

architecture STRUCTURE of jin2_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.jin2_blk_mem_gen_prim_width
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(1 downto 0),
      douta(1 downto 0) => douta(1 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
\ramloop[1].ram.r\: entity work.\jin2_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(3 downto 2),
      douta(1 downto 0) => douta(3 downto 2),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity jin2_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of jin2_blk_mem_gen_top : entity is "blk_mem_gen_top";
end jin2_blk_mem_gen_top;

architecture STRUCTURE of jin2_blk_mem_gen_top is
begin
\valid.cstr\: entity work.jin2_blk_mem_gen_generic_cstr
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(3 downto 0) => dina(3 downto 0),
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity jin2_blk_mem_gen_v8_3_3_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of jin2_blk_mem_gen_v8_3_3_synth : entity is "blk_mem_gen_v8_3_3_synth";
end jin2_blk_mem_gen_v8_3_3_synth;

architecture STRUCTURE of jin2_blk_mem_gen_v8_3_3_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.jin2_blk_mem_gen_top
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(3 downto 0) => dina(3 downto 0),
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity jin2_blk_mem_gen_v8_3_3 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 3 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of jin2_blk_mem_gen_v8_3_3 : entity is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of jin2_blk_mem_gen_v8_3_3 : entity is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of jin2_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of jin2_blk_mem_gen_v8_3_3 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of jin2_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of jin2_blk_mem_gen_v8_3_3 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of jin2_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of jin2_blk_mem_gen_v8_3_3 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of jin2_blk_mem_gen_v8_3_3 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of jin2_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of jin2_blk_mem_gen_v8_3_3 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of jin2_blk_mem_gen_v8_3_3 : entity is "Estimated Power for IP     :     4.8465 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of jin2_blk_mem_gen_v8_3_3 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of jin2_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of jin2_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of jin2_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of jin2_blk_mem_gen_v8_3_3 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of jin2_blk_mem_gen_v8_3_3 : entity is "jin2.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of jin2_blk_mem_gen_v8_3_3 : entity is "jin2.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of jin2_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of jin2_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of jin2_blk_mem_gen_v8_3_3 : entity is 16000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of jin2_blk_mem_gen_v8_3_3 : entity is 16000;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of jin2_blk_mem_gen_v8_3_3 : entity is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of jin2_blk_mem_gen_v8_3_3 : entity is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of jin2_blk_mem_gen_v8_3_3 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of jin2_blk_mem_gen_v8_3_3 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of jin2_blk_mem_gen_v8_3_3 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of jin2_blk_mem_gen_v8_3_3 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of jin2_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of jin2_blk_mem_gen_v8_3_3 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of jin2_blk_mem_gen_v8_3_3 : entity is 16000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of jin2_blk_mem_gen_v8_3_3 : entity is 16000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of jin2_blk_mem_gen_v8_3_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of jin2_blk_mem_gen_v8_3_3 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of jin2_blk_mem_gen_v8_3_3 : entity is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of jin2_blk_mem_gen_v8_3_3 : entity is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of jin2_blk_mem_gen_v8_3_3 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of jin2_blk_mem_gen_v8_3_3 : entity is "blk_mem_gen_v8_3_3";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of jin2_blk_mem_gen_v8_3_3 : entity is "yes";
end jin2_blk_mem_gen_v8_3_3;

architecture STRUCTURE of jin2_blk_mem_gen_v8_3_3 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.jin2_blk_mem_gen_v8_3_3_synth
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      clka => clka,
      dina(3 downto 0) => dina(3 downto 0),
      douta(3 downto 0) => douta(3 downto 0),
      ena => ena,
      wea(0) => wea(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity jin2 is
  port (
    clka : in STD_LOGIC;
    ena : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 3 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of jin2 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of jin2 : entity is "jin2,blk_mem_gen_v8_3_3,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of jin2 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of jin2 : entity is "blk_mem_gen_v8_3_3,Vivado 2016.2";
end jin2;

architecture STRUCTURE of jin2 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 14;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 14;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "0";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     4.8465 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 1;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "jin2.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "jin2.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 0;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 16000;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 16000;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 4;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 4;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 16000;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 16000;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 4;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 4;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of U0 : label is "true";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
U0: entity work.jin2_blk_mem_gen_v8_3_3
     port map (
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => B"00000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(3 downto 0) => dina(3 downto 0),
      dinb(3 downto 0) => B"0000",
      douta(3 downto 0) => douta(3 downto 0),
      doutb(3 downto 0) => NLW_U0_doutb_UNCONNECTED(3 downto 0),
      eccpipece => '0',
      ena => ena,
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(13 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(13 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(13 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(13 downto 0),
      s_axi_rdata(3 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(3 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(3 downto 0) => B"0000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => '0'
    );
end STRUCTURE;
