Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Tue Apr  5 16:22:51 2022
| Host         : discovery running 64-bit Ubuntu 21.10
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  19          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (3)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.560        0.000                      0                  176        0.171        0.000                      0                  176        4.500        0.000                       0                    92  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.560        0.000                      0                  176        0.171        0.000                      0                  176        4.500        0.000                       0                    92  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.828ns (20.949%)  route 3.125ns (79.051%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.638     5.190    driver_seg_4/clk_en0/CLK
    SLICE_X0Y39          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.860     6.506    driver_seg_4/clk_en0/s_cnt_local_reg[2]
    SLICE_X1Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.630 f  driver_seg_4/clk_en0/s_cnt_local[0]_i_11/O
                         net (fo=1, routed)           0.640     7.269    driver_seg_4/clk_en0/s_cnt_local[0]_i_11_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I3_O)        0.124     7.393 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5__0/O
                         net (fo=2, routed)           0.582     7.975    driver_seg_4/clk_en0/s_cnt_local[0]_i_5__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I3_O)        0.124     8.099 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          1.043     9.142    driver_seg_4/clk_en0/s_cnt_local[0]_i_1__0_n_0
    SLICE_X0Y46          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.522    14.894    driver_seg_4/clk_en0/CLK
    SLICE_X0Y46          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[28]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X0Y46          FDRE (Setup_fdre_C_R)       -0.429    14.702    driver_seg_4/clk_en0/s_cnt_local_reg[28]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.828ns (20.949%)  route 3.125ns (79.051%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.638     5.190    driver_seg_4/clk_en0/CLK
    SLICE_X0Y39          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.860     6.506    driver_seg_4/clk_en0/s_cnt_local_reg[2]
    SLICE_X1Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.630 f  driver_seg_4/clk_en0/s_cnt_local[0]_i_11/O
                         net (fo=1, routed)           0.640     7.269    driver_seg_4/clk_en0/s_cnt_local[0]_i_11_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I3_O)        0.124     7.393 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5__0/O
                         net (fo=2, routed)           0.582     7.975    driver_seg_4/clk_en0/s_cnt_local[0]_i_5__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I3_O)        0.124     8.099 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          1.043     9.142    driver_seg_4/clk_en0/s_cnt_local[0]_i_1__0_n_0
    SLICE_X0Y46          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.522    14.894    driver_seg_4/clk_en0/CLK
    SLICE_X0Y46          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[29]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X0Y46          FDRE (Setup_fdre_C_R)       -0.429    14.702    driver_seg_4/clk_en0/s_cnt_local_reg[29]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.953ns  (logic 0.828ns (20.949%)  route 3.125ns (79.051%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.638     5.190    driver_seg_4/clk_en0/CLK
    SLICE_X0Y39          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.860     6.506    driver_seg_4/clk_en0/s_cnt_local_reg[2]
    SLICE_X1Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.630 f  driver_seg_4/clk_en0/s_cnt_local[0]_i_11/O
                         net (fo=1, routed)           0.640     7.269    driver_seg_4/clk_en0/s_cnt_local[0]_i_11_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I3_O)        0.124     7.393 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5__0/O
                         net (fo=2, routed)           0.582     7.975    driver_seg_4/clk_en0/s_cnt_local[0]_i_5__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I3_O)        0.124     8.099 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          1.043     9.142    driver_seg_4/clk_en0/s_cnt_local[0]_i_1__0_n_0
    SLICE_X0Y46          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.522    14.894    driver_seg_4/clk_en0/CLK
    SLICE_X0Y46          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[30]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X0Y46          FDRE (Setup_fdre_C_R)       -0.429    14.702    driver_seg_4/clk_en0/s_cnt_local_reg[30]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -9.142    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.828ns (21.709%)  route 2.986ns (78.291%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.638     5.190    driver_seg_4/clk_en0/CLK
    SLICE_X0Y39          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.860     6.506    driver_seg_4/clk_en0/s_cnt_local_reg[2]
    SLICE_X1Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.630 f  driver_seg_4/clk_en0/s_cnt_local[0]_i_11/O
                         net (fo=1, routed)           0.640     7.269    driver_seg_4/clk_en0/s_cnt_local[0]_i_11_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I3_O)        0.124     7.393 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5__0/O
                         net (fo=2, routed)           0.582     7.975    driver_seg_4/clk_en0/s_cnt_local[0]_i_5__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I3_O)        0.124     8.099 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.905     9.004    driver_seg_4/clk_en0/s_cnt_local[0]_i_1__0_n_0
    SLICE_X0Y45          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.522    14.894    driver_seg_4/clk_en0/CLK
    SLICE_X0Y45          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[24]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X0Y45          FDRE (Setup_fdre_C_R)       -0.429    14.702    driver_seg_4/clk_en0/s_cnt_local_reg[24]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.828ns (21.709%)  route 2.986ns (78.291%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.638     5.190    driver_seg_4/clk_en0/CLK
    SLICE_X0Y39          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.860     6.506    driver_seg_4/clk_en0/s_cnt_local_reg[2]
    SLICE_X1Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.630 f  driver_seg_4/clk_en0/s_cnt_local[0]_i_11/O
                         net (fo=1, routed)           0.640     7.269    driver_seg_4/clk_en0/s_cnt_local[0]_i_11_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I3_O)        0.124     7.393 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5__0/O
                         net (fo=2, routed)           0.582     7.975    driver_seg_4/clk_en0/s_cnt_local[0]_i_5__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I3_O)        0.124     8.099 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.905     9.004    driver_seg_4/clk_en0/s_cnt_local[0]_i_1__0_n_0
    SLICE_X0Y45          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.522    14.894    driver_seg_4/clk_en0/CLK
    SLICE_X0Y45          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[25]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X0Y45          FDRE (Setup_fdre_C_R)       -0.429    14.702    driver_seg_4/clk_en0/s_cnt_local_reg[25]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.828ns (21.709%)  route 2.986ns (78.291%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.638     5.190    driver_seg_4/clk_en0/CLK
    SLICE_X0Y39          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.860     6.506    driver_seg_4/clk_en0/s_cnt_local_reg[2]
    SLICE_X1Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.630 f  driver_seg_4/clk_en0/s_cnt_local[0]_i_11/O
                         net (fo=1, routed)           0.640     7.269    driver_seg_4/clk_en0/s_cnt_local[0]_i_11_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I3_O)        0.124     7.393 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5__0/O
                         net (fo=2, routed)           0.582     7.975    driver_seg_4/clk_en0/s_cnt_local[0]_i_5__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I3_O)        0.124     8.099 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.905     9.004    driver_seg_4/clk_en0/s_cnt_local[0]_i_1__0_n_0
    SLICE_X0Y45          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.522    14.894    driver_seg_4/clk_en0/CLK
    SLICE_X0Y45          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[26]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X0Y45          FDRE (Setup_fdre_C_R)       -0.429    14.702    driver_seg_4/clk_en0/s_cnt_local_reg[26]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.699ns  (required time - arrival time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.814ns  (logic 0.828ns (21.709%)  route 2.986ns (78.291%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns = ( 14.894 - 10.000 ) 
    Source Clock Delay      (SCD):    5.190ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.638     5.190    driver_seg_4/clk_en0/CLK
    SLICE_X0Y39          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  driver_seg_4/clk_en0/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           0.860     6.506    driver_seg_4/clk_en0/s_cnt_local_reg[2]
    SLICE_X1Y39          LUT4 (Prop_lut4_I1_O)        0.124     6.630 f  driver_seg_4/clk_en0/s_cnt_local[0]_i_11/O
                         net (fo=1, routed)           0.640     7.269    driver_seg_4/clk_en0/s_cnt_local[0]_i_11_n_0
    SLICE_X1Y41          LUT6 (Prop_lut6_I3_O)        0.124     7.393 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_5__0/O
                         net (fo=2, routed)           0.582     7.975    driver_seg_4/clk_en0/s_cnt_local[0]_i_5__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I3_O)        0.124     8.099 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.905     9.004    driver_seg_4/clk_en0/s_cnt_local[0]_i_1__0_n_0
    SLICE_X0Y45          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.522    14.894    driver_seg_4/clk_en0/CLK
    SLICE_X0Y45          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[27]/C
                         clock pessimism              0.273    15.167    
                         clock uncertainty           -0.035    15.131    
    SLICE_X0Y45          FDRE (Setup_fdre_C_R)       -0.429    14.702    driver_seg_4/clk_en0/s_cnt_local_reg[27]
  -------------------------------------------------------------------
                         required time                         14.702    
                         arrival time                          -9.004    
  -------------------------------------------------------------------
                         slack                                  5.699    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 stopwatch_sec/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_sec/clk_en0/s_cnt_local_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.828ns (22.018%)  route 2.933ns (77.982%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.635     5.187    stopwatch_sec/clk_en0/CLK
    SLICE_X4Y39          FDRE                                         r  stopwatch_sec/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  stopwatch_sec/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           1.109     6.752    stopwatch_sec/clk_en0/s_cnt_local_reg[3]
    SLICE_X5Y39          LUT6 (Prop_lut6_I3_O)        0.124     6.876 f  stopwatch_sec/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.712     7.588    stopwatch_sec/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.124     7.712 f  stopwatch_sec/clk_en0/s_cnt_local[0]_i_4/O
                         net (fo=2, routed)           0.304     8.016    stopwatch_sec/clk_en0/s_cnt_local[0]_i_4_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I3_O)        0.124     8.140 r  stopwatch_sec/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.807     8.947    stopwatch_sec/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X4Y46          FDRE                                         r  stopwatch_sec/clk_en0/s_cnt_local_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.520    14.892    stopwatch_sec/clk_en0/CLK
    SLICE_X4Y46          FDRE                                         r  stopwatch_sec/clk_en0/s_cnt_local_reg[28]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X4Y46          FDRE (Setup_fdre_C_R)       -0.429    14.699    stopwatch_sec/clk_en0/s_cnt_local_reg[28]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  5.752    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 stopwatch_sec/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_sec/clk_en0/s_cnt_local_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.828ns (22.018%)  route 2.933ns (77.982%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.635     5.187    stopwatch_sec/clk_en0/CLK
    SLICE_X4Y39          FDRE                                         r  stopwatch_sec/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  stopwatch_sec/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           1.109     6.752    stopwatch_sec/clk_en0/s_cnt_local_reg[3]
    SLICE_X5Y39          LUT6 (Prop_lut6_I3_O)        0.124     6.876 f  stopwatch_sec/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.712     7.588    stopwatch_sec/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.124     7.712 f  stopwatch_sec/clk_en0/s_cnt_local[0]_i_4/O
                         net (fo=2, routed)           0.304     8.016    stopwatch_sec/clk_en0/s_cnt_local[0]_i_4_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I3_O)        0.124     8.140 r  stopwatch_sec/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.807     8.947    stopwatch_sec/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X4Y46          FDRE                                         r  stopwatch_sec/clk_en0/s_cnt_local_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.520    14.892    stopwatch_sec/clk_en0/CLK
    SLICE_X4Y46          FDRE                                         r  stopwatch_sec/clk_en0/s_cnt_local_reg[29]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X4Y46          FDRE (Setup_fdre_C_R)       -0.429    14.699    stopwatch_sec/clk_en0/s_cnt_local_reg[29]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  5.752    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 stopwatch_sec/clk_en0/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_sec/clk_en0/s_cnt_local_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.828ns (22.018%)  route 2.933ns (77.982%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.892ns = ( 14.892 - 10.000 ) 
    Source Clock Delay      (SCD):    5.187ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.635     5.187    stopwatch_sec/clk_en0/CLK
    SLICE_X4Y39          FDRE                                         r  stopwatch_sec/clk_en0/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y39          FDRE (Prop_fdre_C_Q)         0.456     5.643 r  stopwatch_sec/clk_en0/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           1.109     6.752    stopwatch_sec/clk_en0/s_cnt_local_reg[3]
    SLICE_X5Y39          LUT6 (Prop_lut6_I3_O)        0.124     6.876 f  stopwatch_sec/clk_en0/s_cnt_local[0]_i_9/O
                         net (fo=1, routed)           0.712     7.588    stopwatch_sec/clk_en0/s_cnt_local[0]_i_9_n_0
    SLICE_X5Y41          LUT6 (Prop_lut6_I3_O)        0.124     7.712 f  stopwatch_sec/clk_en0/s_cnt_local[0]_i_4/O
                         net (fo=2, routed)           0.304     8.016    stopwatch_sec/clk_en0/s_cnt_local[0]_i_4_n_0
    SLICE_X5Y43          LUT6 (Prop_lut6_I3_O)        0.124     8.140 r  stopwatch_sec/clk_en0/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.807     8.947    stopwatch_sec/clk_en0/s_cnt_local[0]_i_1_n_0
    SLICE_X4Y46          FDRE                                         r  stopwatch_sec/clk_en0/s_cnt_local_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.520    14.892    stopwatch_sec/clk_en0/CLK
    SLICE_X4Y46          FDRE                                         r  stopwatch_sec/clk_en0/s_cnt_local_reg[30]/C
                         clock pessimism              0.272    15.164    
                         clock uncertainty           -0.035    15.128    
    SLICE_X4Y46          FDRE (Setup_fdre_C_R)       -0.429    14.699    stopwatch_sec/clk_en0/s_cnt_local_reg[30]
  -------------------------------------------------------------------
                         required time                         14.699    
                         arrival time                          -8.947    
  -------------------------------------------------------------------
                         slack                                  5.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/ce_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/bin_cnt0/s_cnt_local_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.189ns (59.171%)  route 0.130ns (40.829%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.596     1.509    driver_seg_4/clk_en0/CLK
    SLICE_X1Y42          FDRE                                         r  driver_seg_4/clk_en0/ce_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg_4/clk_en0/ce_o_reg/Q
                         net (fo=2, routed)           0.130     1.781    driver_seg_4/bin_cnt0/ce_o
    SLICE_X2Y43          LUT4 (Prop_lut4_I1_O)        0.048     1.829 r  driver_seg_4/bin_cnt0/s_cnt_local[1]_i_1/O
                         net (fo=1, routed)           0.000     1.829    driver_seg_4/bin_cnt0/s_cnt_local[1]_i_1_n_0
    SLICE_X2Y43          FDRE                                         r  driver_seg_4/bin_cnt0/s_cnt_local_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.868     2.026    driver_seg_4/bin_cnt0/CLK
    SLICE_X2Y43          FDRE                                         r  driver_seg_4/bin_cnt0/s_cnt_local_reg[1]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.131     1.657    driver_seg_4/bin_cnt0/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.829    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/ce_o_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.784%)  route 0.130ns (41.216%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.596     1.509    driver_seg_4/clk_en0/CLK
    SLICE_X1Y42          FDRE                                         r  driver_seg_4/clk_en0/ce_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg_4/clk_en0/ce_o_reg/Q
                         net (fo=2, routed)           0.130     1.781    driver_seg_4/bin_cnt0/ce_o
    SLICE_X2Y43          LUT3 (Prop_lut3_I1_O)        0.045     1.826 r  driver_seg_4/bin_cnt0/s_cnt_local[0]_i_1/O
                         net (fo=1, routed)           0.000     1.826    driver_seg_4/bin_cnt0/s_cnt_local[0]_i_1_n_0
    SLICE_X2Y43          FDRE                                         r  driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.868     2.026    driver_seg_4/bin_cnt0/CLK
    SLICE_X2Y43          FDRE                                         r  driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.120     1.646    driver_seg_4/bin_cnt0/s_cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 stopwatch_sec/s_cnt2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/s_hex_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.186ns (53.586%)  route 0.161ns (46.414%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.597     1.510    stopwatch_sec/CLK
    SLICE_X3Y43          FDRE                                         r  stopwatch_sec/s_cnt2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y43          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  stopwatch_sec/s_cnt2_reg[3]/Q
                         net (fo=4, routed)           0.161     1.812    stopwatch_sec/s_cnt2_reg[3]
    SLICE_X2Y43          LUT6 (Prop_lut6_I3_O)        0.045     1.857 r  stopwatch_sec/s_hex[3]_i_1/O
                         net (fo=1, routed)           0.000     1.857    driver_seg_4/D[3]
    SLICE_X2Y43          FDRE                                         r  driver_seg_4/s_hex_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.868     2.026    driver_seg_4/CLK
    SLICE_X2Y43          FDRE                                         r  driver_seg_4/s_hex_reg[3]/C
                         clock pessimism             -0.503     1.523    
    SLICE_X2Y43          FDRE (Hold_fdre_C_D)         0.121     1.644    driver_seg_4/s_hex_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 driver_seg_4/clk_en0/s_cnt_local_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/clk_en0/ce_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.231ns (64.992%)  route 0.124ns (35.008%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.596     1.509    driver_seg_4/clk_en0/CLK
    SLICE_X0Y42          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y42          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg_4/clk_en0/s_cnt_local_reg[13]/Q
                         net (fo=2, routed)           0.062     1.712    driver_seg_4/clk_en0/s_cnt_local_reg[13]
    SLICE_X1Y42          LUT4 (Prop_lut4_I1_O)        0.045     1.757 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_4__0/O
                         net (fo=2, routed)           0.063     1.820    driver_seg_4/clk_en0/s_cnt_local[0]_i_4__0_n_0
    SLICE_X1Y42          LUT6 (Prop_lut6_I1_O)        0.045     1.865 r  driver_seg_4/clk_en0/ce_o_i_1__0/O
                         net (fo=1, routed)           0.000     1.865    driver_seg_4/clk_en0/ce_o_i_1__0_n_0
    SLICE_X1Y42          FDRE                                         r  driver_seg_4/clk_en0/ce_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.867     2.025    driver_seg_4/clk_en0/CLK
    SLICE_X1Y42          FDRE                                         r  driver_seg_4/clk_en0/ce_o_reg/C
                         clock pessimism             -0.503     1.522    
    SLICE_X1Y42          FDRE (Hold_fdre_C_D)         0.091     1.613    driver_seg_4/clk_en0/ce_o_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 stopwatch_sec/s_cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_sec/s_cnt1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.596     1.509    stopwatch_sec/CLK
    SLICE_X1Y41          FDRE                                         r  stopwatch_sec/s_cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.650 f  stopwatch_sec/s_cnt1_reg[0]/Q
                         net (fo=7, routed)           0.168     1.819    stopwatch_sec/s_cnt1_reg[0]
    SLICE_X1Y41          LUT1 (Prop_lut1_I0_O)        0.045     1.864 r  stopwatch_sec/s_cnt1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.864    stopwatch_sec/s_cnt1[0]_i_1_n_0
    SLICE_X1Y41          FDRE                                         r  stopwatch_sec/s_cnt1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.867     2.025    stopwatch_sec/CLK
    SLICE_X1Y41          FDRE                                         r  stopwatch_sec/s_cnt1_reg[0]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X1Y41          FDRE (Hold_fdre_C_D)         0.091     1.600    stopwatch_sec/s_cnt1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 stopwatch_sec/s_cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_sec/s_cnt1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.412ns  (logic 0.187ns (45.363%)  route 0.225ns (54.637%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.596     1.509    stopwatch_sec/CLK
    SLICE_X1Y41          FDRE                                         r  stopwatch_sec/s_cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  stopwatch_sec/s_cnt1_reg[0]/Q
                         net (fo=7, routed)           0.225     1.876    stopwatch_sec/s_cnt1_reg[0]
    SLICE_X2Y41          LUT3 (Prop_lut3_I1_O)        0.046     1.922 r  stopwatch_sec/s_cnt1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.922    stopwatch_sec/s_cnt1[2]_i_1_n_0
    SLICE_X2Y41          FDRE                                         r  stopwatch_sec/s_cnt1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.867     2.025    stopwatch_sec/CLK
    SLICE_X2Y41          FDRE                                         r  stopwatch_sec/s_cnt1_reg[2]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.131     1.656    stopwatch_sec/s_cnt1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 stopwatch_sec/s_cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_sec/s_cnt1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.341%)  route 0.224ns (54.659%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.596     1.509    stopwatch_sec/CLK
    SLICE_X1Y41          FDRE                                         r  stopwatch_sec/s_cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  stopwatch_sec/s_cnt1_reg[0]/Q
                         net (fo=7, routed)           0.224     1.875    stopwatch_sec/s_cnt1_reg[0]
    SLICE_X2Y41          LUT4 (Prop_lut4_I2_O)        0.045     1.920 r  stopwatch_sec/s_cnt1[3]_i_3/O
                         net (fo=1, routed)           0.000     1.920    stopwatch_sec/s_cnt1[3]_i_3_n_0
    SLICE_X2Y41          FDRE                                         r  stopwatch_sec/s_cnt1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.867     2.025    stopwatch_sec/CLK
    SLICE_X2Y41          FDRE                                         r  stopwatch_sec/s_cnt1_reg[3]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.121     1.646    stopwatch_sec/s_cnt1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 stopwatch_sec/s_cnt1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_sec/s_cnt1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.186ns (45.230%)  route 0.225ns (54.770%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.596     1.509    stopwatch_sec/CLK
    SLICE_X1Y41          FDRE                                         r  stopwatch_sec/s_cnt1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y41          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  stopwatch_sec/s_cnt1_reg[0]/Q
                         net (fo=7, routed)           0.225     1.876    stopwatch_sec/s_cnt1_reg[0]
    SLICE_X2Y41          LUT2 (Prop_lut2_I1_O)        0.045     1.921 r  stopwatch_sec/s_cnt1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.921    stopwatch_sec/s_cnt1[1]_i_1_n_0
    SLICE_X2Y41          FDRE                                         r  stopwatch_sec/s_cnt1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.867     2.025    stopwatch_sec/CLK
    SLICE_X2Y41          FDRE                                         r  stopwatch_sec/s_cnt1_reg[1]/C
                         clock pessimism             -0.500     1.525    
    SLICE_X2Y41          FDRE (Hold_fdre_C_D)         0.120     1.645    stopwatch_sec/s_cnt1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            driver_seg_4/dig_o_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.213ns (53.863%)  route 0.182ns (46.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.597     1.510    driver_seg_4/bin_cnt0/CLK
    SLICE_X2Y43          FDRE                                         r  driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     1.674 f  driver_seg_4/bin_cnt0/s_cnt_local_reg[0]/Q
                         net (fo=10, routed)          0.182     1.857    driver_seg_4/bin_cnt0/s_cnt_local_reg[0]_1
    SLICE_X1Y43          LUT2 (Prop_lut2_I1_O)        0.049     1.906 r  driver_seg_4/bin_cnt0/dig_o[3]_i_1/O
                         net (fo=1, routed)           0.000     1.906    driver_seg_4/bin_cnt0_n_3
    SLICE_X1Y43          FDSE                                         r  driver_seg_4/dig_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.868     2.026    driver_seg_4/CLK
    SLICE_X1Y43          FDSE                                         r  driver_seg_4/dig_o_reg[3]/C
                         clock pessimism             -0.500     1.526    
    SLICE_X1Y43          FDSE (Hold_fdse_C_D)         0.104     1.630    driver_seg_4/dig_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 stopwatch_sec/clk_en0/s_cnt_local_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            stopwatch_sec/clk_en0/s_cnt_local_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.595     1.508    stopwatch_sec/clk_en0/CLK
    SLICE_X4Y43          FDRE                                         r  stopwatch_sec/clk_en0/s_cnt_local_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y43          FDRE (Prop_fdre_C_Q)         0.141     1.649 r  stopwatch_sec/clk_en0/s_cnt_local_reg[18]/Q
                         net (fo=2, routed)           0.133     1.782    stopwatch_sec/clk_en0/s_cnt_local_reg[18]
    SLICE_X4Y43          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.893 r  stopwatch_sec/clk_en0/s_cnt_local_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    stopwatch_sec/clk_en0/s_cnt_local_reg[16]_i_1_n_5
    SLICE_X4Y43          FDRE                                         r  stopwatch_sec/clk_en0/s_cnt_local_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.866     2.024    stopwatch_sec/clk_en0/CLK
    SLICE_X4Y43          FDRE                                         r  stopwatch_sec/clk_en0/s_cnt_local_reg[18]/C
                         clock pessimism             -0.516     1.508    
    SLICE_X4Y43          FDRE (Hold_fdre_C_D)         0.105     1.613    stopwatch_sec/clk_en0/s_cnt_local_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.280    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y43     driver_seg_4/dig_o_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y43     driver_seg_4/dig_o_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y43     driver_seg_4/dig_o_reg[3]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X1Y43     driver_seg_4/dp_o_reg/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X0Y37     driver_seg_4/dp_o_reg_lopt_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y42     driver_seg_4/s_hex_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y41     driver_seg_4/s_hex_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y42     driver_seg_4/s_hex_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y43     driver_seg_4/s_hex_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     driver_seg_4/dig_o_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     driver_seg_4/dig_o_reg[0]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     driver_seg_4/dig_o_reg[1]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     driver_seg_4/dig_o_reg[1]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     driver_seg_4/dig_o_reg[3]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     driver_seg_4/dig_o_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     driver_seg_4/dp_o_reg/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     driver_seg_4/dp_o_reg/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37     driver_seg_4/dp_o_reg_lopt_replica/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37     driver_seg_4/dp_o_reg_lopt_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     driver_seg_4/dig_o_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     driver_seg_4/dig_o_reg[0]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     driver_seg_4/dig_o_reg[1]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     driver_seg_4/dig_o_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     driver_seg_4/dig_o_reg[3]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     driver_seg_4/dig_o_reg[3]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     driver_seg_4/dp_o_reg/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X1Y43     driver_seg_4/dp_o_reg/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37     driver_seg_4/dp_o_reg_lopt_replica/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X0Y37     driver_seg_4/dp_o_reg_lopt_replica/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.569ns  (logic 4.408ns (51.435%)  route 4.162ns (48.565%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.640     5.192    driver_seg_4/CLK
    SLICE_X2Y43          FDRE                                         r  driver_seg_4/s_hex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.518     5.710 r  driver_seg_4/s_hex_reg[3]/Q
                         net (fo=7, routed)           1.191     6.900    driver_seg_4/hex2seg/Q[3]
    SLICE_X2Y40          LUT4 (Prop_lut4_I0_O)        0.150     7.050 r  driver_seg_4/hex2seg/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.971    10.021    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.740    13.761 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    13.761    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.268ns  (logic 4.119ns (49.824%)  route 4.149ns (50.176%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.639     5.191    driver_seg_4/CLK
    SLICE_X3Y42          FDRE                                         r  driver_seg_4/s_hex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     5.647 r  driver_seg_4/s_hex_reg[0]/Q
                         net (fo=7, routed)           1.033     6.679    driver_seg_4/hex2seg/Q[0]
    SLICE_X2Y40          LUT4 (Prop_lut4_I2_O)        0.124     6.803 r  driver_seg_4/hex2seg/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.116     9.919    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.539    13.459 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    13.459    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.010ns  (logic 4.178ns (52.155%)  route 3.832ns (47.845%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.640     5.192    driver_seg_4/CLK
    SLICE_X2Y43          FDRE                                         r  driver_seg_4/s_hex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.518     5.710 r  driver_seg_4/s_hex_reg[3]/Q
                         net (fo=7, routed)           1.181     6.890    driver_seg_4/hex2seg/Q[3]
    SLICE_X2Y40          LUT4 (Prop_lut4_I0_O)        0.124     7.014 r  driver_seg_4/hex2seg/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.652     9.666    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.536    13.202 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    13.202    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.925ns  (logic 4.412ns (55.672%)  route 3.513ns (44.328%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.640     5.192    driver_seg_4/CLK
    SLICE_X2Y43          FDRE                                         r  driver_seg_4/s_hex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.518     5.710 f  driver_seg_4/s_hex_reg[3]/Q
                         net (fo=7, routed)           1.181     6.890    driver_seg_4/hex2seg/Q[3]
    SLICE_X2Y40          LUT4 (Prop_lut4_I0_O)        0.152     7.042 r  driver_seg_4/hex2seg/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.332     9.375    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         3.742    13.116 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000    13.116    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.693ns  (logic 4.116ns (53.512%)  route 3.576ns (46.488%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.639     5.191    driver_seg_4/CLK
    SLICE_X3Y42          FDRE                                         r  driver_seg_4/s_hex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     5.647 r  driver_seg_4/s_hex_reg[0]/Q
                         net (fo=7, routed)           1.019     6.665    driver_seg_4/hex2seg/Q[0]
    SLICE_X2Y40          LUT4 (Prop_lut4_I2_O)        0.124     6.789 r  driver_seg_4/hex2seg/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.558     9.347    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.536    12.884 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    12.884    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.243ns  (logic 4.148ns (57.264%)  route 3.095ns (42.736%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.640     5.192    driver_seg_4/CLK
    SLICE_X2Y43          FDRE                                         r  driver_seg_4/s_hex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.518     5.710 r  driver_seg_4/s_hex_reg[3]/Q
                         net (fo=7, routed)           1.191     6.900    driver_seg_4/hex2seg/Q[3]
    SLICE_X2Y40          LUT4 (Prop_lut4_I0_O)        0.124     7.024 r  driver_seg_4/hex2seg/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.905     8.929    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.506    12.435 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    12.435    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.213ns  (logic 4.354ns (60.366%)  route 2.859ns (39.634%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.639     5.191    driver_seg_4/CLK
    SLICE_X3Y42          FDRE                                         r  driver_seg_4/s_hex_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y42          FDRE (Prop_fdre_C_Q)         0.456     5.647 r  driver_seg_4/s_hex_reg[0]/Q
                         net (fo=7, routed)           1.019     6.665    driver_seg_4/hex2seg/Q[0]
    SLICE_X2Y40          LUT4 (Prop_lut4_I1_O)        0.153     6.818 r  driver_seg_4/hex2seg/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.840     8.659    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.745    12.404 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    12.404    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dp_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.946ns  (logic 4.002ns (57.612%)  route 2.944ns (42.388%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.636     5.188    driver_seg_4/CLK
    SLICE_X0Y37          FDSE                                         r  driver_seg_4/dp_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDSE (Prop_fdse_C_Q)         0.456     5.644 r  driver_seg_4/dp_o_reg_lopt_replica/Q
                         net (fo=1, routed)           2.944     8.588    lopt
    T9                   OBUF (Prop_obuf_I_O)         3.546    12.134 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.134    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.263ns  (logic 4.002ns (63.897%)  route 2.261ns (36.103%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.640     5.192    driver_seg_4/CLK
    SLICE_X1Y43          FDSE                                         r  driver_seg_4/dig_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDSE (Prop_fdse_C_Q)         0.456     5.648 r  driver_seg_4/dig_o_reg[3]/Q
                         net (fo=1, routed)           2.261     7.909    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         3.546    11.455 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.455    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dp_o_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.262ns  (logic 4.002ns (63.912%)  route 2.260ns (36.088%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.640     5.192    driver_seg_4/CLK
    SLICE_X1Y43          FDSE                                         r  driver_seg_4/dp_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDSE (Prop_fdse_C_Q)         0.456     5.648 r  driver_seg_4/dp_o_reg/Q
                         net (fo=1, routed)           2.260     7.908    AN_OBUF[2]
    H15                  OBUF (Prop_obuf_I_O)         3.546    11.454 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000    11.454    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.882ns  (logic 1.388ns (73.782%)  route 0.493ns (26.218%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.597     1.510    driver_seg_4/CLK
    SLICE_X1Y43          FDRE                                         r  driver_seg_4/dig_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  driver_seg_4/dig_o_reg[0]/Q
                         net (fo=1, routed)           0.493     2.145    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.247     3.392 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.392    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.938ns  (logic 1.438ns (74.207%)  route 0.500ns (25.793%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.597     1.510    driver_seg_4/CLK
    SLICE_X1Y43          FDSE                                         r  driver_seg_4/dig_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDSE (Prop_fdse_C_Q)         0.128     1.638 r  driver_seg_4/dig_o_reg[1]/Q
                         net (fo=1, routed)           0.500     2.138    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.310     3.448 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.448    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dp_o_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DP
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.973ns  (logic 1.388ns (70.320%)  route 0.586ns (29.680%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.597     1.510    driver_seg_4/CLK
    SLICE_X1Y43          FDSE                                         r  driver_seg_4/dp_o_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDSE (Prop_fdse_C_Q)         0.141     1.651 r  driver_seg_4/dp_o_reg/Q
                         net (fo=1, routed)           0.586     2.237    AN_OBUF[2]
    H15                  OBUF (Prop_obuf_I_O)         1.247     3.484 r  DP_OBUF_inst/O
                         net (fo=0)                   0.000     3.484    DP
    H15                                                               r  DP (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dig_o_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.977ns  (logic 1.388ns (70.198%)  route 0.589ns (29.802%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.597     1.510    driver_seg_4/CLK
    SLICE_X1Y43          FDSE                                         r  driver_seg_4/dig_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y43          FDSE (Prop_fdse_C_Q)         0.141     1.651 r  driver_seg_4/dig_o_reg[3]/Q
                         net (fo=1, routed)           0.589     2.240    AN_OBUF[3]
    J14                  OBUF (Prop_obuf_I_O)         1.247     3.487 r  AN_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.487    AN[3]
    J14                                                               r  AN[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.995ns  (logic 1.393ns (69.816%)  route 0.602ns (30.184%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.596     1.509    driver_seg_4/CLK
    SLICE_X3Y41          FDRE                                         r  driver_seg_4/s_hex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg_4/s_hex_reg[1]/Q
                         net (fo=7, routed)           0.168     1.819    driver_seg_4/hex2seg/Q[1]
    SLICE_X2Y40          LUT4 (Prop_lut4_I2_O)        0.045     1.864 r  driver_seg_4/hex2seg/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.434     2.297    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         1.207     3.504 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000     3.504    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.197ns  (logic 1.520ns (69.194%)  route 0.677ns (30.806%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.597     1.510    driver_seg_4/CLK
    SLICE_X2Y43          FDRE                                         r  driver_seg_4/s_hex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  driver_seg_4/s_hex_reg[3]/Q
                         net (fo=7, routed)           0.273     1.947    driver_seg_4/hex2seg/Q[3]
    SLICE_X2Y40          LUT4 (Prop_lut4_I0_O)        0.049     1.996 r  driver_seg_4/hex2seg/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.404     2.400    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         1.307     3.708 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000     3.708    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/dp_o_reg_lopt_replica/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.267ns  (logic 1.388ns (61.211%)  route 0.879ns (38.789%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.594     1.507    driver_seg_4/CLK
    SLICE_X0Y37          FDSE                                         r  driver_seg_4/dp_o_reg_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y37          FDSE (Prop_fdse_C_Q)         0.141     1.648 r  driver_seg_4/dp_o_reg_lopt_replica/Q
                         net (fo=1, routed)           0.879     2.528    lopt
    T9                   OBUF (Prop_obuf_I_O)         1.247     3.774 r  AN_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.774    AN[2]
    T9                                                                r  AN[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CE
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.299ns  (logic 1.481ns (64.401%)  route 0.819ns (35.599%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.596     1.509    driver_seg_4/CLK
    SLICE_X3Y41          FDRE                                         r  driver_seg_4/s_hex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.650 f  driver_seg_4/s_hex_reg[1]/Q
                         net (fo=7, routed)           0.172     1.823    driver_seg_4/hex2seg/Q[1]
    SLICE_X2Y40          LUT4 (Prop_lut4_I1_O)        0.048     1.871 r  driver_seg_4/hex2seg/CE_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.646     2.517    CE_OBUF
    P15                  OBUF (Prop_obuf_I_O)         1.292     3.809 r  CE_OBUF_inst/O
                         net (fo=0)                   0.000     3.809    CE
    P15                                                               r  CE (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.346ns  (logic 1.422ns (60.644%)  route 0.923ns (39.356%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.596     1.509    driver_seg_4/CLK
    SLICE_X3Y41          FDRE                                         r  driver_seg_4/s_hex_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y41          FDRE (Prop_fdre_C_Q)         0.141     1.650 r  driver_seg_4/s_hex_reg[1]/Q
                         net (fo=7, routed)           0.172     1.823    driver_seg_4/hex2seg/Q[1]
    SLICE_X2Y40          LUT4 (Prop_lut4_I3_O)        0.045     1.868 r  driver_seg_4/hex2seg/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.751     2.618    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         1.236     3.855 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000     3.855    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 driver_seg_4/s_hex_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.444ns  (logic 1.446ns (59.168%)  route 0.998ns (40.832%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.597     1.510    driver_seg_4/CLK
    SLICE_X2Y43          FDRE                                         r  driver_seg_4/s_hex_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y43          FDRE (Prop_fdre_C_Q)         0.164     1.674 r  driver_seg_4/s_hex_reg[3]/Q
                         net (fo=7, routed)           0.273     1.947    driver_seg_4/hex2seg/Q[3]
    SLICE_X2Y40          LUT4 (Prop_lut4_I0_O)        0.045     1.992 r  driver_seg_4/hex2seg/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           0.726     2.718    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         1.237     3.955 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000     3.955    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            stopwatch_sec/s_cnt3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.446ns  (logic 1.871ns (34.350%)  route 3.575ns (65.650%))
  Logic Levels:           4  (IBUF=1 LUT4=2 LUT5=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTND_IBUF_inst/O
                         net (fo=3, routed)           1.781     3.258    stopwatch_sec/clk_en0/BTND_IBUF
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.124     3.382 r  stopwatch_sec/clk_en0/s_cnt0[3]_i_2/O
                         net (fo=8, routed)           0.983     4.366    stopwatch_sec/clk_en0/s_cnt0
    SLICE_X3Y41          LUT4 (Prop_lut4_I1_O)        0.124     4.490 r  stopwatch_sec/clk_en0/s_cnt3[2]_i_2/O
                         net (fo=3, routed)           0.810     5.300    stopwatch_sec/s_cnt3_0
    SLICE_X2Y42          LUT5 (Prop_lut5_I1_O)        0.146     5.446 r  stopwatch_sec/s_cnt3[2]_i_1/O
                         net (fo=1, routed)           0.000     5.446    stopwatch_sec/s_cnt3[2]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  stopwatch_sec/s_cnt3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.521     4.893    stopwatch_sec/CLK
    SLICE_X2Y42          FDRE                                         r  stopwatch_sec/s_cnt3_reg[2]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            stopwatch_sec/s_cnt3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.444ns  (logic 1.877ns (34.472%)  route 3.567ns (65.528%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT4=2)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTND_IBUF_inst/O
                         net (fo=3, routed)           1.781     3.258    stopwatch_sec/clk_en0/BTND_IBUF
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.124     3.382 r  stopwatch_sec/clk_en0/s_cnt0[3]_i_2/O
                         net (fo=8, routed)           0.983     4.366    stopwatch_sec/clk_en0/s_cnt0
    SLICE_X3Y41          LUT4 (Prop_lut4_I1_O)        0.124     4.490 r  stopwatch_sec/clk_en0/s_cnt3[2]_i_2/O
                         net (fo=3, routed)           0.802     5.292    stopwatch_sec/s_cnt3_0
    SLICE_X2Y42          LUT3 (Prop_lut3_I1_O)        0.152     5.444 r  stopwatch_sec/s_cnt3[0]_i_1/O
                         net (fo=1, routed)           0.000     5.444    stopwatch_sec/s_cnt3[0]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  stopwatch_sec/s_cnt3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.521     4.893    stopwatch_sec/CLK
    SLICE_X2Y42          FDRE                                         r  stopwatch_sec/s_cnt3_reg[0]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            stopwatch_sec/s_cnt3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.424ns  (logic 1.849ns (34.083%)  route 3.575ns (65.917%))
  Logic Levels:           4  (IBUF=1 LUT4=3)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTND_IBUF_inst/O
                         net (fo=3, routed)           1.781     3.258    stopwatch_sec/clk_en0/BTND_IBUF
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.124     3.382 r  stopwatch_sec/clk_en0/s_cnt0[3]_i_2/O
                         net (fo=8, routed)           0.983     4.366    stopwatch_sec/clk_en0/s_cnt0
    SLICE_X3Y41          LUT4 (Prop_lut4_I1_O)        0.124     4.490 r  stopwatch_sec/clk_en0/s_cnt3[2]_i_2/O
                         net (fo=3, routed)           0.810     5.300    stopwatch_sec/s_cnt3_0
    SLICE_X2Y42          LUT4 (Prop_lut4_I1_O)        0.124     5.424 r  stopwatch_sec/s_cnt3[1]_i_1/O
                         net (fo=1, routed)           0.000     5.424    stopwatch_sec/s_cnt3[1]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  stopwatch_sec/s_cnt3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.521     4.893    stopwatch_sec/CLK
    SLICE_X2Y42          FDRE                                         r  stopwatch_sec/s_cnt3_reg[1]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            stopwatch_sec/s_cnt1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.235ns  (logic 1.849ns (35.314%)  route 3.386ns (64.686%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        4.893ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTND_IBUF_inst/O
                         net (fo=3, routed)           1.781     3.258    stopwatch_sec/clk_en0/BTND_IBUF
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.124     3.382 r  stopwatch_sec/clk_en0/s_cnt0[3]_i_2/O
                         net (fo=8, routed)           0.498     3.881    stopwatch_sec/clk_en0/s_cnt0
    SLICE_X2Y41          LUT5 (Prop_lut5_I0_O)        0.124     4.005 r  stopwatch_sec/clk_en0/s_cnt1[3]_i_2/O
                         net (fo=5, routed)           0.305     4.310    stopwatch_sec/clk_en0/E[0]
    SLICE_X2Y41          LUT6 (Prop_lut6_I5_O)        0.124     4.434 r  stopwatch_sec/clk_en0/s_cnt1[3]_i_1/O
                         net (fo=4, routed)           0.801     5.235    stopwatch_sec/clk_en0_n_2
    SLICE_X1Y41          FDRE                                         r  stopwatch_sec/s_cnt1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.521     4.893    stopwatch_sec/CLK
    SLICE_X1Y41          FDRE                                         r  stopwatch_sec/s_cnt1_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.188ns  (logic 1.594ns (30.731%)  route 3.594ns (69.269%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=22, routed)          2.551     4.021    driver_seg_4/clk_en0/BTNC_IBUF
    SLICE_X1Y42          LUT6 (Prop_lut6_I0_O)        0.124     4.145 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          1.043     5.188    driver_seg_4/clk_en0/s_cnt_local[0]_i_1__0_n_0
    SLICE_X0Y46          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.522     4.894    driver_seg_4/clk_en0/CLK
    SLICE_X0Y46          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[28]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.188ns  (logic 1.594ns (30.731%)  route 3.594ns (69.269%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=22, routed)          2.551     4.021    driver_seg_4/clk_en0/BTNC_IBUF
    SLICE_X1Y42          LUT6 (Prop_lut6_I0_O)        0.124     4.145 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          1.043     5.188    driver_seg_4/clk_en0/s_cnt_local[0]_i_1__0_n_0
    SLICE_X0Y46          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.522     4.894    driver_seg_4/clk_en0/CLK
    SLICE_X0Y46          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[29]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/clk_en0/s_cnt_local_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.188ns  (logic 1.594ns (30.731%)  route 3.594ns (69.269%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         1.470     1.470 r  BTNC_IBUF_inst/O
                         net (fo=22, routed)          2.551     4.021    driver_seg_4/clk_en0/BTNC_IBUF
    SLICE_X1Y42          LUT6 (Prop_lut6_I0_O)        0.124     4.145 r  driver_seg_4/clk_en0/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          1.043     5.188    driver_seg_4/clk_en0/s_cnt_local[0]_i_1__0_n_0
    SLICE_X0Y46          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.522     4.894    driver_seg_4/clk_en0/CLK
    SLICE_X0Y46          FDRE                                         r  driver_seg_4/clk_en0/s_cnt_local_reg[30]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            stopwatch_sec/s_cnt2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.081ns  (logic 1.849ns (36.384%)  route 3.232ns (63.616%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTND_IBUF_inst/O
                         net (fo=3, routed)           1.781     3.258    stopwatch_sec/clk_en0/BTND_IBUF
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.124     3.382 r  stopwatch_sec/clk_en0/s_cnt0[3]_i_2/O
                         net (fo=8, routed)           0.758     4.141    stopwatch_sec/clk_en0/s_cnt0
    SLICE_X3Y41          LUT6 (Prop_lut6_I4_O)        0.124     4.265 r  stopwatch_sec/clk_en0/s_cnt2[3]_i_2/O
                         net (fo=5, routed)           0.305     4.570    stopwatch_sec/clk_en0/s_cnt0_reg[3][0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.124     4.694 r  stopwatch_sec/clk_en0/s_cnt2[3]_i_1/O
                         net (fo=4, routed)           0.387     5.081    stopwatch_sec/clk_en0_n_4
    SLICE_X3Y43          FDRE                                         r  stopwatch_sec/s_cnt2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.522     4.894    stopwatch_sec/CLK
    SLICE_X3Y43          FDRE                                         r  stopwatch_sec/s_cnt2_reg[0]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            stopwatch_sec/s_cnt2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.081ns  (logic 1.849ns (36.384%)  route 3.232ns (63.616%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTND_IBUF_inst/O
                         net (fo=3, routed)           1.781     3.258    stopwatch_sec/clk_en0/BTND_IBUF
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.124     3.382 r  stopwatch_sec/clk_en0/s_cnt0[3]_i_2/O
                         net (fo=8, routed)           0.758     4.141    stopwatch_sec/clk_en0/s_cnt0
    SLICE_X3Y41          LUT6 (Prop_lut6_I4_O)        0.124     4.265 r  stopwatch_sec/clk_en0/s_cnt2[3]_i_2/O
                         net (fo=5, routed)           0.305     4.570    stopwatch_sec/clk_en0/s_cnt0_reg[3][0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.124     4.694 r  stopwatch_sec/clk_en0/s_cnt2[3]_i_1/O
                         net (fo=4, routed)           0.387     5.081    stopwatch_sec/clk_en0_n_4
    SLICE_X3Y43          FDRE                                         r  stopwatch_sec/s_cnt2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.522     4.894    stopwatch_sec/CLK
    SLICE_X3Y43          FDRE                                         r  stopwatch_sec/s_cnt2_reg[1]/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            stopwatch_sec/s_cnt2_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.081ns  (logic 1.849ns (36.384%)  route 3.232ns (63.616%))
  Logic Levels:           4  (IBUF=1 LUT4=1 LUT6=2)
  Clock Path Skew:        4.894ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.894ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 f  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         1.477     1.477 f  BTND_IBUF_inst/O
                         net (fo=3, routed)           1.781     3.258    stopwatch_sec/clk_en0/BTND_IBUF
    SLICE_X5Y43          LUT4 (Prop_lut4_I0_O)        0.124     3.382 r  stopwatch_sec/clk_en0/s_cnt0[3]_i_2/O
                         net (fo=8, routed)           0.758     4.141    stopwatch_sec/clk_en0/s_cnt0
    SLICE_X3Y41          LUT6 (Prop_lut6_I4_O)        0.124     4.265 r  stopwatch_sec/clk_en0/s_cnt2[3]_i_2/O
                         net (fo=5, routed)           0.305     4.570    stopwatch_sec/clk_en0/s_cnt0_reg[3][0]
    SLICE_X3Y43          LUT6 (Prop_lut6_I5_O)        0.124     4.694 r  stopwatch_sec/clk_en0/s_cnt2[3]_i_1/O
                         net (fo=4, routed)           0.387     5.081    stopwatch_sec/clk_en0_n_4
    SLICE_X3Y43          FDRE                                         r  stopwatch_sec/s_cnt2_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          1.522     4.894    stopwatch_sec/CLK
    SLICE_X3Y43          FDRE                                         r  stopwatch_sec/s_cnt2_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            stopwatch_sec/s_start_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.829ns  (logic 0.245ns (29.511%)  route 0.584ns (70.489%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  BTND_IBUF_inst/O
                         net (fo=3, routed)           0.584     0.829    stopwatch_sec/BTND_IBUF
    SLICE_X6Y43          FDRE                                         r  stopwatch_sec/s_start_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.866     2.024    stopwatch_sec/CLK
    SLICE_X6Y43          FDRE                                         r  stopwatch_sec/s_start_reg/C

Slack:                    inf
  Source:                 BTND
                            (input port)
  Destination:            stopwatch_sec/s_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.245ns (27.510%)  route 0.644ns (72.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  BTND (IN)
                         net (fo=0)                   0.000     0.000    BTND
    P18                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  BTND_IBUF_inst/O
                         net (fo=3, routed)           0.644     0.889    stopwatch_sec/BTND_IBUF
    SLICE_X6Y43          FDRE                                         r  stopwatch_sec/s_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.866     2.024    stopwatch_sec/CLK
    SLICE_X6Y43          FDRE                                         r  stopwatch_sec/s_start_reg/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/s_hex_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.892ns  (logic 0.283ns (31.775%)  route 0.608ns (68.225%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=22, routed)          0.608     0.847    stopwatch_sec/BTNC_IBUF
    SLICE_X2Y42          LUT3 (Prop_lut3_I1_O)        0.045     0.892 r  stopwatch_sec/s_hex[2]_i_1/O
                         net (fo=1, routed)           0.000     0.892    driver_seg_4/D[2]
    SLICE_X2Y42          FDRE                                         r  driver_seg_4/s_hex_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.867     2.025    driver_seg_4/CLK
    SLICE_X2Y42          FDRE                                         r  driver_seg_4/s_hex_reg[2]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            stopwatch_sec/s_cnt3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.894ns  (logic 0.285ns (31.928%)  route 0.608ns (68.072%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 f  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 f  BTNC_IBUF_inst/O
                         net (fo=22, routed)          0.608     0.847    stopwatch_sec/BTNC_IBUF
    SLICE_X2Y42          LUT3 (Prop_lut3_I2_O)        0.047     0.894 r  stopwatch_sec/s_cnt3[0]_i_1/O
                         net (fo=1, routed)           0.000     0.894    stopwatch_sec/s_cnt3[0]_i_1_n_0
    SLICE_X2Y42          FDRE                                         r  stopwatch_sec/s_cnt3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.867     2.025    stopwatch_sec/CLK
    SLICE_X2Y42          FDRE                                         r  stopwatch_sec/s_cnt3_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/s_hex_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.907ns  (logic 0.283ns (31.251%)  route 0.623ns (68.749%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=22, routed)          0.623     0.862    stopwatch_sec/BTNC_IBUF
    SLICE_X3Y42          LUT3 (Prop_lut3_I1_O)        0.045     0.907 r  stopwatch_sec/s_hex[0]_i_1/O
                         net (fo=1, routed)           0.000     0.907    driver_seg_4/D[0]
    SLICE_X3Y42          FDRE                                         r  driver_seg_4/s_hex_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.867     2.025    driver_seg_4/CLK
    SLICE_X3Y42          FDRE                                         r  driver_seg_4/s_hex_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/s_hex_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.283ns (29.887%)  route 0.665ns (70.113%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=22, routed)          0.665     0.903    stopwatch_sec/BTNC_IBUF
    SLICE_X3Y41          LUT3 (Prop_lut3_I1_O)        0.045     0.948 r  stopwatch_sec/s_hex[1]_i_1/O
                         net (fo=1, routed)           0.000     0.948    driver_seg_4/D[1]
    SLICE_X3Y41          FDRE                                         r  driver_seg_4/s_hex_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.867     2.025    driver_seg_4/CLK
    SLICE_X3Y41          FDRE                                         r  driver_seg_4/s_hex_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            stopwatch_sec/s_start_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.973ns  (logic 0.238ns (24.503%)  route 0.734ns (75.497%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=22, routed)          0.734     0.973    stopwatch_sec/BTNC_IBUF
    SLICE_X6Y43          FDRE                                         r  stopwatch_sec/s_start_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.866     2.024    stopwatch_sec/CLK
    SLICE_X6Y43          FDRE                                         r  stopwatch_sec/s_start_reg/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/dig_o_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.238ns (24.477%)  route 0.735ns (75.523%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=22, routed)          0.735     0.974    driver_seg_4/BTNC_IBUF
    SLICE_X1Y43          FDRE                                         r  driver_seg_4/dig_o_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.868     2.026    driver_seg_4/CLK
    SLICE_X1Y43          FDRE                                         r  driver_seg_4/dig_o_reg[0]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/dig_o_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.238ns (24.477%)  route 0.735ns (75.523%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=22, routed)          0.735     0.974    driver_seg_4/BTNC_IBUF
    SLICE_X1Y43          FDSE                                         r  driver_seg_4/dig_o_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.868     2.026    driver_seg_4/CLK
    SLICE_X1Y43          FDSE                                         r  driver_seg_4/dig_o_reg[1]/C

Slack:                    inf
  Source:                 BTNC
                            (input port)
  Destination:            driver_seg_4/dig_o_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.974ns  (logic 0.238ns (24.477%)  route 0.735ns (75.523%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.026ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  BTNC (IN)
                         net (fo=0)                   0.000     0.000    BTNC
    N17                  IBUF (Prop_ibuf_I_O)         0.238     0.238 r  BTNC_IBUF_inst/O
                         net (fo=22, routed)          0.735     0.974    driver_seg_4/BTNC_IBUF
    SLICE_X1Y43          FDSE                                         r  driver_seg_4/dig_o_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=91, routed)          0.868     2.026    driver_seg_4/CLK
    SLICE_X1Y43          FDSE                                         r  driver_seg_4/dig_o_reg[3]/C





