<!DOCTYPE html
  PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN" "http://www.w3.org/TR/html4/loose.dtd">
<!-- saved from url=(0014)about:internet -->
<html xmlns:MSHelp="http://www.microsoft.com/MSHelp/" lang="en-us" xml:lang="en-us"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8">

<meta name="DC.Type" content="topic">
<meta name="DC.Title" content="Store Intrinsics">
<meta name="DC.Relation" scheme="URI" content="GUID-FBB22202-A6D3-4460-9269-1D7F69C3E110.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-6897B49F-EF7F-41B4-A1DA-B726146CDE7A.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-FE255575-ACC2-4E6D-A40B-7FF70C2300B5.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-D589D6D3-9965-4C6C-9D38-1C16E3231155.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-F31EAE88-8412-4F7F-81F7-7A5140AC64CF.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-211C11FD-7076-4926-B4BC-138287C0404F.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-5884BD29-966C-4728-AD9B-C1F67F250F4A.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-D98445DA-02F7-477B-BC45-9A5FB322A4B2.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-3C8C9430-49CA-453C-B285-4E14D58F989B.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-971860F2-3D98-4F78-8E2F-80520D24DBF2.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-52CF95A9-3118-4C17-8F2F-64F9132C4A55.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-DDAADD82-3E71-40C5-923A-1811317136D1.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-D464489F-C84D-4070-8172-B7632836D889.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-7A36163A-8609-4909-96BA-BD760B057C82.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-B9B018C2-B6F9-4F64-A824-AD828502790C.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-87EF239A-D144-458C-B69C-6C50EEEE6BEA.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-7BC53DD1-C6B0-4997-B6EC-17F141433AD2.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-32EF1547-0BC7-48A3-A797-449039534778.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-56AE3604-5DDE-409C-9A3A-CCC880FDF583.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-1A9603CC-9AA4-4973-941F-E1BB32468A69.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-637DDE86-8BA7-4C48-B6BB-50523F230CD6.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-9B290403-C673-4D19-B12D-A84B58005232.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-0B09CB0B-4119-4A95-8F3F-1BF96761F471.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-2AC2BA55-F0DB-41D0-BCBF-4A8961BA789D.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-82C35E7F-C8A6-49DD-8DDD-FC227ACE6ADC.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-C51D6F9B-2C40-4194-8F50-8EACE4D8A16F.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-28409F61-98A5-4926-A47D-255D1137A748.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-781A3F22-DBE0-4E8D-A84F-0343E9858003.htm">
<meta name="DC.Relation" scheme="URI" content="GUID-8C3FB1CC-D3EA-4CE9-9ADE-4782461E08A9.htm">
<meta name="DC.Format" content="XHTML">
<meta name="DC.Identifier" content="GUID-587833A2-78CC-451D-973B-70801D62865E">
<meta name="DC.Language" content="en-US">
<link rel="stylesheet" type="text/css" href="intel_css_styles.css">
<title>Store Intrinsics</title>
<xml>
<MSHelp:Attr Name="DocSet" Value="Intel"></MSHelp:Attr>
<MSHelp:Attr Name="Locale" Value="kbEnglish"></MSHelp:Attr>
<MSHelp:Attr Name="TopicType" Value="kbReference"></MSHelp:Attr>
<MSHelp:Keyword Index="F" Term="intel.cpp.intref_mic_bk_store_ops"></MSHelp:Keyword>
</xml>
</head>
<body id="GUID-587833A2-78CC-451D-973B-70801D62865E">
 <!-- ==============(Start:NavScript)================= -->
 <script src="NavScript.js" language="JavaScript1.2" type="text/javascript"></script>
 <script language="JavaScript1.2" type="text/javascript">WriteNavLink(0);</script>
 <!-- ==============(End:NavScript)================= -->
<p id="header_text" style="margin-bottom : 20pt"><em>Intel&reg; C++ Compiler XE 13.1 User and Reference Guides</em></p>


 
  <h1 class="topictitle1">Store Intrinsics</h1>
 
   
  <div> 
    <p></p>
 
  </div>
 

<div class="familylinks">
<div class="parentlink"><strong>Parent topic:</strong>&nbsp;<a href="GUID-FBB22202-A6D3-4460-9269-1D7F69C3E110.htm">Vector Intrinsics</a></div>
</div>
<div>
<ul class="ullinks">
<li class="ulchildlink"><a href="GUID-6897B49F-EF7F-41B4-A1DA-B726146CDE7A.htm">_mm512_store_ps/_mm512_mask_store_ps</a><br>
Stores float32 vector.  Corresponding instruction is  <samp class="codeph">VMOVAPS</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-FE255575-ACC2-4E6D-A40B-7FF70C2300B5.htm">_mm512_extstore_ps/_mm512_mask_extstore_ps</a><br>
Stores with conversion of float32 vector. Corresponding instruction is  <samp class="codeph">VMOVAPS</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-D589D6D3-9965-4C6C-9D38-1C16E3231155.htm">_mm512_store_epi32/_mm512_mask_store_epi32</a><br>
Stores int32 vector. Corresponding instruction is  <samp class="codeph">VMOVDQA32</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-F31EAE88-8412-4F7F-81F7-7A5140AC64CF.htm">_mm512_extstore_epi32/_mm512_mask_extstore_epi32</a><br>
Stores with conversion of int32 vector. Corresponding instruction is  <samp class="codeph"></samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-211C11FD-7076-4926-B4BC-138287C0404F.htm">_mm512_store_pd/_mm512_mask_store_pd</a><br>
Stores float64 vector.  Corresponding instruction is  <samp class="codeph">VMOVAPD</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-5884BD29-966C-4728-AD9B-C1F67F250F4A.htm">_mm512_extstore_pd/_mm512_mask_extstore_pd</a><br>
Stores with conversion of float64 vector. Corresponding instruction is  <samp class="codeph">VMOVAPD</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-D98445DA-02F7-477B-BC45-9A5FB322A4B2.htm">_mm512_store_epi64/_mm512_mask_store_epi64</a><br>
Stores int64 vector.  Corresponding instruction is  <samp class="codeph">VMOVDQA64</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-3C8C9430-49CA-453C-B285-4E14D58F989B.htm">_mm512_extstore_epi64/_mm512_mask_extstore_epi64</a><br>
Stores with conversion of int64 vector. Corresponding instruction is  <samp class="codeph">VMOVDQA64</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-971860F2-3D98-4F78-8E2F-80520D24DBF2.htm">_mm512_packstorehi_epi32/_mm512_mask_packstorehi_epi32</a><br>
Packs mask-enabled elements of int32 vector to form an unaligned int32 stream and stores that portion of the stream that maps to the high 64-byte aligned portion of the memory destination. Corresponding instruction is <samp class="codeph">VPACKSTOREHD</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-52CF95A9-3118-4C17-8F2F-64F9132C4A55.htm">_mm512_extpackstorehi_epi32/_mm512_mask_extpackstorehi_epi32</a><br>
Packs mask-enabled elements of int32 vector to form an unaligned int32 stream, down-converts it, and stores that portion of the stream that maps to the high 64-byte aligned portion of the memory destination. Corresponding instruction is  <samp class="codeph">VPACKSTOREHD</samp><samp class="codeph"></samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-DDAADD82-3E71-40C5-923A-1811317136D1.htm">_mm512_packstorelo_epi32/_mm512_mask_packstorelo_epi32</a><br>
Packs mask-enabled elements of int32 vector to form an unaligned int32 stream and stores that portion of the stream that maps to the low 64-byte-aligned portion of the memory destination. Corresponding instruction is <samp class="codeph">VPACKSTORELD</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-D464489F-C84D-4070-8172-B7632836D889.htm">_mm512_extpackstorelo_epi32/_mm512_mask_extpackstorelo_epi32</a><br>
Packs mask-enabled elements of int32 vector to form an unaligned int32 stream, down-converts it, and stores that portion of the stream that maps to the low 64-byte aligned portion of the memory destination. Corresponding instruction is  <samp class="codeph">VPACKSTORELD</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-7A36163A-8609-4909-96BA-BD760B057C82.htm">_mm512_packstorehi_epi64/_mm512_mask_packstorehi_epi64</a><br>
Packs mask-enabled elements of int64 vector to form an unaligned int64 stream and stores that portion of the stream that maps to the high 64-byte aligned portion of the memory destination. Corresponding instruction is <samp class="codeph">VPACKSTOREHPD</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-B9B018C2-B6F9-4F64-A824-AD828502790C.htm">_mm512_extpackstorehi_epi64/_mm512_mask_extpackstorehi_epi64</a><br>
Packs mask-enabled elements of int64 vector to form an unaligned int64 stream, down-converts it, and stores that portion of the stream that maps to the high 64-byte aligned portion of the memory destination. Corresponding instruction is  <samp class="codeph">VPACKSTOREHD</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-87EF239A-D144-458C-B69C-6C50EEEE6BEA.htm">_mm512_packstorelo_epi64/_mm512_mask_packstorelo_epi64</a><br>
Packs mask-enabled elements of int64 vector to form an unaligned int64 stream and stores that portion of the stream that maps to the low 64-byte-aligned portion of the memory destination. Corresponding instruction is <samp class="codeph">VPACKSTORELD</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-7BC53DD1-C6B0-4997-B6EC-17F141433AD2.htm">_mm512_extpackstorelo_epi64/_mm512_mask_extpackstorelo_epi64</a><br>
Packs mask-enabled elements of int64 vector to form an unaligned int64 stream, down-converts it, and stores that portion of the stream that maps to the low 64-byte aligned portion of the memory destination. Corresponding instruction is  <samp class="codeph">VPACKSTORELD</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-32EF1547-0BC7-48A3-A797-449039534778.htm">_mm512_packstorehi_ps/_mm512_mask_packstorehi_ps</a><br>
Packs mask-enabled elements of float32 vector to form an unaligned float32 stream and stores that portion of the stream that maps to the high 64-byte aligned portion of the memory destination. Corresponding instruction is <samp class="codeph">VPACKSTOREHPS</samp>.  <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-56AE3604-5DDE-409C-9A3A-CCC880FDF583.htm">_mm512_extpackstorehi_ps/_mm512_mask_extpackstorehi_ps</a><br>
Packs mask-enabled elements of float32 vector to form an unaligned float stream, down-converts it, and stores that portion of the stream that maps to the high 64-byte aligned portion of the memory destination. Corresponding instruction is  <samp class="codeph">VPACKSTOREHPS</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-1A9603CC-9AA4-4973-941F-E1BB32468A69.htm">_mm512_packstorelo_ps/_mm512_mask_packstorelo_ps</a><br>
 Packs mask-enabled elements of float32 vector to form an unaligned float32 stream and stores that portion of the stream that maps to the low 64-byte aligned portion of the memory destination. Corresponding instruction is <samp class="codeph">VPACKSTORELD</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-637DDE86-8BA7-4C48-B6BB-50523F230CD6.htm">_mm512_extpackstorelo_ps/_mm512_mask_extpackstorelo_ps</a><br>
 Packs mask-enabled elements of float32 vector to form an unaligned float32 stream, down-converts it, and stores that portion of the stream that maps to the low 64-byte aligned portion of the memory destination. Corresponding instruction is  <samp class="codeph">VPACKSTORELPS</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-9B290403-C673-4D19-B12D-A84B58005232.htm">_mm512_packstorehi_pd/_mm512_mask_packstorehi_pd</a><br>
Packs mask-enabled elements of float64 vector to form an unaligned float64 stream and stores that portion of the stream that maps to the high 64-byte aligned portion of the memory destination. Corresponding instruction is <samp class="codeph">VPACKSTOREHPD</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-0B09CB0B-4119-4A95-8F3F-1BF96761F471.htm">_mm512_extpackstorehi_pd/_mm512_mask_extpackstorehi_pd</a><br>
Packs mask-enabled elements of float64 vector to form an unaligned float64 stream, down-converts it, and stores that portion of the stream that maps to the high 64-byte aligned portion of the memory destination. Corresponding instruction is  <samp class="codeph">VPACKSTOREHPD</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-2AC2BA55-F0DB-41D0-BCBF-4A8961BA789D.htm">_mm512_packstorelo_pd/_mm512_mask_packstorelo_pd</a><br>
 Packs mask-enabled elements of float64 vector to form an unaligned float64 stream and stores that portion of the stream that maps to the low 64-byte-aligned portion of the memory destination. Corresponding instruction is <samp class="codeph">VPACKSTORELD</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-82C35E7F-C8A6-49DD-8DDD-FC227ACE6ADC.htm">_mm512_extpackstorelo_pd/_mm512_mask_extpackstorelo_pd</a><br>
Packs mask-enabled elements of float64 vector to form an unaligned float64 stream, down-converts it, and stores that portion of the stream that maps to the low 64-byte aligned portion of the memory destination. Corresponding instruction is  <samp class="codeph">VPACKSTORELD</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-C51D6F9B-2C40-4194-8F50-8EACE4D8A16F.htm">_mm512_storenr_ps</a><br>
Stores aligned float32 vector with a no-read hint. Corresponding instruction is  <samp class="codeph">VMOVNRAPS</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-28409F61-98A5-4926-A47D-255D1137A748.htm">_mm512_storenr_pd</a><br>
Stores aligned float64 vector with a no-read hint. Corresponding instruction is  <samp class="codeph">VMOVNRAPD</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-781A3F22-DBE0-4E8D-A84F-0343E9858003.htm">_mm512_storenrngo_ps</a><br>
 Non-ordered stores aligned float32 vector with a no-read hint. Corresponding instruction is   <samp class="codeph">VMOVNRNGOAPS</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
<li class="ulchildlink"><a href="GUID-8C3FB1CC-D3EA-4CE9-9ADE-4782461E08A9.htm">_mm512_storenrngo_pd</a><br>
 Non-ordered stores aligned float64 vector with a no-read hint. Corresponding instruction is <samp class="codeph">VMOVNRNGOAPD</samp>. <span>This intrinsic only applies to Intel&reg; Many Integrated Core Architecture (Intel&reg; MIC Architecture).</span></li>
</ul>
</div>

</body>
</html>
