0.6
2019.1
May 24 2019
15:06:07
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab5/lab5_2_3/lab5_2_3.sim/sim_1/behav/xsim/glbl.v,1558713910,verilog,,,,glbl,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab5/lab5_2_3/lab5_2_3.srcs/sim_1/new/D_flipflop_with_synch_reset_tb.v,1646887279,verilog,,,,D_flipflop_with_synch_reset_tb,,,,,,,,
C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab5/lab5_2_3/lab5_2_3.srcs/sources_1/new/D_flipflop_with_synch_reset.v,1646886669,verilog,,C:/Users/yvvan/Documents/Research/Vivado_Verilog_Tutorial/lab5/lab5_2_3/lab5_2_3.srcs/sim_1/new/D_flipflop_with_synch_reset_tb.v,,D_flipflop_with_synch_reset,,,,,,,,
