LIBRARY ieee;
USE ieee.std_logic_1164.all;

entity eightBitSubtractor is
	port{
		A_i, B_i : in std_logic_vector (7 downto 0);
		C_i : in std_logic;
		C_o : out std_logic;
		diff: out std_logic_vector (7 dwonto 0)
		);
end entity;

architecture structural of eightBitSubtractor is
	signal c : std_logic_vector (6 downto 0);
	signal output : std_logic_vector (7 downto 0)
;
MSB: fullAdder1Bit port map (M(7), N(7), s6, Sum(7), Cout);
l6: fullAdder1Bit port map (M(6), N(6), s5, Sum(6), s6);
l5: fullAdder1Bit port map (M(5), N(5), s4, Sum(5), s5);
l4: fullAdder1Bit port map (M(4), N(4), s3, Sum(4), s4);
l3: fullAdder1Bit port map (M(3), N(3), s2, Sum(3), s3);
l2: fullAdder1Bit port map (M(2), N(2), s1, Sum(2), s2);
l1: fullAdder1Bit port map (M(1), N(1), s0, Sum(1), s1);
l0: fullAdder1Bit port map (M(0), N(0), Cin, Sum(0), s0);






