!SESSION 2023-12-04 20:40:43.701 -----------------------------------------------
eclipse.buildId=2021.1
java.version=11.0.2
java.vendor=Oracle Corporation
BootLoader constants: OS=win32, ARCH=x86_64, WS=win32, NL=zh_CN
Command-line arguments:  -os win32 -ws win32 -arch x86_64

This is a continuation of log file H:\yolov3tiny-ZYNQ7000\YOLOV3TINY-ZYNQ\VitisProject\.metadata\.bak_0.log
Created Time: 2023-12-04 20:43:07.792

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.792
!MESSAGE XSCT command with result: [domain active {zynq_fsbl}], Result: [null, ]. Thread: Worker-8: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.792
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: Worker-8: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.793
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa]. Thread: Worker-8: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.793
!MESSAGE XSCT Command: [::scw::regenerate_psinit H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa], Thread: Worker-8: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.793
!MESSAGE XSCT command with result: [::scw::regenerate_psinit H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: Worker-8: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.793
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: Worker-8: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.796
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss]. Thread: Worker-8: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.796
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Thread: Worker-8: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.797
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Result: [null, ]. Thread: Worker-8: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.798
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: Worker-8: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.799
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.5",
}]. Thread: Worker-8: Initializing 'zynq_fsbl' bsp settings UI...

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.860
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.863
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"Accel_Conv_0": {"name": "generic",
"ver": "3.0",
},
"axi_dma_0": {"name": "axidma",
"ver": "9.13",
},
"axi_dynclk_0": {"name": "generic",
"ver": "3.0",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.8",
},
"axi_vdma_0": {"name": "axivdma",
"ver": "6.9",
},
"axi_vdma_1": {"name": "axivdma",
"ver": "6.9",
},
"axi_vdma_2": {"name": "axivdma",
"ver": "6.9",
},
"hls_preprocess_0": {"name": "hls_preprocess",
"ver": "1.0",
},
"hls_rect_0": {"name": "hls_rect",
"ver": "1.0",
},
"ps7_afi_0": {"name": "generic",
"ver": "3.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.8",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.7",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.8",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.8",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.14",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.9",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.0",
},
"ps7_i2c_0": {"name": "iicps",
"ver": "3.13",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.9",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "3.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.5",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.3",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.4",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.12",
},
"ps7_sd_1": {"name": "sdps",
"ver": "3.12",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.0",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.11",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.7",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.6",
},
"v_tc_0": {"name": "vtc",
"ver": "8.3",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.11",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.864
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.865
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.866
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.867
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.867
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.869
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.869
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.871
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.871
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.873
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.873
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.874
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.874
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.876
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.876
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.877
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.879
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.880
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.880
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.882
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.882
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.884
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.884
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.885
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.886
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.887
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.888
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.889
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.889
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.891
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.891
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.893
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.893
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.895
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.895
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.896
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.897
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.898
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.898
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.900
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.900
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.902
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.902
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.904
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.904
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.906
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.906
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.908
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.908
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.909
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.910
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.911
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.911
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.913
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.913
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.915
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.915
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.917
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.917
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.918
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.919
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.920
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.920
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.922
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.922
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.924
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.924
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.926
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.926
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.927
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.928
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.929
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.929
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.931
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.931
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.933
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.933
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.934
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.935
!MESSAGE XSCT Command: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.936
!MESSAGE XSCT command with result: [hsi get_property REPOSITORY [hsi get_sw_cores -filter {NAME == "generic" && VERSION == "3.0"  && TYPE == "DRIVER"}]], Result: [null, H:/Xilinx/Vitis/2021.1/data/embeddedsw\XilinxProcessorIPLib\drivers\generic_v3_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.957
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.958
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, xilffs xilrsa]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.958
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.959
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"xilffs": "4.5",
"xilrsa": "1.6",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:07.969
!MESSAGE XSCT Command: [bsp reload], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:08.004
!MESSAGE XSCT command with result: [bsp reload], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:08.753
!MESSAGE XSCT Command: [::scw::get_hw_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:08.754
!MESSAGE XSCT command with result: [::scw::get_hw_path], Result: [null, H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:08.754
!MESSAGE XSCT Command: [::scw::regenerate_psinit H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:08.755
!MESSAGE XSCT command with result: [::scw::regenerate_psinit H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:08.755
!MESSAGE XSCT Command: [::scw::get_mss_path], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:08.783
!MESSAGE XSCT command with result: [::scw::get_mss_path], Result: [null, H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:08.784
!MESSAGE XSCT Command: [::scw::get_target], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:08.784
!MESSAGE XSCT command with result: [::scw::get_target], Result: [null, ps7_cortexa9_0]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:08.785
!MESSAGE XSCT Command: [::hsi::utils::openhw H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:08.786
!MESSAGE XSCT command with result: [::hsi::utils::openhw H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:08.786
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:08.787
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss ], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:08.787
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:08.788
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.5",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:08.822
!MESSAGE XSCT Command: [::hsi::utils::get_config_params_for_sw -json H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:08.832
!MESSAGE XSCT command with result: [::hsi::utils::get_config_params_for_sw -json H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"ps7_cortexa9_0": {"archiver": {"category": "",
"value": "arm-none-eabi-ar",
"default": "arm-none-eabi-ar",
"type": "string",
"desc": "Archiver used to archive libraries for both BSP generation as well as for applications",
"permit": "",
"options": {},
"range": "",
},
"assembler": {"category": "",
"value": "arm-none-eabi-as",
"default": "arm-none-eabi-as",
"type": "string",
"desc": "Assembler used to assemble both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler": {"category": "",
"value": "arm-none-eabi-gcc",
"default": "arm-none-eabi-gcc",
"type": "string",
"desc": "Compiler used to compile both BSP/Libraries and Applications.",
"permit": "",
"options": {},
"range": "",
},
"compiler_flags": {"category": "",
"value": "-O2 -c",
"default": "-O2 -c",
"type": "string",
"desc": "Compiler flags used in BSP and library generation. '-c' flag stands for 'compile and assemble, but do not link'. Without this flag, gcc tries to link the code, which will fail because there is no application involved during libgen. '-O2' can be overwritten by extra compiler flags",
"permit": "none",
"options": {},
"range": "",
},
"dependency_flags": {"category": "",
"value": "-MMD -MP",
"default": "-MMD -MP",
"type": "string",
"desc": "Flags used by compiler to generate dependency files",
"permit": "",
"options": {},
"range": "",
},
"extra_compiler_flags": {"category": "",
"value": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns",
"default": "-mcpu=cortex-a9 -mfpu=vfpv3 -mfloat-abi=hard -nostartfiles -g -Wall -Wextra -fno-tree-loop-distribute-patterns",
"type": "string",
"desc": "Extra compiler flags used in BSP and library generation.",
"permit": "",
"options": {},
"range": "",
},
},
"standalone": {"clocking": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable clocking support",
"permit": "user",
"options": {},
"range": "",
},
"enable_sw_intrusive_profiling": {"category": "sw_intrusive_profiling",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable S/W Intrusive Profiling on Hardware Targets",
"permit": "user",
"options": {},
"range": "",
},
"hypervisor_guest": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable hypervisor guest support for A53 64bit EL1 Non-Secure. If hypervisor_guest is not selected, BSP will be built for EL3.",
"permit": "user",
"options": {},
"range": "",
},
"lockstep_mode_debug": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable debug logic in non-JTAG boot mode, when Cortex R5 is configured in lockstep mode",
"permit": "user",
"options": {},
"range": "",
},
"microblaze_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enable MicroBlaze Exceptions",
"permit": "user",
"options": {},
"range": "",
},
"predecode_fpu_exceptions": {"category": "microblaze_exceptions",
"value": "false",
"default": "false",
"type": "bool",
"desc": "(MicroBlaze) Predecode FPU exceptions and save operand info before invoking user registered exception handler.",
"permit": "user",
"options": {},
"range": "",
},
"profile_timer": {"category": "sw_intrusive_profiling",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "Specify the Timer to use for Profiling. For PowerPC system, specify none to use PIT timer. For ARM system, specify none to use SCU timer",
"permit": "",
"options": {},
"range": "",
},
"sleep_timer": {"category": "",
"value": "none",
"default": "none",
"type": "peripheral_instance",
"desc": "This parameter is used to select specific timer for sleep functionality",
"permit": "user",
"options": {},
"range": "ps7_globaltimer_0",
},
"stdin": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdin peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"stdout": {"category": "",
"value": "ps7_uart_0",
"default": "none",
"type": "peripheral_instance",
"desc": "stdout peripheral",
"permit": "",
"options": {},
"range": "ps7_coresight_comp_0 ps7_uart_0",
},
"ttc_select_cntr": {"category": "",
"value": "2",
"default": "2",
"type": "enum",
"desc": "Selects the counter to be used in the respective module. Allowed range is 0-2",
"permit": "user",
"options": {"0": "0",
"1": "1",
"2": "2",
},
"range": "",
},
"zynqmp_fsbl_bsp": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Disable or Enable Optimization for FSBL's BSP. ZynqMP FSBL will set this to true",
"permit": "",
"options": {},
"range": "",
},
},
"xilffs": {"enable_exfat": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Disable exFAT, 1:Enable exFAT(Also Enables LFN)",
"permit": "",
"options": {},
"range": "",
},
"enable_multi_partition": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "0:Single partition, 1:Enable multiple partition",
"permit": "",
"options": {},
"range": "",
},
"fs_interface": {"category": "",
"value": "1",
"default": "1",
"type": "int",
"desc": "Enables file system with selected interface. Enter 1 for SD. Enter 2 for RAM",
"permit": "",
"options": {},
"range": "",
},
"num_logical_vol": {"category": "",
"value": "2",
"default": "2",
"type": "int",
"desc": "Number of volumes (logical drives, from 1 to 10) to be used.",
"permit": "",
"options": {},
"range": "",
},
"ramfs_size": {"category": "ramfs_options",
"value": "3145728",
"default": "3145728",
"type": "int",
"desc": "RAM FS size",
"permit": "",
"options": {},
"range": "",
},
"ramfs_start_addr": {"category": "ramfs_options",
"value": "",
"default": "",
"type": "int",
"desc": "RAM FS start address",
"permit": "",
"options": {},
"range": "",
},
"read_only": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables the file system in Read_Only mode if true. ZynqMP fsbl will set this to true",
"permit": "",
"options": {},
"range": "",
},
"set_fs_rpath": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Configures relative path feature (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"use_chmod": {"category": "",
"value": "false",
"default": "false",
"type": "bool",
"desc": "Enables use of CHMOD functionality for changing attributes (valid only with read_only set to false)",
"permit": "",
"options": {},
"range": "",
},
"use_lfn": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the Long File Name(LFN) support if non-zero. Disabled by default: 0, LFN with static working buffer: 1, Dynamic working buffer: 2 (on stack) or 3 (on heap)",
"permit": "",
"options": {},
"range": "",
},
"use_mkfs": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Disable(0) or Enable(1) f_mkfs function. ZynqMP fsbl will set this to false",
"permit": "",
"options": {},
"range": "",
},
"use_strfunc": {"category": "",
"value": "0",
"default": "0",
"type": "int",
"desc": "Enables the string functions (valid values 0 to 2).",
"permit": "",
"options": {},
"range": "",
},
"word_access": {"category": "",
"value": "true",
"default": "true",
"type": "bool",
"desc": "Enables word access for misaligned memory access platform",
"permit": "",
"options": {},
"range": "",
},
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:08.870
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:08.879
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa], Result: [null, {"Accel_Conv_0": {"hier_name": "Accel_Conv_0",
"type": "Accel_Conv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"alinx_ov5640_0": {"hier_name": "alinx_ov5640_0",
"type": "alinx_ov5640",
"version": "5.4",
"ip_type": "PERIPHERAL",
},
"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_dynclk_0": {"hier_name": "axi_dynclk_0",
"type": "axi_dynclk",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_vdma_0": {"hier_name": "axi_vdma_0",
"type": "axi_vdma",
"version": "6.3",
"ip_type": "PERIPHERAL",
},
"axi_vdma_1": {"hier_name": "axi_vdma_1",
"type": "axi_vdma",
"version": "6.3",
"ip_type": "PERIPHERAL",
},
"axi_vdma_2": {"hier_name": "axi_vdma_2",
"type": "axi_vdma",
"version": "6.3",
"ip_type": "PERIPHERAL",
},
"axis_broadcaster_0": {"hier_name": "axis_broadcaster_0",
"type": "axis_broadcaster",
"version": "1.1",
"ip_type": "BUS",
},
"axis_subset_converter_0": {"hier_name": "axis_subset_converter_0",
"type": "axis_subset_converter",
"version": "1.1",
"ip_type": "BUS",
},
"axis_subset_converter_1": {"hier_name": "axis_subset_converter_1",
"type": "axis_subset_converter",
"version": "1.1",
"ip_type": "BUS",
},
"axis_subset_converter_2": {"hier_name": "axis_subset_converter_2",
"type": "axis_subset_converter",
"version": "1.1",
"ip_type": "BUS",
},
"axis_subset_converter_3": {"hier_name": "axis_subset_converter_3",
"type": "axis_subset_converter",
"version": "1.1",
"ip_type": "BUS",
},
"axis_subset_converter_4": {"hier_name": "axis_subset_converter_4",
"type": "axis_subset_converter",
"version": "1.1",
"ip_type": "BUS",
},
"broad0": {"hier_name": "broad0",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"broad1": {"hier_name": "broad1",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"hls_preprocess_0": {"hier_name": "hls_preprocess_0",
"type": "hls_preprocess",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"hls_rect_0": {"hier_name": "hls_rect_0",
"type": "hls_rect",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"i2c_extender_0": {"hier_name": "i2c_extender_0",
"type": "i2c_extender",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"ila_0": {"hier_name": "ila_0",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"ila_3": {"hier_name": "ila_3",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"out5640": {"hier_name": "out5640",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"pre_out": {"hier_name": "pre_out",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_142M": {"hier_name": "rst_ps7_0_142M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"subset5640": {"hier_name": "subset5640",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"system_ila_0": {"hier_name": "system_ila_0",
"type": "system_ila",
"version": "1.1",
"ip_type": "MONITOR",
},
"v_axi4s_vid_out_0": {"hier_name": "v_axi4s_vid_out_0",
"type": "v_axi4s_vid_out",
"version": "4.0",
"ip_type": "PERIPHERAL",
},
"v_tc_0": {"hier_name": "v_tc_0",
"type": "v_tc",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"xlconstant_0": {"hier_name": "xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_1": {"hier_name": "ps7_sd_1",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_i2c_0": {"hier_name": "ps7_i2c_0",
"type": "ps7_i2c",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"system_ila_0_g_inst": {"hier_name": "system_ila_0/system_ila_0_g_inst",
"type": "gigantic_mux",
"version": "1.0",
"ip_type": "MONITOR",
},
"system_ila_0_ila_lib": {"hier_name": "system_ila_0/system_ila_0_ila_lib",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_ar": {"hier_name": "system_ila_0/system_ila_0_slot_0_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_aw": {"hier_name": "system_ila_0/system_ila_0_slot_0_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_b": {"hier_name": "system_ila_0/system_ila_0_slot_0_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_r": {"hier_name": "system_ila_0/system_ila_0_slot_0_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_w": {"hier_name": "system_ila_0/system_ila_0_slot_0_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_ar": {"hier_name": "system_ila_0/system_ila_0_slot_1_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_aw": {"hier_name": "system_ila_0/system_ila_0_slot_1_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_b": {"hier_name": "system_ila_0/system_ila_0_slot_1_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_r": {"hier_name": "system_ila_0/system_ila_0_slot_1_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_w": {"hier_name": "system_ila_0/system_ila_0_slot_1_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:08.881
!MESSAGE XSCT Command: [::hsi::utils::get_libs_from_sw H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:08.882
!MESSAGE XSCT command with result: [::hsi::utils::get_libs_from_sw H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, xilffs xilrsa]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:08.883
!MESSAGE XSCT Command: [::hsi::utils::get_sw_libs -json H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:08.883
!MESSAGE XSCT command with result: [::hsi::utils::get_sw_libs -json H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"xilffs": "4.5",
"xilrsa": "1.6",
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:08.931
!MESSAGE XSCT Command: [::hsi::utils::get_drivers_for_sw -json H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:08.934
!MESSAGE XSCT command with result: [::hsi::utils::get_drivers_for_sw -json H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/zynq_fsbl/zynq_fsbl_bsp/system.mss], Result: [null, {"Accel_Conv_0": {"name": "generic",
"ver": "3.0",
},
"axi_dma_0": {"name": "axidma",
"ver": "9.13",
},
"axi_dynclk_0": {"name": "generic",
"ver": "3.0",
},
"axi_gpio_0": {"name": "gpio",
"ver": "4.8",
},
"axi_vdma_0": {"name": "axivdma",
"ver": "6.9",
},
"axi_vdma_1": {"name": "axivdma",
"ver": "6.9",
},
"axi_vdma_2": {"name": "axivdma",
"ver": "6.9",
},
"hls_preprocess_0": {"name": "hls_preprocess",
"ver": "1.0",
},
"hls_rect_0": {"name": "hls_rect",
"ver": "1.0",
},
"ps7_afi_0": {"name": "generic",
"ver": "3.0",
},
"ps7_afi_1": {"name": "generic",
"ver": "3.0",
},
"ps7_afi_2": {"name": "generic",
"ver": "3.0",
},
"ps7_afi_3": {"name": "generic",
"ver": "3.0",
},
"ps7_coresight_comp_0": {"name": "coresightps_dcc",
"ver": "1.8",
},
"ps7_ddr_0": {"name": "ddrps",
"ver": "1.2",
},
"ps7_ddrc_0": {"name": "generic",
"ver": "3.0",
},
"ps7_dev_cfg_0": {"name": "devcfg",
"ver": "3.7",
},
"ps7_dma_ns": {"name": "dmaps",
"ver": "2.8",
},
"ps7_dma_s": {"name": "dmaps",
"ver": "2.8",
},
"ps7_ethernet_0": {"name": "emacps",
"ver": "3.14",
},
"ps7_globaltimer_0": {"name": "generic",
"ver": "3.0",
},
"ps7_gpio_0": {"name": "gpiops",
"ver": "3.9",
},
"ps7_gpv_0": {"name": "generic",
"ver": "3.0",
},
"ps7_i2c_0": {"name": "iicps",
"ver": "3.13",
},
"ps7_intc_dist_0": {"name": "generic",
"ver": "3.0",
},
"ps7_iop_bus_config_0": {"name": "generic",
"ver": "3.0",
},
"ps7_l2cachec_0": {"name": "generic",
"ver": "3.0",
},
"ps7_ocmc_0": {"name": "generic",
"ver": "3.0",
},
"ps7_pl310_0": {"name": "generic",
"ver": "3.0",
},
"ps7_pmu_0": {"name": "generic",
"ver": "3.0",
},
"ps7_qspi_0": {"name": "qspips",
"ver": "3.9",
},
"ps7_qspi_linear_0": {"name": "generic",
"ver": "3.0",
},
"ps7_ram_0": {"name": "generic",
"ver": "3.0",
},
"ps7_ram_1": {"name": "generic",
"ver": "3.0",
},
"ps7_scuc_0": {"name": "generic",
"ver": "3.0",
},
"ps7_scugic_0": {"name": "scugic",
"ver": "4.5",
},
"ps7_scutimer_0": {"name": "scutimer",
"ver": "2.3",
},
"ps7_scuwdt_0": {"name": "scuwdt",
"ver": "2.4",
},
"ps7_sd_0": {"name": "sdps",
"ver": "3.12",
},
"ps7_sd_1": {"name": "sdps",
"ver": "3.12",
},
"ps7_slcr_0": {"name": "generic",
"ver": "3.0",
},
"ps7_uart_0": {"name": "uartps",
"ver": "3.11",
},
"ps7_usb_0": {"name": "usbps",
"ver": "2.7",
},
"ps7_xadc_0": {"name": "xadcps",
"ver": "2.6",
},
"v_tc_0": {"name": "vtc",
"ver": "8.3",
},
"ps7_cortexa9_0": {"name": "cpu_cortexa9",
"ver": "2.11",
},
}]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:08.942
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa ps7_cortexa9_0], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:08.943
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/accel_hardware_platform/hw/design_1_wrapper.xsa ps7_cortexa9_0], Result: [null, Accel_Conv_0 axi_dma_0 axi_dynclk_0 axi_gpio_0 axi_vdma_0 axi_vdma_1 axi_vdma_2 hls_preprocess_0 hls_rect_0 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_i2c_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_sd_1 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0 v_tc_0]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:11.102
!MESSAGE XSCT Command: [bsp reload], Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:11.136
!MESSAGE XSCT command with result: [bsp reload], Result: [null, ]. Thread: main

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:36.074
!MESSAGE XSCT Command: [::hsi::utils::openhw H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.571
!MESSAGE XSCT command with result: [::hsi::utils::openhw H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa], Result: [null, ]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.573
!MESSAGE XSCT Command: [::hsi::utils::get_all_periphs -json H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.581
!MESSAGE XSCT command with result: [::hsi::utils::get_all_periphs -json H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa], Result: [null, {"Accel_Conv_0": {"hier_name": "Accel_Conv_0",
"type": "Accel_Conv",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"alinx_ov5640_0": {"hier_name": "alinx_ov5640_0",
"type": "alinx_ov5640",
"version": "5.4",
"ip_type": "PERIPHERAL",
},
"axi_dma_0": {"hier_name": "axi_dma_0",
"type": "axi_dma",
"version": "7.1",
"ip_type": "PERIPHERAL",
},
"axi_dynclk_0": {"hier_name": "axi_dynclk_0",
"type": "axi_dynclk",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"axi_gpio_0": {"hier_name": "axi_gpio_0",
"type": "axi_gpio",
"version": "2.0",
"ip_type": "PERIPHERAL",
},
"axi_mem_intercon": {"hier_name": "axi_mem_intercon",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"axi_vdma_0": {"hier_name": "axi_vdma_0",
"type": "axi_vdma",
"version": "6.3",
"ip_type": "PERIPHERAL",
},
"axi_vdma_1": {"hier_name": "axi_vdma_1",
"type": "axi_vdma",
"version": "6.3",
"ip_type": "PERIPHERAL",
},
"axi_vdma_2": {"hier_name": "axi_vdma_2",
"type": "axi_vdma",
"version": "6.3",
"ip_type": "PERIPHERAL",
},
"axis_broadcaster_0": {"hier_name": "axis_broadcaster_0",
"type": "axis_broadcaster",
"version": "1.1",
"ip_type": "BUS",
},
"axis_subset_converter_0": {"hier_name": "axis_subset_converter_0",
"type": "axis_subset_converter",
"version": "1.1",
"ip_type": "BUS",
},
"axis_subset_converter_1": {"hier_name": "axis_subset_converter_1",
"type": "axis_subset_converter",
"version": "1.1",
"ip_type": "BUS",
},
"axis_subset_converter_2": {"hier_name": "axis_subset_converter_2",
"type": "axis_subset_converter",
"version": "1.1",
"ip_type": "BUS",
},
"axis_subset_converter_3": {"hier_name": "axis_subset_converter_3",
"type": "axis_subset_converter",
"version": "1.1",
"ip_type": "BUS",
},
"axis_subset_converter_4": {"hier_name": "axis_subset_converter_4",
"type": "axis_subset_converter",
"version": "1.1",
"ip_type": "BUS",
},
"broad0": {"hier_name": "broad0",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"broad1": {"hier_name": "broad1",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"hls_preprocess_0": {"hier_name": "hls_preprocess_0",
"type": "hls_preprocess",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"hls_rect_0": {"hier_name": "hls_rect_0",
"type": "hls_rect",
"version": "1.0",
"ip_type": "PERIPHERAL",
},
"i2c_extender_0": {"hier_name": "i2c_extender_0",
"type": "i2c_extender",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"ila_0": {"hier_name": "ila_0",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"ila_3": {"hier_name": "ila_3",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"out5640": {"hier_name": "out5640",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"pre_out": {"hier_name": "pre_out",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"processing_system7_0": {"hier_name": "processing_system7_0",
"type": "processing_system7",
"version": "5.5",
"ip_type": "",
},
"ps7_0_axi_periph": {"hier_name": "ps7_0_axi_periph",
"type": "axi_interconnect",
"version": "2.1",
"ip_type": "BUS",
},
"rst_ps7_0_142M": {"hier_name": "rst_ps7_0_142M",
"type": "proc_sys_reset",
"version": "5.0",
"ip_type": "PERIPHERAL",
},
"subset5640": {"hier_name": "subset5640",
"type": "ila",
"version": "6.2",
"ip_type": "MONITOR",
},
"system_ila_0": {"hier_name": "system_ila_0",
"type": "system_ila",
"version": "1.1",
"ip_type": "MONITOR",
},
"v_axi4s_vid_out_0": {"hier_name": "v_axi4s_vid_out_0",
"type": "v_axi4s_vid_out",
"version": "4.0",
"ip_type": "PERIPHERAL",
},
"v_tc_0": {"hier_name": "v_tc_0",
"type": "v_tc",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"xlconstant_0": {"hier_name": "xlconstant_0",
"type": "xlconstant",
"version": "1.1",
"ip_type": "PERIPHERAL",
},
"ps7_clockc_0": {"hier_name": "ps7_clockc_0",
"type": "ps7_clockc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_uart_0": {"hier_name": "ps7_uart_0",
"type": "ps7_uart",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pl310_0": {"hier_name": "ps7_pl310_0",
"type": "ps7_pl310",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_pmu_0": {"hier_name": "ps7_pmu_0",
"type": "ps7_pmu",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_0": {"hier_name": "ps7_qspi_0",
"type": "ps7_qspi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_qspi_linear_0": {"hier_name": "ps7_qspi_linear_0",
"type": "ps7_qspi_linear",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_axi_interconnect_0": {"hier_name": "ps7_axi_interconnect_0",
"type": "ps7_axi_interconnect",
"version": "1.00.a",
"ip_type": "BUS",
},
"ps7_cortexa9_0": {"hier_name": "ps7_cortexa9_0",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_cortexa9_1": {"hier_name": "ps7_cortexa9_1",
"type": "ps7_cortexa9",
"version": "5.2",
"ip_type": "PROCESSOR",
},
"ps7_ddr_0": {"hier_name": "ps7_ddr_0",
"type": "ps7_ddr",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ethernet_0": {"hier_name": "ps7_ethernet_0",
"type": "ps7_ethernet",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_usb_0": {"hier_name": "ps7_usb_0",
"type": "ps7_usb",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_0": {"hier_name": "ps7_sd_0",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_sd_1": {"hier_name": "ps7_sd_1",
"type": "ps7_sdio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_i2c_0": {"hier_name": "ps7_i2c_0",
"type": "ps7_i2c",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpio_0": {"hier_name": "ps7_gpio_0",
"type": "ps7_gpio",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ddrc_0": {"hier_name": "ps7_ddrc_0",
"type": "ps7_ddrc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dev_cfg_0": {"hier_name": "ps7_dev_cfg_0",
"type": "ps7_dev_cfg",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_xadc_0": {"hier_name": "ps7_xadc_0",
"type": "ps7_xadc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ocmc_0": {"hier_name": "ps7_ocmc_0",
"type": "ps7_ocmc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_coresight_comp_0": {"hier_name": "ps7_coresight_comp_0",
"type": "ps7_coresight_comp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_gpv_0": {"hier_name": "ps7_gpv_0",
"type": "ps7_gpv",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuc_0": {"hier_name": "ps7_scuc_0",
"type": "ps7_scuc",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_globaltimer_0": {"hier_name": "ps7_globaltimer_0",
"type": "ps7_globaltimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_intc_dist_0": {"hier_name": "ps7_intc_dist_0",
"type": "ps7_intc_dist",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_l2cachec_0": {"hier_name": "ps7_l2cachec_0",
"type": "ps7_l2cachec",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_s": {"hier_name": "ps7_dma_s",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_iop_bus_config_0": {"hier_name": "ps7_iop_bus_config_0",
"type": "ps7_iop_bus_config",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_ram_0": {"hier_name": "ps7_ram_0",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_ram_1": {"hier_name": "ps7_ram_1",
"type": "ps7_ram",
"version": "1.00.a",
"ip_type": "MEMORY_CNTLR",
},
"ps7_scugic_0": {"hier_name": "ps7_scugic_0",
"type": "ps7_scugic",
"version": "1.00.a",
"ip_type": "INTERRUPT_CNTLR",
},
"ps7_scutimer_0": {"hier_name": "ps7_scutimer_0",
"type": "ps7_scutimer",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_scuwdt_0": {"hier_name": "ps7_scuwdt_0",
"type": "ps7_scuwdt",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_slcr_0": {"hier_name": "ps7_slcr_0",
"type": "ps7_slcr",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_dma_ns": {"hier_name": "ps7_dma_ns",
"type": "ps7_dma",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_0": {"hier_name": "ps7_afi_0",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_1": {"hier_name": "ps7_afi_1",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_2": {"hier_name": "ps7_afi_2",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_afi_3": {"hier_name": "ps7_afi_3",
"type": "ps7_afi",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"ps7_m_axi_gp0": {"hier_name": "ps7_m_axi_gp0",
"type": "ps7_m_axi_gp",
"version": "1.00.a",
"ip_type": "PERIPHERAL",
},
"system_ila_0_g_inst": {"hier_name": "system_ila_0/system_ila_0_g_inst",
"type": "gigantic_mux",
"version": "1.0",
"ip_type": "MONITOR",
},
"system_ila_0_ila_lib": {"hier_name": "system_ila_0/system_ila_0_ila_lib",
"type": "ila",
"version": "6.2",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_ar": {"hier_name": "system_ila_0/system_ila_0_slot_0_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_aw": {"hier_name": "system_ila_0/system_ila_0_slot_0_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_b": {"hier_name": "system_ila_0/system_ila_0_slot_0_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_r": {"hier_name": "system_ila_0/system_ila_0_slot_0_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_0_w": {"hier_name": "system_ila_0/system_ila_0_slot_0_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_ar": {"hier_name": "system_ila_0/system_ila_0_slot_1_ar",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_aw": {"hier_name": "system_ila_0/system_ila_0_slot_1_aw",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_b": {"hier_name": "system_ila_0/system_ila_0_slot_1_b",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_r": {"hier_name": "system_ila_0/system_ila_0_slot_1_r",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
"system_ila_0_slot_1_w": {"hier_name": "system_ila_0/system_ila_0_slot_1_w",
"type": "xlconcat",
"version": "2.1",
"ip_type": "PERIPHERAL",
},
}]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.582
!MESSAGE XSCT Command: [::hsi::utils::get_design_properties -json H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.583
!MESSAGE XSCT command with result: [::hsi::utils::get_design_properties -json H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa], Result: [null, {"device": "7z035",
"family": "zynq",
"timestamp": "Sun Oct  8 21:01:07 2023",
"vivado_version": "2021.1",
"part": "xc7z035ffg676-2",
}]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.674
!MESSAGE XSCT Command: [::hsi::utils::get_ps_config_params -json H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.678
!MESSAGE XSCT command with result: [::hsi::utils::get_ps_config_params -json H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa], Result: [null, {"PCW_APU_PERIPHERAL_FREQMHZ": "666.666666",
"PCW_DDR_HPRLPR_QUEUE_PARTITION": "HPR(0)/LPR(32)",
"PCW_DDR_HPR_TO_CRITICAL_PRIORITY_LEVEL": "15",
"PCW_DDR_LPR_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_DDR_PORT0_HPR_ENABLE": "0",
"PCW_DDR_PORT1_HPR_ENABLE": "0",
"PCW_DDR_PORT2_HPR_ENABLE": "0",
"PCW_DDR_PORT3_HPR_ENABLE": "0",
"PCW_DDR_WRITE_TO_CRITICAL_PRIORITY_LEVEL": "2",
"PCW_FPGA0_PERIPHERAL_FREQMHZ": "150",
"PCW_UIPARAM_DDR_BUS_WIDTH": "32 Bit",
"PCW_UIPARAM_DDR_FREQ_MHZ": "533.333333",
}]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.678
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_0], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.778
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_0], Result: [null, {"Accel_Conv_0": {},
"axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop – DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run – Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936128,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the “Complete bit” already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936132,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936152,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936156,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936168,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop – DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run – Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936176,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the “Complete bit” already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936180,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936200,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936204,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936216,
},
},
"axi_dynclk_0": {},
"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_vdma_0": {"MM2S_VDMACR": {"description": "MM2S VDMA Control Register",
"address_offset": "0x00",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073472,
},
"MM2S_VDMASR": {"description": "MM2S VDMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073476,
},
"MM2S_REG_INDEX": {"description": "MM2S Register Index",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"MM2S_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073492,
},
"PARK_PTR_REG": {"description": "Park Pointer Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RdFrmPtrRef": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmPtrRef": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdFrmStore": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmStore": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073512,
},
"VDMA_VERSION": {"description": "AXI VDMA Version Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Xilinx_Internal": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved for Internal Use Only. Integer value from 0 to 9,999.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Minor_Version": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "8",
"desc": "Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Major_Version": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "4",
"desc": "Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073516,
},
"S2MM_VDMACR": {"description": "S2MM VDMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073520,
},
"S2MM_VDMASR": {"description": "S2MM VDMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLEarlyErr": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFLateErr": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLLateErr": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073524,
},
"S2MM_VDMA_IRQ_MASK": {"description": "S2MM Error Interrupt Mask Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"IRQMaskSOFEarlyErr": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLEarlyErr": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskSOFLateErr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLLateErr": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073532,
},
"S2MM_REG_INDEX": {"description": "S2MM Register Index",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"S2MM_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073540,
},
"MM2S_VSIZE": {"description": "MM2S Vertical Size",
"address_offset": "0x50",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073552,
},
"MM2S_HSIZE": {"description": "MM2S Horizontal Size",
"address_offset": "0x54",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073556,
},
"MM2S_FRMDLY_STRIDE": {"description": "MM2S Frame Delay and Stride",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073560,
},
"MM2S_SA1": {"description": "MM2S Start Address Register 1",
"address_offset": "0x5C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073564,
},
"MM2S_SA2": {"description": "MM2S Start Address Register 2",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073568,
},
"MM2S_SA3": {"description": "MM2S Start Address Register 3",
"address_offset": "0x64",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073572,
},
"MM2S_SA4": {"description": "MM2S Start Address Register 4",
"address_offset": "0x68",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073576,
},
"MM2S_SA5": {"description": "MM2S Start Address Register 5",
"address_offset": "0x6C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073580,
},
"MM2S_SA6": {"description": "MM2S Start Address Register 6",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073584,
},
"MM2S_SA7": {"description": "MM2S Start Address Register 7",
"address_offset": "0x74",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073588,
},
"MM2S_SA8": {"description": "MM2S Start Address Register 8",
"address_offset": "0x78",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073592,
},
"MM2S_SA9": {"description": "MM2S Start Address Register 9",
"address_offset": "0x7C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073596,
},
"MM2S_SA10": {"description": "MM2S Start Address Register 10",
"address_offset": "0x80",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073600,
},
"MM2S_SA11": {"description": "MM2S Start Address Register 11",
"address_offset": "0x84",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073604,
},
"MM2S_SA12": {"description": "MM2S Start Address Register 12",
"address_offset": "0x88",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073608,
},
"MM2S_SA13": {"description": "MM2S Start Address Register 13",
"address_offset": "0x8C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073612,
},
"MM2S_SA14": {"description": "MM2S Start Address Register 14",
"address_offset": "0x90",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073616,
},
"MM2S_SA15": {"description": "MM2S Start Address Register 15",
"address_offset": "0x94",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073620,
},
"MM2S_SA16": {"description": "MM2S Start Address Register 16",
"address_offset": "0x98",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073624,
},
"S2MM_VSIZE": {"description": "S2MM Vertical Size",
"address_offset": "0xA0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073632,
},
"S2MM_HSIZE": {"description": "S2MM Horizontal Size",
"address_offset": "0xA4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073636,
},
"S2MM_FRMDLY_STRIDE": {"description": "S2MM Frame Delay and Stride",
"address_offset": "0xA8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073640,
},
"S2MM_SA1": {"description": "S2MM Start Address Register 1",
"address_offset": "0xAC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073644,
},
"S2MM_SA2": {"description": "S2MM Start Address Register 2",
"address_offset": "0xB0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073648,
},
"S2MM_SA3": {"description": "S2MM Start Address Register 3",
"address_offset": "0xB4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073652,
},
"S2MM_SA4": {"description": "S2MM Start Address Register 4",
"address_offset": "0xB8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073656,
},
"S2MM_SA5": {"description": "S2MM Start Address Register 5",
"address_offset": "0xBC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073660,
},
"S2MM_SA6": {"description": "S2MM Start Address Register 6",
"address_offset": "0xC0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073664,
},
"S2MM_SA7": {"description": "S2MM Start Address Register 7",
"address_offset": "0xC4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073668,
},
"S2MM_SA8": {"description": "S2MM Start Address Register 8",
"address_offset": "0xC8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073672,
},
"S2MM_SA9": {"description": "S2MM Start Address Register 9",
"address_offset": "0xCC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073676,
},
"S2MM_SA10": {"description": "S2MM Start Address Register 10",
"address_offset": "0xD0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073680,
},
"S2MM_SA11": {"description": "S2MM Start Address Register 11",
"address_offset": "0xD4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073684,
},
"S2MM_SA12": {"description": "S2MM Start Address Register 12",
"address_offset": "0xD8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073688,
},
"S2MM_SA13": {"description": "S2MM Start Address Register 13",
"address_offset": "0xDC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073692,
},
"S2MM_SA14": {"description": "S2MM Start Address Register 14",
"address_offset": "0xE0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073696,
},
"S2MM_SA15": {"description": "S2MM Start Address Register 15",
"address_offset": "0xE4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073700,
},
"S2MM_SA16": {"description": "S2MM Start Address Register 16",
"address_offset": "0xE8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073704,
},
},
"axi_vdma_1": {"MM2S_VDMACR": {"description": "MM2S VDMA Control Register",
"address_offset": "0x00",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139008,
},
"MM2S_VDMASR": {"description": "MM2S VDMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139012,
},
"MM2S_REG_INDEX": {"description": "MM2S Register Index",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"MM2S_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139028,
},
"PARK_PTR_REG": {"description": "Park Pointer Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RdFrmPtrRef": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmPtrRef": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdFrmStore": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmStore": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139048,
},
"VDMA_VERSION": {"description": "AXI VDMA Version Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Xilinx_Internal": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved for Internal Use Only. Integer value from 0 to 9,999.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Minor_Version": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "8",
"desc": "Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Major_Version": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "4",
"desc": "Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139052,
},
"S2MM_VDMACR": {"description": "S2MM VDMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139056,
},
"S2MM_VDMASR": {"description": "S2MM VDMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLEarlyErr": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFLateErr": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLLateErr": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139060,
},
"S2MM_VDMA_IRQ_MASK": {"description": "S2MM Error Interrupt Mask Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"IRQMaskSOFEarlyErr": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLEarlyErr": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskSOFLateErr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLLateErr": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139068,
},
"S2MM_REG_INDEX": {"description": "S2MM Register Index",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"S2MM_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139076,
},
"MM2S_VSIZE": {"description": "MM2S Vertical Size",
"address_offset": "0x50",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139088,
},
"MM2S_HSIZE": {"description": "MM2S Horizontal Size",
"address_offset": "0x54",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139092,
},
"MM2S_FRMDLY_STRIDE": {"description": "MM2S Frame Delay and Stride",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139096,
},
"MM2S_SA1": {"description": "MM2S Start Address Register 1",
"address_offset": "0x5C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139100,
},
"MM2S_SA2": {"description": "MM2S Start Address Register 2",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139104,
},
"MM2S_SA3": {"description": "MM2S Start Address Register 3",
"address_offset": "0x64",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139108,
},
"MM2S_SA4": {"description": "MM2S Start Address Register 4",
"address_offset": "0x68",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139112,
},
"MM2S_SA5": {"description": "MM2S Start Address Register 5",
"address_offset": "0x6C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139116,
},
"MM2S_SA6": {"description": "MM2S Start Address Register 6",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139120,
},
"MM2S_SA7": {"description": "MM2S Start Address Register 7",
"address_offset": "0x74",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139124,
},
"MM2S_SA8": {"description": "MM2S Start Address Register 8",
"address_offset": "0x78",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139128,
},
"MM2S_SA9": {"description": "MM2S Start Address Register 9",
"address_offset": "0x7C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139132,
},
"MM2S_SA10": {"description": "MM2S Start Address Register 10",
"address_offset": "0x80",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139136,
},
"MM2S_SA11": {"description": "MM2S Start Address Register 11",
"address_offset": "0x84",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139140,
},
"MM2S_SA12": {"description": "MM2S Start Address Register 12",
"address_offset": "0x88",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139144,
},
"MM2S_SA13": {"description": "MM2S Start Address Register 13",
"address_offset": "0x8C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139148,
},
"MM2S_SA14": {"description": "MM2S Start Address Register 14",
"address_offset": "0x90",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139152,
},
"MM2S_SA15": {"description": "MM2S Start Address Register 15",
"address_offset": "0x94",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139156,
},
"MM2S_SA16": {"description": "MM2S Start Address Register 16",
"address_offset": "0x98",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139160,
},
"S2MM_VSIZE": {"description": "S2MM Vertical Size",
"address_offset": "0xA0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139168,
},
"S2MM_HSIZE": {"description": "S2MM Horizontal Size",
"address_offset": "0xA4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139172,
},
"S2MM_FRMDLY_STRIDE": {"description": "S2MM Frame Delay and Stride",
"address_offset": "0xA8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139176,
},
"S2MM_SA1": {"description": "S2MM Start Address Register 1",
"address_offset": "0xAC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139180,
},
"S2MM_SA2": {"description": "S2MM Start Address Register 2",
"address_offset": "0xB0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139184,
},
"S2MM_SA3": {"description": "S2MM Start Address Register 3",
"address_offset": "0xB4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139188,
},
"S2MM_SA4": {"description": "S2MM Start Address Register 4",
"address_offset": "0xB8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139192,
},
"S2MM_SA5": {"description": "S2MM Start Address Register 5",
"address_offset": "0xBC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139196,
},
"S2MM_SA6": {"description": "S2MM Start Address Register 6",
"address_offset": "0xC0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139200,
},
"S2MM_SA7": {"description": "S2MM Start Address Register 7",
"address_offset": "0xC4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139204,
},
"S2MM_SA8": {"description": "S2MM Start Address Register 8",
"address_offset": "0xC8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139208,
},
"S2MM_SA9": {"description": "S2MM Start Address Register 9",
"address_offset": "0xCC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139212,
},
"S2MM_SA10": {"description": "S2MM Start Address Register 10",
"address_offset": "0xD0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139216,
},
"S2MM_SA11": {"description": "S2MM Start Address Register 11",
"address_offset": "0xD4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139220,
},
"S2MM_SA12": {"description": "S2MM Start Address Register 12",
"address_offset": "0xD8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139224,
},
"S2MM_SA13": {"description": "S2MM Start Address Register 13",
"address_offset": "0xDC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139228,
},
"S2MM_SA14": {"description": "S2MM Start Address Register 14",
"address_offset": "0xE0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139232,
},
"S2MM_SA15": {"description": "S2MM Start Address Register 15",
"address_offset": "0xE4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139236,
},
"S2MM_SA16": {"description": "S2MM Start Address Register 16",
"address_offset": "0xE8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139240,
},
},
"axi_vdma_2": {"MM2S_VDMACR": {"description": "MM2S VDMA Control Register",
"address_offset": "0x00",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204544,
},
"MM2S_VDMASR": {"description": "MM2S VDMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204548,
},
"MM2S_REG_INDEX": {"description": "MM2S Register Index",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"MM2S_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204564,
},
"PARK_PTR_REG": {"description": "Park Pointer Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RdFrmPtrRef": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmPtrRef": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdFrmStore": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmStore": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204584,
},
"VDMA_VERSION": {"description": "AXI VDMA Version Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Xilinx_Internal": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved for Internal Use Only. Integer value from 0 to 9,999.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Minor_Version": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "8",
"desc": "Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Major_Version": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "4",
"desc": "Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204588,
},
"S2MM_VDMACR": {"description": "S2MM VDMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204592,
},
"S2MM_VDMASR": {"description": "S2MM VDMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLEarlyErr": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFLateErr": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLLateErr": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204596,
},
"S2MM_VDMA_IRQ_MASK": {"description": "S2MM Error Interrupt Mask Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"IRQMaskSOFEarlyErr": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLEarlyErr": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskSOFLateErr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLLateErr": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204604,
},
"S2MM_REG_INDEX": {"description": "S2MM Register Index",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"S2MM_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204612,
},
"MM2S_VSIZE": {"description": "MM2S Vertical Size",
"address_offset": "0x50",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204624,
},
"MM2S_HSIZE": {"description": "MM2S Horizontal Size",
"address_offset": "0x54",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204628,
},
"MM2S_FRMDLY_STRIDE": {"description": "MM2S Frame Delay and Stride",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204632,
},
"MM2S_SA1": {"description": "MM2S Start Address Register 1",
"address_offset": "0x5C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204636,
},
"MM2S_SA2": {"description": "MM2S Start Address Register 2",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204640,
},
"MM2S_SA3": {"description": "MM2S Start Address Register 3",
"address_offset": "0x64",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204644,
},
"MM2S_SA4": {"description": "MM2S Start Address Register 4",
"address_offset": "0x68",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204648,
},
"MM2S_SA5": {"description": "MM2S Start Address Register 5",
"address_offset": "0x6C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204652,
},
"MM2S_SA6": {"description": "MM2S Start Address Register 6",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204656,
},
"MM2S_SA7": {"description": "MM2S Start Address Register 7",
"address_offset": "0x74",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204660,
},
"MM2S_SA8": {"description": "MM2S Start Address Register 8",
"address_offset": "0x78",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204664,
},
"MM2S_SA9": {"description": "MM2S Start Address Register 9",
"address_offset": "0x7C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204668,
},
"MM2S_SA10": {"description": "MM2S Start Address Register 10",
"address_offset": "0x80",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204672,
},
"MM2S_SA11": {"description": "MM2S Start Address Register 11",
"address_offset": "0x84",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204676,
},
"MM2S_SA12": {"description": "MM2S Start Address Register 12",
"address_offset": "0x88",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204680,
},
"MM2S_SA13": {"description": "MM2S Start Address Register 13",
"address_offset": "0x8C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204684,
},
"MM2S_SA14": {"description": "MM2S Start Address Register 14",
"address_offset": "0x90",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204688,
},
"MM2S_SA15": {"description": "MM2S Start Address Register 15",
"address_offset": "0x94",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204692,
},
"MM2S_SA16": {"description": "MM2S Start Address Register 16",
"address_offset": "0x98",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204696,
},
"S2MM_VSIZE": {"description": "S2MM Vertical Size",
"address_offset": "0xA0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204704,
},
"S2MM_HSIZE": {"description": "S2MM Horizontal Size",
"address_offset": "0xA4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204708,
},
"S2MM_FRMDLY_STRIDE": {"description": "S2MM Frame Delay and Stride",
"address_offset": "0xA8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204712,
},
"S2MM_SA1": {"description": "S2MM Start Address Register 1",
"address_offset": "0xAC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204716,
},
"S2MM_SA2": {"description": "S2MM Start Address Register 2",
"address_offset": "0xB0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204720,
},
"S2MM_SA3": {"description": "S2MM Start Address Register 3",
"address_offset": "0xB4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204724,
},
"S2MM_SA4": {"description": "S2MM Start Address Register 4",
"address_offset": "0xB8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204728,
},
"S2MM_SA5": {"description": "S2MM Start Address Register 5",
"address_offset": "0xBC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204732,
},
"S2MM_SA6": {"description": "S2MM Start Address Register 6",
"address_offset": "0xC0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204736,
},
"S2MM_SA7": {"description": "S2MM Start Address Register 7",
"address_offset": "0xC4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204740,
},
"S2MM_SA8": {"description": "S2MM Start Address Register 8",
"address_offset": "0xC8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204744,
},
"S2MM_SA9": {"description": "S2MM Start Address Register 9",
"address_offset": "0xCC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204748,
},
"S2MM_SA10": {"description": "S2MM Start Address Register 10",
"address_offset": "0xD0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204752,
},
"S2MM_SA11": {"description": "S2MM Start Address Register 11",
"address_offset": "0xD4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204756,
},
"S2MM_SA12": {"description": "S2MM Start Address Register 12",
"address_offset": "0xD8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204760,
},
"S2MM_SA13": {"description": "S2MM Start Address Register 13",
"address_offset": "0xDC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204764,
},
"S2MM_SA14": {"description": "S2MM Start Address Register 14",
"address_offset": "0xE0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204768,
},
"S2MM_SA15": {"description": "S2MM Start Address Register 15",
"address_offset": "0xE4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204772,
},
"S2MM_SA16": {"description": "S2MM Start Address Register 16",
"address_offset": "0xE8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204776,
},
},
"hls_preprocess_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 0,
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 4,
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 8,
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 12,
},
},
"hls_rect_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 0,
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 4,
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 8,
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 12,
},
"xleft_s": {"description": "Data signal of xleft_s",
"address_offset": "16",
"access": "write-only",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"xleft_s": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Bit 15 to 0 Data signal of xleft_s",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 16,
},
"xright_s": {"description": "Data signal of xright_s",
"address_offset": "24",
"access": "write-only",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"xright_s": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Bit 15 to 0 Data signal of xright_s",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 24,
},
"ytop_s": {"description": "Data signal of ytop_s",
"address_offset": "32",
"access": "write-only",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"ytop_s": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Bit 15 to 0 Data signal of ytop_s",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 32,
},
"ydown_s": {"description": "Data signal of ydown_s",
"address_offset": "40",
"access": "write-only",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"ydown_s": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Bit 15 to 0 Data signal of ydown_s",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 40,
},
"color1": {"description": "Data signal of color1",
"address_offset": "48",
"access": "write-only",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"color1": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of color1",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 48,
},
"color2": {"description": "Data signal of color2",
"address_offset": "56",
"access": "write-only",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"color2": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of color2",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 56,
},
"color3": {"description": "Data signal of color3",
"address_offset": "64",
"access": "write-only",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"color3": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of color3",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 64,
},
"char1": {"description": "Data signal of char1",
"address_offset": "72",
"access": "write-only",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"char1": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of char1",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 72,
},
"char2": {"description": "Data signal of char2",
"address_offset": "80",
"access": "write-only",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"char2": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of char2",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 80,
},
"char3": {"description": "Data signal of char3",
"address_offset": "88",
"access": "write-only",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"char3": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of char3",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 88,
},
"char4": {"description": "Data signal of char4",
"address_offset": "96",
"access": "write-only",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"char4": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of char4",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 96,
},
"char5": {"description": "Data signal of char5",
"address_offset": "104",
"access": "write-only",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"char5": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of char5",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 104,
},
"char6": {"description": "Data signal of char6",
"address_offset": "112",
"access": "write-only",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"char6": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of char6",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 112,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_i2c_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_sd_1": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
"v_tc_0": {},
}]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.789
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_0], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.798
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_0], Result: [null, {"axi_dma_0_S_AXI_LITE": {"name": "axi_dma_0",
"base": "0x40400000",
"high": "0x4040FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_vdma_0_S_AXI_LITE": {"name": "axi_vdma_0",
"base": "0x43000000",
"high": "0x4300FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_vdma_1_S_AXI_LITE": {"name": "axi_vdma_1",
"base": "0x43010000",
"high": "0x4301FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_vdma_2_S_AXI_LITE": {"name": "axi_vdma_2",
"base": "0x43020000",
"high": "0x4302FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"Accel_Conv_0_S_AXI_LITE_CTRL": {"name": "Accel_Conv_0",
"base": "0x43C00000",
"high": "0x43C0FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_dynclk_0_s00_axi": {"name": "axi_dynclk_0",
"base": "0x43C10000",
"high": "0x43C1FFFF",
"size": "65536",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"v_tc_0_ctrl": {"name": "v_tc_0",
"base": "0x43C20000",
"high": "0x43C2FFFF",
"size": "65536",
"slaveintf": "ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"hls_rect_0_s_axi_AXILiteS": {"name": "hls_rect_0",
"base": "0x43C30000",
"high": "0x43C3FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"hls_preprocess_0_s_axi_AXILiteS": {"name": "hls_preprocess_0",
"base": "0x43C40000",
"high": "0x43C4FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_i2c_0": {"name": "ps7_i2c_0",
"base": "0xE0004000",
"high": "0xE0004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFDFFFFFF",
"size": "33554432",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_1": {"name": "ps7_sd_1",
"base": "0xE0101000",
"high": "0xE0101FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x3FFFFFFF",
"size": "1072693248",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.799
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.800
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_0 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.800
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.801
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_0 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.801
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.802
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_0 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.802
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.802
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_0 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.803
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_0 C_FREQ], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.803
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_0 C_FREQ], Result: [null, ]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.803
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.804
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_0 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.804
!MESSAGE XSCT Command: [::hsi::utils::get_cpu_nr -json H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.806
!MESSAGE XSCT command with result: [::hsi::utils::get_cpu_nr -json H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa], Result: [null, {"ps7_cortexa9_0": {"bscan": "",
"index": "0",
},
"ps7_cortexa9_1": {"bscan": "",
"index": "1",
},
}]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.806
!MESSAGE XSCT Command: [::hsi::utils::get_all_register_data -json H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_1], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.890
!MESSAGE XSCT command with result: [::hsi::utils::get_all_register_data -json H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_1], Result: [null, {"Accel_Conv_0": {},
"axi_dma_0": {"MM2S_DMACR": {"description": "MM2S DMA Control Register",
"address_offset": "0x0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop – DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run – Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are potentially terminated early. Setting either MM2S_DMACR. Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Normal operation.   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Read. Setting this bit to 1 causes AXI DMA to initiate MM2S reads (AXI4read) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be updated when AXI DMA is in idle. When using keyhole operation the Max Burst Length should not exceed 16. This bit should not be set when DRE is enabled.
This bit is non functional when the multichannel feature is enabled or in Direct Register mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit should be set/unset only when the DMA is idle or when not running. Updating this bit while the DMA is running can result in unexpected behavior.
This bit is non functional when DMA operates in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows DMASR.IOC_Irq to generate an interrupt out for descriptors with the IOC bit set.   0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows DMASR.Dly_Irq to generate an interrupt out.      0 - Delay Interrupt disabled   1 - Delay Interrupt enabled Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable.
  0 - Error Interrupt disabled
  1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.   Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.   Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: This field is ignored when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936128,
},
"MM2S_DMASR": {"description": "MM2S DMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter / Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register mode (C_INCLUDE_SG = 0) this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle. For Scatter / Gather Mode, SG has not reached tail descriptor pointer and/or DMA operations in progress. For Direct Register Mode, transfer is not complete.      1 - Idle. For Scatter / Gather Mode, SG has reached tail descriptor pointer and DMA operation paused. for Direct Register Mode, DMA transfer has completed and controller is paused.  Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Scatter Gather Enabled
0 - Scatter Gather not enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. Internal error occurs if the buffer length specified in the fetched descriptor is set to 0. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors        1 - DMA Internal Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected. DMA Engine halts
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Decode Errors.      1 - DMA Decode Error detected. DMA Engine halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the “Complete bit” already set is fetched. Refer to the Scatter Gather Descriptor section for more information.This indicates to the SG Engine that the descriptor is a stale descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts.  Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit is enabled in the MM2S_DMACR (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected.  Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the MM2S_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected. Note: This bit is not used and is fixed at 0 when AXI DMA is configured for Direct Register Mode. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the MM2S_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.   
0 - No error Interrupt.   
1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936132,
},
"MM2S_SA": {"description": "MM2S Source Address Register",
"address_offset": "0x18",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936152,
},
"MM2S_SA_MSB": {"description": "MM2S Source Address Register",
"address_offset": "0x1C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Source_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the source address AXI DMA reads from to transfer data to AXI4-Stream on the MM2S Channel.
Note: If Data Realignment Engine is included, the Source Address can be at any byte offset. If Data Realignment Engine is not included, the Source Address must be MM2S Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936156,
},
"MM2S_LENGTH": {"description": "MM2S DMA Transfer Length Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the number of bytes to transfer for the MM2S channel. Writing a non-zero value to this register starts the MM2S transfer.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936168,
},
"S2MM_DMACR": {"description": "S2MM DMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop control for controlling running and stopping of the DMA channel.
  0 - Stop – DMA stops when current (if any) DMA operations are complete. For Scatter / Gather Mode pending commands/transfers are flushed or completed. 
  AXI4-Stream outs are potentially terminated early. Descriptors in the update queue are allowed to finish updating to remote memory before engine halt.
  For Direct Register mode pending commands/transfers are flushed or completed. AXI4-Stream outs are potentially terminated. Data integrity on S2MM AXI4 cannot be guaranteed.
  The halted bit in the DMA Status register asserts to 1 when the DMA engine is halted. This bit is cleared by AXI DMA hardware when an error occurs. The CPU can also choose to clear this bit to stop DMA operations.
  1 - Run – Start DMA operations. The halted bit in the DMA Status register deasserts to 0 when the DMA engine begins operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for resetting the AXI DMA core. Setting this bit to a 1 causes the AXI DMA to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed.
AXI4-Stream outs are terminated early, if necessary with associated TLAST. Setting either MM2S_DMACR.Reset = 1 or S2MM_DMACR.Reset = 1 resets the entire AXI DMA engine. After completion of a soft reset, all registers and bits are in the Reset State.      0 - Reset not in progress. Normal operation.      1 - Reset in progress
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Keyhole": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Keyhole Write. Setting this bit to 1 causes AXI DMA to initiate S2MM writes (AXI4 Writes) in non-incrementing address mode (Fixed Address Burst transfer on AXI4). This bit can be modified when AXI DMA is in idle. When enabling Key hole operation the maximum burst length cannot be more than 16. This bit should not be set when DRE is enabled.
This bit is non functional when DMA is used in multichannel mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Cyclic_BD_Enable": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "When set to 1, the DMA operates in Cyclic Buffer Descriptor (BD) mode without any user intervention. In this mode, the Scatter Gather module ignores the Completed bit of the BD. With this bit set, you can use the same BDs in cyclic manner without worrying about any stale descriptor errors.
This bit is non functional when DMA operates in Multichannel mode. or in Direct Register Mode
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete (IOC) Interrupt Enable. When set to 1, allows Interrupt On Complete events to generate an interrupt out for descriptors with the Complete bit set.      0 - IOC Interrupt disabled      1 - IOC Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Timer Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Delay Interrupt disabled      1 - Delay Interrupt enabled  Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows error events to generate an interrupt out.      0 - Error Interrupt disabled      1 - Error Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThreshold": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold. This value is used for setting the interrupt threshold. When IOC interrupt events occur, an internal counter counts down from the Interrupt Threshold setting. When the count reaches zero, an interrupt out is generated by the DMA engine.
Note: The minimum setting for the threshold is 0x01. A write of 0x00 to this register has no effect.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Out. This value is used for setting the interrupt timeout value. The interrupt timeout mechanism causes the DMA engine to generate an interrupt after the delay time period has expired. Timer begins counting at the end of a packet and resets with receipt of a new packet or a timeout event occurs.
Note: Setting this value to zero disables the delay timer interrupt.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936176,
},
"S2MM_DMASR": {"description": "S2MM DMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Halted. Indicates the run/stop state of the DMA channel.      0 - DMA channel running.      1 - DMA channel halted.  For Scatter/Gather Mode this bit gets set when DMACR.RS = 0 and DMA and SG operations have halted. For Direct Register Mode this bit gets set when DMACR.RS = 0 and DMA operations have halted. There can be a lag of time between when DMACR.RS = 0 and when DMASR.Halted = 1 
Note: When halted (RS= 0 and Halted = 1), writing to CURDESC_PTR or TAILDESC_PTR pointer registers has no effect on DMA operations when in Scatter Gather Mode. For Direct Register Mode, writing to the LENGTH register has no effect on DMA operations.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Idle": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Channel Idle. Indicates the state of AXI DMA operations.
For Scatter / Gather Mode when IDLE indicates the SG Engine has reached the tail pointer for the associated channel and all queued descriptors have been processed. Writing to the tail pointer register automatically restarts DMA operations.
For Direct Register Mode when IDLE indicates the current transfer has completed.      0 - Not Idle.      1 - Idle.   Note: This bit is 0 when channel is halted (DMASR.Halted=1). This bit is also 0 prior to initial transfer when AXI DMA configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIncld": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Engine Included. DMASR.SGIncld = 1 indicates the Scatter Gather engine is included and the AXI DMA is configured for Scatter Gather mode. DMASR.SGIncld = 0 indicates the Scatter Gather engine is excluded and the AXI DMA is configured for Direct Register Mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMAIntErr": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Internal Error. This error occurs if the buffer length specified in the fetched descriptor is set to 0. Also, when in Scatter Gather Mode and using the status app length field, this error occurs when the Status AXI4-Stream packet RxLength field does not match the S2MM packet being received by the S_AXIS_S2MM interface. When Scatter Gather is disabled, this error is flagged if any error occurs during Memory write or if the incoming packet is bigger than what is specified in the DMA length register.
This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Internal Errors      1 - DMA Internal Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Slave Error. This error occurs if the slave read from the Memory Map interface issues a Slave Error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No DMA Slave Errors.      1 - DMA Slave Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "DMA Decode Error. This error occurs if the address request points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.     0 - No DMA Decode Errors.   1 - DMA Decode Error detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGIntErr": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Internal Error. This error occurs if a descriptor with the “Complete bit” already set is fetched. This indicates to the SG Engine that the descriptor is a tail descriptor. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Internal Errors.      1 - SG Internal Error detected.  Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGSlvErr": {"access": "read-only",
"bit_offset": "9",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Slave Error. This error occurs if the slave read from on the Memory Map interface issues a Slave error. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Slave Errors.      1 - SG Slave Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SGDecErr": {"access": "read-only",
"bit_offset": "10",
"bit_range": "",
"bit_width": "1",
"desc": "Scatter Gather Decode Error. This error occurs if CURDESC_PTR and/or NXTDESC_PTR points to an invalid address. This error condition causes the AXI DMA to halt gracefully. The DMACR.RS bit is set to 0, and when the engine has completely shut down, the DMASR.Halted bit is set to 1.      0 - No SG Decode Errors.      1 - SG Decode Error detected. DMA Engine halts. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IOC_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Complete. When set to 1 for Scatter/Gather Mode, indicates an interrupt event was generated on completion of a descriptor. This occurs for descriptors with the End of Frame (EOF) bit set. When set to 1 for Direct Register Mode, indicates an interrupt event was generated on completion of a transfer. If the corresponding bit in S2MM_DMACR is enabled (IOC_IrqEn = 1) and if the interrupt threshold has been met, causes an interrupt out to be generated from the AXI DMA.      0 - No IOC Interrupt.      1 - IOC Interrupt detected. Writing a 1 to this bit will clear it.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Dly_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay. When set to 1, indicates an interrupt event was generated on delay timer time out. If the corresponding bit is enabled in the S2MM_DMACR (Dly_IrqEn = 1), an interrupt out is generated from the AXI DMA.      0 - No Delay Interrupt.      1 - Delay Interrupt detected.1 = IOC Interrupt detected. Writing a 1 to this bit will clear it. Note: Applicable only when Scatter Gather is enabled. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error. When set to 1, indicates an interrupt event was generated on error. If the corresponding bit is enabled in the S2MM_DMACR (Err_IrqEn = 1), an interrupt out is generated from the AXI DMA.
Writing a 1 to this bit will clear it.      0 - No error Interrupt.      1 - Error interrupt detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQThresholdSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Threshold Status. Indicates current interrupt threshold value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelaySts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Time Status. Indicates current interrupt delay time value.
Note: Applicable only when Scatter Gather is enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936180,
},
"S2MM_DA": {"description": "S2MM DMA Destination Address Register",
"address_offset": "0x48",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the destination address the AXI DMA writes to transfer data from AXI4-Stream on S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Destination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936200,
},
"S2MM_DA_MSB": {"description": "S2MM Destination Address Register",
"address_offset": "0x4C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Destination_Address": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the MSB 32 bits of the Destination address AXI DMA writes to transfer data from AXI4-Stream on the S2MM Channel.
Note: If Data Realignment Engine is included, the Destination Address can be at any byte offset. If Data Realignment Engine is not included, the Dstination Address must be S2MM Memory Map data width aligned.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936204,
},
"S2MM_LENGTH": {"description": "S2MM DMA Transfer Length Register",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Length": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "26",
"desc": "Indicates the length in bytes of the S2MM buffer available to write receive data from the S2MM channel. Writing a non-zero value to this register enables S2MM channel to receive packet data.
At the completion of the S2MM transfer, the number of actual bytes written on the S2MM AXI4 interface is updated to the S2MM_LENGTH register.
Note: This value must be greater than or equal to the largest expected packet to be received on S2MM AXI4-Stream. Values smaller than the received packet result in undefined behavior. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1077936216,
},
},
"axi_dynclk_0": {},
"axi_gpio_0": {"GPIO_DATA": {"description": "Channel-1 AXI GPIO Data register",
"address_offset": "0x0",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616192,
},
"GPIO_TRI": {"description": "Channel-1 AXI GPIO 3-State Control register",
"address_offset": "0x4",
"access": "read-write",
"size": "1",
"interface": "S_AXI",
"fields": {"Channel_1_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616196,
},
"GPIO2_DATA": {"description": "Channel-2 AXI GPIO Data register",
"address_offset": "0x8",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_DATA": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO Data Register.
For each I/O bit programmed as input
  R - Reads value on the input pin.
  W - No effect.
For each I/O bit programmed as output
  R - Reads value on GPIO_O pins
  W - Writes value to the corresponding AXI GPIO 
      data register bit and output pin
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616200,
},
"GPIO2_TRI": {"description": "Channel-2 AXI GPIO 3-State Control register",
"address_offset": "0xC",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_2_GPIO_TRI": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "AXI GPIO 3-State Control Register
Each I/O pin of the AXI GPIO is individually programmable as an input or output   For each of the bits     0 - I/O pin configured as output     1 - I/O pin configured as input
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616204,
},
"GIER": {"description": "Global_Interrupt_Enable register",
"address_offset": "0x11C",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Global_Interrupt_Enable": {"access": "read-write",
"bit_offset": "31",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output
  0 - Disabled
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616476,
},
"IP_IER": {"description": "IP Interrupt Enable register",
"address_offset": "0x128",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Enable": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 2 Interrupt
  0 - Disabled (masked)
  1 - Enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616488,
},
"IP_ISR": {"description": "IP Interrupt Status register",
"address_offset": "0x120",
"access": "read-write",
"size": "32",
"interface": "S_AXI",
"fields": {"Channel_1_Interrupt_Status": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 Interrupt Status
  0 - No Channel 1 input interrupt
  1 - Channel 1 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Channel_2_Interrupt_Status": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 2 Interrupt Status
  0 - No Channel 2 input interrupt
  1 - Channel 2 input interrupt
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1092616480,
},
},
"axi_vdma_0": {"MM2S_VDMACR": {"description": "MM2S VDMA Control Register",
"address_offset": "0x00",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073472,
},
"MM2S_VDMASR": {"description": "MM2S VDMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073476,
},
"MM2S_REG_INDEX": {"description": "MM2S Register Index",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"MM2S_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073492,
},
"PARK_PTR_REG": {"description": "Park Pointer Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RdFrmPtrRef": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmPtrRef": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdFrmStore": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmStore": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073512,
},
"VDMA_VERSION": {"description": "AXI VDMA Version Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Xilinx_Internal": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved for Internal Use Only. Integer value from 0 to 9,999.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Minor_Version": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "8",
"desc": "Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Major_Version": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "4",
"desc": "Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073516,
},
"S2MM_VDMACR": {"description": "S2MM VDMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073520,
},
"S2MM_VDMASR": {"description": "S2MM VDMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLEarlyErr": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFLateErr": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLLateErr": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073524,
},
"S2MM_VDMA_IRQ_MASK": {"description": "S2MM Error Interrupt Mask Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"IRQMaskSOFEarlyErr": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLEarlyErr": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskSOFLateErr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLLateErr": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073532,
},
"S2MM_REG_INDEX": {"description": "S2MM Register Index",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"S2MM_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073540,
},
"MM2S_VSIZE": {"description": "MM2S Vertical Size",
"address_offset": "0x50",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073552,
},
"MM2S_HSIZE": {"description": "MM2S Horizontal Size",
"address_offset": "0x54",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073556,
},
"MM2S_FRMDLY_STRIDE": {"description": "MM2S Frame Delay and Stride",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073560,
},
"MM2S_SA1": {"description": "MM2S Start Address Register 1",
"address_offset": "0x5C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073564,
},
"MM2S_SA2": {"description": "MM2S Start Address Register 2",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073568,
},
"MM2S_SA3": {"description": "MM2S Start Address Register 3",
"address_offset": "0x64",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073572,
},
"MM2S_SA4": {"description": "MM2S Start Address Register 4",
"address_offset": "0x68",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073576,
},
"MM2S_SA5": {"description": "MM2S Start Address Register 5",
"address_offset": "0x6C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073580,
},
"MM2S_SA6": {"description": "MM2S Start Address Register 6",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073584,
},
"MM2S_SA7": {"description": "MM2S Start Address Register 7",
"address_offset": "0x74",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073588,
},
"MM2S_SA8": {"description": "MM2S Start Address Register 8",
"address_offset": "0x78",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073592,
},
"MM2S_SA9": {"description": "MM2S Start Address Register 9",
"address_offset": "0x7C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073596,
},
"MM2S_SA10": {"description": "MM2S Start Address Register 10",
"address_offset": "0x80",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073600,
},
"MM2S_SA11": {"description": "MM2S Start Address Register 11",
"address_offset": "0x84",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073604,
},
"MM2S_SA12": {"description": "MM2S Start Address Register 12",
"address_offset": "0x88",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073608,
},
"MM2S_SA13": {"description": "MM2S Start Address Register 13",
"address_offset": "0x8C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073612,
},
"MM2S_SA14": {"description": "MM2S Start Address Register 14",
"address_offset": "0x90",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073616,
},
"MM2S_SA15": {"description": "MM2S Start Address Register 15",
"address_offset": "0x94",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073620,
},
"MM2S_SA16": {"description": "MM2S Start Address Register 16",
"address_offset": "0x98",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073624,
},
"S2MM_VSIZE": {"description": "S2MM Vertical Size",
"address_offset": "0xA0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073632,
},
"S2MM_HSIZE": {"description": "S2MM Horizontal Size",
"address_offset": "0xA4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073636,
},
"S2MM_FRMDLY_STRIDE": {"description": "S2MM Frame Delay and Stride",
"address_offset": "0xA8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073640,
},
"S2MM_SA1": {"description": "S2MM Start Address Register 1",
"address_offset": "0xAC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073644,
},
"S2MM_SA2": {"description": "S2MM Start Address Register 2",
"address_offset": "0xB0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073648,
},
"S2MM_SA3": {"description": "S2MM Start Address Register 3",
"address_offset": "0xB4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073652,
},
"S2MM_SA4": {"description": "S2MM Start Address Register 4",
"address_offset": "0xB8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073656,
},
"S2MM_SA5": {"description": "S2MM Start Address Register 5",
"address_offset": "0xBC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073660,
},
"S2MM_SA6": {"description": "S2MM Start Address Register 6",
"address_offset": "0xC0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073664,
},
"S2MM_SA7": {"description": "S2MM Start Address Register 7",
"address_offset": "0xC4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073668,
},
"S2MM_SA8": {"description": "S2MM Start Address Register 8",
"address_offset": "0xC8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073672,
},
"S2MM_SA9": {"description": "S2MM Start Address Register 9",
"address_offset": "0xCC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073676,
},
"S2MM_SA10": {"description": "S2MM Start Address Register 10",
"address_offset": "0xD0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073680,
},
"S2MM_SA11": {"description": "S2MM Start Address Register 11",
"address_offset": "0xD4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073684,
},
"S2MM_SA12": {"description": "S2MM Start Address Register 12",
"address_offset": "0xD8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073688,
},
"S2MM_SA13": {"description": "S2MM Start Address Register 13",
"address_offset": "0xDC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073692,
},
"S2MM_SA14": {"description": "S2MM Start Address Register 14",
"address_offset": "0xE0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073696,
},
"S2MM_SA15": {"description": "S2MM Start Address Register 15",
"address_offset": "0xE4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073700,
},
"S2MM_SA16": {"description": "S2MM Start Address Register 16",
"address_offset": "0xE8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124073704,
},
},
"axi_vdma_1": {"MM2S_VDMACR": {"description": "MM2S VDMA Control Register",
"address_offset": "0x00",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139008,
},
"MM2S_VDMASR": {"description": "MM2S VDMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139012,
},
"MM2S_REG_INDEX": {"description": "MM2S Register Index",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"MM2S_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139028,
},
"PARK_PTR_REG": {"description": "Park Pointer Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RdFrmPtrRef": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmPtrRef": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdFrmStore": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmStore": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139048,
},
"VDMA_VERSION": {"description": "AXI VDMA Version Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Xilinx_Internal": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved for Internal Use Only. Integer value from 0 to 9,999.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Minor_Version": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "8",
"desc": "Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Major_Version": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "4",
"desc": "Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139052,
},
"S2MM_VDMACR": {"description": "S2MM VDMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139056,
},
"S2MM_VDMASR": {"description": "S2MM VDMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLEarlyErr": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFLateErr": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLLateErr": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139060,
},
"S2MM_VDMA_IRQ_MASK": {"description": "S2MM Error Interrupt Mask Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"IRQMaskSOFEarlyErr": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLEarlyErr": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskSOFLateErr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLLateErr": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139068,
},
"S2MM_REG_INDEX": {"description": "S2MM Register Index",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"S2MM_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139076,
},
"MM2S_VSIZE": {"description": "MM2S Vertical Size",
"address_offset": "0x50",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139088,
},
"MM2S_HSIZE": {"description": "MM2S Horizontal Size",
"address_offset": "0x54",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139092,
},
"MM2S_FRMDLY_STRIDE": {"description": "MM2S Frame Delay and Stride",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139096,
},
"MM2S_SA1": {"description": "MM2S Start Address Register 1",
"address_offset": "0x5C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139100,
},
"MM2S_SA2": {"description": "MM2S Start Address Register 2",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139104,
},
"MM2S_SA3": {"description": "MM2S Start Address Register 3",
"address_offset": "0x64",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139108,
},
"MM2S_SA4": {"description": "MM2S Start Address Register 4",
"address_offset": "0x68",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139112,
},
"MM2S_SA5": {"description": "MM2S Start Address Register 5",
"address_offset": "0x6C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139116,
},
"MM2S_SA6": {"description": "MM2S Start Address Register 6",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139120,
},
"MM2S_SA7": {"description": "MM2S Start Address Register 7",
"address_offset": "0x74",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139124,
},
"MM2S_SA8": {"description": "MM2S Start Address Register 8",
"address_offset": "0x78",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139128,
},
"MM2S_SA9": {"description": "MM2S Start Address Register 9",
"address_offset": "0x7C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139132,
},
"MM2S_SA10": {"description": "MM2S Start Address Register 10",
"address_offset": "0x80",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139136,
},
"MM2S_SA11": {"description": "MM2S Start Address Register 11",
"address_offset": "0x84",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139140,
},
"MM2S_SA12": {"description": "MM2S Start Address Register 12",
"address_offset": "0x88",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139144,
},
"MM2S_SA13": {"description": "MM2S Start Address Register 13",
"address_offset": "0x8C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139148,
},
"MM2S_SA14": {"description": "MM2S Start Address Register 14",
"address_offset": "0x90",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139152,
},
"MM2S_SA15": {"description": "MM2S Start Address Register 15",
"address_offset": "0x94",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139156,
},
"MM2S_SA16": {"description": "MM2S Start Address Register 16",
"address_offset": "0x98",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139160,
},
"S2MM_VSIZE": {"description": "S2MM Vertical Size",
"address_offset": "0xA0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139168,
},
"S2MM_HSIZE": {"description": "S2MM Horizontal Size",
"address_offset": "0xA4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139172,
},
"S2MM_FRMDLY_STRIDE": {"description": "S2MM Frame Delay and Stride",
"address_offset": "0xA8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139176,
},
"S2MM_SA1": {"description": "S2MM Start Address Register 1",
"address_offset": "0xAC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139180,
},
"S2MM_SA2": {"description": "S2MM Start Address Register 2",
"address_offset": "0xB0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139184,
},
"S2MM_SA3": {"description": "S2MM Start Address Register 3",
"address_offset": "0xB4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139188,
},
"S2MM_SA4": {"description": "S2MM Start Address Register 4",
"address_offset": "0xB8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139192,
},
"S2MM_SA5": {"description": "S2MM Start Address Register 5",
"address_offset": "0xBC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139196,
},
"S2MM_SA6": {"description": "S2MM Start Address Register 6",
"address_offset": "0xC0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139200,
},
"S2MM_SA7": {"description": "S2MM Start Address Register 7",
"address_offset": "0xC4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139204,
},
"S2MM_SA8": {"description": "S2MM Start Address Register 8",
"address_offset": "0xC8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139208,
},
"S2MM_SA9": {"description": "S2MM Start Address Register 9",
"address_offset": "0xCC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139212,
},
"S2MM_SA10": {"description": "S2MM Start Address Register 10",
"address_offset": "0xD0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139216,
},
"S2MM_SA11": {"description": "S2MM Start Address Register 11",
"address_offset": "0xD4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139220,
},
"S2MM_SA12": {"description": "S2MM Start Address Register 12",
"address_offset": "0xD8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139224,
},
"S2MM_SA13": {"description": "S2MM Start Address Register 13",
"address_offset": "0xDC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139228,
},
"S2MM_SA14": {"description": "S2MM Start Address Register 14",
"address_offset": "0xE0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139232,
},
"S2MM_SA15": {"description": "S2MM Start Address Register 15",
"address_offset": "0xE4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139236,
},
"S2MM_SA16": {"description": "S2MM Start Address Register 16",
"address_offset": "0xE8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124139240,
},
},
"axi_vdma_2": {"MM2S_VDMACR": {"description": "MM2S VDMA Control Register",
"address_offset": "0x00",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA MM2S channel. Setting this bit to a 1 causes the AXI VDMA MM2S channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the MM2S channel. After completion of a soft reset all MM2S registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by MM2S.   1 - Genlock or Dynamic Genlock Synchronization enabled. MM2S synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the MM2S channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the MM2S channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when MM2S channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the MM2S channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the MM2S channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( m_axis_mm2s_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204544,
},
"MM2S_VDMASR": {"description": "MM2S VDMA Status Register",
"address_offset": "0x04",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected This error occurs if mm2s_fsync is received before the completion of the frame on the streaming interface.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204548,
},
"MM2S_REG_INDEX": {"description": "MM2S Register Index",
"address_offset": "0x14",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"MM2S_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0x5C to 0x98 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0x5C to 0x98 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204564,
},
"PARK_PTR_REG": {"description": "Park Pointer Register",
"address_offset": "0x28",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RdFrmPtrRef": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Pointer Reference. When Parked (MM2S_VDMACR.Circular_Park = 0) the MM2S channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmPtrRef": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Pointer Reference. When Parked (S2MM_VDMACR.Circular_Park = 0) the S2MM channel parks on the buffer referenced by this frame number.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdFrmStore": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "5",
"desc": "Read Frame Store number. Indicates the frame number being operated on by the MM2S channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared. 
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"WrFrmStore": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Write Frame Store number. Indicates current frame number being operated on by the S2MM channel. During VDMA operations this value continually updates as each frame is processed. During error conditions, the value is updated with the frame number being operated on when the error occurred. It will again start tracking the current frame number when all errors are cleared.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204584,
},
"VDMA_VERSION": {"description": "AXI VDMA Version Register",
"address_offset": "0x2C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Xilinx_Internal": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved for Internal Use Only. Integer value from 0 to 9,999.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Minor_Version": {"access": "read-only",
"bit_offset": "20",
"bit_range": "",
"bit_width": "8",
"desc": "Two separate 4-bit hexadecimal values. 00 = 00h, 01 = 01h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Major_Version": {"access": "read-only",
"bit_offset": "28",
"bit_range": "",
"bit_width": "4",
"desc": "Single 4-bit hexadecimal value. v1 = 1h, v2=2h, v3=3h, and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204588,
},
"S2MM_VDMACR": {"description": "S2MM VDMA Control Register",
"address_offset": "0x30",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"RS": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Run / Stop controls the running and stopping of the VDMA channel. For any VDMA operations to commence, the AXI VDMA engine must be running (VDMACR.RS=1).   0 - Stop. VDMA stops when current (if any) VDMA operations are complete. The halted bit in the VDMA Status Register asserts to 1 when the VDMA engine is halted. This bit gets cleared by the AXI VDMA hardware when an AXI4 Slave response error occurs. The CPU can also choose to clear this bit to stop VDMA operations.   1 - Run. Start VDMA operations. The halted bit in the VDMA Status Register deasserts to 0 when the VDMA engine begins operations. Note: On Run/Stop clear, in-progress stream transfers might terminate early.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Circular_Park": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Indicates frame buffer Circular mode or frame buffer Park mode.
  0 - Park Mode. Engine will park on frame buffer referenced by PARK_PTR_REG.RdFrmPntrRef.
  1 - Circular Mode. Engine continuously circles through frame buffers.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Reset": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Soft reset for AXI VDMA S2MM channel. Setting this bit to a 1 causes the AXI VDMA S2MM channel to be reset. Reset is accomplished gracefully. Pending commands/transfers are flushed or completed. AXI4-Stream reset output is asserted. Setting VDMACR.Reset = 1 only resets the S2MM channel. After completion of a soft reset all S2MM registers and bits are in the default state. This bit will be zero at the end of the reset cycle.   0 - Normal operation   1 - Reset in progress.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockEn": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Enables Genlock or Dynamic Genlock Synchronization.   0 - Genlock or Dynamic Genlock Synchronization disabled. Genlock input is ignored by S2MM.   1 - Genlock or Dynamic Genlock Synchronization enabled. S2MM synchronized to Genlock frame input. Note: This value is valid only when the channel is configured as Genlock Slave or Dynamic Genlock Master or Dynamic Genlock Slave. If configured for Genlock Master mode, this bit is reserved and always reads as zero.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrameCntEn": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "Configures the S2MM channel to allow only a IRQFrameCount number of transfers to occur. After IRQFrameCount frames have been transferred, the S2MM channel halts, DMACR.RS bit is cleared to 0, and DMASR.Halted asserts to 1 when the channel has completely halted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"GenlockSrc": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Selects internal or external genlock bus. This bit is set by default when both channels are enabled and are configured as a valid Genlock pair.   0 - External Genlock   1 - Internal Genlock
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RdPntrNum": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "4",
"desc": "Indicates the master in control when S2MM channel is configured for Genlock slave/Dynamic Genlock Master/Dynamic Genlock Slave or reserved otherwise.   0000b - Controlling entity is Entity 1   0001b - Controller entity is Entity 2   0010b - Controller entity is Entity 3   and so on.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_IrqEn": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Complete Interrupt Enable. When set to 1, allows DMASR.FrmCnt_Irq to generate an interrupt out when IRQFrameCount value reaches zero.   0 - Frame Count Interrupt disabled   1 - Frame Count Interrupt enabled
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_IrqEn": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay Count Interrupt Enable. When set to 1, allows DMASR.DlyCnt_Irq to generate an interrupt out.   0 - Delay Count Interrupt disabled   1 - Delay Count Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_IrqEn": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error Interrupt Enable. When set to 1, allows VDMASR.Err_Irq to generate an interrupt out.   0 - Error Interrupt disabled   1 - Error Interrupt enabled.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Repeat_En": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "Enables repeat or advance frame when AXI VDMA encounters a frame error. This is applicable when AXI VDMA is configured in Genlock Master or Dynamic Genlock Master.   0 - Advance to next frame on frame errors   1 - Repeat previous frame on frame errors
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCount": {"access": "read-write",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt threshold. When a frame transfer starts, an internal counter counts down from the Interrupt Frame Count setting.
When the count reaches zero, an interrupt out is generated by the S2MM channel. When a value different than the current IRQFrameCount is written to this field, the internal frame counter is reset to the new value.
The minimum setting for the count is 0x01. A write of 0x00 to this register sets the count to 0x01.
When DMACR.FrameCntEn = 1, this value determines the number of frame buffers to process.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCount": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "This value is used for setting the interrupt delay count value. The delay count interrupt is a mechanism for causing the S2MM channel to generate an interrupt after the delay period has expired. The timer begins counting either upon receipt of frame sync (external fsync mode) or completion of vsize lines (free run mode). It resets with a subsequent start-of-packet ( s_axis_s2mm_tvalid ) assertion. When a value different than the current IRQDelayCount is written to this field, the internal delay counter is reset to the new value.
Setting this value to zero disables the delay counter interrupt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204592,
},
"S2MM_VDMASR": {"description": "S2MM VDMA Status Register",
"address_offset": "0x34",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Halted": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Channel Halted.
Indicates the run/stop state of the VDMA channel.
  0 - VDMA channel running
  1 - VDMA channel halted. This bit gets set when VDMACR.RS = 0. There can be a lag of time between when VDMACR.RS = 0 and when VDMASR.Halted = 1.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMAIntErr": {"access": "read-write",
"bit_offset": "4",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Internal Error.   0 - No VDMA Internal Errors.   1 - VDMA Internal Error detected. This error occurs during one of the following conditions.   (a) HSIZE or VSIZE register were written zeros or   (b) Internal error received from helper core axi_datamover or   (c) Transferred frame size is lesser than programmed vsize (SOFEarlyErr). In case (a) and/or (b) channel stops (that is, the VDMACR.RS bit is set to 0 and remains cleared).
To restart the channel, soft or hard reset is required.
In case (c), channel does not stop or halt.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMASlvErr": {"access": "read-only",
"bit_offset": "5",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Slave Error.   0 - No VDMA Slave Errors.   1 - VDMA Slave Error detected. VDMA Engine halts. This error occurs if the slave read from the Memory Map interface issues a Slave Error.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"VDMADecErr": {"access": "read-only",
"bit_offset": "6",
"bit_range": "",
"bit_width": "1",
"desc": "VDMA Decode Error. This error occurs if the address request is to an invalid address.   0 = No VDMA Decode Errors.   1 = VDMA Decode Error detected. VDMA channel halts.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFEarlyErr": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Early Error   0 - No start-of-frame Error   1 - Start of Frame Early Error detected. VDMA does not halt. This error occurs if incoming frame size is lesser than programmed vsize value. Write 1 to Clear in flush on fsync mode and Read Only otherwise.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLEarlyErr": {"access": "read-write",
"bit_offset": "8",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Early Error.   0 - No End of Line Early Error   1 - End of Line Early Error detected. VDMA does not halt. This error occurs if the incoming line size is lesser than the programmed hsize value. Write 1 to clear.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"SOFLateErr": {"access": "read-write",
"bit_offset": "11",
"bit_range": "",
"bit_width": "1",
"desc": "Start of Frame Late Error.   0 - No start-of-frame Late Error   1 - Start of Frame Late Error detected. VDMA does not halt. This error occurs if the incoming frame size is greater than the programmed vsize value. Write 1 to Clear in flush on fsync mode.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"FrmCnt_Irq": {"access": "read-write",
"bit_offset": "12",
"bit_range": "",
"bit_width": "1",
"desc": "Frame Count Interrupt.   0 - No Frame Count Interrupt.   1 - Frame Count Interrupt detected. If enabled (DMACR.FrmCnt_IrqEn = 1) and if the interrupt threshold has been met, an interrupt out is generated.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"DlyCnt_Irq": {"access": "read-write",
"bit_offset": "13",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Delay.   0 - No Delay Interrupt.   1 - Delay Interrupt detected. If enabled (DMACR.DlyCnt_IrqEn = 1), an interrupt out is generated when the delay count reaches its programmed value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Err_Irq": {"access": "read-write",
"bit_offset": "14",
"bit_range": "",
"bit_width": "1",
"desc": "Interrupt on Error.   0 - No error Interrupt.   1 - Error interrupt detected. If enabled (VDMACR.Err_IrqEn = 1), an interrupt out is generated when an error is detected.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"EOLLateErr": {"access": "read-write",
"bit_offset": "15",
"bit_range": "",
"bit_width": "1",
"desc": "End of Line Late Error.   0 - No End of Line Late Error   1 - End of Line Late Error detected. VDMA does not halt. This error occurs if the incoming line size is greater than the programmed hsize value. Write 1 to clear
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQFrameCntSts": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Frame Count Status. Indicates current interrupt frame count value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQDelayCntSts": {"access": "read-only",
"bit_offset": "24",
"bit_range": "",
"bit_width": "8",
"desc": "Interrupt Delay Count Status. Indicates current interrupt delay time value.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204596,
},
"S2MM_VDMA_IRQ_MASK": {"description": "S2MM Error Interrupt Mask Register",
"address_offset": "0x3C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"IRQMaskSOFEarlyErr": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFEarlyErr.
0 - Does not mask interrupt due to SOFEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLEarlyErr": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to EOLEarlyErr.
0 - Does not mask interrupt due to EOLEarlyErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskSOFLateErr": {"access": "read-write",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "1 - Masks interrupt due to SOFLateErr.
0 - Does not mask interrupt due to SOFLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"IRQMaskEOLLateErr": {"access": "read-write",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "1 = Masks interrupt due to EOLLateErr.
0 = Does not mask interrupt due to EOLLateErr.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204604,
},
"S2MM_REG_INDEX": {"description": "S2MM Register Index",
"address_offset": "0x44",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"S2MM_Reg_Index": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "When Frame Buffers is greater than 16
  0 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 1 to 16.
  1 - Any write or read access between 0xAC to 0xE8 accesses the Start Address 17 to 32.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204612,
},
"MM2S_VSIZE": {"description": "MM2S Vertical Size",
"address_offset": "0x50",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204624,
},
"MM2S_HSIZE": {"description": "MM2S Horizontal Size",
"address_offset": "0x54",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when MM2S_VSIZE is written causes a VDMAIntErr to be flagged in the MM2S_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204628,
},
"MM2S_FRMDLY_STRIDE": {"description": "MM2S Frame Delay and Stride",
"address_offset": "0x58",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than MM2S_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204632,
},
"MM2S_SA1": {"description": "MM2S Start Address Register 1",
"address_offset": "0x5C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204636,
},
"MM2S_SA2": {"description": "MM2S Start Address Register 2",
"address_offset": "0x60",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204640,
},
"MM2S_SA3": {"description": "MM2S Start Address Register 3",
"address_offset": "0x64",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204644,
},
"MM2S_SA4": {"description": "MM2S Start Address Register 4",
"address_offset": "0x68",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204648,
},
"MM2S_SA5": {"description": "MM2S Start Address Register 5",
"address_offset": "0x6C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204652,
},
"MM2S_SA6": {"description": "MM2S Start Address Register 6",
"address_offset": "0x70",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204656,
},
"MM2S_SA7": {"description": "MM2S Start Address Register 7",
"address_offset": "0x74",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204660,
},
"MM2S_SA8": {"description": "MM2S Start Address Register 8",
"address_offset": "0x78",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204664,
},
"MM2S_SA9": {"description": "MM2S Start Address Register 9",
"address_offset": "0x7C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204668,
},
"MM2S_SA10": {"description": "MM2S Start Address Register 10",
"address_offset": "0x80",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204672,
},
"MM2S_SA11": {"description": "MM2S Start Address Register 11",
"address_offset": "0x84",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204676,
},
"MM2S_SA12": {"description": "MM2S Start Address Register 12",
"address_offset": "0x88",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204680,
},
"MM2S_SA13": {"description": "MM2S Start Address Register 13",
"address_offset": "0x8C",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204684,
},
"MM2S_SA14": {"description": "MM2S Start Address Register 14",
"address_offset": "0x90",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204688,
},
"MM2S_SA15": {"description": "MM2S Start Address Register 15",
"address_offset": "0x94",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204692,
},
"MM2S_SA16": {"description": "MM2S Start Address Register 16",
"address_offset": "0x98",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204696,
},
"S2MM_VSIZE": {"description": "S2MM Vertical Size",
"address_offset": "0xA0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Vertical_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "13",
"desc": "Indicates the vertical size in lines of the video data to transfer.
Note: Writing a value of zero in this field causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204704,
},
"S2MM_HSIZE": {"description": "S2MM Horizontal Size",
"address_offset": "0xA4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Horizontal_Size": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the horizontal size in bytes of the video data to transfer.
Note: A value of zero in this field when S2MM_VSIZE is written causes a VDMAIntErr to be flagged in the S2MM_VDMASR register on the next frame boundary.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204708,
},
"S2MM_FRMDLY_STRIDE": {"description": "S2MM Frame Delay and Stride",
"address_offset": "0xA8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Stride": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Indicates the number of address bytes between the first pixels of each video line.
Note: A stride value less than S2MM_HSIZE causes data to be corrupted.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"Frame_Delay": {"access": "read-write",
"bit_offset": "24",
"bit_range": "",
"bit_width": "5",
"desc": "Indicates the minimum number of frame buffers the Genlock slave is to be behind the locked master. This field is only used if the channel is enabled for Genlock Slave operations. This field has no meaning in other Genlock modes.
Note: Frame Delay must be less than or equal to Frame Buffers or an undefined results occur.
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204712,
},
"S2MM_SA1": {"description": "S2MM Start Address Register 1",
"address_offset": "0xAC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address1": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 1
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204716,
},
"S2MM_SA2": {"description": "S2MM Start Address Register 2",
"address_offset": "0xB0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address2": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 2
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204720,
},
"S2MM_SA3": {"description": "S2MM Start Address Register 3",
"address_offset": "0xB4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address3": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 3
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204724,
},
"S2MM_SA4": {"description": "S2MM Start Address Register 4",
"address_offset": "0xB8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address4": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 4
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204728,
},
"S2MM_SA5": {"description": "S2MM Start Address Register 5",
"address_offset": "0xBC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address5": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 5
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204732,
},
"S2MM_SA6": {"description": "S2MM Start Address Register 6",
"address_offset": "0xC0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address6": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 6
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204736,
},
"S2MM_SA7": {"description": "S2MM Start Address Register 7",
"address_offset": "0xC4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address7": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 7
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204740,
},
"S2MM_SA8": {"description": "S2MM Start Address Register 8",
"address_offset": "0xC8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address8": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 8
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204744,
},
"S2MM_SA9": {"description": "S2MM Start Address Register 9",
"address_offset": "0xCC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address9": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 9
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204748,
},
"S2MM_SA10": {"description": "S2MM Start Address Register 10",
"address_offset": "0xD0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address10": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 10
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204752,
},
"S2MM_SA11": {"description": "S2MM Start Address Register 11",
"address_offset": "0xD4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address11": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 11
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204756,
},
"S2MM_SA12": {"description": "S2MM Start Address Register 12",
"address_offset": "0xD8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address12": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 12
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204760,
},
"S2MM_SA13": {"description": "S2MM Start Address Register 13",
"address_offset": "0xDC",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address13": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 13
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204764,
},
"S2MM_SA14": {"description": "S2MM Start Address Register 14",
"address_offset": "0xE0",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address14": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 14
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204768,
},
"S2MM_SA15": {"description": "S2MM Start Address Register 15",
"address_offset": "0xE4",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address15": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 15
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204772,
},
"S2MM_SA16": {"description": "S2MM Start Address Register 16",
"address_offset": "0xE8",
"access": "read-write",
"size": "32",
"interface": "S_AXI_LITE",
"fields": {"Start_Address16": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "32",
"desc": "Indicates the Start Address for video buffer 16
",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
},
"memoryAddr": 1124204776,
},
},
"hls_preprocess_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 0,
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 4,
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 8,
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 12,
},
},
"hls_rect_0": {"CTRL": {"description": "Control signals",
"address_offset": "0",
"access": "read-write",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"AP_START": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_start'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"AP_DONE": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_done'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_IDLE": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_idle'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AP_READY": {"access": "read-only",
"bit_offset": "3",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'ap_ready'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED_1": {"access": "read-only",
"bit_offset": "4",
"bit_range": "",
"bit_width": "3",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"AUTO_RESTART": {"access": "read-write",
"bit_offset": "7",
"bit_range": "",
"bit_width": "1",
"desc": "Control signal Register for 'auto_restart'.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED_2": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 0,
},
"GIER": {"description": "Global Interrupt Enable Register",
"address_offset": "4",
"access": "read-write",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"Enable": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "31",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 4,
},
"IP_IER": {"description": "IP Interrupt Enable Register",
"address_offset": "8",
"access": "read-write",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"CHAN0_INT_EN": {"access": "read-write",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"CHAN1_INT_EN": {"access": "read-write",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 8,
},
"IP_ISR": {"description": "IP Interrupt Status Register",
"address_offset": "12",
"access": "read-write",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"CHAN0_INT_ST": {"access": "read-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"CHAN1_INT_ST": {"access": "read-only",
"bit_offset": "1",
"bit_range": "",
"bit_width": "1",
"desc": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
"RESERVED": {"access": "read-only",
"bit_offset": "2",
"bit_range": "",
"bit_width": "30",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 12,
},
"xleft_s": {"description": "Data signal of xleft_s",
"address_offset": "16",
"access": "write-only",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"xleft_s": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Bit 15 to 0 Data signal of xleft_s",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 16,
},
"xright_s": {"description": "Data signal of xright_s",
"address_offset": "24",
"access": "write-only",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"xright_s": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Bit 15 to 0 Data signal of xright_s",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 24,
},
"ytop_s": {"description": "Data signal of ytop_s",
"address_offset": "32",
"access": "write-only",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"ytop_s": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Bit 15 to 0 Data signal of ytop_s",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 32,
},
"ydown_s": {"description": "Data signal of ydown_s",
"address_offset": "40",
"access": "write-only",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"ydown_s": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "16",
"desc": "Bit 15 to 0 Data signal of ydown_s",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "16",
"bit_range": "",
"bit_width": "16",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 40,
},
"color1": {"description": "Data signal of color1",
"address_offset": "48",
"access": "write-only",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"color1": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of color1",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 48,
},
"color2": {"description": "Data signal of color2",
"address_offset": "56",
"access": "write-only",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"color2": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of color2",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 56,
},
"color3": {"description": "Data signal of color3",
"address_offset": "64",
"access": "write-only",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"color3": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of color3",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 64,
},
"char1": {"description": "Data signal of char1",
"address_offset": "72",
"access": "write-only",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"char1": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of char1",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 72,
},
"char2": {"description": "Data signal of char2",
"address_offset": "80",
"access": "write-only",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"char2": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of char2",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 80,
},
"char3": {"description": "Data signal of char3",
"address_offset": "88",
"access": "write-only",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"char3": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of char3",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 88,
},
"char4": {"description": "Data signal of char4",
"address_offset": "96",
"access": "write-only",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"char4": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of char4",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 96,
},
"char5": {"description": "Data signal of char5",
"address_offset": "104",
"access": "write-only",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"char5": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of char5",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 104,
},
"char6": {"description": "Data signal of char6",
"address_offset": "112",
"access": "write-only",
"size": "32",
"interface": "s_axi_AXILiteS",
"fields": {"char6": {"access": "write-only",
"bit_offset": "0",
"bit_range": "",
"bit_width": "8",
"desc": "Bit 7 to 0 Data signal of char6",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "",
},
"RESERVED": {"access": "read-only",
"bit_offset": "8",
"bit_range": "",
"bit_width": "24",
"desc": "Reserved.  0s on read.",
"enum_values": "",
"lsb": "",
"mod_write_val": "",
"msb": "",
"read_action": "modify",
},
},
"memoryAddr": 112,
},
},
"ps7_afi_0": {},
"ps7_afi_1": {},
"ps7_afi_2": {},
"ps7_afi_3": {},
"ps7_coresight_comp_0": {},
"ps7_ddr_0": {},
"ps7_ddrc_0": {},
"ps7_dev_cfg_0": {},
"ps7_dma_ns": {},
"ps7_dma_s": {},
"ps7_ethernet_0": {},
"ps7_globaltimer_0": {},
"ps7_gpio_0": {},
"ps7_gpv_0": {},
"ps7_i2c_0": {},
"ps7_intc_dist_0": {},
"ps7_iop_bus_config_0": {},
"ps7_l2cachec_0": {},
"ps7_ocmc_0": {},
"ps7_pl310_0": {},
"ps7_pmu_0": {},
"ps7_qspi_0": {},
"ps7_qspi_linear_0": {},
"ps7_ram_0": {},
"ps7_ram_1": {},
"ps7_scuc_0": {},
"ps7_scugic_0": {},
"ps7_scutimer_0": {},
"ps7_scuwdt_0": {},
"ps7_sd_0": {},
"ps7_sd_1": {},
"ps7_slcr_0": {},
"ps7_uart_0": {},
"ps7_usb_0": {},
"ps7_xadc_0": {},
"v_tc_0": {},
}]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.901
!MESSAGE XSCT Command: [::hsi::utils::get_addr_ranges -json H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_1], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.908
!MESSAGE XSCT command with result: [::hsi::utils::get_addr_ranges -json H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_1], Result: [null, {"axi_dma_0_S_AXI_LITE": {"name": "axi_dma_0",
"base": "0x40400000",
"high": "0x4040FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_gpio_0_S_AXI": {"name": "axi_gpio_0",
"base": "0x41200000",
"high": "0x4120FFFF",
"size": "65536",
"slaveintf": "S_AXI",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_vdma_0_S_AXI_LITE": {"name": "axi_vdma_0",
"base": "0x43000000",
"high": "0x4300FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_vdma_1_S_AXI_LITE": {"name": "axi_vdma_1",
"base": "0x43010000",
"high": "0x4301FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_vdma_2_S_AXI_LITE": {"name": "axi_vdma_2",
"base": "0x43020000",
"high": "0x4302FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"Accel_Conv_0_S_AXI_LITE_CTRL": {"name": "Accel_Conv_0",
"base": "0x43C00000",
"high": "0x43C0FFFF",
"size": "65536",
"slaveintf": "S_AXI_LITE_CTRL",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"axi_dynclk_0_s00_axi": {"name": "axi_dynclk_0",
"base": "0x43C10000",
"high": "0x43C1FFFF",
"size": "65536",
"slaveintf": "s00_axi",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"v_tc_0_ctrl": {"name": "v_tc_0",
"base": "0x43C20000",
"high": "0x43C2FFFF",
"size": "65536",
"slaveintf": "ctrl",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"hls_rect_0_s_axi_AXILiteS": {"name": "hls_rect_0",
"base": "0x43C30000",
"high": "0x43C3FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"hls_preprocess_0_s_axi_AXILiteS": {"name": "hls_preprocess_0",
"base": "0x43C40000",
"high": "0x43C4FFFF",
"size": "65536",
"slaveintf": "s_axi_AXILiteS",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_0": {"name": "ps7_afi_0",
"base": "0xF8008000",
"high": "0xF8008FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_1": {"name": "ps7_afi_1",
"base": "0xF8009000",
"high": "0xF8009FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_2": {"name": "ps7_afi_2",
"base": "0xF800A000",
"high": "0xF800AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_afi_3": {"name": "ps7_afi_3",
"base": "0xF800B000",
"high": "0xF800BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_coresight_comp_0": {"name": "ps7_coresight_comp_0",
"base": "0xF8800000",
"high": "0xF88FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddrc_0": {"name": "ps7_ddrc_0",
"base": "0xF8006000",
"high": "0xF8006FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dev_cfg_0": {"name": "ps7_dev_cfg_0",
"base": "0xF8007000",
"high": "0xF80070FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_ns": {"name": "ps7_dma_ns",
"base": "0xF8004000",
"high": "0xF8004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_dma_s": {"name": "ps7_dma_s",
"base": "0xF8003000",
"high": "0xF8003FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ethernet_0": {"name": "ps7_ethernet_0",
"base": "0xE000B000",
"high": "0xE000BFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_globaltimer_0": {"name": "ps7_globaltimer_0",
"base": "0xF8F00200",
"high": "0xF8F002FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpio_0": {"name": "ps7_gpio_0",
"base": "0xE000A000",
"high": "0xE000AFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_gpv_0": {"name": "ps7_gpv_0",
"base": "0xF8900000",
"high": "0xF89FFFFF",
"size": "1048576",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_i2c_0": {"name": "ps7_i2c_0",
"base": "0xE0004000",
"high": "0xE0004FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_intc_dist_0": {"name": "ps7_intc_dist_0",
"base": "0xF8F01000",
"high": "0xF8F01FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_iop_bus_config_0": {"name": "ps7_iop_bus_config_0",
"base": "0xE0200000",
"high": "0xE0200FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_l2cachec_0": {"name": "ps7_l2cachec_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ocmc_0": {"name": "ps7_ocmc_0",
"base": "0xF800C000",
"high": "0xF800CFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pl310_0": {"name": "ps7_pl310_0",
"base": "0xF8F02000",
"high": "0xF8F02FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_pmu_0": {"name": "ps7_pmu_0",
"base": "0xF8893000",
"high": "0xF8893FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_0": {"name": "ps7_qspi_0",
"base": "0xE000D000",
"high": "0xE000DFFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_qspi_linear_0": {"name": "ps7_qspi_linear_0",
"base": "0xFC000000",
"high": "0xFDFFFFFF",
"size": "33554432",
"slaveintf": "",
"type": "FLASH",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuc_0": {"name": "ps7_scuc_0",
"base": "0xF8F00000",
"high": "0xF8F000FC",
"size": "253",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scugic_0": {"name": "ps7_scugic_0",
"base": "0xF8F00100",
"high": "0xF8F001FF",
"size": "256",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scutimer_0": {"name": "ps7_scutimer_0",
"base": "0xF8F00600",
"high": "0xF8F0061F",
"size": "32",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_scuwdt_0": {"name": "ps7_scuwdt_0",
"base": "0xF8F00620",
"high": "0xF8F006FF",
"size": "224",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_0": {"name": "ps7_sd_0",
"base": "0xE0100000",
"high": "0xE0100FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_sd_1": {"name": "ps7_sd_1",
"base": "0xE0101000",
"high": "0xE0101FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_slcr_0": {"name": "ps7_slcr_0",
"base": "0xF8000000",
"high": "0xF8000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_uart_0": {"name": "ps7_uart_0",
"base": "0xE0000000",
"high": "0xE0000FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_usb_0": {"name": "ps7_usb_0",
"base": "0xE0002000",
"high": "0xE0002FFF",
"size": "4096",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_xadc_0": {"name": "ps7_xadc_0",
"base": "0xF8007100",
"high": "0xF8007120",
"size": "33",
"slaveintf": "",
"type": "REGISTER",
"flags": "3",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ddr_0": {"name": "ps7_ddr_0",
"base": "0x00100000",
"high": "0x3FFFFFFF",
"size": "1072693248",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_0": {"name": "ps7_ram_0",
"base": "0x00000000",
"high": "0x0002FFFF",
"size": "196608",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
"ps7_ram_1": {"name": "ps7_ram_1",
"base": "0xFFFF0000",
"high": "0xFFFFFDFF",
"size": "65024",
"slaveintf": "",
"type": "MEMORY",
"flags": "7",
"segment": "",
"acctype": "",
"tz": "",
},
}]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.909
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.910
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_1 C_DEBUG_ENABLED], Result: [null, ]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.910
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.911
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_1 C_DEBUG_EVENT_COUNTERS], Result: [null, ]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.911
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.912
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_1 C_DEBUG_LATENCY_COUNTERS], Result: [null, ]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.912
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.913
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_1 C_DEBUG_COUNTER_WIDTH], Result: [null, ]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.913
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_1 C_FREQ], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.914
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_1 C_FREQ], Result: [null, ]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.914
!MESSAGE XSCT Command: [::hsi::utils::get_hw_param_value H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.914
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_param_value H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_1 C_CPU_CLK_FREQ_HZ], Result: [null, 666666687]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.916
!MESSAGE XSCT Command: [::hsi::utils::get_connected_periphs H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_0], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.917
!MESSAGE XSCT command with result: [::hsi::utils::get_connected_periphs H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa ps7_cortexa9_0], Result: [null, Accel_Conv_0 axi_dma_0 axi_dynclk_0 axi_gpio_0 axi_vdma_0 axi_vdma_1 axi_vdma_2 hls_preprocess_0 hls_rect_0 ps7_afi_0 ps7_afi_1 ps7_afi_2 ps7_afi_3 ps7_coresight_comp_0 ps7_ddr_0 ps7_ddrc_0 ps7_dev_cfg_0 ps7_dma_ns ps7_dma_s ps7_ethernet_0 ps7_globaltimer_0 ps7_gpio_0 ps7_gpv_0 ps7_i2c_0 ps7_intc_dist_0 ps7_iop_bus_config_0 ps7_l2cachec_0 ps7_ocmc_0 ps7_pl310_0 ps7_pmu_0 ps7_qspi_0 ps7_qspi_linear_0 ps7_ram_0 ps7_ram_1 ps7_scuc_0 ps7_scugic_0 ps7_scutimer_0 ps7_scuwdt_0 ps7_sd_0 ps7_sd_1 ps7_slcr_0 ps7_uart_0 ps7_usb_0 ps7_xadc_0 v_tc_0]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.917
!MESSAGE XSCT Command: [::hsi::utils::get_hw_files_on_hw H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa bit], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.918
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_files_on_hw H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa bit], Result: [null, hardwareplatform.bit]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:39.920
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY org.eclipse.tcf 4 0 2023-12-04 20:43:42.093
!MESSAGE Invalid peerAdded event
!STACK 0
java.lang.Error
	at org.eclipse.tcf.internal.services.remote.LocatorProxy$1.event(LocatorProxy.java:64)
	at org.eclipse.tcf.core.AbstractChannel.handleInput(AbstractChannel.java:1191)
	at org.eclipse.tcf.core.AbstractChannel$1$1.run(AbstractChannel.java:371)
	at org.eclipse.tcf.EventQueue.run(EventQueue.java:98)
	at java.base/java.lang.Thread.run(Thread.java:834)

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.107
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#2]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.108
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.277
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-HS1 210249854819]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.277
!MESSAGE XSCT Command: [version -server], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.279
!MESSAGE XSCT command with result: [version -server], Result: [null, 2021.1]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.279
!MESSAGE XSCT Command: [version], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.280
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2021.1
SW Build 1933 on 2021-06-09-14:19:58
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.282
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.285
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-HS1 210249854819]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.286
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==1}], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.294
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z035 (idcode 23732093 irlen 6 fpga)]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.296
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.299
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-HS1 210249854819]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.299
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==1}], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.308
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z035 (idcode 23732093 irlen 6 fpga)]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.309
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.313
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-HS1 210249854819]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.313
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==1}], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.322
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z035 (idcode 23732093 irlen 6 fpga)]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.323
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.326
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-HS1 210249854819]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.327
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==1}], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.336
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z035 (idcode 23732093 irlen 6 fpga)]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.336
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.340
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-HS1 210249854819]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.340
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==1}], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.349
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z035 (idcode 23732093 irlen 6 fpga)]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.350
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.353
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1  Digilent JTAG-HS1 210249854819]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.354
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==1}], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.363
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z035 (idcode 23732093 irlen 6 fpga)]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.363
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-HS1 210249854819" && level == 0}], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.372
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-HS1 210249854819" && level == 0}], Result: [null, ]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.373
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.373
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 10000000]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.374
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.378
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.379
!MESSAGE XSCT Command: [rst -system], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.436
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:42.436
!MESSAGE XSCT Command: [after 3000], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:45.437
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:45.448
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:45.452
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS1 210249854819]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:45.452
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:45.461
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z035 (idcode 23732093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:45.468
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:45.487
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:45.487
!MESSAGE XSCT Command: [fpga -file H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/detection_displayloop/_ide/bitstream/hardwareplatform.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:53.041
!MESSAGE XSCT command with result: [fpga -file H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/detection_displayloop/_ide/bitstream/hardwareplatform.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:53.057
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:53.066
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:53.067
!MESSAGE XSCT Command: [loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:53.283
!MESSAGE XSCT command with result: [loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_3]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:53.283
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:53.287
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:53.288
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:53.292
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:53.293
!MESSAGE XSCT Command: [source H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/detection_displayloop/_ide/psinit/ps7_init.tcl], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:53.299
!MESSAGE XSCT command with result: [source H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/detection_displayloop/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:53.300
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:53.501
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:53.502
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:53.505
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:53.506
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:53.511
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:53.511
!MESSAGE XSCT Command: [dow H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/detection_displayloop/Debug/detection_displayloop.elf], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:53.897
!MESSAGE XSCT command with result: [dow H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/detection_displayloop/Debug/detection_displayloop.elf], Result: [null, ]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:53.897
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:53.943
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:53.986
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:54.000
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:54.000
!MESSAGE XSCT Command: [con], Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:43:54.019
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-8: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:17.039
!MESSAGE XSCT Command: [ ::hsi::utils::set_current_hw_sw H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/sw/accel_hardware_platform/standalone_domain/system.mss ], Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:17.045
!MESSAGE XSCT command with result: [ ::hsi::utils::set_current_hw_sw H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/sw/accel_hardware_platform/standalone_domain/system.mss ], Result: [null, ]. Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:17.046
!MESSAGE XSCT Command: [::hsi::utils::get_hw_sw_details -json H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/sw/accel_hardware_platform/standalone_domain/system.mss], Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:17.047
!MESSAGE XSCT command with result: [::hsi::utils::get_hw_sw_details -json H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/sw/accel_hardware_platform/standalone_domain/system.mss], Result: [null, {"procname": "ps7_cortexa9_0",
"osname": "standalone",
"osver": "7.5",
}]. Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 1 0 2023-12-04 20:47:17.047
!MESSAGE Generating MD5 hash for file: H:\VITIS-WORKSPACE\accel_test_system\accel_hardware_platform\export\accel_hardware_platform\sw\accel_hardware_platform\standalone_domain\system.mss ...

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:17.051
!MESSAGE XSCT Command: [::hsi::utils::closesw H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/sw/accel_hardware_platform/standalone_domain/system.mss], Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:17.052
!MESSAGE XSCT command with result: [::hsi::utils::closesw H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/sw/accel_hardware_platform/standalone_domain/system.mss], Result: [null, ]. Thread: Worker-3: Build Project

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:25.875
!MESSAGE XSCT Command: [disconnect tcfchan#2], Thread: Thread-261

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:25.877
!MESSAGE XSCT command with result: [disconnect tcfchan#2], Result: [null, ]. Thread: Thread-261

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:25.983
!MESSAGE XSCT Command: [connect -url tcp:127.0.0.1:3121], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:25.985
!MESSAGE XSCT command with result: [connect -url tcp:127.0.0.1:3121], Result: [null, tcfchan#5]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:25.986
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:25.996
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS1 210249854819]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:25.996
!MESSAGE XSCT Command: [version -server], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:25.997
!MESSAGE XSCT command with result: [version -server], Result: [null, 2021.1]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:25.997
!MESSAGE XSCT Command: [version], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:25.998
!MESSAGE XSCT command with result: [version], Result: [null, xsct 2021.1
SW Build 1933 on 2021-06-09-14:19:58
Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:25.998
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.001
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS1 210249854819]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.002
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==1}], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.011
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z035 (idcode 23732093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.012
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.015
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS1 210249854819]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.015
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==1}], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.026
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z035 (idcode 23732093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.026
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.030
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS1 210249854819]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.030
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==1}], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.039
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z035 (idcode 23732093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.041
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.044
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS1 210249854819]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.044
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==1}], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.054
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z035 (idcode 23732093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.054
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.059
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS1 210249854819]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.059
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==1}], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.069
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z035 (idcode 23732093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.070
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.073
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS1 210249854819]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.074
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==1}], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.083
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z035 (idcode 23732093 irlen 6 fpga)]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.083
!MESSAGE XSCT Command: [jtag targets -set -filter {name =~ "Digilent JTAG-HS1 210249854819" && level == 0}], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.093
!MESSAGE XSCT command with result: [jtag targets -set -filter {name =~ "Digilent JTAG-HS1 210249854819" && level == 0}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.093
!MESSAGE XSCT Command: [jtag frequency], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.094
!MESSAGE XSCT command with result: [jtag frequency], Result: [null, 10000000]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.094
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.101
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.101
!MESSAGE XSCT Command: [rst -system], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.164
!MESSAGE XSCT command with result: [rst -system], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:26.165
!MESSAGE XSCT Command: [after 3000], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:29.167
!MESSAGE XSCT command with result: [after 3000], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:29.177
!MESSAGE XSCT Command: [jtag targets -filter {level == 0}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:29.182
!MESSAGE XSCT command with result: [jtag targets -filter {level == 0}], Result: [null,   1* Digilent JTAG-HS1 210249854819]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:29.182
!MESSAGE XSCT Command: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==1}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:29.191
!MESSAGE XSCT command with result: [jtag targets -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==1}], Result: [null,      2  arm_dap (idcode 4ba00477 irlen 4)
     3  xc7z035 (idcode 23732093 irlen 6 fpga)]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:29.192
!MESSAGE XSCT Command: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:29.209
!MESSAGE XSCT command with result: [targets -set -filter {jtag_cable_name =~ "Digilent JTAG-HS1 210249854819" && level==0 && jtag_device_ctx=="jsn-JTAG-HS1-210249854819-23732093-0"}], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:29.210
!MESSAGE XSCT Command: [fpga -file H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/detection_displayloop/_ide/bitstream/hardwareplatform.bit], Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:36.754
!MESSAGE XSCT command with result: [fpga -file H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/detection_displayloop/_ide/bitstream/hardwareplatform.bit], Result: [null, ]. Thread: ModalContext

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:36.769
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:36.777
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:36.778
!MESSAGE XSCT Command: [loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:36.801
!MESSAGE XSCT command with result: [loadhw -hw H:/VITIS-WORKSPACE/accel_test_system/accel_hardware_platform/export/accel_hardware_platform/hw/hardwareplatform.xsa -mem-ranges [list {0x40000000 0xbfffffff}] -regs], Result: [null, design_1_wrapper_3]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:36.802
!MESSAGE XSCT Command: [configparams force-mem-access 1], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:36.802
!MESSAGE XSCT command with result: [configparams force-mem-access 1], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:36.803
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~"APU*"}], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:36.808
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~"APU*"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:36.808
!MESSAGE XSCT Command: [source H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/detection_displayloop/_ide/psinit/ps7_init.tcl], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:36.809
!MESSAGE XSCT command with result: [source H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/detection_displayloop/_ide/psinit/ps7_init.tcl], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:36.809
!MESSAGE XSCT Command: [ps7_init], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:37.018
!MESSAGE XSCT command with result: [ps7_init], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:37.019
!MESSAGE XSCT Command: [ps7_post_config], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:37.022
!MESSAGE XSCT command with result: [ps7_post_config], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:37.023
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:37.028
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:37.028
!MESSAGE XSCT Command: [dow H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/detection_displayloop/Debug/detection_displayloop.elf], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:37.398
!MESSAGE XSCT command with result: [dow H:/yolov3tiny-ZYNQ7000/YOLOV3TINY-ZYNQ/VitisProject/detection_displayloop/Debug/detection_displayloop.elf], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:37.398
!MESSAGE XSCT Command: [configparams force-mem-access 0], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:37.435
!MESSAGE XSCT command with result: [configparams force-mem-access 0], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:37.492
!MESSAGE XSCT Command: [targets -set -nocase -filter {name =~ "*A9*#0"}], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:37.501
!MESSAGE XSCT command with result: [targets -set -nocase -filter {name =~ "*A9*#0"}], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:37.501
!MESSAGE XSCT Command: [con], Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:47:37.530
!MESSAGE XSCT command with result: [con], Result: [null, ]. Thread: Worker-1: Launching SystemDebugger_detection_displayloop_system

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:51:57.031
!MESSAGE XSCT Command: [disconnect tcfchan#5], Thread: Thread-310

!ENTRY com.xilinx.sdk.utils 0 0 2023-12-04 20:51:57.033
!MESSAGE XSCT command with result: [disconnect tcfchan#5], Result: [null, ]. Thread: Thread-310
