Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Feb 13 17:49:07 2021
| Host         : DESKTOP-0F4OK3D running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file kyberBD_wrapper_control_sets_placed.rpt
| Design       : kyberBD_wrapper
| Device       : xc7z010
--------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    63 |
|    Minimum number of control sets                        |    63 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   116 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    63 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    13 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |    10 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     2 |
| >= 16              |    26 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             335 |           98 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             295 |          101 |
| Yes          | No                    | No                     |             503 |          112 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             271 |           71 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                  Clock Signal                  |                                                                          Enable Signal                                                                          |                                                                    Set/Reset Signal                                                                    | Slice Load Count | Bel Load Count |
+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/poly_tomont_0/U0/bram_enb                                                                                                                             | kyberBD_i/poly_tomont_0/U0/s_bram_addra[7]_i_1_n_0                                                                                                     |                1 |              2 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                |                                                                                                                                                        |                1 |              2 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | kyberBD_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                          |                2 |              4 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | kyberBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                       |                1 |              4 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                               | kyberBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                         |                1 |              4 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | kyberBD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                       |                1 |              4 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                   |                3 |              4 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                       |                2 |              4 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                             | kyberBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                1 |              4 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                               | kyberBD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                         |                1 |              4 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                             | kyberBD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                       |                1 |              4 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/E[0]                              | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_1                         | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_0                |                3 |              5 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0               | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                1 |              5 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0          | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0 |                3 |              5 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                    | kyberBD_i/proc_sys_reset_0/U0/SEQ/SEQ_COUNTER/clear                                                                                                    |                1 |              6 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                         | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                            |                2 |              8 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/s_di_mm[23]_i_1_n_0                                                                                             | kyberBD_i/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/p_0_in                                                                                                 |                2 |              8 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/s_di_mm[31]_i_1_n_0                                                                                             | kyberBD_i/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/p_0_in                                                                                                 |                2 |              8 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/s_di_mm[7]_i_1_n_0                                                                                              | kyberBD_i/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/p_0_in                                                                                                 |                3 |              8 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/s_di_mm[15]_i_1_n_0                                                                                             | kyberBD_i/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/p_0_in                                                                                                 |                2 |              8 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/dual_bram_0/U0/bram_v1_0_S01_AXI_inst/s_di_mm[7]_i_1__0_n_0                                                                                           | kyberBD_i/dual_bram_0/U0/bram_v1_0_S01_AXI_inst/axi_awready_i_1__0_n_0                                                                                 |                4 |              8 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/dual_bram_0/U0/bram_v1_0_S01_AXI_inst/s_di_mm[15]_i_1__0_n_0                                                                                          | kyberBD_i/dual_bram_0/U0/bram_v1_0_S01_AXI_inst/axi_awready_i_1__0_n_0                                                                                 |                1 |              8 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/dual_bram_0/U0/bram_v1_0_S01_AXI_inst/s_di_mm[23]_i_1__0_n_0                                                                                          | kyberBD_i/dual_bram_0/U0/bram_v1_0_S01_AXI_inst/axi_awready_i_1__0_n_0                                                                                 |                2 |              8 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/poly_tomont_0/U0/s_bram_addra                                                                                                                         | kyberBD_i/poly_tomont_0/U0/s_bram_addra[7]_i_1_n_0                                                                                                     |                3 |              8 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/dual_bram_0/U0/bram_v1_0_S01_AXI_inst/s_di_mm[31]_i_1__0_n_0                                                                                          | kyberBD_i/dual_bram_0/U0/bram_v1_0_S01_AXI_inst/axi_awready_i_1__0_n_0                                                                                 |                2 |              8 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                  |                5 |             10 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0 |                                                                                                                                                        |                2 |             12 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                   |                                                                                                                                                        |                5 |             12 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | kyberBD_i/dual_bram_0/U0/bram_v1_0_S01_AXI_inst/axi_awready_i_1__0_n_0                                                                                 |                4 |             12 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                   |                                                                                                                                                        |                2 |             12 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]       |                                                                                                                                                        |                6 |             12 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | kyberBD_i/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/p_0_in                                                                                                 |                5 |             12 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                5 |             13 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                             |                                                                                                                                                        |                4 |             13 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                              |                                                                                                                                                        |                2 |             14 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                     |                                                                                                                                                        |                3 |             14 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                 |                                                                                                                                                        |                3 |             16 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                    | kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                |                7 |             19 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/state_reg[0]_1                         |                                                                                                                                                        |                6 |             21 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0          |                                                                                                                                                        |                8 |             21 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | kyberBD_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                       |                6 |             21 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/true_single_bram_inst0/en                                                                                       |                                                                                                                                                        |                8 |             32 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/dual_bram_0/U0/bram_v1_0_S00_AXI_inst/true_single_bram_inst0/p_0_in__0                                                                                |                                                                                                                                                        |                8 |             32 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                       | kyberBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                7 |             32 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                        | kyberBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                7 |             32 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[1]                                                                                                                | kyberBD_i/axi_gpio_0/U0/gpio_core_1/gpio_io_o[0]                                                                                                       |                8 |             32 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                        | kyberBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |                5 |             32 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/dual_bram_0/U0/bram_v1_0_S01_AXI_inst/true_single_bram_inst0/en                                                                                       |                                                                                                                                                        |                8 |             32 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/dual_bram_0/U0/bram_v1_0_S01_AXI_inst/true_single_bram_inst0/p_0_in__1                                                                                |                                                                                                                                                        |                8 |             32 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                |                                                                                                                                                        |                9 |             34 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                          |                                                                                                                                                        |               10 |             35 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | kyberBD_i/poly_tomont_0/U0/s_bram_dib[31]_i_1_n_0                                                                                                      |               13 |             40 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                     |                                                                                                                                                        |                9 |             47 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                              |                                                                                                                                                        |                7 |             47 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | kyberBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                       |               15 |             47 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                   |                                                                                                                                                        |               10 |             48 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                   |                                                                                                                                                        |                7 |             48 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                       |                                                                                                                                                        |                9 |             48 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 | kyberBD_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]       |                                                                                                                                                        |               10 |             48 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | kyberBD_i/poly_tomont_0/U0/s_bram_addra[7]_i_1_n_0                                                                                                     |               22 |             56 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 | kyberBD_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                |               17 |             64 |
|  kyberBD_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                 |                                                                                                                                                        |               99 |            336 |
+------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


