16:37:23 **** Incremental Build of configuration Debug for project UART_system ****
make all 
Generating bif file for the system project
generate_system_bif.bat 51171 E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/system_wrapper.xpfm standalone_ps7_cortexa9_1 E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/UART_system/Debug/system.bif
sdcard_gen --xpfm E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/system_wrapper/export/system_wrapper/system_wrapper.xpfm --sys_config system_wrapper --bif E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/UART_system/Debug/system.bif --bitstream E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/UART/_ide/bitstream/system_wrapper.bit --elf E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/UART/Debug/UART.elf,ps7_cortexa9_1
creating BOOT.BIN using E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/UART/_ide/bitstream/system_wrapper.bit
Running E:/Xilinx/Vitis/2022.1/bin/bootgen  -image E:/12_Zynq_mini/12_UART_IP_TEST/12_UART_IP_TEST/software/UART_system/Debug/sd_card_temp/boot.bif -w -o i BOOT.BIN

16:37:28 Build Finished (took 5s.378ms)

