# Restoring-Divider
Verilog design and implementation of a 12-bit by 6-bit binary restoring divider. 



Contributor: [Paria Khoshtab](https://github.com/Theparia/)
