

================================================================
== Vitis HLS Report for 'mvt_Pipeline_lp1'
================================================================
* Date:           Fri Feb 21 05:29:41 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        mvt
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.248 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2344|     2344|  11.720 us|  11.720 us|  2344|  2344|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- lp1     |     2342|     2342|       327|         32|          1|    64|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      783|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     1351|    -|
|Register             |        -|     -|     6345|     1664|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     6345|     3798|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln23_fu_1343_p2    |         +|   0|  0|  14|           7|           1|
    |icmp_ln23_fu_1337_p2   |      icmp|   0|  0|  11|           7|           8|
    |or_ln25_10_fu_1473_p2  |        or|   0|  0|  12|          12|           4|
    |or_ln25_11_fu_1483_p2  |        or|   0|  0|  12|          12|           4|
    |or_ln25_12_fu_1493_p2  |        or|   0|  0|  12|          12|           4|
    |or_ln25_13_fu_1503_p2  |        or|   0|  0|  12|          12|           4|
    |or_ln25_14_fu_1513_p2  |        or|   0|  0|  12|          12|           4|
    |or_ln25_15_fu_1523_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln25_16_fu_1533_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln25_17_fu_1543_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln25_18_fu_1553_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln25_19_fu_1563_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln25_1_fu_1383_p2   |        or|   0|  0|  12|          12|           2|
    |or_ln25_20_fu_1573_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln25_21_fu_1583_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln25_22_fu_1593_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln25_23_fu_1603_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln25_24_fu_1613_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln25_25_fu_1623_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln25_26_fu_1633_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln25_27_fu_1643_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln25_28_fu_1653_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln25_29_fu_1663_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln25_2_fu_1393_p2   |        or|   0|  0|  12|          12|           2|
    |or_ln25_30_fu_1673_p2  |        or|   0|  0|  12|          12|           5|
    |or_ln25_31_fu_1683_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_32_fu_1693_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_33_fu_1703_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_34_fu_1713_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_35_fu_1723_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_36_fu_1733_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_37_fu_1743_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_38_fu_1753_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_39_fu_1763_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_3_fu_1403_p2   |        or|   0|  0|  12|          12|           3|
    |or_ln25_40_fu_1773_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_41_fu_1783_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_42_fu_1793_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_43_fu_1803_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_44_fu_1813_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_45_fu_1823_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_46_fu_1833_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_47_fu_1843_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_48_fu_1853_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_49_fu_1863_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_4_fu_1413_p2   |        or|   0|  0|  12|          12|           3|
    |or_ln25_50_fu_1873_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_51_fu_1883_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_52_fu_1893_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_53_fu_1903_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_54_fu_1913_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_55_fu_1923_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_56_fu_1933_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_57_fu_1943_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_58_fu_1953_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_59_fu_1963_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_5_fu_1423_p2   |        or|   0|  0|  12|          12|           3|
    |or_ln25_60_fu_1973_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_61_fu_1983_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_62_fu_1993_p2  |        or|   0|  0|  12|          12|           6|
    |or_ln25_6_fu_1433_p2   |        or|   0|  0|  12|          12|           3|
    |or_ln25_7_fu_1443_p2   |        or|   0|  0|  12|          12|           4|
    |or_ln25_8_fu_1453_p2   |        or|   0|  0|  12|          12|           4|
    |or_ln25_9_fu_1463_p2   |        or|   0|  0|  12|          12|           4|
    |or_ln25_fu_1367_p2     |        or|   0|  0|  12|          12|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 783|         771|         332|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+-----+-----------+-----+-----------+
    |               Name               | LUT | Input Size| Bits| Total Bits|
    +----------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                         |  152|         33|    1|         33|
    |ap_done_int                       |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |    9|          2|    1|          2|
    |ap_enable_reg_pp0_iter10          |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter2_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter4_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter5_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter6_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter7_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter8_reg  |    9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter9_reg  |    9|          2|    1|          2|
    |ap_sig_allocacmp_i                |    9|          2|    7|         14|
    |buff_A_address0                   |  152|         33|   12|        396|
    |buff_A_address1                   |  152|         33|   12|        396|
    |buff_x1_address0                  |   14|          3|    6|         18|
    |grp_fu_1212_p0                    |   43|          8|   32|        256|
    |grp_fu_1212_p1                    |  152|         33|   32|       1056|
    |grp_fu_1216_p0                    |   43|          8|   32|        256|
    |grp_fu_1216_p1                    |  152|         33|   32|       1056|
    |grp_fu_1220_p0                    |   26|          5|   32|        160|
    |grp_fu_1220_p1                    |  152|         33|   32|       1056|
    |grp_fu_1224_p0                    |   26|          5|   32|        160|
    |grp_fu_1224_p1                    |  152|         33|   32|       1056|
    |i_1_fu_290                        |    9|          2|    7|         14|
    +----------------------------------+-----+-----------+-----+-----------+
    |Total                             | 1351|        290|  314|       5953|
    +----------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |add_61_reg_3050                   |  32|   0|   32|          0|
    |ap_CS_fsm                         |  32|   0|   32|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg  |   1|   0|    1|          0|
    |buff_x1_addr_reg_2410             |   6|   0|    6|          0|
    |buff_x1_load_reg_2425             |  32|   0|   32|          0|
    |i_1_fu_290                        |   7|   0|    7|          0|
    |icmp_ln23_reg_2330                |   1|   0|    1|          0|
    |mul_10_reg_2575                   |  32|   0|   32|          0|
    |mul_10_reg_2575_pp0_iter1_reg     |  32|   0|   32|          0|
    |mul_11_reg_2590                   |  32|   0|   32|          0|
    |mul_11_reg_2590_pp0_iter1_reg     |  32|   0|   32|          0|
    |mul_12_reg_2595                   |  32|   0|   32|          0|
    |mul_12_reg_2595_pp0_iter1_reg     |  32|   0|   32|          0|
    |mul_13_reg_2610                   |  32|   0|   32|          0|
    |mul_14_reg_2615                   |  32|   0|   32|          0|
    |mul_15_reg_2630                   |  32|   0|   32|          0|
    |mul_16_reg_2635                   |  32|   0|   32|          0|
    |mul_17_reg_2650                   |  32|   0|   32|          0|
    |mul_18_reg_2655                   |  32|   0|   32|          0|
    |mul_19_reg_2670                   |  32|   0|   32|          0|
    |mul_1_reg_2475                    |  32|   0|   32|          0|
    |mul_20_reg_2675                   |  32|   0|   32|          0|
    |mul_21_reg_2690                   |  32|   0|   32|          0|
    |mul_22_reg_2695                   |  32|   0|   32|          0|
    |mul_23_reg_2710                   |  32|   0|   32|          0|
    |mul_24_reg_2715                   |  32|   0|   32|          0|
    |mul_25_reg_2730                   |  32|   0|   32|          0|
    |mul_26_reg_2735                   |  32|   0|   32|          0|
    |mul_27_reg_2750                   |  32|   0|   32|          0|
    |mul_28_reg_2755                   |  32|   0|   32|          0|
    |mul_29_reg_2770                   |  32|   0|   32|          0|
    |mul_2_reg_2490                    |  32|   0|   32|          0|
    |mul_30_reg_2775                   |  32|   0|   32|          0|
    |mul_31_reg_2790                   |  32|   0|   32|          0|
    |mul_32_reg_2795                   |  32|   0|   32|          0|
    |mul_33_reg_2810                   |  32|   0|   32|          0|
    |mul_34_reg_2815                   |  32|   0|   32|          0|
    |mul_35_reg_2830                   |  32|   0|   32|          0|
    |mul_36_reg_2835                   |  32|   0|   32|          0|
    |mul_37_reg_2850                   |  32|   0|   32|          0|
    |mul_38_reg_2855                   |  32|   0|   32|          0|
    |mul_39_reg_2870                   |  32|   0|   32|          0|
    |mul_3_reg_2495                    |  32|   0|   32|          0|
    |mul_40_reg_2875                   |  32|   0|   32|          0|
    |mul_41_reg_2890                   |  32|   0|   32|          0|
    |mul_42_reg_2895                   |  32|   0|   32|          0|
    |mul_43_reg_2910                   |  32|   0|   32|          0|
    |mul_44_reg_2915                   |  32|   0|   32|          0|
    |mul_45_reg_2930                   |  32|   0|   32|          0|
    |mul_46_reg_2935                   |  32|   0|   32|          0|
    |mul_47_reg_2950                   |  32|   0|   32|          0|
    |mul_48_reg_2955                   |  32|   0|   32|          0|
    |mul_49_reg_2970                   |  32|   0|   32|          0|
    |mul_4_reg_2510                    |  32|   0|   32|          0|
    |mul_50_reg_2975                   |  32|   0|   32|          0|
    |mul_51_reg_2990                   |  32|   0|   32|          0|
    |mul_52_reg_2995                   |  32|   0|   32|          0|
    |mul_53_reg_3000                   |  32|   0|   32|          0|
    |mul_54_reg_3005                   |  32|   0|   32|          0|
    |mul_55_reg_3010                   |  32|   0|   32|          0|
    |mul_56_reg_3015                   |  32|   0|   32|          0|
    |mul_57_reg_3020                   |  32|   0|   32|          0|
    |mul_58_reg_3025                   |  32|   0|   32|          0|
    |mul_59_reg_3030                   |  32|   0|   32|          0|
    |mul_5_reg_2515                    |  32|   0|   32|          0|
    |mul_60_reg_3035                   |  32|   0|   32|          0|
    |mul_61_reg_3040                   |  32|   0|   32|          0|
    |mul_62_reg_3045                   |  32|   0|   32|          0|
    |mul_6_reg_2530                    |  32|   0|   32|          0|
    |mul_7_reg_2535                    |  32|   0|   32|          0|
    |mul_7_reg_2535_pp0_iter1_reg      |  32|   0|   32|          0|
    |mul_8_reg_2550                    |  32|   0|   32|          0|
    |mul_8_reg_2550_pp0_iter1_reg      |  32|   0|   32|          0|
    |mul_9_reg_2555                    |  32|   0|   32|          0|
    |mul_9_reg_2555_pp0_iter1_reg      |  32|   0|   32|          0|
    |mul_reg_2470                      |  32|   0|   32|          0|
    |mul_s_reg_2570                    |  32|   0|   32|          0|
    |mul_s_reg_2570_pp0_iter1_reg      |  32|   0|   32|          0|
    |reg_1228                          |  32|   0|   32|          0|
    |reg_1233                          |  32|   0|   32|          0|
    |reg_1238                          |  32|   0|   32|          0|
    |reg_1243                          |  32|   0|   32|          0|
    |reg_1248                          |  32|   0|   32|          0|
    |reg_1253                          |  32|   0|   32|          0|
    |reg_1258                          |  32|   0|   32|          0|
    |reg_1263                          |  32|   0|   32|          0|
    |reg_1268                          |  32|   0|   32|          0|
    |reg_1273                          |  32|   0|   32|          0|
    |reg_1278                          |  32|   0|   32|          0|
    |reg_1283                          |  32|   0|   32|          0|
    |reg_1288                          |  32|   0|   32|          0|
    |reg_1293                          |  32|   0|   32|          0|
    |reg_1299                          |  32|   0|   32|          0|
    |reg_1304                          |  32|   0|   32|          0|
    |reg_1309                          |  32|   0|   32|          0|
    |reg_1315                          |  32|   0|   32|          0|
    |reg_1320                          |  32|   0|   32|          0|
    |tmp_s_reg_2334                    |   6|   0|   12|          6|
    |buff_x1_addr_reg_2410             |  64|  32|    6|          0|
    |icmp_ln23_reg_2330                |  64|  32|    1|          0|
    |mul_13_reg_2610                   |  64|  32|   32|          0|
    |mul_14_reg_2615                   |  64|  32|   32|          0|
    |mul_15_reg_2630                   |  64|  32|   32|          0|
    |mul_16_reg_2635                   |  64|  32|   32|          0|
    |mul_17_reg_2650                   |  64|  32|   32|          0|
    |mul_18_reg_2655                   |  64|  32|   32|          0|
    |mul_19_reg_2670                   |  64|  32|   32|          0|
    |mul_20_reg_2675                   |  64|  32|   32|          0|
    |mul_21_reg_2690                   |  64|  32|   32|          0|
    |mul_22_reg_2695                   |  64|  32|   32|          0|
    |mul_23_reg_2710                   |  64|  32|   32|          0|
    |mul_24_reg_2715                   |  64|  32|   32|          0|
    |mul_25_reg_2730                   |  64|  32|   32|          0|
    |mul_26_reg_2735                   |  64|  32|   32|          0|
    |mul_27_reg_2750                   |  64|  32|   32|          0|
    |mul_28_reg_2755                   |  64|  32|   32|          0|
    |mul_29_reg_2770                   |  64|  32|   32|          0|
    |mul_30_reg_2775                   |  64|  32|   32|          0|
    |mul_31_reg_2790                   |  64|  32|   32|          0|
    |mul_32_reg_2795                   |  64|  32|   32|          0|
    |mul_33_reg_2810                   |  64|  32|   32|          0|
    |mul_34_reg_2815                   |  64|  32|   32|          0|
    |mul_35_reg_2830                   |  64|  32|   32|          0|
    |mul_36_reg_2835                   |  64|  32|   32|          0|
    |mul_37_reg_2850                   |  64|  32|   32|          0|
    |mul_38_reg_2855                   |  64|  32|   32|          0|
    |mul_39_reg_2870                   |  64|  32|   32|          0|
    |mul_40_reg_2875                   |  64|  32|   32|          0|
    |mul_41_reg_2890                   |  64|  32|   32|          0|
    |mul_42_reg_2895                   |  64|  32|   32|          0|
    |mul_43_reg_2910                   |  64|  32|   32|          0|
    |mul_44_reg_2915                   |  64|  32|   32|          0|
    |mul_45_reg_2930                   |  64|  32|   32|          0|
    |mul_46_reg_2935                   |  64|  32|   32|          0|
    |mul_47_reg_2950                   |  64|  32|   32|          0|
    |mul_48_reg_2955                   |  64|  32|   32|          0|
    |mul_49_reg_2970                   |  64|  32|   32|          0|
    |mul_50_reg_2975                   |  64|  32|   32|          0|
    |mul_51_reg_2990                   |  64|  32|   32|          0|
    |mul_52_reg_2995                   |  64|  32|   32|          0|
    |mul_53_reg_3000                   |  64|  32|   32|          0|
    |mul_54_reg_3005                   |  64|  32|   32|          0|
    |mul_55_reg_3010                   |  64|  32|   32|          0|
    |mul_56_reg_3015                   |  64|  32|   32|          0|
    |mul_57_reg_3020                   |  64|  32|   32|          0|
    |mul_58_reg_3025                   |  64|  32|   32|          0|
    |mul_59_reg_3030                   |  64|  32|   32|          0|
    |mul_60_reg_3035                   |  64|  32|   32|          0|
    |mul_61_reg_3040                   |  64|  32|   32|          0|
    |mul_62_reg_3045                   |  64|  32|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             |6345|1664| 4630|          6|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------------+-----+-----+------------+------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  mvt_Pipeline_lp1|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  mvt_Pipeline_lp1|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  mvt_Pipeline_lp1|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  mvt_Pipeline_lp1|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  mvt_Pipeline_lp1|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  mvt_Pipeline_lp1|  return value|
|grp_fu_2686_p_din0    |  out|   32|  ap_ctrl_hs|  mvt_Pipeline_lp1|  return value|
|grp_fu_2686_p_din1    |  out|   32|  ap_ctrl_hs|  mvt_Pipeline_lp1|  return value|
|grp_fu_2686_p_opcode  |  out|    2|  ap_ctrl_hs|  mvt_Pipeline_lp1|  return value|
|grp_fu_2686_p_dout0   |   in|   32|  ap_ctrl_hs|  mvt_Pipeline_lp1|  return value|
|grp_fu_2686_p_ce      |  out|    1|  ap_ctrl_hs|  mvt_Pipeline_lp1|  return value|
|grp_fu_2690_p_din0    |  out|   32|  ap_ctrl_hs|  mvt_Pipeline_lp1|  return value|
|grp_fu_2690_p_din1    |  out|   32|  ap_ctrl_hs|  mvt_Pipeline_lp1|  return value|
|grp_fu_2690_p_opcode  |  out|    2|  ap_ctrl_hs|  mvt_Pipeline_lp1|  return value|
|grp_fu_2690_p_dout0   |   in|   32|  ap_ctrl_hs|  mvt_Pipeline_lp1|  return value|
|grp_fu_2690_p_ce      |  out|    1|  ap_ctrl_hs|  mvt_Pipeline_lp1|  return value|
|grp_fu_2694_p_din0    |  out|   32|  ap_ctrl_hs|  mvt_Pipeline_lp1|  return value|
|grp_fu_2694_p_din1    |  out|   32|  ap_ctrl_hs|  mvt_Pipeline_lp1|  return value|
|grp_fu_2694_p_dout0   |   in|   32|  ap_ctrl_hs|  mvt_Pipeline_lp1|  return value|
|grp_fu_2694_p_ce      |  out|    1|  ap_ctrl_hs|  mvt_Pipeline_lp1|  return value|
|grp_fu_2698_p_din0    |  out|   32|  ap_ctrl_hs|  mvt_Pipeline_lp1|  return value|
|grp_fu_2698_p_din1    |  out|   32|  ap_ctrl_hs|  mvt_Pipeline_lp1|  return value|
|grp_fu_2698_p_dout0   |   in|   32|  ap_ctrl_hs|  mvt_Pipeline_lp1|  return value|
|grp_fu_2698_p_ce      |  out|    1|  ap_ctrl_hs|  mvt_Pipeline_lp1|  return value|
|buff_A_address0       |  out|   12|   ap_memory|            buff_A|         array|
|buff_A_ce0            |  out|    1|   ap_memory|            buff_A|         array|
|buff_A_q0             |   in|   32|   ap_memory|            buff_A|         array|
|buff_A_address1       |  out|   12|   ap_memory|            buff_A|         array|
|buff_A_ce1            |  out|    1|   ap_memory|            buff_A|         array|
|buff_A_q1             |   in|   32|   ap_memory|            buff_A|         array|
|buff_x1_address0      |  out|    6|   ap_memory|           buff_x1|         array|
|buff_x1_ce0           |  out|    1|   ap_memory|           buff_x1|         array|
|buff_x1_we0           |  out|    1|   ap_memory|           buff_x1|         array|
|buff_x1_d0            |  out|   32|   ap_memory|           buff_x1|         array|
|buff_x1_q0            |   in|   32|   ap_memory|           buff_x1|         array|
|buff_y1_load          |   in|   32|     ap_none|      buff_y1_load|        scalar|
|buff_y1_load_1        |   in|   32|     ap_none|    buff_y1_load_1|        scalar|
|buff_y1_load_2        |   in|   32|     ap_none|    buff_y1_load_2|        scalar|
|buff_y1_load_3        |   in|   32|     ap_none|    buff_y1_load_3|        scalar|
|buff_y1_load_4        |   in|   32|     ap_none|    buff_y1_load_4|        scalar|
|buff_y1_load_5        |   in|   32|     ap_none|    buff_y1_load_5|        scalar|
|buff_y1_load_6        |   in|   32|     ap_none|    buff_y1_load_6|        scalar|
|buff_y1_load_7        |   in|   32|     ap_none|    buff_y1_load_7|        scalar|
|buff_y1_load_8        |   in|   32|     ap_none|    buff_y1_load_8|        scalar|
|buff_y1_load_9        |   in|   32|     ap_none|    buff_y1_load_9|        scalar|
|buff_y1_load_10       |   in|   32|     ap_none|   buff_y1_load_10|        scalar|
|buff_y1_load_11       |   in|   32|     ap_none|   buff_y1_load_11|        scalar|
|buff_y1_load_12       |   in|   32|     ap_none|   buff_y1_load_12|        scalar|
|buff_y1_load_13       |   in|   32|     ap_none|   buff_y1_load_13|        scalar|
|buff_y1_load_14       |   in|   32|     ap_none|   buff_y1_load_14|        scalar|
|buff_y1_load_15       |   in|   32|     ap_none|   buff_y1_load_15|        scalar|
|buff_y1_load_16       |   in|   32|     ap_none|   buff_y1_load_16|        scalar|
|buff_y1_load_17       |   in|   32|     ap_none|   buff_y1_load_17|        scalar|
|buff_y1_load_18       |   in|   32|     ap_none|   buff_y1_load_18|        scalar|
|buff_y1_load_19       |   in|   32|     ap_none|   buff_y1_load_19|        scalar|
|buff_y1_load_20       |   in|   32|     ap_none|   buff_y1_load_20|        scalar|
|buff_y1_load_21       |   in|   32|     ap_none|   buff_y1_load_21|        scalar|
|buff_y1_load_22       |   in|   32|     ap_none|   buff_y1_load_22|        scalar|
|buff_y1_load_23       |   in|   32|     ap_none|   buff_y1_load_23|        scalar|
|buff_y1_load_24       |   in|   32|     ap_none|   buff_y1_load_24|        scalar|
|buff_y1_load_25       |   in|   32|     ap_none|   buff_y1_load_25|        scalar|
|buff_y1_load_26       |   in|   32|     ap_none|   buff_y1_load_26|        scalar|
|buff_y1_load_27       |   in|   32|     ap_none|   buff_y1_load_27|        scalar|
|buff_y1_load_28       |   in|   32|     ap_none|   buff_y1_load_28|        scalar|
|buff_y1_load_29       |   in|   32|     ap_none|   buff_y1_load_29|        scalar|
|buff_y1_load_30       |   in|   32|     ap_none|   buff_y1_load_30|        scalar|
|buff_y1_load_31       |   in|   32|     ap_none|   buff_y1_load_31|        scalar|
|buff_y1_load_32       |   in|   32|     ap_none|   buff_y1_load_32|        scalar|
|buff_y1_load_33       |   in|   32|     ap_none|   buff_y1_load_33|        scalar|
|buff_y1_load_34       |   in|   32|     ap_none|   buff_y1_load_34|        scalar|
|buff_y1_load_35       |   in|   32|     ap_none|   buff_y1_load_35|        scalar|
|buff_y1_load_36       |   in|   32|     ap_none|   buff_y1_load_36|        scalar|
|buff_y1_load_37       |   in|   32|     ap_none|   buff_y1_load_37|        scalar|
|buff_y1_load_38       |   in|   32|     ap_none|   buff_y1_load_38|        scalar|
|buff_y1_load_39       |   in|   32|     ap_none|   buff_y1_load_39|        scalar|
|buff_y1_load_40       |   in|   32|     ap_none|   buff_y1_load_40|        scalar|
|buff_y1_load_41       |   in|   32|     ap_none|   buff_y1_load_41|        scalar|
|buff_y1_load_42       |   in|   32|     ap_none|   buff_y1_load_42|        scalar|
|buff_y1_load_43       |   in|   32|     ap_none|   buff_y1_load_43|        scalar|
|buff_y1_load_44       |   in|   32|     ap_none|   buff_y1_load_44|        scalar|
|buff_y1_load_45       |   in|   32|     ap_none|   buff_y1_load_45|        scalar|
|buff_y1_load_46       |   in|   32|     ap_none|   buff_y1_load_46|        scalar|
|buff_y1_load_47       |   in|   32|     ap_none|   buff_y1_load_47|        scalar|
|buff_y1_load_48       |   in|   32|     ap_none|   buff_y1_load_48|        scalar|
|buff_y1_load_49       |   in|   32|     ap_none|   buff_y1_load_49|        scalar|
|buff_y1_load_50       |   in|   32|     ap_none|   buff_y1_load_50|        scalar|
|buff_y1_load_51       |   in|   32|     ap_none|   buff_y1_load_51|        scalar|
|buff_y1_load_52       |   in|   32|     ap_none|   buff_y1_load_52|        scalar|
|buff_y1_load_53       |   in|   32|     ap_none|   buff_y1_load_53|        scalar|
|buff_y1_load_54       |   in|   32|     ap_none|   buff_y1_load_54|        scalar|
|buff_y1_load_55       |   in|   32|     ap_none|   buff_y1_load_55|        scalar|
|buff_y1_load_56       |   in|   32|     ap_none|   buff_y1_load_56|        scalar|
|buff_y1_load_57       |   in|   32|     ap_none|   buff_y1_load_57|        scalar|
|buff_y1_load_58       |   in|   32|     ap_none|   buff_y1_load_58|        scalar|
|buff_y1_load_59       |   in|   32|     ap_none|   buff_y1_load_59|        scalar|
|buff_y1_load_60       |   in|   32|     ap_none|   buff_y1_load_60|        scalar|
|buff_y1_load_61       |   in|   32|     ap_none|   buff_y1_load_61|        scalar|
|buff_y1_load_62       |   in|   32|     ap_none|   buff_y1_load_62|        scalar|
|buff_y1_load_63       |   in|   32|     ap_none|   buff_y1_load_63|        scalar|
+----------------------+-----+-----+------------+------------------+--------------+

