--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

E:\Program_Files\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3
-s 3 -n 3 -fastpaths -xml TEST_TOP_preroute.twx TEST_TOP_map.ncd -o
TEST_TOP_preroute.twr TEST_TOP.pcf -ucf test.ucf

Design file:              TEST_TOP_map.ncd
Physical constraint file: TEST_TOP.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3284 - This timing report was generated using estimated delay 
   information.  For accurate numbers, please refer to the post Place and Route 
   timing report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1473 paths analyzed, 409 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.193ns.
--------------------------------------------------------------------------------

Paths for end point tx/bitTmr_9 (SLICE_X28Y38.C6), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/bitTmr_0 (FF)
  Destination:          tx/bitTmr_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.158ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx/bitTmr_0 to tx/bitTmr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y38.AQ      Tcko                  0.447   tx/bitTmr<2>
                                                       tx/bitTmr_0
    SLICE_X23Y37.D1      net (fanout=2)     e  0.849   tx/bitTmr<0>
    SLICE_X23Y37.D       Tilo                  0.259   tx/bitDone<13>
                                                       tx/bitDone<13>1
    SLICE_X23Y38.D6      net (fanout=4)     e  0.279   tx/bitDone<13>
    SLICE_X23Y38.D       Tilo                  0.259   tx/bitTmr<13>
                                                       tx/bitDone_01
    SLICE_X28Y38.C6      net (fanout=13)    e  0.724   tx/bitDone_0
    SLICE_X28Y38.CLK     Tas                   0.341   tx/bitTmr<10>
                                                       tx/bitTmr_9_rstpot
                                                       tx/bitTmr_9
    -------------------------------------------------  ---------------------------
    Total                                      3.158ns (1.306ns logic, 1.852ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.897ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/bitTmr_3 (FF)
  Destination:          tx/bitTmr_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.068ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx/bitTmr_3 to tx/bitTmr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y36.AQ      Tcko                  0.391   tx/bitTmr<6>
                                                       tx/bitTmr_3
    SLICE_X25Y38.B3      net (fanout=2)     e  0.699   tx/bitTmr<3>
    SLICE_X25Y38.B       Tilo                  0.259   tx/txState_FSM_FFd2
                                                       tx/bitDone<13>2
    SLICE_X23Y38.D5      net (fanout=4)     e  0.395   tx/bitDone<13>1
    SLICE_X23Y38.D       Tilo                  0.259   tx/bitTmr<13>
                                                       tx/bitDone_01
    SLICE_X28Y38.C6      net (fanout=13)    e  0.724   tx/bitDone_0
    SLICE_X28Y38.CLK     Tas                   0.341   tx/bitTmr<10>
                                                       tx/bitTmr_9_rstpot
                                                       tx/bitTmr_9
    -------------------------------------------------  ---------------------------
    Total                                      3.068ns (1.250ns logic, 1.818ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/bitTmr_6 (FF)
  Destination:          tx/bitTmr_9 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.066ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx/bitTmr_6 to tx/bitTmr_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y36.DQ      Tcko                  0.391   tx/bitTmr<6>
                                                       tx/bitTmr_6
    SLICE_X25Y38.B4      net (fanout=2)     e  0.697   tx/bitTmr<6>
    SLICE_X25Y38.B       Tilo                  0.259   tx/txState_FSM_FFd2
                                                       tx/bitDone<13>2
    SLICE_X23Y38.D5      net (fanout=4)     e  0.395   tx/bitDone<13>1
    SLICE_X23Y38.D       Tilo                  0.259   tx/bitTmr<13>
                                                       tx/bitDone_01
    SLICE_X28Y38.C6      net (fanout=13)    e  0.724   tx/bitDone_0
    SLICE_X28Y38.CLK     Tas                   0.341   tx/bitTmr<10>
                                                       tx/bitTmr_9_rstpot
                                                       tx/bitTmr_9
    -------------------------------------------------  ---------------------------
    Total                                      3.066ns (1.250ns logic, 1.816ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Paths for end point tx/bitTmr_10 (SLICE_X28Y38.D6), 16 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/bitTmr_0 (FF)
  Destination:          tx/bitTmr_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.110ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx/bitTmr_0 to tx/bitTmr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y38.AQ      Tcko                  0.447   tx/bitTmr<2>
                                                       tx/bitTmr_0
    SLICE_X23Y37.D1      net (fanout=2)     e  0.849   tx/bitTmr<0>
    SLICE_X23Y37.D       Tilo                  0.259   tx/bitDone<13>
                                                       tx/bitDone<13>1
    SLICE_X23Y38.D6      net (fanout=4)     e  0.279   tx/bitDone<13>
    SLICE_X23Y38.D       Tilo                  0.259   tx/bitTmr<13>
                                                       tx/bitDone_01
    SLICE_X28Y38.D6      net (fanout=13)    e  0.676   tx/bitDone_0
    SLICE_X28Y38.CLK     Tas                   0.341   tx/bitTmr<10>
                                                       tx/bitTmr_10_rstpot
                                                       tx/bitTmr_10
    -------------------------------------------------  ---------------------------
    Total                                      3.110ns (1.306ns logic, 1.804ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/bitTmr_3 (FF)
  Destination:          tx/bitTmr_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.020ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx/bitTmr_3 to tx/bitTmr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y36.AQ      Tcko                  0.391   tx/bitTmr<6>
                                                       tx/bitTmr_3
    SLICE_X25Y38.B3      net (fanout=2)     e  0.699   tx/bitTmr<3>
    SLICE_X25Y38.B       Tilo                  0.259   tx/txState_FSM_FFd2
                                                       tx/bitDone<13>2
    SLICE_X23Y38.D5      net (fanout=4)     e  0.395   tx/bitDone<13>1
    SLICE_X23Y38.D       Tilo                  0.259   tx/bitTmr<13>
                                                       tx/bitDone_01
    SLICE_X28Y38.D6      net (fanout=13)    e  0.676   tx/bitDone_0
    SLICE_X28Y38.CLK     Tas                   0.341   tx/bitTmr<10>
                                                       tx/bitTmr_10_rstpot
                                                       tx/bitTmr_10
    -------------------------------------------------  ---------------------------
    Total                                      3.020ns (1.250ns logic, 1.770ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.947ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tx/bitTmr_6 (FF)
  Destination:          tx/bitTmr_10 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.018ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tx/bitTmr_6 to tx/bitTmr_10
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y36.DQ      Tcko                  0.391   tx/bitTmr<6>
                                                       tx/bitTmr_6
    SLICE_X25Y38.B4      net (fanout=2)     e  0.697   tx/bitTmr<6>
    SLICE_X25Y38.B       Tilo                  0.259   tx/txState_FSM_FFd2
                                                       tx/bitDone<13>2
    SLICE_X23Y38.D5      net (fanout=4)     e  0.395   tx/bitDone<13>1
    SLICE_X23Y38.D       Tilo                  0.259   tx/bitTmr<13>
                                                       tx/bitDone_01
    SLICE_X28Y38.D6      net (fanout=13)    e  0.676   tx/bitDone_0
    SLICE_X28Y38.CLK     Tas                   0.341   tx/bitTmr<10>
                                                       tx/bitTmr_10_rstpot
                                                       tx/bitTmr_10
    -------------------------------------------------  ---------------------------
    Total                                      3.018ns (1.250ns logic, 1.768ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------

Paths for end point rx/bitTmr_8 (SLICE_X21Y43.D6), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx/bitTmr_10 (FF)
  Destination:          rx/bitTmr_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      3.039ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rx/bitTmr_10 to rx/bitTmr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y42.CQ      Tcko                  0.391   rx/bitTmr<10>
                                                       rx/bitTmr_10
    SLICE_X20Y42.B1      net (fanout=2)     e  0.825   rx/bitTmr<10>
    SLICE_X20Y42.B       Tilo                  0.205   rx/bitTmr<1>
                                                       rx/PWR_10_o_bitTmr[10]_equal_15_o<10>_SW0
    SLICE_X25Y42.B6      net (fanout=10)    e  0.490   N2
    SLICE_X25Y42.B       Tilo                  0.259   rx/bitTmr<10>
                                                       rx/PWR_10_o_bitTmr[10]_equal_15_o<10>
    SLICE_X21Y43.D6      net (fanout=4)     e  0.547   rx/PWR_10_o_bitTmr[10]_equal_15_o
    SLICE_X21Y43.CLK     Tas                   0.322   rx/bitTmr<8>
                                                       rx/Mmux_bitTmr[10]_GND_10_o_mux_19_OUT101
                                                       rx/bitTmr_8
    -------------------------------------------------  ---------------------------
    Total                                      3.039ns (1.177ns logic, 1.862ns route)
                                                       (38.7% logic, 61.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx/bitTmr_9 (FF)
  Destination:          rx/bitTmr_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.889ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rx/bitTmr_9 to rx/bitTmr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X25Y42.AQ      Tcko                  0.391   rx/bitTmr<10>
                                                       rx/bitTmr_9
    SLICE_X20Y42.B2      net (fanout=3)     e  0.675   rx/bitTmr<9>
    SLICE_X20Y42.B       Tilo                  0.205   rx/bitTmr<1>
                                                       rx/PWR_10_o_bitTmr[10]_equal_15_o<10>_SW0
    SLICE_X25Y42.B6      net (fanout=10)    e  0.490   N2
    SLICE_X25Y42.B       Tilo                  0.259   rx/bitTmr<10>
                                                       rx/PWR_10_o_bitTmr[10]_equal_15_o<10>
    SLICE_X21Y43.D6      net (fanout=4)     e  0.547   rx/PWR_10_o_bitTmr[10]_equal_15_o
    SLICE_X21Y43.CLK     Tas                   0.322   rx/bitTmr<8>
                                                       rx/Mmux_bitTmr[10]_GND_10_o_mux_19_OUT101
                                                       rx/bitTmr_8
    -------------------------------------------------  ---------------------------
    Total                                      2.889ns (1.177ns logic, 1.712ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     7.215ns (requirement - (data path - clock path skew + uncertainty))
  Source:               rx/bitTmr_1 (FF)
  Destination:          rx/bitTmr_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      2.750ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: rx/bitTmr_1 to rx/bitTmr_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y42.CQ      Tcko                  0.408   rx/bitTmr<1>
                                                       rx/bitTmr_1
    SLICE_X20Y42.B5      net (fanout=11)    e  0.519   rx/bitTmr<1>
    SLICE_X20Y42.B       Tilo                  0.205   rx/bitTmr<1>
                                                       rx/PWR_10_o_bitTmr[10]_equal_15_o<10>_SW0
    SLICE_X25Y42.B6      net (fanout=10)    e  0.490   N2
    SLICE_X25Y42.B       Tilo                  0.259   rx/bitTmr<10>
                                                       rx/PWR_10_o_bitTmr[10]_equal_15_o<10>
    SLICE_X21Y43.D6      net (fanout=4)     e  0.547   rx/PWR_10_o_bitTmr[10]_equal_15_o
    SLICE_X21Y43.CLK     Tas                   0.322   rx/bitTmr<8>
                                                       rx/Mmux_bitTmr[10]_GND_10_o_mux_19_OUT101
                                                       rx/bitTmr_8
    -------------------------------------------------  ---------------------------
    Total                                      2.750ns (1.194ns logic, 1.556ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point rx/bitCount_3 (SLICE_X26Y41.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.610ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rx/bitCount_2 (FF)
  Destination:          rx/bitCount_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rx/bitCount_2 to rx/bitCount_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y41.BMUX    Tshcko                0.266   rx/bitCount<3>
                                                       rx/bitCount_2
    SLICE_X26Y41.C6      net (fanout=4)     e  0.147   rx/bitCount<2>
    SLICE_X26Y41.CLK     Tah         (-Th)    -0.197   rx/bitCount<3>
                                                       rx/Mcount_bitCount31
                                                       rx/bitCount_3
    -------------------------------------------------  ---------------------------
    Total                                      0.610ns (0.463ns logic, 0.147ns route)
                                                       (75.9% logic, 24.1% route)

--------------------------------------------------------------------------------

Paths for end point rx/currentState_FSM_FFd2 (SLICE_X22Y42.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.676ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rx/currentState_FSM_FFd3 (FF)
  Destination:          rx/currentState_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.676ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rx/currentState_FSM_FFd3 to rx/currentState_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y41.CQ      Tcko                  0.198   rx/currentState_FSM_FFd3
                                                       rx/currentState_FSM_FFd3
    SLICE_X22Y42.B5      net (fanout=18)    e  0.347   rx/currentState_FSM_FFd3
    SLICE_X22Y42.CLK     Tah         (-Th)    -0.131   rx/enable_baudClkX8Count_inv
                                                       rx/currentState_FSM_FFd2-In3
                                                       rx/currentState_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.676ns (0.329ns logic, 0.347ns route)
                                                       (48.7% logic, 51.3% route)

--------------------------------------------------------------------------------

Paths for end point rx/rcvShiftReg_8 (SLICE_X22Y41.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.677ns (requirement - (clock path skew + uncertainty - data path))
  Source:               rx/rcvShiftReg_9 (FF)
  Destination:          rx/rcvShiftReg_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.677ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: rx/rcvShiftReg_9 to rx/rcvShiftReg_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y40.AQ      Tcko                  0.234   rx/rcvShiftReg<9>
                                                       rx/rcvShiftReg_9
    SLICE_X22Y41.DX      net (fanout=1)     e  0.402   rx/rcvShiftReg<9>
    SLICE_X22Y41.CLK     Tckdi       (-Th)    -0.041   rx/rcvShiftReg<8>
                                                       rx/rcvShiftReg_8
    -------------------------------------------------  ---------------------------
    Total                                      0.677ns (0.275ns logic, 0.402ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tx/bitIndex<3>/CLK
  Logical resource: tx/bitIndex_0/CK
  Location pin: SLICE_X24Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: tx/bitIndex<3>/CLK
  Logical resource: tx/bitIndex_1/CK
  Location pin: SLICE_X24Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.193|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1473 paths, 0 nets, and 499 connections

Design statistics:
   Minimum period:   3.193ns{1}   (Maximum frequency: 313.185MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Feb 14 14:20:41 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 173 MB



