
****** Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /opt/xilinx/Vivado/2019.1/scripts/vivado_hls/hls.tcl -notrace
INFO: [HLS 200-10] Running '/opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'dalila' on host 'k40pontenova.k40.pontenova' (Linux_x86_64 version 4.4.0-116-generic) on Mon Apr 27 12:24:10 -03 2020
INFO: [HLS 200-10] On os Ubuntu 16.04.4 LTS
INFO: [HLS 200-10] In directory '/home/dalila/HLStools/vivado/ready/Poly5'
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_p[18C[2Kvivado_hls> open_project[24C[2Kvivado_hls> open_project [25C[2Kvivado_hls> open_project p[26C[2Kvivado_hls> open_project pr[27C[2Kvivado_hls> open_project pro[28C[2Kvivado_hls> open_project proj[29C
INFO: [HLS 200-10] Opening project '/home/dalila/HLStools/vivado/ready/Poly5/proj'.
0
[2Kvivado_hls> [12C[2Kvivado_hls> o[13C[2Kvivado_hls> oe[14C[2Kvivado_hls> oep[15C[2Kvivado_hls> oepn[16C[2Kvivado_hls> oep[15C[2Kvivado_hls> oe[14C[2Kvivado_hls> o[13C[2Kvivado_hls> op[14C[2K
[1;32mopen 
open_project 
open_solution 
[0m[32mopal_wrapper 
opalc++ 
opalcc 
open 
openssl 
openssl.exe 
openvt 
opl2ofm 
opldecode 
opt 
opt-3.8 
[0m
[2Kvivado_hls> op[14C[2Kvivado_hls> ope[15C[2Kvivado_hls> open[16C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_S[18C
No match found.
[2Kvivado_hls> open_S[18C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_S[18C[2Kvivado_hls> open_S[18C[2Kvivado_hls> open_[17C[2Kvivado_hls> open_s[18C[2Kvivado_hls> open_solution[25C[2Kvivado_hls> open_solution [26C[2Kvivado_hls> open_solution s[27C[2Kvivado_hls> open_solution so[28C[2Kvivado_hls> open_solution sol[29C
INFO: [HLS 200-10] Opening solution '/home/dalila/HLStools/vivado/ready/Poly5/proj/sol'.
/home/dalila/HLStools/vivado/ready/Poly5/proj/vivado_hls.app
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> se[14C[2Kvivado_hls> set[15C[2Kvivado_hls> set_[16C[2Kvivado_hls> set_t[17C[2Kvivado_hls> set_top[19C[2Kvivado_hls> set_top [20C[2Kvivado_hls> set_top [[21C[2Kvivado_hls> set_top [20C[2Kvivado_hls> set_top [[21C[2Kvivado_hls> set_top [20C[2Kvivado_hls> set_top {[21C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i[40C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[41C
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 5 -name default[48C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
[2Kvivado_hls> [12C[2Kvivado_hls> create_clock -period 10ns -name default[51C
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cs[14C[2Kvivado_hls> csy[15C[2Kvivado_hls> csynth_design[25C
ERROR: [HLS 200-70] 'csynth_design' failed due to missing target device. Please use command 'set_part' to specify the target device.
Elaboration failed: no synthesis library found.
[2Kvivado_hls> [12C[2Kvivado_hls> csynth_design[25C[2Kvivado_hls> create_clock -period 10ns -name default[51C[2Kvivado_hls> create_clock -period 5 -name default[48C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[41C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[40C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[39C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[38C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[37C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[36C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[35C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[34C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[33C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[32C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[31C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[30C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[29C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[28C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[27C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[26C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[25C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[24C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[23C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[22C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[21C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[20C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[19C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[18C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[17C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[18C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[19C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[20C[2Kvivado_hls> set_top {xcvu9p-flgb2104-2-i}[19C[2Kvivado_hls> set_to {xcvu9p-flgb2104-2-i}[18C[2Kvivado_hls> set_t {xcvu9p-flgb2104-2-i}[17C[2Kvivado_hls> set_ {xcvu9p-flgb2104-2-i}[16C[2Kvivado_hls> set_p {xcvu9p-flgb2104-2-i}[17C[2Kvivado_hls> set_pa {xcvu9p-flgb2104-2-i}[18C[2Kvivado_hls> set_par {xcvu9p-flgb2104-2-i}[19C[2Kvivado_hls> set_part {xcvu9p-flgb2104-2-i}[20C
INFO: [HLS 200-10] Setting target device to 'xcvu9p-flgb2104-2-i'
[2Kvivado_hls> [12C[2Kvivado_hls> s[13C[2Kvivado_hls> se[14C[2Kvivado_hls> set[15C[2Kvivado_hls> set_[16C[2Kvivado_hls> set_t[17C[2Kvivado_hls> set_to[18C[2Kvivado_hls> set_top[19C[2Kvivado_hls> set_top [20C[2Kvivado_hls> set_top p[21C[2Kvivado_hls> set_top po[22C[2Kvivado_hls> set_top pol[23C[2Kvivado_hls> set_top poly[24C[2Kvivado_hls> set_top poly5[25C
[2Kvivado_hls> [12C[2Kvivado_hls> set_top poly5[25C[2Kvivado_hls> set_part {xcvu9p-flgb2104-2-i}[42C[2Kvivado_hls> csynth_design[25C
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
INFO: [HLS 200-10] Analyzing design file 'poly5.cpp' ... 
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:08 ; elapsed = 00:01:06 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 42247 ; free virtual = 126201
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:08 ; elapsed = 00:01:06 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 42247 ; free virtual = 126201
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:09 ; elapsed = 00:01:07 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 42246 ; free virtual = 126200
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:09 ; elapsed = 00:01:07 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 42246 ; free virtual = 126200
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:08 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 42233 ; free virtual = 126188
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:09 ; elapsed = 00:01:08 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 42233 ; free virtual = 126188
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'poly5' ...
WARNING: [SYN 201-107] Renaming port name 'poly5/out' to 'poly5/out_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'poly5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 67.63 seconds; current allocated memory: 97.699 MB.
INFO: [HLS 200-434] Only 0 loops out of a total 2 loops have been pipelined in this design.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.06 seconds; current allocated memory: 98.127 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'poly5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'poly5/a' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'poly5/b' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'poly5/c' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'poly5/out_r' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'poly5' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Generating core module 'poly5_am_addmul_24s_22s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly5_ama_addmuladd_16s_9s_16s_13ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly5_mac_muladd_16s_16s_17ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly5_mac_muladd_16s_23s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly5_mac_muladd_16s_8ns_15s_23_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly5_mac_mulsub_16s_18s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'poly5_mul_mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'poly5'.
INFO: [HLS 200-111]  Elapsed time: 0.09 seconds; current allocated memory: 98.723 MB.
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:10 ; elapsed = 00:01:08 . Memory (MB): peak = 826.320 ; gain = 128.000 ; free physical = 42227 ; free virtual = 126183
INFO: [VHDL 208-304] Generating VHDL RTL for poly5.
INFO: [VLOG 209-307] Generating Verilog RTL for poly5.
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cs[14C[2Kvivado_hls> c[13C[2Kvivado_hls> co[14C[2Kvivado_hls> cos[15C[2Kvivado_hls> cosim_design[24C
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/xilinx/Vivado/2019.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling poly5.cpp_pre.cpp.tb.cpp
   Compiling apatb_poly5.cpp
   Compiling testes.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_poly5_top glbl -prj poly5.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s poly5 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5_ama_addmuladd_16s_9s_16s_13ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly5_ama_addmuladd_16s_9s_16s_13ns_32_1_1_DSP48_4
INFO: [VRFC 10-311] analyzing module poly5_ama_addmuladd_16s_9s_16s_13ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5_mac_muladd_16s_8ns_15s_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly5_mac_muladd_16s_8ns_15s_23_1_1_DSP48_1
INFO: [VRFC 10-311] analyzing module poly5_mac_muladd_16s_8ns_15s_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_poly5_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5_am_addmul_24s_22s_16s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly5_am_addmul_24s_22s_16s_32_1_1_DSP48_3
INFO: [VRFC 10-311] analyzing module poly5_am_addmul_24s_22s_16s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5_mac_mulsub_16s_18s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly5_mac_mulsub_16s_18s_32s_32_1_1_DSP48_5
INFO: [VRFC 10-311] analyzing module poly5_mac_mulsub_16s_18s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5_mac_muladd_16s_16s_17ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly5_mac_muladd_16s_16s_17ns_32_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module poly5_mac_muladd_16s_16s_17ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/AESL_automem_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/AESL_automem_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/AESL_automem_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/AESL_automem_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5_mul_mul_16s_16s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly5_mul_mul_16s_16s_32_1_1_DSP48_6
INFO: [VRFC 10-311] analyzing module poly5_mul_mul_16s_16s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5_mac_muladd_16s_23s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly5_mac_muladd_16s_23s_32s_32_1_1_DSP48_2
INFO: [VRFC 10-311] analyzing module poly5_mac_muladd_16s_23s_32s_32_1_1
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.poly5_mac_muladd_16s_16s_17ns_32...
Compiling module xil_defaultlib.poly5_mac_muladd_16s_16s_17ns_32...
Compiling module xil_defaultlib.poly5_mac_muladd_16s_8ns_15s_23_...
Compiling module xil_defaultlib.poly5_mac_muladd_16s_8ns_15s_23_...
Compiling module xil_defaultlib.poly5_mac_muladd_16s_23s_32s_32_...
Compiling module xil_defaultlib.poly5_mac_muladd_16s_23s_32s_32_...
Compiling module xil_defaultlib.poly5_am_addmul_24s_22s_16s_32_1...
Compiling module xil_defaultlib.poly5_am_addmul_24s_22s_16s_32_1...
Compiling module xil_defaultlib.poly5_ama_addmuladd_16s_9s_16s_1...
Compiling module xil_defaultlib.poly5_ama_addmuladd_16s_9s_16s_1...
Compiling module xil_defaultlib.poly5_mac_mulsub_16s_18s_32s_32_...
Compiling module xil_defaultlib.poly5_mac_mulsub_16s_18s_32s_32_...
Compiling module xil_defaultlib.poly5_mul_mul_16s_16s_32_1_1_DSP...
Compiling module xil_defaultlib.poly5_mul_mul_16s_16s_32_1_1(ID=...
Compiling module xil_defaultlib.poly5
Compiling module xil_defaultlib.AESL_automem_a
Compiling module xil_defaultlib.AESL_automem_b
Compiling module xil_defaultlib.AESL_automem_c
Compiling module xil_defaultlib.AESL_automem_out_r
Compiling module xil_defaultlib.apatb_poly5_top
Compiling module work.glbl
Built simulation snapshot poly5

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/xsim.dir/poly5/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 27 12:25:28 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/poly5/xsim_script.tcl
# xsim {poly5} -autoloadwcfg -tclbatch {poly5.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source poly5.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "302165000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 302205 ns : File "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5.autotb.v" Line 419
## quit
INFO: [Common 17-206] Exiting xsim at Mon Apr 27 12:25:37 2020...
INFO: [COSIM 212-316] Starting C post checking ...
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
[2Kvivado_hls> [12C[2Kvivado_hls> g[13C[2Kvivado_hls> ge[14C[2Kvivado_hls> gei[15C[2Kvivado_hls> ge[14C[2Kvivado_hls> gee[15C[2Kvivado_hls> ge[14C[2Kvivado_hls> ged[15C[2Kvivado_hls> gedi[16C[2Kvivado_hls> gedit[17C[2Kvivado_hls> gedit [18C[2Kvivado_hls> gedit t[19C[2Kvivado_hls> gedit te[20C[2Kvivado_hls> gedit testes.cpp[28C

(gedit:51371): Gtk-WARNING **: Calling Inhibit failed: GDBus.Error:org.freedesktop.DBus.Error.ServiceUnknown: The name org.gnome.SessionManager was not provided by any .service files

** (gedit:51371): WARNING **: Set document metadata failed: Setting attribute metadata::gedit-spell-enabled not supported

** (gedit:51371): WARNING **: Set document metadata failed: Setting attribute metadata::gedit-encoding not supported

** (gedit:51371): WARNING **: Set document metadata failed: Setting attribute metadata::gedit-spell-enabled not supported

** (gedit:51371): WARNING **: Set document metadata failed: Setting attribute metadata::gedit-encoding not supported
[2Kvivado_hls> [12C[2Kvivado_hls> gedit testes.cpp[28C[2Kvivado_hls> cosim_design[24C
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
   Build using "/opt/xilinx/Vivado/2019.1/tps/lnx64/gcc-6.2.0/bin/g++"
   Compiling poly5.cpp_pre.cpp.tb.cpp
   Compiling apatb_poly5.cpp
   Compiling testes.cpp_pre.cpp.tb.cpp
   Generating cosim.tv.exe
INFO: [COSIM 212-302] Starting C TB testing ... 
0
-1076911081
1660786192
672045937
1400537344
41693329
1831351056
-366911359
-282783744
-1195188329
2027921808
-743426265
726798592
1599873929
-1023953904
-1160475423
-8847360
-1570363625
1169199120
-1084983247
1849299200
-535636527
1426104592
1744575553
924848128
717616129
-359686384
-1374619887
146907392
-2069974799
1157913104
-1450729823
-254803968
-1686062825
1321515536
-138166031
-351805184
1440786193
79019792
576201729
1170739200
1058577241
233664528
830905379
1353142528
79023371
-565934064
943733857
-1481048064
-551576351
-1815014384
1885664689
-1215885056
-422501295
1503956240
-335284287
-1653796864
867315841
-573304048
-690257775
145948928
-1358918799
-100714992
-1319573983
-687865856
1242109729
1770298896
-1218931087
2065318144
1692913041
809634576
1189484417
1671892992
893894849
22304016
1190922065
1642778880
757275313
-1512608752
-1908139039
277413888
1635982689
1671845904
1238836017
977547520
-247455023
1679505680
1677525825
1086197760
1807850753
449791760
-353584623
-2093522688
935204337
-1403334128
2005687713
-984612864
-100978783
1427456528
-1808720911
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
INFO: [COSIM 212-323] Starting verilog simulation. 
INFO: [COSIM 212-15] Starting XSIM ...
INFO: [XSIM 43-3496] Using init file passed via -initfile option "/opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /opt/xilinx/Vivado/2019.1/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_poly5_top glbl -prj poly5.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /opt/xilinx/Vivado/2019.1/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s poly5 
Multi-threading is on. Using 14 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5_ama_addmuladd_16s_9s_16s_13ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly5_ama_addmuladd_16s_9s_16s_13ns_32_1_1_DSP48_4
INFO: [VRFC 10-311] analyzing module poly5_ama_addmuladd_16s_9s_16s_13ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5_mac_muladd_16s_8ns_15s_23_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly5_mac_muladd_16s_8ns_15s_23_1_1_DSP48_1
INFO: [VRFC 10-311] analyzing module poly5_mac_muladd_16s_8ns_15s_23_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_poly5_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5_am_addmul_24s_22s_16s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly5_am_addmul_24s_22s_16s_32_1_1_DSP48_3
INFO: [VRFC 10-311] analyzing module poly5_am_addmul_24s_22s_16s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5_mac_mulsub_16s_18s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly5_mac_mulsub_16s_18s_32s_32_1_1_DSP48_5
INFO: [VRFC 10-311] analyzing module poly5_mac_mulsub_16s_18s_32s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5_mac_muladd_16s_16s_17ns_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly5_mac_muladd_16s_16s_17ns_32_1_1_DSP48_0
INFO: [VRFC 10-311] analyzing module poly5_mac_muladd_16s_16s_17ns_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/AESL_automem_out_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_out_r
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/AESL_automem_c.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_c
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/AESL_automem_b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_b
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/AESL_automem_a.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_a
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5_mul_mul_16s_16s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly5_mul_mul_16s_16s_32_1_1_DSP48_6
INFO: [VRFC 10-311] analyzing module poly5_mul_mul_16s_16s_32_1_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5_mac_muladd_16s_23s_32s_32_1_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module poly5_mac_muladd_16s_23s_32s_32_1_1_DSP48_2
INFO: [VRFC 10-311] analyzing module poly5_mac_muladd_16s_23s_32s_32_1_1
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.poly5_mac_muladd_16s_16s_17ns_32...
Compiling module xil_defaultlib.poly5_mac_muladd_16s_16s_17ns_32...
Compiling module xil_defaultlib.poly5_mac_muladd_16s_8ns_15s_23_...
Compiling module xil_defaultlib.poly5_mac_muladd_16s_8ns_15s_23_...
Compiling module xil_defaultlib.poly5_mac_muladd_16s_23s_32s_32_...
Compiling module xil_defaultlib.poly5_mac_muladd_16s_23s_32s_32_...
Compiling module xil_defaultlib.poly5_am_addmul_24s_22s_16s_32_1...
Compiling module xil_defaultlib.poly5_am_addmul_24s_22s_16s_32_1...
Compiling module xil_defaultlib.poly5_ama_addmuladd_16s_9s_16s_1...
Compiling module xil_defaultlib.poly5_ama_addmuladd_16s_9s_16s_1...
Compiling module xil_defaultlib.poly5_mac_mulsub_16s_18s_32s_32_...
Compiling module xil_defaultlib.poly5_mac_mulsub_16s_18s_32s_32_...
Compiling module xil_defaultlib.poly5_mul_mul_16s_16s_32_1_1_DSP...
Compiling module xil_defaultlib.poly5_mul_mul_16s_16s_32_1_1(ID=...
Compiling module xil_defaultlib.poly5
Compiling module xil_defaultlib.AESL_automem_a
Compiling module xil_defaultlib.AESL_automem_b
Compiling module xil_defaultlib.AESL_automem_c
Compiling module xil_defaultlib.AESL_automem_out_r
Compiling module xil_defaultlib.apatb_poly5_top
Compiling module work.glbl
Built simulation snapshot poly5

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/xsim.dir/poly5/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Apr 27 12:26:36 2020...

****** xsim v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/poly5/xsim_script.tcl
# xsim {poly5} -autoloadwcfg -tclbatch {poly5.tcl}
Vivado Simulator 2019.1
Time resolution is 1 ps
source poly5.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [0.00%] @ "125000"
// RTL Simulation : 1 / 1 [100.00%] @ "302165000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 302205 ns : File "/home/dalila/HLStools/vivado/ready/Poly5/proj/sol/sim/verilog/poly5.autotb.v" Line 419
## quit
INFO: [Common 17-206] Exiting xsim at Mon Apr 27 12:26:45 2020...
INFO: [COSIM 212-316] Starting C post checking ...
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
WARNING: [SIM 212-201] RTL produces unknown value 'X' on port 'out_r', possible cause: There are uninitialized variables in the C design.
0
-1076510065
1624165648
397949227
425558272
921254375
2067435536
-917788509
2076512256
98195903
-1785980912
-1217703909
-67464960
-1631005929
794969360
1009986707
-8847360
241032943
173707024
1425744651
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
-1481048064
1535047855
827155216
543373259
-450326272
-278650873
1420411408
-954312381
-1867706368
-1832244257
1256166928
-612417861
444039424
-1545229001
-228401392
2087142707
-687865856
-571228913
-512609008
-647319125
-1633304320
700333159
-669661168
-1226772189
-731443200
-1752034241
501899280
-1608853349
-585543424
-1945143913
-719299312
-785980141
277413888
691804527
1276557072
-510952565
770289920
-46169913
1459224080
962537731
1560154112
3224735
-1160816112
1512497787
-983572224
-362740233
-1286370544
81937651
-984612864
-327070257
-1659508464
1185797483
INFO: [COSIM 212-1000] *** C/RTL co-simulation finished: PASS ***
INFO: [COSIM 212-211] II is measurable only when transaction number is greater than 1 in RTL simulation. Otherwise, they will be marked as all NA. If user wants to calculate them, please make sure there are at least 2 transactions in RTL simulation.
[2Kvivado_hls> [12C[2Kvivado_hls> c[13C[2Kvivado_hls> cd[14C[2Kvivado_hls> cd [15C[2Kvivado_hls> cd[14C[2Kvivado_hls> c[13C[2Kvivado_hls> [12CINFO: [HLS 200-112] Total elapsed time: 158.5 seconds; peak allocated memory: 98.723 MB.
INFO: [Common 17-206] Exiting vivado_hls at Mon Apr 27 12:26:48 2020...
