FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * Copyright 2012 Red Hat Inc.
 *
 * Permission is hereby granted, free of charge, to any person obtaining a
 * copy of this software and associated documentation files (the "Software"),
 * to deal in the Software without restriction, including without limitation
 * the rights to use, copy, modify, merge, publish, distribute, sublicense,
 * and/or sell copies of the Software, and to permit persons to whom the
 * Software is furnished to do so, subject to the following conditions:
 *
 * The above copyright notice and this permission notice shall be included in
 * all copies or substantial portions of the Software.
 *
 * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
 * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
/* bench 16621.4.0 448b28718fc6 */
/* bench 16621.4.1 f9080d055bf9 */
/* bench 16621.4.2 dd1e34caecab */
/* bench 16621.4.3 b2ebd362beb4 */
/* bench 16621.4.4 73a7a1b6a29c */
/* bench 16621.4.5 df581c269dbc */
/* bench 16621.4.6 3eed297a82b4 */
/* bench 16621.4.7 3d2c238879e5 */
/* bench 16621.4.8 50750df57f31 */
/* bench 16621.4.9 2fc30a6b0911 */
/* bench 16621.4.10 18039a90a167 */
/* bench 16621.4.11 27b3d7d9c25a */
/* bench 16621.4.12 afbd5e7d7259 */
/* bench 16621.4.13 79369b55942a */
 * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,
 * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
 * OTHER DEALINGS IN THE SOFTWARE.
 *
 * Authors: Ben Skeggs
 */
#include "priv.h"
#include "pll.h"

#include <subdev/bios.h>
#include <subdev/bios/pll.h>
#include <subdev/devinit/nv04.h>

int
nv04_clk_pll_calc(struct nvkm_clk *clock, struct nvbios_pll *info,
		  int clk, struct nvkm_pll_vals *pv)
{
	int N1, M1, N2, M2, P;
	int ret = nv04_pll_calc(&clock->subdev, info, clk, &N1, &M1, &N2, &M2, &P);
	if (ret) {
		pv->refclk = info->refclk;
		pv->N1 = N1;
/* bench 8966.3.0 8b1a6cb9f14a */
/* bench 8966.3.1 c84b209a8170 */
/* bench 8966.3.2 ea1e0fc0a43b */
/* bench 8966.3.3 57457d22b589 */
/* bench 8966.3.4 a38af44d6b61 */
/* bench 15551.2.0 1a47b4b0ef9e */
/* bench 15551.2.1 0311c31b1867 */
/* bench 15551.2.2 b6f1d3939158 */
/* bench 15551.2.3 e8b7fca19fc6 */
/* bench 15551.2.4 6124e785f17a */
/* bench 15551.2.5 c556e661e707 */
/* bench 15551.2.6 9e47ea269ceb */
/* bench 8966.3.6 4855a86d9204 */
		pv->log2P = P;
	}
	return ret;
/* bench 9917.1.0 6c51f206c633 */
}

int
nv04_clk_pll_prog(struct nvkm_clk *clk, u32 reg1, struct nvkm_pll_vals *pv)
{
	struct nvkm_device *device = clk->subdev.device;
	struct nvkm_devinit *devinit = device->devinit;
	int cv = device->bios->version.chip;

	if (cv == 0x30 || cv == 0x31 || cv == 0x35 || cv == 0x36 ||
	    cv >= 0x40) {
		if (reg1 > 0x405c)
			setPLL_double_highregs(devinit, reg1, pv);
		else
			setPLL_double_lowregs(devinit, reg1, pv);
	} else
		setPLL_single(devinit, reg1, pv);

	return 0;
}

static const struct nvkm_clk_func
nv04_clk = {
	.domains = {
		{ nv_clk_src_max }
	}
};

int
nv04_clk_new(struct nvkm_device *device, enum nvkm_subdev_type type, int inst,
	     struct nvkm_clk **pclk)
{
	int ret = nvkm_clk_new_(&nv04_clk, device, type, inst, false, pclk);
	if (ret == 0) {
		(*pclk)->pll_calc = nv04_clk_pll_calc;
		(*pclk)->pll_prog = nv04_clk_pll_prog;
	}
	return ret;
}
