$date
  Thu Oct  7 01:41:17 2021
$end
$version
  GHDL v0
$end
$timescale
  1 fs
$end
$scope module standard $end
$upscope $end
$scope module textio $end
$upscope $end
$scope module std_logic_1164 $end
$upscope $end
$scope module numeric_std $end
$upscope $end
$scope module imem_tb $end
$var reg 64 ! address[63:0] $end
$var reg 32 " readdata[31:0] $end
$scope module dut $end
$var reg 64 # address[63:0] $end
$var reg 32 $ readdata[31:0] $end
$var  % data $end
$var integer 32 & len $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
b0000000000000000000000000000000000000000000000000000000000000000 !
b11101110110011011010101111111111 "
b0000000000000000000000000000000000000000000000000000000000000000 #
b11101110110011011010101111111111 $
%
b0 &
#10000000
b0000000000000000000000000000000000000000000000000000000000000100 !
b11111110110111001011101010101111 "
b0000000000000000000000000000000000000000000000000000000000000100 #
b11111110110111001011101010101111 $
b100 &
#20000000
b0000000000000000000000000000000000000000000000000000000000001000 !
b00110011001000100001000100000000 "
b0000000000000000000000000000000000000000000000000000000000001000 #
b00110011001000100001000100000000 $
b1000 &
#30000000
