<html>
  <head>
    <title>L4Re Reference Manual</title>      
    <link href="doxygen.css" rel="stylesheet" type="text/css">
    <link href="tabs.css" rel="stylesheet" type="text/css">
  </HEAD>

  <body style="background: #fff url(header-bg.png) repeat-x scroll 0 0">
   <div>
    <div style="text-align: center; margin-bottom: 10px; border-width: 0 0 1px 0; border-color: #000; border-style: solid">
    L4Re - L4 Runtime Environment
    </div>
<!-- Generated by Doxygen 1.7.1 -->
<script type="text/javascript">
function hasClass(ele,cls) {
  return ele.className.match(new RegExp('(\\s|^)'+cls+'(\\s|$)'));
}

function addClass(ele,cls) {
  if (!this.hasClass(ele,cls)) ele.className += " "+cls;
}

function removeClass(ele,cls) {
  if (hasClass(ele,cls)) {
    var reg = new RegExp('(\\s|^)'+cls+'(\\s|$)');
    ele.className=ele.className.replace(reg,' ');
  }
}

function toggleVisibility(linkObj) {
 var base = linkObj.getAttribute('id');
 var summary = document.getElementById(base + '-summary');
 var content = document.getElementById(base + '-content');
 var trigger = document.getElementById(base + '-trigger');
 if ( hasClass(linkObj,'closed') ) {
   summary.style.display = 'none';
   content.style.display = 'block';
   trigger.src = 'open.png';
   removeClass(linkObj,'closed');
   addClass(linkObj,'opened');
 } else if ( hasClass(linkObj,'opened') ) {
   summary.style.display = 'block';
   content.style.display = 'none';
   trigger.src = 'closed.png';
   removeClass(linkObj,'opened');
   addClass(linkObj,'closed');
 }
 return false;
}
</script>
<div class="navigation" id="top">
  <div class="tabs">
    <ul class="tablist">
      <li><a href="main.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="namespaces.html"><span>Namespaces</span></a></li>
      <li><a href="annotated.html"><span>Data&nbsp;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="summary">
<a href="#groups">Modules</a> &#124;
<a href="#files">Files</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<h1>Sigma0 API</h1>  </div>
</div>
<div class="contents">

<p>Sigma0 API bindings.  
<a href="#_details">More...</a></p>

<p><div id="dynsection-0" onclick="return toggleVisibility(this)" class="dynheader closed" style="cursor:pointer;">
  <img id="dynsection-0-trigger" src="closed.png"/> Collaboration diagram for Sigma0 API:</div>
<div id="dynsection-0-summary" class="dynsummary" style="display:block;">
</div>
<div id="dynsection-0-content" class="dyncontent" style="display:none;">
<center><table><tr><td><img src="group__l4sigma0__api.png" border="0" alt="" usemap="#group____l4sigma0____api"/>
<map name="group____l4sigma0____api" id="group____l4sigma0____api">
<area shape="rect" id="node2" href="group__l4sigma0__api__internal.html" title="Internal sigma0 definitions." alt="" coords="151,5,287,35"/></map>
</td></tr></table></center>
</div>
</p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="groups"></a>
Modules</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__l4sigma0__api__internal.html">Internal constants</a></td></tr>

<p><tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>Internal sigma0 definitions. </p>
<br/></td></tr>
</p>
<tr><td colspan="2"><h2><a name="files"></a>
Files</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">file &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="sigma0_8h.html">sigma0.h</a></td></tr>

<p><tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>Sigma0 interface. </p>
<br/></td></tr>
</p>
<tr><td colspan="2"><h2><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__l4sigma0__api.html#ga63ff5a7593a5fac2db055b788dd2ead4">l4sigma0_return_flags_t</a> { <br/>
&nbsp;&nbsp;<a class="el" href="group__l4sigma0__api.html#gga63ff5a7593a5fac2db055b788dd2ead4af6087576e88057a6589802313296449e">L4SIGMA0_OK</a>, 
<a class="el" href="group__l4sigma0__api.html#gga63ff5a7593a5fac2db055b788dd2ead4a0501094ab3c9500ec27501a21337545d">L4SIGMA0_NOTALIGNED</a>, 
<a class="el" href="group__l4sigma0__api.html#gga63ff5a7593a5fac2db055b788dd2ead4a4bcc75cec5d08f3161aa5a9601e3117f">L4SIGMA0_IPCERROR</a>, 
<a class="el" href="group__l4sigma0__api.html#gga63ff5a7593a5fac2db055b788dd2ead4a53c92dc782c61b4e2904565481d4a3ed">L4SIGMA0_NOFPAGE</a>
, <br/>
&nbsp;&nbsp;<a class="el" href="group__l4sigma0__api.html#gga63ff5a7593a5fac2db055b788dd2ead4ac8ff7cfe1b3c59db82229836646aee48">L4SIGMA0_SMALLERFPAGE</a>
<br/>
 }</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight"><p>Return flags of libsigma0 functions. </p>
 <a href="group__l4sigma0__api.html#ga63ff5a7593a5fac2db055b788dd2ead4">More...</a><br/></td></tr>
<tr><td colspan="2"><h2><a name="func-members"></a>
Functions</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="el" href="structl4__kernel__info__t.html">l4_kernel_info_t</a> *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__l4sigma0__api.html#gaabd5bb1d82f08b2c5eae1dffbc820f83">l4sigma0_map_kip</a> (<a class="el" href="group__l4__cap__api.html#ga1445e923ce73029130d569d6e69a4dd8">l4_cap_idx_t</a> sigma0, void *addr, unsigned log2_size)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Map the kernel info page from pager to addr.  <a href="#gaabd5bb1d82f08b2c5eae1dffbc820f83"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__l4sigma0__api.html#ga02dea55b7f20839cadb39e7be2170322">l4sigma0_map_mem</a> (<a class="el" href="group__l4__cap__api.html#ga1445e923ce73029130d569d6e69a4dd8">l4_cap_idx_t</a> sigma0, <a class="el" href="group__l4__basic__types.html#ga4087b991c40c0d2fcde9ca331049a4d4">l4_addr_t</a> phys, <a class="el" href="group__l4__basic__types.html#ga4087b991c40c0d2fcde9ca331049a4d4">l4_addr_t</a> virt, <a class="el" href="group__l4__basic__types.html#ga4087b991c40c0d2fcde9ca331049a4d4">l4_addr_t</a> size)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Request a memory mapping from sigma0.  <a href="#ga02dea55b7f20839cadb39e7be2170322"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__l4sigma0__api.html#ga52361667d09a8863a4964cfc81f74b44">l4sigma0_map_iomem</a> (<a class="el" href="group__l4__cap__api.html#ga1445e923ce73029130d569d6e69a4dd8">l4_cap_idx_t</a> sigma0, <a class="el" href="group__l4__basic__types.html#ga4087b991c40c0d2fcde9ca331049a4d4">l4_addr_t</a> phys, <a class="el" href="group__l4__basic__types.html#ga4087b991c40c0d2fcde9ca331049a4d4">l4_addr_t</a> virt, <a class="el" href="group__l4__basic__types.html#ga4087b991c40c0d2fcde9ca331049a4d4">l4_addr_t</a> size, int cached)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Request IO memory from sigma0.  <a href="#ga52361667d09a8863a4964cfc81f74b44"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__l4sigma0__api.html#gaf7b94689baa309e49ebc43f2decf9eeb">l4sigma0_map_anypage</a> (<a class="el" href="group__l4__cap__api.html#ga1445e923ce73029130d569d6e69a4dd8">l4_cap_idx_t</a> sigma0, <a class="el" href="group__l4__basic__types.html#ga4087b991c40c0d2fcde9ca331049a4d4">l4_addr_t</a> map_area, unsigned log2_map_size, <a class="el" href="group__l4__basic__types.html#ga4087b991c40c0d2fcde9ca331049a4d4">l4_addr_t</a> *base, unsigned sz)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Request an arbitrary free page of RAM.  <a href="#gaf7b94689baa309e49ebc43f2decf9eeb"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__l4sigma0__api.html#gaf3338c1e7b7c8d56f3bc3547469b0aa8">l4sigma0_map_tbuf</a> (<a class="el" href="group__l4__cap__api.html#ga1445e923ce73029130d569d6e69a4dd8">l4_cap_idx_t</a> sigma0, <a class="el" href="group__l4__basic__types.html#ga4087b991c40c0d2fcde9ca331049a4d4">l4_addr_t</a> virt)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Request Fiasco trace buffer.  <a href="#gaf3338c1e7b7c8d56f3bc3547469b0aa8"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">void&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__l4sigma0__api.html#gab6adab01ac509e691c259f3985d472cf">l4sigma0_debug_dump</a> (<a class="el" href="group__l4__cap__api.html#ga1445e923ce73029130d569d6e69a4dd8">l4_cap_idx_t</a> sigma0)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Request sigma0 to dump internal debug information.  <a href="#gab6adab01ac509e691c259f3985d472cf"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__l4sigma0__api.html#gae23f5d6323f2cd4934c1ad80b175719a">l4sigma0_new_client</a> (<a class="el" href="group__l4__cap__api.html#ga1445e923ce73029130d569d6e69a4dd8">l4_cap_idx_t</a> sigma0, <a class="el" href="group__l4__cap__api.html#ga1445e923ce73029130d569d6e69a4dd8">l4_cap_idx_t</a> gate)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Create a new IPC gate for a new Sigma0 client.  <a href="#gae23f5d6323f2cd4934c1ad80b175719a"></a><br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">char const *&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="group__l4sigma0__api.html#gac516c2a60f166ad34a291dece7481488">l4sigma0_map_errstr</a> (int err)</td></tr>
<tr><td class="mdescLeft">&nbsp;</td><td class="mdescRight">Get a user readable error messages for the return codes.  <a href="#gac516c2a60f166ad34a291dece7481488"></a><br/></td></tr>
</table>
<hr/><a name="_details"></a><h2>Detailed Description</h2>
<p>Sigma0 API bindings. </p>
<p>Convenience bindings for the Sigma0 protocol. </p>
<hr/><h2>Enumeration Type Documentation</h2>
<a class="anchor" id="ga63ff5a7593a5fac2db055b788dd2ead4"></a><!-- doxytag: member="sigma0.h::l4sigma0_return_flags_t" ref="ga63ff5a7593a5fac2db055b788dd2ead4" args="" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group__l4sigma0__api.html#ga63ff5a7593a5fac2db055b788dd2ead4">l4sigma0_return_flags_t</a></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Return flags of libsigma0 functions. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga63ff5a7593a5fac2db055b788dd2ead4af6087576e88057a6589802313296449e"></a><!-- doxytag: member="L4SIGMA0_OK" ref="gga63ff5a7593a5fac2db055b788dd2ead4af6087576e88057a6589802313296449e" args="" -->L4SIGMA0_OK</em>&nbsp;</td><td>
<p>Ok. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga63ff5a7593a5fac2db055b788dd2ead4a0501094ab3c9500ec27501a21337545d"></a><!-- doxytag: member="L4SIGMA0_NOTALIGNED" ref="gga63ff5a7593a5fac2db055b788dd2ead4a0501094ab3c9500ec27501a21337545d" args="" -->L4SIGMA0_NOTALIGNED</em>&nbsp;</td><td>
<p>Phys, virt or size not aligned. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga63ff5a7593a5fac2db055b788dd2ead4a4bcc75cec5d08f3161aa5a9601e3117f"></a><!-- doxytag: member="L4SIGMA0_IPCERROR" ref="gga63ff5a7593a5fac2db055b788dd2ead4a4bcc75cec5d08f3161aa5a9601e3117f" args="" -->L4SIGMA0_IPCERROR</em>&nbsp;</td><td>
<p>IPC error. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga63ff5a7593a5fac2db055b788dd2ead4a53c92dc782c61b4e2904565481d4a3ed"></a><!-- doxytag: member="L4SIGMA0_NOFPAGE" ref="gga63ff5a7593a5fac2db055b788dd2ead4a53c92dc782c61b4e2904565481d4a3ed" args="" -->L4SIGMA0_NOFPAGE</em>&nbsp;</td><td>
<p>No fpage received. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga63ff5a7593a5fac2db055b788dd2ead4ac8ff7cfe1b3c59db82229836646aee48"></a><!-- doxytag: member="L4SIGMA0_SMALLERFPAGE" ref="gga63ff5a7593a5fac2db055b788dd2ead4ac8ff7cfe1b3c59db82229836646aee48" args="" -->L4SIGMA0_SMALLERFPAGE</em>&nbsp;</td><td>
<p>Superpage requested but smaller flexpage received. </p>
</td></tr>
</table>
</dd>
</dl>

<p>Definition at line <a class="el" href="sigma0_8h_source.html#l00081">81</a> of file <a class="el" href="sigma0_8h_source.html">sigma0.h</a>.</p>

</div>
</div>
<hr/><h2>Function Documentation</h2>
<a class="anchor" id="gaabd5bb1d82f08b2c5eae1dffbc820f83"></a><!-- doxytag: member="sigma0.h::l4sigma0_map_kip" ref="gaabd5bb1d82f08b2c5eae1dffbc820f83" args="(l4_cap_idx_t sigma0, void *addr, unsigned log2_size)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="structl4__kernel__info__t.html">l4_kernel_info_t</a>* l4sigma0_map_kip </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__l4__cap__api.html#ga1445e923ce73029130d569d6e69a4dd8">l4_cap_idx_t</a>&nbsp;</td>
          <td class="paramname"> <em>sigma0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">void *&nbsp;</td>
          <td class="paramname"> <em>addr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>log2_size</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Map the kernel info page from pager to addr. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>sigma0</em>&nbsp;</td><td>Capability selector for the sigma0 gate. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>addr</em>&nbsp;</td><td>Start of the receive window to receive KIP in. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>log2_size</em>&nbsp;</td><td>Size of the receive window to receive KIP in. </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>Address KIP was mapped to, 0 indicates an error. </dd></dl>

</div>
</div>
<a class="anchor" id="ga02dea55b7f20839cadb39e7be2170322"></a><!-- doxytag: member="sigma0.h::l4sigma0_map_mem" ref="ga02dea55b7f20839cadb39e7be2170322" args="(l4_cap_idx_t sigma0, l4_addr_t phys, l4_addr_t virt, l4_addr_t size)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int l4sigma0_map_mem </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__l4__cap__api.html#ga1445e923ce73029130d569d6e69a4dd8">l4_cap_idx_t</a>&nbsp;</td>
          <td class="paramname"> <em>sigma0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__l4__basic__types.html#ga4087b991c40c0d2fcde9ca331049a4d4">l4_addr_t</a>&nbsp;</td>
          <td class="paramname"> <em>phys</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__l4__basic__types.html#ga4087b991c40c0d2fcde9ca331049a4d4">l4_addr_t</a>&nbsp;</td>
          <td class="paramname"> <em>virt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__l4__basic__types.html#ga4087b991c40c0d2fcde9ca331049a4d4">l4_addr_t</a>&nbsp;</td>
          <td class="paramname"> <em>size</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Request a memory mapping from sigma0. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>sigma0</em>&nbsp;</td><td>ID of service talking the sigma0 protocol. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>phys</em>&nbsp;</td><td>the physical address of the requested page (must be at least aligned to the minimum page size). </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>virt</em>&nbsp;</td><td>the virtual address where the paged should be mapped in the local address space (must be at least aligned to the minimum page size). </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>size</em>&nbsp;</td><td>the size of the requested page, this must be a multiple of the minimum page size.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>0 on success, !0 else (see <a class="el" href="group__l4sigma0__api.html#gac516c2a60f166ad34a291dece7481488" title="Get a user readable error messages for the return codes.">l4sigma0_map_errstr()</a>). </dd></dl>

</div>
</div>
<a class="anchor" id="ga52361667d09a8863a4964cfc81f74b44"></a><!-- doxytag: member="sigma0.h::l4sigma0_map_iomem" ref="ga52361667d09a8863a4964cfc81f74b44" args="(l4_cap_idx_t sigma0, l4_addr_t phys, l4_addr_t virt, l4_addr_t size, int cached)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int l4sigma0_map_iomem </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__l4__cap__api.html#ga1445e923ce73029130d569d6e69a4dd8">l4_cap_idx_t</a>&nbsp;</td>
          <td class="paramname"> <em>sigma0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__l4__basic__types.html#ga4087b991c40c0d2fcde9ca331049a4d4">l4_addr_t</a>&nbsp;</td>
          <td class="paramname"> <em>phys</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__l4__basic__types.html#ga4087b991c40c0d2fcde9ca331049a4d4">l4_addr_t</a>&nbsp;</td>
          <td class="paramname"> <em>virt</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__l4__basic__types.html#ga4087b991c40c0d2fcde9ca331049a4d4">l4_addr_t</a>&nbsp;</td>
          <td class="paramname"> <em>size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>cached</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Request IO memory from sigma0. </p>
<p>This function is similar to <a class="el" href="group__l4sigma0__api.html#ga02dea55b7f20839cadb39e7be2170322" title="Request a memory mapping from sigma0.">l4sigma0_map_mem()</a>, the difference is that it requests IO memory. IO memory is everything that is not known to be normal RAM. Also ACPI tables or the BIOS memory is treated as IO memory.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>sigma0</em>&nbsp;</td><td>usually the thread id of sigma0. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>phys</em>&nbsp;</td><td>the physical address to be requested (page aligned). </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>virt</em>&nbsp;</td><td>the virtual address where the memory should be mapped to (page aligned). </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>size</em>&nbsp;</td><td>the size of the IO memory area to be mapped (multiple of page size) </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>cached</em>&nbsp;</td><td>requests cacheable IO memory if 1, and uncached if 0.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>0 on success, !0 else (see <a class="el" href="group__l4sigma0__api.html#gac516c2a60f166ad34a291dece7481488" title="Get a user readable error messages for the return codes.">l4sigma0_map_errstr()</a>). </dd></dl>

</div>
</div>
<a class="anchor" id="gaf7b94689baa309e49ebc43f2decf9eeb"></a><!-- doxytag: member="sigma0.h::l4sigma0_map_anypage" ref="gaf7b94689baa309e49ebc43f2decf9eeb" args="(l4_cap_idx_t sigma0, l4_addr_t map_area, unsigned log2_map_size, l4_addr_t *base, unsigned sz)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int l4sigma0_map_anypage </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__l4__cap__api.html#ga1445e923ce73029130d569d6e69a4dd8">l4_cap_idx_t</a>&nbsp;</td>
          <td class="paramname"> <em>sigma0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__l4__basic__types.html#ga4087b991c40c0d2fcde9ca331049a4d4">l4_addr_t</a>&nbsp;</td>
          <td class="paramname"> <em>map_area</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>log2_map_size</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__l4__basic__types.html#ga4087b991c40c0d2fcde9ca331049a4d4">l4_addr_t</a> *&nbsp;</td>
          <td class="paramname"> <em>base</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">unsigned&nbsp;</td>
          <td class="paramname"> <em>sz</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Request an arbitrary free page of RAM. </p>
<p>This function requests arbitrary free memory from sigma0. It should be used whenever spare memory is needed, instead of requesting specific physical memory with <a class="el" href="group__l4sigma0__api.html#ga02dea55b7f20839cadb39e7be2170322" title="Request a memory mapping from sigma0.">l4sigma0_map_mem()</a>.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>sigma0</em>&nbsp;</td><td>usually the thread id of sigma0. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>map_area</em>&nbsp;</td><td>the base address of the local virtual memory area where the page should be mapped. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>log2_map_size</em>&nbsp;</td><td>the size of the requested page log 2 (the size in bytes is 2^log2_map_size). This must be at least the minimal page size. By specifing larger sizes the largest possible hardware page size will be used. </td></tr>
  </table>
  </dd>
</dl>
<dl><dt><b>Return values:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>base</em>&nbsp;</td><td>physical address of the page received (i.e., the send base of the received mapping if any). </td></tr>
  </table>
  </dd>
</dl>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>sz</em>&nbsp;</td><td>Size to map by the server, in 2^sz bytes.</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>0 on success, !0 else (see <a class="el" href="group__l4sigma0__api.html#gac516c2a60f166ad34a291dece7481488" title="Get a user readable error messages for the return codes.">l4sigma0_map_errstr()</a>). </dd></dl>

</div>
</div>
<a class="anchor" id="gaf3338c1e7b7c8d56f3bc3547469b0aa8"></a><!-- doxytag: member="sigma0.h::l4sigma0_map_tbuf" ref="gaf3338c1e7b7c8d56f3bc3547469b0aa8" args="(l4_cap_idx_t sigma0, l4_addr_t virt)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int l4sigma0_map_tbuf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__l4__cap__api.html#ga1445e923ce73029130d569d6e69a4dd8">l4_cap_idx_t</a>&nbsp;</td>
          <td class="paramname"> <em>sigma0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__l4__basic__types.html#ga4087b991c40c0d2fcde9ca331049a4d4">l4_addr_t</a>&nbsp;</td>
          <td class="paramname"> <em>virt</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Request Fiasco trace buffer. </p>
<p>This is a Fiasco specific feature. Where you can request the kernel internal trace buffer for user-level evaluation. This is for special debugging tools, such as Ferret.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>sigma0</em>&nbsp;</td><td>as usual the sigma0 thread id. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>virt</em>&nbsp;</td><td>the virtual address where the trace buffer should be mapped,</td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>0 on success, !0 else (see <a class="el" href="group__l4sigma0__api.html#gac516c2a60f166ad34a291dece7481488" title="Get a user readable error messages for the return codes.">l4sigma0_map_errstr()</a>). </dd></dl>

</div>
</div>
<a class="anchor" id="gab6adab01ac509e691c259f3985d472cf"></a><!-- doxytag: member="sigma0.h::l4sigma0_debug_dump" ref="gab6adab01ac509e691c259f3985d472cf" args="(l4_cap_idx_t sigma0)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void l4sigma0_debug_dump </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__l4__cap__api.html#ga1445e923ce73029130d569d6e69a4dd8">l4_cap_idx_t</a>&nbsp;</td>
          <td class="paramname"> <em>sigma0</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Request sigma0 to dump internal debug information. </p>
<p>The debug information, such as internal memory maps, as well as statistics about the internal allocators is dumped to the kernel debugger.</p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>sigma0</em>&nbsp;</td><td>the sigma0 thread id. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gae23f5d6323f2cd4934c1ad80b175719a"></a><!-- doxytag: member="sigma0.h::l4sigma0_new_client" ref="gae23f5d6323f2cd4934c1ad80b175719a" args="(l4_cap_idx_t sigma0, l4_cap_idx_t gate)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">int l4sigma0_new_client </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group__l4__cap__api.html#ga1445e923ce73029130d569d6e69a4dd8">l4_cap_idx_t</a>&nbsp;</td>
          <td class="paramname"> <em>sigma0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group__l4__cap__api.html#ga1445e923ce73029130d569d6e69a4dd8">l4_cap_idx_t</a>&nbsp;</td>
          <td class="paramname"> <em>gate</em></td><td>&nbsp;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td><td></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Create a new IPC gate for a new Sigma0 client. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>sigma0</em>&nbsp;</td><td>Capability selector for sigma0 gate. </td></tr>
    <tr><td valign="top"></td><td valign="top"><em>gate</em>&nbsp;</td><td>Capability selector to use for the new gate. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gac516c2a60f166ad34a291dece7481488"></a><!-- doxytag: member="sigma0.h::l4sigma0_map_errstr" ref="gac516c2a60f166ad34a291dece7481488" args="(int err)" -->
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">char const * l4sigma0_map_errstr </td>
          <td>(</td>
          <td class="paramtype">int&nbsp;</td>
          <td class="paramname"> <em>err</em></td>
          <td>&nbsp;)&nbsp;</td>
          <td><code> [inline]</code></td>
        </tr>
      </table>
</div>
<div class="memdoc">

<p>Get a user readable error messages for the return codes. </p>
<dl><dt><b>Parameters:</b></dt><dd>
  <table border="0" cellspacing="2" cellpadding="0">
    <tr><td valign="top"></td><td valign="top"><em>err</em>&nbsp;</td><td>the error code reported by the *map* functions. </td></tr>
  </table>
  </dd>
</dl>
<dl class="return"><dt><b>Returns:</b></dt><dd>a string containing the error message. </dd></dl>

<p>Definition at line <a class="el" href="sigma0_8h_source.html#l00208">208</a> of file <a class="el" href="sigma0_8h_source.html">sigma0.h</a>.</p>

</div>
</div>
</div>
    <div style="background-color: #fff; border-width: 1px 0 0 0; border-color: #000; border-style: solid; text-align: center; margin-top: 10px">
    L4Re - L4 Runtime Environment
    </div>
   </div>
  </body>
</html>
