The Blinking Led Project
========================

The objectives of this project is to design, implement and simulate  an fpga virtual composant in
differents languages to compare performance of each.

Languages/tools
===============
VHDL
----
Simulate with Ghdl.

Verilog
-------
Simulate with icarus and verilator.

Migen
-----

Simulate with same tools than for verilog

Chisel
------

Simulate in scala

Clash ?
-------

Maybe
