<module name="MCU_CPSW0_ECC" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="CPSW_ECC_REV" acronym="CPSW_ECC_REV" offset="0x0" width="32" description="Revision parameters">
    <bitfield id="SCHEME" width="2" begin="31" end="30" resetval="0x1" description="Scheme" range="" rwaccess="R"/>
    <bitfield id="BU" width="2" begin="29" end="28" resetval="0x2" description="bu" range="" rwaccess="R"/>
    <bitfield id="MODULE_ID" width="12" begin="27" end="16" resetval="0x6A0" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x1C" description="RTL version" range="" rwaccess="R"/>
    <bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x2" description="Major version" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom version" range="" rwaccess="R"/>
    <bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x0" description="Minor version" range="" rwaccess="R"/>
  </register>
  <register id="CPSW_ECC_VECTOR" acronym="CPSW_ECC_VECTOR" offset="0x8" width="32" description="ECC Vector Register">
    <bitfield id="RESERVED" width="7" begin="31" end="25" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RD_SVBUS_DONE" width="1" begin="24" end="24" resetval="0x0" description="Status to indicate if read on serial VBUS is complete, write of any value will clear this bit." range="" rwaccess="RW1C"/>
    <bitfield id="RD_SVBUS_ADDRESS" width="8" begin="23" end="16" resetval="0x0" description="Read address" range="" rwaccess="RW"/>
    <bitfield id="RD_SVBUS" width="1" begin="15" end="15" resetval="0x0" description="Write 1 to trigger a read on the serial VBUS" range="" rwaccess="RW1S"/>
    <bitfield id="RESERVED" width="4" begin="14" end="11" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="ECC_VECTOR" width="11" begin="10" end="0" resetval="0x0" description="Value written to select the corresponding ECC RAM for CPSW0_CONTROL or status" range="" rwaccess="RW"/>
  </register>
  <register id="CPSW_ECC_STAT" acronym="CPSW_ECC_STAT" offset="0xC" width="32" description="Misc Status">
    <bitfield id="RESERVED" width="21" begin="31" end="11" resetval="0xX" description="" range="" rwaccess="R"/>
    <bitfield id="NUM_RAMS" width="11" begin="10" end="0" resetval="0x14" description="Indicates the number of RAMS serviced by the ECC aggregator" range="" rwaccess="R"/>
  </register>
  <register id="CPSW_ECC_SEC_EOI_REG" acronym="CPSW_ECC_SEC_EOI_REG" offset="0x3C" width="32" description="EOI Register The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="" rwaccess="RW1S"/>
  </register>
  <register id="CPSW_ECC_SEC_STATUS_REG0" acronym="CPSW_ECC_SEC_STATUS_REG0" offset="0x40" width="32" description="Interrupt Status Register 0">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RAMECC19_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for ramecc19_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC18_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for ramecc18_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC17_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for ramecc17_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC16_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for ramecc16_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC15_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for ramecc15_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC14_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for ramecc14_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC13_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for ramecc13_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC12_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for ramecc12_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC11_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for ramecc11_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC10_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for ramecc10_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC9_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for ramecc9_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC8_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for ramecc8_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC7_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for ramecc7_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC6_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for ramecc6_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC5_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for ramecc5_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC4_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for ramecc4_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC3_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for ramecc3_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC2_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for ramecc2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC1_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for ramecc1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC0_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for ramecc0_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CPSW_ECC_SEC_ENABLE_SET_REG0" acronym="CPSW_ECC_SEC_ENABLE_SET_REG0" offset="0x80" width="32" description="Interrupt Enable Set Register 0">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RAMECC19_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for ramecc19_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC18_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for ramecc18_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC17_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for ramecc17_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC16_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for ramecc16_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC15_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for ramecc15_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC14_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for ramecc14_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC13_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for ramecc13_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC12_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for ramecc12_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC11_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for ramecc11_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC10_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for ramecc10_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC9_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for ramecc9_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC8_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for ramecc8_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC7_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for ramecc7_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC6_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for ramecc6_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC5_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for ramecc5_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC4_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for ramecc4_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC3_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for ramecc3_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC2_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for ramecc2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC1_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for ramecc1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC0_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for ramecc0_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CPSW_ECC_SEC_ENABLE_CLR_REG0" acronym="CPSW_ECC_SEC_ENABLE_CLR_REG0" offset="0xC0" width="32" description="Interrupt Enable Clear Register 0">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RAMECC19_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for ramecc19_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC18_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for ramecc18_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC17_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for ramecc17_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC16_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for ramecc16_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC15_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for ramecc15_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC14_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for ramecc14_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC13_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for ramecc13_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC12_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for ramecc12_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC11_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for ramecc11_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC10_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for ramecc10_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC9_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for ramecc9_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC8_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for ramecc8_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC7_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for ramecc7_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC6_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for ramecc6_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC5_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for ramecc5_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC4_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for ramecc4_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC3_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for ramecc3_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC2_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for ramecc2_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC1_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for ramecc1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC0_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for ramecc0_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="CPSW_ECC_DED_EOI_REG" acronym="CPSW_ECC_DED_EOI_REG" offset="0x13C" width="32" description="EOI Register The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="EOI_WR" width="1" begin="0" end="0" resetval="0x0" description="EOI Register" range="" rwaccess="RW1S"/>
  </register>
  <register id="CPSW_ECC_DED_STATUS_REG0" acronym="CPSW_ECC_DED_STATUS_REG0" offset="0x140" width="32" description="Interrupt Status Register 0">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RAMECC19_PEND" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Pending Status for ramecc19_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC18_PEND" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Pending Status for ramecc18_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC17_PEND" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Pending Status for ramecc17_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC16_PEND" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Pending Status for ramecc16_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC15_PEND" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Pending Status for ramecc15_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC14_PEND" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Pending Status for ramecc14_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC13_PEND" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Pending Status for ramecc13_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC12_PEND" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Pending Status for ramecc12_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC11_PEND" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Pending Status for ramecc11_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC10_PEND" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Pending Status for ramecc10_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC9_PEND" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Pending Status for ramecc9_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC8_PEND" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Pending Status for ramecc8_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC7_PEND" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Pending Status for ramecc7_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC6_PEND" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Pending Status for ramecc6_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC5_PEND" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Pending Status for ramecc5_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC4_PEND" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Pending Status for ramecc4_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC3_PEND" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Pending Status for ramecc3_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC2_PEND" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Pending Status for ramecc2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC1_PEND" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Pending Status for ramecc1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC0_PEND" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Pending Status for ramecc0_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CPSW_ECC_DED_ENABLE_SET_REG0" acronym="CPSW_ECC_DED_ENABLE_SET_REG0" offset="0x180" width="32" description="Interrupt Enable Set Register 0">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RAMECC19_ENABLE_SET" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Set Register for ramecc19_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC18_ENABLE_SET" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Set Register for ramecc18_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC17_ENABLE_SET" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Set Register for ramecc17_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC16_ENABLE_SET" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Set Register for ramecc16_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC15_ENABLE_SET" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Set Register for ramecc15_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC14_ENABLE_SET" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Set Register for ramecc14_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC13_ENABLE_SET" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Set Register for ramecc13_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC12_ENABLE_SET" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Set Register for ramecc12_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC11_ENABLE_SET" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Set Register for ramecc11_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC10_ENABLE_SET" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Set Register for ramecc10_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC9_ENABLE_SET" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Set Register for ramecc9_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC8_ENABLE_SET" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Set Register for ramecc8_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC7_ENABLE_SET" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Set Register for ramecc7_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC6_ENABLE_SET" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Set Register for ramecc6_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC5_ENABLE_SET" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Set Register for ramecc5_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC4_ENABLE_SET" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Set Register for ramecc4_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC3_ENABLE_SET" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Set Register for ramecc3_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC2_ENABLE_SET" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Set Register for ramecc2_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC1_ENABLE_SET" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Set Register for ramecc1_pend" range="" rwaccess="RW1S"/>
    <bitfield id="RAMECC0_ENABLE_SET" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Set Register for ramecc0_pend" range="" rwaccess="RW1S"/>
  </register>
  <register id="CPSW_ECC_DED_ENABLE_CLR_REG0" acronym="CPSW_ECC_DED_ENABLE_CLR_REG0" offset="0x1C0" width="32" description="Interrupt Enable Clear Register 0">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="RAMECC19_ENABLE_CLR" width="1" begin="19" end="19" resetval="0x0" description="Interrupt Enable Clear Register for ramecc19_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC18_ENABLE_CLR" width="1" begin="18" end="18" resetval="0x0" description="Interrupt Enable Clear Register for ramecc18_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC17_ENABLE_CLR" width="1" begin="17" end="17" resetval="0x0" description="Interrupt Enable Clear Register for ramecc17_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC16_ENABLE_CLR" width="1" begin="16" end="16" resetval="0x0" description="Interrupt Enable Clear Register for ramecc16_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC15_ENABLE_CLR" width="1" begin="15" end="15" resetval="0x0" description="Interrupt Enable Clear Register for ramecc15_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC14_ENABLE_CLR" width="1" begin="14" end="14" resetval="0x0" description="Interrupt Enable Clear Register for ramecc14_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC13_ENABLE_CLR" width="1" begin="13" end="13" resetval="0x0" description="Interrupt Enable Clear Register for ramecc13_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC12_ENABLE_CLR" width="1" begin="12" end="12" resetval="0x0" description="Interrupt Enable Clear Register for ramecc12_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC11_ENABLE_CLR" width="1" begin="11" end="11" resetval="0x0" description="Interrupt Enable Clear Register for ramecc11_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC10_ENABLE_CLR" width="1" begin="10" end="10" resetval="0x0" description="Interrupt Enable Clear Register for ramecc10_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC9_ENABLE_CLR" width="1" begin="9" end="9" resetval="0x0" description="Interrupt Enable Clear Register for ramecc9_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC8_ENABLE_CLR" width="1" begin="8" end="8" resetval="0x0" description="Interrupt Enable Clear Register for ramecc8_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC7_ENABLE_CLR" width="1" begin="7" end="7" resetval="0x0" description="Interrupt Enable Clear Register for ramecc7_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC6_ENABLE_CLR" width="1" begin="6" end="6" resetval="0x0" description="Interrupt Enable Clear Register for ramecc6_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC5_ENABLE_CLR" width="1" begin="5" end="5" resetval="0x0" description="Interrupt Enable Clear Register for ramecc5_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC4_ENABLE_CLR" width="1" begin="4" end="4" resetval="0x0" description="Interrupt Enable Clear Register for ramecc4_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC3_ENABLE_CLR" width="1" begin="3" end="3" resetval="0x0" description="Interrupt Enable Clear Register for ramecc3_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC2_ENABLE_CLR" width="1" begin="2" end="2" resetval="0x0" description="Interrupt Enable Clear Register for ramecc2_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC1_ENABLE_CLR" width="1" begin="1" end="1" resetval="0x0" description="Interrupt Enable Clear Register for ramecc1_pend" range="" rwaccess="RW1C"/>
    <bitfield id="RAMECC0_ENABLE_CLR" width="1" begin="0" end="0" resetval="0x0" description="Interrupt Enable Clear Register for ramecc0_pend" range="" rwaccess="RW1C"/>
  </register>
  <register id="CPSW_ECC_AGGR_ENABLE_SET" acronym="CPSW_ECC_AGGR_ENABLE_SET" offset="0x200" width="32" description="AGGR interrupt enable set Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable set for svbus timeout errors" range="" rwaccess="RW1S"/>
    <bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable set for parity errors" range="" rwaccess="RW1S"/>
  </register>
  <register id="CPSW_ECC_AGGR_ENABLE_CLR" acronym="CPSW_ECC_AGGR_ENABLE_CLR" offset="0x204" width="32" description="AGGR interrupt enable clear Register">
    <bitfield id="RESERVED" width="30" begin="31" end="2" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="1" begin="1" end="1" resetval="0x0" description="interrupt enable clear for svbus timeout errors" range="" rwaccess="RW1C"/>
    <bitfield id="PARITY" width="1" begin="0" end="0" resetval="0x0" description="interrupt enable clear for parity errors" range="" rwaccess="RW1C"/>
  </register>
  <register id="CPSW_ECC_AGGR_STATUS_SET" acronym="CPSW_ECC_AGGR_STATUS_SET" offset="0x208" width="32" description="AGGR interrupt status set Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status set for svbus timeout errors" range="" rwaccess="RWincr"/>
    <bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status set for parity errors" range="" rwaccess="RWincr"/>
  </register>
  <register id="CPSW_ECC_AGGR_STATUS_CLR" acronym="CPSW_ECC_AGGR_STATUS_CLR" offset="0x20C" width="32" description="AGGR interrupt status clear Register">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0xX" description="" range="" rwaccess="RW"/>
    <bitfield id="TIMEOUT" width="2" begin="3" end="2" resetval="0x0" description="interrupt status clear for svbus timeout errors" range="" rwaccess="RWdecr"/>
    <bitfield id="PARITY" width="2" begin="1" end="0" resetval="0x0" description="interrupt status clear for parity errors" range="" rwaccess="RWdecr"/>
  </register>
</module>
