==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2023.2 (64-bit)
Tool Version Limit: 2023.10
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

==============================================================
INFO: [HLS 200-1505] Using default flow_target 'vivado'
INFO: [HLS 200-1510] Running: config_array_partition -throughput_driven off 
INFO: [HLS 200-1510] Running: set_part xcu50-fsvh2104-2-e 
INFO: [HLS 200-1611] Setting target device to 'xcu50-fsvh2104-2-e'
INFO: [HLS 200-1510] Running: create_clock -period 8 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 8ns.
INFO: [HLS 200-1510] Running: set_directive_pipeline -off encode/encode_label0 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off encode/encode_label1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off decode/decode_label2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off decode/decode_label3 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off reset/reset_label4 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off reset/reset_label5 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off reset/reset_label6 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off reset/reset_label7 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off filtez/filtez_label8 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off quantl/quantl_label9 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off upzero/upzero_label10 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off upzero/upzero_label11 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off adpcm_main/adpcm_main_label12 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off adpcm_main/adpcm_main_label13 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off adpcm_main 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off abs 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off logscl 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off scalel 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off uppol2 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off uppol1 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off logsch 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off encode 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off decode 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off reset 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off filtez 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off filtep 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off quantl 
INFO: [HLS 200-1510] Running: set_directive_pipeline -off upzero 
INFO: [HLS 200-1510] Running: set_directive_inline -off abs 
INFO: [HLS 200-1510] Running: set_directive_inline -off logscl 
INFO: [HLS 200-1510] Running: set_directive_inline -off scalel 
INFO: [HLS 200-1510] Running: set_directive_inline -off uppol2 
INFO: [HLS 200-1510] Running: set_directive_inline -off uppol1 
INFO: [HLS 200-1510] Running: set_directive_inline -off logsch 
INFO: [HLS 200-1510] Running: set_directive_inline -off encode 
INFO: [HLS 200-1510] Running: set_directive_inline -off decode 
INFO: [HLS 200-1510] Running: set_directive_inline -off reset 
INFO: [HLS 200-1510] Running: set_directive_inline -off filtez 
INFO: [HLS 200-1510] Running: set_directive_inline -off filtep 
INFO: [HLS 200-1510] Running: set_directive_inline -off quantl 
INFO: [HLS 200-1510] Running: set_directive_inline -off upzero 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.08 seconds; current allocated memory: 233.750 MB.
INFO: [HLS 200-10] Analyzing design file 'data/benchmarks/adpcm/adpcm.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0.37 seconds. CPU system time: 0.24 seconds. Elapsed time: 0.79 seconds; current allocated memory: 236.594 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 200-1995] There were 1,497 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/ADPCM/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,371 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/ADPCM/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,134 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/ADPCM/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,067 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/ADPCM/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,068 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/ADPCM/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,074 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/ADPCM/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,068 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/ADPCM/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,068 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/ADPCM/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,068 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/ADPCM/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,086 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/ADPCM/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,077 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/ADPCM/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,068 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/ADPCM/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,068 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/ADPCM/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,074 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/ADPCM/solution0/syn/report/csynth_design_size.rpt
INFO: [HLS 200-1995] There were 1,222 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details: /home/gabriel/Documents/UFRGS/RAISE/AHLS/AHLS/data/base_solutions/ADPCM/solution0/syn/report/csynth_design_size.rpt
WARNING: [HLS 214-167] The program may have out of bound array access (data/benchmarks/adpcm/adpcm.c:258:22)
WARNING: [HLS 214-167] The program may have out of bound array access (data/benchmarks/adpcm/adpcm.c:258:38)
WARNING: [HLS 214-167] The program may have out of bound array access (data/benchmarks/adpcm/adpcm.c:392:37)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2.04 seconds. CPU system time: 0.32 seconds. Elapsed time: 6.98 seconds; current allocated memory: 238.766 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 238.766 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 239.738 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 240.520 MB.
INFO: [XFORM 203-102] Automatically partitioning small array 'wh_code_table' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'qq2_code2_table' completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'wh_code_table' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'qq2_code2_table' in dimension 1 completely.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (data/benchmarks/adpcm/adpcm.c:501:12) to (data/benchmarks/adpcm/adpcm.c:505:5) in function 'quantl'... converting 4 basic blocks.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.16 seconds; current allocated memory: 264.641 MB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.17 seconds; current allocated memory: 384.648 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'adpcm_main' ...
WARNING: [SYN 201-103] Legalizing function name 'abs' to 'abs_r'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'reset' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 386.613 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 386.613 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filtez' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 387.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 387.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'filtep' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 387.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 387.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'abs_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 387.059 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 387.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'quantl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.04 seconds; current allocated memory: 387.699 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 387.699 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logscl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 388.035 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 388.035 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'scalel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 388.344 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.01 seconds; current allocated memory: 388.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'upzero' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 388.875 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 388.875 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uppol2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 389.160 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 389.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'uppol1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 389.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 389.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'logsch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 389.551 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0.01 seconds; current allocated memory: 389.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.11 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 390.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 390.570 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.14 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 392.895 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 392.895 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'adpcm_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 393.094 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 393.094 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'reset' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'reset'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 393.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filtez' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_16s_32s_48_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'filtez'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.05 seconds; current allocated memory: 395.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'filtep' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_15s_32s_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_32s_47_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'filtep'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 396.340 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'abs_r' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'abs_r'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 396.746 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'quantl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_15ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'quantl'.
INFO: [RTMG 210-279] Implementing memory 'adpcm_main_quantl_decis_levl_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'adpcm_main_quantl_quant26bt_pos_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'adpcm_main_quantl_quant26bt_neg_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.02 seconds; current allocated memory: 397.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logscl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'logscl'.
INFO: [RTMG 210-279] Implementing memory 'adpcm_main_logscl_wl_code_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 398.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'scalel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'scalel'.
INFO: [RTMG 210-279] Implementing memory 'adpcm_main_scalel_ilb_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 398.957 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'upzero' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'upzero'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 399.754 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uppol2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'uppol2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 401.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'uppol1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_64_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'uppol1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.03 seconds; current allocated memory: 402.152 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'logsch' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_11_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'logsch'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 402.922 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'encode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_14s_15ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_11ns_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15s_32s_47_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15ns_31_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'encode'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 405.129 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'decode' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_14s_15ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15s_32s_47_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_16s_15ns_31_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_7s_39_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_4_2_14_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'decode'.
INFO: [RTMG 210-279] Implementing memory 'adpcm_main_decode_qq6_code6_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.12 seconds; current allocated memory: 410.195 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'adpcm_main' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'adpcm_main/in_data' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adpcm_main/encoded' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'adpcm_main/decoded' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'adpcm_main' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'dec_detl' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'detl' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dec_deth' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'deth' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rlt2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rlt1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'plt2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'plt1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'al2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'al1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'nbl' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rh2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'rh1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ph2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ph1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ah2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ah1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'nbh' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dec_rlt2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dec_rlt1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dec_plt2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dec_plt1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dec_al2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dec_al1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dec_nbl' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dec_rh2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dec_rh1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dec_ph2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dec_ph1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dec_ah2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dec_ah1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'dec_nbh' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'il' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xout1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'xout2' is power-on initialization.
INFO: [RTGEN 206-100] Finished creating RTL model for 'adpcm_main'.
INFO: [RTMG 210-278] Implementing memory 'adpcm_main_delay_dltx_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'adpcm_main_delay_bpl_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'adpcm_main_tqmf_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'adpcm_main_accumc_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-279] Implementing memory 'adpcm_main_h_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'adpcm_main_qq4_code4_table_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 416.145 MB.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 0.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 419.980 MB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 427.344 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for adpcm_main.
INFO: [VLOG 209-307] Generating Verilog RTL for adpcm_main.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 191.83 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 5.13 seconds. CPU system time: 0.77 seconds. Elapsed time: 10.75 seconds; current allocated memory: 195.250 MB.
INFO: [HLS 200-1510] Running: export_design -flow impl -format syn_dcp -rtl verilog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [IMPL 213-8] Starting RTL evaluation using Vivado ...
INFO: [HLS 200-802] Generated output file data/base_solutions/ADPCM/solution0/impl/export.dcp
INFO: [HLS 200-802] Generated output file data/base_solutions/ADPCM/solution0/impl/export.veo
INFO: [HLS 200-111] Finished Command export_design CPU user time: 215.51 seconds. CPU system time: 11.21 seconds. Elapsed time: 400.74 seconds; current allocated memory: 9.086 MB.
