
<!DOCTYPE html>


<html lang="en" data-content_root="../" >

  <head>
    <meta charset="utf-8" />
    <meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta name="viewport" content="width=device-width, initial-scale=1" />

    <title>Struct uart &#8212; docs</title>
  
  
  
  <script data-cfasync="false">
    document.documentElement.dataset.mode = localStorage.getItem("mode") || "";
    document.documentElement.dataset.theme = localStorage.getItem("theme") || "";
  </script>
  
  <!-- Loaded before other Sphinx assets -->
  <link href="../_static/styles/theme.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
<link href="../_static/styles/bootstrap.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
<link href="../_static/styles/pydata-sphinx-theme.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />

  
  <link href="../_static/vendor/fontawesome/6.5.2/css/all.min.css?digest=dfe6caa3a7d634c4db9b" rel="stylesheet" />
  <link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.5.2/webfonts/fa-solid-900.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.5.2/webfonts/fa-brands-400.woff2" />
<link rel="preload" as="font" type="font/woff2" crossorigin href="../_static/vendor/fontawesome/6.5.2/webfonts/fa-regular-400.woff2" />

    <link rel="stylesheet" type="text/css" href="../_static/pygments.css?v=8f2a1f02" />
    <link rel="stylesheet" type="text/css" href="../_static/styles/sphinx-book-theme.css?v=eba8b062" />
    <link rel="stylesheet" type="text/css" href="../_static/collapsible-lists/css/tree_view.css?v=a885cde7" />
  
  <!-- Pre-loaded scripts that we'll load fully later -->
  <link rel="preload" as="script" href="../_static/scripts/bootstrap.js?digest=dfe6caa3a7d634c4db9b" />
<link rel="preload" as="script" href="../_static/scripts/pydata-sphinx-theme.js?digest=dfe6caa3a7d634c4db9b" />
  <script src="../_static/vendor/fontawesome/6.5.2/js/all.min.js?digest=dfe6caa3a7d634c4db9b"></script>

    <script src="../_static/documentation_options.js?v=bd21b5a6"></script>
    <script src="../_static/doctools.js?v=fd6eb6e6"></script>
    <script src="../_static/sphinx_highlight.js?v=6ffebe34"></script>
    <script src="../_static/scripts/sphinx-book-theme.js?v=887ef09a"></script>
    <script src="../_static/collapsible-lists/js/CollapsibleLists.compressed.js?v=73120307"></script>
    <script src="../_static/collapsible-lists/js/apply-collapsible-lists.js?v=660e4f45"></script>
    <script>DOCUMENTATION_OPTIONS.pagename = 'generated/structRP2040_1_1uart';</script>
    <link rel="icon" href="https://www.libre-embedded.com/favicon.ico"/>
    <link rel="index" title="Index" href="../genindex.html" />
    <link rel="search" title="Search" href="../search.html" />
    <link rel="next" title="Struct usbctrl_dpram" href="structRP2040_1_1usbctrl__dpram.html" />
    <link rel="prev" title="Struct timer" href="structRP2040_1_1timer.html" />
  <meta name="viewport" content="width=device-width, initial-scale=1"/>
  <meta name="docsearch:language" content="en"/>
  </head>
  
  
  <body data-bs-spy="scroll" data-bs-target=".bd-toc-nav" data-offset="180" data-bs-root-margin="0px 0px -60%" data-default-mode="">

  
  
  <div id="pst-skip-link" class="skip-link d-print-none"><a href="#main-content">Skip to main content</a></div>
  
  <div id="pst-scroll-pixel-helper"></div>
  
  <button type="button" class="btn rounded-pill" id="pst-back-to-top">
    <i class="fa-solid fa-arrow-up"></i>Back to top</button>

  
  <input type="checkbox"
          class="sidebar-toggle"
          id="pst-primary-sidebar-checkbox"/>
  <label class="overlay overlay-primary" for="pst-primary-sidebar-checkbox"></label>
  
  <input type="checkbox"
          class="sidebar-toggle"
          id="pst-secondary-sidebar-checkbox"/>
  <label class="overlay overlay-secondary" for="pst-secondary-sidebar-checkbox"></label>
  
  <div class="search-button__wrapper">
    <div class="search-button__overlay"></div>
    <div class="search-button__search-container">
<form class="bd-search d-flex align-items-center"
      action="../search.html"
      method="get">
  <i class="fa-solid fa-magnifying-glass"></i>
  <input type="search"
         class="form-control"
         name="q"
         id="search-input"
         placeholder="Search..."
         aria-label="Search..."
         autocomplete="off"
         autocorrect="off"
         autocapitalize="off"
         spellcheck="false"/>
  <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd>K</kbd></span>
</form></div>
  </div>

  <div class="pst-async-banner-revealer d-none">
  <aside id="bd-header-version-warning" class="d-none d-print-none" aria-label="Version warning"></aside>
</div>

  
    <header class="bd-header navbar navbar-expand-lg bd-navbar d-print-none">
    </header>
  

  <div class="bd-container">
    <div class="bd-container__inner bd-page-width">
      
      
      
      <div class="bd-sidebar-primary bd-sidebar">
        

  
  <div class="sidebar-header-items sidebar-primary__section">
    
    
    
    
  </div>
  
    <div class="sidebar-primary-items__start sidebar-primary__section">
        <div class="sidebar-primary-item">

  
    
  

<a class="navbar-brand logo" href="../index.html">
  
  
  
  
  
    
    
      
    
    
    <img src="https://www.libre-embedded.com/static/png/chip-circle-bootstrap/128x128.png" class="logo__image only-light" alt="docs - Home"/>
    <script>document.write(`<img src="https://www.libre-embedded.com/static/png/chip-circle-bootstrap/128x128.png" class="logo__image only-dark" alt="docs - Home"/>`);</script>
  
  
</a></div>
        <div class="sidebar-primary-item">

 <script>
 document.write(`
   <button class="btn search-button-field search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass"></i>
    <span class="search-button__default-text">Search</span>
    <span class="search-button__kbd-shortcut"><kbd class="kbd-shortcut__modifier">Ctrl</kbd>+<kbd class="kbd-shortcut__modifier">K</kbd></span>
   </button>
 `);
 </script></div>
        <div class="sidebar-primary-item"><nav class="bd-links bd-docs-nav" aria-label="Main">
    <div class="bd-toc-item navbar-nav active">
        <p aria-level="2" class="caption" role="heading"><span class="caption-text">Interface Documentation</span></p>
<ul class="current nav bd-sidenav">
<li class="toctree-l1 current active has-children"><a class="reference internal" href="root.html">Library API</a><details open="open"><summary><span class="toctree-toggle" role="presentation"><i class="fa-solid fa-chevron-down"></i></span></summary><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="namespace_RP2040.html">Namespace RP2040</a></li>
<li class="toctree-l2"><a class="reference internal" href="conceptRP2040_1_1byte__size.html">Concept byte_size</a></li>
<li class="toctree-l2"><a class="reference internal" href="conceptRP2040_1_1ifgen__struct.html">Concept ifgen_struct</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1adc.html">Struct adc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1busctrl.html">Struct busctrl</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1clocks.html">Struct clocks</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1dma.html">Struct dma</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1dma__control.html">Struct dma_control</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1dma__debug.html">Struct dma_debug</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1i2c.html">Struct i2c</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1interrupt__cluster.html">Struct interrupt_cluster</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1io__bank.html">Struct io_bank</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1io__qspi.html">Struct io_qspi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pads__bank.html">Struct pads_bank</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pads__qspi.html">Struct pads_qspi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pio.html">Struct pio</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pio__interrupt__cluster.html">Struct pio_interrupt_cluster</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pio__sm.html">Struct pio_sm</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pll__sys.html">Struct pll_sys</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1ppb.html">Struct ppb</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1psm.html">Struct psm</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1pwm.html">Struct pwm</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1resets.html">Struct resets</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1rosc.html">Struct rosc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1rtc.html">Struct rtc</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1sio.html">Struct sio</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1spi.html">Struct spi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1syscfg.html">Struct syscfg</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1sysinfo.html">Struct sysinfo</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1tbman.html">Struct tbman</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1timer.html">Struct timer</a></li>
<li class="toctree-l2 current active"><a class="current reference internal" href="#">Struct uart</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1usbctrl__dpram.html">Struct usbctrl_dpram</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1usbctrl__regs.html">Struct usbctrl_regs</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1vreg__and__chip__reset.html">Struct vreg_and_chip_reset</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1watchdog.html">Struct watchdog</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xip__ctrl.html">Struct xip_ctrl</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xip__ssi.html">Struct xip_ssi</a></li>
<li class="toctree-l2"><a class="reference internal" href="structRP2040_1_1xosc.html">Struct xosc</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_BUSCTRL__PERFSEL_8h_1a91ea0d6cf206bdb8c1d14baddba930b9.html">Enum BUSCTRL_PERFSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a538de767e8970cc3ad10111eef4223b2.html">Enum CLOCKS_CLK_ADC_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ae4c9b948e6d8e4d6b52f3dcf7f82d013.html">Enum CLOCKS_CLK_GPOUT0_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1ae9e37ac43e0545cc1c2304753ab4af4d.html">Enum CLOCKS_CLK_GPOUT1_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1aa07fd69b38b19b6e1c68c5b912c600f9.html">Enum CLOCKS_CLK_GPOUT2_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1a5525fdaf8fc994805cf9dfeaa9ed7594.html">Enum CLOCKS_CLK_GPOUT3_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1a4e17fc805aa2734f9a7e0eb5c7da8e1f.html">Enum CLOCKS_CLK_PERI_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a5d6f4ad6838e30d915c48b93b521ac40.html">Enum CLOCKS_CLK_REF_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__REF__CTRL__SRC_8h_1a7077a7e0a8404fc43f9dea61815b1fff.html">Enum CLOCKS_CLK_REF_CTRL_SRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1ad714821df0446576d8bd0920a1dc6791.html">Enum CLOCKS_CLK_RTC_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a83c373ba89043b1c9187d2dd71b6a162.html">Enum CLOCKS_CLK_SYS_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1af633000a50b5a3b95cab2dba3caf9373.html">Enum CLOCKS_CLK_USB_CTRL_AUXSRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_CLOCKS__FC0__SRC__FC0__SRC_8h_1a1edf2efccbbb67db8803dc9feb052aa0.html">Enum CLOCKS_FC0_SRC_FC0_SRC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__DATA__SIZE_8h_1a3e958f711faedc3333374318fea44f08.html">Enum DMA_DATA_SIZE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__SNIFF__CTRL__CALC_8h_1a2b87e13ee6e074361427558978fcae02.html">Enum DMA_SNIFF_CTRL_CALC</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_DMA__TREQ__SEL_8h_1acb739c71946429c5e7de7a20c970f1c7.html">Enum DMA_TREQ_SEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_I2C__IC__CON__SPEED_8h_1ab67aadafa8ffbf95c056a36ddcd265a8.html">Enum I2C_IC_CON_SPEED</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1ae76634199be351525653613c0e5c52bf.html">Enum IO_BANK_GPIO0_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1ae78e6e9d1a3607c4b1b664035e4d6066.html">Enum IO_BANK_GPIO10_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1a5daa6b56d9defad0be0847239f862b1a.html">Enum IO_BANK_GPIO11_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a252dc0a9943bd86b1b73522c2dc32793.html">Enum IO_BANK_GPIO12_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1a91d56d035264b874929bf00485b9157b.html">Enum IO_BANK_GPIO13_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1a6bdb537c4c3df8e550bc356ce389e94e.html">Enum IO_BANK_GPIO14_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1a3c64de7444faf3e6baa8ee9c7dbcf985.html">Enum IO_BANK_GPIO15_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1ad91a5db1ef2b54b66b920d33304a90f9.html">Enum IO_BANK_GPIO16_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1ae0d4f2696f356ca77fc7df9d6865e6d4.html">Enum IO_BANK_GPIO17_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1a13396fe9b0955308778ed0e77e3d8a29.html">Enum IO_BANK_GPIO18_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1a3e62d29edb3d2629382036ea57ce5ea3.html">Enum IO_BANK_GPIO19_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1a1b2bdee7316e75503a495d4eb22c91bb.html">Enum IO_BANK_GPIO1_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a13addbe6e94c79cac718041162a96ffa.html">Enum IO_BANK_GPIO20_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1a08ea3276a9cc40a82be2b5b21fe80d0b.html">Enum IO_BANK_GPIO21_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1a80bed9a176b704e2312e0a66e56f6e57.html">Enum IO_BANK_GPIO22_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a9a24ae70978de1ef32f437d7062456a9.html">Enum IO_BANK_GPIO23_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1ac416b1ba420cc0ede83118abd90b49cf.html">Enum IO_BANK_GPIO24_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1a097165813182192fcf6d9f2429a0aeff.html">Enum IO_BANK_GPIO25_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1a6279936f1db57fd8c9792508129f9012.html">Enum IO_BANK_GPIO26_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1ad88f3c6e1fb05c24037232feb158a3fa.html">Enum IO_BANK_GPIO27_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1ae32f70d90d2b30a76ad996982279424b.html">Enum IO_BANK_GPIO28_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1a6392ab9177e5d5b785b43ce49ec1ae4f.html">Enum IO_BANK_GPIO29_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1a6db378ed5384b2bc9c423f3848910924.html">Enum IO_BANK_GPIO2_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1a0977c3fecd62b856cd128ae21daa405a.html">Enum IO_BANK_GPIO3_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1a7dec36efc41f461c329c45cd609b658f.html">Enum IO_BANK_GPIO4_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1ae80d81332ae40e79f57ce3f9ea23ebf8.html">Enum IO_BANK_GPIO5_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1a91c25f6d12884cf06019f6f9255e21a8.html">Enum IO_BANK_GPIO6_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a529eb025d4ac76c724a17c5ac27e38b7.html">Enum IO_BANK_GPIO7_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1acae6d08b34b919c87584225858ab58ff.html">Enum IO_BANK_GPIO8_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1af20357ddc3bb53d3ff56d73642808f5e.html">Enum IO_BANK_GPIO9_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__OEOVER_8h_1abcd6bb75f6b4475c8de1ddf1259dffd9.html">Enum IO_BANK_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__BANK__OVER_8h_1a7ade5efca0736f34c051d701f991ae22.html">Enum IO_BANK_OVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a9366559bcaa8d352a269824bf2d2205f.html">Enum IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a5792251adfb1c111493249eeee7c20a5.html">Enum IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a03fd6a0102916a744ab4105f4fee5f54.html">Enum IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a90a32833c8412bf171ef47964f64c892.html">Enum IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a8ba4b186e35131ec11eae4b6642a4ed0.html">Enum IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1aabde7b66ee51755f396a39b7dab72971.html">Enum IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__OEOVER_8h_1aa43402a1c2198ffe23a2a932f22cdee5.html">Enum IO_QSPI_OEOVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_IO__QSPI__OVER_8h_1a101072d036734583cc6ac57fdd444b0e.html">Enum IO_QSPI_OVER</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__BANK__DRIVE_8h_1a029394b85dc84a7b5b76ef1d6b22b1fa.html">Enum PADS_BANK_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PADS__QSPI__DRIVE_8h_1aba00e8934a3273c49acf20c82d88b2f8.html">Enum PADS_QSPI_DRIVE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_PWM__DIVMODE_8h_1a71722f72b7f69cd3c2b487c67b8080ce.html">Enum PWM_DIVMODE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__CTRL__ENABLE_8h_1a3570faca3972fd3da6afb00bbd217276.html">Enum ROSC_CTRL_ENABLE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__CTRL__FREQ__RANGE_8h_1a0ebff2e60693c15a35356f0ccb4bfc9e.html">Enum ROSC_CTRL_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__DIV__DIV_8h_1a8847629124ffea7dd3ad4141c64b74f4.html">Enum ROSC_DIV_DIV</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__FREQA__PASSWD_8h_1a8b16f73fc898ba5e40875b284eeb0724.html">Enum ROSC_FREQA_PASSWD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_ROSC__FREQB__PASSWD_8h_1a7685c62221caa19ef61436d63a3338ee.html">Enum ROSC_FREQB_PASSWD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1a5f36e461ccbecea4a3e0b68ecbdf6618.html">Enum USBCTRL_DPRAM_ENDPOINT_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_USBCTRL__DPRAM__ISO__OFFSET_8h_1ae10683e74bf9aa662192be85b13d914a.html">Enum USBCTRL_DPRAM_ISO_OFFSET</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__CTRLR0__SPI__FRF_8h_1a5e607f6cf8b26adf8cfe17da1f39f831.html">Enum XIP_SSI_CTRLR0_SPI_FRF</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__CTRLR0__TMOD_8h_1a0a19e44e64772621a71f387c1e455435.html">Enum XIP_SSI_CTRLR0_TMOD</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__SPI__CTRLR0__INST__L_8h_1a5c55168b6c6dcfd960e404e21b7469a3.html">Enum XIP_SSI_SPI_CTRLR0_INST_L</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a5d1e8f22429f4624ad07ebfefaa01e88.html">Enum XIP_SSI_SPI_CTRLR0_TRANS_TYPE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__CTRL__ENABLE_8h_1a3f8895aac6a4e34c918d67fe2f083cb9.html">Enum XOSC_CTRL_ENABLE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__CTRL__FREQ__RANGE_8h_1a4d20b2b85550b28fff85dbab673e344b.html">Enum XOSC_CTRL_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="enum_XOSC__STATUS__FREQ__RANGE_8h_1a4c0a3d6fc14dd5b6a6a4f2d6a59bbf08.html">Enum XOSC_STATUS_FREQ_RANGE</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_test__common_8cc_1a840291bc02cba5474a4cb46a9b9566fe.html">Function main(void)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_test__generated_8cc_1a840291bc02cba5474a4cb46a9b9566fe.html">Function main(void)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_test__generated2_8cc_1a840291bc02cba5474a4cb46a9b9566fe.html">Function main(void)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL_8h_1ad73e527db70ffd4ea8d979fff0900256.html">Function RP2040::from_string(const char *, BUSCTRL_PERFSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1af10c56302eb98996fe3a419b63c64875.html">Function RP2040::from_string(const char *, CLOCKS_CLK_ADC_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ada691ce965e3ed555cc570a75a3f174b.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT0_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1a2424d8c92523a4da93b6c3191aa353fb.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT1_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1a0b67863198f6a43a40e5bee978966249.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT2_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1abc1f2a3dd705f5d4f9547a830af3bfa0.html">Function RP2040::from_string(const char *, CLOCKS_CLK_GPOUT3_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1ad46fddfec0e3eddaca6ef8930edb791f.html">Function RP2040::from_string(const char *, CLOCKS_CLK_PERI_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a886c72abd525f917cfa62a90fcce9f63.html">Function RP2040::from_string(const char *, CLOCKS_CLK_REF_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__SRC_8h_1a7dd2f0969e47fdb394c6acbca430784e.html">Function RP2040::from_string(const char *, CLOCKS_CLK_REF_CTRL_SRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1ac915605f64c53317ee5e382e0dc49818.html">Function RP2040::from_string(const char *, CLOCKS_CLK_RTC_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1abbc017deefea3fa9a079ef9eb58d0471.html">Function RP2040::from_string(const char *, CLOCKS_CLK_SYS_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1ae43d2aaab19cc1f79d163c6078a1f68d.html">Function RP2040::from_string(const char *, CLOCKS_CLK_USB_CTRL_AUXSRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__FC0__SRC__FC0__SRC_8h_1a2c783d6efc059e6873f319ebf851c337.html">Function RP2040::from_string(const char *, CLOCKS_FC0_SRC_FC0_SRC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__DATA__SIZE_8h_1a745c295960dcc77db25ef5e3bc39bca1.html">Function RP2040::from_string(const char *, DMA_DATA_SIZE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__SNIFF__CTRL__CALC_8h_1aff42bdae9df90dba3cd3cde082374083.html">Function RP2040::from_string(const char *, DMA_SNIFF_CTRL_CALC&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__TREQ__SEL_8h_1aa745a915043b4a444d1f676ae43e4fd6.html">Function RP2040::from_string(const char *, DMA_TREQ_SEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_I2C__IC__CON__SPEED_8h_1a7a7466c4a6291112b5c0bf2cae7c4ef0.html">Function RP2040::from_string(const char *, I2C_IC_CON_SPEED&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1a989c97e9f750f5dbfa4e88d2a5a07358.html">Function RP2040::from_string(const char *, IO_BANK_GPIO0_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1a67d7bfd831d8fa8943562b26a13e6e3e.html">Function RP2040::from_string(const char *, IO_BANK_GPIO10_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1a65f6c256352c42615546163bd0620890.html">Function RP2040::from_string(const char *, IO_BANK_GPIO11_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a4b14e8b3ad12249750f97ddeb6307f35.html">Function RP2040::from_string(const char *, IO_BANK_GPIO12_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1a23f3fcd57b863af6bae3d57a733e1243.html">Function RP2040::from_string(const char *, IO_BANK_GPIO13_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1ac192d64dfc6c7359d7a63c0d8e34bba6.html">Function RP2040::from_string(const char *, IO_BANK_GPIO14_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1ab031fa763032b08132b38dbe154bfc52.html">Function RP2040::from_string(const char *, IO_BANK_GPIO15_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1a01e71684f576d605dee65e41e78b52f0.html">Function RP2040::from_string(const char *, IO_BANK_GPIO16_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1a7f6a4904ac32327267c1656546f342ac.html">Function RP2040::from_string(const char *, IO_BANK_GPIO17_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1ac77cb38ea5123563b2cc1f8440339984.html">Function RP2040::from_string(const char *, IO_BANK_GPIO18_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1a24db16b09881e458cd332f5e9345263f.html">Function RP2040::from_string(const char *, IO_BANK_GPIO19_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1a68aff1cfa74afe46df3d3f61d6368748.html">Function RP2040::from_string(const char *, IO_BANK_GPIO1_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a9d02e0af542482e0bcb9b64b84bbf772.html">Function RP2040::from_string(const char *, IO_BANK_GPIO20_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1a1396f7740a98d7ca9ecc31aaad60146f.html">Function RP2040::from_string(const char *, IO_BANK_GPIO21_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1a0c76f387eece73a4ca2f30ac14b12f65.html">Function RP2040::from_string(const char *, IO_BANK_GPIO22_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a1fc0aa88dab32334811eac858a87e0c6.html">Function RP2040::from_string(const char *, IO_BANK_GPIO23_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1a8366cab20f4de1e5e497cfa880b41245.html">Function RP2040::from_string(const char *, IO_BANK_GPIO24_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1aa0297599b6890150e6153168256b5c14.html">Function RP2040::from_string(const char *, IO_BANK_GPIO25_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1a84f1d8c499c393681af34055780fa5fc.html">Function RP2040::from_string(const char *, IO_BANK_GPIO26_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1a91d845b5581d2ad6ca07528b3ad92b58.html">Function RP2040::from_string(const char *, IO_BANK_GPIO27_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1a582c0ee84bd343c4c35bf5a873d9b5cc.html">Function RP2040::from_string(const char *, IO_BANK_GPIO28_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1a8b9cfa60a212f7b6b30c22ebed6299c9.html">Function RP2040::from_string(const char *, IO_BANK_GPIO29_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1a533ad8973d708be890677943d93b5989.html">Function RP2040::from_string(const char *, IO_BANK_GPIO2_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1a30b6a70e6136aeb07e56ecbe237d6a1f.html">Function RP2040::from_string(const char *, IO_BANK_GPIO3_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1acc9f3a64d610ab7e5cb396739205d0d5.html">Function RP2040::from_string(const char *, IO_BANK_GPIO4_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1a38aa345e13da7bb18fa3a71e341d2a75.html">Function RP2040::from_string(const char *, IO_BANK_GPIO5_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1a08061355f9752f0469fc6cd33bb34a1b.html">Function RP2040::from_string(const char *, IO_BANK_GPIO6_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a89243a5ebfedc174dcd1726a89e415d7.html">Function RP2040::from_string(const char *, IO_BANK_GPIO7_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1ae7ced33be86afd41ee90a3ce29c221ed.html">Function RP2040::from_string(const char *, IO_BANK_GPIO8_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1a6e1c9779e2f50b48c1e786375aa9a99f.html">Function RP2040::from_string(const char *, IO_BANK_GPIO9_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OEOVER_8h_1a3cd34257d31ee8518c48a1c37c34ff57.html">Function RP2040::from_string(const char *, IO_BANK_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OVER_8h_1afba5c1b479836c2527d1b76d259357a1.html">Function RP2040::from_string(const char *, IO_BANK_OVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a81976f291539dc6a90ce3e6dc252c0ae.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1ad37b083a1a6605451a6acba538e2253a.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a761f16bf7ec164a18d24e8212c35722e.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a180f5a664bcdf1646af84f693375e8b5.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1af619ff15af8a53ec0392176672156d8a.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1a023e87878a3394eedaf5504ffec3f851.html">Function RP2040::from_string(const char *, IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OEOVER_8h_1a62cb92ae43bbf0dfe4c0bccdd4fd5715.html">Function RP2040::from_string(const char *, IO_QSPI_OEOVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OVER_8h_1af4404f3178452c93dd04ab503124177d.html">Function RP2040::from_string(const char *, IO_QSPI_OVER&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK__DRIVE_8h_1a192b66c28dced37b0a7f1a6db1ab00f9.html">Function RP2040::from_string(const char *, PADS_BANK_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__DRIVE_8h_1a280e3d78c375aafc0cba9717c93f50ff.html">Function RP2040::from_string(const char *, PADS_QSPI_DRIVE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__DIVMODE_8h_1ae1186d521494005120a18e6899931edc.html">Function RP2040::from_string(const char *, PWM_DIVMODE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__ENABLE_8h_1ac21d9eaa29308b37dc27ade9bf318b0a.html">Function RP2040::from_string(const char *, ROSC_CTRL_ENABLE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__FREQ__RANGE_8h_1aef7a55da107efa799c6b9b20c59d2617.html">Function RP2040::from_string(const char *, ROSC_CTRL_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__DIV__DIV_8h_1acd343d8509d0bf69a9ab65ba930fe267.html">Function RP2040::from_string(const char *, ROSC_DIV_DIV&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQA__PASSWD_8h_1a12a81d28c957bc7d3b11ad033ee79e30.html">Function RP2040::from_string(const char *, ROSC_FREQA_PASSWD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQB__PASSWD_8h_1ad01541112286c190686befb17fcdf650.html">Function RP2040::from_string(const char *, ROSC_FREQB_PASSWD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1a0220c7c05657f0b681986946beaa6277.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_ENDPOINT_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ISO__OFFSET_8h_1a6d4657aca914f36f843ca5139f75fc35.html">Function RP2040::from_string(const char *, USBCTRL_DPRAM_ISO_OFFSET&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__SPI__FRF_8h_1aa82a146ff5caafdeefa18ff56a635d19.html">Function RP2040::from_string(const char *, XIP_SSI_CTRLR0_SPI_FRF&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__TMOD_8h_1aaf081d5bedf99b3e2e5c24c844e6e9e9.html">Function RP2040::from_string(const char *, XIP_SSI_CTRLR0_TMOD&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__INST__L_8h_1aa05679f3418b0205b8b44ddcbf9fc67d.html">Function RP2040::from_string(const char *, XIP_SSI_SPI_CTRLR0_INST_L&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a1c6ea7bd536c0a622c8e9d46a2f14329.html">Function RP2040::from_string(const char *, XIP_SSI_SPI_CTRLR0_TRANS_TYPE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__ENABLE_8h_1aeaf70c93b9b325bdd85f3d002dad8ea5.html">Function RP2040::from_string(const char *, XOSC_CTRL_ENABLE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__FREQ__RANGE_8h_1ac4576136381f416907a240f81d04830e.html">Function RP2040::from_string(const char *, XOSC_CTRL_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__STATUS__FREQ__RANGE_8h_1ae409249f30af95b4622ea79254c265ff.html">Function RP2040::from_string(const char *, XOSC_STATUS_FREQ_RANGE&amp;)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1aec8e46eb5219b21de92ec55c5b0a061f.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a7d4aef984a9b516f241f13f63139aed7.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1aa76943bb8b8229f11207fc06be759644.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a926531f035d4b6da6c3ebf5ddf188756.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a4d45d700d1b99c4cfb9f367675d3907e.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a4854f4487974551a8bbe3eb468e87569.html">Template Function RP2040::handle_endian(T)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1ae27fc5b8c130fa60e93f3d81c493b7ec.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a9a880d1d35be166b5738b83611892bb5.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a2a7a9687de33ac0ecde0c74cad004d3e.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1af8dc268e8962f2335357821937efb14a.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1a074d21d4a89b300ea7d2182e99d374e7.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_common_8h_1afda520f86e08211eef8fc57026dfec52.html">Template Function RP2040::handle_endian_p(T *)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL_8h_1a8381385689b6d931fd2d985248d2bf84.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, BUSCTRL_PERFSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1ae34aecc5b19d346921f25fe4c9c0334c.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_ADC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1aaf881dd7b273d2f7c3c0bf368d281873.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_GPOUT0_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1ad3272235db0a4e165a8f36f93eea1276.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_GPOUT1_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1ae34def65bf114a97649c0071061fd2d2.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_GPOUT2_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1a437a6f97bf87e07d0ef0efefa3effc76.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_GPOUT3_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1aca524092de8820804cb01905e079b1b8.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_PERI_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1adc17ad23775ea2a42cec0c10000362ba.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_REF_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__SRC_8h_1a93b98eafdecbd5e7fac2190dc6de7ab5.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_REF_CTRL_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1a78ea8172b1abc3466c32c9b16d4c156f.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_RTC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a7d1b7f4d6a8583c281ae8484059ee266.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_SYS_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1ae3dde60b45369d9eaf2add6f1d181398.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_CLK_USB_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__FC0__SRC__FC0__SRC_8h_1a9fcf6f291c9dca3f85269d2ae834c79d.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, CLOCKS_FC0_SRC_FC0_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__DATA__SIZE_8h_1a13eecffa3e5de91051397c94d952a7db.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, DMA_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__SNIFF__CTRL__CALC_8h_1a0b5de265af9fd0f915856ca7504b5d1b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, DMA_SNIFF_CTRL_CALC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__TREQ__SEL_8h_1a82dfd628f219250b32705b3eabf08c3e.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, DMA_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_I2C__IC__CON__SPEED_8h_1ab5dd6a60b86b6b24980858c68043d19b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, I2C_IC_CON_SPEED)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1a374386af3d5e0b11c1225d1534aecd2b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1a32acb10b357f132dc7538f5b289a42c0.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO10_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1aefc3e523193c0d1b2a2ecbb7099c55af.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO11_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a964f9540758366d17e1c2108510d87cd.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO12_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1a245044834e52e49063789d6e9a49ce9c.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO13_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1a070a24f2c774f9374a7a7b89f45dab62.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO14_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1a4bbb1cb9cac9f95ed32086c0b17929fd.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO15_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1a6ea59fea34ccb41370ba121a273062c8.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO16_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1a89c1550a47ed678b789c2e0d741a1e38.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO17_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1a42fdbd32f2810becffdb77cfc1487232.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO18_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1af8e33ddfe0a007daf4f09bbae2dcf4f4.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO19_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1abab6d17b6bd2ebd575580fec389f2833.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a508571e76094426d48965ec60eaf4a31.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO20_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1a17d119b7a8acbb5410be58f008c6e77b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO21_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1a17cc14b6aa9b600a231286afec233287.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO22_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a5be60416a18a6e3fe9fea4ce07ea8258.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO23_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1a88d43fe23d3307c166278526452e0cfe.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO24_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1ac17775eaa11fd3061a00380d9da76540.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO25_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1a8fdd33470372387f00d24b1f4b7e1626.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO26_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1a3c27b6133634fce8d19cd4083dc58dad.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO27_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1a4e11f05070a6411616c8d37e17397770.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO28_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1a4e7be6f74f3a68c8d4e563c6ff9e57f4.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO29_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1a9a655cfbf028bf91242a5a3a3d668a32.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1ac15020ad93472d3b64e56cb4851f9210.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1a346e17d850b795756c1ea208e910efa8.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO4_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1adb4192dd85c60090d72beab548c5b5ee.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO5_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1a5e524345499dc99692c368e8fc8117af.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO6_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a6565565a2a0bbd00f09354ba8386995d.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO7_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1a65f9742db6a75cace2d5e90b0167fcbe.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO8_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1af88ebbc4c493e01d9f69bc0090d3de08.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_GPIO9_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OEOVER_8h_1a440a2cc24a0fc3f691ce834b6251eb00.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OVER_8h_1ad41e9ed67682c67d762c514cbc60808b.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_BANK_OVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a8fde21a02e90e27d8121ea92de0f7c31.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1ae105714c93d697ca602dbbbf82e44a90.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a2a78c6979296c909747434da560c04df.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a1e9b25266683ce50f6340bcbd2d3ebdc.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a5db95d0aa290fc0c2c3ec34afbb24405.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1a7ef646cf75662d2844df1593a597b575.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OEOVER_8h_1a8bf8b08b12a6bb260df83ba74ca15a21.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OVER_8h_1a0bc73404a9a6c6d2333b890e934f1853.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, IO_QSPI_OVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK__DRIVE_8h_1a76a4da7bc19044be03b77eac635554f6.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, PADS_BANK_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__DRIVE_8h_1a13618d51ab90c6702ffc21e802a3fe62.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, PADS_QSPI_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__DIVMODE_8h_1aac7d998d632d4ca47749a11c8bea2f43.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, PWM_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__ENABLE_8h_1ac26a9328d83bbbe873638019887d358c.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__FREQ__RANGE_8h_1ae277a3e2d65841d9079048b11debc741.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__DIV__DIV_8h_1aeffb0cda25ad138f8112b65acb9b093e.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_DIV_DIV)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQA__PASSWD_8h_1a290c91e245554b7ab50ed72d54c56d4c.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_FREQA_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQB__PASSWD_8h_1a27463f0c2d16db60fecfc65623b4e24e.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, ROSC_FREQB_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1a9427e53f5322494239399d23af8395b6.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, USBCTRL_DPRAM_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ISO__OFFSET_8h_1af0e1db60ef158a28b955c59c11594303.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, USBCTRL_DPRAM_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__SPI__FRF_8h_1a28469b0f79d8668b9bb0b301bf53bc33.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XIP_SSI_CTRLR0_SPI_FRF)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__TMOD_8h_1a7c8302b06cdf32569d17a26c16cd4cfe.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XIP_SSI_CTRLR0_TMOD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__INST__L_8h_1aecf4213a07ae2c98c48f0cde2c5de480.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XIP_SSI_SPI_CTRLR0_INST_L)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a5d70f6b85d92f4269601b33042e8adc6.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XIP_SSI_SPI_CTRLR0_TRANS_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__ENABLE_8h_1ab61608e0a008220aec3faa4c9599c0e0.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XOSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__FREQ__RANGE_8h_1a4145392ea6889ed21b87a743326007de.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XOSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__STATUS__FREQ__RANGE_8h_1a733de8c6e229d60f250d368fb61e8214.html">Function RP2040::operator&lt;&lt;(std::ostream&amp;, XOSC_STATUS_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_BUSCTRL__PERFSEL_8h_1a6c6a1e5869d758e68f40b308afdd7bbe.html">Function RP2040::to_string(BUSCTRL_PERFSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a97fd9b012e4b7643f628aa5907c3b68c.html">Function RP2040::to_string(CLOCKS_CLK_ADC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1a7c385cce0e4d6a1da347cfc708e556a4.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT0_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1a5dc5c5da7bbf10276c6e23a3cf4db2ef.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT1_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1a26422a2d01506d6b3cde398980a84d45.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT2_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1aebee46d9c35b73af731705f9767e1c4d.html">Function RP2040::to_string(CLOCKS_CLK_GPOUT3_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1a44ccb23d69aaaa0659bce2849816c6bf.html">Function RP2040::to_string(CLOCKS_CLK_PERI_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a5a3a689afd72317c354233c19e4317cc.html">Function RP2040::to_string(CLOCKS_CLK_REF_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__REF__CTRL__SRC_8h_1a8cea234e6eb8ee3a15e0cedfa9226849.html">Function RP2040::to_string(CLOCKS_CLK_REF_CTRL_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1a6230594496687659e47bbccdf3b7fc3b.html">Function RP2040::to_string(CLOCKS_CLK_RTC_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a102eddfaec54200ccc1944ca1a4a7a0e.html">Function RP2040::to_string(CLOCKS_CLK_SYS_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1adc769038d30a62f27d0a4080baa44e80.html">Function RP2040::to_string(CLOCKS_CLK_USB_CTRL_AUXSRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_CLOCKS__FC0__SRC__FC0__SRC_8h_1ab0c389630018ecfb8f826eab9f516898.html">Function RP2040::to_string(CLOCKS_FC0_SRC_FC0_SRC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__DATA__SIZE_8h_1ab2d82bb5907ec53876527adbd25118aa.html">Function RP2040::to_string(DMA_DATA_SIZE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__SNIFF__CTRL__CALC_8h_1a7e9acafc7d91b512a03034df932f40b9.html">Function RP2040::to_string(DMA_SNIFF_CTRL_CALC)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_DMA__TREQ__SEL_8h_1a402c315463b1c749d92f504c19df0d90.html">Function RP2040::to_string(DMA_TREQ_SEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_I2C__IC__CON__SPEED_8h_1ac750dbecce1af4b4eadacff6bfc79e68.html">Function RP2040::to_string(I2C_IC_CON_SPEED)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1a2a70f0075b033382dcf3881a74c1465a.html">Function RP2040::to_string(IO_BANK_GPIO0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1aef5e980826467e80cd4a47e7d776c3d0.html">Function RP2040::to_string(IO_BANK_GPIO10_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1a792d8925a2f49fe2563eca0805a7d941.html">Function RP2040::to_string(IO_BANK_GPIO11_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a5aa7e91be8eb8f8cc8c8c37b25821028.html">Function RP2040::to_string(IO_BANK_GPIO12_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1a513b34c6a9550bf01659972647ece3cd.html">Function RP2040::to_string(IO_BANK_GPIO13_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1a063c0f0c25ed50f5d58cd756a9ec9b1e.html">Function RP2040::to_string(IO_BANK_GPIO14_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1a77efb350fe3808e0d1c01541137d36af.html">Function RP2040::to_string(IO_BANK_GPIO15_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1afebdb55a507404794f84f92e297dcb04.html">Function RP2040::to_string(IO_BANK_GPIO16_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1aa0f8f17367f37e0216a588f74398475b.html">Function RP2040::to_string(IO_BANK_GPIO17_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1ab26d2be3cfefcb6ed79d4a3fb4028254.html">Function RP2040::to_string(IO_BANK_GPIO18_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1a7365340508386bdb3b9cdb57a2a89c1b.html">Function RP2040::to_string(IO_BANK_GPIO19_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1a6fd22e37a0e316c0ae803d4d0188d4a2.html">Function RP2040::to_string(IO_BANK_GPIO1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a9f4896681cbb4c253102cb843c2905da.html">Function RP2040::to_string(IO_BANK_GPIO20_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1aeba4cc7f5c63d64fd7f4e6f915d980a2.html">Function RP2040::to_string(IO_BANK_GPIO21_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1a4a600905902b11e0dd5314fd9d450131.html">Function RP2040::to_string(IO_BANK_GPIO22_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a8b3ed2c87bb766bf41263d4dd3e4f9f3.html">Function RP2040::to_string(IO_BANK_GPIO23_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1a1c46408e5dad35e67af9590d297b9c45.html">Function RP2040::to_string(IO_BANK_GPIO24_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1a838e4bf0625fd2096784ca28c66b93e0.html">Function RP2040::to_string(IO_BANK_GPIO25_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1aabd1510d7f17bf4b5fedeb304765c616.html">Function RP2040::to_string(IO_BANK_GPIO26_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1a76a03e2046051e0df4371e66694ccc8a.html">Function RP2040::to_string(IO_BANK_GPIO27_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1ad99ee21e24ba84891f215947a61a5a92.html">Function RP2040::to_string(IO_BANK_GPIO28_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1aa7cd1fba0198ae9540851091ab314416.html">Function RP2040::to_string(IO_BANK_GPIO29_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1a59e9b153b197a9cac625364a2d9576d4.html">Function RP2040::to_string(IO_BANK_GPIO2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1ae5021878e8a9d53a6d79ffff971c4205.html">Function RP2040::to_string(IO_BANK_GPIO3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1a54033788846062a716280d900e3431b3.html">Function RP2040::to_string(IO_BANK_GPIO4_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1a30d394e4bc5797cdac797251a76de67d.html">Function RP2040::to_string(IO_BANK_GPIO5_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1ad5155beaf5b2ca69985d39917c009668.html">Function RP2040::to_string(IO_BANK_GPIO6_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a6d7b428ffcedd4d77106f5b30df1bfb5.html">Function RP2040::to_string(IO_BANK_GPIO7_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1a17419f096374a91cd6ccb9c4d12eb347.html">Function RP2040::to_string(IO_BANK_GPIO8_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1ae1ce5e909dfee742e4b81096f4a119bd.html">Function RP2040::to_string(IO_BANK_GPIO9_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OEOVER_8h_1a5e992427aaf4fdcedf40fb67334c0c59.html">Function RP2040::to_string(IO_BANK_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__BANK__OVER_8h_1a6d17f66fe732707284b0aef76471c7c6.html">Function RP2040::to_string(IO_BANK_OVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a8d8b03cd096b2871b5e16cfb0898e972.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a94bad3ae13010a42f6b6532b94ddd574.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1abb5354e60bf9cc3eb307b3e38b27631b.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1a5be9abb57b98c76874439e3f724b6148.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a64b63cc2ad36e5f5d453987481408217.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1ae032b1914d933e29be7522ab0cccc174.html">Function RP2040::to_string(IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OEOVER_8h_1a53cccf6e5539df9a76386e1147e80963.html">Function RP2040::to_string(IO_QSPI_OEOVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_IO__QSPI__OVER_8h_1a5ab2c8c1f99eadd821df89dca4d49656.html">Function RP2040::to_string(IO_QSPI_OVER)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__BANK__DRIVE_8h_1ac855e507c6e104b4459e127770689d4f.html">Function RP2040::to_string(PADS_BANK_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PADS__QSPI__DRIVE_8h_1a49b251d6a3ebed500efd0c952de490e9.html">Function RP2040::to_string(PADS_QSPI_DRIVE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_PWM__DIVMODE_8h_1a36241fcbc3bc24bfe44687925d24e6f1.html">Function RP2040::to_string(PWM_DIVMODE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__ENABLE_8h_1a303a1a8ff85995598870000ccfd29c6c.html">Function RP2040::to_string(ROSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__CTRL__FREQ__RANGE_8h_1a9f314b39c43cc23d03c84e2538e22b79.html">Function RP2040::to_string(ROSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__DIV__DIV_8h_1abfee971ca95dcd1e9fbc8516bd37cf67.html">Function RP2040::to_string(ROSC_DIV_DIV)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQA__PASSWD_8h_1a8b585b2980b8b6025e86ba7151f58791.html">Function RP2040::to_string(ROSC_FREQA_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_ROSC__FREQB__PASSWD_8h_1a8b14933c40df91a38dd08439d23b9328.html">Function RP2040::to_string(ROSC_FREQB_PASSWD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1ac8eaa9e02f05a29bad4eb89e73087991.html">Function RP2040::to_string(USBCTRL_DPRAM_ENDPOINT_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_USBCTRL__DPRAM__ISO__OFFSET_8h_1a9cdacc3d011546daa1c1f78b94e91ef5.html">Function RP2040::to_string(USBCTRL_DPRAM_ISO_OFFSET)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__SPI__FRF_8h_1a1c1b22432334801a566d0a26432beb7c.html">Function RP2040::to_string(XIP_SSI_CTRLR0_SPI_FRF)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__CTRLR0__TMOD_8h_1a209a6676d12f0030abcc3c781d01bb92.html">Function RP2040::to_string(XIP_SSI_CTRLR0_TMOD)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__INST__L_8h_1a4f68d533ece47bc709296d130d9cab58.html">Function RP2040::to_string(XIP_SSI_SPI_CTRLR0_INST_L)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1a8485ac1040e82a75e13eb630e8892a15.html">Function RP2040::to_string(XIP_SSI_SPI_CTRLR0_TRANS_TYPE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__ENABLE_8h_1a77475975061b754567fcd720d4980937.html">Function RP2040::to_string(XOSC_CTRL_ENABLE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__CTRL__FREQ__RANGE_8h_1a85ed0a79c46c41eee377af216e32a731.html">Function RP2040::to_string(XOSC_CTRL_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="function_XOSC__STATUS__FREQ__RANGE_8h_1a7d2f35161e60b8837c0ccfe6b3588a32.html">Function RP2040::to_string(XOSC_STATUS_FREQ_RANGE)</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_adc_8h_1a1d4de6bda11dc674b3b7d6ade2a32914.html">Variable RP2040::ADC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_busctrl_8h_1a5a41b954cf1be08b08b1f07519f3c0b0.html">Variable RP2040::BUSCTRL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_clocks_8h_1abfe36d0db3f02ce8363e425c3b938f6d.html">Variable RP2040::CLOCKS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_common_8h_1a1ea4b64e32472c7b863964b734c61840.html">Variable RP2040::default_endian</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dma_8h_1a9a524d0dc47b597b4cbb3e87f9d7ea7b.html">Variable RP2040::DMA</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dma__control_8h_1a6de14d2cde4d2b9ccaf6996c15945a17.html">Variable RP2040::DMA_CONTROL_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_dma__debug_8h_1aefe38c7eb401031588b5a028ae488330.html">Variable RP2040::DMA_DEBUG_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_i2c_8h_1a94df85e2a206d4ccaeb0bd6468a553b0.html">Variable RP2040::I2C0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_i2c_8h_1aeb0332460d1e518c1ca35fdc322889af.html">Variable RP2040::I2C1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_interrupt__cluster_8h_1aab1dc9fec8288be17718e8c2a8cb4552.html">Variable RP2040::INTERRUPT_CLUSTER_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_io__bank_8h_1a0a2be52a99b02814804346c6ac762e40.html">Variable RP2040::IO_BANK0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_io__qspi_8h_1aed84253c950672b80830eb54707a47e4.html">Variable RP2040::IO_QSPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pads__bank_8h_1a629d4262fb879b646a7c9680c1ad905e.html">Variable RP2040::PADS_BANK0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pads__qspi_8h_1a83ec6aef28f8772c448f2c396e5e6dda.html">Variable RP2040::PADS_QSPI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio_8h_1ae575bab16443dfa379076f1c18bcf0cc.html">Variable RP2040::PIO0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio_8h_1a688aad3f740cf43456cabb774981fc99.html">Variable RP2040::PIO1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio__interrupt__cluster_8h_1a9023974561ac718d94176c7df7f168e1.html">Variable RP2040::PIO_INTERRUPT_CLUSTER_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pio__sm_8h_1a7b1e519e4c61b6891ea622c27442e953.html">Variable RP2040::PIO_SM_NULL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pll__sys_8h_1aa153e8c0d55b5b5c68530af75f80656c.html">Variable RP2040::PLL_SYS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pll__sys_8h_1a523b3e17074bcc779d524c90832dfdcf.html">Variable RP2040::PLL_USB</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_ppb_8h_1a3a6b87deb62e990b9fd2ec86f591cf8d.html">Variable RP2040::PPB</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_psm_8h_1a7bab85efe46533f505e53b05424c63a4.html">Variable RP2040::PSM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_pwm_8h_1aca390d4f6b5076074bd006c3fa1eb69a.html">Variable RP2040::PWM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_resets_8h_1afd721b2810df1577ff2814f80791d33a.html">Variable RP2040::RESETS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_rosc_8h_1ac2a09fffd3d1db9fb04c94216a5ca4fe.html">Variable RP2040::ROSC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_rtc_8h_1a8484a1ea4d64efd9da6c009c834935f5.html">Variable RP2040::RTC</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_sio_8h_1a340dc660911d8373c114eeaaac0903a2.html">Variable RP2040::SIO</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_spi_8h_1a290c6b9963ed083d74485595755607aa.html">Variable RP2040::SPI0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_spi_8h_1a8e6eeeb7f88dc4c4d9196ea05f668ae1.html">Variable RP2040::SPI1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_syscfg_8h_1a9ff7f1a9fba56cf8980f545c2f76bb38.html">Variable RP2040::SYSCFG</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_sysinfo_8h_1a7100f052e69cfa90b35e9549e1e04ae8.html">Variable RP2040::SYSINFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_tbman_8h_1a933ab585dea19f1832e146d4e8dd81de.html">Variable RP2040::TBMAN</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_timer_8h_1a082ac41590c7bc2c77fc24c41c54983d.html">Variable RP2040::TIMER</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_uart_8h_1a05de92114bd72e75e99e4d5f3501ad87.html">Variable RP2040::UART0</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_uart_8h_1ae9d24bd6636f97caa1cf701d5cf0856f.html">Variable RP2040::UART1</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usbctrl__dpram_8h_1a91397ada2714c964aa8d61009d5442c1.html">Variable RP2040::USBCTRL_DPRAM</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_usbctrl__regs_8h_1a4f6ff4ecaecd1f719344a5b0d5c02da1.html">Variable RP2040::USBCTRL_REGS</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_vreg__and__chip__reset_8h_1a5d42e304b0365812798df16fe8f8d370.html">Variable RP2040::VREG_AND_CHIP_RESET</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_watchdog_8h_1a0d21fe7c8d57e3c2d75f5f8acff5a2c0.html">Variable RP2040::WATCHDOG</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xip__ctrl_8h_1aa0d007ea13e7d8a5d9b5ed404e18f603.html">Variable RP2040::XIP_CTRL</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xip__ssi_8h_1a1c87d50eacd8e8cd31b69d0858e7094b.html">Variable RP2040::XIP_SSI</a></li>
<li class="toctree-l2"><a class="reference internal" href="variable_xosc_8h_1a1501d9bf722d97cef0600a0fd300bab8.html">Variable RP2040::XOSC</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_BUSCTRL__PERFSEL_8h_1a94f38f7a37bcd0c512bf103f3d5ba1e1.html">Define RP2040_ENUMS_BUSCTRL_PERFSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__ADC__CTRL__AUXSRC_8h_1a40dd9e0706991129710b4332667895d1.html">Define RP2040_ENUMS_CLOCKS_CLK_ADC_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__GPOUT0__CTRL__AUXSRC_8h_1ad6a7dd45a03f088aa98dedda47810cf6.html">Define RP2040_ENUMS_CLOCKS_CLK_GPOUT0_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__GPOUT1__CTRL__AUXSRC_8h_1a891449d8ee35c1c8f51df4b363c3bece.html">Define RP2040_ENUMS_CLOCKS_CLK_GPOUT1_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__GPOUT2__CTRL__AUXSRC_8h_1a4fda4fd0c164fac48bcdfe68503aac12.html">Define RP2040_ENUMS_CLOCKS_CLK_GPOUT2_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__GPOUT3__CTRL__AUXSRC_8h_1a1c611755fd33a76e468862a73d20b2db.html">Define RP2040_ENUMS_CLOCKS_CLK_GPOUT3_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__PERI__CTRL__AUXSRC_8h_1ac13aeb4b4bff47317c3a3a3366c2593b.html">Define RP2040_ENUMS_CLOCKS_CLK_PERI_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__REF__CTRL__AUXSRC_8h_1a9fb56fb592d7347833ff000840c6da44.html">Define RP2040_ENUMS_CLOCKS_CLK_REF_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__REF__CTRL__SRC_8h_1ac05728ff480686be7eaef134a75a5996.html">Define RP2040_ENUMS_CLOCKS_CLK_REF_CTRL_SRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__RTC__CTRL__AUXSRC_8h_1a6835975d081db54c0c737bec050350d0.html">Define RP2040_ENUMS_CLOCKS_CLK_RTC_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__SYS__CTRL__AUXSRC_8h_1a6894fc299d92c8cd9f9851752bfde9b3.html">Define RP2040_ENUMS_CLOCKS_CLK_SYS_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__CLK__USB__CTRL__AUXSRC_8h_1ae69bcb5dc3c8bf01fd39ffd8b1a740e8.html">Define RP2040_ENUMS_CLOCKS_CLK_USB_CTRL_AUXSRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_CLOCKS__FC0__SRC__FC0__SRC_8h_1ae4019828b06e2e6294b3d65859eb99cc.html">Define RP2040_ENUMS_CLOCKS_FC0_SRC_FC0_SRC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_DMA__DATA__SIZE_8h_1a54e25df26b19a290935fedeeeea0cae7.html">Define RP2040_ENUMS_DMA_DATA_SIZE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_DMA__SNIFF__CTRL__CALC_8h_1a03f316e5e2873b15860abf0ba45bd3d4.html">Define RP2040_ENUMS_DMA_SNIFF_CTRL_CALC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_DMA__TREQ__SEL_8h_1aca5218f68848f619f16efd990da18cdd.html">Define RP2040_ENUMS_DMA_TREQ_SEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_I2C__IC__CON__SPEED_8h_1a37f85aa223e1529081ceff8118d2efbc.html">Define RP2040_ENUMS_I2C_IC_CON_SPEED_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO0__CTRL__FUNCSEL_8h_1ac5354ff66acf829a63d3651b707b400d.html">Define RP2040_ENUMS_IO_BANK_GPIO0_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO10__CTRL__FUNCSEL_8h_1a7db47448ed548d4ecf760c93622fe962.html">Define RP2040_ENUMS_IO_BANK_GPIO10_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO11__CTRL__FUNCSEL_8h_1a544320e3e57ba2b95a965c3d62957363.html">Define RP2040_ENUMS_IO_BANK_GPIO11_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO12__CTRL__FUNCSEL_8h_1a8dec38e84dd37e029427e5adaf1b129f.html">Define RP2040_ENUMS_IO_BANK_GPIO12_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO13__CTRL__FUNCSEL_8h_1aa93cc0200d70cb4b0cdb0f0a54b0886b.html">Define RP2040_ENUMS_IO_BANK_GPIO13_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO14__CTRL__FUNCSEL_8h_1a8640f32dedfd3a5970137f553d970b09.html">Define RP2040_ENUMS_IO_BANK_GPIO14_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO15__CTRL__FUNCSEL_8h_1a4d17373a4e98e7f737da70dfe9b711f3.html">Define RP2040_ENUMS_IO_BANK_GPIO15_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO16__CTRL__FUNCSEL_8h_1aca4dead08e137205bf2c39732d8e35bc.html">Define RP2040_ENUMS_IO_BANK_GPIO16_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO17__CTRL__FUNCSEL_8h_1acc96c6069792afa61d5a767aaffa8663.html">Define RP2040_ENUMS_IO_BANK_GPIO17_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO18__CTRL__FUNCSEL_8h_1afb0e9b224af54865e58c3daf91f2881a.html">Define RP2040_ENUMS_IO_BANK_GPIO18_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO19__CTRL__FUNCSEL_8h_1a1c2c04771153a701275ba25d3c70b06d.html">Define RP2040_ENUMS_IO_BANK_GPIO19_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO1__CTRL__FUNCSEL_8h_1a274d90dcd895cb147e411ad4bcd919c4.html">Define RP2040_ENUMS_IO_BANK_GPIO1_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO20__CTRL__FUNCSEL_8h_1a179de94278c2352a5304c8babeece81c.html">Define RP2040_ENUMS_IO_BANK_GPIO20_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO21__CTRL__FUNCSEL_8h_1a1b9eeee91f083446e433c7a54b1085db.html">Define RP2040_ENUMS_IO_BANK_GPIO21_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO22__CTRL__FUNCSEL_8h_1aff36aad38b5992b4715d513b530dfee4.html">Define RP2040_ENUMS_IO_BANK_GPIO22_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO23__CTRL__FUNCSEL_8h_1a2d343a696e87160d1e01463ec273ac05.html">Define RP2040_ENUMS_IO_BANK_GPIO23_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO24__CTRL__FUNCSEL_8h_1aa6bf2affe51cc0ad732d77c62f3a4ea3.html">Define RP2040_ENUMS_IO_BANK_GPIO24_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO25__CTRL__FUNCSEL_8h_1a84ff63a16618de24d0ff92cc7a89cad6.html">Define RP2040_ENUMS_IO_BANK_GPIO25_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO26__CTRL__FUNCSEL_8h_1a4b62a7b5fbc9a5eab7945b063804c851.html">Define RP2040_ENUMS_IO_BANK_GPIO26_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO27__CTRL__FUNCSEL_8h_1ac208875a5b409903678065049e7189cb.html">Define RP2040_ENUMS_IO_BANK_GPIO27_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO28__CTRL__FUNCSEL_8h_1aae235b3075e0a5dff0e27ebfcde0a86c.html">Define RP2040_ENUMS_IO_BANK_GPIO28_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO29__CTRL__FUNCSEL_8h_1a174d021ffe3ea303361d83c5a42b1d5e.html">Define RP2040_ENUMS_IO_BANK_GPIO29_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO2__CTRL__FUNCSEL_8h_1acd41df4119da5826009439d8d23dafc8.html">Define RP2040_ENUMS_IO_BANK_GPIO2_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO3__CTRL__FUNCSEL_8h_1aed5221a94a2a87eae8b88fb9f95959fc.html">Define RP2040_ENUMS_IO_BANK_GPIO3_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO4__CTRL__FUNCSEL_8h_1abd843f9c1d69e09e0c9222d623260b05.html">Define RP2040_ENUMS_IO_BANK_GPIO4_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO5__CTRL__FUNCSEL_8h_1a205ecfe0148c0bd4bba7392bb838b0a2.html">Define RP2040_ENUMS_IO_BANK_GPIO5_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO6__CTRL__FUNCSEL_8h_1a042943a3629fb44641d0c744179a4489.html">Define RP2040_ENUMS_IO_BANK_GPIO6_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO7__CTRL__FUNCSEL_8h_1a1b3a5c95d75b74a0ce172ff674da5205.html">Define RP2040_ENUMS_IO_BANK_GPIO7_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO8__CTRL__FUNCSEL_8h_1afc62b486e4b27fd7cdf35c869fbfca79.html">Define RP2040_ENUMS_IO_BANK_GPIO8_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__GPIO9__CTRL__FUNCSEL_8h_1a3d96cf05ac077302fb79889751ab6c19.html">Define RP2040_ENUMS_IO_BANK_GPIO9_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__OEOVER_8h_1a3a0bdc41e12e52f77ba90e10abf6cd54.html">Define RP2040_ENUMS_IO_BANK_OEOVER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__BANK__OVER_8h_1a9384bb977b37014d7638d64234e53cb4.html">Define RP2040_ENUMS_IO_BANK_OVER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SCLK__CTRL__FUNCSEL_8h_1a3611da08d3f42653f3475cd970615ae4.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SCLK_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SD0__CTRL__FUNCSEL_8h_1a87ed4e000b108090b5b41c63ed824bfc.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SD0_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SD1__CTRL__FUNCSEL_8h_1a474a1c3eb1ef08ad6a846ba8e9efa0b8.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SD1_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SD2__CTRL__FUNCSEL_8h_1aaf28315913e214dc1218dc4d7bca05a6.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SD2_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SD3__CTRL__FUNCSEL_8h_1a11881944c08d0d9ea80c4810df2177ff.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SD3_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__GPIO__QSPI__SS__CTRL__FUNCSEL_8h_1aaeb1591d890d451df73bc18d33a59414.html">Define RP2040_ENUMS_IO_QSPI_GPIO_QSPI_SS_CTRL_FUNCSEL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__OEOVER_8h_1a00f86df61f6356d2d7fed5614743f5b3.html">Define RP2040_ENUMS_IO_QSPI_OEOVER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_IO__QSPI__OVER_8h_1a7488908b78aaf1186d29ff9c7ace15d2.html">Define RP2040_ENUMS_IO_QSPI_OVER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_PADS__BANK__DRIVE_8h_1adde5100d19a9bd94d3e5cdc07a6ef09f.html">Define RP2040_ENUMS_PADS_BANK_DRIVE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_PADS__QSPI__DRIVE_8h_1a55b6196bf9e276cd92839343730c912e.html">Define RP2040_ENUMS_PADS_QSPI_DRIVE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_PWM__DIVMODE_8h_1ae5a934a89eb55ca6aacf23bcc5c21289.html">Define RP2040_ENUMS_PWM_DIVMODE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__CTRL__ENABLE_8h_1a1c2a47d90c49e7b8ac06ca285391c712.html">Define RP2040_ENUMS_ROSC_CTRL_ENABLE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__CTRL__FREQ__RANGE_8h_1a867f5d2b3d60c59e05815b0915bbb977.html">Define RP2040_ENUMS_ROSC_CTRL_FREQ_RANGE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__DIV__DIV_8h_1ae9d787dc703456dcc98cbc1d4db9c2d0.html">Define RP2040_ENUMS_ROSC_DIV_DIV_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__FREQA__PASSWD_8h_1ac37e9d1ae97729a21cbca7ea43775c50.html">Define RP2040_ENUMS_ROSC_FREQA_PASSWD_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ROSC__FREQB__PASSWD_8h_1afd9291fe9fc5833b462e979565dd2534.html">Define RP2040_ENUMS_ROSC_FREQB_PASSWD_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_USBCTRL__DPRAM__ENDPOINT__TYPE_8h_1aab00bb488738fec51ea44cf513be62c6.html">Define RP2040_ENUMS_USBCTRL_DPRAM_ENDPOINT_TYPE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_USBCTRL__DPRAM__ISO__OFFSET_8h_1a1dc1ec4a24dcc92adf77d0deb43aa1c8.html">Define RP2040_ENUMS_USBCTRL_DPRAM_ISO_OFFSET_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XIP__SSI__CTRLR0__SPI__FRF_8h_1a92ef28fd22c28f79c017db984e19c648.html">Define RP2040_ENUMS_XIP_SSI_CTRLR0_SPI_FRF_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XIP__SSI__CTRLR0__TMOD_8h_1a8531da05fd3650601ea90cdd071650a3.html">Define RP2040_ENUMS_XIP_SSI_CTRLR0_TMOD_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XIP__SSI__SPI__CTRLR0__INST__L_8h_1a09a0a883c9ea99cb3239ac9c04b1738e.html">Define RP2040_ENUMS_XIP_SSI_SPI_CTRLR0_INST_L_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XIP__SSI__SPI__CTRLR0__TRANS__TYPE_8h_1ad4d2169e5f5b56957eda0342e36ced0f.html">Define RP2040_ENUMS_XIP_SSI_SPI_CTRLR0_TRANS_TYPE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XOSC__CTRL__ENABLE_8h_1a614b4faed94e6e4db5c53bd129c20169.html">Define RP2040_ENUMS_XOSC_CTRL_ENABLE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XOSC__CTRL__FREQ__RANGE_8h_1a76cc6d58b78699195265e1bcb8322c6e.html">Define RP2040_ENUMS_XOSC_CTRL_FREQ_RANGE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_XOSC__STATUS__FREQ__RANGE_8h_1ad55aa24844a491e9f607056f8cd5b942.html">Define RP2040_ENUMS_XOSC_STATUS_FREQ_RANGE_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_common_8h_1a207a999f714c275f12f79494ff04a316.html">Define RP2040_IFGEN_COMMON_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_adc_8h_1aa66a84d4b73056600f0cf9725d0b7171.html">Define RP2040_STRUCTS_ADC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_busctrl_8h_1a564910620cd54c54e77d15199215c085.html">Define RP2040_STRUCTS_BUSCTRL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_clocks_8h_1a23e23ec33f5834e6cdb83693a69acc98.html">Define RP2040_STRUCTS_CLOCKS_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_dma__control_8h_1ad93b540f432df86d47fcd411ef99cdb4.html">Define RP2040_STRUCTS_DMA_CONTROL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_dma__debug_8h_1a7c14a8710ece66bc080d3ca05b20f632.html">Define RP2040_STRUCTS_DMA_DEBUG_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_dma_8h_1a1b827b2405d392f67ca015074e19895f.html">Define RP2040_STRUCTS_DMA_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_i2c_8h_1ab38d25e47e1eef95e46b382de2549ccc.html">Define RP2040_STRUCTS_I2C_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_interrupt__cluster_8h_1a9c5a14c0ecdde3f4b136cd0324b0f1a6.html">Define RP2040_STRUCTS_INTERRUPT_CLUSTER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_io__bank_8h_1a574ef89b5c80e30c8f325f27723f187e.html">Define RP2040_STRUCTS_IO_BANK_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_io__qspi_8h_1acef8929288df914da030d8a693a5cdd4.html">Define RP2040_STRUCTS_IO_QSPI_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pads__bank_8h_1a580625d4be1732cb5ffeb5a581ccfb45.html">Define RP2040_STRUCTS_PADS_BANK_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pads__qspi_8h_1a321da89356a789b6bd49a3e286d74ab9.html">Define RP2040_STRUCTS_PADS_QSPI_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pio_8h_1a4306007fa75a72aedcfc5de917d7e752.html">Define RP2040_STRUCTS_PIO_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pio__interrupt__cluster_8h_1a728a568380eb0f22f5a601f10c5cf24d.html">Define RP2040_STRUCTS_PIO_INTERRUPT_CLUSTER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pio__sm_8h_1ab55058003493ff095a8bc70ab6e7c40b.html">Define RP2040_STRUCTS_PIO_SM_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pll__sys_8h_1aa38bf151784a06289a56d2d0f66d8a95.html">Define RP2040_STRUCTS_PLL_SYS_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_ppb_8h_1a7ffb646e7c5499c06d36ab95a3a5f5fb.html">Define RP2040_STRUCTS_PPB_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_psm_8h_1abee2759369733ed8dbb59fe7ff5d900e.html">Define RP2040_STRUCTS_PSM_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_pwm_8h_1a9dd6d28c6ab3b0f89606bc6f165d004f.html">Define RP2040_STRUCTS_PWM_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_resets_8h_1a928b032b2dc56bca5159649958d9b268.html">Define RP2040_STRUCTS_RESETS_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_rosc_8h_1a859504356f17f84becb3ef76323d1559.html">Define RP2040_STRUCTS_ROSC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_rtc_8h_1aee66b423c02dc3d6b4321f0b19e033ce.html">Define RP2040_STRUCTS_RTC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_sio_8h_1a46401caa90b3ab19e9928570e9d1498d.html">Define RP2040_STRUCTS_SIO_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_spi_8h_1a8444795c50c553f8b4b81230305285f3.html">Define RP2040_STRUCTS_SPI_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_syscfg_8h_1a7a0fcb31dac827370917e755b0088d32.html">Define RP2040_STRUCTS_SYSCFG_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_sysinfo_8h_1a2afc7d1003a0ec839885624d86e4b5ee.html">Define RP2040_STRUCTS_SYSINFO_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_tbman_8h_1adb80db37d340c01c0c686e36506c7e42.html">Define RP2040_STRUCTS_TBMAN_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_timer_8h_1a162505cbc33474815fa67ffa598525de.html">Define RP2040_STRUCTS_TIMER_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_uart_8h_1a5ebd7450c3a72a6c259a07bc1a7e6ed1.html">Define RP2040_STRUCTS_UART_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_usbctrl__dpram_8h_1a91eceb42735a2137d5b18dd529707022.html">Define RP2040_STRUCTS_USBCTRL_DPRAM_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_usbctrl__regs_8h_1a6997aeedbc0199464d73f01f22bc18b3.html">Define RP2040_STRUCTS_USBCTRL_REGS_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_vreg__and__chip__reset_8h_1a7391981a90e42e45b7b69319d0cca05d.html">Define RP2040_STRUCTS_VREG_AND_CHIP_RESET_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_watchdog_8h_1aedc004b5fe047ef90aa14afaf3b0d108.html">Define RP2040_STRUCTS_WATCHDOG_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_xip__ctrl_8h_1ab87ea3934d7d3262a36136f14e9302e4.html">Define RP2040_STRUCTS_XIP_CTRL_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_xip__ssi_8h_1a63afd39f99f0a5ea760cdc196e13aaef.html">Define RP2040_STRUCTS_XIP_SSI_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="define_xosc_8h_1aed697587b671e1a428cec43db9749d09.html">Define RP2040_STRUCTS_XOSC_H</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a039b662ae926d72b2114688f6e7b6612.html">Typedef RP2040::byte_array</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1ab6003b08f24d1fb81d0d62dcd916fb64.html">Typedef RP2040::byte_istream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a7da87a6a71a84074bbefc893bb657fe3.html">Typedef RP2040::byte_ostream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a4258d1f4583893fe90c7b18aa972f3e7.html">Typedef RP2040::byte_span</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1acd5068cec5be794f01d3f0d7bec6d0b3.html">Typedef RP2040::byte_spanbuf</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a69a2fa9eb10e155d7f18ceabd0456ab7.html">Typedef RP2040::byte_spanstream</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a3dcab1853822d1b181f34b0c379f3a6d.html">Typedef RP2040::enum_id_t</a></li>
<li class="toctree-l2"><a class="reference internal" href="typedef_common_8h_1a375d47fed92908b132cf5d7c543df596.html">Typedef RP2040::struct_id_t</a></li>
</ul>
</details></li>
</ul>

    </div>
</nav></div>
    </div>
  
  
  <div class="sidebar-primary-items__end sidebar-primary__section">
  </div>
  
  <div id="rtd-footer-container"></div>


      </div>
      
      <main id="main-content" class="bd-main" role="main">
        
        

<div class="sbt-scroll-pixel-helper"></div>

          <div class="bd-content">
            <div class="bd-article-container">
              
              <div class="bd-header-article d-print-none">
<div class="header-article-items header-article__inner">
  
    <div class="header-article-items__start">
      
        <div class="header-article-item"><button class="sidebar-toggle primary-toggle btn btn-sm" title="Toggle primary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
  <span class="fa-solid fa-bars"></span>
</button></div>
      
    </div>
  
  
    <div class="header-article-items__end">
      
        <div class="header-article-item">

<div class="article-header-buttons">





<div class="dropdown dropdown-download-buttons">
  <button class="btn dropdown-toggle" type="button" data-bs-toggle="dropdown" aria-expanded="false" aria-label="Download this page">
    <i class="fas fa-download"></i>
  </button>
  <ul class="dropdown-menu">
      
      
      
      <li><a href="../_sources/generated/structRP2040_1_1uart.rst" target="_blank"
   class="btn btn-sm btn-download-source-button dropdown-item"
   title="Download source file"
   data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file"></i>
  </span>
<span class="btn__text-container">.rst</span>
</a>
</li>
      
      
      
      
      <li>
<button onclick="window.print()"
  class="btn btn-sm btn-download-pdf-button dropdown-item"
  title="Print to PDF"
  data-bs-placement="left" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-file-pdf"></i>
  </span>
<span class="btn__text-container">.pdf</span>
</button>
</li>
      
  </ul>
</div>




<button onclick="toggleFullScreen()"
  class="btn btn-sm btn-fullscreen-button"
  title="Fullscreen mode"
  data-bs-placement="bottom" data-bs-toggle="tooltip"
>
  

<span class="btn__icon-container">
  <i class="fas fa-expand"></i>
  </span>

</button>



<script>
document.write(`
  <button class="btn btn-sm nav-link pst-navbar-icon theme-switch-button" title="light/dark" aria-label="light/dark" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="theme-switch fa-solid fa-sun fa-lg" data-mode="light"></i>
    <i class="theme-switch fa-solid fa-moon fa-lg" data-mode="dark"></i>
    <i class="theme-switch fa-solid fa-circle-half-stroke fa-lg" data-mode="auto"></i>
  </button>
`);
</script>


<script>
document.write(`
  <button class="btn btn-sm pst-navbar-icon search-button search-button__button" title="Search" aria-label="Search" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <i class="fa-solid fa-magnifying-glass fa-lg"></i>
  </button>
`);
</script>
<button class="sidebar-toggle secondary-toggle btn btn-sm" title="Toggle secondary sidebar" data-bs-placement="bottom" data-bs-toggle="tooltip">
    <span class="fa-solid fa-list"></span>
</button>
</div></div>
      
    </div>
  
</div>
</div>
              
              

<div id="jb-print-docs-body" class="onlyprint">
    <h1>Struct uart</h1>
    <!-- Table of contents -->
    <div id="print-main-content">
        <div id="jb-print-toc">
            
            <div>
                <h2> Contents </h2>
            </div>
            <nav aria-label="Page">
                <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#struct-documentation">Struct Documentation</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uartE"><code class="docutils literal notranslate"><span class="pre">RP2040::uart</span></code></a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart15get_UARTDR_DATAEv"><code class="docutils literal notranslate"><span class="pre">get_UARTDR_DATA()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart15set_UARTDR_DATAE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_UARTDR_DATA()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart13get_UARTDR_FEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTDR_FE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart13get_UARTDR_PEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTDR_PE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart13get_UARTDR_BEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTDR_BE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart13get_UARTDR_OEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTDR_OE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart10get_UARTDRER7uint8_tRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_UARTDR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14get_UARTRSR_FEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRSR_FE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14set_UARTRSR_FEEv"><code class="docutils literal notranslate"><span class="pre">set_UARTRSR_FE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16clear_UARTRSR_FEEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTRSR_FE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17toggle_UARTRSR_FEEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTRSR_FE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14get_UARTRSR_PEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRSR_PE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14set_UARTRSR_PEEv"><code class="docutils literal notranslate"><span class="pre">set_UARTRSR_PE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16clear_UARTRSR_PEEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTRSR_PE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17toggle_UARTRSR_PEEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTRSR_PE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14get_UARTRSR_BEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRSR_BE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14set_UARTRSR_BEEv"><code class="docutils literal notranslate"><span class="pre">set_UARTRSR_BE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16clear_UARTRSR_BEEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTRSR_BE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17toggle_UARTRSR_BEEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTRSR_BE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14get_UARTRSR_OEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRSR_OE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14set_UARTRSR_OEEv"><code class="docutils literal notranslate"><span class="pre">set_UARTRSR_OE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16clear_UARTRSR_OEEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTRSR_OE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17toggle_UARTRSR_OEEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTRSR_OE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart11get_UARTRSRERbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_UARTRSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart11set_UARTRSREbbbb"><code class="docutils literal notranslate"><span class="pre">set_UARTRSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14get_UARTFR_CTSEv"><code class="docutils literal notranslate"><span class="pre">get_UARTFR_CTS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14get_UARTFR_DSREv"><code class="docutils literal notranslate"><span class="pre">get_UARTFR_DSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14get_UARTFR_DCDEv"><code class="docutils literal notranslate"><span class="pre">get_UARTFR_DCD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart15get_UARTFR_BUSYEv"><code class="docutils literal notranslate"><span class="pre">get_UARTFR_BUSY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart15get_UARTFR_RXFEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTFR_RXFE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart15get_UARTFR_TXFFEv"><code class="docutils literal notranslate"><span class="pre">get_UARTFR_TXFF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart15get_UARTFR_RXFFEv"><code class="docutils literal notranslate"><span class="pre">get_UARTFR_RXFF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart15get_UARTFR_TXFEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTFR_TXFE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart13get_UARTFR_RIEv"><code class="docutils literal notranslate"><span class="pre">get_UARTFR_RI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart10get_UARTFRERbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_UARTFR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart12get_UARTILPREv"><code class="docutils literal notranslate"><span class="pre">get_UARTILPR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart12set_UARTILPRE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_UARTILPR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart12get_UARTIBRDEv"><code class="docutils literal notranslate"><span class="pre">get_UARTIBRD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart12set_UARTIBRDE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_UARTIBRD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart12get_UARTFBRDEv"><code class="docutils literal notranslate"><span class="pre">get_UARTFBRD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart12set_UARTFBRDE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_UARTFBRD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTLCR_H_BRKEv"><code class="docutils literal notranslate"><span class="pre">get_UARTLCR_H_BRK()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17set_UARTLCR_H_BRKEv"><code class="docutils literal notranslate"><span class="pre">set_UARTLCR_H_BRK()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19clear_UARTLCR_H_BRKEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTLCR_H_BRK()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20toggle_UARTLCR_H_BRKEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTLCR_H_BRK()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTLCR_H_PENEv"><code class="docutils literal notranslate"><span class="pre">get_UARTLCR_H_PEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17set_UARTLCR_H_PENEv"><code class="docutils literal notranslate"><span class="pre">set_UARTLCR_H_PEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19clear_UARTLCR_H_PENEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTLCR_H_PEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20toggle_UARTLCR_H_PENEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTLCR_H_PEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTLCR_H_EPSEv"><code class="docutils literal notranslate"><span class="pre">get_UARTLCR_H_EPS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17set_UARTLCR_H_EPSEv"><code class="docutils literal notranslate"><span class="pre">set_UARTLCR_H_EPS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19clear_UARTLCR_H_EPSEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTLCR_H_EPS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20toggle_UARTLCR_H_EPSEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTLCR_H_EPS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18get_UARTLCR_H_STP2Ev"><code class="docutils literal notranslate"><span class="pre">get_UARTLCR_H_STP2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18set_UARTLCR_H_STP2Ev"><code class="docutils literal notranslate"><span class="pre">set_UARTLCR_H_STP2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20clear_UARTLCR_H_STP2Ev"><code class="docutils literal notranslate"><span class="pre">clear_UARTLCR_H_STP2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart21toggle_UARTLCR_H_STP2Ev"><code class="docutils literal notranslate"><span class="pre">toggle_UARTLCR_H_STP2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTLCR_H_FENEv"><code class="docutils literal notranslate"><span class="pre">get_UARTLCR_H_FEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17set_UARTLCR_H_FENEv"><code class="docutils literal notranslate"><span class="pre">set_UARTLCR_H_FEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19clear_UARTLCR_H_FENEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTLCR_H_FEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20toggle_UARTLCR_H_FENEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTLCR_H_FEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18get_UARTLCR_H_WLENEv"><code class="docutils literal notranslate"><span class="pre">get_UARTLCR_H_WLEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18set_UARTLCR_H_WLENE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_UARTLCR_H_WLEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTLCR_H_SPSEv"><code class="docutils literal notranslate"><span class="pre">get_UARTLCR_H_SPS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17set_UARTLCR_H_SPSEv"><code class="docutils literal notranslate"><span class="pre">set_UARTLCR_H_SPS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19clear_UARTLCR_H_SPSEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTLCR_H_SPS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20toggle_UARTLCR_H_SPSEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTLCR_H_SPS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart13get_UARTLCR_HERbRbRbRbRbR7uint8_tRb"><code class="docutils literal notranslate"><span class="pre">get_UARTLCR_H()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart13set_UARTLCR_HEbbbbb7uint8_tb"><code class="docutils literal notranslate"><span class="pre">set_UARTLCR_H()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTCR_UARTENEv"><code class="docutils literal notranslate"><span class="pre">get_UARTCR_UARTEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17set_UARTCR_UARTENEv"><code class="docutils literal notranslate"><span class="pre">set_UARTCR_UARTEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19clear_UARTCR_UARTENEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTCR_UARTEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20toggle_UARTCR_UARTENEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTCR_UARTEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTCR_SIRENEv"><code class="docutils literal notranslate"><span class="pre">get_UARTCR_SIREN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16set_UARTCR_SIRENEv"><code class="docutils literal notranslate"><span class="pre">set_UARTCR_SIREN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18clear_UARTCR_SIRENEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTCR_SIREN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19toggle_UARTCR_SIRENEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTCR_SIREN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTCR_SIRLPEv"><code class="docutils literal notranslate"><span class="pre">get_UARTCR_SIRLP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16set_UARTCR_SIRLPEv"><code class="docutils literal notranslate"><span class="pre">set_UARTCR_SIRLP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18clear_UARTCR_SIRLPEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTCR_SIRLP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19toggle_UARTCR_SIRLPEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTCR_SIRLP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14get_UARTCR_LBEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTCR_LBE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14set_UARTCR_LBEEv"><code class="docutils literal notranslate"><span class="pre">set_UARTCR_LBE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16clear_UARTCR_LBEEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTCR_LBE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17toggle_UARTCR_LBEEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTCR_LBE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14get_UARTCR_TXEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTCR_TXE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14set_UARTCR_TXEEv"><code class="docutils literal notranslate"><span class="pre">set_UARTCR_TXE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16clear_UARTCR_TXEEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTCR_TXE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17toggle_UARTCR_TXEEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTCR_TXE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14get_UARTCR_RXEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTCR_RXE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14set_UARTCR_RXEEv"><code class="docutils literal notranslate"><span class="pre">set_UARTCR_RXE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16clear_UARTCR_RXEEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTCR_RXE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17toggle_UARTCR_RXEEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTCR_RXE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14get_UARTCR_DTREv"><code class="docutils literal notranslate"><span class="pre">get_UARTCR_DTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14set_UARTCR_DTREv"><code class="docutils literal notranslate"><span class="pre">set_UARTCR_DTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16clear_UARTCR_DTREv"><code class="docutils literal notranslate"><span class="pre">clear_UARTCR_DTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17toggle_UARTCR_DTREv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTCR_DTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14get_UARTCR_RTSEv"><code class="docutils literal notranslate"><span class="pre">get_UARTCR_RTS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14set_UARTCR_RTSEv"><code class="docutils literal notranslate"><span class="pre">set_UARTCR_RTS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16clear_UARTCR_RTSEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTCR_RTS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17toggle_UARTCR_RTSEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTCR_RTS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart15get_UARTCR_OUT1Ev"><code class="docutils literal notranslate"><span class="pre">get_UARTCR_OUT1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart15set_UARTCR_OUT1Ev"><code class="docutils literal notranslate"><span class="pre">set_UARTCR_OUT1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17clear_UARTCR_OUT1Ev"><code class="docutils literal notranslate"><span class="pre">clear_UARTCR_OUT1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18toggle_UARTCR_OUT1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_UARTCR_OUT1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart15get_UARTCR_OUT2Ev"><code class="docutils literal notranslate"><span class="pre">get_UARTCR_OUT2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart15set_UARTCR_OUT2Ev"><code class="docutils literal notranslate"><span class="pre">set_UARTCR_OUT2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17clear_UARTCR_OUT2Ev"><code class="docutils literal notranslate"><span class="pre">clear_UARTCR_OUT2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18toggle_UARTCR_OUT2Ev"><code class="docutils literal notranslate"><span class="pre">toggle_UARTCR_OUT2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTCR_RTSENEv"><code class="docutils literal notranslate"><span class="pre">get_UARTCR_RTSEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16set_UARTCR_RTSENEv"><code class="docutils literal notranslate"><span class="pre">set_UARTCR_RTSEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18clear_UARTCR_RTSENEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTCR_RTSEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19toggle_UARTCR_RTSENEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTCR_RTSEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTCR_CTSENEv"><code class="docutils literal notranslate"><span class="pre">get_UARTCR_CTSEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16set_UARTCR_CTSENEv"><code class="docutils literal notranslate"><span class="pre">set_UARTCR_CTSEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18clear_UARTCR_CTSENEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTCR_CTSEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19toggle_UARTCR_CTSENEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTCR_CTSEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart10get_UARTCRERbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_UARTCR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart10set_UARTCREbbbbbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_UARTCR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart21get_UARTIFLS_TXIFLSELEv"><code class="docutils literal notranslate"><span class="pre">get_UARTIFLS_TXIFLSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart21set_UARTIFLS_TXIFLSELE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_UARTIFLS_TXIFLSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart21get_UARTIFLS_RXIFLSELEv"><code class="docutils literal notranslate"><span class="pre">get_UARTIFLS_RXIFLSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart21set_UARTIFLS_RXIFLSELE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_UARTIFLS_RXIFLSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart12get_UARTIFLSER7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_UARTIFLS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart12set_UARTIFLSE7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_UARTIFLS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18get_UARTIMSC_RIMIMEv"><code class="docutils literal notranslate"><span class="pre">get_UARTIMSC_RIMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18set_UARTIMSC_RIMIMEv"><code class="docutils literal notranslate"><span class="pre">set_UARTIMSC_RIMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20clear_UARTIMSC_RIMIMEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTIMSC_RIMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart21toggle_UARTIMSC_RIMIMEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTIMSC_RIMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19get_UARTIMSC_CTSMIMEv"><code class="docutils literal notranslate"><span class="pre">get_UARTIMSC_CTSMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19set_UARTIMSC_CTSMIMEv"><code class="docutils literal notranslate"><span class="pre">set_UARTIMSC_CTSMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart21clear_UARTIMSC_CTSMIMEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTIMSC_CTSMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart22toggle_UARTIMSC_CTSMIMEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTIMSC_CTSMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19get_UARTIMSC_DCDMIMEv"><code class="docutils literal notranslate"><span class="pre">get_UARTIMSC_DCDMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19set_UARTIMSC_DCDMIMEv"><code class="docutils literal notranslate"><span class="pre">set_UARTIMSC_DCDMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart21clear_UARTIMSC_DCDMIMEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTIMSC_DCDMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart22toggle_UARTIMSC_DCDMIMEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTIMSC_DCDMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19get_UARTIMSC_DSRMIMEv"><code class="docutils literal notranslate"><span class="pre">get_UARTIMSC_DSRMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19set_UARTIMSC_DSRMIMEv"><code class="docutils literal notranslate"><span class="pre">set_UARTIMSC_DSRMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart21clear_UARTIMSC_DSRMIMEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTIMSC_DSRMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart22toggle_UARTIMSC_DSRMIMEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTIMSC_DSRMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTIMSC_RXIMEv"><code class="docutils literal notranslate"><span class="pre">get_UARTIMSC_RXIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17set_UARTIMSC_RXIMEv"><code class="docutils literal notranslate"><span class="pre">set_UARTIMSC_RXIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19clear_UARTIMSC_RXIMEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTIMSC_RXIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20toggle_UARTIMSC_RXIMEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTIMSC_RXIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTIMSC_TXIMEv"><code class="docutils literal notranslate"><span class="pre">get_UARTIMSC_TXIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17set_UARTIMSC_TXIMEv"><code class="docutils literal notranslate"><span class="pre">set_UARTIMSC_TXIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19clear_UARTIMSC_TXIMEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTIMSC_TXIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20toggle_UARTIMSC_TXIMEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTIMSC_TXIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTIMSC_RTIMEv"><code class="docutils literal notranslate"><span class="pre">get_UARTIMSC_RTIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17set_UARTIMSC_RTIMEv"><code class="docutils literal notranslate"><span class="pre">set_UARTIMSC_RTIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19clear_UARTIMSC_RTIMEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTIMSC_RTIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20toggle_UARTIMSC_RTIMEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTIMSC_RTIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTIMSC_FEIMEv"><code class="docutils literal notranslate"><span class="pre">get_UARTIMSC_FEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17set_UARTIMSC_FEIMEv"><code class="docutils literal notranslate"><span class="pre">set_UARTIMSC_FEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19clear_UARTIMSC_FEIMEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTIMSC_FEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20toggle_UARTIMSC_FEIMEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTIMSC_FEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTIMSC_PEIMEv"><code class="docutils literal notranslate"><span class="pre">get_UARTIMSC_PEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17set_UARTIMSC_PEIMEv"><code class="docutils literal notranslate"><span class="pre">set_UARTIMSC_PEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19clear_UARTIMSC_PEIMEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTIMSC_PEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20toggle_UARTIMSC_PEIMEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTIMSC_PEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTIMSC_BEIMEv"><code class="docutils literal notranslate"><span class="pre">get_UARTIMSC_BEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17set_UARTIMSC_BEIMEv"><code class="docutils literal notranslate"><span class="pre">set_UARTIMSC_BEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19clear_UARTIMSC_BEIMEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTIMSC_BEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20toggle_UARTIMSC_BEIMEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTIMSC_BEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTIMSC_OEIMEv"><code class="docutils literal notranslate"><span class="pre">get_UARTIMSC_OEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17set_UARTIMSC_OEIMEv"><code class="docutils literal notranslate"><span class="pre">set_UARTIMSC_OEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19clear_UARTIMSC_OEIMEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTIMSC_OEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20toggle_UARTIMSC_OEIMEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTIMSC_OEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart12get_UARTIMSCERbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_UARTIMSC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart12set_UARTIMSCEbbbbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_UARTIMSC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18get_UARTRIS_RIRMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRIS_RIRMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19get_UARTRIS_CTSRMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRIS_CTSRMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19get_UARTRIS_DCDRMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRIS_DCDRMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19get_UARTRIS_DSRRMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRIS_DSRRMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTRIS_RXRISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRIS_RXRIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTRIS_TXRISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRIS_TXRIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTRIS_RTRISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRIS_RTRIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTRIS_FERISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRIS_FERIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTRIS_PERISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRIS_PERIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTRIS_BERISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRIS_BERIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTRIS_OERISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRIS_OERIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart11get_UARTRISERbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_UARTRIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18get_UARTMIS_RIMMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTMIS_RIMMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19get_UARTMIS_CTSMMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTMIS_CTSMMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19get_UARTMIS_DCDMMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTMIS_DCDMMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19get_UARTMIS_DSRMMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTMIS_DSRMMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTMIS_RXMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTMIS_RXMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTMIS_TXMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTMIS_TXMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTMIS_RTMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTMIS_RTMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTMIS_FEMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTMIS_FEMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTMIS_PEMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTMIS_PEMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTMIS_BEMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTMIS_BEMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTMIS_OEMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTMIS_OEMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart11get_UARTMISERbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_UARTMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTICR_RIMICEv"><code class="docutils literal notranslate"><span class="pre">get_UARTICR_RIMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17set_UARTICR_RIMICEv"><code class="docutils literal notranslate"><span class="pre">set_UARTICR_RIMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19clear_UARTICR_RIMICEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTICR_RIMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20toggle_UARTICR_RIMICEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTICR_RIMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18get_UARTICR_CTSMICEv"><code class="docutils literal notranslate"><span class="pre">get_UARTICR_CTSMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18set_UARTICR_CTSMICEv"><code class="docutils literal notranslate"><span class="pre">set_UARTICR_CTSMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20clear_UARTICR_CTSMICEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTICR_CTSMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart21toggle_UARTICR_CTSMICEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTICR_CTSMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18get_UARTICR_DCDMICEv"><code class="docutils literal notranslate"><span class="pre">get_UARTICR_DCDMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18set_UARTICR_DCDMICEv"><code class="docutils literal notranslate"><span class="pre">set_UARTICR_DCDMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20clear_UARTICR_DCDMICEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTICR_DCDMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart21toggle_UARTICR_DCDMICEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTICR_DCDMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18get_UARTICR_DSRMICEv"><code class="docutils literal notranslate"><span class="pre">get_UARTICR_DSRMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18set_UARTICR_DSRMICEv"><code class="docutils literal notranslate"><span class="pre">set_UARTICR_DSRMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20clear_UARTICR_DSRMICEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTICR_DSRMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart21toggle_UARTICR_DSRMICEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTICR_DSRMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTICR_RXICEv"><code class="docutils literal notranslate"><span class="pre">get_UARTICR_RXIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16set_UARTICR_RXICEv"><code class="docutils literal notranslate"><span class="pre">set_UARTICR_RXIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18clear_UARTICR_RXICEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTICR_RXIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19toggle_UARTICR_RXICEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTICR_RXIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTICR_TXICEv"><code class="docutils literal notranslate"><span class="pre">get_UARTICR_TXIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16set_UARTICR_TXICEv"><code class="docutils literal notranslate"><span class="pre">set_UARTICR_TXIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18clear_UARTICR_TXICEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTICR_TXIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19toggle_UARTICR_TXICEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTICR_TXIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTICR_RTICEv"><code class="docutils literal notranslate"><span class="pre">get_UARTICR_RTIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16set_UARTICR_RTICEv"><code class="docutils literal notranslate"><span class="pre">set_UARTICR_RTIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18clear_UARTICR_RTICEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTICR_RTIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19toggle_UARTICR_RTICEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTICR_RTIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTICR_FEICEv"><code class="docutils literal notranslate"><span class="pre">get_UARTICR_FEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16set_UARTICR_FEICEv"><code class="docutils literal notranslate"><span class="pre">set_UARTICR_FEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18clear_UARTICR_FEICEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTICR_FEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19toggle_UARTICR_FEICEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTICR_FEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTICR_PEICEv"><code class="docutils literal notranslate"><span class="pre">get_UARTICR_PEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16set_UARTICR_PEICEv"><code class="docutils literal notranslate"><span class="pre">set_UARTICR_PEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18clear_UARTICR_PEICEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTICR_PEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19toggle_UARTICR_PEICEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTICR_PEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTICR_BEICEv"><code class="docutils literal notranslate"><span class="pre">get_UARTICR_BEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16set_UARTICR_BEICEv"><code class="docutils literal notranslate"><span class="pre">set_UARTICR_BEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18clear_UARTICR_BEICEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTICR_BEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19toggle_UARTICR_BEICEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTICR_BEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTICR_OEICEv"><code class="docutils literal notranslate"><span class="pre">get_UARTICR_OEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16set_UARTICR_OEICEv"><code class="docutils literal notranslate"><span class="pre">set_UARTICR_OEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18clear_UARTICR_OEICEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTICR_OEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19toggle_UARTICR_OEICEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTICR_OEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart11get_UARTICRERbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_UARTICR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart11set_UARTICREbbbbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_UARTICR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20get_UARTDMACR_RXDMAEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTDMACR_RXDMAE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20set_UARTDMACR_RXDMAEEv"><code class="docutils literal notranslate"><span class="pre">set_UARTDMACR_RXDMAE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart22clear_UARTDMACR_RXDMAEEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTDMACR_RXDMAE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart23toggle_UARTDMACR_RXDMAEEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTDMACR_RXDMAE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20get_UARTDMACR_TXDMAEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTDMACR_TXDMAE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20set_UARTDMACR_TXDMAEEv"><code class="docutils literal notranslate"><span class="pre">set_UARTDMACR_TXDMAE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart22clear_UARTDMACR_TXDMAEEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTDMACR_TXDMAE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart23toggle_UARTDMACR_TXDMAEEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTDMACR_TXDMAE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart22get_UARTDMACR_DMAONERREv"><code class="docutils literal notranslate"><span class="pre">get_UARTDMACR_DMAONERR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart22set_UARTDMACR_DMAONERREv"><code class="docutils literal notranslate"><span class="pre">set_UARTDMACR_DMAONERR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart24clear_UARTDMACR_DMAONERREv"><code class="docutils literal notranslate"><span class="pre">clear_UARTDMACR_DMAONERR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart25toggle_UARTDMACR_DMAONERREv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTDMACR_DMAONERR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart13get_UARTDMACRERbRbRb"><code class="docutils literal notranslate"><span class="pre">get_UARTDMACR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart13set_UARTDMACREbbb"><code class="docutils literal notranslate"><span class="pre">set_UARTDMACR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTPERIPHID0Ev"><code class="docutils literal notranslate"><span class="pre">get_UARTPERIPHID0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart29get_UARTPERIPHID1_PARTNUMBER1Ev"><code class="docutils literal notranslate"><span class="pre">get_UARTPERIPHID1_PARTNUMBER1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart27get_UARTPERIPHID1_DESIGNER0Ev"><code class="docutils literal notranslate"><span class="pre">get_UARTPERIPHID1_DESIGNER0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTPERIPHID1ER7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_UARTPERIPHID1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart27get_UARTPERIPHID2_DESIGNER1Ev"><code class="docutils literal notranslate"><span class="pre">get_UARTPERIPHID2_DESIGNER1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart26get_UARTPERIPHID2_REVISIONEv"><code class="docutils literal notranslate"><span class="pre">get_UARTPERIPHID2_REVISION()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTPERIPHID2ER7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_UARTPERIPHID2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTPERIPHID3Ev"><code class="docutils literal notranslate"><span class="pre">get_UARTPERIPHID3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTPCELLID0Ev"><code class="docutils literal notranslate"><span class="pre">get_UARTPCELLID0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTPCELLID1Ev"><code class="docutils literal notranslate"><span class="pre">get_UARTPCELLID1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTPCELLID2Ev"><code class="docutils literal notranslate"><span class="pre">get_UARTPCELLID2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTPCELLID3Ev"><code class="docutils literal notranslate"><span class="pre">get_UARTPCELLID3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart6UARTDRE"><code class="docutils literal notranslate"><span class="pre">UARTDR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart7UARTRSRE"><code class="docutils literal notranslate"><span class="pre">UARTRSR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart17reserved_padding0E"><code class="docutils literal notranslate"><span class="pre">reserved_padding0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart6UARTFRE"><code class="docutils literal notranslate"><span class="pre">UARTFR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart17reserved_padding1E"><code class="docutils literal notranslate"><span class="pre">reserved_padding1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart8UARTILPRE"><code class="docutils literal notranslate"><span class="pre">UARTILPR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart8UARTIBRDE"><code class="docutils literal notranslate"><span class="pre">UARTIBRD</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart8UARTFBRDE"><code class="docutils literal notranslate"><span class="pre">UARTFBRD</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart9UARTLCR_HE"><code class="docutils literal notranslate"><span class="pre">UARTLCR_H</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart6UARTCRE"><code class="docutils literal notranslate"><span class="pre">UARTCR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart8UARTIFLSE"><code class="docutils literal notranslate"><span class="pre">UARTIFLS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart8UARTIMSCE"><code class="docutils literal notranslate"><span class="pre">UARTIMSC</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart7UARTRISE"><code class="docutils literal notranslate"><span class="pre">UARTRIS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart7UARTMISE"><code class="docutils literal notranslate"><span class="pre">UARTMIS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart7UARTICRE"><code class="docutils literal notranslate"><span class="pre">UARTICR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart9UARTDMACRE"><code class="docutils literal notranslate"><span class="pre">UARTDMACR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart17reserved_padding2E"><code class="docutils literal notranslate"><span class="pre">reserved_padding2</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart13UARTPERIPHID0E"><code class="docutils literal notranslate"><span class="pre">UARTPERIPHID0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart13UARTPERIPHID1E"><code class="docutils literal notranslate"><span class="pre">UARTPERIPHID1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart13UARTPERIPHID2E"><code class="docutils literal notranslate"><span class="pre">UARTPERIPHID2</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart13UARTPERIPHID3E"><code class="docutils literal notranslate"><span class="pre">UARTPERIPHID3</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart12UARTPCELLID0E"><code class="docutils literal notranslate"><span class="pre">UARTPCELLID0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart12UARTPCELLID1E"><code class="docutils literal notranslate"><span class="pre">UARTPCELLID1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart12UARTPCELLID2E"><code class="docutils literal notranslate"><span class="pre">UARTPCELLID2</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart12UARTPCELLID3E"><code class="docutils literal notranslate"><span class="pre">UARTPCELLID3</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart2idE"><code class="docutils literal notranslate"><span class="pre">id</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart4sizeE"><code class="docutils literal notranslate"><span class="pre">size</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart24reserved_padding0_lengthE"><code class="docutils literal notranslate"><span class="pre">reserved_padding0_length</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart24reserved_padding2_lengthE"><code class="docutils literal notranslate"><span class="pre">reserved_padding2_length</span></code></a></li>
</ul>
</li>
</ul>
</li>
</ul>
            </nav>
        </div>
    </div>
</div>

              
                
<div id="searchbox"></div>
                <article class="bd-article">
                  
  <section id="struct-uart">
<span id="exhale-struct-structrp2040-1-1uart"></span><h1>Struct uart<a class="headerlink" href="#struct-uart" title="Link to this heading">#</a></h1>
<ul class="simple">
<li><p>Defined in <a class="reference internal" href="file_src_generated_structs_uart.h.html#file-src-generated-structs-uart-h"><span class="std std-ref">File uart.h</span></a></p></li>
</ul>
<section id="struct-documentation">
<h2>Struct Documentation<a class="headerlink" href="#struct-documentation" title="Link to this heading">#</a></h2>
<dl class="cpp struct">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uartE">
<span id="_CPPv3N6RP20404uartE"></span><span id="_CPPv2N6RP20404uartE"></span><span id="RP2040::uart"></span><span class="target" id="structRP2040_1_1uart"></span><span class="k"><span class="pre">struct</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">uart</span></span></span><a class="headerlink" href="#_CPPv4N6RP20404uartE" title="Link to this definition">#</a><br /></dt>
<dd><div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-functions">Public Functions</p>
<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart15get_UARTDR_DATAEv">
<span id="_CPPv3NV6RP20404uart15get_UARTDR_DATAEv"></span><span id="_CPPv2NV6RP20404uart15get_UARTDR_DATAEv"></span><span id="RP2040::uart::get_UARTDR_DATAV"></span><span class="target" id="structRP2040_1_1uart_1a1f202ddd9227c3d12a194552e7b1da30"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTDR_DATA</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart15get_UARTDR_DATAEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTDRs DATA field.</p>
<p>Receive (read) data character. Transmit (write) data character. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart15set_UARTDR_DATAE7uint8_t">
<span id="_CPPv3NV6RP20404uart15set_UARTDR_DATAE7uint8_t"></span><span id="_CPPv2NV6RP20404uart15set_UARTDR_DATAE7uint8_t"></span><span id="RP2040::uart::set_UARTDR_DATA__uint8_tV"></span><span class="target" id="structRP2040_1_1uart_1a0a621ab852d4e0c5ff2cb571db6d9843"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTDR_DATA</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart15set_UARTDR_DATAE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTDRs DATA field.</p>
<p>Receive (read) data character. Transmit (write) data character. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart13get_UARTDR_FEEv">
<span id="_CPPv3NV6RP20404uart13get_UARTDR_FEEv"></span><span id="_CPPv2NV6RP20404uart13get_UARTDR_FEEv"></span><span id="RP2040::uart::get_UARTDR_FEV"></span><span class="target" id="structRP2040_1_1uart_1a6776ca9271311a2c7512ff3e3407ded6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTDR_FE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart13get_UARTDR_FEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTDRs FE bit.</p>
<p>Framing error. When set to 1, it indicates that the received character did not have a valid stop bit (a valid stop bit is 1). In FIFO mode, this error is associated with the character at the top of the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart13get_UARTDR_PEEv">
<span id="_CPPv3NV6RP20404uart13get_UARTDR_PEEv"></span><span id="_CPPv2NV6RP20404uart13get_UARTDR_PEEv"></span><span id="RP2040::uart::get_UARTDR_PEV"></span><span class="target" id="structRP2040_1_1uart_1ab3baac01a2f619ada7921f9aea24a3d3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTDR_PE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart13get_UARTDR_PEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTDRs PE bit.</p>
<p>Parity error. When set to 1, it indicates that the parity of the received data character does not match the parity that the EPS and SPS bits in the Line Control Register, UARTLCR_H. In FIFO mode, this error is associated with the character at the top of the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart13get_UARTDR_BEEv">
<span id="_CPPv3NV6RP20404uart13get_UARTDR_BEEv"></span><span id="_CPPv2NV6RP20404uart13get_UARTDR_BEEv"></span><span id="RP2040::uart::get_UARTDR_BEV"></span><span class="target" id="structRP2040_1_1uart_1ae2c8f943fa34d9aa444ec4d411548339"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTDR_BE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart13get_UARTDR_BEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTDRs BE bit.</p>
<p>Break error. This bit is set to 1 if a break condition was detected, indicating that the received data input was held LOW for longer than a full-word transmission time (defined as start, data, parity and stop bits). In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the receive data input goes to a 1 (marking state), and the next valid start bit is received. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart13get_UARTDR_OEEv">
<span id="_CPPv3NV6RP20404uart13get_UARTDR_OEEv"></span><span id="_CPPv2NV6RP20404uart13get_UARTDR_OEEv"></span><span id="RP2040::uart::get_UARTDR_OEV"></span><span class="target" id="structRP2040_1_1uart_1ab91e394c7f51689f786d76b48bb153b8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTDR_OE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart13get_UARTDR_OEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTDRs OE bit.</p>
<p>Overrun error. This bit is set to 1 if data is received and the receive FIFO is already full. This is cleared to 0 once there is an empty space in the FIFO and a new character can be written to it. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart10get_UARTDRER7uint8_tRbRbRbRb">
<span id="_CPPv3NV6RP20404uart10get_UARTDRER7uint8_tRbRbRbRb"></span><span id="_CPPv2NV6RP20404uart10get_UARTDRER7uint8_tRbRbRbRb"></span><span id="RP2040::uart::get_UARTDR__uint8_tR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1uart_1af4170a1aba25aacf46d0135c13cc2172"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTDR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DATA</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart10get_UARTDRER7uint8_tRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of UARTDRs bit fields.</p>
<p>(read-write) Data Register, UARTDR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart14get_UARTRSR_FEEv">
<span id="_CPPv3NV6RP20404uart14get_UARTRSR_FEEv"></span><span id="_CPPv2NV6RP20404uart14get_UARTRSR_FEEv"></span><span id="RP2040::uart::get_UARTRSR_FEV"></span><span class="target" id="structRP2040_1_1uart_1a8e7e313fa97c1fc55d1058a38fc3179d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTRSR_FE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart14get_UARTRSR_FEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTRSRs FE bit.</p>
<p>Framing error. When set to 1, it indicates that the received character did not have a valid stop bit (a valid stop bit is 1). This bit is cleared to 0 by a write to UARTECR. In FIFO mode, this error is associated with the character at the top of the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart14set_UARTRSR_FEEv">
<span id="_CPPv3NV6RP20404uart14set_UARTRSR_FEEv"></span><span id="_CPPv2NV6RP20404uart14set_UARTRSR_FEEv"></span><span id="RP2040::uart::set_UARTRSR_FEV"></span><span class="target" id="structRP2040_1_1uart_1a4135a99f38926186e5d195d4f6bd5169"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTRSR_FE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart14set_UARTRSR_FEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTRSRs FE bit.</p>
<p>Framing error. When set to 1, it indicates that the received character did not have a valid stop bit (a valid stop bit is 1). This bit is cleared to 0 by a write to UARTECR. In FIFO mode, this error is associated with the character at the top of the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16clear_UARTRSR_FEEv">
<span id="_CPPv3NV6RP20404uart16clear_UARTRSR_FEEv"></span><span id="_CPPv2NV6RP20404uart16clear_UARTRSR_FEEv"></span><span id="RP2040::uart::clear_UARTRSR_FEV"></span><span class="target" id="structRP2040_1_1uart_1a5b78b9fc2a7c0fdf0ecc68986cba5a65"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTRSR_FE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16clear_UARTRSR_FEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTRSRs FE bit.</p>
<p>Framing error. When set to 1, it indicates that the received character did not have a valid stop bit (a valid stop bit is 1). This bit is cleared to 0 by a write to UARTECR. In FIFO mode, this error is associated with the character at the top of the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17toggle_UARTRSR_FEEv">
<span id="_CPPv3NV6RP20404uart17toggle_UARTRSR_FEEv"></span><span id="_CPPv2NV6RP20404uart17toggle_UARTRSR_FEEv"></span><span id="RP2040::uart::toggle_UARTRSR_FEV"></span><span class="target" id="structRP2040_1_1uart_1ab96138815d7b9803947818cbbadb14e2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTRSR_FE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17toggle_UARTRSR_FEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTRSRs FE bit.</p>
<p>Framing error. When set to 1, it indicates that the received character did not have a valid stop bit (a valid stop bit is 1). This bit is cleared to 0 by a write to UARTECR. In FIFO mode, this error is associated with the character at the top of the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart14get_UARTRSR_PEEv">
<span id="_CPPv3NV6RP20404uart14get_UARTRSR_PEEv"></span><span id="_CPPv2NV6RP20404uart14get_UARTRSR_PEEv"></span><span id="RP2040::uart::get_UARTRSR_PEV"></span><span class="target" id="structRP2040_1_1uart_1ac6425ab725509e7f436d8cdc33deb1d1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTRSR_PE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart14get_UARTRSR_PEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTRSRs PE bit.</p>
<p>Parity error. When set to 1, it indicates that the parity of the received data character does not match the parity that the EPS and SPS bits in the Line Control Register, UARTLCR_H. This bit is cleared to 0 by a write to UARTECR. In FIFO mode, this error is associated with the character at the top of the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart14set_UARTRSR_PEEv">
<span id="_CPPv3NV6RP20404uart14set_UARTRSR_PEEv"></span><span id="_CPPv2NV6RP20404uart14set_UARTRSR_PEEv"></span><span id="RP2040::uart::set_UARTRSR_PEV"></span><span class="target" id="structRP2040_1_1uart_1a38c9338cd1f53c8128b80330f7f4ded9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTRSR_PE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart14set_UARTRSR_PEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTRSRs PE bit.</p>
<p>Parity error. When set to 1, it indicates that the parity of the received data character does not match the parity that the EPS and SPS bits in the Line Control Register, UARTLCR_H. This bit is cleared to 0 by a write to UARTECR. In FIFO mode, this error is associated with the character at the top of the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16clear_UARTRSR_PEEv">
<span id="_CPPv3NV6RP20404uart16clear_UARTRSR_PEEv"></span><span id="_CPPv2NV6RP20404uart16clear_UARTRSR_PEEv"></span><span id="RP2040::uart::clear_UARTRSR_PEV"></span><span class="target" id="structRP2040_1_1uart_1a67990704c73566e40ad089d2ddd5f78e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTRSR_PE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16clear_UARTRSR_PEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTRSRs PE bit.</p>
<p>Parity error. When set to 1, it indicates that the parity of the received data character does not match the parity that the EPS and SPS bits in the Line Control Register, UARTLCR_H. This bit is cleared to 0 by a write to UARTECR. In FIFO mode, this error is associated with the character at the top of the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17toggle_UARTRSR_PEEv">
<span id="_CPPv3NV6RP20404uart17toggle_UARTRSR_PEEv"></span><span id="_CPPv2NV6RP20404uart17toggle_UARTRSR_PEEv"></span><span id="RP2040::uart::toggle_UARTRSR_PEV"></span><span class="target" id="structRP2040_1_1uart_1a5e07fdcd9e5845d75933a9c5fd66d9a8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTRSR_PE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17toggle_UARTRSR_PEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTRSRs PE bit.</p>
<p>Parity error. When set to 1, it indicates that the parity of the received data character does not match the parity that the EPS and SPS bits in the Line Control Register, UARTLCR_H. This bit is cleared to 0 by a write to UARTECR. In FIFO mode, this error is associated with the character at the top of the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart14get_UARTRSR_BEEv">
<span id="_CPPv3NV6RP20404uart14get_UARTRSR_BEEv"></span><span id="_CPPv2NV6RP20404uart14get_UARTRSR_BEEv"></span><span id="RP2040::uart::get_UARTRSR_BEV"></span><span class="target" id="structRP2040_1_1uart_1ae1f0944e66f188cd90c2d49011b856f1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTRSR_BE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart14get_UARTRSR_BEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTRSRs BE bit.</p>
<p>Break error. This bit is set to 1 if a break condition was detected, indicating that the received data input was held LOW for longer than a full-word transmission time (defined as start, data, parity, and stop bits). This bit is cleared to 0 after a write to UARTECR. In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the receive data input goes to a 1 (marking state) and the next valid start bit is received. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart14set_UARTRSR_BEEv">
<span id="_CPPv3NV6RP20404uart14set_UARTRSR_BEEv"></span><span id="_CPPv2NV6RP20404uart14set_UARTRSR_BEEv"></span><span id="RP2040::uart::set_UARTRSR_BEV"></span><span class="target" id="structRP2040_1_1uart_1a9627fc879e99f9179f1ac5e444f2f83d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTRSR_BE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart14set_UARTRSR_BEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTRSRs BE bit.</p>
<p>Break error. This bit is set to 1 if a break condition was detected, indicating that the received data input was held LOW for longer than a full-word transmission time (defined as start, data, parity, and stop bits). This bit is cleared to 0 after a write to UARTECR. In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the receive data input goes to a 1 (marking state) and the next valid start bit is received. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16clear_UARTRSR_BEEv">
<span id="_CPPv3NV6RP20404uart16clear_UARTRSR_BEEv"></span><span id="_CPPv2NV6RP20404uart16clear_UARTRSR_BEEv"></span><span id="RP2040::uart::clear_UARTRSR_BEV"></span><span class="target" id="structRP2040_1_1uart_1a4caade65bbcd0adf1969a296fd9131ab"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTRSR_BE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16clear_UARTRSR_BEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTRSRs BE bit.</p>
<p>Break error. This bit is set to 1 if a break condition was detected, indicating that the received data input was held LOW for longer than a full-word transmission time (defined as start, data, parity, and stop bits). This bit is cleared to 0 after a write to UARTECR. In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the receive data input goes to a 1 (marking state) and the next valid start bit is received. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17toggle_UARTRSR_BEEv">
<span id="_CPPv3NV6RP20404uart17toggle_UARTRSR_BEEv"></span><span id="_CPPv2NV6RP20404uart17toggle_UARTRSR_BEEv"></span><span id="RP2040::uart::toggle_UARTRSR_BEV"></span><span class="target" id="structRP2040_1_1uart_1a6450c97b72807a4ff2b95879ef3b3910"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTRSR_BE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17toggle_UARTRSR_BEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTRSRs BE bit.</p>
<p>Break error. This bit is set to 1 if a break condition was detected, indicating that the received data input was held LOW for longer than a full-word transmission time (defined as start, data, parity, and stop bits). This bit is cleared to 0 after a write to UARTECR. In FIFO mode, this error is associated with the character at the top of the FIFO. When a break occurs, only one 0 character is loaded into the FIFO. The next character is only enabled after the receive data input goes to a 1 (marking state) and the next valid start bit is received. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart14get_UARTRSR_OEEv">
<span id="_CPPv3NV6RP20404uart14get_UARTRSR_OEEv"></span><span id="_CPPv2NV6RP20404uart14get_UARTRSR_OEEv"></span><span id="RP2040::uart::get_UARTRSR_OEV"></span><span class="target" id="structRP2040_1_1uart_1ada9d194ba677ab8d6b8a9b2e1430f90b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTRSR_OE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart14get_UARTRSR_OEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTRSRs OE bit.</p>
<p>Overrun error. This bit is set to 1 if data is received and the FIFO is already full. This bit is cleared to 0 by a write to UARTECR. The FIFO contents remain valid because no more data is written when the FIFO is full, only the contents of the shift register are overwritten. The CPU must now read the data, to empty the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart14set_UARTRSR_OEEv">
<span id="_CPPv3NV6RP20404uart14set_UARTRSR_OEEv"></span><span id="_CPPv2NV6RP20404uart14set_UARTRSR_OEEv"></span><span id="RP2040::uart::set_UARTRSR_OEV"></span><span class="target" id="structRP2040_1_1uart_1ab35f5018c578464bf472dfba576b7098"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTRSR_OE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart14set_UARTRSR_OEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTRSRs OE bit.</p>
<p>Overrun error. This bit is set to 1 if data is received and the FIFO is already full. This bit is cleared to 0 by a write to UARTECR. The FIFO contents remain valid because no more data is written when the FIFO is full, only the contents of the shift register are overwritten. The CPU must now read the data, to empty the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16clear_UARTRSR_OEEv">
<span id="_CPPv3NV6RP20404uart16clear_UARTRSR_OEEv"></span><span id="_CPPv2NV6RP20404uart16clear_UARTRSR_OEEv"></span><span id="RP2040::uart::clear_UARTRSR_OEV"></span><span class="target" id="structRP2040_1_1uart_1a74986d4f4f810f0a21acf2412f94a4ff"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTRSR_OE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16clear_UARTRSR_OEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTRSRs OE bit.</p>
<p>Overrun error. This bit is set to 1 if data is received and the FIFO is already full. This bit is cleared to 0 by a write to UARTECR. The FIFO contents remain valid because no more data is written when the FIFO is full, only the contents of the shift register are overwritten. The CPU must now read the data, to empty the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17toggle_UARTRSR_OEEv">
<span id="_CPPv3NV6RP20404uart17toggle_UARTRSR_OEEv"></span><span id="_CPPv2NV6RP20404uart17toggle_UARTRSR_OEEv"></span><span id="RP2040::uart::toggle_UARTRSR_OEV"></span><span class="target" id="structRP2040_1_1uart_1ae54362e8c2fa4fda32b484cfa99f2cbd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTRSR_OE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17toggle_UARTRSR_OEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTRSRs OE bit.</p>
<p>Overrun error. This bit is set to 1 if data is received and the FIFO is already full. This bit is cleared to 0 by a write to UARTECR. The FIFO contents remain valid because no more data is written when the FIFO is full, only the contents of the shift register are overwritten. The CPU must now read the data, to empty the FIFO. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart11get_UARTRSRERbRbRbRb">
<span id="_CPPv3NV6RP20404uart11get_UARTRSRERbRbRbRb"></span><span id="_CPPv2NV6RP20404uart11get_UARTRSRERbRbRbRb"></span><span id="RP2040::uart::get_UARTRSR__bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1uart_1adb98f5eaac456ab1615e37514a250954"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTRSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart11get_UARTRSRERbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of UARTRSRs bit fields.</p>
<p>(read-write) Receive Status Register/Error Clear Register, UARTRSR/UARTECR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart11set_UARTRSREbbbb">
<span id="_CPPv3NV6RP20404uart11set_UARTRSREbbbb"></span><span id="_CPPv2NV6RP20404uart11set_UARTRSREbbbb"></span><span id="RP2040::uart::set_UARTRSR__b.b.b.bV"></span><span class="target" id="structRP2040_1_1uart_1adbaee87f7a48a302bcd743da8cdaa7dc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTRSR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">OE</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart11set_UARTRSREbbbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of UARTRSRs bit fields.</p>
<p>(read-write) Receive Status Register/Error Clear Register, UARTRSR/UARTECR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart14get_UARTFR_CTSEv">
<span id="_CPPv3NV6RP20404uart14get_UARTFR_CTSEv"></span><span id="_CPPv2NV6RP20404uart14get_UARTFR_CTSEv"></span><span id="RP2040::uart::get_UARTFR_CTSV"></span><span class="target" id="structRP2040_1_1uart_1a1c1650fd58cc8711f6949e4a0d4e529f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTFR_CTS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart14get_UARTFR_CTSEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTFRs CTS bit.</p>
<p>Clear to send. This bit is the complement of the UART clear to send, nUARTCTS, modem status input. That is, the bit is 1 when nUARTCTS is LOW. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart14get_UARTFR_DSREv">
<span id="_CPPv3NV6RP20404uart14get_UARTFR_DSREv"></span><span id="_CPPv2NV6RP20404uart14get_UARTFR_DSREv"></span><span id="RP2040::uart::get_UARTFR_DSRV"></span><span class="target" id="structRP2040_1_1uart_1ad324d0dddaa9a0944a567eb86b57cda5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTFR_DSR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart14get_UARTFR_DSREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTFRs DSR bit.</p>
<p>Data set ready. This bit is the complement of the UART data set ready, nUARTDSR, modem status input. That is, the bit is 1 when nUARTDSR is LOW. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart14get_UARTFR_DCDEv">
<span id="_CPPv3NV6RP20404uart14get_UARTFR_DCDEv"></span><span id="_CPPv2NV6RP20404uart14get_UARTFR_DCDEv"></span><span id="RP2040::uart::get_UARTFR_DCDV"></span><span class="target" id="structRP2040_1_1uart_1a7e8749f2cc1717dc02a5b039eac0ff28"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTFR_DCD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart14get_UARTFR_DCDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTFRs DCD bit.</p>
<p>Data carrier detect. This bit is the complement of the UART data carrier detect, nUARTDCD, modem status input. That is, the bit is 1 when nUARTDCD is LOW. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart15get_UARTFR_BUSYEv">
<span id="_CPPv3NV6RP20404uart15get_UARTFR_BUSYEv"></span><span id="_CPPv2NV6RP20404uart15get_UARTFR_BUSYEv"></span><span id="RP2040::uart::get_UARTFR_BUSYV"></span><span class="target" id="structRP2040_1_1uart_1a37327f9c35cdb1ba3fdc543c2b065b56"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTFR_BUSY</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart15get_UARTFR_BUSYEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTFRs BUSY bit.</p>
<p>UART busy. If this bit is set to 1, the UART is busy transmitting data. This bit remains set until the complete byte, including all the stop bits, has been sent from the shift register. This bit is set as soon as the transmit FIFO becomes non-empty, regardless of whether the UART is enabled or not. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart15get_UARTFR_RXFEEv">
<span id="_CPPv3NV6RP20404uart15get_UARTFR_RXFEEv"></span><span id="_CPPv2NV6RP20404uart15get_UARTFR_RXFEEv"></span><span id="RP2040::uart::get_UARTFR_RXFEV"></span><span class="target" id="structRP2040_1_1uart_1a7783b3f3295ff55e56dccc6e41afb802"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTFR_RXFE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart15get_UARTFR_RXFEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTFRs RXFE bit.</p>
<p>Receive FIFO empty. The meaning of this bit depends on the state of the FEN bit in the UARTLCR_H Register. If the FIFO is disabled, this bit is set when the receive holding register is empty. If the FIFO is enabled, the RXFE bit is set when the receive FIFO is empty. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart15get_UARTFR_TXFFEv">
<span id="_CPPv3NV6RP20404uart15get_UARTFR_TXFFEv"></span><span id="_CPPv2NV6RP20404uart15get_UARTFR_TXFFEv"></span><span id="RP2040::uart::get_UARTFR_TXFFV"></span><span class="target" id="structRP2040_1_1uart_1abf476a5f141a68d918759200adfe72d4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTFR_TXFF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart15get_UARTFR_TXFFEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTFRs TXFF bit.</p>
<p>Transmit FIFO full. The meaning of this bit depends on the state of the FEN bit in the UARTLCR_H Register. If the FIFO is disabled, this bit is set when the transmit holding register is full. If the FIFO is enabled, the TXFF bit is set when the transmit FIFO is full. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart15get_UARTFR_RXFFEv">
<span id="_CPPv3NV6RP20404uart15get_UARTFR_RXFFEv"></span><span id="_CPPv2NV6RP20404uart15get_UARTFR_RXFFEv"></span><span id="RP2040::uart::get_UARTFR_RXFFV"></span><span class="target" id="structRP2040_1_1uart_1aa82e932f36ada28c331e232e8bac6cd2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTFR_RXFF</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart15get_UARTFR_RXFFEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTFRs RXFF bit.</p>
<p>Receive FIFO full. The meaning of this bit depends on the state of the FEN bit in the UARTLCR_H Register. If the FIFO is disabled, this bit is set when the receive holding register is full. If the FIFO is enabled, the RXFF bit is set when the receive FIFO is full. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart15get_UARTFR_TXFEEv">
<span id="_CPPv3NV6RP20404uart15get_UARTFR_TXFEEv"></span><span id="_CPPv2NV6RP20404uart15get_UARTFR_TXFEEv"></span><span id="RP2040::uart::get_UARTFR_TXFEV"></span><span class="target" id="structRP2040_1_1uart_1affb0524c073c9eab34cd22b43bde36bb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTFR_TXFE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart15get_UARTFR_TXFEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTFRs TXFE bit.</p>
<p>Transmit FIFO empty. The meaning of this bit depends on the state of the FEN bit in the Line Control Register, UARTLCR_H. If the FIFO is disabled, this bit is set when the transmit holding register is empty. If the FIFO is enabled, the TXFE bit is set when the transmit FIFO is empty. This bit does not indicate if there is data in the transmit shift register. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart13get_UARTFR_RIEv">
<span id="_CPPv3NV6RP20404uart13get_UARTFR_RIEv"></span><span id="_CPPv2NV6RP20404uart13get_UARTFR_RIEv"></span><span id="RP2040::uart::get_UARTFR_RIV"></span><span class="target" id="structRP2040_1_1uart_1a9e98a19b90874f308e75ce767214bc20"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTFR_RI</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart13get_UARTFR_RIEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTFRs RI bit.</p>
<p>Ring indicator. This bit is the complement of the UART ring indicator, nUARTRI, modem status input. That is, the bit is 1 when nUARTRI is LOW. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart10get_UARTFRERbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20404uart10get_UARTFRERbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20404uart10get_UARTFRERbRbRbRbRbRbRbRbRb"></span><span id="RP2040::uart::get_UARTFR__bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1uart_1a72256019cc133c1d1beb4402d37836ee"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTFR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DSR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DCD</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BUSY</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RXFE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TXFF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RXFF</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TXFE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RI</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart10get_UARTFRERbRbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of UARTFRs bit fields.</p>
<p>(read-only) Flag Register, UARTFR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart12get_UARTILPREv">
<span id="_CPPv3NV6RP20404uart12get_UARTILPREv"></span><span id="_CPPv2NV6RP20404uart12get_UARTILPREv"></span><span id="RP2040::uart::get_UARTILPRV"></span><span class="target" id="structRP2040_1_1uart_1a6e34ae668891154eb4533c86f3d0378a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTILPR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart12get_UARTILPREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTILPRs ILPDVSR field.</p>
<p>8-bit low-power divisor value. These bits are cleared to 0 at reset. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart12set_UARTILPRE7uint8_t">
<span id="_CPPv3NV6RP20404uart12set_UARTILPRE7uint8_t"></span><span id="_CPPv2NV6RP20404uart12set_UARTILPRE7uint8_t"></span><span id="RP2040::uart::set_UARTILPR__uint8_tV"></span><span class="target" id="structRP2040_1_1uart_1ad793123c6b2e4a7489ea515809a308a3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTILPR</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart12set_UARTILPRE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTILPRs ILPDVSR field.</p>
<p>8-bit low-power divisor value. These bits are cleared to 0 at reset. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart12get_UARTIBRDEv">
<span id="_CPPv3NV6RP20404uart12get_UARTIBRDEv"></span><span id="_CPPv2NV6RP20404uart12get_UARTIBRDEv"></span><span id="RP2040::uart::get_UARTIBRDV"></span><span class="target" id="structRP2040_1_1uart_1a0b8f63e97bfa6ece3eaeca7f2bf7a876"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTIBRD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart12get_UARTIBRDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTIBRDs BAUD_DIVINT field.</p>
<p>The integer baud rate divisor. These bits are cleared to 0 on reset. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart12set_UARTIBRDE8uint16_t">
<span id="_CPPv3NV6RP20404uart12set_UARTIBRDE8uint16_t"></span><span id="_CPPv2NV6RP20404uart12set_UARTIBRDE8uint16_t"></span><span id="RP2040::uart::set_UARTIBRD__uint16_tV"></span><span class="target" id="structRP2040_1_1uart_1a78bf38f075d379427ed6dabd9d6b05d4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTIBRD</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint16_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart12set_UARTIBRDE8uint16_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTIBRDs BAUD_DIVINT field.</p>
<p>The integer baud rate divisor. These bits are cleared to 0 on reset. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart12get_UARTFBRDEv">
<span id="_CPPv3NV6RP20404uart12get_UARTFBRDEv"></span><span id="_CPPv2NV6RP20404uart12get_UARTFBRDEv"></span><span id="RP2040::uart::get_UARTFBRDV"></span><span class="target" id="structRP2040_1_1uart_1a0f4099471162ba8ca4086ab7e4c1531d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTFBRD</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart12get_UARTFBRDEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTFBRDs BAUD_DIVFRAC field.</p>
<p>The fractional baud rate divisor. These bits are cleared to 0 on reset. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart12set_UARTFBRDE7uint8_t">
<span id="_CPPv3NV6RP20404uart12set_UARTFBRDE7uint8_t"></span><span id="_CPPv2NV6RP20404uart12set_UARTFBRDE7uint8_t"></span><span id="RP2040::uart::set_UARTFBRD__uint8_tV"></span><span class="target" id="structRP2040_1_1uart_1add3d2ea08850a047482b3a54c77b842a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTFBRD</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart12set_UARTFBRDE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTFBRDs BAUD_DIVFRAC field.</p>
<p>The fractional baud rate divisor. These bits are cleared to 0 on reset. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTLCR_H_BRKEv">
<span id="_CPPv3NV6RP20404uart17get_UARTLCR_H_BRKEv"></span><span id="_CPPv2NV6RP20404uart17get_UARTLCR_H_BRKEv"></span><span id="RP2040::uart::get_UARTLCR_H_BRKV"></span><span class="target" id="structRP2040_1_1uart_1ae5228e9a9dcd861a4956062a882ab376"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTLCR_H_BRK</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTLCR_H_BRKEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTLCR_Hs BRK bit.</p>
<p>Send break. If this bit is set to 1, a low-level is continually output on the UARTTXD output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two complete frames. For normal use, this bit must be cleared to 0. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17set_UARTLCR_H_BRKEv">
<span id="_CPPv3NV6RP20404uart17set_UARTLCR_H_BRKEv"></span><span id="_CPPv2NV6RP20404uart17set_UARTLCR_H_BRKEv"></span><span id="RP2040::uart::set_UARTLCR_H_BRKV"></span><span class="target" id="structRP2040_1_1uart_1ad163c1acc6d14526a0bccbed0a964a98"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTLCR_H_BRK</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17set_UARTLCR_H_BRKEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTLCR_Hs BRK bit.</p>
<p>Send break. If this bit is set to 1, a low-level is continually output on the UARTTXD output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two complete frames. For normal use, this bit must be cleared to 0. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19clear_UARTLCR_H_BRKEv">
<span id="_CPPv3NV6RP20404uart19clear_UARTLCR_H_BRKEv"></span><span id="_CPPv2NV6RP20404uart19clear_UARTLCR_H_BRKEv"></span><span id="RP2040::uart::clear_UARTLCR_H_BRKV"></span><span class="target" id="structRP2040_1_1uart_1a7246d345cd8299297f5872a63b87ec47"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTLCR_H_BRK</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19clear_UARTLCR_H_BRKEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTLCR_Hs BRK bit.</p>
<p>Send break. If this bit is set to 1, a low-level is continually output on the UARTTXD output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two complete frames. For normal use, this bit must be cleared to 0. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart20toggle_UARTLCR_H_BRKEv">
<span id="_CPPv3NV6RP20404uart20toggle_UARTLCR_H_BRKEv"></span><span id="_CPPv2NV6RP20404uart20toggle_UARTLCR_H_BRKEv"></span><span id="RP2040::uart::toggle_UARTLCR_H_BRKV"></span><span class="target" id="structRP2040_1_1uart_1a1feebc15123cea60107694a629789236"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTLCR_H_BRK</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart20toggle_UARTLCR_H_BRKEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTLCR_Hs BRK bit.</p>
<p>Send break. If this bit is set to 1, a low-level is continually output on the UARTTXD output, after completing transmission of the current character. For the proper execution of the break command, the software must set this bit for at least two complete frames. For normal use, this bit must be cleared to 0. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTLCR_H_PENEv">
<span id="_CPPv3NV6RP20404uart17get_UARTLCR_H_PENEv"></span><span id="_CPPv2NV6RP20404uart17get_UARTLCR_H_PENEv"></span><span id="RP2040::uart::get_UARTLCR_H_PENV"></span><span class="target" id="structRP2040_1_1uart_1a2b61898db9519f0406d4a05bcf1f79ac"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTLCR_H_PEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTLCR_H_PENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTLCR_Hs PEN bit.</p>
<p>Parity enable: 0 = parity is disabled and no parity bit added to the data frame 1 = parity checking and generation is enabled. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17set_UARTLCR_H_PENEv">
<span id="_CPPv3NV6RP20404uart17set_UARTLCR_H_PENEv"></span><span id="_CPPv2NV6RP20404uart17set_UARTLCR_H_PENEv"></span><span id="RP2040::uart::set_UARTLCR_H_PENV"></span><span class="target" id="structRP2040_1_1uart_1ad2aff8da7fa4456bbb57df9d6749b5df"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTLCR_H_PEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17set_UARTLCR_H_PENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTLCR_Hs PEN bit.</p>
<p>Parity enable: 0 = parity is disabled and no parity bit added to the data frame 1 = parity checking and generation is enabled. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19clear_UARTLCR_H_PENEv">
<span id="_CPPv3NV6RP20404uart19clear_UARTLCR_H_PENEv"></span><span id="_CPPv2NV6RP20404uart19clear_UARTLCR_H_PENEv"></span><span id="RP2040::uart::clear_UARTLCR_H_PENV"></span><span class="target" id="structRP2040_1_1uart_1a6ec38ec5a85b2e191ca06a5074e8c6de"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTLCR_H_PEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19clear_UARTLCR_H_PENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTLCR_Hs PEN bit.</p>
<p>Parity enable: 0 = parity is disabled and no parity bit added to the data frame 1 = parity checking and generation is enabled. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart20toggle_UARTLCR_H_PENEv">
<span id="_CPPv3NV6RP20404uart20toggle_UARTLCR_H_PENEv"></span><span id="_CPPv2NV6RP20404uart20toggle_UARTLCR_H_PENEv"></span><span id="RP2040::uart::toggle_UARTLCR_H_PENV"></span><span class="target" id="structRP2040_1_1uart_1a8587c06e85039ef09d96b3c8bc5d4cd1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTLCR_H_PEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart20toggle_UARTLCR_H_PENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTLCR_Hs PEN bit.</p>
<p>Parity enable: 0 = parity is disabled and no parity bit added to the data frame 1 = parity checking and generation is enabled. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTLCR_H_EPSEv">
<span id="_CPPv3NV6RP20404uart17get_UARTLCR_H_EPSEv"></span><span id="_CPPv2NV6RP20404uart17get_UARTLCR_H_EPSEv"></span><span id="RP2040::uart::get_UARTLCR_H_EPSV"></span><span class="target" id="structRP2040_1_1uart_1abf564752768eccdf96f5f09e4c83cef1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTLCR_H_EPS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTLCR_H_EPSEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTLCR_Hs EPS bit.</p>
<p>Even parity select. Controls the type of parity the UART uses during transmission and reception: 0 = odd parity. The UART generates or checks for an odd number of 1s in the data and parity bits. 1 = even parity. The UART generates or checks for an even number of 1s in the data and parity bits. This bit has no effect when the PEN bit disables parity checking and generation. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17set_UARTLCR_H_EPSEv">
<span id="_CPPv3NV6RP20404uart17set_UARTLCR_H_EPSEv"></span><span id="_CPPv2NV6RP20404uart17set_UARTLCR_H_EPSEv"></span><span id="RP2040::uart::set_UARTLCR_H_EPSV"></span><span class="target" id="structRP2040_1_1uart_1a1fc6d59ad6dbd8541932b08d8e39afa9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTLCR_H_EPS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17set_UARTLCR_H_EPSEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTLCR_Hs EPS bit.</p>
<p>Even parity select. Controls the type of parity the UART uses during transmission and reception: 0 = odd parity. The UART generates or checks for an odd number of 1s in the data and parity bits. 1 = even parity. The UART generates or checks for an even number of 1s in the data and parity bits. This bit has no effect when the PEN bit disables parity checking and generation. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19clear_UARTLCR_H_EPSEv">
<span id="_CPPv3NV6RP20404uart19clear_UARTLCR_H_EPSEv"></span><span id="_CPPv2NV6RP20404uart19clear_UARTLCR_H_EPSEv"></span><span id="RP2040::uart::clear_UARTLCR_H_EPSV"></span><span class="target" id="structRP2040_1_1uart_1ac3a5af27ceee8a7443591caf0e34e7ec"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTLCR_H_EPS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19clear_UARTLCR_H_EPSEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTLCR_Hs EPS bit.</p>
<p>Even parity select. Controls the type of parity the UART uses during transmission and reception: 0 = odd parity. The UART generates or checks for an odd number of 1s in the data and parity bits. 1 = even parity. The UART generates or checks for an even number of 1s in the data and parity bits. This bit has no effect when the PEN bit disables parity checking and generation. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart20toggle_UARTLCR_H_EPSEv">
<span id="_CPPv3NV6RP20404uart20toggle_UARTLCR_H_EPSEv"></span><span id="_CPPv2NV6RP20404uart20toggle_UARTLCR_H_EPSEv"></span><span id="RP2040::uart::toggle_UARTLCR_H_EPSV"></span><span class="target" id="structRP2040_1_1uart_1a7d7b8f4c18df9ace7201c42dc0bfe485"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTLCR_H_EPS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart20toggle_UARTLCR_H_EPSEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTLCR_Hs EPS bit.</p>
<p>Even parity select. Controls the type of parity the UART uses during transmission and reception: 0 = odd parity. The UART generates or checks for an odd number of 1s in the data and parity bits. 1 = even parity. The UART generates or checks for an even number of 1s in the data and parity bits. This bit has no effect when the PEN bit disables parity checking and generation. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart18get_UARTLCR_H_STP2Ev">
<span id="_CPPv3NV6RP20404uart18get_UARTLCR_H_STP2Ev"></span><span id="_CPPv2NV6RP20404uart18get_UARTLCR_H_STP2Ev"></span><span id="RP2040::uart::get_UARTLCR_H_STP2V"></span><span class="target" id="structRP2040_1_1uart_1a0430e0da5ffdec8bb7b3ede14ba246de"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTLCR_H_STP2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart18get_UARTLCR_H_STP2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTLCR_Hs STP2 bit.</p>
<p>Two stop bits select. If this bit is set to 1, two stop bits are transmitted at the end of the frame. The receive logic does not check for two stop bits being received. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart18set_UARTLCR_H_STP2Ev">
<span id="_CPPv3NV6RP20404uart18set_UARTLCR_H_STP2Ev"></span><span id="_CPPv2NV6RP20404uart18set_UARTLCR_H_STP2Ev"></span><span id="RP2040::uart::set_UARTLCR_H_STP2V"></span><span class="target" id="structRP2040_1_1uart_1aa8aaab01ce001c1fce7254470b14a993"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTLCR_H_STP2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart18set_UARTLCR_H_STP2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTLCR_Hs STP2 bit.</p>
<p>Two stop bits select. If this bit is set to 1, two stop bits are transmitted at the end of the frame. The receive logic does not check for two stop bits being received. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart20clear_UARTLCR_H_STP2Ev">
<span id="_CPPv3NV6RP20404uart20clear_UARTLCR_H_STP2Ev"></span><span id="_CPPv2NV6RP20404uart20clear_UARTLCR_H_STP2Ev"></span><span id="RP2040::uart::clear_UARTLCR_H_STP2V"></span><span class="target" id="structRP2040_1_1uart_1a92dd4c5a86106f2378f1f828c7315dac"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTLCR_H_STP2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart20clear_UARTLCR_H_STP2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTLCR_Hs STP2 bit.</p>
<p>Two stop bits select. If this bit is set to 1, two stop bits are transmitted at the end of the frame. The receive logic does not check for two stop bits being received. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart21toggle_UARTLCR_H_STP2Ev">
<span id="_CPPv3NV6RP20404uart21toggle_UARTLCR_H_STP2Ev"></span><span id="_CPPv2NV6RP20404uart21toggle_UARTLCR_H_STP2Ev"></span><span id="RP2040::uart::toggle_UARTLCR_H_STP2V"></span><span class="target" id="structRP2040_1_1uart_1ab2d3b304ba709e9796e104c99c0b1c74"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTLCR_H_STP2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart21toggle_UARTLCR_H_STP2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTLCR_Hs STP2 bit.</p>
<p>Two stop bits select. If this bit is set to 1, two stop bits are transmitted at the end of the frame. The receive logic does not check for two stop bits being received. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTLCR_H_FENEv">
<span id="_CPPv3NV6RP20404uart17get_UARTLCR_H_FENEv"></span><span id="_CPPv2NV6RP20404uart17get_UARTLCR_H_FENEv"></span><span id="RP2040::uart::get_UARTLCR_H_FENV"></span><span class="target" id="structRP2040_1_1uart_1a1568634263e93195a1e41dab69807f99"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTLCR_H_FEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTLCR_H_FENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTLCR_Hs FEN bit.</p>
<p>Enable FIFOs: 0 = FIFOs are disabled (character mode) that is, the FIFOs become 1-byte-deep holding registers 1 = transmit and receive FIFO buffers are enabled (FIFO mode). </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17set_UARTLCR_H_FENEv">
<span id="_CPPv3NV6RP20404uart17set_UARTLCR_H_FENEv"></span><span id="_CPPv2NV6RP20404uart17set_UARTLCR_H_FENEv"></span><span id="RP2040::uart::set_UARTLCR_H_FENV"></span><span class="target" id="structRP2040_1_1uart_1abe6e82eaea0b7dca0fe31e7ab06add33"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTLCR_H_FEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17set_UARTLCR_H_FENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTLCR_Hs FEN bit.</p>
<p>Enable FIFOs: 0 = FIFOs are disabled (character mode) that is, the FIFOs become 1-byte-deep holding registers 1 = transmit and receive FIFO buffers are enabled (FIFO mode). </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19clear_UARTLCR_H_FENEv">
<span id="_CPPv3NV6RP20404uart19clear_UARTLCR_H_FENEv"></span><span id="_CPPv2NV6RP20404uart19clear_UARTLCR_H_FENEv"></span><span id="RP2040::uart::clear_UARTLCR_H_FENV"></span><span class="target" id="structRP2040_1_1uart_1a05996a0746fb8ddc372f14fd24dfa88d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTLCR_H_FEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19clear_UARTLCR_H_FENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTLCR_Hs FEN bit.</p>
<p>Enable FIFOs: 0 = FIFOs are disabled (character mode) that is, the FIFOs become 1-byte-deep holding registers 1 = transmit and receive FIFO buffers are enabled (FIFO mode). </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart20toggle_UARTLCR_H_FENEv">
<span id="_CPPv3NV6RP20404uart20toggle_UARTLCR_H_FENEv"></span><span id="_CPPv2NV6RP20404uart20toggle_UARTLCR_H_FENEv"></span><span id="RP2040::uart::toggle_UARTLCR_H_FENV"></span><span class="target" id="structRP2040_1_1uart_1a079a744ac21d447e5fde050a8f29851f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTLCR_H_FEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart20toggle_UARTLCR_H_FENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTLCR_Hs FEN bit.</p>
<p>Enable FIFOs: 0 = FIFOs are disabled (character mode) that is, the FIFOs become 1-byte-deep holding registers 1 = transmit and receive FIFO buffers are enabled (FIFO mode). </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart18get_UARTLCR_H_WLENEv">
<span id="_CPPv3NV6RP20404uart18get_UARTLCR_H_WLENEv"></span><span id="_CPPv2NV6RP20404uart18get_UARTLCR_H_WLENEv"></span><span id="RP2040::uart::get_UARTLCR_H_WLENV"></span><span class="target" id="structRP2040_1_1uart_1a665f188e7e48c715074a7e86a2b9fa7e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTLCR_H_WLEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart18get_UARTLCR_H_WLENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTLCR_Hs WLEN field.</p>
<p>Word length. These bits indicate the number of data bits transmitted or received in a frame as follows: b11 = 8 bits b10 = 7 bits b01 = 6 bits b00 = 5 bits. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart18set_UARTLCR_H_WLENE7uint8_t">
<span id="_CPPv3NV6RP20404uart18set_UARTLCR_H_WLENE7uint8_t"></span><span id="_CPPv2NV6RP20404uart18set_UARTLCR_H_WLENE7uint8_t"></span><span id="RP2040::uart::set_UARTLCR_H_WLEN__uint8_tV"></span><span class="target" id="structRP2040_1_1uart_1af96ceb9e53a04b96954b4140d8e4281a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTLCR_H_WLEN</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart18set_UARTLCR_H_WLENE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTLCR_Hs WLEN field.</p>
<p>Word length. These bits indicate the number of data bits transmitted or received in a frame as follows: b11 = 8 bits b10 = 7 bits b01 = 6 bits b00 = 5 bits. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTLCR_H_SPSEv">
<span id="_CPPv3NV6RP20404uart17get_UARTLCR_H_SPSEv"></span><span id="_CPPv2NV6RP20404uart17get_UARTLCR_H_SPSEv"></span><span id="RP2040::uart::get_UARTLCR_H_SPSV"></span><span class="target" id="structRP2040_1_1uart_1a4561359db7e84c055f2fd12264832d70"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTLCR_H_SPS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTLCR_H_SPSEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTLCR_Hs SPS bit.</p>
<p>Stick parity select. 0 = stick parity is disabled 1 = either: * if the EPS bit is 0 then the parity bit is transmitted and checked as a 1 * if the EPS bit is 1 then the parity bit is transmitted and checked as a 0. This bit has no effect when the PEN bit disables parity checking and generation. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17set_UARTLCR_H_SPSEv">
<span id="_CPPv3NV6RP20404uart17set_UARTLCR_H_SPSEv"></span><span id="_CPPv2NV6RP20404uart17set_UARTLCR_H_SPSEv"></span><span id="RP2040::uart::set_UARTLCR_H_SPSV"></span><span class="target" id="structRP2040_1_1uart_1a25d1249c4085cb0f7114a27d47654fcc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTLCR_H_SPS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17set_UARTLCR_H_SPSEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTLCR_Hs SPS bit.</p>
<p>Stick parity select. 0 = stick parity is disabled 1 = either: * if the EPS bit is 0 then the parity bit is transmitted and checked as a 1 * if the EPS bit is 1 then the parity bit is transmitted and checked as a 0. This bit has no effect when the PEN bit disables parity checking and generation. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19clear_UARTLCR_H_SPSEv">
<span id="_CPPv3NV6RP20404uart19clear_UARTLCR_H_SPSEv"></span><span id="_CPPv2NV6RP20404uart19clear_UARTLCR_H_SPSEv"></span><span id="RP2040::uart::clear_UARTLCR_H_SPSV"></span><span class="target" id="structRP2040_1_1uart_1afc25aa598a61c3cc8306484a1e165f1a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTLCR_H_SPS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19clear_UARTLCR_H_SPSEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTLCR_Hs SPS bit.</p>
<p>Stick parity select. 0 = stick parity is disabled 1 = either: * if the EPS bit is 0 then the parity bit is transmitted and checked as a 1 * if the EPS bit is 1 then the parity bit is transmitted and checked as a 0. This bit has no effect when the PEN bit disables parity checking and generation. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart20toggle_UARTLCR_H_SPSEv">
<span id="_CPPv3NV6RP20404uart20toggle_UARTLCR_H_SPSEv"></span><span id="_CPPv2NV6RP20404uart20toggle_UARTLCR_H_SPSEv"></span><span id="RP2040::uart::toggle_UARTLCR_H_SPSV"></span><span class="target" id="structRP2040_1_1uart_1a0c62f9b63fa4317d04a4ec9b60534972"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTLCR_H_SPS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart20toggle_UARTLCR_H_SPSEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTLCR_Hs SPS bit.</p>
<p>Stick parity select. 0 = stick parity is disabled 1 = either: * if the EPS bit is 0 then the parity bit is transmitted and checked as a 1 * if the EPS bit is 1 then the parity bit is transmitted and checked as a 0. This bit has no effect when the PEN bit disables parity checking and generation. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart13get_UARTLCR_HERbRbRbRbRbR7uint8_tRb">
<span id="_CPPv3NV6RP20404uart13get_UARTLCR_HERbRbRbRbRbR7uint8_tRb"></span><span id="_CPPv2NV6RP20404uart13get_UARTLCR_HERbRbRbRbRbR7uint8_tRb"></span><span id="RP2040::uart::get_UARTLCR_H__bR.bR.bR.bR.bR.uint8_tR.bRV"></span><span class="target" id="structRP2040_1_1uart_1afc8a1045b8dab61ed3863f4dd3e033ca"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTLCR_H</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BRK</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">EPS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">STP2</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FEN</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">WLEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SPS</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart13get_UARTLCR_HERbRbRbRbRbR7uint8_tRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of UARTLCR_Hs bit fields.</p>
<p>(read-write) Line Control Register, UARTLCR_H </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart13set_UARTLCR_HEbbbbb7uint8_tb">
<span id="_CPPv3NV6RP20404uart13set_UARTLCR_HEbbbbb7uint8_tb"></span><span id="_CPPv2NV6RP20404uart13set_UARTLCR_HEbbbbb7uint8_tb"></span><span id="RP2040::uart::set_UARTLCR_H__b.b.b.b.b.uint8_t.bV"></span><span class="target" id="structRP2040_1_1uart_1abf1dbf2ce84320dd314d5f95630bd891"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTLCR_H</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BRK</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">EPS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">STP2</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FEN</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">WLEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SPS</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart13set_UARTLCR_HEbbbbb7uint8_tb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of UARTLCR_Hs bit fields.</p>
<p>(read-write) Line Control Register, UARTLCR_H </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTCR_UARTENEv">
<span id="_CPPv3NV6RP20404uart17get_UARTCR_UARTENEv"></span><span id="_CPPv2NV6RP20404uart17get_UARTCR_UARTENEv"></span><span id="RP2040::uart::get_UARTCR_UARTENV"></span><span class="target" id="structRP2040_1_1uart_1a76c818810d901ceb2e59eaa6619a04f4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTCR_UARTEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTCR_UARTENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTCRs UARTEN bit.</p>
<p>UART enable: 0 = UART is disabled. If the UART is disabled in the middle of transmission or reception, it completes the current character before stopping. 1 = the UART is enabled. Data transmission and reception occurs for either UART signals or SIR signals depending on the setting of the SIREN bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17set_UARTCR_UARTENEv">
<span id="_CPPv3NV6RP20404uart17set_UARTCR_UARTENEv"></span><span id="_CPPv2NV6RP20404uart17set_UARTCR_UARTENEv"></span><span id="RP2040::uart::set_UARTCR_UARTENV"></span><span class="target" id="structRP2040_1_1uart_1a85f7a57514be842b1242c93492614fd5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTCR_UARTEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17set_UARTCR_UARTENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTCRs UARTEN bit.</p>
<p>UART enable: 0 = UART is disabled. If the UART is disabled in the middle of transmission or reception, it completes the current character before stopping. 1 = the UART is enabled. Data transmission and reception occurs for either UART signals or SIR signals depending on the setting of the SIREN bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19clear_UARTCR_UARTENEv">
<span id="_CPPv3NV6RP20404uart19clear_UARTCR_UARTENEv"></span><span id="_CPPv2NV6RP20404uart19clear_UARTCR_UARTENEv"></span><span id="RP2040::uart::clear_UARTCR_UARTENV"></span><span class="target" id="structRP2040_1_1uart_1afa6704236e6145062fdf7f08ef16b5c9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTCR_UARTEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19clear_UARTCR_UARTENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTCRs UARTEN bit.</p>
<p>UART enable: 0 = UART is disabled. If the UART is disabled in the middle of transmission or reception, it completes the current character before stopping. 1 = the UART is enabled. Data transmission and reception occurs for either UART signals or SIR signals depending on the setting of the SIREN bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart20toggle_UARTCR_UARTENEv">
<span id="_CPPv3NV6RP20404uart20toggle_UARTCR_UARTENEv"></span><span id="_CPPv2NV6RP20404uart20toggle_UARTCR_UARTENEv"></span><span id="RP2040::uart::toggle_UARTCR_UARTENV"></span><span class="target" id="structRP2040_1_1uart_1a6d0469c9805a2d4555a5114485f0a5a5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTCR_UARTEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart20toggle_UARTCR_UARTENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTCRs UARTEN bit.</p>
<p>UART enable: 0 = UART is disabled. If the UART is disabled in the middle of transmission or reception, it completes the current character before stopping. 1 = the UART is enabled. Data transmission and reception occurs for either UART signals or SIR signals depending on the setting of the SIREN bit. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16get_UARTCR_SIRENEv">
<span id="_CPPv3NV6RP20404uart16get_UARTCR_SIRENEv"></span><span id="_CPPv2NV6RP20404uart16get_UARTCR_SIRENEv"></span><span id="RP2040::uart::get_UARTCR_SIRENV"></span><span class="target" id="structRP2040_1_1uart_1a501cb21471c463a852592c4aed41076b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTCR_SIREN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16get_UARTCR_SIRENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTCRs SIREN bit.</p>
<p>SIR enable: 0 = IrDA SIR ENDEC is disabled. nSIROUT remains LOW (no light pulse generated), and signal transitions on SIRIN have no effect. 1 = IrDA SIR ENDEC is enabled. Data is transmitted and received on nSIROUT and SIRIN. UARTTXD remains HIGH, in the marking state. Signal transitions on UARTRXD or modem status inputs have no effect. This bit has no effect if the UARTEN bit disables the UART. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16set_UARTCR_SIRENEv">
<span id="_CPPv3NV6RP20404uart16set_UARTCR_SIRENEv"></span><span id="_CPPv2NV6RP20404uart16set_UARTCR_SIRENEv"></span><span id="RP2040::uart::set_UARTCR_SIRENV"></span><span class="target" id="structRP2040_1_1uart_1ad9fbbaa31900d9434389216f02213bc6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTCR_SIREN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16set_UARTCR_SIRENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTCRs SIREN bit.</p>
<p>SIR enable: 0 = IrDA SIR ENDEC is disabled. nSIROUT remains LOW (no light pulse generated), and signal transitions on SIRIN have no effect. 1 = IrDA SIR ENDEC is enabled. Data is transmitted and received on nSIROUT and SIRIN. UARTTXD remains HIGH, in the marking state. Signal transitions on UARTRXD or modem status inputs have no effect. This bit has no effect if the UARTEN bit disables the UART. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart18clear_UARTCR_SIRENEv">
<span id="_CPPv3NV6RP20404uart18clear_UARTCR_SIRENEv"></span><span id="_CPPv2NV6RP20404uart18clear_UARTCR_SIRENEv"></span><span id="RP2040::uart::clear_UARTCR_SIRENV"></span><span class="target" id="structRP2040_1_1uart_1aa09045bd0aa818c9a5dae7deedf6eeb8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTCR_SIREN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart18clear_UARTCR_SIRENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTCRs SIREN bit.</p>
<p>SIR enable: 0 = IrDA SIR ENDEC is disabled. nSIROUT remains LOW (no light pulse generated), and signal transitions on SIRIN have no effect. 1 = IrDA SIR ENDEC is enabled. Data is transmitted and received on nSIROUT and SIRIN. UARTTXD remains HIGH, in the marking state. Signal transitions on UARTRXD or modem status inputs have no effect. This bit has no effect if the UARTEN bit disables the UART. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19toggle_UARTCR_SIRENEv">
<span id="_CPPv3NV6RP20404uart19toggle_UARTCR_SIRENEv"></span><span id="_CPPv2NV6RP20404uart19toggle_UARTCR_SIRENEv"></span><span id="RP2040::uart::toggle_UARTCR_SIRENV"></span><span class="target" id="structRP2040_1_1uart_1aefda56b2153a7667b77b9a2d93c46cef"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTCR_SIREN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19toggle_UARTCR_SIRENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTCRs SIREN bit.</p>
<p>SIR enable: 0 = IrDA SIR ENDEC is disabled. nSIROUT remains LOW (no light pulse generated), and signal transitions on SIRIN have no effect. 1 = IrDA SIR ENDEC is enabled. Data is transmitted and received on nSIROUT and SIRIN. UARTTXD remains HIGH, in the marking state. Signal transitions on UARTRXD or modem status inputs have no effect. This bit has no effect if the UARTEN bit disables the UART. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16get_UARTCR_SIRLPEv">
<span id="_CPPv3NV6RP20404uart16get_UARTCR_SIRLPEv"></span><span id="_CPPv2NV6RP20404uart16get_UARTCR_SIRLPEv"></span><span id="RP2040::uart::get_UARTCR_SIRLPV"></span><span class="target" id="structRP2040_1_1uart_1ad1afb24eaac4045eb8fc64fe896bcbb6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTCR_SIRLP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16get_UARTCR_SIRLPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTCRs SIRLP bit.</p>
<p>SIR low-power IrDA mode. This bit selects the IrDA encoding mode. If this bit is cleared to 0, low-level bits are transmitted as an active high pulse with a width of 3 / 16th of the bit period. If this bit is set to 1, low-level bits are transmitted with a pulse width that is 3 times the period of the IrLPBaud16 input signal, regardless of the selected bit rate. Setting this bit uses less power, but might reduce transmission distances. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16set_UARTCR_SIRLPEv">
<span id="_CPPv3NV6RP20404uart16set_UARTCR_SIRLPEv"></span><span id="_CPPv2NV6RP20404uart16set_UARTCR_SIRLPEv"></span><span id="RP2040::uart::set_UARTCR_SIRLPV"></span><span class="target" id="structRP2040_1_1uart_1a3d280eb8f90b2db605e986f48e11c8cc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTCR_SIRLP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16set_UARTCR_SIRLPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTCRs SIRLP bit.</p>
<p>SIR low-power IrDA mode. This bit selects the IrDA encoding mode. If this bit is cleared to 0, low-level bits are transmitted as an active high pulse with a width of 3 / 16th of the bit period. If this bit is set to 1, low-level bits are transmitted with a pulse width that is 3 times the period of the IrLPBaud16 input signal, regardless of the selected bit rate. Setting this bit uses less power, but might reduce transmission distances. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart18clear_UARTCR_SIRLPEv">
<span id="_CPPv3NV6RP20404uart18clear_UARTCR_SIRLPEv"></span><span id="_CPPv2NV6RP20404uart18clear_UARTCR_SIRLPEv"></span><span id="RP2040::uart::clear_UARTCR_SIRLPV"></span><span class="target" id="structRP2040_1_1uart_1a0a9ddab694d24084bf69e4e7892b83c5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTCR_SIRLP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart18clear_UARTCR_SIRLPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTCRs SIRLP bit.</p>
<p>SIR low-power IrDA mode. This bit selects the IrDA encoding mode. If this bit is cleared to 0, low-level bits are transmitted as an active high pulse with a width of 3 / 16th of the bit period. If this bit is set to 1, low-level bits are transmitted with a pulse width that is 3 times the period of the IrLPBaud16 input signal, regardless of the selected bit rate. Setting this bit uses less power, but might reduce transmission distances. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19toggle_UARTCR_SIRLPEv">
<span id="_CPPv3NV6RP20404uart19toggle_UARTCR_SIRLPEv"></span><span id="_CPPv2NV6RP20404uart19toggle_UARTCR_SIRLPEv"></span><span id="RP2040::uart::toggle_UARTCR_SIRLPV"></span><span class="target" id="structRP2040_1_1uart_1ad455b7619e2664f36f609b0c6437fc18"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTCR_SIRLP</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19toggle_UARTCR_SIRLPEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTCRs SIRLP bit.</p>
<p>SIR low-power IrDA mode. This bit selects the IrDA encoding mode. If this bit is cleared to 0, low-level bits are transmitted as an active high pulse with a width of 3 / 16th of the bit period. If this bit is set to 1, low-level bits are transmitted with a pulse width that is 3 times the period of the IrLPBaud16 input signal, regardless of the selected bit rate. Setting this bit uses less power, but might reduce transmission distances. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart14get_UARTCR_LBEEv">
<span id="_CPPv3NV6RP20404uart14get_UARTCR_LBEEv"></span><span id="_CPPv2NV6RP20404uart14get_UARTCR_LBEEv"></span><span id="RP2040::uart::get_UARTCR_LBEV"></span><span class="target" id="structRP2040_1_1uart_1a788677730caf7f5e3ff7f4b7c33924f2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTCR_LBE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart14get_UARTCR_LBEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTCRs LBE bit.</p>
<p>Loopback enable. If this bit is set to 1 and the SIREN bit is set to 1 and the SIRTEST bit in the Test Control Register, UARTTCR is set to 1, then the nSIROUT path is inverted, and fed through to the SIRIN path. The SIRTEST bit in the test register must be set to 1 to override the normal half-duplex SIR operation. This must be the requirement for accessing the test registers during normal operation, and SIRTEST must be cleared to 0 when loopback testing is finished. This feature reduces the amount of external coupling required during system test. If this bit is set to 1, and the SIRTEST bit is set to 0, the UARTTXD path is fed through to the UARTRXD path. In either SIR mode or UART mode, when this bit is set, the modem outputs are also fed through to the modem inputs. This bit is cleared to 0 on reset, to disable loopback. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart14set_UARTCR_LBEEv">
<span id="_CPPv3NV6RP20404uart14set_UARTCR_LBEEv"></span><span id="_CPPv2NV6RP20404uart14set_UARTCR_LBEEv"></span><span id="RP2040::uart::set_UARTCR_LBEV"></span><span class="target" id="structRP2040_1_1uart_1a6fd5eedfb4e76d5c043321316703de7b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTCR_LBE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart14set_UARTCR_LBEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTCRs LBE bit.</p>
<p>Loopback enable. If this bit is set to 1 and the SIREN bit is set to 1 and the SIRTEST bit in the Test Control Register, UARTTCR is set to 1, then the nSIROUT path is inverted, and fed through to the SIRIN path. The SIRTEST bit in the test register must be set to 1 to override the normal half-duplex SIR operation. This must be the requirement for accessing the test registers during normal operation, and SIRTEST must be cleared to 0 when loopback testing is finished. This feature reduces the amount of external coupling required during system test. If this bit is set to 1, and the SIRTEST bit is set to 0, the UARTTXD path is fed through to the UARTRXD path. In either SIR mode or UART mode, when this bit is set, the modem outputs are also fed through to the modem inputs. This bit is cleared to 0 on reset, to disable loopback. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16clear_UARTCR_LBEEv">
<span id="_CPPv3NV6RP20404uart16clear_UARTCR_LBEEv"></span><span id="_CPPv2NV6RP20404uart16clear_UARTCR_LBEEv"></span><span id="RP2040::uart::clear_UARTCR_LBEV"></span><span class="target" id="structRP2040_1_1uart_1a9575b9d4982361d5485cde23b623e7e8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTCR_LBE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16clear_UARTCR_LBEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTCRs LBE bit.</p>
<p>Loopback enable. If this bit is set to 1 and the SIREN bit is set to 1 and the SIRTEST bit in the Test Control Register, UARTTCR is set to 1, then the nSIROUT path is inverted, and fed through to the SIRIN path. The SIRTEST bit in the test register must be set to 1 to override the normal half-duplex SIR operation. This must be the requirement for accessing the test registers during normal operation, and SIRTEST must be cleared to 0 when loopback testing is finished. This feature reduces the amount of external coupling required during system test. If this bit is set to 1, and the SIRTEST bit is set to 0, the UARTTXD path is fed through to the UARTRXD path. In either SIR mode or UART mode, when this bit is set, the modem outputs are also fed through to the modem inputs. This bit is cleared to 0 on reset, to disable loopback. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17toggle_UARTCR_LBEEv">
<span id="_CPPv3NV6RP20404uart17toggle_UARTCR_LBEEv"></span><span id="_CPPv2NV6RP20404uart17toggle_UARTCR_LBEEv"></span><span id="RP2040::uart::toggle_UARTCR_LBEV"></span><span class="target" id="structRP2040_1_1uart_1a91216043d7d5a3425dd6598adab7c7cf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTCR_LBE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17toggle_UARTCR_LBEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTCRs LBE bit.</p>
<p>Loopback enable. If this bit is set to 1 and the SIREN bit is set to 1 and the SIRTEST bit in the Test Control Register, UARTTCR is set to 1, then the nSIROUT path is inverted, and fed through to the SIRIN path. The SIRTEST bit in the test register must be set to 1 to override the normal half-duplex SIR operation. This must be the requirement for accessing the test registers during normal operation, and SIRTEST must be cleared to 0 when loopback testing is finished. This feature reduces the amount of external coupling required during system test. If this bit is set to 1, and the SIRTEST bit is set to 0, the UARTTXD path is fed through to the UARTRXD path. In either SIR mode or UART mode, when this bit is set, the modem outputs are also fed through to the modem inputs. This bit is cleared to 0 on reset, to disable loopback. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart14get_UARTCR_TXEEv">
<span id="_CPPv3NV6RP20404uart14get_UARTCR_TXEEv"></span><span id="_CPPv2NV6RP20404uart14get_UARTCR_TXEEv"></span><span id="RP2040::uart::get_UARTCR_TXEV"></span><span class="target" id="structRP2040_1_1uart_1a0683eef3c3dc8a51257237716a578b9b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTCR_TXE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart14get_UARTCR_TXEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTCRs TXE bit.</p>
<p>Transmit enable. If this bit is set to 1, the transmit section of the UART is enabled. Data transmission occurs for either UART signals, or SIR signals depending on the setting of the SIREN bit. When the UART is disabled in the middle of transmission, it completes the current character before stopping. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart14set_UARTCR_TXEEv">
<span id="_CPPv3NV6RP20404uart14set_UARTCR_TXEEv"></span><span id="_CPPv2NV6RP20404uart14set_UARTCR_TXEEv"></span><span id="RP2040::uart::set_UARTCR_TXEV"></span><span class="target" id="structRP2040_1_1uart_1a4bab07f64566f0a424f5f3d24ea40088"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTCR_TXE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart14set_UARTCR_TXEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTCRs TXE bit.</p>
<p>Transmit enable. If this bit is set to 1, the transmit section of the UART is enabled. Data transmission occurs for either UART signals, or SIR signals depending on the setting of the SIREN bit. When the UART is disabled in the middle of transmission, it completes the current character before stopping. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16clear_UARTCR_TXEEv">
<span id="_CPPv3NV6RP20404uart16clear_UARTCR_TXEEv"></span><span id="_CPPv2NV6RP20404uart16clear_UARTCR_TXEEv"></span><span id="RP2040::uart::clear_UARTCR_TXEV"></span><span class="target" id="structRP2040_1_1uart_1a004f49dad81125e46e37031c3d7ded4c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTCR_TXE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16clear_UARTCR_TXEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTCRs TXE bit.</p>
<p>Transmit enable. If this bit is set to 1, the transmit section of the UART is enabled. Data transmission occurs for either UART signals, or SIR signals depending on the setting of the SIREN bit. When the UART is disabled in the middle of transmission, it completes the current character before stopping. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17toggle_UARTCR_TXEEv">
<span id="_CPPv3NV6RP20404uart17toggle_UARTCR_TXEEv"></span><span id="_CPPv2NV6RP20404uart17toggle_UARTCR_TXEEv"></span><span id="RP2040::uart::toggle_UARTCR_TXEV"></span><span class="target" id="structRP2040_1_1uart_1a577988ccfd4934c09d074cf693484bf7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTCR_TXE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17toggle_UARTCR_TXEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTCRs TXE bit.</p>
<p>Transmit enable. If this bit is set to 1, the transmit section of the UART is enabled. Data transmission occurs for either UART signals, or SIR signals depending on the setting of the SIREN bit. When the UART is disabled in the middle of transmission, it completes the current character before stopping. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart14get_UARTCR_RXEEv">
<span id="_CPPv3NV6RP20404uart14get_UARTCR_RXEEv"></span><span id="_CPPv2NV6RP20404uart14get_UARTCR_RXEEv"></span><span id="RP2040::uart::get_UARTCR_RXEV"></span><span class="target" id="structRP2040_1_1uart_1ab6a64a5c82f9c91dc1e9d09c5d4543f3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTCR_RXE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart14get_UARTCR_RXEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTCRs RXE bit.</p>
<p>Receive enable. If this bit is set to 1, the receive section of the UART is enabled. Data reception occurs for either UART signals or SIR signals depending on the setting of the SIREN bit. When the UART is disabled in the middle of reception, it completes the current character before stopping. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart14set_UARTCR_RXEEv">
<span id="_CPPv3NV6RP20404uart14set_UARTCR_RXEEv"></span><span id="_CPPv2NV6RP20404uart14set_UARTCR_RXEEv"></span><span id="RP2040::uart::set_UARTCR_RXEV"></span><span class="target" id="structRP2040_1_1uart_1a7dc26e3a7d803063d17d3f4f270880d6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTCR_RXE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart14set_UARTCR_RXEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTCRs RXE bit.</p>
<p>Receive enable. If this bit is set to 1, the receive section of the UART is enabled. Data reception occurs for either UART signals or SIR signals depending on the setting of the SIREN bit. When the UART is disabled in the middle of reception, it completes the current character before stopping. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16clear_UARTCR_RXEEv">
<span id="_CPPv3NV6RP20404uart16clear_UARTCR_RXEEv"></span><span id="_CPPv2NV6RP20404uart16clear_UARTCR_RXEEv"></span><span id="RP2040::uart::clear_UARTCR_RXEV"></span><span class="target" id="structRP2040_1_1uart_1a906acbef538afefd22a00b36c2d83899"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTCR_RXE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16clear_UARTCR_RXEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTCRs RXE bit.</p>
<p>Receive enable. If this bit is set to 1, the receive section of the UART is enabled. Data reception occurs for either UART signals or SIR signals depending on the setting of the SIREN bit. When the UART is disabled in the middle of reception, it completes the current character before stopping. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17toggle_UARTCR_RXEEv">
<span id="_CPPv3NV6RP20404uart17toggle_UARTCR_RXEEv"></span><span id="_CPPv2NV6RP20404uart17toggle_UARTCR_RXEEv"></span><span id="RP2040::uart::toggle_UARTCR_RXEV"></span><span class="target" id="structRP2040_1_1uart_1a7943a6b8bf6e6dbff0afc301e2872e81"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTCR_RXE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17toggle_UARTCR_RXEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTCRs RXE bit.</p>
<p>Receive enable. If this bit is set to 1, the receive section of the UART is enabled. Data reception occurs for either UART signals or SIR signals depending on the setting of the SIREN bit. When the UART is disabled in the middle of reception, it completes the current character before stopping. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart14get_UARTCR_DTREv">
<span id="_CPPv3NV6RP20404uart14get_UARTCR_DTREv"></span><span id="_CPPv2NV6RP20404uart14get_UARTCR_DTREv"></span><span id="RP2040::uart::get_UARTCR_DTRV"></span><span class="target" id="structRP2040_1_1uart_1ab560f8cf6414adb920059acfc786fd70"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTCR_DTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart14get_UARTCR_DTREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTCRs DTR bit.</p>
<p>Data transmit ready. This bit is the complement of the UART data transmit ready, nUARTDTR, modem status output. That is, when the bit is programmed to a 1 then nUARTDTR is LOW. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart14set_UARTCR_DTREv">
<span id="_CPPv3NV6RP20404uart14set_UARTCR_DTREv"></span><span id="_CPPv2NV6RP20404uart14set_UARTCR_DTREv"></span><span id="RP2040::uart::set_UARTCR_DTRV"></span><span class="target" id="structRP2040_1_1uart_1ad10d0e1ed71c9bcf5b4e22fd9cce751d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTCR_DTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart14set_UARTCR_DTREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTCRs DTR bit.</p>
<p>Data transmit ready. This bit is the complement of the UART data transmit ready, nUARTDTR, modem status output. That is, when the bit is programmed to a 1 then nUARTDTR is LOW. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16clear_UARTCR_DTREv">
<span id="_CPPv3NV6RP20404uart16clear_UARTCR_DTREv"></span><span id="_CPPv2NV6RP20404uart16clear_UARTCR_DTREv"></span><span id="RP2040::uart::clear_UARTCR_DTRV"></span><span class="target" id="structRP2040_1_1uart_1a4baac1bb28de33177aab75322bcecda3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTCR_DTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16clear_UARTCR_DTREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTCRs DTR bit.</p>
<p>Data transmit ready. This bit is the complement of the UART data transmit ready, nUARTDTR, modem status output. That is, when the bit is programmed to a 1 then nUARTDTR is LOW. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17toggle_UARTCR_DTREv">
<span id="_CPPv3NV6RP20404uart17toggle_UARTCR_DTREv"></span><span id="_CPPv2NV6RP20404uart17toggle_UARTCR_DTREv"></span><span id="RP2040::uart::toggle_UARTCR_DTRV"></span><span class="target" id="structRP2040_1_1uart_1a4a90010071a3b75a0447dc21d443f8da"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTCR_DTR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17toggle_UARTCR_DTREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTCRs DTR bit.</p>
<p>Data transmit ready. This bit is the complement of the UART data transmit ready, nUARTDTR, modem status output. That is, when the bit is programmed to a 1 then nUARTDTR is LOW. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart14get_UARTCR_RTSEv">
<span id="_CPPv3NV6RP20404uart14get_UARTCR_RTSEv"></span><span id="_CPPv2NV6RP20404uart14get_UARTCR_RTSEv"></span><span id="RP2040::uart::get_UARTCR_RTSV"></span><span class="target" id="structRP2040_1_1uart_1a7d63a8fbcf3d64f081529c29254c832b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTCR_RTS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart14get_UARTCR_RTSEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTCRs RTS bit.</p>
<p>Request to send. This bit is the complement of the UART request to send, nUARTRTS, modem status output. That is, when the bit is programmed to a 1 then nUARTRTS is LOW. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart14set_UARTCR_RTSEv">
<span id="_CPPv3NV6RP20404uart14set_UARTCR_RTSEv"></span><span id="_CPPv2NV6RP20404uart14set_UARTCR_RTSEv"></span><span id="RP2040::uart::set_UARTCR_RTSV"></span><span class="target" id="structRP2040_1_1uart_1ae31e90409eb87b513d6e0698cdad1401"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTCR_RTS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart14set_UARTCR_RTSEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTCRs RTS bit.</p>
<p>Request to send. This bit is the complement of the UART request to send, nUARTRTS, modem status output. That is, when the bit is programmed to a 1 then nUARTRTS is LOW. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16clear_UARTCR_RTSEv">
<span id="_CPPv3NV6RP20404uart16clear_UARTCR_RTSEv"></span><span id="_CPPv2NV6RP20404uart16clear_UARTCR_RTSEv"></span><span id="RP2040::uart::clear_UARTCR_RTSV"></span><span class="target" id="structRP2040_1_1uart_1ac9f8c6703fcb1c447358c6f97206f8d5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTCR_RTS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16clear_UARTCR_RTSEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTCRs RTS bit.</p>
<p>Request to send. This bit is the complement of the UART request to send, nUARTRTS, modem status output. That is, when the bit is programmed to a 1 then nUARTRTS is LOW. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17toggle_UARTCR_RTSEv">
<span id="_CPPv3NV6RP20404uart17toggle_UARTCR_RTSEv"></span><span id="_CPPv2NV6RP20404uart17toggle_UARTCR_RTSEv"></span><span id="RP2040::uart::toggle_UARTCR_RTSV"></span><span class="target" id="structRP2040_1_1uart_1a05ad182d5882070d8841386829cde5ea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTCR_RTS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17toggle_UARTCR_RTSEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTCRs RTS bit.</p>
<p>Request to send. This bit is the complement of the UART request to send, nUARTRTS, modem status output. That is, when the bit is programmed to a 1 then nUARTRTS is LOW. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart15get_UARTCR_OUT1Ev">
<span id="_CPPv3NV6RP20404uart15get_UARTCR_OUT1Ev"></span><span id="_CPPv2NV6RP20404uart15get_UARTCR_OUT1Ev"></span><span id="RP2040::uart::get_UARTCR_OUT1V"></span><span class="target" id="structRP2040_1_1uart_1a835b8e8af4d4e7d2d3322e4ed3377879"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTCR_OUT1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart15get_UARTCR_OUT1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTCRs OUT1 bit.</p>
<p>This bit is the complement of the UART Out1 (nUARTOut1) modem status output. That is, when the bit is programmed to a 1 the output is 0. For DTE this can be used as Data Carrier Detect (DCD). </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart15set_UARTCR_OUT1Ev">
<span id="_CPPv3NV6RP20404uart15set_UARTCR_OUT1Ev"></span><span id="_CPPv2NV6RP20404uart15set_UARTCR_OUT1Ev"></span><span id="RP2040::uart::set_UARTCR_OUT1V"></span><span class="target" id="structRP2040_1_1uart_1a1934e98e41cc2af822fd60555386ca67"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTCR_OUT1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart15set_UARTCR_OUT1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTCRs OUT1 bit.</p>
<p>This bit is the complement of the UART Out1 (nUARTOut1) modem status output. That is, when the bit is programmed to a 1 the output is 0. For DTE this can be used as Data Carrier Detect (DCD). </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17clear_UARTCR_OUT1Ev">
<span id="_CPPv3NV6RP20404uart17clear_UARTCR_OUT1Ev"></span><span id="_CPPv2NV6RP20404uart17clear_UARTCR_OUT1Ev"></span><span id="RP2040::uart::clear_UARTCR_OUT1V"></span><span class="target" id="structRP2040_1_1uart_1abf5937d78169ccf2650b4f46e4b438f1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTCR_OUT1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17clear_UARTCR_OUT1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTCRs OUT1 bit.</p>
<p>This bit is the complement of the UART Out1 (nUARTOut1) modem status output. That is, when the bit is programmed to a 1 the output is 0. For DTE this can be used as Data Carrier Detect (DCD). </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart18toggle_UARTCR_OUT1Ev">
<span id="_CPPv3NV6RP20404uart18toggle_UARTCR_OUT1Ev"></span><span id="_CPPv2NV6RP20404uart18toggle_UARTCR_OUT1Ev"></span><span id="RP2040::uart::toggle_UARTCR_OUT1V"></span><span class="target" id="structRP2040_1_1uart_1a01c84818319cd2b10757d2a8a132cf86"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTCR_OUT1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart18toggle_UARTCR_OUT1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTCRs OUT1 bit.</p>
<p>This bit is the complement of the UART Out1 (nUARTOut1) modem status output. That is, when the bit is programmed to a 1 the output is 0. For DTE this can be used as Data Carrier Detect (DCD). </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart15get_UARTCR_OUT2Ev">
<span id="_CPPv3NV6RP20404uart15get_UARTCR_OUT2Ev"></span><span id="_CPPv2NV6RP20404uart15get_UARTCR_OUT2Ev"></span><span id="RP2040::uart::get_UARTCR_OUT2V"></span><span class="target" id="structRP2040_1_1uart_1a8d8c8bceff4bb002fb453da692afd705"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTCR_OUT2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart15get_UARTCR_OUT2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTCRs OUT2 bit.</p>
<p>This bit is the complement of the UART Out2 (nUARTOut2) modem status output. That is, when the bit is programmed to a 1, the output is 0. For DTE this can be used as Ring Indicator (RI). </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart15set_UARTCR_OUT2Ev">
<span id="_CPPv3NV6RP20404uart15set_UARTCR_OUT2Ev"></span><span id="_CPPv2NV6RP20404uart15set_UARTCR_OUT2Ev"></span><span id="RP2040::uart::set_UARTCR_OUT2V"></span><span class="target" id="structRP2040_1_1uart_1ad047e1ff59e8db772a0917612d53fe31"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTCR_OUT2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart15set_UARTCR_OUT2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTCRs OUT2 bit.</p>
<p>This bit is the complement of the UART Out2 (nUARTOut2) modem status output. That is, when the bit is programmed to a 1, the output is 0. For DTE this can be used as Ring Indicator (RI). </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17clear_UARTCR_OUT2Ev">
<span id="_CPPv3NV6RP20404uart17clear_UARTCR_OUT2Ev"></span><span id="_CPPv2NV6RP20404uart17clear_UARTCR_OUT2Ev"></span><span id="RP2040::uart::clear_UARTCR_OUT2V"></span><span class="target" id="structRP2040_1_1uart_1a6c12b490e99697d1308351f93353069c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTCR_OUT2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17clear_UARTCR_OUT2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTCRs OUT2 bit.</p>
<p>This bit is the complement of the UART Out2 (nUARTOut2) modem status output. That is, when the bit is programmed to a 1, the output is 0. For DTE this can be used as Ring Indicator (RI). </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart18toggle_UARTCR_OUT2Ev">
<span id="_CPPv3NV6RP20404uart18toggle_UARTCR_OUT2Ev"></span><span id="_CPPv2NV6RP20404uart18toggle_UARTCR_OUT2Ev"></span><span id="RP2040::uart::toggle_UARTCR_OUT2V"></span><span class="target" id="structRP2040_1_1uart_1aa218d792496f211ed7d36b99935a400c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTCR_OUT2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart18toggle_UARTCR_OUT2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTCRs OUT2 bit.</p>
<p>This bit is the complement of the UART Out2 (nUARTOut2) modem status output. That is, when the bit is programmed to a 1, the output is 0. For DTE this can be used as Ring Indicator (RI). </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16get_UARTCR_RTSENEv">
<span id="_CPPv3NV6RP20404uart16get_UARTCR_RTSENEv"></span><span id="_CPPv2NV6RP20404uart16get_UARTCR_RTSENEv"></span><span id="RP2040::uart::get_UARTCR_RTSENV"></span><span class="target" id="structRP2040_1_1uart_1aec5b33dfb754d75eccb47429be4d0f21"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTCR_RTSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16get_UARTCR_RTSENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTCRs RTSEN bit.</p>
<p>RTS hardware flow control enable. If this bit is set to 1, RTS hardware flow control is enabled. Data is only requested when there is space in the receive FIFO for it to be received. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16set_UARTCR_RTSENEv">
<span id="_CPPv3NV6RP20404uart16set_UARTCR_RTSENEv"></span><span id="_CPPv2NV6RP20404uart16set_UARTCR_RTSENEv"></span><span id="RP2040::uart::set_UARTCR_RTSENV"></span><span class="target" id="structRP2040_1_1uart_1a2718c3ffb3d85f1e6ef1f8e5ce981010"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTCR_RTSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16set_UARTCR_RTSENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTCRs RTSEN bit.</p>
<p>RTS hardware flow control enable. If this bit is set to 1, RTS hardware flow control is enabled. Data is only requested when there is space in the receive FIFO for it to be received. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart18clear_UARTCR_RTSENEv">
<span id="_CPPv3NV6RP20404uart18clear_UARTCR_RTSENEv"></span><span id="_CPPv2NV6RP20404uart18clear_UARTCR_RTSENEv"></span><span id="RP2040::uart::clear_UARTCR_RTSENV"></span><span class="target" id="structRP2040_1_1uart_1a1f000bb5c2379628cc4da488f54f2adc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTCR_RTSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart18clear_UARTCR_RTSENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTCRs RTSEN bit.</p>
<p>RTS hardware flow control enable. If this bit is set to 1, RTS hardware flow control is enabled. Data is only requested when there is space in the receive FIFO for it to be received. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19toggle_UARTCR_RTSENEv">
<span id="_CPPv3NV6RP20404uart19toggle_UARTCR_RTSENEv"></span><span id="_CPPv2NV6RP20404uart19toggle_UARTCR_RTSENEv"></span><span id="RP2040::uart::toggle_UARTCR_RTSENV"></span><span class="target" id="structRP2040_1_1uart_1a51b41d0a80eabb449ffdd5620c2f3bb8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTCR_RTSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19toggle_UARTCR_RTSENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTCRs RTSEN bit.</p>
<p>RTS hardware flow control enable. If this bit is set to 1, RTS hardware flow control is enabled. Data is only requested when there is space in the receive FIFO for it to be received. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16get_UARTCR_CTSENEv">
<span id="_CPPv3NV6RP20404uart16get_UARTCR_CTSENEv"></span><span id="_CPPv2NV6RP20404uart16get_UARTCR_CTSENEv"></span><span id="RP2040::uart::get_UARTCR_CTSENV"></span><span class="target" id="structRP2040_1_1uart_1aa309a285248991c9d247d39c8e5301f2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTCR_CTSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16get_UARTCR_CTSENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTCRs CTSEN bit.</p>
<p>CTS hardware flow control enable. If this bit is set to 1, CTS hardware flow control is enabled. Data is only transmitted when the nUARTCTS signal is asserted. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16set_UARTCR_CTSENEv">
<span id="_CPPv3NV6RP20404uart16set_UARTCR_CTSENEv"></span><span id="_CPPv2NV6RP20404uart16set_UARTCR_CTSENEv"></span><span id="RP2040::uart::set_UARTCR_CTSENV"></span><span class="target" id="structRP2040_1_1uart_1ac28fae9f7863178eb0ced2dc8ddf5492"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTCR_CTSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16set_UARTCR_CTSENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTCRs CTSEN bit.</p>
<p>CTS hardware flow control enable. If this bit is set to 1, CTS hardware flow control is enabled. Data is only transmitted when the nUARTCTS signal is asserted. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart18clear_UARTCR_CTSENEv">
<span id="_CPPv3NV6RP20404uart18clear_UARTCR_CTSENEv"></span><span id="_CPPv2NV6RP20404uart18clear_UARTCR_CTSENEv"></span><span id="RP2040::uart::clear_UARTCR_CTSENV"></span><span class="target" id="structRP2040_1_1uart_1aac22fdb1ef4bce922fbd315fc7968c1c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTCR_CTSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart18clear_UARTCR_CTSENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTCRs CTSEN bit.</p>
<p>CTS hardware flow control enable. If this bit is set to 1, CTS hardware flow control is enabled. Data is only transmitted when the nUARTCTS signal is asserted. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19toggle_UARTCR_CTSENEv">
<span id="_CPPv3NV6RP20404uart19toggle_UARTCR_CTSENEv"></span><span id="_CPPv2NV6RP20404uart19toggle_UARTCR_CTSENEv"></span><span id="RP2040::uart::toggle_UARTCR_CTSENV"></span><span class="target" id="structRP2040_1_1uart_1ab1ac9ae0835934ff6c576e1bfe7a2283"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTCR_CTSEN</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19toggle_UARTCR_CTSENEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTCRs CTSEN bit.</p>
<p>CTS hardware flow control enable. If this bit is set to 1, CTS hardware flow control is enabled. Data is only transmitted when the nUARTCTS signal is asserted. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart10get_UARTCRERbRbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20404uart10get_UARTCRERbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20404uart10get_UARTCRERbRbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::uart::get_UARTCR__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1uart_1abf94ebcfd5e7f025eea9fe4f861def62"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTCR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">UARTEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SIREN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">SIRLP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">LBE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TXE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RXE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DTR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RTS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUT1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OUT2</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RTSEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTSEN</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart10get_UARTCRERbRbRbRbRbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of UARTCRs bit fields.</p>
<p>(read-write) Control Register, UARTCR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart10set_UARTCREbbbbbbbbbbbb">
<span id="_CPPv3NV6RP20404uart10set_UARTCREbbbbbbbbbbbb"></span><span id="_CPPv2NV6RP20404uart10set_UARTCREbbbbbbbbbbbb"></span><span id="RP2040::uart::set_UARTCR__b.b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1uart_1a918432f31e93a82140960b818cd42b20"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTCR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">UARTEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SIREN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">SIRLP</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">LBE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TXE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RXE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DTR</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RTS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">OUT1</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">OUT2</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RTSEN</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTSEN</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart10set_UARTCREbbbbbbbbbbbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of UARTCRs bit fields.</p>
<p>(read-write) Control Register, UARTCR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart21get_UARTIFLS_TXIFLSELEv">
<span id="_CPPv3NV6RP20404uart21get_UARTIFLS_TXIFLSELEv"></span><span id="_CPPv2NV6RP20404uart21get_UARTIFLS_TXIFLSELEv"></span><span id="RP2040::uart::get_UARTIFLS_TXIFLSELV"></span><span class="target" id="structRP2040_1_1uart_1a0ba2fb2545dc13c27381643a5e9488d5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTIFLS_TXIFLSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart21get_UARTIFLS_TXIFLSELEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTIFLSs TXIFLSEL field.</p>
<p>Transmit interrupt FIFO level select. The trigger points for the transmit interrupt are as follows: b000 = Transmit FIFO becomes &lt;= 1 / 8 full b001 = Transmit FIFO becomes &lt;= 1 / 4 full b010 = Transmit FIFO becomes &lt;= 1 / 2 full b011 = Transmit FIFO becomes &lt;= 3 / 4 full b100 = Transmit FIFO becomes &lt;= 7 / 8 full b101-b111 = reserved. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart21set_UARTIFLS_TXIFLSELE7uint8_t">
<span id="_CPPv3NV6RP20404uart21set_UARTIFLS_TXIFLSELE7uint8_t"></span><span id="_CPPv2NV6RP20404uart21set_UARTIFLS_TXIFLSELE7uint8_t"></span><span id="RP2040::uart::set_UARTIFLS_TXIFLSEL__uint8_tV"></span><span class="target" id="structRP2040_1_1uart_1a6b018995d70cfa52ed8ef53a98ee3b9f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTIFLS_TXIFLSEL</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart21set_UARTIFLS_TXIFLSELE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTIFLSs TXIFLSEL field.</p>
<p>Transmit interrupt FIFO level select. The trigger points for the transmit interrupt are as follows: b000 = Transmit FIFO becomes &lt;= 1 / 8 full b001 = Transmit FIFO becomes &lt;= 1 / 4 full b010 = Transmit FIFO becomes &lt;= 1 / 2 full b011 = Transmit FIFO becomes &lt;= 3 / 4 full b100 = Transmit FIFO becomes &lt;= 7 / 8 full b101-b111 = reserved. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart21get_UARTIFLS_RXIFLSELEv">
<span id="_CPPv3NV6RP20404uart21get_UARTIFLS_RXIFLSELEv"></span><span id="_CPPv2NV6RP20404uart21get_UARTIFLS_RXIFLSELEv"></span><span id="RP2040::uart::get_UARTIFLS_RXIFLSELV"></span><span class="target" id="structRP2040_1_1uart_1a44772b5e2fb9f68d3eaecfbc463135e2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTIFLS_RXIFLSEL</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart21get_UARTIFLS_RXIFLSELEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTIFLSs RXIFLSEL field.</p>
<p>Receive interrupt FIFO level select. The trigger points for the receive interrupt are as follows: b000 = Receive FIFO becomes &gt;= 1 / 8 full b001 = Receive FIFO becomes &gt;= 1 / 4 full b010 = Receive FIFO becomes &gt;= 1 / 2 full b011 = Receive FIFO becomes &gt;= 3 / 4 full b100 = Receive FIFO becomes &gt;= 7 / 8 full b101-b111 = reserved. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart21set_UARTIFLS_RXIFLSELE7uint8_t">
<span id="_CPPv3NV6RP20404uart21set_UARTIFLS_RXIFLSELE7uint8_t"></span><span id="_CPPv2NV6RP20404uart21set_UARTIFLS_RXIFLSELE7uint8_t"></span><span id="RP2040::uart::set_UARTIFLS_RXIFLSEL__uint8_tV"></span><span class="target" id="structRP2040_1_1uart_1a69ee5ce56b4e81bcc67e3d7e59e01aa1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTIFLS_RXIFLSEL</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">value</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart21set_UARTIFLS_RXIFLSELE7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTIFLSs RXIFLSEL field.</p>
<p>Receive interrupt FIFO level select. The trigger points for the receive interrupt are as follows: b000 = Receive FIFO becomes &gt;= 1 / 8 full b001 = Receive FIFO becomes &gt;= 1 / 4 full b010 = Receive FIFO becomes &gt;= 1 / 2 full b011 = Receive FIFO becomes &gt;= 3 / 4 full b100 = Receive FIFO becomes &gt;= 7 / 8 full b101-b111 = reserved. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart12get_UARTIFLSER7uint8_tR7uint8_t">
<span id="_CPPv3NV6RP20404uart12get_UARTIFLSER7uint8_tR7uint8_t"></span><span id="_CPPv2NV6RP20404uart12get_UARTIFLSER7uint8_tR7uint8_t"></span><span id="RP2040::uart::get_UARTIFLS__uint8_tR.uint8_tRV"></span><span class="target" id="structRP2040_1_1uart_1a1656a3f95061effdde93618f1ed726f6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTIFLS</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TXIFLSEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RXIFLSEL</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart12get_UARTIFLSER7uint8_tR7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of UARTIFLSs bit fields.</p>
<p>(read-write) Interrupt FIFO Level Select Register, UARTIFLS </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart12set_UARTIFLSE7uint8_t7uint8_t">
<span id="_CPPv3NV6RP20404uart12set_UARTIFLSE7uint8_t7uint8_t"></span><span id="_CPPv2NV6RP20404uart12set_UARTIFLSE7uint8_t7uint8_t"></span><span id="RP2040::uart::set_UARTIFLS__uint8_t.uint8_tV"></span><span class="target" id="structRP2040_1_1uart_1ad33bf6e5c556f83042c3782ef1330006"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTIFLS</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TXIFLSEL</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RXIFLSEL</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart12set_UARTIFLSE7uint8_t7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of UARTIFLSs bit fields.</p>
<p>(read-write) Interrupt FIFO Level Select Register, UARTIFLS </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart18get_UARTIMSC_RIMIMEv">
<span id="_CPPv3NV6RP20404uart18get_UARTIMSC_RIMIMEv"></span><span id="_CPPv2NV6RP20404uart18get_UARTIMSC_RIMIMEv"></span><span id="RP2040::uart::get_UARTIMSC_RIMIMV"></span><span class="target" id="structRP2040_1_1uart_1a78c1bd96f95972d641ca1c2810217c18"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTIMSC_RIMIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart18get_UARTIMSC_RIMIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTIMSCs RIMIM bit.</p>
<p>nUARTRI modem interrupt mask. A read returns the current mask for the UARTRIINTR interrupt. On a write of 1, the mask of the UARTRIINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart18set_UARTIMSC_RIMIMEv">
<span id="_CPPv3NV6RP20404uart18set_UARTIMSC_RIMIMEv"></span><span id="_CPPv2NV6RP20404uart18set_UARTIMSC_RIMIMEv"></span><span id="RP2040::uart::set_UARTIMSC_RIMIMV"></span><span class="target" id="structRP2040_1_1uart_1a6d35129219a25e48bfa8a243cf3b676b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTIMSC_RIMIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart18set_UARTIMSC_RIMIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTIMSCs RIMIM bit.</p>
<p>nUARTRI modem interrupt mask. A read returns the current mask for the UARTRIINTR interrupt. On a write of 1, the mask of the UARTRIINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart20clear_UARTIMSC_RIMIMEv">
<span id="_CPPv3NV6RP20404uart20clear_UARTIMSC_RIMIMEv"></span><span id="_CPPv2NV6RP20404uart20clear_UARTIMSC_RIMIMEv"></span><span id="RP2040::uart::clear_UARTIMSC_RIMIMV"></span><span class="target" id="structRP2040_1_1uart_1ac6096fd668caca56a9e341f8bbc11441"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTIMSC_RIMIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart20clear_UARTIMSC_RIMIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTIMSCs RIMIM bit.</p>
<p>nUARTRI modem interrupt mask. A read returns the current mask for the UARTRIINTR interrupt. On a write of 1, the mask of the UARTRIINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart21toggle_UARTIMSC_RIMIMEv">
<span id="_CPPv3NV6RP20404uart21toggle_UARTIMSC_RIMIMEv"></span><span id="_CPPv2NV6RP20404uart21toggle_UARTIMSC_RIMIMEv"></span><span id="RP2040::uart::toggle_UARTIMSC_RIMIMV"></span><span class="target" id="structRP2040_1_1uart_1ab1f3c3e01c48ca6f1e6748e4d0293d78"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTIMSC_RIMIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart21toggle_UARTIMSC_RIMIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTIMSCs RIMIM bit.</p>
<p>nUARTRI modem interrupt mask. A read returns the current mask for the UARTRIINTR interrupt. On a write of 1, the mask of the UARTRIINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19get_UARTIMSC_CTSMIMEv">
<span id="_CPPv3NV6RP20404uart19get_UARTIMSC_CTSMIMEv"></span><span id="_CPPv2NV6RP20404uart19get_UARTIMSC_CTSMIMEv"></span><span id="RP2040::uart::get_UARTIMSC_CTSMIMV"></span><span class="target" id="structRP2040_1_1uart_1a3df7db42be4a1d797c599b487aa485fd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTIMSC_CTSMIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19get_UARTIMSC_CTSMIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTIMSCs CTSMIM bit.</p>
<p>nUARTCTS modem interrupt mask. A read returns the current mask for the UARTCTSINTR interrupt. On a write of 1, the mask of the UARTCTSINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19set_UARTIMSC_CTSMIMEv">
<span id="_CPPv3NV6RP20404uart19set_UARTIMSC_CTSMIMEv"></span><span id="_CPPv2NV6RP20404uart19set_UARTIMSC_CTSMIMEv"></span><span id="RP2040::uart::set_UARTIMSC_CTSMIMV"></span><span class="target" id="structRP2040_1_1uart_1afb8b78410ec98ef9f93e1af4449cb46c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTIMSC_CTSMIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19set_UARTIMSC_CTSMIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTIMSCs CTSMIM bit.</p>
<p>nUARTCTS modem interrupt mask. A read returns the current mask for the UARTCTSINTR interrupt. On a write of 1, the mask of the UARTCTSINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart21clear_UARTIMSC_CTSMIMEv">
<span id="_CPPv3NV6RP20404uart21clear_UARTIMSC_CTSMIMEv"></span><span id="_CPPv2NV6RP20404uart21clear_UARTIMSC_CTSMIMEv"></span><span id="RP2040::uart::clear_UARTIMSC_CTSMIMV"></span><span class="target" id="structRP2040_1_1uart_1ad9734a9fa8c4b7b4c1a88a11b914f79d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTIMSC_CTSMIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart21clear_UARTIMSC_CTSMIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTIMSCs CTSMIM bit.</p>
<p>nUARTCTS modem interrupt mask. A read returns the current mask for the UARTCTSINTR interrupt. On a write of 1, the mask of the UARTCTSINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart22toggle_UARTIMSC_CTSMIMEv">
<span id="_CPPv3NV6RP20404uart22toggle_UARTIMSC_CTSMIMEv"></span><span id="_CPPv2NV6RP20404uart22toggle_UARTIMSC_CTSMIMEv"></span><span id="RP2040::uart::toggle_UARTIMSC_CTSMIMV"></span><span class="target" id="structRP2040_1_1uart_1a2208e8698a289cb70f53d036b24bf564"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTIMSC_CTSMIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart22toggle_UARTIMSC_CTSMIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTIMSCs CTSMIM bit.</p>
<p>nUARTCTS modem interrupt mask. A read returns the current mask for the UARTCTSINTR interrupt. On a write of 1, the mask of the UARTCTSINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19get_UARTIMSC_DCDMIMEv">
<span id="_CPPv3NV6RP20404uart19get_UARTIMSC_DCDMIMEv"></span><span id="_CPPv2NV6RP20404uart19get_UARTIMSC_DCDMIMEv"></span><span id="RP2040::uart::get_UARTIMSC_DCDMIMV"></span><span class="target" id="structRP2040_1_1uart_1a8bee008ee83aeca830f92588c5b837b6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTIMSC_DCDMIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19get_UARTIMSC_DCDMIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTIMSCs DCDMIM bit.</p>
<p>nUARTDCD modem interrupt mask. A read returns the current mask for the UARTDCDINTR interrupt. On a write of 1, the mask of the UARTDCDINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19set_UARTIMSC_DCDMIMEv">
<span id="_CPPv3NV6RP20404uart19set_UARTIMSC_DCDMIMEv"></span><span id="_CPPv2NV6RP20404uart19set_UARTIMSC_DCDMIMEv"></span><span id="RP2040::uart::set_UARTIMSC_DCDMIMV"></span><span class="target" id="structRP2040_1_1uart_1a802f65c341bba3cbbef7da6476d85f46"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTIMSC_DCDMIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19set_UARTIMSC_DCDMIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTIMSCs DCDMIM bit.</p>
<p>nUARTDCD modem interrupt mask. A read returns the current mask for the UARTDCDINTR interrupt. On a write of 1, the mask of the UARTDCDINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart21clear_UARTIMSC_DCDMIMEv">
<span id="_CPPv3NV6RP20404uart21clear_UARTIMSC_DCDMIMEv"></span><span id="_CPPv2NV6RP20404uart21clear_UARTIMSC_DCDMIMEv"></span><span id="RP2040::uart::clear_UARTIMSC_DCDMIMV"></span><span class="target" id="structRP2040_1_1uart_1a7b9d8e216ce2864c248debd752d77b25"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTIMSC_DCDMIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart21clear_UARTIMSC_DCDMIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTIMSCs DCDMIM bit.</p>
<p>nUARTDCD modem interrupt mask. A read returns the current mask for the UARTDCDINTR interrupt. On a write of 1, the mask of the UARTDCDINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart22toggle_UARTIMSC_DCDMIMEv">
<span id="_CPPv3NV6RP20404uart22toggle_UARTIMSC_DCDMIMEv"></span><span id="_CPPv2NV6RP20404uart22toggle_UARTIMSC_DCDMIMEv"></span><span id="RP2040::uart::toggle_UARTIMSC_DCDMIMV"></span><span class="target" id="structRP2040_1_1uart_1a31f424ba9ef90eb3fe55da95e62806d1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTIMSC_DCDMIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart22toggle_UARTIMSC_DCDMIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTIMSCs DCDMIM bit.</p>
<p>nUARTDCD modem interrupt mask. A read returns the current mask for the UARTDCDINTR interrupt. On a write of 1, the mask of the UARTDCDINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19get_UARTIMSC_DSRMIMEv">
<span id="_CPPv3NV6RP20404uart19get_UARTIMSC_DSRMIMEv"></span><span id="_CPPv2NV6RP20404uart19get_UARTIMSC_DSRMIMEv"></span><span id="RP2040::uart::get_UARTIMSC_DSRMIMV"></span><span class="target" id="structRP2040_1_1uart_1a70109b7195c7869a142ecffa2bc7fcb8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTIMSC_DSRMIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19get_UARTIMSC_DSRMIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTIMSCs DSRMIM bit.</p>
<p>nUARTDSR modem interrupt mask. A read returns the current mask for the UARTDSRINTR interrupt. On a write of 1, the mask of the UARTDSRINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19set_UARTIMSC_DSRMIMEv">
<span id="_CPPv3NV6RP20404uart19set_UARTIMSC_DSRMIMEv"></span><span id="_CPPv2NV6RP20404uart19set_UARTIMSC_DSRMIMEv"></span><span id="RP2040::uart::set_UARTIMSC_DSRMIMV"></span><span class="target" id="structRP2040_1_1uart_1a757fe581bf78e84a82a3eeb0dd5bb2dd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTIMSC_DSRMIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19set_UARTIMSC_DSRMIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTIMSCs DSRMIM bit.</p>
<p>nUARTDSR modem interrupt mask. A read returns the current mask for the UARTDSRINTR interrupt. On a write of 1, the mask of the UARTDSRINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart21clear_UARTIMSC_DSRMIMEv">
<span id="_CPPv3NV6RP20404uart21clear_UARTIMSC_DSRMIMEv"></span><span id="_CPPv2NV6RP20404uart21clear_UARTIMSC_DSRMIMEv"></span><span id="RP2040::uart::clear_UARTIMSC_DSRMIMV"></span><span class="target" id="structRP2040_1_1uart_1a68f03470e305f4e2d007ebc98c08899a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTIMSC_DSRMIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart21clear_UARTIMSC_DSRMIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTIMSCs DSRMIM bit.</p>
<p>nUARTDSR modem interrupt mask. A read returns the current mask for the UARTDSRINTR interrupt. On a write of 1, the mask of the UARTDSRINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart22toggle_UARTIMSC_DSRMIMEv">
<span id="_CPPv3NV6RP20404uart22toggle_UARTIMSC_DSRMIMEv"></span><span id="_CPPv2NV6RP20404uart22toggle_UARTIMSC_DSRMIMEv"></span><span id="RP2040::uart::toggle_UARTIMSC_DSRMIMV"></span><span class="target" id="structRP2040_1_1uart_1aff9dde187c2b08998c98d8b52dca9e55"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTIMSC_DSRMIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart22toggle_UARTIMSC_DSRMIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTIMSCs DSRMIM bit.</p>
<p>nUARTDSR modem interrupt mask. A read returns the current mask for the UARTDSRINTR interrupt. On a write of 1, the mask of the UARTDSRINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTIMSC_RXIMEv">
<span id="_CPPv3NV6RP20404uart17get_UARTIMSC_RXIMEv"></span><span id="_CPPv2NV6RP20404uart17get_UARTIMSC_RXIMEv"></span><span id="RP2040::uart::get_UARTIMSC_RXIMV"></span><span class="target" id="structRP2040_1_1uart_1ab944f0b8ea1cd3a85fa40ae251594e1d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTIMSC_RXIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTIMSC_RXIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTIMSCs RXIM bit.</p>
<p>Receive interrupt mask. A read returns the current mask for the UARTRXINTR interrupt. On a write of 1, the mask of the UARTRXINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17set_UARTIMSC_RXIMEv">
<span id="_CPPv3NV6RP20404uart17set_UARTIMSC_RXIMEv"></span><span id="_CPPv2NV6RP20404uart17set_UARTIMSC_RXIMEv"></span><span id="RP2040::uart::set_UARTIMSC_RXIMV"></span><span class="target" id="structRP2040_1_1uart_1ac6e243bf9c4caee9716c7bda371b73b3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTIMSC_RXIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17set_UARTIMSC_RXIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTIMSCs RXIM bit.</p>
<p>Receive interrupt mask. A read returns the current mask for the UARTRXINTR interrupt. On a write of 1, the mask of the UARTRXINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19clear_UARTIMSC_RXIMEv">
<span id="_CPPv3NV6RP20404uart19clear_UARTIMSC_RXIMEv"></span><span id="_CPPv2NV6RP20404uart19clear_UARTIMSC_RXIMEv"></span><span id="RP2040::uart::clear_UARTIMSC_RXIMV"></span><span class="target" id="structRP2040_1_1uart_1a9439cc3cb6879a42ec520358211fbc92"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTIMSC_RXIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19clear_UARTIMSC_RXIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTIMSCs RXIM bit.</p>
<p>Receive interrupt mask. A read returns the current mask for the UARTRXINTR interrupt. On a write of 1, the mask of the UARTRXINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart20toggle_UARTIMSC_RXIMEv">
<span id="_CPPv3NV6RP20404uart20toggle_UARTIMSC_RXIMEv"></span><span id="_CPPv2NV6RP20404uart20toggle_UARTIMSC_RXIMEv"></span><span id="RP2040::uart::toggle_UARTIMSC_RXIMV"></span><span class="target" id="structRP2040_1_1uart_1ae6654aadb1dc36b113c6e66f90c34a0a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTIMSC_RXIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart20toggle_UARTIMSC_RXIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTIMSCs RXIM bit.</p>
<p>Receive interrupt mask. A read returns the current mask for the UARTRXINTR interrupt. On a write of 1, the mask of the UARTRXINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTIMSC_TXIMEv">
<span id="_CPPv3NV6RP20404uart17get_UARTIMSC_TXIMEv"></span><span id="_CPPv2NV6RP20404uart17get_UARTIMSC_TXIMEv"></span><span id="RP2040::uart::get_UARTIMSC_TXIMV"></span><span class="target" id="structRP2040_1_1uart_1ade380bfdc000ed7f19836e427d132c57"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTIMSC_TXIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTIMSC_TXIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTIMSCs TXIM bit.</p>
<p>Transmit interrupt mask. A read returns the current mask for the UARTTXINTR interrupt. On a write of 1, the mask of the UARTTXINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17set_UARTIMSC_TXIMEv">
<span id="_CPPv3NV6RP20404uart17set_UARTIMSC_TXIMEv"></span><span id="_CPPv2NV6RP20404uart17set_UARTIMSC_TXIMEv"></span><span id="RP2040::uart::set_UARTIMSC_TXIMV"></span><span class="target" id="structRP2040_1_1uart_1ae48ec0c093e80f841110b428de100aa4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTIMSC_TXIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17set_UARTIMSC_TXIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTIMSCs TXIM bit.</p>
<p>Transmit interrupt mask. A read returns the current mask for the UARTTXINTR interrupt. On a write of 1, the mask of the UARTTXINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19clear_UARTIMSC_TXIMEv">
<span id="_CPPv3NV6RP20404uart19clear_UARTIMSC_TXIMEv"></span><span id="_CPPv2NV6RP20404uart19clear_UARTIMSC_TXIMEv"></span><span id="RP2040::uart::clear_UARTIMSC_TXIMV"></span><span class="target" id="structRP2040_1_1uart_1a150fe52738c115751bfe3815d4a3f8e5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTIMSC_TXIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19clear_UARTIMSC_TXIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTIMSCs TXIM bit.</p>
<p>Transmit interrupt mask. A read returns the current mask for the UARTTXINTR interrupt. On a write of 1, the mask of the UARTTXINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart20toggle_UARTIMSC_TXIMEv">
<span id="_CPPv3NV6RP20404uart20toggle_UARTIMSC_TXIMEv"></span><span id="_CPPv2NV6RP20404uart20toggle_UARTIMSC_TXIMEv"></span><span id="RP2040::uart::toggle_UARTIMSC_TXIMV"></span><span class="target" id="structRP2040_1_1uart_1a38f992738d623dee8c59d4ddef72e9da"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTIMSC_TXIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart20toggle_UARTIMSC_TXIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTIMSCs TXIM bit.</p>
<p>Transmit interrupt mask. A read returns the current mask for the UARTTXINTR interrupt. On a write of 1, the mask of the UARTTXINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTIMSC_RTIMEv">
<span id="_CPPv3NV6RP20404uart17get_UARTIMSC_RTIMEv"></span><span id="_CPPv2NV6RP20404uart17get_UARTIMSC_RTIMEv"></span><span id="RP2040::uart::get_UARTIMSC_RTIMV"></span><span class="target" id="structRP2040_1_1uart_1ad7943c23f0a26f9e9436a9bbba4654c5"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTIMSC_RTIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTIMSC_RTIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTIMSCs RTIM bit.</p>
<p>Receive timeout interrupt mask. A read returns the current mask for the UARTRTINTR interrupt. On a write of 1, the mask of the UARTRTINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17set_UARTIMSC_RTIMEv">
<span id="_CPPv3NV6RP20404uart17set_UARTIMSC_RTIMEv"></span><span id="_CPPv2NV6RP20404uart17set_UARTIMSC_RTIMEv"></span><span id="RP2040::uart::set_UARTIMSC_RTIMV"></span><span class="target" id="structRP2040_1_1uart_1a338ef435cb39b3f380c45df3c155d9e9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTIMSC_RTIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17set_UARTIMSC_RTIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTIMSCs RTIM bit.</p>
<p>Receive timeout interrupt mask. A read returns the current mask for the UARTRTINTR interrupt. On a write of 1, the mask of the UARTRTINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19clear_UARTIMSC_RTIMEv">
<span id="_CPPv3NV6RP20404uart19clear_UARTIMSC_RTIMEv"></span><span id="_CPPv2NV6RP20404uart19clear_UARTIMSC_RTIMEv"></span><span id="RP2040::uart::clear_UARTIMSC_RTIMV"></span><span class="target" id="structRP2040_1_1uart_1a1f0c4758b51cf9cadf7d8f7610ed6378"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTIMSC_RTIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19clear_UARTIMSC_RTIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTIMSCs RTIM bit.</p>
<p>Receive timeout interrupt mask. A read returns the current mask for the UARTRTINTR interrupt. On a write of 1, the mask of the UARTRTINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart20toggle_UARTIMSC_RTIMEv">
<span id="_CPPv3NV6RP20404uart20toggle_UARTIMSC_RTIMEv"></span><span id="_CPPv2NV6RP20404uart20toggle_UARTIMSC_RTIMEv"></span><span id="RP2040::uart::toggle_UARTIMSC_RTIMV"></span><span class="target" id="structRP2040_1_1uart_1ad1e471fc03d9e972820316f6b80ac027"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTIMSC_RTIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart20toggle_UARTIMSC_RTIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTIMSCs RTIM bit.</p>
<p>Receive timeout interrupt mask. A read returns the current mask for the UARTRTINTR interrupt. On a write of 1, the mask of the UARTRTINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTIMSC_FEIMEv">
<span id="_CPPv3NV6RP20404uart17get_UARTIMSC_FEIMEv"></span><span id="_CPPv2NV6RP20404uart17get_UARTIMSC_FEIMEv"></span><span id="RP2040::uart::get_UARTIMSC_FEIMV"></span><span class="target" id="structRP2040_1_1uart_1aa72f143796e60b775792e483de7ac095"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTIMSC_FEIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTIMSC_FEIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTIMSCs FEIM bit.</p>
<p>Framing error interrupt mask. A read returns the current mask for the UARTFEINTR interrupt. On a write of 1, the mask of the UARTFEINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17set_UARTIMSC_FEIMEv">
<span id="_CPPv3NV6RP20404uart17set_UARTIMSC_FEIMEv"></span><span id="_CPPv2NV6RP20404uart17set_UARTIMSC_FEIMEv"></span><span id="RP2040::uart::set_UARTIMSC_FEIMV"></span><span class="target" id="structRP2040_1_1uart_1a41457f4065a348e305851807d03e1899"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTIMSC_FEIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17set_UARTIMSC_FEIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTIMSCs FEIM bit.</p>
<p>Framing error interrupt mask. A read returns the current mask for the UARTFEINTR interrupt. On a write of 1, the mask of the UARTFEINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19clear_UARTIMSC_FEIMEv">
<span id="_CPPv3NV6RP20404uart19clear_UARTIMSC_FEIMEv"></span><span id="_CPPv2NV6RP20404uart19clear_UARTIMSC_FEIMEv"></span><span id="RP2040::uart::clear_UARTIMSC_FEIMV"></span><span class="target" id="structRP2040_1_1uart_1af77f7d65dd2dcb9b6a6e9e7e77074dd6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTIMSC_FEIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19clear_UARTIMSC_FEIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTIMSCs FEIM bit.</p>
<p>Framing error interrupt mask. A read returns the current mask for the UARTFEINTR interrupt. On a write of 1, the mask of the UARTFEINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart20toggle_UARTIMSC_FEIMEv">
<span id="_CPPv3NV6RP20404uart20toggle_UARTIMSC_FEIMEv"></span><span id="_CPPv2NV6RP20404uart20toggle_UARTIMSC_FEIMEv"></span><span id="RP2040::uart::toggle_UARTIMSC_FEIMV"></span><span class="target" id="structRP2040_1_1uart_1affa52163e6e13e947a49d03efd867ee6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTIMSC_FEIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart20toggle_UARTIMSC_FEIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTIMSCs FEIM bit.</p>
<p>Framing error interrupt mask. A read returns the current mask for the UARTFEINTR interrupt. On a write of 1, the mask of the UARTFEINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTIMSC_PEIMEv">
<span id="_CPPv3NV6RP20404uart17get_UARTIMSC_PEIMEv"></span><span id="_CPPv2NV6RP20404uart17get_UARTIMSC_PEIMEv"></span><span id="RP2040::uart::get_UARTIMSC_PEIMV"></span><span class="target" id="structRP2040_1_1uart_1acec85c306714264ef4e962e846bde1e3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTIMSC_PEIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTIMSC_PEIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTIMSCs PEIM bit.</p>
<p>Parity error interrupt mask. A read returns the current mask for the UARTPEINTR interrupt. On a write of 1, the mask of the UARTPEINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17set_UARTIMSC_PEIMEv">
<span id="_CPPv3NV6RP20404uart17set_UARTIMSC_PEIMEv"></span><span id="_CPPv2NV6RP20404uart17set_UARTIMSC_PEIMEv"></span><span id="RP2040::uart::set_UARTIMSC_PEIMV"></span><span class="target" id="structRP2040_1_1uart_1a56405dffc6b71354c53288f2a5d1d7c0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTIMSC_PEIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17set_UARTIMSC_PEIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTIMSCs PEIM bit.</p>
<p>Parity error interrupt mask. A read returns the current mask for the UARTPEINTR interrupt. On a write of 1, the mask of the UARTPEINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19clear_UARTIMSC_PEIMEv">
<span id="_CPPv3NV6RP20404uart19clear_UARTIMSC_PEIMEv"></span><span id="_CPPv2NV6RP20404uart19clear_UARTIMSC_PEIMEv"></span><span id="RP2040::uart::clear_UARTIMSC_PEIMV"></span><span class="target" id="structRP2040_1_1uart_1aa2cf6c4ac1a60c58136e00700636e7ef"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTIMSC_PEIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19clear_UARTIMSC_PEIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTIMSCs PEIM bit.</p>
<p>Parity error interrupt mask. A read returns the current mask for the UARTPEINTR interrupt. On a write of 1, the mask of the UARTPEINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart20toggle_UARTIMSC_PEIMEv">
<span id="_CPPv3NV6RP20404uart20toggle_UARTIMSC_PEIMEv"></span><span id="_CPPv2NV6RP20404uart20toggle_UARTIMSC_PEIMEv"></span><span id="RP2040::uart::toggle_UARTIMSC_PEIMV"></span><span class="target" id="structRP2040_1_1uart_1a87ddcc13d0788b494758b02d7c192e79"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTIMSC_PEIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart20toggle_UARTIMSC_PEIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTIMSCs PEIM bit.</p>
<p>Parity error interrupt mask. A read returns the current mask for the UARTPEINTR interrupt. On a write of 1, the mask of the UARTPEINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTIMSC_BEIMEv">
<span id="_CPPv3NV6RP20404uart17get_UARTIMSC_BEIMEv"></span><span id="_CPPv2NV6RP20404uart17get_UARTIMSC_BEIMEv"></span><span id="RP2040::uart::get_UARTIMSC_BEIMV"></span><span class="target" id="structRP2040_1_1uart_1a8cea47d5244bd3855a17f9d7926c8f12"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTIMSC_BEIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTIMSC_BEIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTIMSCs BEIM bit.</p>
<p>Break error interrupt mask. A read returns the current mask for the UARTBEINTR interrupt. On a write of 1, the mask of the UARTBEINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17set_UARTIMSC_BEIMEv">
<span id="_CPPv3NV6RP20404uart17set_UARTIMSC_BEIMEv"></span><span id="_CPPv2NV6RP20404uart17set_UARTIMSC_BEIMEv"></span><span id="RP2040::uart::set_UARTIMSC_BEIMV"></span><span class="target" id="structRP2040_1_1uart_1a9f428375e0aed9d0318f6d8de98d96f0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTIMSC_BEIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17set_UARTIMSC_BEIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTIMSCs BEIM bit.</p>
<p>Break error interrupt mask. A read returns the current mask for the UARTBEINTR interrupt. On a write of 1, the mask of the UARTBEINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19clear_UARTIMSC_BEIMEv">
<span id="_CPPv3NV6RP20404uart19clear_UARTIMSC_BEIMEv"></span><span id="_CPPv2NV6RP20404uart19clear_UARTIMSC_BEIMEv"></span><span id="RP2040::uart::clear_UARTIMSC_BEIMV"></span><span class="target" id="structRP2040_1_1uart_1a601c27fca2c920475d9905884d1d97be"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTIMSC_BEIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19clear_UARTIMSC_BEIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTIMSCs BEIM bit.</p>
<p>Break error interrupt mask. A read returns the current mask for the UARTBEINTR interrupt. On a write of 1, the mask of the UARTBEINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart20toggle_UARTIMSC_BEIMEv">
<span id="_CPPv3NV6RP20404uart20toggle_UARTIMSC_BEIMEv"></span><span id="_CPPv2NV6RP20404uart20toggle_UARTIMSC_BEIMEv"></span><span id="RP2040::uart::toggle_UARTIMSC_BEIMV"></span><span class="target" id="structRP2040_1_1uart_1a5587619f4eeaf6c86c7295b3d12c8903"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTIMSC_BEIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart20toggle_UARTIMSC_BEIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTIMSCs BEIM bit.</p>
<p>Break error interrupt mask. A read returns the current mask for the UARTBEINTR interrupt. On a write of 1, the mask of the UARTBEINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTIMSC_OEIMEv">
<span id="_CPPv3NV6RP20404uart17get_UARTIMSC_OEIMEv"></span><span id="_CPPv2NV6RP20404uart17get_UARTIMSC_OEIMEv"></span><span id="RP2040::uart::get_UARTIMSC_OEIMV"></span><span class="target" id="structRP2040_1_1uart_1aa2dfeae7081310f8fc8a8b074544abb9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTIMSC_OEIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTIMSC_OEIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTIMSCs OEIM bit.</p>
<p>Overrun error interrupt mask. A read returns the current mask for the UARTOEINTR interrupt. On a write of 1, the mask of the UARTOEINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17set_UARTIMSC_OEIMEv">
<span id="_CPPv3NV6RP20404uart17set_UARTIMSC_OEIMEv"></span><span id="_CPPv2NV6RP20404uart17set_UARTIMSC_OEIMEv"></span><span id="RP2040::uart::set_UARTIMSC_OEIMV"></span><span class="target" id="structRP2040_1_1uart_1a789939a050c1d4da0425d6352023b033"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTIMSC_OEIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17set_UARTIMSC_OEIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTIMSCs OEIM bit.</p>
<p>Overrun error interrupt mask. A read returns the current mask for the UARTOEINTR interrupt. On a write of 1, the mask of the UARTOEINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19clear_UARTIMSC_OEIMEv">
<span id="_CPPv3NV6RP20404uart19clear_UARTIMSC_OEIMEv"></span><span id="_CPPv2NV6RP20404uart19clear_UARTIMSC_OEIMEv"></span><span id="RP2040::uart::clear_UARTIMSC_OEIMV"></span><span class="target" id="structRP2040_1_1uart_1a5776df39450f1a42d0ccabcbec705d96"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTIMSC_OEIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19clear_UARTIMSC_OEIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTIMSCs OEIM bit.</p>
<p>Overrun error interrupt mask. A read returns the current mask for the UARTOEINTR interrupt. On a write of 1, the mask of the UARTOEINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart20toggle_UARTIMSC_OEIMEv">
<span id="_CPPv3NV6RP20404uart20toggle_UARTIMSC_OEIMEv"></span><span id="_CPPv2NV6RP20404uart20toggle_UARTIMSC_OEIMEv"></span><span id="RP2040::uart::toggle_UARTIMSC_OEIMV"></span><span class="target" id="structRP2040_1_1uart_1a1c95ec337f7b3ee270156b36b45ae55e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTIMSC_OEIM</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart20toggle_UARTIMSC_OEIMEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTIMSCs OEIM bit.</p>
<p>Overrun error interrupt mask. A read returns the current mask for the UARTOEINTR interrupt. On a write of 1, the mask of the UARTOEINTR interrupt is set. A write of 0 clears the mask. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart12get_UARTIMSCERbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20404uart12get_UARTIMSCERbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20404uart12get_UARTIMSCERbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::uart::get_UARTIMSC__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1uart_1a8295f032292684b461cba6567b99b5e4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTIMSC</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RIMIM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTSMIM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DCDMIM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DSRMIM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RXIM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TXIM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RTIM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FEIM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PEIM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BEIM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OEIM</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart12get_UARTIMSCERbRbRbRbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of UARTIMSCs bit fields.</p>
<p>(read-write) Interrupt Mask Set/Clear Register, UARTIMSC </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart12set_UARTIMSCEbbbbbbbbbbb">
<span id="_CPPv3NV6RP20404uart12set_UARTIMSCEbbbbbbbbbbb"></span><span id="_CPPv2NV6RP20404uart12set_UARTIMSCEbbbbbbbbbbb"></span><span id="RP2040::uart::set_UARTIMSC__b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1uart_1aad5856c9ce09451294d3b7367cf87667"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTIMSC</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RIMIM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTSMIM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DCDMIM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DSRMIM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RXIM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TXIM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RTIM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FEIM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PEIM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BEIM</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">OEIM</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart12set_UARTIMSCEbbbbbbbbbbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of UARTIMSCs bit fields.</p>
<p>(read-write) Interrupt Mask Set/Clear Register, UARTIMSC </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart18get_UARTRIS_RIRMISEv">
<span id="_CPPv3NV6RP20404uart18get_UARTRIS_RIRMISEv"></span><span id="_CPPv2NV6RP20404uart18get_UARTRIS_RIRMISEv"></span><span id="RP2040::uart::get_UARTRIS_RIRMISV"></span><span class="target" id="structRP2040_1_1uart_1a3fb58bc9bc1d396ff4e09d6119f18481"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTRIS_RIRMIS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart18get_UARTRIS_RIRMISEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTRISs RIRMIS bit.</p>
<p>nUARTRI modem interrupt status. Returns the raw interrupt state of the UARTRIINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19get_UARTRIS_CTSRMISEv">
<span id="_CPPv3NV6RP20404uart19get_UARTRIS_CTSRMISEv"></span><span id="_CPPv2NV6RP20404uart19get_UARTRIS_CTSRMISEv"></span><span id="RP2040::uart::get_UARTRIS_CTSRMISV"></span><span class="target" id="structRP2040_1_1uart_1ad2e9ead422d753b9b2d0708a42311478"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTRIS_CTSRMIS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19get_UARTRIS_CTSRMISEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTRISs CTSRMIS bit.</p>
<p>nUARTCTS modem interrupt status. Returns the raw interrupt state of the UARTCTSINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19get_UARTRIS_DCDRMISEv">
<span id="_CPPv3NV6RP20404uart19get_UARTRIS_DCDRMISEv"></span><span id="_CPPv2NV6RP20404uart19get_UARTRIS_DCDRMISEv"></span><span id="RP2040::uart::get_UARTRIS_DCDRMISV"></span><span class="target" id="structRP2040_1_1uart_1a9c95dbcbb93ecb16ead69ca41a156e4d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTRIS_DCDRMIS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19get_UARTRIS_DCDRMISEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTRISs DCDRMIS bit.</p>
<p>nUARTDCD modem interrupt status. Returns the raw interrupt state of the UARTDCDINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19get_UARTRIS_DSRRMISEv">
<span id="_CPPv3NV6RP20404uart19get_UARTRIS_DSRRMISEv"></span><span id="_CPPv2NV6RP20404uart19get_UARTRIS_DSRRMISEv"></span><span id="RP2040::uart::get_UARTRIS_DSRRMISV"></span><span class="target" id="structRP2040_1_1uart_1a86c4f8cd7646c3135cea29bcf62c2d6b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTRIS_DSRRMIS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19get_UARTRIS_DSRRMISEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTRISs DSRRMIS bit.</p>
<p>nUARTDSR modem interrupt status. Returns the raw interrupt state of the UARTDSRINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTRIS_RXRISEv">
<span id="_CPPv3NV6RP20404uart17get_UARTRIS_RXRISEv"></span><span id="_CPPv2NV6RP20404uart17get_UARTRIS_RXRISEv"></span><span id="RP2040::uart::get_UARTRIS_RXRISV"></span><span class="target" id="structRP2040_1_1uart_1acd92b02b781954e89115ccfd03c735ae"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTRIS_RXRIS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTRIS_RXRISEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTRISs RXRIS bit.</p>
<p>Receive interrupt status. Returns the raw interrupt state of the UARTRXINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTRIS_TXRISEv">
<span id="_CPPv3NV6RP20404uart17get_UARTRIS_TXRISEv"></span><span id="_CPPv2NV6RP20404uart17get_UARTRIS_TXRISEv"></span><span id="RP2040::uart::get_UARTRIS_TXRISV"></span><span class="target" id="structRP2040_1_1uart_1a07d9237c9244e35183c0ca7d5dd640fd"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTRIS_TXRIS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTRIS_TXRISEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTRISs TXRIS bit.</p>
<p>Transmit interrupt status. Returns the raw interrupt state of the UARTTXINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTRIS_RTRISEv">
<span id="_CPPv3NV6RP20404uart17get_UARTRIS_RTRISEv"></span><span id="_CPPv2NV6RP20404uart17get_UARTRIS_RTRISEv"></span><span id="RP2040::uart::get_UARTRIS_RTRISV"></span><span class="target" id="structRP2040_1_1uart_1a028ac4aea8a3418b3ca832ed75f5d0a6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTRIS_RTRIS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTRIS_RTRISEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTRISs RTRIS bit.</p>
<p>Receive timeout interrupt status. Returns the raw interrupt state of the UARTRTINTR interrupt. a </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTRIS_FERISEv">
<span id="_CPPv3NV6RP20404uart17get_UARTRIS_FERISEv"></span><span id="_CPPv2NV6RP20404uart17get_UARTRIS_FERISEv"></span><span id="RP2040::uart::get_UARTRIS_FERISV"></span><span class="target" id="structRP2040_1_1uart_1ad1c5c17417373cf7fb86798136ae412f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTRIS_FERIS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTRIS_FERISEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTRISs FERIS bit.</p>
<p>Framing error interrupt status. Returns the raw interrupt state of the UARTFEINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTRIS_PERISEv">
<span id="_CPPv3NV6RP20404uart17get_UARTRIS_PERISEv"></span><span id="_CPPv2NV6RP20404uart17get_UARTRIS_PERISEv"></span><span id="RP2040::uart::get_UARTRIS_PERISV"></span><span class="target" id="structRP2040_1_1uart_1abe1f16890934e82cbae9c7289a252172"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTRIS_PERIS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTRIS_PERISEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTRISs PERIS bit.</p>
<p>Parity error interrupt status. Returns the raw interrupt state of the UARTPEINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTRIS_BERISEv">
<span id="_CPPv3NV6RP20404uart17get_UARTRIS_BERISEv"></span><span id="_CPPv2NV6RP20404uart17get_UARTRIS_BERISEv"></span><span id="RP2040::uart::get_UARTRIS_BERISV"></span><span class="target" id="structRP2040_1_1uart_1acbef730383fe0f66f094cf7991ba6528"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTRIS_BERIS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTRIS_BERISEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTRISs BERIS bit.</p>
<p>Break error interrupt status. Returns the raw interrupt state of the UARTBEINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTRIS_OERISEv">
<span id="_CPPv3NV6RP20404uart17get_UARTRIS_OERISEv"></span><span id="_CPPv2NV6RP20404uart17get_UARTRIS_OERISEv"></span><span id="RP2040::uart::get_UARTRIS_OERISV"></span><span class="target" id="structRP2040_1_1uart_1a432bae97ce19b195dd42a21c7fd43f54"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTRIS_OERIS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTRIS_OERISEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTRISs OERIS bit.</p>
<p>Overrun error interrupt status. Returns the raw interrupt state of the UARTOEINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart11get_UARTRISERbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20404uart11get_UARTRISERbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20404uart11get_UARTRISERbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::uart::get_UARTRIS__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1uart_1a16394eed1d89150e4111b30fc85f97ba"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTRIS</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RIRMIS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTSRMIS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DCDRMIS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DSRRMIS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RXRIS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TXRIS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RTRIS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FERIS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PERIS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BERIS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OERIS</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart11get_UARTRISERbRbRbRbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of UARTRISs bit fields.</p>
<p>(read-only) Raw Interrupt Status Register, UARTRIS </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart18get_UARTMIS_RIMMISEv">
<span id="_CPPv3NV6RP20404uart18get_UARTMIS_RIMMISEv"></span><span id="_CPPv2NV6RP20404uart18get_UARTMIS_RIMMISEv"></span><span id="RP2040::uart::get_UARTMIS_RIMMISV"></span><span class="target" id="structRP2040_1_1uart_1aa42710f29e51c7e49e2c799297c5091b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTMIS_RIMMIS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart18get_UARTMIS_RIMMISEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTMISs RIMMIS bit.</p>
<p>nUARTRI modem masked interrupt status. Returns the masked interrupt state of the UARTRIINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19get_UARTMIS_CTSMMISEv">
<span id="_CPPv3NV6RP20404uart19get_UARTMIS_CTSMMISEv"></span><span id="_CPPv2NV6RP20404uart19get_UARTMIS_CTSMMISEv"></span><span id="RP2040::uart::get_UARTMIS_CTSMMISV"></span><span class="target" id="structRP2040_1_1uart_1a2ee88197cd1a28eb4827c94a86068e89"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTMIS_CTSMMIS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19get_UARTMIS_CTSMMISEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTMISs CTSMMIS bit.</p>
<p>nUARTCTS modem masked interrupt status. Returns the masked interrupt state of the UARTCTSINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19get_UARTMIS_DCDMMISEv">
<span id="_CPPv3NV6RP20404uart19get_UARTMIS_DCDMMISEv"></span><span id="_CPPv2NV6RP20404uart19get_UARTMIS_DCDMMISEv"></span><span id="RP2040::uart::get_UARTMIS_DCDMMISV"></span><span class="target" id="structRP2040_1_1uart_1ad16f12ea667d89be57d460f235cec566"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTMIS_DCDMMIS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19get_UARTMIS_DCDMMISEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTMISs DCDMMIS bit.</p>
<p>nUARTDCD modem masked interrupt status. Returns the masked interrupt state of the UARTDCDINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19get_UARTMIS_DSRMMISEv">
<span id="_CPPv3NV6RP20404uart19get_UARTMIS_DSRMMISEv"></span><span id="_CPPv2NV6RP20404uart19get_UARTMIS_DSRMMISEv"></span><span id="RP2040::uart::get_UARTMIS_DSRMMISV"></span><span class="target" id="structRP2040_1_1uart_1a150c5ef73c4cfc6d58b844e0c88d87f4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTMIS_DSRMMIS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19get_UARTMIS_DSRMMISEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTMISs DSRMMIS bit.</p>
<p>nUARTDSR modem masked interrupt status. Returns the masked interrupt state of the UARTDSRINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTMIS_RXMISEv">
<span id="_CPPv3NV6RP20404uart17get_UARTMIS_RXMISEv"></span><span id="_CPPv2NV6RP20404uart17get_UARTMIS_RXMISEv"></span><span id="RP2040::uart::get_UARTMIS_RXMISV"></span><span class="target" id="structRP2040_1_1uart_1a9dfcaebce01d6f0dcf87696b7c99db61"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTMIS_RXMIS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTMIS_RXMISEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTMISs RXMIS bit.</p>
<p>Receive masked interrupt status. Returns the masked interrupt state of the UARTRXINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTMIS_TXMISEv">
<span id="_CPPv3NV6RP20404uart17get_UARTMIS_TXMISEv"></span><span id="_CPPv2NV6RP20404uart17get_UARTMIS_TXMISEv"></span><span id="RP2040::uart::get_UARTMIS_TXMISV"></span><span class="target" id="structRP2040_1_1uart_1af730aadc7d0f4d7c88d100d77c6a150a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTMIS_TXMIS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTMIS_TXMISEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTMISs TXMIS bit.</p>
<p>Transmit masked interrupt status. Returns the masked interrupt state of the UARTTXINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTMIS_RTMISEv">
<span id="_CPPv3NV6RP20404uart17get_UARTMIS_RTMISEv"></span><span id="_CPPv2NV6RP20404uart17get_UARTMIS_RTMISEv"></span><span id="RP2040::uart::get_UARTMIS_RTMISV"></span><span class="target" id="structRP2040_1_1uart_1abafe6f89816793cbdf29c47b114e783f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTMIS_RTMIS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTMIS_RTMISEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTMISs RTMIS bit.</p>
<p>Receive timeout masked interrupt status. Returns the masked interrupt state of the UARTRTINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTMIS_FEMISEv">
<span id="_CPPv3NV6RP20404uart17get_UARTMIS_FEMISEv"></span><span id="_CPPv2NV6RP20404uart17get_UARTMIS_FEMISEv"></span><span id="RP2040::uart::get_UARTMIS_FEMISV"></span><span class="target" id="structRP2040_1_1uart_1a40dc15b3b1bf07b284198ceb8744411e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTMIS_FEMIS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTMIS_FEMISEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTMISs FEMIS bit.</p>
<p>Framing error masked interrupt status. Returns the masked interrupt state of the UARTFEINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTMIS_PEMISEv">
<span id="_CPPv3NV6RP20404uart17get_UARTMIS_PEMISEv"></span><span id="_CPPv2NV6RP20404uart17get_UARTMIS_PEMISEv"></span><span id="RP2040::uart::get_UARTMIS_PEMISV"></span><span class="target" id="structRP2040_1_1uart_1adea995e518b7d03710a139b33e1bbf0b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTMIS_PEMIS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTMIS_PEMISEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTMISs PEMIS bit.</p>
<p>Parity error masked interrupt status. Returns the masked interrupt state of the UARTPEINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTMIS_BEMISEv">
<span id="_CPPv3NV6RP20404uart17get_UARTMIS_BEMISEv"></span><span id="_CPPv2NV6RP20404uart17get_UARTMIS_BEMISEv"></span><span id="RP2040::uart::get_UARTMIS_BEMISV"></span><span class="target" id="structRP2040_1_1uart_1a8f697feb1dae74f6b6f9c4f20f8e326b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTMIS_BEMIS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTMIS_BEMISEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTMISs BEMIS bit.</p>
<p>Break error masked interrupt status. Returns the masked interrupt state of the UARTBEINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTMIS_OEMISEv">
<span id="_CPPv3NV6RP20404uart17get_UARTMIS_OEMISEv"></span><span id="_CPPv2NV6RP20404uart17get_UARTMIS_OEMISEv"></span><span id="RP2040::uart::get_UARTMIS_OEMISV"></span><span class="target" id="structRP2040_1_1uart_1a624f8ec0fc054334e813d6b97dd0c2ca"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTMIS_OEMIS</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTMIS_OEMISEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTMISs OEMIS bit.</p>
<p>Overrun error masked interrupt status. Returns the masked interrupt state of the UARTOEINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart11get_UARTMISERbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20404uart11get_UARTMISERbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20404uart11get_UARTMISERbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::uart::get_UARTMIS__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1uart_1a34e460adb36c71c3b86f5109b7ddc7f2"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTMIS</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RIMMIS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTSMMIS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DCDMMIS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DSRMMIS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RXMIS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TXMIS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RTMIS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FEMIS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PEMIS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BEMIS</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OEMIS</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart11get_UARTMISERbRbRbRbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of UARTMISs bit fields.</p>
<p>(read-only) Masked Interrupt Status Register, UARTMIS </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTICR_RIMICEv">
<span id="_CPPv3NV6RP20404uart17get_UARTICR_RIMICEv"></span><span id="_CPPv2NV6RP20404uart17get_UARTICR_RIMICEv"></span><span id="RP2040::uart::get_UARTICR_RIMICV"></span><span class="target" id="structRP2040_1_1uart_1ade36642383eacd280ea5d52780bf3650"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTICR_RIMIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTICR_RIMICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTICRs RIMIC bit.</p>
<p>nUARTRI modem interrupt clear. Clears the UARTRIINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17set_UARTICR_RIMICEv">
<span id="_CPPv3NV6RP20404uart17set_UARTICR_RIMICEv"></span><span id="_CPPv2NV6RP20404uart17set_UARTICR_RIMICEv"></span><span id="RP2040::uart::set_UARTICR_RIMICV"></span><span class="target" id="structRP2040_1_1uart_1af4f1de5dabce9af93d153200988d1fcc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTICR_RIMIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17set_UARTICR_RIMICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTICRs RIMIC bit.</p>
<p>nUARTRI modem interrupt clear. Clears the UARTRIINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19clear_UARTICR_RIMICEv">
<span id="_CPPv3NV6RP20404uart19clear_UARTICR_RIMICEv"></span><span id="_CPPv2NV6RP20404uart19clear_UARTICR_RIMICEv"></span><span id="RP2040::uart::clear_UARTICR_RIMICV"></span><span class="target" id="structRP2040_1_1uart_1a86849986327addfadef7a3bb1ddd2b49"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTICR_RIMIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19clear_UARTICR_RIMICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTICRs RIMIC bit.</p>
<p>nUARTRI modem interrupt clear. Clears the UARTRIINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart20toggle_UARTICR_RIMICEv">
<span id="_CPPv3NV6RP20404uart20toggle_UARTICR_RIMICEv"></span><span id="_CPPv2NV6RP20404uart20toggle_UARTICR_RIMICEv"></span><span id="RP2040::uart::toggle_UARTICR_RIMICV"></span><span class="target" id="structRP2040_1_1uart_1a5d068de964914c698b1023f2bd6d40b9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTICR_RIMIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart20toggle_UARTICR_RIMICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTICRs RIMIC bit.</p>
<p>nUARTRI modem interrupt clear. Clears the UARTRIINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart18get_UARTICR_CTSMICEv">
<span id="_CPPv3NV6RP20404uart18get_UARTICR_CTSMICEv"></span><span id="_CPPv2NV6RP20404uart18get_UARTICR_CTSMICEv"></span><span id="RP2040::uart::get_UARTICR_CTSMICV"></span><span class="target" id="structRP2040_1_1uart_1af36bb03467d44e28c2519b2c29a595aa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTICR_CTSMIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart18get_UARTICR_CTSMICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTICRs CTSMIC bit.</p>
<p>nUARTCTS modem interrupt clear. Clears the UARTCTSINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart18set_UARTICR_CTSMICEv">
<span id="_CPPv3NV6RP20404uart18set_UARTICR_CTSMICEv"></span><span id="_CPPv2NV6RP20404uart18set_UARTICR_CTSMICEv"></span><span id="RP2040::uart::set_UARTICR_CTSMICV"></span><span class="target" id="structRP2040_1_1uart_1a2d2183d2e461a81f946ad25b69ed9ce4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTICR_CTSMIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart18set_UARTICR_CTSMICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTICRs CTSMIC bit.</p>
<p>nUARTCTS modem interrupt clear. Clears the UARTCTSINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart20clear_UARTICR_CTSMICEv">
<span id="_CPPv3NV6RP20404uart20clear_UARTICR_CTSMICEv"></span><span id="_CPPv2NV6RP20404uart20clear_UARTICR_CTSMICEv"></span><span id="RP2040::uart::clear_UARTICR_CTSMICV"></span><span class="target" id="structRP2040_1_1uart_1a357fdac45678a4d90818c49a4f45a0f1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTICR_CTSMIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart20clear_UARTICR_CTSMICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTICRs CTSMIC bit.</p>
<p>nUARTCTS modem interrupt clear. Clears the UARTCTSINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart21toggle_UARTICR_CTSMICEv">
<span id="_CPPv3NV6RP20404uart21toggle_UARTICR_CTSMICEv"></span><span id="_CPPv2NV6RP20404uart21toggle_UARTICR_CTSMICEv"></span><span id="RP2040::uart::toggle_UARTICR_CTSMICV"></span><span class="target" id="structRP2040_1_1uart_1ad7ebad8356fc47ec14e9e0aee81b6fcc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTICR_CTSMIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart21toggle_UARTICR_CTSMICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTICRs CTSMIC bit.</p>
<p>nUARTCTS modem interrupt clear. Clears the UARTCTSINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart18get_UARTICR_DCDMICEv">
<span id="_CPPv3NV6RP20404uart18get_UARTICR_DCDMICEv"></span><span id="_CPPv2NV6RP20404uart18get_UARTICR_DCDMICEv"></span><span id="RP2040::uart::get_UARTICR_DCDMICV"></span><span class="target" id="structRP2040_1_1uart_1a209fc975958151d64bc33b90b3a4c0cb"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTICR_DCDMIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart18get_UARTICR_DCDMICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTICRs DCDMIC bit.</p>
<p>nUARTDCD modem interrupt clear. Clears the UARTDCDINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart18set_UARTICR_DCDMICEv">
<span id="_CPPv3NV6RP20404uart18set_UARTICR_DCDMICEv"></span><span id="_CPPv2NV6RP20404uart18set_UARTICR_DCDMICEv"></span><span id="RP2040::uart::set_UARTICR_DCDMICV"></span><span class="target" id="structRP2040_1_1uart_1ac6084f01d01cbdaec29a8ce70584b318"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTICR_DCDMIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart18set_UARTICR_DCDMICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTICRs DCDMIC bit.</p>
<p>nUARTDCD modem interrupt clear. Clears the UARTDCDINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart20clear_UARTICR_DCDMICEv">
<span id="_CPPv3NV6RP20404uart20clear_UARTICR_DCDMICEv"></span><span id="_CPPv2NV6RP20404uart20clear_UARTICR_DCDMICEv"></span><span id="RP2040::uart::clear_UARTICR_DCDMICV"></span><span class="target" id="structRP2040_1_1uart_1a953e410d9677dd0541a3453d57205294"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTICR_DCDMIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart20clear_UARTICR_DCDMICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTICRs DCDMIC bit.</p>
<p>nUARTDCD modem interrupt clear. Clears the UARTDCDINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart21toggle_UARTICR_DCDMICEv">
<span id="_CPPv3NV6RP20404uart21toggle_UARTICR_DCDMICEv"></span><span id="_CPPv2NV6RP20404uart21toggle_UARTICR_DCDMICEv"></span><span id="RP2040::uart::toggle_UARTICR_DCDMICV"></span><span class="target" id="structRP2040_1_1uart_1a09471cf5d2ae2893b94196deaeb43e6c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTICR_DCDMIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart21toggle_UARTICR_DCDMICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTICRs DCDMIC bit.</p>
<p>nUARTDCD modem interrupt clear. Clears the UARTDCDINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart18get_UARTICR_DSRMICEv">
<span id="_CPPv3NV6RP20404uart18get_UARTICR_DSRMICEv"></span><span id="_CPPv2NV6RP20404uart18get_UARTICR_DSRMICEv"></span><span id="RP2040::uart::get_UARTICR_DSRMICV"></span><span class="target" id="structRP2040_1_1uart_1a2f89e603811113c721e1cbae296d7d21"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTICR_DSRMIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart18get_UARTICR_DSRMICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTICRs DSRMIC bit.</p>
<p>nUARTDSR modem interrupt clear. Clears the UARTDSRINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart18set_UARTICR_DSRMICEv">
<span id="_CPPv3NV6RP20404uart18set_UARTICR_DSRMICEv"></span><span id="_CPPv2NV6RP20404uart18set_UARTICR_DSRMICEv"></span><span id="RP2040::uart::set_UARTICR_DSRMICV"></span><span class="target" id="structRP2040_1_1uart_1a453e593d3d57b50270ea08850c3ce042"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTICR_DSRMIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart18set_UARTICR_DSRMICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTICRs DSRMIC bit.</p>
<p>nUARTDSR modem interrupt clear. Clears the UARTDSRINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart20clear_UARTICR_DSRMICEv">
<span id="_CPPv3NV6RP20404uart20clear_UARTICR_DSRMICEv"></span><span id="_CPPv2NV6RP20404uart20clear_UARTICR_DSRMICEv"></span><span id="RP2040::uart::clear_UARTICR_DSRMICV"></span><span class="target" id="structRP2040_1_1uart_1ab9f9b4bb0d700d7a52ffa7e60b93103c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTICR_DSRMIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart20clear_UARTICR_DSRMICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTICRs DSRMIC bit.</p>
<p>nUARTDSR modem interrupt clear. Clears the UARTDSRINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart21toggle_UARTICR_DSRMICEv">
<span id="_CPPv3NV6RP20404uart21toggle_UARTICR_DSRMICEv"></span><span id="_CPPv2NV6RP20404uart21toggle_UARTICR_DSRMICEv"></span><span id="RP2040::uart::toggle_UARTICR_DSRMICV"></span><span class="target" id="structRP2040_1_1uart_1a2319eb624f6580452560dbd05022da59"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTICR_DSRMIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart21toggle_UARTICR_DSRMICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTICRs DSRMIC bit.</p>
<p>nUARTDSR modem interrupt clear. Clears the UARTDSRINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16get_UARTICR_RXICEv">
<span id="_CPPv3NV6RP20404uart16get_UARTICR_RXICEv"></span><span id="_CPPv2NV6RP20404uart16get_UARTICR_RXICEv"></span><span id="RP2040::uart::get_UARTICR_RXICV"></span><span class="target" id="structRP2040_1_1uart_1ab1f7fd66a9b4515ef5055de414197dac"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTICR_RXIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16get_UARTICR_RXICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTICRs RXIC bit.</p>
<p>Receive interrupt clear. Clears the UARTRXINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16set_UARTICR_RXICEv">
<span id="_CPPv3NV6RP20404uart16set_UARTICR_RXICEv"></span><span id="_CPPv2NV6RP20404uart16set_UARTICR_RXICEv"></span><span id="RP2040::uart::set_UARTICR_RXICV"></span><span class="target" id="structRP2040_1_1uart_1af7b1ab581f58b31fe7375d5ce57d702c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTICR_RXIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16set_UARTICR_RXICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTICRs RXIC bit.</p>
<p>Receive interrupt clear. Clears the UARTRXINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart18clear_UARTICR_RXICEv">
<span id="_CPPv3NV6RP20404uart18clear_UARTICR_RXICEv"></span><span id="_CPPv2NV6RP20404uart18clear_UARTICR_RXICEv"></span><span id="RP2040::uart::clear_UARTICR_RXICV"></span><span class="target" id="structRP2040_1_1uart_1ac531026d9790e2729f8229a5eabb643e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTICR_RXIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart18clear_UARTICR_RXICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTICRs RXIC bit.</p>
<p>Receive interrupt clear. Clears the UARTRXINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19toggle_UARTICR_RXICEv">
<span id="_CPPv3NV6RP20404uart19toggle_UARTICR_RXICEv"></span><span id="_CPPv2NV6RP20404uart19toggle_UARTICR_RXICEv"></span><span id="RP2040::uart::toggle_UARTICR_RXICV"></span><span class="target" id="structRP2040_1_1uart_1abc4e8ef6667431050aa2cbd2bf9a568f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTICR_RXIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19toggle_UARTICR_RXICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTICRs RXIC bit.</p>
<p>Receive interrupt clear. Clears the UARTRXINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16get_UARTICR_TXICEv">
<span id="_CPPv3NV6RP20404uart16get_UARTICR_TXICEv"></span><span id="_CPPv2NV6RP20404uart16get_UARTICR_TXICEv"></span><span id="RP2040::uart::get_UARTICR_TXICV"></span><span class="target" id="structRP2040_1_1uart_1ad9a99000adf61b34083a08c9f1e272c7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTICR_TXIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16get_UARTICR_TXICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTICRs TXIC bit.</p>
<p>Transmit interrupt clear. Clears the UARTTXINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16set_UARTICR_TXICEv">
<span id="_CPPv3NV6RP20404uart16set_UARTICR_TXICEv"></span><span id="_CPPv2NV6RP20404uart16set_UARTICR_TXICEv"></span><span id="RP2040::uart::set_UARTICR_TXICV"></span><span class="target" id="structRP2040_1_1uart_1ad2157515dd94999f00ca67ea2cc899aa"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTICR_TXIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16set_UARTICR_TXICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTICRs TXIC bit.</p>
<p>Transmit interrupt clear. Clears the UARTTXINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart18clear_UARTICR_TXICEv">
<span id="_CPPv3NV6RP20404uart18clear_UARTICR_TXICEv"></span><span id="_CPPv2NV6RP20404uart18clear_UARTICR_TXICEv"></span><span id="RP2040::uart::clear_UARTICR_TXICV"></span><span class="target" id="structRP2040_1_1uart_1aca916609b74c59e5430c63db7967c15e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTICR_TXIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart18clear_UARTICR_TXICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTICRs TXIC bit.</p>
<p>Transmit interrupt clear. Clears the UARTTXINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19toggle_UARTICR_TXICEv">
<span id="_CPPv3NV6RP20404uart19toggle_UARTICR_TXICEv"></span><span id="_CPPv2NV6RP20404uart19toggle_UARTICR_TXICEv"></span><span id="RP2040::uart::toggle_UARTICR_TXICV"></span><span class="target" id="structRP2040_1_1uart_1ab1a9f6fd799e440edbbfcfe3f53f193d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTICR_TXIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19toggle_UARTICR_TXICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTICRs TXIC bit.</p>
<p>Transmit interrupt clear. Clears the UARTTXINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16get_UARTICR_RTICEv">
<span id="_CPPv3NV6RP20404uart16get_UARTICR_RTICEv"></span><span id="_CPPv2NV6RP20404uart16get_UARTICR_RTICEv"></span><span id="RP2040::uart::get_UARTICR_RTICV"></span><span class="target" id="structRP2040_1_1uart_1a59b3af0f63fc63cd183bbadde3850be1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTICR_RTIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16get_UARTICR_RTICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTICRs RTIC bit.</p>
<p>Receive timeout interrupt clear. Clears the UARTRTINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16set_UARTICR_RTICEv">
<span id="_CPPv3NV6RP20404uart16set_UARTICR_RTICEv"></span><span id="_CPPv2NV6RP20404uart16set_UARTICR_RTICEv"></span><span id="RP2040::uart::set_UARTICR_RTICV"></span><span class="target" id="structRP2040_1_1uart_1af24da759253351ba4b00e4d7392cfa42"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTICR_RTIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16set_UARTICR_RTICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTICRs RTIC bit.</p>
<p>Receive timeout interrupt clear. Clears the UARTRTINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart18clear_UARTICR_RTICEv">
<span id="_CPPv3NV6RP20404uart18clear_UARTICR_RTICEv"></span><span id="_CPPv2NV6RP20404uart18clear_UARTICR_RTICEv"></span><span id="RP2040::uart::clear_UARTICR_RTICV"></span><span class="target" id="structRP2040_1_1uart_1a6a87ff29898ea1d345b8ef55bbbea1ba"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTICR_RTIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart18clear_UARTICR_RTICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTICRs RTIC bit.</p>
<p>Receive timeout interrupt clear. Clears the UARTRTINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19toggle_UARTICR_RTICEv">
<span id="_CPPv3NV6RP20404uart19toggle_UARTICR_RTICEv"></span><span id="_CPPv2NV6RP20404uart19toggle_UARTICR_RTICEv"></span><span id="RP2040::uart::toggle_UARTICR_RTICV"></span><span class="target" id="structRP2040_1_1uart_1a522acf4a34ac55c357f88590d95629e4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTICR_RTIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19toggle_UARTICR_RTICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTICRs RTIC bit.</p>
<p>Receive timeout interrupt clear. Clears the UARTRTINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16get_UARTICR_FEICEv">
<span id="_CPPv3NV6RP20404uart16get_UARTICR_FEICEv"></span><span id="_CPPv2NV6RP20404uart16get_UARTICR_FEICEv"></span><span id="RP2040::uart::get_UARTICR_FEICV"></span><span class="target" id="structRP2040_1_1uart_1a882caa8dd1bea1b5eb604fe9186c3afe"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTICR_FEIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16get_UARTICR_FEICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTICRs FEIC bit.</p>
<p>Framing error interrupt clear. Clears the UARTFEINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16set_UARTICR_FEICEv">
<span id="_CPPv3NV6RP20404uart16set_UARTICR_FEICEv"></span><span id="_CPPv2NV6RP20404uart16set_UARTICR_FEICEv"></span><span id="RP2040::uart::set_UARTICR_FEICV"></span><span class="target" id="structRP2040_1_1uart_1a1b27dd1cf6696f9f160d06e3b0ff5eab"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTICR_FEIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16set_UARTICR_FEICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTICRs FEIC bit.</p>
<p>Framing error interrupt clear. Clears the UARTFEINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart18clear_UARTICR_FEICEv">
<span id="_CPPv3NV6RP20404uart18clear_UARTICR_FEICEv"></span><span id="_CPPv2NV6RP20404uart18clear_UARTICR_FEICEv"></span><span id="RP2040::uart::clear_UARTICR_FEICV"></span><span class="target" id="structRP2040_1_1uart_1aef2b1b9c7c6a08c87fbe2e5ec56ebbe7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTICR_FEIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart18clear_UARTICR_FEICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTICRs FEIC bit.</p>
<p>Framing error interrupt clear. Clears the UARTFEINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19toggle_UARTICR_FEICEv">
<span id="_CPPv3NV6RP20404uart19toggle_UARTICR_FEICEv"></span><span id="_CPPv2NV6RP20404uart19toggle_UARTICR_FEICEv"></span><span id="RP2040::uart::toggle_UARTICR_FEICV"></span><span class="target" id="structRP2040_1_1uart_1a98b3465f7dcfa119d0516d43fa034806"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTICR_FEIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19toggle_UARTICR_FEICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTICRs FEIC bit.</p>
<p>Framing error interrupt clear. Clears the UARTFEINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16get_UARTICR_PEICEv">
<span id="_CPPv3NV6RP20404uart16get_UARTICR_PEICEv"></span><span id="_CPPv2NV6RP20404uart16get_UARTICR_PEICEv"></span><span id="RP2040::uart::get_UARTICR_PEICV"></span><span class="target" id="structRP2040_1_1uart_1a9ecb97ba49f0c94b8739b9c8d100769b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTICR_PEIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16get_UARTICR_PEICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTICRs PEIC bit.</p>
<p>Parity error interrupt clear. Clears the UARTPEINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16set_UARTICR_PEICEv">
<span id="_CPPv3NV6RP20404uart16set_UARTICR_PEICEv"></span><span id="_CPPv2NV6RP20404uart16set_UARTICR_PEICEv"></span><span id="RP2040::uart::set_UARTICR_PEICV"></span><span class="target" id="structRP2040_1_1uart_1af9f96c6d301c2600d30a8757a43179b4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTICR_PEIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16set_UARTICR_PEICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTICRs PEIC bit.</p>
<p>Parity error interrupt clear. Clears the UARTPEINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart18clear_UARTICR_PEICEv">
<span id="_CPPv3NV6RP20404uart18clear_UARTICR_PEICEv"></span><span id="_CPPv2NV6RP20404uart18clear_UARTICR_PEICEv"></span><span id="RP2040::uart::clear_UARTICR_PEICV"></span><span class="target" id="structRP2040_1_1uart_1aa20c2bbabbcb018049739a781d3e20d7"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTICR_PEIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart18clear_UARTICR_PEICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTICRs PEIC bit.</p>
<p>Parity error interrupt clear. Clears the UARTPEINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19toggle_UARTICR_PEICEv">
<span id="_CPPv3NV6RP20404uart19toggle_UARTICR_PEICEv"></span><span id="_CPPv2NV6RP20404uart19toggle_UARTICR_PEICEv"></span><span id="RP2040::uart::toggle_UARTICR_PEICV"></span><span class="target" id="structRP2040_1_1uart_1af324834f98a308712e67a82a1c79feb9"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTICR_PEIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19toggle_UARTICR_PEICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTICRs PEIC bit.</p>
<p>Parity error interrupt clear. Clears the UARTPEINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16get_UARTICR_BEICEv">
<span id="_CPPv3NV6RP20404uart16get_UARTICR_BEICEv"></span><span id="_CPPv2NV6RP20404uart16get_UARTICR_BEICEv"></span><span id="RP2040::uart::get_UARTICR_BEICV"></span><span class="target" id="structRP2040_1_1uart_1a80ba0c126e054af7e0b3ebebcfb33143"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTICR_BEIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16get_UARTICR_BEICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTICRs BEIC bit.</p>
<p>Break error interrupt clear. Clears the UARTBEINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16set_UARTICR_BEICEv">
<span id="_CPPv3NV6RP20404uart16set_UARTICR_BEICEv"></span><span id="_CPPv2NV6RP20404uart16set_UARTICR_BEICEv"></span><span id="RP2040::uart::set_UARTICR_BEICV"></span><span class="target" id="structRP2040_1_1uart_1a966866a67021a2ffd3d3cd49f4fdc468"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTICR_BEIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16set_UARTICR_BEICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTICRs BEIC bit.</p>
<p>Break error interrupt clear. Clears the UARTBEINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart18clear_UARTICR_BEICEv">
<span id="_CPPv3NV6RP20404uart18clear_UARTICR_BEICEv"></span><span id="_CPPv2NV6RP20404uart18clear_UARTICR_BEICEv"></span><span id="RP2040::uart::clear_UARTICR_BEICV"></span><span class="target" id="structRP2040_1_1uart_1af59e7fbc9ad63b8c7ad611ea2ba30391"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTICR_BEIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart18clear_UARTICR_BEICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTICRs BEIC bit.</p>
<p>Break error interrupt clear. Clears the UARTBEINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19toggle_UARTICR_BEICEv">
<span id="_CPPv3NV6RP20404uart19toggle_UARTICR_BEICEv"></span><span id="_CPPv2NV6RP20404uart19toggle_UARTICR_BEICEv"></span><span id="RP2040::uart::toggle_UARTICR_BEICV"></span><span class="target" id="structRP2040_1_1uart_1a4f085d73e16f586956385eed00a2a517"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTICR_BEIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19toggle_UARTICR_BEICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTICRs BEIC bit.</p>
<p>Break error interrupt clear. Clears the UARTBEINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16get_UARTICR_OEICEv">
<span id="_CPPv3NV6RP20404uart16get_UARTICR_OEICEv"></span><span id="_CPPv2NV6RP20404uart16get_UARTICR_OEICEv"></span><span id="RP2040::uart::get_UARTICR_OEICV"></span><span class="target" id="structRP2040_1_1uart_1a2be8b1f249899053a7c6c9256922cce4"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTICR_OEIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16get_UARTICR_OEICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTICRs OEIC bit.</p>
<p>Overrun error interrupt clear. Clears the UARTOEINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16set_UARTICR_OEICEv">
<span id="_CPPv3NV6RP20404uart16set_UARTICR_OEICEv"></span><span id="_CPPv2NV6RP20404uart16set_UARTICR_OEICEv"></span><span id="RP2040::uart::set_UARTICR_OEICV"></span><span class="target" id="structRP2040_1_1uart_1a0ff4a5ff6558748e697a42fd97cf3c85"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTICR_OEIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16set_UARTICR_OEICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTICRs OEIC bit.</p>
<p>Overrun error interrupt clear. Clears the UARTOEINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart18clear_UARTICR_OEICEv">
<span id="_CPPv3NV6RP20404uart18clear_UARTICR_OEICEv"></span><span id="_CPPv2NV6RP20404uart18clear_UARTICR_OEICEv"></span><span id="RP2040::uart::clear_UARTICR_OEICV"></span><span class="target" id="structRP2040_1_1uart_1a9668623af30df7ce49141b9ef7b62e6e"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTICR_OEIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart18clear_UARTICR_OEICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTICRs OEIC bit.</p>
<p>Overrun error interrupt clear. Clears the UARTOEINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart19toggle_UARTICR_OEICEv">
<span id="_CPPv3NV6RP20404uart19toggle_UARTICR_OEICEv"></span><span id="_CPPv2NV6RP20404uart19toggle_UARTICR_OEICEv"></span><span id="RP2040::uart::toggle_UARTICR_OEICV"></span><span class="target" id="structRP2040_1_1uart_1a9b1a231dd90e46389c61e75bf012159d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTICR_OEIC</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart19toggle_UARTICR_OEICEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTICRs OEIC bit.</p>
<p>Overrun error interrupt clear. Clears the UARTOEINTR interrupt. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart11get_UARTICRERbRbRbRbRbRbRbRbRbRbRb">
<span id="_CPPv3NV6RP20404uart11get_UARTICRERbRbRbRbRbRbRbRbRbRbRb"></span><span id="_CPPv2NV6RP20404uart11get_UARTICRERbRbRbRbRbRbRbRbRbRbRb"></span><span id="RP2040::uart::get_UARTICR__bR.bR.bR.bR.bR.bR.bR.bR.bR.bR.bRV"></span><span class="target" id="structRP2040_1_1uart_1aa8ae3494d9fa86a060962c0e9331be6a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTICR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RIMIC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">CTSMIC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DCDMIC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DSRMIC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RXIC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TXIC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RTIC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">FEIC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PEIC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">BEIC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">OEIC</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart11get_UARTICRERbRbRbRbRbRbRbRbRbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of UARTICRs bit fields.</p>
<p>(read-write) Interrupt Clear Register, UARTICR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart11set_UARTICREbbbbbbbbbbb">
<span id="_CPPv3NV6RP20404uart11set_UARTICREbbbbbbbbbbb"></span><span id="_CPPv2NV6RP20404uart11set_UARTICREbbbbbbbbbbb"></span><span id="RP2040::uart::set_UARTICR__b.b.b.b.b.b.b.b.b.b.bV"></span><span class="target" id="structRP2040_1_1uart_1a8683cf5dfdc842eedde112c918bba653"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTICR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RIMIC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">CTSMIC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DCDMIC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DSRMIC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RXIC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TXIC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RTIC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">FEIC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">PEIC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">BEIC</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">OEIC</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart11set_UARTICREbbbbbbbbbbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of UARTICRs bit fields.</p>
<p>(read-write) Interrupt Clear Register, UARTICR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart20get_UARTDMACR_RXDMAEEv">
<span id="_CPPv3NV6RP20404uart20get_UARTDMACR_RXDMAEEv"></span><span id="_CPPv2NV6RP20404uart20get_UARTDMACR_RXDMAEEv"></span><span id="RP2040::uart::get_UARTDMACR_RXDMAEV"></span><span class="target" id="structRP2040_1_1uart_1a75847276fb7fe9ce89a75daa16b1d212"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTDMACR_RXDMAE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart20get_UARTDMACR_RXDMAEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTDMACRs RXDMAE bit.</p>
<p>Receive DMA enable. If this bit is set to 1, DMA for the receive FIFO is enabled. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart20set_UARTDMACR_RXDMAEEv">
<span id="_CPPv3NV6RP20404uart20set_UARTDMACR_RXDMAEEv"></span><span id="_CPPv2NV6RP20404uart20set_UARTDMACR_RXDMAEEv"></span><span id="RP2040::uart::set_UARTDMACR_RXDMAEV"></span><span class="target" id="structRP2040_1_1uart_1a7ea07a1efbeed7d525368b7e7334786b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTDMACR_RXDMAE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart20set_UARTDMACR_RXDMAEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTDMACRs RXDMAE bit.</p>
<p>Receive DMA enable. If this bit is set to 1, DMA for the receive FIFO is enabled. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart22clear_UARTDMACR_RXDMAEEv">
<span id="_CPPv3NV6RP20404uart22clear_UARTDMACR_RXDMAEEv"></span><span id="_CPPv2NV6RP20404uart22clear_UARTDMACR_RXDMAEEv"></span><span id="RP2040::uart::clear_UARTDMACR_RXDMAEV"></span><span class="target" id="structRP2040_1_1uart_1af5b5aa2df9ed494656e1f53e4c5c70e1"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTDMACR_RXDMAE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart22clear_UARTDMACR_RXDMAEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTDMACRs RXDMAE bit.</p>
<p>Receive DMA enable. If this bit is set to 1, DMA for the receive FIFO is enabled. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart23toggle_UARTDMACR_RXDMAEEv">
<span id="_CPPv3NV6RP20404uart23toggle_UARTDMACR_RXDMAEEv"></span><span id="_CPPv2NV6RP20404uart23toggle_UARTDMACR_RXDMAEEv"></span><span id="RP2040::uart::toggle_UARTDMACR_RXDMAEV"></span><span class="target" id="structRP2040_1_1uart_1a27dd4aba2d2e772932c7f8cc21fa2c38"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTDMACR_RXDMAE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart23toggle_UARTDMACR_RXDMAEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTDMACRs RXDMAE bit.</p>
<p>Receive DMA enable. If this bit is set to 1, DMA for the receive FIFO is enabled. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart20get_UARTDMACR_TXDMAEEv">
<span id="_CPPv3NV6RP20404uart20get_UARTDMACR_TXDMAEEv"></span><span id="_CPPv2NV6RP20404uart20get_UARTDMACR_TXDMAEEv"></span><span id="RP2040::uart::get_UARTDMACR_TXDMAEV"></span><span class="target" id="structRP2040_1_1uart_1a909d8791efd410c542de152510dcf347"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTDMACR_TXDMAE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart20get_UARTDMACR_TXDMAEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTDMACRs TXDMAE bit.</p>
<p>Transmit DMA enable. If this bit is set to 1, DMA for the transmit FIFO is enabled. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart20set_UARTDMACR_TXDMAEEv">
<span id="_CPPv3NV6RP20404uart20set_UARTDMACR_TXDMAEEv"></span><span id="_CPPv2NV6RP20404uart20set_UARTDMACR_TXDMAEEv"></span><span id="RP2040::uart::set_UARTDMACR_TXDMAEV"></span><span class="target" id="structRP2040_1_1uart_1a8254637103f66f0b30a92069c0566c6d"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTDMACR_TXDMAE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart20set_UARTDMACR_TXDMAEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTDMACRs TXDMAE bit.</p>
<p>Transmit DMA enable. If this bit is set to 1, DMA for the transmit FIFO is enabled. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart22clear_UARTDMACR_TXDMAEEv">
<span id="_CPPv3NV6RP20404uart22clear_UARTDMACR_TXDMAEEv"></span><span id="_CPPv2NV6RP20404uart22clear_UARTDMACR_TXDMAEEv"></span><span id="RP2040::uart::clear_UARTDMACR_TXDMAEV"></span><span class="target" id="structRP2040_1_1uart_1ab7aaa6c995cb5414ea647333233f0e7a"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTDMACR_TXDMAE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart22clear_UARTDMACR_TXDMAEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTDMACRs TXDMAE bit.</p>
<p>Transmit DMA enable. If this bit is set to 1, DMA for the transmit FIFO is enabled. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart23toggle_UARTDMACR_TXDMAEEv">
<span id="_CPPv3NV6RP20404uart23toggle_UARTDMACR_TXDMAEEv"></span><span id="_CPPv2NV6RP20404uart23toggle_UARTDMACR_TXDMAEEv"></span><span id="RP2040::uart::toggle_UARTDMACR_TXDMAEV"></span><span class="target" id="structRP2040_1_1uart_1aff8d34fbaace31c519fa1708e9f2d5e3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTDMACR_TXDMAE</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart23toggle_UARTDMACR_TXDMAEEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTDMACRs TXDMAE bit.</p>
<p>Transmit DMA enable. If this bit is set to 1, DMA for the transmit FIFO is enabled. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart22get_UARTDMACR_DMAONERREv">
<span id="_CPPv3NV6RP20404uart22get_UARTDMACR_DMAONERREv"></span><span id="_CPPv2NV6RP20404uart22get_UARTDMACR_DMAONERREv"></span><span id="RP2040::uart::get_UARTDMACR_DMAONERRV"></span><span class="target" id="structRP2040_1_1uart_1a4776bf0ad520767c6b2345f0e149ff79"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTDMACR_DMAONERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart22get_UARTDMACR_DMAONERREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTDMACRs DMAONERR bit.</p>
<p>DMA on error. If this bit is set to 1, the DMA receive request outputs, UARTRXDMASREQ or UARTRXDMABREQ, are disabled when the UART error interrupt is asserted. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart22set_UARTDMACR_DMAONERREv">
<span id="_CPPv3NV6RP20404uart22set_UARTDMACR_DMAONERREv"></span><span id="_CPPv2NV6RP20404uart22set_UARTDMACR_DMAONERREv"></span><span id="RP2040::uart::set_UARTDMACR_DMAONERRV"></span><span class="target" id="structRP2040_1_1uart_1a3afc98d345b2b5de26d9003b1a7a3fea"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTDMACR_DMAONERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart22set_UARTDMACR_DMAONERREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Set UARTDMACRs DMAONERR bit.</p>
<p>DMA on error. If this bit is set to 1, the DMA receive request outputs, UARTRXDMASREQ or UARTRXDMABREQ, are disabled when the UART error interrupt is asserted. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart24clear_UARTDMACR_DMAONERREv">
<span id="_CPPv3NV6RP20404uart24clear_UARTDMACR_DMAONERREv"></span><span id="_CPPv2NV6RP20404uart24clear_UARTDMACR_DMAONERREv"></span><span id="RP2040::uart::clear_UARTDMACR_DMAONERRV"></span><span class="target" id="structRP2040_1_1uart_1a0a3ae82c4af2271dd79a3ad232e24161"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">clear_UARTDMACR_DMAONERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart24clear_UARTDMACR_DMAONERREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Clear UARTDMACRs DMAONERR bit.</p>
<p>DMA on error. If this bit is set to 1, the DMA receive request outputs, UARTRXDMASREQ or UARTRXDMABREQ, are disabled when the UART error interrupt is asserted. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart25toggle_UARTDMACR_DMAONERREv">
<span id="_CPPv3NV6RP20404uart25toggle_UARTDMACR_DMAONERREv"></span><span id="_CPPv2NV6RP20404uart25toggle_UARTDMACR_DMAONERREv"></span><span id="RP2040::uart::toggle_UARTDMACR_DMAONERRV"></span><span class="target" id="structRP2040_1_1uart_1a6480941fe96edd262380954385ae2e99"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">toggle_UARTDMACR_DMAONERR</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart25toggle_UARTDMACR_DMAONERREv" title="Link to this definition">#</a><br /></dt>
<dd><p>Toggle UARTDMACRs DMAONERR bit.</p>
<p>DMA on error. If this bit is set to 1, the DMA receive request outputs, UARTRXDMASREQ or UARTRXDMABREQ, are disabled when the UART error interrupt is asserted. </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart13get_UARTDMACRERbRbRb">
<span id="_CPPv3NV6RP20404uart13get_UARTDMACRERbRbRb"></span><span id="_CPPv2NV6RP20404uart13get_UARTDMACRERbRbRb"></span><span id="RP2040::uart::get_UARTDMACR__bR.bR.bRV"></span><span class="target" id="structRP2040_1_1uart_1af223162f95873fa1b05938cd0095cece"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTDMACR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">RXDMAE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">TXDMAE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DMAONERR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart13get_UARTDMACRERbRbRb" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of UARTDMACRs bit fields.</p>
<p>(read-write) DMA Control Register, UARTDMACR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart13set_UARTDMACREbbb">
<span id="_CPPv3NV6RP20404uart13set_UARTDMACREbbb"></span><span id="_CPPv2NV6RP20404uart13set_UARTDMACREbbb"></span><span id="RP2040::uart::set_UARTDMACR__b.b.bV"></span><span class="target" id="structRP2040_1_1uart_1a20ca5b7dd2d90661e2211a445cc05dc8"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">set_UARTDMACR</span></span></span><span class="sig-paren">(</span><span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">RXDMAE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">TXDMAE</span></span>, <span class="kt"><span class="pre">bool</span></span><span class="w"> </span><span class="n sig-param"><span class="pre">DMAONERR</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart13set_UARTDMACREbbb" title="Link to this definition">#</a><br /></dt>
<dd><p>Set all of UARTDMACRs bit fields.</p>
<p>(read-write) DMA Control Register, UARTDMACR </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTPERIPHID0Ev">
<span id="_CPPv3NV6RP20404uart17get_UARTPERIPHID0Ev"></span><span id="_CPPv2NV6RP20404uart17get_UARTPERIPHID0Ev"></span><span id="RP2040::uart::get_UARTPERIPHID0V"></span><span class="target" id="structRP2040_1_1uart_1a27013af35f0bbb430c0ecd540299cc9f"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTPERIPHID0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTPERIPHID0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTPERIPHID0s PARTNUMBER0 field.</p>
<p>These bits read back as 0x11 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart29get_UARTPERIPHID1_PARTNUMBER1Ev">
<span id="_CPPv3NV6RP20404uart29get_UARTPERIPHID1_PARTNUMBER1Ev"></span><span id="_CPPv2NV6RP20404uart29get_UARTPERIPHID1_PARTNUMBER1Ev"></span><span id="RP2040::uart::get_UARTPERIPHID1_PARTNUMBER1V"></span><span class="target" id="structRP2040_1_1uart_1a900961da7fc54148045751e5f5afc8c0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTPERIPHID1_PARTNUMBER1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart29get_UARTPERIPHID1_PARTNUMBER1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTPERIPHID1s PARTNUMBER1 field.</p>
<p>These bits read back as 0x0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart27get_UARTPERIPHID1_DESIGNER0Ev">
<span id="_CPPv3NV6RP20404uart27get_UARTPERIPHID1_DESIGNER0Ev"></span><span id="_CPPv2NV6RP20404uart27get_UARTPERIPHID1_DESIGNER0Ev"></span><span id="RP2040::uart::get_UARTPERIPHID1_DESIGNER0V"></span><span class="target" id="structRP2040_1_1uart_1ac9798b0c76d9d3a7d9807bdd5b78a4f6"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTPERIPHID1_DESIGNER0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart27get_UARTPERIPHID1_DESIGNER0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTPERIPHID1s DESIGNER0 field.</p>
<p>These bits read back as 0x1 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTPERIPHID1ER7uint8_tR7uint8_t">
<span id="_CPPv3NV6RP20404uart17get_UARTPERIPHID1ER7uint8_tR7uint8_t"></span><span id="_CPPv2NV6RP20404uart17get_UARTPERIPHID1ER7uint8_tR7uint8_t"></span><span id="RP2040::uart::get_UARTPERIPHID1__uint8_tR.uint8_tRV"></span><span class="target" id="structRP2040_1_1uart_1a3bb63b3bef1a30a1e1988027f54b64bc"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTPERIPHID1</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">PARTNUMBER1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DESIGNER0</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTPERIPHID1ER7uint8_tR7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of UARTPERIPHID1s bit fields.</p>
<p>(read-only) UARTPeriphID1 Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart27get_UARTPERIPHID2_DESIGNER1Ev">
<span id="_CPPv3NV6RP20404uart27get_UARTPERIPHID2_DESIGNER1Ev"></span><span id="_CPPv2NV6RP20404uart27get_UARTPERIPHID2_DESIGNER1Ev"></span><span id="RP2040::uart::get_UARTPERIPHID2_DESIGNER1V"></span><span class="target" id="structRP2040_1_1uart_1a31238bf4961b345d3297c45ceb4937c0"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTPERIPHID2_DESIGNER1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart27get_UARTPERIPHID2_DESIGNER1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTPERIPHID2s DESIGNER1 field.</p>
<p>These bits read back as 0x4 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart26get_UARTPERIPHID2_REVISIONEv">
<span id="_CPPv3NV6RP20404uart26get_UARTPERIPHID2_REVISIONEv"></span><span id="_CPPv2NV6RP20404uart26get_UARTPERIPHID2_REVISIONEv"></span><span id="RP2040::uart::get_UARTPERIPHID2_REVISIONV"></span><span class="target" id="structRP2040_1_1uart_1a4bb0f393f4b671018858c61544a33001"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTPERIPHID2_REVISION</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart26get_UARTPERIPHID2_REVISIONEv" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTPERIPHID2s REVISION field.</p>
<p>This field depends on the revision of the UART: r1p0 0x0 r1p1 0x1 r1p3 0x2 r1p4 0x2 r1p5 0x3 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTPERIPHID2ER7uint8_tR7uint8_t">
<span id="_CPPv3NV6RP20404uart17get_UARTPERIPHID2ER7uint8_tR7uint8_t"></span><span id="_CPPv2NV6RP20404uart17get_UARTPERIPHID2ER7uint8_tR7uint8_t"></span><span id="RP2040::uart::get_UARTPERIPHID2__uint8_tR.uint8_tRV"></span><span class="target" id="structRP2040_1_1uart_1ab1f7c4a6644d7d5dee1777fde1476052"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="kt"><span class="pre">void</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTPERIPHID2</span></span></span><span class="sig-paren">(</span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">DESIGNER1</span></span>, <span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="p"><span class="pre">&amp;</span></span><span class="n sig-param"><span class="pre">REVISION</span></span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTPERIPHID2ER7uint8_tR7uint8_t" title="Link to this definition">#</a><br /></dt>
<dd><p>Get all of UARTPERIPHID2s bit fields.</p>
<p>(read-only) UARTPeriphID2 Register </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart17get_UARTPERIPHID3Ev">
<span id="_CPPv3NV6RP20404uart17get_UARTPERIPHID3Ev"></span><span id="_CPPv2NV6RP20404uart17get_UARTPERIPHID3Ev"></span><span id="RP2040::uart::get_UARTPERIPHID3V"></span><span class="target" id="structRP2040_1_1uart_1a06ec93b3a11c4533888b4130aa70b33b"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTPERIPHID3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart17get_UARTPERIPHID3Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTPERIPHID3s CONFIGURATION field.</p>
<p>These bits read back as 0x00 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16get_UARTPCELLID0Ev">
<span id="_CPPv3NV6RP20404uart16get_UARTPCELLID0Ev"></span><span id="_CPPv2NV6RP20404uart16get_UARTPCELLID0Ev"></span><span id="RP2040::uart::get_UARTPCELLID0V"></span><span class="target" id="structRP2040_1_1uart_1ab98b6ecd4ea283e259e912d967292fbf"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTPCELLID0</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16get_UARTPCELLID0Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTPCELLID0s UARTPCELLID0 field.</p>
<p>These bits read back as 0x0D </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16get_UARTPCELLID1Ev">
<span id="_CPPv3NV6RP20404uart16get_UARTPCELLID1Ev"></span><span id="_CPPv2NV6RP20404uart16get_UARTPCELLID1Ev"></span><span id="RP2040::uart::get_UARTPCELLID1V"></span><span class="target" id="structRP2040_1_1uart_1a3dfc4650f38693f2d99863e54f4aa2f3"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTPCELLID1</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16get_UARTPCELLID1Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTPCELLID1s UARTPCELLID1 field.</p>
<p>These bits read back as 0xF0 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16get_UARTPCELLID2Ev">
<span id="_CPPv3NV6RP20404uart16get_UARTPCELLID2Ev"></span><span id="_CPPv2NV6RP20404uart16get_UARTPCELLID2Ev"></span><span id="RP2040::uart::get_UARTPCELLID2V"></span><span class="target" id="structRP2040_1_1uart_1ad75d79feeee1738acc37bcb3832f940c"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTPCELLID2</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16get_UARTPCELLID2Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTPCELLID2s UARTPCELLID2 field.</p>
<p>These bits read back as 0x05 </p>
</dd></dl>

<dl class="cpp function">
<dt class="sig sig-object cpp" id="_CPPv4NV6RP20404uart16get_UARTPCELLID3Ev">
<span id="_CPPv3NV6RP20404uart16get_UARTPCELLID3Ev"></span><span id="_CPPv2NV6RP20404uart16get_UARTPCELLID3Ev"></span><span id="RP2040::uart::get_UARTPCELLID3V"></span><span class="target" id="structRP2040_1_1uart_1a8f0ac6cfa4b1283f5f4b3790c75e4629"></span><span class="k"><span class="pre">inline</span></span><span class="w"> </span><span class="n"><span class="pre">uint8_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">get_UARTPCELLID3</span></span></span><span class="sig-paren">(</span><span class="sig-paren">)</span><span class="w"> </span><span class="k"><span class="pre">volatile</span></span><a class="headerlink" href="#_CPPv4NV6RP20404uart16get_UARTPCELLID3Ev" title="Link to this definition">#</a><br /></dt>
<dd><p>Get UARTPCELLID3s UARTPCELLID3 field.</p>
<p>These bits read back as 0xB1 </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-members">Public Members</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uart6UARTDRE">
<span id="_CPPv3N6RP20404uart6UARTDRE"></span><span id="_CPPv2N6RP20404uart6UARTDRE"></span><span id="RP2040::uart::UARTDR__uint32_t"></span><span class="target" id="structRP2040_1_1uart_1ae5f0334efb95d4a0de9f8a9beb53f54b"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">UARTDR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20404uart6UARTDRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Data Register, UARTDR </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uart7UARTRSRE">
<span id="_CPPv3N6RP20404uart7UARTRSRE"></span><span id="_CPPv2N6RP20404uart7UARTRSRE"></span><span id="RP2040::uart::UARTRSR__uint32_t"></span><span class="target" id="structRP2040_1_1uart_1a71102c688e04a9bbe16be71d2916ec47"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">UARTRSR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20404uart7UARTRSRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Receive Status Register/Error Clear Register, UARTRSR/UARTECR </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uart17reserved_padding0E">
<span id="_CPPv3N6RP20404uart17reserved_padding0E"></span><span id="_CPPv2N6RP20404uart17reserved_padding0E"></span><span id="RP2040::uart::reserved_padding0__uint32_tCA"></span><span class="target" id="structRP2040_1_1uart_1ada02e6a4fe3f45a278f89e939d82c7ee"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding0</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N6RP20404uart24reserved_padding0_lengthE" title="RP2040::uart::reserved_padding0_length"><span class="n"><span class="pre">reserved_padding0_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20404uart17reserved_padding0E" title="Link to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uart6UARTFRE">
<span id="_CPPv3N6RP20404uart6UARTFRE"></span><span id="_CPPv2N6RP20404uart6UARTFRE"></span><span id="RP2040::uart::UARTFR__uint32_tC"></span><span class="target" id="structRP2040_1_1uart_1a14bd19b4ff2830e085c0ce33f993e8e2"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">UARTFR</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20404uart6UARTFRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) Flag Register, UARTFR </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uart17reserved_padding1E">
<span id="_CPPv3N6RP20404uart17reserved_padding1E"></span><span id="_CPPv2N6RP20404uart17reserved_padding1E"></span><span id="RP2040::uart::reserved_padding1__uint32_tC"></span><span class="target" id="structRP2040_1_1uart_1a140b2c1470ec30b657766126759b951e"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding1</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20404uart17reserved_padding1E" title="Link to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uart8UARTILPRE">
<span id="_CPPv3N6RP20404uart8UARTILPRE"></span><span id="_CPPv2N6RP20404uart8UARTILPRE"></span><span id="RP2040::uart::UARTILPR__uint32_t"></span><span class="target" id="structRP2040_1_1uart_1a9c5ef63db6decfc2be240f1946d96c8e"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">UARTILPR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20404uart8UARTILPRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) IrDA Low-Power Counter Register, UARTILPR </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uart8UARTIBRDE">
<span id="_CPPv3N6RP20404uart8UARTIBRDE"></span><span id="_CPPv2N6RP20404uart8UARTIBRDE"></span><span id="RP2040::uart::UARTIBRD__uint32_t"></span><span class="target" id="structRP2040_1_1uart_1acfc065866284020aba84779b321a6aed"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">UARTIBRD</span></span></span><a class="headerlink" href="#_CPPv4N6RP20404uart8UARTIBRDE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Integer Baud Rate Register, UARTIBRD </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uart8UARTFBRDE">
<span id="_CPPv3N6RP20404uart8UARTFBRDE"></span><span id="_CPPv2N6RP20404uart8UARTFBRDE"></span><span id="RP2040::uart::UARTFBRD__uint32_t"></span><span class="target" id="structRP2040_1_1uart_1a342b752ba174ab9c5d1f349eecfd439a"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">UARTFBRD</span></span></span><a class="headerlink" href="#_CPPv4N6RP20404uart8UARTFBRDE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Fractional Baud Rate Register, UARTFBRD </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uart9UARTLCR_HE">
<span id="_CPPv3N6RP20404uart9UARTLCR_HE"></span><span id="_CPPv2N6RP20404uart9UARTLCR_HE"></span><span id="RP2040::uart::UARTLCR_H__uint32_t"></span><span class="target" id="structRP2040_1_1uart_1acf7e8038fd1bf1eccfe876a4309c4508"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">UARTLCR_H</span></span></span><a class="headerlink" href="#_CPPv4N6RP20404uart9UARTLCR_HE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Line Control Register, UARTLCR_H </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uart6UARTCRE">
<span id="_CPPv3N6RP20404uart6UARTCRE"></span><span id="_CPPv2N6RP20404uart6UARTCRE"></span><span id="RP2040::uart::UARTCR__uint32_t"></span><span class="target" id="structRP2040_1_1uart_1a8686a9891f2f31afec6d8d664ea08dc7"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">UARTCR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20404uart6UARTCRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Control Register, UARTCR </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uart8UARTIFLSE">
<span id="_CPPv3N6RP20404uart8UARTIFLSE"></span><span id="_CPPv2N6RP20404uart8UARTIFLSE"></span><span id="RP2040::uart::UARTIFLS__uint32_t"></span><span class="target" id="structRP2040_1_1uart_1a066fe96dc6f9cf6c792d1306569cb6f5"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">UARTIFLS</span></span></span><a class="headerlink" href="#_CPPv4N6RP20404uart8UARTIFLSE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt FIFO Level Select Register, UARTIFLS </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uart8UARTIMSCE">
<span id="_CPPv3N6RP20404uart8UARTIMSCE"></span><span id="_CPPv2N6RP20404uart8UARTIMSCE"></span><span id="RP2040::uart::UARTIMSC__uint32_t"></span><span class="target" id="structRP2040_1_1uart_1af47b21339f713bc01b2cc3c2b3f4787d"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">UARTIMSC</span></span></span><a class="headerlink" href="#_CPPv4N6RP20404uart8UARTIMSCE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Mask Set/Clear Register, UARTIMSC </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uart7UARTRISE">
<span id="_CPPv3N6RP20404uart7UARTRISE"></span><span id="_CPPv2N6RP20404uart7UARTRISE"></span><span id="RP2040::uart::UARTRIS__uint32_tC"></span><span class="target" id="structRP2040_1_1uart_1a55cc1463306d27d735a62e7041a699e6"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">UARTRIS</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20404uart7UARTRISE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) Raw Interrupt Status Register, UARTRIS </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uart7UARTMISE">
<span id="_CPPv3N6RP20404uart7UARTMISE"></span><span id="_CPPv2N6RP20404uart7UARTMISE"></span><span id="RP2040::uart::UARTMIS__uint32_tC"></span><span class="target" id="structRP2040_1_1uart_1af8bc05242894d6cdd31a1676be6282dd"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">UARTMIS</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20404uart7UARTMISE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) Masked Interrupt Status Register, UARTMIS </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uart7UARTICRE">
<span id="_CPPv3N6RP20404uart7UARTICRE"></span><span id="_CPPv2N6RP20404uart7UARTICRE"></span><span id="RP2040::uart::UARTICR__uint32_t"></span><span class="target" id="structRP2040_1_1uart_1ae8582e24e5944760a6230160a9f0f11b"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">UARTICR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20404uart7UARTICRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) Interrupt Clear Register, UARTICR </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uart9UARTDMACRE">
<span id="_CPPv3N6RP20404uart9UARTDMACRE"></span><span id="_CPPv2N6RP20404uart9UARTDMACRE"></span><span id="RP2040::uart::UARTDMACR__uint32_t"></span><span class="target" id="structRP2040_1_1uart_1ab0536f883c25d6cab353d9320d1ab4a8"></span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">UARTDMACR</span></span></span><a class="headerlink" href="#_CPPv4N6RP20404uart9UARTDMACRE" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-write) DMA Control Register, UARTDMACR </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uart17reserved_padding2E">
<span id="_CPPv3N6RP20404uart17reserved_padding2E"></span><span id="_CPPv2N6RP20404uart17reserved_padding2E"></span><span id="RP2040::uart::reserved_padding2__uint32_tCA"></span><span class="target" id="structRP2040_1_1uart_1a8f4f23447819cf7cd9c269d32b29cd74"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding2</span></span></span><span class="p"><span class="pre">[</span></span><a class="reference internal" href="#_CPPv4N6RP20404uart24reserved_padding2_lengthE" title="RP2040::uart::reserved_padding2_length"><span class="n"><span class="pre">reserved_padding2_length</span></span></a><span class="p"><span class="pre">]</span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20404uart17reserved_padding2E" title="Link to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uart13UARTPERIPHID0E">
<span id="_CPPv3N6RP20404uart13UARTPERIPHID0E"></span><span id="_CPPv2N6RP20404uart13UARTPERIPHID0E"></span><span id="RP2040::uart::UARTPERIPHID0__uint32_tC"></span><span class="target" id="structRP2040_1_1uart_1a0305e728763831b48da7cc58519ff82a"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">UARTPERIPHID0</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20404uart13UARTPERIPHID0E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) UARTPeriphID0 Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uart13UARTPERIPHID1E">
<span id="_CPPv3N6RP20404uart13UARTPERIPHID1E"></span><span id="_CPPv2N6RP20404uart13UARTPERIPHID1E"></span><span id="RP2040::uart::UARTPERIPHID1__uint32_tC"></span><span class="target" id="structRP2040_1_1uart_1a36c1737da7462c0d15a3b7ef7dcf5908"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">UARTPERIPHID1</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20404uart13UARTPERIPHID1E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) UARTPeriphID1 Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uart13UARTPERIPHID2E">
<span id="_CPPv3N6RP20404uart13UARTPERIPHID2E"></span><span id="_CPPv2N6RP20404uart13UARTPERIPHID2E"></span><span id="RP2040::uart::UARTPERIPHID2__uint32_tC"></span><span class="target" id="structRP2040_1_1uart_1aacb7aff5c72ca94884fac1c0b22a3763"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">UARTPERIPHID2</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20404uart13UARTPERIPHID2E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) UARTPeriphID2 Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uart13UARTPERIPHID3E">
<span id="_CPPv3N6RP20404uart13UARTPERIPHID3E"></span><span id="_CPPv2N6RP20404uart13UARTPERIPHID3E"></span><span id="RP2040::uart::UARTPERIPHID3__uint32_tC"></span><span class="target" id="structRP2040_1_1uart_1a43b968f555cd1464738d3dadfe69336b"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">UARTPERIPHID3</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20404uart13UARTPERIPHID3E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) UARTPeriphID3 Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uart12UARTPCELLID0E">
<span id="_CPPv3N6RP20404uart12UARTPCELLID0E"></span><span id="_CPPv2N6RP20404uart12UARTPCELLID0E"></span><span id="RP2040::uart::UARTPCELLID0__uint32_tC"></span><span class="target" id="structRP2040_1_1uart_1aa96274f07acfbe474e17fac97637918c"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">UARTPCELLID0</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20404uart12UARTPCELLID0E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) UARTPCellID0 Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uart12UARTPCELLID1E">
<span id="_CPPv3N6RP20404uart12UARTPCELLID1E"></span><span id="_CPPv2N6RP20404uart12UARTPCELLID1E"></span><span id="RP2040::uart::UARTPCELLID1__uint32_tC"></span><span class="target" id="structRP2040_1_1uart_1a0ce93a4cb19575235ddb44f6effdc936"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">UARTPCELLID1</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20404uart12UARTPCELLID1E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) UARTPCellID1 Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uart12UARTPCELLID2E">
<span id="_CPPv3N6RP20404uart12UARTPCELLID2E"></span><span id="_CPPv2N6RP20404uart12UARTPCELLID2E"></span><span id="RP2040::uart::UARTPCELLID2__uint32_tC"></span><span class="target" id="structRP2040_1_1uart_1a5d0b14b1af8d7a059d5cc32388cf1ed8"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">UARTPCELLID2</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20404uart12UARTPCELLID2E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) UARTPCellID2 Register </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uart12UARTPCELLID3E">
<span id="_CPPv3N6RP20404uart12UARTPCELLID3E"></span><span id="_CPPv2N6RP20404uart12UARTPCELLID3E"></span><span id="RP2040::uart::UARTPCELLID3__uint32_tC"></span><span class="target" id="structRP2040_1_1uart_1a71ce0b679f6dd9b5c18e711becccf05d"></span><span class="k"><span class="pre">const</span></span><span class="w"> </span><span class="n"><span class="pre">uint32_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">UARTPCELLID3</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="p"><span class="pre">{</span></span><span class="p"><span class="pre">}</span></span><a class="headerlink" href="#_CPPv4N6RP20404uart12UARTPCELLID3E" title="Link to this definition">#</a><br /></dt>
<dd><p>(read-only) UARTPCellID3 Register </p>
</dd></dl>

</div>
<div class="breathe-sectiondef docutils container">
<p class="breathe-sectiondef-title rubric" id="breathe-section-title-public-static-attributes">Public Static Attributes</p>
<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uart2idE">
<span id="_CPPv3N6RP20404uart2idE"></span><span id="_CPPv2N6RP20404uart2idE"></span><span id="RP2040::uart::id__struct_id_t"></span><span class="target" id="structRP2040_1_1uart_1a4e4606d7403f5ab57ebcd6c39d26017f"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><a class="reference internal" href="typedef_common_8h_1a375d47fed92908b132cf5d7c543df596.html#_CPPv4N6RP204011struct_id_tE" title="RP2040::struct_id_t"><span class="n"><span class="pre">struct_id_t</span></span></a><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">id</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">29</span></span><a class="headerlink" href="#_CPPv4N6RP20404uart2idE" title="Link to this definition">#</a><br /></dt>
<dd><p>uarts identifier. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uart4sizeE">
<span id="_CPPv3N6RP20404uart4sizeE"></span><span id="_CPPv2N6RP20404uart4sizeE"></span><span id="RP2040::uart::size__std::s"></span><span class="target" id="structRP2040_1_1uart_1a258376e904c90da626bc31db310dac5a"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">size</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">4096</span></span><a class="headerlink" href="#_CPPv4N6RP20404uart4sizeE" title="Link to this definition">#</a><br /></dt>
<dd><p>uarts size in bytes. </p>
</dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uart24reserved_padding0_lengthE">
<span id="_CPPv3N6RP20404uart24reserved_padding0_lengthE"></span><span id="_CPPv2N6RP20404uart24reserved_padding0_lengthE"></span><span id="RP2040::uart::reserved_padding0_length__std::s"></span><span class="target" id="structRP2040_1_1uart_1a9610c576b33949282d9639e79632872f"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding0_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">4</span></span><a class="headerlink" href="#_CPPv4N6RP20404uart24reserved_padding0_lengthE" title="Link to this definition">#</a><br /></dt>
<dd></dd></dl>

<dl class="cpp var">
<dt class="sig sig-object cpp" id="_CPPv4N6RP20404uart24reserved_padding2_lengthE">
<span id="_CPPv3N6RP20404uart24reserved_padding2_lengthE"></span><span id="_CPPv2N6RP20404uart24reserved_padding2_lengthE"></span><span id="RP2040::uart::reserved_padding2_length__std::s"></span><span class="target" id="structRP2040_1_1uart_1a2f843f62ad9e480768d555a117e640fa"></span><span class="k"><span class="pre">static</span></span><span class="w"> </span><span class="k"><span class="pre">constexpr</span></span><span class="w"> </span><span class="n"><span class="pre">std</span></span><span class="p"><span class="pre">::</span></span><span class="n"><span class="pre">size_t</span></span><span class="w"> </span><span class="sig-name descname"><span class="n"><span class="pre">reserved_padding2_length</span></span></span><span class="w"> </span><span class="p"><span class="pre">=</span></span><span class="w"> </span><span class="m"><span class="pre">997</span></span><a class="headerlink" href="#_CPPv4N6RP20404uart24reserved_padding2_lengthE" title="Link to this definition">#</a><br /></dt>
<dd></dd></dl>

</div>
</dd></dl>

</section>
</section>


                </article>
              

              
              
              
              
                <footer class="prev-next-footer d-print-none">
                  
<div class="prev-next-area">
    <a class="left-prev"
       href="structRP2040_1_1timer.html"
       title="previous page">
      <i class="fa-solid fa-angle-left"></i>
      <div class="prev-next-info">
        <p class="prev-next-subtitle">previous</p>
        <p class="prev-next-title">Struct timer</p>
      </div>
    </a>
    <a class="right-next"
       href="structRP2040_1_1usbctrl__dpram.html"
       title="next page">
      <div class="prev-next-info">
        <p class="prev-next-subtitle">next</p>
        <p class="prev-next-title">Struct usbctrl_dpram</p>
      </div>
      <i class="fa-solid fa-angle-right"></i>
    </a>
</div>
                </footer>
              
            </div>
            
            
              
                <div class="bd-sidebar-secondary bd-toc"><div class="sidebar-secondary-items sidebar-secondary__inner">


  <div class="sidebar-secondary-item">
  <div class="page-toc tocsection onthispage">
    <i class="fa-solid fa-list"></i> Contents
  </div>
  <nav class="bd-toc-nav page-toc">
    <ul class="visible nav section-nav flex-column">
<li class="toc-h2 nav-item toc-entry"><a class="reference internal nav-link" href="#struct-documentation">Struct Documentation</a><ul class="nav section-nav flex-column">
<li class="toc-h3 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uartE"><code class="docutils literal notranslate"><span class="pre">RP2040::uart</span></code></a><ul class="nav section-nav flex-column">
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart15get_UARTDR_DATAEv"><code class="docutils literal notranslate"><span class="pre">get_UARTDR_DATA()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart15set_UARTDR_DATAE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_UARTDR_DATA()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart13get_UARTDR_FEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTDR_FE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart13get_UARTDR_PEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTDR_PE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart13get_UARTDR_BEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTDR_BE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart13get_UARTDR_OEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTDR_OE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart10get_UARTDRER7uint8_tRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_UARTDR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14get_UARTRSR_FEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRSR_FE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14set_UARTRSR_FEEv"><code class="docutils literal notranslate"><span class="pre">set_UARTRSR_FE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16clear_UARTRSR_FEEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTRSR_FE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17toggle_UARTRSR_FEEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTRSR_FE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14get_UARTRSR_PEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRSR_PE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14set_UARTRSR_PEEv"><code class="docutils literal notranslate"><span class="pre">set_UARTRSR_PE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16clear_UARTRSR_PEEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTRSR_PE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17toggle_UARTRSR_PEEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTRSR_PE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14get_UARTRSR_BEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRSR_BE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14set_UARTRSR_BEEv"><code class="docutils literal notranslate"><span class="pre">set_UARTRSR_BE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16clear_UARTRSR_BEEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTRSR_BE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17toggle_UARTRSR_BEEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTRSR_BE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14get_UARTRSR_OEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRSR_OE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14set_UARTRSR_OEEv"><code class="docutils literal notranslate"><span class="pre">set_UARTRSR_OE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16clear_UARTRSR_OEEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTRSR_OE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17toggle_UARTRSR_OEEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTRSR_OE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart11get_UARTRSRERbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_UARTRSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart11set_UARTRSREbbbb"><code class="docutils literal notranslate"><span class="pre">set_UARTRSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14get_UARTFR_CTSEv"><code class="docutils literal notranslate"><span class="pre">get_UARTFR_CTS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14get_UARTFR_DSREv"><code class="docutils literal notranslate"><span class="pre">get_UARTFR_DSR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14get_UARTFR_DCDEv"><code class="docutils literal notranslate"><span class="pre">get_UARTFR_DCD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart15get_UARTFR_BUSYEv"><code class="docutils literal notranslate"><span class="pre">get_UARTFR_BUSY()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart15get_UARTFR_RXFEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTFR_RXFE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart15get_UARTFR_TXFFEv"><code class="docutils literal notranslate"><span class="pre">get_UARTFR_TXFF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart15get_UARTFR_RXFFEv"><code class="docutils literal notranslate"><span class="pre">get_UARTFR_RXFF()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart15get_UARTFR_TXFEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTFR_TXFE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart13get_UARTFR_RIEv"><code class="docutils literal notranslate"><span class="pre">get_UARTFR_RI()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart10get_UARTFRERbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_UARTFR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart12get_UARTILPREv"><code class="docutils literal notranslate"><span class="pre">get_UARTILPR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart12set_UARTILPRE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_UARTILPR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart12get_UARTIBRDEv"><code class="docutils literal notranslate"><span class="pre">get_UARTIBRD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart12set_UARTIBRDE8uint16_t"><code class="docutils literal notranslate"><span class="pre">set_UARTIBRD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart12get_UARTFBRDEv"><code class="docutils literal notranslate"><span class="pre">get_UARTFBRD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart12set_UARTFBRDE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_UARTFBRD()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTLCR_H_BRKEv"><code class="docutils literal notranslate"><span class="pre">get_UARTLCR_H_BRK()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17set_UARTLCR_H_BRKEv"><code class="docutils literal notranslate"><span class="pre">set_UARTLCR_H_BRK()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19clear_UARTLCR_H_BRKEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTLCR_H_BRK()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20toggle_UARTLCR_H_BRKEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTLCR_H_BRK()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTLCR_H_PENEv"><code class="docutils literal notranslate"><span class="pre">get_UARTLCR_H_PEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17set_UARTLCR_H_PENEv"><code class="docutils literal notranslate"><span class="pre">set_UARTLCR_H_PEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19clear_UARTLCR_H_PENEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTLCR_H_PEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20toggle_UARTLCR_H_PENEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTLCR_H_PEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTLCR_H_EPSEv"><code class="docutils literal notranslate"><span class="pre">get_UARTLCR_H_EPS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17set_UARTLCR_H_EPSEv"><code class="docutils literal notranslate"><span class="pre">set_UARTLCR_H_EPS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19clear_UARTLCR_H_EPSEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTLCR_H_EPS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20toggle_UARTLCR_H_EPSEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTLCR_H_EPS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18get_UARTLCR_H_STP2Ev"><code class="docutils literal notranslate"><span class="pre">get_UARTLCR_H_STP2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18set_UARTLCR_H_STP2Ev"><code class="docutils literal notranslate"><span class="pre">set_UARTLCR_H_STP2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20clear_UARTLCR_H_STP2Ev"><code class="docutils literal notranslate"><span class="pre">clear_UARTLCR_H_STP2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart21toggle_UARTLCR_H_STP2Ev"><code class="docutils literal notranslate"><span class="pre">toggle_UARTLCR_H_STP2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTLCR_H_FENEv"><code class="docutils literal notranslate"><span class="pre">get_UARTLCR_H_FEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17set_UARTLCR_H_FENEv"><code class="docutils literal notranslate"><span class="pre">set_UARTLCR_H_FEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19clear_UARTLCR_H_FENEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTLCR_H_FEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20toggle_UARTLCR_H_FENEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTLCR_H_FEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18get_UARTLCR_H_WLENEv"><code class="docutils literal notranslate"><span class="pre">get_UARTLCR_H_WLEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18set_UARTLCR_H_WLENE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_UARTLCR_H_WLEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTLCR_H_SPSEv"><code class="docutils literal notranslate"><span class="pre">get_UARTLCR_H_SPS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17set_UARTLCR_H_SPSEv"><code class="docutils literal notranslate"><span class="pre">set_UARTLCR_H_SPS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19clear_UARTLCR_H_SPSEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTLCR_H_SPS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20toggle_UARTLCR_H_SPSEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTLCR_H_SPS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart13get_UARTLCR_HERbRbRbRbRbR7uint8_tRb"><code class="docutils literal notranslate"><span class="pre">get_UARTLCR_H()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart13set_UARTLCR_HEbbbbb7uint8_tb"><code class="docutils literal notranslate"><span class="pre">set_UARTLCR_H()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTCR_UARTENEv"><code class="docutils literal notranslate"><span class="pre">get_UARTCR_UARTEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17set_UARTCR_UARTENEv"><code class="docutils literal notranslate"><span class="pre">set_UARTCR_UARTEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19clear_UARTCR_UARTENEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTCR_UARTEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20toggle_UARTCR_UARTENEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTCR_UARTEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTCR_SIRENEv"><code class="docutils literal notranslate"><span class="pre">get_UARTCR_SIREN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16set_UARTCR_SIRENEv"><code class="docutils literal notranslate"><span class="pre">set_UARTCR_SIREN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18clear_UARTCR_SIRENEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTCR_SIREN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19toggle_UARTCR_SIRENEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTCR_SIREN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTCR_SIRLPEv"><code class="docutils literal notranslate"><span class="pre">get_UARTCR_SIRLP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16set_UARTCR_SIRLPEv"><code class="docutils literal notranslate"><span class="pre">set_UARTCR_SIRLP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18clear_UARTCR_SIRLPEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTCR_SIRLP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19toggle_UARTCR_SIRLPEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTCR_SIRLP()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14get_UARTCR_LBEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTCR_LBE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14set_UARTCR_LBEEv"><code class="docutils literal notranslate"><span class="pre">set_UARTCR_LBE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16clear_UARTCR_LBEEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTCR_LBE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17toggle_UARTCR_LBEEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTCR_LBE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14get_UARTCR_TXEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTCR_TXE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14set_UARTCR_TXEEv"><code class="docutils literal notranslate"><span class="pre">set_UARTCR_TXE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16clear_UARTCR_TXEEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTCR_TXE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17toggle_UARTCR_TXEEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTCR_TXE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14get_UARTCR_RXEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTCR_RXE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14set_UARTCR_RXEEv"><code class="docutils literal notranslate"><span class="pre">set_UARTCR_RXE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16clear_UARTCR_RXEEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTCR_RXE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17toggle_UARTCR_RXEEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTCR_RXE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14get_UARTCR_DTREv"><code class="docutils literal notranslate"><span class="pre">get_UARTCR_DTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14set_UARTCR_DTREv"><code class="docutils literal notranslate"><span class="pre">set_UARTCR_DTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16clear_UARTCR_DTREv"><code class="docutils literal notranslate"><span class="pre">clear_UARTCR_DTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17toggle_UARTCR_DTREv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTCR_DTR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14get_UARTCR_RTSEv"><code class="docutils literal notranslate"><span class="pre">get_UARTCR_RTS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart14set_UARTCR_RTSEv"><code class="docutils literal notranslate"><span class="pre">set_UARTCR_RTS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16clear_UARTCR_RTSEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTCR_RTS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17toggle_UARTCR_RTSEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTCR_RTS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart15get_UARTCR_OUT1Ev"><code class="docutils literal notranslate"><span class="pre">get_UARTCR_OUT1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart15set_UARTCR_OUT1Ev"><code class="docutils literal notranslate"><span class="pre">set_UARTCR_OUT1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17clear_UARTCR_OUT1Ev"><code class="docutils literal notranslate"><span class="pre">clear_UARTCR_OUT1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18toggle_UARTCR_OUT1Ev"><code class="docutils literal notranslate"><span class="pre">toggle_UARTCR_OUT1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart15get_UARTCR_OUT2Ev"><code class="docutils literal notranslate"><span class="pre">get_UARTCR_OUT2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart15set_UARTCR_OUT2Ev"><code class="docutils literal notranslate"><span class="pre">set_UARTCR_OUT2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17clear_UARTCR_OUT2Ev"><code class="docutils literal notranslate"><span class="pre">clear_UARTCR_OUT2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18toggle_UARTCR_OUT2Ev"><code class="docutils literal notranslate"><span class="pre">toggle_UARTCR_OUT2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTCR_RTSENEv"><code class="docutils literal notranslate"><span class="pre">get_UARTCR_RTSEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16set_UARTCR_RTSENEv"><code class="docutils literal notranslate"><span class="pre">set_UARTCR_RTSEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18clear_UARTCR_RTSENEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTCR_RTSEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19toggle_UARTCR_RTSENEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTCR_RTSEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTCR_CTSENEv"><code class="docutils literal notranslate"><span class="pre">get_UARTCR_CTSEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16set_UARTCR_CTSENEv"><code class="docutils literal notranslate"><span class="pre">set_UARTCR_CTSEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18clear_UARTCR_CTSENEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTCR_CTSEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19toggle_UARTCR_CTSENEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTCR_CTSEN()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart10get_UARTCRERbRbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_UARTCR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart10set_UARTCREbbbbbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_UARTCR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart21get_UARTIFLS_TXIFLSELEv"><code class="docutils literal notranslate"><span class="pre">get_UARTIFLS_TXIFLSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart21set_UARTIFLS_TXIFLSELE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_UARTIFLS_TXIFLSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart21get_UARTIFLS_RXIFLSELEv"><code class="docutils literal notranslate"><span class="pre">get_UARTIFLS_RXIFLSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart21set_UARTIFLS_RXIFLSELE7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_UARTIFLS_RXIFLSEL()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart12get_UARTIFLSER7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_UARTIFLS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart12set_UARTIFLSE7uint8_t7uint8_t"><code class="docutils literal notranslate"><span class="pre">set_UARTIFLS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18get_UARTIMSC_RIMIMEv"><code class="docutils literal notranslate"><span class="pre">get_UARTIMSC_RIMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18set_UARTIMSC_RIMIMEv"><code class="docutils literal notranslate"><span class="pre">set_UARTIMSC_RIMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20clear_UARTIMSC_RIMIMEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTIMSC_RIMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart21toggle_UARTIMSC_RIMIMEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTIMSC_RIMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19get_UARTIMSC_CTSMIMEv"><code class="docutils literal notranslate"><span class="pre">get_UARTIMSC_CTSMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19set_UARTIMSC_CTSMIMEv"><code class="docutils literal notranslate"><span class="pre">set_UARTIMSC_CTSMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart21clear_UARTIMSC_CTSMIMEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTIMSC_CTSMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart22toggle_UARTIMSC_CTSMIMEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTIMSC_CTSMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19get_UARTIMSC_DCDMIMEv"><code class="docutils literal notranslate"><span class="pre">get_UARTIMSC_DCDMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19set_UARTIMSC_DCDMIMEv"><code class="docutils literal notranslate"><span class="pre">set_UARTIMSC_DCDMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart21clear_UARTIMSC_DCDMIMEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTIMSC_DCDMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart22toggle_UARTIMSC_DCDMIMEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTIMSC_DCDMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19get_UARTIMSC_DSRMIMEv"><code class="docutils literal notranslate"><span class="pre">get_UARTIMSC_DSRMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19set_UARTIMSC_DSRMIMEv"><code class="docutils literal notranslate"><span class="pre">set_UARTIMSC_DSRMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart21clear_UARTIMSC_DSRMIMEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTIMSC_DSRMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart22toggle_UARTIMSC_DSRMIMEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTIMSC_DSRMIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTIMSC_RXIMEv"><code class="docutils literal notranslate"><span class="pre">get_UARTIMSC_RXIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17set_UARTIMSC_RXIMEv"><code class="docutils literal notranslate"><span class="pre">set_UARTIMSC_RXIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19clear_UARTIMSC_RXIMEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTIMSC_RXIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20toggle_UARTIMSC_RXIMEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTIMSC_RXIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTIMSC_TXIMEv"><code class="docutils literal notranslate"><span class="pre">get_UARTIMSC_TXIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17set_UARTIMSC_TXIMEv"><code class="docutils literal notranslate"><span class="pre">set_UARTIMSC_TXIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19clear_UARTIMSC_TXIMEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTIMSC_TXIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20toggle_UARTIMSC_TXIMEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTIMSC_TXIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTIMSC_RTIMEv"><code class="docutils literal notranslate"><span class="pre">get_UARTIMSC_RTIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17set_UARTIMSC_RTIMEv"><code class="docutils literal notranslate"><span class="pre">set_UARTIMSC_RTIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19clear_UARTIMSC_RTIMEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTIMSC_RTIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20toggle_UARTIMSC_RTIMEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTIMSC_RTIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTIMSC_FEIMEv"><code class="docutils literal notranslate"><span class="pre">get_UARTIMSC_FEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17set_UARTIMSC_FEIMEv"><code class="docutils literal notranslate"><span class="pre">set_UARTIMSC_FEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19clear_UARTIMSC_FEIMEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTIMSC_FEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20toggle_UARTIMSC_FEIMEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTIMSC_FEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTIMSC_PEIMEv"><code class="docutils literal notranslate"><span class="pre">get_UARTIMSC_PEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17set_UARTIMSC_PEIMEv"><code class="docutils literal notranslate"><span class="pre">set_UARTIMSC_PEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19clear_UARTIMSC_PEIMEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTIMSC_PEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20toggle_UARTIMSC_PEIMEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTIMSC_PEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTIMSC_BEIMEv"><code class="docutils literal notranslate"><span class="pre">get_UARTIMSC_BEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17set_UARTIMSC_BEIMEv"><code class="docutils literal notranslate"><span class="pre">set_UARTIMSC_BEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19clear_UARTIMSC_BEIMEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTIMSC_BEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20toggle_UARTIMSC_BEIMEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTIMSC_BEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTIMSC_OEIMEv"><code class="docutils literal notranslate"><span class="pre">get_UARTIMSC_OEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17set_UARTIMSC_OEIMEv"><code class="docutils literal notranslate"><span class="pre">set_UARTIMSC_OEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19clear_UARTIMSC_OEIMEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTIMSC_OEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20toggle_UARTIMSC_OEIMEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTIMSC_OEIM()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart12get_UARTIMSCERbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_UARTIMSC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart12set_UARTIMSCEbbbbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_UARTIMSC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18get_UARTRIS_RIRMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRIS_RIRMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19get_UARTRIS_CTSRMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRIS_CTSRMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19get_UARTRIS_DCDRMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRIS_DCDRMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19get_UARTRIS_DSRRMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRIS_DSRRMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTRIS_RXRISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRIS_RXRIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTRIS_TXRISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRIS_TXRIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTRIS_RTRISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRIS_RTRIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTRIS_FERISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRIS_FERIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTRIS_PERISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRIS_PERIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTRIS_BERISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRIS_BERIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTRIS_OERISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTRIS_OERIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart11get_UARTRISERbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_UARTRIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18get_UARTMIS_RIMMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTMIS_RIMMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19get_UARTMIS_CTSMMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTMIS_CTSMMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19get_UARTMIS_DCDMMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTMIS_DCDMMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19get_UARTMIS_DSRMMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTMIS_DSRMMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTMIS_RXMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTMIS_RXMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTMIS_TXMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTMIS_TXMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTMIS_RTMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTMIS_RTMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTMIS_FEMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTMIS_FEMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTMIS_PEMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTMIS_PEMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTMIS_BEMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTMIS_BEMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTMIS_OEMISEv"><code class="docutils literal notranslate"><span class="pre">get_UARTMIS_OEMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart11get_UARTMISERbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_UARTMIS()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTICR_RIMICEv"><code class="docutils literal notranslate"><span class="pre">get_UARTICR_RIMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17set_UARTICR_RIMICEv"><code class="docutils literal notranslate"><span class="pre">set_UARTICR_RIMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19clear_UARTICR_RIMICEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTICR_RIMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20toggle_UARTICR_RIMICEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTICR_RIMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18get_UARTICR_CTSMICEv"><code class="docutils literal notranslate"><span class="pre">get_UARTICR_CTSMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18set_UARTICR_CTSMICEv"><code class="docutils literal notranslate"><span class="pre">set_UARTICR_CTSMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20clear_UARTICR_CTSMICEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTICR_CTSMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart21toggle_UARTICR_CTSMICEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTICR_CTSMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18get_UARTICR_DCDMICEv"><code class="docutils literal notranslate"><span class="pre">get_UARTICR_DCDMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18set_UARTICR_DCDMICEv"><code class="docutils literal notranslate"><span class="pre">set_UARTICR_DCDMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20clear_UARTICR_DCDMICEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTICR_DCDMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart21toggle_UARTICR_DCDMICEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTICR_DCDMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18get_UARTICR_DSRMICEv"><code class="docutils literal notranslate"><span class="pre">get_UARTICR_DSRMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18set_UARTICR_DSRMICEv"><code class="docutils literal notranslate"><span class="pre">set_UARTICR_DSRMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20clear_UARTICR_DSRMICEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTICR_DSRMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart21toggle_UARTICR_DSRMICEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTICR_DSRMIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTICR_RXICEv"><code class="docutils literal notranslate"><span class="pre">get_UARTICR_RXIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16set_UARTICR_RXICEv"><code class="docutils literal notranslate"><span class="pre">set_UARTICR_RXIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18clear_UARTICR_RXICEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTICR_RXIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19toggle_UARTICR_RXICEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTICR_RXIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTICR_TXICEv"><code class="docutils literal notranslate"><span class="pre">get_UARTICR_TXIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16set_UARTICR_TXICEv"><code class="docutils literal notranslate"><span class="pre">set_UARTICR_TXIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18clear_UARTICR_TXICEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTICR_TXIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19toggle_UARTICR_TXICEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTICR_TXIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTICR_RTICEv"><code class="docutils literal notranslate"><span class="pre">get_UARTICR_RTIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16set_UARTICR_RTICEv"><code class="docutils literal notranslate"><span class="pre">set_UARTICR_RTIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18clear_UARTICR_RTICEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTICR_RTIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19toggle_UARTICR_RTICEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTICR_RTIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTICR_FEICEv"><code class="docutils literal notranslate"><span class="pre">get_UARTICR_FEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16set_UARTICR_FEICEv"><code class="docutils literal notranslate"><span class="pre">set_UARTICR_FEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18clear_UARTICR_FEICEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTICR_FEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19toggle_UARTICR_FEICEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTICR_FEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTICR_PEICEv"><code class="docutils literal notranslate"><span class="pre">get_UARTICR_PEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16set_UARTICR_PEICEv"><code class="docutils literal notranslate"><span class="pre">set_UARTICR_PEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18clear_UARTICR_PEICEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTICR_PEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19toggle_UARTICR_PEICEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTICR_PEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTICR_BEICEv"><code class="docutils literal notranslate"><span class="pre">get_UARTICR_BEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16set_UARTICR_BEICEv"><code class="docutils literal notranslate"><span class="pre">set_UARTICR_BEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18clear_UARTICR_BEICEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTICR_BEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19toggle_UARTICR_BEICEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTICR_BEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTICR_OEICEv"><code class="docutils literal notranslate"><span class="pre">get_UARTICR_OEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16set_UARTICR_OEICEv"><code class="docutils literal notranslate"><span class="pre">set_UARTICR_OEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart18clear_UARTICR_OEICEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTICR_OEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart19toggle_UARTICR_OEICEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTICR_OEIC()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart11get_UARTICRERbRbRbRbRbRbRbRbRbRbRb"><code class="docutils literal notranslate"><span class="pre">get_UARTICR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart11set_UARTICREbbbbbbbbbbb"><code class="docutils literal notranslate"><span class="pre">set_UARTICR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20get_UARTDMACR_RXDMAEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTDMACR_RXDMAE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20set_UARTDMACR_RXDMAEEv"><code class="docutils literal notranslate"><span class="pre">set_UARTDMACR_RXDMAE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart22clear_UARTDMACR_RXDMAEEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTDMACR_RXDMAE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart23toggle_UARTDMACR_RXDMAEEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTDMACR_RXDMAE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20get_UARTDMACR_TXDMAEEv"><code class="docutils literal notranslate"><span class="pre">get_UARTDMACR_TXDMAE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart20set_UARTDMACR_TXDMAEEv"><code class="docutils literal notranslate"><span class="pre">set_UARTDMACR_TXDMAE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart22clear_UARTDMACR_TXDMAEEv"><code class="docutils literal notranslate"><span class="pre">clear_UARTDMACR_TXDMAE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart23toggle_UARTDMACR_TXDMAEEv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTDMACR_TXDMAE()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart22get_UARTDMACR_DMAONERREv"><code class="docutils literal notranslate"><span class="pre">get_UARTDMACR_DMAONERR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart22set_UARTDMACR_DMAONERREv"><code class="docutils literal notranslate"><span class="pre">set_UARTDMACR_DMAONERR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart24clear_UARTDMACR_DMAONERREv"><code class="docutils literal notranslate"><span class="pre">clear_UARTDMACR_DMAONERR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart25toggle_UARTDMACR_DMAONERREv"><code class="docutils literal notranslate"><span class="pre">toggle_UARTDMACR_DMAONERR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart13get_UARTDMACRERbRbRb"><code class="docutils literal notranslate"><span class="pre">get_UARTDMACR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart13set_UARTDMACREbbb"><code class="docutils literal notranslate"><span class="pre">set_UARTDMACR()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTPERIPHID0Ev"><code class="docutils literal notranslate"><span class="pre">get_UARTPERIPHID0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart29get_UARTPERIPHID1_PARTNUMBER1Ev"><code class="docutils literal notranslate"><span class="pre">get_UARTPERIPHID1_PARTNUMBER1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart27get_UARTPERIPHID1_DESIGNER0Ev"><code class="docutils literal notranslate"><span class="pre">get_UARTPERIPHID1_DESIGNER0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTPERIPHID1ER7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_UARTPERIPHID1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart27get_UARTPERIPHID2_DESIGNER1Ev"><code class="docutils literal notranslate"><span class="pre">get_UARTPERIPHID2_DESIGNER1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart26get_UARTPERIPHID2_REVISIONEv"><code class="docutils literal notranslate"><span class="pre">get_UARTPERIPHID2_REVISION()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTPERIPHID2ER7uint8_tR7uint8_t"><code class="docutils literal notranslate"><span class="pre">get_UARTPERIPHID2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart17get_UARTPERIPHID3Ev"><code class="docutils literal notranslate"><span class="pre">get_UARTPERIPHID3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTPCELLID0Ev"><code class="docutils literal notranslate"><span class="pre">get_UARTPCELLID0()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTPCELLID1Ev"><code class="docutils literal notranslate"><span class="pre">get_UARTPCELLID1()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTPCELLID2Ev"><code class="docutils literal notranslate"><span class="pre">get_UARTPCELLID2()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4NV6RP20404uart16get_UARTPCELLID3Ev"><code class="docutils literal notranslate"><span class="pre">get_UARTPCELLID3()</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart6UARTDRE"><code class="docutils literal notranslate"><span class="pre">UARTDR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart7UARTRSRE"><code class="docutils literal notranslate"><span class="pre">UARTRSR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart17reserved_padding0E"><code class="docutils literal notranslate"><span class="pre">reserved_padding0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart6UARTFRE"><code class="docutils literal notranslate"><span class="pre">UARTFR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart17reserved_padding1E"><code class="docutils literal notranslate"><span class="pre">reserved_padding1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart8UARTILPRE"><code class="docutils literal notranslate"><span class="pre">UARTILPR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart8UARTIBRDE"><code class="docutils literal notranslate"><span class="pre">UARTIBRD</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart8UARTFBRDE"><code class="docutils literal notranslate"><span class="pre">UARTFBRD</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart9UARTLCR_HE"><code class="docutils literal notranslate"><span class="pre">UARTLCR_H</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart6UARTCRE"><code class="docutils literal notranslate"><span class="pre">UARTCR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart8UARTIFLSE"><code class="docutils literal notranslate"><span class="pre">UARTIFLS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart8UARTIMSCE"><code class="docutils literal notranslate"><span class="pre">UARTIMSC</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart7UARTRISE"><code class="docutils literal notranslate"><span class="pre">UARTRIS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart7UARTMISE"><code class="docutils literal notranslate"><span class="pre">UARTMIS</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart7UARTICRE"><code class="docutils literal notranslate"><span class="pre">UARTICR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart9UARTDMACRE"><code class="docutils literal notranslate"><span class="pre">UARTDMACR</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart17reserved_padding2E"><code class="docutils literal notranslate"><span class="pre">reserved_padding2</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart13UARTPERIPHID0E"><code class="docutils literal notranslate"><span class="pre">UARTPERIPHID0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart13UARTPERIPHID1E"><code class="docutils literal notranslate"><span class="pre">UARTPERIPHID1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart13UARTPERIPHID2E"><code class="docutils literal notranslate"><span class="pre">UARTPERIPHID2</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart13UARTPERIPHID3E"><code class="docutils literal notranslate"><span class="pre">UARTPERIPHID3</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart12UARTPCELLID0E"><code class="docutils literal notranslate"><span class="pre">UARTPCELLID0</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart12UARTPCELLID1E"><code class="docutils literal notranslate"><span class="pre">UARTPCELLID1</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart12UARTPCELLID2E"><code class="docutils literal notranslate"><span class="pre">UARTPCELLID2</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart12UARTPCELLID3E"><code class="docutils literal notranslate"><span class="pre">UARTPCELLID3</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart2idE"><code class="docutils literal notranslate"><span class="pre">id</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart4sizeE"><code class="docutils literal notranslate"><span class="pre">size</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart24reserved_padding0_lengthE"><code class="docutils literal notranslate"><span class="pre">reserved_padding0_length</span></code></a></li>
<li class="toc-h4 nav-item toc-entry"><a class="reference internal nav-link" href="#_CPPv4N6RP20404uart24reserved_padding2_lengthE"><code class="docutils literal notranslate"><span class="pre">reserved_padding2_length</span></code></a></li>
</ul>
</li>
</ul>
</li>
</ul>
  </nav></div>

</div></div>
              
            
          </div>
          <footer class="bd-footer-content">
            
<div class="bd-footer-content__inner container">
  
  <div class="footer-item">
    
<p class="component-author">
By Libre Embedded
</p>

  </div>
  
  <div class="footer-item">
    

  <p class="copyright">
    
       Copyright 2026, Libre Embedded.
      <br/>
    
  </p>

  </div>
  
  <div class="footer-item">
    
  </div>
  
  <div class="footer-item">
    
  </div>
  
</div>
          </footer>
        

      </main>
    </div>
  </div>
  
  <!-- Scripts loaded after <body> so the DOM is not blocked -->
  <script src="../_static/scripts/bootstrap.js?digest=dfe6caa3a7d634c4db9b"></script>
<script src="../_static/scripts/pydata-sphinx-theme.js?digest=dfe6caa3a7d634c4db9b"></script>

  <footer class="bd-footer">
  </footer>
  </body>
</html>