# DESCRIPTION: Verilator output: Timestamp data for --skip-identical.  Delete at will.
C "-Wno-fatal -Wno-BLKANDNBLK -sc -exe /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validationsdperror/RTL_testcases/mem_instantiation/sdp_nsplit_ram_1024x36_R4W4/sim/co_sim_tb/co_sim_sdp_nsplit_ram_1024x36_R4W4.v tb_sdp_nsplit_ram_1024x36_R4W4.cpp --timing --timescale 1ps/1ps --trace -v /nfs_cadtools/raptor/instl_dir/latest/share/yosys/rapidsilicon/genesis/cells_sim.v -v /nfs_cadtools/raptor/instl_dir/latest/share/yosys/simlib.v -v /nfs_cadtools/raptor/instl_dir/latest/share/yosys/rapidsilicon/genesis/TDP18K_FIFO.v -v /nfs_cadtools/raptor/instl_dir/latest/share/yosys/rapidsilicon/genesis/ufifo_ctl.v -v /nfs_cadtools/raptor/instl_dir/latest/share/yosys/rapidsilicon/genesis/dsp_sim.v -v /nfs_cadtools/raptor/instl_dir/latest/share/yosys/rapidsilicon/genesis/sram1024x18.v -v /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validationsdperror/RTL_testcases/mem_instantiation/sdp_nsplit_ram_1024x36_R4W4/rtl/sdp_nsplit_ram_1024x36_R4W4.v -v ../results_dir/sdp_nsplit_ram_1024x36_R4W4/sdp_nsplit_ram_1024x36_R4W4_post_synth.v -y /nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validationsdperror/RTL_testcases/mem_instantiation/sdp_nsplit_ram_1024x36_R4W4/rtl +libext+.v+.sv"
S  17810864  6273699  1663074859   505318303  1663074859   464512287 "/nfs_cadtools/opensource/verilator/verilator_dve5/instl_dir/bin/verilator_bin"
S      9824  6679933  1664767243   450588794  1664767230           0 "/nfs_cadtools/raptor/instl_dir/latest/share/yosys/rapidsilicon/genesis/TDP18K_FIFO.v"
S     78069  6679932  1664767243   447120477  1664767229           0 "/nfs_cadtools/raptor/instl_dir/latest/share/yosys/rapidsilicon/genesis/cells_sim.v"
S     67160  6679929  1664767243   435277913  1664767229           0 "/nfs_cadtools/raptor/instl_dir/latest/share/yosys/rapidsilicon/genesis/dsp_sim.v"
S      4106  6679931  1664767243   442443627  1664767230           0 "/nfs_cadtools/raptor/instl_dir/latest/share/yosys/rapidsilicon/genesis/sram1024x18.v"
S     18469  6679927  1664767243   427262930  1664767230           0 "/nfs_cadtools/raptor/instl_dir/latest/share/yosys/rapidsilicon/genesis/ufifo_ctl.v"
S     62207  6675512  1664767242   713305875  1664767229           0 "/nfs_cadtools/raptor/instl_dir/latest/share/yosys/simlib.v"
S     39653 10346970  1664799413    55391886  1664799413    52995493 "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validationsdperror/RTL_testcases/mem_instantiation/sdp_nsplit_ram_1024x36_R4W4/rtl/../results_dir/sdp_nsplit_ram_1024x36_R4W4/sdp_nsplit_ram_1024x36_R4W4_post_synth.v"
S      1130  6448962  1664792347   488896729  1664792347   488896729 "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validationsdperror/RTL_testcases/mem_instantiation/sdp_nsplit_ram_1024x36_R4W4/rtl/sdp_nsplit_ram_1024x36_R4W4.v"
S      1811  6448965  1664798884   872708306  1664798884   872708306 "/nfs_scratch/scratch/CompilerValidation/abdul_hameed/Compiler_Validationsdperror/RTL_testcases/mem_instantiation/sdp_nsplit_ram_1024x36_R4W4/sim/co_sim_tb/co_sim_sdp_nsplit_ram_1024x36_R4W4.v"
T      6203  5095128  1664799414    41399360  1664799414    41399360 "obj_dir/Vco_sim_sdp_nsplit_ram_1024x36_R4W4.cpp"
T      2553  5095127  1664799414    38999056  1664799414    38999056 "obj_dir/Vco_sim_sdp_nsplit_ram_1024x36_R4W4.h"
T      2248  5095135  1664799414    98489563  1664799414    98489563 "obj_dir/Vco_sim_sdp_nsplit_ram_1024x36_R4W4.mk"
T     45474  5095126  1664799414    36269659  1664799414    36269659 "obj_dir/Vco_sim_sdp_nsplit_ram_1024x36_R4W4__ConstPool_0.cpp"
T      1678  5095124  1664799414    27979222  1664799414    27979222 "obj_dir/Vco_sim_sdp_nsplit_ram_1024x36_R4W4__Syms.cpp"
T      1722  5095125  1664799414    30662803  1664799414    30662803 "obj_dir/Vco_sim_sdp_nsplit_ram_1024x36_R4W4__Syms.h"
T    198142  5095214  1664799414    93855176  1664799414    93855176 "obj_dir/Vco_sim_sdp_nsplit_ram_1024x36_R4W4__Trace__0.cpp"
T    286470  5095133  1664799414    86383837  1664799414    86383837 "obj_dir/Vco_sim_sdp_nsplit_ram_1024x36_R4W4__Trace__0__Slow.cpp"
T     45840  5095129  1664799414    44520147  1664799414    44520147 "obj_dir/Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root.h"
T    424607  5095213  1664799414    75564029  1664799414    75564029 "obj_dir/Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root__DepSet_h621c27f2__0.cpp"
T    292191  5095132  1664799414    59951434  1664799414    59951434 "obj_dir/Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root__DepSet_h621c27f2__0__Slow.cpp"
T     14069  5095212  1664799414    64965199  1664799414    64965199 "obj_dir/Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root__DepSet_h6f5b6168__0.cpp"
T     24844  5095131  1664799414    51144172  1664799414    51144172 "obj_dir/Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root__DepSet_h6f5b6168__0__Slow.cpp"
T      1026  5095130  1664799414    47056782  1664799414    47056782 "obj_dir/Vco_sim_sdp_nsplit_ram_1024x36_R4W4___024root__Slow.cpp"
T      2216  5095136  1664799414   100569436  1664799414   100569436 "obj_dir/Vco_sim_sdp_nsplit_ram_1024x36_R4W4__ver.d"
T         0        0  1664799414   109042577  1664799414   109042577 "obj_dir/Vco_sim_sdp_nsplit_ram_1024x36_R4W4__verFiles.dat"
T      2134  5095134  1664799414    96534007  1664799414    96534007 "obj_dir/Vco_sim_sdp_nsplit_ram_1024x36_R4W4_classes.mk"
