{"titles": ["A performance analysis framework for optimizing OpenCL applications on FPGAs", "Mamba: closing the performance gap in productive hardware development frameworks", "Using intra-core loop-task accelerators to improve the productivity and performance of task-based parallel programs", "Bank stealing for conflict mitigation in GPGPU register file", "A study of sorting algorithms on approximate memory", "Bank stealing for a compact and efficient register file architecture in GPGPU", "PyOCN: A Unified Framework for Modeling, Testing, and Evaluating On-Chip Networks", "A New Era of Silicon Prototyping in Computer Architecture Research", "PyMTL3: A Python Framework for Open-Source Hardware Modeling, Generation, Simulation, and Verification", "An Open-Source Python-Based Hardware Generation, Simulation, and Verification Framework"], "ids": ["38477e52-6cdf-4cad-9557-18a56e34d003", "f63ff846-d32d-4927-94ca-91dea3b827b9", "903651b3-b25a-423e-a9f8-d2f8e0d316ca", "f6d1b251-65c1-4fe6-a943-e348655d6c14"]}