{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1686207129161 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1686207129161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 15:52:08 2023 " "Processing started: Thu Jun 08 15:52:08 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1686207129161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1686207129161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top -c top " "Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1686207129161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1686207129756 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/project/src/uart/uart_str.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/project/src/uart/uart_str.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_str " "Found entity 1: uart_str" {  } { { "../src/uart/uart_str.v" "" { Text "C:/altera/13.1/project/src/uart/uart_str.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686207129876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686207129876 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/project/src/light_sencor/spi_master.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/project/src/light_sencor/spi_master.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_master " "Found entity 1: spi_master" {  } { { "../src/light_sencor/spi_master.v" "" { Text "C:/altera/13.1/project/src/light_sencor/spi_master.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686207129885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686207129885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/project/src/uart/uart.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/project/src/uart/uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "../src/uart/uart.v" "" { Text "C:/altera/13.1/project/src/uart/uart.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686207129885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686207129885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/project/src/uart/tx.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/project/src/uart/tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx " "Found entity 1: tx" {  } { { "../src/uart/tx.v" "" { Text "C:/altera/13.1/project/src/uart/tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686207129885 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686207129885 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/project/src/uart/rx.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/project/src/uart/rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx " "Found entity 1: rx" {  } { { "../src/uart/rx.v" "" { Text "C:/altera/13.1/project/src/uart/rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686207129899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686207129899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/project/src/uart/gen_en.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/project/src/uart/gen_en.v" { { "Info" "ISGN_ENTITY_NAME" "1 gen_en " "Found entity 1: gen_en" {  } { { "../src/uart/gen_en.v" "" { Text "C:/altera/13.1/project/src/uart/gen_en.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686207129899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686207129899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/project/src/fnd_out.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/project/src/fnd_out.v" { { "Info" "ISGN_ENTITY_NAME" "1 fnd_out " "Found entity 1: fnd_out" {  } { { "../src/fnd_out.v" "" { Text "C:/altera/13.1/project/src/fnd_out.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686207129899 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686207129899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/project/src/edge_detection.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/project/src/edge_detection.v" { { "Info" "ISGN_ENTITY_NAME" "1 edge_detection " "Found entity 1: edge_detection" {  } { { "../src/edge_detection.v" "" { Text "C:/altera/13.1/project/src/edge_detection.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686207129914 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686207129914 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/project/src/debounce.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/project/src/debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "../src/debounce.v" "" { Text "C:/altera/13.1/project/src/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686207129915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686207129915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/altera/13.1/project/src/ascii.v 1 1 " "Found 1 design units, including 1 entities, in source file /altera/13.1/project/src/ascii.v" { { "Info" "ISGN_ENTITY_NAME" "1 ascii " "Found entity 1: ascii" {  } { { "../src/ascii.v" "" { Text "C:/altera/13.1/project/src/ascii.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686207129915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686207129915 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.v" "" { Text "C:/altera/13.1/project/quartus/top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1686207129915 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1686207129915 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top " "Elaborating entity \"top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1686207129962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debounce debounce:u_debounce " "Elaborating entity \"debounce\" for hierarchy \"debounce:u_debounce\"" {  } { { "top.v" "u_debounce" { Text "C:/altera/13.1/project/quartus/top.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686207130015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "edge_detection edge_detection:u_edge_detection1 " "Elaborating entity \"edge_detection\" for hierarchy \"edge_detection:u_edge_detection1\"" {  } { { "top.v" "u_edge_detection1" { Text "C:/altera/13.1/project/quartus/top.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686207130026 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_master spi_master:u_spi_master " "Elaborating entity \"spi_master\" for hierarchy \"spi_master:u_spi_master\"" {  } { { "top.v" "u_spi_master" { Text "C:/altera/13.1/project/quartus/top.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686207130041 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_str uart_str:u_uart_str " "Elaborating entity \"uart_str\" for hierarchy \"uart_str:u_uart_str\"" {  } { { "top.v" "u_uart_str" { Text "C:/altera/13.1/project/quartus/top.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686207130056 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[0\] uart_str.v(57) " "Inferred latch for \"data\[0\]\" at uart_str.v(57)" {  } { { "../src/uart/uart_str.v" "" { Text "C:/altera/13.1/project/src/uart/uart_str.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686207130056 "|top|uart_str:u_uart_str"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[1\] uart_str.v(57) " "Inferred latch for \"data\[1\]\" at uart_str.v(57)" {  } { { "../src/uart/uart_str.v" "" { Text "C:/altera/13.1/project/src/uart/uart_str.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686207130056 "|top|uart_str:u_uart_str"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[2\] uart_str.v(57) " "Inferred latch for \"data\[2\]\" at uart_str.v(57)" {  } { { "../src/uart/uart_str.v" "" { Text "C:/altera/13.1/project/src/uart/uart_str.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686207130056 "|top|uart_str:u_uart_str"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[3\] uart_str.v(57) " "Inferred latch for \"data\[3\]\" at uart_str.v(57)" {  } { { "../src/uart/uart_str.v" "" { Text "C:/altera/13.1/project/src/uart/uart_str.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686207130056 "|top|uart_str:u_uart_str"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data\[4\] uart_str.v(57) " "Inferred latch for \"data\[4\]\" at uart_str.v(57)" {  } { { "../src/uart/uart_str.v" "" { Text "C:/altera/13.1/project/src/uart/uart_str.v" 57 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1686207130056 "|top|uart_str:u_uart_str"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ascii ascii:u_ascii1 " "Elaborating entity \"ascii\" for hierarchy \"ascii:u_ascii1\"" {  } { { "top.v" "u_ascii1" { Text "C:/altera/13.1/project/quartus/top.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686207130072 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 ascii.v(10) " "Verilog HDL assignment warning at ascii.v(10): truncated value with size 9 to match size of target (8)" {  } { { "../src/ascii.v" "" { Text "C:/altera/13.1/project/src/ascii.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1686207130074 "|top|ascii:u_ascii1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart uart:u_uart1 " "Elaborating entity \"uart\" for hierarchy \"uart:u_uart1\"" {  } { { "top.v" "u_uart1" { Text "C:/altera/13.1/project/quartus/top.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686207130074 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen_en uart:u_uart1\|gen_en:u_gen_en " "Elaborating entity \"gen_en\" for hierarchy \"uart:u_uart1\|gen_en:u_gen_en\"" {  } { { "../src/uart/uart.v" "u_gen_en" { Text "C:/altera/13.1/project/src/uart/uart.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686207130089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx uart:u_uart1\|tx:u_tx " "Elaborating entity \"tx\" for hierarchy \"uart:u_uart1\|tx:u_tx\"" {  } { { "../src/uart/uart.v" "u_tx" { Text "C:/altera/13.1/project/src/uart/uart.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686207130105 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "tx.v(55) " "Verilog HDL Case Statement information at tx.v(55): all case item expressions in this case statement are onehot" {  } { { "../src/uart/tx.v" "" { Text "C:/altera/13.1/project/src/uart/tx.v" 55 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1686207130121 "|top|uart:u_uart1|tx:u_tx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx uart:u_uart1\|rx:u_rx " "Elaborating entity \"rx\" for hierarchy \"uart:u_uart1\|rx:u_rx\"" {  } { { "../src/uart/uart.v" "u_rx" { Text "C:/altera/13.1/project/src/uart/uart.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686207130121 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fnd_out fnd_out:fnd_out_1 " "Elaborating entity \"fnd_out\" for hierarchy \"fnd_out:fnd_out_1\"" {  } { { "top.v" "fnd_out_1" { Text "C:/altera/13.1/project/quartus/top.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1686207130157 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_str:u_uart_str\|data\[0\] " "Latch uart_str:u_uart_str\|data\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_str:u_uart_str\|c_state.S1 " "Ports D and ENA on the latch are fed by the same signal uart_str:u_uart_str\|c_state.S1" {  } { { "../src/uart/uart_str.v" "" { Text "C:/altera/13.1/project/src/uart/uart_str.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686207130977 ""}  } { { "../src/uart/uart_str.v" "" { Text "C:/altera/13.1/project/src/uart/uart_str.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686207130977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_str:u_uart_str\|data\[3\] " "Latch uart_str:u_uart_str\|data\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_str:u_uart_str\|c_state.S1 " "Ports D and ENA on the latch are fed by the same signal uart_str:u_uart_str\|c_state.S1" {  } { { "../src/uart/uart_str.v" "" { Text "C:/altera/13.1/project/src/uart/uart_str.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686207130977 ""}  } { { "../src/uart/uart_str.v" "" { Text "C:/altera/13.1/project/src/uart/uart_str.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686207130977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_str:u_uart_str\|data\[2\] " "Latch uart_str:u_uart_str\|data\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_str:u_uart_str\|c_state.S1 " "Ports D and ENA on the latch are fed by the same signal uart_str:u_uart_str\|c_state.S1" {  } { { "../src/uart/uart_str.v" "" { Text "C:/altera/13.1/project/src/uart/uart_str.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686207130977 ""}  } { { "../src/uart/uart_str.v" "" { Text "C:/altera/13.1/project/src/uart/uart_str.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686207130977 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "uart_str:u_uart_str\|data\[1\] " "Latch uart_str:u_uart_str\|data\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA uart_str:u_uart_str\|c_state.S1 " "Ports D and ENA on the latch are fed by the same signal uart_str:u_uart_str\|c_state.S1" {  } { { "../src/uart/uart_str.v" "" { Text "C:/altera/13.1/project/src/uart/uart_str.v" 25 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1686207130977 ""}  } { { "../src/uart/uart_str.v" "" { Text "C:/altera/13.1/project/src/uart/uart_str.v" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1686207130977 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/light_sencor/spi_master.v" "" { Text "C:/altera/13.1/project/src/light_sencor/spi_master.v" 17 -1 0 } } { "../src/uart/tx.v" "" { Text "C:/altera/13.1/project/src/uart/tx.v" 17 -1 0 } } { "../src/light_sencor/spi_master.v" "" { Text "C:/altera/13.1/project/src/light_sencor/spi_master.v" 44 -1 0 } } { "../src/light_sencor/spi_master.v" "" { Text "C:/altera/13.1/project/src/light_sencor/spi_master.v" 78 -1 0 } } { "../src/debounce.v" "" { Text "C:/altera/13.1/project/src/debounce.v" 33 -1 0 } } { "../src/uart/tx.v" "" { Text "C:/altera/13.1/project/src/uart/tx.v" 38 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1686207130977 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1686207130977 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1686207131215 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "35 " "35 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1686207131458 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1686207131898 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1686207131898 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "222 " "Implemented 222 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1686207132008 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1686207132008 ""} { "Info" "ICUT_CUT_TM_LCELLS" "200 " "Implemented 200 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1686207132008 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1686207132008 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4642 " "Peak virtual memory: 4642 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1686207132122 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 08 15:52:12 2023 " "Processing ended: Thu Jun 08 15:52:12 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1686207132122 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1686207132122 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1686207132122 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1686207132122 ""}
