Cache controller based on AXI Interface Protocol.

The simulation results are detailed in the 'memory_cntl.pptx' file.

It aimed to hierarchical structure of SRAM and DRAM, including burst read operations.

- READ (burst mode)

![image](https://github.com/seo459/AXI_cache_controller/assets/72679290/d9345bbe-fa0b-4e5c-bdf8-71aaab63c504)

- WRITE

![image](https://github.com/seo459/AXI_cache_controller/assets/72679290/61ea7349-f266-46b0-b12f-98194e92dfec)

