{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1392240596052 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1392240596054 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 12 14:29:55 2014 " "Processing started: Wed Feb 12 14:29:55 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1392240596054 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1392240596054 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1392240596054 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1392240596522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab4-Lab4arch " "Found design unit 1: Lab4-Lab4arch" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392240596948 ""} { "Info" "ISGN_ENTITY_NAME" "1 lab4 " "Found entity 1: lab4" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392240596948 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392240596948 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dflipflop.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dflipflop-dflipflop_arch " "Found design unit 1: dflipflop-dflipflop_arch" {  } { { "dflipflop.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/dflipflop.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392240596951 ""} { "Info" "ISGN_ENTITY_NAME" "1 dflipflop " "Found entity 1: dflipflop" {  } { { "dflipflop.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/dflipflop.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392240596951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1392240596951 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab4 " "Elaborating entity \"Lab4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1392240596995 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED_Red Lab4.vhd(5) " "VHDL Signal Declaration warning at Lab4.vhd(5): used implicit default value for signal \"LED_Red\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 5 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1392240596998 "|Lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED_Blue Lab4.vhd(6) " "VHDL Signal Declaration warning at Lab4.vhd(6): used implicit default value for signal \"LED_Blue\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 6 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1392240596999 "|Lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED17 Lab4.vhd(7) " "VHDL Signal Declaration warning at Lab4.vhd(7): used implicit default value for signal \"LED17\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 7 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1392240596999 "|Lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED18 Lab4.vhd(8) " "VHDL Signal Declaration warning at Lab4.vhd(8): used implicit default value for signal \"LED18\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1392240596999 "|Lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED19 Lab4.vhd(9) " "VHDL Signal Declaration warning at Lab4.vhd(9): used implicit default value for signal \"LED19\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 9 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1392240597000 "|Lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LED20 Lab4.vhd(10) " "VHDL Signal Declaration warning at Lab4.vhd(10): used implicit default value for signal \"LED20\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 10 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1392240597000 "|Lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "bit5 Lab4.vhd(29) " "VHDL Signal Declaration warning at Lab4.vhd(29): used implicit default value for signal \"bit5\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1392240597000 "|Lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "qn9 Lab4.vhd(30) " "VHDL Signal Declaration warning at Lab4.vhd(30): used implicit default value for signal \"qn9\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1392240597001 "|Lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "qn25 Lab4.vhd(30) " "VHDL Signal Declaration warning at Lab4.vhd(30): used implicit default value for signal \"qn25\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1392240597001 "|Lab4"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "qn27 Lab4.vhd(30) " "VHDL Signal Declaration warning at Lab4.vhd(30): used implicit default value for signal \"qn27\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1392240597001 "|Lab4"}
{ "Warning" "WSGN_SEARCH_FILE" "sevensegmentdecoder.vhd 2 1 " "Using design file sevensegmentdecoder.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SevenSegmentDecoder-SevenSegmentDecoder_arch " "Found design unit 1: SevenSegmentDecoder-SevenSegmentDecoder_arch" {  } { { "sevensegmentdecoder.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/sevensegmentdecoder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392240597036 ""} { "Info" "ISGN_ENTITY_NAME" "1 SevenSegmentDecoder " "Found entity 1: SevenSegmentDecoder" {  } { { "sevensegmentdecoder.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/sevensegmentdecoder.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392240597036 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1392240597036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sevenSegmentDecoder sevenSegmentDecoder:sevenSegmentDecoder0 " "Elaborating entity \"sevenSegmentDecoder\" for hierarchy \"sevenSegmentDecoder:sevenSegmentDecoder0\"" {  } { { "Lab4.vhd" "sevenSegmentDecoder0" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392240597037 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ifprocess.vhd 2 1 " "Using design file ifprocess.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ifProcess-ifProcess_arch " "Found design unit 1: ifProcess-ifProcess_arch" {  } { { "ifprocess.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/ifprocess.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392240597063 ""} { "Info" "ISGN_ENTITY_NAME" "1 ifProcess " "Found entity 1: ifProcess" {  } { { "ifprocess.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/ifprocess.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1392240597063 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1392240597063 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ifProcess sevenSegmentDecoder:sevenSegmentDecoder0\|ifProcess:LED17Driver " "Elaborating entity \"ifProcess\" for hierarchy \"sevenSegmentDecoder:sevenSegmentDecoder0\|ifProcess:LED17Driver\"" {  } { { "sevensegmentdecoder.vhd" "LED17Driver" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/sevensegmentdecoder.vhd" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392240597064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dflipflop dflipflop:dflipflop0 " "Elaborating entity \"dflipflop\" for hierarchy \"dflipflop:dflipflop0\"" {  } { { "Lab4.vhd" "dflipflop0" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1392240597080 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Red\[0\] GND " "Pin \"LED_Red\[0\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED_Red[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Red\[1\] GND " "Pin \"LED_Red\[1\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED_Red[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Red\[2\] GND " "Pin \"LED_Red\[2\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED_Red[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Red\[3\] GND " "Pin \"LED_Red\[3\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED_Red[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Red\[4\] GND " "Pin \"LED_Red\[4\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED_Red[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Red\[5\] GND " "Pin \"LED_Red\[5\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED_Red[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Red\[6\] GND " "Pin \"LED_Red\[6\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED_Red[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Red\[7\] GND " "Pin \"LED_Red\[7\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED_Red[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Blue\[0\] GND " "Pin \"LED_Blue\[0\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED_Blue[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Blue\[1\] GND " "Pin \"LED_Blue\[1\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED_Blue[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Blue\[2\] GND " "Pin \"LED_Blue\[2\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED_Blue[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Blue\[3\] GND " "Pin \"LED_Blue\[3\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED_Blue[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Blue\[4\] GND " "Pin \"LED_Blue\[4\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED_Blue[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Blue\[5\] GND " "Pin \"LED_Blue\[5\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED_Blue[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Blue\[6\] GND " "Pin \"LED_Blue\[6\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED_Blue[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED_Blue\[7\] GND " "Pin \"LED_Blue\[7\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED_Blue[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED17\[0\] GND " "Pin \"LED17\[0\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED17[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED17\[1\] GND " "Pin \"LED17\[1\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED17[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED17\[2\] GND " "Pin \"LED17\[2\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED17[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED17\[3\] GND " "Pin \"LED17\[3\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED17[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED17\[4\] GND " "Pin \"LED17\[4\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED17[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED17\[5\] GND " "Pin \"LED17\[5\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED17[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED17\[6\] GND " "Pin \"LED17\[6\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED17[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED17\[7\] GND " "Pin \"LED17\[7\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED17[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED18\[0\] GND " "Pin \"LED18\[0\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED18[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED18\[1\] GND " "Pin \"LED18\[1\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED18[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED18\[2\] GND " "Pin \"LED18\[2\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED18[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED18\[3\] GND " "Pin \"LED18\[3\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED18[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED18\[4\] GND " "Pin \"LED18\[4\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED18[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED18\[5\] GND " "Pin \"LED18\[5\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED18[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED18\[6\] GND " "Pin \"LED18\[6\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED18[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED18\[7\] GND " "Pin \"LED18\[7\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED18[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED19\[0\] GND " "Pin \"LED19\[0\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED19[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED19\[1\] GND " "Pin \"LED19\[1\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED19[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED19\[2\] GND " "Pin \"LED19\[2\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED19[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED19\[3\] GND " "Pin \"LED19\[3\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED19[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED19\[4\] GND " "Pin \"LED19\[4\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED19[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED19\[5\] GND " "Pin \"LED19\[5\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED19[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED19\[6\] GND " "Pin \"LED19\[6\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED19[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED19\[7\] GND " "Pin \"LED19\[7\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED19[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED20\[0\] GND " "Pin \"LED20\[0\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED20[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED20\[1\] GND " "Pin \"LED20\[1\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED20[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED20\[2\] GND " "Pin \"LED20\[2\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED20[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED20\[3\] GND " "Pin \"LED20\[3\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED20[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED20\[4\] GND " "Pin \"LED20\[4\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED20[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED20\[5\] GND " "Pin \"LED20\[5\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED20[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED20\[6\] GND " "Pin \"LED20\[6\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED20[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LED20\[7\] GND " "Pin \"LED20\[7\]\" is stuck at GND" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1392240597459 "|lab4|LED20[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1392240597459 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1392240597617 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392240597617 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "17 " "Design contains 17 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "mClock " "No output dependent on input pin \"mClock\"" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392240597687 "|lab4|mClock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW1\[0\] " "No output dependent on input pin \"SW1\[0\]\"" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392240597687 "|lab4|SW1[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW1\[1\] " "No output dependent on input pin \"SW1\[1\]\"" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392240597687 "|lab4|SW1[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW1\[2\] " "No output dependent on input pin \"SW1\[2\]\"" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392240597687 "|lab4|SW1[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW1\[3\] " "No output dependent on input pin \"SW1\[3\]\"" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392240597687 "|lab4|SW1[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW1\[4\] " "No output dependent on input pin \"SW1\[4\]\"" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392240597687 "|lab4|SW1[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW1\[5\] " "No output dependent on input pin \"SW1\[5\]\"" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392240597687 "|lab4|SW1[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW1\[6\] " "No output dependent on input pin \"SW1\[6\]\"" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392240597687 "|lab4|SW1[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW1\[7\] " "No output dependent on input pin \"SW1\[7\]\"" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392240597687 "|lab4|SW1[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW2\[0\] " "No output dependent on input pin \"SW2\[0\]\"" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392240597687 "|lab4|SW2[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW2\[1\] " "No output dependent on input pin \"SW2\[1\]\"" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392240597687 "|lab4|SW2[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW2\[2\] " "No output dependent on input pin \"SW2\[2\]\"" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392240597687 "|lab4|SW2[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW2\[3\] " "No output dependent on input pin \"SW2\[3\]\"" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392240597687 "|lab4|SW2[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW2\[4\] " "No output dependent on input pin \"SW2\[4\]\"" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392240597687 "|lab4|SW2[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW2\[5\] " "No output dependent on input pin \"SW2\[5\]\"" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392240597687 "|lab4|SW2[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW2\[6\] " "No output dependent on input pin \"SW2\[6\]\"" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392240597687 "|lab4|SW2[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW2\[7\] " "No output dependent on input pin \"SW2\[7\]\"" {  } { { "Lab4.vhd" "" { Text "C:/Users/Administrator/Documents/School/Logic Design/Lab 4/Lab4.vhd" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1392240597687 "|lab4|SW2[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1392240597687 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "65 " "Implemented 65 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1392240597688 ""} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Implemented 48 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1392240597688 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1392240597688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "571 " "Peak virtual memory: 571 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1392240597731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 12 14:29:57 2014 " "Processing ended: Wed Feb 12 14:29:57 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1392240597731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1392240597731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1392240597731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1392240597731 ""}
