

================================================================
== Vivado HLS Report for 'add'
================================================================
* Date:           Sun Mar 10 22:16:18 2024

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        4_bit_adder
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 1.362 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.36>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %A_V), !map !39"   --->   Operation 2 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i4 %B_V), !map !45"   --->   Operation 3 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i5* %out_V), !map !49"   --->   Operation 4 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @add_str) nounwind"   --->   Operation 5 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%B_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %B_V)" [4_bit_adder/adder.cpp:2]   --->   Operation 6 'read' 'B_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%A_V_read = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %A_V)" [4_bit_adder/adder.cpp:2]   --->   Operation 7 'read' 'A_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%lhs_V = zext i4 %A_V_read to i5" [4_bit_adder/adder.cpp:3]   --->   Operation 8 'zext' 'lhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%rhs_V = zext i4 %B_V_read to i5" [4_bit_adder/adder.cpp:3]   --->   Operation 9 'zext' 'rhs_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.36ns)   --->   "%ret_V = add i5 %rhs_V, %lhs_V" [4_bit_adder/adder.cpp:3]   --->   Operation 10 'add' 'ret_V' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i5P(i5* %out_V, i5 %ret_V)" [4_bit_adder/adder.cpp:3]   --->   Operation 11 'write' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "ret void" [4_bit_adder/adder.cpp:4]   --->   Operation 12 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap  ) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
specbitsmap_ln0   (specbitsmap  ) [ 00]
spectopmodule_ln0 (spectopmodule) [ 00]
B_V_read          (read         ) [ 00]
A_V_read          (read         ) [ 00]
lhs_V             (zext         ) [ 00]
rhs_V             (zext         ) [ 00]
ret_V             (add          ) [ 00]
write_ln3         (write        ) [ 00]
ret_ln4           (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i5P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1004" name="B_V_read_read_fu_16">
<pin_list>
<pin id="17" dir="0" index="0" bw="4" slack="0"/>
<pin id="18" dir="0" index="1" bw="4" slack="0"/>
<pin id="19" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="B_V_read/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="A_V_read_read_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="4" slack="0"/>
<pin id="24" dir="0" index="1" bw="4" slack="0"/>
<pin id="25" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="A_V_read/1 "/>
</bind>
</comp>

<comp id="28" class="1004" name="write_ln3_write_fu_28">
<pin_list>
<pin id="29" dir="0" index="0" bw="0" slack="0"/>
<pin id="30" dir="0" index="1" bw="5" slack="0"/>
<pin id="31" dir="0" index="2" bw="5" slack="0"/>
<pin id="32" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln3/1 "/>
</bind>
</comp>

<comp id="35" class="1004" name="lhs_V_fu_35">
<pin_list>
<pin id="36" dir="0" index="0" bw="4" slack="0"/>
<pin id="37" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="lhs_V/1 "/>
</bind>
</comp>

<comp id="39" class="1004" name="rhs_V_fu_39">
<pin_list>
<pin id="40" dir="0" index="0" bw="4" slack="0"/>
<pin id="41" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="rhs_V/1 "/>
</bind>
</comp>

<comp id="43" class="1004" name="ret_V_fu_43">
<pin_list>
<pin id="44" dir="0" index="0" bw="4" slack="0"/>
<pin id="45" dir="0" index="1" bw="4" slack="0"/>
<pin id="46" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ret_V/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="20"><net_src comp="12" pin="0"/><net_sink comp="16" pin=0"/></net>

<net id="21"><net_src comp="2" pin="0"/><net_sink comp="16" pin=1"/></net>

<net id="26"><net_src comp="12" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="27"><net_src comp="0" pin="0"/><net_sink comp="22" pin=1"/></net>

<net id="33"><net_src comp="14" pin="0"/><net_sink comp="28" pin=0"/></net>

<net id="34"><net_src comp="4" pin="0"/><net_sink comp="28" pin=1"/></net>

<net id="38"><net_src comp="22" pin="2"/><net_sink comp="35" pin=0"/></net>

<net id="42"><net_src comp="16" pin="2"/><net_sink comp="39" pin=0"/></net>

<net id="47"><net_src comp="39" pin="1"/><net_sink comp="43" pin=0"/></net>

<net id="48"><net_src comp="35" pin="1"/><net_sink comp="43" pin=1"/></net>

<net id="49"><net_src comp="43" pin="2"/><net_sink comp="28" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_V | {1 }
 - Input state : 
	Port: add : A_V | {1 }
	Port: add : B_V | {1 }
  - Chain level:
	State 1
		ret_V : 1
		write_ln3 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|
| Operation|    Functional Unit    |    FF   |   LUT   |
|----------|-----------------------|---------|---------|
|    add   |      ret_V_fu_43      |    0    |    13   |
|----------|-----------------------|---------|---------|
|   read   |  B_V_read_read_fu_16  |    0    |    0    |
|          |  A_V_read_read_fu_22  |    0    |    0    |
|----------|-----------------------|---------|---------|
|   write  | write_ln3_write_fu_28 |    0    |    0    |
|----------|-----------------------|---------|---------|
|   zext   |      lhs_V_fu_35      |    0    |    0    |
|          |      rhs_V_fu_39      |    0    |    0    |
|----------|-----------------------|---------|---------|
|   Total  |                       |    0    |    13   |
|----------|-----------------------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   13   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |    -   |    -   |
+-----------+--------+--------+
|   Total   |    0   |   13   |
+-----------+--------+--------+
