Info: Generated by version: 18.1 build 222
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/sai-ganesh/projects/posit-fpga/fpga/soc/arria10/qsys_top.qsys --block-symbol-file --output-directory=/home/sai-ganesh/projects/posit-fpga/fpga/soc/arria10/qsys_top --family="Arria 10" --part=10AS066N3F40E2SG
Progress: Loading arria10/qsys_top.qsys
Progress: Reading input file
Progress: Adding a10_hps [altera_arria10_hps 18.1]
Progress: Parameterizing module a10_hps
Progress: Adding clock_bridge_0 [altera_generic_component 1.0]
Progress: Parameterizing module clock_bridge_0
Progress: Adding completed [altera_generic_component 1.0]
Progress: Parameterizing module completed
Progress: Adding emif_hps [altera_generic_component 1.0]
Progress: Parameterizing module emif_hps
Progress: Adding iopll_0 [altera_generic_component 1.0]
Progress: Parameterizing module iopll_0
Progress: Adding num1 [altera_generic_component 1.0]
Progress: Parameterizing module num1
Progress: Adding num2 [altera_generic_component 1.0]
Progress: Parameterizing module num2
Progress: Adding onchip_memory2_0 [altera_generic_component 1.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding onchip_memory2_1 [altera_generic_component 1.0]
Progress: Parameterizing module onchip_memory2_1
Progress: Adding reset_pio [altera_generic_component 1.0]
Progress: Parameterizing module reset_pio
Progress: Adding result [altera_generic_component 1.0]
Progress: Parameterizing module result
Progress: Adding rst_bdg [altera_generic_component 1.0]
Progress: Parameterizing module rst_bdg
Progress: Adding rst_in [altera_generic_component 1.0]
Progress: Parameterizing module rst_in
Progress: Adding start [altera_generic_component 1.0]
Progress: Parameterizing module start
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys_top.a10_hps: HPS NOC (L3 clock) is set to 200 MHz When the Max Speed for this part is 400 MHz.
Component Instantiation Warning: qsys_top.clock_bridge_0: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Warning: qsys_top: You have exported the interface onchip_memory2_0.s2 but not its associated clock interface.  Export the driver of onchip_memory2_0.clk2
Warning: qsys_top: You have exported the interface onchip_memory2_1.s2 but not its associated clock interface.  Export the driver of onchip_memory2_1.clk2
Warning: qsys_top: You have exported the interface rst_bdg.out_reset but not its associated clock interface.  Export rst_bdg.clk
Warning: qsys_top: You have exported the interface rst_in.in_reset but not its associated clock interface.  Export the driver of rst_in.clk
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/sai-ganesh/projects/posit-fpga/fpga/soc/arria10/qsys_top.qsys --synthesis=VERILOG --output-directory=/home/sai-ganesh/projects/posit-fpga/fpga/soc/arria10/qsys_top --family="Arria 10" --part=10AS066N3F40E2SG
Progress: Loading arria10/qsys_top.qsys
Progress: Reading input file
Progress: Adding a10_hps [altera_arria10_hps 18.1]
Progress: Parameterizing module a10_hps
Progress: Adding clock_bridge_0 [altera_generic_component 1.0]
Progress: Parameterizing module clock_bridge_0
Progress: Adding completed [altera_generic_component 1.0]
Progress: Parameterizing module completed
Progress: Adding emif_hps [altera_generic_component 1.0]
Progress: Parameterizing module emif_hps
Progress: Adding iopll_0 [altera_generic_component 1.0]
Progress: Parameterizing module iopll_0
Progress: Adding num1 [altera_generic_component 1.0]
Progress: Parameterizing module num1
Progress: Adding num2 [altera_generic_component 1.0]
Progress: Parameterizing module num2
Progress: Adding onchip_memory2_0 [altera_generic_component 1.0]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding onchip_memory2_1 [altera_generic_component 1.0]
Progress: Parameterizing module onchip_memory2_1
Progress: Adding reset_pio [altera_generic_component 1.0]
Progress: Parameterizing module reset_pio
Progress: Adding result [altera_generic_component 1.0]
Progress: Parameterizing module result
Progress: Adding rst_bdg [altera_generic_component 1.0]
Progress: Parameterizing module rst_bdg
Progress: Adding rst_in [altera_generic_component 1.0]
Progress: Parameterizing module rst_in
Progress: Adding start [altera_generic_component 1.0]
Progress: Parameterizing module start
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys_top.a10_hps: HPS NOC (L3 clock) is set to 200 MHz When the Max Speed for this part is 400 MHz.
Component Instantiation Warning: qsys_top.clock_bridge_0: System Information doesn't match requirements of IP.  Double-click to open System Info tab.
Warning: qsys_top: You have exported the interface onchip_memory2_0.s2 but not its associated clock interface.  Export the driver of onchip_memory2_0.clk2
Warning: qsys_top: You have exported the interface onchip_memory2_1.s2 but not its associated clock interface.  Export the driver of onchip_memory2_1.clk2
Warning: qsys_top: You have exported the interface rst_bdg.out_reset but not its associated clock interface.  Export rst_bdg.clk
Warning: qsys_top: You have exported the interface rst_in.in_reset but not its associated clock interface.  Export the driver of rst_in.clk
Info: qsys_top: "Transforming system: qsys_top"
Info: a10_hps: HPS NOC (L3 clock) is set to 200 MHz When the Max Speed for this part is 400 MHz.
Info: qsys_top: "Naming system components in system: qsys_top"
Info: qsys_top: "Processing generation queue"
Info: qsys_top: "Generating: qsys_top"
Info: qsys_top: "Generating: qsys_top_altera_arria10_hps_181_oh55mga"
Info: qsys_top: "Generating: qsys_top_clock_bridge_0"
Info: qsys_top: "Generating: qsys_top_pio_1"
Info: qsys_top: "Generating: emif_hps"
Info: qsys_top: "Generating: qsys_top_iopll_0"
Info: qsys_top: "Generating: num1"
Info: qsys_top: "Generating: qsys_top_onchip_memory2_0"
Info: qsys_top: "Generating: qsys_top_onchip_memory2_1"
Info: qsys_top: "Generating: reset_pio"
Info: qsys_top: "Generating: result"
Info: qsys_top: "Generating: rst_bdg"
Info: qsys_top: "Generating: rst_in"
Info: qsys_top: "Generating: qsys_top_pio_0"
Info: qsys_top: "Generating: qsys_top_altera_mm_interconnect_181_qqkqnzi"
Info: qsys_top: "Generating: altera_reset_controller"
Info: qsys_top: "Generating: qsys_top_altera_arria10_interface_generator_140_q5fiwxi"
Info: qsys_top: "Generating: qsys_top_altera_arria10_hps_io_181_rqi574i"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_translator_181_5aswt6a"
Info: qsys_top: "Generating: qsys_top_altera_merlin_axi_master_ni_181_dp4ifgy"
Info: qsys_top: "Generating: qsys_top_altera_merlin_slave_agent_181_a7g37xa"
Info: qsys_top: "Generating: qsys_top_altera_avalon_sc_fifo_181_hseo73i"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_181_ueryrxi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_181_ozphwri"
Info: qsys_top: "Generating: qsys_top_altera_merlin_router_181_k5nnchi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_181_reppfiq"
Info: my_altera_avalon_sc_fifo_dest_id_fifo: "Generating: my_altera_avalon_sc_fifo_dest_id_fifo"
Info: my_alt_hiconnect_sc_fifo_dest_id_fifo: "Generating: my_alt_hiconnect_sc_fifo_dest_id_fifo"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_181_bbevf7i"
Info: qsys_top: "Generating: qsys_top_altera_merlin_burst_adapter_181_rbmuuyi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_181_5xsl6ei"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_181_eojnhwa"
Info: qsys_top: "Generating: qsys_top_altera_merlin_demultiplexer_181_ziay2ky"
Info: qsys_top: "Generating: qsys_top_altera_merlin_multiplexer_181_ecwpway"
Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_181_3hqflmi"
Info: qsys_top: "Generating: qsys_top_altera_merlin_width_adapter_181_s4cvxiq"
Info: qsys_top: "Generating: altera_avalon_st_pipeline_stage"
Info: qsys_top: "Generating: qsys_top_altera_arria10_interface_generator_140_2omeccq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_181_vzi2hjq"
Info: qsys_top: "Generating: qsys_top_altera_merlin_traffic_limiter_181_62jycta"
Info: qsys_top: "Generating: qsys_top_alt_hiconnect_sc_fifo_181_cjmuh4a"
Info: qsys_top: Done "qsys_top" with 39 modules, 67 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
Info: Starting: Generate IP Core Documentation
Info: No documentation filesets were found for components in qsys_top. No files generated.
Info: Finished: Generate IP Core Documentation
