/*******************************************************************************
Copyright (c) 2022-2024 Rapid Silicon
This source code contains proprietary information belonging to Rapid Silicon
(the "licensor") released under license and non-disclosure agreement to the
recipient (the "licensee").

The information shared and protected by the license and non-disclosure agreement
includes but is not limited to the following:
* operational algorithms of the product
* logos, graphics, source code, and visual presentation of the product
* confidential operational information of the licensor

The recipient of this source code is NOT permitted to publicly disclose,
re-use, archive beyond the period of the license agreement, transfer to a
sub-licensee, or re-implement any portion of the content covered by the license
and non-disclosure agreement without the prior written consent of the licensor.
*********************************************************************************/

Version  : 2024.01
Build    : 0.9.28
Hash     : 0207cc3
Date     : Jan 25 2024
Type     : Engineering
Log Time   : Wed Feb  7 11:12:02 2024 GMT
#Timing report of worst 100 path(s)
# Unit scale: 1e-09 seconds
# Output precision: 3

# Logical Levels: 0
# Timing Graph Levels: 6

#Path 1
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[13] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[14].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[13] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (inter-block routing)                                                                                        0.342     1.581
| (intra 'clb' routing)                                                                                        0.085     1.666
rq_a[14].in[1] (.names at (6,7))                                                                               0.000     1.666
| (primitive '.names' combinational delay)                                                                     0.197     1.863
rq_a[14].out[0] (.names at (6,7))                                                                              0.000     1.863
| (intra 'clb' routing)                                                                                        0.000     1.863
| (inter-block routing)                                                                                        0.338     2.202
| (intra 'io' routing)                                                                                         0.733     2.935
out:rq_a[14].outpad[0] (.output at (2,8))                                                                      0.000     2.935
data arrival time                                                                                                        2.935

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.935
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.435


#Path 2
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[7] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[7].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[7] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.399     1.639
| (intra 'clb' routing)                                                                                       0.085     1.724
rq_a[7].in[1] (.names at (3,7))                                                                               0.000     1.724
| (primitive '.names' combinational delay)                                                                    0.218     1.942
rq_a[7].out[0] (.names at (3,7))                                                                              0.000     1.942
| (intra 'clb' routing)                                                                                       0.000     1.942
| (inter-block routing)                                                                                       0.220     2.162
| (intra 'io' routing)                                                                                        0.733     2.895
out:rq_a[7].outpad[0] (.output at (2,8))                                                                     -0.000     2.895
data arrival time                                                                                                       2.895

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.895
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.395


#Path 3
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[11] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[12].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[11] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (inter-block routing)                                                                                        0.399     1.639
| (intra 'clb' routing)                                                                                        0.085     1.724
rq_a[12].in[1] (.names at (3,7))                                                                               0.000     1.724
| (primitive '.names' combinational delay)                                                                     0.197     1.921
rq_a[12].out[0] (.names at (3,7))                                                                              0.000     1.921
| (intra 'clb' routing)                                                                                        0.000     1.921
| (inter-block routing)                                                                                        0.220     2.141
| (intra 'io' routing)                                                                                         0.733     2.874
out:rq_a[12].outpad[0] (.output at (2,8))                                                                      0.000     2.874
data arrival time                                                                                                        2.874

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.874
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.374


#Path 4
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[2] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[2].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[2] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.399     1.639
| (intra 'clb' routing)                                                                                       0.085     1.724
rq_a[2].in[1] (.names at (3,7))                                                                               0.000     1.724
| (primitive '.names' combinational delay)                                                                    0.197     1.921
rq_a[2].out[0] (.names at (3,7))                                                                              0.000     1.921
| (intra 'clb' routing)                                                                                       0.000     1.921
| (inter-block routing)                                                                                       0.220     2.141
| (intra 'io' routing)                                                                                        0.733     2.874
out:rq_a[2].outpad[0] (.output at (2,8))                                                                      0.000     2.874
data arrival time                                                                                                       2.874

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.874
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.374


#Path 5
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[14] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[15].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[14] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (inter-block routing)                                                                                        0.220     1.459
| (intra 'clb' routing)                                                                                        0.085     1.545
rq_a[15].in[1] (.names at (5,6))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                     0.218     1.763
rq_a[15].out[0] (.names at (5,6))                                                                              0.000     1.763
| (intra 'clb' routing)                                                                                        0.000     1.763
| (inter-block routing)                                                                                        0.342     2.104
| (intra 'io' routing)                                                                                         0.733     2.837
out:rq_a[15].outpad[0] (.output at (2,8))                                                                      0.000     2.837
data arrival time                                                                                                        2.837

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.837
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.337


#Path 6
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[8] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[9].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[8] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.220     1.459
| (intra 'clb' routing)                                                                                       0.085     1.545
rq_a[9].in[1] (.names at (5,6))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                    0.218     1.763
rq_a[9].out[0] (.names at (5,6))                                                                              0.000     1.763
| (intra 'clb' routing)                                                                                       0.000     1.763
| (inter-block routing)                                                                                       0.342     2.104
| (intra 'io' routing)                                                                                        0.733     2.837
out:rq_a[9].outpad[0] (.output at (2,8))                                                                      0.000     2.837
data arrival time                                                                                                       2.837

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.837
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.337


#Path 7
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[4] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[4].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[4] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.342     1.581
| (intra 'clb' routing)                                                                                       0.085     1.666
rq_a[4].in[1] (.names at (5,7))                                                                               0.000     1.666
| (primitive '.names' combinational delay)                                                                    0.218     1.885
rq_a[4].out[0] (.names at (5,7))                                                                              0.000     1.885
| (intra 'clb' routing)                                                                                       0.000     1.885
| (inter-block routing)                                                                                       0.220     2.104
| (intra 'io' routing)                                                                                        0.733     2.837
out:rq_a[4].outpad[0] (.output at (2,8))                                                                      0.000     2.837
data arrival time                                                                                                       2.837

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.837
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.337


#Path 8
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[5] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[5].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[5] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.342     1.581
| (intra 'clb' routing)                                                                                       0.085     1.666
rq_a[5].in[1] (.names at (5,7))                                                                               0.000     1.666
| (primitive '.names' combinational delay)                                                                    0.197     1.863
rq_a[5].out[0] (.names at (5,7))                                                                              0.000     1.863
| (intra 'clb' routing)                                                                                       0.000     1.863
| (inter-block routing)                                                                                       0.220     2.083
| (intra 'io' routing)                                                                                        0.733     2.816
out:rq_a[5].outpad[0] (.output at (2,8))                                                                      0.000     2.816
data arrival time                                                                                                       2.816

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.816
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.316


#Path 9
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[0] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[0].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[0] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.220     1.459
| (intra 'clb' routing)                                                                                       0.085     1.545
rq_a[0].in[1] (.names at (6,6))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                    0.136     1.680
rq_a[0].out[0] (.names at (6,6))                                                                              0.000     1.680
| (intra 'clb' routing)                                                                                       0.000     1.680
| (inter-block routing)                                                                                       0.399     2.079
| (intra 'io' routing)                                                                                        0.733     2.812
out:rq_a[0].outpad[0] (.output at (2,8))                                                                      0.000     2.812
data arrival time                                                                                                       2.812

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.812
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.312


#Path 10
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[5] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[23].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[5] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (inter-block routing)                                                                                       0.342     1.530
| (intra 'clb' routing)                                                                                       0.085     1.615
rq_a[23].in[1] (.names at (6,7))                                                                              0.000     1.615
| (primitive '.names' combinational delay)                                                                    0.218     1.833
rq_a[23].out[0] (.names at (6,7))                                                                             0.000     1.833
| (intra 'clb' routing)                                                                                       0.000     1.833
| (inter-block routing)                                                                                       0.220     2.053
| (intra 'io' routing)                                                                                        0.733     2.785
out:rq_a[23].outpad[0] (.output at (3,8))                                                                     0.000     2.785
data arrival time                                                                                                       2.785

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.785
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.285


#Path 11
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[13] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[14].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[13] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (inter-block routing)                                                                                        0.220     1.407
| (intra 'clb' routing)                                                                                        0.085     1.492
rq_b[14].in[1] (.names at (6,6))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                     0.218     1.710
rq_b[14].out[0] (.names at (6,6))                                                                              0.000     1.710
| (intra 'clb' routing)                                                                                        0.000     1.710
| (inter-block routing)                                                                                        0.342     2.051
| (intra 'io' routing)                                                                                         0.733     2.784
out:rq_b[14].outpad[0] (.output at (9,8))                                                                      0.000     2.784
data arrival time                                                                                                        2.784

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.784
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.284


#Path 12
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[14] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[15].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[14] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (inter-block routing)                                                                                        0.220     1.407
| (intra 'clb' routing)                                                                                        0.085     1.492
rq_b[15].in[1] (.names at (6,6))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                     0.218     1.710
rq_b[15].out[0] (.names at (6,6))                                                                              0.000     1.710
| (intra 'clb' routing)                                                                                        0.000     1.710
| (inter-block routing)                                                                                        0.342     2.051
| (intra 'io' routing)                                                                                         0.733     2.784
out:rq_b[15].outpad[0] (.output at (9,8))                                                                      0.000     2.784
data arrival time                                                                                                        2.784

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.784
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.284


#Path 13
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[12] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[13].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[12] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (inter-block routing)                                                                                        0.220     1.407
| (intra 'clb' routing)                                                                                        0.085     1.492
rq_b[13].in[1] (.names at (8,6))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                     0.218     1.710
rq_b[13].out[0] (.names at (8,6))                                                                              0.000     1.710
| (intra 'clb' routing)                                                                                        0.000     1.710
| (inter-block routing)                                                                                        0.342     2.051
| (intra 'io' routing)                                                                                         0.733     2.784
out:rq_b[13].outpad[0] (.output at (9,8))                                                                      0.000     2.784
data arrival time                                                                                                        2.784

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.784
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.284


#Path 14
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[0] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[0].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[0] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.220     1.407
| (intra 'clb' routing)                                                                                       0.085     1.492
rq_b[0].in[1] (.names at (6,6))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                    0.218     1.710
rq_b[0].out[0] (.names at (6,6))                                                                              0.000     1.710
| (intra 'clb' routing)                                                                                       0.000     1.710
| (inter-block routing)                                                                                       0.342     2.051
| (intra 'io' routing)                                                                                        0.733     2.784
out:rq_b[0].outpad[0] (.output at (3,8))                                                                      0.000     2.784
data arrival time                                                                                                       2.784

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.784
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.284


#Path 15
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[1] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[1].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[1] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.399     1.639
| (intra 'clb' routing)                                                                                       0.085     1.724
rq_a[1].in[1] (.names at (3,7))                                                                               0.000     1.724
| (primitive '.names' combinational delay)                                                                    0.099     1.824
rq_a[1].out[0] (.names at (3,7))                                                                              0.000     1.824
| (intra 'clb' routing)                                                                                       0.000     1.824
| (inter-block routing)                                                                                       0.220     2.043
| (intra 'io' routing)                                                                                        0.733     2.776
out:rq_a[1].outpad[0] (.output at (2,8))                                                                      0.000     2.776
data arrival time                                                                                                       2.776

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.776
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.276


#Path 16
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[9] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[10].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[9] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.399     1.639
| (intra 'clb' routing)                                                                                       0.085     1.724
rq_a[10].in[1] (.names at (3,7))                                                                              0.000     1.724
| (primitive '.names' combinational delay)                                                                    0.099     1.824
rq_a[10].out[0] (.names at (3,7))                                                                             0.000     1.824
| (intra 'clb' routing)                                                                                       0.000     1.824
| (inter-block routing)                                                                                       0.220     2.043
| (intra 'io' routing)                                                                                        0.733     2.776
out:rq_a[10].outpad[0] (.output at (2,8))                                                                     0.000     2.776
data arrival time                                                                                                       2.776

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.776
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.276


#Path 17
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[7] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[7].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[7] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.281     1.468
| (intra 'clb' routing)                                                                                       0.085     1.553
rq_b[7].in[1] (.names at (6,5))                                                                              -0.000     1.553
| (primitive '.names' combinational delay)                                                                    0.148     1.701
rq_b[7].out[0] (.names at (6,5))                                                                              0.000     1.701
| (intra 'clb' routing)                                                                                       0.000     1.701
| (inter-block routing)                                                                                       0.342     2.042
| (intra 'io' routing)                                                                                        0.733     2.775
out:rq_b[7].outpad[0] (.output at (3,8))                                                                      0.000     2.775
data arrival time                                                                                                       2.775

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.775
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.275


#Path 18
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[5] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[5].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[5] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.281     1.468
| (intra 'clb' routing)                                                                                       0.085     1.553
rq_b[5].in[1] (.names at (6,5))                                                                              -0.000     1.553
| (primitive '.names' combinational delay)                                                                    0.148     1.701
rq_b[5].out[0] (.names at (6,5))                                                                              0.000     1.701
| (intra 'clb' routing)                                                                                       0.000     1.701
| (inter-block routing)                                                                                       0.342     2.042
| (intra 'io' routing)                                                                                        0.733     2.775
out:rq_b[5].outpad[0] (.output at (3,8))                                                                      0.000     2.775
data arrival time                                                                                                       2.775

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.775
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.275


#Path 19
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[6] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[6].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[6] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.220     1.407
| (intra 'clb' routing)                                                                                       0.085     1.492
rq_b[6].in[1] (.names at (8,6))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                    0.148     1.640
rq_b[6].out[0] (.names at (8,6))                                                                              0.000     1.640
| (intra 'clb' routing)                                                                                       0.000     1.640
| (inter-block routing)                                                                                       0.399     2.039
| (intra 'io' routing)                                                                                        0.733     2.772
out:rq_b[6].outpad[0] (.output at (3,8))                                                                      0.000     2.772
data arrival time                                                                                                       2.772

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.772
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.272


#Path 20
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[3] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[3].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[3] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.220     1.407
| (intra 'clb' routing)                                                                                       0.085     1.492
rq_b[3].in[1] (.names at (9,6))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                    0.148     1.640
rq_b[3].out[0] (.names at (9,6))                                                                              0.000     1.640
| (intra 'clb' routing)                                                                                       0.000     1.640
| (inter-block routing)                                                                                       0.399     2.039
| (intra 'io' routing)                                                                                        0.733     2.772
out:rq_b[3].outpad[0] (.output at (3,8))                                                                      0.000     2.772
data arrival time                                                                                                       2.772

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.772
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.272


#Path 21
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[6] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[6].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[6] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.342     1.581
| (intra 'clb' routing)                                                                                       0.085     1.666
rq_a[6].in[1] (.names at (5,7))                                                                               0.000     1.666
| (primitive '.names' combinational delay)                                                                    0.148     1.814
rq_a[6].out[0] (.names at (5,7))                                                                              0.000     1.814
| (intra 'clb' routing)                                                                                       0.000     1.814
| (inter-block routing)                                                                                       0.220     2.034
| (intra 'io' routing)                                                                                        0.733     2.767
out:rq_a[6].outpad[0] (.output at (2,8))                                                                     -0.000     2.767
data arrival time                                                                                                       2.767

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.767
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.267


#Path 22
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[12] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[13].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[12] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (inter-block routing)                                                                                        0.220     1.459
| (intra 'clb' routing)                                                                                        0.085     1.545
rq_a[13].in[1] (.names at (5,6))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                     0.148     1.692
rq_a[13].out[0] (.names at (5,6))                                                                              0.000     1.692
| (intra 'clb' routing)                                                                                        0.000     1.692
| (inter-block routing)                                                                                        0.342     2.034
| (intra 'io' routing)                                                                                         0.733     2.767
out:rq_a[13].outpad[0] (.output at (2,8))                                                                      0.000     2.767
data arrival time                                                                                                        2.767

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.767
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.267


#Path 23
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[16] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[26].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.294     1.188
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[16] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                       0.000     1.188
| (inter-block routing)                                                                                        0.342     1.530
| (intra 'clb' routing)                                                                                        0.085     1.615
rq_a[26].in[1] (.names at (6,7))                                                                               0.000     1.615
| (primitive '.names' combinational delay)                                                                     0.197     1.812
rq_a[26].out[0] (.names at (6,7))                                                                              0.000     1.812
| (intra 'clb' routing)                                                                                        0.000     1.812
| (inter-block routing)                                                                                        0.220     2.031
| (intra 'io' routing)                                                                                         0.733     2.764
out:rq_a[26].outpad[0] (.output at (3,8))                                                                      0.000     2.764
data arrival time                                                                                                        2.764

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.764
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.264


#Path 24
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[9] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[28].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[9] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (inter-block routing)                                                                                       0.342     1.530
| (intra 'clb' routing)                                                                                       0.085     1.615
rq_a[28].in[1] (.names at (6,7))                                                                              0.000     1.615
| (primitive '.names' combinational delay)                                                                    0.197     1.812
rq_a[28].out[0] (.names at (6,7))                                                                             0.000     1.812
| (intra 'clb' routing)                                                                                       0.000     1.812
| (inter-block routing)                                                                                       0.220     2.031
| (intra 'io' routing)                                                                                        0.733     2.764
out:rq_a[28].outpad[0] (.output at (3,8))                                                                     0.000     2.764
data arrival time                                                                                                       2.764

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.764
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.264


#Path 25
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[7] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[25].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[7] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (inter-block routing)                                                                                       0.342     1.530
| (intra 'clb' routing)                                                                                       0.085     1.615
rq_a[25].in[1] (.names at (6,7))                                                                              0.000     1.615
| (primitive '.names' combinational delay)                                                                    0.197     1.812
rq_a[25].out[0] (.names at (6,7))                                                                             0.000     1.812
| (intra 'clb' routing)                                                                                       0.000     1.812
| (inter-block routing)                                                                                       0.220     2.031
| (intra 'io' routing)                                                                                        0.733     2.764
out:rq_a[25].outpad[0] (.output at (3,8))                                                                     0.000     2.764
data arrival time                                                                                                       2.764

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.764
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.264


#Path 26
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[11] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[30].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.294     1.188
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[11] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                       0.000     1.188
| (inter-block routing)                                                                                        0.342     1.530
| (intra 'clb' routing)                                                                                        0.085     1.615
rq_a[30].in[1] (.names at (6,7))                                                                               0.000     1.615
| (primitive '.names' combinational delay)                                                                     0.197     1.812
rq_a[30].out[0] (.names at (6,7))                                                                              0.000     1.812
| (intra 'clb' routing)                                                                                        0.000     1.812
| (inter-block routing)                                                                                        0.220     2.031
| (intra 'io' routing)                                                                                         0.733     2.764
out:rq_a[30].outpad[0] (.output at (3,8))                                                                      0.000     2.764
data arrival time                                                                                                        2.764

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.764
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.264


#Path 27
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[4] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[22].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[4] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (inter-block routing)                                                                                       0.220     1.408
| (intra 'clb' routing)                                                                                       0.085     1.493
rq_a[22].in[1] (.names at (5,6))                                                                              0.000     1.493
| (primitive '.names' combinational delay)                                                                    0.197     1.690
rq_a[22].out[0] (.names at (5,6))                                                                             0.000     1.690
| (intra 'clb' routing)                                                                                       0.000     1.690
| (inter-block routing)                                                                                       0.342     2.031
| (intra 'io' routing)                                                                                        0.733     2.764
out:rq_a[22].outpad[0] (.output at (3,8))                                                                     0.000     2.764
data arrival time                                                                                                       2.764

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.764
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.264


#Path 28
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[2] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[20].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[2] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (inter-block routing)                                                                                       0.220     1.408
| (intra 'clb' routing)                                                                                       0.085     1.493
rq_a[20].in[1] (.names at (5,6))                                                                              0.000     1.493
| (primitive '.names' combinational delay)                                                                    0.197     1.690
rq_a[20].out[0] (.names at (5,6))                                                                             0.000     1.690
| (intra 'clb' routing)                                                                                       0.000     1.690
| (inter-block routing)                                                                                       0.342     2.031
| (intra 'io' routing)                                                                                        0.733     2.764
out:rq_a[20].outpad[0] (.output at (3,8))                                                                     0.000     2.764
data arrival time                                                                                                       2.764

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.764
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.264


#Path 29
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[4] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[4].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[4] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.220     1.407
| (intra 'clb' routing)                                                                                       0.085     1.492
rq_b[4].in[1] (.names at (8,6))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                    0.136     1.627
rq_b[4].out[0] (.names at (8,6))                                                                              0.000     1.627
| (intra 'clb' routing)                                                                                       0.000     1.627
| (inter-block routing)                                                                                       0.399     2.027
| (intra 'io' routing)                                                                                        0.733     2.759
out:rq_b[4].outpad[0] (.output at (3,8))                                                                      0.000     2.759
data arrival time                                                                                                       2.759

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.759
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.259


#Path 30
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[16] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[8].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[16] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (inter-block routing)                                                                                        0.342     1.581
| (intra 'clb' routing)                                                                                        0.085     1.666
rq_a[8].in[1] (.names at (5,7))                                                                                0.000     1.666
| (primitive '.names' combinational delay)                                                                     0.136     1.802
rq_a[8].out[0] (.names at (5,7))                                                                               0.000     1.802
| (intra 'clb' routing)                                                                                        0.000     1.802
| (inter-block routing)                                                                                        0.220     2.022
| (intra 'io' routing)                                                                                         0.733     2.754
out:rq_a[8].outpad[0] (.output at (2,8))                                                                      -0.000     2.754
data arrival time                                                                                                        2.754

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.754
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.254


#Path 31
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[3] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[3].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[3] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                      0.000     1.240
| (inter-block routing)                                                                                       0.342     1.581
| (intra 'clb' routing)                                                                                       0.085     1.666
rq_a[3].in[1] (.names at (5,7))                                                                               0.000     1.666
| (primitive '.names' combinational delay)                                                                    0.136     1.802
rq_a[3].out[0] (.names at (5,7))                                                                              0.000     1.802
| (intra 'clb' routing)                                                                                       0.000     1.802
| (inter-block routing)                                                                                       0.220     2.022
| (intra 'io' routing)                                                                                        0.733     2.754
out:rq_a[3].outpad[0] (.output at (2,8))                                                                     -0.000     2.754
data arrival time                                                                                                       2.754

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.754
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.254


#Path 32
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[10] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[11].outpad[0] (.output at (2,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[10] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (inter-block routing)                                                                                        0.220     1.459
| (intra 'clb' routing)                                                                                        0.085     1.545
rq_a[11].in[1] (.names at (5,6))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                     0.136     1.680
rq_a[11].out[0] (.names at (5,6))                                                                              0.000     1.680
| (intra 'clb' routing)                                                                                        0.000     1.680
| (inter-block routing)                                                                                        0.342     2.022
| (intra 'io' routing)                                                                                         0.733     2.754
out:rq_a[11].outpad[0] (.output at (2,8))                                                                      0.000     2.754
data arrival time                                                                                                        2.754

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.754
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.254


#Path 33
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[17] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[17].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[17] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (inter-block routing)                                                                                        0.342     1.581
| (intra 'clb' routing)                                                                                        0.085     1.666
rq_a[17].in[1] (.names at (5,7))                                                                               0.000     1.666
| (primitive '.names' combinational delay)                                                                     0.136     1.802
rq_a[17].out[0] (.names at (5,7))                                                                              0.000     1.802
| (intra 'clb' routing)                                                                                        0.000     1.802
| (inter-block routing)                                                                                        0.220     2.022
| (intra 'io' routing)                                                                                         0.733     2.754
out:rq_a[17].outpad[0] (.output at (3,8))                                                                     -0.000     2.754
data arrival time                                                                                                        2.754

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.754
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.254


#Path 34
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[2] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[2].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[2] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.281     1.468
| (intra 'clb' routing)                                                                                       0.085     1.553
rq_b[2].in[1] (.names at (6,5))                                                                              -0.000     1.553
| (primitive '.names' combinational delay)                                                                    0.099     1.652
rq_b[2].out[0] (.names at (6,5))                                                                              0.000     1.652
| (intra 'clb' routing)                                                                                       0.000     1.652
| (inter-block routing)                                                                                       0.342     1.993
| (intra 'io' routing)                                                                                        0.733     2.726
out:rq_b[2].outpad[0] (.output at (3,8))                                                                      0.000     2.726
data arrival time                                                                                                       2.726

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.726
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.226


#Path 35
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[15] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[16].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.345     1.240
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B1[15] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.240
| (intra 'bram' routing)                                                                                       0.000     1.240
| (inter-block routing)                                                                                        0.220     1.459
| (intra 'clb' routing)                                                                                        0.085     1.545
rq_a[16].in[2] (.names at (5,6))                                                                               0.000     1.545
| (primitive '.names' combinational delay)                                                                     0.099     1.644
rq_a[16].out[0] (.names at (5,6))                                                                              0.000     1.644
| (intra 'clb' routing)                                                                                        0.000     1.644
| (inter-block routing)                                                                                        0.342     1.985
| (intra 'io' routing)                                                                                         0.733     2.718
out:rq_a[16].outpad[0] (.output at (3,8))                                                                      0.000     2.718
data arrival time                                                                                                        2.718

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.718
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.218


#Path 36
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[1] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[19].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[1] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (inter-block routing)                                                                                       0.399     1.588
| (intra 'clb' routing)                                                                                       0.085     1.673
rq_a[19].in[1] (.names at (3,7))                                                                              0.000     1.673
| (primitive '.names' combinational delay)                                                                    0.148     1.821
rq_a[19].out[0] (.names at (3,7))                                                                             0.000     1.821
| (intra 'clb' routing)                                                                                       0.000     1.821
| (inter-block routing)                                                                                       0.162     1.982
| (intra 'io' routing)                                                                                        0.733     2.715
out:rq_a[19].outpad[0] (.output at (3,8))                                                                     0.000     2.715
data arrival time                                                                                                       2.715

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.715
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.215


#Path 37
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[6] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[24].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[6] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (inter-block routing)                                                                                       0.220     1.408
| (intra 'clb' routing)                                                                                       0.085     1.493
rq_a[24].in[1] (.names at (6,6))                                                                              0.000     1.493
| (primitive '.names' combinational delay)                                                                    0.148     1.641
rq_a[24].out[0] (.names at (6,6))                                                                             0.000     1.641
| (intra 'clb' routing)                                                                                       0.000     1.641
| (inter-block routing)                                                                                       0.342     1.982
| (intra 'io' routing)                                                                                        0.733     2.715
out:rq_a[24].outpad[0] (.output at (3,8))                                                                     0.000     2.715
data arrival time                                                                                                       2.715

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.715
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.215


#Path 38
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[12] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[31].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.294     1.188
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[12] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                       0.000     1.188
| (inter-block routing)                                                                                        0.342     1.530
| (intra 'clb' routing)                                                                                        0.085     1.615
rq_a[31].in[1] (.names at (5,7))                                                                               0.000     1.615
| (primitive '.names' combinational delay)                                                                     0.148     1.763
rq_a[31].out[0] (.names at (5,7))                                                                              0.000     1.763
| (intra 'clb' routing)                                                                                        0.000     1.763
| (inter-block routing)                                                                                        0.220     1.982
| (intra 'io' routing)                                                                                         0.733     2.715
out:rq_a[31].outpad[0] (.output at (3,8))                                                                     -0.000     2.715
data arrival time                                                                                                        2.715

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.715
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.215


#Path 39
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[1] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[1].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[1] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.220     1.407
| (intra 'clb' routing)                                                                                       0.085     1.492
rq_b[1].in[2] (.names at (6,6))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                    0.148     1.640
rq_b[1].out[0] (.names at (6,6))                                                                              0.000     1.640
| (intra 'clb' routing)                                                                                       0.000     1.640
| (inter-block routing)                                                                                       0.342     1.981
| (intra 'io' routing)                                                                                        0.733     2.714
out:rq_b[1].outpad[0] (.output at (3,8))                                                                      0.000     2.714
data arrival time                                                                                                       2.714

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.714
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.214


#Path 40
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[9] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[10].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[9] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.220     1.407
| (intra 'clb' routing)                                                                                       0.085     1.492
rq_b[10].in[1] (.names at (8,6))                                                                              0.000     1.492
| (primitive '.names' combinational delay)                                                                    0.148     1.640
rq_b[10].out[0] (.names at (8,6))                                                                             0.000     1.640
| (intra 'clb' routing)                                                                                       0.000     1.640
| (inter-block routing)                                                                                       0.342     1.981
| (intra 'io' routing)                                                                                        0.733     2.714
out:rq_b[10].outpad[0] (.output at (9,8))                                                                     0.000     2.714
data arrival time                                                                                                       2.714

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.714
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.214


#Path 41
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[10] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[29].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.294     1.188
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[10] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                       0.000     1.188
| (inter-block routing)                                                                                        0.342     1.530
| (intra 'clb' routing)                                                                                        0.085     1.615
rq_a[29].in[1] (.names at (6,7))                                                                               0.000     1.615
| (primitive '.names' combinational delay)                                                                     0.136     1.750
rq_a[29].out[0] (.names at (6,7))                                                                              0.000     1.750
| (intra 'clb' routing)                                                                                        0.000     1.750
| (inter-block routing)                                                                                        0.220     1.970
| (intra 'io' routing)                                                                                         0.733     2.703
out:rq_a[29].outpad[0] (.output at (3,8))                                                                     -0.000     2.703
data arrival time                                                                                                        2.703

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.703
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.203


#Path 42
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[0] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[18].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[0] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (inter-block routing)                                                                                       0.342     1.530
| (intra 'clb' routing)                                                                                       0.085     1.615
rq_a[18].in[1] (.names at (5,7))                                                                              0.000     1.615
| (primitive '.names' combinational delay)                                                                    0.136     1.750
rq_a[18].out[0] (.names at (5,7))                                                                             0.000     1.750
| (intra 'clb' routing)                                                                                       0.000     1.750
| (inter-block routing)                                                                                       0.220     1.970
| (intra 'io' routing)                                                                                        0.733     2.703
out:rq_a[18].outpad[0] (.output at (3,8))                                                                    -0.000     2.703
data arrival time                                                                                                       2.703

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.703
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.203


#Path 43
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[11] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[12].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[11] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (inter-block routing)                                                                                        0.220     1.407
| (intra 'clb' routing)                                                                                        0.085     1.492
rq_b[12].in[1] (.names at (8,6))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                     0.136     1.627
rq_b[12].out[0] (.names at (8,6))                                                                              0.000     1.627
| (intra 'clb' routing)                                                                                        0.000     1.627
| (inter-block routing)                                                                                        0.342     1.969
| (intra 'io' routing)                                                                                         0.733     2.702
out:rq_b[12].outpad[0] (.output at (9,8))                                                                      0.000     2.702
data arrival time                                                                                                        2.702

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.702
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.202


#Path 44
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[3] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[21].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[3] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (inter-block routing)                                                                                       0.399     1.588
| (intra 'clb' routing)                                                                                       0.085     1.673
rq_a[21].in[1] (.names at (3,7))                                                                              0.000     1.673
| (primitive '.names' combinational delay)                                                                    0.099     1.772
rq_a[21].out[0] (.names at (3,7))                                                                             0.000     1.772
| (intra 'clb' routing)                                                                                       0.000     1.772
| (inter-block routing)                                                                                       0.162     1.934
| (intra 'io' routing)                                                                                        0.733     2.666
out:rq_a[21].outpad[0] (.output at (3,8))                                                                     0.000     2.666
data arrival time                                                                                                       2.666

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.666
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.166


#Path 45
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[8] (RS_TDP36K at (7,5) clocked by clock0)
Endpoint  : out:rq_a[27].outpad[0] (.output at (3,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock0.inpad[0] (.input at (1,5))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.294     1.188
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_B2[8] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.188
| (intra 'bram' routing)                                                                                      0.000     1.188
| (inter-block routing)                                                                                       0.342     1.530
| (intra 'clb' routing)                                                                                       0.085     1.615
rq_a[27].in[1] (.names at (6,7))                                                                              0.000     1.615
| (primitive '.names' combinational delay)                                                                    0.099     1.714
rq_a[27].out[0] (.names at (6,7))                                                                             0.000     1.714
| (intra 'clb' routing)                                                                                       0.000     1.714
| (inter-block routing)                                                                                       0.220     1.934
| (intra 'io' routing)                                                                                        0.733     2.666
out:rq_a[27].outpad[0] (.output at (3,8))                                                                    -0.000     2.666
data arrival time                                                                                                       2.666

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.666
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.166


#Path 46
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[8] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[9].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[8] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                      0.000     1.187
| (inter-block routing)                                                                                       0.220     1.407
| (intra 'clb' routing)                                                                                       0.085     1.492
rq_b[9].in[1] (.names at (9,6))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                    0.099     1.591
rq_b[9].out[0] (.names at (9,6))                                                                              0.000     1.591
| (intra 'clb' routing)                                                                                       0.000     1.591
| (inter-block routing)                                                                                       0.342     1.932
| (intra 'io' routing)                                                                                        0.733     2.665
out:rq_b[9].outpad[0] (.output at (9,8))                                                                      0.000     2.665
data arrival time                                                                                                       2.665

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.665
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -1.165


#Path 47
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[15] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[16].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[15] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (inter-block routing)                                                                                        0.220     1.407
| (intra 'clb' routing)                                                                                        0.085     1.492
rq_b[16].in[1] (.names at (9,6))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                     0.099     1.591
rq_b[16].out[0] (.names at (9,6))                                                                              0.000     1.591
| (intra 'clb' routing)                                                                                        0.000     1.591
| (inter-block routing)                                                                                        0.342     1.932
| (intra 'io' routing)                                                                                         0.733     2.665
out:rq_b[16].outpad[0] (.output at (9,8))                                                                      0.000     2.665
data arrival time                                                                                                        2.665

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.665
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.165


#Path 48
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[16] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[8].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[16] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (inter-block routing)                                                                                        0.220     1.407
| (intra 'clb' routing)                                                                                        0.085     1.492
rq_b[8].in[1] (.names at (8,6))                                                                                0.000     1.492
| (primitive '.names' combinational delay)                                                                     0.099     1.591
rq_b[8].out[0] (.names at (8,6))                                                                               0.000     1.591
| (intra 'clb' routing)                                                                                        0.000     1.591
| (inter-block routing)                                                                                        0.342     1.932
| (intra 'io' routing)                                                                                         0.733     2.665
out:rq_b[8].outpad[0] (.output at (9,8))                                                                       0.000     2.665
data arrival time                                                                                                        2.665

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.665
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.165


#Path 49
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[17] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[17].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[17] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (inter-block routing)                                                                                        0.220     1.407
| (intra 'clb' routing)                                                                                        0.085     1.492
rq_b[17].in[1] (.names at (8,6))                                                                               0.000     1.492
| (primitive '.names' combinational delay)                                                                     0.099     1.591
rq_b[17].out[0] (.names at (8,6))                                                                              0.000     1.591
| (intra 'clb' routing)                                                                                        0.000     1.591
| (inter-block routing)                                                                                        0.342     1.932
| (intra 'io' routing)                                                                                         0.733     2.665
out:rq_b[17].outpad[0] (.output at (9,8))                                                                      0.000     2.665
data arrival time                                                                                                        2.665

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.665
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.165


#Path 50
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[10] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[11].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.293     1.187
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A1[10] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     1.187
| (intra 'bram' routing)                                                                                       0.000     1.187
| (inter-block routing)                                                                                        0.342     1.529
| (intra 'clb' routing)                                                                                        0.085     1.614
rq_b[11].in[1] (.names at (9,7))                                                                               0.000     1.614
| (primitive '.names' combinational delay)                                                                     0.148     1.761
rq_b[11].out[0] (.names at (9,7))                                                                              0.000     1.761
| (intra 'clb' routing)                                                                                        0.000     1.761
| (inter-block routing)                                                                                        0.162     1.923
| (intra 'io' routing)                                                                                         0.733     2.656
out:rq_b[11].outpad[0] (.output at (9,8))                                                                      0.000     2.656
data arrival time                                                                                                        2.656

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.656
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.156


#Path 51
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : out:rq_b[20].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre at (6,6))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.220     1.268
| (intra 'clb' routing)                                                              0.085     1.353
rq_b[20].in[0] (.names at (9,6))                                                     0.000     1.353
| (primitive '.names' combinational delay)                                           0.218     1.571
rq_b[20].out[0] (.names at (9,6))                                                    0.000     1.571
| (intra 'clb' routing)                                                              0.000     1.571
| (inter-block routing)                                                              0.342     1.913
| (intra 'io' routing)                                                               0.733     2.645
out:rq_b[20].outpad[0] (.output at (9,8))                                            0.000     2.645
data arrival time                                                                              2.645

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.645
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.145


#Path 52
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : out:rq_b[18].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre at (6,6))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.220     1.268
| (intra 'clb' routing)                                                              0.085     1.353
rq_b[18].in[0] (.names at (9,6))                                                     0.000     1.353
| (primitive '.names' combinational delay)                                           0.148     1.501
rq_b[18].out[0] (.names at (9,6))                                                    0.000     1.501
| (intra 'clb' routing)                                                              0.000     1.501
| (inter-block routing)                                                              0.342     1.842
| (intra 'io' routing)                                                               0.733     2.575
out:rq_b[18].outpad[0] (.output at (9,8))                                            0.000     2.575
data arrival time                                                                              2.575

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.575
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.075


#Path 53
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : out:rq_b[19].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre at (6,6))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.220     1.268
| (intra 'clb' routing)                                                              0.085     1.353
rq_b[19].in[0] (.names at (8,6))                                                     0.000     1.353
| (primitive '.names' combinational delay)                                           0.148     1.501
rq_b[19].out[0] (.names at (8,6))                                                    0.000     1.501
| (intra 'clb' routing)                                                              0.000     1.501
| (inter-block routing)                                                              0.342     1.842
| (intra 'io' routing)                                                               0.733     2.575
out:rq_b[19].outpad[0] (.output at (9,8))                                            0.000     2.575
data arrival time                                                                              2.575

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.575
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.075


#Path 54
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : out:rq_b[22].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre at (6,6))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.220     1.268
| (intra 'clb' routing)                                                              0.085     1.353
rq_b[22].in[0] (.names at (9,6))                                                     0.000     1.353
| (primitive '.names' combinational delay)                                           0.136     1.489
rq_b[22].out[0] (.names at (9,6))                                                    0.000     1.489
| (intra 'clb' routing)                                                              0.000     1.489
| (inter-block routing)                                                              0.342     1.830
| (intra 'io' routing)                                                               0.733     2.563
out:rq_b[22].outpad[0] (.output at (9,8))                                            0.000     2.563
data arrival time                                                                              2.563

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.563
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.063


#Path 55
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : out:rq_b[21].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre at (6,6))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.220     1.268
| (intra 'clb' routing)                                                              0.085     1.353
rq_b[21].in[0] (.names at (9,6))                                                     0.000     1.353
| (primitive '.names' combinational delay)                                           0.136     1.489
rq_b[21].out[0] (.names at (9,6))                                                    0.000     1.489
| (intra 'clb' routing)                                                              0.000     1.489
| (inter-block routing)                                                              0.342     1.830
| (intra 'io' routing)                                                               0.733     2.563
out:rq_b[21].outpad[0] (.output at (9,8))                                            0.000     2.563
data arrival time                                                                              2.563

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.563
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.063


#Path 56
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : out:rq_b[24].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre at (6,6))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.220     1.268
| (intra 'clb' routing)                                                              0.085     1.353
rq_b[24].in[0] (.names at (9,6))                                                     0.000     1.353
| (primitive '.names' combinational delay)                                           0.136     1.489
rq_b[24].out[0] (.names at (9,6))                                                    0.000     1.489
| (intra 'clb' routing)                                                              0.000     1.489
| (inter-block routing)                                                              0.342     1.830
| (intra 'io' routing)                                                               0.733     2.563
out:rq_b[24].outpad[0] (.output at (9,8))                                            0.000     2.563
data arrival time                                                                              2.563

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.563
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -1.063


#Path 57
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A2[16] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[26].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A2[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.051     0.945
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A2[16] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                       0.000     0.945
| (inter-block routing)                                                                                        0.220     1.165
| (intra 'clb' routing)                                                                                        0.085     1.250
rq_b[26].in[1] (.names at (6,6))                                                                               0.000     1.250
| (primitive '.names' combinational delay)                                                                     0.197     1.447
rq_b[26].out[0] (.names at (6,6))                                                                              0.000     1.447
| (intra 'clb' routing)                                                                                        0.000     1.447
| (inter-block routing)                                                                                        0.342     1.788
| (intra 'io' routing)                                                                                         0.733     2.521
out:rq_b[26].outpad[0] (.output at (9,8))                                                                      0.000     2.521
data arrival time                                                                                                        2.521

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.521
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -1.021


#Path 58
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : out:rq_b[29].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre at (6,6))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.220     1.268
| (intra 'clb' routing)                                                              0.085     1.353
rq_b[29].in[0] (.names at (9,7))                                                     0.000     1.353
| (primitive '.names' combinational delay)                                           0.218     1.571
rq_b[29].out[0] (.names at (9,7))                                                    0.000     1.571
| (intra 'clb' routing)                                                              0.000     1.571
| (inter-block routing)                                                              0.162     1.733
| (intra 'io' routing)                                                               0.733     2.466
out:rq_b[29].outpad[0] (.output at (9,8))                                            0.000     2.466
data arrival time                                                                              2.466

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.466
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -0.966


#Path 59
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : out:rq_b[30].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre at (6,6))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.220     1.268
| (intra 'clb' routing)                                                              0.085     1.353
rq_b[30].in[0] (.names at (9,7))                                                     0.000     1.353
| (primitive '.names' combinational delay)                                           0.218     1.571
rq_b[30].out[0] (.names at (9,7))                                                    0.000     1.571
| (intra 'clb' routing)                                                              0.000     1.571
| (inter-block routing)                                                              0.162     1.733
| (intra 'io' routing)                                                               0.733     2.466
out:rq_b[30].outpad[0] (.output at (9,8))                                            0.000     2.466
data arrival time                                                                              2.466

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.466
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -0.966


#Path 60
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A2[12] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[31].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                       0.000     0.000
clock source latency                                                                                           0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                              0.000     0.000
| (intra 'io' routing)                                                                                         0.894     0.894
| (inter-block routing)                                                                                        0.000     0.894
| (intra 'bram' routing)                                                                                       0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A2[0] (RS_TDP36K at (7,5))                          0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                              0.051     0.945
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A2[12] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                       0.000     0.945
| (inter-block routing)                                                                                        0.342     1.287
| (intra 'clb' routing)                                                                                        0.085     1.372
rq_b[31].in[1] (.names at (9,7))                                                                              -0.000     1.372
| (primitive '.names' combinational delay)                                                                     0.197     1.569
rq_b[31].out[0] (.names at (9,7))                                                                              0.000     1.569
| (intra 'clb' routing)                                                                                        0.000     1.569
| (inter-block routing)                                                                                        0.162     1.730
| (intra 'io' routing)                                                                                         0.733     2.463
out:rq_b[31].outpad[0] (.output at (9,8))                                                                      0.000     2.463
data arrival time                                                                                                        2.463

clock clock0 (rise edge)                                                                                       2.500     2.500
clock source latency                                                                                           0.000     2.500
clock uncertainty                                                                                              0.000     2.500
output external delay                                                                                         -1.000     1.500
data required time                                                                                                       1.500
------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                       1.500
data arrival time                                                                                                       -2.463
------------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                        -0.963


#Path 61
Startpoint: $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A2[7] (RS_TDP36K at (7,5) clocked by clock1)
Endpoint  : out:rq_b[25].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                                          Incr      Path
-----------------------------------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                                                      0.000     0.000
clock source latency                                                                                          0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                                             0.000     0.000
| (intra 'io' routing)                                                                                        0.894     0.894
| (inter-block routing)                                                                                       0.000     0.894
| (intra 'bram' routing)                                                                                      0.000     0.894
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A2[0] (RS_TDP36K at (7,5))                         0.000     0.894
| (primitive 'RS_TDP36K' Tcq_max)                                                                             0.051     0.945
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].RDATA_A2[7] (RS_TDP36K at (7,5)) [clock-to-output]     0.000     0.945
| (intra 'bram' routing)                                                                                      0.000     0.945
| (inter-block routing)                                                                                       0.342     1.287
| (intra 'clb' routing)                                                                                       0.085     1.372
rq_b[25].in[1] (.names at (9,7))                                                                             -0.000     1.372
| (primitive '.names' combinational delay)                                                                    0.148     1.519
rq_b[25].out[0] (.names at (9,7))                                                                             0.000     1.519
| (intra 'clb' routing)                                                                                       0.000     1.519
| (inter-block routing)                                                                                       0.162     1.681
| (intra 'io' routing)                                                                                        0.733     2.414
out:rq_b[25].outpad[0] (.output at (9,8))                                                                     0.000     2.414
data arrival time                                                                                                       2.414

clock clock0 (rise edge)                                                                                      2.500     2.500
clock source latency                                                                                          0.000     2.500
clock uncertainty                                                                                             0.000     2.500
output external delay                                                                                        -1.000     1.500
data required time                                                                                                      1.500
-----------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                      1.500
data arrival time                                                                                                      -2.414
-----------------------------------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                                                       -0.914


#Path 62
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : out:rq_b[27].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre at (6,6))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.220     1.268
| (intra 'clb' routing)                                                              0.085     1.353
rq_b[27].in[0] (.names at (9,7))                                                     0.000     1.353
| (primitive '.names' combinational delay)                                           0.148     1.501
rq_b[27].out[0] (.names at (9,7))                                                    0.000     1.501
| (intra 'clb' routing)                                                              0.000     1.501
| (inter-block routing)                                                              0.162     1.663
| (intra 'io' routing)                                                               0.733     2.395
out:rq_b[27].outpad[0] (.output at (9,8))                                            0.000     2.395
data arrival time                                                                              2.395

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.395
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -0.895


#Path 63
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : out:rq_b[23].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre at (6,6))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.220     1.268
| (intra 'clb' routing)                                                              0.085     1.353
rq_b[23].in[0] (.names at (9,7))                                                     0.000     1.353
| (primitive '.names' combinational delay)                                           0.136     1.489
rq_b[23].out[0] (.names at (9,7))                                                    0.000     1.489
| (intra 'clb' routing)                                                              0.000     1.489
| (inter-block routing)                                                              0.162     1.650
| (intra 'io' routing)                                                               0.733     2.383
out:rq_b[23].outpad[0] (.output at (9,8))                                            0.000     2.383
data arrival time                                                                              2.383

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.383
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -0.883


#Path 64
Startpoint: $auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6) clocked by clock1)
Endpoint  : out:rq_b[28].outpad[0] (.output at (9,8) clocked by clock0)
Path Type : setup

Point                                                                                 Incr      Path
----------------------------------------------------------------------------------------------------
clock clock1 (rise edge)                                                             0.000     0.000
clock source latency                                                                 0.000     0.000
clock1.inpad[0] (.input at (5,8))                                                    0.000     0.000
| (intra 'io' routing)                                                               0.894     0.894
| (inter-block routing)                                                              0.000     0.894
| (intra 'clb' routing)                                                              0.000     0.894
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre at (6,6))                       0.000     0.894
| (primitive 'dffre' Tcq_max)                                                        0.154     1.048
$auto$memory_libmap.cc:2267:execute$3305.Q[0] (dffre at (6,6)) [clock-to-output]     0.000     1.048
| (intra 'clb' routing)                                                              0.000     1.048
| (inter-block routing)                                                              0.220     1.268
| (intra 'clb' routing)                                                              0.085     1.353
rq_b[28].in[0] (.names at (9,7))                                                     0.000     1.353
| (primitive '.names' combinational delay)                                           0.136     1.489
rq_b[28].out[0] (.names at (9,7))                                                    0.000     1.489
| (intra 'clb' routing)                                                              0.000     1.489
| (inter-block routing)                                                              0.162     1.650
| (intra 'io' routing)                                                               0.733     2.383
out:rq_b[28].outpad[0] (.output at (9,8))                                            0.000     2.383
data arrival time                                                                              2.383

clock clock0 (rise edge)                                                             2.500     2.500
clock source latency                                                                 0.000     2.500
clock uncertainty                                                                    0.000     2.500
output external delay                                                               -1.000     1.500
data required time                                                                             1.500
----------------------------------------------------------------------------------------------------
data required time                                                                             1.500
data arrival time                                                                             -2.383
----------------------------------------------------------------------------------------------------
slack (VIOLATED)                                                                              -0.883


#Path 65
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2267:execute$3312.D[0] (dffre at (5,7) clocked by clock0)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                        0.000     1.000
| (intra 'io' routing)                                                                  0.894     1.894
| (inter-block routing)                                                                 0.457     2.352
| (intra 'clb' routing)                                                                 0.085     2.437
genblk1[0].dpram_32x1024_submodule.rce_a.in[1] (.names at (6,6))                        0.000     2.437
| (primitive '.names' combinational delay)                                              0.218     2.655
genblk1[0].dpram_32x1024_submodule.rce_a.out[0] (.names at (6,6))                       0.000     2.655
| (intra 'clb' routing)                                                                 0.000     2.655
| (inter-block routing)                                                                 0.220     2.875
| (intra 'clb' routing)                                                                 0.233     3.108
$auto$memory_libmap.cc:2267:execute$3312.D[0] (dffre at (5,7))                         -0.000     3.108
data arrival time                                                                                 3.108

clock clock0 (rise edge)                                                                2.500     2.500
clock source latency                                                                    0.000     2.500
clock0.inpad[0] (.input at (1,5))                                                       0.000     2.500
| (intra 'io' routing)                                                                  0.894     3.394
| (inter-block routing)                                                                 0.000     3.394
| (intra 'clb' routing)                                                                 0.000     3.394
$auto$memory_libmap.cc:2267:execute$3312.C[0] (dffre at (5,7))                          0.000     3.394
clock uncertainty                                                                       0.000     3.394
cell setup time                                                                        -0.032     3.363
data required time                                                                                3.363
-------------------------------------------------------------------------------------------------------
data required time                                                                                3.363
data arrival time                                                                                -3.108
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.255


#Path 66
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WEN_A2[0] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (inter-block routing)                                                                                     0.457     2.352
| (intra 'clb' routing)                                                                                     0.085     2.437
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3318.in[2] (.names at (6,5))                                          0.000     2.437
| (primitive '.names' combinational delay)                                                                  0.218     2.655
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3318.out[0] (.names at (6,5))                                         0.000     2.655
| (intra 'clb' routing)                                                                                     0.000     2.655
| (inter-block routing)                                                                                     0.281     2.936
| (intra 'bram' routing)                                                                                    0.000     2.936
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WEN_A2[0] (RS_TDP36K at (7,5))                       0.000     2.936
data arrival time                                                                                                     2.936

clock clock1 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A2[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.199     3.196
data required time                                                                                                    3.196
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.196
data arrival time                                                                                                    -2.936
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.260


#Path 67
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WEN_B1[0] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (inter-block routing)                                                                                     0.457     2.352
| (intra 'clb' routing)                                                                                     0.085     2.437
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.in[2] (.names at (6,6))                                          0.000     2.437
| (primitive '.names' combinational delay)                                                                  0.218     2.655
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.out[0] (.names at (6,6))                                         0.000     2.655
| (intra 'clb' routing)                                                                                     0.000     2.655
| (inter-block routing)                                                                                     0.220     2.875
| (intra 'bram' routing)                                                                                    0.000     2.875
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WEN_B1[0] (RS_TDP36K at (7,5))                       0.000     2.875
data arrival time                                                                                                     2.875

clock clock0 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock0.inpad[0] (.input at (1,5))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.231     3.164
data required time                                                                                                    3.164
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.164
data arrival time                                                                                                    -2.875
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.289


#Path 68
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WEN_B2[0] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (inter-block routing)                                                                                     0.457     2.352
| (intra 'clb' routing)                                                                                     0.085     2.437
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.in[2] (.names at (6,6))                                          0.000     2.437
| (primitive '.names' combinational delay)                                                                  0.218     2.655
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3321.out[0] (.names at (6,6))                                         0.000     2.655
| (intra 'clb' routing)                                                                                     0.000     2.655
| (inter-block routing)                                                                                     0.220     2.875
| (intra 'bram' routing)                                                                                    0.000     2.875
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WEN_B2[0] (RS_TDP36K at (7,5))                       0.000     2.875
data arrival time                                                                                                     2.875

clock clock0 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock0.inpad[0] (.input at (1,5))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.228     3.167
data required time                                                                                                    3.167
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.167
data arrival time                                                                                                    -2.875
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.292


#Path 69
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WEN_A1[0] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (inter-block routing)                                                                                     0.457     2.352
| (intra 'clb' routing)                                                                                     0.085     2.437
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3318.in[2] (.names at (6,5))                                          0.000     2.437
| (primitive '.names' combinational delay)                                                                  0.218     2.655
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3318.out[0] (.names at (6,5))                                         0.000     2.655
| (intra 'clb' routing)                                                                                     0.000     2.655
| (inter-block routing)                                                                                     0.281     2.936
| (intra 'bram' routing)                                                                                    0.000     2.936
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].WEN_A1[0] (RS_TDP36K at (7,5))                       0.000     2.936
data arrival time                                                                                                     2.936

clock clock1 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.159     3.236
data required time                                                                                                    3.236
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.236
data arrival time                                                                                                    -2.936
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.300


#Path 70
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2267:execute$3305.D[0] (dffre at (6,6) clocked by clock1)
Path Type : setup

Point                                                                                    Incr      Path
-------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                0.000     0.000
clock source latency                                                                    0.000     0.000
input external delay                                                                    1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                        0.000     1.000
| (intra 'io' routing)                                                                  0.894     1.894
| (inter-block routing)                                                                 0.457     2.352
| (intra 'clb' routing)                                                                 0.085     2.437
genblk1[0].dpram_32x1024_submodule.rce_b.in[1] (.names at (6,5))                        0.000     2.437
| (primitive '.names' combinational delay)                                              0.218     2.655
genblk1[0].dpram_32x1024_submodule.rce_b.out[0] (.names at (6,5))                       0.000     2.655
| (intra 'clb' routing)                                                                 0.000     2.655
| (inter-block routing)                                                                 0.162     2.817
| (intra 'clb' routing)                                                                 0.221     3.037
$auto$memory_libmap.cc:2267:execute$3305.D[0] (dffre at (6,6))                          0.000     3.037
data arrival time                                                                                 3.037

clock clock1 (rise edge)                                                                2.500     2.500
clock source latency                                                                    0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                       0.000     2.500
| (intra 'io' routing)                                                                  0.894     3.394
| (inter-block routing)                                                                 0.000     3.394
| (intra 'clb' routing)                                                                 0.000     3.394
$auto$memory_libmap.cc:2267:execute$3305.C[0] (dffre at (6,6))                          0.000     3.394
clock uncertainty                                                                       0.000     3.394
cell setup time                                                                        -0.032     3.363
data required time                                                                                3.363
-------------------------------------------------------------------------------------------------------
data required time                                                                                3.363
data arrival time                                                                                -3.037
-------------------------------------------------------------------------------------------------------
slack (MET)                                                                                       0.326


#Path 71
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].BE_A2[0] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (inter-block routing)                                                                                     0.457     2.352
| (intra 'clb' routing)                                                                                     0.085     2.437
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3318.in[2] (.names at (6,5))                                          0.000     2.437
| (primitive '.names' combinational delay)                                                                  0.218     2.655
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3318.out[0] (.names at (6,5))                                         0.000     2.655
| (intra 'clb' routing)                                                                                     0.000     2.655
| (inter-block routing)                                                                                     0.281     2.936
| (intra 'bram' routing)                                                                                    0.000     2.936
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].BE_A2[0] (RS_TDP36K at (7,5))                        0.000     2.936
data arrival time                                                                                                     2.936

clock clock1 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A2[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.119     3.275
data required time                                                                                                    3.275
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.275
data arrival time                                                                                                    -2.936
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.340


#Path 72
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].BE_A2[1] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (inter-block routing)                                                                                     0.457     2.352
| (intra 'clb' routing)                                                                                     0.085     2.437
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3318.in[2] (.names at (6,5))                                          0.000     2.437
| (primitive '.names' combinational delay)                                                                  0.218     2.655
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3318.out[0] (.names at (6,5))                                         0.000     2.655
| (intra 'clb' routing)                                                                                     0.000     2.655
| (inter-block routing)                                                                                     0.281     2.936
| (intra 'bram' routing)                                                                                    0.000     2.936
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].BE_A2[1] (RS_TDP36K at (7,5))                        0.000     2.936
data arrival time                                                                                                     2.936

clock clock1 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A2[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.119     3.275
data required time                                                                                                    3.275
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.275
data arrival time                                                                                                    -2.936
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.340


#Path 73
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].BE_A1[1] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (inter-block routing)                                                                                     0.457     2.352
| (intra 'clb' routing)                                                                                     0.085     2.437
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3318.in[2] (.names at (6,5))                                          0.000     2.437
| (primitive '.names' combinational delay)                                                                  0.218     2.655
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3318.out[0] (.names at (6,5))                                         0.000     2.655
| (intra 'clb' routing)                                                                                     0.000     2.655
| (inter-block routing)                                                                                     0.281     2.936
| (intra 'bram' routing)                                                                                    0.000     2.936
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].BE_A1[1] (RS_TDP36K at (7,5))                        0.000     2.936
data arrival time                                                                                                     2.936

clock clock1 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.112     3.283
data required time                                                                                                    3.283
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.283
data arrival time                                                                                                    -2.936
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.347


#Path 74
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].BE_A1[0] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (inter-block routing)                                                                                     0.457     2.352
| (intra 'clb' routing)                                                                                     0.085     2.437
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3318.in[2] (.names at (6,5))                                          0.000     2.437
| (primitive '.names' combinational delay)                                                                  0.218     2.655
$abc$3838$auto$rtlil.cc:2388:ReduceOr$3318.out[0] (.names at (6,5))                                         0.000     2.655
| (intra 'clb' routing)                                                                                     0.000     2.655
| (inter-block routing)                                                                                     0.281     2.936
| (intra 'bram' routing)                                                                                    0.000     2.936
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].BE_A1[0] (RS_TDP36K at (7,5))                        0.000     2.936
data arrival time                                                                                                     2.936

clock clock1 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.112     3.283
data required time                                                                                                    3.283
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.283
data arrival time                                                                                                    -2.936
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.347


#Path 75
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].REN_A2[0] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (inter-block routing)                                                                                     0.457     2.352
| (intra 'clb' routing)                                                                                     0.085     2.437
genblk1[0].dpram_32x1024_submodule.rce_b.in[1] (.names at (6,5))                                            0.000     2.437
| (primitive '.names' combinational delay)                                                                  0.218     2.655
genblk1[0].dpram_32x1024_submodule.rce_b.out[0] (.names at (6,5))                                           0.000     2.655
| (intra 'clb' routing)                                                                                     0.000     2.655
| (inter-block routing)                                                                                     0.281     2.936
| (intra 'bram' routing)                                                                                    0.000     2.936
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].REN_A2[0] (RS_TDP36K at (7,5))                       0.000     2.936
data arrival time                                                                                                     2.936

clock clock1 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A2[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.085     3.309
data required time                                                                                                    3.309
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.309
data arrival time                                                                                                    -2.936
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.373


#Path 76
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].REN_A1[0] (RS_TDP36K at (7,5) clocked by clock1)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (inter-block routing)                                                                                     0.457     2.352
| (intra 'clb' routing)                                                                                     0.085     2.437
genblk1[0].dpram_32x1024_submodule.rce_b.in[1] (.names at (6,5))                                            0.000     2.437
| (primitive '.names' combinational delay)                                                                  0.218     2.655
genblk1[0].dpram_32x1024_submodule.rce_b.out[0] (.names at (6,5))                                           0.000     2.655
| (intra 'clb' routing)                                                                                     0.000     2.655
| (inter-block routing)                                                                                     0.281     2.936
| (intra 'bram' routing)                                                                                    0.000     2.936
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].REN_A1[0] (RS_TDP36K at (7,5))                       0.000     2.936
data arrival time                                                                                                     2.936

clock clock1 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_A1[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.081     3.313
data required time                                                                                                    3.313
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.313
data arrival time                                                                                                    -2.936
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.377


#Path 77
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].REN_B1[0] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (inter-block routing)                                                                                     0.457     2.352
| (intra 'clb' routing)                                                                                     0.085     2.437
genblk1[0].dpram_32x1024_submodule.rce_a.in[1] (.names at (6,6))                                            0.000     2.437
| (primitive '.names' combinational delay)                                                                  0.218     2.655
genblk1[0].dpram_32x1024_submodule.rce_a.out[0] (.names at (6,6))                                           0.000     2.655
| (intra 'clb' routing)                                                                                     0.000     2.655
| (inter-block routing)                                                                                     0.220     2.875
| (intra 'bram' routing)                                                                                    0.000     2.875
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].REN_B1[0] (RS_TDP36K at (7,5))                       0.000     2.875
data arrival time                                                                                                     2.875

clock clock0 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock0.inpad[0] (.input at (1,5))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B1[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.140     3.254
data required time                                                                                                    3.254
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.254
data arrival time                                                                                                    -2.875
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.379


#Path 78
Startpoint: id[0].inpad[0] (.input at (2,1) clocked by clock0)
Endpoint  : $abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].REN_B2[0] (RS_TDP36K at (7,5) clocked by clock0)
Path Type : setup

Point                                                                                                        Incr      Path
---------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                    0.000     0.000
clock source latency                                                                                        0.000     0.000
input external delay                                                                                        1.000     1.000
id[0].inpad[0] (.input at (2,1))                                                                            0.000     1.000
| (intra 'io' routing)                                                                                      0.894     1.894
| (inter-block routing)                                                                                     0.457     2.352
| (intra 'clb' routing)                                                                                     0.085     2.437
genblk1[0].dpram_32x1024_submodule.rce_a.in[1] (.names at (6,6))                                            0.000     2.437
| (primitive '.names' combinational delay)                                                                  0.218     2.655
genblk1[0].dpram_32x1024_submodule.rce_a.out[0] (.names at (6,6))                                           0.000     2.655
| (intra 'clb' routing)                                                                                     0.000     2.655
| (inter-block routing)                                                                                     0.220     2.875
| (intra 'bram' routing)                                                                                    0.000     2.875
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].REN_B2[0] (RS_TDP36K at (7,5))                       0.000     2.875
data arrival time                                                                                                     2.875

clock clock0 (rise edge)                                                                                    2.500     2.500
clock source latency                                                                                        0.000     2.500
clock0.inpad[0] (.input at (1,5))                                                                           0.000     2.500
| (intra 'io' routing)                                                                                      0.894     3.394
| (inter-block routing)                                                                                     0.000     3.394
| (intra 'bram' routing)                                                                                    0.000     3.394
$abc$3838$auto$memory_libmap.cc:1859:emit_port$3316[0].CLK_B2[0] (RS_TDP36K at (7,5))                       0.000     3.394
clock uncertainty                                                                                           0.000     3.394
cell setup time                                                                                            -0.121     3.273
data required time                                                                                                    3.273
---------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                    3.273
data arrival time                                                                                                    -2.875
---------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                           0.399


#Path 79
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[27].E[0] (dffre at (9,7) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.655
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.655
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.655
| (inter-block routing)                                                                                                                                                                                                                                        0.220     2.875
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.960
$auto$memory_libmap.cc:2266:execute$3304[27].E[0] (dffre at (9,7))                                                                                                                                                                                             0.000     2.960
data arrival time                                                                                                                                                                                                                                                        2.960

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[27].C[0] (dffre at (9,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.960
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.403


#Path 80
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[28].E[0] (dffre at (9,7) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.655
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.655
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.655
| (inter-block routing)                                                                                                                                                                                                                                        0.220     2.875
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.960
$auto$memory_libmap.cc:2266:execute$3304[28].E[0] (dffre at (9,7))                                                                                                                                                                                             0.000     2.960
data arrival time                                                                                                                                                                                                                                                        2.960

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[28].C[0] (dffre at (9,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.960
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.403


#Path 81
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[29].E[0] (dffre at (9,7) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.655
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.655
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.655
| (inter-block routing)                                                                                                                                                                                                                                        0.220     2.875
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.960
$auto$memory_libmap.cc:2266:execute$3304[29].E[0] (dffre at (9,7))                                                                                                                                                                                             0.000     2.960
data arrival time                                                                                                                                                                                                                                                        2.960

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[29].C[0] (dffre at (9,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.960
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.403


#Path 82
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[16].E[0] (dffre at (9,6) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.655
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.655
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.655
| (inter-block routing)                                                                                                                                                                                                                                        0.220     2.875
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.960
$auto$memory_libmap.cc:2266:execute$3304[16].E[0] (dffre at (9,6))                                                                                                                                                                                             0.000     2.960
data arrival time                                                                                                                                                                                                                                                        2.960

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[16].C[0] (dffre at (9,6))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.960
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.403


#Path 83
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[25].E[0] (dffre at (9,7) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.655
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.655
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.655
| (inter-block routing)                                                                                                                                                                                                                                        0.220     2.875
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.960
$auto$memory_libmap.cc:2266:execute$3304[25].E[0] (dffre at (9,7))                                                                                                                                                                                             0.000     2.960
data arrival time                                                                                                                                                                                                                                                        2.960

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[25].C[0] (dffre at (9,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.960
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.403


#Path 84
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[24].E[0] (dffre at (9,6) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.655
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.655
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.655
| (inter-block routing)                                                                                                                                                                                                                                        0.220     2.875
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.960
$auto$memory_libmap.cc:2266:execute$3304[24].E[0] (dffre at (9,6))                                                                                                                                                                                             0.000     2.960
data arrival time                                                                                                                                                                                                                                                        2.960

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[24].C[0] (dffre at (9,6))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.960
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.403


#Path 85
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[23].E[0] (dffre at (9,7) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.655
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.655
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.655
| (inter-block routing)                                                                                                                                                                                                                                        0.220     2.875
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.960
$auto$memory_libmap.cc:2266:execute$3304[23].E[0] (dffre at (9,7))                                                                                                                                                                                             0.000     2.960
data arrival time                                                                                                                                                                                                                                                        2.960

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[23].C[0] (dffre at (9,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.960
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.403


#Path 86
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[22].E[0] (dffre at (9,6) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.655
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.655
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.655
| (inter-block routing)                                                                                                                                                                                                                                        0.220     2.875
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.960
$auto$memory_libmap.cc:2266:execute$3304[22].E[0] (dffre at (9,6))                                                                                                                                                                                             0.000     2.960
data arrival time                                                                                                                                                                                                                                                        2.960

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[22].C[0] (dffre at (9,6))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.960
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.403


#Path 87
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[21].E[0] (dffre at (9,6) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.655
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.655
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.655
| (inter-block routing)                                                                                                                                                                                                                                        0.220     2.875
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.960
$auto$memory_libmap.cc:2266:execute$3304[21].E[0] (dffre at (9,6))                                                                                                                                                                                             0.000     2.960
data arrival time                                                                                                                                                                                                                                                        2.960

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[21].C[0] (dffre at (9,6))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.960
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.403


#Path 88
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[20].E[0] (dffre at (9,6) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.655
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.655
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.655
| (inter-block routing)                                                                                                                                                                                                                                        0.220     2.875
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.960
$auto$memory_libmap.cc:2266:execute$3304[20].E[0] (dffre at (9,6))                                                                                                                                                                                             0.000     2.960
data arrival time                                                                                                                                                                                                                                                        2.960

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[20].C[0] (dffre at (9,6))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.960
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.403


#Path 89
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[19].E[0] (dffre at (8,6) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.655
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.655
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.655
| (inter-block routing)                                                                                                                                                                                                                                        0.220     2.875
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.960
$auto$memory_libmap.cc:2266:execute$3304[19].E[0] (dffre at (8,6))                                                                                                                                                                                             0.000     2.960
data arrival time                                                                                                                                                                                                                                                        2.960

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[19].C[0] (dffre at (8,6))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.960
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.403


#Path 90
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[18].E[0] (dffre at (9,6) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.655
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.655
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.655
| (inter-block routing)                                                                                                                                                                                                                                        0.220     2.875
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.960
$auto$memory_libmap.cc:2266:execute$3304[18].E[0] (dffre at (9,6))                                                                                                                                                                                             0.000     2.960
data arrival time                                                                                                                                                                                                                                                        2.960

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[18].C[0] (dffre at (9,6))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.960
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.403


#Path 91
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[17].E[0] (dffre at (8,6) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.655
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.655
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.655
| (inter-block routing)                                                                                                                                                                                                                                        0.220     2.875
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.960
$auto$memory_libmap.cc:2266:execute$3304[17].E[0] (dffre at (8,6))                                                                                                                                                                                             0.000     2.960
data arrival time                                                                                                                                                                                                                                                        2.960

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[17].C[0] (dffre at (8,6))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.960
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.403


#Path 92
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[3].E[0] (dffre at (9,6) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.655
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.655
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.655
| (inter-block routing)                                                                                                                                                                                                                                        0.220     2.875
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.960
$auto$memory_libmap.cc:2266:execute$3304[3].E[0] (dffre at (9,6))                                                                                                                                                                                              0.000     2.960
data arrival time                                                                                                                                                                                                                                                        2.960

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[3].C[0] (dffre at (9,6))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.960
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.403


#Path 93
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[13].E[0] (dffre at (8,6) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.655
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.655
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.655
| (inter-block routing)                                                                                                                                                                                                                                        0.220     2.875
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.960
$auto$memory_libmap.cc:2266:execute$3304[13].E[0] (dffre at (8,6))                                                                                                                                                                                             0.000     2.960
data arrival time                                                                                                                                                                                                                                                        2.960

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[13].C[0] (dffre at (8,6))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.960
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.403


#Path 94
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[12].E[0] (dffre at (8,6) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.655
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.655
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.655
| (inter-block routing)                                                                                                                                                                                                                                        0.220     2.875
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.960
$auto$memory_libmap.cc:2266:execute$3304[12].E[0] (dffre at (8,6))                                                                                                                                                                                             0.000     2.960
data arrival time                                                                                                                                                                                                                                                        2.960

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[12].C[0] (dffre at (8,6))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.960
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.403


#Path 95
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[11].E[0] (dffre at (9,7) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.655
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.655
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.655
| (inter-block routing)                                                                                                                                                                                                                                        0.220     2.875
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.960
$auto$memory_libmap.cc:2266:execute$3304[11].E[0] (dffre at (9,7))                                                                                                                                                                                             0.000     2.960
data arrival time                                                                                                                                                                                                                                                        2.960

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[11].C[0] (dffre at (9,7))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.960
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.403


#Path 96
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[10].E[0] (dffre at (8,6) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.655
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.655
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.655
| (inter-block routing)                                                                                                                                                                                                                                        0.220     2.875
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.960
$auto$memory_libmap.cc:2266:execute$3304[10].E[0] (dffre at (8,6))                                                                                                                                                                                             0.000     2.960
data arrival time                                                                                                                                                                                                                                                        2.960

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[10].C[0] (dffre at (8,6))                                                                                                                                                                                             0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.960
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.403


#Path 97
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[9].E[0] (dffre at (9,6) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.655
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.655
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.655
| (inter-block routing)                                                                                                                                                                                                                                        0.220     2.875
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.960
$auto$memory_libmap.cc:2266:execute$3304[9].E[0] (dffre at (9,6))                                                                                                                                                                                              0.000     2.960
data arrival time                                                                                                                                                                                                                                                        2.960

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[9].C[0] (dffre at (9,6))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.960
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.403


#Path 98
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[8].E[0] (dffre at (8,6) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.655
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.655
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.655
| (inter-block routing)                                                                                                                                                                                                                                        0.220     2.875
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.960
$auto$memory_libmap.cc:2266:execute$3304[8].E[0] (dffre at (8,6))                                                                                                                                                                                              0.000     2.960
data arrival time                                                                                                                                                                                                                                                        2.960

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[8].C[0] (dffre at (8,6))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.960
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.403


#Path 99
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[6].E[0] (dffre at (8,6) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.655
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.655
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.655
| (inter-block routing)                                                                                                                                                                                                                                        0.220     2.875
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.960
$auto$memory_libmap.cc:2266:execute$3304[6].E[0] (dffre at (8,6))                                                                                                                                                                                              0.000     2.960
data arrival time                                                                                                                                                                                                                                                        2.960

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[6].C[0] (dffre at (8,6))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.960
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.403


#Path 100
Startpoint: rce_b.inpad[0] (.input at (10,2) clocked by clock0)
Endpoint  : $auto$memory_libmap.cc:2266:execute$3304[4].E[0] (dffre at (8,6) clocked by clock1)
Path Type : setup

Point                                                                                                                                                                                                                                                           Incr      Path
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
clock clock0 (rise edge)                                                                                                                                                                                                                                       0.000     0.000
clock source latency                                                                                                                                                                                                                                           0.000     0.000
input external delay                                                                                                                                                                                                                                           1.000     1.000
rce_b.inpad[0] (.input at (10,2))                                                                                                                                                                                                                              0.000     1.000
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     1.894
| (inter-block routing)                                                                                                                                                                                                                                        0.457     2.352
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.437
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.in[0] (.names at (6,6))                        0.000     2.437
| (primitive '.names' combinational delay)                                                                                                                                                                                                                     0.218     2.655
$abc$7863$techmap$techmap6982$abc$4244$auto$blifparse.cc:362:parse_blif$4245.$logic_not$/nfs_eda_sw/softwares/Raptor/instl_dir/01_25_2024_09_15_01/bin/../share/yosys/rapidsilicon/genesis3/ffs_map.v:89$6872_Y.out[0] (.names at (6,6))                       0.000     2.655
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     2.655
| (inter-block routing)                                                                                                                                                                                                                                        0.220     2.875
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.085     2.960
$auto$memory_libmap.cc:2266:execute$3304[4].E[0] (dffre at (8,6))                                                                                                                                                                                              0.000     2.960
data arrival time                                                                                                                                                                                                                                                        2.960

clock clock1 (rise edge)                                                                                                                                                                                                                                       2.500     2.500
clock source latency                                                                                                                                                                                                                                           0.000     2.500
clock1.inpad[0] (.input at (5,8))                                                                                                                                                                                                                              0.000     2.500
| (intra 'io' routing)                                                                                                                                                                                                                                         0.894     3.394
| (inter-block routing)                                                                                                                                                                                                                                        0.000     3.394
| (intra 'clb' routing)                                                                                                                                                                                                                                        0.000     3.394
$auto$memory_libmap.cc:2266:execute$3304[4].C[0] (dffre at (8,6))                                                                                                                                                                                              0.000     3.394
clock uncertainty                                                                                                                                                                                                                                              0.000     3.394
cell setup time                                                                                                                                                                                                                                               -0.032     3.363
data required time                                                                                                                                                                                                                                                       3.363
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
data required time                                                                                                                                                                                                                                                       3.363
data arrival time                                                                                                                                                                                                                                                       -2.960
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
slack (MET)                                                                                                                                                                                                                                                              0.403


#End of timing report
