
---------- Begin Simulation Statistics ----------
final_tick                               6730696782000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 205386                       # Simulator instruction rate (inst/s)
host_mem_usage                               17023184                       # Number of bytes of host memory used
host_op_rate                                   213734                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     4.87                       # Real time elapsed on the host
host_tick_rate                              173053646                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     1000024                       # Number of instructions simulated
sim_ops                                       1040681                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000843                       # Number of seconds simulated
sim_ticks                                   842610000                       # Number of ticks simulated
system.cpu.Branches                                 7                       # Number of branches fetched
system.cpu.committedInsts                          24                       # Number of instructions committed
system.cpu.committedOps                            25                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                               25                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                         25                       # Number of busy cycles
system.cpu.num_cc_register_reads                   27                       # number of times the CC registers were read
system.cpu.num_cc_register_writes                  18                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts            7                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                    18                       # Number of integer alu accesses
system.cpu.num_int_insts                           18                       # number of integer instructions
system.cpu.num_int_register_reads                  24                       # number of times the integer registers were read
system.cpu.num_int_register_writes                 17                       # number of times the integer registers were written
system.cpu.num_load_insts                           7                       # Number of load instructions
system.cpu.num_mem_refs                             7                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                        18     72.00%     72.00% # Class of executed instruction
system.cpu.op_class::IntMult                        0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     72.00% # Class of executed instruction
system.cpu.op_class::MemRead                        7     28.00%    100.00% # Class of executed instruction
system.cpu.op_class::MemWrite                       0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                         25                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        30743                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         69820                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads            869865                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes           706854                       # number of cc regfile writes
system.switch_cpus.committedInsts             1000000                       # Number of Instructions Simulated
system.switch_cpus.committedOps               1040656                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.106500                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.106500                       # CPI: Total CPI of All Threads
system.switch_cpus.idleCycles                    3106                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts        13588                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches           317324                       # Number of branches executed
system.switch_cpus.iew.exec_nop                  1973                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.700589                       # Inst execution rate
system.switch_cpus.iew.exec_refs               588582                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores              51291                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles          300117                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts        535832                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts        76926                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts      1760731                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts        537291                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts        19297                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts       1475791                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents            962                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents             0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          12351                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles          1580                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect         8979                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect         4609                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers           1838125                       # num instructions consuming a value
system.switch_cpus.iew.wb_count               1329266                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.499629                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers            918381                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.631031                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent                1334721                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads          1563523                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes          997087                       # number of integer regfile writes
system.switch_cpus.ipc                       0.474721                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.474721                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass           16      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu        887274     59.35%     59.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult         1836      0.12%     59.47% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv           818      0.05%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.52% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead       550633     36.83%     96.35% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite        54514      3.65%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total        1495091                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              590971                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.395274                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          191762     32.45%     32.45% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult            207      0.04%     32.48% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv              15      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     32.49% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead         385628     65.25%     97.74% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         13359      2.26%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses        2086046                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads      5751940                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses      1329266                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes      2476789                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded            1758758                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued           1495091                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined       717983                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued        67396                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined       763077                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples      2103394                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.710799                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.077993                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      1326689     63.07%     63.07% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1       317979     15.12%     78.19% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2       226854     10.79%     88.98% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3       204204      9.71%     98.68% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4        27548      1.31%     99.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          120      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total      2103394                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.709751                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads        19461                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores         3172                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads       535832                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores        76926                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads         2963273                       # number of misc regfile reads
system.switch_cpus.misc_regfile_writes              1                       # number of misc regfile writes
system.switch_cpus.numCycles                  2106500                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                      43                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus.vec_regfile_writes              44                       # number of vector regfile writes
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        70546                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          369                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       141391                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            369                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data            3                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data       299423                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           299426                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data            3                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data       299423                       # number of overall hits
system.cpu.dcache.overall_hits::total          299426                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data            4                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       136078                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         136082                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data            4                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       136078                       # number of overall misses
system.cpu.dcache.overall_misses::total        136082                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   5284405398                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   5284405398                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   5284405398                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   5284405398                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data            7                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data       435501                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       435508                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data            7                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data       435501                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       435508                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.571429                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.312463                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.312467                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.571429                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.312463                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.312467                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 38833.649804                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38832.508326                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 38833.649804                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38832.508326                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       522753                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        25853                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             29146                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets             332                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.935669                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    77.870482                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        70546                       # number of writebacks
system.cpu.dcache.writebacks::total             70546                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        65276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        65276                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        65276                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        65276                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        70802                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        70802                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        70802                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        70802                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   2952476378                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2952476378                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   2952476378                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2952476378                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.162576                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.162573                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.162576                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.162573                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 41700.465778                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 41700.465778                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 41700.465778                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 41700.465778                       # average overall mshr miss latency
system.cpu.dcache.replacements                  70546                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data            3                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data       271015                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          271018                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data            4                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       131391                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        131395                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   5141044800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   5141044800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data            7                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data       402406                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       402413                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.571429                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.326514                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.326518                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 39127.830673                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 39126.639522                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        62030                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        62030                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        69361                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        69361                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   2909309200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2909309200                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.172366                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.172363                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 41944.452935                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41944.452935                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data        28408                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          28408                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data         4687                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         4687                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    143360598                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    143360598                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data        33095                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        33095                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.141623                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.141623                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 30586.856838                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 30586.856838                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data         3246                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3246                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data         1441                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1441                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     43167178                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     43167178                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.043541                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.043541                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 29956.403886                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29956.403886                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 6730696782000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.215560                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              366759                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             70546                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              5.198863                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle      6729854173600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data     0.054654                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   255.160906                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.000213                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.996722                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996936                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          253                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           3554866                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          3554866                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6730696782000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6730696782000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6730696782000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 6730696782000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6730696782000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst           22                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst       332697                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           332719                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst           22                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst       332697                       # number of overall hits
system.cpu.icache.overall_hits::total          332719                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst            2                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst           58                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             60                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst            2                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst           58                       # number of overall misses
system.cpu.icache.overall_misses::total            60                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst      3813600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      3813600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst      3813600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      3813600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst           24                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst       332755                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       332779                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst           24                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst       332755                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       332779                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.083333                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000174                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000180                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.083333                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000174                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000180                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 65751.724138                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        63560                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 65751.724138                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        63560                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          890                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 7                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs   127.142857                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst           21                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst           21                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst           37                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst           37                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst      2832800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      2832800                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst      2832800                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      2832800                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000111                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000111                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000111                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000111                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 76562.162162                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 76562.162162                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 76562.162162                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 76562.162162                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst           22                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst       332697                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          332719                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst            2                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst           58                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            60                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst      3813600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      3813600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst           24                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst       332755                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       332779                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.083333                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000174                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000180                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 65751.724138                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        63560                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst           21                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst           37                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst      2832800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      2832800                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000111                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 76562.162162                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 76562.162162                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 6730696782000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            38.113398                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle      6729854172400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst     1.999999                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    36.113399                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.070534                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.074440                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           39                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           39                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.076172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           2662271                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          2662271                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6730696782000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             2                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6730696782000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6730696782000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 6730696782000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6730696782000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               1                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 6729854182000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF    842600000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data        42605                       # number of demand (read+write) hits
system.l2.demand_hits::total                    42605                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        42605                       # number of overall hits
system.l2.overall_hits::total                   42605                       # number of overall hits
system.l2.demand_misses::.cpu.inst                  2                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data                  4                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.inst           37                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        28197                       # number of demand (read+write) misses
system.l2.demand_misses::total                  28240                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst                 2                       # number of overall misses
system.l2.overall_misses::.cpu.data                 4                       # number of overall misses
system.l2.overall_misses::.switch_cpus.inst           37                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        28197                       # number of overall misses
system.l2.overall_misses::total                 28240                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst      2802800                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data   2585232400                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2588035200                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst      2802800                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data   2585232400                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2588035200                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst                2                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data                4                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.inst           37                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        70802                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                70845                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst               2                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data               4                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst           37                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        70802                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               70845                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data               1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.398251                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.398617                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data              1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.398251                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.398617                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 75751.351351                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 91684.661489                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 91644.305949                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 75751.351351                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 91684.661489                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 91644.305949                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                     16343                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks                1180                       # number of writebacks
system.l2.writebacks::total                      1180                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data         5526                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                5526                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data         5526                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               5526                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst           37                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        22671                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             22708                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher        16718                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst           37                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        22671                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            39426                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst      2621800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data   2237750600                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2240372400                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher   1487931203                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst      2621800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data   2237750600                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3728303603                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.320203                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.320531                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.320203                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.556511                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 70859.459459                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 98705.421022                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98660.049322                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 89001.746800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 70859.459459                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 98705.421022                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94564.591970                       # average overall mshr miss latency
system.l2.replacements                          30745                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks         5923                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total             5923                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks         5923                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total         5923                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        64623                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            64623                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        64623                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        64623                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher        16718                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total          16718                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher   1487931203                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total   1487931203                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 89001.746800                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 89001.746800                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         1036                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1036                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          405                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 405                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     35476000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      35476000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data         1441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              1441                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.281055                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.281055                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 87595.061728                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87595.061728                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          405                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            405                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     33487000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     33487000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.281055                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.281055                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 82683.950617                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 82683.950617                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.cpu.inst            2                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.switch_cpus.inst           37                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total               39                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst      2802800                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total      2802800                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst            2                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.switch_cpus.inst           37                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total             39                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 75751.351351                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 71866.666667                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst           37                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total           37                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst      2621800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total      2621800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.948718                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 70859.459459                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 70859.459459                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        41569                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             41569                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data            4                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.switch_cpus.data        27792                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           27796                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data   2549756400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   2549756400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data            4                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.switch_cpus.data        69361                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         69365                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data            1                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.400686                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.400721                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 91744.257340                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 91731.054828                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data         5526                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total         5526                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data        22266                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        22266                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data   2204263600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2204263600                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.321016                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.320998                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 98996.838229                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98996.838229                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 6730696782000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                   57856                       # number of hwpf issued
system.l2.prefetcher.pfIdentified               58891                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                  424                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                  5261                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED 6730696782000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7027.218877                       # Cycle average of tags in use
system.l2.tags.total_refs                      121481                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     78876                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.540152                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle              6729854800000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    7022.527232                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     4.691645                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.857242                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000573                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.857815                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             2                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          8027                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          963                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         3906                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3158                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000244                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.979858                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2349161                       # Number of tag accesses
system.l2.tags.data_accesses                  2349161                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 6730696782000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      2354.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples     32694.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples        74.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     45159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000111797726                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          143                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          143                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               97225                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               2180                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       39071                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1180                       # Number of write requests accepted
system.mem_ctrls.readBursts                     78142                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     2360                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    215                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     6                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       8.14                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.93                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 78142                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 2360                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3212                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    3731                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    5273                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                    5855                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    7026                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    7484                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                    7330                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                    7347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                    6177                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                    5904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                   4425                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                   3931                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                   2901                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   2532                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   1628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1363                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    620                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    221                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                    169                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                     33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                     22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     16                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     17                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    143                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    149                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    148                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    144                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          143                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     538.888112                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    417.050465                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1178.052780                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511           102     71.33%     71.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           39     27.27%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.70%     99.30% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-14847            1      0.70%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           143                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          143                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.244755                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.229387                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.743202                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              127     88.81%     88.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.70%     89.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               13      9.09%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                1      0.70%     99.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.70%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           143                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   13760                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 5001088                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               151040                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   5935.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    179.25                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     842534400                       # Total gap between requests
system.mem_ctrls.avgGap                      20932.01                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher      2092416                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst         4736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data      2889984                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       148672                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 2483255598.675543785095                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 5620631.134213929996                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 3429800263.467084407806                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 176442244.929445415735                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher        32698                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst           74                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        45370                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         2360                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher   1804281490                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst      2346004                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data   2658546312                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  16467609284                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     55180.18                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     31702.76                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     58597.01                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   6977800.54                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst          256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data          512                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.l2.prefetcher      2092160                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst         4736                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data      2903296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       5000960                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst          256                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst         4736                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total         4992                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       151040                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       151040                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst            2                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data            4                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher        16345                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst           37                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        22682                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          39070                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1180                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1180                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       303818                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data       607636                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.l2.prefetcher   2482951781                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst      5620631                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   3445598794                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       5935082660                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       303818                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst      5620631                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      5924449                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    179252560                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       179252560                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    179252560                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       303818                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data       607636                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher   2482951781                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst      5620631                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   3445598794                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      6114335220                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                77924                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                2323                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         5168                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4430                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         4454                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         5354                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         4496                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4613                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         5257                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         4744                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         5272                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         4668                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         4982                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         5018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         5096                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         4870                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         4748                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         4754                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0           36                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           82                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2           72                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4           34                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          206                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          140                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          244                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          194                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          209                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          432                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          138                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          104                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14           28                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          102                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3152777798                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             292370848                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         4465173806                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                40459.65                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           57301.65                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               57742                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               1473                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.10                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.41                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        21018                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   244.240175                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   176.374281                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   271.691299                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127          176      0.84%      0.84% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        16096     76.58%     77.42% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1661      7.90%     85.32% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          416      1.98%     87.30% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          228      1.08%     88.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          232      1.10%     89.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          147      0.70%     90.19% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          149      0.71%     90.90% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1913      9.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        21018                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               4987136                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             148672                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             5918.676493                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              176.442245                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   35.73                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               34.70                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.03                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               73.79                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 6730696782000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    108580058.496000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    53557601.328000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   254872894.752000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  4436484.864000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 69617729.664000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 425723486.496000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 16100807.520000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  932889063.120000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1107.142169                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     33403451                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     28080000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    781116549                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    112994481.600000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    55736515.296000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   260822951.424000                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  7382270.112000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 69617729.664000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 418975514.496000                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 21774405.576000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  947303868.168000                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower  1124.249496                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE     46041208                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     28080000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    768478792                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 6730696782000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              38664                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1180                       # Transaction distribution
system.membus.trans_dist::CleanEvict            29563                       # Transaction distribution
system.membus.trans_dist::ReadExReq               405                       # Transaction distribution
system.membus.trans_dist::ReadExResp              405                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq          38672                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       108889                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 108889                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      5151872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 5151872                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             39077                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   39077    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               39077                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 6730696782000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           100461485                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              11.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy          357397084                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             42.4                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups          525442                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted       418640                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        12330                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups       142703                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits          142466                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.833921                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed           38283                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            1                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups        41442                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        35874                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses         5568                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted          344                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts       680523                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        12312                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples      1908001                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.545780                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.256861                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      1544545     80.95%     80.95% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1        87484      4.59%     85.54% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2        64773      3.39%     88.93% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3        20478      1.07%     90.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       190721     10.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total      1908001                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted      1000692                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted        1041348                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs              360584                       # Number of memory references committed
system.switch_cpus.commit.loads                327489                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches             242421                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer              831493                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls         13079                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu       678821     65.19%     65.19% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult         1351      0.13%     65.32% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv          592      0.06%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.37% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead       327489     31.45%     96.82% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite        33095      3.18%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total      1041348                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       190721                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles            73195                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       1685698                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles            261170                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles         70971                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          12351                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved       125515                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred            61                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts        1913992                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts         89333                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6730696782000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6730696782000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        10990                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts                2144298                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches              525442                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches       216623                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               2079322                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles           24762                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.miscStallCycles          253                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles          413                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles           35                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines            332756                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes            43                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples      2103394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      1.056986                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.271423                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          1614896     76.78%     76.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1            54150      2.57%     79.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2            62265      2.96%     82.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3            96814      4.60%     86.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4            86999      4.14%     91.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            10435      0.50%     91.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6            12012      0.57%     92.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7            44692      2.12%     94.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           121131      5.76%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total      2103394                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.249438                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.017944                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6730696782000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 6730696782000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads               11526                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads          208305                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           15                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores          43829                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads          195                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache          22719                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF    842610000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          12351                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles           133550                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles          824814                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles            269614                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles        863056                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts        1800727                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts         44160                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          3916                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          64570                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents            134                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.fullRegistersEvents       819711                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands      2277817                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups             3118221                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups          1933461                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps       1375011                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps           902630                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            372493                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                  3439151                       # The number of ROB reads
system.switch_cpus.rob.writes                 3640008                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts          1000000                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps            1040656                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp             69400                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty         7103                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        64623                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           29565                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq            22682                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             1441                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            1441                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq            39                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        69365                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port           78                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       212154                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                212232                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         4992                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     18092544                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               18097536                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           53427                       # Total snoops (count)
system.tol2bus.snoopTraffic                    151040                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           124272                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002969                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.054410                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 123903     99.70%     99.70% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    369      0.30%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             124272                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 6730696782000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          169427600                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             20.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy             74000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         141596000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            16.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               6738751586800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 236933                       # Simulator instruction rate (inst/s)
host_mem_usage                               17023184                       # Number of bytes of host memory used
host_op_rate                                   246616                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    46.43                       # Real time elapsed on the host
host_tick_rate                              173494688                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000027                       # Number of instructions simulated
sim_ops                                      11449577                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008055                       # Number of seconds simulated
sim_ticks                                  8054804800                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     0                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       389517                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        778985                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads           8571597                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          6940224                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000003                       # Number of Instructions Simulated
system.switch_cpus.committedOps              10408896                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       2.013701                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 2.013701                       # CPI: Total CPI of All Threads
system.switch_cpus.iew.branchMispredicts        97750                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          3049255                       # Number of branches executed
system.switch_cpus.iew.exec_nop                 13184                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             0.705956                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5670078                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores             452162                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         2365471                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       5045114                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts            0                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts       589061                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     16293049                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       5217916                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts       139971                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      14215837                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           8659                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents           371                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles          92304                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles         15113                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents          130                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect        52181                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect        45569                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          17989735                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              12827557                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.498671                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers           8970964                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               0.637014                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               12868158                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         15010622                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes         9649024                       # number of integer regfile writes
system.switch_cpus.ipc                       0.496598                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.496598                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu       8540688     59.49%     59.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        16247      0.11%     59.61% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          6101      0.04%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     59.65% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      5321568     37.07%     96.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite       471201      3.28%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       14355805                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses               0                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt             5572600                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.388177                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu         1759019     31.57%     31.57% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult            923      0.02%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv              13      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu              0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt              0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc             0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     31.58% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead        3712760     66.63%     98.21% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         99885      1.79%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       19928405                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     54935152                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     12827557                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     22151046                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           16279865                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          14355805                       # Number of instructions issued
system.switch_cpus.iq.iqSquashedInstsExamined      5871058                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       513927                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedOperandsExamined      6186006                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     20137012                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     0.712906                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     1.067514                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0     12569045     62.42%     62.42% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      3172386     15.75%     78.17% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      2235478     11.10%     89.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1928909      9.58%     98.85% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4       230234      1.14%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5          960      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            5                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     20137012                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   0.712906                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       203815                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores        55906                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      5045114                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores       589061                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        27849858                       # number of misc regfile reads
system.switch_cpus.numCycles                 20137012                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       719970                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         3375                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1439937                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           3375                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.switch_cpus.data      2828955                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          2828955                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      2828955                       # number of overall hits
system.cpu.dcache.overall_hits::total         2828955                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data      1397254                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        1397254                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1397254                       # number of overall misses
system.cpu.dcache.overall_misses::total       1397254                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  53177433030                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  53177433030                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  53177433030                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  53177433030                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      4226209                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4226209                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4226209                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4226209                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.330616                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.330616                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.330616                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.330616                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 38058.529823                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 38058.529823                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 38058.529823                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 38058.529823                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      4973537                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       253319                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            292287                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            3393                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    17.015936                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    74.659299                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       719970                       # number of writebacks
system.cpu.dcache.writebacks::total            719970                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data       677288                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       677288                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data       677288                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       677288                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       719966                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       719966                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       719966                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       719966                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  29293477317                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  29293477317                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  29293477317                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  29293477317                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.170357                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.170357                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.170357                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.170357                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 40687.306508                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 40687.306508                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 40687.306508                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40687.306508                       # average overall mshr miss latency
system.cpu.dcache.replacements                 719970                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      2559990                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2559990                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1349031                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       1349031                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data  51637000800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  51637000800                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3909021                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3909021                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.345107                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.345107                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 38277.104677                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 38277.104677                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data       644094                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       644094                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       704937                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       704937                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data  28819246000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  28819246000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.180336                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.180336                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 40882.016407                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 40882.016407                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data       268965                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total         268965                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        48223                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        48223                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   1540432230                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1540432230                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data       317188                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total       317188                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.152033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.152033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 31943.931941                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31943.931941                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data        33194                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        33194                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        15029                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15029                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    474231317                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    474231317                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.047382                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.047382                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 31554.415929                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31554.415929                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8054804800                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             3552394                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            720226                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              4.932332                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data          256                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.switch_cpus.data            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          253                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          34529642                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         34529642                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8054804800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8054804800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8054804800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8054804800                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8054804800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      3021101                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3021101                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3021101                       # number of overall hits
system.cpu.icache.overall_hits::total         3021101                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst            1                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total              1                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst            1                       # number of overall misses
system.cpu.icache.overall_misses::total             1                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst        90800                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total        90800                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst        90800                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total        90800                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      3021102                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3021102                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3021102                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3021102                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst        90800                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total        90800                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst        90800                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total        90800                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst            1                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst        90400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total        90400                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst        90400                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total        90400                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000000                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000000                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst        90400                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total        90400                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst        90400                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total        90400                       # average overall mshr miss latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3021101                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3021101                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst            1                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total             1                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst        90800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total        90800                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3021102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3021102                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst        90800                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total        90800                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total            1                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst        90400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total        90400                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst        90400                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total        90400                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8054804800                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            39.133533                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3353860                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                40                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          83846.500000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst            2                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    37.133533                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.003906                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.072526                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.076433                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           40                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           40                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.078125                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          24168817                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         24168817                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8054804800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8054804800                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8054804800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8054804800                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8054804800                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   8054804800                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       400                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.data       438794                       # number of demand (read+write) hits
system.l2.demand_hits::total                   438794                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data       438794                       # number of overall hits
system.l2.overall_hits::total                  438794                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst            1                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data       281172                       # number of demand (read+write) misses
system.l2.demand_misses::total                 281173                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst            1                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data       281172                       # number of overall misses
system.l2.overall_misses::total                281173                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst        89600                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data  25534423200                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      25534512800                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst        89600                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data  25534423200                       # number of overall miss cycles
system.l2.overall_miss_latency::total     25534512800                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst            1                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data       719966                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               719967                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst            1                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data       719966                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              719967                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.390535                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.390536                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.390535                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.390536                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst        89600                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 90814.246084                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 90814.241766                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst        89600                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 90814.246084                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 90814.241766                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  4                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs              4                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                    164450                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks               10551                       # number of writebacks
system.l2.writebacks::total                     10551                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.data        56273                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total               56273                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.data        56273                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total              56273                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst            1                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data       224899                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            224900                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       167827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst            1                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data       224899                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           392727                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst        84800                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data  22072231000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  22072315800                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  14948324658                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst        84800                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data  22072231000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  37020640458                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.312374                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.312375                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.312374                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.545479                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst        84800                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 98142.859684                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 98142.800356                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 89069.843696                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst        84800                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 98142.859684                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 94265.585147                       # average overall mshr miss latency
system.l2.replacements                         389515                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        50850                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            50850                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        50850                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        50850                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       669120                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           669120                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       669120                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       669120                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       167827                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         167827                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  14948324658                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  14948324658                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 89069.843696                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 89069.843696                       # average HardPFReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data        10563                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10563                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         4466                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                4466                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    394912800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     394912800                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        15029                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             15029                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.297159                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.297159                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 88426.511420                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 88426.511420                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         4466                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           4466                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    373009600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    373009600                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.297159                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.297159                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 83522.077922                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 83522.077922                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_misses::.switch_cpus.inst            1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total                1                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst        89600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total        89600                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst            1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total              1                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total             1                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst        89600                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total        89600                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total            1                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst        84800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total        84800                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst        84800                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total        84800                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data       428231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            428231                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data       276706                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          276706                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data  25139510400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  25139510400                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data       704937                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        704937                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.392526                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.392526                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 90852.783821                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90852.783821                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus.data        56273                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        56273                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data       220433                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       220433                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data  21699221400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  21699221400                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.312699                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.312699                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 98439.078541                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 98439.078541                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8054804800                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfIssued                  583187                       # number of hwpf issued
system.l2.prefetcher.pfIdentified              594198                       # number of prefetch candidates identified
system.l2.prefetcher.pfBufferHit                 4483                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 52726                       # number of prefetches that crossed the page
system.l2.prefetcher.power_state.pwrStateResidencyTicks::UNDEFINED   8054804800                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8042.386791                       # Cycle average of tags in use
system.l2.tags.total_refs                     1331365                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    892571                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.491607                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks    8037.362798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher     5.023993                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.981123                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.000613                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.981737                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             8                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          7981                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            2                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          634                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1         4169                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         3165                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           13                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.000977                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.974243                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  23923534                       # Number of tag accesses
system.l2.tags.data_accesses                 23923534                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8054804800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     21049.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    328857.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples    447186.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000016842                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000134528590                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1299                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1299                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              968567                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              19822                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      389468                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10551                       # Number of write requests accepted
system.mem_ctrls.readBursts                    778936                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    21102                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2891                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    53                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       8.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.20                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                778936                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                21102                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   30650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   35528                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   53531                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   59679                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   72104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   76575                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   73834                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   73640                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                   60739                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   57840                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  43666                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  39347                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  28339                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  24464                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  15832                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                  13373                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   7091                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   5764                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                   1961                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1556                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                    241                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                    183                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                     64                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                     38                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    106                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1142                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1306                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1325                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1315                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1319                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1322                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1318                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1316                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1321                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1317                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1314                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                    156                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     43                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1299                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     597.768283                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    526.278523                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    296.285015                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127            11      0.85%      0.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          105      8.08%      8.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383          213     16.40%     25.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511          253     19.48%     44.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639          224     17.24%     62.05% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767          174     13.39%     75.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895          120      9.24%     84.68% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023           79      6.08%     90.76% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151           55      4.23%     95.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279           29      2.23%     97.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407           20      1.54%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535            6      0.46%     99.23% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663            7      0.54%     99.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919            1      0.08%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            1      0.08%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.08%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1299                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1299                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.204003                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.191717                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.658557                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1173     90.30%     90.30% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               15      1.15%     91.45% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               91      7.01%     98.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               13      1.00%     99.46% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                6      0.46%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.08%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1299                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  185024                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                49851904                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1350528                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   6189.09                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    167.67                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    8054573600                       # Total gap between requests
system.mem_ctrls.avgGap                      20135.48                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.l2.prefetcher     21046848                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst          128                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data     28620096                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1347136                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.l2.prefetcher 2612955685.779002189636                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 15891.136182468381                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 3553170649.150926113129                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 167246262.752388477325                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.l2.prefetcher       328904                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst            2                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data       450030                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        21102                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.l2.prefetcher  18116943673                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst        93004                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data  26168933911                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 193950686148                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.l2.prefetcher     55082.77                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     46502.00                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     58149.31                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   9191104.45                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.l2.prefetcher     21050368                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst          128                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data     28802304                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      49852800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total          128                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1350528                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1350528                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.l2.prefetcher       164456                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst            1                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data       225018                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         389475                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10551                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10551                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.l2.prefetcher   2613392692                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.inst        15891                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data   3575791682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       6189200265                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst        15891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total        15891                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    167667378                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       167667378                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    167667378                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.l2.prefetcher   2613392692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst        15891                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data   3575791682                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      6356867643                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               776048                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               21049                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        50422                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        45102                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        44576                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        53208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        45398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        46872                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        51906                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        47853                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        51108                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        47397                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        49670                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        48487                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        51059                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        49398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        46986                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        46606                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          342                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          396                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          308                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          582                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          286                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1699                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         2657                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1312                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         2430                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1698                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         2629                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         4152                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          432                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          284                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          356                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             31215770172                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            2911732096                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        44285970588                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                40224.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3752.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           57066.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              578103                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              14241                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.49                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           67.66                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       204756                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   249.148528                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   178.822733                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   276.566075                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1311      0.64%      0.64% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255       155632     76.01%     76.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383        16445      8.03%     84.68% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         4340      2.12%     86.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2410      1.18%     87.98% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1989      0.97%     88.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         1634      0.80%     89.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         1480      0.72%     90.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        19515      9.53%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       204756                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              49667072                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1347136                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             6166.142226                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              167.246263                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 17057.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   37.13                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead               36.15                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.98                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               74.31                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8054804800                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy    1055710865.664002                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    521093255.760000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   2550410053.631998                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  38575032.384000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 666525300.672002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 4055041355.903992                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 166412215.871999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  9053768079.888002                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower  1124.020793                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE    346555252                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    268840000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   7439409548                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy    1101498652.800002                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    543698838.144000                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   2585931693.408003                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  68516217.504000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 666525300.672002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 4027641370.367994                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 189453112.799999                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  9183265185.696005                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower  1140.097794                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE    398745143                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    268840000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   7387219657                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8054804800                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             385010                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10551                       # Transaction distribution
system.membus.trans_dist::CleanEvict           378966                       # Transaction distribution
system.membus.trans_dist::ReadExReq              4466                       # Transaction distribution
system.membus.trans_dist::ReadExResp             4466                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq         385002                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1168461                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1168461                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     51203456                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                51203456                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            389468                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  389468    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              389468                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8054804800                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          1093149203                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              13.6                       # Layer utilization (%)
system.membus.respLayer1.occupancy         3563311324                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             44.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         4680256                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      3783303                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect        92201                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      1355818                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1353799                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     99.851086                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          345069                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect            7                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       347774                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits       331742                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses        16032                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted         1194                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts      5617472                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.branchMispredicts        92200                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     18570990                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     0.560816                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     1.277987                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0     14999151     80.77%     80.77% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1       817291      4.40%     85.17% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       612970      3.30%     88.47% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3       194642      1.05%     89.52% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4      1946936     10.48%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            4                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     18570990                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10006008                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       10414901                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3612510                       # Number of memory references committed
system.switch_cpus.commit.loads               3295322                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                   0                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2416581                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating                  0                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer             8309080                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        126842                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu      6785431     65.15%     65.15% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        11820      0.11%     65.26% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv         5140      0.05%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.31% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      3295322     31.64%     96.95% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite       317188      3.05%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     10414901                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples      1946936                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles           649795                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles      16416492                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           2289735                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        688686                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles          92304                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1204405                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred             2                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       17338873                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        567947                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.instHits                     0                       # ITB inst hits
system.switch_cpus.dtb.instMisses                   0                       # ITB inst misses
system.switch_cpus.dtb.readHits                     0                       # DTB read hits
system.switch_cpus.dtb.readMisses                   0                       # DTB read misses
system.switch_cpus.dtb.writeHits                    0                       # DTB write hits
system.switch_cpus.dtb.writeMisses                  0                       # DTB write misses
system.switch_cpus.dtb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.dtb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.dtb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.dtb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8054804800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8054804800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles        66432                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               18922472                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             4680256                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      2030610                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles              19978275                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles          184610                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.cacheLines           3021102                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes             1                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     20137012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      0.972195                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     2.172746                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0         15734559     78.14%     78.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           482379      2.40%     80.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           598262      2.97%     83.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           940330      4.67%     88.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           771584      3.83%     92.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5            82338      0.41%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           104731      0.52%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           431831      2.14%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8           990998      4.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     20137012                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.232421                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                0.939686                       # Number of inst fetches per cycle
system.switch_cpus.itb.instHits                     0                       # ITB inst hits
system.switch_cpus.itb.instMisses                   0                       # ITB inst misses
system.switch_cpus.itb.readHits                     0                       # DTB read hits
system.switch_cpus.itb.readMisses                   0                       # DTB read misses
system.switch_cpus.itb.writeHits                    0                       # DTB write hits
system.switch_cpus.itb.writeMisses                  0                       # DTB write misses
system.switch_cpus.itb.inserts                      0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.flushTlb                     0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flushTlbMva                  0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flushTlbMvaAsid              0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.flushTlbAsid                 0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flushedEntries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.alignFaults                  0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.prefetchFaults               0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.domainFaults                 0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.permsFaults                  0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.readAccesses                 0                       # DTB read accesses
system.switch_cpus.itb.writeAccesses                0                       # DTB write accesses
system.switch_cpus.itb.instAccesses                 0                       # ITB inst accesses
system.switch_cpus.itb.hits                         0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.misses                       0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.accesses                     0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8054804800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8054804800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              120812                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         1749822                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses           26                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation          130                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores         271875                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads          911                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache         225503                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   8054804800                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles          92304                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          1193614                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         7565791                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           2415326                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       8869977                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       16556715                       # Number of instructions processed by rename
system.switch_cpus.rename.squashedInsts        291436                       # Number of squashed instructions processed by rename
system.switch_cpus.rename.ROBFullEvents         37201                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents         662647                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           1884                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents            100                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.fullRegistersEvents      8427095                       # Number of times there has been no free registers
system.switch_cpus.rename.renamedOperands     21274605                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            28827458                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         17560817                       # Number of integer rename lookups
system.switch_cpus.rename.committedMaps      13807666                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps          7467075                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               0                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            0                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts           3818284                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 32656427                       # The number of ROB reads
system.switch_cpus.rob.writes                33636413                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000003                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           10408896                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            704942                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        61401                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       669120                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          378964                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           229797                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            15029                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           15029                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq             1                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       704937                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port            2                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2159906                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2159908                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port          128                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    184312320                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              184312448                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          619312                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1350528                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1339279                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.002520                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.050136                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1335904     99.75%     99.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   3375      0.25%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1339279                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8054804800                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1727926800                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             21.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy              2000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1439940000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization            17.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
