<html>
  <head>
    <link rel="stylesheet" href="connectivity_table_styles.css">
  </head>
  <body>
    <h3>Instance Name: <span style="font-weight:normal">sa_w_arb_m</span>
    </h3>
    <h3>Module: <span style="font-weight:normal">sa_w_arb</span>
    </h3>
    <h3>Instance Hierarchy: <span style="font-weight:normal">
        <a href="instruction_cache.html">instruction_cache</a>.<a href="instruction_cache.sa_w_arb_m.html">sa_w_arb_m</a>
      </span>
    </h3>
    <table>
      <thead>
        <tr>
          <td>Variable Name</td>
          <td>Variable Info</td>
          <td>Driver</td>
          <td>Load</td>
        </tr>
      </thead>
      <tbody>
        <tr>
          <td rowspan="1" id="i_ubit_upd_sa_set_addr">
            <p>i_ubit_upd_sa_set_addr</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__sa_w_arb.v.html#6">src/sa_w_arb.v, 6:45</a>
            </p>
          </td>
          <td>
            <h4>tc_set_bits</h4>
            <p>
              <a href="instruction_cache.html#tc_set_bits">instruction_cache.tc_set_bits</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#97">src/instruction_cache.v:97</a>
            </p>
          </td>
          <td>
            <h4>o_w_set_addr</h4>
            <p>
              <a href="instruction_cache.sa_w_arb_m.html#o_w_set_addr">instruction_cache.sa_w_arb_m.o_w_set_addr</a>
            </p>
            <p>Examine RTL: <a href="src__sa_w_arb.v.html#32">src/sa_w_arb.v:32</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_ubit_upd_sa_data">
            <p>i_ubit_upd_sa_data</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__sa_w_arb.v.html#7">src/sa_w_arb.v, 7:45</a>
            </p>
          </td>
          <td>
            <h4>ubu_sa_w_data</h4>
            <p>
              <a href="instruction_cache.html#ubu_sa_w_data">instruction_cache.ubu_sa_w_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#98">src/instruction_cache.v:98</a>
            </p>
          </td>
          <td>
            <h4>o_w_data</h4>
            <p>
              <a href="instruction_cache.sa_w_arb_m.html#o_w_data">instruction_cache.sa_w_arb_m.o_w_data</a>
            </p>
            <p>Examine RTL: <a href="src__sa_w_arb.v.html#33">src/sa_w_arb.v:33</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_ubit_upd_sa_mask">
            <p>i_ubit_upd_sa_mask</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__sa_w_arb.v.html#8">src/sa_w_arb.v, 8:45</a>
            </p>
          </td>
          <td>
            <h4>ubu_sa_w_mask</h4>
            <p>
              <a href="instruction_cache.html#ubu_sa_w_mask">instruction_cache.ubu_sa_w_mask</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#99">src/instruction_cache.v:99</a>
            </p>
          </td>
          <td>
            <h4>o_w_mask</h4>
            <p>
              <a href="instruction_cache.sa_w_arb_m.html#o_w_mask">instruction_cache.sa_w_arb_m.o_w_mask</a>
            </p>
            <p>Examine RTL: <a href="src__sa_w_arb.v.html#34">src/sa_w_arb.v:34</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_ubit_upd_sa_valid">
            <p>i_ubit_upd_sa_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__sa_w_arb.v.html#9">src/sa_w_arb.v, 9:45</a>
            </p>
          </td>
          <td>
            <h4>ubu_valid</h4>
            <p>
              <a href="instruction_cache.html#ubu_valid">instruction_cache.ubu_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#100">src/instruction_cache.v:100</a>
            </p>
          </td>
          <td>
            <h4>o_w_valid</h4>
            <p>
              <a href="instruction_cache.sa_w_arb_m.html#o_w_valid">instruction_cache.sa_w_arb_m.o_w_valid</a>
            </p>
            <p>Examine RTL: <a href="src__sa_w_arb.v.html#35">src/sa_w_arb.v:35</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_miss_write_set_addr">
            <p>i_miss_write_set_addr</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__sa_w_arb.v.html#12">src/sa_w_arb.v, 12:45</a>
            </p>
          </td>
          <td>
            <h4>cmh_w_sa_set_addr</h4>
            <p>
              <a href="instruction_cache.html#cmh_w_sa_set_addr">instruction_cache.cmh_w_sa_set_addr</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#102">src/instruction_cache.v:102</a>
            </p>
          </td>
          <td>
            <h4>o_w_set_addr</h4>
            <p>
              <a href="instruction_cache.sa_w_arb_m.html#o_w_set_addr">instruction_cache.sa_w_arb_m.o_w_set_addr</a>
            </p>
            <p>Examine RTL: <a href="src__sa_w_arb.v.html#38">src/sa_w_arb.v:38</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_miss_write_data">
            <p>i_miss_write_data</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__sa_w_arb.v.html#13">src/sa_w_arb.v, 13:45</a>
            </p>
          </td>
          <td>
            <h4>cmh_w_sa_data</h4>
            <p>
              <a href="instruction_cache.html#cmh_w_sa_data">instruction_cache.cmh_w_sa_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#103">src/instruction_cache.v:103</a>
            </p>
          </td>
          <td>
            <h4>o_w_data</h4>
            <p>
              <a href="instruction_cache.sa_w_arb_m.html#o_w_data">instruction_cache.sa_w_arb_m.o_w_data</a>
            </p>
            <p>Examine RTL: <a href="src__sa_w_arb.v.html#39">src/sa_w_arb.v:39</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_miss_write_mask">
            <p>i_miss_write_mask</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__sa_w_arb.v.html#14">src/sa_w_arb.v, 14:45</a>
            </p>
          </td>
          <td>
            <h4>cmh_w_sa_blocks_mask</h4>
            <p>
              <a href="instruction_cache.html#cmh_w_sa_blocks_mask">instruction_cache.cmh_w_sa_blocks_mask</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#104">src/instruction_cache.v:104</a>
            </p>
          </td>
          <td>
            <h4>o_w_mask</h4>
            <p>
              <a href="instruction_cache.sa_w_arb_m.html#o_w_mask">instruction_cache.sa_w_arb_m.o_w_mask</a>
            </p>
            <p>Examine RTL: <a href="src__sa_w_arb.v.html#40">src/sa_w_arb.v:40</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_miss_if_valid">
            <p>i_miss_if_valid</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__sa_w_arb.v.html#15">src/sa_w_arb.v, 15:45</a>
            </p>
          </td>
          <td>
            <h4>cmh_w_sa_valid</h4>
            <p>
              <a href="instruction_cache.html#cmh_w_sa_valid">instruction_cache.cmh_w_sa_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#105">src/instruction_cache.v:105</a>
            </p>
          </td>
          <td>
            <h4>o_w_valid</h4>
            <p>
              <a href="instruction_cache.sa_w_arb_m.html#o_w_valid">instruction_cache.sa_w_arb_m.o_w_valid</a>
            </p>
            <p>Examine RTL: <a href="src__sa_w_arb.v.html#41">src/sa_w_arb.v:41</a>
            </p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="i_miss_state">
            <p>i_miss_state</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, input</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__sa_w_arb.v.html#17">src/sa_w_arb.v, 17:45</a>
            </p>
          </td>
          <td>
            <h4>glb_miss_state</h4>
            <p>
              <a href="instruction_cache.html#glb_miss_state">instruction_cache.glb_miss_state</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#107">src/instruction_cache.v:107</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="o_w_set_addr">
            <p>o_w_set_addr</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__sa_w_arb.v.html#19">src/sa_w_arb.v, 19:45</a>
            </p>
          </td>
          <td>
            <h4>i_ubit_upd_sa_set_addr</h4>
            <p>
              <a href="instruction_cache.sa_w_arb_m.html#i_ubit_upd_sa_set_addr">instruction_cache.sa_w_arb_m.i_ubit_upd_sa_set_addr</a>
            </p>
            <p>Examine RTL: <a href="src__sa_w_arb.v.html#32">src/sa_w_arb.v:32</a>
            </p>
          </td>
          <td>
            <h4>sawb_w_set_addr</h4>
            <p>
              <a href="instruction_cache.html#sawb_w_set_addr">instruction_cache.sawb_w_set_addr</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#109">src/instruction_cache.v:109</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_miss_write_set_addr</h4>
            <p>
              <a href="instruction_cache.sa_w_arb_m.html#i_miss_write_set_addr">instruction_cache.sa_w_arb_m.i_miss_write_set_addr</a>
            </p>
            <p>Examine RTL: <a href="src__sa_w_arb.v.html#38">src/sa_w_arb.v:38</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>4'h0</p>
            <p>Examine RTL: <a href="src__sa_w_arb.v.html#44">src/sa_w_arb.v:44</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="o_w_data">
            <p>o_w_data</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [7:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__sa_w_arb.v.html#20">src/sa_w_arb.v, 20:45</a>
            </p>
          </td>
          <td>
            <h4>i_ubit_upd_sa_data</h4>
            <p>
              <a href="instruction_cache.sa_w_arb_m.html#i_ubit_upd_sa_data">instruction_cache.sa_w_arb_m.i_ubit_upd_sa_data</a>
            </p>
            <p>Examine RTL: <a href="src__sa_w_arb.v.html#33">src/sa_w_arb.v:33</a>
            </p>
          </td>
          <td>
            <h4>sawb_w_data</h4>
            <p>
              <a href="instruction_cache.html#sawb_w_data">instruction_cache.sawb_w_data</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#110">src/instruction_cache.v:110</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_miss_write_data</h4>
            <p>
              <a href="instruction_cache.sa_w_arb_m.html#i_miss_write_data">instruction_cache.sa_w_arb_m.i_miss_write_data</a>
            </p>
            <p>Examine RTL: <a href="src__sa_w_arb.v.html#39">src/sa_w_arb.v:39</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>8'h0</p>
            <p>Examine RTL: <a href="src__sa_w_arb.v.html#45">src/sa_w_arb.v:45</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="o_w_mask">
            <p>o_w_mask</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [3:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__sa_w_arb.v.html#21">src/sa_w_arb.v, 21:45</a>
            </p>
          </td>
          <td>
            <h4>i_ubit_upd_sa_mask</h4>
            <p>
              <a href="instruction_cache.sa_w_arb_m.html#i_ubit_upd_sa_mask">instruction_cache.sa_w_arb_m.i_ubit_upd_sa_mask</a>
            </p>
            <p>Examine RTL: <a href="src__sa_w_arb.v.html#34">src/sa_w_arb.v:34</a>
            </p>
          </td>
          <td>
            <h4>sawb_w_mask</h4>
            <p>
              <a href="instruction_cache.html#sawb_w_mask">instruction_cache.sawb_w_mask</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#111">src/instruction_cache.v:111</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_miss_write_mask</h4>
            <p>
              <a href="instruction_cache.sa_w_arb_m.html#i_miss_write_mask">instruction_cache.sa_w_arb_m.i_miss_write_mask</a>
            </p>
            <p>Examine RTL: <a href="src__sa_w_arb.v.html#40">src/sa_w_arb.v:40</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>4'h0</p>
            <p>Examine RTL: <a href="src__sa_w_arb.v.html#46">src/sa_w_arb.v:46</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="3" id="o_w_valid">
            <p>o_w_valid</p>
          </td>
          <td rowspan="3">
            <p>
              <strong>type</strong>: logic, output</p>
            <p>
              <strong>dim</strong>: [0:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__sa_w_arb.v.html#22">src/sa_w_arb.v, 22:45</a>
            </p>
          </td>
          <td>
            <h4>i_ubit_upd_sa_valid</h4>
            <p>
              <a href="instruction_cache.sa_w_arb_m.html#i_ubit_upd_sa_valid">instruction_cache.sa_w_arb_m.i_ubit_upd_sa_valid</a>
            </p>
            <p>Examine RTL: <a href="src__sa_w_arb.v.html#35">src/sa_w_arb.v:35</a>
            </p>
          </td>
          <td>
            <h4>sawb_w_valid</h4>
            <p>
              <a href="instruction_cache.html#sawb_w_valid">instruction_cache.sawb_w_valid</a>
            </p>
            <p>Examine RTL: <a href="src__instruction_cache.v.html#112">src/instruction_cache.v:112</a>
            </p>
          </td>
        </tr>
        <tr>
          <td>
            <h4>i_miss_if_valid</h4>
            <p>
              <a href="instruction_cache.sa_w_arb_m.html#i_miss_if_valid">instruction_cache.sa_w_arb_m.i_miss_if_valid</a>
            </p>
            <p>Examine RTL: <a href="src__sa_w_arb.v.html#41">src/sa_w_arb.v:41</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td>
            <p>1'h0</p>
            <p>Examine RTL: <a href="src__sa_w_arb.v.html#47">src/sa_w_arb.v:47</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="SET_ADDR_WIDTH">
            <p>SET_ADDR_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__sa_w_arb.v.html#25">src/sa_w_arb.v, 25:16</a>
            </p>
          </td>
          <td>
            <p>32'sh4</p>
            <p>Examine RTL: <a href="src__sa_w_arb.v.html#25">src/sa_w_arb.v:25</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="SA_WORD_WIDTH">
            <p>SA_WORD_WIDTH</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__sa_w_arb.v.html#26">src/sa_w_arb.v, 26:16</a>
            </p>
          </td>
          <td>
            <p>32'sh8</p>
            <p>Examine RTL: <a href="src__sa_w_arb.v.html#26">src/sa_w_arb.v:26</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
        <tr>
          <td rowspan="1" id="NUM_WAYS">
            <p>NUM_WAYS</p>
          </td>
          <td rowspan="1">
            <p>
              <strong>type</strong>: logic, localparam</p>
            <p>
              <strong>dim</strong>: [31:0]</p>
            <p>
              <strong>loc</strong>: <a href="src__sa_w_arb.v.html#27">src/sa_w_arb.v, 27:16</a>
            </p>
          </td>
          <td>
            <p>32'sh4</p>
            <p>Examine RTL: <a href="src__sa_w_arb.v.html#27">src/sa_w_arb.v:27</a>
            </p>
          </td>
          <td>
            <p>None</p>
          </td>
        </tr>
      </tbody>
    </table>
  </body>
  <p>
    <a href="index.html">Design Hierarchy Index</a>
  </p>
</html>