#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xd83eb0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xd52320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xd59a90 .functor NOT 1, L_0xdafc30, C4<0>, C4<0>, C4<0>;
L_0xdafa10 .functor XOR 2, L_0xdaf8b0, L_0xdaf970, C4<00>, C4<00>;
L_0xdafb20 .functor XOR 2, L_0xdafa10, L_0xdafa80, C4<00>, C4<00>;
v0xdac310_0 .net *"_ivl_10", 1 0, L_0xdafa80;  1 drivers
v0xdac410_0 .net *"_ivl_12", 1 0, L_0xdafb20;  1 drivers
v0xdac4f0_0 .net *"_ivl_2", 1 0, L_0xdaf7f0;  1 drivers
v0xdac5b0_0 .net *"_ivl_4", 1 0, L_0xdaf8b0;  1 drivers
v0xdac690_0 .net *"_ivl_6", 1 0, L_0xdaf970;  1 drivers
v0xdac7c0_0 .net *"_ivl_8", 1 0, L_0xdafa10;  1 drivers
v0xdac8a0_0 .net "a", 0 0, v0xdaa250_0;  1 drivers
v0xdac940_0 .net "b", 0 0, v0xdaa2f0_0;  1 drivers
v0xdac9e0_0 .net "c", 0 0, v0xdaa390_0;  1 drivers
v0xdaca80_0 .var "clk", 0 0;
v0xdacb20_0 .net "d", 0 0, v0xdaa4d0_0;  1 drivers
v0xdacbc0_0 .net "out_pos_dut", 0 0, L_0xdaf660;  1 drivers
v0xdacc60_0 .net "out_pos_ref", 0 0, L_0xdae2a0;  1 drivers
v0xdacd00_0 .net "out_sop_dut", 0 0, L_0xdaeb10;  1 drivers
v0xdacda0_0 .net "out_sop_ref", 0 0, L_0xd853c0;  1 drivers
v0xdace40_0 .var/2u "stats1", 223 0;
v0xdacee0_0 .var/2u "strobe", 0 0;
v0xdad090_0 .net "tb_match", 0 0, L_0xdafc30;  1 drivers
v0xdad160_0 .net "tb_mismatch", 0 0, L_0xd59a90;  1 drivers
v0xdad200_0 .net "wavedrom_enable", 0 0, v0xdaa7a0_0;  1 drivers
v0xdad2d0_0 .net "wavedrom_title", 511 0, v0xdaa840_0;  1 drivers
L_0xdaf7f0 .concat [ 1 1 0 0], L_0xdae2a0, L_0xd853c0;
L_0xdaf8b0 .concat [ 1 1 0 0], L_0xdae2a0, L_0xd853c0;
L_0xdaf970 .concat [ 1 1 0 0], L_0xdaf660, L_0xdaeb10;
L_0xdafa80 .concat [ 1 1 0 0], L_0xdae2a0, L_0xd853c0;
L_0xdafc30 .cmp/eeq 2, L_0xdaf7f0, L_0xdafb20;
S_0xd567c0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xd52320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xd59e70 .functor AND 1, v0xdaa390_0, v0xdaa4d0_0, C4<1>, C4<1>;
L_0xd5a250 .functor NOT 1, v0xdaa250_0, C4<0>, C4<0>, C4<0>;
L_0xd5a630 .functor NOT 1, v0xdaa2f0_0, C4<0>, C4<0>, C4<0>;
L_0xd5a8b0 .functor AND 1, L_0xd5a250, L_0xd5a630, C4<1>, C4<1>;
L_0xd719a0 .functor AND 1, L_0xd5a8b0, v0xdaa390_0, C4<1>, C4<1>;
L_0xd853c0 .functor OR 1, L_0xd59e70, L_0xd719a0, C4<0>, C4<0>;
L_0xdad720 .functor NOT 1, v0xdaa2f0_0, C4<0>, C4<0>, C4<0>;
L_0xdad790 .functor OR 1, L_0xdad720, v0xdaa4d0_0, C4<0>, C4<0>;
L_0xdad8a0 .functor AND 1, v0xdaa390_0, L_0xdad790, C4<1>, C4<1>;
L_0xdad960 .functor NOT 1, v0xdaa250_0, C4<0>, C4<0>, C4<0>;
L_0xdada30 .functor OR 1, L_0xdad960, v0xdaa2f0_0, C4<0>, C4<0>;
L_0xdadaa0 .functor AND 1, L_0xdad8a0, L_0xdada30, C4<1>, C4<1>;
L_0xdadc20 .functor NOT 1, v0xdaa2f0_0, C4<0>, C4<0>, C4<0>;
L_0xdadc90 .functor OR 1, L_0xdadc20, v0xdaa4d0_0, C4<0>, C4<0>;
L_0xdadbb0 .functor AND 1, v0xdaa390_0, L_0xdadc90, C4<1>, C4<1>;
L_0xdade20 .functor NOT 1, v0xdaa250_0, C4<0>, C4<0>, C4<0>;
L_0xdadf20 .functor OR 1, L_0xdade20, v0xdaa4d0_0, C4<0>, C4<0>;
L_0xdadfe0 .functor AND 1, L_0xdadbb0, L_0xdadf20, C4<1>, C4<1>;
L_0xdae190 .functor XNOR 1, L_0xdadaa0, L_0xdadfe0, C4<0>, C4<0>;
v0xd593c0_0 .net *"_ivl_0", 0 0, L_0xd59e70;  1 drivers
v0xd597c0_0 .net *"_ivl_12", 0 0, L_0xdad720;  1 drivers
v0xd59ba0_0 .net *"_ivl_14", 0 0, L_0xdad790;  1 drivers
v0xd59f80_0 .net *"_ivl_16", 0 0, L_0xdad8a0;  1 drivers
v0xd5a360_0 .net *"_ivl_18", 0 0, L_0xdad960;  1 drivers
v0xd5a740_0 .net *"_ivl_2", 0 0, L_0xd5a250;  1 drivers
v0xd5a9c0_0 .net *"_ivl_20", 0 0, L_0xdada30;  1 drivers
v0xda87c0_0 .net *"_ivl_24", 0 0, L_0xdadc20;  1 drivers
v0xda88a0_0 .net *"_ivl_26", 0 0, L_0xdadc90;  1 drivers
v0xda8980_0 .net *"_ivl_28", 0 0, L_0xdadbb0;  1 drivers
v0xda8a60_0 .net *"_ivl_30", 0 0, L_0xdade20;  1 drivers
v0xda8b40_0 .net *"_ivl_32", 0 0, L_0xdadf20;  1 drivers
v0xda8c20_0 .net *"_ivl_36", 0 0, L_0xdae190;  1 drivers
L_0x7f4da9af6018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xda8ce0_0 .net *"_ivl_38", 0 0, L_0x7f4da9af6018;  1 drivers
v0xda8dc0_0 .net *"_ivl_4", 0 0, L_0xd5a630;  1 drivers
v0xda8ea0_0 .net *"_ivl_6", 0 0, L_0xd5a8b0;  1 drivers
v0xda8f80_0 .net *"_ivl_8", 0 0, L_0xd719a0;  1 drivers
v0xda9060_0 .net "a", 0 0, v0xdaa250_0;  alias, 1 drivers
v0xda9120_0 .net "b", 0 0, v0xdaa2f0_0;  alias, 1 drivers
v0xda91e0_0 .net "c", 0 0, v0xdaa390_0;  alias, 1 drivers
v0xda92a0_0 .net "d", 0 0, v0xdaa4d0_0;  alias, 1 drivers
v0xda9360_0 .net "out_pos", 0 0, L_0xdae2a0;  alias, 1 drivers
v0xda9420_0 .net "out_sop", 0 0, L_0xd853c0;  alias, 1 drivers
v0xda94e0_0 .net "pos0", 0 0, L_0xdadaa0;  1 drivers
v0xda95a0_0 .net "pos1", 0 0, L_0xdadfe0;  1 drivers
L_0xdae2a0 .functor MUXZ 1, L_0x7f4da9af6018, L_0xdadaa0, L_0xdae190, C4<>;
S_0xda9720 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xd52320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xdaa250_0 .var "a", 0 0;
v0xdaa2f0_0 .var "b", 0 0;
v0xdaa390_0 .var "c", 0 0;
v0xdaa430_0 .net "clk", 0 0, v0xdaca80_0;  1 drivers
v0xdaa4d0_0 .var "d", 0 0;
v0xdaa5c0_0 .var/2u "fail", 0 0;
v0xdaa660_0 .var/2u "fail1", 0 0;
v0xdaa700_0 .net "tb_match", 0 0, L_0xdafc30;  alias, 1 drivers
v0xdaa7a0_0 .var "wavedrom_enable", 0 0;
v0xdaa840_0 .var "wavedrom_title", 511 0;
E_0xd653c0/0 .event negedge, v0xdaa430_0;
E_0xd653c0/1 .event posedge, v0xdaa430_0;
E_0xd653c0 .event/or E_0xd653c0/0, E_0xd653c0/1;
S_0xda9a50 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xda9720;
 .timescale -12 -12;
v0xda9c90_0 .var/2s "i", 31 0;
E_0xd65260 .event posedge, v0xdaa430_0;
S_0xda9d90 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xda9720;
 .timescale -12 -12;
v0xda9f90_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xdaa070 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xda9720;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xdaaa20 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xd52320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xdae450 .functor AND 1, v0xdaa390_0, v0xdaa4d0_0, C4<1>, C4<1>;
L_0xdae700 .functor NOT 1, v0xdaa250_0, C4<0>, C4<0>, C4<0>;
L_0xdae790 .functor NOT 1, v0xdaa2f0_0, C4<0>, C4<0>, C4<0>;
L_0xdae910 .functor AND 1, L_0xdae700, L_0xdae790, C4<1>, C4<1>;
L_0xdaea50 .functor AND 1, L_0xdae910, v0xdaa390_0, C4<1>, C4<1>;
L_0xdaeb10 .functor OR 1, L_0xdae450, L_0xdaea50, C4<0>, C4<0>;
L_0xdaecb0 .functor NOT 1, v0xdaa2f0_0, C4<0>, C4<0>, C4<0>;
L_0xdaed20 .functor OR 1, L_0xdaecb0, v0xdaa4d0_0, C4<0>, C4<0>;
L_0xdaee30 .functor AND 1, v0xdaa390_0, L_0xdaed20, C4<1>, C4<1>;
L_0xdaeef0 .functor NOT 1, v0xdaa250_0, C4<0>, C4<0>, C4<0>;
L_0xdaf0d0 .functor OR 1, L_0xdaeef0, v0xdaa2f0_0, C4<0>, C4<0>;
L_0xdaf140 .functor AND 1, L_0xdaee30, L_0xdaf0d0, C4<1>, C4<1>;
L_0xdaf2c0 .functor NOT 1, v0xdaa250_0, C4<0>, C4<0>, C4<0>;
L_0xdaf330 .functor OR 1, L_0xdaf2c0, v0xdaa4d0_0, C4<0>, C4<0>;
L_0xdaf250 .functor AND 1, v0xdaa390_0, L_0xdaf330, C4<1>, C4<1>;
L_0xdaf4c0 .functor XNOR 1, L_0xdaf140, L_0xdaf250, C4<0>, C4<0>;
v0xdaabe0_0 .net *"_ivl_12", 0 0, L_0xdaecb0;  1 drivers
v0xdaacc0_0 .net *"_ivl_14", 0 0, L_0xdaed20;  1 drivers
v0xdaada0_0 .net *"_ivl_16", 0 0, L_0xdaee30;  1 drivers
v0xdaae90_0 .net *"_ivl_18", 0 0, L_0xdaeef0;  1 drivers
v0xdaaf70_0 .net *"_ivl_2", 0 0, L_0xdae700;  1 drivers
v0xdab0a0_0 .net *"_ivl_20", 0 0, L_0xdaf0d0;  1 drivers
v0xdab180_0 .net *"_ivl_24", 0 0, L_0xdaf2c0;  1 drivers
v0xdab260_0 .net *"_ivl_26", 0 0, L_0xdaf330;  1 drivers
v0xdab340_0 .net *"_ivl_30", 0 0, L_0xdaf4c0;  1 drivers
L_0x7f4da9af6060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xdab490_0 .net *"_ivl_32", 0 0, L_0x7f4da9af6060;  1 drivers
v0xdab570_0 .net *"_ivl_4", 0 0, L_0xdae790;  1 drivers
v0xdab650_0 .net *"_ivl_6", 0 0, L_0xdae910;  1 drivers
v0xdab730_0 .net "a", 0 0, v0xdaa250_0;  alias, 1 drivers
v0xdab7d0_0 .net "b", 0 0, v0xdaa2f0_0;  alias, 1 drivers
v0xdab8c0_0 .net "c", 0 0, v0xdaa390_0;  alias, 1 drivers
v0xdab9b0_0 .net "d", 0 0, v0xdaa4d0_0;  alias, 1 drivers
v0xdabaa0_0 .net "out_pos", 0 0, L_0xdaf660;  alias, 1 drivers
v0xdabc70_0 .net "out_sop", 0 0, L_0xdaeb10;  alias, 1 drivers
v0xdabd30_0 .net "pos0", 0 0, L_0xdaf140;  1 drivers
v0xdabdf0_0 .net "pos1", 0 0, L_0xdaf250;  1 drivers
v0xdabeb0_0 .net "sop_term1", 0 0, L_0xdae450;  1 drivers
v0xdabf70_0 .net "sop_term2", 0 0, L_0xdaea50;  1 drivers
L_0xdaf660 .functor MUXZ 1, L_0x7f4da9af6060, L_0xdaf140, L_0xdaf4c0, C4<>;
S_0xdac0f0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xd52320;
 .timescale -12 -12;
E_0xd4e9f0 .event anyedge, v0xdacee0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xdacee0_0;
    %nor/r;
    %assign/vec4 v0xdacee0_0, 0;
    %wait E_0xd4e9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xda9720;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdaa5c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdaa660_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xda9720;
T_4 ;
    %wait E_0xd653c0;
    %load/vec4 v0xdaa700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xdaa5c0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xda9720;
T_5 ;
    %wait E_0xd65260;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdaa4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdaa390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdaa2f0_0, 0;
    %assign/vec4 v0xdaa250_0, 0;
    %wait E_0xd65260;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdaa4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdaa390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdaa2f0_0, 0;
    %assign/vec4 v0xdaa250_0, 0;
    %wait E_0xd65260;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdaa4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdaa390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdaa2f0_0, 0;
    %assign/vec4 v0xdaa250_0, 0;
    %wait E_0xd65260;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdaa4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdaa390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdaa2f0_0, 0;
    %assign/vec4 v0xdaa250_0, 0;
    %wait E_0xd65260;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdaa4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdaa390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdaa2f0_0, 0;
    %assign/vec4 v0xdaa250_0, 0;
    %wait E_0xd65260;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdaa4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdaa390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdaa2f0_0, 0;
    %assign/vec4 v0xdaa250_0, 0;
    %wait E_0xd65260;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdaa4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdaa390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdaa2f0_0, 0;
    %assign/vec4 v0xdaa250_0, 0;
    %wait E_0xd65260;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdaa4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdaa390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdaa2f0_0, 0;
    %assign/vec4 v0xdaa250_0, 0;
    %wait E_0xd65260;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdaa4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdaa390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdaa2f0_0, 0;
    %assign/vec4 v0xdaa250_0, 0;
    %wait E_0xd65260;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdaa4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdaa390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdaa2f0_0, 0;
    %assign/vec4 v0xdaa250_0, 0;
    %wait E_0xd65260;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdaa4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdaa390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdaa2f0_0, 0;
    %assign/vec4 v0xdaa250_0, 0;
    %wait E_0xd65260;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xdaa4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdaa390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdaa2f0_0, 0;
    %assign/vec4 v0xdaa250_0, 0;
    %wait E_0xd65260;
    %load/vec4 v0xdaa5c0_0;
    %store/vec4 v0xdaa660_0, 0, 1;
    %fork t_1, S_0xda9a50;
    %jmp t_0;
    .scope S_0xda9a50;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xda9c90_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xda9c90_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xd65260;
    %load/vec4 v0xda9c90_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xdaa4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdaa390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdaa2f0_0, 0;
    %assign/vec4 v0xdaa250_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xda9c90_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xda9c90_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xda9720;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xd653c0;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xdaa4d0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdaa390_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xdaa2f0_0, 0;
    %assign/vec4 v0xdaa250_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xdaa5c0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xdaa660_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xd52320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdaca80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xdacee0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xd52320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xdaca80_0;
    %inv;
    %store/vec4 v0xdaca80_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xd52320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xdaa430_0, v0xdad160_0, v0xdac8a0_0, v0xdac940_0, v0xdac9e0_0, v0xdacb20_0, v0xdacda0_0, v0xdacd00_0, v0xdacc60_0, v0xdacbc0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xd52320;
T_9 ;
    %load/vec4 v0xdace40_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xdace40_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xdace40_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xdace40_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xdace40_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xdace40_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xdace40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xdace40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xdace40_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xdace40_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xd52320;
T_10 ;
    %wait E_0xd653c0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdace40_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdace40_0, 4, 32;
    %load/vec4 v0xdad090_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xdace40_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdace40_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xdace40_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdace40_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xdacda0_0;
    %load/vec4 v0xdacda0_0;
    %load/vec4 v0xdacd00_0;
    %xor;
    %load/vec4 v0xdacda0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xdace40_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdace40_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xdace40_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdace40_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xdacc60_0;
    %load/vec4 v0xdacc60_0;
    %load/vec4 v0xdacbc0_0;
    %xor;
    %load/vec4 v0xdacc60_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xdace40_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdace40_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xdace40_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xdace40_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can10_depth0/machine/ece241_2013_q2/iter0/response9/top_module.sv";
