#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Thu Jan 20 16:09:03 2022
# Process ID: 40316
# Current directory: D:/PYNQ完整源码/source2/PYNQ/base
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent39800 D:\PYNQ完整源码\source2\PYNQ\base\base.xpr
# Log file: D:/PYNQ完整源码/source2/PYNQ/base/vivado.log
# Journal file: D:/PYNQ完整源码/source2/PYNQ/base\vivado.jou
# Running On: LAPTOP-1OO1BSR3, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17083 MB
#-----------------------------------------------------------
start_gui
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_es:part0:1.3 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/es/1.3/board.xml as part xcvc1902-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_es:part0:1.3 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/es/1.3/board.xml as part xcvm1802-vsva2197-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.0/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.1 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.1/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208_es:part0:1.2 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/es/1.2/board.xml as part xczu48dr-fsvg1517-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld_es:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/es/1.0/board.xml as part xczu58dr-fsvg1517-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.0/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.1 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.1/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216_es:part0:1.2 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/es/1.2/board.xml as part xczu49dr-ffvf1760-2-e-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld_es:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/es/1.0/board.xml as part xczu59dr-ffvf1760-2-i-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:1.0 available at D:/vivado/Vivado/2021.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/1.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
open_project D:/PYNQ完整源码/source2/PYNQ/base/base.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/Caiyujie/Desktop/PYNQ/base' since last save.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/PYNQ完整源码/source2/PYNQ-2.3/boards/ip', nor could it be found using path 'C:/Users/Caiyujie/Desktop/PYNQ-2.3/boards/ip'.
WARNING: [filemgmt 56-2] IP Repository Path: Could not find the directory 'D:/PYNQ完整源码/source2/gongkaike/hls', nor could it be found using path 'C:/Users/Caiyujie/Desktop/gongkaike/hls'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/PYNQ完整源码/source2/PYNQ-2.3/boards/ip'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'd:/PYNQ完整源码/source2/gongkaike/hls'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2021.2/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'base.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
base_auto_pc_2
base_ps7_0_0
base_Conv_0_0
base_axi_mem_intercon_0
base_Pool_0_0
base_axi_gpio_0_0
base_xbar_0
base_ps7_0_axi_periph_0
base_rst_ps7_0_100M_0
base_axi_dma_0_0
base_axi_mem_intercon_1_0
base_axi_mem_intercon_2_0
base_axi_mem_intercon_3_0
base_auto_pc_0
base_auto_pc_1
base_auto_us_0
base_auto_us_1
base_auto_pc_3
base_auto_us_2
base_auto_pc_4
base_auto_us_3

INFO: [Project 1-230] Project 'base.xpr' upgraded for this version of Vivado.
open_project: Time (s): cpu = 00:00:17 ; elapsed = 00:00:33 . Memory (MB): peak = 1239.711 ; gain = 0.000
upgrade_project -migrate_output_products
WARNING: [IP_Flow 19-2162] IP 'base_ps7_0_0' is locked:
* IP definition 'ZYNQ7 Processing System (5.5)' for IP 'base_ps7_0_0' (customized with software release 2016.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'base_ps7_0_0.xci'
  Source files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0'
  Output files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_0'.
WARNING: [IP_Flow 19-2162] IP 'base_axi_gpio_0_0' is locked:
* IP definition 'AXI GPIO (2.0)' for IP 'base_axi_gpio_0_0' (customized with software release 2016.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'base_axi_gpio_0_0.xci'
  Source files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_axi_gpio_0_0'
  Output files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_axi_gpio_0_0'.
WARNING: [IP_Flow 19-2162] IP 'base_ps7_0_axi_periph_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'base_ps7_0_axi_periph_0' (customized with software release 2016.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'base_ps7_0_axi_periph_0.xci'
  Source files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_axi_periph_0'
  Output files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_ps7_0_axi_periph_0'.
WARNING: [IP_Flow 19-2162] IP 'base_rst_ps7_0_100M_0' is locked:
* IP definition 'Processor System Reset (5.0)' for IP 'base_rst_ps7_0_100M_0' (customized with software release 2016.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'base_rst_ps7_0_100M_0.xci'
  Source files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_rst_ps7_0_100M_0'
  Output files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_rst_ps7_0_100M_0'.
WARNING: [IP_Flow 19-2162] IP 'base_axi_dma_0_0' is locked:
* IP definition 'AXI Direct Memory Access (7.1)' for IP 'base_axi_dma_0_0' (customized with software release 2016.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'base_axi_dma_0_0.xci'
  Source files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_axi_dma_0_0'
  Output files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_axi_dma_0_0'.
WARNING: [IP_Flow 19-2162] IP 'base_xbar_0' is locked:
* IP definition 'AXI Crossbar (2.1)' for IP 'base_xbar_0' (customized with software release 2016.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'base_xbar_0.xci'
  Source files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_xbar_0'
  Output files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_xbar_0'.
WARNING: [IP_Flow 19-2162] IP 'base_axi_mem_intercon_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'base_axi_mem_intercon_0' (customized with software release 2016.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'base_axi_mem_intercon_0.xci'
  Source files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_axi_mem_intercon_0'
  Output files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_axi_mem_intercon_0'.
WARNING: [IP_Flow 19-2162] IP 'base_axi_mem_intercon_1_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'base_axi_mem_intercon_1_0' (customized with software release 2016.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'base_axi_mem_intercon_1_0.xci'
  Source files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_axi_mem_intercon_1_0'
  Output files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_axi_mem_intercon_1_0'.
WARNING: [IP_Flow 19-2162] IP 'base_Conv_0_0' is locked:
* IP definition 'Conv (1.0)' for IP 'base_Conv_0_0' (customized with software release 2016.1) was not found in the IP Catalog.
INFO: [BD 41-2710] Migrated 'base_Conv_0_0.xci'
  Source files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_Conv_0_0'
  Output files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_Conv_0_0'.
WARNING: [IP_Flow 19-2162] IP 'base_axi_mem_intercon_2_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'base_axi_mem_intercon_2_0' (customized with software release 2016.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'base_axi_mem_intercon_2_0.xci'
  Source files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_axi_mem_intercon_2_0'
  Output files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_axi_mem_intercon_2_0'.
WARNING: [IP_Flow 19-2162] IP 'base_Pool_0_0' is locked:
* IP definition 'Pool (1.0)' for IP 'base_Pool_0_0' (customized with software release 2016.1) was not found in the IP Catalog.
INFO: [BD 41-2710] Migrated 'base_Pool_0_0.xci'
  Source files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_Pool_0_0'
  Output files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_Pool_0_0'.
WARNING: [IP_Flow 19-2162] IP 'base_axi_mem_intercon_3_0' is locked:
* IP definition 'AXI Interconnect (2.1)' for IP 'base_axi_mem_intercon_3_0' (customized with software release 2016.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'base_axi_mem_intercon_3_0.xci'
  Source files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_axi_mem_intercon_3_0'
  Output files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_axi_mem_intercon_3_0'.
WARNING: [IP_Flow 19-2162] IP 'base_auto_pc_0' is locked:
* IP definition 'AXI Protocol Converter (2.1)' for IP 'base_auto_pc_0' (customized with software release 2016.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'base_auto_pc_0.xci'
  Source files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_0'
  Output files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_0'.
WARNING: [IP_Flow 19-2162] IP 'base_auto_pc_1' is locked:
* IP definition 'AXI Protocol Converter (2.1)' for IP 'base_auto_pc_1' (customized with software release 2016.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'base_auto_pc_1.xci'
  Source files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_1'
  Output files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_1'.
WARNING: [IP_Flow 19-2162] IP 'base_auto_us_0' is locked:
* IP definition 'AXI Data Width Converter (2.1)' for IP 'base_auto_us_0' (customized with software release 2016.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'base_auto_us_0.xci'
  Source files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_us_0'
  Output files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_us_0'.
WARNING: [IP_Flow 19-2162] IP 'base_auto_pc_2' is locked:
* IP definition 'AXI Protocol Converter (2.1)' for IP 'base_auto_pc_2' (customized with software release 2016.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'base_auto_pc_2.xci'
  Source files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_2'
  Output files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_2'.
WARNING: [IP_Flow 19-2162] IP 'base_auto_us_1' is locked:
* IP definition 'AXI Data Width Converter (2.1)' for IP 'base_auto_us_1' (customized with software release 2016.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'base_auto_us_1.xci'
  Source files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_us_1'
  Output files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_us_1'.
WARNING: [IP_Flow 19-2162] IP 'base_auto_pc_3' is locked:
* IP definition 'AXI Protocol Converter (2.1)' for IP 'base_auto_pc_3' (customized with software release 2016.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'base_auto_pc_3.xci'
  Source files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_3'
  Output files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_3'.
WARNING: [IP_Flow 19-2162] IP 'base_auto_us_2' is locked:
* IP definition 'AXI Data Width Converter (2.1)' for IP 'base_auto_us_2' (customized with software release 2016.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'base_auto_us_2.xci'
  Source files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_us_2'
  Output files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_us_2'.
WARNING: [IP_Flow 19-2162] IP 'base_auto_pc_4' is locked:
* IP definition 'AXI Protocol Converter (2.1)' for IP 'base_auto_pc_4' (customized with software release 2016.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'base_auto_pc_4.xci'
  Source files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_4'
  Output files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_pc_4'.
WARNING: [IP_Flow 19-2162] IP 'base_auto_us_3' is locked:
* IP definition 'AXI Data Width Converter (2.1)' for IP 'base_auto_us_3' (customized with software release 2016.1) has a different revision in the IP Catalog.
INFO: [BD 41-2710] Migrated 'base_auto_us_3.xci'
  Source files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_us_3'
  Output files are located in 'd:/PYNQ完整源码/source2/PYNQ/base/base.srcs/sources_1/bd/base/ip/base_auto_us_3'.
update_compile_order -fileset sources_1
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jan 20 23:13:11 2022...
