Analysis & Synthesis report for FPGA_EXP6
Mon Mar 13 17:21:20 2023
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Elapsed Time Per Partition
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                           ;
+-------------------------------------+--------------------------------------------------+
; Analysis & Synthesis Status         ; Successful - Mon Mar 13 17:21:20 2023            ;
; Quartus II 64-Bit Version           ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                       ; FPGA_EXP6                                        ;
; Top-level Entity Name               ; FPGA_EXP6                                        ;
; Family                              ; Cyclone V                                        ;
; Logic utilization (in ALMs)         ; N/A                                              ;
; Total registers                     ; 24                                               ;
; Total pins                          ; 30                                               ;
; Total virtual pins                  ; 0                                                ;
; Total block memory bits             ; 0                                                ;
; Total DSP Blocks                    ; 0                                                ;
; Total HSSI RX PCSs                  ; 0                                                ;
; Total HSSI PMA RX Deserializers     ; 0                                                ;
; Total HSSI PMA RX ATT Deserializers ; 0                                                ;
; Total HSSI TX PCSs                  ; 0                                                ;
; Total HSSI PMA TX Serializers       ; 0                                                ;
; Total HSSI PMA TX ATT Serializers   ; 0                                                ;
; Total PLLs                          ; 0                                                ;
; Total DLLs                          ; 0                                                ;
+-------------------------------------+--------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CEFA2F23C8        ;                    ;
; Top-level entity name                                                           ; FPGA_EXP6          ; FPGA_EXP6          ;
; Family name                                                                     ; Cyclone V          ; Cyclone IV GX      ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                       ; Off                ; Off                ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization                                                    ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Synthesis Seed                                                                  ; 1                  ; 1                  ;
; Automatic Parallel Synthesis                                                    ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ; < 0.1%      ;
;     Processors 3-8         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                        ;
+----------------------------------+-----------------+-----------------+------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type       ; File Name with Absolute Path ; Library ;
+----------------------------------+-----------------+-----------------+------------------------------+---------+
; checker.vhd                      ; yes             ; User VHDL File  ; E:/FPGA_EXP6/checker.vhd     ;         ;
; feqdev.vhd                       ; yes             ; User VHDL File  ; E:/FPGA_EXP6/feqdev.vhd      ;         ;
; counter0to3.vhd                  ; yes             ; User VHDL File  ; E:/FPGA_EXP6/counter0to3.vhd ;         ;
; decod3to8.vhd                    ; yes             ; User VHDL File  ; E:/FPGA_EXP6/decod3to8.vhd   ;         ;
; counter0to7.vhd                  ; yes             ; User VHDL File  ; E:/FPGA_EXP6/counter0to7.vhd ;         ;
; decod4to7.vhd                    ; yes             ; User VHDL File  ; E:/FPGA_EXP6/decod4to7.vhd   ;         ;
; trans.vhd                        ; yes             ; User VHDL File  ; E:/FPGA_EXP6/trans.vhd       ;         ;
; trans2.vhd                       ; yes             ; User VHDL File  ; E:/FPGA_EXP6/trans2.vhd      ;         ;
; locker.vhd                       ; yes             ; User VHDL File  ; E:/FPGA_EXP6/locker.vhd      ;         ;
; FPGA_EXP6.vhd                    ; yes             ; User VHDL File  ; E:/FPGA_EXP6/FPGA_EXP6.vhd   ;         ;
+----------------------------------+-----------------+-----------------+------------------------------+---------+


+---------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                         ;
+---------------------------------------------+-----------------------+
; Resource                                    ; Usage                 ;
+---------------------------------------------+-----------------------+
; Estimate of Logic utilization (ALMs needed) ; 61                    ;
;                                             ;                       ;
; Combinational ALUT usage for logic          ; 106                   ;
;     -- 7 input functions                    ; 0                     ;
;     -- 6 input functions                    ; 15                    ;
;     -- 5 input functions                    ; 6                     ;
;     -- 4 input functions                    ; 17                    ;
;     -- <=3 input functions                  ; 68                    ;
;                                             ;                       ;
; Dedicated logic registers                   ; 24                    ;
;                                             ;                       ;
; I/O pins                                    ; 30                    ;
; Total DSP Blocks                            ; 0                     ;
; Maximum fan-out node                        ; counter0to3:c1|tmp[0] ;
; Maximum fan-out                             ; 27                    ;
; Total fan-out                               ; 487                   ;
; Average fan-out                             ; 2.56                  ;
+---------------------------------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                             ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name       ; Library Name ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------+--------------+
; |FPGA_EXP6                 ; 106 (0)           ; 24 (0)       ; 0                 ; 0          ; 30   ; 0            ; |FPGA_EXP6                ; work         ;
;    |checker:c|             ; 7 (7)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |FPGA_EXP6|checker:c      ; work         ;
;    |counter0to3:c1|        ; 1 (1)             ; 2 (2)        ; 0                 ; 0          ; 0    ; 0            ; |FPGA_EXP6|counter0to3:c1 ; work         ;
;    |counter0to7:c2|        ; 2 (2)             ; 1 (1)        ; 0                 ; 0          ; 0    ; 0            ; |FPGA_EXP6|counter0to7:c2 ; work         ;
;    |decod3to8:d1|          ; 9 (9)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |FPGA_EXP6|decod3to8:d1   ; work         ;
;    |decod4to7:d2|          ; 7 (7)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |FPGA_EXP6|decod4to7:d2   ; work         ;
;    |feqdev:f|              ; 20 (20)           ; 16 (16)      ; 0                 ; 0          ; 0    ; 0            ; |FPGA_EXP6|feqdev:f       ; work         ;
;    |locker:l|              ; 52 (52)           ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |FPGA_EXP6|locker:l       ; work         ;
;    |trans2:t2|             ; 5 (5)             ; 4 (4)        ; 0                 ; 0          ; 0    ; 0            ; |FPGA_EXP6|trans2:t2      ; work         ;
;    |trans:t1|              ; 3 (3)             ; 0 (0)        ; 0                 ; 0          ; 0    ; 0            ; |FPGA_EXP6|trans:t1       ; work         ;
+----------------------------+-------------------+--------------+-------------------+------------+------+--------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                ;
+-----------------------------------------------------+---------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------+------------------------+
; locker:l|dat_sav4[0]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav5[0]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav6[0]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav7[0]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav2[0]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav3[0]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav0[0]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav1[0]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav4[1]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav5[1]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav6[1]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav7[1]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav2[1]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav3[1]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav0[1]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav1[1]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav4[2]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav5[2]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav6[2]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav7[2]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav2[2]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav3[2]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav0[2]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav1[2]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav4[3]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav5[3]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav6[3]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav7[3]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav2[3]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav3[3]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav0[3]                                ; locker:l|Mux43      ; yes                    ;
; locker:l|dat_sav1[3]                                ; locker:l|Mux43      ; yes                    ;
; Number of user-specified and inferred latches = 32  ;                     ;                        ;
+-----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------+
; Registers Removed During Synthesis                                        ;
+---------------------------------------+-----------------------------------+
; Register name                         ; Reason for Removal                ;
+---------------------------------------+-----------------------------------+
; counter0to7:c2|tmp[0]                 ; Merged with counter0to3:c1|tmp[0] ;
; counter0to7:c2|tmp[1]                 ; Merged with counter0to3:c1|tmp[1] ;
; Total Number of Removed Registers = 2 ;                                   ;
+---------------------------------------+-----------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 24    ;
; Number of registers using Synchronous Clear  ; 15    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 4     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+
; 256:1              ; 4 bits    ; 680 LEs       ; 40 LEs               ; 640 LEs                ; Yes        ; |FPGA_EXP6|trans2:t2|buff[0] ;
; 8:1                ; 4 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |FPGA_EXP6|locker:l|Mux1     ;
; 1:1                ; 4 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |FPGA_EXP6|locker:l|Mux5     ;
; 1:1                ; 4 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |FPGA_EXP6|locker:l|Mux9     ;
; 1:1                ; 4 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |FPGA_EXP6|locker:l|Mux14    ;
; 1:1                ; 4 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |FPGA_EXP6|locker:l|Mux19    ;
; 1:1                ; 4 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |FPGA_EXP6|locker:l|Mux24    ;
; 1:1                ; 4 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |FPGA_EXP6|locker:l|Mux29    ;
; 1:1                ; 4 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |FPGA_EXP6|locker:l|Mux34    ;
; 1:1                ; 4 bits    ; 0 LEs         ; 0 LEs                ; 0 LEs                  ; No         ; |FPGA_EXP6|locker:l|Mux42    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version
    Info: Processing started: Mon Mar 13 17:21:17 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FPGA_EXP6 -c FPGA_EXP6
Info (11104): Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead.
Info (12021): Found 2 design units, including 1 entities, in source file checker.vhd
    Info (12022): Found design unit 1: checker-behave
    Info (12023): Found entity 1: checker
Info (12021): Found 2 design units, including 1 entities, in source file feqdev.vhd
    Info (12022): Found design unit 1: feqdev-behave
    Info (12023): Found entity 1: feqdev
Info (12021): Found 2 design units, including 1 entities, in source file counter0to3.vhd
    Info (12022): Found design unit 1: counter0to3-behave
    Info (12023): Found entity 1: counter0to3
Info (12021): Found 2 design units, including 1 entities, in source file decod3to8.vhd
    Info (12022): Found design unit 1: decod3to8-behave
    Info (12023): Found entity 1: decod3to8
Info (12021): Found 2 design units, including 1 entities, in source file counter0to7.vhd
    Info (12022): Found design unit 1: counter0to7-behave
    Info (12023): Found entity 1: counter0to7
Info (12021): Found 2 design units, including 1 entities, in source file decod4to7.vhd
    Info (12022): Found design unit 1: decod4to7-behave
    Info (12023): Found entity 1: decod4to7
Info (12021): Found 2 design units, including 1 entities, in source file trans.vhd
    Info (12022): Found design unit 1: trans-behave
    Info (12023): Found entity 1: trans
Info (12021): Found 2 design units, including 1 entities, in source file trans2.vhd
    Info (12022): Found design unit 1: trans2-behave
    Info (12023): Found entity 1: trans2
Info (12021): Found 2 design units, including 1 entities, in source file locker.vhd
    Info (12022): Found design unit 1: locker-behave
    Info (12023): Found entity 1: locker
Info (12021): Found 2 design units, including 1 entities, in source file fpga_exp6.vhd
    Info (12022): Found design unit 1: FPGA_EXP6-bahave
    Info (12023): Found entity 1: FPGA_EXP6
Info (12021): Found 2 design units, including 1 entities, in source file fpga_exp6_tb.vhd
    Info (12022): Found design unit 1: fpga_EXP6_tb-arch
    Info (12023): Found entity 1: fpga_EXP6_tb
Info (12127): Elaborating entity "FPGA_EXP6" for the top level hierarchy
Info (12128): Elaborating entity "feqdev" for hierarchy "feqdev:f"
Info (12128): Elaborating entity "counter0to7" for hierarchy "counter0to7:c2"
Info (12128): Elaborating entity "decod3to8" for hierarchy "decod3to8:d1"
Warning (10492): VHDL Process Statement warning at decod3to8.vhd(16): signal "three" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (12128): Elaborating entity "counter0to3" for hierarchy "counter0to3:c1"
Info (12128): Elaborating entity "trans" for hierarchy "trans:t1"
Info (12128): Elaborating entity "trans2" for hierarchy "trans2:t2"
Info (12128): Elaborating entity "locker" for hierarchy "locker:l"
Warning (10631): VHDL Process Statement warning at locker.vhd(41): inferring latch(es) for signal or variable "dat_sav0", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at locker.vhd(41): inferring latch(es) for signal or variable "dat_sav1", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at locker.vhd(41): inferring latch(es) for signal or variable "dat_sav2", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at locker.vhd(41): inferring latch(es) for signal or variable "dat_sav3", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at locker.vhd(41): inferring latch(es) for signal or variable "dat_sav4", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at locker.vhd(41): inferring latch(es) for signal or variable "dat_sav5", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at locker.vhd(41): inferring latch(es) for signal or variable "dat_sav6", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at locker.vhd(41): inferring latch(es) for signal or variable "dat_sav7", which holds its previous value in one or more paths through the process
Warning (10492): VHDL Process Statement warning at locker.vhd(60): signal "dat_sav0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at locker.vhd(61): signal "dat_sav1" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at locker.vhd(62): signal "dat_sav2" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at locker.vhd(63): signal "dat_sav3" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at locker.vhd(64): signal "dat_sav4" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at locker.vhd(65): signal "dat_sav5" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at locker.vhd(66): signal "dat_sav6" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10492): VHDL Process Statement warning at locker.vhd(67): signal "dat_sav7" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (10041): Inferred latch for "dat_sav7[0]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav7[1]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav7[2]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav7[3]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav6[0]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav6[1]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav6[2]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav6[3]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav5[0]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav5[1]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav5[2]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav5[3]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav4[0]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav4[1]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav4[2]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav4[3]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav3[0]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav3[1]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav3[2]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav3[3]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav2[0]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav2[1]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav2[2]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav2[3]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav1[0]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav1[1]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav1[2]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav1[3]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav0[0]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav0[1]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav0[2]" at locker.vhd(41)
Info (10041): Inferred latch for "dat_sav0[3]" at locker.vhd(41)
Info (12128): Elaborating entity "checker" for hierarchy "checker:c"
Info (12128): Elaborating entity "decod4to7" for hierarchy "decod4to7:d2"
Warning (10492): VHDL Process Statement warning at decod4to7.vhd(16): signal "four" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 136 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 9 input pins
    Info (21059): Implemented 21 output pins
    Info (21061): Implemented 106 logic cells
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings
    Info: Peak virtual memory: 4691 megabytes
    Info: Processing ended: Mon Mar 13 17:21:21 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:02


