mvn r0, r1 
orr r1, r2, #7 
sub r2, r3, r0, asr #6 
rsb r1, r2, r1, ror #11 
mvn r2, r3 
add r2, r2, r1 
mvn r1, r2 
lsl r0, r1, #12 
