
---------- Begin Simulation Statistics ----------
final_tick                                83543642500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 262909                       # Simulator instruction rate (inst/s)
host_mem_usage                                 682088                       # Number of bytes of host memory used
host_op_rate                                   263425                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   380.36                       # Real time elapsed on the host
host_tick_rate                              219643374                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.083544                       # Number of seconds simulated
sim_ticks                                 83543642500                       # Number of ticks simulated
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.670873                       # CPI: cycles per instruction
system.cpu.discardedOps                        189344                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        34543784                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.598490                       # IPC: instructions per cycle
system.cpu.numCycles                        167087285                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526873     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690529     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958213     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132543501                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       210232                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        437468                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           61                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            8                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       498847                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          912                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1000365                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            920                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              82123                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       140597                       # Transaction distribution
system.membus.trans_dist::CleanEvict            69628                       # Transaction distribution
system.membus.trans_dist::ReadExReq            145120                       # Transaction distribution
system.membus.trans_dist::ReadExResp           145120                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         82123                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       664711                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 664711                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     23541760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                23541760                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            227243                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  227243    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              227243                       # Request fanout histogram
system.membus.reqLayer0.occupancy          1042470500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1227410500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  83543642500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            268980                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       556862                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean           50                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          153056                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           232540                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          232540                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           677                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       268303                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1404                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1500481                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1501885                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        46528                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     58694912                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               58741440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          211123                       # Total snoops (count)
system.tol2bus.snoopTraffic                   8998208                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           712643                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001391                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.037565                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 711660     99.86%     99.86% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    975      0.14%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      8      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             712643                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          916497500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         751267494                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1015500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  83543642500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                   17                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               274254                       # number of demand (read+write) hits
system.l2.demand_hits::total                   274271                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                  17                       # number of overall hits
system.l2.overall_hits::.cpu.data              274254                       # number of overall hits
system.l2.overall_hits::total                  274271                       # number of overall hits
system.l2.demand_misses::.cpu.inst                660                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             226589                       # number of demand (read+write) misses
system.l2.demand_misses::total                 227249                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               660                       # number of overall misses
system.l2.overall_misses::.cpu.data            226589                       # number of overall misses
system.l2.overall_misses::total                227249                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     52455500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  19365001500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      19417457000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     52455500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  19365001500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     19417457000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              677                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           500843                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               501520                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             677                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          500843                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              501520                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.974889                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.452415                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.453121                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.974889                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.452415                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.453121                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 79478.030303                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 85463.113832                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85445.731334                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 79478.030303                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 85463.113832                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85445.731334                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              140597                       # number of writebacks
system.l2.writebacks::total                    140597                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   6                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  6                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           660                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        226583                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            227243                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          660                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       226583                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           227243                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     45855500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  17098794000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  17144649500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     45855500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  17098794000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  17144649500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.974889                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.452403                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.453109                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.974889                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.452403                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.453109                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 69478.030303                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 75463.710870                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75446.326179                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 69478.030303                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 75463.710870                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75446.326179                       # average overall mshr miss latency
system.l2.replacements                         211123                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       416265                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           416265                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       416265                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       416265                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks           50                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total               50                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks           50                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total           50                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           22                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            22                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data             87420                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 87420                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          145120                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              145120                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  12741959000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   12741959000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        232540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            232540                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.624065                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.624065                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 87802.914829                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 87802.914829                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       145120                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         145120                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  11290759000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  11290759000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.624065                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.624065                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 77802.914829                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 77802.914829                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst             17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 17                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              660                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     52455500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     52455500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            677                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.974889                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.974889                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 79478.030303                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 79478.030303                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          660                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     45855500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     45855500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.974889                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.974889                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 69478.030303                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 69478.030303                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        186834                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            186834                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        81469                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           81469                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   6623042500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6623042500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       268303                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        268303                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.303646                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.303646                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 81295.247272                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 81295.247272                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        81463                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        81463                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   5808035000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5808035000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.303623                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.303623                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 71296.600911                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 71296.600911                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  83543642500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 16023.661492                       # Cycle average of tags in use
system.l2.tags.total_refs                     1000276                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    227507                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      4.396682                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      36.188088                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        49.935575                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15937.537829                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002209                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003048                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.972750                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.978007                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          284                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2440                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3        11485                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         2169                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   8229939                       # Number of tag accesses
system.l2.tags.data_accesses                  8229939                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83543642500                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples    140597.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       660.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    226383.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.008423936500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8383                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8383                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              603940                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             132426                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      227243                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     140597                       # Number of write requests accepted
system.mem_ctrls.readBursts                    227243                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   140597                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    200                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.66                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                227243                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               140597                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  162402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   61673                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                    2618                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     349                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3055                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   6917                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   8407                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   8434                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   8458                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   8437                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   8453                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   8430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   8425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   8959                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   8476                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   8418                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   8994                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   8438                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   8392                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   8386                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   8384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8383                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      27.081832                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     23.074019                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     41.635778                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63           8204     97.86%     97.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127           76      0.91%     98.77% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           17      0.20%     98.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255            9      0.11%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319           63      0.75%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            5      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            1      0.01%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::448-511            1      0.01%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::576-639            1      0.01%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::704-767            1      0.01%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-959            1      0.01%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1088-1151            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1472-1535            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1728-1791            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8383                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8383                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.768579                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.738533                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.016509                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5259     62.73%     62.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               63      0.75%     63.49% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2810     33.52%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              245      2.92%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8383                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   12800                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                14543552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              8998208                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    174.08                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    107.71                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   83535860000                       # Total gap between requests
system.mem_ctrls.avgGap                     227098.36                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        42240                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     14488512                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      8996544                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 505604.002123800165                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 173424470.928473114967                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 107686757.852340474725                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          660                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       226583                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       140597                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     18816750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   7760762000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1983427560250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28510.23                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     34251.30                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  14107182.66                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        42240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     14501312                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      14543552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        42240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        42240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      8998208                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      8998208                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          660                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       226583                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         227243                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       140597                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        140597                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       505604                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    173577684                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        174083288                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       505604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       505604                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    107706676                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       107706676                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    107706676                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       505604                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    173577684                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       281789964                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               227043                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              140571                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        14262                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        14162                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        14166                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        13998                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        14399                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        13850                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        14289                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        14418                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        14222                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        13468                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        13819                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        14434                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        14208                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        14591                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        14405                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        14352                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         8688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         8630                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         8677                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         8675                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         9017                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         8663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         9052                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         9096                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         8891                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         8275                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         8463                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         8991                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         8638                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         9026                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         8898                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         8891                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3522522500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1135215000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         7779578750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                15514.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34264.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              144864                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              84496                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            63.80                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           60.11                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       138254                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   170.174433                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   103.059221                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   237.469649                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        95584     69.14%     69.14% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        19844     14.35%     83.49% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3340      2.42%     85.91% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1598      1.16%     87.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         9227      6.67%     93.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         1068      0.77%     94.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          861      0.62%     95.13% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          393      0.28%     95.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         6339      4.59%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       138254                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              14530752                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            8996544                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              173.930075                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              107.686758                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.20                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.36                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.84                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               62.39                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy       495037620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       263118735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      810382860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     365781060                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 6594472560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  22961022150                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12745161120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   44234976105                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   529.483451                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  32889517000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2789540000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  47864585500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy       492095940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       261555195                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      810704160                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     367999560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 6594472560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  23239078410                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  12511008480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   44276914305                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   529.985442                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  32280722000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2789540000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  48473380500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  83543642500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  83543642500                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst     10277817                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         10277817                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     10277817                       # number of overall hits
system.cpu.icache.overall_hits::total        10277817                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          677                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            677                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          677                       # number of overall misses
system.cpu.icache.overall_misses::total           677                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     54345000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54345000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     54345000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54345000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     10278494                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     10278494                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     10278494                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     10278494                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000066                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000066                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 80273.264402                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 80273.264402                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 80273.264402                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 80273.264402                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks           50                       # number of writebacks
system.cpu.icache.writebacks::total                50                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          677                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          677                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          677                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          677                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     53668000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     53668000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     53668000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     53668000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 79273.264402                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 79273.264402                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 79273.264402                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 79273.264402                       # average overall mshr miss latency
system.cpu.icache.replacements                     50                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     10277817                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        10277817                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          677                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           677                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     54345000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54345000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     10278494                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     10278494                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 80273.264402                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 80273.264402                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          677                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          677                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     53668000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     53668000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 79273.264402                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 79273.264402                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  83543642500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           506.336423                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            10278494                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               677                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15182.413589                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   506.336423                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.494469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.494469                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          627                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          107                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          520                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.612305                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          41114653                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         41114653                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83543642500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196356                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83543642500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83543642500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51509204                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51509204                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51509714                       # number of overall hits
system.cpu.dcache.overall_hits::total        51509714                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       555327                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         555327                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       563236                       # number of overall misses
system.cpu.dcache.overall_misses::total        563236                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  24501714500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  24501714500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  24501714500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  24501714500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52064531                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52064531                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52072950                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52072950                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010666                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010666                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010816                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010816                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 44121.237577                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44121.237577                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 43501.684019                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43501.684019                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       194353                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3329                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    58.381796                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       416265                       # number of writebacks
system.cpu.dcache.writebacks::total            416265                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        62389                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        62389                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        62389                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        62389                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       492938                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       492938                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       500843                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       500843                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  22370044500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  22370044500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  22997754499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  22997754499                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.009468                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.009468                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009618                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009618                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 45381.050964                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 45381.050964                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 45918.091096                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 45918.091096                       # average overall mshr miss latency
system.cpu.dcache.replacements                 498795                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40854702                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40854702                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       260752                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        260752                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   8632891500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   8632891500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41115454                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41115454                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.006342                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.006342                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 33107.671274                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 33107.671274                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          354                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          354                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       260398                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       260398                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   8360222000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   8360222000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.006333                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.006333                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 32105.553806                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 32105.553806                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10654502                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10654502                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       294575                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       294575                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  15868823000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  15868823000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949077                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949077                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.026904                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.026904                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 53870.229992                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 53870.229992                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        62035                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        62035                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       232540                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       232540                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  14009822500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14009822500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.021238                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.021238                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 60246.936011                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 60246.936011                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           510                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7909                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.939423                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         7905                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    627709999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    627709999                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.938948                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 79406.704491                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 79406.704491                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  83543642500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          2012.290883                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52010633                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            500843                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            103.846181                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  2012.290883                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.982564                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.982564                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         2048                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          149                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          538                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2         1334                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         208792947                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        208792947                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  83543642500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  83543642500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 4485888                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735609                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80996                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2103802                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2101800                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.904839                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65374                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              403                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          170                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            42685831                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43474881                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11024785                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83543642500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  83543642500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
