<stg><name>lzBooster<255, 16384, 64>_Pipeline_lz_booster</name>


<trans_list>

<trans id="142" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="16" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %skip_len = alloca i32 1

]]></Node>
<StgValue><ssdm name="skip_len"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %match_ch = alloca i32 1

]]></Node>
<StgValue><ssdm name="match_ch"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %outValue_04 = alloca i32 1

]]></Node>
<StgValue><ssdm name="outValue_04"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %matchFlag = alloca i32 1

]]></Node>
<StgValue><ssdm name="matchFlag"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:5 %match_len = alloca i32 1

]]></Node>
<StgValue><ssdm name="match_len"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:6 %match_loc = alloca i32 1

]]></Node>
<StgValue><ssdm name="match_loc"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %boosterStream, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:8 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %bestMatchStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
newFuncRoot:9 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %boosterStream, void @empty_3, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:10 %sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub

]]></Node>
<StgValue><ssdm name="sub_read"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="8" op_0_bw="64">
<![CDATA[
newFuncRoot:11 %local_mem = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_mem"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:12 %store_ln561 = store i32 0, i32 %match_loc

]]></Node>
<StgValue><ssdm name="store_ln561"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:13 %store_ln562 = store i32 0, i32 %match_len

]]></Node>
<StgValue><ssdm name="store_ln562"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="1" op_1_bw="1">
<![CDATA[
newFuncRoot:14 %store_ln565 = store i1 0, i1 %matchFlag

]]></Node>
<StgValue><ssdm name="store_ln565"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:15 %store_ln572 = store i32 0, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln572"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:16 %store_ln568 = store i16 0, i16 %skip_len

]]></Node>
<StgValue><ssdm name="store_ln568"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:17 %br_ln572 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln572"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:1 %i_4 = load i32 %i

]]></Node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:4 %icmp_ln572 = icmp_eq  i32 %i_4, i32 %sub_read

]]></Node>
<StgValue><ssdm name="icmp_ln572"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:5 %i_5 = add i32 %i_4, i32 1

]]></Node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body:6 %br_ln572 = br i1 %icmp_ln572, void %for.body.split, void %for.end.loopexit.exitStub

]]></Node>
<StgValue><ssdm name="br_ln572"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc:1 %store_ln572 = store i32 %i_5, i32 %i

]]></Node>
<StgValue><ssdm name="store_ln572"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="14" op_0_bw="32">
<![CDATA[
for.body.split:1 %trunc_ln572_1 = trunc i32 %i_4

]]></Node>
<StgValue><ssdm name="trunc_ln572_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body.split:4 %outValue_6 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %bestMatchStream

]]></Node>
<StgValue><ssdm name="outValue_6"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="32">
<![CDATA[
for.body.split:5 %tCh = trunc i32 %outValue_6

]]></Node>
<StgValue><ssdm name="tCh"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split:6 %tLen = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %outValue_6, i32 8

]]></Node>
<StgValue><ssdm name="tLen"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body.split:7 %tOffset = partselect i16 @_ssdm_op_PartSelect.i16.i32.i32, i32 %outValue_6, i32 16

]]></Node>
<StgValue><ssdm name="tOffset"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="2" op_0_bw="2" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body.split:8 %tmp = partselect i2 @_ssdm_op_PartSelect.i2.i32.i32.i32, i32 %outValue_6, i32 30, i32 31

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.body.split:9 %boostFlag = icmp_eq  i2 %tmp, i2 0

]]></Node>
<StgValue><ssdm name="boostFlag"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="14">
<![CDATA[
for.body.split:10 %zext_ln585 = zext i14 %trunc_ln572_1

]]></Node>
<StgValue><ssdm name="zext_ln585"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body.split:11 %local_mem_addr = getelementptr i8 %local_mem, i64 0, i64 %zext_ln585

]]></Node>
<StgValue><ssdm name="local_mem_addr"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="8" op_1_bw="14">
<![CDATA[
for.body.split:12 %store_ln585 = store i8 %tCh, i14 %local_mem_addr

]]></Node>
<StgValue><ssdm name="store_ln585"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
for.body:0 %skip_len_4 = load i16 %skip_len

]]></Node>
<StgValue><ssdm name="skip_len_4"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:2 %match_len_9 = load i32 %match_len

]]></Node>
<StgValue><ssdm name="match_len_9"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.body:3 %match_loc_3 = load i32 %match_loc

]]></Node>
<StgValue><ssdm name="match_loc_3"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="14" op_0_bw="32">
<![CDATA[
for.body.split:0 %trunc_ln572 = trunc i32 %match_loc_3

]]></Node>
<StgValue><ssdm name="trunc_ln572"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body.split:2 %specpipeline_ln573 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4

]]></Node>
<StgValue><ssdm name="specpipeline_ln573"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body.split:3 %specloopname_ln572 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8

]]></Node>
<StgValue><ssdm name="specloopname_ln572"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.body.split:13 %icmp_ln588 = icmp_eq  i16 %skip_len_4, i16 0

]]></Node>
<StgValue><ssdm name="icmp_ln588"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body.split:14 %br_ln588 = br i1 %icmp_ln588, void %if.then15, void %if.else16

]]></Node>
<StgValue><ssdm name="br_ln588"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
if.then15:0 %skip_len_5 = add i16 %skip_len_4, i16 65535

]]></Node>
<StgValue><ssdm name="skip_len_5"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="14">
<![CDATA[
if.then15:1 %zext_ln612 = zext i14 %trunc_ln572

]]></Node>
<StgValue><ssdm name="zext_ln612"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then15:2 %local_mem_addr_1 = getelementptr i8 %local_mem, i64 0, i64 %zext_ln612

]]></Node>
<StgValue><ssdm name="local_mem_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="14" op_1_bw="0">
<![CDATA[
if.then15:3 %local_mem_load = load i14 %local_mem_addr_1

]]></Node>
<StgValue><ssdm name="local_mem_load"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then15:4 %store_ln568 = store i16 %skip_len_5, i16 %skip_len

]]></Node>
<StgValue><ssdm name="store_ln568"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="8">
<![CDATA[
if.else16:0 %match_ch_load = load i8 %match_ch

]]></Node>
<StgValue><ssdm name="match_ch_load"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="1" op_0_bw="1" op_1_bw="0">
<![CDATA[
if.else16:1 %matchFlag_load = load i1 %matchFlag

]]></Node>
<StgValue><ssdm name="matchFlag_load"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else16:2 %icmp_ln590 = icmp_ult  i32 %match_len_9, i32 255

]]></Node>
<StgValue><ssdm name="icmp_ln590"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else16:3 %icmp_ln590_1 = icmp_eq  i8 %tCh, i8 %match_ch_load

]]></Node>
<StgValue><ssdm name="icmp_ln590_1"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else16:4 %and_ln590 = and i1 %icmp_ln590_1, i1 %icmp_ln590

]]></Node>
<StgValue><ssdm name="and_ln590"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
if.else16:5 %and_ln590_1 = and i1 %and_ln590, i1 %matchFlag_load

]]></Node>
<StgValue><ssdm name="and_ln590_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else16:6 %br_ln590 = br i1 %and_ln590_1, void %if.else26, void %if.then22

]]></Node>
<StgValue><ssdm name="br_ln590"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="16">
<![CDATA[
if.else26:0 %zext_ln596 = zext i16 %tOffset

]]></Node>
<StgValue><ssdm name="zext_ln596"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else26:1 %match_loc_5 = sub i32 %i_4, i32 %zext_ln596

]]></Node>
<StgValue><ssdm name="match_loc_5"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="14" op_0_bw="32">
<![CDATA[
if.else26:2 %trunc_ln561_1 = trunc i32 %match_loc_5

]]></Node>
<StgValue><ssdm name="trunc_ln561_1"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.else26:3 %outFlag = icmp_ne  i32 %i_4, i32 0

]]></Node>
<StgValue><ssdm name="outFlag"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.else26:4 %icmp_ln600 = icmp_eq  i8 %tLen, i8 0

]]></Node>
<StgValue><ssdm name="icmp_ln600"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="64" op_0_bw="14">
<![CDATA[
if.else26:5 %zext_ln612_2 = zext i14 %trunc_ln561_1

]]></Node>
<StgValue><ssdm name="zext_ln612_2"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.else26:6 %local_mem_addr_3 = getelementptr i8 %local_mem, i64 0, i64 %zext_ln612_2

]]></Node>
<StgValue><ssdm name="local_mem_addr_3"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="14" op_1_bw="0">
<![CDATA[
if.else26:7 %nextMatchCh = load i14 %local_mem_addr_3

]]></Node>
<StgValue><ssdm name="nextMatchCh"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.else26:8 %br_ln600 = br i1 %icmp_ln600, void %if.then33, void %if.end43

]]></Node>
<StgValue><ssdm name="br_ln600"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
<literal name="icmp_ln600" val="0"/>
<literal name="boostFlag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
if.then33:0 %skip_len_6 = add i8 %tLen, i8 255

]]></Node>
<StgValue><ssdm name="skip_len_6"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
<literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
if.then33:1 %skip_len_7 = select i1 %boostFlag, i8 0, i8 %skip_len_6

]]></Node>
<StgValue><ssdm name="skip_len_7"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
<literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="16" op_0_bw="8">
<![CDATA[
if.then33:2 %zext_ln565 = zext i8 %skip_len_7

]]></Node>
<StgValue><ssdm name="zext_ln565"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
<literal name="icmp_ln600" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.then33:3 %br_ln613 = br i1 %outFlag, void %if.then33.for.inc_crit_edge, void %if.then47

]]></Node>
<StgValue><ssdm name="br_ln613"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
<literal name="icmp_ln600" val="0"/>
<literal name="outFlag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then33.for.inc_crit_edge:0 %store_ln561 = store i32 %match_loc_5, i32 %match_loc

]]></Node>
<StgValue><ssdm name="store_ln561"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
<literal name="icmp_ln600" val="0"/>
<literal name="outFlag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then33.for.inc_crit_edge:1 %store_ln562 = store i32 1, i32 %match_len

]]></Node>
<StgValue><ssdm name="store_ln562"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
<literal name="icmp_ln600" val="0"/>
<literal name="outFlag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then33.for.inc_crit_edge:2 %store_ln565 = store i1 %boostFlag, i1 %matchFlag

]]></Node>
<StgValue><ssdm name="store_ln565"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
<literal name="icmp_ln600" val="0"/>
<literal name="outFlag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then33.for.inc_crit_edge:3 %store_ln563 = store i32 %outValue_6, i32 %outValue_04

]]></Node>
<StgValue><ssdm name="store_ln563"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
<literal name="icmp_ln600" val="0"/>
<literal name="outFlag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then33.for.inc_crit_edge:4 %store_ln568 = store i16 %zext_ln565, i16 %skip_len

]]></Node>
<StgValue><ssdm name="store_ln568"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
<literal name="icmp_ln600" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
if.end43:0 %br_ln613 = br i1 %outFlag, void %if.end43.for.inc_crit_edge, void %if.then47

]]></Node>
<StgValue><ssdm name="br_ln613"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
<literal name="icmp_ln600" val="1"/>
<literal name="outFlag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end43.for.inc_crit_edge:0 %store_ln561 = store i32 %match_loc_5, i32 %match_loc

]]></Node>
<StgValue><ssdm name="store_ln561"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
<literal name="icmp_ln600" val="1"/>
<literal name="outFlag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end43.for.inc_crit_edge:1 %store_ln562 = store i32 1, i32 %match_len

]]></Node>
<StgValue><ssdm name="store_ln562"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
<literal name="icmp_ln600" val="1"/>
<literal name="outFlag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end43.for.inc_crit_edge:2 %store_ln565 = store i1 0, i1 %matchFlag

]]></Node>
<StgValue><ssdm name="store_ln565"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
<literal name="icmp_ln600" val="1"/>
<literal name="outFlag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.end43.for.inc_crit_edge:3 %store_ln563 = store i32 %outValue_6, i32 %outValue_04

]]></Node>
<StgValue><ssdm name="store_ln563"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
<literal name="icmp_ln600" val="1"/>
<literal name="outFlag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.end43.for.inc_crit_edge:4 %store_ln568 = store i16 0, i16 %skip_len

]]></Node>
<StgValue><ssdm name="store_ln568"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
<literal name="outFlag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
if.then47:0 %matchFlag_426 = phi i1 %boostFlag, void %if.then33, i1 0, void %if.end43

]]></Node>
<StgValue><ssdm name="matchFlag_426"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
<literal name="outFlag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
if.then47:1 %skip_len_424 = phi i8 %skip_len_7, void %if.then33, i8 0, void %if.end43

]]></Node>
<StgValue><ssdm name="skip_len_424"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
<literal name="outFlag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32">
<![CDATA[
if.then47:2 %outValue_04_load = load i32 %outValue_04

]]></Node>
<StgValue><ssdm name="outValue_04_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
<literal name="outFlag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="8">
<![CDATA[
if.then47:3 %zext_ln613 = zext i8 %skip_len_424

]]></Node>
<StgValue><ssdm name="zext_ln613"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
<literal name="outFlag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then47:5 %store_ln561 = store i32 %match_loc_5, i32 %match_loc

]]></Node>
<StgValue><ssdm name="store_ln561"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
<literal name="outFlag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then47:6 %store_ln562 = store i32 1, i32 %match_len

]]></Node>
<StgValue><ssdm name="store_ln562"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
<literal name="outFlag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then47:7 %store_ln565 = store i1 %matchFlag_426, i1 %matchFlag

]]></Node>
<StgValue><ssdm name="store_ln565"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
<literal name="outFlag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then47:8 %store_ln563 = store i32 %outValue_6, i32 %outValue_04

]]></Node>
<StgValue><ssdm name="store_ln563"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
<literal name="outFlag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then47:9 %store_ln568 = store i16 %zext_ln613, i16 %skip_len

]]></Node>
<StgValue><ssdm name="store_ln568"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32">
<![CDATA[
if.then22:0 %outValue_04_load_2 = load i32 %outValue_04

]]></Node>
<StgValue><ssdm name="outValue_04_load_2"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then22:1 %match_len_10 = add i32 %match_len_9, i32 1

]]></Node>
<StgValue><ssdm name="match_len_10"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
if.then22:2 %match_loc_4 = add i32 %match_loc_3, i32 1

]]></Node>
<StgValue><ssdm name="match_loc_4"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="14" op_0_bw="32">
<![CDATA[
if.then22:3 %trunc_ln561 = trunc i32 %match_loc_4

]]></Node>
<StgValue><ssdm name="trunc_ln561"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="8" op_0_bw="32">
<![CDATA[
if.then22:4 %trunc_ln593 = trunc i32 %match_len_10

]]></Node>
<StgValue><ssdm name="trunc_ln593"/></StgValue>
</operation>

<operation id="98" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="32">
<![CDATA[
if.then22:5 %outValue = partset i32 @_ssdm_op_PartSet.i32.i32.i8.i32, i32 %outValue_04_load_2, i8 %trunc_ln593, i32 8

]]></Node>
<StgValue><ssdm name="outValue"/></StgValue>
</operation>

<operation id="99" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="14">
<![CDATA[
if.then22:6 %zext_ln612_1 = zext i14 %trunc_ln561

]]></Node>
<StgValue><ssdm name="zext_ln612_1"/></StgValue>
</operation>

<operation id="100" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="14" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
if.then22:7 %local_mem_addr_2 = getelementptr i8 %local_mem, i64 0, i64 %zext_ln612_1

]]></Node>
<StgValue><ssdm name="local_mem_addr_2"/></StgValue>
</operation>

<operation id="101" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="14" op_1_bw="0">
<![CDATA[
if.then22:8 %local_mem_load_1 = load i14 %local_mem_addr_2

]]></Node>
<StgValue><ssdm name="local_mem_load_1"/></StgValue>
</operation>

<operation id="102" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then22:9 %store_ln561 = store i32 %match_loc_4, i32 %match_loc

]]></Node>
<StgValue><ssdm name="store_ln561"/></StgValue>
</operation>

<operation id="103" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then22:10 %store_ln562 = store i32 %match_len_10, i32 %match_len

]]></Node>
<StgValue><ssdm name="store_ln562"/></StgValue>
</operation>

<operation id="104" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="1" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then22:11 %store_ln565 = store i1 1, i1 %matchFlag

]]></Node>
<StgValue><ssdm name="store_ln565"/></StgValue>
</operation>

<operation id="105" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
if.then22:12 %store_ln563 = store i32 %outValue, i32 %outValue_04

]]></Node>
<StgValue><ssdm name="store_ln563"/></StgValue>
</operation>

<operation id="106" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="16" op_1_bw="16" op_2_bw="0" op_3_bw="0">
<![CDATA[
if.then22:13 %store_ln568 = store i16 0, i16 %skip_len

]]></Node>
<StgValue><ssdm name="store_ln568"/></StgValue>
</operation>

<operation id="119" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="32" op_0_bw="32">
<![CDATA[
for.end.loopexit.exitStub:0 %outValue_04_load_1 = load i32 %outValue_04

]]></Node>
<StgValue><ssdm name="outValue_04_load_1"/></StgValue>
</operation>

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.end.loopexit.exitStub:1 %write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %outValue_04_out, i32 %outValue_04_load_1

]]></Node>
<StgValue><ssdm name="write_ln0"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0">
<![CDATA[
for.end.loopexit.exitStub:2 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="107" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="14" op_1_bw="0">
<![CDATA[
if.then15:3 %local_mem_load = load i14 %local_mem_addr_1

]]></Node>
<StgValue><ssdm name="local_mem_load"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
if.then15:5 %br_ln613 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln613"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="14" op_1_bw="0">
<![CDATA[
if.else26:7 %nextMatchCh = load i14 %local_mem_addr_3

]]></Node>
<StgValue><ssdm name="nextMatchCh"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
<literal name="icmp_ln600" val="0"/>
<literal name="outFlag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0">
<![CDATA[
if.then33.for.inc_crit_edge:5 %br_ln613 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln613"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
<literal name="icmp_ln600" val="1"/>
<literal name="outFlag" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
if.end43.for.inc_crit_edge:5 %br_ln613 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln613"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
<literal name="outFlag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32">
<![CDATA[
if.then47:4 %write_ln613 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %boosterStream, i32 %outValue_04_load

]]></Node>
<StgValue><ssdm name="write_ln613"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="0"/>
<literal name="outFlag" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
if.then47:10 %br_ln613 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln613"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="8" op_0_bw="14" op_1_bw="0">
<![CDATA[
if.then22:8 %local_mem_load_1 = load i14 %local_mem_addr_2

]]></Node>
<StgValue><ssdm name="local_mem_load_1"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln572" val="0"/>
<literal name="icmp_ln588" val="1"/>
<literal name="and_ln590_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
if.then22:14 %br_ln613 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln613"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0" op_4_bw="8" op_5_bw="0" op_6_bw="8" op_7_bw="0" op_8_bw="8" op_9_bw="0">
<![CDATA[
for.inc:0 %empty = phi i8 %local_mem_load, void %if.then15, i8 %nextMatchCh, void %if.then47, i8 %local_mem_load_1, void %if.then22, i8 %nextMatchCh, void %if.then33.for.inc_crit_edge, i8 %nextMatchCh, void %if.end43.for.inc_crit_edge

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0">
<![CDATA[
for.inc:2 %store_ln584 = store i8 %empty, i8 %match_ch

]]></Node>
<StgValue><ssdm name="store_ln584"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
for.inc:3 %br_ln572 = br void %for.body

]]></Node>
<StgValue><ssdm name="br_ln572"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
