Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.67 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.67 secs
 
--> Reading design: lab4_seven_segment_display.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "lab4_seven_segment_display.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "lab4_seven_segment_display"
Output Format                      : NGC
Target Device                      : xc7a200t-3-fbg484

---- Source Options
Top Module Name                    : lab4_seven_segment_display
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\dffnew.vhf" into library work
Parsing entity <dffnew>.
Parsing architecture <BEHAVIORAL> of entity <dffnew>.
Parsing VHDL file "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\ringcounter.vhf" into library work
Parsing entity <ringcounter>.
Parsing architecture <BEHAVIORAL> of entity <ringcounter>.
Parsing VHDL file "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\mux8_4.vhf" into library work
Parsing entity <mux8_4>.
Parsing architecture <BEHAVIORAL> of entity <mux8_4>.
Parsing VHDL file "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\g.vhf" into library work
Parsing entity <g>.
Parsing architecture <BEHAVIORAL> of entity <g>.
Parsing VHDL file "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\freqdivide.vhf" into library work
Parsing entity <dffnew_MUSER_freqdivide>.
Parsing architecture <BEHAVIORAL> of entity <dffnew_muser_freqdivide>.
Parsing entity <freqdivide>.
Parsing architecture <BEHAVIORAL> of entity <freqdivide>.
Parsing VHDL file "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\f.vhf" into library work
Parsing entity <f>.
Parsing architecture <BEHAVIORAL> of entity <f>.
Parsing VHDL file "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\e.vhf" into library work
Parsing entity <e>.
Parsing architecture <BEHAVIORAL> of entity <e>.
Parsing VHDL file "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\d.vhf" into library work
Parsing entity <d>.
Parsing architecture <BEHAVIORAL> of entity <d>.
Parsing VHDL file "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\c.vhf" into library work
Parsing entity <c>.
Parsing architecture <BEHAVIORAL> of entity <c>.
Parsing VHDL file "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\b.vhf" into library work
Parsing entity <b>.
Parsing architecture <BEHAVIORAL> of entity <b>.
Parsing VHDL file "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\a.vhf" into library work
Parsing entity <a>.
Parsing architecture <BEHAVIORAL> of entity <a>.
Parsing VHDL file "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\mux16_4.vhf" into library work
Parsing entity <mux16_4>.
Parsing architecture <BEHAVIORAL> of entity <mux16_4>.
Parsing VHDL file "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\clockdivider.vhf" into library work
Parsing entity <mux8_4_MUSER_clockdivider>.
Parsing architecture <BEHAVIORAL> of entity <mux8_4_muser_clockdivider>.
Parsing entity <ringcounter_MUSER_clockdivider>.
Parsing architecture <BEHAVIORAL> of entity <ringcounter_muser_clockdivider>.
Parsing entity <dffnew_MUSER_clockdivider>.
Parsing architecture <BEHAVIORAL> of entity <dffnew_muser_clockdivider>.
Parsing entity <freqdivide_MUSER_clockdivider>.
Parsing architecture <BEHAVIORAL> of entity <freqdivide_muser_clockdivider>.
Parsing entity <clockdivider>.
Parsing architecture <BEHAVIORAL> of entity <clockdivider>.
Parsing VHDL file "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\binaryto7segment.vhf" into library work
Parsing entity <g_MUSER_binaryto7segment>.
Parsing architecture <BEHAVIORAL> of entity <g_muser_binaryto7segment>.
Parsing entity <f_MUSER_binaryto7segment>.
Parsing architecture <BEHAVIORAL> of entity <f_muser_binaryto7segment>.
Parsing entity <e_MUSER_binaryto7segment>.
Parsing architecture <BEHAVIORAL> of entity <e_muser_binaryto7segment>.
Parsing entity <d_MUSER_binaryto7segment>.
Parsing architecture <BEHAVIORAL> of entity <d_muser_binaryto7segment>.
Parsing entity <c_MUSER_binaryto7segment>.
Parsing architecture <BEHAVIORAL> of entity <c_muser_binaryto7segment>.
Parsing entity <b_MUSER_binaryto7segment>.
Parsing architecture <BEHAVIORAL> of entity <b_muser_binaryto7segment>.
Parsing entity <a_MUSER_binaryto7segment>.
Parsing architecture <BEHAVIORAL> of entity <a_muser_binaryto7segment>.
Parsing entity <binaryto7segment>.
Parsing architecture <BEHAVIORAL> of entity <binaryto7segment>.
Parsing VHDL file "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\lab4_seven_segment_display.vhf" into library work
Parsing entity <g_MUSER_lab4_seven_segment_display>.
Parsing architecture <BEHAVIORAL> of entity <g_muser_lab4_seven_segment_display>.
Parsing entity <f_MUSER_lab4_seven_segment_display>.
Parsing architecture <BEHAVIORAL> of entity <f_muser_lab4_seven_segment_display>.
Parsing entity <e_MUSER_lab4_seven_segment_display>.
Parsing architecture <BEHAVIORAL> of entity <e_muser_lab4_seven_segment_display>.
Parsing entity <d_MUSER_lab4_seven_segment_display>.
Parsing architecture <BEHAVIORAL> of entity <d_muser_lab4_seven_segment_display>.
Parsing entity <c_MUSER_lab4_seven_segment_display>.
Parsing architecture <BEHAVIORAL> of entity <c_muser_lab4_seven_segment_display>.
Parsing entity <b_MUSER_lab4_seven_segment_display>.
Parsing architecture <BEHAVIORAL> of entity <b_muser_lab4_seven_segment_display>.
Parsing entity <a_MUSER_lab4_seven_segment_display>.
Parsing architecture <BEHAVIORAL> of entity <a_muser_lab4_seven_segment_display>.
Parsing entity <binaryto7segment_MUSER_lab4_seven_segment_display>.
Parsing architecture <BEHAVIORAL> of entity <binaryto7segment_muser_lab4_seven_segment_display>.
Parsing entity <mux16_4_MUSER_lab4_seven_segment_display>.
Parsing architecture <BEHAVIORAL> of entity <mux16_4_muser_lab4_seven_segment_display>.
Parsing entity <mux8_4_MUSER_lab4_seven_segment_display>.
Parsing architecture <BEHAVIORAL> of entity <mux8_4_muser_lab4_seven_segment_display>.
Parsing entity <ringcounter_MUSER_lab4_seven_segment_display>.
Parsing architecture <BEHAVIORAL> of entity <ringcounter_muser_lab4_seven_segment_display>.
Parsing entity <dffnew_MUSER_lab4_seven_segment_display>.
Parsing architecture <BEHAVIORAL> of entity <dffnew_muser_lab4_seven_segment_display>.
Parsing entity <freqdivide_MUSER_lab4_seven_segment_display>.
Parsing architecture <BEHAVIORAL> of entity <freqdivide_muser_lab4_seven_segment_display>.
Parsing entity <clockdivider_MUSER_lab4_seven_segment_display>.
Parsing architecture <BEHAVIORAL> of entity <clockdivider_muser_lab4_seven_segment_display>.
Parsing entity <lab4_seven_segment_display>.
Parsing architecture <BEHAVIORAL> of entity <lab4_seven_segment_display>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <lab4_seven_segment_display> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <clockdivider_MUSER_lab4_seven_segment_display> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <freqdivide_MUSER_lab4_seven_segment_display> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <dffnew_MUSER_lab4_seven_segment_display> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <ringcounter_MUSER_lab4_seven_segment_display> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <mux8_4_MUSER_lab4_seven_segment_display> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <mux16_4_MUSER_lab4_seven_segment_display> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <binaryto7segment_MUSER_lab4_seven_segment_display> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <a_MUSER_lab4_seven_segment_display> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <b_MUSER_lab4_seven_segment_display> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <c_MUSER_lab4_seven_segment_display> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <d_MUSER_lab4_seven_segment_display> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <e_MUSER_lab4_seven_segment_display> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <f_MUSER_lab4_seven_segment_display> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <g_MUSER_lab4_seven_segment_display> (architecture <BEHAVIORAL>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <lab4_seven_segment_display>.
    Related source file is "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\lab4_seven_segment_display.vhf".
    Summary:
	no macro.
Unit <lab4_seven_segment_display> synthesized.

Synthesizing Unit <clockdivider_MUSER_lab4_seven_segment_display>.
    Related source file is "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\lab4_seven_segment_display.vhf".
    Summary:
	no macro.
Unit <clockdivider_MUSER_lab4_seven_segment_display> synthesized.

Synthesizing Unit <freqdivide_MUSER_lab4_seven_segment_display>.
    Related source file is "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\lab4_seven_segment_display.vhf".
    Summary:
	no macro.
Unit <freqdivide_MUSER_lab4_seven_segment_display> synthesized.

Synthesizing Unit <dffnew_MUSER_lab4_seven_segment_display>.
    Related source file is "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\lab4_seven_segment_display.vhf".
    Summary:
	no macro.
Unit <dffnew_MUSER_lab4_seven_segment_display> synthesized.

Synthesizing Unit <ringcounter_MUSER_lab4_seven_segment_display>.
    Related source file is "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\lab4_seven_segment_display.vhf".
    Summary:
	no macro.
Unit <ringcounter_MUSER_lab4_seven_segment_display> synthesized.

Synthesizing Unit <mux8_4_MUSER_lab4_seven_segment_display>.
    Related source file is "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\lab4_seven_segment_display.vhf".
    Summary:
	no macro.
Unit <mux8_4_MUSER_lab4_seven_segment_display> synthesized.

Synthesizing Unit <mux16_4_MUSER_lab4_seven_segment_display>.
    Related source file is "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\lab4_seven_segment_display.vhf".
    Summary:
	no macro.
Unit <mux16_4_MUSER_lab4_seven_segment_display> synthesized.

Synthesizing Unit <binaryto7segment_MUSER_lab4_seven_segment_display>.
    Related source file is "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\lab4_seven_segment_display.vhf".
    Summary:
	no macro.
Unit <binaryto7segment_MUSER_lab4_seven_segment_display> synthesized.

Synthesizing Unit <a_MUSER_lab4_seven_segment_display>.
    Related source file is "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\lab4_seven_segment_display.vhf".
    Summary:
	no macro.
Unit <a_MUSER_lab4_seven_segment_display> synthesized.

Synthesizing Unit <b_MUSER_lab4_seven_segment_display>.
    Related source file is "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\lab4_seven_segment_display.vhf".
    Summary:
	no macro.
Unit <b_MUSER_lab4_seven_segment_display> synthesized.

Synthesizing Unit <c_MUSER_lab4_seven_segment_display>.
    Related source file is "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\lab4_seven_segment_display.vhf".
    Summary:
	no macro.
Unit <c_MUSER_lab4_seven_segment_display> synthesized.

Synthesizing Unit <d_MUSER_lab4_seven_segment_display>.
    Related source file is "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\lab4_seven_segment_display.vhf".
    Summary:
	no macro.
Unit <d_MUSER_lab4_seven_segment_display> synthesized.

Synthesizing Unit <e_MUSER_lab4_seven_segment_display>.
    Related source file is "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\lab4_seven_segment_display.vhf".
    Summary:
	no macro.
Unit <e_MUSER_lab4_seven_segment_display> synthesized.

Synthesizing Unit <f_MUSER_lab4_seven_segment_display>.
    Related source file is "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\lab4_seven_segment_display.vhf".
    Summary:
	no macro.
Unit <f_MUSER_lab4_seven_segment_display> synthesized.

Synthesizing Unit <g_MUSER_lab4_seven_segment_display>.
    Related source file is "C:\Users\Prarthit\Desktop\sem3\xilin\labp4\lab4_seven_segment_display.vhf".
    Summary:
	no macro.
Unit <g_MUSER_lab4_seven_segment_display> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 24
 Flip-Flops                                            : 24

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <lab4_seven_segment_display> ...

Optimizing unit <mux16_4_MUSER_lab4_seven_segment_display> ...

Optimizing unit <freqdivide_MUSER_lab4_seven_segment_display> ...

Optimizing unit <ringcounter_MUSER_lab4_seven_segment_display> ...

Optimizing unit <mux8_4_MUSER_lab4_seven_segment_display> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block lab4_seven_segment_display, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 24
 Flip-Flops                                            : 24

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : lab4_seven_segment_display.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 161
#      AND2                        : 8
#      AND3                        : 10
#      AND4                        : 19
#      AND5                        : 16
#      INV                         : 93
#      OR2                         : 4
#      OR3                         : 1
#      OR4                         : 8
#      OR5                         : 2
# FlipFlops/Latches                : 24
#      FD                          : 24
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 28
#      IBUF                        : 17
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 7a200tfbg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:              24  out of  269200     0%  
 Number of Slice LUTs:                   93  out of  134600     0%  
    Number used as Logic:                93  out of  134600     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     93
   Number with an unused Flip Flop:      69  out of     93    74%  
   Number with an unused LUT:             0  out of     93     0%  
   Number of fully used LUT-FF pairs:    24  out of     93    25%  
   Number of unique control sets:        17

IO Utilization: 
 Number of IOs:                          29
 Number of bonded IOBs:                  29  out of    285    10%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+-----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)             | Load  |
-----------------------------------+-----------------------------------+-------+
clk                                | BUFGP                             | 5     |
XLXI_4/XLXI_1/XLXN_2               | NONE(XLXI_4/XLXI_1/XLXI_6/XLXI_1) | 1     |
XLXI_4/XLXI_1/XLXN_3               | NONE(XLXI_4/XLXI_1/XLXI_7/XLXI_1) | 1     |
XLXI_4/XLXI_1/XLXN_4               | NONE(XLXI_4/XLXI_1/XLXI_8/XLXI_1) | 1     |
XLXI_4/XLXI_1/XLXN_5               | NONE(XLXI_4/XLXI_1/XLXI_9/XLXI_1) | 1     |
XLXI_4/XLXI_1/XLXN_6               | NONE(XLXI_4/XLXI_1/XLXI_10/XLXI_1)| 1     |
XLXI_4/XLXI_1/XLXN_7               | NONE(XLXI_4/XLXI_1/XLXI_11/XLXI_1)| 1     |
XLXI_4/XLXI_1/XLXN_14              | NONE(XLXI_4/XLXI_1/XLXI_12/XLXI_1)| 1     |
XLXI_4/XLXI_1/XLXN_8               | NONE(XLXI_4/XLXI_1/XLXI_13/XLXI_1)| 1     |
XLXI_4/XLXI_1/XLXN_9               | NONE(XLXI_4/XLXI_1/XLXI_14/XLXI_1)| 1     |
XLXI_4/XLXI_1/XLXN_10              | NONE(XLXI_4/XLXI_1/XLXI_15/XLXI_1)| 1     |
XLXI_4/XLXI_1/XLXN_11              | NONE(XLXI_4/XLXI_1/XLXI_16/XLXI_1)| 1     |
XLXI_4/XLXI_1/XLXN_12              | NONE(XLXI_4/XLXI_1/XLXI_17/XLXI_1)| 1     |
XLXI_4/XLXI_1/XLXN_16              | NONE(XLXI_4/XLXI_1/XLXI_18/XLXI_1)| 1     |
XLXI_4/XLXI_1/XLXN_15              | NONE(XLXI_4/XLXI_1/XLXI_19/XLXI_1)| 1     |
XLXI_4/XLXI_1/XLXN_13              | NONE(XLXI_4/XLXI_1/XLXI_22/XLXI_1)| 1     |
XLXI_4/XLXN_3                      | NONE(XLXI_4/XLXI_2/XLXI_4)        | 4     |
-----------------------------------+-----------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 1.457ns (Maximum Frequency: 686.106MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 7.927ns
   Maximum combinational path delay: 7.595ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.443ns (frequency: 693.097MHz)
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Delay:               1.443ns (Levels of Logic = 1)
  Source:            XLXI_4/XLXI_1/XLXI_1/XLXI_1 (FF)
  Destination:       XLXI_4/XLXI_1/XLXI_1/XLXI_1 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: XLXI_4/XLXI_1/XLXI_1/XLXI_1 to XLXI_4/XLXI_1/XLXI_1/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  XLXI_4/XLXI_1/XLXI_1/XLXI_1 (XLXI_4/XLXI_1/XLXN_2)
     INV:I->O              1   0.511   0.279  XLXI_4/XLXI_1/XLXI_1/XLXI_2 (XLXI_4/XLXI_1/XLXI_1/XLXN_2)
     FD:D                      0.008          XLXI_4/XLXI_1/XLXI_1/XLXI_1
    ----------------------------------------
    Total                      1.443ns (0.880ns logic, 0.563ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_4/XLXI_1/XLXN_2'
  Clock period: 1.443ns (frequency: 693.097MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.443ns (Levels of Logic = 1)
  Source:            XLXI_4/XLXI_1/XLXI_6/XLXI_1 (FF)
  Destination:       XLXI_4/XLXI_1/XLXI_6/XLXI_1 (FF)
  Source Clock:      XLXI_4/XLXI_1/XLXN_2 rising
  Destination Clock: XLXI_4/XLXI_1/XLXN_2 rising

  Data Path: XLXI_4/XLXI_1/XLXI_6/XLXI_1 to XLXI_4/XLXI_1/XLXI_6/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  XLXI_4/XLXI_1/XLXI_6/XLXI_1 (XLXI_4/XLXI_1/XLXN_3)
     INV:I->O              1   0.511   0.279  XLXI_4/XLXI_1/XLXI_6/XLXI_2 (XLXI_4/XLXI_1/XLXI_6/XLXN_2)
     FD:D                      0.008          XLXI_4/XLXI_1/XLXI_6/XLXI_1
    ----------------------------------------
    Total                      1.443ns (0.880ns logic, 0.563ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_4/XLXI_1/XLXN_3'
  Clock period: 1.443ns (frequency: 693.097MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.443ns (Levels of Logic = 1)
  Source:            XLXI_4/XLXI_1/XLXI_7/XLXI_1 (FF)
  Destination:       XLXI_4/XLXI_1/XLXI_7/XLXI_1 (FF)
  Source Clock:      XLXI_4/XLXI_1/XLXN_3 rising
  Destination Clock: XLXI_4/XLXI_1/XLXN_3 rising

  Data Path: XLXI_4/XLXI_1/XLXI_7/XLXI_1 to XLXI_4/XLXI_1/XLXI_7/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  XLXI_4/XLXI_1/XLXI_7/XLXI_1 (XLXI_4/XLXI_1/XLXN_4)
     INV:I->O              1   0.511   0.279  XLXI_4/XLXI_1/XLXI_7/XLXI_2 (XLXI_4/XLXI_1/XLXI_7/XLXN_2)
     FD:D                      0.008          XLXI_4/XLXI_1/XLXI_7/XLXI_1
    ----------------------------------------
    Total                      1.443ns (0.880ns logic, 0.563ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_4/XLXI_1/XLXN_4'
  Clock period: 1.443ns (frequency: 693.097MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.443ns (Levels of Logic = 1)
  Source:            XLXI_4/XLXI_1/XLXI_8/XLXI_1 (FF)
  Destination:       XLXI_4/XLXI_1/XLXI_8/XLXI_1 (FF)
  Source Clock:      XLXI_4/XLXI_1/XLXN_4 rising
  Destination Clock: XLXI_4/XLXI_1/XLXN_4 rising

  Data Path: XLXI_4/XLXI_1/XLXI_8/XLXI_1 to XLXI_4/XLXI_1/XLXI_8/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  XLXI_4/XLXI_1/XLXI_8/XLXI_1 (XLXI_4/XLXI_1/XLXN_5)
     INV:I->O              1   0.511   0.279  XLXI_4/XLXI_1/XLXI_8/XLXI_2 (XLXI_4/XLXI_1/XLXI_8/XLXN_2)
     FD:D                      0.008          XLXI_4/XLXI_1/XLXI_8/XLXI_1
    ----------------------------------------
    Total                      1.443ns (0.880ns logic, 0.563ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_4/XLXI_1/XLXN_5'
  Clock period: 1.443ns (frequency: 693.097MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.443ns (Levels of Logic = 1)
  Source:            XLXI_4/XLXI_1/XLXI_9/XLXI_1 (FF)
  Destination:       XLXI_4/XLXI_1/XLXI_9/XLXI_1 (FF)
  Source Clock:      XLXI_4/XLXI_1/XLXN_5 rising
  Destination Clock: XLXI_4/XLXI_1/XLXN_5 rising

  Data Path: XLXI_4/XLXI_1/XLXI_9/XLXI_1 to XLXI_4/XLXI_1/XLXI_9/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  XLXI_4/XLXI_1/XLXI_9/XLXI_1 (XLXI_4/XLXI_1/XLXN_6)
     INV:I->O              1   0.511   0.279  XLXI_4/XLXI_1/XLXI_9/XLXI_2 (XLXI_4/XLXI_1/XLXI_9/XLXN_2)
     FD:D                      0.008          XLXI_4/XLXI_1/XLXI_9/XLXI_1
    ----------------------------------------
    Total                      1.443ns (0.880ns logic, 0.563ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_4/XLXI_1/XLXN_6'
  Clock period: 1.443ns (frequency: 693.097MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.443ns (Levels of Logic = 1)
  Source:            XLXI_4/XLXI_1/XLXI_10/XLXI_1 (FF)
  Destination:       XLXI_4/XLXI_1/XLXI_10/XLXI_1 (FF)
  Source Clock:      XLXI_4/XLXI_1/XLXN_6 rising
  Destination Clock: XLXI_4/XLXI_1/XLXN_6 rising

  Data Path: XLXI_4/XLXI_1/XLXI_10/XLXI_1 to XLXI_4/XLXI_1/XLXI_10/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  XLXI_4/XLXI_1/XLXI_10/XLXI_1 (XLXI_4/XLXI_1/XLXN_7)
     INV:I->O              1   0.511   0.279  XLXI_4/XLXI_1/XLXI_10/XLXI_2 (XLXI_4/XLXI_1/XLXI_10/XLXN_2)
     FD:D                      0.008          XLXI_4/XLXI_1/XLXI_10/XLXI_1
    ----------------------------------------
    Total                      1.443ns (0.880ns logic, 0.563ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_4/XLXI_1/XLXN_7'
  Clock period: 1.443ns (frequency: 693.097MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.443ns (Levels of Logic = 1)
  Source:            XLXI_4/XLXI_1/XLXI_11/XLXI_1 (FF)
  Destination:       XLXI_4/XLXI_1/XLXI_11/XLXI_1 (FF)
  Source Clock:      XLXI_4/XLXI_1/XLXN_7 rising
  Destination Clock: XLXI_4/XLXI_1/XLXN_7 rising

  Data Path: XLXI_4/XLXI_1/XLXI_11/XLXI_1 to XLXI_4/XLXI_1/XLXI_11/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  XLXI_4/XLXI_1/XLXI_11/XLXI_1 (XLXI_4/XLXI_1/XLXN_14)
     INV:I->O              1   0.511   0.279  XLXI_4/XLXI_1/XLXI_11/XLXI_2 (XLXI_4/XLXI_1/XLXI_11/XLXN_2)
     FD:D                      0.008          XLXI_4/XLXI_1/XLXI_11/XLXI_1
    ----------------------------------------
    Total                      1.443ns (0.880ns logic, 0.563ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_4/XLXI_1/XLXN_14'
  Clock period: 1.443ns (frequency: 693.097MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.443ns (Levels of Logic = 1)
  Source:            XLXI_4/XLXI_1/XLXI_12/XLXI_1 (FF)
  Destination:       XLXI_4/XLXI_1/XLXI_12/XLXI_1 (FF)
  Source Clock:      XLXI_4/XLXI_1/XLXN_14 rising
  Destination Clock: XLXI_4/XLXI_1/XLXN_14 rising

  Data Path: XLXI_4/XLXI_1/XLXI_12/XLXI_1 to XLXI_4/XLXI_1/XLXI_12/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  XLXI_4/XLXI_1/XLXI_12/XLXI_1 (XLXI_4/XLXI_1/XLXN_8)
     INV:I->O              1   0.511   0.279  XLXI_4/XLXI_1/XLXI_12/XLXI_2 (XLXI_4/XLXI_1/XLXI_12/XLXN_2)
     FD:D                      0.008          XLXI_4/XLXI_1/XLXI_12/XLXI_1
    ----------------------------------------
    Total                      1.443ns (0.880ns logic, 0.563ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_4/XLXI_1/XLXN_8'
  Clock period: 1.443ns (frequency: 693.097MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.443ns (Levels of Logic = 1)
  Source:            XLXI_4/XLXI_1/XLXI_13/XLXI_1 (FF)
  Destination:       XLXI_4/XLXI_1/XLXI_13/XLXI_1 (FF)
  Source Clock:      XLXI_4/XLXI_1/XLXN_8 rising
  Destination Clock: XLXI_4/XLXI_1/XLXN_8 rising

  Data Path: XLXI_4/XLXI_1/XLXI_13/XLXI_1 to XLXI_4/XLXI_1/XLXI_13/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  XLXI_4/XLXI_1/XLXI_13/XLXI_1 (XLXI_4/XLXI_1/XLXN_9)
     INV:I->O              1   0.511   0.279  XLXI_4/XLXI_1/XLXI_13/XLXI_2 (XLXI_4/XLXI_1/XLXI_13/XLXN_2)
     FD:D                      0.008          XLXI_4/XLXI_1/XLXI_13/XLXI_1
    ----------------------------------------
    Total                      1.443ns (0.880ns logic, 0.563ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_4/XLXI_1/XLXN_9'
  Clock period: 1.443ns (frequency: 693.097MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.443ns (Levels of Logic = 1)
  Source:            XLXI_4/XLXI_1/XLXI_14/XLXI_1 (FF)
  Destination:       XLXI_4/XLXI_1/XLXI_14/XLXI_1 (FF)
  Source Clock:      XLXI_4/XLXI_1/XLXN_9 rising
  Destination Clock: XLXI_4/XLXI_1/XLXN_9 rising

  Data Path: XLXI_4/XLXI_1/XLXI_14/XLXI_1 to XLXI_4/XLXI_1/XLXI_14/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  XLXI_4/XLXI_1/XLXI_14/XLXI_1 (XLXI_4/XLXI_1/XLXN_10)
     INV:I->O              1   0.511   0.279  XLXI_4/XLXI_1/XLXI_14/XLXI_2 (XLXI_4/XLXI_1/XLXI_14/XLXN_2)
     FD:D                      0.008          XLXI_4/XLXI_1/XLXI_14/XLXI_1
    ----------------------------------------
    Total                      1.443ns (0.880ns logic, 0.563ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_4/XLXI_1/XLXN_10'
  Clock period: 1.443ns (frequency: 693.097MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.443ns (Levels of Logic = 1)
  Source:            XLXI_4/XLXI_1/XLXI_15/XLXI_1 (FF)
  Destination:       XLXI_4/XLXI_1/XLXI_15/XLXI_1 (FF)
  Source Clock:      XLXI_4/XLXI_1/XLXN_10 rising
  Destination Clock: XLXI_4/XLXI_1/XLXN_10 rising

  Data Path: XLXI_4/XLXI_1/XLXI_15/XLXI_1 to XLXI_4/XLXI_1/XLXI_15/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  XLXI_4/XLXI_1/XLXI_15/XLXI_1 (XLXI_4/XLXI_1/XLXN_11)
     INV:I->O              1   0.511   0.279  XLXI_4/XLXI_1/XLXI_15/XLXI_2 (XLXI_4/XLXI_1/XLXI_15/XLXN_2)
     FD:D                      0.008          XLXI_4/XLXI_1/XLXI_15/XLXI_1
    ----------------------------------------
    Total                      1.443ns (0.880ns logic, 0.563ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_4/XLXI_1/XLXN_11'
  Clock period: 1.443ns (frequency: 693.097MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.443ns (Levels of Logic = 1)
  Source:            XLXI_4/XLXI_1/XLXI_16/XLXI_1 (FF)
  Destination:       XLXI_4/XLXI_1/XLXI_16/XLXI_1 (FF)
  Source Clock:      XLXI_4/XLXI_1/XLXN_11 rising
  Destination Clock: XLXI_4/XLXI_1/XLXN_11 rising

  Data Path: XLXI_4/XLXI_1/XLXI_16/XLXI_1 to XLXI_4/XLXI_1/XLXI_16/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  XLXI_4/XLXI_1/XLXI_16/XLXI_1 (XLXI_4/XLXI_1/XLXN_12)
     INV:I->O              1   0.511   0.279  XLXI_4/XLXI_1/XLXI_16/XLXI_2 (XLXI_4/XLXI_1/XLXI_16/XLXN_2)
     FD:D                      0.008          XLXI_4/XLXI_1/XLXI_16/XLXI_1
    ----------------------------------------
    Total                      1.443ns (0.880ns logic, 0.563ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_4/XLXI_1/XLXN_12'
  Clock period: 1.443ns (frequency: 693.097MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.443ns (Levels of Logic = 1)
  Source:            XLXI_4/XLXI_1/XLXI_17/XLXI_1 (FF)
  Destination:       XLXI_4/XLXI_1/XLXI_17/XLXI_1 (FF)
  Source Clock:      XLXI_4/XLXI_1/XLXN_12 rising
  Destination Clock: XLXI_4/XLXI_1/XLXN_12 rising

  Data Path: XLXI_4/XLXI_1/XLXI_17/XLXI_1 to XLXI_4/XLXI_1/XLXI_17/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  XLXI_4/XLXI_1/XLXI_17/XLXI_1 (XLXI_4/XLXI_1/XLXN_16)
     INV:I->O              1   0.511   0.279  XLXI_4/XLXI_1/XLXI_17/XLXI_2 (XLXI_4/XLXI_1/XLXI_17/XLXN_2)
     FD:D                      0.008          XLXI_4/XLXI_1/XLXI_17/XLXI_1
    ----------------------------------------
    Total                      1.443ns (0.880ns logic, 0.563ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_4/XLXI_1/XLXN_16'
  Clock period: 1.443ns (frequency: 693.097MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.443ns (Levels of Logic = 1)
  Source:            XLXI_4/XLXI_1/XLXI_18/XLXI_1 (FF)
  Destination:       XLXI_4/XLXI_1/XLXI_18/XLXI_1 (FF)
  Source Clock:      XLXI_4/XLXI_1/XLXN_16 rising
  Destination Clock: XLXI_4/XLXI_1/XLXN_16 rising

  Data Path: XLXI_4/XLXI_1/XLXI_18/XLXI_1 to XLXI_4/XLXI_1/XLXI_18/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  XLXI_4/XLXI_1/XLXI_18/XLXI_1 (XLXI_4/XLXI_1/XLXN_15)
     INV:I->O              1   0.511   0.279  XLXI_4/XLXI_1/XLXI_18/XLXI_2 (XLXI_4/XLXI_1/XLXI_18/XLXN_2)
     FD:D                      0.008          XLXI_4/XLXI_1/XLXI_18/XLXI_1
    ----------------------------------------
    Total                      1.443ns (0.880ns logic, 0.563ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_4/XLXI_1/XLXN_15'
  Clock period: 1.443ns (frequency: 693.097MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.443ns (Levels of Logic = 1)
  Source:            XLXI_4/XLXI_1/XLXI_19/XLXI_1 (FF)
  Destination:       XLXI_4/XLXI_1/XLXI_19/XLXI_1 (FF)
  Source Clock:      XLXI_4/XLXI_1/XLXN_15 rising
  Destination Clock: XLXI_4/XLXI_1/XLXN_15 rising

  Data Path: XLXI_4/XLXI_1/XLXI_19/XLXI_1 to XLXI_4/XLXI_1/XLXI_19/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  XLXI_4/XLXI_1/XLXI_19/XLXI_1 (XLXI_4/XLXI_1/XLXN_13)
     INV:I->O              1   0.511   0.279  XLXI_4/XLXI_1/XLXI_19/XLXI_2 (XLXI_4/XLXI_1/XLXI_19/XLXN_2)
     FD:D                      0.008          XLXI_4/XLXI_1/XLXI_19/XLXI_1
    ----------------------------------------
    Total                      1.443ns (0.880ns logic, 0.563ns route)
                                       (61.0% logic, 39.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_4/XLXI_1/XLXN_13'
  Clock period: 1.457ns (frequency: 686.106MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.457ns (Levels of Logic = 1)
  Source:            XLXI_4/XLXI_1/XLXI_22/XLXI_1 (FF)
  Destination:       XLXI_4/XLXI_1/XLXI_22/XLXI_1 (FF)
  Source Clock:      XLXI_4/XLXI_1/XLXN_13 rising
  Destination Clock: XLXI_4/XLXI_1/XLXN_13 rising

  Data Path: XLXI_4/XLXI_1/XLXI_22/XLXI_1 to XLXI_4/XLXI_1/XLXI_22/XLXI_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.361   0.298  XLXI_4/XLXI_1/XLXI_22/XLXI_1 (XLXI_4/XLXN_3)
     INV:I->O              1   0.511   0.279  XLXI_4/XLXI_1/XLXI_22/XLXI_2 (XLXI_4/XLXI_1/XLXI_22/XLXN_2)
     FD:D                      0.008          XLXI_4/XLXI_1/XLXI_22/XLXI_1
    ----------------------------------------
    Total                      1.457ns (0.880ns logic, 0.577ns route)
                                       (60.4% logic, 39.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_4/XLXN_3'
  Clock period: 0.653ns (frequency: 1532.567MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               0.653ns (Levels of Logic = 0)
  Source:            XLXI_4/XLXI_2/XLXI_3 (FF)
  Destination:       XLXI_4/XLXI_2/XLXI_4 (FF)
  Source Clock:      XLXI_4/XLXN_3 rising
  Destination Clock: XLXI_4/XLXN_3 rising

  Data Path: XLXI_4/XLXI_2/XLXI_3 to XLXI_4/XLXI_2/XLXI_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.283  XLXI_4/XLXI_2/XLXI_3 (XLXI_4/XLXI_2/XLXN_12)
     FD:D                      0.008          XLXI_4/XLXI_2/XLXI_4
    ----------------------------------------
    Total                      0.653ns (0.369ns logic, 0.283ns route)
                                       (56.6% logic, 43.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1700 / 11
-------------------------------------------------------------------------
Offset:              7.927ns (Levels of Logic = 10)
  Source:            XLXI_4/XLXI_3/XLXI_4 (FF)
  Destination:       cathode<4> (PAD)
  Source Clock:      clk rising

  Data Path: XLXI_4/XLXI_3/XLXI_4 to cathode<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.284  XLXI_4/XLXI_3/XLXI_4 (XLXI_4/XLXI_3/XLXN_9)
     INV:I->O              1   0.511   0.693  XLXI_4/XLXI_3/XLXI_8 (XLXI_4/XLXN_6<3>)
     AND2:I0->O            1   0.097   0.693  XLXI_4/XLXI_4/XLXI_16 (XLXI_4/XLXI_4/XLXN_33)
     OR2:I0->O            17   0.097   0.353  XLXI_4/XLXI_4/XLXI_24 (anode_3_OBUF)
     INV:I->O              1   0.511   0.683  XLXI_5/XLXI_18 (XLXI_5/XLXN_5)
     AND5:I1->O            1   0.097   0.693  XLXI_5/XLXI_14 (XLXI_5/XLXN_96)
     OR4:I0->O            27   0.097   0.385  XLXI_5/XLXI_22 (XLXN_10<3>)
     INV:I->O              1   0.511   0.693  XLXI_6/XLXI_8/XLXI_10 (XLXI_6/XLXI_8/XLXN_7)
     AND4:I0->O            1   0.097   0.556  XLXI_6/XLXI_8/XLXI_2 (XLXI_6/XLXI_8/XLXN_27)
     OR4:I2->O             1   0.234   0.279  XLXI_6/XLXI_8/XLXI_14 (cathode_0_OBUF)
     OBUF:I->O                 0.000          cathode_0_OBUF (cathode<0>)
    ----------------------------------------
    Total                      7.927ns (2.613ns logic, 5.314ns route)
                                       (33.0% logic, 67.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_4/XLXN_3'
  Total number of paths / destination ports: 1700 / 11
-------------------------------------------------------------------------
Offset:              7.927ns (Levels of Logic = 10)
  Source:            XLXI_4/XLXI_2/XLXI_4 (FF)
  Destination:       cathode<4> (PAD)
  Source Clock:      XLXI_4/XLXN_3 rising

  Data Path: XLXI_4/XLXI_2/XLXI_4 to cathode<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.284  XLXI_4/XLXI_2/XLXI_4 (XLXI_4/XLXI_2/XLXN_9)
     INV:I->O              1   0.511   0.693  XLXI_4/XLXI_2/XLXI_8 (XLXI_4/XLXN_4<3>)
     AND2:I0->O            1   0.097   0.683  XLXI_4/XLXI_4/XLXI_15 (XLXI_4/XLXI_4/XLXN_32)
     OR2:I1->O            17   0.107   0.353  XLXI_4/XLXI_4/XLXI_24 (anode_3_OBUF)
     INV:I->O              1   0.511   0.683  XLXI_5/XLXI_18 (XLXI_5/XLXN_5)
     AND5:I1->O            1   0.097   0.693  XLXI_5/XLXI_14 (XLXI_5/XLXN_96)
     OR4:I0->O            27   0.097   0.385  XLXI_5/XLXI_22 (XLXN_10<3>)
     INV:I->O              1   0.511   0.693  XLXI_6/XLXI_8/XLXI_10 (XLXI_6/XLXI_8/XLXN_7)
     AND4:I0->O            1   0.097   0.556  XLXI_6/XLXI_8/XLXI_2 (XLXI_6/XLXI_8/XLXN_27)
     OR4:I2->O             1   0.234   0.279  XLXI_6/XLXI_8/XLXI_14 (cathode_0_OBUF)
     OBUF:I->O                 0.000          cathode_0_OBUF (cathode<0>)
    ----------------------------------------
    Total                      7.927ns (2.623ns logic, 5.304ns route)
                                       (33.1% logic, 66.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 3824 / 11
-------------------------------------------------------------------------
Delay:               7.595ns (Levels of Logic = 11)
  Source:            pushbutton (PAD)
  Destination:       cathode<4> (PAD)

  Data Path: pushbutton to cathode<4>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.312  pushbutton_IBUF (pushbutton_IBUF)
     INV:I->O              1   0.511   0.683  XLXI_4/XLXI_4/XLXI_20 (XLXI_4/XLXI_4/XLXN_7)
     AND2:I1->O            1   0.107   0.683  XLXI_4/XLXI_4/XLXI_15 (XLXI_4/XLXI_4/XLXN_32)
     OR2:I1->O            17   0.107   0.353  XLXI_4/XLXI_4/XLXI_24 (anode_3_OBUF)
     INV:I->O              1   0.511   0.683  XLXI_5/XLXI_18 (XLXI_5/XLXN_5)
     AND5:I1->O            1   0.097   0.693  XLXI_5/XLXI_14 (XLXI_5/XLXN_96)
     OR4:I0->O            27   0.097   0.385  XLXI_5/XLXI_22 (XLXN_10<3>)
     INV:I->O              1   0.511   0.693  XLXI_6/XLXI_8/XLXI_10 (XLXI_6/XLXI_8/XLXN_7)
     AND4:I0->O            1   0.097   0.556  XLXI_6/XLXI_8/XLXI_2 (XLXI_6/XLXI_8/XLXN_27)
     OR4:I2->O             1   0.234   0.279  XLXI_6/XLXI_8/XLXI_14 (cathode_0_OBUF)
     OBUF:I->O                 0.000          cathode_0_OBUF (cathode<0>)
    ----------------------------------------
    Total                      7.595ns (2.273ns logic, 5.322ns route)
                                       (29.9% logic, 70.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock XLXI_4/XLXI_1/XLXN_10
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
XLXI_4/XLXI_1/XLXN_10|    1.443|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_4/XLXI_1/XLXN_11
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
XLXI_4/XLXI_1/XLXN_11|    1.443|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_4/XLXI_1/XLXN_12
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
XLXI_4/XLXI_1/XLXN_12|    1.443|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_4/XLXI_1/XLXN_13
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
XLXI_4/XLXI_1/XLXN_13|    1.457|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_4/XLXI_1/XLXN_14
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
XLXI_4/XLXI_1/XLXN_14|    1.443|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_4/XLXI_1/XLXN_15
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
XLXI_4/XLXI_1/XLXN_15|    1.443|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_4/XLXI_1/XLXN_16
---------------------+---------+---------+---------+---------+
                     | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock         |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------+---------+---------+---------+---------+
XLXI_4/XLXI_1/XLXN_16|    1.443|         |         |         |
---------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_4/XLXI_1/XLXN_2
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
XLXI_4/XLXI_1/XLXN_2|    1.443|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_4/XLXI_1/XLXN_3
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
XLXI_4/XLXI_1/XLXN_3|    1.443|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_4/XLXI_1/XLXN_4
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
XLXI_4/XLXI_1/XLXN_4|    1.443|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_4/XLXI_1/XLXN_5
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
XLXI_4/XLXI_1/XLXN_5|    1.443|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_4/XLXI_1/XLXN_6
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
XLXI_4/XLXI_1/XLXN_6|    1.443|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_4/XLXI_1/XLXN_7
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
XLXI_4/XLXI_1/XLXN_7|    1.443|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_4/XLXI_1/XLXN_8
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
XLXI_4/XLXI_1/XLXN_8|    1.443|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_4/XLXI_1/XLXN_9
--------------------+---------+---------+---------+---------+
                    | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock        |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------+---------+---------+---------+---------+
XLXI_4/XLXI_1/XLXN_9|    1.443|         |         |         |
--------------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_4/XLXN_3
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_4/XLXN_3  |    0.653|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.443|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 21.22 secs
 
--> 

Total memory usage is 429424 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    1 (   0 filtered)

