|MIPS_Processor
iCLK => mem:IMem.clk
iCLK => mem:DMem.clk
iCLK => pc_reg:pcreg.i_CLK
iCLK => IFID_Reg:IFID.i_CLK
iCLK => IDEX_Reg:IDEX.i_CLK
iCLK => dffg:ovflDel1.i_CLK
iCLK => dffg:ovflDel2.i_CLK
iCLK => EXMEM_Reg:EXMEM.i_CLK
iCLK => MEMWB_Reg:MEMWB.i_CLK
iCLK => regfile:regFile0.i_CLK
iRST => pc_reg:pcreg.i_RST
iRST => IFID_Reg:IFID.i_RST
iRST => regfile:regFile0.i_RST
iRST => IDEX_Reg:IDEX.i_RST
iRST => dffg:ovflDel1.i_RST
iRST => dffg:ovflDel2.i_RST
iRST => EXMEM_Reg:EXMEM.i_RST
iRST => MEMWB_Reg:MEMWB.i_RST
iInstLd => mem:IMem.we
iInstLd => s_IMemAddr[11].OUTPUTSELECT
iInstLd => s_IMemAddr[10].OUTPUTSELECT
iInstLd => s_IMemAddr[9].OUTPUTSELECT
iInstLd => s_IMemAddr[8].OUTPUTSELECT
iInstLd => s_IMemAddr[7].OUTPUTSELECT
iInstLd => s_IMemAddr[6].OUTPUTSELECT
iInstLd => s_IMemAddr[5].OUTPUTSELECT
iInstLd => s_IMemAddr[4].OUTPUTSELECT
iInstLd => s_IMemAddr[3].OUTPUTSELECT
iInstLd => s_IMemAddr[2].OUTPUTSELECT
iInstAddr[0] => ~NO_FANOUT~
iInstAddr[1] => ~NO_FANOUT~
iInstAddr[2] => s_IMemAddr[2].DATAA
iInstAddr[3] => s_IMemAddr[3].DATAA
iInstAddr[4] => s_IMemAddr[4].DATAA
iInstAddr[5] => s_IMemAddr[5].DATAA
iInstAddr[6] => s_IMemAddr[6].DATAA
iInstAddr[7] => s_IMemAddr[7].DATAA
iInstAddr[8] => s_IMemAddr[8].DATAA
iInstAddr[9] => s_IMemAddr[9].DATAA
iInstAddr[10] => s_IMemAddr[10].DATAA
iInstAddr[11] => s_IMemAddr[11].DATAA
iInstAddr[12] => ~NO_FANOUT~
iInstAddr[13] => ~NO_FANOUT~
iInstAddr[14] => ~NO_FANOUT~
iInstAddr[15] => ~NO_FANOUT~
iInstAddr[16] => ~NO_FANOUT~
iInstAddr[17] => ~NO_FANOUT~
iInstAddr[18] => ~NO_FANOUT~
iInstAddr[19] => ~NO_FANOUT~
iInstAddr[20] => ~NO_FANOUT~
iInstAddr[21] => ~NO_FANOUT~
iInstAddr[22] => ~NO_FANOUT~
iInstAddr[23] => ~NO_FANOUT~
iInstAddr[24] => ~NO_FANOUT~
iInstAddr[25] => ~NO_FANOUT~
iInstAddr[26] => ~NO_FANOUT~
iInstAddr[27] => ~NO_FANOUT~
iInstAddr[28] => ~NO_FANOUT~
iInstAddr[29] => ~NO_FANOUT~
iInstAddr[30] => ~NO_FANOUT~
iInstAddr[31] => ~NO_FANOUT~
iInstExt[0] => mem:IMem.data[0]
iInstExt[1] => mem:IMem.data[1]
iInstExt[2] => mem:IMem.data[2]
iInstExt[3] => mem:IMem.data[3]
iInstExt[4] => mem:IMem.data[4]
iInstExt[5] => mem:IMem.data[5]
iInstExt[6] => mem:IMem.data[6]
iInstExt[7] => mem:IMem.data[7]
iInstExt[8] => mem:IMem.data[8]
iInstExt[9] => mem:IMem.data[9]
iInstExt[10] => mem:IMem.data[10]
iInstExt[11] => mem:IMem.data[11]
iInstExt[12] => mem:IMem.data[12]
iInstExt[13] => mem:IMem.data[13]
iInstExt[14] => mem:IMem.data[14]
iInstExt[15] => mem:IMem.data[15]
iInstExt[16] => mem:IMem.data[16]
iInstExt[17] => mem:IMem.data[17]
iInstExt[18] => mem:IMem.data[18]
iInstExt[19] => mem:IMem.data[19]
iInstExt[20] => mem:IMem.data[20]
iInstExt[21] => mem:IMem.data[21]
iInstExt[22] => mem:IMem.data[22]
iInstExt[23] => mem:IMem.data[23]
iInstExt[24] => mem:IMem.data[24]
iInstExt[25] => mem:IMem.data[25]
iInstExt[26] => mem:IMem.data[26]
iInstExt[27] => mem:IMem.data[27]
iInstExt[28] => mem:IMem.data[28]
iInstExt[29] => mem:IMem.data[29]
iInstExt[30] => mem:IMem.data[30]
iInstExt[31] => mem:IMem.data[31]
oALUOut[0] <= alu:ALU0.o_F[0]
oALUOut[1] <= alu:ALU0.o_F[1]
oALUOut[2] <= alu:ALU0.o_F[2]
oALUOut[3] <= alu:ALU0.o_F[3]
oALUOut[4] <= alu:ALU0.o_F[4]
oALUOut[5] <= alu:ALU0.o_F[5]
oALUOut[6] <= alu:ALU0.o_F[6]
oALUOut[7] <= alu:ALU0.o_F[7]
oALUOut[8] <= alu:ALU0.o_F[8]
oALUOut[9] <= alu:ALU0.o_F[9]
oALUOut[10] <= alu:ALU0.o_F[10]
oALUOut[11] <= alu:ALU0.o_F[11]
oALUOut[12] <= alu:ALU0.o_F[12]
oALUOut[13] <= alu:ALU0.o_F[13]
oALUOut[14] <= alu:ALU0.o_F[14]
oALUOut[15] <= alu:ALU0.o_F[15]
oALUOut[16] <= alu:ALU0.o_F[16]
oALUOut[17] <= alu:ALU0.o_F[17]
oALUOut[18] <= alu:ALU0.o_F[18]
oALUOut[19] <= alu:ALU0.o_F[19]
oALUOut[20] <= alu:ALU0.o_F[20]
oALUOut[21] <= alu:ALU0.o_F[21]
oALUOut[22] <= alu:ALU0.o_F[22]
oALUOut[23] <= alu:ALU0.o_F[23]
oALUOut[24] <= alu:ALU0.o_F[24]
oALUOut[25] <= alu:ALU0.o_F[25]
oALUOut[26] <= alu:ALU0.o_F[26]
oALUOut[27] <= alu:ALU0.o_F[27]
oALUOut[28] <= alu:ALU0.o_F[28]
oALUOut[29] <= alu:ALU0.o_F[29]
oALUOut[30] <= alu:ALU0.o_F[30]
oALUOut[31] <= alu:ALU0.o_F[31]


|MIPS_Processor|mem:IMem
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
data[0] => ram~41.DATAIN
data[0] => ram.DATAIN
data[1] => ram~40.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~39.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~38.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~37.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~36.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~35.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~34.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~33.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~32.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~31.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~30.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~29.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~28.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~27.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~26.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~25.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~24.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~23.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~22.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~21.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~20.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~19.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~18.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~17.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~16.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~15.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~14.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~13.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~12.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~11.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~10.DATAIN
data[31] => ram.DATAIN31
we => ram~42.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|MIPS_Processor|mem:DMem
clk => ram~42.CLK
clk => ram~0.CLK
clk => ram~1.CLK
clk => ram~2.CLK
clk => ram~3.CLK
clk => ram~4.CLK
clk => ram~5.CLK
clk => ram~6.CLK
clk => ram~7.CLK
clk => ram~8.CLK
clk => ram~9.CLK
clk => ram~10.CLK
clk => ram~11.CLK
clk => ram~12.CLK
clk => ram~13.CLK
clk => ram~14.CLK
clk => ram~15.CLK
clk => ram~16.CLK
clk => ram~17.CLK
clk => ram~18.CLK
clk => ram~19.CLK
clk => ram~20.CLK
clk => ram~21.CLK
clk => ram~22.CLK
clk => ram~23.CLK
clk => ram~24.CLK
clk => ram~25.CLK
clk => ram~26.CLK
clk => ram~27.CLK
clk => ram~28.CLK
clk => ram~29.CLK
clk => ram~30.CLK
clk => ram~31.CLK
clk => ram~32.CLK
clk => ram~33.CLK
clk => ram~34.CLK
clk => ram~35.CLK
clk => ram~36.CLK
clk => ram~37.CLK
clk => ram~38.CLK
clk => ram~39.CLK
clk => ram~40.CLK
clk => ram~41.CLK
clk => ram.CLK0
addr[0] => ram~9.DATAIN
addr[0] => ram.WADDR
addr[0] => ram.RADDR
addr[1] => ram~8.DATAIN
addr[1] => ram.WADDR1
addr[1] => ram.RADDR1
addr[2] => ram~7.DATAIN
addr[2] => ram.WADDR2
addr[2] => ram.RADDR2
addr[3] => ram~6.DATAIN
addr[3] => ram.WADDR3
addr[3] => ram.RADDR3
addr[4] => ram~5.DATAIN
addr[4] => ram.WADDR4
addr[4] => ram.RADDR4
addr[5] => ram~4.DATAIN
addr[5] => ram.WADDR5
addr[5] => ram.RADDR5
addr[6] => ram~3.DATAIN
addr[6] => ram.WADDR6
addr[6] => ram.RADDR6
addr[7] => ram~2.DATAIN
addr[7] => ram.WADDR7
addr[7] => ram.RADDR7
addr[8] => ram~1.DATAIN
addr[8] => ram.WADDR8
addr[8] => ram.RADDR8
addr[9] => ram~0.DATAIN
addr[9] => ram.WADDR9
addr[9] => ram.RADDR9
data[0] => ram~41.DATAIN
data[0] => ram.DATAIN
data[1] => ram~40.DATAIN
data[1] => ram.DATAIN1
data[2] => ram~39.DATAIN
data[2] => ram.DATAIN2
data[3] => ram~38.DATAIN
data[3] => ram.DATAIN3
data[4] => ram~37.DATAIN
data[4] => ram.DATAIN4
data[5] => ram~36.DATAIN
data[5] => ram.DATAIN5
data[6] => ram~35.DATAIN
data[6] => ram.DATAIN6
data[7] => ram~34.DATAIN
data[7] => ram.DATAIN7
data[8] => ram~33.DATAIN
data[8] => ram.DATAIN8
data[9] => ram~32.DATAIN
data[9] => ram.DATAIN9
data[10] => ram~31.DATAIN
data[10] => ram.DATAIN10
data[11] => ram~30.DATAIN
data[11] => ram.DATAIN11
data[12] => ram~29.DATAIN
data[12] => ram.DATAIN12
data[13] => ram~28.DATAIN
data[13] => ram.DATAIN13
data[14] => ram~27.DATAIN
data[14] => ram.DATAIN14
data[15] => ram~26.DATAIN
data[15] => ram.DATAIN15
data[16] => ram~25.DATAIN
data[16] => ram.DATAIN16
data[17] => ram~24.DATAIN
data[17] => ram.DATAIN17
data[18] => ram~23.DATAIN
data[18] => ram.DATAIN18
data[19] => ram~22.DATAIN
data[19] => ram.DATAIN19
data[20] => ram~21.DATAIN
data[20] => ram.DATAIN20
data[21] => ram~20.DATAIN
data[21] => ram.DATAIN21
data[22] => ram~19.DATAIN
data[22] => ram.DATAIN22
data[23] => ram~18.DATAIN
data[23] => ram.DATAIN23
data[24] => ram~17.DATAIN
data[24] => ram.DATAIN24
data[25] => ram~16.DATAIN
data[25] => ram.DATAIN25
data[26] => ram~15.DATAIN
data[26] => ram.DATAIN26
data[27] => ram~14.DATAIN
data[27] => ram.DATAIN27
data[28] => ram~13.DATAIN
data[28] => ram.DATAIN28
data[29] => ram~12.DATAIN
data[29] => ram.DATAIN29
data[30] => ram~11.DATAIN
data[30] => ram.DATAIN30
data[31] => ram~10.DATAIN
data[31] => ram.DATAIN31
we => ram~42.DATAIN
we => ram.WE
q[0] <= ram.DATAOUT
q[1] <= ram.DATAOUT1
q[2] <= ram.DATAOUT2
q[3] <= ram.DATAOUT3
q[4] <= ram.DATAOUT4
q[5] <= ram.DATAOUT5
q[6] <= ram.DATAOUT6
q[7] <= ram.DATAOUT7
q[8] <= ram.DATAOUT8
q[9] <= ram.DATAOUT9
q[10] <= ram.DATAOUT10
q[11] <= ram.DATAOUT11
q[12] <= ram.DATAOUT12
q[13] <= ram.DATAOUT13
q[14] <= ram.DATAOUT14
q[15] <= ram.DATAOUT15
q[16] <= ram.DATAOUT16
q[17] <= ram.DATAOUT17
q[18] <= ram.DATAOUT18
q[19] <= ram.DATAOUT19
q[20] <= ram.DATAOUT20
q[21] <= ram.DATAOUT21
q[22] <= ram.DATAOUT22
q[23] <= ram.DATAOUT23
q[24] <= ram.DATAOUT24
q[25] <= ram.DATAOUT25
q[26] <= ram.DATAOUT26
q[27] <= ram.DATAOUT27
q[28] <= ram.DATAOUT28
q[29] <= ram.DATAOUT29
q[30] <= ram.DATAOUT30
q[31] <= ram.DATAOUT31


|MIPS_Processor|pc_reg:pcreg
i_D[0] => dffg:generateLower:0:DFFGIL.i_D
i_D[1] => dffg:generateLower:1:DFFGIL.i_D
i_D[2] => dffg:generateLower:2:DFFGIL.i_D
i_D[3] => dffg:generateLower:3:DFFGIL.i_D
i_D[4] => dffg:generateLower:4:DFFGIL.i_D
i_D[5] => dffg:generateLower:5:DFFGIL.i_D
i_D[6] => dffg:generateLower:6:DFFGIL.i_D
i_D[7] => dffg:generateLower:7:DFFGIL.i_D
i_D[8] => dffg:generateLower:8:DFFGIL.i_D
i_D[9] => dffg:generateLower:9:DFFGIL.i_D
i_D[10] => dffg:generateLower:10:DFFGIL.i_D
i_D[11] => dffg:generateLower:11:DFFGIL.i_D
i_D[12] => dffg:generateLower:12:DFFGIL.i_D
i_D[13] => dffg:generateLower:13:DFFGIL.i_D
i_D[14] => dffg:generateLower:14:DFFGIL.i_D
i_D[15] => dffg:generateLower:15:DFFGIL.i_D
i_D[16] => dffg:generateLower:16:DFFGIL.i_D
i_D[17] => dffg:generateLower:17:DFFGIL.i_D
i_D[18] => dffg:generateLower:18:DFFGIL.i_D
i_D[19] => dffg:generateLower:19:DFFGIL.i_D
i_D[20] => dffg:generateLower:20:DFFGIL.i_D
i_D[21] => dffg:generateLower:21:DFFGIL.i_D
i_D[22] => pc_dffg:DFFGI.i_D
i_D[23] => dffg:generateUpper:23:DFFGIU.i_D
i_D[24] => dffg:generateUpper:24:DFFGIU.i_D
i_D[25] => dffg:generateUpper:25:DFFGIU.i_D
i_D[26] => dffg:generateUpper:26:DFFGIU.i_D
i_D[27] => dffg:generateUpper:27:DFFGIU.i_D
i_D[28] => dffg:generateUpper:28:DFFGIU.i_D
i_D[29] => dffg:generateUpper:29:DFFGIU.i_D
i_D[30] => dffg:generateUpper:30:DFFGIU.i_D
i_D[31] => dffg:generateUpper:31:DFFGIU.i_D
i_RST => dffg:generateLower:0:DFFGIL.i_RST
i_RST => dffg:generateLower:1:DFFGIL.i_RST
i_RST => dffg:generateLower:2:DFFGIL.i_RST
i_RST => dffg:generateLower:3:DFFGIL.i_RST
i_RST => dffg:generateLower:4:DFFGIL.i_RST
i_RST => dffg:generateLower:5:DFFGIL.i_RST
i_RST => dffg:generateLower:6:DFFGIL.i_RST
i_RST => dffg:generateLower:7:DFFGIL.i_RST
i_RST => dffg:generateLower:8:DFFGIL.i_RST
i_RST => dffg:generateLower:9:DFFGIL.i_RST
i_RST => dffg:generateLower:10:DFFGIL.i_RST
i_RST => dffg:generateLower:11:DFFGIL.i_RST
i_RST => dffg:generateLower:12:DFFGIL.i_RST
i_RST => dffg:generateLower:13:DFFGIL.i_RST
i_RST => dffg:generateLower:14:DFFGIL.i_RST
i_RST => dffg:generateLower:15:DFFGIL.i_RST
i_RST => dffg:generateLower:16:DFFGIL.i_RST
i_RST => dffg:generateLower:17:DFFGIL.i_RST
i_RST => dffg:generateLower:18:DFFGIL.i_RST
i_RST => dffg:generateLower:19:DFFGIL.i_RST
i_RST => dffg:generateLower:20:DFFGIL.i_RST
i_RST => dffg:generateLower:21:DFFGIL.i_RST
i_RST => pc_dffg:DFFGI.i_RST
i_RST => dffg:generateUpper:23:DFFGIU.i_RST
i_RST => dffg:generateUpper:24:DFFGIU.i_RST
i_RST => dffg:generateUpper:25:DFFGIU.i_RST
i_RST => dffg:generateUpper:26:DFFGIU.i_RST
i_RST => dffg:generateUpper:27:DFFGIU.i_RST
i_RST => dffg:generateUpper:28:DFFGIU.i_RST
i_RST => dffg:generateUpper:29:DFFGIU.i_RST
i_RST => dffg:generateUpper:30:DFFGIU.i_RST
i_RST => dffg:generateUpper:31:DFFGIU.i_RST
i_CLK => dffg:generateLower:0:DFFGIL.i_CLK
i_CLK => dffg:generateLower:1:DFFGIL.i_CLK
i_CLK => dffg:generateLower:2:DFFGIL.i_CLK
i_CLK => dffg:generateLower:3:DFFGIL.i_CLK
i_CLK => dffg:generateLower:4:DFFGIL.i_CLK
i_CLK => dffg:generateLower:5:DFFGIL.i_CLK
i_CLK => dffg:generateLower:6:DFFGIL.i_CLK
i_CLK => dffg:generateLower:7:DFFGIL.i_CLK
i_CLK => dffg:generateLower:8:DFFGIL.i_CLK
i_CLK => dffg:generateLower:9:DFFGIL.i_CLK
i_CLK => dffg:generateLower:10:DFFGIL.i_CLK
i_CLK => dffg:generateLower:11:DFFGIL.i_CLK
i_CLK => dffg:generateLower:12:DFFGIL.i_CLK
i_CLK => dffg:generateLower:13:DFFGIL.i_CLK
i_CLK => dffg:generateLower:14:DFFGIL.i_CLK
i_CLK => dffg:generateLower:15:DFFGIL.i_CLK
i_CLK => dffg:generateLower:16:DFFGIL.i_CLK
i_CLK => dffg:generateLower:17:DFFGIL.i_CLK
i_CLK => dffg:generateLower:18:DFFGIL.i_CLK
i_CLK => dffg:generateLower:19:DFFGIL.i_CLK
i_CLK => dffg:generateLower:20:DFFGIL.i_CLK
i_CLK => dffg:generateLower:21:DFFGIL.i_CLK
i_CLK => pc_dffg:DFFGI.i_CLK
i_CLK => dffg:generateUpper:23:DFFGIU.i_CLK
i_CLK => dffg:generateUpper:24:DFFGIU.i_CLK
i_CLK => dffg:generateUpper:25:DFFGIU.i_CLK
i_CLK => dffg:generateUpper:26:DFFGIU.i_CLK
i_CLK => dffg:generateUpper:27:DFFGIU.i_CLK
i_CLK => dffg:generateUpper:28:DFFGIU.i_CLK
i_CLK => dffg:generateUpper:29:DFFGIU.i_CLK
i_CLK => dffg:generateUpper:30:DFFGIU.i_CLK
i_CLK => dffg:generateUpper:31:DFFGIU.i_CLK
i_WE => dffg:generateLower:0:DFFGIL.i_WE
i_WE => dffg:generateLower:1:DFFGIL.i_WE
i_WE => dffg:generateLower:2:DFFGIL.i_WE
i_WE => dffg:generateLower:3:DFFGIL.i_WE
i_WE => dffg:generateLower:4:DFFGIL.i_WE
i_WE => dffg:generateLower:5:DFFGIL.i_WE
i_WE => dffg:generateLower:6:DFFGIL.i_WE
i_WE => dffg:generateLower:7:DFFGIL.i_WE
i_WE => dffg:generateLower:8:DFFGIL.i_WE
i_WE => dffg:generateLower:9:DFFGIL.i_WE
i_WE => dffg:generateLower:10:DFFGIL.i_WE
i_WE => dffg:generateLower:11:DFFGIL.i_WE
i_WE => dffg:generateLower:12:DFFGIL.i_WE
i_WE => dffg:generateLower:13:DFFGIL.i_WE
i_WE => dffg:generateLower:14:DFFGIL.i_WE
i_WE => dffg:generateLower:15:DFFGIL.i_WE
i_WE => dffg:generateLower:16:DFFGIL.i_WE
i_WE => dffg:generateLower:17:DFFGIL.i_WE
i_WE => dffg:generateLower:18:DFFGIL.i_WE
i_WE => dffg:generateLower:19:DFFGIL.i_WE
i_WE => dffg:generateLower:20:DFFGIL.i_WE
i_WE => dffg:generateLower:21:DFFGIL.i_WE
i_WE => pc_dffg:DFFGI.i_WE
i_WE => dffg:generateUpper:23:DFFGIU.i_WE
i_WE => dffg:generateUpper:24:DFFGIU.i_WE
i_WE => dffg:generateUpper:25:DFFGIU.i_WE
i_WE => dffg:generateUpper:26:DFFGIU.i_WE
i_WE => dffg:generateUpper:27:DFFGIU.i_WE
i_WE => dffg:generateUpper:28:DFFGIU.i_WE
i_WE => dffg:generateUpper:29:DFFGIU.i_WE
i_WE => dffg:generateUpper:30:DFFGIU.i_WE
i_WE => dffg:generateUpper:31:DFFGIU.i_WE
o_Q[0] <= dffg:generateLower:0:DFFGIL.o_Q
o_Q[1] <= dffg:generateLower:1:DFFGIL.o_Q
o_Q[2] <= dffg:generateLower:2:DFFGIL.o_Q
o_Q[3] <= dffg:generateLower:3:DFFGIL.o_Q
o_Q[4] <= dffg:generateLower:4:DFFGIL.o_Q
o_Q[5] <= dffg:generateLower:5:DFFGIL.o_Q
o_Q[6] <= dffg:generateLower:6:DFFGIL.o_Q
o_Q[7] <= dffg:generateLower:7:DFFGIL.o_Q
o_Q[8] <= dffg:generateLower:8:DFFGIL.o_Q
o_Q[9] <= dffg:generateLower:9:DFFGIL.o_Q
o_Q[10] <= dffg:generateLower:10:DFFGIL.o_Q
o_Q[11] <= dffg:generateLower:11:DFFGIL.o_Q
o_Q[12] <= dffg:generateLower:12:DFFGIL.o_Q
o_Q[13] <= dffg:generateLower:13:DFFGIL.o_Q
o_Q[14] <= dffg:generateLower:14:DFFGIL.o_Q
o_Q[15] <= dffg:generateLower:15:DFFGIL.o_Q
o_Q[16] <= dffg:generateLower:16:DFFGIL.o_Q
o_Q[17] <= dffg:generateLower:17:DFFGIL.o_Q
o_Q[18] <= dffg:generateLower:18:DFFGIL.o_Q
o_Q[19] <= dffg:generateLower:19:DFFGIL.o_Q
o_Q[20] <= dffg:generateLower:20:DFFGIL.o_Q
o_Q[21] <= dffg:generateLower:21:DFFGIL.o_Q
o_Q[22] <= pc_dffg:DFFGI.o_Q
o_Q[23] <= dffg:generateUpper:23:DFFGIU.o_Q
o_Q[24] <= dffg:generateUpper:24:DFFGIU.o_Q
o_Q[25] <= dffg:generateUpper:25:DFFGIU.o_Q
o_Q[26] <= dffg:generateUpper:26:DFFGIU.o_Q
o_Q[27] <= dffg:generateUpper:27:DFFGIU.o_Q
o_Q[28] <= dffg:generateUpper:28:DFFGIU.o_Q
o_Q[29] <= dffg:generateUpper:29:DFFGIU.o_Q
o_Q[30] <= dffg:generateUpper:30:DFFGIU.o_Q
o_Q[31] <= dffg:generateUpper:31:DFFGIU.o_Q


|MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:0:DFFGIL
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:1:DFFGIL
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:2:DFFGIL
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:3:DFFGIL
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:4:DFFGIL
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:5:DFFGIL
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:6:DFFGIL
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:7:DFFGIL
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:8:DFFGIL
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:9:DFFGIL
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:10:DFFGIL
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:11:DFFGIL
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:12:DFFGIL
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:13:DFFGIL
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:14:DFFGIL
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:15:DFFGIL
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:16:DFFGIL
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:17:DFFGIL
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:18:DFFGIL
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:19:DFFGIL
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:20:DFFGIL
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateLower:21:DFFGIL
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|pc_dffg:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.PRESET
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateUpper:23:DFFGIU
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateUpper:24:DFFGIU
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateUpper:25:DFFGIU
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateUpper:26:DFFGIU
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateUpper:27:DFFGIU
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateUpper:28:DFFGIU
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateUpper:29:DFFGIU
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateUpper:30:DFFGIU
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|pc_reg:pcreg|dffg:\generateUpper:31:DFFGIU
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4
i_A[0] => full_adder:G_NBit_Adders:0:adder.i_A
i_A[1] => full_adder:G_NBit_Adders:1:adder.i_A
i_A[2] => full_adder:G_NBit_Adders:2:adder.i_A
i_A[3] => full_adder:G_NBit_Adders:3:adder.i_A
i_A[4] => full_adder:G_NBit_Adders:4:adder.i_A
i_A[5] => full_adder:G_NBit_Adders:5:adder.i_A
i_A[6] => full_adder:G_NBit_Adders:6:adder.i_A
i_A[7] => full_adder:G_NBit_Adders:7:adder.i_A
i_A[8] => full_adder:G_NBit_Adders:8:adder.i_A
i_A[9] => full_adder:G_NBit_Adders:9:adder.i_A
i_A[10] => full_adder:G_NBit_Adders:10:adder.i_A
i_A[11] => full_adder:G_NBit_Adders:11:adder.i_A
i_A[12] => full_adder:G_NBit_Adders:12:adder.i_A
i_A[13] => full_adder:G_NBit_Adders:13:adder.i_A
i_A[14] => full_adder:G_NBit_Adders:14:adder.i_A
i_A[15] => full_adder:G_NBit_Adders:15:adder.i_A
i_A[16] => full_adder:G_NBit_Adders:16:adder.i_A
i_A[17] => full_adder:G_NBit_Adders:17:adder.i_A
i_A[18] => full_adder:G_NBit_Adders:18:adder.i_A
i_A[19] => full_adder:G_NBit_Adders:19:adder.i_A
i_A[20] => full_adder:G_NBit_Adders:20:adder.i_A
i_A[21] => full_adder:G_NBit_Adders:21:adder.i_A
i_A[22] => full_adder:G_NBit_Adders:22:adder.i_A
i_A[23] => full_adder:G_NBit_Adders:23:adder.i_A
i_A[24] => full_adder:G_NBit_Adders:24:adder.i_A
i_A[25] => full_adder:G_NBit_Adders:25:adder.i_A
i_A[26] => full_adder:G_NBit_Adders:26:adder.i_A
i_A[27] => full_adder:G_NBit_Adders:27:adder.i_A
i_A[28] => full_adder:G_NBit_Adders:28:adder.i_A
i_A[29] => full_adder:G_NBit_Adders:29:adder.i_A
i_A[30] => full_adder:G_NBit_Adders:30:adder.i_A
i_A[31] => full_adder:G_NBit_Adders:31:adder.i_A
i_B[0] => full_adder:G_NBit_Adders:0:adder.i_B
i_B[1] => full_adder:G_NBit_Adders:1:adder.i_B
i_B[2] => full_adder:G_NBit_Adders:2:adder.i_B
i_B[3] => full_adder:G_NBit_Adders:3:adder.i_B
i_B[4] => full_adder:G_NBit_Adders:4:adder.i_B
i_B[5] => full_adder:G_NBit_Adders:5:adder.i_B
i_B[6] => full_adder:G_NBit_Adders:6:adder.i_B
i_B[7] => full_adder:G_NBit_Adders:7:adder.i_B
i_B[8] => full_adder:G_NBit_Adders:8:adder.i_B
i_B[9] => full_adder:G_NBit_Adders:9:adder.i_B
i_B[10] => full_adder:G_NBit_Adders:10:adder.i_B
i_B[11] => full_adder:G_NBit_Adders:11:adder.i_B
i_B[12] => full_adder:G_NBit_Adders:12:adder.i_B
i_B[13] => full_adder:G_NBit_Adders:13:adder.i_B
i_B[14] => full_adder:G_NBit_Adders:14:adder.i_B
i_B[15] => full_adder:G_NBit_Adders:15:adder.i_B
i_B[16] => full_adder:G_NBit_Adders:16:adder.i_B
i_B[17] => full_adder:G_NBit_Adders:17:adder.i_B
i_B[18] => full_adder:G_NBit_Adders:18:adder.i_B
i_B[19] => full_adder:G_NBit_Adders:19:adder.i_B
i_B[20] => full_adder:G_NBit_Adders:20:adder.i_B
i_B[21] => full_adder:G_NBit_Adders:21:adder.i_B
i_B[22] => full_adder:G_NBit_Adders:22:adder.i_B
i_B[23] => full_adder:G_NBit_Adders:23:adder.i_B
i_B[24] => full_adder:G_NBit_Adders:24:adder.i_B
i_B[25] => full_adder:G_NBit_Adders:25:adder.i_B
i_B[26] => full_adder:G_NBit_Adders:26:adder.i_B
i_B[27] => full_adder:G_NBit_Adders:27:adder.i_B
i_B[28] => full_adder:G_NBit_Adders:28:adder.i_B
i_B[29] => full_adder:G_NBit_Adders:29:adder.i_B
i_B[30] => full_adder:G_NBit_Adders:30:adder.i_B
i_B[31] => full_adder:G_NBit_Adders:31:adder.i_B
i_Cin => full_adder:G_NBit_Adders:0:adder.i_Cin
o_S[0] <= full_adder:G_NBit_Adders:0:adder.o_S
o_S[1] <= full_adder:G_NBit_Adders:1:adder.o_S
o_S[2] <= full_adder:G_NBit_Adders:2:adder.o_S
o_S[3] <= full_adder:G_NBit_Adders:3:adder.o_S
o_S[4] <= full_adder:G_NBit_Adders:4:adder.o_S
o_S[5] <= full_adder:G_NBit_Adders:5:adder.o_S
o_S[6] <= full_adder:G_NBit_Adders:6:adder.o_S
o_S[7] <= full_adder:G_NBit_Adders:7:adder.o_S
o_S[8] <= full_adder:G_NBit_Adders:8:adder.o_S
o_S[9] <= full_adder:G_NBit_Adders:9:adder.o_S
o_S[10] <= full_adder:G_NBit_Adders:10:adder.o_S
o_S[11] <= full_adder:G_NBit_Adders:11:adder.o_S
o_S[12] <= full_adder:G_NBit_Adders:12:adder.o_S
o_S[13] <= full_adder:G_NBit_Adders:13:adder.o_S
o_S[14] <= full_adder:G_NBit_Adders:14:adder.o_S
o_S[15] <= full_adder:G_NBit_Adders:15:adder.o_S
o_S[16] <= full_adder:G_NBit_Adders:16:adder.o_S
o_S[17] <= full_adder:G_NBit_Adders:17:adder.o_S
o_S[18] <= full_adder:G_NBit_Adders:18:adder.o_S
o_S[19] <= full_adder:G_NBit_Adders:19:adder.o_S
o_S[20] <= full_adder:G_NBit_Adders:20:adder.o_S
o_S[21] <= full_adder:G_NBit_Adders:21:adder.o_S
o_S[22] <= full_adder:G_NBit_Adders:22:adder.o_S
o_S[23] <= full_adder:G_NBit_Adders:23:adder.o_S
o_S[24] <= full_adder:G_NBit_Adders:24:adder.o_S
o_S[25] <= full_adder:G_NBit_Adders:25:adder.o_S
o_S[26] <= full_adder:G_NBit_Adders:26:adder.o_S
o_S[27] <= full_adder:G_NBit_Adders:27:adder.o_S
o_S[28] <= full_adder:G_NBit_Adders:28:adder.o_S
o_S[29] <= full_adder:G_NBit_Adders:29:adder.o_S
o_S[30] <= full_adder:G_NBit_Adders:30:adder.o_S
o_S[31] <= full_adder:G_NBit_Adders:31:adder.o_S
o_OFCIN <= full_adder:G_NBit_Adders:30:adder.o_Cout
o_Cout <= full_adder:G_NBit_Adders:31:adder.o_Cout


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:0:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:0:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:0:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:0:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:0:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:0:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:1:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:1:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:1:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:1:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:1:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:1:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:2:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:2:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:2:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:2:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:2:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:2:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:3:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:3:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:3:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:3:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:3:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:3:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:4:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:4:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:4:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:4:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:4:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:4:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:5:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:5:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:5:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:5:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:5:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:5:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:6:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:6:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:6:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:6:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:6:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:6:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:7:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:7:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:7:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:7:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:7:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:7:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:8:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:8:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:8:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:8:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:8:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:8:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:9:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:9:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:9:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:9:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:9:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:9:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:10:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:10:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:10:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:10:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:10:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:10:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:11:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:11:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:11:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:11:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:11:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:11:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:12:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:12:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:12:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:12:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:12:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:12:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:13:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:13:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:13:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:13:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:13:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:13:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:14:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:14:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:14:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:14:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:14:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:14:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:15:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:15:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:15:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:15:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:15:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:15:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:16:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:16:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:16:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:16:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:16:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:16:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:17:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:17:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:17:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:17:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:17:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:17:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:18:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:18:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:18:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:18:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:18:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:18:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:19:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:19:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:19:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:19:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:19:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:19:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:20:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:20:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:20:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:20:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:20:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:20:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:21:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:21:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:21:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:21:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:21:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:21:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:22:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:22:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:22:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:22:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:22:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:22:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:23:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:23:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:23:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:23:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:23:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:23:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:24:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:24:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:24:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:24:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:24:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:24:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:25:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:25:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:25:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:25:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:25:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:25:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:26:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:26:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:26:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:26:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:26:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:26:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:27:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:27:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:27:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:27:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:27:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:27:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:28:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:28:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:28:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:28:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:28:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:28:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:29:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:29:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:29:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:29:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:29:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:29:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:30:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:30:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:30:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:30:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:30:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:30:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:31:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:31:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:31:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:31:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:31:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:PC_Add4|full_adder:\G_NBit_Adders:31:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch
i_PC4[0] => mux2t1_N:outMux.i_D0[0]
i_PC4[1] => mux2t1_N:outMux.i_D0[1]
i_PC4[2] => mux2t1_N:outMux.i_D0[2]
i_PC4[3] => mux2t1_N:outMux.i_D0[3]
i_PC4[4] => mux2t1_N:outMux.i_D0[4]
i_PC4[5] => mux2t1_N:outMux.i_D0[5]
i_PC4[6] => mux2t1_N:outMux.i_D0[6]
i_PC4[7] => mux2t1_N:outMux.i_D0[7]
i_PC4[8] => mux2t1_N:outMux.i_D0[8]
i_PC4[9] => mux2t1_N:outMux.i_D0[9]
i_PC4[10] => mux2t1_N:outMux.i_D0[10]
i_PC4[11] => mux2t1_N:outMux.i_D0[11]
i_PC4[12] => mux2t1_N:outMux.i_D0[12]
i_PC4[13] => mux2t1_N:outMux.i_D0[13]
i_PC4[14] => mux2t1_N:outMux.i_D0[14]
i_PC4[15] => mux2t1_N:outMux.i_D0[15]
i_PC4[16] => mux2t1_N:outMux.i_D0[16]
i_PC4[17] => mux2t1_N:outMux.i_D0[17]
i_PC4[18] => mux2t1_N:outMux.i_D0[18]
i_PC4[19] => mux2t1_N:outMux.i_D0[19]
i_PC4[20] => mux2t1_N:outMux.i_D0[20]
i_PC4[21] => mux2t1_N:outMux.i_D0[21]
i_PC4[22] => mux2t1_N:outMux.i_D0[22]
i_PC4[23] => mux2t1_N:outMux.i_D0[23]
i_PC4[24] => mux2t1_N:outMux.i_D0[24]
i_PC4[25] => mux2t1_N:outMux.i_D0[25]
i_PC4[26] => mux2t1_N:outMux.i_D0[26]
i_PC4[27] => mux2t1_N:outMux.i_D0[27]
i_PC4[28] => mux2t1_N:jrBranch.i_D0[28]
i_PC4[28] => mux2t1_N:outMux.i_D0[28]
i_PC4[29] => mux2t1_N:jrBranch.i_D0[29]
i_PC4[29] => mux2t1_N:outMux.i_D0[29]
i_PC4[30] => mux2t1_N:jrBranch.i_D0[30]
i_PC4[30] => mux2t1_N:outMux.i_D0[30]
i_PC4[31] => mux2t1_N:jrBranch.i_D0[31]
i_PC4[31] => mux2t1_N:outMux.i_D0[31]
i_JAddr[0] => mux2t1_N:jrBranch.i_D0[2]
i_JAddr[1] => mux2t1_N:jrBranch.i_D0[3]
i_JAddr[2] => mux2t1_N:jrBranch.i_D0[4]
i_JAddr[3] => mux2t1_N:jrBranch.i_D0[5]
i_JAddr[4] => mux2t1_N:jrBranch.i_D0[6]
i_JAddr[5] => mux2t1_N:jrBranch.i_D0[7]
i_JAddr[6] => mux2t1_N:jrBranch.i_D0[8]
i_JAddr[7] => mux2t1_N:jrBranch.i_D0[9]
i_JAddr[8] => mux2t1_N:jrBranch.i_D0[10]
i_JAddr[9] => mux2t1_N:jrBranch.i_D0[11]
i_JAddr[10] => mux2t1_N:jrBranch.i_D0[12]
i_JAddr[11] => mux2t1_N:jrBranch.i_D0[13]
i_JAddr[12] => mux2t1_N:jrBranch.i_D0[14]
i_JAddr[13] => mux2t1_N:jrBranch.i_D0[15]
i_JAddr[14] => mux2t1_N:jrBranch.i_D0[16]
i_JAddr[15] => mux2t1_N:jrBranch.i_D0[17]
i_JAddr[16] => mux2t1_N:jrBranch.i_D0[18]
i_JAddr[17] => mux2t1_N:jrBranch.i_D0[19]
i_JAddr[18] => mux2t1_N:jrBranch.i_D0[20]
i_JAddr[19] => mux2t1_N:jrBranch.i_D0[21]
i_JAddr[20] => mux2t1_N:jrBranch.i_D0[22]
i_JAddr[21] => mux2t1_N:jrBranch.i_D0[23]
i_JAddr[22] => mux2t1_N:jrBranch.i_D0[24]
i_JAddr[23] => mux2t1_N:jrBranch.i_D0[25]
i_JAddr[24] => mux2t1_N:jrBranch.i_D0[26]
i_JAddr[25] => mux2t1_N:jrBranch.i_D0[27]
i_BranchAddr[0] => mux2t1_N:branchMux.i_D1[0]
i_BranchAddr[1] => mux2t1_N:branchMux.i_D1[1]
i_BranchAddr[2] => mux2t1_N:branchMux.i_D1[2]
i_BranchAddr[3] => mux2t1_N:branchMux.i_D1[3]
i_BranchAddr[4] => mux2t1_N:branchMux.i_D1[4]
i_BranchAddr[5] => mux2t1_N:branchMux.i_D1[5]
i_BranchAddr[6] => mux2t1_N:branchMux.i_D1[6]
i_BranchAddr[7] => mux2t1_N:branchMux.i_D1[7]
i_BranchAddr[8] => mux2t1_N:branchMux.i_D1[8]
i_BranchAddr[9] => mux2t1_N:branchMux.i_D1[9]
i_BranchAddr[10] => mux2t1_N:branchMux.i_D1[10]
i_BranchAddr[11] => mux2t1_N:branchMux.i_D1[11]
i_BranchAddr[12] => mux2t1_N:branchMux.i_D1[12]
i_BranchAddr[13] => mux2t1_N:branchMux.i_D1[13]
i_BranchAddr[14] => mux2t1_N:branchMux.i_D1[14]
i_BranchAddr[15] => mux2t1_N:branchMux.i_D1[15]
i_BranchAddr[16] => mux2t1_N:branchMux.i_D1[16]
i_BranchAddr[17] => mux2t1_N:branchMux.i_D1[17]
i_BranchAddr[18] => mux2t1_N:branchMux.i_D1[18]
i_BranchAddr[19] => mux2t1_N:branchMux.i_D1[19]
i_BranchAddr[20] => mux2t1_N:branchMux.i_D1[20]
i_BranchAddr[21] => mux2t1_N:branchMux.i_D1[21]
i_BranchAddr[22] => mux2t1_N:branchMux.i_D1[22]
i_BranchAddr[23] => mux2t1_N:branchMux.i_D1[23]
i_BranchAddr[24] => mux2t1_N:branchMux.i_D1[24]
i_BranchAddr[25] => mux2t1_N:branchMux.i_D1[25]
i_BranchAddr[26] => mux2t1_N:branchMux.i_D1[26]
i_BranchAddr[27] => mux2t1_N:branchMux.i_D1[27]
i_BranchAddr[28] => mux2t1_N:branchMux.i_D1[28]
i_BranchAddr[29] => mux2t1_N:branchMux.i_D1[29]
i_BranchAddr[30] => mux2t1_N:branchMux.i_D1[30]
i_BranchAddr[31] => mux2t1_N:branchMux.i_D1[31]
i_RegA[0] => mux2t1_N:jrBranch.i_D1[0]
i_RegA[1] => mux2t1_N:jrBranch.i_D1[1]
i_RegA[2] => mux2t1_N:jrBranch.i_D1[2]
i_RegA[3] => mux2t1_N:jrBranch.i_D1[3]
i_RegA[4] => mux2t1_N:jrBranch.i_D1[4]
i_RegA[5] => mux2t1_N:jrBranch.i_D1[5]
i_RegA[6] => mux2t1_N:jrBranch.i_D1[6]
i_RegA[7] => mux2t1_N:jrBranch.i_D1[7]
i_RegA[8] => mux2t1_N:jrBranch.i_D1[8]
i_RegA[9] => mux2t1_N:jrBranch.i_D1[9]
i_RegA[10] => mux2t1_N:jrBranch.i_D1[10]
i_RegA[11] => mux2t1_N:jrBranch.i_D1[11]
i_RegA[12] => mux2t1_N:jrBranch.i_D1[12]
i_RegA[13] => mux2t1_N:jrBranch.i_D1[13]
i_RegA[14] => mux2t1_N:jrBranch.i_D1[14]
i_RegA[15] => mux2t1_N:jrBranch.i_D1[15]
i_RegA[16] => mux2t1_N:jrBranch.i_D1[16]
i_RegA[17] => mux2t1_N:jrBranch.i_D1[17]
i_RegA[18] => mux2t1_N:jrBranch.i_D1[18]
i_RegA[19] => mux2t1_N:jrBranch.i_D1[19]
i_RegA[20] => mux2t1_N:jrBranch.i_D1[20]
i_RegA[21] => mux2t1_N:jrBranch.i_D1[21]
i_RegA[22] => mux2t1_N:jrBranch.i_D1[22]
i_RegA[23] => mux2t1_N:jrBranch.i_D1[23]
i_RegA[24] => mux2t1_N:jrBranch.i_D1[24]
i_RegA[25] => mux2t1_N:jrBranch.i_D1[25]
i_RegA[26] => mux2t1_N:jrBranch.i_D1[26]
i_RegA[27] => mux2t1_N:jrBranch.i_D1[27]
i_RegA[28] => mux2t1_N:jrBranch.i_D1[28]
i_RegA[29] => mux2t1_N:jrBranch.i_D1[29]
i_RegA[30] => mux2t1_N:jrBranch.i_D1[30]
i_RegA[31] => mux2t1_N:jrBranch.i_D1[31]
i_Branch => andg2:beqAnd.i_A
i_ALU_Zero => andg2:beqAnd.i_B
i_ALU_Zero => invg:notALU_Zero.i_A
i_Jump => org2:orJumps.i_A
i_JR => mux2t1_N:jrBranch.i_S
i_JR => org2:orJumps.i_B
i_BNE => andg2:bneAnd.i_A
o_Next_PC[0] <= mux2t1_N:outMux.o_O[0]
o_Next_PC[1] <= mux2t1_N:outMux.o_O[1]
o_Next_PC[2] <= mux2t1_N:outMux.o_O[2]
o_Next_PC[3] <= mux2t1_N:outMux.o_O[3]
o_Next_PC[4] <= mux2t1_N:outMux.o_O[4]
o_Next_PC[5] <= mux2t1_N:outMux.o_O[5]
o_Next_PC[6] <= mux2t1_N:outMux.o_O[6]
o_Next_PC[7] <= mux2t1_N:outMux.o_O[7]
o_Next_PC[8] <= mux2t1_N:outMux.o_O[8]
o_Next_PC[9] <= mux2t1_N:outMux.o_O[9]
o_Next_PC[10] <= mux2t1_N:outMux.o_O[10]
o_Next_PC[11] <= mux2t1_N:outMux.o_O[11]
o_Next_PC[12] <= mux2t1_N:outMux.o_O[12]
o_Next_PC[13] <= mux2t1_N:outMux.o_O[13]
o_Next_PC[14] <= mux2t1_N:outMux.o_O[14]
o_Next_PC[15] <= mux2t1_N:outMux.o_O[15]
o_Next_PC[16] <= mux2t1_N:outMux.o_O[16]
o_Next_PC[17] <= mux2t1_N:outMux.o_O[17]
o_Next_PC[18] <= mux2t1_N:outMux.o_O[18]
o_Next_PC[19] <= mux2t1_N:outMux.o_O[19]
o_Next_PC[20] <= mux2t1_N:outMux.o_O[20]
o_Next_PC[21] <= mux2t1_N:outMux.o_O[21]
o_Next_PC[22] <= mux2t1_N:outMux.o_O[22]
o_Next_PC[23] <= mux2t1_N:outMux.o_O[23]
o_Next_PC[24] <= mux2t1_N:outMux.o_O[24]
o_Next_PC[25] <= mux2t1_N:outMux.o_O[25]
o_Next_PC[26] <= mux2t1_N:outMux.o_O[26]
o_Next_PC[27] <= mux2t1_N:outMux.o_O[27]
o_Next_PC[28] <= mux2t1_N:outMux.o_O[28]
o_Next_PC[29] <= mux2t1_N:outMux.o_O[29]
o_Next_PC[30] <= mux2t1_N:outMux.o_O[30]
o_Next_PC[31] <= mux2t1_N:outMux.o_O[31]


|MIPS_Processor|fetch_logic:pcFetch|andg2:beqAnd
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|invg:notALU_Zero
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|andg2:bneAnd
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|org2:branchOr
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch
i_S => mux2t1_df:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1_df:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1_df:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1_df:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1_df:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1_df:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1_df:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1_df:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1_df:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1_df:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1_df:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1_df:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1_df:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1_df:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1_df:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1_df:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1_df:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1_df:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1_df:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1_df:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1_df:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1_df:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1_df:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1_df:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1_df:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1_df:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1_df:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1_df:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1_df:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1_df:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1_df:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1_df:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1_df:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:0:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:1:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:2:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:3:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:4:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:5:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:6:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:7:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:8:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:9:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:10:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:11:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:12:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:13:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:14:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:15:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:16:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:17:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:18:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:19:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:20:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:21:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:22:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:23:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:24:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:25:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:26:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:27:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:28:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:29:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:30:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:jrBranch|mux2t1_df:\G_NBit_MUX:31:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux
i_S => mux2t1_df:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1_df:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1_df:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1_df:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1_df:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1_df:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1_df:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1_df:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1_df:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1_df:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1_df:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1_df:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1_df:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1_df:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1_df:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1_df:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1_df:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1_df:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1_df:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1_df:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1_df:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1_df:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1_df:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1_df:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1_df:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1_df:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1_df:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1_df:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1_df:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1_df:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1_df:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1_df:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1_df:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:0:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:1:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:2:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:3:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:4:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:5:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:6:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:7:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:8:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:9:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:10:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:11:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:12:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:13:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:14:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:15:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:16:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:17:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:18:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:19:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:20:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:21:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:22:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:23:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:24:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:25:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:26:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:27:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:28:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:29:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:30:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:branchMux|mux2t1_df:\G_NBit_MUX:31:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|org2:orJumps
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|org2:orOut
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux
i_S => mux2t1_df:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1_df:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1_df:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1_df:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1_df:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1_df:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1_df:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1_df:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1_df:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1_df:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1_df:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1_df:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1_df:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1_df:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1_df:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1_df:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1_df:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1_df:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1_df:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1_df:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1_df:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1_df:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1_df:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1_df:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1_df:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1_df:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1_df:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1_df:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1_df:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1_df:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1_df:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1_df:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1_df:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:0:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:1:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:2:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:3:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:4:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:5:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:6:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:7:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:8:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:9:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:10:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:11:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:12:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:13:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:14:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:15:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:16:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:17:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:18:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:19:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:20:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:21:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:22:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:23:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:24:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:25:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:26:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:27:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:28:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:29:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:30:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|fetch_logic:pcFetch|mux2t1_N:outMux|mux2t1_df:\G_NBit_MUX:31:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID
i_PC4[0] => reg_N:PC_Reg.i_D[0]
i_PC4[1] => reg_N:PC_Reg.i_D[1]
i_PC4[2] => reg_N:PC_Reg.i_D[2]
i_PC4[3] => reg_N:PC_Reg.i_D[3]
i_PC4[4] => reg_N:PC_Reg.i_D[4]
i_PC4[5] => reg_N:PC_Reg.i_D[5]
i_PC4[6] => reg_N:PC_Reg.i_D[6]
i_PC4[7] => reg_N:PC_Reg.i_D[7]
i_PC4[8] => reg_N:PC_Reg.i_D[8]
i_PC4[9] => reg_N:PC_Reg.i_D[9]
i_PC4[10] => reg_N:PC_Reg.i_D[10]
i_PC4[11] => reg_N:PC_Reg.i_D[11]
i_PC4[12] => reg_N:PC_Reg.i_D[12]
i_PC4[13] => reg_N:PC_Reg.i_D[13]
i_PC4[14] => reg_N:PC_Reg.i_D[14]
i_PC4[15] => reg_N:PC_Reg.i_D[15]
i_PC4[16] => reg_N:PC_Reg.i_D[16]
i_PC4[17] => reg_N:PC_Reg.i_D[17]
i_PC4[18] => reg_N:PC_Reg.i_D[18]
i_PC4[19] => reg_N:PC_Reg.i_D[19]
i_PC4[20] => reg_N:PC_Reg.i_D[20]
i_PC4[21] => reg_N:PC_Reg.i_D[21]
i_PC4[22] => reg_N:PC_Reg.i_D[22]
i_PC4[23] => reg_N:PC_Reg.i_D[23]
i_PC4[24] => reg_N:PC_Reg.i_D[24]
i_PC4[25] => reg_N:PC_Reg.i_D[25]
i_PC4[26] => reg_N:PC_Reg.i_D[26]
i_PC4[27] => reg_N:PC_Reg.i_D[27]
i_PC4[28] => reg_N:PC_Reg.i_D[28]
i_PC4[29] => reg_N:PC_Reg.i_D[29]
i_PC4[30] => reg_N:PC_Reg.i_D[30]
i_PC4[31] => reg_N:PC_Reg.i_D[31]
i_Inst[0] => reg_N:Inst_Reg.i_D[0]
i_Inst[1] => reg_N:Inst_Reg.i_D[1]
i_Inst[2] => reg_N:Inst_Reg.i_D[2]
i_Inst[3] => reg_N:Inst_Reg.i_D[3]
i_Inst[4] => reg_N:Inst_Reg.i_D[4]
i_Inst[5] => reg_N:Inst_Reg.i_D[5]
i_Inst[6] => reg_N:Inst_Reg.i_D[6]
i_Inst[7] => reg_N:Inst_Reg.i_D[7]
i_Inst[8] => reg_N:Inst_Reg.i_D[8]
i_Inst[9] => reg_N:Inst_Reg.i_D[9]
i_Inst[10] => reg_N:Inst_Reg.i_D[10]
i_Inst[11] => reg_N:Inst_Reg.i_D[11]
i_Inst[12] => reg_N:Inst_Reg.i_D[12]
i_Inst[13] => reg_N:Inst_Reg.i_D[13]
i_Inst[14] => reg_N:Inst_Reg.i_D[14]
i_Inst[15] => reg_N:Inst_Reg.i_D[15]
i_Inst[16] => reg_N:Inst_Reg.i_D[16]
i_Inst[17] => reg_N:Inst_Reg.i_D[17]
i_Inst[18] => reg_N:Inst_Reg.i_D[18]
i_Inst[19] => reg_N:Inst_Reg.i_D[19]
i_Inst[20] => reg_N:Inst_Reg.i_D[20]
i_Inst[21] => reg_N:Inst_Reg.i_D[21]
i_Inst[22] => reg_N:Inst_Reg.i_D[22]
i_Inst[23] => reg_N:Inst_Reg.i_D[23]
i_Inst[24] => reg_N:Inst_Reg.i_D[24]
i_Inst[25] => reg_N:Inst_Reg.i_D[25]
i_Inst[26] => reg_N:Inst_Reg.i_D[26]
i_Inst[27] => reg_N:Inst_Reg.i_D[27]
i_Inst[28] => reg_N:Inst_Reg.i_D[28]
i_Inst[29] => reg_N:Inst_Reg.i_D[29]
i_Inst[30] => reg_N:Inst_Reg.i_D[30]
i_Inst[31] => reg_N:Inst_Reg.i_D[31]
i_CLK => reg_N:PC_Reg.i_CLK
i_CLK => reg_N:Inst_Reg.i_CLK
i_RST => reg_N:PC_Reg.i_RST
i_RST => reg_N:Inst_Reg.i_RST
o_PC4[0] <= reg_N:PC_Reg.o_Q[0]
o_PC4[1] <= reg_N:PC_Reg.o_Q[1]
o_PC4[2] <= reg_N:PC_Reg.o_Q[2]
o_PC4[3] <= reg_N:PC_Reg.o_Q[3]
o_PC4[4] <= reg_N:PC_Reg.o_Q[4]
o_PC4[5] <= reg_N:PC_Reg.o_Q[5]
o_PC4[6] <= reg_N:PC_Reg.o_Q[6]
o_PC4[7] <= reg_N:PC_Reg.o_Q[7]
o_PC4[8] <= reg_N:PC_Reg.o_Q[8]
o_PC4[9] <= reg_N:PC_Reg.o_Q[9]
o_PC4[10] <= reg_N:PC_Reg.o_Q[10]
o_PC4[11] <= reg_N:PC_Reg.o_Q[11]
o_PC4[12] <= reg_N:PC_Reg.o_Q[12]
o_PC4[13] <= reg_N:PC_Reg.o_Q[13]
o_PC4[14] <= reg_N:PC_Reg.o_Q[14]
o_PC4[15] <= reg_N:PC_Reg.o_Q[15]
o_PC4[16] <= reg_N:PC_Reg.o_Q[16]
o_PC4[17] <= reg_N:PC_Reg.o_Q[17]
o_PC4[18] <= reg_N:PC_Reg.o_Q[18]
o_PC4[19] <= reg_N:PC_Reg.o_Q[19]
o_PC4[20] <= reg_N:PC_Reg.o_Q[20]
o_PC4[21] <= reg_N:PC_Reg.o_Q[21]
o_PC4[22] <= reg_N:PC_Reg.o_Q[22]
o_PC4[23] <= reg_N:PC_Reg.o_Q[23]
o_PC4[24] <= reg_N:PC_Reg.o_Q[24]
o_PC4[25] <= reg_N:PC_Reg.o_Q[25]
o_PC4[26] <= reg_N:PC_Reg.o_Q[26]
o_PC4[27] <= reg_N:PC_Reg.o_Q[27]
o_PC4[28] <= reg_N:PC_Reg.o_Q[28]
o_PC4[29] <= reg_N:PC_Reg.o_Q[29]
o_PC4[30] <= reg_N:PC_Reg.o_Q[30]
o_PC4[31] <= reg_N:PC_Reg.o_Q[31]
o_Inst[0] <= reg_N:Inst_Reg.o_Q[0]
o_Inst[1] <= reg_N:Inst_Reg.o_Q[1]
o_Inst[2] <= reg_N:Inst_Reg.o_Q[2]
o_Inst[3] <= reg_N:Inst_Reg.o_Q[3]
o_Inst[4] <= reg_N:Inst_Reg.o_Q[4]
o_Inst[5] <= reg_N:Inst_Reg.o_Q[5]
o_Inst[6] <= reg_N:Inst_Reg.o_Q[6]
o_Inst[7] <= reg_N:Inst_Reg.o_Q[7]
o_Inst[8] <= reg_N:Inst_Reg.o_Q[8]
o_Inst[9] <= reg_N:Inst_Reg.o_Q[9]
o_Inst[10] <= reg_N:Inst_Reg.o_Q[10]
o_Inst[11] <= reg_N:Inst_Reg.o_Q[11]
o_Inst[12] <= reg_N:Inst_Reg.o_Q[12]
o_Inst[13] <= reg_N:Inst_Reg.o_Q[13]
o_Inst[14] <= reg_N:Inst_Reg.o_Q[14]
o_Inst[15] <= reg_N:Inst_Reg.o_Q[15]
o_Inst[16] <= reg_N:Inst_Reg.o_Q[16]
o_Inst[17] <= reg_N:Inst_Reg.o_Q[17]
o_Inst[18] <= reg_N:Inst_Reg.o_Q[18]
o_Inst[19] <= reg_N:Inst_Reg.o_Q[19]
o_Inst[20] <= reg_N:Inst_Reg.o_Q[20]
o_Inst[21] <= reg_N:Inst_Reg.o_Q[21]
o_Inst[22] <= reg_N:Inst_Reg.o_Q[22]
o_Inst[23] <= reg_N:Inst_Reg.o_Q[23]
o_Inst[24] <= reg_N:Inst_Reg.o_Q[24]
o_Inst[25] <= reg_N:Inst_Reg.o_Q[25]
o_Inst[26] <= reg_N:Inst_Reg.o_Q[26]
o_Inst[27] <= reg_N:Inst_Reg.o_Q[27]
o_Inst[28] <= reg_N:Inst_Reg.o_Q[28]
o_Inst[29] <= reg_N:Inst_Reg.o_Q[29]
o_Inst[30] <= reg_N:Inst_Reg.o_Q[30]
o_Inst[31] <= reg_N:Inst_Reg.o_Q[31]


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:PC_Reg|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IFID_Reg:IFID|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|control:CTRL
i_opcode[0] => Equal0.IN3
i_opcode[0] => Equal1.IN5
i_opcode[0] => Equal9.IN4
i_opcode[0] => Equal10.IN5
i_opcode[0] => Equal11.IN4
i_opcode[0] => Equal12.IN5
i_opcode[0] => Equal13.IN4
i_opcode[0] => Equal14.IN5
i_opcode[0] => Equal15.IN3
i_opcode[0] => Equal16.IN3
i_opcode[0] => Equal17.IN5
i_opcode[0] => Equal18.IN2
i_opcode[0] => Equal19.IN5
i_opcode[0] => Equal20.IN5
i_opcode[0] => Equal21.IN5
i_opcode[1] => Equal0.IN2
i_opcode[1] => Equal1.IN4
i_opcode[1] => Equal9.IN5
i_opcode[1] => Equal10.IN4
i_opcode[1] => Equal11.IN3
i_opcode[1] => Equal12.IN3
i_opcode[1] => Equal13.IN3
i_opcode[1] => Equal14.IN3
i_opcode[1] => Equal15.IN5
i_opcode[1] => Equal16.IN2
i_opcode[1] => Equal17.IN2
i_opcode[1] => Equal18.IN5
i_opcode[1] => Equal19.IN4
i_opcode[1] => Equal20.IN4
i_opcode[1] => Equal21.IN4
i_opcode[2] => Equal0.IN5
i_opcode[2] => Equal1.IN3
i_opcode[2] => Equal9.IN3
i_opcode[2] => Equal10.IN3
i_opcode[2] => Equal11.IN5
i_opcode[2] => Equal12.IN4
i_opcode[2] => Equal13.IN2
i_opcode[2] => Equal14.IN2
i_opcode[2] => Equal15.IN2
i_opcode[2] => Equal16.IN5
i_opcode[2] => Equal17.IN4
i_opcode[2] => Equal18.IN4
i_opcode[2] => Equal19.IN3
i_opcode[2] => Equal20.IN2
i_opcode[2] => Equal21.IN1
i_opcode[3] => Equal0.IN1
i_opcode[3] => Equal1.IN2
i_opcode[3] => Equal9.IN2
i_opcode[3] => Equal10.IN2
i_opcode[3] => Equal11.IN2
i_opcode[3] => Equal12.IN2
i_opcode[3] => Equal13.IN5
i_opcode[3] => Equal14.IN4
i_opcode[3] => Equal15.IN4
i_opcode[3] => Equal16.IN4
i_opcode[3] => Equal17.IN3
i_opcode[3] => Equal18.IN3
i_opcode[3] => Equal19.IN2
i_opcode[3] => Equal20.IN1
i_opcode[3] => Equal21.IN3
i_opcode[4] => Equal0.IN4
i_opcode[4] => Equal1.IN1
i_opcode[4] => Equal9.IN1
i_opcode[4] => Equal10.IN1
i_opcode[4] => Equal11.IN1
i_opcode[4] => Equal12.IN1
i_opcode[4] => Equal13.IN1
i_opcode[4] => Equal14.IN1
i_opcode[4] => Equal15.IN1
i_opcode[4] => Equal16.IN1
i_opcode[4] => Equal17.IN1
i_opcode[4] => Equal18.IN1
i_opcode[4] => Equal19.IN1
i_opcode[4] => Equal20.IN0
i_opcode[4] => Equal21.IN0
i_opcode[5] => Equal0.IN0
i_opcode[5] => Equal1.IN0
i_opcode[5] => Equal9.IN0
i_opcode[5] => Equal10.IN0
i_opcode[5] => Equal11.IN0
i_opcode[5] => Equal12.IN0
i_opcode[5] => Equal13.IN0
i_opcode[5] => Equal14.IN0
i_opcode[5] => Equal15.IN0
i_opcode[5] => Equal16.IN0
i_opcode[5] => Equal17.IN0
i_opcode[5] => Equal18.IN0
i_opcode[5] => Equal19.IN0
i_opcode[5] => Equal20.IN3
i_opcode[5] => Equal21.IN2
i_func[0] => Equal2.IN4
i_func[0] => Equal3.IN2
i_func[0] => Equal4.IN3
i_func[0] => Equal5.IN5
i_func[0] => Equal6.IN5
i_func[0] => Equal7.IN4
i_func[0] => Equal8.IN5
i_func[1] => Equal2.IN3
i_func[1] => Equal3.IN5
i_func[1] => Equal4.IN5
i_func[1] => Equal5.IN4
i_func[1] => Equal6.IN4
i_func[1] => Equal7.IN5
i_func[1] => Equal8.IN4
i_func[2] => Equal2.IN2
i_func[2] => Equal3.IN1
i_func[2] => Equal4.IN2
i_func[2] => Equal5.IN2
i_func[2] => Equal6.IN3
i_func[2] => Equal7.IN3
i_func[2] => Equal8.IN3
i_func[3] => Equal2.IN5
i_func[3] => Equal3.IN4
i_func[3] => Equal4.IN1
i_func[3] => Equal5.IN1
i_func[3] => Equal6.IN2
i_func[3] => Equal7.IN2
i_func[3] => Equal8.IN2
i_func[4] => Equal2.IN1
i_func[4] => Equal3.IN0
i_func[4] => Equal4.IN0
i_func[4] => Equal5.IN0
i_func[4] => Equal6.IN1
i_func[4] => Equal7.IN1
i_func[4] => Equal8.IN1
i_func[5] => Equal2.IN0
i_func[5] => Equal3.IN3
i_func[5] => Equal4.IN4
i_func[5] => Equal5.IN3
i_func[5] => Equal6.IN0
i_func[5] => Equal7.IN0
i_func[5] => Equal8.IN0
o_ALUSrc <= o_ALUSrc.DB_MAX_OUTPUT_PORT_TYPE
o_MemtoReg <= o_MemtoReg.DB_MAX_OUTPUT_PORT_TYPE
o_Shift <= o_Shift.DB_MAX_OUTPUT_PORT_TYPE
o_Jal <= o_Jal.DB_MAX_OUTPUT_PORT_TYPE
o_JR <= o_JR.DB_MAX_OUTPUT_PORT_TYPE
o_DMemWr <= o_DMemWr.DB_MAX_OUTPUT_PORT_TYPE
o_RegWr <= o_RegWr.DB_MAX_OUTPUT_PORT_TYPE
o_Jump <= o_Jump.DB_MAX_OUTPUT_PORT_TYPE
o_Branch <= o_Branch.DB_MAX_OUTPUT_PORT_TYPE
o_BNE <= o_BNE.DB_MAX_OUTPUT_PORT_TYPE
o_Halt <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
o_RegDst <= o_RegDst.DB_MAX_OUTPUT_PORT_TYPE
o_SignExt <= o_SignExt.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:muxRegWrite0
i_S => mux2t1_df:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:4:MUXI.i_S
i_D0[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D0
i_D1[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D1
o_O[0] <= mux2t1_df:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1_df:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1_df:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1_df:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1_df:G_NBit_MUX:4:MUXI.o_O


|MIPS_Processor|mux2t1_N:muxRegWrite0|mux2t1_df:\G_NBit_MUX:0:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:muxRegWrite0|mux2t1_df:\G_NBit_MUX:1:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:muxRegWrite0|mux2t1_df:\G_NBit_MUX:2:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:muxRegWrite0|mux2t1_df:\G_NBit_MUX:3:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:muxRegWrite0|mux2t1_df:\G_NBit_MUX:4:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:muxRegWrite1
i_S => mux2t1_df:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:4:MUXI.i_S
i_D0[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D0
i_D1[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D1
o_O[0] <= mux2t1_df:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1_df:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1_df:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1_df:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1_df:G_NBit_MUX:4:MUXI.o_O


|MIPS_Processor|mux2t1_N:muxRegWrite1|mux2t1_df:\G_NBit_MUX:0:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:muxRegWrite1|mux2t1_df:\G_NBit_MUX:1:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:muxRegWrite1|mux2t1_df:\G_NBit_MUX:2:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:muxRegWrite1|mux2t1_df:\G_NBit_MUX:3:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:muxRegWrite1|mux2t1_df:\G_NBit_MUX:4:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux
i_S => mux2t1_df:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1_df:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1_df:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1_df:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1_df:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1_df:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1_df:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1_df:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1_df:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1_df:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1_df:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1_df:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1_df:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1_df:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1_df:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1_df:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1_df:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1_df:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1_df:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1_df:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1_df:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1_df:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1_df:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1_df:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1_df:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1_df:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1_df:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1_df:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1_df:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1_df:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1_df:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1_df:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1_df:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:0:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:1:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:2:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:3:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:4:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:5:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:6:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:7:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:8:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:9:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:10:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:11:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:12:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:13:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:14:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:15:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:16:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:17:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:18:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:19:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:20:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:21:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:22:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:23:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:24:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:25:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:26:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:27:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:28:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:29:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:30:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbJALMux|mux2t1_df:\G_NBit_MUX:31:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|org2:OR_RegWE
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0
i_rA[0] => mux32t1_32:muxA.i_Sel[0]
i_rA[1] => mux32t1_32:muxA.i_Sel[1]
i_rA[2] => mux32t1_32:muxA.i_Sel[2]
i_rA[3] => mux32t1_32:muxA.i_Sel[3]
i_rA[4] => mux32t1_32:muxA.i_Sel[4]
i_rB[0] => mux32t1_32:muxB.i_Sel[0]
i_rB[1] => mux32t1_32:muxB.i_Sel[1]
i_rB[2] => mux32t1_32:muxB.i_Sel[2]
i_rB[3] => mux32t1_32:muxB.i_Sel[3]
i_rB[4] => mux32t1_32:muxB.i_Sel[4]
i_rW[0] => decoder_5t32:decoder.i_In[0]
i_rW[1] => decoder_5t32:decoder.i_In[1]
i_rW[2] => decoder_5t32:decoder.i_In[2]
i_rW[3] => decoder_5t32:decoder.i_In[3]
i_rW[4] => decoder_5t32:decoder.i_In[4]
i_WE => decoder_5t32:decoder.i_WE
i_D[0] => reg_N:G_32_REG:1:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:2:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:3:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:4:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:5:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:6:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:7:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:8:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:9:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:10:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:11:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:12:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:13:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:14:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:15:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:16:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:17:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:18:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:19:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:20:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:21:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:22:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:23:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:24:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:25:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:26:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:27:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:28:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:29:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:30:reg_inst.i_D[0]
i_D[0] => reg_N:G_32_REG:31:reg_inst.i_D[0]
i_D[1] => reg_N:G_32_REG:1:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:2:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:3:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:4:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:5:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:6:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:7:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:8:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:9:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:10:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:11:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:12:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:13:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:14:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:15:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:16:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:17:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:18:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:19:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:20:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:21:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:22:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:23:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:24:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:25:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:26:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:27:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:28:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:29:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:30:reg_inst.i_D[1]
i_D[1] => reg_N:G_32_REG:31:reg_inst.i_D[1]
i_D[2] => reg_N:G_32_REG:1:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:2:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:3:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:4:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:5:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:6:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:7:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:8:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:9:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:10:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:11:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:12:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:13:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:14:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:15:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:16:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:17:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:18:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:19:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:20:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:21:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:22:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:23:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:24:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:25:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:26:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:27:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:28:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:29:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:30:reg_inst.i_D[2]
i_D[2] => reg_N:G_32_REG:31:reg_inst.i_D[2]
i_D[3] => reg_N:G_32_REG:1:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:2:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:3:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:4:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:5:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:6:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:7:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:8:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:9:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:10:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:11:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:12:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:13:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:14:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:15:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:16:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:17:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:18:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:19:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:20:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:21:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:22:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:23:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:24:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:25:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:26:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:27:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:28:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:29:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:30:reg_inst.i_D[3]
i_D[3] => reg_N:G_32_REG:31:reg_inst.i_D[3]
i_D[4] => reg_N:G_32_REG:1:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:2:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:3:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:4:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:5:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:6:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:7:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:8:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:9:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:10:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:11:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:12:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:13:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:14:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:15:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:16:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:17:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:18:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:19:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:20:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:21:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:22:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:23:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:24:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:25:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:26:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:27:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:28:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:29:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:30:reg_inst.i_D[4]
i_D[4] => reg_N:G_32_REG:31:reg_inst.i_D[4]
i_D[5] => reg_N:G_32_REG:1:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:2:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:3:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:4:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:5:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:6:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:7:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:8:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:9:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:10:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:11:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:12:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:13:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:14:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:15:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:16:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:17:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:18:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:19:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:20:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:21:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:22:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:23:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:24:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:25:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:26:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:27:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:28:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:29:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:30:reg_inst.i_D[5]
i_D[5] => reg_N:G_32_REG:31:reg_inst.i_D[5]
i_D[6] => reg_N:G_32_REG:1:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:2:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:3:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:4:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:5:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:6:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:7:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:8:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:9:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:10:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:11:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:12:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:13:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:14:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:15:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:16:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:17:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:18:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:19:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:20:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:21:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:22:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:23:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:24:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:25:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:26:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:27:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:28:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:29:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:30:reg_inst.i_D[6]
i_D[6] => reg_N:G_32_REG:31:reg_inst.i_D[6]
i_D[7] => reg_N:G_32_REG:1:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:2:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:3:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:4:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:5:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:6:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:7:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:8:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:9:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:10:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:11:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:12:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:13:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:14:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:15:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:16:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:17:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:18:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:19:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:20:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:21:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:22:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:23:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:24:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:25:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:26:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:27:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:28:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:29:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:30:reg_inst.i_D[7]
i_D[7] => reg_N:G_32_REG:31:reg_inst.i_D[7]
i_D[8] => reg_N:G_32_REG:1:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:2:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:3:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:4:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:5:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:6:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:7:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:8:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:9:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:10:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:11:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:12:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:13:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:14:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:15:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:16:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:17:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:18:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:19:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:20:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:21:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:22:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:23:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:24:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:25:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:26:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:27:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:28:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:29:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:30:reg_inst.i_D[8]
i_D[8] => reg_N:G_32_REG:31:reg_inst.i_D[8]
i_D[9] => reg_N:G_32_REG:1:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:2:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:3:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:4:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:5:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:6:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:7:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:8:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:9:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:10:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:11:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:12:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:13:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:14:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:15:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:16:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:17:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:18:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:19:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:20:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:21:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:22:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:23:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:24:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:25:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:26:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:27:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:28:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:29:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:30:reg_inst.i_D[9]
i_D[9] => reg_N:G_32_REG:31:reg_inst.i_D[9]
i_D[10] => reg_N:G_32_REG:1:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:2:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:3:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:4:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:5:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:6:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:7:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:8:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:9:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:10:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:11:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:12:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:13:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:14:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:15:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:16:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:17:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:18:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:19:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:20:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:21:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:22:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:23:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:24:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:25:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:26:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:27:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:28:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:29:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:30:reg_inst.i_D[10]
i_D[10] => reg_N:G_32_REG:31:reg_inst.i_D[10]
i_D[11] => reg_N:G_32_REG:1:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:2:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:3:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:4:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:5:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:6:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:7:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:8:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:9:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:10:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:11:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:12:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:13:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:14:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:15:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:16:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:17:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:18:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:19:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:20:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:21:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:22:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:23:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:24:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:25:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:26:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:27:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:28:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:29:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:30:reg_inst.i_D[11]
i_D[11] => reg_N:G_32_REG:31:reg_inst.i_D[11]
i_D[12] => reg_N:G_32_REG:1:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:2:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:3:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:4:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:5:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:6:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:7:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:8:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:9:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:10:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:11:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:12:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:13:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:14:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:15:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:16:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:17:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:18:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:19:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:20:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:21:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:22:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:23:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:24:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:25:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:26:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:27:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:28:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:29:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:30:reg_inst.i_D[12]
i_D[12] => reg_N:G_32_REG:31:reg_inst.i_D[12]
i_D[13] => reg_N:G_32_REG:1:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:2:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:3:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:4:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:5:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:6:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:7:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:8:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:9:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:10:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:11:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:12:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:13:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:14:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:15:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:16:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:17:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:18:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:19:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:20:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:21:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:22:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:23:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:24:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:25:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:26:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:27:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:28:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:29:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:30:reg_inst.i_D[13]
i_D[13] => reg_N:G_32_REG:31:reg_inst.i_D[13]
i_D[14] => reg_N:G_32_REG:1:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:2:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:3:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:4:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:5:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:6:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:7:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:8:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:9:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:10:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:11:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:12:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:13:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:14:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:15:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:16:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:17:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:18:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:19:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:20:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:21:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:22:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:23:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:24:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:25:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:26:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:27:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:28:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:29:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:30:reg_inst.i_D[14]
i_D[14] => reg_N:G_32_REG:31:reg_inst.i_D[14]
i_D[15] => reg_N:G_32_REG:1:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:2:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:3:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:4:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:5:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:6:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:7:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:8:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:9:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:10:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:11:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:12:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:13:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:14:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:15:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:16:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:17:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:18:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:19:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:20:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:21:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:22:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:23:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:24:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:25:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:26:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:27:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:28:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:29:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:30:reg_inst.i_D[15]
i_D[15] => reg_N:G_32_REG:31:reg_inst.i_D[15]
i_D[16] => reg_N:G_32_REG:1:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:2:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:3:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:4:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:5:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:6:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:7:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:8:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:9:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:10:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:11:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:12:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:13:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:14:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:15:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:16:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:17:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:18:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:19:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:20:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:21:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:22:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:23:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:24:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:25:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:26:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:27:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:28:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:29:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:30:reg_inst.i_D[16]
i_D[16] => reg_N:G_32_REG:31:reg_inst.i_D[16]
i_D[17] => reg_N:G_32_REG:1:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:2:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:3:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:4:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:5:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:6:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:7:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:8:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:9:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:10:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:11:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:12:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:13:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:14:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:15:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:16:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:17:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:18:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:19:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:20:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:21:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:22:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:23:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:24:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:25:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:26:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:27:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:28:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:29:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:30:reg_inst.i_D[17]
i_D[17] => reg_N:G_32_REG:31:reg_inst.i_D[17]
i_D[18] => reg_N:G_32_REG:1:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:2:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:3:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:4:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:5:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:6:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:7:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:8:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:9:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:10:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:11:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:12:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:13:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:14:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:15:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:16:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:17:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:18:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:19:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:20:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:21:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:22:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:23:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:24:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:25:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:26:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:27:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:28:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:29:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:30:reg_inst.i_D[18]
i_D[18] => reg_N:G_32_REG:31:reg_inst.i_D[18]
i_D[19] => reg_N:G_32_REG:1:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:2:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:3:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:4:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:5:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:6:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:7:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:8:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:9:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:10:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:11:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:12:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:13:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:14:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:15:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:16:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:17:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:18:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:19:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:20:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:21:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:22:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:23:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:24:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:25:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:26:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:27:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:28:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:29:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:30:reg_inst.i_D[19]
i_D[19] => reg_N:G_32_REG:31:reg_inst.i_D[19]
i_D[20] => reg_N:G_32_REG:1:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:2:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:3:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:4:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:5:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:6:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:7:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:8:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:9:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:10:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:11:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:12:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:13:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:14:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:15:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:16:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:17:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:18:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:19:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:20:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:21:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:22:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:23:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:24:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:25:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:26:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:27:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:28:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:29:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:30:reg_inst.i_D[20]
i_D[20] => reg_N:G_32_REG:31:reg_inst.i_D[20]
i_D[21] => reg_N:G_32_REG:1:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:2:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:3:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:4:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:5:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:6:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:7:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:8:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:9:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:10:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:11:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:12:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:13:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:14:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:15:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:16:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:17:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:18:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:19:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:20:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:21:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:22:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:23:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:24:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:25:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:26:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:27:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:28:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:29:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:30:reg_inst.i_D[21]
i_D[21] => reg_N:G_32_REG:31:reg_inst.i_D[21]
i_D[22] => reg_N:G_32_REG:1:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:2:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:3:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:4:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:5:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:6:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:7:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:8:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:9:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:10:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:11:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:12:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:13:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:14:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:15:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:16:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:17:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:18:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:19:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:20:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:21:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:22:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:23:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:24:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:25:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:26:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:27:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:28:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:29:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:30:reg_inst.i_D[22]
i_D[22] => reg_N:G_32_REG:31:reg_inst.i_D[22]
i_D[23] => reg_N:G_32_REG:1:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:2:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:3:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:4:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:5:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:6:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:7:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:8:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:9:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:10:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:11:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:12:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:13:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:14:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:15:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:16:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:17:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:18:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:19:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:20:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:21:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:22:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:23:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:24:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:25:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:26:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:27:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:28:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:29:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:30:reg_inst.i_D[23]
i_D[23] => reg_N:G_32_REG:31:reg_inst.i_D[23]
i_D[24] => reg_N:G_32_REG:1:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:2:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:3:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:4:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:5:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:6:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:7:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:8:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:9:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:10:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:11:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:12:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:13:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:14:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:15:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:16:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:17:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:18:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:19:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:20:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:21:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:22:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:23:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:24:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:25:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:26:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:27:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:28:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:29:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:30:reg_inst.i_D[24]
i_D[24] => reg_N:G_32_REG:31:reg_inst.i_D[24]
i_D[25] => reg_N:G_32_REG:1:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:2:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:3:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:4:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:5:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:6:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:7:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:8:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:9:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:10:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:11:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:12:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:13:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:14:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:15:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:16:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:17:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:18:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:19:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:20:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:21:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:22:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:23:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:24:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:25:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:26:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:27:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:28:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:29:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:30:reg_inst.i_D[25]
i_D[25] => reg_N:G_32_REG:31:reg_inst.i_D[25]
i_D[26] => reg_N:G_32_REG:1:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:2:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:3:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:4:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:5:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:6:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:7:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:8:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:9:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:10:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:11:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:12:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:13:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:14:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:15:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:16:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:17:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:18:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:19:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:20:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:21:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:22:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:23:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:24:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:25:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:26:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:27:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:28:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:29:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:30:reg_inst.i_D[26]
i_D[26] => reg_N:G_32_REG:31:reg_inst.i_D[26]
i_D[27] => reg_N:G_32_REG:1:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:2:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:3:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:4:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:5:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:6:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:7:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:8:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:9:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:10:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:11:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:12:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:13:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:14:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:15:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:16:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:17:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:18:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:19:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:20:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:21:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:22:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:23:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:24:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:25:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:26:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:27:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:28:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:29:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:30:reg_inst.i_D[27]
i_D[27] => reg_N:G_32_REG:31:reg_inst.i_D[27]
i_D[28] => reg_N:G_32_REG:1:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:2:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:3:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:4:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:5:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:6:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:7:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:8:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:9:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:10:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:11:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:12:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:13:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:14:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:15:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:16:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:17:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:18:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:19:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:20:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:21:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:22:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:23:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:24:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:25:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:26:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:27:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:28:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:29:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:30:reg_inst.i_D[28]
i_D[28] => reg_N:G_32_REG:31:reg_inst.i_D[28]
i_D[29] => reg_N:G_32_REG:1:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:2:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:3:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:4:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:5:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:6:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:7:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:8:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:9:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:10:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:11:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:12:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:13:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:14:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:15:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:16:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:17:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:18:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:19:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:20:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:21:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:22:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:23:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:24:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:25:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:26:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:27:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:28:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:29:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:30:reg_inst.i_D[29]
i_D[29] => reg_N:G_32_REG:31:reg_inst.i_D[29]
i_D[30] => reg_N:G_32_REG:1:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:2:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:3:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:4:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:5:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:6:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:7:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:8:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:9:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:10:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:11:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:12:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:13:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:14:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:15:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:16:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:17:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:18:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:19:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:20:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:21:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:22:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:23:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:24:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:25:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:26:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:27:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:28:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:29:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:30:reg_inst.i_D[30]
i_D[30] => reg_N:G_32_REG:31:reg_inst.i_D[30]
i_D[31] => reg_N:G_32_REG:1:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:2:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:3:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:4:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:5:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:6:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:7:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:8:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:9:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:10:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:11:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:12:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:13:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:14:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:15:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:16:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:17:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:18:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:19:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:20:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:21:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:22:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:23:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:24:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:25:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:26:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:27:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:28:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:29:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:30:reg_inst.i_D[31]
i_D[31] => reg_N:G_32_REG:31:reg_inst.i_D[31]
i_CLK => reg_N:reg_zero.i_CLK
i_CLK => reg_N:G_32_REG:1:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:2:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:3:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:4:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:5:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:6:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:7:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:8:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:9:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:10:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:11:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:12:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:13:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:14:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:15:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:16:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:17:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:18:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:19:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:20:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:21:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:22:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:23:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:24:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:25:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:26:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:27:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:28:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:29:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:30:reg_inst.i_CLK
i_CLK => reg_N:G_32_REG:31:reg_inst.i_CLK
i_RST => reg_N:G_32_REG:1:reg_inst.i_RST
i_RST => reg_N:G_32_REG:2:reg_inst.i_RST
i_RST => reg_N:G_32_REG:3:reg_inst.i_RST
i_RST => reg_N:G_32_REG:4:reg_inst.i_RST
i_RST => reg_N:G_32_REG:5:reg_inst.i_RST
i_RST => reg_N:G_32_REG:6:reg_inst.i_RST
i_RST => reg_N:G_32_REG:7:reg_inst.i_RST
i_RST => reg_N:G_32_REG:8:reg_inst.i_RST
i_RST => reg_N:G_32_REG:9:reg_inst.i_RST
i_RST => reg_N:G_32_REG:10:reg_inst.i_RST
i_RST => reg_N:G_32_REG:11:reg_inst.i_RST
i_RST => reg_N:G_32_REG:12:reg_inst.i_RST
i_RST => reg_N:G_32_REG:13:reg_inst.i_RST
i_RST => reg_N:G_32_REG:14:reg_inst.i_RST
i_RST => reg_N:G_32_REG:15:reg_inst.i_RST
i_RST => reg_N:G_32_REG:16:reg_inst.i_RST
i_RST => reg_N:G_32_REG:17:reg_inst.i_RST
i_RST => reg_N:G_32_REG:18:reg_inst.i_RST
i_RST => reg_N:G_32_REG:19:reg_inst.i_RST
i_RST => reg_N:G_32_REG:20:reg_inst.i_RST
i_RST => reg_N:G_32_REG:21:reg_inst.i_RST
i_RST => reg_N:G_32_REG:22:reg_inst.i_RST
i_RST => reg_N:G_32_REG:23:reg_inst.i_RST
i_RST => reg_N:G_32_REG:24:reg_inst.i_RST
i_RST => reg_N:G_32_REG:25:reg_inst.i_RST
i_RST => reg_N:G_32_REG:26:reg_inst.i_RST
i_RST => reg_N:G_32_REG:27:reg_inst.i_RST
i_RST => reg_N:G_32_REG:28:reg_inst.i_RST
i_RST => reg_N:G_32_REG:29:reg_inst.i_RST
i_RST => reg_N:G_32_REG:30:reg_inst.i_RST
i_RST => reg_N:G_32_REG:31:reg_inst.i_RST
o_ReadA[0] <= mux32t1_32:muxA.o_Reg[0]
o_ReadA[1] <= mux32t1_32:muxA.o_Reg[1]
o_ReadA[2] <= mux32t1_32:muxA.o_Reg[2]
o_ReadA[3] <= mux32t1_32:muxA.o_Reg[3]
o_ReadA[4] <= mux32t1_32:muxA.o_Reg[4]
o_ReadA[5] <= mux32t1_32:muxA.o_Reg[5]
o_ReadA[6] <= mux32t1_32:muxA.o_Reg[6]
o_ReadA[7] <= mux32t1_32:muxA.o_Reg[7]
o_ReadA[8] <= mux32t1_32:muxA.o_Reg[8]
o_ReadA[9] <= mux32t1_32:muxA.o_Reg[9]
o_ReadA[10] <= mux32t1_32:muxA.o_Reg[10]
o_ReadA[11] <= mux32t1_32:muxA.o_Reg[11]
o_ReadA[12] <= mux32t1_32:muxA.o_Reg[12]
o_ReadA[13] <= mux32t1_32:muxA.o_Reg[13]
o_ReadA[14] <= mux32t1_32:muxA.o_Reg[14]
o_ReadA[15] <= mux32t1_32:muxA.o_Reg[15]
o_ReadA[16] <= mux32t1_32:muxA.o_Reg[16]
o_ReadA[17] <= mux32t1_32:muxA.o_Reg[17]
o_ReadA[18] <= mux32t1_32:muxA.o_Reg[18]
o_ReadA[19] <= mux32t1_32:muxA.o_Reg[19]
o_ReadA[20] <= mux32t1_32:muxA.o_Reg[20]
o_ReadA[21] <= mux32t1_32:muxA.o_Reg[21]
o_ReadA[22] <= mux32t1_32:muxA.o_Reg[22]
o_ReadA[23] <= mux32t1_32:muxA.o_Reg[23]
o_ReadA[24] <= mux32t1_32:muxA.o_Reg[24]
o_ReadA[25] <= mux32t1_32:muxA.o_Reg[25]
o_ReadA[26] <= mux32t1_32:muxA.o_Reg[26]
o_ReadA[27] <= mux32t1_32:muxA.o_Reg[27]
o_ReadA[28] <= mux32t1_32:muxA.o_Reg[28]
o_ReadA[29] <= mux32t1_32:muxA.o_Reg[29]
o_ReadA[30] <= mux32t1_32:muxA.o_Reg[30]
o_ReadA[31] <= mux32t1_32:muxA.o_Reg[31]
o_ReadB[0] <= mux32t1_32:muxB.o_Reg[0]
o_ReadB[1] <= mux32t1_32:muxB.o_Reg[1]
o_ReadB[2] <= mux32t1_32:muxB.o_Reg[2]
o_ReadB[3] <= mux32t1_32:muxB.o_Reg[3]
o_ReadB[4] <= mux32t1_32:muxB.o_Reg[4]
o_ReadB[5] <= mux32t1_32:muxB.o_Reg[5]
o_ReadB[6] <= mux32t1_32:muxB.o_Reg[6]
o_ReadB[7] <= mux32t1_32:muxB.o_Reg[7]
o_ReadB[8] <= mux32t1_32:muxB.o_Reg[8]
o_ReadB[9] <= mux32t1_32:muxB.o_Reg[9]
o_ReadB[10] <= mux32t1_32:muxB.o_Reg[10]
o_ReadB[11] <= mux32t1_32:muxB.o_Reg[11]
o_ReadB[12] <= mux32t1_32:muxB.o_Reg[12]
o_ReadB[13] <= mux32t1_32:muxB.o_Reg[13]
o_ReadB[14] <= mux32t1_32:muxB.o_Reg[14]
o_ReadB[15] <= mux32t1_32:muxB.o_Reg[15]
o_ReadB[16] <= mux32t1_32:muxB.o_Reg[16]
o_ReadB[17] <= mux32t1_32:muxB.o_Reg[17]
o_ReadB[18] <= mux32t1_32:muxB.o_Reg[18]
o_ReadB[19] <= mux32t1_32:muxB.o_Reg[19]
o_ReadB[20] <= mux32t1_32:muxB.o_Reg[20]
o_ReadB[21] <= mux32t1_32:muxB.o_Reg[21]
o_ReadB[22] <= mux32t1_32:muxB.o_Reg[22]
o_ReadB[23] <= mux32t1_32:muxB.o_Reg[23]
o_ReadB[24] <= mux32t1_32:muxB.o_Reg[24]
o_ReadB[25] <= mux32t1_32:muxB.o_Reg[25]
o_ReadB[26] <= mux32t1_32:muxB.o_Reg[26]
o_ReadB[27] <= mux32t1_32:muxB.o_Reg[27]
o_ReadB[28] <= mux32t1_32:muxB.o_Reg[28]
o_ReadB[29] <= mux32t1_32:muxB.o_Reg[29]
o_ReadB[30] <= mux32t1_32:muxB.o_Reg[30]
o_ReadB[31] <= mux32t1_32:muxB.o_Reg[31]


|MIPS_Processor|regfile:regFile0|decoder_5t32:decoder
i_In[0] => Ram0.RADDR
i_In[1] => Ram0.RADDR1
i_In[2] => Ram0.RADDR2
i_In[3] => Ram0.RADDR3
i_In[4] => Ram0.RADDR4
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
i_WE => o_Out.OUTPUTSELECT
o_Out[0] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[1] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[2] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[3] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[4] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[5] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[6] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[7] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[8] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[9] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[10] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[11] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[12] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[13] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[14] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[15] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[16] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[17] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[18] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[19] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[20] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[21] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[22] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[23] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[24] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[25] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[26] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[27] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[28] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[29] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[30] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE
o_Out[31] <= o_Out.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:reg_zero|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:1:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:2:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:3:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:4:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:5:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:6:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:7:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:8:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:9:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:10:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:11:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:12:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:13:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:14:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:15:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:16:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:17:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:18:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:19:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:20:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:21:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:22:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:23:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:24:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:25:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:26:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:27:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:28:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:29:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:30:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|reg_N:\G_32_REG:31:reg_inst|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|mux32t1_32:muxA
i_Reg0[0] => Mux31.IN0
i_Reg0[1] => Mux30.IN0
i_Reg0[2] => Mux29.IN0
i_Reg0[3] => Mux28.IN0
i_Reg0[4] => Mux27.IN0
i_Reg0[5] => Mux26.IN0
i_Reg0[6] => Mux25.IN0
i_Reg0[7] => Mux24.IN0
i_Reg0[8] => Mux23.IN0
i_Reg0[9] => Mux22.IN0
i_Reg0[10] => Mux21.IN0
i_Reg0[11] => Mux20.IN0
i_Reg0[12] => Mux19.IN0
i_Reg0[13] => Mux18.IN0
i_Reg0[14] => Mux17.IN0
i_Reg0[15] => Mux16.IN0
i_Reg0[16] => Mux15.IN0
i_Reg0[17] => Mux14.IN0
i_Reg0[18] => Mux13.IN0
i_Reg0[19] => Mux12.IN0
i_Reg0[20] => Mux11.IN0
i_Reg0[21] => Mux10.IN0
i_Reg0[22] => Mux9.IN0
i_Reg0[23] => Mux8.IN0
i_Reg0[24] => Mux7.IN0
i_Reg0[25] => Mux6.IN0
i_Reg0[26] => Mux5.IN0
i_Reg0[27] => Mux4.IN0
i_Reg0[28] => Mux3.IN0
i_Reg0[29] => Mux2.IN0
i_Reg0[30] => Mux1.IN0
i_Reg0[31] => Mux0.IN0
i_Reg1[0] => Mux31.IN1
i_Reg1[1] => Mux30.IN1
i_Reg1[2] => Mux29.IN1
i_Reg1[3] => Mux28.IN1
i_Reg1[4] => Mux27.IN1
i_Reg1[5] => Mux26.IN1
i_Reg1[6] => Mux25.IN1
i_Reg1[7] => Mux24.IN1
i_Reg1[8] => Mux23.IN1
i_Reg1[9] => Mux22.IN1
i_Reg1[10] => Mux21.IN1
i_Reg1[11] => Mux20.IN1
i_Reg1[12] => Mux19.IN1
i_Reg1[13] => Mux18.IN1
i_Reg1[14] => Mux17.IN1
i_Reg1[15] => Mux16.IN1
i_Reg1[16] => Mux15.IN1
i_Reg1[17] => Mux14.IN1
i_Reg1[18] => Mux13.IN1
i_Reg1[19] => Mux12.IN1
i_Reg1[20] => Mux11.IN1
i_Reg1[21] => Mux10.IN1
i_Reg1[22] => Mux9.IN1
i_Reg1[23] => Mux8.IN1
i_Reg1[24] => Mux7.IN1
i_Reg1[25] => Mux6.IN1
i_Reg1[26] => Mux5.IN1
i_Reg1[27] => Mux4.IN1
i_Reg1[28] => Mux3.IN1
i_Reg1[29] => Mux2.IN1
i_Reg1[30] => Mux1.IN1
i_Reg1[31] => Mux0.IN1
i_Reg2[0] => Mux31.IN2
i_Reg2[1] => Mux30.IN2
i_Reg2[2] => Mux29.IN2
i_Reg2[3] => Mux28.IN2
i_Reg2[4] => Mux27.IN2
i_Reg2[5] => Mux26.IN2
i_Reg2[6] => Mux25.IN2
i_Reg2[7] => Mux24.IN2
i_Reg2[8] => Mux23.IN2
i_Reg2[9] => Mux22.IN2
i_Reg2[10] => Mux21.IN2
i_Reg2[11] => Mux20.IN2
i_Reg2[12] => Mux19.IN2
i_Reg2[13] => Mux18.IN2
i_Reg2[14] => Mux17.IN2
i_Reg2[15] => Mux16.IN2
i_Reg2[16] => Mux15.IN2
i_Reg2[17] => Mux14.IN2
i_Reg2[18] => Mux13.IN2
i_Reg2[19] => Mux12.IN2
i_Reg2[20] => Mux11.IN2
i_Reg2[21] => Mux10.IN2
i_Reg2[22] => Mux9.IN2
i_Reg2[23] => Mux8.IN2
i_Reg2[24] => Mux7.IN2
i_Reg2[25] => Mux6.IN2
i_Reg2[26] => Mux5.IN2
i_Reg2[27] => Mux4.IN2
i_Reg2[28] => Mux3.IN2
i_Reg2[29] => Mux2.IN2
i_Reg2[30] => Mux1.IN2
i_Reg2[31] => Mux0.IN2
i_Reg3[0] => Mux31.IN3
i_Reg3[1] => Mux30.IN3
i_Reg3[2] => Mux29.IN3
i_Reg3[3] => Mux28.IN3
i_Reg3[4] => Mux27.IN3
i_Reg3[5] => Mux26.IN3
i_Reg3[6] => Mux25.IN3
i_Reg3[7] => Mux24.IN3
i_Reg3[8] => Mux23.IN3
i_Reg3[9] => Mux22.IN3
i_Reg3[10] => Mux21.IN3
i_Reg3[11] => Mux20.IN3
i_Reg3[12] => Mux19.IN3
i_Reg3[13] => Mux18.IN3
i_Reg3[14] => Mux17.IN3
i_Reg3[15] => Mux16.IN3
i_Reg3[16] => Mux15.IN3
i_Reg3[17] => Mux14.IN3
i_Reg3[18] => Mux13.IN3
i_Reg3[19] => Mux12.IN3
i_Reg3[20] => Mux11.IN3
i_Reg3[21] => Mux10.IN3
i_Reg3[22] => Mux9.IN3
i_Reg3[23] => Mux8.IN3
i_Reg3[24] => Mux7.IN3
i_Reg3[25] => Mux6.IN3
i_Reg3[26] => Mux5.IN3
i_Reg3[27] => Mux4.IN3
i_Reg3[28] => Mux3.IN3
i_Reg3[29] => Mux2.IN3
i_Reg3[30] => Mux1.IN3
i_Reg3[31] => Mux0.IN3
i_Reg4[0] => Mux31.IN4
i_Reg4[1] => Mux30.IN4
i_Reg4[2] => Mux29.IN4
i_Reg4[3] => Mux28.IN4
i_Reg4[4] => Mux27.IN4
i_Reg4[5] => Mux26.IN4
i_Reg4[6] => Mux25.IN4
i_Reg4[7] => Mux24.IN4
i_Reg4[8] => Mux23.IN4
i_Reg4[9] => Mux22.IN4
i_Reg4[10] => Mux21.IN4
i_Reg4[11] => Mux20.IN4
i_Reg4[12] => Mux19.IN4
i_Reg4[13] => Mux18.IN4
i_Reg4[14] => Mux17.IN4
i_Reg4[15] => Mux16.IN4
i_Reg4[16] => Mux15.IN4
i_Reg4[17] => Mux14.IN4
i_Reg4[18] => Mux13.IN4
i_Reg4[19] => Mux12.IN4
i_Reg4[20] => Mux11.IN4
i_Reg4[21] => Mux10.IN4
i_Reg4[22] => Mux9.IN4
i_Reg4[23] => Mux8.IN4
i_Reg4[24] => Mux7.IN4
i_Reg4[25] => Mux6.IN4
i_Reg4[26] => Mux5.IN4
i_Reg4[27] => Mux4.IN4
i_Reg4[28] => Mux3.IN4
i_Reg4[29] => Mux2.IN4
i_Reg4[30] => Mux1.IN4
i_Reg4[31] => Mux0.IN4
i_Reg5[0] => Mux31.IN5
i_Reg5[1] => Mux30.IN5
i_Reg5[2] => Mux29.IN5
i_Reg5[3] => Mux28.IN5
i_Reg5[4] => Mux27.IN5
i_Reg5[5] => Mux26.IN5
i_Reg5[6] => Mux25.IN5
i_Reg5[7] => Mux24.IN5
i_Reg5[8] => Mux23.IN5
i_Reg5[9] => Mux22.IN5
i_Reg5[10] => Mux21.IN5
i_Reg5[11] => Mux20.IN5
i_Reg5[12] => Mux19.IN5
i_Reg5[13] => Mux18.IN5
i_Reg5[14] => Mux17.IN5
i_Reg5[15] => Mux16.IN5
i_Reg5[16] => Mux15.IN5
i_Reg5[17] => Mux14.IN5
i_Reg5[18] => Mux13.IN5
i_Reg5[19] => Mux12.IN5
i_Reg5[20] => Mux11.IN5
i_Reg5[21] => Mux10.IN5
i_Reg5[22] => Mux9.IN5
i_Reg5[23] => Mux8.IN5
i_Reg5[24] => Mux7.IN5
i_Reg5[25] => Mux6.IN5
i_Reg5[26] => Mux5.IN5
i_Reg5[27] => Mux4.IN5
i_Reg5[28] => Mux3.IN5
i_Reg5[29] => Mux2.IN5
i_Reg5[30] => Mux1.IN5
i_Reg5[31] => Mux0.IN5
i_Reg6[0] => Mux31.IN6
i_Reg6[1] => Mux30.IN6
i_Reg6[2] => Mux29.IN6
i_Reg6[3] => Mux28.IN6
i_Reg6[4] => Mux27.IN6
i_Reg6[5] => Mux26.IN6
i_Reg6[6] => Mux25.IN6
i_Reg6[7] => Mux24.IN6
i_Reg6[8] => Mux23.IN6
i_Reg6[9] => Mux22.IN6
i_Reg6[10] => Mux21.IN6
i_Reg6[11] => Mux20.IN6
i_Reg6[12] => Mux19.IN6
i_Reg6[13] => Mux18.IN6
i_Reg6[14] => Mux17.IN6
i_Reg6[15] => Mux16.IN6
i_Reg6[16] => Mux15.IN6
i_Reg6[17] => Mux14.IN6
i_Reg6[18] => Mux13.IN6
i_Reg6[19] => Mux12.IN6
i_Reg6[20] => Mux11.IN6
i_Reg6[21] => Mux10.IN6
i_Reg6[22] => Mux9.IN6
i_Reg6[23] => Mux8.IN6
i_Reg6[24] => Mux7.IN6
i_Reg6[25] => Mux6.IN6
i_Reg6[26] => Mux5.IN6
i_Reg6[27] => Mux4.IN6
i_Reg6[28] => Mux3.IN6
i_Reg6[29] => Mux2.IN6
i_Reg6[30] => Mux1.IN6
i_Reg6[31] => Mux0.IN6
i_Reg7[0] => Mux31.IN7
i_Reg7[1] => Mux30.IN7
i_Reg7[2] => Mux29.IN7
i_Reg7[3] => Mux28.IN7
i_Reg7[4] => Mux27.IN7
i_Reg7[5] => Mux26.IN7
i_Reg7[6] => Mux25.IN7
i_Reg7[7] => Mux24.IN7
i_Reg7[8] => Mux23.IN7
i_Reg7[9] => Mux22.IN7
i_Reg7[10] => Mux21.IN7
i_Reg7[11] => Mux20.IN7
i_Reg7[12] => Mux19.IN7
i_Reg7[13] => Mux18.IN7
i_Reg7[14] => Mux17.IN7
i_Reg7[15] => Mux16.IN7
i_Reg7[16] => Mux15.IN7
i_Reg7[17] => Mux14.IN7
i_Reg7[18] => Mux13.IN7
i_Reg7[19] => Mux12.IN7
i_Reg7[20] => Mux11.IN7
i_Reg7[21] => Mux10.IN7
i_Reg7[22] => Mux9.IN7
i_Reg7[23] => Mux8.IN7
i_Reg7[24] => Mux7.IN7
i_Reg7[25] => Mux6.IN7
i_Reg7[26] => Mux5.IN7
i_Reg7[27] => Mux4.IN7
i_Reg7[28] => Mux3.IN7
i_Reg7[29] => Mux2.IN7
i_Reg7[30] => Mux1.IN7
i_Reg7[31] => Mux0.IN7
i_Reg8[0] => Mux31.IN8
i_Reg8[1] => Mux30.IN8
i_Reg8[2] => Mux29.IN8
i_Reg8[3] => Mux28.IN8
i_Reg8[4] => Mux27.IN8
i_Reg8[5] => Mux26.IN8
i_Reg8[6] => Mux25.IN8
i_Reg8[7] => Mux24.IN8
i_Reg8[8] => Mux23.IN8
i_Reg8[9] => Mux22.IN8
i_Reg8[10] => Mux21.IN8
i_Reg8[11] => Mux20.IN8
i_Reg8[12] => Mux19.IN8
i_Reg8[13] => Mux18.IN8
i_Reg8[14] => Mux17.IN8
i_Reg8[15] => Mux16.IN8
i_Reg8[16] => Mux15.IN8
i_Reg8[17] => Mux14.IN8
i_Reg8[18] => Mux13.IN8
i_Reg8[19] => Mux12.IN8
i_Reg8[20] => Mux11.IN8
i_Reg8[21] => Mux10.IN8
i_Reg8[22] => Mux9.IN8
i_Reg8[23] => Mux8.IN8
i_Reg8[24] => Mux7.IN8
i_Reg8[25] => Mux6.IN8
i_Reg8[26] => Mux5.IN8
i_Reg8[27] => Mux4.IN8
i_Reg8[28] => Mux3.IN8
i_Reg8[29] => Mux2.IN8
i_Reg8[30] => Mux1.IN8
i_Reg8[31] => Mux0.IN8
i_Reg9[0] => Mux31.IN9
i_Reg9[1] => Mux30.IN9
i_Reg9[2] => Mux29.IN9
i_Reg9[3] => Mux28.IN9
i_Reg9[4] => Mux27.IN9
i_Reg9[5] => Mux26.IN9
i_Reg9[6] => Mux25.IN9
i_Reg9[7] => Mux24.IN9
i_Reg9[8] => Mux23.IN9
i_Reg9[9] => Mux22.IN9
i_Reg9[10] => Mux21.IN9
i_Reg9[11] => Mux20.IN9
i_Reg9[12] => Mux19.IN9
i_Reg9[13] => Mux18.IN9
i_Reg9[14] => Mux17.IN9
i_Reg9[15] => Mux16.IN9
i_Reg9[16] => Mux15.IN9
i_Reg9[17] => Mux14.IN9
i_Reg9[18] => Mux13.IN9
i_Reg9[19] => Mux12.IN9
i_Reg9[20] => Mux11.IN9
i_Reg9[21] => Mux10.IN9
i_Reg9[22] => Mux9.IN9
i_Reg9[23] => Mux8.IN9
i_Reg9[24] => Mux7.IN9
i_Reg9[25] => Mux6.IN9
i_Reg9[26] => Mux5.IN9
i_Reg9[27] => Mux4.IN9
i_Reg9[28] => Mux3.IN9
i_Reg9[29] => Mux2.IN9
i_Reg9[30] => Mux1.IN9
i_Reg9[31] => Mux0.IN9
i_Reg10[0] => Mux31.IN10
i_Reg10[1] => Mux30.IN10
i_Reg10[2] => Mux29.IN10
i_Reg10[3] => Mux28.IN10
i_Reg10[4] => Mux27.IN10
i_Reg10[5] => Mux26.IN10
i_Reg10[6] => Mux25.IN10
i_Reg10[7] => Mux24.IN10
i_Reg10[8] => Mux23.IN10
i_Reg10[9] => Mux22.IN10
i_Reg10[10] => Mux21.IN10
i_Reg10[11] => Mux20.IN10
i_Reg10[12] => Mux19.IN10
i_Reg10[13] => Mux18.IN10
i_Reg10[14] => Mux17.IN10
i_Reg10[15] => Mux16.IN10
i_Reg10[16] => Mux15.IN10
i_Reg10[17] => Mux14.IN10
i_Reg10[18] => Mux13.IN10
i_Reg10[19] => Mux12.IN10
i_Reg10[20] => Mux11.IN10
i_Reg10[21] => Mux10.IN10
i_Reg10[22] => Mux9.IN10
i_Reg10[23] => Mux8.IN10
i_Reg10[24] => Mux7.IN10
i_Reg10[25] => Mux6.IN10
i_Reg10[26] => Mux5.IN10
i_Reg10[27] => Mux4.IN10
i_Reg10[28] => Mux3.IN10
i_Reg10[29] => Mux2.IN10
i_Reg10[30] => Mux1.IN10
i_Reg10[31] => Mux0.IN10
i_Reg11[0] => Mux31.IN11
i_Reg11[1] => Mux30.IN11
i_Reg11[2] => Mux29.IN11
i_Reg11[3] => Mux28.IN11
i_Reg11[4] => Mux27.IN11
i_Reg11[5] => Mux26.IN11
i_Reg11[6] => Mux25.IN11
i_Reg11[7] => Mux24.IN11
i_Reg11[8] => Mux23.IN11
i_Reg11[9] => Mux22.IN11
i_Reg11[10] => Mux21.IN11
i_Reg11[11] => Mux20.IN11
i_Reg11[12] => Mux19.IN11
i_Reg11[13] => Mux18.IN11
i_Reg11[14] => Mux17.IN11
i_Reg11[15] => Mux16.IN11
i_Reg11[16] => Mux15.IN11
i_Reg11[17] => Mux14.IN11
i_Reg11[18] => Mux13.IN11
i_Reg11[19] => Mux12.IN11
i_Reg11[20] => Mux11.IN11
i_Reg11[21] => Mux10.IN11
i_Reg11[22] => Mux9.IN11
i_Reg11[23] => Mux8.IN11
i_Reg11[24] => Mux7.IN11
i_Reg11[25] => Mux6.IN11
i_Reg11[26] => Mux5.IN11
i_Reg11[27] => Mux4.IN11
i_Reg11[28] => Mux3.IN11
i_Reg11[29] => Mux2.IN11
i_Reg11[30] => Mux1.IN11
i_Reg11[31] => Mux0.IN11
i_Reg12[0] => Mux31.IN12
i_Reg12[1] => Mux30.IN12
i_Reg12[2] => Mux29.IN12
i_Reg12[3] => Mux28.IN12
i_Reg12[4] => Mux27.IN12
i_Reg12[5] => Mux26.IN12
i_Reg12[6] => Mux25.IN12
i_Reg12[7] => Mux24.IN12
i_Reg12[8] => Mux23.IN12
i_Reg12[9] => Mux22.IN12
i_Reg12[10] => Mux21.IN12
i_Reg12[11] => Mux20.IN12
i_Reg12[12] => Mux19.IN12
i_Reg12[13] => Mux18.IN12
i_Reg12[14] => Mux17.IN12
i_Reg12[15] => Mux16.IN12
i_Reg12[16] => Mux15.IN12
i_Reg12[17] => Mux14.IN12
i_Reg12[18] => Mux13.IN12
i_Reg12[19] => Mux12.IN12
i_Reg12[20] => Mux11.IN12
i_Reg12[21] => Mux10.IN12
i_Reg12[22] => Mux9.IN12
i_Reg12[23] => Mux8.IN12
i_Reg12[24] => Mux7.IN12
i_Reg12[25] => Mux6.IN12
i_Reg12[26] => Mux5.IN12
i_Reg12[27] => Mux4.IN12
i_Reg12[28] => Mux3.IN12
i_Reg12[29] => Mux2.IN12
i_Reg12[30] => Mux1.IN12
i_Reg12[31] => Mux0.IN12
i_Reg13[0] => Mux31.IN13
i_Reg13[1] => Mux30.IN13
i_Reg13[2] => Mux29.IN13
i_Reg13[3] => Mux28.IN13
i_Reg13[4] => Mux27.IN13
i_Reg13[5] => Mux26.IN13
i_Reg13[6] => Mux25.IN13
i_Reg13[7] => Mux24.IN13
i_Reg13[8] => Mux23.IN13
i_Reg13[9] => Mux22.IN13
i_Reg13[10] => Mux21.IN13
i_Reg13[11] => Mux20.IN13
i_Reg13[12] => Mux19.IN13
i_Reg13[13] => Mux18.IN13
i_Reg13[14] => Mux17.IN13
i_Reg13[15] => Mux16.IN13
i_Reg13[16] => Mux15.IN13
i_Reg13[17] => Mux14.IN13
i_Reg13[18] => Mux13.IN13
i_Reg13[19] => Mux12.IN13
i_Reg13[20] => Mux11.IN13
i_Reg13[21] => Mux10.IN13
i_Reg13[22] => Mux9.IN13
i_Reg13[23] => Mux8.IN13
i_Reg13[24] => Mux7.IN13
i_Reg13[25] => Mux6.IN13
i_Reg13[26] => Mux5.IN13
i_Reg13[27] => Mux4.IN13
i_Reg13[28] => Mux3.IN13
i_Reg13[29] => Mux2.IN13
i_Reg13[30] => Mux1.IN13
i_Reg13[31] => Mux0.IN13
i_Reg14[0] => Mux31.IN14
i_Reg14[1] => Mux30.IN14
i_Reg14[2] => Mux29.IN14
i_Reg14[3] => Mux28.IN14
i_Reg14[4] => Mux27.IN14
i_Reg14[5] => Mux26.IN14
i_Reg14[6] => Mux25.IN14
i_Reg14[7] => Mux24.IN14
i_Reg14[8] => Mux23.IN14
i_Reg14[9] => Mux22.IN14
i_Reg14[10] => Mux21.IN14
i_Reg14[11] => Mux20.IN14
i_Reg14[12] => Mux19.IN14
i_Reg14[13] => Mux18.IN14
i_Reg14[14] => Mux17.IN14
i_Reg14[15] => Mux16.IN14
i_Reg14[16] => Mux15.IN14
i_Reg14[17] => Mux14.IN14
i_Reg14[18] => Mux13.IN14
i_Reg14[19] => Mux12.IN14
i_Reg14[20] => Mux11.IN14
i_Reg14[21] => Mux10.IN14
i_Reg14[22] => Mux9.IN14
i_Reg14[23] => Mux8.IN14
i_Reg14[24] => Mux7.IN14
i_Reg14[25] => Mux6.IN14
i_Reg14[26] => Mux5.IN14
i_Reg14[27] => Mux4.IN14
i_Reg14[28] => Mux3.IN14
i_Reg14[29] => Mux2.IN14
i_Reg14[30] => Mux1.IN14
i_Reg14[31] => Mux0.IN14
i_Reg15[0] => Mux31.IN15
i_Reg15[1] => Mux30.IN15
i_Reg15[2] => Mux29.IN15
i_Reg15[3] => Mux28.IN15
i_Reg15[4] => Mux27.IN15
i_Reg15[5] => Mux26.IN15
i_Reg15[6] => Mux25.IN15
i_Reg15[7] => Mux24.IN15
i_Reg15[8] => Mux23.IN15
i_Reg15[9] => Mux22.IN15
i_Reg15[10] => Mux21.IN15
i_Reg15[11] => Mux20.IN15
i_Reg15[12] => Mux19.IN15
i_Reg15[13] => Mux18.IN15
i_Reg15[14] => Mux17.IN15
i_Reg15[15] => Mux16.IN15
i_Reg15[16] => Mux15.IN15
i_Reg15[17] => Mux14.IN15
i_Reg15[18] => Mux13.IN15
i_Reg15[19] => Mux12.IN15
i_Reg15[20] => Mux11.IN15
i_Reg15[21] => Mux10.IN15
i_Reg15[22] => Mux9.IN15
i_Reg15[23] => Mux8.IN15
i_Reg15[24] => Mux7.IN15
i_Reg15[25] => Mux6.IN15
i_Reg15[26] => Mux5.IN15
i_Reg15[27] => Mux4.IN15
i_Reg15[28] => Mux3.IN15
i_Reg15[29] => Mux2.IN15
i_Reg15[30] => Mux1.IN15
i_Reg15[31] => Mux0.IN15
i_Reg16[0] => Mux31.IN16
i_Reg16[1] => Mux30.IN16
i_Reg16[2] => Mux29.IN16
i_Reg16[3] => Mux28.IN16
i_Reg16[4] => Mux27.IN16
i_Reg16[5] => Mux26.IN16
i_Reg16[6] => Mux25.IN16
i_Reg16[7] => Mux24.IN16
i_Reg16[8] => Mux23.IN16
i_Reg16[9] => Mux22.IN16
i_Reg16[10] => Mux21.IN16
i_Reg16[11] => Mux20.IN16
i_Reg16[12] => Mux19.IN16
i_Reg16[13] => Mux18.IN16
i_Reg16[14] => Mux17.IN16
i_Reg16[15] => Mux16.IN16
i_Reg16[16] => Mux15.IN16
i_Reg16[17] => Mux14.IN16
i_Reg16[18] => Mux13.IN16
i_Reg16[19] => Mux12.IN16
i_Reg16[20] => Mux11.IN16
i_Reg16[21] => Mux10.IN16
i_Reg16[22] => Mux9.IN16
i_Reg16[23] => Mux8.IN16
i_Reg16[24] => Mux7.IN16
i_Reg16[25] => Mux6.IN16
i_Reg16[26] => Mux5.IN16
i_Reg16[27] => Mux4.IN16
i_Reg16[28] => Mux3.IN16
i_Reg16[29] => Mux2.IN16
i_Reg16[30] => Mux1.IN16
i_Reg16[31] => Mux0.IN16
i_Reg17[0] => Mux31.IN17
i_Reg17[1] => Mux30.IN17
i_Reg17[2] => Mux29.IN17
i_Reg17[3] => Mux28.IN17
i_Reg17[4] => Mux27.IN17
i_Reg17[5] => Mux26.IN17
i_Reg17[6] => Mux25.IN17
i_Reg17[7] => Mux24.IN17
i_Reg17[8] => Mux23.IN17
i_Reg17[9] => Mux22.IN17
i_Reg17[10] => Mux21.IN17
i_Reg17[11] => Mux20.IN17
i_Reg17[12] => Mux19.IN17
i_Reg17[13] => Mux18.IN17
i_Reg17[14] => Mux17.IN17
i_Reg17[15] => Mux16.IN17
i_Reg17[16] => Mux15.IN17
i_Reg17[17] => Mux14.IN17
i_Reg17[18] => Mux13.IN17
i_Reg17[19] => Mux12.IN17
i_Reg17[20] => Mux11.IN17
i_Reg17[21] => Mux10.IN17
i_Reg17[22] => Mux9.IN17
i_Reg17[23] => Mux8.IN17
i_Reg17[24] => Mux7.IN17
i_Reg17[25] => Mux6.IN17
i_Reg17[26] => Mux5.IN17
i_Reg17[27] => Mux4.IN17
i_Reg17[28] => Mux3.IN17
i_Reg17[29] => Mux2.IN17
i_Reg17[30] => Mux1.IN17
i_Reg17[31] => Mux0.IN17
i_Reg18[0] => Mux31.IN18
i_Reg18[1] => Mux30.IN18
i_Reg18[2] => Mux29.IN18
i_Reg18[3] => Mux28.IN18
i_Reg18[4] => Mux27.IN18
i_Reg18[5] => Mux26.IN18
i_Reg18[6] => Mux25.IN18
i_Reg18[7] => Mux24.IN18
i_Reg18[8] => Mux23.IN18
i_Reg18[9] => Mux22.IN18
i_Reg18[10] => Mux21.IN18
i_Reg18[11] => Mux20.IN18
i_Reg18[12] => Mux19.IN18
i_Reg18[13] => Mux18.IN18
i_Reg18[14] => Mux17.IN18
i_Reg18[15] => Mux16.IN18
i_Reg18[16] => Mux15.IN18
i_Reg18[17] => Mux14.IN18
i_Reg18[18] => Mux13.IN18
i_Reg18[19] => Mux12.IN18
i_Reg18[20] => Mux11.IN18
i_Reg18[21] => Mux10.IN18
i_Reg18[22] => Mux9.IN18
i_Reg18[23] => Mux8.IN18
i_Reg18[24] => Mux7.IN18
i_Reg18[25] => Mux6.IN18
i_Reg18[26] => Mux5.IN18
i_Reg18[27] => Mux4.IN18
i_Reg18[28] => Mux3.IN18
i_Reg18[29] => Mux2.IN18
i_Reg18[30] => Mux1.IN18
i_Reg18[31] => Mux0.IN18
i_Reg19[0] => Mux31.IN19
i_Reg19[1] => Mux30.IN19
i_Reg19[2] => Mux29.IN19
i_Reg19[3] => Mux28.IN19
i_Reg19[4] => Mux27.IN19
i_Reg19[5] => Mux26.IN19
i_Reg19[6] => Mux25.IN19
i_Reg19[7] => Mux24.IN19
i_Reg19[8] => Mux23.IN19
i_Reg19[9] => Mux22.IN19
i_Reg19[10] => Mux21.IN19
i_Reg19[11] => Mux20.IN19
i_Reg19[12] => Mux19.IN19
i_Reg19[13] => Mux18.IN19
i_Reg19[14] => Mux17.IN19
i_Reg19[15] => Mux16.IN19
i_Reg19[16] => Mux15.IN19
i_Reg19[17] => Mux14.IN19
i_Reg19[18] => Mux13.IN19
i_Reg19[19] => Mux12.IN19
i_Reg19[20] => Mux11.IN19
i_Reg19[21] => Mux10.IN19
i_Reg19[22] => Mux9.IN19
i_Reg19[23] => Mux8.IN19
i_Reg19[24] => Mux7.IN19
i_Reg19[25] => Mux6.IN19
i_Reg19[26] => Mux5.IN19
i_Reg19[27] => Mux4.IN19
i_Reg19[28] => Mux3.IN19
i_Reg19[29] => Mux2.IN19
i_Reg19[30] => Mux1.IN19
i_Reg19[31] => Mux0.IN19
i_Reg20[0] => Mux31.IN20
i_Reg20[1] => Mux30.IN20
i_Reg20[2] => Mux29.IN20
i_Reg20[3] => Mux28.IN20
i_Reg20[4] => Mux27.IN20
i_Reg20[5] => Mux26.IN20
i_Reg20[6] => Mux25.IN20
i_Reg20[7] => Mux24.IN20
i_Reg20[8] => Mux23.IN20
i_Reg20[9] => Mux22.IN20
i_Reg20[10] => Mux21.IN20
i_Reg20[11] => Mux20.IN20
i_Reg20[12] => Mux19.IN20
i_Reg20[13] => Mux18.IN20
i_Reg20[14] => Mux17.IN20
i_Reg20[15] => Mux16.IN20
i_Reg20[16] => Mux15.IN20
i_Reg20[17] => Mux14.IN20
i_Reg20[18] => Mux13.IN20
i_Reg20[19] => Mux12.IN20
i_Reg20[20] => Mux11.IN20
i_Reg20[21] => Mux10.IN20
i_Reg20[22] => Mux9.IN20
i_Reg20[23] => Mux8.IN20
i_Reg20[24] => Mux7.IN20
i_Reg20[25] => Mux6.IN20
i_Reg20[26] => Mux5.IN20
i_Reg20[27] => Mux4.IN20
i_Reg20[28] => Mux3.IN20
i_Reg20[29] => Mux2.IN20
i_Reg20[30] => Mux1.IN20
i_Reg20[31] => Mux0.IN20
i_Reg21[0] => Mux31.IN21
i_Reg21[1] => Mux30.IN21
i_Reg21[2] => Mux29.IN21
i_Reg21[3] => Mux28.IN21
i_Reg21[4] => Mux27.IN21
i_Reg21[5] => Mux26.IN21
i_Reg21[6] => Mux25.IN21
i_Reg21[7] => Mux24.IN21
i_Reg21[8] => Mux23.IN21
i_Reg21[9] => Mux22.IN21
i_Reg21[10] => Mux21.IN21
i_Reg21[11] => Mux20.IN21
i_Reg21[12] => Mux19.IN21
i_Reg21[13] => Mux18.IN21
i_Reg21[14] => Mux17.IN21
i_Reg21[15] => Mux16.IN21
i_Reg21[16] => Mux15.IN21
i_Reg21[17] => Mux14.IN21
i_Reg21[18] => Mux13.IN21
i_Reg21[19] => Mux12.IN21
i_Reg21[20] => Mux11.IN21
i_Reg21[21] => Mux10.IN21
i_Reg21[22] => Mux9.IN21
i_Reg21[23] => Mux8.IN21
i_Reg21[24] => Mux7.IN21
i_Reg21[25] => Mux6.IN21
i_Reg21[26] => Mux5.IN21
i_Reg21[27] => Mux4.IN21
i_Reg21[28] => Mux3.IN21
i_Reg21[29] => Mux2.IN21
i_Reg21[30] => Mux1.IN21
i_Reg21[31] => Mux0.IN21
i_Reg22[0] => Mux31.IN22
i_Reg22[1] => Mux30.IN22
i_Reg22[2] => Mux29.IN22
i_Reg22[3] => Mux28.IN22
i_Reg22[4] => Mux27.IN22
i_Reg22[5] => Mux26.IN22
i_Reg22[6] => Mux25.IN22
i_Reg22[7] => Mux24.IN22
i_Reg22[8] => Mux23.IN22
i_Reg22[9] => Mux22.IN22
i_Reg22[10] => Mux21.IN22
i_Reg22[11] => Mux20.IN22
i_Reg22[12] => Mux19.IN22
i_Reg22[13] => Mux18.IN22
i_Reg22[14] => Mux17.IN22
i_Reg22[15] => Mux16.IN22
i_Reg22[16] => Mux15.IN22
i_Reg22[17] => Mux14.IN22
i_Reg22[18] => Mux13.IN22
i_Reg22[19] => Mux12.IN22
i_Reg22[20] => Mux11.IN22
i_Reg22[21] => Mux10.IN22
i_Reg22[22] => Mux9.IN22
i_Reg22[23] => Mux8.IN22
i_Reg22[24] => Mux7.IN22
i_Reg22[25] => Mux6.IN22
i_Reg22[26] => Mux5.IN22
i_Reg22[27] => Mux4.IN22
i_Reg22[28] => Mux3.IN22
i_Reg22[29] => Mux2.IN22
i_Reg22[30] => Mux1.IN22
i_Reg22[31] => Mux0.IN22
i_Reg23[0] => Mux31.IN23
i_Reg23[1] => Mux30.IN23
i_Reg23[2] => Mux29.IN23
i_Reg23[3] => Mux28.IN23
i_Reg23[4] => Mux27.IN23
i_Reg23[5] => Mux26.IN23
i_Reg23[6] => Mux25.IN23
i_Reg23[7] => Mux24.IN23
i_Reg23[8] => Mux23.IN23
i_Reg23[9] => Mux22.IN23
i_Reg23[10] => Mux21.IN23
i_Reg23[11] => Mux20.IN23
i_Reg23[12] => Mux19.IN23
i_Reg23[13] => Mux18.IN23
i_Reg23[14] => Mux17.IN23
i_Reg23[15] => Mux16.IN23
i_Reg23[16] => Mux15.IN23
i_Reg23[17] => Mux14.IN23
i_Reg23[18] => Mux13.IN23
i_Reg23[19] => Mux12.IN23
i_Reg23[20] => Mux11.IN23
i_Reg23[21] => Mux10.IN23
i_Reg23[22] => Mux9.IN23
i_Reg23[23] => Mux8.IN23
i_Reg23[24] => Mux7.IN23
i_Reg23[25] => Mux6.IN23
i_Reg23[26] => Mux5.IN23
i_Reg23[27] => Mux4.IN23
i_Reg23[28] => Mux3.IN23
i_Reg23[29] => Mux2.IN23
i_Reg23[30] => Mux1.IN23
i_Reg23[31] => Mux0.IN23
i_Reg24[0] => Mux31.IN24
i_Reg24[1] => Mux30.IN24
i_Reg24[2] => Mux29.IN24
i_Reg24[3] => Mux28.IN24
i_Reg24[4] => Mux27.IN24
i_Reg24[5] => Mux26.IN24
i_Reg24[6] => Mux25.IN24
i_Reg24[7] => Mux24.IN24
i_Reg24[8] => Mux23.IN24
i_Reg24[9] => Mux22.IN24
i_Reg24[10] => Mux21.IN24
i_Reg24[11] => Mux20.IN24
i_Reg24[12] => Mux19.IN24
i_Reg24[13] => Mux18.IN24
i_Reg24[14] => Mux17.IN24
i_Reg24[15] => Mux16.IN24
i_Reg24[16] => Mux15.IN24
i_Reg24[17] => Mux14.IN24
i_Reg24[18] => Mux13.IN24
i_Reg24[19] => Mux12.IN24
i_Reg24[20] => Mux11.IN24
i_Reg24[21] => Mux10.IN24
i_Reg24[22] => Mux9.IN24
i_Reg24[23] => Mux8.IN24
i_Reg24[24] => Mux7.IN24
i_Reg24[25] => Mux6.IN24
i_Reg24[26] => Mux5.IN24
i_Reg24[27] => Mux4.IN24
i_Reg24[28] => Mux3.IN24
i_Reg24[29] => Mux2.IN24
i_Reg24[30] => Mux1.IN24
i_Reg24[31] => Mux0.IN24
i_Reg25[0] => Mux31.IN25
i_Reg25[1] => Mux30.IN25
i_Reg25[2] => Mux29.IN25
i_Reg25[3] => Mux28.IN25
i_Reg25[4] => Mux27.IN25
i_Reg25[5] => Mux26.IN25
i_Reg25[6] => Mux25.IN25
i_Reg25[7] => Mux24.IN25
i_Reg25[8] => Mux23.IN25
i_Reg25[9] => Mux22.IN25
i_Reg25[10] => Mux21.IN25
i_Reg25[11] => Mux20.IN25
i_Reg25[12] => Mux19.IN25
i_Reg25[13] => Mux18.IN25
i_Reg25[14] => Mux17.IN25
i_Reg25[15] => Mux16.IN25
i_Reg25[16] => Mux15.IN25
i_Reg25[17] => Mux14.IN25
i_Reg25[18] => Mux13.IN25
i_Reg25[19] => Mux12.IN25
i_Reg25[20] => Mux11.IN25
i_Reg25[21] => Mux10.IN25
i_Reg25[22] => Mux9.IN25
i_Reg25[23] => Mux8.IN25
i_Reg25[24] => Mux7.IN25
i_Reg25[25] => Mux6.IN25
i_Reg25[26] => Mux5.IN25
i_Reg25[27] => Mux4.IN25
i_Reg25[28] => Mux3.IN25
i_Reg25[29] => Mux2.IN25
i_Reg25[30] => Mux1.IN25
i_Reg25[31] => Mux0.IN25
i_Reg26[0] => Mux31.IN26
i_Reg26[1] => Mux30.IN26
i_Reg26[2] => Mux29.IN26
i_Reg26[3] => Mux28.IN26
i_Reg26[4] => Mux27.IN26
i_Reg26[5] => Mux26.IN26
i_Reg26[6] => Mux25.IN26
i_Reg26[7] => Mux24.IN26
i_Reg26[8] => Mux23.IN26
i_Reg26[9] => Mux22.IN26
i_Reg26[10] => Mux21.IN26
i_Reg26[11] => Mux20.IN26
i_Reg26[12] => Mux19.IN26
i_Reg26[13] => Mux18.IN26
i_Reg26[14] => Mux17.IN26
i_Reg26[15] => Mux16.IN26
i_Reg26[16] => Mux15.IN26
i_Reg26[17] => Mux14.IN26
i_Reg26[18] => Mux13.IN26
i_Reg26[19] => Mux12.IN26
i_Reg26[20] => Mux11.IN26
i_Reg26[21] => Mux10.IN26
i_Reg26[22] => Mux9.IN26
i_Reg26[23] => Mux8.IN26
i_Reg26[24] => Mux7.IN26
i_Reg26[25] => Mux6.IN26
i_Reg26[26] => Mux5.IN26
i_Reg26[27] => Mux4.IN26
i_Reg26[28] => Mux3.IN26
i_Reg26[29] => Mux2.IN26
i_Reg26[30] => Mux1.IN26
i_Reg26[31] => Mux0.IN26
i_Reg27[0] => Mux31.IN27
i_Reg27[1] => Mux30.IN27
i_Reg27[2] => Mux29.IN27
i_Reg27[3] => Mux28.IN27
i_Reg27[4] => Mux27.IN27
i_Reg27[5] => Mux26.IN27
i_Reg27[6] => Mux25.IN27
i_Reg27[7] => Mux24.IN27
i_Reg27[8] => Mux23.IN27
i_Reg27[9] => Mux22.IN27
i_Reg27[10] => Mux21.IN27
i_Reg27[11] => Mux20.IN27
i_Reg27[12] => Mux19.IN27
i_Reg27[13] => Mux18.IN27
i_Reg27[14] => Mux17.IN27
i_Reg27[15] => Mux16.IN27
i_Reg27[16] => Mux15.IN27
i_Reg27[17] => Mux14.IN27
i_Reg27[18] => Mux13.IN27
i_Reg27[19] => Mux12.IN27
i_Reg27[20] => Mux11.IN27
i_Reg27[21] => Mux10.IN27
i_Reg27[22] => Mux9.IN27
i_Reg27[23] => Mux8.IN27
i_Reg27[24] => Mux7.IN27
i_Reg27[25] => Mux6.IN27
i_Reg27[26] => Mux5.IN27
i_Reg27[27] => Mux4.IN27
i_Reg27[28] => Mux3.IN27
i_Reg27[29] => Mux2.IN27
i_Reg27[30] => Mux1.IN27
i_Reg27[31] => Mux0.IN27
i_Reg28[0] => Mux31.IN28
i_Reg28[1] => Mux30.IN28
i_Reg28[2] => Mux29.IN28
i_Reg28[3] => Mux28.IN28
i_Reg28[4] => Mux27.IN28
i_Reg28[5] => Mux26.IN28
i_Reg28[6] => Mux25.IN28
i_Reg28[7] => Mux24.IN28
i_Reg28[8] => Mux23.IN28
i_Reg28[9] => Mux22.IN28
i_Reg28[10] => Mux21.IN28
i_Reg28[11] => Mux20.IN28
i_Reg28[12] => Mux19.IN28
i_Reg28[13] => Mux18.IN28
i_Reg28[14] => Mux17.IN28
i_Reg28[15] => Mux16.IN28
i_Reg28[16] => Mux15.IN28
i_Reg28[17] => Mux14.IN28
i_Reg28[18] => Mux13.IN28
i_Reg28[19] => Mux12.IN28
i_Reg28[20] => Mux11.IN28
i_Reg28[21] => Mux10.IN28
i_Reg28[22] => Mux9.IN28
i_Reg28[23] => Mux8.IN28
i_Reg28[24] => Mux7.IN28
i_Reg28[25] => Mux6.IN28
i_Reg28[26] => Mux5.IN28
i_Reg28[27] => Mux4.IN28
i_Reg28[28] => Mux3.IN28
i_Reg28[29] => Mux2.IN28
i_Reg28[30] => Mux1.IN28
i_Reg28[31] => Mux0.IN28
i_Reg29[0] => Mux31.IN29
i_Reg29[1] => Mux30.IN29
i_Reg29[2] => Mux29.IN29
i_Reg29[3] => Mux28.IN29
i_Reg29[4] => Mux27.IN29
i_Reg29[5] => Mux26.IN29
i_Reg29[6] => Mux25.IN29
i_Reg29[7] => Mux24.IN29
i_Reg29[8] => Mux23.IN29
i_Reg29[9] => Mux22.IN29
i_Reg29[10] => Mux21.IN29
i_Reg29[11] => Mux20.IN29
i_Reg29[12] => Mux19.IN29
i_Reg29[13] => Mux18.IN29
i_Reg29[14] => Mux17.IN29
i_Reg29[15] => Mux16.IN29
i_Reg29[16] => Mux15.IN29
i_Reg29[17] => Mux14.IN29
i_Reg29[18] => Mux13.IN29
i_Reg29[19] => Mux12.IN29
i_Reg29[20] => Mux11.IN29
i_Reg29[21] => Mux10.IN29
i_Reg29[22] => Mux9.IN29
i_Reg29[23] => Mux8.IN29
i_Reg29[24] => Mux7.IN29
i_Reg29[25] => Mux6.IN29
i_Reg29[26] => Mux5.IN29
i_Reg29[27] => Mux4.IN29
i_Reg29[28] => Mux3.IN29
i_Reg29[29] => Mux2.IN29
i_Reg29[30] => Mux1.IN29
i_Reg29[31] => Mux0.IN29
i_Reg30[0] => Mux31.IN30
i_Reg30[1] => Mux30.IN30
i_Reg30[2] => Mux29.IN30
i_Reg30[3] => Mux28.IN30
i_Reg30[4] => Mux27.IN30
i_Reg30[5] => Mux26.IN30
i_Reg30[6] => Mux25.IN30
i_Reg30[7] => Mux24.IN30
i_Reg30[8] => Mux23.IN30
i_Reg30[9] => Mux22.IN30
i_Reg30[10] => Mux21.IN30
i_Reg30[11] => Mux20.IN30
i_Reg30[12] => Mux19.IN30
i_Reg30[13] => Mux18.IN30
i_Reg30[14] => Mux17.IN30
i_Reg30[15] => Mux16.IN30
i_Reg30[16] => Mux15.IN30
i_Reg30[17] => Mux14.IN30
i_Reg30[18] => Mux13.IN30
i_Reg30[19] => Mux12.IN30
i_Reg30[20] => Mux11.IN30
i_Reg30[21] => Mux10.IN30
i_Reg30[22] => Mux9.IN30
i_Reg30[23] => Mux8.IN30
i_Reg30[24] => Mux7.IN30
i_Reg30[25] => Mux6.IN30
i_Reg30[26] => Mux5.IN30
i_Reg30[27] => Mux4.IN30
i_Reg30[28] => Mux3.IN30
i_Reg30[29] => Mux2.IN30
i_Reg30[30] => Mux1.IN30
i_Reg30[31] => Mux0.IN30
i_Reg31[0] => Mux31.IN31
i_Reg31[1] => Mux30.IN31
i_Reg31[2] => Mux29.IN31
i_Reg31[3] => Mux28.IN31
i_Reg31[4] => Mux27.IN31
i_Reg31[5] => Mux26.IN31
i_Reg31[6] => Mux25.IN31
i_Reg31[7] => Mux24.IN31
i_Reg31[8] => Mux23.IN31
i_Reg31[9] => Mux22.IN31
i_Reg31[10] => Mux21.IN31
i_Reg31[11] => Mux20.IN31
i_Reg31[12] => Mux19.IN31
i_Reg31[13] => Mux18.IN31
i_Reg31[14] => Mux17.IN31
i_Reg31[15] => Mux16.IN31
i_Reg31[16] => Mux15.IN31
i_Reg31[17] => Mux14.IN31
i_Reg31[18] => Mux13.IN31
i_Reg31[19] => Mux12.IN31
i_Reg31[20] => Mux11.IN31
i_Reg31[21] => Mux10.IN31
i_Reg31[22] => Mux9.IN31
i_Reg31[23] => Mux8.IN31
i_Reg31[24] => Mux7.IN31
i_Reg31[25] => Mux6.IN31
i_Reg31[26] => Mux5.IN31
i_Reg31[27] => Mux4.IN31
i_Reg31[28] => Mux3.IN31
i_Reg31[29] => Mux2.IN31
i_Reg31[30] => Mux1.IN31
i_Reg31[31] => Mux0.IN31
i_Sel[0] => Mux0.IN36
i_Sel[0] => Mux1.IN36
i_Sel[0] => Mux2.IN36
i_Sel[0] => Mux3.IN36
i_Sel[0] => Mux4.IN36
i_Sel[0] => Mux5.IN36
i_Sel[0] => Mux6.IN36
i_Sel[0] => Mux7.IN36
i_Sel[0] => Mux8.IN36
i_Sel[0] => Mux9.IN36
i_Sel[0] => Mux10.IN36
i_Sel[0] => Mux11.IN36
i_Sel[0] => Mux12.IN36
i_Sel[0] => Mux13.IN36
i_Sel[0] => Mux14.IN36
i_Sel[0] => Mux15.IN36
i_Sel[0] => Mux16.IN36
i_Sel[0] => Mux17.IN36
i_Sel[0] => Mux18.IN36
i_Sel[0] => Mux19.IN36
i_Sel[0] => Mux20.IN36
i_Sel[0] => Mux21.IN36
i_Sel[0] => Mux22.IN36
i_Sel[0] => Mux23.IN36
i_Sel[0] => Mux24.IN36
i_Sel[0] => Mux25.IN36
i_Sel[0] => Mux26.IN36
i_Sel[0] => Mux27.IN36
i_Sel[0] => Mux28.IN36
i_Sel[0] => Mux29.IN36
i_Sel[0] => Mux30.IN36
i_Sel[0] => Mux31.IN36
i_Sel[1] => Mux0.IN35
i_Sel[1] => Mux1.IN35
i_Sel[1] => Mux2.IN35
i_Sel[1] => Mux3.IN35
i_Sel[1] => Mux4.IN35
i_Sel[1] => Mux5.IN35
i_Sel[1] => Mux6.IN35
i_Sel[1] => Mux7.IN35
i_Sel[1] => Mux8.IN35
i_Sel[1] => Mux9.IN35
i_Sel[1] => Mux10.IN35
i_Sel[1] => Mux11.IN35
i_Sel[1] => Mux12.IN35
i_Sel[1] => Mux13.IN35
i_Sel[1] => Mux14.IN35
i_Sel[1] => Mux15.IN35
i_Sel[1] => Mux16.IN35
i_Sel[1] => Mux17.IN35
i_Sel[1] => Mux18.IN35
i_Sel[1] => Mux19.IN35
i_Sel[1] => Mux20.IN35
i_Sel[1] => Mux21.IN35
i_Sel[1] => Mux22.IN35
i_Sel[1] => Mux23.IN35
i_Sel[1] => Mux24.IN35
i_Sel[1] => Mux25.IN35
i_Sel[1] => Mux26.IN35
i_Sel[1] => Mux27.IN35
i_Sel[1] => Mux28.IN35
i_Sel[1] => Mux29.IN35
i_Sel[1] => Mux30.IN35
i_Sel[1] => Mux31.IN35
i_Sel[2] => Mux0.IN34
i_Sel[2] => Mux1.IN34
i_Sel[2] => Mux2.IN34
i_Sel[2] => Mux3.IN34
i_Sel[2] => Mux4.IN34
i_Sel[2] => Mux5.IN34
i_Sel[2] => Mux6.IN34
i_Sel[2] => Mux7.IN34
i_Sel[2] => Mux8.IN34
i_Sel[2] => Mux9.IN34
i_Sel[2] => Mux10.IN34
i_Sel[2] => Mux11.IN34
i_Sel[2] => Mux12.IN34
i_Sel[2] => Mux13.IN34
i_Sel[2] => Mux14.IN34
i_Sel[2] => Mux15.IN34
i_Sel[2] => Mux16.IN34
i_Sel[2] => Mux17.IN34
i_Sel[2] => Mux18.IN34
i_Sel[2] => Mux19.IN34
i_Sel[2] => Mux20.IN34
i_Sel[2] => Mux21.IN34
i_Sel[2] => Mux22.IN34
i_Sel[2] => Mux23.IN34
i_Sel[2] => Mux24.IN34
i_Sel[2] => Mux25.IN34
i_Sel[2] => Mux26.IN34
i_Sel[2] => Mux27.IN34
i_Sel[2] => Mux28.IN34
i_Sel[2] => Mux29.IN34
i_Sel[2] => Mux30.IN34
i_Sel[2] => Mux31.IN34
i_Sel[3] => Mux0.IN33
i_Sel[3] => Mux1.IN33
i_Sel[3] => Mux2.IN33
i_Sel[3] => Mux3.IN33
i_Sel[3] => Mux4.IN33
i_Sel[3] => Mux5.IN33
i_Sel[3] => Mux6.IN33
i_Sel[3] => Mux7.IN33
i_Sel[3] => Mux8.IN33
i_Sel[3] => Mux9.IN33
i_Sel[3] => Mux10.IN33
i_Sel[3] => Mux11.IN33
i_Sel[3] => Mux12.IN33
i_Sel[3] => Mux13.IN33
i_Sel[3] => Mux14.IN33
i_Sel[3] => Mux15.IN33
i_Sel[3] => Mux16.IN33
i_Sel[3] => Mux17.IN33
i_Sel[3] => Mux18.IN33
i_Sel[3] => Mux19.IN33
i_Sel[3] => Mux20.IN33
i_Sel[3] => Mux21.IN33
i_Sel[3] => Mux22.IN33
i_Sel[3] => Mux23.IN33
i_Sel[3] => Mux24.IN33
i_Sel[3] => Mux25.IN33
i_Sel[3] => Mux26.IN33
i_Sel[3] => Mux27.IN33
i_Sel[3] => Mux28.IN33
i_Sel[3] => Mux29.IN33
i_Sel[3] => Mux30.IN33
i_Sel[3] => Mux31.IN33
i_Sel[4] => Mux0.IN32
i_Sel[4] => Mux1.IN32
i_Sel[4] => Mux2.IN32
i_Sel[4] => Mux3.IN32
i_Sel[4] => Mux4.IN32
i_Sel[4] => Mux5.IN32
i_Sel[4] => Mux6.IN32
i_Sel[4] => Mux7.IN32
i_Sel[4] => Mux8.IN32
i_Sel[4] => Mux9.IN32
i_Sel[4] => Mux10.IN32
i_Sel[4] => Mux11.IN32
i_Sel[4] => Mux12.IN32
i_Sel[4] => Mux13.IN32
i_Sel[4] => Mux14.IN32
i_Sel[4] => Mux15.IN32
i_Sel[4] => Mux16.IN32
i_Sel[4] => Mux17.IN32
i_Sel[4] => Mux18.IN32
i_Sel[4] => Mux19.IN32
i_Sel[4] => Mux20.IN32
i_Sel[4] => Mux21.IN32
i_Sel[4] => Mux22.IN32
i_Sel[4] => Mux23.IN32
i_Sel[4] => Mux24.IN32
i_Sel[4] => Mux25.IN32
i_Sel[4] => Mux26.IN32
i_Sel[4] => Mux27.IN32
i_Sel[4] => Mux28.IN32
i_Sel[4] => Mux29.IN32
i_Sel[4] => Mux30.IN32
i_Sel[4] => Mux31.IN32
o_Reg[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|regfile:regFile0|mux32t1_32:muxB
i_Reg0[0] => Mux31.IN0
i_Reg0[1] => Mux30.IN0
i_Reg0[2] => Mux29.IN0
i_Reg0[3] => Mux28.IN0
i_Reg0[4] => Mux27.IN0
i_Reg0[5] => Mux26.IN0
i_Reg0[6] => Mux25.IN0
i_Reg0[7] => Mux24.IN0
i_Reg0[8] => Mux23.IN0
i_Reg0[9] => Mux22.IN0
i_Reg0[10] => Mux21.IN0
i_Reg0[11] => Mux20.IN0
i_Reg0[12] => Mux19.IN0
i_Reg0[13] => Mux18.IN0
i_Reg0[14] => Mux17.IN0
i_Reg0[15] => Mux16.IN0
i_Reg0[16] => Mux15.IN0
i_Reg0[17] => Mux14.IN0
i_Reg0[18] => Mux13.IN0
i_Reg0[19] => Mux12.IN0
i_Reg0[20] => Mux11.IN0
i_Reg0[21] => Mux10.IN0
i_Reg0[22] => Mux9.IN0
i_Reg0[23] => Mux8.IN0
i_Reg0[24] => Mux7.IN0
i_Reg0[25] => Mux6.IN0
i_Reg0[26] => Mux5.IN0
i_Reg0[27] => Mux4.IN0
i_Reg0[28] => Mux3.IN0
i_Reg0[29] => Mux2.IN0
i_Reg0[30] => Mux1.IN0
i_Reg0[31] => Mux0.IN0
i_Reg1[0] => Mux31.IN1
i_Reg1[1] => Mux30.IN1
i_Reg1[2] => Mux29.IN1
i_Reg1[3] => Mux28.IN1
i_Reg1[4] => Mux27.IN1
i_Reg1[5] => Mux26.IN1
i_Reg1[6] => Mux25.IN1
i_Reg1[7] => Mux24.IN1
i_Reg1[8] => Mux23.IN1
i_Reg1[9] => Mux22.IN1
i_Reg1[10] => Mux21.IN1
i_Reg1[11] => Mux20.IN1
i_Reg1[12] => Mux19.IN1
i_Reg1[13] => Mux18.IN1
i_Reg1[14] => Mux17.IN1
i_Reg1[15] => Mux16.IN1
i_Reg1[16] => Mux15.IN1
i_Reg1[17] => Mux14.IN1
i_Reg1[18] => Mux13.IN1
i_Reg1[19] => Mux12.IN1
i_Reg1[20] => Mux11.IN1
i_Reg1[21] => Mux10.IN1
i_Reg1[22] => Mux9.IN1
i_Reg1[23] => Mux8.IN1
i_Reg1[24] => Mux7.IN1
i_Reg1[25] => Mux6.IN1
i_Reg1[26] => Mux5.IN1
i_Reg1[27] => Mux4.IN1
i_Reg1[28] => Mux3.IN1
i_Reg1[29] => Mux2.IN1
i_Reg1[30] => Mux1.IN1
i_Reg1[31] => Mux0.IN1
i_Reg2[0] => Mux31.IN2
i_Reg2[1] => Mux30.IN2
i_Reg2[2] => Mux29.IN2
i_Reg2[3] => Mux28.IN2
i_Reg2[4] => Mux27.IN2
i_Reg2[5] => Mux26.IN2
i_Reg2[6] => Mux25.IN2
i_Reg2[7] => Mux24.IN2
i_Reg2[8] => Mux23.IN2
i_Reg2[9] => Mux22.IN2
i_Reg2[10] => Mux21.IN2
i_Reg2[11] => Mux20.IN2
i_Reg2[12] => Mux19.IN2
i_Reg2[13] => Mux18.IN2
i_Reg2[14] => Mux17.IN2
i_Reg2[15] => Mux16.IN2
i_Reg2[16] => Mux15.IN2
i_Reg2[17] => Mux14.IN2
i_Reg2[18] => Mux13.IN2
i_Reg2[19] => Mux12.IN2
i_Reg2[20] => Mux11.IN2
i_Reg2[21] => Mux10.IN2
i_Reg2[22] => Mux9.IN2
i_Reg2[23] => Mux8.IN2
i_Reg2[24] => Mux7.IN2
i_Reg2[25] => Mux6.IN2
i_Reg2[26] => Mux5.IN2
i_Reg2[27] => Mux4.IN2
i_Reg2[28] => Mux3.IN2
i_Reg2[29] => Mux2.IN2
i_Reg2[30] => Mux1.IN2
i_Reg2[31] => Mux0.IN2
i_Reg3[0] => Mux31.IN3
i_Reg3[1] => Mux30.IN3
i_Reg3[2] => Mux29.IN3
i_Reg3[3] => Mux28.IN3
i_Reg3[4] => Mux27.IN3
i_Reg3[5] => Mux26.IN3
i_Reg3[6] => Mux25.IN3
i_Reg3[7] => Mux24.IN3
i_Reg3[8] => Mux23.IN3
i_Reg3[9] => Mux22.IN3
i_Reg3[10] => Mux21.IN3
i_Reg3[11] => Mux20.IN3
i_Reg3[12] => Mux19.IN3
i_Reg3[13] => Mux18.IN3
i_Reg3[14] => Mux17.IN3
i_Reg3[15] => Mux16.IN3
i_Reg3[16] => Mux15.IN3
i_Reg3[17] => Mux14.IN3
i_Reg3[18] => Mux13.IN3
i_Reg3[19] => Mux12.IN3
i_Reg3[20] => Mux11.IN3
i_Reg3[21] => Mux10.IN3
i_Reg3[22] => Mux9.IN3
i_Reg3[23] => Mux8.IN3
i_Reg3[24] => Mux7.IN3
i_Reg3[25] => Mux6.IN3
i_Reg3[26] => Mux5.IN3
i_Reg3[27] => Mux4.IN3
i_Reg3[28] => Mux3.IN3
i_Reg3[29] => Mux2.IN3
i_Reg3[30] => Mux1.IN3
i_Reg3[31] => Mux0.IN3
i_Reg4[0] => Mux31.IN4
i_Reg4[1] => Mux30.IN4
i_Reg4[2] => Mux29.IN4
i_Reg4[3] => Mux28.IN4
i_Reg4[4] => Mux27.IN4
i_Reg4[5] => Mux26.IN4
i_Reg4[6] => Mux25.IN4
i_Reg4[7] => Mux24.IN4
i_Reg4[8] => Mux23.IN4
i_Reg4[9] => Mux22.IN4
i_Reg4[10] => Mux21.IN4
i_Reg4[11] => Mux20.IN4
i_Reg4[12] => Mux19.IN4
i_Reg4[13] => Mux18.IN4
i_Reg4[14] => Mux17.IN4
i_Reg4[15] => Mux16.IN4
i_Reg4[16] => Mux15.IN4
i_Reg4[17] => Mux14.IN4
i_Reg4[18] => Mux13.IN4
i_Reg4[19] => Mux12.IN4
i_Reg4[20] => Mux11.IN4
i_Reg4[21] => Mux10.IN4
i_Reg4[22] => Mux9.IN4
i_Reg4[23] => Mux8.IN4
i_Reg4[24] => Mux7.IN4
i_Reg4[25] => Mux6.IN4
i_Reg4[26] => Mux5.IN4
i_Reg4[27] => Mux4.IN4
i_Reg4[28] => Mux3.IN4
i_Reg4[29] => Mux2.IN4
i_Reg4[30] => Mux1.IN4
i_Reg4[31] => Mux0.IN4
i_Reg5[0] => Mux31.IN5
i_Reg5[1] => Mux30.IN5
i_Reg5[2] => Mux29.IN5
i_Reg5[3] => Mux28.IN5
i_Reg5[4] => Mux27.IN5
i_Reg5[5] => Mux26.IN5
i_Reg5[6] => Mux25.IN5
i_Reg5[7] => Mux24.IN5
i_Reg5[8] => Mux23.IN5
i_Reg5[9] => Mux22.IN5
i_Reg5[10] => Mux21.IN5
i_Reg5[11] => Mux20.IN5
i_Reg5[12] => Mux19.IN5
i_Reg5[13] => Mux18.IN5
i_Reg5[14] => Mux17.IN5
i_Reg5[15] => Mux16.IN5
i_Reg5[16] => Mux15.IN5
i_Reg5[17] => Mux14.IN5
i_Reg5[18] => Mux13.IN5
i_Reg5[19] => Mux12.IN5
i_Reg5[20] => Mux11.IN5
i_Reg5[21] => Mux10.IN5
i_Reg5[22] => Mux9.IN5
i_Reg5[23] => Mux8.IN5
i_Reg5[24] => Mux7.IN5
i_Reg5[25] => Mux6.IN5
i_Reg5[26] => Mux5.IN5
i_Reg5[27] => Mux4.IN5
i_Reg5[28] => Mux3.IN5
i_Reg5[29] => Mux2.IN5
i_Reg5[30] => Mux1.IN5
i_Reg5[31] => Mux0.IN5
i_Reg6[0] => Mux31.IN6
i_Reg6[1] => Mux30.IN6
i_Reg6[2] => Mux29.IN6
i_Reg6[3] => Mux28.IN6
i_Reg6[4] => Mux27.IN6
i_Reg6[5] => Mux26.IN6
i_Reg6[6] => Mux25.IN6
i_Reg6[7] => Mux24.IN6
i_Reg6[8] => Mux23.IN6
i_Reg6[9] => Mux22.IN6
i_Reg6[10] => Mux21.IN6
i_Reg6[11] => Mux20.IN6
i_Reg6[12] => Mux19.IN6
i_Reg6[13] => Mux18.IN6
i_Reg6[14] => Mux17.IN6
i_Reg6[15] => Mux16.IN6
i_Reg6[16] => Mux15.IN6
i_Reg6[17] => Mux14.IN6
i_Reg6[18] => Mux13.IN6
i_Reg6[19] => Mux12.IN6
i_Reg6[20] => Mux11.IN6
i_Reg6[21] => Mux10.IN6
i_Reg6[22] => Mux9.IN6
i_Reg6[23] => Mux8.IN6
i_Reg6[24] => Mux7.IN6
i_Reg6[25] => Mux6.IN6
i_Reg6[26] => Mux5.IN6
i_Reg6[27] => Mux4.IN6
i_Reg6[28] => Mux3.IN6
i_Reg6[29] => Mux2.IN6
i_Reg6[30] => Mux1.IN6
i_Reg6[31] => Mux0.IN6
i_Reg7[0] => Mux31.IN7
i_Reg7[1] => Mux30.IN7
i_Reg7[2] => Mux29.IN7
i_Reg7[3] => Mux28.IN7
i_Reg7[4] => Mux27.IN7
i_Reg7[5] => Mux26.IN7
i_Reg7[6] => Mux25.IN7
i_Reg7[7] => Mux24.IN7
i_Reg7[8] => Mux23.IN7
i_Reg7[9] => Mux22.IN7
i_Reg7[10] => Mux21.IN7
i_Reg7[11] => Mux20.IN7
i_Reg7[12] => Mux19.IN7
i_Reg7[13] => Mux18.IN7
i_Reg7[14] => Mux17.IN7
i_Reg7[15] => Mux16.IN7
i_Reg7[16] => Mux15.IN7
i_Reg7[17] => Mux14.IN7
i_Reg7[18] => Mux13.IN7
i_Reg7[19] => Mux12.IN7
i_Reg7[20] => Mux11.IN7
i_Reg7[21] => Mux10.IN7
i_Reg7[22] => Mux9.IN7
i_Reg7[23] => Mux8.IN7
i_Reg7[24] => Mux7.IN7
i_Reg7[25] => Mux6.IN7
i_Reg7[26] => Mux5.IN7
i_Reg7[27] => Mux4.IN7
i_Reg7[28] => Mux3.IN7
i_Reg7[29] => Mux2.IN7
i_Reg7[30] => Mux1.IN7
i_Reg7[31] => Mux0.IN7
i_Reg8[0] => Mux31.IN8
i_Reg8[1] => Mux30.IN8
i_Reg8[2] => Mux29.IN8
i_Reg8[3] => Mux28.IN8
i_Reg8[4] => Mux27.IN8
i_Reg8[5] => Mux26.IN8
i_Reg8[6] => Mux25.IN8
i_Reg8[7] => Mux24.IN8
i_Reg8[8] => Mux23.IN8
i_Reg8[9] => Mux22.IN8
i_Reg8[10] => Mux21.IN8
i_Reg8[11] => Mux20.IN8
i_Reg8[12] => Mux19.IN8
i_Reg8[13] => Mux18.IN8
i_Reg8[14] => Mux17.IN8
i_Reg8[15] => Mux16.IN8
i_Reg8[16] => Mux15.IN8
i_Reg8[17] => Mux14.IN8
i_Reg8[18] => Mux13.IN8
i_Reg8[19] => Mux12.IN8
i_Reg8[20] => Mux11.IN8
i_Reg8[21] => Mux10.IN8
i_Reg8[22] => Mux9.IN8
i_Reg8[23] => Mux8.IN8
i_Reg8[24] => Mux7.IN8
i_Reg8[25] => Mux6.IN8
i_Reg8[26] => Mux5.IN8
i_Reg8[27] => Mux4.IN8
i_Reg8[28] => Mux3.IN8
i_Reg8[29] => Mux2.IN8
i_Reg8[30] => Mux1.IN8
i_Reg8[31] => Mux0.IN8
i_Reg9[0] => Mux31.IN9
i_Reg9[1] => Mux30.IN9
i_Reg9[2] => Mux29.IN9
i_Reg9[3] => Mux28.IN9
i_Reg9[4] => Mux27.IN9
i_Reg9[5] => Mux26.IN9
i_Reg9[6] => Mux25.IN9
i_Reg9[7] => Mux24.IN9
i_Reg9[8] => Mux23.IN9
i_Reg9[9] => Mux22.IN9
i_Reg9[10] => Mux21.IN9
i_Reg9[11] => Mux20.IN9
i_Reg9[12] => Mux19.IN9
i_Reg9[13] => Mux18.IN9
i_Reg9[14] => Mux17.IN9
i_Reg9[15] => Mux16.IN9
i_Reg9[16] => Mux15.IN9
i_Reg9[17] => Mux14.IN9
i_Reg9[18] => Mux13.IN9
i_Reg9[19] => Mux12.IN9
i_Reg9[20] => Mux11.IN9
i_Reg9[21] => Mux10.IN9
i_Reg9[22] => Mux9.IN9
i_Reg9[23] => Mux8.IN9
i_Reg9[24] => Mux7.IN9
i_Reg9[25] => Mux6.IN9
i_Reg9[26] => Mux5.IN9
i_Reg9[27] => Mux4.IN9
i_Reg9[28] => Mux3.IN9
i_Reg9[29] => Mux2.IN9
i_Reg9[30] => Mux1.IN9
i_Reg9[31] => Mux0.IN9
i_Reg10[0] => Mux31.IN10
i_Reg10[1] => Mux30.IN10
i_Reg10[2] => Mux29.IN10
i_Reg10[3] => Mux28.IN10
i_Reg10[4] => Mux27.IN10
i_Reg10[5] => Mux26.IN10
i_Reg10[6] => Mux25.IN10
i_Reg10[7] => Mux24.IN10
i_Reg10[8] => Mux23.IN10
i_Reg10[9] => Mux22.IN10
i_Reg10[10] => Mux21.IN10
i_Reg10[11] => Mux20.IN10
i_Reg10[12] => Mux19.IN10
i_Reg10[13] => Mux18.IN10
i_Reg10[14] => Mux17.IN10
i_Reg10[15] => Mux16.IN10
i_Reg10[16] => Mux15.IN10
i_Reg10[17] => Mux14.IN10
i_Reg10[18] => Mux13.IN10
i_Reg10[19] => Mux12.IN10
i_Reg10[20] => Mux11.IN10
i_Reg10[21] => Mux10.IN10
i_Reg10[22] => Mux9.IN10
i_Reg10[23] => Mux8.IN10
i_Reg10[24] => Mux7.IN10
i_Reg10[25] => Mux6.IN10
i_Reg10[26] => Mux5.IN10
i_Reg10[27] => Mux4.IN10
i_Reg10[28] => Mux3.IN10
i_Reg10[29] => Mux2.IN10
i_Reg10[30] => Mux1.IN10
i_Reg10[31] => Mux0.IN10
i_Reg11[0] => Mux31.IN11
i_Reg11[1] => Mux30.IN11
i_Reg11[2] => Mux29.IN11
i_Reg11[3] => Mux28.IN11
i_Reg11[4] => Mux27.IN11
i_Reg11[5] => Mux26.IN11
i_Reg11[6] => Mux25.IN11
i_Reg11[7] => Mux24.IN11
i_Reg11[8] => Mux23.IN11
i_Reg11[9] => Mux22.IN11
i_Reg11[10] => Mux21.IN11
i_Reg11[11] => Mux20.IN11
i_Reg11[12] => Mux19.IN11
i_Reg11[13] => Mux18.IN11
i_Reg11[14] => Mux17.IN11
i_Reg11[15] => Mux16.IN11
i_Reg11[16] => Mux15.IN11
i_Reg11[17] => Mux14.IN11
i_Reg11[18] => Mux13.IN11
i_Reg11[19] => Mux12.IN11
i_Reg11[20] => Mux11.IN11
i_Reg11[21] => Mux10.IN11
i_Reg11[22] => Mux9.IN11
i_Reg11[23] => Mux8.IN11
i_Reg11[24] => Mux7.IN11
i_Reg11[25] => Mux6.IN11
i_Reg11[26] => Mux5.IN11
i_Reg11[27] => Mux4.IN11
i_Reg11[28] => Mux3.IN11
i_Reg11[29] => Mux2.IN11
i_Reg11[30] => Mux1.IN11
i_Reg11[31] => Mux0.IN11
i_Reg12[0] => Mux31.IN12
i_Reg12[1] => Mux30.IN12
i_Reg12[2] => Mux29.IN12
i_Reg12[3] => Mux28.IN12
i_Reg12[4] => Mux27.IN12
i_Reg12[5] => Mux26.IN12
i_Reg12[6] => Mux25.IN12
i_Reg12[7] => Mux24.IN12
i_Reg12[8] => Mux23.IN12
i_Reg12[9] => Mux22.IN12
i_Reg12[10] => Mux21.IN12
i_Reg12[11] => Mux20.IN12
i_Reg12[12] => Mux19.IN12
i_Reg12[13] => Mux18.IN12
i_Reg12[14] => Mux17.IN12
i_Reg12[15] => Mux16.IN12
i_Reg12[16] => Mux15.IN12
i_Reg12[17] => Mux14.IN12
i_Reg12[18] => Mux13.IN12
i_Reg12[19] => Mux12.IN12
i_Reg12[20] => Mux11.IN12
i_Reg12[21] => Mux10.IN12
i_Reg12[22] => Mux9.IN12
i_Reg12[23] => Mux8.IN12
i_Reg12[24] => Mux7.IN12
i_Reg12[25] => Mux6.IN12
i_Reg12[26] => Mux5.IN12
i_Reg12[27] => Mux4.IN12
i_Reg12[28] => Mux3.IN12
i_Reg12[29] => Mux2.IN12
i_Reg12[30] => Mux1.IN12
i_Reg12[31] => Mux0.IN12
i_Reg13[0] => Mux31.IN13
i_Reg13[1] => Mux30.IN13
i_Reg13[2] => Mux29.IN13
i_Reg13[3] => Mux28.IN13
i_Reg13[4] => Mux27.IN13
i_Reg13[5] => Mux26.IN13
i_Reg13[6] => Mux25.IN13
i_Reg13[7] => Mux24.IN13
i_Reg13[8] => Mux23.IN13
i_Reg13[9] => Mux22.IN13
i_Reg13[10] => Mux21.IN13
i_Reg13[11] => Mux20.IN13
i_Reg13[12] => Mux19.IN13
i_Reg13[13] => Mux18.IN13
i_Reg13[14] => Mux17.IN13
i_Reg13[15] => Mux16.IN13
i_Reg13[16] => Mux15.IN13
i_Reg13[17] => Mux14.IN13
i_Reg13[18] => Mux13.IN13
i_Reg13[19] => Mux12.IN13
i_Reg13[20] => Mux11.IN13
i_Reg13[21] => Mux10.IN13
i_Reg13[22] => Mux9.IN13
i_Reg13[23] => Mux8.IN13
i_Reg13[24] => Mux7.IN13
i_Reg13[25] => Mux6.IN13
i_Reg13[26] => Mux5.IN13
i_Reg13[27] => Mux4.IN13
i_Reg13[28] => Mux3.IN13
i_Reg13[29] => Mux2.IN13
i_Reg13[30] => Mux1.IN13
i_Reg13[31] => Mux0.IN13
i_Reg14[0] => Mux31.IN14
i_Reg14[1] => Mux30.IN14
i_Reg14[2] => Mux29.IN14
i_Reg14[3] => Mux28.IN14
i_Reg14[4] => Mux27.IN14
i_Reg14[5] => Mux26.IN14
i_Reg14[6] => Mux25.IN14
i_Reg14[7] => Mux24.IN14
i_Reg14[8] => Mux23.IN14
i_Reg14[9] => Mux22.IN14
i_Reg14[10] => Mux21.IN14
i_Reg14[11] => Mux20.IN14
i_Reg14[12] => Mux19.IN14
i_Reg14[13] => Mux18.IN14
i_Reg14[14] => Mux17.IN14
i_Reg14[15] => Mux16.IN14
i_Reg14[16] => Mux15.IN14
i_Reg14[17] => Mux14.IN14
i_Reg14[18] => Mux13.IN14
i_Reg14[19] => Mux12.IN14
i_Reg14[20] => Mux11.IN14
i_Reg14[21] => Mux10.IN14
i_Reg14[22] => Mux9.IN14
i_Reg14[23] => Mux8.IN14
i_Reg14[24] => Mux7.IN14
i_Reg14[25] => Mux6.IN14
i_Reg14[26] => Mux5.IN14
i_Reg14[27] => Mux4.IN14
i_Reg14[28] => Mux3.IN14
i_Reg14[29] => Mux2.IN14
i_Reg14[30] => Mux1.IN14
i_Reg14[31] => Mux0.IN14
i_Reg15[0] => Mux31.IN15
i_Reg15[1] => Mux30.IN15
i_Reg15[2] => Mux29.IN15
i_Reg15[3] => Mux28.IN15
i_Reg15[4] => Mux27.IN15
i_Reg15[5] => Mux26.IN15
i_Reg15[6] => Mux25.IN15
i_Reg15[7] => Mux24.IN15
i_Reg15[8] => Mux23.IN15
i_Reg15[9] => Mux22.IN15
i_Reg15[10] => Mux21.IN15
i_Reg15[11] => Mux20.IN15
i_Reg15[12] => Mux19.IN15
i_Reg15[13] => Mux18.IN15
i_Reg15[14] => Mux17.IN15
i_Reg15[15] => Mux16.IN15
i_Reg15[16] => Mux15.IN15
i_Reg15[17] => Mux14.IN15
i_Reg15[18] => Mux13.IN15
i_Reg15[19] => Mux12.IN15
i_Reg15[20] => Mux11.IN15
i_Reg15[21] => Mux10.IN15
i_Reg15[22] => Mux9.IN15
i_Reg15[23] => Mux8.IN15
i_Reg15[24] => Mux7.IN15
i_Reg15[25] => Mux6.IN15
i_Reg15[26] => Mux5.IN15
i_Reg15[27] => Mux4.IN15
i_Reg15[28] => Mux3.IN15
i_Reg15[29] => Mux2.IN15
i_Reg15[30] => Mux1.IN15
i_Reg15[31] => Mux0.IN15
i_Reg16[0] => Mux31.IN16
i_Reg16[1] => Mux30.IN16
i_Reg16[2] => Mux29.IN16
i_Reg16[3] => Mux28.IN16
i_Reg16[4] => Mux27.IN16
i_Reg16[5] => Mux26.IN16
i_Reg16[6] => Mux25.IN16
i_Reg16[7] => Mux24.IN16
i_Reg16[8] => Mux23.IN16
i_Reg16[9] => Mux22.IN16
i_Reg16[10] => Mux21.IN16
i_Reg16[11] => Mux20.IN16
i_Reg16[12] => Mux19.IN16
i_Reg16[13] => Mux18.IN16
i_Reg16[14] => Mux17.IN16
i_Reg16[15] => Mux16.IN16
i_Reg16[16] => Mux15.IN16
i_Reg16[17] => Mux14.IN16
i_Reg16[18] => Mux13.IN16
i_Reg16[19] => Mux12.IN16
i_Reg16[20] => Mux11.IN16
i_Reg16[21] => Mux10.IN16
i_Reg16[22] => Mux9.IN16
i_Reg16[23] => Mux8.IN16
i_Reg16[24] => Mux7.IN16
i_Reg16[25] => Mux6.IN16
i_Reg16[26] => Mux5.IN16
i_Reg16[27] => Mux4.IN16
i_Reg16[28] => Mux3.IN16
i_Reg16[29] => Mux2.IN16
i_Reg16[30] => Mux1.IN16
i_Reg16[31] => Mux0.IN16
i_Reg17[0] => Mux31.IN17
i_Reg17[1] => Mux30.IN17
i_Reg17[2] => Mux29.IN17
i_Reg17[3] => Mux28.IN17
i_Reg17[4] => Mux27.IN17
i_Reg17[5] => Mux26.IN17
i_Reg17[6] => Mux25.IN17
i_Reg17[7] => Mux24.IN17
i_Reg17[8] => Mux23.IN17
i_Reg17[9] => Mux22.IN17
i_Reg17[10] => Mux21.IN17
i_Reg17[11] => Mux20.IN17
i_Reg17[12] => Mux19.IN17
i_Reg17[13] => Mux18.IN17
i_Reg17[14] => Mux17.IN17
i_Reg17[15] => Mux16.IN17
i_Reg17[16] => Mux15.IN17
i_Reg17[17] => Mux14.IN17
i_Reg17[18] => Mux13.IN17
i_Reg17[19] => Mux12.IN17
i_Reg17[20] => Mux11.IN17
i_Reg17[21] => Mux10.IN17
i_Reg17[22] => Mux9.IN17
i_Reg17[23] => Mux8.IN17
i_Reg17[24] => Mux7.IN17
i_Reg17[25] => Mux6.IN17
i_Reg17[26] => Mux5.IN17
i_Reg17[27] => Mux4.IN17
i_Reg17[28] => Mux3.IN17
i_Reg17[29] => Mux2.IN17
i_Reg17[30] => Mux1.IN17
i_Reg17[31] => Mux0.IN17
i_Reg18[0] => Mux31.IN18
i_Reg18[1] => Mux30.IN18
i_Reg18[2] => Mux29.IN18
i_Reg18[3] => Mux28.IN18
i_Reg18[4] => Mux27.IN18
i_Reg18[5] => Mux26.IN18
i_Reg18[6] => Mux25.IN18
i_Reg18[7] => Mux24.IN18
i_Reg18[8] => Mux23.IN18
i_Reg18[9] => Mux22.IN18
i_Reg18[10] => Mux21.IN18
i_Reg18[11] => Mux20.IN18
i_Reg18[12] => Mux19.IN18
i_Reg18[13] => Mux18.IN18
i_Reg18[14] => Mux17.IN18
i_Reg18[15] => Mux16.IN18
i_Reg18[16] => Mux15.IN18
i_Reg18[17] => Mux14.IN18
i_Reg18[18] => Mux13.IN18
i_Reg18[19] => Mux12.IN18
i_Reg18[20] => Mux11.IN18
i_Reg18[21] => Mux10.IN18
i_Reg18[22] => Mux9.IN18
i_Reg18[23] => Mux8.IN18
i_Reg18[24] => Mux7.IN18
i_Reg18[25] => Mux6.IN18
i_Reg18[26] => Mux5.IN18
i_Reg18[27] => Mux4.IN18
i_Reg18[28] => Mux3.IN18
i_Reg18[29] => Mux2.IN18
i_Reg18[30] => Mux1.IN18
i_Reg18[31] => Mux0.IN18
i_Reg19[0] => Mux31.IN19
i_Reg19[1] => Mux30.IN19
i_Reg19[2] => Mux29.IN19
i_Reg19[3] => Mux28.IN19
i_Reg19[4] => Mux27.IN19
i_Reg19[5] => Mux26.IN19
i_Reg19[6] => Mux25.IN19
i_Reg19[7] => Mux24.IN19
i_Reg19[8] => Mux23.IN19
i_Reg19[9] => Mux22.IN19
i_Reg19[10] => Mux21.IN19
i_Reg19[11] => Mux20.IN19
i_Reg19[12] => Mux19.IN19
i_Reg19[13] => Mux18.IN19
i_Reg19[14] => Mux17.IN19
i_Reg19[15] => Mux16.IN19
i_Reg19[16] => Mux15.IN19
i_Reg19[17] => Mux14.IN19
i_Reg19[18] => Mux13.IN19
i_Reg19[19] => Mux12.IN19
i_Reg19[20] => Mux11.IN19
i_Reg19[21] => Mux10.IN19
i_Reg19[22] => Mux9.IN19
i_Reg19[23] => Mux8.IN19
i_Reg19[24] => Mux7.IN19
i_Reg19[25] => Mux6.IN19
i_Reg19[26] => Mux5.IN19
i_Reg19[27] => Mux4.IN19
i_Reg19[28] => Mux3.IN19
i_Reg19[29] => Mux2.IN19
i_Reg19[30] => Mux1.IN19
i_Reg19[31] => Mux0.IN19
i_Reg20[0] => Mux31.IN20
i_Reg20[1] => Mux30.IN20
i_Reg20[2] => Mux29.IN20
i_Reg20[3] => Mux28.IN20
i_Reg20[4] => Mux27.IN20
i_Reg20[5] => Mux26.IN20
i_Reg20[6] => Mux25.IN20
i_Reg20[7] => Mux24.IN20
i_Reg20[8] => Mux23.IN20
i_Reg20[9] => Mux22.IN20
i_Reg20[10] => Mux21.IN20
i_Reg20[11] => Mux20.IN20
i_Reg20[12] => Mux19.IN20
i_Reg20[13] => Mux18.IN20
i_Reg20[14] => Mux17.IN20
i_Reg20[15] => Mux16.IN20
i_Reg20[16] => Mux15.IN20
i_Reg20[17] => Mux14.IN20
i_Reg20[18] => Mux13.IN20
i_Reg20[19] => Mux12.IN20
i_Reg20[20] => Mux11.IN20
i_Reg20[21] => Mux10.IN20
i_Reg20[22] => Mux9.IN20
i_Reg20[23] => Mux8.IN20
i_Reg20[24] => Mux7.IN20
i_Reg20[25] => Mux6.IN20
i_Reg20[26] => Mux5.IN20
i_Reg20[27] => Mux4.IN20
i_Reg20[28] => Mux3.IN20
i_Reg20[29] => Mux2.IN20
i_Reg20[30] => Mux1.IN20
i_Reg20[31] => Mux0.IN20
i_Reg21[0] => Mux31.IN21
i_Reg21[1] => Mux30.IN21
i_Reg21[2] => Mux29.IN21
i_Reg21[3] => Mux28.IN21
i_Reg21[4] => Mux27.IN21
i_Reg21[5] => Mux26.IN21
i_Reg21[6] => Mux25.IN21
i_Reg21[7] => Mux24.IN21
i_Reg21[8] => Mux23.IN21
i_Reg21[9] => Mux22.IN21
i_Reg21[10] => Mux21.IN21
i_Reg21[11] => Mux20.IN21
i_Reg21[12] => Mux19.IN21
i_Reg21[13] => Mux18.IN21
i_Reg21[14] => Mux17.IN21
i_Reg21[15] => Mux16.IN21
i_Reg21[16] => Mux15.IN21
i_Reg21[17] => Mux14.IN21
i_Reg21[18] => Mux13.IN21
i_Reg21[19] => Mux12.IN21
i_Reg21[20] => Mux11.IN21
i_Reg21[21] => Mux10.IN21
i_Reg21[22] => Mux9.IN21
i_Reg21[23] => Mux8.IN21
i_Reg21[24] => Mux7.IN21
i_Reg21[25] => Mux6.IN21
i_Reg21[26] => Mux5.IN21
i_Reg21[27] => Mux4.IN21
i_Reg21[28] => Mux3.IN21
i_Reg21[29] => Mux2.IN21
i_Reg21[30] => Mux1.IN21
i_Reg21[31] => Mux0.IN21
i_Reg22[0] => Mux31.IN22
i_Reg22[1] => Mux30.IN22
i_Reg22[2] => Mux29.IN22
i_Reg22[3] => Mux28.IN22
i_Reg22[4] => Mux27.IN22
i_Reg22[5] => Mux26.IN22
i_Reg22[6] => Mux25.IN22
i_Reg22[7] => Mux24.IN22
i_Reg22[8] => Mux23.IN22
i_Reg22[9] => Mux22.IN22
i_Reg22[10] => Mux21.IN22
i_Reg22[11] => Mux20.IN22
i_Reg22[12] => Mux19.IN22
i_Reg22[13] => Mux18.IN22
i_Reg22[14] => Mux17.IN22
i_Reg22[15] => Mux16.IN22
i_Reg22[16] => Mux15.IN22
i_Reg22[17] => Mux14.IN22
i_Reg22[18] => Mux13.IN22
i_Reg22[19] => Mux12.IN22
i_Reg22[20] => Mux11.IN22
i_Reg22[21] => Mux10.IN22
i_Reg22[22] => Mux9.IN22
i_Reg22[23] => Mux8.IN22
i_Reg22[24] => Mux7.IN22
i_Reg22[25] => Mux6.IN22
i_Reg22[26] => Mux5.IN22
i_Reg22[27] => Mux4.IN22
i_Reg22[28] => Mux3.IN22
i_Reg22[29] => Mux2.IN22
i_Reg22[30] => Mux1.IN22
i_Reg22[31] => Mux0.IN22
i_Reg23[0] => Mux31.IN23
i_Reg23[1] => Mux30.IN23
i_Reg23[2] => Mux29.IN23
i_Reg23[3] => Mux28.IN23
i_Reg23[4] => Mux27.IN23
i_Reg23[5] => Mux26.IN23
i_Reg23[6] => Mux25.IN23
i_Reg23[7] => Mux24.IN23
i_Reg23[8] => Mux23.IN23
i_Reg23[9] => Mux22.IN23
i_Reg23[10] => Mux21.IN23
i_Reg23[11] => Mux20.IN23
i_Reg23[12] => Mux19.IN23
i_Reg23[13] => Mux18.IN23
i_Reg23[14] => Mux17.IN23
i_Reg23[15] => Mux16.IN23
i_Reg23[16] => Mux15.IN23
i_Reg23[17] => Mux14.IN23
i_Reg23[18] => Mux13.IN23
i_Reg23[19] => Mux12.IN23
i_Reg23[20] => Mux11.IN23
i_Reg23[21] => Mux10.IN23
i_Reg23[22] => Mux9.IN23
i_Reg23[23] => Mux8.IN23
i_Reg23[24] => Mux7.IN23
i_Reg23[25] => Mux6.IN23
i_Reg23[26] => Mux5.IN23
i_Reg23[27] => Mux4.IN23
i_Reg23[28] => Mux3.IN23
i_Reg23[29] => Mux2.IN23
i_Reg23[30] => Mux1.IN23
i_Reg23[31] => Mux0.IN23
i_Reg24[0] => Mux31.IN24
i_Reg24[1] => Mux30.IN24
i_Reg24[2] => Mux29.IN24
i_Reg24[3] => Mux28.IN24
i_Reg24[4] => Mux27.IN24
i_Reg24[5] => Mux26.IN24
i_Reg24[6] => Mux25.IN24
i_Reg24[7] => Mux24.IN24
i_Reg24[8] => Mux23.IN24
i_Reg24[9] => Mux22.IN24
i_Reg24[10] => Mux21.IN24
i_Reg24[11] => Mux20.IN24
i_Reg24[12] => Mux19.IN24
i_Reg24[13] => Mux18.IN24
i_Reg24[14] => Mux17.IN24
i_Reg24[15] => Mux16.IN24
i_Reg24[16] => Mux15.IN24
i_Reg24[17] => Mux14.IN24
i_Reg24[18] => Mux13.IN24
i_Reg24[19] => Mux12.IN24
i_Reg24[20] => Mux11.IN24
i_Reg24[21] => Mux10.IN24
i_Reg24[22] => Mux9.IN24
i_Reg24[23] => Mux8.IN24
i_Reg24[24] => Mux7.IN24
i_Reg24[25] => Mux6.IN24
i_Reg24[26] => Mux5.IN24
i_Reg24[27] => Mux4.IN24
i_Reg24[28] => Mux3.IN24
i_Reg24[29] => Mux2.IN24
i_Reg24[30] => Mux1.IN24
i_Reg24[31] => Mux0.IN24
i_Reg25[0] => Mux31.IN25
i_Reg25[1] => Mux30.IN25
i_Reg25[2] => Mux29.IN25
i_Reg25[3] => Mux28.IN25
i_Reg25[4] => Mux27.IN25
i_Reg25[5] => Mux26.IN25
i_Reg25[6] => Mux25.IN25
i_Reg25[7] => Mux24.IN25
i_Reg25[8] => Mux23.IN25
i_Reg25[9] => Mux22.IN25
i_Reg25[10] => Mux21.IN25
i_Reg25[11] => Mux20.IN25
i_Reg25[12] => Mux19.IN25
i_Reg25[13] => Mux18.IN25
i_Reg25[14] => Mux17.IN25
i_Reg25[15] => Mux16.IN25
i_Reg25[16] => Mux15.IN25
i_Reg25[17] => Mux14.IN25
i_Reg25[18] => Mux13.IN25
i_Reg25[19] => Mux12.IN25
i_Reg25[20] => Mux11.IN25
i_Reg25[21] => Mux10.IN25
i_Reg25[22] => Mux9.IN25
i_Reg25[23] => Mux8.IN25
i_Reg25[24] => Mux7.IN25
i_Reg25[25] => Mux6.IN25
i_Reg25[26] => Mux5.IN25
i_Reg25[27] => Mux4.IN25
i_Reg25[28] => Mux3.IN25
i_Reg25[29] => Mux2.IN25
i_Reg25[30] => Mux1.IN25
i_Reg25[31] => Mux0.IN25
i_Reg26[0] => Mux31.IN26
i_Reg26[1] => Mux30.IN26
i_Reg26[2] => Mux29.IN26
i_Reg26[3] => Mux28.IN26
i_Reg26[4] => Mux27.IN26
i_Reg26[5] => Mux26.IN26
i_Reg26[6] => Mux25.IN26
i_Reg26[7] => Mux24.IN26
i_Reg26[8] => Mux23.IN26
i_Reg26[9] => Mux22.IN26
i_Reg26[10] => Mux21.IN26
i_Reg26[11] => Mux20.IN26
i_Reg26[12] => Mux19.IN26
i_Reg26[13] => Mux18.IN26
i_Reg26[14] => Mux17.IN26
i_Reg26[15] => Mux16.IN26
i_Reg26[16] => Mux15.IN26
i_Reg26[17] => Mux14.IN26
i_Reg26[18] => Mux13.IN26
i_Reg26[19] => Mux12.IN26
i_Reg26[20] => Mux11.IN26
i_Reg26[21] => Mux10.IN26
i_Reg26[22] => Mux9.IN26
i_Reg26[23] => Mux8.IN26
i_Reg26[24] => Mux7.IN26
i_Reg26[25] => Mux6.IN26
i_Reg26[26] => Mux5.IN26
i_Reg26[27] => Mux4.IN26
i_Reg26[28] => Mux3.IN26
i_Reg26[29] => Mux2.IN26
i_Reg26[30] => Mux1.IN26
i_Reg26[31] => Mux0.IN26
i_Reg27[0] => Mux31.IN27
i_Reg27[1] => Mux30.IN27
i_Reg27[2] => Mux29.IN27
i_Reg27[3] => Mux28.IN27
i_Reg27[4] => Mux27.IN27
i_Reg27[5] => Mux26.IN27
i_Reg27[6] => Mux25.IN27
i_Reg27[7] => Mux24.IN27
i_Reg27[8] => Mux23.IN27
i_Reg27[9] => Mux22.IN27
i_Reg27[10] => Mux21.IN27
i_Reg27[11] => Mux20.IN27
i_Reg27[12] => Mux19.IN27
i_Reg27[13] => Mux18.IN27
i_Reg27[14] => Mux17.IN27
i_Reg27[15] => Mux16.IN27
i_Reg27[16] => Mux15.IN27
i_Reg27[17] => Mux14.IN27
i_Reg27[18] => Mux13.IN27
i_Reg27[19] => Mux12.IN27
i_Reg27[20] => Mux11.IN27
i_Reg27[21] => Mux10.IN27
i_Reg27[22] => Mux9.IN27
i_Reg27[23] => Mux8.IN27
i_Reg27[24] => Mux7.IN27
i_Reg27[25] => Mux6.IN27
i_Reg27[26] => Mux5.IN27
i_Reg27[27] => Mux4.IN27
i_Reg27[28] => Mux3.IN27
i_Reg27[29] => Mux2.IN27
i_Reg27[30] => Mux1.IN27
i_Reg27[31] => Mux0.IN27
i_Reg28[0] => Mux31.IN28
i_Reg28[1] => Mux30.IN28
i_Reg28[2] => Mux29.IN28
i_Reg28[3] => Mux28.IN28
i_Reg28[4] => Mux27.IN28
i_Reg28[5] => Mux26.IN28
i_Reg28[6] => Mux25.IN28
i_Reg28[7] => Mux24.IN28
i_Reg28[8] => Mux23.IN28
i_Reg28[9] => Mux22.IN28
i_Reg28[10] => Mux21.IN28
i_Reg28[11] => Mux20.IN28
i_Reg28[12] => Mux19.IN28
i_Reg28[13] => Mux18.IN28
i_Reg28[14] => Mux17.IN28
i_Reg28[15] => Mux16.IN28
i_Reg28[16] => Mux15.IN28
i_Reg28[17] => Mux14.IN28
i_Reg28[18] => Mux13.IN28
i_Reg28[19] => Mux12.IN28
i_Reg28[20] => Mux11.IN28
i_Reg28[21] => Mux10.IN28
i_Reg28[22] => Mux9.IN28
i_Reg28[23] => Mux8.IN28
i_Reg28[24] => Mux7.IN28
i_Reg28[25] => Mux6.IN28
i_Reg28[26] => Mux5.IN28
i_Reg28[27] => Mux4.IN28
i_Reg28[28] => Mux3.IN28
i_Reg28[29] => Mux2.IN28
i_Reg28[30] => Mux1.IN28
i_Reg28[31] => Mux0.IN28
i_Reg29[0] => Mux31.IN29
i_Reg29[1] => Mux30.IN29
i_Reg29[2] => Mux29.IN29
i_Reg29[3] => Mux28.IN29
i_Reg29[4] => Mux27.IN29
i_Reg29[5] => Mux26.IN29
i_Reg29[6] => Mux25.IN29
i_Reg29[7] => Mux24.IN29
i_Reg29[8] => Mux23.IN29
i_Reg29[9] => Mux22.IN29
i_Reg29[10] => Mux21.IN29
i_Reg29[11] => Mux20.IN29
i_Reg29[12] => Mux19.IN29
i_Reg29[13] => Mux18.IN29
i_Reg29[14] => Mux17.IN29
i_Reg29[15] => Mux16.IN29
i_Reg29[16] => Mux15.IN29
i_Reg29[17] => Mux14.IN29
i_Reg29[18] => Mux13.IN29
i_Reg29[19] => Mux12.IN29
i_Reg29[20] => Mux11.IN29
i_Reg29[21] => Mux10.IN29
i_Reg29[22] => Mux9.IN29
i_Reg29[23] => Mux8.IN29
i_Reg29[24] => Mux7.IN29
i_Reg29[25] => Mux6.IN29
i_Reg29[26] => Mux5.IN29
i_Reg29[27] => Mux4.IN29
i_Reg29[28] => Mux3.IN29
i_Reg29[29] => Mux2.IN29
i_Reg29[30] => Mux1.IN29
i_Reg29[31] => Mux0.IN29
i_Reg30[0] => Mux31.IN30
i_Reg30[1] => Mux30.IN30
i_Reg30[2] => Mux29.IN30
i_Reg30[3] => Mux28.IN30
i_Reg30[4] => Mux27.IN30
i_Reg30[5] => Mux26.IN30
i_Reg30[6] => Mux25.IN30
i_Reg30[7] => Mux24.IN30
i_Reg30[8] => Mux23.IN30
i_Reg30[9] => Mux22.IN30
i_Reg30[10] => Mux21.IN30
i_Reg30[11] => Mux20.IN30
i_Reg30[12] => Mux19.IN30
i_Reg30[13] => Mux18.IN30
i_Reg30[14] => Mux17.IN30
i_Reg30[15] => Mux16.IN30
i_Reg30[16] => Mux15.IN30
i_Reg30[17] => Mux14.IN30
i_Reg30[18] => Mux13.IN30
i_Reg30[19] => Mux12.IN30
i_Reg30[20] => Mux11.IN30
i_Reg30[21] => Mux10.IN30
i_Reg30[22] => Mux9.IN30
i_Reg30[23] => Mux8.IN30
i_Reg30[24] => Mux7.IN30
i_Reg30[25] => Mux6.IN30
i_Reg30[26] => Mux5.IN30
i_Reg30[27] => Mux4.IN30
i_Reg30[28] => Mux3.IN30
i_Reg30[29] => Mux2.IN30
i_Reg30[30] => Mux1.IN30
i_Reg30[31] => Mux0.IN30
i_Reg31[0] => Mux31.IN31
i_Reg31[1] => Mux30.IN31
i_Reg31[2] => Mux29.IN31
i_Reg31[3] => Mux28.IN31
i_Reg31[4] => Mux27.IN31
i_Reg31[5] => Mux26.IN31
i_Reg31[6] => Mux25.IN31
i_Reg31[7] => Mux24.IN31
i_Reg31[8] => Mux23.IN31
i_Reg31[9] => Mux22.IN31
i_Reg31[10] => Mux21.IN31
i_Reg31[11] => Mux20.IN31
i_Reg31[12] => Mux19.IN31
i_Reg31[13] => Mux18.IN31
i_Reg31[14] => Mux17.IN31
i_Reg31[15] => Mux16.IN31
i_Reg31[16] => Mux15.IN31
i_Reg31[17] => Mux14.IN31
i_Reg31[18] => Mux13.IN31
i_Reg31[19] => Mux12.IN31
i_Reg31[20] => Mux11.IN31
i_Reg31[21] => Mux10.IN31
i_Reg31[22] => Mux9.IN31
i_Reg31[23] => Mux8.IN31
i_Reg31[24] => Mux7.IN31
i_Reg31[25] => Mux6.IN31
i_Reg31[26] => Mux5.IN31
i_Reg31[27] => Mux4.IN31
i_Reg31[28] => Mux3.IN31
i_Reg31[29] => Mux2.IN31
i_Reg31[30] => Mux1.IN31
i_Reg31[31] => Mux0.IN31
i_Sel[0] => Mux0.IN36
i_Sel[0] => Mux1.IN36
i_Sel[0] => Mux2.IN36
i_Sel[0] => Mux3.IN36
i_Sel[0] => Mux4.IN36
i_Sel[0] => Mux5.IN36
i_Sel[0] => Mux6.IN36
i_Sel[0] => Mux7.IN36
i_Sel[0] => Mux8.IN36
i_Sel[0] => Mux9.IN36
i_Sel[0] => Mux10.IN36
i_Sel[0] => Mux11.IN36
i_Sel[0] => Mux12.IN36
i_Sel[0] => Mux13.IN36
i_Sel[0] => Mux14.IN36
i_Sel[0] => Mux15.IN36
i_Sel[0] => Mux16.IN36
i_Sel[0] => Mux17.IN36
i_Sel[0] => Mux18.IN36
i_Sel[0] => Mux19.IN36
i_Sel[0] => Mux20.IN36
i_Sel[0] => Mux21.IN36
i_Sel[0] => Mux22.IN36
i_Sel[0] => Mux23.IN36
i_Sel[0] => Mux24.IN36
i_Sel[0] => Mux25.IN36
i_Sel[0] => Mux26.IN36
i_Sel[0] => Mux27.IN36
i_Sel[0] => Mux28.IN36
i_Sel[0] => Mux29.IN36
i_Sel[0] => Mux30.IN36
i_Sel[0] => Mux31.IN36
i_Sel[1] => Mux0.IN35
i_Sel[1] => Mux1.IN35
i_Sel[1] => Mux2.IN35
i_Sel[1] => Mux3.IN35
i_Sel[1] => Mux4.IN35
i_Sel[1] => Mux5.IN35
i_Sel[1] => Mux6.IN35
i_Sel[1] => Mux7.IN35
i_Sel[1] => Mux8.IN35
i_Sel[1] => Mux9.IN35
i_Sel[1] => Mux10.IN35
i_Sel[1] => Mux11.IN35
i_Sel[1] => Mux12.IN35
i_Sel[1] => Mux13.IN35
i_Sel[1] => Mux14.IN35
i_Sel[1] => Mux15.IN35
i_Sel[1] => Mux16.IN35
i_Sel[1] => Mux17.IN35
i_Sel[1] => Mux18.IN35
i_Sel[1] => Mux19.IN35
i_Sel[1] => Mux20.IN35
i_Sel[1] => Mux21.IN35
i_Sel[1] => Mux22.IN35
i_Sel[1] => Mux23.IN35
i_Sel[1] => Mux24.IN35
i_Sel[1] => Mux25.IN35
i_Sel[1] => Mux26.IN35
i_Sel[1] => Mux27.IN35
i_Sel[1] => Mux28.IN35
i_Sel[1] => Mux29.IN35
i_Sel[1] => Mux30.IN35
i_Sel[1] => Mux31.IN35
i_Sel[2] => Mux0.IN34
i_Sel[2] => Mux1.IN34
i_Sel[2] => Mux2.IN34
i_Sel[2] => Mux3.IN34
i_Sel[2] => Mux4.IN34
i_Sel[2] => Mux5.IN34
i_Sel[2] => Mux6.IN34
i_Sel[2] => Mux7.IN34
i_Sel[2] => Mux8.IN34
i_Sel[2] => Mux9.IN34
i_Sel[2] => Mux10.IN34
i_Sel[2] => Mux11.IN34
i_Sel[2] => Mux12.IN34
i_Sel[2] => Mux13.IN34
i_Sel[2] => Mux14.IN34
i_Sel[2] => Mux15.IN34
i_Sel[2] => Mux16.IN34
i_Sel[2] => Mux17.IN34
i_Sel[2] => Mux18.IN34
i_Sel[2] => Mux19.IN34
i_Sel[2] => Mux20.IN34
i_Sel[2] => Mux21.IN34
i_Sel[2] => Mux22.IN34
i_Sel[2] => Mux23.IN34
i_Sel[2] => Mux24.IN34
i_Sel[2] => Mux25.IN34
i_Sel[2] => Mux26.IN34
i_Sel[2] => Mux27.IN34
i_Sel[2] => Mux28.IN34
i_Sel[2] => Mux29.IN34
i_Sel[2] => Mux30.IN34
i_Sel[2] => Mux31.IN34
i_Sel[3] => Mux0.IN33
i_Sel[3] => Mux1.IN33
i_Sel[3] => Mux2.IN33
i_Sel[3] => Mux3.IN33
i_Sel[3] => Mux4.IN33
i_Sel[3] => Mux5.IN33
i_Sel[3] => Mux6.IN33
i_Sel[3] => Mux7.IN33
i_Sel[3] => Mux8.IN33
i_Sel[3] => Mux9.IN33
i_Sel[3] => Mux10.IN33
i_Sel[3] => Mux11.IN33
i_Sel[3] => Mux12.IN33
i_Sel[3] => Mux13.IN33
i_Sel[3] => Mux14.IN33
i_Sel[3] => Mux15.IN33
i_Sel[3] => Mux16.IN33
i_Sel[3] => Mux17.IN33
i_Sel[3] => Mux18.IN33
i_Sel[3] => Mux19.IN33
i_Sel[3] => Mux20.IN33
i_Sel[3] => Mux21.IN33
i_Sel[3] => Mux22.IN33
i_Sel[3] => Mux23.IN33
i_Sel[3] => Mux24.IN33
i_Sel[3] => Mux25.IN33
i_Sel[3] => Mux26.IN33
i_Sel[3] => Mux27.IN33
i_Sel[3] => Mux28.IN33
i_Sel[3] => Mux29.IN33
i_Sel[3] => Mux30.IN33
i_Sel[3] => Mux31.IN33
i_Sel[4] => Mux0.IN32
i_Sel[4] => Mux1.IN32
i_Sel[4] => Mux2.IN32
i_Sel[4] => Mux3.IN32
i_Sel[4] => Mux4.IN32
i_Sel[4] => Mux5.IN32
i_Sel[4] => Mux6.IN32
i_Sel[4] => Mux7.IN32
i_Sel[4] => Mux8.IN32
i_Sel[4] => Mux9.IN32
i_Sel[4] => Mux10.IN32
i_Sel[4] => Mux11.IN32
i_Sel[4] => Mux12.IN32
i_Sel[4] => Mux13.IN32
i_Sel[4] => Mux14.IN32
i_Sel[4] => Mux15.IN32
i_Sel[4] => Mux16.IN32
i_Sel[4] => Mux17.IN32
i_Sel[4] => Mux18.IN32
i_Sel[4] => Mux19.IN32
i_Sel[4] => Mux20.IN32
i_Sel[4] => Mux21.IN32
i_Sel[4] => Mux22.IN32
i_Sel[4] => Mux23.IN32
i_Sel[4] => Mux24.IN32
i_Sel[4] => Mux25.IN32
i_Sel[4] => Mux26.IN32
i_Sel[4] => Mux27.IN32
i_Sel[4] => Mux28.IN32
i_Sel[4] => Mux29.IN32
i_Sel[4] => Mux30.IN32
i_Sel[4] => Mux31.IN32
o_Reg[0] <= Mux31.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[1] <= Mux30.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[2] <= Mux29.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[3] <= Mux28.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[4] <= Mux27.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[5] <= Mux26.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[6] <= Mux25.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[7] <= Mux24.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[8] <= Mux23.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[9] <= Mux22.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[10] <= Mux21.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[11] <= Mux20.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[12] <= Mux19.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[13] <= Mux18.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[14] <= Mux17.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[15] <= Mux16.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[16] <= Mux15.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[17] <= Mux14.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[18] <= Mux13.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[19] <= Mux12.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[20] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[21] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[22] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[23] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_Reg[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|extend16t32:signExt
i_data[0] => o_data[0].DATAIN
i_data[1] => o_data[1].DATAIN
i_data[2] => o_data[2].DATAIN
i_data[3] => o_data[3].DATAIN
i_data[4] => o_data[4].DATAIN
i_data[5] => o_data[5].DATAIN
i_data[6] => o_data[6].DATAIN
i_data[7] => o_data[7].DATAIN
i_data[8] => o_data[8].DATAIN
i_data[9] => o_data[9].DATAIN
i_data[10] => o_data[10].DATAIN
i_data[11] => o_data[11].DATAIN
i_data[12] => o_data[12].DATAIN
i_data[13] => o_data[13].DATAIN
i_data[14] => o_data[14].DATAIN
i_data[15] => o_data.DATAB
i_data[15] => o_data.DATAB
i_data[15] => o_data.DATAB
i_data[15] => o_data.DATAB
i_data[15] => o_data.DATAB
i_data[15] => o_data.DATAB
i_data[15] => o_data.DATAB
i_data[15] => o_data.DATAB
i_data[15] => o_data.DATAB
i_data[15] => o_data.DATAB
i_data[15] => o_data.DATAB
i_data[15] => o_data.DATAB
i_data[15] => o_data.DATAB
i_data[15] => o_data.DATAB
i_data[15] => o_data.DATAB
i_data[15] => o_data.DATAB
i_data[15] => o_data[15].DATAIN
i_signed => o_data.OUTPUTSELECT
i_signed => o_data.OUTPUTSELECT
i_signed => o_data.OUTPUTSELECT
i_signed => o_data.OUTPUTSELECT
i_signed => o_data.OUTPUTSELECT
i_signed => o_data.OUTPUTSELECT
i_signed => o_data.OUTPUTSELECT
i_signed => o_data.OUTPUTSELECT
i_signed => o_data.OUTPUTSELECT
i_signed => o_data.OUTPUTSELECT
i_signed => o_data.OUTPUTSELECT
i_signed => o_data.OUTPUTSELECT
i_signed => o_data.OUTPUTSELECT
i_signed => o_data.OUTPUTSELECT
i_signed => o_data.OUTPUTSELECT
i_signed => o_data.OUTPUTSELECT
o_data[0] <= i_data[0].DB_MAX_OUTPUT_PORT_TYPE
o_data[1] <= i_data[1].DB_MAX_OUTPUT_PORT_TYPE
o_data[2] <= i_data[2].DB_MAX_OUTPUT_PORT_TYPE
o_data[3] <= i_data[3].DB_MAX_OUTPUT_PORT_TYPE
o_data[4] <= i_data[4].DB_MAX_OUTPUT_PORT_TYPE
o_data[5] <= i_data[5].DB_MAX_OUTPUT_PORT_TYPE
o_data[6] <= i_data[6].DB_MAX_OUTPUT_PORT_TYPE
o_data[7] <= i_data[7].DB_MAX_OUTPUT_PORT_TYPE
o_data[8] <= i_data[8].DB_MAX_OUTPUT_PORT_TYPE
o_data[9] <= i_data[9].DB_MAX_OUTPUT_PORT_TYPE
o_data[10] <= i_data[10].DB_MAX_OUTPUT_PORT_TYPE
o_data[11] <= i_data[11].DB_MAX_OUTPUT_PORT_TYPE
o_data[12] <= i_data[12].DB_MAX_OUTPUT_PORT_TYPE
o_data[13] <= i_data[13].DB_MAX_OUTPUT_PORT_TYPE
o_data[14] <= i_data[14].DB_MAX_OUTPUT_PORT_TYPE
o_data[15] <= i_data[15].DB_MAX_OUTPUT_PORT_TYPE
o_data[16] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[17] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[18] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[19] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[20] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[21] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[22] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[23] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[24] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[25] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[26] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[27] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[28] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[29] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[30] <= o_data.DB_MAX_OUTPUT_PORT_TYPE
o_data[31] <= o_data.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter
i_D[0] => mux2t1_N:dir_mux.i_D0[0]
i_D[0] => mux2t1_N:dir_mux.i_D1[31]
i_D[1] => mux2t1_N:dir_mux.i_D0[1]
i_D[1] => mux2t1_N:dir_mux.i_D1[30]
i_D[2] => mux2t1_N:dir_mux.i_D0[2]
i_D[2] => mux2t1_N:dir_mux.i_D1[29]
i_D[3] => mux2t1_N:dir_mux.i_D0[3]
i_D[3] => mux2t1_N:dir_mux.i_D1[28]
i_D[4] => mux2t1_N:dir_mux.i_D0[4]
i_D[4] => mux2t1_N:dir_mux.i_D1[27]
i_D[5] => mux2t1_N:dir_mux.i_D0[5]
i_D[5] => mux2t1_N:dir_mux.i_D1[26]
i_D[6] => mux2t1_N:dir_mux.i_D0[6]
i_D[6] => mux2t1_N:dir_mux.i_D1[25]
i_D[7] => mux2t1_N:dir_mux.i_D0[7]
i_D[7] => mux2t1_N:dir_mux.i_D1[24]
i_D[8] => mux2t1_N:dir_mux.i_D0[8]
i_D[8] => mux2t1_N:dir_mux.i_D1[23]
i_D[9] => mux2t1_N:dir_mux.i_D0[9]
i_D[9] => mux2t1_N:dir_mux.i_D1[22]
i_D[10] => mux2t1_N:dir_mux.i_D0[10]
i_D[10] => mux2t1_N:dir_mux.i_D1[21]
i_D[11] => mux2t1_N:dir_mux.i_D0[11]
i_D[11] => mux2t1_N:dir_mux.i_D1[20]
i_D[12] => mux2t1_N:dir_mux.i_D0[12]
i_D[12] => mux2t1_N:dir_mux.i_D1[19]
i_D[13] => mux2t1_N:dir_mux.i_D0[13]
i_D[13] => mux2t1_N:dir_mux.i_D1[18]
i_D[14] => mux2t1_N:dir_mux.i_D0[14]
i_D[14] => mux2t1_N:dir_mux.i_D1[17]
i_D[15] => mux2t1_N:dir_mux.i_D0[15]
i_D[15] => mux2t1_N:dir_mux.i_D1[16]
i_D[16] => mux2t1_N:dir_mux.i_D0[16]
i_D[16] => mux2t1_N:dir_mux.i_D1[15]
i_D[17] => mux2t1_N:dir_mux.i_D0[17]
i_D[17] => mux2t1_N:dir_mux.i_D1[14]
i_D[18] => mux2t1_N:dir_mux.i_D0[18]
i_D[18] => mux2t1_N:dir_mux.i_D1[13]
i_D[19] => mux2t1_N:dir_mux.i_D0[19]
i_D[19] => mux2t1_N:dir_mux.i_D1[12]
i_D[20] => mux2t1_N:dir_mux.i_D0[20]
i_D[20] => mux2t1_N:dir_mux.i_D1[11]
i_D[21] => mux2t1_N:dir_mux.i_D0[21]
i_D[21] => mux2t1_N:dir_mux.i_D1[10]
i_D[22] => mux2t1_N:dir_mux.i_D0[22]
i_D[22] => mux2t1_N:dir_mux.i_D1[9]
i_D[23] => mux2t1_N:dir_mux.i_D0[23]
i_D[23] => mux2t1_N:dir_mux.i_D1[8]
i_D[24] => mux2t1_N:dir_mux.i_D0[24]
i_D[24] => mux2t1_N:dir_mux.i_D1[7]
i_D[25] => mux2t1_N:dir_mux.i_D0[25]
i_D[25] => mux2t1_N:dir_mux.i_D1[6]
i_D[26] => mux2t1_N:dir_mux.i_D0[26]
i_D[26] => mux2t1_N:dir_mux.i_D1[5]
i_D[27] => mux2t1_N:dir_mux.i_D0[27]
i_D[27] => mux2t1_N:dir_mux.i_D1[4]
i_D[28] => mux2t1_N:dir_mux.i_D0[28]
i_D[28] => mux2t1_N:dir_mux.i_D1[3]
i_D[29] => mux2t1_N:dir_mux.i_D0[29]
i_D[29] => mux2t1_N:dir_mux.i_D1[2]
i_D[30] => mux2t1_N:dir_mux.i_D0[30]
i_D[30] => mux2t1_N:dir_mux.i_D1[1]
i_D[31] => mux2t1_N:dir_mux.i_D0[31]
i_D[31] => mux2t1_N:dir_mux.i_D1[0]
i_AMT[0] => mux2t1_N:shift0_mux.i_S
i_AMT[1] => mux2t1_N:shift1_mux.i_S
i_AMT[2] => mux2t1_N:shift2_mux.i_S
i_AMT[3] => mux2t1_N:shift3_mux.i_S
i_AMT[4] => mux2t1_N:shift4_mux.i_S
i_DIR => mux2t1_N:dir_mux.i_S
i_DIR => mux2t1_N:output_mux.i_S
i_ARITH => mux2t1_df:logical_mux.i_S
o_Q[0] <= mux2t1_N:output_mux.o_O[0]
o_Q[1] <= mux2t1_N:output_mux.o_O[1]
o_Q[2] <= mux2t1_N:output_mux.o_O[2]
o_Q[3] <= mux2t1_N:output_mux.o_O[3]
o_Q[4] <= mux2t1_N:output_mux.o_O[4]
o_Q[5] <= mux2t1_N:output_mux.o_O[5]
o_Q[6] <= mux2t1_N:output_mux.o_O[6]
o_Q[7] <= mux2t1_N:output_mux.o_O[7]
o_Q[8] <= mux2t1_N:output_mux.o_O[8]
o_Q[9] <= mux2t1_N:output_mux.o_O[9]
o_Q[10] <= mux2t1_N:output_mux.o_O[10]
o_Q[11] <= mux2t1_N:output_mux.o_O[11]
o_Q[12] <= mux2t1_N:output_mux.o_O[12]
o_Q[13] <= mux2t1_N:output_mux.o_O[13]
o_Q[14] <= mux2t1_N:output_mux.o_O[14]
o_Q[15] <= mux2t1_N:output_mux.o_O[15]
o_Q[16] <= mux2t1_N:output_mux.o_O[16]
o_Q[17] <= mux2t1_N:output_mux.o_O[17]
o_Q[18] <= mux2t1_N:output_mux.o_O[18]
o_Q[19] <= mux2t1_N:output_mux.o_O[19]
o_Q[20] <= mux2t1_N:output_mux.o_O[20]
o_Q[21] <= mux2t1_N:output_mux.o_O[21]
o_Q[22] <= mux2t1_N:output_mux.o_O[22]
o_Q[23] <= mux2t1_N:output_mux.o_O[23]
o_Q[24] <= mux2t1_N:output_mux.o_O[24]
o_Q[25] <= mux2t1_N:output_mux.o_O[25]
o_Q[26] <= mux2t1_N:output_mux.o_O[26]
o_Q[27] <= mux2t1_N:output_mux.o_O[27]
o_Q[28] <= mux2t1_N:output_mux.o_O[28]
o_Q[29] <= mux2t1_N:output_mux.o_O[29]
o_Q[30] <= mux2t1_N:output_mux.o_O[30]
o_Q[31] <= mux2t1_N:output_mux.o_O[31]


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux
i_S => mux2t1_df:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1_df:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1_df:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1_df:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1_df:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1_df:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1_df:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1_df:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1_df:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1_df:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1_df:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1_df:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1_df:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1_df:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1_df:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1_df:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1_df:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1_df:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1_df:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1_df:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1_df:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1_df:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1_df:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1_df:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1_df:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1_df:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1_df:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1_df:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1_df:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1_df:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1_df:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1_df:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1_df:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:0:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:1:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:2:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:3:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:4:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:5:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:6:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:7:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:8:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:9:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:10:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:11:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:12:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:13:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:14:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:15:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:16:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:17:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:18:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:19:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:20:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:21:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:22:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:23:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:24:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:25:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:26:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:27:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:28:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:29:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:30:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:31:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_df:logical_mux
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux
i_S => mux2t1_df:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1_df:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1_df:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1_df:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1_df:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1_df:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1_df:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1_df:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1_df:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1_df:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1_df:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1_df:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1_df:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1_df:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1_df:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1_df:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1_df:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1_df:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1_df:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1_df:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1_df:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1_df:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1_df:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1_df:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1_df:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1_df:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1_df:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1_df:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1_df:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1_df:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1_df:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1_df:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1_df:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:0:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:1:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:2:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:3:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:4:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:5:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:6:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:7:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:8:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:9:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:10:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:11:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:12:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:13:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:14:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:15:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:16:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:17:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:18:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:19:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:20:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:21:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:22:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:23:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:24:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:25:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:26:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:27:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:28:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:29:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:30:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:31:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux
i_S => mux2t1_df:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1_df:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1_df:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1_df:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1_df:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1_df:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1_df:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1_df:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1_df:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1_df:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1_df:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1_df:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1_df:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1_df:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1_df:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1_df:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1_df:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1_df:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1_df:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1_df:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1_df:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1_df:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1_df:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1_df:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1_df:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1_df:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1_df:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1_df:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1_df:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1_df:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1_df:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1_df:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1_df:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:0:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:1:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:2:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:3:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:4:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:5:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:6:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:7:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:8:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:9:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:10:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:11:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:12:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:13:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:14:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:15:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:16:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:17:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:18:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:19:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:20:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:21:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:22:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:23:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:24:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:25:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:26:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:27:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:28:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:29:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:30:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:31:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux
i_S => mux2t1_df:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1_df:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1_df:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1_df:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1_df:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1_df:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1_df:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1_df:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1_df:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1_df:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1_df:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1_df:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1_df:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1_df:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1_df:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1_df:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1_df:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1_df:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1_df:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1_df:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1_df:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1_df:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1_df:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1_df:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1_df:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1_df:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1_df:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1_df:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1_df:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1_df:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1_df:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1_df:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1_df:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:0:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:1:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:2:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:3:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:4:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:5:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:6:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:7:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:8:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:9:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:10:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:11:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:12:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:13:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:14:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:15:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:16:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:17:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:18:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:19:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:20:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:21:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:22:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:23:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:24:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:25:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:26:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:27:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:28:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:29:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:30:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:31:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux
i_S => mux2t1_df:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1_df:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1_df:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1_df:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1_df:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1_df:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1_df:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1_df:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1_df:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1_df:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1_df:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1_df:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1_df:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1_df:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1_df:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1_df:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1_df:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1_df:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1_df:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1_df:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1_df:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1_df:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1_df:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1_df:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1_df:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1_df:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1_df:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1_df:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1_df:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1_df:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1_df:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1_df:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1_df:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:0:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:1:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:2:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:3:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:4:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:5:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:6:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:7:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:8:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:9:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:10:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:11:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:12:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:13:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:14:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:15:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:16:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:17:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:18:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:19:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:20:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:21:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:22:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:23:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:24:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:25:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:26:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:27:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:28:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:29:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:30:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:31:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux
i_S => mux2t1_df:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1_df:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1_df:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1_df:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1_df:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1_df:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1_df:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1_df:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1_df:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1_df:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1_df:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1_df:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1_df:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1_df:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1_df:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1_df:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1_df:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1_df:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1_df:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1_df:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1_df:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1_df:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1_df:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1_df:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1_df:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1_df:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1_df:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1_df:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1_df:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1_df:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1_df:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1_df:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1_df:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:0:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:1:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:2:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:3:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:4:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:5:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:6:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:7:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:8:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:9:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:10:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:11:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:12:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:13:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:14:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:15:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:16:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:17:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:18:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:19:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:20:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:21:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:22:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:23:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:24:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:25:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:26:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:27:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:28:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:29:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:30:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:31:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux
i_S => mux2t1_df:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1_df:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1_df:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1_df:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1_df:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1_df:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1_df:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1_df:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1_df:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1_df:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1_df:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1_df:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1_df:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1_df:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1_df:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1_df:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1_df:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1_df:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1_df:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1_df:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1_df:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1_df:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1_df:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1_df:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1_df:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1_df:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1_df:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1_df:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1_df:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1_df:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1_df:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1_df:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1_df:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:0:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:1:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:2:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:3:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:4:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:5:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:6:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:7:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:8:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:9:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:10:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:11:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:12:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:13:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:14:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:15:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:16:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:17:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:18:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:19:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:20:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:21:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:22:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:23:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:24:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:25:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:26:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:27:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:28:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:29:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:30:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|shifter:Branch_Shifter|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:31:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder
i_A[0] => full_adder:G_NBit_Adders:0:adder.i_A
i_A[1] => full_adder:G_NBit_Adders:1:adder.i_A
i_A[2] => full_adder:G_NBit_Adders:2:adder.i_A
i_A[3] => full_adder:G_NBit_Adders:3:adder.i_A
i_A[4] => full_adder:G_NBit_Adders:4:adder.i_A
i_A[5] => full_adder:G_NBit_Adders:5:adder.i_A
i_A[6] => full_adder:G_NBit_Adders:6:adder.i_A
i_A[7] => full_adder:G_NBit_Adders:7:adder.i_A
i_A[8] => full_adder:G_NBit_Adders:8:adder.i_A
i_A[9] => full_adder:G_NBit_Adders:9:adder.i_A
i_A[10] => full_adder:G_NBit_Adders:10:adder.i_A
i_A[11] => full_adder:G_NBit_Adders:11:adder.i_A
i_A[12] => full_adder:G_NBit_Adders:12:adder.i_A
i_A[13] => full_adder:G_NBit_Adders:13:adder.i_A
i_A[14] => full_adder:G_NBit_Adders:14:adder.i_A
i_A[15] => full_adder:G_NBit_Adders:15:adder.i_A
i_A[16] => full_adder:G_NBit_Adders:16:adder.i_A
i_A[17] => full_adder:G_NBit_Adders:17:adder.i_A
i_A[18] => full_adder:G_NBit_Adders:18:adder.i_A
i_A[19] => full_adder:G_NBit_Adders:19:adder.i_A
i_A[20] => full_adder:G_NBit_Adders:20:adder.i_A
i_A[21] => full_adder:G_NBit_Adders:21:adder.i_A
i_A[22] => full_adder:G_NBit_Adders:22:adder.i_A
i_A[23] => full_adder:G_NBit_Adders:23:adder.i_A
i_A[24] => full_adder:G_NBit_Adders:24:adder.i_A
i_A[25] => full_adder:G_NBit_Adders:25:adder.i_A
i_A[26] => full_adder:G_NBit_Adders:26:adder.i_A
i_A[27] => full_adder:G_NBit_Adders:27:adder.i_A
i_A[28] => full_adder:G_NBit_Adders:28:adder.i_A
i_A[29] => full_adder:G_NBit_Adders:29:adder.i_A
i_A[30] => full_adder:G_NBit_Adders:30:adder.i_A
i_A[31] => full_adder:G_NBit_Adders:31:adder.i_A
i_B[0] => full_adder:G_NBit_Adders:0:adder.i_B
i_B[1] => full_adder:G_NBit_Adders:1:adder.i_B
i_B[2] => full_adder:G_NBit_Adders:2:adder.i_B
i_B[3] => full_adder:G_NBit_Adders:3:adder.i_B
i_B[4] => full_adder:G_NBit_Adders:4:adder.i_B
i_B[5] => full_adder:G_NBit_Adders:5:adder.i_B
i_B[6] => full_adder:G_NBit_Adders:6:adder.i_B
i_B[7] => full_adder:G_NBit_Adders:7:adder.i_B
i_B[8] => full_adder:G_NBit_Adders:8:adder.i_B
i_B[9] => full_adder:G_NBit_Adders:9:adder.i_B
i_B[10] => full_adder:G_NBit_Adders:10:adder.i_B
i_B[11] => full_adder:G_NBit_Adders:11:adder.i_B
i_B[12] => full_adder:G_NBit_Adders:12:adder.i_B
i_B[13] => full_adder:G_NBit_Adders:13:adder.i_B
i_B[14] => full_adder:G_NBit_Adders:14:adder.i_B
i_B[15] => full_adder:G_NBit_Adders:15:adder.i_B
i_B[16] => full_adder:G_NBit_Adders:16:adder.i_B
i_B[17] => full_adder:G_NBit_Adders:17:adder.i_B
i_B[18] => full_adder:G_NBit_Adders:18:adder.i_B
i_B[19] => full_adder:G_NBit_Adders:19:adder.i_B
i_B[20] => full_adder:G_NBit_Adders:20:adder.i_B
i_B[21] => full_adder:G_NBit_Adders:21:adder.i_B
i_B[22] => full_adder:G_NBit_Adders:22:adder.i_B
i_B[23] => full_adder:G_NBit_Adders:23:adder.i_B
i_B[24] => full_adder:G_NBit_Adders:24:adder.i_B
i_B[25] => full_adder:G_NBit_Adders:25:adder.i_B
i_B[26] => full_adder:G_NBit_Adders:26:adder.i_B
i_B[27] => full_adder:G_NBit_Adders:27:adder.i_B
i_B[28] => full_adder:G_NBit_Adders:28:adder.i_B
i_B[29] => full_adder:G_NBit_Adders:29:adder.i_B
i_B[30] => full_adder:G_NBit_Adders:30:adder.i_B
i_B[31] => full_adder:G_NBit_Adders:31:adder.i_B
i_Cin => full_adder:G_NBit_Adders:0:adder.i_Cin
o_S[0] <= full_adder:G_NBit_Adders:0:adder.o_S
o_S[1] <= full_adder:G_NBit_Adders:1:adder.o_S
o_S[2] <= full_adder:G_NBit_Adders:2:adder.o_S
o_S[3] <= full_adder:G_NBit_Adders:3:adder.o_S
o_S[4] <= full_adder:G_NBit_Adders:4:adder.o_S
o_S[5] <= full_adder:G_NBit_Adders:5:adder.o_S
o_S[6] <= full_adder:G_NBit_Adders:6:adder.o_S
o_S[7] <= full_adder:G_NBit_Adders:7:adder.o_S
o_S[8] <= full_adder:G_NBit_Adders:8:adder.o_S
o_S[9] <= full_adder:G_NBit_Adders:9:adder.o_S
o_S[10] <= full_adder:G_NBit_Adders:10:adder.o_S
o_S[11] <= full_adder:G_NBit_Adders:11:adder.o_S
o_S[12] <= full_adder:G_NBit_Adders:12:adder.o_S
o_S[13] <= full_adder:G_NBit_Adders:13:adder.o_S
o_S[14] <= full_adder:G_NBit_Adders:14:adder.o_S
o_S[15] <= full_adder:G_NBit_Adders:15:adder.o_S
o_S[16] <= full_adder:G_NBit_Adders:16:adder.o_S
o_S[17] <= full_adder:G_NBit_Adders:17:adder.o_S
o_S[18] <= full_adder:G_NBit_Adders:18:adder.o_S
o_S[19] <= full_adder:G_NBit_Adders:19:adder.o_S
o_S[20] <= full_adder:G_NBit_Adders:20:adder.o_S
o_S[21] <= full_adder:G_NBit_Adders:21:adder.o_S
o_S[22] <= full_adder:G_NBit_Adders:22:adder.o_S
o_S[23] <= full_adder:G_NBit_Adders:23:adder.o_S
o_S[24] <= full_adder:G_NBit_Adders:24:adder.o_S
o_S[25] <= full_adder:G_NBit_Adders:25:adder.o_S
o_S[26] <= full_adder:G_NBit_Adders:26:adder.o_S
o_S[27] <= full_adder:G_NBit_Adders:27:adder.o_S
o_S[28] <= full_adder:G_NBit_Adders:28:adder.o_S
o_S[29] <= full_adder:G_NBit_Adders:29:adder.o_S
o_S[30] <= full_adder:G_NBit_Adders:30:adder.o_S
o_S[31] <= full_adder:G_NBit_Adders:31:adder.o_S
o_OFCIN <= full_adder:G_NBit_Adders:30:adder.o_Cout
o_Cout <= full_adder:G_NBit_Adders:31:adder.o_Cout


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:0:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:0:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:0:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:0:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:0:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:0:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:1:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:1:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:1:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:1:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:1:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:1:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:2:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:2:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:2:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:2:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:2:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:2:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:3:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:3:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:3:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:3:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:3:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:3:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:4:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:4:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:4:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:4:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:4:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:4:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:5:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:5:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:5:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:5:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:5:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:5:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:6:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:6:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:6:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:6:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:6:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:6:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:7:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:7:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:7:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:7:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:7:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:7:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:8:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:8:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:8:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:8:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:8:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:8:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:9:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:9:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:9:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:9:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:9:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:9:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:10:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:10:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:10:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:10:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:10:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:10:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:11:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:11:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:11:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:11:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:11:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:11:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:12:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:12:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:12:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:12:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:12:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:12:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:13:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:13:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:13:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:13:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:13:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:13:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:14:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:14:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:14:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:14:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:14:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:14:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:15:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:15:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:15:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:15:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:15:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:15:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:16:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:16:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:16:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:16:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:16:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:16:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:17:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:17:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:17:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:17:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:17:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:17:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:18:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:18:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:18:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:18:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:18:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:18:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:19:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:19:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:19:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:19:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:19:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:19:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:20:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:20:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:20:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:20:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:20:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:20:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:21:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:21:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:21:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:21:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:21:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:21:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:22:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:22:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:22:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:22:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:22:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:22:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:23:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:23:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:23:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:23:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:23:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:23:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:24:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:24:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:24:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:24:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:24:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:24:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:25:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:25:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:25:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:25:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:25:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:25:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:26:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:26:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:26:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:26:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:26:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:26:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:27:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:27:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:27:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:27:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:27:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:27:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:28:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:28:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:28:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:28:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:28:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:28:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:29:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:29:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:29:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:29:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:29:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:29:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:30:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:30:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:30:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:30:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:30:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:30:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:31:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:31:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:31:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:31:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:31:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ripple_adder_N:Branch_PC_Adder|full_adder:\G_NBit_Adders:31:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX
i_Inst[0] => reg_N:Inst_Reg.i_D[0]
i_Inst[1] => reg_N:Inst_Reg.i_D[1]
i_Inst[2] => reg_N:Inst_Reg.i_D[2]
i_Inst[3] => reg_N:Inst_Reg.i_D[3]
i_Inst[4] => reg_N:Inst_Reg.i_D[4]
i_Inst[5] => reg_N:Inst_Reg.i_D[5]
i_Inst[6] => reg_N:Inst_Reg.i_D[6]
i_Inst[7] => reg_N:Inst_Reg.i_D[7]
i_Inst[8] => reg_N:Inst_Reg.i_D[8]
i_Inst[9] => reg_N:Inst_Reg.i_D[9]
i_Inst[10] => reg_N:Inst_Reg.i_D[10]
i_Inst[11] => reg_N:Inst_Reg.i_D[11]
i_Inst[12] => reg_N:Inst_Reg.i_D[12]
i_Inst[13] => reg_N:Inst_Reg.i_D[13]
i_Inst[14] => reg_N:Inst_Reg.i_D[14]
i_Inst[15] => reg_N:Inst_Reg.i_D[15]
i_Inst[16] => reg_N:Inst_Reg.i_D[16]
i_Inst[17] => reg_N:Inst_Reg.i_D[17]
i_Inst[18] => reg_N:Inst_Reg.i_D[18]
i_Inst[19] => reg_N:Inst_Reg.i_D[19]
i_Inst[20] => reg_N:Inst_Reg.i_D[20]
i_Inst[21] => reg_N:Inst_Reg.i_D[21]
i_Inst[22] => reg_N:Inst_Reg.i_D[22]
i_Inst[23] => reg_N:Inst_Reg.i_D[23]
i_Inst[24] => reg_N:Inst_Reg.i_D[24]
i_Inst[25] => reg_N:Inst_Reg.i_D[25]
i_Inst[26] => reg_N:Inst_Reg.i_D[26]
i_Inst[27] => reg_N:Inst_Reg.i_D[27]
i_Inst[28] => reg_N:Inst_Reg.i_D[28]
i_Inst[29] => reg_N:Inst_Reg.i_D[29]
i_Inst[30] => reg_N:Inst_Reg.i_D[30]
i_Inst[31] => reg_N:Inst_Reg.i_D[31]
i_ReadA[0] => reg_N:ReadA_Reg.i_D[0]
i_ReadA[1] => reg_N:ReadA_Reg.i_D[1]
i_ReadA[2] => reg_N:ReadA_Reg.i_D[2]
i_ReadA[3] => reg_N:ReadA_Reg.i_D[3]
i_ReadA[4] => reg_N:ReadA_Reg.i_D[4]
i_ReadA[5] => reg_N:ReadA_Reg.i_D[5]
i_ReadA[6] => reg_N:ReadA_Reg.i_D[6]
i_ReadA[7] => reg_N:ReadA_Reg.i_D[7]
i_ReadA[8] => reg_N:ReadA_Reg.i_D[8]
i_ReadA[9] => reg_N:ReadA_Reg.i_D[9]
i_ReadA[10] => reg_N:ReadA_Reg.i_D[10]
i_ReadA[11] => reg_N:ReadA_Reg.i_D[11]
i_ReadA[12] => reg_N:ReadA_Reg.i_D[12]
i_ReadA[13] => reg_N:ReadA_Reg.i_D[13]
i_ReadA[14] => reg_N:ReadA_Reg.i_D[14]
i_ReadA[15] => reg_N:ReadA_Reg.i_D[15]
i_ReadA[16] => reg_N:ReadA_Reg.i_D[16]
i_ReadA[17] => reg_N:ReadA_Reg.i_D[17]
i_ReadA[18] => reg_N:ReadA_Reg.i_D[18]
i_ReadA[19] => reg_N:ReadA_Reg.i_D[19]
i_ReadA[20] => reg_N:ReadA_Reg.i_D[20]
i_ReadA[21] => reg_N:ReadA_Reg.i_D[21]
i_ReadA[22] => reg_N:ReadA_Reg.i_D[22]
i_ReadA[23] => reg_N:ReadA_Reg.i_D[23]
i_ReadA[24] => reg_N:ReadA_Reg.i_D[24]
i_ReadA[25] => reg_N:ReadA_Reg.i_D[25]
i_ReadA[26] => reg_N:ReadA_Reg.i_D[26]
i_ReadA[27] => reg_N:ReadA_Reg.i_D[27]
i_ReadA[28] => reg_N:ReadA_Reg.i_D[28]
i_ReadA[29] => reg_N:ReadA_Reg.i_D[29]
i_ReadA[30] => reg_N:ReadA_Reg.i_D[30]
i_ReadA[31] => reg_N:ReadA_Reg.i_D[31]
i_ReadB[0] => reg_N:ReadB_Reg.i_D[0]
i_ReadB[1] => reg_N:ReadB_Reg.i_D[1]
i_ReadB[2] => reg_N:ReadB_Reg.i_D[2]
i_ReadB[3] => reg_N:ReadB_Reg.i_D[3]
i_ReadB[4] => reg_N:ReadB_Reg.i_D[4]
i_ReadB[5] => reg_N:ReadB_Reg.i_D[5]
i_ReadB[6] => reg_N:ReadB_Reg.i_D[6]
i_ReadB[7] => reg_N:ReadB_Reg.i_D[7]
i_ReadB[8] => reg_N:ReadB_Reg.i_D[8]
i_ReadB[9] => reg_N:ReadB_Reg.i_D[9]
i_ReadB[10] => reg_N:ReadB_Reg.i_D[10]
i_ReadB[11] => reg_N:ReadB_Reg.i_D[11]
i_ReadB[12] => reg_N:ReadB_Reg.i_D[12]
i_ReadB[13] => reg_N:ReadB_Reg.i_D[13]
i_ReadB[14] => reg_N:ReadB_Reg.i_D[14]
i_ReadB[15] => reg_N:ReadB_Reg.i_D[15]
i_ReadB[16] => reg_N:ReadB_Reg.i_D[16]
i_ReadB[17] => reg_N:ReadB_Reg.i_D[17]
i_ReadB[18] => reg_N:ReadB_Reg.i_D[18]
i_ReadB[19] => reg_N:ReadB_Reg.i_D[19]
i_ReadB[20] => reg_N:ReadB_Reg.i_D[20]
i_ReadB[21] => reg_N:ReadB_Reg.i_D[21]
i_ReadB[22] => reg_N:ReadB_Reg.i_D[22]
i_ReadB[23] => reg_N:ReadB_Reg.i_D[23]
i_ReadB[24] => reg_N:ReadB_Reg.i_D[24]
i_ReadB[25] => reg_N:ReadB_Reg.i_D[25]
i_ReadB[26] => reg_N:ReadB_Reg.i_D[26]
i_ReadB[27] => reg_N:ReadB_Reg.i_D[27]
i_ReadB[28] => reg_N:ReadB_Reg.i_D[28]
i_ReadB[29] => reg_N:ReadB_Reg.i_D[29]
i_ReadB[30] => reg_N:ReadB_Reg.i_D[30]
i_ReadB[31] => reg_N:ReadB_Reg.i_D[31]
i_WB_Addr[0] => reg_N:AddrWr_Reg.i_D[0]
i_WB_Addr[1] => reg_N:AddrWr_Reg.i_D[1]
i_WB_Addr[2] => reg_N:AddrWr_Reg.i_D[2]
i_WB_Addr[3] => reg_N:AddrWr_Reg.i_D[3]
i_WB_Addr[4] => reg_N:AddrWr_Reg.i_D[4]
i_BranchAddr[0] => reg_N:BranchAddr_Reg.i_D[0]
i_BranchAddr[1] => reg_N:BranchAddr_Reg.i_D[1]
i_BranchAddr[2] => reg_N:BranchAddr_Reg.i_D[2]
i_BranchAddr[3] => reg_N:BranchAddr_Reg.i_D[3]
i_BranchAddr[4] => reg_N:BranchAddr_Reg.i_D[4]
i_BranchAddr[5] => reg_N:BranchAddr_Reg.i_D[5]
i_BranchAddr[6] => reg_N:BranchAddr_Reg.i_D[6]
i_BranchAddr[7] => reg_N:BranchAddr_Reg.i_D[7]
i_BranchAddr[8] => reg_N:BranchAddr_Reg.i_D[8]
i_BranchAddr[9] => reg_N:BranchAddr_Reg.i_D[9]
i_BranchAddr[10] => reg_N:BranchAddr_Reg.i_D[10]
i_BranchAddr[11] => reg_N:BranchAddr_Reg.i_D[11]
i_BranchAddr[12] => reg_N:BranchAddr_Reg.i_D[12]
i_BranchAddr[13] => reg_N:BranchAddr_Reg.i_D[13]
i_BranchAddr[14] => reg_N:BranchAddr_Reg.i_D[14]
i_BranchAddr[15] => reg_N:BranchAddr_Reg.i_D[15]
i_BranchAddr[16] => reg_N:BranchAddr_Reg.i_D[16]
i_BranchAddr[17] => reg_N:BranchAddr_Reg.i_D[17]
i_BranchAddr[18] => reg_N:BranchAddr_Reg.i_D[18]
i_BranchAddr[19] => reg_N:BranchAddr_Reg.i_D[19]
i_BranchAddr[20] => reg_N:BranchAddr_Reg.i_D[20]
i_BranchAddr[21] => reg_N:BranchAddr_Reg.i_D[21]
i_BranchAddr[22] => reg_N:BranchAddr_Reg.i_D[22]
i_BranchAddr[23] => reg_N:BranchAddr_Reg.i_D[23]
i_BranchAddr[24] => reg_N:BranchAddr_Reg.i_D[24]
i_BranchAddr[25] => reg_N:BranchAddr_Reg.i_D[25]
i_BranchAddr[26] => reg_N:BranchAddr_Reg.i_D[26]
i_BranchAddr[27] => reg_N:BranchAddr_Reg.i_D[27]
i_BranchAddr[28] => reg_N:BranchAddr_Reg.i_D[28]
i_BranchAddr[29] => reg_N:BranchAddr_Reg.i_D[29]
i_BranchAddr[30] => reg_N:BranchAddr_Reg.i_D[30]
i_BranchAddr[31] => reg_N:BranchAddr_Reg.i_D[31]
i_ImmExt[0] => reg_N:ImmExt_Reg.i_D[0]
i_ImmExt[1] => reg_N:ImmExt_Reg.i_D[1]
i_ImmExt[2] => reg_N:ImmExt_Reg.i_D[2]
i_ImmExt[3] => reg_N:ImmExt_Reg.i_D[3]
i_ImmExt[4] => reg_N:ImmExt_Reg.i_D[4]
i_ImmExt[5] => reg_N:ImmExt_Reg.i_D[5]
i_ImmExt[6] => reg_N:ImmExt_Reg.i_D[6]
i_ImmExt[7] => reg_N:ImmExt_Reg.i_D[7]
i_ImmExt[8] => reg_N:ImmExt_Reg.i_D[8]
i_ImmExt[9] => reg_N:ImmExt_Reg.i_D[9]
i_ImmExt[10] => reg_N:ImmExt_Reg.i_D[10]
i_ImmExt[11] => reg_N:ImmExt_Reg.i_D[11]
i_ImmExt[12] => reg_N:ImmExt_Reg.i_D[12]
i_ImmExt[13] => reg_N:ImmExt_Reg.i_D[13]
i_ImmExt[14] => reg_N:ImmExt_Reg.i_D[14]
i_ImmExt[15] => reg_N:ImmExt_Reg.i_D[15]
i_ImmExt[16] => reg_N:ImmExt_Reg.i_D[16]
i_ImmExt[17] => reg_N:ImmExt_Reg.i_D[17]
i_ImmExt[18] => reg_N:ImmExt_Reg.i_D[18]
i_ImmExt[19] => reg_N:ImmExt_Reg.i_D[19]
i_ImmExt[20] => reg_N:ImmExt_Reg.i_D[20]
i_ImmExt[21] => reg_N:ImmExt_Reg.i_D[21]
i_ImmExt[22] => reg_N:ImmExt_Reg.i_D[22]
i_ImmExt[23] => reg_N:ImmExt_Reg.i_D[23]
i_ImmExt[24] => reg_N:ImmExt_Reg.i_D[24]
i_ImmExt[25] => reg_N:ImmExt_Reg.i_D[25]
i_ImmExt[26] => reg_N:ImmExt_Reg.i_D[26]
i_ImmExt[27] => reg_N:ImmExt_Reg.i_D[27]
i_ImmExt[28] => reg_N:ImmExt_Reg.i_D[28]
i_ImmExt[29] => reg_N:ImmExt_Reg.i_D[29]
i_ImmExt[30] => reg_N:ImmExt_Reg.i_D[30]
i_ImmExt[31] => reg_N:ImmExt_Reg.i_D[31]
i_CTRL_Sigs[0] => reg_N:ctrl_Reg.i_D[0]
i_CTRL_Sigs[1] => reg_N:ctrl_Reg.i_D[1]
i_CTRL_Sigs[2] => reg_N:ctrl_Reg.i_D[2]
i_CTRL_Sigs[3] => reg_N:ctrl_Reg.i_D[3]
i_CTRL_Sigs[4] => reg_N:ctrl_Reg.i_D[4]
i_CTRL_Sigs[5] => reg_N:ctrl_Reg.i_D[5]
i_CTRL_Sigs[6] => reg_N:ctrl_Reg.i_D[6]
i_CTRL_Sigs[7] => reg_N:ctrl_Reg.i_D[7]
i_CTRL_Sigs[8] => reg_N:ctrl_Reg.i_D[8]
i_CLK => reg_N:Inst_Reg.i_CLK
i_CLK => reg_N:ReadA_Reg.i_CLK
i_CLK => reg_N:ReadB_Reg.i_CLK
i_CLK => reg_N:AddrWr_Reg.i_CLK
i_CLK => reg_N:BranchAddr_Reg.i_CLK
i_CLK => reg_N:ImmExt_Reg.i_CLK
i_CLK => reg_N:ctrl_Reg.i_CLK
i_RST => reg_N:Inst_Reg.i_RST
i_RST => reg_N:ReadA_Reg.i_RST
i_RST => reg_N:ReadB_Reg.i_RST
i_RST => reg_N:AddrWr_Reg.i_RST
i_RST => reg_N:BranchAddr_Reg.i_RST
i_RST => reg_N:ImmExt_Reg.i_RST
i_RST => reg_N:ctrl_Reg.i_RST
o_Inst[0] <= reg_N:Inst_Reg.o_Q[0]
o_Inst[1] <= reg_N:Inst_Reg.o_Q[1]
o_Inst[2] <= reg_N:Inst_Reg.o_Q[2]
o_Inst[3] <= reg_N:Inst_Reg.o_Q[3]
o_Inst[4] <= reg_N:Inst_Reg.o_Q[4]
o_Inst[5] <= reg_N:Inst_Reg.o_Q[5]
o_Inst[6] <= reg_N:Inst_Reg.o_Q[6]
o_Inst[7] <= reg_N:Inst_Reg.o_Q[7]
o_Inst[8] <= reg_N:Inst_Reg.o_Q[8]
o_Inst[9] <= reg_N:Inst_Reg.o_Q[9]
o_Inst[10] <= reg_N:Inst_Reg.o_Q[10]
o_Inst[11] <= reg_N:Inst_Reg.o_Q[11]
o_Inst[12] <= reg_N:Inst_Reg.o_Q[12]
o_Inst[13] <= reg_N:Inst_Reg.o_Q[13]
o_Inst[14] <= reg_N:Inst_Reg.o_Q[14]
o_Inst[15] <= reg_N:Inst_Reg.o_Q[15]
o_Inst[16] <= reg_N:Inst_Reg.o_Q[16]
o_Inst[17] <= reg_N:Inst_Reg.o_Q[17]
o_Inst[18] <= reg_N:Inst_Reg.o_Q[18]
o_Inst[19] <= reg_N:Inst_Reg.o_Q[19]
o_Inst[20] <= reg_N:Inst_Reg.o_Q[20]
o_Inst[21] <= reg_N:Inst_Reg.o_Q[21]
o_Inst[22] <= reg_N:Inst_Reg.o_Q[22]
o_Inst[23] <= reg_N:Inst_Reg.o_Q[23]
o_Inst[24] <= reg_N:Inst_Reg.o_Q[24]
o_Inst[25] <= reg_N:Inst_Reg.o_Q[25]
o_Inst[26] <= reg_N:Inst_Reg.o_Q[26]
o_Inst[27] <= reg_N:Inst_Reg.o_Q[27]
o_Inst[28] <= reg_N:Inst_Reg.o_Q[28]
o_Inst[29] <= reg_N:Inst_Reg.o_Q[29]
o_Inst[30] <= reg_N:Inst_Reg.o_Q[30]
o_Inst[31] <= reg_N:Inst_Reg.o_Q[31]
o_ReadA[0] <= reg_N:ReadA_Reg.o_Q[0]
o_ReadA[1] <= reg_N:ReadA_Reg.o_Q[1]
o_ReadA[2] <= reg_N:ReadA_Reg.o_Q[2]
o_ReadA[3] <= reg_N:ReadA_Reg.o_Q[3]
o_ReadA[4] <= reg_N:ReadA_Reg.o_Q[4]
o_ReadA[5] <= reg_N:ReadA_Reg.o_Q[5]
o_ReadA[6] <= reg_N:ReadA_Reg.o_Q[6]
o_ReadA[7] <= reg_N:ReadA_Reg.o_Q[7]
o_ReadA[8] <= reg_N:ReadA_Reg.o_Q[8]
o_ReadA[9] <= reg_N:ReadA_Reg.o_Q[9]
o_ReadA[10] <= reg_N:ReadA_Reg.o_Q[10]
o_ReadA[11] <= reg_N:ReadA_Reg.o_Q[11]
o_ReadA[12] <= reg_N:ReadA_Reg.o_Q[12]
o_ReadA[13] <= reg_N:ReadA_Reg.o_Q[13]
o_ReadA[14] <= reg_N:ReadA_Reg.o_Q[14]
o_ReadA[15] <= reg_N:ReadA_Reg.o_Q[15]
o_ReadA[16] <= reg_N:ReadA_Reg.o_Q[16]
o_ReadA[17] <= reg_N:ReadA_Reg.o_Q[17]
o_ReadA[18] <= reg_N:ReadA_Reg.o_Q[18]
o_ReadA[19] <= reg_N:ReadA_Reg.o_Q[19]
o_ReadA[20] <= reg_N:ReadA_Reg.o_Q[20]
o_ReadA[21] <= reg_N:ReadA_Reg.o_Q[21]
o_ReadA[22] <= reg_N:ReadA_Reg.o_Q[22]
o_ReadA[23] <= reg_N:ReadA_Reg.o_Q[23]
o_ReadA[24] <= reg_N:ReadA_Reg.o_Q[24]
o_ReadA[25] <= reg_N:ReadA_Reg.o_Q[25]
o_ReadA[26] <= reg_N:ReadA_Reg.o_Q[26]
o_ReadA[27] <= reg_N:ReadA_Reg.o_Q[27]
o_ReadA[28] <= reg_N:ReadA_Reg.o_Q[28]
o_ReadA[29] <= reg_N:ReadA_Reg.o_Q[29]
o_ReadA[30] <= reg_N:ReadA_Reg.o_Q[30]
o_ReadA[31] <= reg_N:ReadA_Reg.o_Q[31]
o_ReadB[0] <= reg_N:ReadB_Reg.o_Q[0]
o_ReadB[1] <= reg_N:ReadB_Reg.o_Q[1]
o_ReadB[2] <= reg_N:ReadB_Reg.o_Q[2]
o_ReadB[3] <= reg_N:ReadB_Reg.o_Q[3]
o_ReadB[4] <= reg_N:ReadB_Reg.o_Q[4]
o_ReadB[5] <= reg_N:ReadB_Reg.o_Q[5]
o_ReadB[6] <= reg_N:ReadB_Reg.o_Q[6]
o_ReadB[7] <= reg_N:ReadB_Reg.o_Q[7]
o_ReadB[8] <= reg_N:ReadB_Reg.o_Q[8]
o_ReadB[9] <= reg_N:ReadB_Reg.o_Q[9]
o_ReadB[10] <= reg_N:ReadB_Reg.o_Q[10]
o_ReadB[11] <= reg_N:ReadB_Reg.o_Q[11]
o_ReadB[12] <= reg_N:ReadB_Reg.o_Q[12]
o_ReadB[13] <= reg_N:ReadB_Reg.o_Q[13]
o_ReadB[14] <= reg_N:ReadB_Reg.o_Q[14]
o_ReadB[15] <= reg_N:ReadB_Reg.o_Q[15]
o_ReadB[16] <= reg_N:ReadB_Reg.o_Q[16]
o_ReadB[17] <= reg_N:ReadB_Reg.o_Q[17]
o_ReadB[18] <= reg_N:ReadB_Reg.o_Q[18]
o_ReadB[19] <= reg_N:ReadB_Reg.o_Q[19]
o_ReadB[20] <= reg_N:ReadB_Reg.o_Q[20]
o_ReadB[21] <= reg_N:ReadB_Reg.o_Q[21]
o_ReadB[22] <= reg_N:ReadB_Reg.o_Q[22]
o_ReadB[23] <= reg_N:ReadB_Reg.o_Q[23]
o_ReadB[24] <= reg_N:ReadB_Reg.o_Q[24]
o_ReadB[25] <= reg_N:ReadB_Reg.o_Q[25]
o_ReadB[26] <= reg_N:ReadB_Reg.o_Q[26]
o_ReadB[27] <= reg_N:ReadB_Reg.o_Q[27]
o_ReadB[28] <= reg_N:ReadB_Reg.o_Q[28]
o_ReadB[29] <= reg_N:ReadB_Reg.o_Q[29]
o_ReadB[30] <= reg_N:ReadB_Reg.o_Q[30]
o_ReadB[31] <= reg_N:ReadB_Reg.o_Q[31]
o_WB_Addr[0] <= reg_N:AddrWr_Reg.o_Q[0]
o_WB_Addr[1] <= reg_N:AddrWr_Reg.o_Q[1]
o_WB_Addr[2] <= reg_N:AddrWr_Reg.o_Q[2]
o_WB_Addr[3] <= reg_N:AddrWr_Reg.o_Q[3]
o_WB_Addr[4] <= reg_N:AddrWr_Reg.o_Q[4]
o_BranchAddr[0] <= reg_N:BranchAddr_Reg.o_Q[0]
o_BranchAddr[1] <= reg_N:BranchAddr_Reg.o_Q[1]
o_BranchAddr[2] <= reg_N:BranchAddr_Reg.o_Q[2]
o_BranchAddr[3] <= reg_N:BranchAddr_Reg.o_Q[3]
o_BranchAddr[4] <= reg_N:BranchAddr_Reg.o_Q[4]
o_BranchAddr[5] <= reg_N:BranchAddr_Reg.o_Q[5]
o_BranchAddr[6] <= reg_N:BranchAddr_Reg.o_Q[6]
o_BranchAddr[7] <= reg_N:BranchAddr_Reg.o_Q[7]
o_BranchAddr[8] <= reg_N:BranchAddr_Reg.o_Q[8]
o_BranchAddr[9] <= reg_N:BranchAddr_Reg.o_Q[9]
o_BranchAddr[10] <= reg_N:BranchAddr_Reg.o_Q[10]
o_BranchAddr[11] <= reg_N:BranchAddr_Reg.o_Q[11]
o_BranchAddr[12] <= reg_N:BranchAddr_Reg.o_Q[12]
o_BranchAddr[13] <= reg_N:BranchAddr_Reg.o_Q[13]
o_BranchAddr[14] <= reg_N:BranchAddr_Reg.o_Q[14]
o_BranchAddr[15] <= reg_N:BranchAddr_Reg.o_Q[15]
o_BranchAddr[16] <= reg_N:BranchAddr_Reg.o_Q[16]
o_BranchAddr[17] <= reg_N:BranchAddr_Reg.o_Q[17]
o_BranchAddr[18] <= reg_N:BranchAddr_Reg.o_Q[18]
o_BranchAddr[19] <= reg_N:BranchAddr_Reg.o_Q[19]
o_BranchAddr[20] <= reg_N:BranchAddr_Reg.o_Q[20]
o_BranchAddr[21] <= reg_N:BranchAddr_Reg.o_Q[21]
o_BranchAddr[22] <= reg_N:BranchAddr_Reg.o_Q[22]
o_BranchAddr[23] <= reg_N:BranchAddr_Reg.o_Q[23]
o_BranchAddr[24] <= reg_N:BranchAddr_Reg.o_Q[24]
o_BranchAddr[25] <= reg_N:BranchAddr_Reg.o_Q[25]
o_BranchAddr[26] <= reg_N:BranchAddr_Reg.o_Q[26]
o_BranchAddr[27] <= reg_N:BranchAddr_Reg.o_Q[27]
o_BranchAddr[28] <= reg_N:BranchAddr_Reg.o_Q[28]
o_BranchAddr[29] <= reg_N:BranchAddr_Reg.o_Q[29]
o_BranchAddr[30] <= reg_N:BranchAddr_Reg.o_Q[30]
o_BranchAddr[31] <= reg_N:BranchAddr_Reg.o_Q[31]
o_ImmExt[0] <= reg_N:ImmExt_Reg.o_Q[0]
o_ImmExt[1] <= reg_N:ImmExt_Reg.o_Q[1]
o_ImmExt[2] <= reg_N:ImmExt_Reg.o_Q[2]
o_ImmExt[3] <= reg_N:ImmExt_Reg.o_Q[3]
o_ImmExt[4] <= reg_N:ImmExt_Reg.o_Q[4]
o_ImmExt[5] <= reg_N:ImmExt_Reg.o_Q[5]
o_ImmExt[6] <= reg_N:ImmExt_Reg.o_Q[6]
o_ImmExt[7] <= reg_N:ImmExt_Reg.o_Q[7]
o_ImmExt[8] <= reg_N:ImmExt_Reg.o_Q[8]
o_ImmExt[9] <= reg_N:ImmExt_Reg.o_Q[9]
o_ImmExt[10] <= reg_N:ImmExt_Reg.o_Q[10]
o_ImmExt[11] <= reg_N:ImmExt_Reg.o_Q[11]
o_ImmExt[12] <= reg_N:ImmExt_Reg.o_Q[12]
o_ImmExt[13] <= reg_N:ImmExt_Reg.o_Q[13]
o_ImmExt[14] <= reg_N:ImmExt_Reg.o_Q[14]
o_ImmExt[15] <= reg_N:ImmExt_Reg.o_Q[15]
o_ImmExt[16] <= reg_N:ImmExt_Reg.o_Q[16]
o_ImmExt[17] <= reg_N:ImmExt_Reg.o_Q[17]
o_ImmExt[18] <= reg_N:ImmExt_Reg.o_Q[18]
o_ImmExt[19] <= reg_N:ImmExt_Reg.o_Q[19]
o_ImmExt[20] <= reg_N:ImmExt_Reg.o_Q[20]
o_ImmExt[21] <= reg_N:ImmExt_Reg.o_Q[21]
o_ImmExt[22] <= reg_N:ImmExt_Reg.o_Q[22]
o_ImmExt[23] <= reg_N:ImmExt_Reg.o_Q[23]
o_ImmExt[24] <= reg_N:ImmExt_Reg.o_Q[24]
o_ImmExt[25] <= reg_N:ImmExt_Reg.o_Q[25]
o_ImmExt[26] <= reg_N:ImmExt_Reg.o_Q[26]
o_ImmExt[27] <= reg_N:ImmExt_Reg.o_Q[27]
o_ImmExt[28] <= reg_N:ImmExt_Reg.o_Q[28]
o_ImmExt[29] <= reg_N:ImmExt_Reg.o_Q[29]
o_ImmExt[30] <= reg_N:ImmExt_Reg.o_Q[30]
o_ImmExt[31] <= reg_N:ImmExt_Reg.o_Q[31]
o_CTRL_Sigs[0] <= reg_N:ctrl_Reg.o_Q[0]
o_CTRL_Sigs[1] <= reg_N:ctrl_Reg.o_Q[1]
o_CTRL_Sigs[2] <= reg_N:ctrl_Reg.o_Q[2]
o_CTRL_Sigs[3] <= reg_N:ctrl_Reg.o_Q[3]
o_CTRL_Sigs[4] <= reg_N:ctrl_Reg.o_Q[4]
o_CTRL_Sigs[5] <= reg_N:ctrl_Reg.o_Q[5]
o_CTRL_Sigs[6] <= reg_N:ctrl_Reg.o_Q[6]
o_CTRL_Sigs[7] <= reg_N:ctrl_Reg.o_Q[7]
o_CTRL_Sigs[8] <= reg_N:ctrl_Reg.o_Q[8]


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadA_Reg|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ReadB_Reg|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:AddrWr_Reg
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:AddrWr_Reg|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:BranchAddr_Reg|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ImmExt_Reg|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ctrl_Reg
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|IDEX_Reg:IDEX|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|ALUcontrol:ALUCtrl
i_func[0] => Equal1.IN5
i_func[0] => Equal2.IN4
i_func[0] => Equal3.IN5
i_func[0] => Equal4.IN4
i_func[0] => Equal5.IN5
i_func[0] => Equal6.IN3
i_func[0] => Equal7.IN4
i_func[0] => Equal8.IN5
i_func[0] => Equal9.IN5
i_func[0] => Equal10.IN2
i_func[0] => Equal11.IN3
i_func[0] => Equal12.IN5
i_func[0] => Equal13.IN2
i_func[1] => Equal1.IN4
i_func[1] => Equal2.IN5
i_func[1] => Equal3.IN4
i_func[1] => Equal4.IN3
i_func[1] => Equal5.IN3
i_func[1] => Equal6.IN2
i_func[1] => Equal7.IN3
i_func[1] => Equal8.IN4
i_func[1] => Equal9.IN2
i_func[1] => Equal10.IN5
i_func[1] => Equal11.IN5
i_func[1] => Equal12.IN4
i_func[1] => Equal13.IN5
i_func[2] => Equal1.IN3
i_func[2] => Equal2.IN3
i_func[2] => Equal3.IN3
i_func[2] => Equal4.IN2
i_func[2] => Equal5.IN2
i_func[2] => Equal6.IN5
i_func[2] => Equal7.IN2
i_func[2] => Equal8.IN3
i_func[2] => Equal9.IN4
i_func[2] => Equal10.IN1
i_func[2] => Equal11.IN2
i_func[2] => Equal12.IN2
i_func[2] => Equal13.IN4
i_func[3] => Equal1.IN2
i_func[3] => Equal2.IN2
i_func[3] => Equal3.IN2
i_func[3] => Equal4.IN1
i_func[3] => Equal5.IN1
i_func[3] => Equal6.IN1
i_func[3] => Equal7.IN5
i_func[3] => Equal8.IN1
i_func[3] => Equal9.IN1
i_func[3] => Equal10.IN4
i_func[3] => Equal11.IN1
i_func[3] => Equal12.IN1
i_func[3] => Equal13.IN1
i_func[4] => Equal1.IN1
i_func[4] => Equal2.IN1
i_func[4] => Equal3.IN1
i_func[4] => Equal4.IN0
i_func[4] => Equal5.IN0
i_func[4] => Equal6.IN0
i_func[4] => Equal7.IN1
i_func[4] => Equal8.IN0
i_func[4] => Equal9.IN0
i_func[4] => Equal10.IN0
i_func[4] => Equal11.IN0
i_func[4] => Equal12.IN0
i_func[4] => Equal13.IN0
i_func[5] => Equal1.IN0
i_func[5] => Equal2.IN0
i_func[5] => Equal3.IN0
i_func[5] => Equal4.IN5
i_func[5] => Equal5.IN4
i_func[5] => Equal6.IN4
i_func[5] => Equal7.IN0
i_func[5] => Equal8.IN2
i_func[5] => Equal9.IN3
i_func[5] => Equal10.IN3
i_func[5] => Equal11.IN4
i_func[5] => Equal12.IN3
i_func[5] => Equal13.IN3
i_opcode[0] => Equal0.IN5
i_opcode[0] => Equal16.IN4
i_opcode[0] => Equal17.IN5
i_opcode[0] => Equal18.IN3
i_opcode[0] => Equal20.IN3
i_opcode[0] => Equal21.IN5
i_opcode[0] => Equal22.IN2
i_opcode[0] => Equal23.IN5
i_opcode[0] => Equal25.IN5
i_opcode[0] => Equal27.IN5
i_opcode[1] => Equal0.IN4
i_opcode[1] => Equal16.IN3
i_opcode[1] => Equal17.IN3
i_opcode[1] => Equal18.IN5
i_opcode[1] => Equal20.IN2
i_opcode[1] => Equal21.IN2
i_opcode[1] => Equal22.IN5
i_opcode[1] => Equal23.IN4
i_opcode[1] => Equal25.IN4
i_opcode[1] => Equal27.IN4
i_opcode[2] => Equal0.IN3
i_opcode[2] => Equal14.IN3
i_opcode[2] => Equal15.IN2
i_opcode[2] => Equal16.IN2
i_opcode[2] => Equal17.IN2
i_opcode[2] => Equal18.IN2
i_opcode[2] => Equal19.IN3
i_opcode[2] => Equal20.IN5
i_opcode[2] => Equal21.IN4
i_opcode[2] => Equal22.IN4
i_opcode[2] => Equal23.IN3
i_opcode[2] => Equal24.IN2
i_opcode[2] => Equal25.IN2
i_opcode[2] => Equal26.IN1
i_opcode[2] => Equal27.IN1
i_opcode[3] => Equal0.IN2
i_opcode[3] => Equal14.IN2
i_opcode[3] => Equal15.IN3
i_opcode[3] => Equal16.IN5
i_opcode[3] => Equal17.IN4
i_opcode[3] => Equal18.IN4
i_opcode[3] => Equal19.IN2
i_opcode[3] => Equal20.IN4
i_opcode[3] => Equal21.IN3
i_opcode[3] => Equal22.IN3
i_opcode[3] => Equal23.IN2
i_opcode[3] => Equal24.IN1
i_opcode[3] => Equal25.IN1
i_opcode[3] => Equal26.IN3
i_opcode[3] => Equal27.IN3
i_opcode[4] => Equal0.IN1
i_opcode[4] => Equal14.IN1
i_opcode[4] => Equal15.IN1
i_opcode[4] => Equal16.IN1
i_opcode[4] => Equal17.IN1
i_opcode[4] => Equal18.IN1
i_opcode[4] => Equal19.IN1
i_opcode[4] => Equal20.IN1
i_opcode[4] => Equal21.IN1
i_opcode[4] => Equal22.IN1
i_opcode[4] => Equal23.IN1
i_opcode[4] => Equal24.IN0
i_opcode[4] => Equal25.IN0
i_opcode[4] => Equal26.IN0
i_opcode[4] => Equal27.IN0
i_opcode[5] => Equal0.IN0
i_opcode[5] => Equal14.IN0
i_opcode[5] => Equal15.IN0
i_opcode[5] => Equal16.IN0
i_opcode[5] => Equal17.IN0
i_opcode[5] => Equal18.IN0
i_opcode[5] => Equal19.IN0
i_opcode[5] => Equal20.IN0
i_opcode[5] => Equal21.IN0
i_opcode[5] => Equal22.IN0
i_opcode[5] => Equal23.IN0
i_opcode[5] => Equal24.IN3
i_opcode[5] => Equal25.IN3
i_opcode[5] => Equal26.IN2
i_opcode[5] => Equal27.IN2
s_out[0] <= s_out[0]$latch.DB_MAX_OUTPUT_PORT_TYPE
s_out[1] <= s_out[1]$latch.DB_MAX_OUTPUT_PORT_TYPE
s_out[2] <= s_out[2]$latch.DB_MAX_OUTPUT_PORT_TYPE
s_out[3] <= s_out[3]$latch.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc
i_S => mux2t1_df:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1_df:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1_df:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1_df:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1_df:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1_df:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1_df:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1_df:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1_df:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1_df:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1_df:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1_df:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1_df:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1_df:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1_df:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1_df:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1_df:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1_df:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1_df:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1_df:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1_df:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1_df:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1_df:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1_df:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1_df:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1_df:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1_df:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1_df:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1_df:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1_df:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1_df:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1_df:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1_df:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:0:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:1:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:2:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:3:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:4:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:5:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:6:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:7:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:8:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:9:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:10:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:11:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:12:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:13:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:14:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:15:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:16:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:17:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:18:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:19:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:20:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:21:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:22:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:23:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:24:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:25:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:26:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:27:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:28:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:29:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:30:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrc|mux2t1_df:\G_NBit_MUX:31:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift
i_S => mux2t1_df:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1_df:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1_df:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1_df:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1_df:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1_df:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1_df:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1_df:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1_df:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1_df:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1_df:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1_df:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1_df:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1_df:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1_df:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1_df:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1_df:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1_df:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1_df:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1_df:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1_df:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1_df:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1_df:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1_df:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1_df:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1_df:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1_df:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1_df:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1_df:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1_df:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1_df:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1_df:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1_df:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:0:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:1:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:2:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:3:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:4:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:5:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:6:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:7:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:8:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:9:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:10:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:11:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:12:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:13:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:14:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:15:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:16:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:17:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:18:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:19:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:20:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:21:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:22:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:23:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:24:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:25:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:26:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:27:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:28:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:29:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:30:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:ALUSrcShift|mux2t1_df:\G_NBit_MUX:31:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0
i_OP_A[0] => Mux39.IN0
i_OP_A[0] => Mux39.IN1
i_OP_A[0] => Mux39.IN2
i_OP_A[0] => Mux39.IN3
i_OP_A[0] => Mux39.IN4
i_OP_A[0] => Mux39.IN5
i_OP_A[0] => Mux39.IN6
i_OP_A[0] => Mux39.IN7
i_OP_A[0] => Mux39.IN8
i_OP_A[0] => Mux39.IN9
i_OP_A[0] => Mux39.IN10
i_OP_A[0] => Mux39.IN11
i_OP_A[0] => Mux39.IN12
i_OP_A[0] => Mux39.IN13
i_OP_A[0] => Mux39.IN14
i_OP_A[0] => and_32bit:and32.i_A[0]
i_OP_A[0] => or_32bit:or32.i_A[0]
i_OP_A[0] => add_sub_N:addSub.i_A[0]
i_OP_A[0] => xor_32bit:xor32.i_A[0]
i_OP_A[0] => replicator:repl.i_A[0]
i_OP_A[0] => nor_32bit:nor32.i_A[0]
i_OP_A[1] => Mux38.IN0
i_OP_A[1] => Mux38.IN1
i_OP_A[1] => Mux38.IN2
i_OP_A[1] => Mux38.IN3
i_OP_A[1] => Mux38.IN4
i_OP_A[1] => Mux38.IN5
i_OP_A[1] => Mux38.IN6
i_OP_A[1] => Mux38.IN7
i_OP_A[1] => Mux38.IN8
i_OP_A[1] => Mux38.IN9
i_OP_A[1] => Mux38.IN10
i_OP_A[1] => Mux38.IN11
i_OP_A[1] => Mux38.IN12
i_OP_A[1] => Mux38.IN13
i_OP_A[1] => Mux38.IN14
i_OP_A[1] => and_32bit:and32.i_A[1]
i_OP_A[1] => or_32bit:or32.i_A[1]
i_OP_A[1] => add_sub_N:addSub.i_A[1]
i_OP_A[1] => xor_32bit:xor32.i_A[1]
i_OP_A[1] => replicator:repl.i_A[1]
i_OP_A[1] => nor_32bit:nor32.i_A[1]
i_OP_A[2] => Mux37.IN0
i_OP_A[2] => Mux37.IN1
i_OP_A[2] => Mux37.IN2
i_OP_A[2] => Mux37.IN3
i_OP_A[2] => Mux37.IN4
i_OP_A[2] => Mux37.IN5
i_OP_A[2] => Mux37.IN6
i_OP_A[2] => Mux37.IN7
i_OP_A[2] => Mux37.IN8
i_OP_A[2] => Mux37.IN9
i_OP_A[2] => Mux37.IN10
i_OP_A[2] => Mux37.IN11
i_OP_A[2] => Mux37.IN12
i_OP_A[2] => Mux37.IN13
i_OP_A[2] => Mux37.IN14
i_OP_A[2] => and_32bit:and32.i_A[2]
i_OP_A[2] => or_32bit:or32.i_A[2]
i_OP_A[2] => add_sub_N:addSub.i_A[2]
i_OP_A[2] => xor_32bit:xor32.i_A[2]
i_OP_A[2] => replicator:repl.i_A[2]
i_OP_A[2] => nor_32bit:nor32.i_A[2]
i_OP_A[3] => Mux36.IN0
i_OP_A[3] => Mux36.IN1
i_OP_A[3] => Mux36.IN2
i_OP_A[3] => Mux36.IN3
i_OP_A[3] => Mux36.IN4
i_OP_A[3] => Mux36.IN5
i_OP_A[3] => Mux36.IN6
i_OP_A[3] => Mux36.IN7
i_OP_A[3] => Mux36.IN8
i_OP_A[3] => Mux36.IN9
i_OP_A[3] => Mux36.IN10
i_OP_A[3] => Mux36.IN11
i_OP_A[3] => Mux36.IN12
i_OP_A[3] => Mux36.IN13
i_OP_A[3] => Mux36.IN14
i_OP_A[3] => and_32bit:and32.i_A[3]
i_OP_A[3] => or_32bit:or32.i_A[3]
i_OP_A[3] => add_sub_N:addSub.i_A[3]
i_OP_A[3] => xor_32bit:xor32.i_A[3]
i_OP_A[3] => replicator:repl.i_A[3]
i_OP_A[3] => nor_32bit:nor32.i_A[3]
i_OP_A[4] => Mux35.IN0
i_OP_A[4] => Mux35.IN1
i_OP_A[4] => Mux35.IN2
i_OP_A[4] => Mux35.IN3
i_OP_A[4] => Mux35.IN4
i_OP_A[4] => Mux35.IN5
i_OP_A[4] => Mux35.IN6
i_OP_A[4] => Mux35.IN7
i_OP_A[4] => Mux35.IN8
i_OP_A[4] => Mux35.IN9
i_OP_A[4] => Mux35.IN10
i_OP_A[4] => Mux35.IN11
i_OP_A[4] => Mux35.IN12
i_OP_A[4] => Mux35.IN13
i_OP_A[4] => Mux35.IN14
i_OP_A[4] => and_32bit:and32.i_A[4]
i_OP_A[4] => or_32bit:or32.i_A[4]
i_OP_A[4] => add_sub_N:addSub.i_A[4]
i_OP_A[4] => xor_32bit:xor32.i_A[4]
i_OP_A[4] => replicator:repl.i_A[4]
i_OP_A[4] => nor_32bit:nor32.i_A[4]
i_OP_A[5] => Mux34.IN0
i_OP_A[5] => Mux34.IN1
i_OP_A[5] => Mux34.IN2
i_OP_A[5] => Mux34.IN3
i_OP_A[5] => Mux34.IN4
i_OP_A[5] => Mux34.IN5
i_OP_A[5] => Mux34.IN6
i_OP_A[5] => Mux34.IN7
i_OP_A[5] => Mux34.IN8
i_OP_A[5] => Mux34.IN9
i_OP_A[5] => Mux34.IN10
i_OP_A[5] => Mux34.IN11
i_OP_A[5] => Mux34.IN12
i_OP_A[5] => Mux34.IN13
i_OP_A[5] => Mux34.IN14
i_OP_A[5] => and_32bit:and32.i_A[5]
i_OP_A[5] => or_32bit:or32.i_A[5]
i_OP_A[5] => add_sub_N:addSub.i_A[5]
i_OP_A[5] => xor_32bit:xor32.i_A[5]
i_OP_A[5] => replicator:repl.i_A[5]
i_OP_A[5] => nor_32bit:nor32.i_A[5]
i_OP_A[6] => Mux33.IN0
i_OP_A[6] => Mux33.IN1
i_OP_A[6] => Mux33.IN2
i_OP_A[6] => Mux33.IN3
i_OP_A[6] => Mux33.IN4
i_OP_A[6] => Mux33.IN5
i_OP_A[6] => Mux33.IN6
i_OP_A[6] => Mux33.IN7
i_OP_A[6] => Mux33.IN8
i_OP_A[6] => Mux33.IN9
i_OP_A[6] => Mux33.IN10
i_OP_A[6] => Mux33.IN11
i_OP_A[6] => Mux33.IN12
i_OP_A[6] => Mux33.IN13
i_OP_A[6] => Mux33.IN14
i_OP_A[6] => and_32bit:and32.i_A[6]
i_OP_A[6] => or_32bit:or32.i_A[6]
i_OP_A[6] => add_sub_N:addSub.i_A[6]
i_OP_A[6] => xor_32bit:xor32.i_A[6]
i_OP_A[6] => replicator:repl.i_A[6]
i_OP_A[6] => nor_32bit:nor32.i_A[6]
i_OP_A[7] => Mux32.IN0
i_OP_A[7] => Mux32.IN1
i_OP_A[7] => Mux32.IN2
i_OP_A[7] => Mux32.IN3
i_OP_A[7] => Mux32.IN4
i_OP_A[7] => Mux32.IN5
i_OP_A[7] => Mux32.IN6
i_OP_A[7] => Mux32.IN7
i_OP_A[7] => Mux32.IN8
i_OP_A[7] => Mux32.IN9
i_OP_A[7] => Mux32.IN10
i_OP_A[7] => Mux32.IN11
i_OP_A[7] => Mux32.IN12
i_OP_A[7] => Mux32.IN13
i_OP_A[7] => Mux32.IN14
i_OP_A[7] => and_32bit:and32.i_A[7]
i_OP_A[7] => or_32bit:or32.i_A[7]
i_OP_A[7] => add_sub_N:addSub.i_A[7]
i_OP_A[7] => xor_32bit:xor32.i_A[7]
i_OP_A[7] => replicator:repl.i_A[7]
i_OP_A[7] => nor_32bit:nor32.i_A[7]
i_OP_A[8] => Mux31.IN0
i_OP_A[8] => Mux31.IN1
i_OP_A[8] => Mux31.IN2
i_OP_A[8] => Mux31.IN3
i_OP_A[8] => Mux31.IN4
i_OP_A[8] => Mux31.IN5
i_OP_A[8] => Mux31.IN6
i_OP_A[8] => Mux31.IN7
i_OP_A[8] => Mux31.IN8
i_OP_A[8] => Mux31.IN9
i_OP_A[8] => Mux31.IN10
i_OP_A[8] => Mux31.IN11
i_OP_A[8] => Mux31.IN12
i_OP_A[8] => Mux31.IN13
i_OP_A[8] => Mux31.IN14
i_OP_A[8] => and_32bit:and32.i_A[8]
i_OP_A[8] => or_32bit:or32.i_A[8]
i_OP_A[8] => add_sub_N:addSub.i_A[8]
i_OP_A[8] => xor_32bit:xor32.i_A[8]
i_OP_A[8] => replicator:repl.i_A[8]
i_OP_A[8] => nor_32bit:nor32.i_A[8]
i_OP_A[9] => Mux30.IN0
i_OP_A[9] => Mux30.IN1
i_OP_A[9] => Mux30.IN2
i_OP_A[9] => Mux30.IN3
i_OP_A[9] => Mux30.IN4
i_OP_A[9] => Mux30.IN5
i_OP_A[9] => Mux30.IN6
i_OP_A[9] => Mux30.IN7
i_OP_A[9] => Mux30.IN8
i_OP_A[9] => Mux30.IN9
i_OP_A[9] => Mux30.IN10
i_OP_A[9] => Mux30.IN11
i_OP_A[9] => Mux30.IN12
i_OP_A[9] => Mux30.IN13
i_OP_A[9] => Mux30.IN14
i_OP_A[9] => and_32bit:and32.i_A[9]
i_OP_A[9] => or_32bit:or32.i_A[9]
i_OP_A[9] => add_sub_N:addSub.i_A[9]
i_OP_A[9] => xor_32bit:xor32.i_A[9]
i_OP_A[9] => replicator:repl.i_A[9]
i_OP_A[9] => nor_32bit:nor32.i_A[9]
i_OP_A[10] => Mux29.IN0
i_OP_A[10] => Mux29.IN1
i_OP_A[10] => Mux29.IN2
i_OP_A[10] => Mux29.IN3
i_OP_A[10] => Mux29.IN4
i_OP_A[10] => Mux29.IN5
i_OP_A[10] => Mux29.IN6
i_OP_A[10] => Mux29.IN7
i_OP_A[10] => Mux29.IN8
i_OP_A[10] => Mux29.IN9
i_OP_A[10] => Mux29.IN10
i_OP_A[10] => Mux29.IN11
i_OP_A[10] => Mux29.IN12
i_OP_A[10] => Mux29.IN13
i_OP_A[10] => Mux29.IN14
i_OP_A[10] => and_32bit:and32.i_A[10]
i_OP_A[10] => or_32bit:or32.i_A[10]
i_OP_A[10] => add_sub_N:addSub.i_A[10]
i_OP_A[10] => xor_32bit:xor32.i_A[10]
i_OP_A[10] => replicator:repl.i_A[10]
i_OP_A[10] => nor_32bit:nor32.i_A[10]
i_OP_A[11] => Mux28.IN0
i_OP_A[11] => Mux28.IN1
i_OP_A[11] => Mux28.IN2
i_OP_A[11] => Mux28.IN3
i_OP_A[11] => Mux28.IN4
i_OP_A[11] => Mux28.IN5
i_OP_A[11] => Mux28.IN6
i_OP_A[11] => Mux28.IN7
i_OP_A[11] => Mux28.IN8
i_OP_A[11] => Mux28.IN9
i_OP_A[11] => Mux28.IN10
i_OP_A[11] => Mux28.IN11
i_OP_A[11] => Mux28.IN12
i_OP_A[11] => Mux28.IN13
i_OP_A[11] => Mux28.IN14
i_OP_A[11] => and_32bit:and32.i_A[11]
i_OP_A[11] => or_32bit:or32.i_A[11]
i_OP_A[11] => add_sub_N:addSub.i_A[11]
i_OP_A[11] => xor_32bit:xor32.i_A[11]
i_OP_A[11] => replicator:repl.i_A[11]
i_OP_A[11] => nor_32bit:nor32.i_A[11]
i_OP_A[12] => Mux27.IN0
i_OP_A[12] => Mux27.IN1
i_OP_A[12] => Mux27.IN2
i_OP_A[12] => Mux27.IN3
i_OP_A[12] => Mux27.IN4
i_OP_A[12] => Mux27.IN5
i_OP_A[12] => Mux27.IN6
i_OP_A[12] => Mux27.IN7
i_OP_A[12] => Mux27.IN8
i_OP_A[12] => Mux27.IN9
i_OP_A[12] => Mux27.IN10
i_OP_A[12] => Mux27.IN11
i_OP_A[12] => Mux27.IN12
i_OP_A[12] => Mux27.IN13
i_OP_A[12] => Mux27.IN14
i_OP_A[12] => and_32bit:and32.i_A[12]
i_OP_A[12] => or_32bit:or32.i_A[12]
i_OP_A[12] => add_sub_N:addSub.i_A[12]
i_OP_A[12] => xor_32bit:xor32.i_A[12]
i_OP_A[12] => replicator:repl.i_A[12]
i_OP_A[12] => nor_32bit:nor32.i_A[12]
i_OP_A[13] => Mux26.IN0
i_OP_A[13] => Mux26.IN1
i_OP_A[13] => Mux26.IN2
i_OP_A[13] => Mux26.IN3
i_OP_A[13] => Mux26.IN4
i_OP_A[13] => Mux26.IN5
i_OP_A[13] => Mux26.IN6
i_OP_A[13] => Mux26.IN7
i_OP_A[13] => Mux26.IN8
i_OP_A[13] => Mux26.IN9
i_OP_A[13] => Mux26.IN10
i_OP_A[13] => Mux26.IN11
i_OP_A[13] => Mux26.IN12
i_OP_A[13] => Mux26.IN13
i_OP_A[13] => Mux26.IN14
i_OP_A[13] => and_32bit:and32.i_A[13]
i_OP_A[13] => or_32bit:or32.i_A[13]
i_OP_A[13] => add_sub_N:addSub.i_A[13]
i_OP_A[13] => xor_32bit:xor32.i_A[13]
i_OP_A[13] => replicator:repl.i_A[13]
i_OP_A[13] => nor_32bit:nor32.i_A[13]
i_OP_A[14] => Mux25.IN0
i_OP_A[14] => Mux25.IN1
i_OP_A[14] => Mux25.IN2
i_OP_A[14] => Mux25.IN3
i_OP_A[14] => Mux25.IN4
i_OP_A[14] => Mux25.IN5
i_OP_A[14] => Mux25.IN6
i_OP_A[14] => Mux25.IN7
i_OP_A[14] => Mux25.IN8
i_OP_A[14] => Mux25.IN9
i_OP_A[14] => Mux25.IN10
i_OP_A[14] => Mux25.IN11
i_OP_A[14] => Mux25.IN12
i_OP_A[14] => Mux25.IN13
i_OP_A[14] => Mux25.IN14
i_OP_A[14] => and_32bit:and32.i_A[14]
i_OP_A[14] => or_32bit:or32.i_A[14]
i_OP_A[14] => add_sub_N:addSub.i_A[14]
i_OP_A[14] => xor_32bit:xor32.i_A[14]
i_OP_A[14] => replicator:repl.i_A[14]
i_OP_A[14] => nor_32bit:nor32.i_A[14]
i_OP_A[15] => Mux24.IN0
i_OP_A[15] => Mux24.IN1
i_OP_A[15] => Mux24.IN2
i_OP_A[15] => Mux24.IN3
i_OP_A[15] => Mux24.IN4
i_OP_A[15] => Mux24.IN5
i_OP_A[15] => Mux24.IN6
i_OP_A[15] => Mux24.IN7
i_OP_A[15] => Mux24.IN8
i_OP_A[15] => Mux24.IN9
i_OP_A[15] => Mux24.IN10
i_OP_A[15] => Mux24.IN11
i_OP_A[15] => Mux24.IN12
i_OP_A[15] => Mux24.IN13
i_OP_A[15] => Mux24.IN14
i_OP_A[15] => and_32bit:and32.i_A[15]
i_OP_A[15] => or_32bit:or32.i_A[15]
i_OP_A[15] => add_sub_N:addSub.i_A[15]
i_OP_A[15] => xor_32bit:xor32.i_A[15]
i_OP_A[15] => replicator:repl.i_A[15]
i_OP_A[15] => nor_32bit:nor32.i_A[15]
i_OP_A[16] => Mux23.IN0
i_OP_A[16] => Mux23.IN1
i_OP_A[16] => Mux23.IN2
i_OP_A[16] => Mux23.IN3
i_OP_A[16] => Mux23.IN4
i_OP_A[16] => Mux23.IN5
i_OP_A[16] => Mux23.IN6
i_OP_A[16] => Mux23.IN7
i_OP_A[16] => Mux23.IN8
i_OP_A[16] => Mux23.IN9
i_OP_A[16] => Mux23.IN10
i_OP_A[16] => Mux23.IN11
i_OP_A[16] => Mux23.IN12
i_OP_A[16] => Mux23.IN13
i_OP_A[16] => Mux23.IN14
i_OP_A[16] => and_32bit:and32.i_A[16]
i_OP_A[16] => or_32bit:or32.i_A[16]
i_OP_A[16] => add_sub_N:addSub.i_A[16]
i_OP_A[16] => xor_32bit:xor32.i_A[16]
i_OP_A[16] => replicator:repl.i_A[16]
i_OP_A[16] => nor_32bit:nor32.i_A[16]
i_OP_A[17] => Mux22.IN0
i_OP_A[17] => Mux22.IN1
i_OP_A[17] => Mux22.IN2
i_OP_A[17] => Mux22.IN3
i_OP_A[17] => Mux22.IN4
i_OP_A[17] => Mux22.IN5
i_OP_A[17] => Mux22.IN6
i_OP_A[17] => Mux22.IN7
i_OP_A[17] => Mux22.IN8
i_OP_A[17] => Mux22.IN9
i_OP_A[17] => Mux22.IN10
i_OP_A[17] => Mux22.IN11
i_OP_A[17] => Mux22.IN12
i_OP_A[17] => Mux22.IN13
i_OP_A[17] => Mux22.IN14
i_OP_A[17] => and_32bit:and32.i_A[17]
i_OP_A[17] => or_32bit:or32.i_A[17]
i_OP_A[17] => add_sub_N:addSub.i_A[17]
i_OP_A[17] => xor_32bit:xor32.i_A[17]
i_OP_A[17] => replicator:repl.i_A[17]
i_OP_A[17] => nor_32bit:nor32.i_A[17]
i_OP_A[18] => Mux21.IN0
i_OP_A[18] => Mux21.IN1
i_OP_A[18] => Mux21.IN2
i_OP_A[18] => Mux21.IN3
i_OP_A[18] => Mux21.IN4
i_OP_A[18] => Mux21.IN5
i_OP_A[18] => Mux21.IN6
i_OP_A[18] => Mux21.IN7
i_OP_A[18] => Mux21.IN8
i_OP_A[18] => Mux21.IN9
i_OP_A[18] => Mux21.IN10
i_OP_A[18] => Mux21.IN11
i_OP_A[18] => Mux21.IN12
i_OP_A[18] => Mux21.IN13
i_OP_A[18] => Mux21.IN14
i_OP_A[18] => and_32bit:and32.i_A[18]
i_OP_A[18] => or_32bit:or32.i_A[18]
i_OP_A[18] => add_sub_N:addSub.i_A[18]
i_OP_A[18] => xor_32bit:xor32.i_A[18]
i_OP_A[18] => replicator:repl.i_A[18]
i_OP_A[18] => nor_32bit:nor32.i_A[18]
i_OP_A[19] => Mux20.IN0
i_OP_A[19] => Mux20.IN1
i_OP_A[19] => Mux20.IN2
i_OP_A[19] => Mux20.IN3
i_OP_A[19] => Mux20.IN4
i_OP_A[19] => Mux20.IN5
i_OP_A[19] => Mux20.IN6
i_OP_A[19] => Mux20.IN7
i_OP_A[19] => Mux20.IN8
i_OP_A[19] => Mux20.IN9
i_OP_A[19] => Mux20.IN10
i_OP_A[19] => Mux20.IN11
i_OP_A[19] => Mux20.IN12
i_OP_A[19] => Mux20.IN13
i_OP_A[19] => Mux20.IN14
i_OP_A[19] => and_32bit:and32.i_A[19]
i_OP_A[19] => or_32bit:or32.i_A[19]
i_OP_A[19] => add_sub_N:addSub.i_A[19]
i_OP_A[19] => xor_32bit:xor32.i_A[19]
i_OP_A[19] => replicator:repl.i_A[19]
i_OP_A[19] => nor_32bit:nor32.i_A[19]
i_OP_A[20] => Mux19.IN0
i_OP_A[20] => Mux19.IN1
i_OP_A[20] => Mux19.IN2
i_OP_A[20] => Mux19.IN3
i_OP_A[20] => Mux19.IN4
i_OP_A[20] => Mux19.IN5
i_OP_A[20] => Mux19.IN6
i_OP_A[20] => Mux19.IN7
i_OP_A[20] => Mux19.IN8
i_OP_A[20] => Mux19.IN9
i_OP_A[20] => Mux19.IN10
i_OP_A[20] => Mux19.IN11
i_OP_A[20] => Mux19.IN12
i_OP_A[20] => Mux19.IN13
i_OP_A[20] => Mux19.IN14
i_OP_A[20] => and_32bit:and32.i_A[20]
i_OP_A[20] => or_32bit:or32.i_A[20]
i_OP_A[20] => add_sub_N:addSub.i_A[20]
i_OP_A[20] => xor_32bit:xor32.i_A[20]
i_OP_A[20] => replicator:repl.i_A[20]
i_OP_A[20] => nor_32bit:nor32.i_A[20]
i_OP_A[21] => Mux18.IN0
i_OP_A[21] => Mux18.IN1
i_OP_A[21] => Mux18.IN2
i_OP_A[21] => Mux18.IN3
i_OP_A[21] => Mux18.IN4
i_OP_A[21] => Mux18.IN5
i_OP_A[21] => Mux18.IN6
i_OP_A[21] => Mux18.IN7
i_OP_A[21] => Mux18.IN8
i_OP_A[21] => Mux18.IN9
i_OP_A[21] => Mux18.IN10
i_OP_A[21] => Mux18.IN11
i_OP_A[21] => Mux18.IN12
i_OP_A[21] => Mux18.IN13
i_OP_A[21] => Mux18.IN14
i_OP_A[21] => and_32bit:and32.i_A[21]
i_OP_A[21] => or_32bit:or32.i_A[21]
i_OP_A[21] => add_sub_N:addSub.i_A[21]
i_OP_A[21] => xor_32bit:xor32.i_A[21]
i_OP_A[21] => replicator:repl.i_A[21]
i_OP_A[21] => nor_32bit:nor32.i_A[21]
i_OP_A[22] => Mux17.IN0
i_OP_A[22] => Mux17.IN1
i_OP_A[22] => Mux17.IN2
i_OP_A[22] => Mux17.IN3
i_OP_A[22] => Mux17.IN4
i_OP_A[22] => Mux17.IN5
i_OP_A[22] => Mux17.IN6
i_OP_A[22] => Mux17.IN7
i_OP_A[22] => Mux17.IN8
i_OP_A[22] => Mux17.IN9
i_OP_A[22] => Mux17.IN10
i_OP_A[22] => Mux17.IN11
i_OP_A[22] => Mux17.IN12
i_OP_A[22] => Mux17.IN13
i_OP_A[22] => Mux17.IN14
i_OP_A[22] => and_32bit:and32.i_A[22]
i_OP_A[22] => or_32bit:or32.i_A[22]
i_OP_A[22] => add_sub_N:addSub.i_A[22]
i_OP_A[22] => xor_32bit:xor32.i_A[22]
i_OP_A[22] => replicator:repl.i_A[22]
i_OP_A[22] => nor_32bit:nor32.i_A[22]
i_OP_A[23] => Mux16.IN0
i_OP_A[23] => Mux16.IN1
i_OP_A[23] => Mux16.IN2
i_OP_A[23] => Mux16.IN3
i_OP_A[23] => Mux16.IN4
i_OP_A[23] => Mux16.IN5
i_OP_A[23] => Mux16.IN6
i_OP_A[23] => Mux16.IN7
i_OP_A[23] => Mux16.IN8
i_OP_A[23] => Mux16.IN9
i_OP_A[23] => Mux16.IN10
i_OP_A[23] => Mux16.IN11
i_OP_A[23] => Mux16.IN12
i_OP_A[23] => Mux16.IN13
i_OP_A[23] => Mux16.IN14
i_OP_A[23] => and_32bit:and32.i_A[23]
i_OP_A[23] => or_32bit:or32.i_A[23]
i_OP_A[23] => add_sub_N:addSub.i_A[23]
i_OP_A[23] => xor_32bit:xor32.i_A[23]
i_OP_A[23] => replicator:repl.i_A[23]
i_OP_A[23] => nor_32bit:nor32.i_A[23]
i_OP_A[24] => Mux15.IN0
i_OP_A[24] => Mux15.IN1
i_OP_A[24] => Mux15.IN2
i_OP_A[24] => Mux15.IN3
i_OP_A[24] => Mux15.IN4
i_OP_A[24] => Mux15.IN5
i_OP_A[24] => Mux15.IN6
i_OP_A[24] => Mux15.IN7
i_OP_A[24] => Mux15.IN8
i_OP_A[24] => Mux15.IN9
i_OP_A[24] => Mux15.IN10
i_OP_A[24] => Mux15.IN11
i_OP_A[24] => Mux15.IN12
i_OP_A[24] => Mux15.IN13
i_OP_A[24] => Mux15.IN14
i_OP_A[24] => and_32bit:and32.i_A[24]
i_OP_A[24] => or_32bit:or32.i_A[24]
i_OP_A[24] => add_sub_N:addSub.i_A[24]
i_OP_A[24] => xor_32bit:xor32.i_A[24]
i_OP_A[24] => replicator:repl.i_A[24]
i_OP_A[24] => nor_32bit:nor32.i_A[24]
i_OP_A[25] => Mux14.IN0
i_OP_A[25] => Mux14.IN1
i_OP_A[25] => Mux14.IN2
i_OP_A[25] => Mux14.IN3
i_OP_A[25] => Mux14.IN4
i_OP_A[25] => Mux14.IN5
i_OP_A[25] => Mux14.IN6
i_OP_A[25] => Mux14.IN7
i_OP_A[25] => Mux14.IN8
i_OP_A[25] => Mux14.IN9
i_OP_A[25] => Mux14.IN10
i_OP_A[25] => Mux14.IN11
i_OP_A[25] => Mux14.IN12
i_OP_A[25] => Mux14.IN13
i_OP_A[25] => Mux14.IN14
i_OP_A[25] => and_32bit:and32.i_A[25]
i_OP_A[25] => or_32bit:or32.i_A[25]
i_OP_A[25] => add_sub_N:addSub.i_A[25]
i_OP_A[25] => xor_32bit:xor32.i_A[25]
i_OP_A[25] => replicator:repl.i_A[25]
i_OP_A[25] => nor_32bit:nor32.i_A[25]
i_OP_A[26] => Mux13.IN0
i_OP_A[26] => Mux13.IN1
i_OP_A[26] => Mux13.IN2
i_OP_A[26] => Mux13.IN3
i_OP_A[26] => Mux13.IN4
i_OP_A[26] => Mux13.IN5
i_OP_A[26] => Mux13.IN6
i_OP_A[26] => Mux13.IN7
i_OP_A[26] => Mux13.IN8
i_OP_A[26] => Mux13.IN9
i_OP_A[26] => Mux13.IN10
i_OP_A[26] => Mux13.IN11
i_OP_A[26] => Mux13.IN12
i_OP_A[26] => Mux13.IN13
i_OP_A[26] => Mux13.IN14
i_OP_A[26] => and_32bit:and32.i_A[26]
i_OP_A[26] => or_32bit:or32.i_A[26]
i_OP_A[26] => add_sub_N:addSub.i_A[26]
i_OP_A[26] => xor_32bit:xor32.i_A[26]
i_OP_A[26] => replicator:repl.i_A[26]
i_OP_A[26] => nor_32bit:nor32.i_A[26]
i_OP_A[27] => Mux12.IN0
i_OP_A[27] => Mux12.IN1
i_OP_A[27] => Mux12.IN2
i_OP_A[27] => Mux12.IN3
i_OP_A[27] => Mux12.IN4
i_OP_A[27] => Mux12.IN5
i_OP_A[27] => Mux12.IN6
i_OP_A[27] => Mux12.IN7
i_OP_A[27] => Mux12.IN8
i_OP_A[27] => Mux12.IN9
i_OP_A[27] => Mux12.IN10
i_OP_A[27] => Mux12.IN11
i_OP_A[27] => Mux12.IN12
i_OP_A[27] => Mux12.IN13
i_OP_A[27] => Mux12.IN14
i_OP_A[27] => and_32bit:and32.i_A[27]
i_OP_A[27] => or_32bit:or32.i_A[27]
i_OP_A[27] => add_sub_N:addSub.i_A[27]
i_OP_A[27] => xor_32bit:xor32.i_A[27]
i_OP_A[27] => replicator:repl.i_A[27]
i_OP_A[27] => nor_32bit:nor32.i_A[27]
i_OP_A[28] => Mux11.IN0
i_OP_A[28] => Mux11.IN1
i_OP_A[28] => Mux11.IN2
i_OP_A[28] => Mux11.IN3
i_OP_A[28] => Mux11.IN4
i_OP_A[28] => Mux11.IN5
i_OP_A[28] => Mux11.IN6
i_OP_A[28] => Mux11.IN7
i_OP_A[28] => Mux11.IN8
i_OP_A[28] => Mux11.IN9
i_OP_A[28] => Mux11.IN10
i_OP_A[28] => Mux11.IN11
i_OP_A[28] => Mux11.IN12
i_OP_A[28] => Mux11.IN13
i_OP_A[28] => Mux11.IN14
i_OP_A[28] => and_32bit:and32.i_A[28]
i_OP_A[28] => or_32bit:or32.i_A[28]
i_OP_A[28] => add_sub_N:addSub.i_A[28]
i_OP_A[28] => xor_32bit:xor32.i_A[28]
i_OP_A[28] => replicator:repl.i_A[28]
i_OP_A[28] => nor_32bit:nor32.i_A[28]
i_OP_A[29] => Mux10.IN0
i_OP_A[29] => Mux10.IN1
i_OP_A[29] => Mux10.IN2
i_OP_A[29] => Mux10.IN3
i_OP_A[29] => Mux10.IN4
i_OP_A[29] => Mux10.IN5
i_OP_A[29] => Mux10.IN6
i_OP_A[29] => Mux10.IN7
i_OP_A[29] => Mux10.IN8
i_OP_A[29] => Mux10.IN9
i_OP_A[29] => Mux10.IN10
i_OP_A[29] => Mux10.IN11
i_OP_A[29] => Mux10.IN12
i_OP_A[29] => Mux10.IN13
i_OP_A[29] => Mux10.IN14
i_OP_A[29] => and_32bit:and32.i_A[29]
i_OP_A[29] => or_32bit:or32.i_A[29]
i_OP_A[29] => add_sub_N:addSub.i_A[29]
i_OP_A[29] => xor_32bit:xor32.i_A[29]
i_OP_A[29] => replicator:repl.i_A[29]
i_OP_A[29] => nor_32bit:nor32.i_A[29]
i_OP_A[30] => Mux9.IN0
i_OP_A[30] => Mux9.IN1
i_OP_A[30] => Mux9.IN2
i_OP_A[30] => Mux9.IN3
i_OP_A[30] => Mux9.IN4
i_OP_A[30] => Mux9.IN5
i_OP_A[30] => Mux9.IN6
i_OP_A[30] => Mux9.IN7
i_OP_A[30] => Mux9.IN8
i_OP_A[30] => Mux9.IN9
i_OP_A[30] => Mux9.IN10
i_OP_A[30] => Mux9.IN11
i_OP_A[30] => Mux9.IN12
i_OP_A[30] => Mux9.IN13
i_OP_A[30] => Mux9.IN14
i_OP_A[30] => and_32bit:and32.i_A[30]
i_OP_A[30] => or_32bit:or32.i_A[30]
i_OP_A[30] => add_sub_N:addSub.i_A[30]
i_OP_A[30] => xor_32bit:xor32.i_A[30]
i_OP_A[30] => replicator:repl.i_A[30]
i_OP_A[30] => nor_32bit:nor32.i_A[30]
i_OP_A[31] => Mux8.IN0
i_OP_A[31] => Mux8.IN1
i_OP_A[31] => Mux8.IN2
i_OP_A[31] => Mux8.IN3
i_OP_A[31] => Mux8.IN4
i_OP_A[31] => Mux8.IN5
i_OP_A[31] => Mux8.IN6
i_OP_A[31] => Mux8.IN7
i_OP_A[31] => Mux8.IN8
i_OP_A[31] => Mux8.IN9
i_OP_A[31] => Mux8.IN10
i_OP_A[31] => Mux8.IN11
i_OP_A[31] => Mux8.IN12
i_OP_A[31] => Mux8.IN13
i_OP_A[31] => Mux8.IN14
i_OP_A[31] => and_32bit:and32.i_A[31]
i_OP_A[31] => or_32bit:or32.i_A[31]
i_OP_A[31] => add_sub_N:addSub.i_A[31]
i_OP_A[31] => xor_32bit:xor32.i_A[31]
i_OP_A[31] => replicator:repl.i_A[31]
i_OP_A[31] => nor_32bit:nor32.i_A[31]
i_OP_B[0] => Mux39.IN15
i_OP_B[0] => and_32bit:and32.i_B[0]
i_OP_B[0] => or_32bit:or32.i_B[0]
i_OP_B[0] => add_sub_N:addSub.i_B[0]
i_OP_B[0] => xor_32bit:xor32.i_B[0]
i_OP_B[0] => replicator:repl.i_Byte[0]
i_OP_B[0] => nor_32bit:nor32.i_B[0]
i_OP_B[1] => Mux38.IN15
i_OP_B[1] => and_32bit:and32.i_B[1]
i_OP_B[1] => or_32bit:or32.i_B[1]
i_OP_B[1] => add_sub_N:addSub.i_B[1]
i_OP_B[1] => xor_32bit:xor32.i_B[1]
i_OP_B[1] => replicator:repl.i_Byte[1]
i_OP_B[1] => nor_32bit:nor32.i_B[1]
i_OP_B[2] => Mux37.IN15
i_OP_B[2] => and_32bit:and32.i_B[2]
i_OP_B[2] => or_32bit:or32.i_B[2]
i_OP_B[2] => add_sub_N:addSub.i_B[2]
i_OP_B[2] => xor_32bit:xor32.i_B[2]
i_OP_B[2] => nor_32bit:nor32.i_B[2]
i_OP_B[3] => Mux36.IN15
i_OP_B[3] => and_32bit:and32.i_B[3]
i_OP_B[3] => or_32bit:or32.i_B[3]
i_OP_B[3] => add_sub_N:addSub.i_B[3]
i_OP_B[3] => xor_32bit:xor32.i_B[3]
i_OP_B[3] => nor_32bit:nor32.i_B[3]
i_OP_B[4] => Mux35.IN15
i_OP_B[4] => and_32bit:and32.i_B[4]
i_OP_B[4] => or_32bit:or32.i_B[4]
i_OP_B[4] => add_sub_N:addSub.i_B[4]
i_OP_B[4] => xor_32bit:xor32.i_B[4]
i_OP_B[4] => nor_32bit:nor32.i_B[4]
i_OP_B[5] => Mux34.IN15
i_OP_B[5] => and_32bit:and32.i_B[5]
i_OP_B[5] => or_32bit:or32.i_B[5]
i_OP_B[5] => add_sub_N:addSub.i_B[5]
i_OP_B[5] => xor_32bit:xor32.i_B[5]
i_OP_B[5] => nor_32bit:nor32.i_B[5]
i_OP_B[6] => Mux4.IN1
i_OP_B[6] => Mux4.IN2
i_OP_B[6] => Mux4.IN3
i_OP_B[6] => Mux4.IN4
i_OP_B[6] => Mux4.IN5
i_OP_B[6] => Mux4.IN6
i_OP_B[6] => Mux4.IN7
i_OP_B[6] => Mux4.IN8
i_OP_B[6] => Mux4.IN9
i_OP_B[6] => Mux4.IN10
i_OP_B[6] => Mux4.IN11
i_OP_B[6] => Mux4.IN12
i_OP_B[6] => Mux4.IN13
i_OP_B[6] => Mux4.IN14
i_OP_B[6] => Mux4.IN15
i_OP_B[6] => Mux33.IN15
i_OP_B[6] => and_32bit:and32.i_B[6]
i_OP_B[6] => or_32bit:or32.i_B[6]
i_OP_B[6] => add_sub_N:addSub.i_B[6]
i_OP_B[6] => xor_32bit:xor32.i_B[6]
i_OP_B[6] => nor_32bit:nor32.i_B[6]
i_OP_B[7] => Mux3.IN1
i_OP_B[7] => Mux3.IN2
i_OP_B[7] => Mux3.IN3
i_OP_B[7] => Mux3.IN4
i_OP_B[7] => Mux3.IN5
i_OP_B[7] => Mux3.IN6
i_OP_B[7] => Mux3.IN7
i_OP_B[7] => Mux3.IN8
i_OP_B[7] => Mux3.IN9
i_OP_B[7] => Mux3.IN10
i_OP_B[7] => Mux3.IN11
i_OP_B[7] => Mux3.IN12
i_OP_B[7] => Mux3.IN13
i_OP_B[7] => Mux3.IN14
i_OP_B[7] => Mux3.IN15
i_OP_B[7] => Mux32.IN15
i_OP_B[7] => and_32bit:and32.i_B[7]
i_OP_B[7] => or_32bit:or32.i_B[7]
i_OP_B[7] => add_sub_N:addSub.i_B[7]
i_OP_B[7] => xor_32bit:xor32.i_B[7]
i_OP_B[7] => nor_32bit:nor32.i_B[7]
i_OP_B[8] => Mux2.IN1
i_OP_B[8] => Mux2.IN2
i_OP_B[8] => Mux2.IN3
i_OP_B[8] => Mux2.IN4
i_OP_B[8] => Mux2.IN5
i_OP_B[8] => Mux2.IN6
i_OP_B[8] => Mux2.IN7
i_OP_B[8] => Mux2.IN8
i_OP_B[8] => Mux2.IN9
i_OP_B[8] => Mux2.IN10
i_OP_B[8] => Mux2.IN11
i_OP_B[8] => Mux2.IN12
i_OP_B[8] => Mux2.IN13
i_OP_B[8] => Mux2.IN14
i_OP_B[8] => Mux2.IN15
i_OP_B[8] => Mux31.IN15
i_OP_B[8] => and_32bit:and32.i_B[8]
i_OP_B[8] => or_32bit:or32.i_B[8]
i_OP_B[8] => add_sub_N:addSub.i_B[8]
i_OP_B[8] => xor_32bit:xor32.i_B[8]
i_OP_B[8] => nor_32bit:nor32.i_B[8]
i_OP_B[9] => Mux1.IN1
i_OP_B[9] => Mux1.IN2
i_OP_B[9] => Mux1.IN3
i_OP_B[9] => Mux1.IN4
i_OP_B[9] => Mux1.IN5
i_OP_B[9] => Mux1.IN6
i_OP_B[9] => Mux1.IN7
i_OP_B[9] => Mux1.IN8
i_OP_B[9] => Mux1.IN9
i_OP_B[9] => Mux1.IN10
i_OP_B[9] => Mux1.IN11
i_OP_B[9] => Mux1.IN12
i_OP_B[9] => Mux1.IN13
i_OP_B[9] => Mux1.IN14
i_OP_B[9] => Mux1.IN15
i_OP_B[9] => Mux30.IN15
i_OP_B[9] => and_32bit:and32.i_B[9]
i_OP_B[9] => or_32bit:or32.i_B[9]
i_OP_B[9] => add_sub_N:addSub.i_B[9]
i_OP_B[9] => xor_32bit:xor32.i_B[9]
i_OP_B[9] => nor_32bit:nor32.i_B[9]
i_OP_B[10] => Mux0.IN1
i_OP_B[10] => Mux0.IN2
i_OP_B[10] => Mux0.IN3
i_OP_B[10] => Mux0.IN4
i_OP_B[10] => Mux0.IN5
i_OP_B[10] => Mux0.IN6
i_OP_B[10] => Mux0.IN7
i_OP_B[10] => Mux0.IN8
i_OP_B[10] => Mux0.IN9
i_OP_B[10] => Mux0.IN10
i_OP_B[10] => Mux0.IN11
i_OP_B[10] => Mux0.IN12
i_OP_B[10] => Mux0.IN13
i_OP_B[10] => Mux0.IN14
i_OP_B[10] => Mux0.IN15
i_OP_B[10] => Mux29.IN15
i_OP_B[10] => and_32bit:and32.i_B[10]
i_OP_B[10] => or_32bit:or32.i_B[10]
i_OP_B[10] => add_sub_N:addSub.i_B[10]
i_OP_B[10] => xor_32bit:xor32.i_B[10]
i_OP_B[10] => nor_32bit:nor32.i_B[10]
i_OP_B[11] => Mux28.IN15
i_OP_B[11] => and_32bit:and32.i_B[11]
i_OP_B[11] => or_32bit:or32.i_B[11]
i_OP_B[11] => add_sub_N:addSub.i_B[11]
i_OP_B[11] => xor_32bit:xor32.i_B[11]
i_OP_B[11] => nor_32bit:nor32.i_B[11]
i_OP_B[12] => Mux27.IN15
i_OP_B[12] => and_32bit:and32.i_B[12]
i_OP_B[12] => or_32bit:or32.i_B[12]
i_OP_B[12] => add_sub_N:addSub.i_B[12]
i_OP_B[12] => xor_32bit:xor32.i_B[12]
i_OP_B[12] => nor_32bit:nor32.i_B[12]
i_OP_B[13] => Mux26.IN15
i_OP_B[13] => and_32bit:and32.i_B[13]
i_OP_B[13] => or_32bit:or32.i_B[13]
i_OP_B[13] => add_sub_N:addSub.i_B[13]
i_OP_B[13] => xor_32bit:xor32.i_B[13]
i_OP_B[13] => nor_32bit:nor32.i_B[13]
i_OP_B[14] => Mux25.IN15
i_OP_B[14] => and_32bit:and32.i_B[14]
i_OP_B[14] => or_32bit:or32.i_B[14]
i_OP_B[14] => add_sub_N:addSub.i_B[14]
i_OP_B[14] => xor_32bit:xor32.i_B[14]
i_OP_B[14] => nor_32bit:nor32.i_B[14]
i_OP_B[15] => Mux24.IN15
i_OP_B[15] => and_32bit:and32.i_B[15]
i_OP_B[15] => or_32bit:or32.i_B[15]
i_OP_B[15] => add_sub_N:addSub.i_B[15]
i_OP_B[15] => xor_32bit:xor32.i_B[15]
i_OP_B[15] => nor_32bit:nor32.i_B[15]
i_OP_B[16] => Mux23.IN15
i_OP_B[16] => and_32bit:and32.i_B[16]
i_OP_B[16] => or_32bit:or32.i_B[16]
i_OP_B[16] => add_sub_N:addSub.i_B[16]
i_OP_B[16] => xor_32bit:xor32.i_B[16]
i_OP_B[16] => nor_32bit:nor32.i_B[16]
i_OP_B[17] => Mux22.IN15
i_OP_B[17] => and_32bit:and32.i_B[17]
i_OP_B[17] => or_32bit:or32.i_B[17]
i_OP_B[17] => add_sub_N:addSub.i_B[17]
i_OP_B[17] => xor_32bit:xor32.i_B[17]
i_OP_B[17] => nor_32bit:nor32.i_B[17]
i_OP_B[18] => Mux21.IN15
i_OP_B[18] => and_32bit:and32.i_B[18]
i_OP_B[18] => or_32bit:or32.i_B[18]
i_OP_B[18] => add_sub_N:addSub.i_B[18]
i_OP_B[18] => xor_32bit:xor32.i_B[18]
i_OP_B[18] => nor_32bit:nor32.i_B[18]
i_OP_B[19] => Mux20.IN15
i_OP_B[19] => and_32bit:and32.i_B[19]
i_OP_B[19] => or_32bit:or32.i_B[19]
i_OP_B[19] => add_sub_N:addSub.i_B[19]
i_OP_B[19] => xor_32bit:xor32.i_B[19]
i_OP_B[19] => nor_32bit:nor32.i_B[19]
i_OP_B[20] => Mux19.IN15
i_OP_B[20] => and_32bit:and32.i_B[20]
i_OP_B[20] => or_32bit:or32.i_B[20]
i_OP_B[20] => add_sub_N:addSub.i_B[20]
i_OP_B[20] => xor_32bit:xor32.i_B[20]
i_OP_B[20] => nor_32bit:nor32.i_B[20]
i_OP_B[21] => Mux18.IN15
i_OP_B[21] => and_32bit:and32.i_B[21]
i_OP_B[21] => or_32bit:or32.i_B[21]
i_OP_B[21] => add_sub_N:addSub.i_B[21]
i_OP_B[21] => xor_32bit:xor32.i_B[21]
i_OP_B[21] => nor_32bit:nor32.i_B[21]
i_OP_B[22] => Mux17.IN15
i_OP_B[22] => and_32bit:and32.i_B[22]
i_OP_B[22] => or_32bit:or32.i_B[22]
i_OP_B[22] => add_sub_N:addSub.i_B[22]
i_OP_B[22] => xor_32bit:xor32.i_B[22]
i_OP_B[22] => nor_32bit:nor32.i_B[22]
i_OP_B[23] => Mux16.IN15
i_OP_B[23] => and_32bit:and32.i_B[23]
i_OP_B[23] => or_32bit:or32.i_B[23]
i_OP_B[23] => add_sub_N:addSub.i_B[23]
i_OP_B[23] => xor_32bit:xor32.i_B[23]
i_OP_B[23] => nor_32bit:nor32.i_B[23]
i_OP_B[24] => Mux15.IN15
i_OP_B[24] => and_32bit:and32.i_B[24]
i_OP_B[24] => or_32bit:or32.i_B[24]
i_OP_B[24] => add_sub_N:addSub.i_B[24]
i_OP_B[24] => xor_32bit:xor32.i_B[24]
i_OP_B[24] => nor_32bit:nor32.i_B[24]
i_OP_B[25] => Mux14.IN15
i_OP_B[25] => and_32bit:and32.i_B[25]
i_OP_B[25] => or_32bit:or32.i_B[25]
i_OP_B[25] => add_sub_N:addSub.i_B[25]
i_OP_B[25] => xor_32bit:xor32.i_B[25]
i_OP_B[25] => nor_32bit:nor32.i_B[25]
i_OP_B[26] => Mux13.IN15
i_OP_B[26] => and_32bit:and32.i_B[26]
i_OP_B[26] => or_32bit:or32.i_B[26]
i_OP_B[26] => add_sub_N:addSub.i_B[26]
i_OP_B[26] => xor_32bit:xor32.i_B[26]
i_OP_B[26] => nor_32bit:nor32.i_B[26]
i_OP_B[27] => Mux12.IN15
i_OP_B[27] => and_32bit:and32.i_B[27]
i_OP_B[27] => or_32bit:or32.i_B[27]
i_OP_B[27] => add_sub_N:addSub.i_B[27]
i_OP_B[27] => xor_32bit:xor32.i_B[27]
i_OP_B[27] => nor_32bit:nor32.i_B[27]
i_OP_B[28] => Mux11.IN15
i_OP_B[28] => and_32bit:and32.i_B[28]
i_OP_B[28] => or_32bit:or32.i_B[28]
i_OP_B[28] => add_sub_N:addSub.i_B[28]
i_OP_B[28] => xor_32bit:xor32.i_B[28]
i_OP_B[28] => nor_32bit:nor32.i_B[28]
i_OP_B[29] => Mux10.IN15
i_OP_B[29] => and_32bit:and32.i_B[29]
i_OP_B[29] => or_32bit:or32.i_B[29]
i_OP_B[29] => add_sub_N:addSub.i_B[29]
i_OP_B[29] => xor_32bit:xor32.i_B[29]
i_OP_B[29] => nor_32bit:nor32.i_B[29]
i_OP_B[30] => Mux9.IN15
i_OP_B[30] => and_32bit:and32.i_B[30]
i_OP_B[30] => or_32bit:or32.i_B[30]
i_OP_B[30] => add_sub_N:addSub.i_B[30]
i_OP_B[30] => xor_32bit:xor32.i_B[30]
i_OP_B[30] => nor_32bit:nor32.i_B[30]
i_OP_B[31] => Mux8.IN15
i_OP_B[31] => and_32bit:and32.i_B[31]
i_OP_B[31] => or_32bit:or32.i_B[31]
i_OP_B[31] => add_sub_N:addSub.i_B[31]
i_OP_B[31] => xor_32bit:xor32.i_B[31]
i_OP_B[31] => nor_32bit:nor32.i_B[31]
i_ALUCTRL[0] => Mux0.IN19
i_ALUCTRL[0] => Mux1.IN19
i_ALUCTRL[0] => Mux2.IN19
i_ALUCTRL[0] => Mux3.IN19
i_ALUCTRL[0] => Mux4.IN19
i_ALUCTRL[0] => Mux5.IN19
i_ALUCTRL[0] => Mux6.IN19
i_ALUCTRL[0] => Mux7.IN19
i_ALUCTRL[0] => Mux8.IN19
i_ALUCTRL[0] => Mux9.IN19
i_ALUCTRL[0] => Mux10.IN19
i_ALUCTRL[0] => Mux11.IN19
i_ALUCTRL[0] => Mux12.IN19
i_ALUCTRL[0] => Mux13.IN19
i_ALUCTRL[0] => Mux14.IN19
i_ALUCTRL[0] => Mux15.IN19
i_ALUCTRL[0] => Mux16.IN19
i_ALUCTRL[0] => Mux17.IN19
i_ALUCTRL[0] => Mux18.IN19
i_ALUCTRL[0] => Mux19.IN19
i_ALUCTRL[0] => Mux20.IN19
i_ALUCTRL[0] => Mux21.IN19
i_ALUCTRL[0] => Mux22.IN19
i_ALUCTRL[0] => Mux23.IN19
i_ALUCTRL[0] => Mux24.IN19
i_ALUCTRL[0] => Mux25.IN19
i_ALUCTRL[0] => Mux26.IN19
i_ALUCTRL[0] => Mux27.IN19
i_ALUCTRL[0] => Mux28.IN19
i_ALUCTRL[0] => Mux29.IN19
i_ALUCTRL[0] => Mux30.IN19
i_ALUCTRL[0] => Mux31.IN19
i_ALUCTRL[0] => Mux32.IN19
i_ALUCTRL[0] => Mux33.IN19
i_ALUCTRL[0] => Mux34.IN19
i_ALUCTRL[0] => Mux35.IN19
i_ALUCTRL[0] => Mux36.IN19
i_ALUCTRL[0] => Mux37.IN19
i_ALUCTRL[0] => Mux38.IN19
i_ALUCTRL[0] => Mux39.IN19
i_ALUCTRL[0] => Mux40.IN6
i_ALUCTRL[0] => Mux41.IN6
i_ALUCTRL[0] => Mux42.IN6
i_ALUCTRL[0] => Mux43.IN6
i_ALUCTRL[0] => Mux44.IN6
i_ALUCTRL[0] => Mux45.IN6
i_ALUCTRL[0] => Mux46.IN6
i_ALUCTRL[0] => Mux47.IN6
i_ALUCTRL[0] => Mux48.IN6
i_ALUCTRL[0] => Mux49.IN6
i_ALUCTRL[0] => Mux50.IN6
i_ALUCTRL[0] => Mux51.IN6
i_ALUCTRL[0] => Mux52.IN6
i_ALUCTRL[0] => Mux53.IN6
i_ALUCTRL[0] => Mux54.IN6
i_ALUCTRL[0] => Mux55.IN6
i_ALUCTRL[0] => Mux56.IN6
i_ALUCTRL[0] => Mux57.IN6
i_ALUCTRL[0] => Mux58.IN6
i_ALUCTRL[0] => Mux59.IN6
i_ALUCTRL[0] => Mux60.IN6
i_ALUCTRL[0] => Mux61.IN6
i_ALUCTRL[0] => Mux62.IN6
i_ALUCTRL[0] => Mux63.IN6
i_ALUCTRL[0] => Mux64.IN6
i_ALUCTRL[0] => Mux65.IN6
i_ALUCTRL[0] => Mux66.IN6
i_ALUCTRL[0] => Mux67.IN6
i_ALUCTRL[0] => Mux68.IN6
i_ALUCTRL[0] => Mux69.IN6
i_ALUCTRL[0] => Mux70.IN6
i_ALUCTRL[0] => Mux71.IN5
i_ALUCTRL[0] => Mux72.IN9
i_ALUCTRL[1] => Mux0.IN18
i_ALUCTRL[1] => Mux1.IN18
i_ALUCTRL[1] => Mux2.IN18
i_ALUCTRL[1] => Mux3.IN18
i_ALUCTRL[1] => Mux4.IN18
i_ALUCTRL[1] => Mux5.IN18
i_ALUCTRL[1] => Mux6.IN18
i_ALUCTRL[1] => Mux7.IN18
i_ALUCTRL[1] => Mux8.IN18
i_ALUCTRL[1] => Mux9.IN18
i_ALUCTRL[1] => Mux10.IN18
i_ALUCTRL[1] => Mux11.IN18
i_ALUCTRL[1] => Mux12.IN18
i_ALUCTRL[1] => Mux13.IN18
i_ALUCTRL[1] => Mux14.IN18
i_ALUCTRL[1] => Mux15.IN18
i_ALUCTRL[1] => Mux16.IN18
i_ALUCTRL[1] => Mux17.IN18
i_ALUCTRL[1] => Mux18.IN18
i_ALUCTRL[1] => Mux19.IN18
i_ALUCTRL[1] => Mux20.IN18
i_ALUCTRL[1] => Mux21.IN18
i_ALUCTRL[1] => Mux22.IN18
i_ALUCTRL[1] => Mux23.IN18
i_ALUCTRL[1] => Mux24.IN18
i_ALUCTRL[1] => Mux25.IN18
i_ALUCTRL[1] => Mux26.IN18
i_ALUCTRL[1] => Mux27.IN18
i_ALUCTRL[1] => Mux28.IN18
i_ALUCTRL[1] => Mux29.IN18
i_ALUCTRL[1] => Mux30.IN18
i_ALUCTRL[1] => Mux31.IN18
i_ALUCTRL[1] => Mux32.IN18
i_ALUCTRL[1] => Mux33.IN18
i_ALUCTRL[1] => Mux34.IN18
i_ALUCTRL[1] => Mux35.IN18
i_ALUCTRL[1] => Mux36.IN18
i_ALUCTRL[1] => Mux37.IN18
i_ALUCTRL[1] => Mux38.IN18
i_ALUCTRL[1] => Mux39.IN18
i_ALUCTRL[1] => Mux40.IN5
i_ALUCTRL[1] => Mux41.IN5
i_ALUCTRL[1] => Mux42.IN5
i_ALUCTRL[1] => Mux43.IN5
i_ALUCTRL[1] => Mux44.IN5
i_ALUCTRL[1] => Mux45.IN5
i_ALUCTRL[1] => Mux46.IN5
i_ALUCTRL[1] => Mux47.IN5
i_ALUCTRL[1] => Mux48.IN5
i_ALUCTRL[1] => Mux49.IN5
i_ALUCTRL[1] => Mux50.IN5
i_ALUCTRL[1] => Mux51.IN5
i_ALUCTRL[1] => Mux52.IN5
i_ALUCTRL[1] => Mux53.IN5
i_ALUCTRL[1] => Mux54.IN5
i_ALUCTRL[1] => Mux55.IN5
i_ALUCTRL[1] => Mux56.IN5
i_ALUCTRL[1] => Mux57.IN5
i_ALUCTRL[1] => Mux58.IN5
i_ALUCTRL[1] => Mux59.IN5
i_ALUCTRL[1] => Mux60.IN5
i_ALUCTRL[1] => Mux61.IN5
i_ALUCTRL[1] => Mux62.IN5
i_ALUCTRL[1] => Mux63.IN5
i_ALUCTRL[1] => Mux64.IN5
i_ALUCTRL[1] => Mux65.IN5
i_ALUCTRL[1] => Mux66.IN5
i_ALUCTRL[1] => Mux67.IN5
i_ALUCTRL[1] => Mux68.IN5
i_ALUCTRL[1] => Mux69.IN5
i_ALUCTRL[1] => Mux70.IN5
i_ALUCTRL[1] => Mux71.IN4
i_ALUCTRL[1] => Mux72.IN8
i_ALUCTRL[2] => Mux0.IN17
i_ALUCTRL[2] => Mux1.IN17
i_ALUCTRL[2] => Mux2.IN17
i_ALUCTRL[2] => Mux3.IN17
i_ALUCTRL[2] => Mux4.IN17
i_ALUCTRL[2] => Mux5.IN17
i_ALUCTRL[2] => Mux6.IN17
i_ALUCTRL[2] => Mux7.IN17
i_ALUCTRL[2] => Mux8.IN17
i_ALUCTRL[2] => Mux9.IN17
i_ALUCTRL[2] => Mux10.IN17
i_ALUCTRL[2] => Mux11.IN17
i_ALUCTRL[2] => Mux12.IN17
i_ALUCTRL[2] => Mux13.IN17
i_ALUCTRL[2] => Mux14.IN17
i_ALUCTRL[2] => Mux15.IN17
i_ALUCTRL[2] => Mux16.IN17
i_ALUCTRL[2] => Mux17.IN17
i_ALUCTRL[2] => Mux18.IN17
i_ALUCTRL[2] => Mux19.IN17
i_ALUCTRL[2] => Mux20.IN17
i_ALUCTRL[2] => Mux21.IN17
i_ALUCTRL[2] => Mux22.IN17
i_ALUCTRL[2] => Mux23.IN17
i_ALUCTRL[2] => Mux24.IN17
i_ALUCTRL[2] => Mux25.IN17
i_ALUCTRL[2] => Mux26.IN17
i_ALUCTRL[2] => Mux27.IN17
i_ALUCTRL[2] => Mux28.IN17
i_ALUCTRL[2] => Mux29.IN17
i_ALUCTRL[2] => Mux30.IN17
i_ALUCTRL[2] => Mux31.IN17
i_ALUCTRL[2] => Mux32.IN17
i_ALUCTRL[2] => Mux33.IN17
i_ALUCTRL[2] => Mux34.IN17
i_ALUCTRL[2] => Mux35.IN17
i_ALUCTRL[2] => Mux36.IN17
i_ALUCTRL[2] => Mux37.IN17
i_ALUCTRL[2] => Mux38.IN17
i_ALUCTRL[2] => Mux39.IN17
i_ALUCTRL[2] => Mux40.IN4
i_ALUCTRL[2] => Mux41.IN4
i_ALUCTRL[2] => Mux42.IN4
i_ALUCTRL[2] => Mux43.IN4
i_ALUCTRL[2] => Mux44.IN4
i_ALUCTRL[2] => Mux45.IN4
i_ALUCTRL[2] => Mux46.IN4
i_ALUCTRL[2] => Mux47.IN4
i_ALUCTRL[2] => Mux48.IN4
i_ALUCTRL[2] => Mux49.IN4
i_ALUCTRL[2] => Mux50.IN4
i_ALUCTRL[2] => Mux51.IN4
i_ALUCTRL[2] => Mux52.IN4
i_ALUCTRL[2] => Mux53.IN4
i_ALUCTRL[2] => Mux54.IN4
i_ALUCTRL[2] => Mux55.IN4
i_ALUCTRL[2] => Mux56.IN4
i_ALUCTRL[2] => Mux57.IN4
i_ALUCTRL[2] => Mux58.IN4
i_ALUCTRL[2] => Mux59.IN4
i_ALUCTRL[2] => Mux60.IN4
i_ALUCTRL[2] => Mux61.IN4
i_ALUCTRL[2] => Mux62.IN4
i_ALUCTRL[2] => Mux63.IN4
i_ALUCTRL[2] => Mux64.IN4
i_ALUCTRL[2] => Mux65.IN4
i_ALUCTRL[2] => Mux66.IN4
i_ALUCTRL[2] => Mux67.IN4
i_ALUCTRL[2] => Mux68.IN4
i_ALUCTRL[2] => Mux69.IN4
i_ALUCTRL[2] => Mux70.IN4
i_ALUCTRL[2] => Mux71.IN3
i_ALUCTRL[3] => Mux0.IN16
i_ALUCTRL[3] => Mux1.IN16
i_ALUCTRL[3] => Mux2.IN16
i_ALUCTRL[3] => Mux3.IN16
i_ALUCTRL[3] => Mux4.IN16
i_ALUCTRL[3] => Mux5.IN16
i_ALUCTRL[3] => Mux6.IN16
i_ALUCTRL[3] => Mux7.IN16
i_ALUCTRL[3] => Mux8.IN16
i_ALUCTRL[3] => Mux9.IN16
i_ALUCTRL[3] => Mux10.IN16
i_ALUCTRL[3] => Mux11.IN16
i_ALUCTRL[3] => Mux12.IN16
i_ALUCTRL[3] => Mux13.IN16
i_ALUCTRL[3] => Mux14.IN16
i_ALUCTRL[3] => Mux15.IN16
i_ALUCTRL[3] => Mux16.IN16
i_ALUCTRL[3] => Mux17.IN16
i_ALUCTRL[3] => Mux18.IN16
i_ALUCTRL[3] => Mux19.IN16
i_ALUCTRL[3] => Mux20.IN16
i_ALUCTRL[3] => Mux21.IN16
i_ALUCTRL[3] => Mux22.IN16
i_ALUCTRL[3] => Mux23.IN16
i_ALUCTRL[3] => Mux24.IN16
i_ALUCTRL[3] => Mux25.IN16
i_ALUCTRL[3] => Mux26.IN16
i_ALUCTRL[3] => Mux27.IN16
i_ALUCTRL[3] => Mux28.IN16
i_ALUCTRL[3] => Mux29.IN16
i_ALUCTRL[3] => Mux30.IN16
i_ALUCTRL[3] => Mux31.IN16
i_ALUCTRL[3] => Mux32.IN16
i_ALUCTRL[3] => Mux33.IN16
i_ALUCTRL[3] => Mux34.IN16
i_ALUCTRL[3] => Mux35.IN16
i_ALUCTRL[3] => Mux36.IN16
i_ALUCTRL[3] => Mux37.IN16
i_ALUCTRL[3] => Mux38.IN16
i_ALUCTRL[3] => Mux39.IN16
i_ALUCTRL[3] => Mux40.IN3
i_ALUCTRL[3] => Mux41.IN3
i_ALUCTRL[3] => Mux42.IN3
i_ALUCTRL[3] => Mux43.IN3
i_ALUCTRL[3] => Mux44.IN3
i_ALUCTRL[3] => Mux45.IN3
i_ALUCTRL[3] => Mux46.IN3
i_ALUCTRL[3] => Mux47.IN3
i_ALUCTRL[3] => Mux48.IN3
i_ALUCTRL[3] => Mux49.IN3
i_ALUCTRL[3] => Mux50.IN3
i_ALUCTRL[3] => Mux51.IN3
i_ALUCTRL[3] => Mux52.IN3
i_ALUCTRL[3] => Mux53.IN3
i_ALUCTRL[3] => Mux54.IN3
i_ALUCTRL[3] => Mux55.IN3
i_ALUCTRL[3] => Mux56.IN3
i_ALUCTRL[3] => Mux57.IN3
i_ALUCTRL[3] => Mux58.IN3
i_ALUCTRL[3] => Mux59.IN3
i_ALUCTRL[3] => Mux60.IN3
i_ALUCTRL[3] => Mux61.IN3
i_ALUCTRL[3] => Mux62.IN3
i_ALUCTRL[3] => Mux63.IN3
i_ALUCTRL[3] => Mux64.IN3
i_ALUCTRL[3] => Mux65.IN3
i_ALUCTRL[3] => Mux66.IN3
i_ALUCTRL[3] => Mux67.IN3
i_ALUCTRL[3] => Mux68.IN3
i_ALUCTRL[3] => Mux69.IN3
i_ALUCTRL[3] => Mux70.IN3
i_ALUCTRL[3] => Mux71.IN2
i_ALUCTRL[3] => Mux72.IN7
o_F[0] <= Mux71.DB_MAX_OUTPUT_PORT_TYPE
o_F[1] <= Mux70.DB_MAX_OUTPUT_PORT_TYPE
o_F[2] <= Mux69.DB_MAX_OUTPUT_PORT_TYPE
o_F[3] <= Mux68.DB_MAX_OUTPUT_PORT_TYPE
o_F[4] <= Mux67.DB_MAX_OUTPUT_PORT_TYPE
o_F[5] <= Mux66.DB_MAX_OUTPUT_PORT_TYPE
o_F[6] <= Mux65.DB_MAX_OUTPUT_PORT_TYPE
o_F[7] <= Mux64.DB_MAX_OUTPUT_PORT_TYPE
o_F[8] <= Mux63.DB_MAX_OUTPUT_PORT_TYPE
o_F[9] <= Mux62.DB_MAX_OUTPUT_PORT_TYPE
o_F[10] <= Mux61.DB_MAX_OUTPUT_PORT_TYPE
o_F[11] <= Mux60.DB_MAX_OUTPUT_PORT_TYPE
o_F[12] <= Mux59.DB_MAX_OUTPUT_PORT_TYPE
o_F[13] <= Mux58.DB_MAX_OUTPUT_PORT_TYPE
o_F[14] <= Mux57.DB_MAX_OUTPUT_PORT_TYPE
o_F[15] <= Mux56.DB_MAX_OUTPUT_PORT_TYPE
o_F[16] <= Mux55.DB_MAX_OUTPUT_PORT_TYPE
o_F[17] <= Mux54.DB_MAX_OUTPUT_PORT_TYPE
o_F[18] <= Mux53.DB_MAX_OUTPUT_PORT_TYPE
o_F[19] <= Mux52.DB_MAX_OUTPUT_PORT_TYPE
o_F[20] <= Mux51.DB_MAX_OUTPUT_PORT_TYPE
o_F[21] <= Mux50.DB_MAX_OUTPUT_PORT_TYPE
o_F[22] <= Mux49.DB_MAX_OUTPUT_PORT_TYPE
o_F[23] <= Mux48.DB_MAX_OUTPUT_PORT_TYPE
o_F[24] <= Mux47.DB_MAX_OUTPUT_PORT_TYPE
o_F[25] <= Mux46.DB_MAX_OUTPUT_PORT_TYPE
o_F[26] <= Mux45.DB_MAX_OUTPUT_PORT_TYPE
o_F[27] <= Mux44.DB_MAX_OUTPUT_PORT_TYPE
o_F[28] <= Mux43.DB_MAX_OUTPUT_PORT_TYPE
o_F[29] <= Mux42.DB_MAX_OUTPUT_PORT_TYPE
o_F[30] <= Mux41.DB_MAX_OUTPUT_PORT_TYPE
o_F[31] <= Mux40.DB_MAX_OUTPUT_PORT_TYPE
o_C_OUT <= add_sub_N:addSub.o_Cout
o_OVERFLOW <= Mux72.DB_MAX_OUTPUT_PORT_TYPE
o_ZERO <= Equal0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32
i_A[0] => andg2:and_loop:0:and_gate.i_A
i_A[1] => andg2:and_loop:1:and_gate.i_A
i_A[2] => andg2:and_loop:2:and_gate.i_A
i_A[3] => andg2:and_loop:3:and_gate.i_A
i_A[4] => andg2:and_loop:4:and_gate.i_A
i_A[5] => andg2:and_loop:5:and_gate.i_A
i_A[6] => andg2:and_loop:6:and_gate.i_A
i_A[7] => andg2:and_loop:7:and_gate.i_A
i_A[8] => andg2:and_loop:8:and_gate.i_A
i_A[9] => andg2:and_loop:9:and_gate.i_A
i_A[10] => andg2:and_loop:10:and_gate.i_A
i_A[11] => andg2:and_loop:11:and_gate.i_A
i_A[12] => andg2:and_loop:12:and_gate.i_A
i_A[13] => andg2:and_loop:13:and_gate.i_A
i_A[14] => andg2:and_loop:14:and_gate.i_A
i_A[15] => andg2:and_loop:15:and_gate.i_A
i_A[16] => andg2:and_loop:16:and_gate.i_A
i_A[17] => andg2:and_loop:17:and_gate.i_A
i_A[18] => andg2:and_loop:18:and_gate.i_A
i_A[19] => andg2:and_loop:19:and_gate.i_A
i_A[20] => andg2:and_loop:20:and_gate.i_A
i_A[21] => andg2:and_loop:21:and_gate.i_A
i_A[22] => andg2:and_loop:22:and_gate.i_A
i_A[23] => andg2:and_loop:23:and_gate.i_A
i_A[24] => andg2:and_loop:24:and_gate.i_A
i_A[25] => andg2:and_loop:25:and_gate.i_A
i_A[26] => andg2:and_loop:26:and_gate.i_A
i_A[27] => andg2:and_loop:27:and_gate.i_A
i_A[28] => andg2:and_loop:28:and_gate.i_A
i_A[29] => andg2:and_loop:29:and_gate.i_A
i_A[30] => andg2:and_loop:30:and_gate.i_A
i_A[31] => andg2:and_loop:31:and_gate.i_A
i_B[0] => andg2:and_loop:0:and_gate.i_B
i_B[1] => andg2:and_loop:1:and_gate.i_B
i_B[2] => andg2:and_loop:2:and_gate.i_B
i_B[3] => andg2:and_loop:3:and_gate.i_B
i_B[4] => andg2:and_loop:4:and_gate.i_B
i_B[5] => andg2:and_loop:5:and_gate.i_B
i_B[6] => andg2:and_loop:6:and_gate.i_B
i_B[7] => andg2:and_loop:7:and_gate.i_B
i_B[8] => andg2:and_loop:8:and_gate.i_B
i_B[9] => andg2:and_loop:9:and_gate.i_B
i_B[10] => andg2:and_loop:10:and_gate.i_B
i_B[11] => andg2:and_loop:11:and_gate.i_B
i_B[12] => andg2:and_loop:12:and_gate.i_B
i_B[13] => andg2:and_loop:13:and_gate.i_B
i_B[14] => andg2:and_loop:14:and_gate.i_B
i_B[15] => andg2:and_loop:15:and_gate.i_B
i_B[16] => andg2:and_loop:16:and_gate.i_B
i_B[17] => andg2:and_loop:17:and_gate.i_B
i_B[18] => andg2:and_loop:18:and_gate.i_B
i_B[19] => andg2:and_loop:19:and_gate.i_B
i_B[20] => andg2:and_loop:20:and_gate.i_B
i_B[21] => andg2:and_loop:21:and_gate.i_B
i_B[22] => andg2:and_loop:22:and_gate.i_B
i_B[23] => andg2:and_loop:23:and_gate.i_B
i_B[24] => andg2:and_loop:24:and_gate.i_B
i_B[25] => andg2:and_loop:25:and_gate.i_B
i_B[26] => andg2:and_loop:26:and_gate.i_B
i_B[27] => andg2:and_loop:27:and_gate.i_B
i_B[28] => andg2:and_loop:28:and_gate.i_B
i_B[29] => andg2:and_loop:29:and_gate.i_B
i_B[30] => andg2:and_loop:30:and_gate.i_B
i_B[31] => andg2:and_loop:31:and_gate.i_B
o_F[0] <= andg2:and_loop:0:and_gate.o_F
o_F[1] <= andg2:and_loop:1:and_gate.o_F
o_F[2] <= andg2:and_loop:2:and_gate.o_F
o_F[3] <= andg2:and_loop:3:and_gate.o_F
o_F[4] <= andg2:and_loop:4:and_gate.o_F
o_F[5] <= andg2:and_loop:5:and_gate.o_F
o_F[6] <= andg2:and_loop:6:and_gate.o_F
o_F[7] <= andg2:and_loop:7:and_gate.o_F
o_F[8] <= andg2:and_loop:8:and_gate.o_F
o_F[9] <= andg2:and_loop:9:and_gate.o_F
o_F[10] <= andg2:and_loop:10:and_gate.o_F
o_F[11] <= andg2:and_loop:11:and_gate.o_F
o_F[12] <= andg2:and_loop:12:and_gate.o_F
o_F[13] <= andg2:and_loop:13:and_gate.o_F
o_F[14] <= andg2:and_loop:14:and_gate.o_F
o_F[15] <= andg2:and_loop:15:and_gate.o_F
o_F[16] <= andg2:and_loop:16:and_gate.o_F
o_F[17] <= andg2:and_loop:17:and_gate.o_F
o_F[18] <= andg2:and_loop:18:and_gate.o_F
o_F[19] <= andg2:and_loop:19:and_gate.o_F
o_F[20] <= andg2:and_loop:20:and_gate.o_F
o_F[21] <= andg2:and_loop:21:and_gate.o_F
o_F[22] <= andg2:and_loop:22:and_gate.o_F
o_F[23] <= andg2:and_loop:23:and_gate.o_F
o_F[24] <= andg2:and_loop:24:and_gate.o_F
o_F[25] <= andg2:and_loop:25:and_gate.o_F
o_F[26] <= andg2:and_loop:26:and_gate.o_F
o_F[27] <= andg2:and_loop:27:and_gate.o_F
o_F[28] <= andg2:and_loop:28:and_gate.o_F
o_F[29] <= andg2:and_loop:29:and_gate.o_F
o_F[30] <= andg2:and_loop:30:and_gate.o_F
o_F[31] <= andg2:and_loop:31:and_gate.o_F


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:0:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:1:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:2:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:3:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:4:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:5:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:6:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:7:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:8:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:9:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:10:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:11:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:12:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:13:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:14:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:15:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:16:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:17:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:18:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:19:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:20:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:21:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:22:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:23:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:24:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:25:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:26:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:27:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:28:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:29:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:30:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|and_32bit:and32|andg2:\and_loop:31:and_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32
i_A[0] => org2:or_loop:0:or_gate.i_A
i_A[1] => org2:or_loop:1:or_gate.i_A
i_A[2] => org2:or_loop:2:or_gate.i_A
i_A[3] => org2:or_loop:3:or_gate.i_A
i_A[4] => org2:or_loop:4:or_gate.i_A
i_A[5] => org2:or_loop:5:or_gate.i_A
i_A[6] => org2:or_loop:6:or_gate.i_A
i_A[7] => org2:or_loop:7:or_gate.i_A
i_A[8] => org2:or_loop:8:or_gate.i_A
i_A[9] => org2:or_loop:9:or_gate.i_A
i_A[10] => org2:or_loop:10:or_gate.i_A
i_A[11] => org2:or_loop:11:or_gate.i_A
i_A[12] => org2:or_loop:12:or_gate.i_A
i_A[13] => org2:or_loop:13:or_gate.i_A
i_A[14] => org2:or_loop:14:or_gate.i_A
i_A[15] => org2:or_loop:15:or_gate.i_A
i_A[16] => org2:or_loop:16:or_gate.i_A
i_A[17] => org2:or_loop:17:or_gate.i_A
i_A[18] => org2:or_loop:18:or_gate.i_A
i_A[19] => org2:or_loop:19:or_gate.i_A
i_A[20] => org2:or_loop:20:or_gate.i_A
i_A[21] => org2:or_loop:21:or_gate.i_A
i_A[22] => org2:or_loop:22:or_gate.i_A
i_A[23] => org2:or_loop:23:or_gate.i_A
i_A[24] => org2:or_loop:24:or_gate.i_A
i_A[25] => org2:or_loop:25:or_gate.i_A
i_A[26] => org2:or_loop:26:or_gate.i_A
i_A[27] => org2:or_loop:27:or_gate.i_A
i_A[28] => org2:or_loop:28:or_gate.i_A
i_A[29] => org2:or_loop:29:or_gate.i_A
i_A[30] => org2:or_loop:30:or_gate.i_A
i_A[31] => org2:or_loop:31:or_gate.i_A
i_B[0] => org2:or_loop:0:or_gate.i_B
i_B[1] => org2:or_loop:1:or_gate.i_B
i_B[2] => org2:or_loop:2:or_gate.i_B
i_B[3] => org2:or_loop:3:or_gate.i_B
i_B[4] => org2:or_loop:4:or_gate.i_B
i_B[5] => org2:or_loop:5:or_gate.i_B
i_B[6] => org2:or_loop:6:or_gate.i_B
i_B[7] => org2:or_loop:7:or_gate.i_B
i_B[8] => org2:or_loop:8:or_gate.i_B
i_B[9] => org2:or_loop:9:or_gate.i_B
i_B[10] => org2:or_loop:10:or_gate.i_B
i_B[11] => org2:or_loop:11:or_gate.i_B
i_B[12] => org2:or_loop:12:or_gate.i_B
i_B[13] => org2:or_loop:13:or_gate.i_B
i_B[14] => org2:or_loop:14:or_gate.i_B
i_B[15] => org2:or_loop:15:or_gate.i_B
i_B[16] => org2:or_loop:16:or_gate.i_B
i_B[17] => org2:or_loop:17:or_gate.i_B
i_B[18] => org2:or_loop:18:or_gate.i_B
i_B[19] => org2:or_loop:19:or_gate.i_B
i_B[20] => org2:or_loop:20:or_gate.i_B
i_B[21] => org2:or_loop:21:or_gate.i_B
i_B[22] => org2:or_loop:22:or_gate.i_B
i_B[23] => org2:or_loop:23:or_gate.i_B
i_B[24] => org2:or_loop:24:or_gate.i_B
i_B[25] => org2:or_loop:25:or_gate.i_B
i_B[26] => org2:or_loop:26:or_gate.i_B
i_B[27] => org2:or_loop:27:or_gate.i_B
i_B[28] => org2:or_loop:28:or_gate.i_B
i_B[29] => org2:or_loop:29:or_gate.i_B
i_B[30] => org2:or_loop:30:or_gate.i_B
i_B[31] => org2:or_loop:31:or_gate.i_B
o_F[0] <= org2:or_loop:0:or_gate.o_F
o_F[1] <= org2:or_loop:1:or_gate.o_F
o_F[2] <= org2:or_loop:2:or_gate.o_F
o_F[3] <= org2:or_loop:3:or_gate.o_F
o_F[4] <= org2:or_loop:4:or_gate.o_F
o_F[5] <= org2:or_loop:5:or_gate.o_F
o_F[6] <= org2:or_loop:6:or_gate.o_F
o_F[7] <= org2:or_loop:7:or_gate.o_F
o_F[8] <= org2:or_loop:8:or_gate.o_F
o_F[9] <= org2:or_loop:9:or_gate.o_F
o_F[10] <= org2:or_loop:10:or_gate.o_F
o_F[11] <= org2:or_loop:11:or_gate.o_F
o_F[12] <= org2:or_loop:12:or_gate.o_F
o_F[13] <= org2:or_loop:13:or_gate.o_F
o_F[14] <= org2:or_loop:14:or_gate.o_F
o_F[15] <= org2:or_loop:15:or_gate.o_F
o_F[16] <= org2:or_loop:16:or_gate.o_F
o_F[17] <= org2:or_loop:17:or_gate.o_F
o_F[18] <= org2:or_loop:18:or_gate.o_F
o_F[19] <= org2:or_loop:19:or_gate.o_F
o_F[20] <= org2:or_loop:20:or_gate.o_F
o_F[21] <= org2:or_loop:21:or_gate.o_F
o_F[22] <= org2:or_loop:22:or_gate.o_F
o_F[23] <= org2:or_loop:23:or_gate.o_F
o_F[24] <= org2:or_loop:24:or_gate.o_F
o_F[25] <= org2:or_loop:25:or_gate.o_F
o_F[26] <= org2:or_loop:26:or_gate.o_F
o_F[27] <= org2:or_loop:27:or_gate.o_F
o_F[28] <= org2:or_loop:28:or_gate.o_F
o_F[29] <= org2:or_loop:29:or_gate.o_F
o_F[30] <= org2:or_loop:30:or_gate.o_F
o_F[31] <= org2:or_loop:31:or_gate.o_F


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:0:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:1:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:2:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:3:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:4:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:5:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:6:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:7:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:8:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:9:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:10:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:11:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:12:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:13:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:14:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:15:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:16:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:17:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:18:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:19:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:20:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:21:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:22:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:23:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:24:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:25:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:26:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:27:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:28:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:29:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:30:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|or_32bit:or32|org2:\or_loop:31:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub
i_A[0] => ripple_adder_N:ripple_add.i_A[0]
i_A[1] => ripple_adder_N:ripple_add.i_A[1]
i_A[2] => ripple_adder_N:ripple_add.i_A[2]
i_A[3] => ripple_adder_N:ripple_add.i_A[3]
i_A[4] => ripple_adder_N:ripple_add.i_A[4]
i_A[5] => ripple_adder_N:ripple_add.i_A[5]
i_A[6] => ripple_adder_N:ripple_add.i_A[6]
i_A[7] => ripple_adder_N:ripple_add.i_A[7]
i_A[8] => ripple_adder_N:ripple_add.i_A[8]
i_A[9] => ripple_adder_N:ripple_add.i_A[9]
i_A[10] => ripple_adder_N:ripple_add.i_A[10]
i_A[11] => ripple_adder_N:ripple_add.i_A[11]
i_A[12] => ripple_adder_N:ripple_add.i_A[12]
i_A[13] => ripple_adder_N:ripple_add.i_A[13]
i_A[14] => ripple_adder_N:ripple_add.i_A[14]
i_A[15] => ripple_adder_N:ripple_add.i_A[15]
i_A[16] => ripple_adder_N:ripple_add.i_A[16]
i_A[17] => ripple_adder_N:ripple_add.i_A[17]
i_A[18] => ripple_adder_N:ripple_add.i_A[18]
i_A[19] => ripple_adder_N:ripple_add.i_A[19]
i_A[20] => ripple_adder_N:ripple_add.i_A[20]
i_A[21] => ripple_adder_N:ripple_add.i_A[21]
i_A[22] => ripple_adder_N:ripple_add.i_A[22]
i_A[23] => ripple_adder_N:ripple_add.i_A[23]
i_A[24] => ripple_adder_N:ripple_add.i_A[24]
i_A[25] => ripple_adder_N:ripple_add.i_A[25]
i_A[26] => ripple_adder_N:ripple_add.i_A[26]
i_A[27] => ripple_adder_N:ripple_add.i_A[27]
i_A[28] => ripple_adder_N:ripple_add.i_A[28]
i_A[29] => ripple_adder_N:ripple_add.i_A[29]
i_A[30] => ripple_adder_N:ripple_add.i_A[30]
i_A[31] => ripple_adder_N:ripple_add.i_A[31]
i_B[0] => onescomp_N:NBit_inv.i_A[0]
i_B[0] => mux2t1_N:NBit_mux.i_D0[0]
i_B[1] => onescomp_N:NBit_inv.i_A[1]
i_B[1] => mux2t1_N:NBit_mux.i_D0[1]
i_B[2] => onescomp_N:NBit_inv.i_A[2]
i_B[2] => mux2t1_N:NBit_mux.i_D0[2]
i_B[3] => onescomp_N:NBit_inv.i_A[3]
i_B[3] => mux2t1_N:NBit_mux.i_D0[3]
i_B[4] => onescomp_N:NBit_inv.i_A[4]
i_B[4] => mux2t1_N:NBit_mux.i_D0[4]
i_B[5] => onescomp_N:NBit_inv.i_A[5]
i_B[5] => mux2t1_N:NBit_mux.i_D0[5]
i_B[6] => onescomp_N:NBit_inv.i_A[6]
i_B[6] => mux2t1_N:NBit_mux.i_D0[6]
i_B[7] => onescomp_N:NBit_inv.i_A[7]
i_B[7] => mux2t1_N:NBit_mux.i_D0[7]
i_B[8] => onescomp_N:NBit_inv.i_A[8]
i_B[8] => mux2t1_N:NBit_mux.i_D0[8]
i_B[9] => onescomp_N:NBit_inv.i_A[9]
i_B[9] => mux2t1_N:NBit_mux.i_D0[9]
i_B[10] => onescomp_N:NBit_inv.i_A[10]
i_B[10] => mux2t1_N:NBit_mux.i_D0[10]
i_B[11] => onescomp_N:NBit_inv.i_A[11]
i_B[11] => mux2t1_N:NBit_mux.i_D0[11]
i_B[12] => onescomp_N:NBit_inv.i_A[12]
i_B[12] => mux2t1_N:NBit_mux.i_D0[12]
i_B[13] => onescomp_N:NBit_inv.i_A[13]
i_B[13] => mux2t1_N:NBit_mux.i_D0[13]
i_B[14] => onescomp_N:NBit_inv.i_A[14]
i_B[14] => mux2t1_N:NBit_mux.i_D0[14]
i_B[15] => onescomp_N:NBit_inv.i_A[15]
i_B[15] => mux2t1_N:NBit_mux.i_D0[15]
i_B[16] => onescomp_N:NBit_inv.i_A[16]
i_B[16] => mux2t1_N:NBit_mux.i_D0[16]
i_B[17] => onescomp_N:NBit_inv.i_A[17]
i_B[17] => mux2t1_N:NBit_mux.i_D0[17]
i_B[18] => onescomp_N:NBit_inv.i_A[18]
i_B[18] => mux2t1_N:NBit_mux.i_D0[18]
i_B[19] => onescomp_N:NBit_inv.i_A[19]
i_B[19] => mux2t1_N:NBit_mux.i_D0[19]
i_B[20] => onescomp_N:NBit_inv.i_A[20]
i_B[20] => mux2t1_N:NBit_mux.i_D0[20]
i_B[21] => onescomp_N:NBit_inv.i_A[21]
i_B[21] => mux2t1_N:NBit_mux.i_D0[21]
i_B[22] => onescomp_N:NBit_inv.i_A[22]
i_B[22] => mux2t1_N:NBit_mux.i_D0[22]
i_B[23] => onescomp_N:NBit_inv.i_A[23]
i_B[23] => mux2t1_N:NBit_mux.i_D0[23]
i_B[24] => onescomp_N:NBit_inv.i_A[24]
i_B[24] => mux2t1_N:NBit_mux.i_D0[24]
i_B[25] => onescomp_N:NBit_inv.i_A[25]
i_B[25] => mux2t1_N:NBit_mux.i_D0[25]
i_B[26] => onescomp_N:NBit_inv.i_A[26]
i_B[26] => mux2t1_N:NBit_mux.i_D0[26]
i_B[27] => onescomp_N:NBit_inv.i_A[27]
i_B[27] => mux2t1_N:NBit_mux.i_D0[27]
i_B[28] => onescomp_N:NBit_inv.i_A[28]
i_B[28] => mux2t1_N:NBit_mux.i_D0[28]
i_B[29] => onescomp_N:NBit_inv.i_A[29]
i_B[29] => mux2t1_N:NBit_mux.i_D0[29]
i_B[30] => onescomp_N:NBit_inv.i_A[30]
i_B[30] => mux2t1_N:NBit_mux.i_D0[30]
i_B[31] => onescomp_N:NBit_inv.i_A[31]
i_B[31] => mux2t1_N:NBit_mux.i_D0[31]
i_nAdd_Sub => mux2t1_N:NBit_mux.i_S
i_nAdd_Sub => ripple_adder_N:ripple_add.i_Cin
o_S[0] <= ripple_adder_N:ripple_add.o_S[0]
o_S[1] <= ripple_adder_N:ripple_add.o_S[1]
o_S[2] <= ripple_adder_N:ripple_add.o_S[2]
o_S[3] <= ripple_adder_N:ripple_add.o_S[3]
o_S[4] <= ripple_adder_N:ripple_add.o_S[4]
o_S[5] <= ripple_adder_N:ripple_add.o_S[5]
o_S[6] <= ripple_adder_N:ripple_add.o_S[6]
o_S[7] <= ripple_adder_N:ripple_add.o_S[7]
o_S[8] <= ripple_adder_N:ripple_add.o_S[8]
o_S[9] <= ripple_adder_N:ripple_add.o_S[9]
o_S[10] <= ripple_adder_N:ripple_add.o_S[10]
o_S[11] <= ripple_adder_N:ripple_add.o_S[11]
o_S[12] <= ripple_adder_N:ripple_add.o_S[12]
o_S[13] <= ripple_adder_N:ripple_add.o_S[13]
o_S[14] <= ripple_adder_N:ripple_add.o_S[14]
o_S[15] <= ripple_adder_N:ripple_add.o_S[15]
o_S[16] <= ripple_adder_N:ripple_add.o_S[16]
o_S[17] <= ripple_adder_N:ripple_add.o_S[17]
o_S[18] <= ripple_adder_N:ripple_add.o_S[18]
o_S[19] <= ripple_adder_N:ripple_add.o_S[19]
o_S[20] <= ripple_adder_N:ripple_add.o_S[20]
o_S[21] <= ripple_adder_N:ripple_add.o_S[21]
o_S[22] <= ripple_adder_N:ripple_add.o_S[22]
o_S[23] <= ripple_adder_N:ripple_add.o_S[23]
o_S[24] <= ripple_adder_N:ripple_add.o_S[24]
o_S[25] <= ripple_adder_N:ripple_add.o_S[25]
o_S[26] <= ripple_adder_N:ripple_add.o_S[26]
o_S[27] <= ripple_adder_N:ripple_add.o_S[27]
o_S[28] <= ripple_adder_N:ripple_add.o_S[28]
o_S[29] <= ripple_adder_N:ripple_add.o_S[29]
o_S[30] <= ripple_adder_N:ripple_add.o_S[30]
o_S[31] <= ripple_adder_N:ripple_add.o_S[31]
o_OF <= xorg2:ofXOR.o_F
o_Cout <= ripple_adder_N:ripple_add.o_Cout


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv
i_A[0] => invg:G_NBit_INVG:0:INVGI.i_A
i_A[1] => invg:G_NBit_INVG:1:INVGI.i_A
i_A[2] => invg:G_NBit_INVG:2:INVGI.i_A
i_A[3] => invg:G_NBit_INVG:3:INVGI.i_A
i_A[4] => invg:G_NBit_INVG:4:INVGI.i_A
i_A[5] => invg:G_NBit_INVG:5:INVGI.i_A
i_A[6] => invg:G_NBit_INVG:6:INVGI.i_A
i_A[7] => invg:G_NBit_INVG:7:INVGI.i_A
i_A[8] => invg:G_NBit_INVG:8:INVGI.i_A
i_A[9] => invg:G_NBit_INVG:9:INVGI.i_A
i_A[10] => invg:G_NBit_INVG:10:INVGI.i_A
i_A[11] => invg:G_NBit_INVG:11:INVGI.i_A
i_A[12] => invg:G_NBit_INVG:12:INVGI.i_A
i_A[13] => invg:G_NBit_INVG:13:INVGI.i_A
i_A[14] => invg:G_NBit_INVG:14:INVGI.i_A
i_A[15] => invg:G_NBit_INVG:15:INVGI.i_A
i_A[16] => invg:G_NBit_INVG:16:INVGI.i_A
i_A[17] => invg:G_NBit_INVG:17:INVGI.i_A
i_A[18] => invg:G_NBit_INVG:18:INVGI.i_A
i_A[19] => invg:G_NBit_INVG:19:INVGI.i_A
i_A[20] => invg:G_NBit_INVG:20:INVGI.i_A
i_A[21] => invg:G_NBit_INVG:21:INVGI.i_A
i_A[22] => invg:G_NBit_INVG:22:INVGI.i_A
i_A[23] => invg:G_NBit_INVG:23:INVGI.i_A
i_A[24] => invg:G_NBit_INVG:24:INVGI.i_A
i_A[25] => invg:G_NBit_INVG:25:INVGI.i_A
i_A[26] => invg:G_NBit_INVG:26:INVGI.i_A
i_A[27] => invg:G_NBit_INVG:27:INVGI.i_A
i_A[28] => invg:G_NBit_INVG:28:INVGI.i_A
i_A[29] => invg:G_NBit_INVG:29:INVGI.i_A
i_A[30] => invg:G_NBit_INVG:30:INVGI.i_A
i_A[31] => invg:G_NBit_INVG:31:INVGI.i_A
o_F[0] <= invg:G_NBit_INVG:0:INVGI.o_F
o_F[1] <= invg:G_NBit_INVG:1:INVGI.o_F
o_F[2] <= invg:G_NBit_INVG:2:INVGI.o_F
o_F[3] <= invg:G_NBit_INVG:3:INVGI.o_F
o_F[4] <= invg:G_NBit_INVG:4:INVGI.o_F
o_F[5] <= invg:G_NBit_INVG:5:INVGI.o_F
o_F[6] <= invg:G_NBit_INVG:6:INVGI.o_F
o_F[7] <= invg:G_NBit_INVG:7:INVGI.o_F
o_F[8] <= invg:G_NBit_INVG:8:INVGI.o_F
o_F[9] <= invg:G_NBit_INVG:9:INVGI.o_F
o_F[10] <= invg:G_NBit_INVG:10:INVGI.o_F
o_F[11] <= invg:G_NBit_INVG:11:INVGI.o_F
o_F[12] <= invg:G_NBit_INVG:12:INVGI.o_F
o_F[13] <= invg:G_NBit_INVG:13:INVGI.o_F
o_F[14] <= invg:G_NBit_INVG:14:INVGI.o_F
o_F[15] <= invg:G_NBit_INVG:15:INVGI.o_F
o_F[16] <= invg:G_NBit_INVG:16:INVGI.o_F
o_F[17] <= invg:G_NBit_INVG:17:INVGI.o_F
o_F[18] <= invg:G_NBit_INVG:18:INVGI.o_F
o_F[19] <= invg:G_NBit_INVG:19:INVGI.o_F
o_F[20] <= invg:G_NBit_INVG:20:INVGI.o_F
o_F[21] <= invg:G_NBit_INVG:21:INVGI.o_F
o_F[22] <= invg:G_NBit_INVG:22:INVGI.o_F
o_F[23] <= invg:G_NBit_INVG:23:INVGI.o_F
o_F[24] <= invg:G_NBit_INVG:24:INVGI.o_F
o_F[25] <= invg:G_NBit_INVG:25:INVGI.o_F
o_F[26] <= invg:G_NBit_INVG:26:INVGI.o_F
o_F[27] <= invg:G_NBit_INVG:27:INVGI.o_F
o_F[28] <= invg:G_NBit_INVG:28:INVGI.o_F
o_F[29] <= invg:G_NBit_INVG:29:INVGI.o_F
o_F[30] <= invg:G_NBit_INVG:30:INVGI.o_F
o_F[31] <= invg:G_NBit_INVG:31:INVGI.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:0:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:1:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:2:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:3:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:4:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:5:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:6:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:7:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:8:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:9:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:10:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:11:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:12:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:13:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:14:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:15:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:16:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:17:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:18:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:19:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:20:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:21:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:22:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:23:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:24:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:25:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:26:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:27:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:28:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:29:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:30:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|onescomp_N:NBit_inv|invg:\G_NBit_INVG:31:INVGI
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux
i_S => mux2t1_df:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1_df:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1_df:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1_df:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1_df:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1_df:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1_df:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1_df:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1_df:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1_df:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1_df:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1_df:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1_df:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1_df:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1_df:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1_df:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1_df:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1_df:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1_df:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1_df:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1_df:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1_df:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1_df:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1_df:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1_df:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1_df:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1_df:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1_df:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1_df:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1_df:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1_df:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1_df:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1_df:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:0:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:1:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:2:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:3:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:4:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:5:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:6:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:7:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:8:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:9:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:10:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:11:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:12:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:13:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:14:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:15:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:16:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:17:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:18:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:19:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:20:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:21:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:22:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:23:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:24:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:25:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:26:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:27:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:28:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:29:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:30:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|mux2t1_N:NBit_mux|mux2t1_df:\G_NBit_MUX:31:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add
i_A[0] => full_adder:G_NBit_Adders:0:adder.i_A
i_A[1] => full_adder:G_NBit_Adders:1:adder.i_A
i_A[2] => full_adder:G_NBit_Adders:2:adder.i_A
i_A[3] => full_adder:G_NBit_Adders:3:adder.i_A
i_A[4] => full_adder:G_NBit_Adders:4:adder.i_A
i_A[5] => full_adder:G_NBit_Adders:5:adder.i_A
i_A[6] => full_adder:G_NBit_Adders:6:adder.i_A
i_A[7] => full_adder:G_NBit_Adders:7:adder.i_A
i_A[8] => full_adder:G_NBit_Adders:8:adder.i_A
i_A[9] => full_adder:G_NBit_Adders:9:adder.i_A
i_A[10] => full_adder:G_NBit_Adders:10:adder.i_A
i_A[11] => full_adder:G_NBit_Adders:11:adder.i_A
i_A[12] => full_adder:G_NBit_Adders:12:adder.i_A
i_A[13] => full_adder:G_NBit_Adders:13:adder.i_A
i_A[14] => full_adder:G_NBit_Adders:14:adder.i_A
i_A[15] => full_adder:G_NBit_Adders:15:adder.i_A
i_A[16] => full_adder:G_NBit_Adders:16:adder.i_A
i_A[17] => full_adder:G_NBit_Adders:17:adder.i_A
i_A[18] => full_adder:G_NBit_Adders:18:adder.i_A
i_A[19] => full_adder:G_NBit_Adders:19:adder.i_A
i_A[20] => full_adder:G_NBit_Adders:20:adder.i_A
i_A[21] => full_adder:G_NBit_Adders:21:adder.i_A
i_A[22] => full_adder:G_NBit_Adders:22:adder.i_A
i_A[23] => full_adder:G_NBit_Adders:23:adder.i_A
i_A[24] => full_adder:G_NBit_Adders:24:adder.i_A
i_A[25] => full_adder:G_NBit_Adders:25:adder.i_A
i_A[26] => full_adder:G_NBit_Adders:26:adder.i_A
i_A[27] => full_adder:G_NBit_Adders:27:adder.i_A
i_A[28] => full_adder:G_NBit_Adders:28:adder.i_A
i_A[29] => full_adder:G_NBit_Adders:29:adder.i_A
i_A[30] => full_adder:G_NBit_Adders:30:adder.i_A
i_A[31] => full_adder:G_NBit_Adders:31:adder.i_A
i_B[0] => full_adder:G_NBit_Adders:0:adder.i_B
i_B[1] => full_adder:G_NBit_Adders:1:adder.i_B
i_B[2] => full_adder:G_NBit_Adders:2:adder.i_B
i_B[3] => full_adder:G_NBit_Adders:3:adder.i_B
i_B[4] => full_adder:G_NBit_Adders:4:adder.i_B
i_B[5] => full_adder:G_NBit_Adders:5:adder.i_B
i_B[6] => full_adder:G_NBit_Adders:6:adder.i_B
i_B[7] => full_adder:G_NBit_Adders:7:adder.i_B
i_B[8] => full_adder:G_NBit_Adders:8:adder.i_B
i_B[9] => full_adder:G_NBit_Adders:9:adder.i_B
i_B[10] => full_adder:G_NBit_Adders:10:adder.i_B
i_B[11] => full_adder:G_NBit_Adders:11:adder.i_B
i_B[12] => full_adder:G_NBit_Adders:12:adder.i_B
i_B[13] => full_adder:G_NBit_Adders:13:adder.i_B
i_B[14] => full_adder:G_NBit_Adders:14:adder.i_B
i_B[15] => full_adder:G_NBit_Adders:15:adder.i_B
i_B[16] => full_adder:G_NBit_Adders:16:adder.i_B
i_B[17] => full_adder:G_NBit_Adders:17:adder.i_B
i_B[18] => full_adder:G_NBit_Adders:18:adder.i_B
i_B[19] => full_adder:G_NBit_Adders:19:adder.i_B
i_B[20] => full_adder:G_NBit_Adders:20:adder.i_B
i_B[21] => full_adder:G_NBit_Adders:21:adder.i_B
i_B[22] => full_adder:G_NBit_Adders:22:adder.i_B
i_B[23] => full_adder:G_NBit_Adders:23:adder.i_B
i_B[24] => full_adder:G_NBit_Adders:24:adder.i_B
i_B[25] => full_adder:G_NBit_Adders:25:adder.i_B
i_B[26] => full_adder:G_NBit_Adders:26:adder.i_B
i_B[27] => full_adder:G_NBit_Adders:27:adder.i_B
i_B[28] => full_adder:G_NBit_Adders:28:adder.i_B
i_B[29] => full_adder:G_NBit_Adders:29:adder.i_B
i_B[30] => full_adder:G_NBit_Adders:30:adder.i_B
i_B[31] => full_adder:G_NBit_Adders:31:adder.i_B
i_Cin => full_adder:G_NBit_Adders:0:adder.i_Cin
o_S[0] <= full_adder:G_NBit_Adders:0:adder.o_S
o_S[1] <= full_adder:G_NBit_Adders:1:adder.o_S
o_S[2] <= full_adder:G_NBit_Adders:2:adder.o_S
o_S[3] <= full_adder:G_NBit_Adders:3:adder.o_S
o_S[4] <= full_adder:G_NBit_Adders:4:adder.o_S
o_S[5] <= full_adder:G_NBit_Adders:5:adder.o_S
o_S[6] <= full_adder:G_NBit_Adders:6:adder.o_S
o_S[7] <= full_adder:G_NBit_Adders:7:adder.o_S
o_S[8] <= full_adder:G_NBit_Adders:8:adder.o_S
o_S[9] <= full_adder:G_NBit_Adders:9:adder.o_S
o_S[10] <= full_adder:G_NBit_Adders:10:adder.o_S
o_S[11] <= full_adder:G_NBit_Adders:11:adder.o_S
o_S[12] <= full_adder:G_NBit_Adders:12:adder.o_S
o_S[13] <= full_adder:G_NBit_Adders:13:adder.o_S
o_S[14] <= full_adder:G_NBit_Adders:14:adder.o_S
o_S[15] <= full_adder:G_NBit_Adders:15:adder.o_S
o_S[16] <= full_adder:G_NBit_Adders:16:adder.o_S
o_S[17] <= full_adder:G_NBit_Adders:17:adder.o_S
o_S[18] <= full_adder:G_NBit_Adders:18:adder.o_S
o_S[19] <= full_adder:G_NBit_Adders:19:adder.o_S
o_S[20] <= full_adder:G_NBit_Adders:20:adder.o_S
o_S[21] <= full_adder:G_NBit_Adders:21:adder.o_S
o_S[22] <= full_adder:G_NBit_Adders:22:adder.o_S
o_S[23] <= full_adder:G_NBit_Adders:23:adder.o_S
o_S[24] <= full_adder:G_NBit_Adders:24:adder.o_S
o_S[25] <= full_adder:G_NBit_Adders:25:adder.o_S
o_S[26] <= full_adder:G_NBit_Adders:26:adder.o_S
o_S[27] <= full_adder:G_NBit_Adders:27:adder.o_S
o_S[28] <= full_adder:G_NBit_Adders:28:adder.o_S
o_S[29] <= full_adder:G_NBit_Adders:29:adder.o_S
o_S[30] <= full_adder:G_NBit_Adders:30:adder.o_S
o_S[31] <= full_adder:G_NBit_Adders:31:adder.o_S
o_OFCIN <= full_adder:G_NBit_Adders:30:adder.o_Cout
o_Cout <= full_adder:G_NBit_Adders:31:adder.o_Cout


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:0:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:0:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:0:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:0:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:0:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:0:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:1:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:1:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:1:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:1:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:1:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:1:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:2:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:2:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:2:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:2:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:2:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:2:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:3:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:3:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:3:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:3:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:3:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:3:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:4:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:4:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:4:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:4:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:4:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:4:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:5:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:5:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:5:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:5:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:5:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:5:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:6:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:6:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:6:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:6:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:6:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:6:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:7:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:7:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:7:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:7:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:7:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:7:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:8:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:8:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:8:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:8:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:8:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:8:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:9:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:9:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:9:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:9:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:9:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:9:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:10:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:10:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:10:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:10:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:10:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:10:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:11:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:11:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:11:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:11:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:11:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:11:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:12:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:12:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:12:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:12:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:12:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:12:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:13:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:13:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:13:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:13:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:13:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:13:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:14:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:14:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:14:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:14:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:14:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:14:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:15:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:15:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:15:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:15:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:15:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:15:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:16:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:16:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:16:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:16:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:16:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:16:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:17:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:17:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:17:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:17:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:17:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:17:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:18:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:18:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:18:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:18:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:18:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:18:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:19:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:19:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:19:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:19:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:19:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:19:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:20:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:20:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:20:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:20:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:20:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:20:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:21:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:21:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:21:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:21:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:21:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:21:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:22:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:22:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:22:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:22:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:22:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:22:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:23:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:23:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:23:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:23:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:23:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:23:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:24:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:24:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:24:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:24:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:24:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:24:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:25:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:25:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:25:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:25:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:25:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:25:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:26:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:26:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:26:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:26:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:26:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:26:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:27:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:27:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:27:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:27:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:27:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:27:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:28:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:28:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:28:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:28:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:28:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:28:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:29:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:29:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:29:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:29:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:29:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:29:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:30:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:30:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:30:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:30:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:30:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:30:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:31:adder
i_A => xorg2:xor1.i_A
i_A => andg2:and1.i_A
i_B => xorg2:xor1.i_B
i_B => andg2:and1.i_B
i_Cin => xorg2:xor2.i_B
i_Cin => andg2:and2.i_B
o_S <= xorg2:xor2.o_F
o_Cout <= org2:or1.o_F


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:31:adder|xorg2:xor1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:31:adder|xorg2:xor2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:31:adder|andg2:and1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:31:adder|andg2:and2
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|ripple_adder_N:ripple_add|full_adder:\G_NBit_Adders:31:adder|org2:or1
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|add_sub_N:addSub|xorg2:ofXOR
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32
i_A[0] => xorg2:xor_loop:0:xor_gate.i_A
i_A[1] => xorg2:xor_loop:1:xor_gate.i_A
i_A[2] => xorg2:xor_loop:2:xor_gate.i_A
i_A[3] => xorg2:xor_loop:3:xor_gate.i_A
i_A[4] => xorg2:xor_loop:4:xor_gate.i_A
i_A[5] => xorg2:xor_loop:5:xor_gate.i_A
i_A[6] => xorg2:xor_loop:6:xor_gate.i_A
i_A[7] => xorg2:xor_loop:7:xor_gate.i_A
i_A[8] => xorg2:xor_loop:8:xor_gate.i_A
i_A[9] => xorg2:xor_loop:9:xor_gate.i_A
i_A[10] => xorg2:xor_loop:10:xor_gate.i_A
i_A[11] => xorg2:xor_loop:11:xor_gate.i_A
i_A[12] => xorg2:xor_loop:12:xor_gate.i_A
i_A[13] => xorg2:xor_loop:13:xor_gate.i_A
i_A[14] => xorg2:xor_loop:14:xor_gate.i_A
i_A[15] => xorg2:xor_loop:15:xor_gate.i_A
i_A[16] => xorg2:xor_loop:16:xor_gate.i_A
i_A[17] => xorg2:xor_loop:17:xor_gate.i_A
i_A[18] => xorg2:xor_loop:18:xor_gate.i_A
i_A[19] => xorg2:xor_loop:19:xor_gate.i_A
i_A[20] => xorg2:xor_loop:20:xor_gate.i_A
i_A[21] => xorg2:xor_loop:21:xor_gate.i_A
i_A[22] => xorg2:xor_loop:22:xor_gate.i_A
i_A[23] => xorg2:xor_loop:23:xor_gate.i_A
i_A[24] => xorg2:xor_loop:24:xor_gate.i_A
i_A[25] => xorg2:xor_loop:25:xor_gate.i_A
i_A[26] => xorg2:xor_loop:26:xor_gate.i_A
i_A[27] => xorg2:xor_loop:27:xor_gate.i_A
i_A[28] => xorg2:xor_loop:28:xor_gate.i_A
i_A[29] => xorg2:xor_loop:29:xor_gate.i_A
i_A[30] => xorg2:xor_loop:30:xor_gate.i_A
i_A[31] => xorg2:xor_loop:31:xor_gate.i_A
i_B[0] => xorg2:xor_loop:0:xor_gate.i_B
i_B[1] => xorg2:xor_loop:1:xor_gate.i_B
i_B[2] => xorg2:xor_loop:2:xor_gate.i_B
i_B[3] => xorg2:xor_loop:3:xor_gate.i_B
i_B[4] => xorg2:xor_loop:4:xor_gate.i_B
i_B[5] => xorg2:xor_loop:5:xor_gate.i_B
i_B[6] => xorg2:xor_loop:6:xor_gate.i_B
i_B[7] => xorg2:xor_loop:7:xor_gate.i_B
i_B[8] => xorg2:xor_loop:8:xor_gate.i_B
i_B[9] => xorg2:xor_loop:9:xor_gate.i_B
i_B[10] => xorg2:xor_loop:10:xor_gate.i_B
i_B[11] => xorg2:xor_loop:11:xor_gate.i_B
i_B[12] => xorg2:xor_loop:12:xor_gate.i_B
i_B[13] => xorg2:xor_loop:13:xor_gate.i_B
i_B[14] => xorg2:xor_loop:14:xor_gate.i_B
i_B[15] => xorg2:xor_loop:15:xor_gate.i_B
i_B[16] => xorg2:xor_loop:16:xor_gate.i_B
i_B[17] => xorg2:xor_loop:17:xor_gate.i_B
i_B[18] => xorg2:xor_loop:18:xor_gate.i_B
i_B[19] => xorg2:xor_loop:19:xor_gate.i_B
i_B[20] => xorg2:xor_loop:20:xor_gate.i_B
i_B[21] => xorg2:xor_loop:21:xor_gate.i_B
i_B[22] => xorg2:xor_loop:22:xor_gate.i_B
i_B[23] => xorg2:xor_loop:23:xor_gate.i_B
i_B[24] => xorg2:xor_loop:24:xor_gate.i_B
i_B[25] => xorg2:xor_loop:25:xor_gate.i_B
i_B[26] => xorg2:xor_loop:26:xor_gate.i_B
i_B[27] => xorg2:xor_loop:27:xor_gate.i_B
i_B[28] => xorg2:xor_loop:28:xor_gate.i_B
i_B[29] => xorg2:xor_loop:29:xor_gate.i_B
i_B[30] => xorg2:xor_loop:30:xor_gate.i_B
i_B[31] => xorg2:xor_loop:31:xor_gate.i_B
o_F[0] <= xorg2:xor_loop:0:xor_gate.o_F
o_F[1] <= xorg2:xor_loop:1:xor_gate.o_F
o_F[2] <= xorg2:xor_loop:2:xor_gate.o_F
o_F[3] <= xorg2:xor_loop:3:xor_gate.o_F
o_F[4] <= xorg2:xor_loop:4:xor_gate.o_F
o_F[5] <= xorg2:xor_loop:5:xor_gate.o_F
o_F[6] <= xorg2:xor_loop:6:xor_gate.o_F
o_F[7] <= xorg2:xor_loop:7:xor_gate.o_F
o_F[8] <= xorg2:xor_loop:8:xor_gate.o_F
o_F[9] <= xorg2:xor_loop:9:xor_gate.o_F
o_F[10] <= xorg2:xor_loop:10:xor_gate.o_F
o_F[11] <= xorg2:xor_loop:11:xor_gate.o_F
o_F[12] <= xorg2:xor_loop:12:xor_gate.o_F
o_F[13] <= xorg2:xor_loop:13:xor_gate.o_F
o_F[14] <= xorg2:xor_loop:14:xor_gate.o_F
o_F[15] <= xorg2:xor_loop:15:xor_gate.o_F
o_F[16] <= xorg2:xor_loop:16:xor_gate.o_F
o_F[17] <= xorg2:xor_loop:17:xor_gate.o_F
o_F[18] <= xorg2:xor_loop:18:xor_gate.o_F
o_F[19] <= xorg2:xor_loop:19:xor_gate.o_F
o_F[20] <= xorg2:xor_loop:20:xor_gate.o_F
o_F[21] <= xorg2:xor_loop:21:xor_gate.o_F
o_F[22] <= xorg2:xor_loop:22:xor_gate.o_F
o_F[23] <= xorg2:xor_loop:23:xor_gate.o_F
o_F[24] <= xorg2:xor_loop:24:xor_gate.o_F
o_F[25] <= xorg2:xor_loop:25:xor_gate.o_F
o_F[26] <= xorg2:xor_loop:26:xor_gate.o_F
o_F[27] <= xorg2:xor_loop:27:xor_gate.o_F
o_F[28] <= xorg2:xor_loop:28:xor_gate.o_F
o_F[29] <= xorg2:xor_loop:29:xor_gate.o_F
o_F[30] <= xorg2:xor_loop:30:xor_gate.o_F
o_F[31] <= xorg2:xor_loop:31:xor_gate.o_F


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:0:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:1:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:2:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:3:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:4:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:5:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:6:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:7:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:8:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:9:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:10:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:11:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:12:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:13:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:14:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:15:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:16:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:17:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:18:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:19:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:20:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:21:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:22:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:23:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:24:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:25:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:26:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:27:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:28:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:29:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:30:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|xor_32bit:xor32|xorg2:\xor_loop:31:xor_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|invg:notCout
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|andg2:sltAnd
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift
i_D[0] => mux2t1_N:dir_mux.i_D0[0]
i_D[0] => mux2t1_N:dir_mux.i_D1[31]
i_D[1] => mux2t1_N:dir_mux.i_D0[1]
i_D[1] => mux2t1_N:dir_mux.i_D1[30]
i_D[2] => mux2t1_N:dir_mux.i_D0[2]
i_D[2] => mux2t1_N:dir_mux.i_D1[29]
i_D[3] => mux2t1_N:dir_mux.i_D0[3]
i_D[3] => mux2t1_N:dir_mux.i_D1[28]
i_D[4] => mux2t1_N:dir_mux.i_D0[4]
i_D[4] => mux2t1_N:dir_mux.i_D1[27]
i_D[5] => mux2t1_N:dir_mux.i_D0[5]
i_D[5] => mux2t1_N:dir_mux.i_D1[26]
i_D[6] => mux2t1_N:dir_mux.i_D0[6]
i_D[6] => mux2t1_N:dir_mux.i_D1[25]
i_D[7] => mux2t1_N:dir_mux.i_D0[7]
i_D[7] => mux2t1_N:dir_mux.i_D1[24]
i_D[8] => mux2t1_N:dir_mux.i_D0[8]
i_D[8] => mux2t1_N:dir_mux.i_D1[23]
i_D[9] => mux2t1_N:dir_mux.i_D0[9]
i_D[9] => mux2t1_N:dir_mux.i_D1[22]
i_D[10] => mux2t1_N:dir_mux.i_D0[10]
i_D[10] => mux2t1_N:dir_mux.i_D1[21]
i_D[11] => mux2t1_N:dir_mux.i_D0[11]
i_D[11] => mux2t1_N:dir_mux.i_D1[20]
i_D[12] => mux2t1_N:dir_mux.i_D0[12]
i_D[12] => mux2t1_N:dir_mux.i_D1[19]
i_D[13] => mux2t1_N:dir_mux.i_D0[13]
i_D[13] => mux2t1_N:dir_mux.i_D1[18]
i_D[14] => mux2t1_N:dir_mux.i_D0[14]
i_D[14] => mux2t1_N:dir_mux.i_D1[17]
i_D[15] => mux2t1_N:dir_mux.i_D0[15]
i_D[15] => mux2t1_N:dir_mux.i_D1[16]
i_D[16] => mux2t1_N:dir_mux.i_D0[16]
i_D[16] => mux2t1_N:dir_mux.i_D1[15]
i_D[17] => mux2t1_N:dir_mux.i_D0[17]
i_D[17] => mux2t1_N:dir_mux.i_D1[14]
i_D[18] => mux2t1_N:dir_mux.i_D0[18]
i_D[18] => mux2t1_N:dir_mux.i_D1[13]
i_D[19] => mux2t1_N:dir_mux.i_D0[19]
i_D[19] => mux2t1_N:dir_mux.i_D1[12]
i_D[20] => mux2t1_N:dir_mux.i_D0[20]
i_D[20] => mux2t1_N:dir_mux.i_D1[11]
i_D[21] => mux2t1_N:dir_mux.i_D0[21]
i_D[21] => mux2t1_N:dir_mux.i_D1[10]
i_D[22] => mux2t1_N:dir_mux.i_D0[22]
i_D[22] => mux2t1_N:dir_mux.i_D1[9]
i_D[23] => mux2t1_N:dir_mux.i_D0[23]
i_D[23] => mux2t1_N:dir_mux.i_D1[8]
i_D[24] => mux2t1_N:dir_mux.i_D0[24]
i_D[24] => mux2t1_N:dir_mux.i_D1[7]
i_D[25] => mux2t1_N:dir_mux.i_D0[25]
i_D[25] => mux2t1_N:dir_mux.i_D1[6]
i_D[26] => mux2t1_N:dir_mux.i_D0[26]
i_D[26] => mux2t1_N:dir_mux.i_D1[5]
i_D[27] => mux2t1_N:dir_mux.i_D0[27]
i_D[27] => mux2t1_N:dir_mux.i_D1[4]
i_D[28] => mux2t1_N:dir_mux.i_D0[28]
i_D[28] => mux2t1_N:dir_mux.i_D1[3]
i_D[29] => mux2t1_N:dir_mux.i_D0[29]
i_D[29] => mux2t1_N:dir_mux.i_D1[2]
i_D[30] => mux2t1_N:dir_mux.i_D0[30]
i_D[30] => mux2t1_N:dir_mux.i_D1[1]
i_D[31] => mux2t1_N:dir_mux.i_D0[31]
i_D[31] => mux2t1_N:dir_mux.i_D1[0]
i_AMT[0] => mux2t1_N:shift0_mux.i_S
i_AMT[1] => mux2t1_N:shift1_mux.i_S
i_AMT[2] => mux2t1_N:shift2_mux.i_S
i_AMT[3] => mux2t1_N:shift3_mux.i_S
i_AMT[4] => mux2t1_N:shift4_mux.i_S
i_DIR => mux2t1_N:dir_mux.i_S
i_DIR => mux2t1_N:output_mux.i_S
i_ARITH => mux2t1_df:logical_mux.i_S
o_Q[0] <= mux2t1_N:output_mux.o_O[0]
o_Q[1] <= mux2t1_N:output_mux.o_O[1]
o_Q[2] <= mux2t1_N:output_mux.o_O[2]
o_Q[3] <= mux2t1_N:output_mux.o_O[3]
o_Q[4] <= mux2t1_N:output_mux.o_O[4]
o_Q[5] <= mux2t1_N:output_mux.o_O[5]
o_Q[6] <= mux2t1_N:output_mux.o_O[6]
o_Q[7] <= mux2t1_N:output_mux.o_O[7]
o_Q[8] <= mux2t1_N:output_mux.o_O[8]
o_Q[9] <= mux2t1_N:output_mux.o_O[9]
o_Q[10] <= mux2t1_N:output_mux.o_O[10]
o_Q[11] <= mux2t1_N:output_mux.o_O[11]
o_Q[12] <= mux2t1_N:output_mux.o_O[12]
o_Q[13] <= mux2t1_N:output_mux.o_O[13]
o_Q[14] <= mux2t1_N:output_mux.o_O[14]
o_Q[15] <= mux2t1_N:output_mux.o_O[15]
o_Q[16] <= mux2t1_N:output_mux.o_O[16]
o_Q[17] <= mux2t1_N:output_mux.o_O[17]
o_Q[18] <= mux2t1_N:output_mux.o_O[18]
o_Q[19] <= mux2t1_N:output_mux.o_O[19]
o_Q[20] <= mux2t1_N:output_mux.o_O[20]
o_Q[21] <= mux2t1_N:output_mux.o_O[21]
o_Q[22] <= mux2t1_N:output_mux.o_O[22]
o_Q[23] <= mux2t1_N:output_mux.o_O[23]
o_Q[24] <= mux2t1_N:output_mux.o_O[24]
o_Q[25] <= mux2t1_N:output_mux.o_O[25]
o_Q[26] <= mux2t1_N:output_mux.o_O[26]
o_Q[27] <= mux2t1_N:output_mux.o_O[27]
o_Q[28] <= mux2t1_N:output_mux.o_O[28]
o_Q[29] <= mux2t1_N:output_mux.o_O[29]
o_Q[30] <= mux2t1_N:output_mux.o_O[30]
o_Q[31] <= mux2t1_N:output_mux.o_O[31]


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux
i_S => mux2t1_df:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1_df:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1_df:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1_df:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1_df:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1_df:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1_df:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1_df:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1_df:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1_df:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1_df:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1_df:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1_df:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1_df:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1_df:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1_df:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1_df:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1_df:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1_df:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1_df:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1_df:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1_df:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1_df:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1_df:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1_df:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1_df:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1_df:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1_df:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1_df:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1_df:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1_df:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1_df:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1_df:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:0:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:1:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:2:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:3:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:4:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:5:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:6:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:7:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:8:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:9:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:10:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:11:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:12:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:13:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:14:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:15:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:16:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:17:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:18:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:19:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:20:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:21:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:22:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:23:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:24:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:25:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:26:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:27:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:28:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:29:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:30:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:dir_mux|mux2t1_df:\G_NBit_MUX:31:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_df:logical_mux
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux
i_S => mux2t1_df:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1_df:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1_df:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1_df:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1_df:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1_df:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1_df:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1_df:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1_df:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1_df:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1_df:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1_df:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1_df:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1_df:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1_df:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1_df:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1_df:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1_df:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1_df:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1_df:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1_df:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1_df:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1_df:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1_df:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1_df:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1_df:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1_df:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1_df:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1_df:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1_df:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1_df:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1_df:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1_df:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:0:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:1:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:2:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:3:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:4:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:5:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:6:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:7:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:8:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:9:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:10:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:11:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:12:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:13:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:14:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:15:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:16:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:17:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:18:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:19:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:20:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:21:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:22:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:23:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:24:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:25:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:26:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:27:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:28:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:29:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:30:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift0_mux|mux2t1_df:\G_NBit_MUX:31:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux
i_S => mux2t1_df:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1_df:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1_df:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1_df:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1_df:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1_df:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1_df:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1_df:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1_df:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1_df:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1_df:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1_df:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1_df:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1_df:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1_df:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1_df:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1_df:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1_df:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1_df:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1_df:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1_df:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1_df:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1_df:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1_df:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1_df:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1_df:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1_df:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1_df:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1_df:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1_df:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1_df:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1_df:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1_df:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:0:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:1:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:2:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:3:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:4:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:5:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:6:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:7:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:8:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:9:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:10:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:11:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:12:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:13:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:14:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:15:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:16:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:17:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:18:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:19:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:20:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:21:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:22:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:23:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:24:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:25:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:26:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:27:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:28:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:29:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:30:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift1_mux|mux2t1_df:\G_NBit_MUX:31:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux
i_S => mux2t1_df:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1_df:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1_df:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1_df:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1_df:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1_df:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1_df:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1_df:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1_df:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1_df:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1_df:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1_df:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1_df:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1_df:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1_df:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1_df:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1_df:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1_df:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1_df:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1_df:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1_df:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1_df:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1_df:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1_df:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1_df:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1_df:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1_df:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1_df:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1_df:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1_df:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1_df:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1_df:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1_df:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:0:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:1:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:2:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:3:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:4:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:5:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:6:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:7:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:8:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:9:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:10:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:11:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:12:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:13:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:14:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:15:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:16:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:17:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:18:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:19:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:20:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:21:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:22:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:23:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:24:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:25:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:26:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:27:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:28:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:29:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:30:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift2_mux|mux2t1_df:\G_NBit_MUX:31:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux
i_S => mux2t1_df:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1_df:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1_df:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1_df:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1_df:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1_df:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1_df:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1_df:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1_df:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1_df:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1_df:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1_df:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1_df:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1_df:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1_df:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1_df:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1_df:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1_df:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1_df:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1_df:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1_df:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1_df:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1_df:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1_df:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1_df:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1_df:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1_df:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1_df:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1_df:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1_df:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1_df:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1_df:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1_df:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:0:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:1:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:2:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:3:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:4:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:5:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:6:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:7:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:8:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:9:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:10:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:11:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:12:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:13:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:14:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:15:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:16:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:17:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:18:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:19:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:20:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:21:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:22:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:23:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:24:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:25:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:26:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:27:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:28:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:29:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:30:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift3_mux|mux2t1_df:\G_NBit_MUX:31:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux
i_S => mux2t1_df:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1_df:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1_df:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1_df:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1_df:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1_df:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1_df:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1_df:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1_df:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1_df:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1_df:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1_df:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1_df:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1_df:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1_df:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1_df:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1_df:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1_df:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1_df:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1_df:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1_df:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1_df:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1_df:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1_df:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1_df:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1_df:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1_df:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1_df:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1_df:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1_df:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1_df:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1_df:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1_df:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:0:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:1:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:2:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:3:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:4:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:5:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:6:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:7:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:8:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:9:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:10:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:11:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:12:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:13:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:14:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:15:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:16:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:17:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:18:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:19:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:20:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:21:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:22:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:23:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:24:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:25:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:26:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:27:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:28:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:29:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:30:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:shift4_mux|mux2t1_df:\G_NBit_MUX:31:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux
i_S => mux2t1_df:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1_df:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1_df:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1_df:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1_df:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1_df:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1_df:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1_df:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1_df:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1_df:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1_df:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1_df:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1_df:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1_df:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1_df:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1_df:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1_df:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1_df:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1_df:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1_df:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1_df:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1_df:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1_df:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1_df:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1_df:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1_df:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1_df:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1_df:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1_df:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1_df:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1_df:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1_df:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1_df:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:0:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:1:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:2:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:3:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:4:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:5:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:6:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:7:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:8:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:9:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:10:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:11:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:12:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:13:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:14:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:15:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:16:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:17:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:18:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:19:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:20:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:21:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:22:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:23:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:24:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:25:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:26:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:27:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:28:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:29:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:30:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|shifter:shift|mux2t1_N:output_mux|mux2t1_df:\G_NBit_MUX:31:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|replicator:repl
i_A[0] => Mux7.IN3
i_A[1] => Mux6.IN3
i_A[2] => Mux5.IN3
i_A[3] => Mux4.IN3
i_A[4] => Mux3.IN3
i_A[5] => Mux2.IN3
i_A[6] => Mux1.IN3
i_A[7] => Mux0.IN3
i_A[8] => Mux7.IN2
i_A[9] => Mux6.IN2
i_A[10] => Mux5.IN2
i_A[11] => Mux4.IN2
i_A[12] => Mux3.IN2
i_A[13] => Mux2.IN2
i_A[14] => Mux1.IN2
i_A[15] => Mux0.IN2
i_A[16] => Mux7.IN1
i_A[17] => Mux6.IN1
i_A[18] => Mux5.IN1
i_A[19] => Mux4.IN1
i_A[20] => Mux3.IN1
i_A[21] => Mux2.IN1
i_A[22] => Mux1.IN1
i_A[23] => Mux0.IN1
i_A[24] => Mux7.IN0
i_A[25] => Mux6.IN0
i_A[26] => Mux5.IN0
i_A[27] => Mux4.IN0
i_A[28] => Mux3.IN0
i_A[29] => Mux2.IN0
i_A[30] => Mux1.IN0
i_A[31] => Mux0.IN0
i_Byte[0] => Mux0.IN5
i_Byte[0] => Mux1.IN5
i_Byte[0] => Mux2.IN5
i_Byte[0] => Mux3.IN5
i_Byte[0] => Mux4.IN5
i_Byte[0] => Mux5.IN5
i_Byte[0] => Mux6.IN5
i_Byte[0] => Mux7.IN5
i_Byte[1] => Mux0.IN4
i_Byte[1] => Mux1.IN4
i_Byte[1] => Mux2.IN4
i_Byte[1] => Mux3.IN4
i_Byte[1] => Mux4.IN4
i_Byte[1] => Mux5.IN4
i_Byte[1] => Mux6.IN4
i_Byte[1] => Mux7.IN4
o_F[0] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_F[1] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_F[2] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_F[3] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_F[4] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_F[5] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_F[6] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_F[7] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_F[8] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_F[9] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_F[10] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_F[11] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_F[12] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_F[13] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_F[14] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_F[15] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_F[16] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_F[17] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_F[18] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_F[19] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_F[20] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_F[21] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_F[22] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_F[23] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE
o_F[24] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
o_F[25] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
o_F[26] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
o_F[27] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
o_F[28] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
o_F[29] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
o_F[30] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
o_F[31] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32
i_A[0] => org2:or_loop:0:or_gate.i_A
i_A[1] => org2:or_loop:1:or_gate.i_A
i_A[2] => org2:or_loop:2:or_gate.i_A
i_A[3] => org2:or_loop:3:or_gate.i_A
i_A[4] => org2:or_loop:4:or_gate.i_A
i_A[5] => org2:or_loop:5:or_gate.i_A
i_A[6] => org2:or_loop:6:or_gate.i_A
i_A[7] => org2:or_loop:7:or_gate.i_A
i_A[8] => org2:or_loop:8:or_gate.i_A
i_A[9] => org2:or_loop:9:or_gate.i_A
i_A[10] => org2:or_loop:10:or_gate.i_A
i_A[11] => org2:or_loop:11:or_gate.i_A
i_A[12] => org2:or_loop:12:or_gate.i_A
i_A[13] => org2:or_loop:13:or_gate.i_A
i_A[14] => org2:or_loop:14:or_gate.i_A
i_A[15] => org2:or_loop:15:or_gate.i_A
i_A[16] => org2:or_loop:16:or_gate.i_A
i_A[17] => org2:or_loop:17:or_gate.i_A
i_A[18] => org2:or_loop:18:or_gate.i_A
i_A[19] => org2:or_loop:19:or_gate.i_A
i_A[20] => org2:or_loop:20:or_gate.i_A
i_A[21] => org2:or_loop:21:or_gate.i_A
i_A[22] => org2:or_loop:22:or_gate.i_A
i_A[23] => org2:or_loop:23:or_gate.i_A
i_A[24] => org2:or_loop:24:or_gate.i_A
i_A[25] => org2:or_loop:25:or_gate.i_A
i_A[26] => org2:or_loop:26:or_gate.i_A
i_A[27] => org2:or_loop:27:or_gate.i_A
i_A[28] => org2:or_loop:28:or_gate.i_A
i_A[29] => org2:or_loop:29:or_gate.i_A
i_A[30] => org2:or_loop:30:or_gate.i_A
i_A[31] => org2:or_loop:31:or_gate.i_A
i_B[0] => org2:or_loop:0:or_gate.i_B
i_B[1] => org2:or_loop:1:or_gate.i_B
i_B[2] => org2:or_loop:2:or_gate.i_B
i_B[3] => org2:or_loop:3:or_gate.i_B
i_B[4] => org2:or_loop:4:or_gate.i_B
i_B[5] => org2:or_loop:5:or_gate.i_B
i_B[6] => org2:or_loop:6:or_gate.i_B
i_B[7] => org2:or_loop:7:or_gate.i_B
i_B[8] => org2:or_loop:8:or_gate.i_B
i_B[9] => org2:or_loop:9:or_gate.i_B
i_B[10] => org2:or_loop:10:or_gate.i_B
i_B[11] => org2:or_loop:11:or_gate.i_B
i_B[12] => org2:or_loop:12:or_gate.i_B
i_B[13] => org2:or_loop:13:or_gate.i_B
i_B[14] => org2:or_loop:14:or_gate.i_B
i_B[15] => org2:or_loop:15:or_gate.i_B
i_B[16] => org2:or_loop:16:or_gate.i_B
i_B[17] => org2:or_loop:17:or_gate.i_B
i_B[18] => org2:or_loop:18:or_gate.i_B
i_B[19] => org2:or_loop:19:or_gate.i_B
i_B[20] => org2:or_loop:20:or_gate.i_B
i_B[21] => org2:or_loop:21:or_gate.i_B
i_B[22] => org2:or_loop:22:or_gate.i_B
i_B[23] => org2:or_loop:23:or_gate.i_B
i_B[24] => org2:or_loop:24:or_gate.i_B
i_B[25] => org2:or_loop:25:or_gate.i_B
i_B[26] => org2:or_loop:26:or_gate.i_B
i_B[27] => org2:or_loop:27:or_gate.i_B
i_B[28] => org2:or_loop:28:or_gate.i_B
i_B[29] => org2:or_loop:29:or_gate.i_B
i_B[30] => org2:or_loop:30:or_gate.i_B
i_B[31] => org2:or_loop:31:or_gate.i_B
o_F[0] <= invg:inv_loop:0:inv_gate.o_F
o_F[1] <= invg:inv_loop:1:inv_gate.o_F
o_F[2] <= invg:inv_loop:2:inv_gate.o_F
o_F[3] <= invg:inv_loop:3:inv_gate.o_F
o_F[4] <= invg:inv_loop:4:inv_gate.o_F
o_F[5] <= invg:inv_loop:5:inv_gate.o_F
o_F[6] <= invg:inv_loop:6:inv_gate.o_F
o_F[7] <= invg:inv_loop:7:inv_gate.o_F
o_F[8] <= invg:inv_loop:8:inv_gate.o_F
o_F[9] <= invg:inv_loop:9:inv_gate.o_F
o_F[10] <= invg:inv_loop:10:inv_gate.o_F
o_F[11] <= invg:inv_loop:11:inv_gate.o_F
o_F[12] <= invg:inv_loop:12:inv_gate.o_F
o_F[13] <= invg:inv_loop:13:inv_gate.o_F
o_F[14] <= invg:inv_loop:14:inv_gate.o_F
o_F[15] <= invg:inv_loop:15:inv_gate.o_F
o_F[16] <= invg:inv_loop:16:inv_gate.o_F
o_F[17] <= invg:inv_loop:17:inv_gate.o_F
o_F[18] <= invg:inv_loop:18:inv_gate.o_F
o_F[19] <= invg:inv_loop:19:inv_gate.o_F
o_F[20] <= invg:inv_loop:20:inv_gate.o_F
o_F[21] <= invg:inv_loop:21:inv_gate.o_F
o_F[22] <= invg:inv_loop:22:inv_gate.o_F
o_F[23] <= invg:inv_loop:23:inv_gate.o_F
o_F[24] <= invg:inv_loop:24:inv_gate.o_F
o_F[25] <= invg:inv_loop:25:inv_gate.o_F
o_F[26] <= invg:inv_loop:26:inv_gate.o_F
o_F[27] <= invg:inv_loop:27:inv_gate.o_F
o_F[28] <= invg:inv_loop:28:inv_gate.o_F
o_F[29] <= invg:inv_loop:29:inv_gate.o_F
o_F[30] <= invg:inv_loop:30:inv_gate.o_F
o_F[31] <= invg:inv_loop:31:inv_gate.o_F


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:0:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:1:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:2:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:3:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:4:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:5:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:6:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:7:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:8:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:9:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:10:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:11:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:12:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:13:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:14:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:15:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:16:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:17:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:18:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:19:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:20:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:21:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:22:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:23:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:24:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:25:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:26:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:27:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:28:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:29:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:30:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|org2:\or_loop:31:or_gate
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:0:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:1:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:2:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:3:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:4:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:5:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:6:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:7:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:8:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:9:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:10:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:11:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:12:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:13:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:14:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:15:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:16:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:17:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:18:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:19:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:20:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:21:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:22:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:23:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:24:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:25:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:26:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:27:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:28:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:29:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:30:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|alu:ALU0|nor_32bit:nor32|invg:\inv_loop:31:inv_gate
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|invg:notBranch
i_A => o_F.DATAIN
o_F <= i_A.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|andg2:ovflAnd
i_A => o_F.IN0
i_B => o_F.IN1
o_F <= o_F.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg:ovflDel1
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|dffg:ovflDel2
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM
i_Inst[0] => reg_N:Inst_Reg.i_D[0]
i_Inst[1] => reg_N:Inst_Reg.i_D[1]
i_Inst[2] => reg_N:Inst_Reg.i_D[2]
i_Inst[3] => reg_N:Inst_Reg.i_D[3]
i_Inst[4] => reg_N:Inst_Reg.i_D[4]
i_Inst[5] => reg_N:Inst_Reg.i_D[5]
i_Inst[6] => reg_N:Inst_Reg.i_D[6]
i_Inst[7] => reg_N:Inst_Reg.i_D[7]
i_Inst[8] => reg_N:Inst_Reg.i_D[8]
i_Inst[9] => reg_N:Inst_Reg.i_D[9]
i_Inst[10] => reg_N:Inst_Reg.i_D[10]
i_Inst[11] => reg_N:Inst_Reg.i_D[11]
i_Inst[12] => reg_N:Inst_Reg.i_D[12]
i_Inst[13] => reg_N:Inst_Reg.i_D[13]
i_Inst[14] => reg_N:Inst_Reg.i_D[14]
i_Inst[15] => reg_N:Inst_Reg.i_D[15]
i_Inst[16] => reg_N:Inst_Reg.i_D[16]
i_Inst[17] => reg_N:Inst_Reg.i_D[17]
i_Inst[18] => reg_N:Inst_Reg.i_D[18]
i_Inst[19] => reg_N:Inst_Reg.i_D[19]
i_Inst[20] => reg_N:Inst_Reg.i_D[20]
i_Inst[21] => reg_N:Inst_Reg.i_D[21]
i_Inst[22] => reg_N:Inst_Reg.i_D[22]
i_Inst[23] => reg_N:Inst_Reg.i_D[23]
i_Inst[24] => reg_N:Inst_Reg.i_D[24]
i_Inst[25] => reg_N:Inst_Reg.i_D[25]
i_Inst[26] => reg_N:Inst_Reg.i_D[26]
i_Inst[27] => reg_N:Inst_Reg.i_D[27]
i_Inst[28] => reg_N:Inst_Reg.i_D[28]
i_Inst[29] => reg_N:Inst_Reg.i_D[29]
i_Inst[30] => reg_N:Inst_Reg.i_D[30]
i_Inst[31] => reg_N:Inst_Reg.i_D[31]
i_ALU_Out[0] => reg_N:DataOut_Reg.i_D[0]
i_ALU_Out[1] => reg_N:DataOut_Reg.i_D[1]
i_ALU_Out[2] => reg_N:DataOut_Reg.i_D[2]
i_ALU_Out[3] => reg_N:DataOut_Reg.i_D[3]
i_ALU_Out[4] => reg_N:DataOut_Reg.i_D[4]
i_ALU_Out[5] => reg_N:DataOut_Reg.i_D[5]
i_ALU_Out[6] => reg_N:DataOut_Reg.i_D[6]
i_ALU_Out[7] => reg_N:DataOut_Reg.i_D[7]
i_ALU_Out[8] => reg_N:DataOut_Reg.i_D[8]
i_ALU_Out[9] => reg_N:DataOut_Reg.i_D[9]
i_ALU_Out[10] => reg_N:DataOut_Reg.i_D[10]
i_ALU_Out[11] => reg_N:DataOut_Reg.i_D[11]
i_ALU_Out[12] => reg_N:DataOut_Reg.i_D[12]
i_ALU_Out[13] => reg_N:DataOut_Reg.i_D[13]
i_ALU_Out[14] => reg_N:DataOut_Reg.i_D[14]
i_ALU_Out[15] => reg_N:DataOut_Reg.i_D[15]
i_ALU_Out[16] => reg_N:DataOut_Reg.i_D[16]
i_ALU_Out[17] => reg_N:DataOut_Reg.i_D[17]
i_ALU_Out[18] => reg_N:DataOut_Reg.i_D[18]
i_ALU_Out[19] => reg_N:DataOut_Reg.i_D[19]
i_ALU_Out[20] => reg_N:DataOut_Reg.i_D[20]
i_ALU_Out[21] => reg_N:DataOut_Reg.i_D[21]
i_ALU_Out[22] => reg_N:DataOut_Reg.i_D[22]
i_ALU_Out[23] => reg_N:DataOut_Reg.i_D[23]
i_ALU_Out[24] => reg_N:DataOut_Reg.i_D[24]
i_ALU_Out[25] => reg_N:DataOut_Reg.i_D[25]
i_ALU_Out[26] => reg_N:DataOut_Reg.i_D[26]
i_ALU_Out[27] => reg_N:DataOut_Reg.i_D[27]
i_ALU_Out[28] => reg_N:DataOut_Reg.i_D[28]
i_ALU_Out[29] => reg_N:DataOut_Reg.i_D[29]
i_ALU_Out[30] => reg_N:DataOut_Reg.i_D[30]
i_ALU_Out[31] => reg_N:DataOut_Reg.i_D[31]
i_W_Data[0] => reg_N:WriteData_Reg.i_D[0]
i_W_Data[1] => reg_N:WriteData_Reg.i_D[1]
i_W_Data[2] => reg_N:WriteData_Reg.i_D[2]
i_W_Data[3] => reg_N:WriteData_Reg.i_D[3]
i_W_Data[4] => reg_N:WriteData_Reg.i_D[4]
i_W_Data[5] => reg_N:WriteData_Reg.i_D[5]
i_W_Data[6] => reg_N:WriteData_Reg.i_D[6]
i_W_Data[7] => reg_N:WriteData_Reg.i_D[7]
i_W_Data[8] => reg_N:WriteData_Reg.i_D[8]
i_W_Data[9] => reg_N:WriteData_Reg.i_D[9]
i_W_Data[10] => reg_N:WriteData_Reg.i_D[10]
i_W_Data[11] => reg_N:WriteData_Reg.i_D[11]
i_W_Data[12] => reg_N:WriteData_Reg.i_D[12]
i_W_Data[13] => reg_N:WriteData_Reg.i_D[13]
i_W_Data[14] => reg_N:WriteData_Reg.i_D[14]
i_W_Data[15] => reg_N:WriteData_Reg.i_D[15]
i_W_Data[16] => reg_N:WriteData_Reg.i_D[16]
i_W_Data[17] => reg_N:WriteData_Reg.i_D[17]
i_W_Data[18] => reg_N:WriteData_Reg.i_D[18]
i_W_Data[19] => reg_N:WriteData_Reg.i_D[19]
i_W_Data[20] => reg_N:WriteData_Reg.i_D[20]
i_W_Data[21] => reg_N:WriteData_Reg.i_D[21]
i_W_Data[22] => reg_N:WriteData_Reg.i_D[22]
i_W_Data[23] => reg_N:WriteData_Reg.i_D[23]
i_W_Data[24] => reg_N:WriteData_Reg.i_D[24]
i_W_Data[25] => reg_N:WriteData_Reg.i_D[25]
i_W_Data[26] => reg_N:WriteData_Reg.i_D[26]
i_W_Data[27] => reg_N:WriteData_Reg.i_D[27]
i_W_Data[28] => reg_N:WriteData_Reg.i_D[28]
i_W_Data[29] => reg_N:WriteData_Reg.i_D[29]
i_W_Data[30] => reg_N:WriteData_Reg.i_D[30]
i_W_Data[31] => reg_N:WriteData_Reg.i_D[31]
i_WB_Addr[0] => reg_N:WBAddr_Reg.i_D[0]
i_WB_Addr[1] => reg_N:WBAddr_Reg.i_D[1]
i_WB_Addr[2] => reg_N:WBAddr_Reg.i_D[2]
i_WB_Addr[3] => reg_N:WBAddr_Reg.i_D[3]
i_WB_Addr[4] => reg_N:WBAddr_Reg.i_D[4]
i_CTRL_Sigs[0] => reg_N:ctrl_Reg.i_D[0]
i_CTRL_Sigs[1] => reg_N:ctrl_Reg.i_D[1]
i_CTRL_Sigs[2] => reg_N:ctrl_Reg.i_D[2]
i_CTRL_Sigs[3] => reg_N:ctrl_Reg.i_D[3]
i_CLK => reg_N:Inst_Reg.i_CLK
i_CLK => reg_N:DataOut_Reg.i_CLK
i_CLK => reg_N:WBAddr_Reg.i_CLK
i_CLK => reg_N:WriteData_Reg.i_CLK
i_CLK => reg_N:ctrl_Reg.i_CLK
i_RST => reg_N:Inst_Reg.i_RST
i_RST => reg_N:DataOut_Reg.i_RST
i_RST => reg_N:WBAddr_Reg.i_RST
i_RST => reg_N:WriteData_Reg.i_RST
i_RST => reg_N:ctrl_Reg.i_RST
o_Inst[0] <= reg_N:Inst_Reg.o_Q[0]
o_Inst[1] <= reg_N:Inst_Reg.o_Q[1]
o_Inst[2] <= reg_N:Inst_Reg.o_Q[2]
o_Inst[3] <= reg_N:Inst_Reg.o_Q[3]
o_Inst[4] <= reg_N:Inst_Reg.o_Q[4]
o_Inst[5] <= reg_N:Inst_Reg.o_Q[5]
o_Inst[6] <= reg_N:Inst_Reg.o_Q[6]
o_Inst[7] <= reg_N:Inst_Reg.o_Q[7]
o_Inst[8] <= reg_N:Inst_Reg.o_Q[8]
o_Inst[9] <= reg_N:Inst_Reg.o_Q[9]
o_Inst[10] <= reg_N:Inst_Reg.o_Q[10]
o_Inst[11] <= reg_N:Inst_Reg.o_Q[11]
o_Inst[12] <= reg_N:Inst_Reg.o_Q[12]
o_Inst[13] <= reg_N:Inst_Reg.o_Q[13]
o_Inst[14] <= reg_N:Inst_Reg.o_Q[14]
o_Inst[15] <= reg_N:Inst_Reg.o_Q[15]
o_Inst[16] <= reg_N:Inst_Reg.o_Q[16]
o_Inst[17] <= reg_N:Inst_Reg.o_Q[17]
o_Inst[18] <= reg_N:Inst_Reg.o_Q[18]
o_Inst[19] <= reg_N:Inst_Reg.o_Q[19]
o_Inst[20] <= reg_N:Inst_Reg.o_Q[20]
o_Inst[21] <= reg_N:Inst_Reg.o_Q[21]
o_Inst[22] <= reg_N:Inst_Reg.o_Q[22]
o_Inst[23] <= reg_N:Inst_Reg.o_Q[23]
o_Inst[24] <= reg_N:Inst_Reg.o_Q[24]
o_Inst[25] <= reg_N:Inst_Reg.o_Q[25]
o_Inst[26] <= reg_N:Inst_Reg.o_Q[26]
o_Inst[27] <= reg_N:Inst_Reg.o_Q[27]
o_Inst[28] <= reg_N:Inst_Reg.o_Q[28]
o_Inst[29] <= reg_N:Inst_Reg.o_Q[29]
o_Inst[30] <= reg_N:Inst_Reg.o_Q[30]
o_Inst[31] <= reg_N:Inst_Reg.o_Q[31]
o_ALU_Out[0] <= reg_N:DataOut_Reg.o_Q[0]
o_ALU_Out[1] <= reg_N:DataOut_Reg.o_Q[1]
o_ALU_Out[2] <= reg_N:DataOut_Reg.o_Q[2]
o_ALU_Out[3] <= reg_N:DataOut_Reg.o_Q[3]
o_ALU_Out[4] <= reg_N:DataOut_Reg.o_Q[4]
o_ALU_Out[5] <= reg_N:DataOut_Reg.o_Q[5]
o_ALU_Out[6] <= reg_N:DataOut_Reg.o_Q[6]
o_ALU_Out[7] <= reg_N:DataOut_Reg.o_Q[7]
o_ALU_Out[8] <= reg_N:DataOut_Reg.o_Q[8]
o_ALU_Out[9] <= reg_N:DataOut_Reg.o_Q[9]
o_ALU_Out[10] <= reg_N:DataOut_Reg.o_Q[10]
o_ALU_Out[11] <= reg_N:DataOut_Reg.o_Q[11]
o_ALU_Out[12] <= reg_N:DataOut_Reg.o_Q[12]
o_ALU_Out[13] <= reg_N:DataOut_Reg.o_Q[13]
o_ALU_Out[14] <= reg_N:DataOut_Reg.o_Q[14]
o_ALU_Out[15] <= reg_N:DataOut_Reg.o_Q[15]
o_ALU_Out[16] <= reg_N:DataOut_Reg.o_Q[16]
o_ALU_Out[17] <= reg_N:DataOut_Reg.o_Q[17]
o_ALU_Out[18] <= reg_N:DataOut_Reg.o_Q[18]
o_ALU_Out[19] <= reg_N:DataOut_Reg.o_Q[19]
o_ALU_Out[20] <= reg_N:DataOut_Reg.o_Q[20]
o_ALU_Out[21] <= reg_N:DataOut_Reg.o_Q[21]
o_ALU_Out[22] <= reg_N:DataOut_Reg.o_Q[22]
o_ALU_Out[23] <= reg_N:DataOut_Reg.o_Q[23]
o_ALU_Out[24] <= reg_N:DataOut_Reg.o_Q[24]
o_ALU_Out[25] <= reg_N:DataOut_Reg.o_Q[25]
o_ALU_Out[26] <= reg_N:DataOut_Reg.o_Q[26]
o_ALU_Out[27] <= reg_N:DataOut_Reg.o_Q[27]
o_ALU_Out[28] <= reg_N:DataOut_Reg.o_Q[28]
o_ALU_Out[29] <= reg_N:DataOut_Reg.o_Q[29]
o_ALU_Out[30] <= reg_N:DataOut_Reg.o_Q[30]
o_ALU_Out[31] <= reg_N:DataOut_Reg.o_Q[31]
o_W_Data[0] <= reg_N:WriteData_Reg.o_Q[0]
o_W_Data[1] <= reg_N:WriteData_Reg.o_Q[1]
o_W_Data[2] <= reg_N:WriteData_Reg.o_Q[2]
o_W_Data[3] <= reg_N:WriteData_Reg.o_Q[3]
o_W_Data[4] <= reg_N:WriteData_Reg.o_Q[4]
o_W_Data[5] <= reg_N:WriteData_Reg.o_Q[5]
o_W_Data[6] <= reg_N:WriteData_Reg.o_Q[6]
o_W_Data[7] <= reg_N:WriteData_Reg.o_Q[7]
o_W_Data[8] <= reg_N:WriteData_Reg.o_Q[8]
o_W_Data[9] <= reg_N:WriteData_Reg.o_Q[9]
o_W_Data[10] <= reg_N:WriteData_Reg.o_Q[10]
o_W_Data[11] <= reg_N:WriteData_Reg.o_Q[11]
o_W_Data[12] <= reg_N:WriteData_Reg.o_Q[12]
o_W_Data[13] <= reg_N:WriteData_Reg.o_Q[13]
o_W_Data[14] <= reg_N:WriteData_Reg.o_Q[14]
o_W_Data[15] <= reg_N:WriteData_Reg.o_Q[15]
o_W_Data[16] <= reg_N:WriteData_Reg.o_Q[16]
o_W_Data[17] <= reg_N:WriteData_Reg.o_Q[17]
o_W_Data[18] <= reg_N:WriteData_Reg.o_Q[18]
o_W_Data[19] <= reg_N:WriteData_Reg.o_Q[19]
o_W_Data[20] <= reg_N:WriteData_Reg.o_Q[20]
o_W_Data[21] <= reg_N:WriteData_Reg.o_Q[21]
o_W_Data[22] <= reg_N:WriteData_Reg.o_Q[22]
o_W_Data[23] <= reg_N:WriteData_Reg.o_Q[23]
o_W_Data[24] <= reg_N:WriteData_Reg.o_Q[24]
o_W_Data[25] <= reg_N:WriteData_Reg.o_Q[25]
o_W_Data[26] <= reg_N:WriteData_Reg.o_Q[26]
o_W_Data[27] <= reg_N:WriteData_Reg.o_Q[27]
o_W_Data[28] <= reg_N:WriteData_Reg.o_Q[28]
o_W_Data[29] <= reg_N:WriteData_Reg.o_Q[29]
o_W_Data[30] <= reg_N:WriteData_Reg.o_Q[30]
o_W_Data[31] <= reg_N:WriteData_Reg.o_Q[31]
o_WB_Addr[0] <= reg_N:WBAddr_Reg.o_Q[0]
o_WB_Addr[1] <= reg_N:WBAddr_Reg.o_Q[1]
o_WB_Addr[2] <= reg_N:WBAddr_Reg.o_Q[2]
o_WB_Addr[3] <= reg_N:WBAddr_Reg.o_Q[3]
o_WB_Addr[4] <= reg_N:WBAddr_Reg.o_Q[4]
o_CTRL_Sigs[0] <= reg_N:ctrl_Reg.o_Q[0]
o_CTRL_Sigs[1] <= reg_N:ctrl_Reg.o_Q[1]
o_CTRL_Sigs[2] <= reg_N:ctrl_Reg.o_Q[2]
o_CTRL_Sigs[3] <= reg_N:ctrl_Reg.o_Q[3]


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:DataOut_Reg|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:WriteData_Reg|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:ctrl_Reg
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|EXMEM_Reg:EXMEM|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB
i_Inst[0] => reg_N:Inst_Reg.i_D[0]
i_Inst[1] => reg_N:Inst_Reg.i_D[1]
i_Inst[2] => reg_N:Inst_Reg.i_D[2]
i_Inst[3] => reg_N:Inst_Reg.i_D[3]
i_Inst[4] => reg_N:Inst_Reg.i_D[4]
i_Inst[5] => reg_N:Inst_Reg.i_D[5]
i_Inst[6] => reg_N:Inst_Reg.i_D[6]
i_Inst[7] => reg_N:Inst_Reg.i_D[7]
i_Inst[8] => reg_N:Inst_Reg.i_D[8]
i_Inst[9] => reg_N:Inst_Reg.i_D[9]
i_Inst[10] => reg_N:Inst_Reg.i_D[10]
i_Inst[11] => reg_N:Inst_Reg.i_D[11]
i_Inst[12] => reg_N:Inst_Reg.i_D[12]
i_Inst[13] => reg_N:Inst_Reg.i_D[13]
i_Inst[14] => reg_N:Inst_Reg.i_D[14]
i_Inst[15] => reg_N:Inst_Reg.i_D[15]
i_Inst[16] => reg_N:Inst_Reg.i_D[16]
i_Inst[17] => reg_N:Inst_Reg.i_D[17]
i_Inst[18] => reg_N:Inst_Reg.i_D[18]
i_Inst[19] => reg_N:Inst_Reg.i_D[19]
i_Inst[20] => reg_N:Inst_Reg.i_D[20]
i_Inst[21] => reg_N:Inst_Reg.i_D[21]
i_Inst[22] => reg_N:Inst_Reg.i_D[22]
i_Inst[23] => reg_N:Inst_Reg.i_D[23]
i_Inst[24] => reg_N:Inst_Reg.i_D[24]
i_Inst[25] => reg_N:Inst_Reg.i_D[25]
i_Inst[26] => reg_N:Inst_Reg.i_D[26]
i_Inst[27] => reg_N:Inst_Reg.i_D[27]
i_Inst[28] => reg_N:Inst_Reg.i_D[28]
i_Inst[29] => reg_N:Inst_Reg.i_D[29]
i_Inst[30] => reg_N:Inst_Reg.i_D[30]
i_Inst[31] => reg_N:Inst_Reg.i_D[31]
i_ALU[0] => reg_N:ALU_Reg.i_D[0]
i_ALU[1] => reg_N:ALU_Reg.i_D[1]
i_ALU[2] => reg_N:ALU_Reg.i_D[2]
i_ALU[3] => reg_N:ALU_Reg.i_D[3]
i_ALU[4] => reg_N:ALU_Reg.i_D[4]
i_ALU[5] => reg_N:ALU_Reg.i_D[5]
i_ALU[6] => reg_N:ALU_Reg.i_D[6]
i_ALU[7] => reg_N:ALU_Reg.i_D[7]
i_ALU[8] => reg_N:ALU_Reg.i_D[8]
i_ALU[9] => reg_N:ALU_Reg.i_D[9]
i_ALU[10] => reg_N:ALU_Reg.i_D[10]
i_ALU[11] => reg_N:ALU_Reg.i_D[11]
i_ALU[12] => reg_N:ALU_Reg.i_D[12]
i_ALU[13] => reg_N:ALU_Reg.i_D[13]
i_ALU[14] => reg_N:ALU_Reg.i_D[14]
i_ALU[15] => reg_N:ALU_Reg.i_D[15]
i_ALU[16] => reg_N:ALU_Reg.i_D[16]
i_ALU[17] => reg_N:ALU_Reg.i_D[17]
i_ALU[18] => reg_N:ALU_Reg.i_D[18]
i_ALU[19] => reg_N:ALU_Reg.i_D[19]
i_ALU[20] => reg_N:ALU_Reg.i_D[20]
i_ALU[21] => reg_N:ALU_Reg.i_D[21]
i_ALU[22] => reg_N:ALU_Reg.i_D[22]
i_ALU[23] => reg_N:ALU_Reg.i_D[23]
i_ALU[24] => reg_N:ALU_Reg.i_D[24]
i_ALU[25] => reg_N:ALU_Reg.i_D[25]
i_ALU[26] => reg_N:ALU_Reg.i_D[26]
i_ALU[27] => reg_N:ALU_Reg.i_D[27]
i_ALU[28] => reg_N:ALU_Reg.i_D[28]
i_ALU[29] => reg_N:ALU_Reg.i_D[29]
i_ALU[30] => reg_N:ALU_Reg.i_D[30]
i_ALU[31] => reg_N:ALU_Reg.i_D[31]
i_Mem_Data[0] => reg_N:MemData_Reg.i_D[0]
i_Mem_Data[1] => reg_N:MemData_Reg.i_D[1]
i_Mem_Data[2] => reg_N:MemData_Reg.i_D[2]
i_Mem_Data[3] => reg_N:MemData_Reg.i_D[3]
i_Mem_Data[4] => reg_N:MemData_Reg.i_D[4]
i_Mem_Data[5] => reg_N:MemData_Reg.i_D[5]
i_Mem_Data[6] => reg_N:MemData_Reg.i_D[6]
i_Mem_Data[7] => reg_N:MemData_Reg.i_D[7]
i_Mem_Data[8] => reg_N:MemData_Reg.i_D[8]
i_Mem_Data[9] => reg_N:MemData_Reg.i_D[9]
i_Mem_Data[10] => reg_N:MemData_Reg.i_D[10]
i_Mem_Data[11] => reg_N:MemData_Reg.i_D[11]
i_Mem_Data[12] => reg_N:MemData_Reg.i_D[12]
i_Mem_Data[13] => reg_N:MemData_Reg.i_D[13]
i_Mem_Data[14] => reg_N:MemData_Reg.i_D[14]
i_Mem_Data[15] => reg_N:MemData_Reg.i_D[15]
i_Mem_Data[16] => reg_N:MemData_Reg.i_D[16]
i_Mem_Data[17] => reg_N:MemData_Reg.i_D[17]
i_Mem_Data[18] => reg_N:MemData_Reg.i_D[18]
i_Mem_Data[19] => reg_N:MemData_Reg.i_D[19]
i_Mem_Data[20] => reg_N:MemData_Reg.i_D[20]
i_Mem_Data[21] => reg_N:MemData_Reg.i_D[21]
i_Mem_Data[22] => reg_N:MemData_Reg.i_D[22]
i_Mem_Data[23] => reg_N:MemData_Reg.i_D[23]
i_Mem_Data[24] => reg_N:MemData_Reg.i_D[24]
i_Mem_Data[25] => reg_N:MemData_Reg.i_D[25]
i_Mem_Data[26] => reg_N:MemData_Reg.i_D[26]
i_Mem_Data[27] => reg_N:MemData_Reg.i_D[27]
i_Mem_Data[28] => reg_N:MemData_Reg.i_D[28]
i_Mem_Data[29] => reg_N:MemData_Reg.i_D[29]
i_Mem_Data[30] => reg_N:MemData_Reg.i_D[30]
i_Mem_Data[31] => reg_N:MemData_Reg.i_D[31]
i_WB_Addr[0] => reg_N:WBAddr_Reg.i_D[0]
i_WB_Addr[1] => reg_N:WBAddr_Reg.i_D[1]
i_WB_Addr[2] => reg_N:WBAddr_Reg.i_D[2]
i_WB_Addr[3] => reg_N:WBAddr_Reg.i_D[3]
i_WB_Addr[4] => reg_N:WBAddr_Reg.i_D[4]
i_CTRL_Sigs[0] => reg_N:ctrl_Reg.i_D[0]
i_CTRL_Sigs[1] => reg_N:ctrl_Reg.i_D[1]
i_CTRL_Sigs[2] => reg_N:ctrl_Reg.i_D[2]
i_CLK => reg_N:Inst_Reg.i_CLK
i_CLK => reg_N:ALU_Reg.i_CLK
i_CLK => reg_N:WBAddr_Reg.i_CLK
i_CLK => reg_N:MemData_Reg.i_CLK
i_CLK => reg_N:ctrl_Reg.i_CLK
i_RST => reg_N:Inst_Reg.i_RST
i_RST => reg_N:ALU_Reg.i_RST
i_RST => reg_N:WBAddr_Reg.i_RST
i_RST => reg_N:MemData_Reg.i_RST
i_RST => reg_N:ctrl_Reg.i_RST
o_Inst[0] <= reg_N:Inst_Reg.o_Q[0]
o_Inst[1] <= reg_N:Inst_Reg.o_Q[1]
o_Inst[2] <= reg_N:Inst_Reg.o_Q[2]
o_Inst[3] <= reg_N:Inst_Reg.o_Q[3]
o_Inst[4] <= reg_N:Inst_Reg.o_Q[4]
o_Inst[5] <= reg_N:Inst_Reg.o_Q[5]
o_Inst[6] <= reg_N:Inst_Reg.o_Q[6]
o_Inst[7] <= reg_N:Inst_Reg.o_Q[7]
o_Inst[8] <= reg_N:Inst_Reg.o_Q[8]
o_Inst[9] <= reg_N:Inst_Reg.o_Q[9]
o_Inst[10] <= reg_N:Inst_Reg.o_Q[10]
o_Inst[11] <= reg_N:Inst_Reg.o_Q[11]
o_Inst[12] <= reg_N:Inst_Reg.o_Q[12]
o_Inst[13] <= reg_N:Inst_Reg.o_Q[13]
o_Inst[14] <= reg_N:Inst_Reg.o_Q[14]
o_Inst[15] <= reg_N:Inst_Reg.o_Q[15]
o_Inst[16] <= reg_N:Inst_Reg.o_Q[16]
o_Inst[17] <= reg_N:Inst_Reg.o_Q[17]
o_Inst[18] <= reg_N:Inst_Reg.o_Q[18]
o_Inst[19] <= reg_N:Inst_Reg.o_Q[19]
o_Inst[20] <= reg_N:Inst_Reg.o_Q[20]
o_Inst[21] <= reg_N:Inst_Reg.o_Q[21]
o_Inst[22] <= reg_N:Inst_Reg.o_Q[22]
o_Inst[23] <= reg_N:Inst_Reg.o_Q[23]
o_Inst[24] <= reg_N:Inst_Reg.o_Q[24]
o_Inst[25] <= reg_N:Inst_Reg.o_Q[25]
o_Inst[26] <= reg_N:Inst_Reg.o_Q[26]
o_Inst[27] <= reg_N:Inst_Reg.o_Q[27]
o_Inst[28] <= reg_N:Inst_Reg.o_Q[28]
o_Inst[29] <= reg_N:Inst_Reg.o_Q[29]
o_Inst[30] <= reg_N:Inst_Reg.o_Q[30]
o_Inst[31] <= reg_N:Inst_Reg.o_Q[31]
o_ALU[0] <= reg_N:ALU_Reg.o_Q[0]
o_ALU[1] <= reg_N:ALU_Reg.o_Q[1]
o_ALU[2] <= reg_N:ALU_Reg.o_Q[2]
o_ALU[3] <= reg_N:ALU_Reg.o_Q[3]
o_ALU[4] <= reg_N:ALU_Reg.o_Q[4]
o_ALU[5] <= reg_N:ALU_Reg.o_Q[5]
o_ALU[6] <= reg_N:ALU_Reg.o_Q[6]
o_ALU[7] <= reg_N:ALU_Reg.o_Q[7]
o_ALU[8] <= reg_N:ALU_Reg.o_Q[8]
o_ALU[9] <= reg_N:ALU_Reg.o_Q[9]
o_ALU[10] <= reg_N:ALU_Reg.o_Q[10]
o_ALU[11] <= reg_N:ALU_Reg.o_Q[11]
o_ALU[12] <= reg_N:ALU_Reg.o_Q[12]
o_ALU[13] <= reg_N:ALU_Reg.o_Q[13]
o_ALU[14] <= reg_N:ALU_Reg.o_Q[14]
o_ALU[15] <= reg_N:ALU_Reg.o_Q[15]
o_ALU[16] <= reg_N:ALU_Reg.o_Q[16]
o_ALU[17] <= reg_N:ALU_Reg.o_Q[17]
o_ALU[18] <= reg_N:ALU_Reg.o_Q[18]
o_ALU[19] <= reg_N:ALU_Reg.o_Q[19]
o_ALU[20] <= reg_N:ALU_Reg.o_Q[20]
o_ALU[21] <= reg_N:ALU_Reg.o_Q[21]
o_ALU[22] <= reg_N:ALU_Reg.o_Q[22]
o_ALU[23] <= reg_N:ALU_Reg.o_Q[23]
o_ALU[24] <= reg_N:ALU_Reg.o_Q[24]
o_ALU[25] <= reg_N:ALU_Reg.o_Q[25]
o_ALU[26] <= reg_N:ALU_Reg.o_Q[26]
o_ALU[27] <= reg_N:ALU_Reg.o_Q[27]
o_ALU[28] <= reg_N:ALU_Reg.o_Q[28]
o_ALU[29] <= reg_N:ALU_Reg.o_Q[29]
o_ALU[30] <= reg_N:ALU_Reg.o_Q[30]
o_ALU[31] <= reg_N:ALU_Reg.o_Q[31]
o_Mem_Data[0] <= reg_N:MemData_Reg.o_Q[0]
o_Mem_Data[1] <= reg_N:MemData_Reg.o_Q[1]
o_Mem_Data[2] <= reg_N:MemData_Reg.o_Q[2]
o_Mem_Data[3] <= reg_N:MemData_Reg.o_Q[3]
o_Mem_Data[4] <= reg_N:MemData_Reg.o_Q[4]
o_Mem_Data[5] <= reg_N:MemData_Reg.o_Q[5]
o_Mem_Data[6] <= reg_N:MemData_Reg.o_Q[6]
o_Mem_Data[7] <= reg_N:MemData_Reg.o_Q[7]
o_Mem_Data[8] <= reg_N:MemData_Reg.o_Q[8]
o_Mem_Data[9] <= reg_N:MemData_Reg.o_Q[9]
o_Mem_Data[10] <= reg_N:MemData_Reg.o_Q[10]
o_Mem_Data[11] <= reg_N:MemData_Reg.o_Q[11]
o_Mem_Data[12] <= reg_N:MemData_Reg.o_Q[12]
o_Mem_Data[13] <= reg_N:MemData_Reg.o_Q[13]
o_Mem_Data[14] <= reg_N:MemData_Reg.o_Q[14]
o_Mem_Data[15] <= reg_N:MemData_Reg.o_Q[15]
o_Mem_Data[16] <= reg_N:MemData_Reg.o_Q[16]
o_Mem_Data[17] <= reg_N:MemData_Reg.o_Q[17]
o_Mem_Data[18] <= reg_N:MemData_Reg.o_Q[18]
o_Mem_Data[19] <= reg_N:MemData_Reg.o_Q[19]
o_Mem_Data[20] <= reg_N:MemData_Reg.o_Q[20]
o_Mem_Data[21] <= reg_N:MemData_Reg.o_Q[21]
o_Mem_Data[22] <= reg_N:MemData_Reg.o_Q[22]
o_Mem_Data[23] <= reg_N:MemData_Reg.o_Q[23]
o_Mem_Data[24] <= reg_N:MemData_Reg.o_Q[24]
o_Mem_Data[25] <= reg_N:MemData_Reg.o_Q[25]
o_Mem_Data[26] <= reg_N:MemData_Reg.o_Q[26]
o_Mem_Data[27] <= reg_N:MemData_Reg.o_Q[27]
o_Mem_Data[28] <= reg_N:MemData_Reg.o_Q[28]
o_Mem_Data[29] <= reg_N:MemData_Reg.o_Q[29]
o_Mem_Data[30] <= reg_N:MemData_Reg.o_Q[30]
o_Mem_Data[31] <= reg_N:MemData_Reg.o_Q[31]
o_WB_Addr[0] <= reg_N:WBAddr_Reg.o_Q[0]
o_WB_Addr[1] <= reg_N:WBAddr_Reg.o_Q[1]
o_WB_Addr[2] <= reg_N:WBAddr_Reg.o_Q[2]
o_WB_Addr[3] <= reg_N:WBAddr_Reg.o_Q[3]
o_WB_Addr[4] <= reg_N:WBAddr_Reg.o_Q[4]
o_CTRL_Sigs[0] <= reg_N:ctrl_Reg.o_Q[0]
o_CTRL_Sigs[1] <= reg_N:ctrl_Reg.o_Q[1]
o_CTRL_Sigs[2] <= reg_N:ctrl_Reg.o_Q[2]


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:Inst_Reg|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ALU_Reg|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:WBAddr_Reg|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_D[3] => dffg:G_NBit_DFFG:3:DFFGI.i_D
i_D[4] => dffg:G_NBit_DFFG:4:DFFGI.i_D
i_D[5] => dffg:G_NBit_DFFG:5:DFFGI.i_D
i_D[6] => dffg:G_NBit_DFFG:6:DFFGI.i_D
i_D[7] => dffg:G_NBit_DFFG:7:DFFGI.i_D
i_D[8] => dffg:G_NBit_DFFG:8:DFFGI.i_D
i_D[9] => dffg:G_NBit_DFFG:9:DFFGI.i_D
i_D[10] => dffg:G_NBit_DFFG:10:DFFGI.i_D
i_D[11] => dffg:G_NBit_DFFG:11:DFFGI.i_D
i_D[12] => dffg:G_NBit_DFFG:12:DFFGI.i_D
i_D[13] => dffg:G_NBit_DFFG:13:DFFGI.i_D
i_D[14] => dffg:G_NBit_DFFG:14:DFFGI.i_D
i_D[15] => dffg:G_NBit_DFFG:15:DFFGI.i_D
i_D[16] => dffg:G_NBit_DFFG:16:DFFGI.i_D
i_D[17] => dffg:G_NBit_DFFG:17:DFFGI.i_D
i_D[18] => dffg:G_NBit_DFFG:18:DFFGI.i_D
i_D[19] => dffg:G_NBit_DFFG:19:DFFGI.i_D
i_D[20] => dffg:G_NBit_DFFG:20:DFFGI.i_D
i_D[21] => dffg:G_NBit_DFFG:21:DFFGI.i_D
i_D[22] => dffg:G_NBit_DFFG:22:DFFGI.i_D
i_D[23] => dffg:G_NBit_DFFG:23:DFFGI.i_D
i_D[24] => dffg:G_NBit_DFFG:24:DFFGI.i_D
i_D[25] => dffg:G_NBit_DFFG:25:DFFGI.i_D
i_D[26] => dffg:G_NBit_DFFG:26:DFFGI.i_D
i_D[27] => dffg:G_NBit_DFFG:27:DFFGI.i_D
i_D[28] => dffg:G_NBit_DFFG:28:DFFGI.i_D
i_D[29] => dffg:G_NBit_DFFG:29:DFFGI.i_D
i_D[30] => dffg:G_NBit_DFFG:30:DFFGI.i_D
i_D[31] => dffg:G_NBit_DFFG:31:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:3:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:4:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:5:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:6:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:7:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:8:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:9:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:10:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:11:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:12:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:13:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:14:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:15:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:16:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:17:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:18:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:19:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:20:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:21:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:22:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:23:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:24:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:25:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:26:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:27:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:28:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:29:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:30:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:31:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:3:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:4:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:5:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:6:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:7:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:8:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:9:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:10:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:11:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:12:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:13:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:14:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:15:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:16:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:17:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:18:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:19:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:20:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:21:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:22:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:23:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:24:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:25:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:26:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:27:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:28:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:29:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:30:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:31:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:3:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:4:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:5:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:6:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:7:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:8:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:9:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:10:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:11:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:12:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:13:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:14:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:15:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:16:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:17:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:18:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:19:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:20:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:21:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:22:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:23:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:24:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:25:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:26:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:27:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:28:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:29:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:30:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:31:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q
o_Q[3] <= dffg:G_NBit_DFFG:3:DFFGI.o_Q
o_Q[4] <= dffg:G_NBit_DFFG:4:DFFGI.o_Q
o_Q[5] <= dffg:G_NBit_DFFG:5:DFFGI.o_Q
o_Q[6] <= dffg:G_NBit_DFFG:6:DFFGI.o_Q
o_Q[7] <= dffg:G_NBit_DFFG:7:DFFGI.o_Q
o_Q[8] <= dffg:G_NBit_DFFG:8:DFFGI.o_Q
o_Q[9] <= dffg:G_NBit_DFFG:9:DFFGI.o_Q
o_Q[10] <= dffg:G_NBit_DFFG:10:DFFGI.o_Q
o_Q[11] <= dffg:G_NBit_DFFG:11:DFFGI.o_Q
o_Q[12] <= dffg:G_NBit_DFFG:12:DFFGI.o_Q
o_Q[13] <= dffg:G_NBit_DFFG:13:DFFGI.o_Q
o_Q[14] <= dffg:G_NBit_DFFG:14:DFFGI.o_Q
o_Q[15] <= dffg:G_NBit_DFFG:15:DFFGI.o_Q
o_Q[16] <= dffg:G_NBit_DFFG:16:DFFGI.o_Q
o_Q[17] <= dffg:G_NBit_DFFG:17:DFFGI.o_Q
o_Q[18] <= dffg:G_NBit_DFFG:18:DFFGI.o_Q
o_Q[19] <= dffg:G_NBit_DFFG:19:DFFGI.o_Q
o_Q[20] <= dffg:G_NBit_DFFG:20:DFFGI.o_Q
o_Q[21] <= dffg:G_NBit_DFFG:21:DFFGI.o_Q
o_Q[22] <= dffg:G_NBit_DFFG:22:DFFGI.o_Q
o_Q[23] <= dffg:G_NBit_DFFG:23:DFFGI.o_Q
o_Q[24] <= dffg:G_NBit_DFFG:24:DFFGI.o_Q
o_Q[25] <= dffg:G_NBit_DFFG:25:DFFGI.o_Q
o_Q[26] <= dffg:G_NBit_DFFG:26:DFFGI.o_Q
o_Q[27] <= dffg:G_NBit_DFFG:27:DFFGI.o_Q
o_Q[28] <= dffg:G_NBit_DFFG:28:DFFGI.o_Q
o_Q[29] <= dffg:G_NBit_DFFG:29:DFFGI.o_Q
o_Q[30] <= dffg:G_NBit_DFFG:30:DFFGI.o_Q
o_Q[31] <= dffg:G_NBit_DFFG:31:DFFGI.o_Q


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:3:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:4:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:5:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:6:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:7:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:8:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:9:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:10:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:11:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:12:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:13:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:14:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:15:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:16:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:17:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:18:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:19:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:20:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:21:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:22:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:23:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:24:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:25:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:26:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:27:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:28:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:29:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:30:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:MemData_Reg|dffg:\G_NBit_DFFG:31:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ctrl_Reg
i_D[0] => dffg:G_NBit_DFFG:0:DFFGI.i_D
i_D[1] => dffg:G_NBit_DFFG:1:DFFGI.i_D
i_D[2] => dffg:G_NBit_DFFG:2:DFFGI.i_D
i_RST => dffg:G_NBit_DFFG:0:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:1:DFFGI.i_RST
i_RST => dffg:G_NBit_DFFG:2:DFFGI.i_RST
i_CLK => dffg:G_NBit_DFFG:0:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:1:DFFGI.i_CLK
i_CLK => dffg:G_NBit_DFFG:2:DFFGI.i_CLK
i_WE => dffg:G_NBit_DFFG:0:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:1:DFFGI.i_WE
i_WE => dffg:G_NBit_DFFG:2:DFFGI.i_WE
o_Q[0] <= dffg:G_NBit_DFFG:0:DFFGI.o_Q
o_Q[1] <= dffg:G_NBit_DFFG:1:DFFGI.o_Q
o_Q[2] <= dffg:G_NBit_DFFG:2:DFFGI.o_Q


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:0:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:1:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|MEMWB_Reg:MEMWB|reg_N:ctrl_Reg|dffg:\G_NBit_DFFG:2:DFFGI
i_CLK => s_Q.CLK
i_RST => s_Q.ACLR
i_WE => s_Q.ENA
i_D => s_Q.DATAIN
o_Q <= s_Q.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux
i_S => mux2t1_df:G_NBit_MUX:0:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:1:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:2:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:3:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:4:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:5:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:6:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:7:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:8:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:9:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:10:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:11:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:12:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:13:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:14:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:15:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:16:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:17:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:18:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:19:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:20:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:21:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:22:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:23:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:24:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:25:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:26:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:27:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:28:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:29:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:30:MUXI.i_S
i_S => mux2t1_df:G_NBit_MUX:31:MUXI.i_S
i_D0[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D0
i_D0[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D0
i_D0[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D0
i_D0[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D0
i_D0[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D0
i_D0[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D0
i_D0[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D0
i_D0[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D0
i_D0[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D0
i_D0[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D0
i_D0[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D0
i_D0[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D0
i_D0[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D0
i_D0[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D0
i_D0[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D0
i_D0[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D0
i_D0[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D0
i_D0[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D0
i_D0[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D0
i_D0[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D0
i_D0[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D0
i_D0[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D0
i_D0[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D0
i_D0[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D0
i_D0[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D0
i_D0[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D0
i_D0[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D0
i_D0[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D0
i_D0[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D0
i_D0[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D0
i_D0[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D0
i_D0[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D0
i_D1[0] => mux2t1_df:G_NBit_MUX:0:MUXI.i_D1
i_D1[1] => mux2t1_df:G_NBit_MUX:1:MUXI.i_D1
i_D1[2] => mux2t1_df:G_NBit_MUX:2:MUXI.i_D1
i_D1[3] => mux2t1_df:G_NBit_MUX:3:MUXI.i_D1
i_D1[4] => mux2t1_df:G_NBit_MUX:4:MUXI.i_D1
i_D1[5] => mux2t1_df:G_NBit_MUX:5:MUXI.i_D1
i_D1[6] => mux2t1_df:G_NBit_MUX:6:MUXI.i_D1
i_D1[7] => mux2t1_df:G_NBit_MUX:7:MUXI.i_D1
i_D1[8] => mux2t1_df:G_NBit_MUX:8:MUXI.i_D1
i_D1[9] => mux2t1_df:G_NBit_MUX:9:MUXI.i_D1
i_D1[10] => mux2t1_df:G_NBit_MUX:10:MUXI.i_D1
i_D1[11] => mux2t1_df:G_NBit_MUX:11:MUXI.i_D1
i_D1[12] => mux2t1_df:G_NBit_MUX:12:MUXI.i_D1
i_D1[13] => mux2t1_df:G_NBit_MUX:13:MUXI.i_D1
i_D1[14] => mux2t1_df:G_NBit_MUX:14:MUXI.i_D1
i_D1[15] => mux2t1_df:G_NBit_MUX:15:MUXI.i_D1
i_D1[16] => mux2t1_df:G_NBit_MUX:16:MUXI.i_D1
i_D1[17] => mux2t1_df:G_NBit_MUX:17:MUXI.i_D1
i_D1[18] => mux2t1_df:G_NBit_MUX:18:MUXI.i_D1
i_D1[19] => mux2t1_df:G_NBit_MUX:19:MUXI.i_D1
i_D1[20] => mux2t1_df:G_NBit_MUX:20:MUXI.i_D1
i_D1[21] => mux2t1_df:G_NBit_MUX:21:MUXI.i_D1
i_D1[22] => mux2t1_df:G_NBit_MUX:22:MUXI.i_D1
i_D1[23] => mux2t1_df:G_NBit_MUX:23:MUXI.i_D1
i_D1[24] => mux2t1_df:G_NBit_MUX:24:MUXI.i_D1
i_D1[25] => mux2t1_df:G_NBit_MUX:25:MUXI.i_D1
i_D1[26] => mux2t1_df:G_NBit_MUX:26:MUXI.i_D1
i_D1[27] => mux2t1_df:G_NBit_MUX:27:MUXI.i_D1
i_D1[28] => mux2t1_df:G_NBit_MUX:28:MUXI.i_D1
i_D1[29] => mux2t1_df:G_NBit_MUX:29:MUXI.i_D1
i_D1[30] => mux2t1_df:G_NBit_MUX:30:MUXI.i_D1
i_D1[31] => mux2t1_df:G_NBit_MUX:31:MUXI.i_D1
o_O[0] <= mux2t1_df:G_NBit_MUX:0:MUXI.o_O
o_O[1] <= mux2t1_df:G_NBit_MUX:1:MUXI.o_O
o_O[2] <= mux2t1_df:G_NBit_MUX:2:MUXI.o_O
o_O[3] <= mux2t1_df:G_NBit_MUX:3:MUXI.o_O
o_O[4] <= mux2t1_df:G_NBit_MUX:4:MUXI.o_O
o_O[5] <= mux2t1_df:G_NBit_MUX:5:MUXI.o_O
o_O[6] <= mux2t1_df:G_NBit_MUX:6:MUXI.o_O
o_O[7] <= mux2t1_df:G_NBit_MUX:7:MUXI.o_O
o_O[8] <= mux2t1_df:G_NBit_MUX:8:MUXI.o_O
o_O[9] <= mux2t1_df:G_NBit_MUX:9:MUXI.o_O
o_O[10] <= mux2t1_df:G_NBit_MUX:10:MUXI.o_O
o_O[11] <= mux2t1_df:G_NBit_MUX:11:MUXI.o_O
o_O[12] <= mux2t1_df:G_NBit_MUX:12:MUXI.o_O
o_O[13] <= mux2t1_df:G_NBit_MUX:13:MUXI.o_O
o_O[14] <= mux2t1_df:G_NBit_MUX:14:MUXI.o_O
o_O[15] <= mux2t1_df:G_NBit_MUX:15:MUXI.o_O
o_O[16] <= mux2t1_df:G_NBit_MUX:16:MUXI.o_O
o_O[17] <= mux2t1_df:G_NBit_MUX:17:MUXI.o_O
o_O[18] <= mux2t1_df:G_NBit_MUX:18:MUXI.o_O
o_O[19] <= mux2t1_df:G_NBit_MUX:19:MUXI.o_O
o_O[20] <= mux2t1_df:G_NBit_MUX:20:MUXI.o_O
o_O[21] <= mux2t1_df:G_NBit_MUX:21:MUXI.o_O
o_O[22] <= mux2t1_df:G_NBit_MUX:22:MUXI.o_O
o_O[23] <= mux2t1_df:G_NBit_MUX:23:MUXI.o_O
o_O[24] <= mux2t1_df:G_NBit_MUX:24:MUXI.o_O
o_O[25] <= mux2t1_df:G_NBit_MUX:25:MUXI.o_O
o_O[26] <= mux2t1_df:G_NBit_MUX:26:MUXI.o_O
o_O[27] <= mux2t1_df:G_NBit_MUX:27:MUXI.o_O
o_O[28] <= mux2t1_df:G_NBit_MUX:28:MUXI.o_O
o_O[29] <= mux2t1_df:G_NBit_MUX:29:MUXI.o_O
o_O[30] <= mux2t1_df:G_NBit_MUX:30:MUXI.o_O
o_O[31] <= mux2t1_df:G_NBit_MUX:31:MUXI.o_O


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:0:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:1:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:2:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:3:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:4:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:5:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:6:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:7:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:8:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:9:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:10:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:11:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:12:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:13:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:14:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:15:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:16:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:17:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:18:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:19:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:20:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:21:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:22:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:23:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:24:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:25:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:26:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:27:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:28:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:29:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:30:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


|MIPS_Processor|mux2t1_N:wbDataMux|mux2t1_df:\G_NBit_MUX:31:MUXI
i_D1 => o_O.IN0
i_D0 => o_O.IN0
i_S => o_O.IN1
i_S => o_O.IN1
o_O <= o_O.DB_MAX_OUTPUT_PORT_TYPE


