mmVCE_UENC_REG_CLOCK_GATING	,	V_41
mmVCE_SOFT_RESET	,	V_25
"  VCE_LMI_SWAP_CNTL=0x%08X\n"	,	L_35
ring	,	V_2
uint64_t	,	T_3
AMD_PG_SUPPORT_VCE	,	V_88
dev_info	,	F_38
"VCE not responding, giving up!!!\n"	,	L_2
upper_32_bits	,	F_9
"  VCE_RB_SIZE=0x%08X\n"	,	L_23
vce_v2_0_set_powergating_state	,	F_44
vce_v2_0_hw_fini	,	F_26
vce_v2_0_ring_set_wptr	,	F_4
"IH: VCE\n"	,	L_38
"  VCE_VCPU_CACHE_OFFSET0=0x%08X\n"	,	L_9
dev	,	V_72
"  VCE_RB_WPTR=0x%08X\n"	,	L_25
mmSRBM_STATUS2	,	V_66
tmp	,	V_38
enable	,	V_44
"  VCE_RB_SIZE2=0x%08X\n"	,	L_18
state	,	V_76
wptr	,	V_10
gated	,	V_37
val	,	V_77
mmVCE_RB_WPTR	,	V_8
src_data	,	V_81
"  VCE_CLOCK_GATING_B=0x%08X\n"	,	L_27
"  VCE_LMI_SWAP_CNTL1=0x%08X\n"	,	L_36
vce_v2_0_set_irq_funcs	,	F_14
mmVCE_VCPU_CACHE_OFFSET2	,	V_61
"  VCE_VCPU_CACHE_OFFSET1=0x%08X\n"	,	L_11
handle	,	V_28
"  VCE_UENC_REG_CLOCK_GATING=0x%08X\n"	,	L_30
AMDGPU_IRQ_STATE_ENABLE	,	V_78
mmVCE_VCPU_CACHE_OFFSET1	,	V_59
"VCE 2.0 registers\n"	,	L_6
pg_flags	,	V_87
mmVCE_VCPU_CACHE_OFFSET0	,	V_57
mmVCE_RB_SIZE	,	V_18
amdgpu_irq_add_id	,	F_16
size	,	V_50
"vce1"	,	L_4
AMD_CG_STATE_GATE	,	V_85
adev	,	V_4
VCE_SYS_INT_EN__VCE_SYS_INT_TRAP_INTERRUPT_EN_MASK	,	V_65
amdgpu_vce_suspend	,	F_21
status	,	V_27
DRM_INFO	,	F_25
usec_timeout	,	V_68
"  VCE_LMI_CTRL=0x%08X\n"	,	L_33
ring_size	,	V_19
"  VCE_RB_BASE_LO=0x%08X\n"	,	L_21
"  VCE_CGTT_CLK_OVERRIDE=0x%08X\n"	,	L_28
"  VCE_VCPU_CACHE_OFFSET2=0x%08X\n"	,	L_13
amdgpu_ring_init	,	F_19
mmVCE_CGTT_CLK_OVERRIDE	,	V_42
cg_flags	,	V_46
RREG32	,	F_2
amdgpu_ring_test_ring	,	F_24
amdgpu_interrupt_state	,	V_75
"  VCE_LMI_CTRL2=0x%08X\n"	,	L_32
amdgpu_iv_entry	,	V_79
vce_v2_0_print_status	,	F_37
"  VCE_UENC_CLOCK_GATING=0x%08X\n"	,	L_29
mmVCE_UENC_CLOCK_GATING	,	V_40
vce_v2_0_ring_get_wptr	,	F_3
vce_v2_0_early_init	,	F_12
vce	,	V_5
amd_clockgating_state	,	V_83
vce_v2_0_disable_cg	,	F_31
mmVCE_RB_RPTR2	,	V_7
amd_powergating_state	,	V_86
vce_v2_0_start	,	F_6
mmVCE_STATUS	,	V_14
"  VCE_RB_BASE_HI=0x%08X\n"	,	L_22
VCE_V2_0_DATA_SIZE	,	V_32
"Unhandled interrupt: %d %d\n"	,	L_39
vce_v2_0_enable_mgcg	,	F_32
uint32_t	,	T_1
i	,	V_11
irq	,	V_29
"  VCE_RB_BASE_LO2=0x%08X\n"	,	L_16
j	,	V_12
mmVCE_RB_BASE_LO	,	V_15
mmVCE_VCPU_CNTL	,	V_23
vce_v2_0_set_sw_cg	,	F_29
r	,	V_13
"  VCE_LMI_VM_CTRL=0x%08X\n"	,	L_34
vce_v2_0_ring_get_rptr	,	F_1
mmVCE_RB_SIZE2	,	V_22
orig	,	V_43
VCE_VCPU_CNTL__CLK_EN_MASK	,	V_24
AMDGPU_VCE_FIRMWARE_OFFSET	,	V_56
AMD_PG_STATE_GATE	,	V_89
"VCE not responding, trying to reset the ECPU!!!\n"	,	L_1
mmVCE_LMI_SWAP_CNTL	,	V_53
vce_v2_0_irq_funcs	,	V_93
"  VCE_SYS_INT_EN=0x%08X\n"	,	L_31
vce_v2_0_sw_fini	,	F_20
mmVCE_RB_RPTR	,	V_6
"  VCE_SOFT_RESET=0x%08X\n"	,	L_15
"  VCE_CLOCK_GATING_A=0x%08X\n"	,	L_26
vce_v2_0_set_dyn_cg	,	F_30
"  VCE_VCPU_CACHE_SIZE1=0x%08X\n"	,	L_12
mmVCE_VCPU_CACHE_SIZE0	,	V_58
mmVCE_VCPU_CACHE_SIZE1	,	V_60
mdelay	,	F_10
mmVCE_VCPU_CACHE_SIZE2	,	V_62
amdgpu_ring	,	V_1
mmVCE_RB_BASE_LO2	,	V_20
mmVCE_RB_WPTR2	,	V_9
VCE_SOFT_RESET__ECPU_SOFT_RESET_MASK	,	V_26
source	,	V_74
num_types	,	V_92
mmVCE_LMI_SWAP_CNTL1	,	V_54
sw_cg	,	V_45
vce_v2_0_mc_resume	,	F_7
u32	,	T_2
AMD_CG_SUPPORT_VCE_MGCG	,	V_47
VCE_V2_0_STACK_SIZE	,	V_31
amdgpu_vce_sw_init	,	F_17
WREG32_P	,	F_8
"VCE initialized successfully.\n"	,	L_5
"  VCE_VCPU_CACHE_SIZE0=0x%08X\n"	,	L_10
vce_v2_0_set_interrupt_state	,	F_39
amdgpu_vce_resume	,	F_18
ETIMEDOUT	,	V_69
entry	,	V_80
DRM_ERROR	,	F_11
vce_v2_0_suspend	,	F_27
mmVCE_LMI_CACHE_CTRL	,	V_52
"  VCE_RB_WPTR2=0x%08X\n"	,	L_20
"  VCE_RB_RPTR=0x%08X\n"	,	L_24
name	,	V_33
AMDGPU_RING_TYPE_VCE	,	V_35
vce_v2_0_resume	,	F_28
"  VCE_VCPU_CNTL=0x%08X\n"	,	L_8
vce_v2_0_is_idle	,	F_34
vce_v2_0_ring_funcs	,	V_91
mmVCE_LMI_CTRL2	,	V_63
"  VCE_LMI_CACHE_CTRL=0x%08X\n"	,	L_37
vce_v2_0_soft_reset	,	F_36
WREG32	,	F_5
gpu_addr	,	V_16
vce_v2_0_wait_for_idle	,	F_35
"  VCE_RB_RPTR2=0x%08X\n"	,	L_19
mmVCE_RB_BASE_HI2	,	V_21
VCE_CMD_NO_OP	,	V_34
amdgpu_irq_src	,	V_73
vce_v2_0_sw_init	,	F_15
mmSRBM_SOFT_RESET	,	V_70
vce_v2_0_set_ring_funcs	,	F_13
ready	,	V_36
mmVCE_SYS_INT_EN	,	V_64
vce_v2_0_hw_init	,	F_23
"vce0"	,	L_3
mmVCE_CLOCK_GATING_A	,	V_48
mmVCE_CLOCK_GATING_B	,	V_39
addr	,	V_49
mmVCE_LMI_CTRL	,	V_51
mmVCE_RB_BASE_HI	,	V_17
"  VCE_VCPU_CACHE_SIZE2=0x%08X\n"	,	L_14
amdgpu_device	,	V_3
mmVCE_LMI_VM_CTRL	,	V_55
vce_v2_0_init_cg	,	F_33
vce_v2_0_process_interrupt	,	F_40
src_id	,	V_82
"  VCE_RB_BASE_HI2=0x%08X\n"	,	L_17
SRBM_STATUS2__VCE_BUSY_MASK	,	V_67
SRBM_SOFT_RESET__SOFT_RESET_VCE_MASK	,	V_71
vce_v2_0_set_clockgating_state	,	F_43
VCE_V2_0_FW_SIZE	,	V_30
DRM_DEBUG	,	F_41
gate	,	V_84
funcs	,	V_90
amdgpu_vce_sw_fini	,	F_22
"  VCE_STATUS=0x%08X\n"	,	L_7
amdgpu_fence_process	,	F_42
