Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Tue Nov 14 18:20:08 2023
| Host         : LAPTOP-7C3ITM62 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file basys3_CPU_8bit_Top_Level_timing_summary_routed.rpt -pb basys3_CPU_8bit_Top_Level_timing_summary_routed.pb -rpx basys3_CPU_8bit_Top_Level_timing_summary_routed.rpx -warn_on_violation
| Design       : basys3_CPU_8bit_Top_Level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    137         
TIMING-18  Warning           Missing input or output delay  17          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (137)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (264)
5. checking no_input_delay (0)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (137)
--------------------------
 There are 17 register/latch pins with no clock driven by root clock pin: seg_clock_reg[15]/Q (HIGH)

 There are 120 register/latch pins with no clock driven by root clock pin: seg_clock_reg[23]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (264)
--------------------------------------------------
 There are 264 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     15.673        0.000                      0                   61        0.249        0.000                      0                   61        9.500        0.000                       0                    57  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        15.673        0.000                      0                   61        0.249        0.000                      0                   61        9.500        0.000                       0                    57  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       15.673ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.249ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.673ns  (required time - arrival time)
  Source:                 CLK_STABLE_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK_STABLE_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.828ns (20.385%)  route 3.234ns (79.615%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 24.778 - 20.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X47Y31         FDRE                                         r  CLK_STABLE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  CLK_STABLE_reg[5]/Q
                         net (fo=3, routed)           1.010     6.543    CLK_STABLE_reg[5]
    SLICE_X46Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.667 r  CLK_STABLE[0]_i_5/O
                         net (fo=1, routed)           0.663     7.331    CLK_STABLE[0]_i_5_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.455 r  CLK_STABLE[0]_i_3/O
                         net (fo=1, routed)           0.689     8.144    CLK_STABLE[0]_i_3_n_0
    SLICE_X46Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.268 r  CLK_STABLE[0]_i_1/O
                         net (fo=16, routed)          0.871     9.139    CLK_STABLE[0]_i_1_n_0
    SLICE_X47Y30         FDRE                                         r  CLK_STABLE_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.437    24.778    clk_IBUF_BUFG
    SLICE_X47Y30         FDRE                                         r  CLK_STABLE_reg[0]/C
                         clock pessimism              0.274    25.052    
                         clock uncertainty           -0.035    25.017    
    SLICE_X47Y30         FDRE (Setup_fdre_C_CE)      -0.205    24.812    CLK_STABLE_reg[0]
  -------------------------------------------------------------------
                         required time                         24.812    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                 15.673    

Slack (MET) :             15.673ns  (required time - arrival time)
  Source:                 CLK_STABLE_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK_STABLE_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.828ns (20.385%)  route 3.234ns (79.615%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 24.778 - 20.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X47Y31         FDRE                                         r  CLK_STABLE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  CLK_STABLE_reg[5]/Q
                         net (fo=3, routed)           1.010     6.543    CLK_STABLE_reg[5]
    SLICE_X46Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.667 r  CLK_STABLE[0]_i_5/O
                         net (fo=1, routed)           0.663     7.331    CLK_STABLE[0]_i_5_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.455 r  CLK_STABLE[0]_i_3/O
                         net (fo=1, routed)           0.689     8.144    CLK_STABLE[0]_i_3_n_0
    SLICE_X46Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.268 r  CLK_STABLE[0]_i_1/O
                         net (fo=16, routed)          0.871     9.139    CLK_STABLE[0]_i_1_n_0
    SLICE_X47Y30         FDRE                                         r  CLK_STABLE_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.437    24.778    clk_IBUF_BUFG
    SLICE_X47Y30         FDRE                                         r  CLK_STABLE_reg[1]/C
                         clock pessimism              0.274    25.052    
                         clock uncertainty           -0.035    25.017    
    SLICE_X47Y30         FDRE (Setup_fdre_C_CE)      -0.205    24.812    CLK_STABLE_reg[1]
  -------------------------------------------------------------------
                         required time                         24.812    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                 15.673    

Slack (MET) :             15.673ns  (required time - arrival time)
  Source:                 CLK_STABLE_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK_STABLE_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.828ns (20.385%)  route 3.234ns (79.615%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 24.778 - 20.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X47Y31         FDRE                                         r  CLK_STABLE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  CLK_STABLE_reg[5]/Q
                         net (fo=3, routed)           1.010     6.543    CLK_STABLE_reg[5]
    SLICE_X46Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.667 r  CLK_STABLE[0]_i_5/O
                         net (fo=1, routed)           0.663     7.331    CLK_STABLE[0]_i_5_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.455 r  CLK_STABLE[0]_i_3/O
                         net (fo=1, routed)           0.689     8.144    CLK_STABLE[0]_i_3_n_0
    SLICE_X46Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.268 r  CLK_STABLE[0]_i_1/O
                         net (fo=16, routed)          0.871     9.139    CLK_STABLE[0]_i_1_n_0
    SLICE_X47Y30         FDRE                                         r  CLK_STABLE_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.437    24.778    clk_IBUF_BUFG
    SLICE_X47Y30         FDRE                                         r  CLK_STABLE_reg[2]/C
                         clock pessimism              0.274    25.052    
                         clock uncertainty           -0.035    25.017    
    SLICE_X47Y30         FDRE (Setup_fdre_C_CE)      -0.205    24.812    CLK_STABLE_reg[2]
  -------------------------------------------------------------------
                         required time                         24.812    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                 15.673    

Slack (MET) :             15.673ns  (required time - arrival time)
  Source:                 CLK_STABLE_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK_STABLE_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.828ns (20.385%)  route 3.234ns (79.615%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 24.778 - 20.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X47Y31         FDRE                                         r  CLK_STABLE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  CLK_STABLE_reg[5]/Q
                         net (fo=3, routed)           1.010     6.543    CLK_STABLE_reg[5]
    SLICE_X46Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.667 r  CLK_STABLE[0]_i_5/O
                         net (fo=1, routed)           0.663     7.331    CLK_STABLE[0]_i_5_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.455 r  CLK_STABLE[0]_i_3/O
                         net (fo=1, routed)           0.689     8.144    CLK_STABLE[0]_i_3_n_0
    SLICE_X46Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.268 r  CLK_STABLE[0]_i_1/O
                         net (fo=16, routed)          0.871     9.139    CLK_STABLE[0]_i_1_n_0
    SLICE_X47Y30         FDRE                                         r  CLK_STABLE_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.437    24.778    clk_IBUF_BUFG
    SLICE_X47Y30         FDRE                                         r  CLK_STABLE_reg[3]/C
                         clock pessimism              0.274    25.052    
                         clock uncertainty           -0.035    25.017    
    SLICE_X47Y30         FDRE (Setup_fdre_C_CE)      -0.205    24.812    CLK_STABLE_reg[3]
  -------------------------------------------------------------------
                         required time                         24.812    
                         arrival time                          -9.139    
  -------------------------------------------------------------------
                         slack                                 15.673    

Slack (MET) :             15.766ns  (required time - arrival time)
  Source:                 CLK_STABLE_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dp_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.732ns  (logic 1.054ns (28.243%)  route 2.678ns (71.757%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 24.781 - 20.000 ) 
    Source Clock Delay      (SCD):    5.079ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.558     5.079    clk_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  CLK_STABLE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  CLK_STABLE_reg[10]/Q
                         net (fo=3, routed)           0.862     6.397    CLK_STABLE_reg[10]
    SLICE_X46Y32         LUT3 (Prop_lut3_I1_O)        0.146     6.543 r  dp_i_4/O
                         net (fo=2, routed)           0.809     7.352    dp_i_4_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I4_O)        0.328     7.680 r  dp_i_2/O
                         net (fo=2, routed)           0.398     8.077    dp_i_2_n_0
    SLICE_X48Y31         LUT5 (Prop_lut5_I4_O)        0.124     8.201 r  dp_i_1/O
                         net (fo=1, routed)           0.610     8.811    ENABLE
    SLICE_X48Y30         FDRE                                         r  dp_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.440    24.781    clk_IBUF_BUFG
    SLICE_X48Y30         FDRE                                         r  dp_reg/C
                         clock pessimism              0.260    25.041    
                         clock uncertainty           -0.035    25.006    
    SLICE_X48Y30         FDRE (Setup_fdre_C_R)       -0.429    24.577    dp_reg
  -------------------------------------------------------------------
                         required time                         24.577    
                         arrival time                          -8.811    
  -------------------------------------------------------------------
                         slack                                 15.766    

Slack (MET) :             15.962ns  (required time - arrival time)
  Source:                 CLK_STABLE_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK_STABLE_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.828ns (21.923%)  route 2.949ns (78.077%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 24.782 - 20.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X47Y31         FDRE                                         r  CLK_STABLE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  CLK_STABLE_reg[5]/Q
                         net (fo=3, routed)           1.010     6.543    CLK_STABLE_reg[5]
    SLICE_X46Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.667 r  CLK_STABLE[0]_i_5/O
                         net (fo=1, routed)           0.663     7.331    CLK_STABLE[0]_i_5_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.455 r  CLK_STABLE[0]_i_3/O
                         net (fo=1, routed)           0.689     8.144    CLK_STABLE[0]_i_3_n_0
    SLICE_X46Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.268 r  CLK_STABLE[0]_i_1/O
                         net (fo=16, routed)          0.586     8.854    CLK_STABLE[0]_i_1_n_0
    SLICE_X47Y33         FDRE                                         r  CLK_STABLE_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.441    24.782    clk_IBUF_BUFG
    SLICE_X47Y33         FDRE                                         r  CLK_STABLE_reg[12]/C
                         clock pessimism              0.274    25.056    
                         clock uncertainty           -0.035    25.021    
    SLICE_X47Y33         FDRE (Setup_fdre_C_CE)      -0.205    24.816    CLK_STABLE_reg[12]
  -------------------------------------------------------------------
                         required time                         24.816    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                 15.962    

Slack (MET) :             15.962ns  (required time - arrival time)
  Source:                 CLK_STABLE_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK_STABLE_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.828ns (21.923%)  route 2.949ns (78.077%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 24.782 - 20.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X47Y31         FDRE                                         r  CLK_STABLE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  CLK_STABLE_reg[5]/Q
                         net (fo=3, routed)           1.010     6.543    CLK_STABLE_reg[5]
    SLICE_X46Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.667 r  CLK_STABLE[0]_i_5/O
                         net (fo=1, routed)           0.663     7.331    CLK_STABLE[0]_i_5_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.455 r  CLK_STABLE[0]_i_3/O
                         net (fo=1, routed)           0.689     8.144    CLK_STABLE[0]_i_3_n_0
    SLICE_X46Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.268 r  CLK_STABLE[0]_i_1/O
                         net (fo=16, routed)          0.586     8.854    CLK_STABLE[0]_i_1_n_0
    SLICE_X47Y33         FDRE                                         r  CLK_STABLE_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.441    24.782    clk_IBUF_BUFG
    SLICE_X47Y33         FDRE                                         r  CLK_STABLE_reg[13]/C
                         clock pessimism              0.274    25.056    
                         clock uncertainty           -0.035    25.021    
    SLICE_X47Y33         FDRE (Setup_fdre_C_CE)      -0.205    24.816    CLK_STABLE_reg[13]
  -------------------------------------------------------------------
                         required time                         24.816    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                 15.962    

Slack (MET) :             15.962ns  (required time - arrival time)
  Source:                 CLK_STABLE_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK_STABLE_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.828ns (21.923%)  route 2.949ns (78.077%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 24.782 - 20.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X47Y31         FDRE                                         r  CLK_STABLE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  CLK_STABLE_reg[5]/Q
                         net (fo=3, routed)           1.010     6.543    CLK_STABLE_reg[5]
    SLICE_X46Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.667 r  CLK_STABLE[0]_i_5/O
                         net (fo=1, routed)           0.663     7.331    CLK_STABLE[0]_i_5_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.455 r  CLK_STABLE[0]_i_3/O
                         net (fo=1, routed)           0.689     8.144    CLK_STABLE[0]_i_3_n_0
    SLICE_X46Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.268 r  CLK_STABLE[0]_i_1/O
                         net (fo=16, routed)          0.586     8.854    CLK_STABLE[0]_i_1_n_0
    SLICE_X47Y33         FDRE                                         r  CLK_STABLE_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.441    24.782    clk_IBUF_BUFG
    SLICE_X47Y33         FDRE                                         r  CLK_STABLE_reg[14]/C
                         clock pessimism              0.274    25.056    
                         clock uncertainty           -0.035    25.021    
    SLICE_X47Y33         FDRE (Setup_fdre_C_CE)      -0.205    24.816    CLK_STABLE_reg[14]
  -------------------------------------------------------------------
                         required time                         24.816    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                 15.962    

Slack (MET) :             15.962ns  (required time - arrival time)
  Source:                 CLK_STABLE_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK_STABLE_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.777ns  (logic 0.828ns (21.923%)  route 2.949ns (78.077%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 24.782 - 20.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X47Y31         FDRE                                         r  CLK_STABLE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  CLK_STABLE_reg[5]/Q
                         net (fo=3, routed)           1.010     6.543    CLK_STABLE_reg[5]
    SLICE_X46Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.667 r  CLK_STABLE[0]_i_5/O
                         net (fo=1, routed)           0.663     7.331    CLK_STABLE[0]_i_5_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.455 r  CLK_STABLE[0]_i_3/O
                         net (fo=1, routed)           0.689     8.144    CLK_STABLE[0]_i_3_n_0
    SLICE_X46Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.268 r  CLK_STABLE[0]_i_1/O
                         net (fo=16, routed)          0.586     8.854    CLK_STABLE[0]_i_1_n_0
    SLICE_X47Y33         FDRE                                         r  CLK_STABLE_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.441    24.782    clk_IBUF_BUFG
    SLICE_X47Y33         FDRE                                         r  CLK_STABLE_reg[15]/C
                         clock pessimism              0.274    25.056    
                         clock uncertainty           -0.035    25.021    
    SLICE_X47Y33         FDRE (Setup_fdre_C_CE)      -0.205    24.816    CLK_STABLE_reg[15]
  -------------------------------------------------------------------
                         required time                         24.816    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                 15.962    

Slack (MET) :             16.134ns  (required time - arrival time)
  Source:                 CLK_STABLE_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK_STABLE_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@20.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.626ns  (logic 0.828ns (22.837%)  route 2.798ns (77.163%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 24.779 - 20.000 ) 
    Source Clock Delay      (SCD):    5.077ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.556     5.077    clk_IBUF_BUFG
    SLICE_X47Y31         FDRE                                         r  CLK_STABLE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.456     5.533 f  CLK_STABLE_reg[5]/Q
                         net (fo=3, routed)           1.010     6.543    CLK_STABLE_reg[5]
    SLICE_X46Y30         LUT6 (Prop_lut6_I0_O)        0.124     6.667 r  CLK_STABLE[0]_i_5/O
                         net (fo=1, routed)           0.663     7.331    CLK_STABLE[0]_i_5_n_0
    SLICE_X46Y31         LUT6 (Prop_lut6_I5_O)        0.124     7.455 r  CLK_STABLE[0]_i_3/O
                         net (fo=1, routed)           0.689     8.144    CLK_STABLE[0]_i_3_n_0
    SLICE_X46Y31         LUT5 (Prop_lut5_I0_O)        0.124     8.268 r  CLK_STABLE[0]_i_1/O
                         net (fo=16, routed)          0.435     8.703    CLK_STABLE[0]_i_1_n_0
    SLICE_X47Y31         FDRE                                         r  CLK_STABLE_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     20.000    20.000 r  
    W5                                                0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    21.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    23.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    23.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.438    24.779    clk_IBUF_BUFG
    SLICE_X47Y31         FDRE                                         r  CLK_STABLE_reg[4]/C
                         clock pessimism              0.298    25.077    
                         clock uncertainty           -0.035    25.042    
    SLICE_X47Y31         FDRE (Setup_fdre_C_CE)      -0.205    24.837    CLK_STABLE_reg[4]
  -------------------------------------------------------------------
                         required time                         24.837    
                         arrival time                          -8.703    
  -------------------------------------------------------------------
                         slack                                 16.134    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 FLAG_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.559     1.442    clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  FLAG_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  FLAG_OUT_reg[0]/Q
                         net (fo=1, routed)           0.174     1.757    p_0_in[11]
    SLICE_X48Y31         FDRE                                         r  led_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  led_reg[11]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X48Y31         FDRE (Hold_fdre_C_D)         0.066     1.508    led_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 FLAG_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.449ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.566     1.449    clk_IBUF_BUFG
    SLICE_X48Y44         FDRE                                         r  FLAG_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.141     1.590 r  FLAG_OUT_reg[1]/Q
                         net (fo=1, routed)           0.174     1.764    p_0_in[12]
    SLICE_X48Y44         FDRE                                         r  led_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.836     1.963    clk_IBUF_BUFG
    SLICE_X48Y44         FDRE                                         r  led_reg[12]/C
                         clock pessimism             -0.514     1.449    
    SLICE_X48Y44         FDRE (Hold_fdre_C_D)         0.066     1.515    led_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 CLK_STABLE_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK_STABLE_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  CLK_STABLE_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  CLK_STABLE_reg[11]/Q
                         net (fo=3, routed)           0.119     1.701    CLK_STABLE_reg[11]
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.809 r  CLK_STABLE_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.809    CLK_STABLE_reg[8]_i_1_n_4
    SLICE_X47Y32         FDRE                                         r  CLK_STABLE_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.826     1.953    clk_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  CLK_STABLE_reg[11]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X47Y32         FDRE (Hold_fdre_C_D)         0.105     1.546    CLK_STABLE_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 CLK_STABLE_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK_STABLE_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.559     1.442    clk_IBUF_BUFG
    SLICE_X47Y33         FDRE                                         r  CLK_STABLE_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  CLK_STABLE_reg[15]/Q
                         net (fo=4, routed)           0.120     1.703    CLK_STABLE_reg[15]
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  CLK_STABLE_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.811    CLK_STABLE_reg[12]_i_1_n_4
    SLICE_X47Y33         FDRE                                         r  CLK_STABLE_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X47Y33         FDRE                                         r  CLK_STABLE_reg[15]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X47Y33         FDRE (Hold_fdre_C_D)         0.105     1.547    CLK_STABLE_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CLK_STABLE_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK_STABLE_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  CLK_STABLE_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  CLK_STABLE_reg[10]/Q
                         net (fo=3, routed)           0.121     1.703    CLK_STABLE_reg[10]
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.814 r  CLK_STABLE_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.814    CLK_STABLE_reg[8]_i_1_n_5
    SLICE_X47Y32         FDRE                                         r  CLK_STABLE_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.826     1.953    clk_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  CLK_STABLE_reg[10]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X47Y32         FDRE (Hold_fdre_C_D)         0.105     1.546    CLK_STABLE_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CLK_STABLE_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK_STABLE_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.557     1.440    clk_IBUF_BUFG
    SLICE_X47Y31         FDRE                                         r  CLK_STABLE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y31         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  CLK_STABLE_reg[4]/Q
                         net (fo=3, routed)           0.117     1.698    CLK_STABLE_reg[4]
    SLICE_X47Y31         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.813 r  CLK_STABLE_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.813    CLK_STABLE_reg[4]_i_1_n_7
    SLICE_X47Y31         FDRE                                         r  CLK_STABLE_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.825     1.952    clk_IBUF_BUFG
    SLICE_X47Y31         FDRE                                         r  CLK_STABLE_reg[4]/C
                         clock pessimism             -0.512     1.440    
    SLICE_X47Y31         FDRE (Hold_fdre_C_D)         0.105     1.545    CLK_STABLE_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CLK_STABLE_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK_STABLE_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.558     1.441    clk_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  CLK_STABLE_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  CLK_STABLE_reg[8]/Q
                         net (fo=3, routed)           0.117     1.699    CLK_STABLE_reg[8]
    SLICE_X47Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.814 r  CLK_STABLE_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.814    CLK_STABLE_reg[8]_i_1_n_7
    SLICE_X47Y32         FDRE                                         r  CLK_STABLE_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.826     1.953    clk_IBUF_BUFG
    SLICE_X47Y32         FDRE                                         r  CLK_STABLE_reg[8]/C
                         clock pessimism             -0.512     1.441    
    SLICE_X47Y32         FDRE (Hold_fdre_C_D)         0.105     1.546    CLK_STABLE_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 CLK_STABLE_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CLK_STABLE_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.565%)  route 0.117ns (31.435%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.559     1.442    clk_IBUF_BUFG
    SLICE_X47Y33         FDRE                                         r  CLK_STABLE_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y33         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  CLK_STABLE_reg[12]/Q
                         net (fo=4, routed)           0.117     1.700    CLK_STABLE_reg[12]
    SLICE_X47Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.815 r  CLK_STABLE_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.815    CLK_STABLE_reg[12]_i_1_n_7
    SLICE_X47Y33         FDRE                                         r  CLK_STABLE_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X47Y33         FDRE                                         r  CLK_STABLE_reg[12]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X47Y33         FDRE (Hold_fdre_C_D)         0.105     1.547    CLK_STABLE_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 seg_clock_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_clock_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.562     1.445    clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  seg_clock_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  seg_clock_reg[10]/Q
                         net (fo=1, routed)           0.121     1.708    seg_clock_reg_n_0_[10]
    SLICE_X36Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.819 r  seg_clock_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.819    seg_clock_reg[8]_i_1_n_5
    SLICE_X36Y41         FDRE                                         r  seg_clock_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.831     1.958    clk_IBUF_BUFG
    SLICE_X36Y41         FDRE                                         r  seg_clock_reg[10]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X36Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    seg_clock_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.819    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 seg_clock_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_clock_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.563     1.446    clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  seg_clock_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  seg_clock_reg[18]/Q
                         net (fo=1, routed)           0.121     1.709    seg_clock_reg_n_0_[18]
    SLICE_X36Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.820 r  seg_clock_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.820    seg_clock_reg[16]_i_1_n_5
    SLICE_X36Y43         FDRE                                         r  seg_clock_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.832     1.959    clk_IBUF_BUFG
    SLICE_X36Y43         FDRE                                         r  seg_clock_reg[18]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X36Y43         FDRE (Hold_fdre_C_D)         0.105     1.551    seg_clock_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.820    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         20.000      17.845     BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X47Y30   CLK_STABLE_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X47Y32   CLK_STABLE_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X47Y32   CLK_STABLE_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X47Y33   CLK_STABLE_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X47Y33   CLK_STABLE_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X47Y33   CLK_STABLE_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X47Y33   CLK_STABLE_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X47Y30   CLK_STABLE_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         20.000      19.000     SLICE_X47Y30   CLK_STABLE_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y30   CLK_STABLE_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y30   CLK_STABLE_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y32   CLK_STABLE_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y32   CLK_STABLE_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y32   CLK_STABLE_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y32   CLK_STABLE_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y33   CLK_STABLE_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y33   CLK_STABLE_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y33   CLK_STABLE_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y33   CLK_STABLE_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y30   CLK_STABLE_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y30   CLK_STABLE_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y32   CLK_STABLE_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y32   CLK_STABLE_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y32   CLK_STABLE_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y32   CLK_STABLE_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y33   CLK_STABLE_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y33   CLK_STABLE_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y33   CLK_STABLE_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         10.000      9.500      SLICE_X47Y33   CLK_STABLE_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           275 Endpoints
Min Delay           275 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/REG/rdataout1_tristate_oe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/ALU/res_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.144ns  (logic 2.534ns (31.116%)  route 5.610ns (68.884%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=3 LUT3=1 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE                         0.000     0.000 r  CPU/REG/rdataout1_tristate_oe_reg[1]/C
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/REG/rdataout1_tristate_oe_reg[1]/Q
                         net (fo=1, routed)           0.790     1.246    CPU/REG/rdataout1_tristate_oe_reg_n_0_[1]
    SLICE_X44Y34         LUT2 (Prop_lut2_I0_O)        0.124     1.370 r  CPU/REG/ramdata_reg_i_8/O
                         net (fo=22, routed)          1.838     3.208    CPU/ALU/rdataout1[1]
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.124     3.332 r  CPU/ALU/res[7]_i_40/O
                         net (fo=1, routed)           0.000     3.332    CPU/REG/res[1]_i_9[1]
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.882 r  CPU/REG/res_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.882    CPU/REG/res_reg[7]_i_25_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.104 r  CPU/REG/res_reg[7]_i_15/O[0]
                         net (fo=2, routed)           0.655     4.760    CPU/REG/rdataout1_tristate_oe_reg[7]_1[0]
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.299     5.059 r  CPU/REG/res[7]_i_24/O
                         net (fo=4, routed)           0.817     5.875    CPU/REG/flag_reg[2]_5
    SLICE_X45Y32         LUT2 (Prop_lut2_I1_O)        0.124     5.999 r  CPU/REG/res[6]_i_9/O
                         net (fo=1, routed)           0.932     6.932    CPU/ALU/res_reg[6]_i_3_0
    SLICE_X45Y33         LUT6 (Prop_lut6_I1_O)        0.124     7.056 r  CPU/ALU/res[6]_i_6/O
                         net (fo=1, routed)           0.000     7.056    CPU/ALU/res[6]_i_6_n_0
    SLICE_X45Y33         MUXF7 (Prop_muxf7_I0_O)      0.212     7.268 r  CPU/ALU/res_reg[6]_i_3/O
                         net (fo=1, routed)           0.577     7.845    CPU/ALU/res_reg[6]_i_3_n_0
    SLICE_X45Y34         LUT3 (Prop_lut3_I2_O)        0.299     8.144 r  CPU/ALU/res[6]_i_1/O
                         net (fo=1, routed)           0.000     8.144    CPU/ALU/res[6]_i_1_n_0
    SLICE_X45Y34         FDRE                                         r  CPU/ALU/res_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/REG/rdataout1_tristate_oe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/ALU/flag_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.135ns  (logic 2.529ns (31.086%)  route 5.606ns (68.914%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT2=2 LUT5=2 LUT6=2 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE                         0.000     0.000 r  CPU/REG/rdataout1_tristate_oe_reg[1]/C
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/REG/rdataout1_tristate_oe_reg[1]/Q
                         net (fo=1, routed)           0.790     1.246    CPU/REG/rdataout1_tristate_oe_reg_n_0_[1]
    SLICE_X44Y34         LUT2 (Prop_lut2_I0_O)        0.124     1.370 r  CPU/REG/ramdata_reg_i_8/O
                         net (fo=22, routed)          1.838     3.208    CPU/ALU/rdataout1[1]
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.124     3.332 r  CPU/ALU/res[7]_i_40/O
                         net (fo=1, routed)           0.000     3.332    CPU/REG/res[1]_i_9[1]
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.882 r  CPU/REG/res_reg[7]_i_25/CO[3]
                         net (fo=1, routed)           0.000     3.882    CPU/REG/res_reg[7]_i_25_n_0
    SLICE_X43Y31         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     4.104 r  CPU/REG/res_reg[7]_i_15/O[0]
                         net (fo=2, routed)           0.655     4.760    CPU/REG/rdataout1_tristate_oe_reg[7]_1[0]
    SLICE_X45Y31         LUT6 (Prop_lut6_I0_O)        0.299     5.059 r  CPU/REG/res[7]_i_24/O
                         net (fo=4, routed)           0.731     5.789    CPU/REG/flag_reg[2]_5
    SLICE_X45Y33         LUT5 (Prop_lut5_I1_O)        0.124     5.913 r  CPU/REG/flag[2]_i_9/O
                         net (fo=1, routed)           0.803     6.717    CPU/ALU/data8
    SLICE_X46Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.841 r  CPU/ALU/flag[2]_i_5/O
                         net (fo=1, routed)           0.000     6.841    CPU/ALU/flag[2]_i_5_n_0
    SLICE_X46Y33         MUXF7 (Prop_muxf7_I0_O)      0.209     7.050 r  CPU/ALU/flag_reg[2]_i_2/O
                         net (fo=1, routed)           0.789     7.838    CPU/ALU/flag_reg[2]_i_2_n_0
    SLICE_X44Y35         LUT5 (Prop_lut5_I0_O)        0.297     8.135 r  CPU/ALU/flag[2]_i_1/O
                         net (fo=1, routed)           0.000     8.135    CPU/ALU/flag[2]_i_1_n_0
    SLICE_X44Y35         FDRE                                         r  CPU/ALU/flag_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/REG/rdataout1_tristate_oe_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/ALU/res_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.885ns  (logic 2.057ns (26.088%)  route 5.828ns (73.912%))
  Logic Levels:           9  (CARRY4=2 FDRE=1 LUT2=2 LUT3=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y36         FDRE                         0.000     0.000 r  CPU/REG/rdataout1_tristate_oe_reg[2]/C
    SLICE_X46Y36         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  CPU/REG/rdataout1_tristate_oe_reg[2]/Q
                         net (fo=1, routed)           1.125     1.643    CPU/REG/rdataout1_tristate_oe_reg_n_0_[2]
    SLICE_X45Y34         LUT2 (Prop_lut2_I0_O)        0.124     1.767 r  CPU/REG/ramdata_reg_i_7/O
                         net (fo=21, routed)          1.328     3.095    CPU/ALU/rdataout1[2]
    SLICE_X39Y34         LUT2 (Prop_lut2_I0_O)        0.124     3.219 r  CPU/ALU/res[7]_i_43/O
                         net (fo=1, routed)           0.000     3.219    CPU/REG/res[1]_i_8[1]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.617 r  CPU/REG/res_reg[7]_i_33/CO[3]
                         net (fo=1, routed)           0.000     3.617    CPU/REG/res_reg[7]_i_33_n_0
    SLICE_X39Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.839 r  CPU/REG/res_reg[7]_i_19/O[0]
                         net (fo=2, routed)           0.594     4.432    CPU/REG/rdataout1_tristate_oe_reg[7]_0[0]
    SLICE_X39Y33         LUT6 (Prop_lut6_I0_O)        0.299     4.731 r  CPU/REG/res[7]_i_32/O
                         net (fo=4, routed)           0.838     5.569    CPU/REG/flag_reg[2]
    SLICE_X41Y34         LUT3 (Prop_lut3_I1_O)        0.124     5.693 r  CPU/REG/res[7]_i_18/O
                         net (fo=1, routed)           0.797     6.491    CPU/ALU/res_reg[7]_1
    SLICE_X41Y33         LUT6 (Prop_lut6_I1_O)        0.124     6.615 r  CPU/ALU/res[7]_i_9/O
                         net (fo=1, routed)           1.146     7.761    CPU/REG/res_reg[7]_1
    SLICE_X44Y33         LUT6 (Prop_lut6_I5_O)        0.124     7.885 r  CPU/REG/res[7]_i_2/O
                         net (fo=1, routed)           0.000     7.885    CPU/ALU/res_reg[7]_5[1]
    SLICE_X44Y33         FDRE                                         r  CPU/ALU/res_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/REG/rdataout1_tristate_oe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/ALU/res_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.370ns  (logic 2.221ns (30.137%)  route 5.149ns (69.863%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT2=2 LUT3=1 LUT4=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE                         0.000     0.000 r  CPU/REG/rdataout1_tristate_oe_reg[1]/C
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/REG/rdataout1_tristate_oe_reg[1]/Q
                         net (fo=1, routed)           0.790     1.246    CPU/REG/rdataout1_tristate_oe_reg_n_0_[1]
    SLICE_X44Y34         LUT2 (Prop_lut2_I0_O)        0.124     1.370 r  CPU/REG/ramdata_reg_i_8/O
                         net (fo=22, routed)          1.838     3.208    CPU/ALU/rdataout1[1]
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.124     3.332 r  CPU/ALU/res[7]_i_40/O
                         net (fo=1, routed)           0.000     3.332    CPU/REG/res[1]_i_9[1]
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580     3.912 r  CPU/REG/res_reg[7]_i_25/O[2]
                         net (fo=4, routed)           0.830     4.742    CPU/REG/rdataout1_tristate_oe_reg[3]_0[2]
    SLICE_X45Y31         LUT4 (Prop_lut4_I0_O)        0.302     5.044 r  CPU/REG/res[3]_i_10/O
                         net (fo=1, routed)           0.688     5.732    CPU/ALU/res_reg[3]_i_3_1
    SLICE_X44Y31         LUT6 (Prop_lut6_I1_O)        0.124     5.856 r  CPU/ALU/res[3]_i_6/O
                         net (fo=1, routed)           0.000     5.856    CPU/ALU/res[3]_i_6_n_0
    SLICE_X44Y31         MUXF7 (Prop_muxf7_I0_O)      0.212     6.068 r  CPU/ALU/res_reg[3]_i_3/O
                         net (fo=1, routed)           1.003     7.071    CPU/ALU/res_reg[3]_i_3_n_0
    SLICE_X44Y32         LUT3 (Prop_lut3_I2_O)        0.299     7.370 r  CPU/ALU/res[3]_i_1/O
                         net (fo=1, routed)           0.000     7.370    CPU/ALU/res[3]_i_1_n_0
    SLICE_X44Y32         FDRE                                         r  CPU/ALU/res_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/REG/rdataout1_tristate_oe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/ALU/res_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.054ns  (logic 2.547ns (36.106%)  route 4.507ns (63.894%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT2=2 LUT3=1 LUT5=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y38         FDRE                         0.000     0.000 r  CPU/REG/rdataout1_tristate_oe_reg[1]/C
    SLICE_X44Y38         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  CPU/REG/rdataout1_tristate_oe_reg[1]/Q
                         net (fo=1, routed)           0.790     1.246    CPU/REG/rdataout1_tristate_oe_reg_n_0_[1]
    SLICE_X44Y34         LUT2 (Prop_lut2_I0_O)        0.124     1.370 r  CPU/REG/ramdata_reg_i_8/O
                         net (fo=22, routed)          1.838     3.208    CPU/ALU/rdataout1[1]
    SLICE_X43Y30         LUT2 (Prop_lut2_I0_O)        0.124     3.332 r  CPU/ALU/res[7]_i_40/O
                         net (fo=1, routed)           0.000     3.332    CPU/REG/res[1]_i_9[1]
    SLICE_X43Y30         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640     3.972 r  CPU/REG/res_reg[7]_i_25/O[3]
                         net (fo=3, routed)           1.029     5.001    CPU/REG/rdataout1_tristate_oe_reg[3]_0[3]
    SLICE_X45Y31         LUT5 (Prop_lut5_I0_O)        0.336     5.337 r  CPU/REG/res[4]_i_10/O
                         net (fo=1, routed)           0.268     5.605    CPU/ALU/res_reg[4]_i_3_0
    SLICE_X45Y31         LUT6 (Prop_lut6_I1_O)        0.327     5.932 r  CPU/ALU/res[4]_i_6/O
                         net (fo=1, routed)           0.000     5.932    CPU/ALU/res[4]_i_6_n_0
    SLICE_X45Y31         MUXF7 (Prop_muxf7_I0_O)      0.212     6.144 r  CPU/ALU/res_reg[4]_i_3/O
                         net (fo=1, routed)           0.582     6.726    CPU/ALU/res_reg[4]_i_3_n_0
    SLICE_X44Y32         LUT3 (Prop_lut3_I2_O)        0.328     7.054 r  CPU/ALU/res[4]_i_1/O
                         net (fo=1, routed)           0.000     7.054    CPU/ALU/res[4]_i_1_n_0
    SLICE_X44Y32         FDRE                                         r  CPU/ALU/res_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.872ns  (logic 4.154ns (60.452%)  route 2.718ns (39.548%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE                         0.000     0.000 r  seg_reg[5]/C
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  seg_reg[5]/Q
                         net (fo=1, routed)           2.718     3.196    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.676     6.872 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.872    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/REG/rdataout2_tristate_oe_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/ALU/res_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.852ns  (logic 2.413ns (35.218%)  route 4.439ns (64.782%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT2=3 LUT3=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE                         0.000     0.000 r  CPU/REG/rdataout2_tristate_oe_reg[0]/C
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  CPU/REG/rdataout2_tristate_oe_reg[0]/Q
                         net (fo=1, routed)           0.957     1.475    CPU/REG/rdataout2_tristate_oe_reg_n_0_[0]
    SLICE_X41Y35         LUT2 (Prop_lut2_I0_O)        0.149     1.624 r  CPU/REG/i__carry_i_7/O
                         net (fo=4, routed)           0.831     2.455    CPU/ALU/rdataout2[0]
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.332     2.787 r  CPU/ALU/res[7]_i_45/O
                         net (fo=1, routed)           0.000     2.787    CPU/REG/res[1]_i_8[0]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.034 r  CPU/REG/res_reg[7]_i_33/O[0]
                         net (fo=6, routed)           1.308     4.342    CPU/ALU/O[0]
    SLICE_X40Y31         LUT2 (Prop_lut2_I1_O)        0.329     4.671 r  CPU/ALU/res[1]_i_8/O
                         net (fo=1, routed)           0.909     5.580    CPU/ALU/res[1]_i_8_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I1_O)        0.327     5.907 r  CPU/ALU/res[1]_i_4/O
                         net (fo=1, routed)           0.000     5.907    CPU/ALU/res[1]_i_4_n_0
    SLICE_X41Y32         MUXF7 (Prop_muxf7_I0_O)      0.212     6.119 r  CPU/ALU/res_reg[1]_i_2/O
                         net (fo=1, routed)           0.433     6.553    CPU/ALU/res_reg[1]_i_2_n_0
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.299     6.852 r  CPU/ALU/res[1]_i_1/O
                         net (fo=1, routed)           0.000     6.852    CPU/ALU/res[1]_i_1_n_0
    SLICE_X41Y32         FDRE                                         r  CPU/ALU/res_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.826ns  (logic 4.049ns (59.323%)  route 2.777ns (40.677%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE                         0.000     0.000 r  seg_reg[6]/C
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  seg_reg[6]/Q
                         net (fo=1, routed)           2.777     3.295    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531     6.826 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.826    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/REG/rdataout2_tristate_oe_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/ALU/res_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.780ns  (logic 2.443ns (36.034%)  route 4.337ns (63.966%))
  Logic Levels:           8  (CARRY4=1 FDRE=1 LUT2=2 LUT3=2 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y35         FDRE                         0.000     0.000 r  CPU/REG/rdataout2_tristate_oe_reg[0]/C
    SLICE_X46Y35         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  CPU/REG/rdataout2_tristate_oe_reg[0]/Q
                         net (fo=1, routed)           0.957     1.475    CPU/REG/rdataout2_tristate_oe_reg_n_0_[0]
    SLICE_X41Y35         LUT2 (Prop_lut2_I0_O)        0.149     1.624 r  CPU/REG/i__carry_i_7/O
                         net (fo=4, routed)           0.831     2.455    CPU/ALU/rdataout2[0]
    SLICE_X39Y34         LUT2 (Prop_lut2_I1_O)        0.332     2.787 r  CPU/ALU/res[7]_i_45/O
                         net (fo=1, routed)           0.000     2.787    CPU/REG/res[1]_i_8[0]
    SLICE_X39Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     3.034 r  CPU/REG/res_reg[7]_i_33/O[0]
                         net (fo=6, routed)           1.309     4.343    CPU/REG/O[0]
    SLICE_X40Y31         LUT3 (Prop_lut3_I1_O)        0.324     4.667 r  CPU/REG/res[2]_i_8/O
                         net (fo=1, routed)           0.439     5.106    CPU/ALU/res_reg[2]_i_2_0
    SLICE_X40Y31         LUT6 (Prop_lut6_I1_O)        0.332     5.438 r  CPU/ALU/res[2]_i_4/O
                         net (fo=1, routed)           0.000     5.438    CPU/ALU/res[2]_i_4_n_0
    SLICE_X40Y31         MUXF7 (Prop_muxf7_I0_O)      0.212     5.650 r  CPU/ALU/res_reg[2]_i_2/O
                         net (fo=1, routed)           0.801     6.451    CPU/ALU/res_reg[2]_i_2_n_0
    SLICE_X41Y32         LUT3 (Prop_lut3_I1_O)        0.329     6.780 r  CPU/ALU/res[2]_i_1/O
                         net (fo=1, routed)           0.000     6.780    CPU/ALU/res[2]_i_1_n_0
    SLICE_X41Y32         FDRE                                         r  CPU/ALU/res_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.757ns  (logic 4.191ns (62.019%)  route 2.566ns (37.981%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y32         FDRE                         0.000     0.000 r  seg_reg[3]/C
    SLICE_X50Y32         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  seg_reg[3]/Q
                         net (fo=1, routed)           2.566     3.044    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.713     6.757 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.757    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/REG/registers_reg[5][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/REG/rdataout2_tristate_oe_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.740%)  route 0.066ns (26.260%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE                         0.000     0.000 r  CPU/REG/registers_reg[5][2]/C
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/REG/registers_reg[5][2]/Q
                         net (fo=2, routed)           0.066     0.207    CPU/REG/registers_reg[5]_7[2]
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.252 r  CPU/REG/rdataout2_tristate_oe[2]_i_1/O
                         net (fo=1, routed)           0.000     0.252    CPU/REG/rdataout2_tristate_oe[2]_i_1_n_0
    SLICE_X46Y35         FDRE                                         r  CPU/REG/rdataout2_tristate_oe_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/REG/registers_reg[5][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/REG/rdataout2_tristate_oe_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y35         FDRE                         0.000     0.000 r  CPU/REG/registers_reg[5][0]/C
    SLICE_X47Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/REG/registers_reg[5][0]/Q
                         net (fo=2, routed)           0.102     0.243    CPU/REG/registers_reg[5]_7[0]
    SLICE_X46Y35         LUT6 (Prop_lut6_I5_O)        0.045     0.288 r  CPU/REG/rdataout2_tristate_oe[0]_i_1/O
                         net (fo=1, routed)           0.000     0.288    CPU/REG/rdataout2_tristate_oe[0]_i_1_n_0
    SLICE_X46Y35         FDRE                                         r  CPU/REG/rdataout2_tristate_oe_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/IPReg/nextip_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/IPReg/nextip_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.186ns (56.388%)  route 0.144ns (43.612%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y33         FDRE                         0.000     0.000 r  CPU/IPReg/nextip_reg[7]/C
    SLICE_X48Y33         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/IPReg/nextip_reg[7]/Q
                         net (fo=4, routed)           0.144     0.285    CPU/IPReg/nextip_reg[7]_0[7]
    SLICE_X48Y33         LUT5 (Prop_lut5_I4_O)        0.045     0.330 r  CPU/IPReg/nextip[7]_i_2/O
                         net (fo=1, routed)           0.000     0.330    CPU/IPReg/p_0_in__0[7]
    SLICE_X48Y33         FDRE                                         r  CPU/IPReg/nextip_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/REG/registers_reg[5][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/REG/rdataout2_tristate_oe_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (55.971%)  route 0.146ns (44.029%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y37         FDRE                         0.000     0.000 r  CPU/REG/registers_reg[5][5]/C
    SLICE_X40Y37         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/REG/registers_reg[5][5]/Q
                         net (fo=2, routed)           0.146     0.287    CPU/REG/registers_reg[5]_7[5]
    SLICE_X42Y36         LUT6 (Prop_lut6_I5_O)        0.045     0.332 r  CPU/REG/rdataout2_tristate_oe[5]_i_1/O
                         net (fo=1, routed)           0.000     0.332    CPU/REG/rdataout2_tristate_oe[5]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  CPU/REG/rdataout2_tristate_oe_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/ALU/flag_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/REG/registers_reg[6][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.191ns (55.472%)  route 0.153ns (44.528%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE                         0.000     0.000 r  CPU/ALU/flag_reg[0]/C
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  CPU/ALU/flag_reg[0]/Q
                         net (fo=2, routed)           0.153     0.299    CPU/ALU/D[0]
    SLICE_X45Y35         LUT5 (Prop_lut5_I4_O)        0.045     0.344 r  CPU/ALU/registers[6][0]_i_1/O
                         net (fo=1, routed)           0.000     0.344    CPU/REG/registers_reg[6][2]_0[0]
    SLICE_X45Y35         FDRE                                         r  CPU/REG/registers_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 seg_codes_index_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.209ns (60.513%)  route 0.136ns (39.487%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y33         FDRE                         0.000     0.000 r  seg_codes_index_reg[2]/C
    SLICE_X50Y33         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  seg_codes_index_reg[2]/Q
                         net (fo=7, routed)           0.136     0.300    seg_codes_index[2]
    SLICE_X50Y32         LUT4 (Prop_lut4_I2_O)        0.045     0.345 r  seg[6]_i_1/O
                         net (fo=1, routed)           0.000     0.345    seg[6]_i_1_n_0
    SLICE_X50Y32         FDRE                                         r  seg_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/ALU/flag_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/REG/registers_reg[6][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.347ns  (logic 0.191ns (55.025%)  route 0.156ns (44.975%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE                         0.000     0.000 r  CPU/ALU/flag_reg[1]/C
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  CPU/ALU/flag_reg[1]/Q
                         net (fo=2, routed)           0.156     0.302    CPU/ALU/D[1]
    SLICE_X45Y36         LUT5 (Prop_lut5_I4_O)        0.045     0.347 r  CPU/ALU/registers[6][1]_i_1/O
                         net (fo=1, routed)           0.000     0.347    CPU/REG/registers_reg[6][2]_0[1]
    SLICE_X45Y36         FDRE                                         r  CPU/REG/registers_reg[6][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/REG/registers_reg[7][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/REG/rdataout2_tristate_oe_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.384%)  route 0.162ns (46.616%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y35         FDRE                         0.000     0.000 r  CPU/REG/registers_reg[7][1]/C
    SLICE_X45Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/REG/registers_reg[7][1]/Q
                         net (fo=4, routed)           0.162     0.303    CPU/REG/registers_reg[7]_3[1]
    SLICE_X42Y36         LUT6 (Prop_lut6_I2_O)        0.045     0.348 r  CPU/REG/rdataout2_tristate_oe[1]_i_1/O
                         net (fo=1, routed)           0.000     0.348    CPU/REG/rdataout2_tristate_oe[1]_i_1_n_0
    SLICE_X42Y36         FDRE                                         r  CPU/REG/rdataout2_tristate_oe_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/REG/registers_reg[3][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/REG/rdataout2_tristate_oe_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.322%)  route 0.169ns (47.678%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE                         0.000     0.000 r  CPU/REG/registers_reg[3][3]/C
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/REG/registers_reg[3][3]/Q
                         net (fo=2, routed)           0.169     0.310    CPU/REG/registers_reg[3]_6[3]
    SLICE_X46Y37         LUT6 (Prop_lut6_I0_O)        0.045     0.355 r  CPU/REG/rdataout2_tristate_oe[3]_i_1/O
                         net (fo=1, routed)           0.000     0.355    CPU/REG/rdataout2_tristate_oe[3]_i_1_n_0
    SLICE_X46Y37         FDRE                                         r  CPU/REG/rdataout2_tristate_oe_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 CPU/IPReg/nextip_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            CPU/IPReg/nextip_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.359ns  (logic 0.186ns (51.792%)  route 0.173ns (48.208%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y34         FDRE                         0.000     0.000 r  CPU/IPReg/nextip_reg[2]/C
    SLICE_X48Y34         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  CPU/IPReg/nextip_reg[2]/Q
                         net (fo=8, routed)           0.173     0.314    CPU/IPReg/nextip_reg[7]_0[2]
    SLICE_X48Y33         LUT6 (Prop_lut6_I4_O)        0.045     0.359 r  CPU/IPReg/nextip[3]_i_1/O
                         net (fo=1, routed)           0.000     0.359    CPU/IPReg/p_0_in__0[3]
    SLICE_X48Y33         FDRE                                         r  CPU/IPReg/nextip_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 led_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.677ns  (logic 3.963ns (51.626%)  route 3.714ns (48.374%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.557     5.078    clk_IBUF_BUFG
    SLICE_X40Y32         FDRE                                         r  led_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y32         FDRE (Prop_fdre_C_Q)         0.456     5.534 r  led_reg[13]/Q
                         net (fo=1, routed)           3.714     9.248    led_OBUF[13]
    N3                   OBUF (Prop_obuf_I_O)         3.507    12.755 r  led_OBUF[13]_inst/O
                         net (fo=0)                   0.000    12.755    led[13]
    N3                                                                r  led[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.999ns  (logic 3.974ns (56.784%)  route 3.025ns (43.216%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.570     5.091    clk_IBUF_BUFG
    SLICE_X48Y44         FDRE                                         r  led_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y44         FDRE (Prop_fdre_C_Q)         0.456     5.547 r  led_reg[12]/Q
                         net (fo=1, routed)           3.025     8.572    led_OBUF[12]
    P3                   OBUF (Prop_obuf_I_O)         3.518    12.090 r  led_OBUF[12]_inst/O
                         net (fo=0)                   0.000    12.090    led[12]
    P3                                                                r  led[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 dp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            dp
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.874ns  (logic 3.954ns (57.515%)  route 2.920ns (42.485%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.558     5.079    clk_IBUF_BUFG
    SLICE_X48Y30         FDRE                                         r  dp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y30         FDRE (Prop_fdre_C_Q)         0.456     5.535 r  dp_reg/Q
                         net (fo=1, routed)           2.920     8.456    dp_OBUF
    V7                   OBUF (Prop_obuf_I_O)         3.498    11.953 r  dp_OBUF_inst/O
                         net (fo=0)                   0.000    11.953    dp
    V7                                                                r  dp (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 led_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.230ns  (logic 3.960ns (63.554%)  route 2.271ns (36.446%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.559     5.080    clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  led_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y31         FDRE (Prop_fdre_C_Q)         0.456     5.536 r  led_reg[11]/Q
                         net (fo=1, routed)           2.271     7.807    led_OBUF[11]
    U3                   OBUF (Prop_obuf_I_O)         3.504    11.311 r  led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    11.311    led[11]
    U3                                                                r  led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/temp_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.257ns  (logic 0.608ns (26.938%)  route 1.649ns (73.062%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.561     5.082    clk_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  ENABLE_reg/Q
                         net (fo=4, routed)           1.005     6.544    CPU/next_state_reg[0]_0
    SLICE_X50Y36         LUT2 (Prop_lut2_I0_O)        0.152     6.696 r  CPU/temp[7]_i_1/O
                         net (fo=8, routed)           0.644     7.339    CPU/temp
    SLICE_X49Y35         FDRE                                         r  CPU/temp_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/temp_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.257ns  (logic 0.608ns (26.938%)  route 1.649ns (73.062%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.561     5.082    clk_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  ENABLE_reg/Q
                         net (fo=4, routed)           1.005     6.544    CPU/next_state_reg[0]_0
    SLICE_X50Y36         LUT2 (Prop_lut2_I0_O)        0.152     6.696 r  CPU/temp[7]_i_1/O
                         net (fo=8, routed)           0.644     7.339    CPU/temp
    SLICE_X49Y35         FDRE                                         r  CPU/temp_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/temp_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.257ns  (logic 0.608ns (26.938%)  route 1.649ns (73.062%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.561     5.082    clk_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  ENABLE_reg/Q
                         net (fo=4, routed)           1.005     6.544    CPU/next_state_reg[0]_0
    SLICE_X50Y36         LUT2 (Prop_lut2_I0_O)        0.152     6.696 r  CPU/temp[7]_i_1/O
                         net (fo=8, routed)           0.644     7.339    CPU/temp
    SLICE_X49Y35         FDRE                                         r  CPU/temp_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/temp_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.257ns  (logic 0.608ns (26.938%)  route 1.649ns (73.062%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.561     5.082    clk_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  ENABLE_reg/Q
                         net (fo=4, routed)           1.005     6.544    CPU/next_state_reg[0]_0
    SLICE_X50Y36         LUT2 (Prop_lut2_I0_O)        0.152     6.696 r  CPU/temp[7]_i_1/O
                         net (fo=8, routed)           0.644     7.339    CPU/temp
    SLICE_X49Y35         FDRE                                         r  CPU/temp_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/temp_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.257ns  (logic 0.608ns (26.938%)  route 1.649ns (73.062%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.561     5.082    clk_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  ENABLE_reg/Q
                         net (fo=4, routed)           1.005     6.544    CPU/next_state_reg[0]_0
    SLICE_X50Y36         LUT2 (Prop_lut2_I0_O)        0.152     6.696 r  CPU/temp[7]_i_1/O
                         net (fo=8, routed)           0.644     7.339    CPU/temp
    SLICE_X49Y35         FDRE                                         r  CPU/temp_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/temp_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.257ns  (logic 0.608ns (26.938%)  route 1.649ns (73.062%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.561     5.082    clk_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.456     5.538 r  ENABLE_reg/Q
                         net (fo=4, routed)           1.005     6.544    CPU/next_state_reg[0]_0
    SLICE_X50Y36         LUT2 (Prop_lut2_I0_O)        0.152     6.696 r  CPU/temp[7]_i_1/O
                         net (fo=8, routed)           0.644     7.339    CPU/temp
    SLICE_X49Y35         FDRE                                         r  CPU/temp_reg[5]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RES_OUT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_codes_index_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.177%)  route 0.113ns (37.823%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.561     1.444    clk_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  RES_OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  RES_OUT_reg[3]/Q
                         net (fo=1, routed)           0.113     1.698    CPU/IPReg/seg_codes_index_reg[3][3]
    SLICE_X50Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.743 r  CPU/IPReg/seg_codes_index[3]_i_1/O
                         net (fo=1, routed)           0.000     1.743    CPU_n_14
    SLICE_X50Y33         FDRE                                         r  seg_codes_index_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RES_OUT_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_codes_index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.301ns  (logic 0.186ns (61.788%)  route 0.115ns (38.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.561     1.444    clk_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  RES_OUT_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  RES_OUT_reg[0]/Q
                         net (fo=1, routed)           0.115     1.700    CPU/IPReg/seg_codes_index_reg[3][0]
    SLICE_X50Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.745 r  CPU/IPReg/seg_codes_index[0]_i_1/O
                         net (fo=1, routed)           0.000     1.745    CPU_n_17
    SLICE_X50Y33         FDRE                                         r  seg_codes_index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RES_OUT_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_codes_index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (56.000%)  route 0.146ns (44.000%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.561     1.444    clk_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  RES_OUT_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  RES_OUT_reg[1]/Q
                         net (fo=1, routed)           0.146     1.731    CPU/IPReg/seg_codes_index_reg[3][1]
    SLICE_X50Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.776 r  CPU/IPReg/seg_codes_index[1]_i_1/O
                         net (fo=1, routed)           0.000     1.776    CPU_n_16
    SLICE_X50Y33         FDRE                                         r  seg_codes_index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RES_OUT_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            seg_codes_index_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.466ns  (logic 0.186ns (39.902%)  route 0.280ns (60.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.561     1.444    clk_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  RES_OUT_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y33         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  RES_OUT_reg[2]/Q
                         net (fo=1, routed)           0.280     1.865    CPU/IPReg/seg_codes_index_reg[3][2]
    SLICE_X50Y33         LUT6 (Prop_lut6_I5_O)        0.045     1.910 r  CPU/IPReg/seg_codes_index[2]_i_1/O
                         net (fo=1, routed)           0.000     1.910    CPU_n_15
    SLICE_X50Y33         FDRE                                         r  seg_codes_index_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/next_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.475ns  (logic 0.186ns (39.137%)  route 0.289ns (60.863%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.560     1.443    clk_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ENABLE_reg/Q
                         net (fo=4, routed)           0.289     1.873    CPU/RAM/next_state_reg[0]
    SLICE_X50Y36         LUT3 (Prop_lut3_I1_O)        0.045     1.918 r  CPU/RAM/next_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.918    CPU/RAM_n_8
    SLICE_X50Y36         FDRE                                         r  CPU/next_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ibuf_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.685ns  (logic 0.186ns (27.141%)  route 0.499ns (72.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.560     1.443    clk_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ENABLE_reg/Q
                         net (fo=4, routed)           0.370     1.954    CPU/next_state_reg[0]_0
    SLICE_X50Y36         LUT2 (Prop_lut2_I0_O)        0.045     1.999 r  CPU/ibuf[7]_i_1/O
                         net (fo=8, routed)           0.129     2.128    CPU/ibuf[7]_i_1_n_0
    SLICE_X48Y35         FDRE                                         r  CPU/ibuf_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ibuf_reg[1]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.685ns  (logic 0.186ns (27.141%)  route 0.499ns (72.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.560     1.443    clk_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ENABLE_reg/Q
                         net (fo=4, routed)           0.370     1.954    CPU/next_state_reg[0]_0
    SLICE_X50Y36         LUT2 (Prop_lut2_I0_O)        0.045     1.999 r  CPU/ibuf[7]_i_1/O
                         net (fo=8, routed)           0.129     2.128    CPU/ibuf[7]_i_1_n_0
    SLICE_X48Y35         FDRE                                         r  CPU/ibuf_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ibuf_reg[2]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.685ns  (logic 0.186ns (27.141%)  route 0.499ns (72.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.560     1.443    clk_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ENABLE_reg/Q
                         net (fo=4, routed)           0.370     1.954    CPU/next_state_reg[0]_0
    SLICE_X50Y36         LUT2 (Prop_lut2_I0_O)        0.045     1.999 r  CPU/ibuf[7]_i_1/O
                         net (fo=8, routed)           0.129     2.128    CPU/ibuf[7]_i_1_n_0
    SLICE_X48Y35         FDRE                                         r  CPU/ibuf_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ibuf_reg[3]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.685ns  (logic 0.186ns (27.141%)  route 0.499ns (72.859%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.560     1.443    clk_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ENABLE_reg/Q
                         net (fo=4, routed)           0.370     1.954    CPU/next_state_reg[0]_0
    SLICE_X50Y36         LUT2 (Prop_lut2_I0_O)        0.045     1.999 r  CPU/ibuf[7]_i_1/O
                         net (fo=8, routed)           0.129     2.128    CPU/ibuf[7]_i_1_n_0
    SLICE_X48Y35         FDRE                                         r  CPU/ibuf_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ENABLE_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CPU/ibuf_reg[4]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.687ns  (logic 0.186ns (27.087%)  route 0.501ns (72.913%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.560     1.443    clk_IBUF_BUFG
    SLICE_X48Y32         FDRE                                         r  ENABLE_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y32         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  ENABLE_reg/Q
                         net (fo=4, routed)           0.370     1.954    CPU/next_state_reg[0]_0
    SLICE_X50Y36         LUT2 (Prop_lut2_I0_O)        0.045     1.999 r  CPU/ibuf[7]_i_1/O
                         net (fo=8, routed)           0.130     2.130    CPU/ibuf[7]_i_1_n_0
    SLICE_X48Y36         FDRE                                         r  CPU/ibuf_reg[4]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            11 Endpoints
Min Delay            11 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/ALU/flag_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FLAG_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.765ns  (logic 0.459ns (26.005%)  route 1.306ns (73.995%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE                         0.000     0.000 r  CPU/ALU/flag_reg[2]/C
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  CPU/ALU/flag_reg[2]/Q
                         net (fo=17, routed)          1.306     1.765    FLAG[2]
    SLICE_X40Y32         FDRE                                         r  FLAG_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.439     4.780    clk_IBUF_BUFG
    SLICE_X40Y32         FDRE                                         r  FLAG_OUT_reg[2]/C

Slack:                    inf
  Source:                 CPU/ALU/res_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RES_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.474ns  (logic 0.422ns (28.624%)  route 1.052ns (71.376%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE                         0.000     0.000 r  CPU/ALU/res_reg[2]/C
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.422     0.422 r  CPU/ALU/res_reg[2]/Q
                         net (fo=4, routed)           1.052     1.474    RES[2]
    SLICE_X49Y33         FDRE                                         r  RES_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.444     4.785    clk_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  RES_OUT_reg[2]/C

Slack:                    inf
  Source:                 CPU/ALU/res_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RES_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.449ns  (logic 0.459ns (31.676%)  route 0.990ns (68.324%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE                         0.000     0.000 r  CPU/ALU/res_reg[3]/C
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  CPU/ALU/res_reg[3]/Q
                         net (fo=4, routed)           0.990     1.449    RES[3]
    SLICE_X49Y33         FDRE                                         r  RES_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.444     4.785    clk_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  RES_OUT_reg[3]/C

Slack:                    inf
  Source:                 CPU/ALU/res_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RES_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.334ns  (logic 0.459ns (34.411%)  route 0.875ns (65.589%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE                         0.000     0.000 r  CPU/ALU/res_reg[0]/C
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  CPU/ALU/res_reg[0]/Q
                         net (fo=4, routed)           0.875     1.334    RES[0]
    SLICE_X49Y33         FDRE                                         r  RES_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.444     4.785    clk_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  RES_OUT_reg[0]/C

Slack:                    inf
  Source:                 CPU/ALU/flag_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FLAG_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.303ns  (logic 0.459ns (35.220%)  route 0.844ns (64.780%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE                         0.000     0.000 r  CPU/ALU/flag_reg[1]/C
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  CPU/ALU/flag_reg[1]/Q
                         net (fo=2, routed)           0.844     1.303    FLAG[1]
    SLICE_X48Y44         FDRE                                         r  FLAG_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.451     4.792    clk_IBUF_BUFG
    SLICE_X48Y44         FDRE                                         r  FLAG_OUT_reg[1]/C

Slack:                    inf
  Source:                 CPU/ALU/res_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RES_OUT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.185ns  (logic 0.459ns (38.747%)  route 0.726ns (61.253%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDRE                         0.000     0.000 r  CPU/ALU/res_reg[7]/C
    SLICE_X44Y33         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  CPU/ALU/res_reg[7]/Q
                         net (fo=4, routed)           0.726     1.185    RES[7]
    SLICE_X49Y33         FDRE                                         r  RES_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.444     4.785    clk_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  RES_OUT_reg[7]/C

Slack:                    inf
  Source:                 CPU/ALU/flag_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FLAG_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.094ns  (logic 0.459ns (41.945%)  route 0.635ns (58.055%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE                         0.000     0.000 r  CPU/ALU/flag_reg[0]/C
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  CPU/ALU/flag_reg[0]/Q
                         net (fo=2, routed)           0.635     1.094    FLAG[0]
    SLICE_X48Y31         FDRE                                         r  FLAG_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.441     4.782    clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  FLAG_OUT_reg[0]/C

Slack:                    inf
  Source:                 CPU/ALU/res_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RES_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.067ns  (logic 0.459ns (43.032%)  route 0.608ns (56.968%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE                         0.000     0.000 r  CPU/ALU/res_reg[1]/C
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  CPU/ALU/res_reg[1]/Q
                         net (fo=4, routed)           0.608     1.067    RES[1]
    SLICE_X49Y33         FDRE                                         r  RES_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.444     4.785    clk_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  RES_OUT_reg[1]/C

Slack:                    inf
  Source:                 CPU/ALU/res_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RES_OUT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.040ns  (logic 0.459ns (44.153%)  route 0.581ns (55.847%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE                         0.000     0.000 r  CPU/ALU/res_reg[6]/C
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.459     0.459 r  CPU/ALU/res_reg[6]/Q
                         net (fo=4, routed)           0.581     1.040    RES[6]
    SLICE_X45Y33         FDRE                                         r  RES_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.441     4.782    clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  RES_OUT_reg[6]/C

Slack:                    inf
  Source:                 CPU/ALU/res_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RES_OUT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.907ns  (logic 0.422ns (46.517%)  route 0.485ns (53.483%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE                         0.000     0.000 r  CPU/ALU/res_reg[4]/C
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.422     0.422 r  CPU/ALU/res_reg[4]/Q
                         net (fo=4, routed)           0.485     0.907    RES[4]
    SLICE_X45Y33         FDRE                                         r  RES_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          1.441     4.782    clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  RES_OUT_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CPU/ALU/res_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RES_OUT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.275ns  (logic 0.146ns (53.115%)  route 0.129ns (46.885%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE                         0.000     0.000 r  CPU/ALU/res_reg[5]/C
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  CPU/ALU/res_reg[5]/Q
                         net (fo=4, routed)           0.129     0.275    RES[5]
    SLICE_X45Y33         FDRE                                         r  RES_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  RES_OUT_reg[5]/C

Slack:                    inf
  Source:                 CPU/ALU/res_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RES_OUT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.310ns  (logic 0.133ns (42.876%)  route 0.177ns (57.124%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE                         0.000     0.000 r  CPU/ALU/res_reg[4]/C
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  CPU/ALU/res_reg[4]/Q
                         net (fo=4, routed)           0.177     0.310    RES[4]
    SLICE_X45Y33         FDRE                                         r  RES_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  RES_OUT_reg[4]/C

Slack:                    inf
  Source:                 CPU/ALU/res_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RES_OUT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.146ns (43.638%)  route 0.189ns (56.362%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y34         FDRE                         0.000     0.000 r  CPU/ALU/res_reg[6]/C
    SLICE_X45Y34         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  CPU/ALU/res_reg[6]/Q
                         net (fo=4, routed)           0.189     0.335    RES[6]
    SLICE_X45Y33         FDRE                                         r  RES_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X45Y33         FDRE                                         r  RES_OUT_reg[6]/C

Slack:                    inf
  Source:                 CPU/ALU/res_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RES_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.407ns  (logic 0.146ns (35.904%)  route 0.261ns (64.096%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE                         0.000     0.000 r  CPU/ALU/res_reg[1]/C
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  CPU/ALU/res_reg[1]/Q
                         net (fo=4, routed)           0.261     0.407    RES[1]
    SLICE_X49Y33         FDRE                                         r  RES_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.829     1.956    clk_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  RES_OUT_reg[1]/C

Slack:                    inf
  Source:                 CPU/ALU/flag_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FLAG_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.443ns  (logic 0.146ns (32.936%)  route 0.297ns (67.064%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE                         0.000     0.000 r  CPU/ALU/flag_reg[0]/C
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  CPU/ALU/flag_reg[0]/Q
                         net (fo=2, routed)           0.297     0.443    FLAG[0]
    SLICE_X48Y31         FDRE                                         r  FLAG_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.827     1.954    clk_IBUF_BUFG
    SLICE_X48Y31         FDRE                                         r  FLAG_OUT_reg[0]/C

Slack:                    inf
  Source:                 CPU/ALU/res_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RES_OUT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.458ns  (logic 0.146ns (31.905%)  route 0.312ns (68.095%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y33         FDRE                         0.000     0.000 r  CPU/ALU/res_reg[7]/C
    SLICE_X44Y33         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  CPU/ALU/res_reg[7]/Q
                         net (fo=4, routed)           0.312     0.458    RES[7]
    SLICE_X49Y33         FDRE                                         r  RES_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.829     1.956    clk_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  RES_OUT_reg[7]/C

Slack:                    inf
  Source:                 CPU/ALU/res_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RES_OUT_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.146ns (27.869%)  route 0.378ns (72.131%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE                         0.000     0.000 r  CPU/ALU/res_reg[0]/C
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  CPU/ALU/res_reg[0]/Q
                         net (fo=4, routed)           0.378     0.524    RES[0]
    SLICE_X49Y33         FDRE                                         r  RES_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.829     1.956    clk_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  RES_OUT_reg[0]/C

Slack:                    inf
  Source:                 CPU/ALU/flag_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FLAG_OUT_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.524ns  (logic 0.146ns (27.850%)  route 0.378ns (72.150%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE                         0.000     0.000 r  CPU/ALU/flag_reg[1]/C
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  CPU/ALU/flag_reg[1]/Q
                         net (fo=2, routed)           0.378     0.524    FLAG[1]
    SLICE_X48Y44         FDRE                                         r  FLAG_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.836     1.963    clk_IBUF_BUFG
    SLICE_X48Y44         FDRE                                         r  FLAG_OUT_reg[1]/C

Slack:                    inf
  Source:                 CPU/ALU/res_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RES_OUT_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.564ns  (logic 0.146ns (25.884%)  route 0.418ns (74.116%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y32         FDRE                         0.000     0.000 r  CPU/ALU/res_reg[3]/C
    SLICE_X44Y32         FDRE (Prop_fdre_C_Q)         0.146     0.146 r  CPU/ALU/res_reg[3]/Q
                         net (fo=4, routed)           0.418     0.564    RES[3]
    SLICE_X49Y33         FDRE                                         r  RES_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.829     1.956    clk_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  RES_OUT_reg[3]/C

Slack:                    inf
  Source:                 CPU/ALU/res_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RES_OUT_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.579ns  (logic 0.133ns (22.958%)  route 0.446ns (77.042%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y32         FDRE                         0.000     0.000 r  CPU/ALU/res_reg[2]/C
    SLICE_X41Y32         FDRE (Prop_fdre_C_Q)         0.133     0.133 r  CPU/ALU/res_reg[2]/Q
                         net (fo=4, routed)           0.446     0.579    RES[2]
    SLICE_X49Y33         FDRE                                         r  RES_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=56, routed)          0.829     1.956    clk_IBUF_BUFG
    SLICE_X49Y33         FDRE                                         r  RES_OUT_reg[2]/C





