#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x17866e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1786870 .scope module, "tb" "tb" 3 52;
 .timescale -12 -12;
L_0x1790f80 .functor NOT 1, L_0x17bb390, C4<0>, C4<0>, C4<0>;
L_0x17bb0f0 .functor XOR 1, L_0x17baf90, L_0x17bb050, C4<0>, C4<0>;
L_0x17bb280 .functor XOR 1, L_0x17bb0f0, L_0x17bb1b0, C4<0>, C4<0>;
v0x17b7730_0 .net *"_ivl_10", 0 0, L_0x17bb1b0;  1 drivers
v0x17b7830_0 .net *"_ivl_12", 0 0, L_0x17bb280;  1 drivers
v0x17b7910_0 .net *"_ivl_2", 0 0, L_0x17b9610;  1 drivers
v0x17b79d0_0 .net *"_ivl_4", 0 0, L_0x17baf90;  1 drivers
v0x17b7ab0_0 .net *"_ivl_6", 0 0, L_0x17bb050;  1 drivers
v0x17b7be0_0 .net *"_ivl_8", 0 0, L_0x17bb0f0;  1 drivers
v0x17b7cc0_0 .net "a", 0 0, v0x17b47b0_0;  1 drivers
v0x17b7d60_0 .net "b", 0 0, v0x17b4850_0;  1 drivers
v0x17b7e00_0 .net "c", 0 0, v0x17b48f0_0;  1 drivers
v0x17b7ea0_0 .var "clk", 0 0;
v0x17b7f40_0 .net "d", 0 0, v0x17b4a30_0;  1 drivers
v0x17b7fe0_0 .net "q_dut", 0 0, L_0x17bae30;  1 drivers
v0x17b8080_0 .net "q_ref", 0 0, L_0x1790ff0;  1 drivers
v0x17b8120_0 .var/2u "stats1", 159 0;
v0x17b81c0_0 .var/2u "strobe", 0 0;
v0x17b8260_0 .net "tb_match", 0 0, L_0x17bb390;  1 drivers
v0x17b8320_0 .net "tb_mismatch", 0 0, L_0x1790f80;  1 drivers
v0x17b83e0_0 .net "wavedrom_enable", 0 0, v0x17b4b20_0;  1 drivers
v0x17b8480_0 .net "wavedrom_title", 511 0, v0x17b4bc0_0;  1 drivers
L_0x17b9610 .concat [ 1 0 0 0], L_0x1790ff0;
L_0x17baf90 .concat [ 1 0 0 0], L_0x1790ff0;
L_0x17bb050 .concat [ 1 0 0 0], L_0x17bae30;
L_0x17bb1b0 .concat [ 1 0 0 0], L_0x1790ff0;
L_0x17bb390 .cmp/eeq 1, L_0x17b9610, L_0x17bb280;
S_0x1786a00 .scope module, "good1" "reference_module" 3 97, 3 4 0, S_0x1786870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x1772ea0 .functor OR 1, v0x17b47b0_0, v0x17b4850_0, C4<0>, C4<0>;
L_0x1787160 .functor OR 1, v0x17b48f0_0, v0x17b4a30_0, C4<0>, C4<0>;
L_0x1790ff0 .functor AND 1, L_0x1772ea0, L_0x1787160, C4<1>, C4<1>;
v0x17911f0_0 .net *"_ivl_0", 0 0, L_0x1772ea0;  1 drivers
v0x1791290_0 .net *"_ivl_2", 0 0, L_0x1787160;  1 drivers
v0x1772ff0_0 .net "a", 0 0, v0x17b47b0_0;  alias, 1 drivers
v0x1773090_0 .net "b", 0 0, v0x17b4850_0;  alias, 1 drivers
v0x17b3c30_0 .net "c", 0 0, v0x17b48f0_0;  alias, 1 drivers
v0x17b3d40_0 .net "d", 0 0, v0x17b4a30_0;  alias, 1 drivers
v0x17b3e00_0 .net "q", 0 0, L_0x1790ff0;  alias, 1 drivers
S_0x17b3f60 .scope module, "stim1" "stimulus_gen" 3 90, 3 17 0, S_0x1786870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
v0x17b47b0_0 .var "a", 0 0;
v0x17b4850_0 .var "b", 0 0;
v0x17b48f0_0 .var "c", 0 0;
v0x17b4990_0 .net "clk", 0 0, v0x17b7ea0_0;  1 drivers
v0x17b4a30_0 .var "d", 0 0;
v0x17b4b20_0 .var "wavedrom_enable", 0 0;
v0x17b4bc0_0 .var "wavedrom_title", 511 0;
E_0x17815f0/0 .event negedge, v0x17b4990_0;
E_0x17815f0/1 .event posedge, v0x17b4990_0;
E_0x17815f0 .event/or E_0x17815f0/0, E_0x17815f0/1;
E_0x1781840 .event posedge, v0x17b4990_0;
E_0x176b9f0 .event negedge, v0x17b4990_0;
S_0x17b42b0 .scope task, "wavedrom_start" "wavedrom_start" 3 29, 3 29 0, S_0x17b3f60;
 .timescale -12 -12;
v0x17b44b0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x17b45b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 32, 3 32 0, S_0x17b3f60;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x17b4d20 .scope module, "top_module1" "top_module" 3 104, 4 1 0, S_0x1786870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "q";
L_0x17b87b0 .functor NOT 1, v0x17b47b0_0, C4<0>, C4<0>, C4<0>;
L_0x17b8840 .functor NOT 1, v0x17b4850_0, C4<0>, C4<0>, C4<0>;
L_0x17b88d0 .functor AND 1, L_0x17b87b0, L_0x17b8840, C4<1>, C4<1>;
L_0x17b8940 .functor NOT 1, v0x17b48f0_0, C4<0>, C4<0>, C4<0>;
L_0x17b89e0 .functor AND 1, L_0x17b88d0, L_0x17b8940, C4<1>, C4<1>;
L_0x17b8af0 .functor NOT 1, v0x17b4a30_0, C4<0>, C4<0>, C4<0>;
L_0x17b8ba0 .functor AND 1, L_0x17b89e0, L_0x17b8af0, C4<1>, C4<1>;
L_0x17b8cb0 .functor NOT 1, v0x17b47b0_0, C4<0>, C4<0>, C4<0>;
L_0x17b8d70 .functor NOT 1, v0x17b4850_0, C4<0>, C4<0>, C4<0>;
L_0x17b8de0 .functor AND 1, L_0x17b8cb0, L_0x17b8d70, C4<1>, C4<1>;
L_0x17b8f50 .functor NOT 1, v0x17b48f0_0, C4<0>, C4<0>, C4<0>;
L_0x17b8fc0 .functor AND 1, L_0x17b8de0, L_0x17b8f50, C4<1>, C4<1>;
L_0x17b90f0 .functor AND 1, L_0x17b8fc0, v0x17b4a30_0, C4<1>, C4<1>;
L_0x17b91b0 .functor OR 1, L_0x17b8ba0, L_0x17b90f0, C4<0>, C4<0>;
L_0x17b9080 .functor NOT 1, v0x17b47b0_0, C4<0>, C4<0>, C4<0>;
L_0x17b9340 .functor NOT 1, v0x17b4850_0, C4<0>, C4<0>, C4<0>;
L_0x17b9440 .functor AND 1, L_0x17b9080, L_0x17b9340, C4<1>, C4<1>;
L_0x17b9550 .functor AND 1, L_0x17b9440, v0x17b48f0_0, C4<1>, C4<1>;
L_0x17b96b0 .functor NOT 1, v0x17b4a30_0, C4<0>, C4<0>, C4<0>;
L_0x17b9720 .functor AND 1, L_0x17b9550, L_0x17b96b0, C4<1>, C4<1>;
L_0x17b98e0 .functor OR 1, L_0x17b91b0, L_0x17b9720, C4<0>, C4<0>;
L_0x17b99f0 .functor NOT 1, v0x17b47b0_0, C4<0>, C4<0>, C4<0>;
L_0x17b9c30 .functor AND 1, L_0x17b99f0, v0x17b4850_0, C4<1>, C4<1>;
L_0x17b9e00 .functor NOT 1, v0x17b48f0_0, C4<0>, C4<0>, C4<0>;
L_0x17ba050 .functor AND 1, L_0x17b9c30, L_0x17b9e00, C4<1>, C4<1>;
L_0x17ba160 .functor NOT 1, v0x17b4a30_0, C4<0>, C4<0>, C4<0>;
L_0x17ba3c0 .functor AND 1, L_0x17ba050, L_0x17ba160, C4<1>, C4<1>;
L_0x17ba4d0 .functor OR 1, L_0x17b98e0, L_0x17ba3c0, C4<0>, C4<0>;
L_0x17ba6d0 .functor NOT 1, v0x17b4850_0, C4<0>, C4<0>, C4<0>;
L_0x17ba740 .functor AND 1, v0x17b47b0_0, L_0x17ba6d0, C4<1>, C4<1>;
L_0x17ba900 .functor NOT 1, v0x17b48f0_0, C4<0>, C4<0>, C4<0>;
L_0x17ba970 .functor AND 1, L_0x17ba740, L_0x17ba900, C4<1>, C4<1>;
L_0x17bab90 .functor NOT 1, v0x17b4a30_0, C4<0>, C4<0>, C4<0>;
L_0x17bac00 .functor AND 1, L_0x17ba970, L_0x17bab90, C4<1>, C4<1>;
L_0x17bae30 .functor OR 1, L_0x17ba4d0, L_0x17bac00, C4<0>, C4<0>;
v0x17b5010_0 .net *"_ivl_0", 0 0, L_0x17b87b0;  1 drivers
v0x17b50f0_0 .net *"_ivl_10", 0 0, L_0x17b8af0;  1 drivers
v0x17b51d0_0 .net *"_ivl_12", 0 0, L_0x17b8ba0;  1 drivers
v0x17b52c0_0 .net *"_ivl_14", 0 0, L_0x17b8cb0;  1 drivers
v0x17b53a0_0 .net *"_ivl_16", 0 0, L_0x17b8d70;  1 drivers
v0x17b54d0_0 .net *"_ivl_18", 0 0, L_0x17b8de0;  1 drivers
v0x17b55b0_0 .net *"_ivl_2", 0 0, L_0x17b8840;  1 drivers
v0x17b5690_0 .net *"_ivl_20", 0 0, L_0x17b8f50;  1 drivers
v0x17b5770_0 .net *"_ivl_22", 0 0, L_0x17b8fc0;  1 drivers
v0x17b5850_0 .net *"_ivl_24", 0 0, L_0x17b90f0;  1 drivers
v0x17b5930_0 .net *"_ivl_26", 0 0, L_0x17b91b0;  1 drivers
v0x17b5a10_0 .net *"_ivl_28", 0 0, L_0x17b9080;  1 drivers
v0x17b5af0_0 .net *"_ivl_30", 0 0, L_0x17b9340;  1 drivers
v0x17b5bd0_0 .net *"_ivl_32", 0 0, L_0x17b9440;  1 drivers
v0x17b5cb0_0 .net *"_ivl_34", 0 0, L_0x17b9550;  1 drivers
v0x17b5d90_0 .net *"_ivl_36", 0 0, L_0x17b96b0;  1 drivers
v0x17b5e70_0 .net *"_ivl_38", 0 0, L_0x17b9720;  1 drivers
v0x17b5f50_0 .net *"_ivl_4", 0 0, L_0x17b88d0;  1 drivers
v0x17b6030_0 .net *"_ivl_40", 0 0, L_0x17b98e0;  1 drivers
v0x17b6110_0 .net *"_ivl_42", 0 0, L_0x17b99f0;  1 drivers
v0x17b61f0_0 .net *"_ivl_44", 0 0, L_0x17b9c30;  1 drivers
v0x17b62d0_0 .net *"_ivl_46", 0 0, L_0x17b9e00;  1 drivers
v0x17b63b0_0 .net *"_ivl_48", 0 0, L_0x17ba050;  1 drivers
v0x17b6490_0 .net *"_ivl_50", 0 0, L_0x17ba160;  1 drivers
v0x17b6570_0 .net *"_ivl_52", 0 0, L_0x17ba3c0;  1 drivers
v0x17b6650_0 .net *"_ivl_54", 0 0, L_0x17ba4d0;  1 drivers
v0x17b6730_0 .net *"_ivl_56", 0 0, L_0x17ba6d0;  1 drivers
v0x17b6810_0 .net *"_ivl_58", 0 0, L_0x17ba740;  1 drivers
v0x17b68f0_0 .net *"_ivl_6", 0 0, L_0x17b8940;  1 drivers
v0x17b69d0_0 .net *"_ivl_60", 0 0, L_0x17ba900;  1 drivers
v0x17b6ab0_0 .net *"_ivl_62", 0 0, L_0x17ba970;  1 drivers
v0x17b6b90_0 .net *"_ivl_64", 0 0, L_0x17bab90;  1 drivers
v0x17b6c70_0 .net *"_ivl_66", 0 0, L_0x17bac00;  1 drivers
v0x17b6f60_0 .net *"_ivl_8", 0 0, L_0x17b89e0;  1 drivers
v0x17b7040_0 .net "a", 0 0, v0x17b47b0_0;  alias, 1 drivers
v0x17b70e0_0 .net "b", 0 0, v0x17b4850_0;  alias, 1 drivers
v0x17b71d0_0 .net "c", 0 0, v0x17b48f0_0;  alias, 1 drivers
v0x17b72c0_0 .net "d", 0 0, v0x17b4a30_0;  alias, 1 drivers
v0x17b73b0_0 .net "q", 0 0, L_0x17bae30;  alias, 1 drivers
S_0x17b7510 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x1786870;
 .timescale -12 -12;
E_0x1781390 .event anyedge, v0x17b81c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x17b81c0_0;
    %nor/r;
    %assign/vec4 v0x17b81c0_0, 0;
    %wait E_0x1781390;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x17b3f60;
T_3 ;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b4a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b48f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b4850_0, 0;
    %assign/vec4 v0x17b47b0_0, 0;
    %wait E_0x176b9f0;
    %wait E_0x1781840;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b4a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b48f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b4850_0, 0;
    %assign/vec4 v0x17b47b0_0, 0;
    %pushi/vec4 18, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17815f0;
    %load/vec4 v0x17b47b0_0;
    %load/vec4 v0x17b4850_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17b48f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x17b4a30_0;
    %concat/vec4; draw_concat_vec4
    %addi 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x17b4a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b48f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b4850_0, 0;
    %assign/vec4 v0x17b47b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %fork TD_tb.stim1.wavedrom_stop, S_0x17b45b0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x17815f0;
    %vpi_func 3 46 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %split/vec4 1;
    %assign/vec4 v0x17b4a30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b48f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x17b4850_0, 0;
    %assign/vec4 v0x17b47b0_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %vpi_call/w 3 47 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1786870;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b7ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x17b81c0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1786870;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x17b7ea0_0;
    %inv;
    %store/vec4 v0x17b7ea0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1786870;
T_6 ;
    %vpi_call/w 3 82 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 83 "$dumpvars", 32'sb00000000000000000000000000000001, v0x17b4990_0, v0x17b8320_0, v0x17b7cc0_0, v0x17b7d60_0, v0x17b7e00_0, v0x17b7f40_0, v0x17b8080_0, v0x17b7fe0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1786870;
T_7 ;
    %load/vec4 v0x17b8120_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x17b8120_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x17b8120_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "q", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "q" {0 0 0};
T_7.1 ;
    %load/vec4 v0x17b8120_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17b8120_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x17b8120_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x17b8120_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1786870;
T_8 ;
    %wait E_0x17815f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17b8120_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b8120_0, 4, 32;
    %load/vec4 v0x17b8260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x17b8120_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b8120_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x17b8120_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b8120_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x17b8080_0;
    %load/vec4 v0x17b8080_0;
    %load/vec4 v0x17b7fe0_0;
    %xor;
    %load/vec4 v0x17b8080_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x17b8120_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b8120_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x17b8120_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x17b8120_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/circuit3/circuit3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth1/human/circuit3/iter0/response4/top_module.sv";
