set_global_assignment -name FAMILY "Cyclone IV E"
set_global_assignment -name TOP_LEVEL_ENTITY ProjetoSemInstruction

set_global_assignment -name LAST_QUARTUS_VERSION "18.1.0 Standard Edition"
set_global_assignment -name DEVICE EP4CE30F23C7
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_location_assignment PIN_AB10 -to uart_0_external_connection_rxd
set_location_assignment PIN_Y10 -to uart_0_external_connection_txd
set_location_assignment PIN_Y17 -to botaosubir_external_connection_export
set_location_assignment PIN_U22 -to botaovoltar_external_connection_export
set_location_assignment PIN_U21 -to botaoentrar_external_connection_export
set_location_assignment PIN_W19 -to botaodescer_external_connection_export
set_location_assignment PIN_V9 -to lcd_16207_0_external_E
set_location_assignment PIN_U9 -to lcd_16207_0_external_RS
set_location_assignment PIN_U8 -to lcd_16207_0_external_RW
set_location_assignment PIN_V8 -to lcd_16207_0_external_data[0]
set_location_assignment PIN_V7 -to lcd_16207_0_external_data[1]
set_location_assignment PIN_V5 -to lcd_16207_0_external_data[3]
set_location_assignment PIN_V6 -to lcd_16207_0_external_data[2]
set_location_assignment PIN_V4 -to lcd_16207_0_external_data[4]
set_location_assignment PIN_Y4 -to lcd_16207_0_external_data[5]
set_location_assignment PIN_V3 -to lcd_16207_0_external_data[6]
set_location_assignment PIN_Y3 -to lcd_16207_0_external_data[7]
set_location_assignment PIN_D6 -to ledvermelho_external_connection_export
set_location_assignment PIN_D7 -to ledverde_external_connection_export
set_location_assignment PIN_E7 -to ledazul_external_connection_export
set_location_assignment PIN_T1 -to clk_clk
set_global_assignment -name VERILOG_FILE divisorFreq.v
set_global_assignment -name VERILOG_FILE arbitro.v
set_global_assignment -name VERILOG_FILE ProjetoSemInstruction/synthesis/ProjetoSemInstruction.v
set_global_assignment -name VERILOG_FILE ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_uart_0.v
set_global_assignment -name VERILOG_FILE ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_onchip_memory2_0.v
set_global_assignment -name VERILOG_FILE ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_test_bench.v
set_global_assignment -name VERILOG_FILE ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_oci_test_bench.v
set_global_assignment -name VERILOG_FILE ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_wrapper.v
set_global_assignment -name VERILOG_FILE ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_tck.v
set_global_assignment -name VERILOG_FILE ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_jtag_debug_module_sysclk.v
set_global_assignment -name SYSTEMVERILOG_FILE ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0_custom_instruction_master_comb_xconnect.sv
set_global_assignment -name VERILOG_FILE ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_nios2_qsys_0.v
set_global_assignment -name SYSTEMVERILOG_FILE ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_rsp_mux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_rsp_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_rsp_demux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_rsp_demux.sv
set_global_assignment -name SYSTEMVERILOG_FILE ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_003.sv
set_global_assignment -name SYSTEMVERILOG_FILE ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_002.sv
set_global_assignment -name SYSTEMVERILOG_FILE ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_router.sv
set_global_assignment -name SYSTEMVERILOG_FILE ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_cmd_mux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_cmd_mux.sv
set_global_assignment -name SYSTEMVERILOG_FILE ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_cmd_demux_001.sv
set_global_assignment -name SYSTEMVERILOG_FILE ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_cmd_demux.sv
set_global_assignment -name SYSTEMVERILOG_FILE ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
set_global_assignment -name VERILOG_FILE ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0_avalon_st_adapter.v
set_global_assignment -name VERILOG_FILE ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_mm_interconnect_0.v
set_global_assignment -name VERILOG_FILE ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_ledAzul.v
set_global_assignment -name VERILOG_FILE ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_lcd_16207_0.v
set_global_assignment -name VERILOG_FILE ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_jtag_uart_0.v
set_global_assignment -name SYSTEMVERILOG_FILE ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_irq_mapper.sv
set_global_assignment -name VERILOG_FILE ProjetoSemInstruction/synthesis/submodules/ProjetoSemInstruction_botaoDescer.v
set_global_assignment -name VERILOG_FILE ProjetoSemInstruction/synthesis/submodules/arbitro.v
set_global_assignment -name VERILOG_FILE ProjetoSemInstruction/synthesis/submodules/altera_reset_synchronizer.v
set_global_assignment -name VERILOG_FILE ProjetoSemInstruction/synthesis/submodules/altera_reset_controller.v
set_global_assignment -name SYSTEMVERILOG_FILE ProjetoSemInstruction/synthesis/submodules/altera_merlin_slave_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE ProjetoSemInstruction/synthesis/submodules/altera_merlin_slave_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE ProjetoSemInstruction/synthesis/submodules/altera_merlin_master_translator.sv
set_global_assignment -name SYSTEMVERILOG_FILE ProjetoSemInstruction/synthesis/submodules/altera_merlin_master_agent.sv
set_global_assignment -name SYSTEMVERILOG_FILE ProjetoSemInstruction/synthesis/submodules/altera_merlin_burst_uncompressor.sv
set_global_assignment -name SYSTEMVERILOG_FILE ProjetoSemInstruction/synthesis/submodules/altera_merlin_arbitrator.sv
set_global_assignment -name SYSTEMVERILOG_FILE ProjetoSemInstruction/synthesis/submodules/altera_customins_slave_translator.sv
set_global_assignment -name VERILOG_FILE ProjetoSemInstruction/synthesis/submodules/altera_customins_master_translator.v
set_global_assignment -name VERILOG_FILE ProjetoSemInstruction/synthesis/submodules/altera_avalon_sc_fifo.v
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top