{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1670240740435 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1670240740435 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 05 08:45:40 2022 " "Processing started: Mon Dec 05 08:45:40 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1670240740435 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1670240740435 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto_CL -c projeto_CL " "Command: quartus_map --read_settings_files=on --write_settings_files=off projeto_CL -c projeto_CL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1670240740435 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1670240740828 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "roteamento.vhd 2 1 " "Found 2 design units, including 1 entities, in source file roteamento.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 roteamento-structural " "Found design unit 1: roteamento-structural" {  } { { "roteamento.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/roteamento.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670240741205 ""} { "Info" "ISGN_ENTITY_NAME" "1 roteamento " "Found entity 1: roteamento" {  } { { "roteamento.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/roteamento.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670240741205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670240741205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_regs.vhd 2 1 " "Found 2 design units, including 1 entities, in source file buffer_regs.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 buffer_regs-structural " "Found design unit 1: buffer_regs-structural" {  } { { "buffer_regs.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/buffer_regs.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670240741205 ""} { "Info" "ISGN_ENTITY_NAME" "1 buffer_regs " "Found entity 1: buffer_regs" {  } { { "buffer_regs.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/buffer_regs.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670240741205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670240741205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arbiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file arbiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 arbiter-structural " "Found design unit 1: arbiter-structural" {  } { { "arbiter.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/arbiter.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670240741205 ""} { "Info" "ISGN_ENTITY_NAME" "1 arbiter " "Found entity 1: arbiter" {  } { { "arbiter.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/arbiter.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670240741205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670240741205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto_cl.vhd 2 1 " "Found 2 design units, including 1 entities, in source file projeto_cl.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 projeto_CL-structural " "Found design unit 1: projeto_CL-structural" {  } { { "projeto_CL.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/projeto_CL.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670240741205 ""} { "Info" "ISGN_ENTITY_NAME" "1 projeto_CL " "Found entity 1: projeto_CL" {  } { { "projeto_CL.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/projeto_CL.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1670240741205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1670240741205 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "projeto_CL " "Elaborating entity \"projeto_CL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1670240741299 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "buffer_regs buffer_regs:BE A:structural " "Elaborating entity \"buffer_regs\" using architecture \"A:structural\" for hierarchy \"buffer_regs:BE\"" {  } { { "projeto_CL.vhd" "BE" { Text "C:/altera/13.1/projects/projeto_teste/projeto_CL.vhd" 82 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670240741362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "roteamento roteamento:RE A:structural " "Elaborating entity \"roteamento\" using architecture \"A:structural\" for hierarchy \"roteamento:RE\"" {  } { { "projeto_CL.vhd" "RE" { Text "C:/altera/13.1/projects/projeto_teste/projeto_CL.vhd" 99 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670240741362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "arbiter arbiter:AE A:structural " "Elaborating entity \"arbiter\" using architecture \"A:structural\" for hierarchy \"arbiter:AE\"" {  } { { "projeto_CL.vhd" "AE" { Text "C:/altera/13.1/projects/projeto_teste/projeto_CL.vhd" 124 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1670240741378 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clr arbiter.vhd(29) " "VHDL Process Statement warning at arbiter.vhd(29): signal \"clr\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "arbiter.vhd" "" { Text "C:/altera/13.1/projects/projeto_teste/arbiter.vhd" 29 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1670240741378 "|projeto_CL|arbiter:AE"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1670240742621 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1670240742888 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1670240743093 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1670240743093 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "722 " "Implemented 722 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "34 " "Implemented 34 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1670240743218 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1670240743218 ""} { "Info" "ICUT_CUT_TM_LCELLS" "656 " "Implemented 656 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1670240743218 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1670240743218 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4710 " "Peak virtual memory: 4710 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1670240743258 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 05 08:45:43 2022 " "Processing ended: Mon Dec 05 08:45:43 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1670240743258 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1670240743258 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1670240743258 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1670240743258 ""}
