Content,EventTemplate,Output
ciod: failed to read message prefix on control stream (CioStream socket to 172.16.96.116:33569,ciod: failed to read message prefix on control stream (CioStream socket to <*>,<*>: failed to read message prefix on control stream (CioStream socket to <*>)
ciod: failed to read message prefix on control stream (CioStream socket to 172.16.96.116:33370,ciod: failed to read message prefix on control stream (CioStream socket to <*>,<*>: failed to read message prefix on control stream (CioStream socket to <*>)
ciod: cpu 0 at treeaddr 438 sent unrecognized message 0xffffffff,ciod: cpu <*> at treeaddr <*> sent unrecognized message <*>,<*>: cpu <*> at treeaddr <*> sent unrecognized message <*>
ciod: Message code 0 is not 51 or 4294967295,ciod: Message code <*> is not <*> or <*>,<*>: Message code <*> is not <*> or <*>
data storage interrupt,data storage interrupt,<*>
data storage interrupt,data storage interrupt,<*>
data storage interrupt,data storage interrupt,<*>
data storage interrupt,data storage interrupt,<*>
data storage interrupt,data storage interrupt,<*>
data storage interrupt,data storage interrupt,<*>
data storage interrupt,data storage interrupt,<*>
data storage interrupt,data storage interrupt,<*>
instruction address: 0x00004ed8,instruction address: <*>,
instruction address: 0x00004ed8,instruction address: <*>,
instruction address: 0x00004ed8,instruction address: <*>,
instruction address: 0x00004ed8,instruction address: <*>,
instruction address: 0x00004ed8,instruction address: <*>,
instruction address: 0x00004ed8,instruction address: <*>,
instruction address: 0x00004ed8,instruction address: <*>,
data storage interrupt,data storage interrupt,<*>
data storage interrupt,data storage interrupt,<*>
data storage interrupt,data storage interrupt,<*>
data storage interrupt,data storage interrupt,<*>
data storage interrupt,data storage interrupt,<*>
data storage interrupt,data storage interrupt,<*>
data storage interrupt,data storage interrupt,<*>
data storage interrupt,data storage interrupt,<*>
instruction address: 0x00004ed8,instruction address: <*>,
instruction address: 0x00004ed8,instruction address: <*>,
instruction address: 0x00004ed8,instruction address: <*>,
instruction address: 0x00004ed8,instruction address: <*>,
instruction address: 0x00004ed8,instruction address: <*>,
instruction address: 0x00004ed8,instruction address: <*>,
instruction address: 0x00004ed8,instruction address: <*>,
instruction address: 0x00004ed8,instruction address: <*>,
data storage interrupt,data storage interrupt,<*>
instruction address: 0x00004ed8,instruction address: <*>,
instruction address: 0x00004ed8,instruction address: <*>,
data storage interrupt,data storage interrupt,<*>
data storage interrupt,data storage interrupt,<*>
data storage interrupt,data storage interrupt,<*>
data storage interrupt,data storage interrupt,<*>
data storage interrupt,data storage interrupt,<*>
instruction address: 0x00004ed8,instruction address: <*>,
data storage interrupt,data storage interrupt,<*>
instruction address: 0x00004ed8,instruction address: <*>,
data storage interrupt,data storage interrupt,<*>
data storage interrupt,data storage interrupt,<*>
data storage interrupt,data storage interrupt,<*>
data storage interrupt,data storage interrupt,<*>
data storage interrupt,data storage interrupt,<*>
data storage interrupt,data storage interrupt,<*>
data storage interrupt,data storage interrupt,<*>
instruction address: 0x00004ed8,instruction address: <*>,
data store interrupt caused by dcbf.........0,data store interrupt caused by dcbf.........<*>,data store interrupt caused by <*>.........<*>
data store interrupt caused by dcbf.........0,data store interrupt caused by dcbf.........<*>,data store interrupt caused by <*>.........<*>
program interrupt: trap instruction.........0,program interrupt: trap instruction.........<*>,<*>: <*>.........<*>
data store interrupt caused by icbi.........0,data store interrupt caused by icbi.........<*>,data store interrupt caused by <*>.........<*>
data store interrupt caused by icbi.........0,data store interrupt caused by icbi.........<*>,data store interrupt caused by <*>.........<*>
data store interrupt caused by icbi.........0,data store interrupt caused by icbi.........<*>,data store interrupt caused by <*>.........<*>
floating point instr. enabled.....1,floating point instr. enabled.....<*>,<*>.....<*>
floating point instr. enabled.....1,floating point instr. enabled.....<*>,<*>.....<*>
floating point instr. enabled.....1,floating point instr. enabled.....<*>,<*>.....<*>
auxiliary processor.........................0,auxiliary processor.........................<*>,<*>.........................<*>
machine check enable..............0,machine check enable..............<*>,<*>
machine check enable..............0,machine check enable..............<*>,<*>
program interrupt: unimplemented operation..0,program interrupt: unimplemented operation..<*>,
debug interrupt enable............0,debug interrupt enable............<*>,<*> enable............<*>
byte ordering exception.....................0,byte ordering exception.....................<*>,
byte ordering exception.....................0,byte ordering exception.....................<*>,
data address space................0,data address space................<*>,<*>
data address space................0,data address space................<*>,<*>
program interrupt: fp cr update.............0,program interrupt: fp cr update.............<*>,<*> interrupt: <*> <*> <*>
guaranteed instruction cache block touch.0,guaranteed instruction cache block touch.<*>,
guaranteed instruction cache block touch.0,guaranteed instruction cache block touch.<*>,
icache prefetch depth....................0,icache prefetch depth....................<*>,icache prefetch depth....................<*> prefetch threshold................<*>
icache prefetch threshold................0,icache prefetch threshold................<*>,icache prefetch depth....................<*> prefetch threshold................<*>
icache prefetch threshold................0,icache prefetch threshold................<*>,icache prefetch depth....................<*> prefetch threshold................<*>
critical input interrupt enable...0,critical input interrupt enable...<*>,<*> <*>[<*>/<*>] [lvl=<*>] <*>() <*>
floating point instr. enabled.....1,floating point instr. enabled.....<*>,<*>.....<*>
special purpose registers:,special purpose registers:,<*>
rts internal error,rts internal error,
instruction address space.........0,instruction address space.........<*>,<*>
data address space................0,data address space................<*>,<*>
data address space................0,data address space................<*>,<*>
data address space................0,data address space................<*>,<*>
disable store gathering..................0,disable store gathering..................<*>,<*> store gathering..................<*>
disable store gathering..................0,disable store gathering..................<*>,<*> store gathering..................<*>
disable store gathering..................0,disable store gathering..................<*>,<*> store gathering..................<*>
ciod: failed to read message prefix on control stream (CioStream socket to 172.16.96.116:51706,ciod: failed to read message prefix on control stream (CioStream socket to <*>,<*>: failed to read message prefix on control stream (CioStream socket to <*>)
ciod: Error creating node map from file /p/gb2/cabot/miranda/newmaps/8k_128x64x1_8x4x4.map: No child processes,ciod: Error creating node map from file <*>: No child processes,<*>: Error creating node map from file <*>: <*>
program interrupt,program interrupt,<*>
data store interrupt caused by dcbf.........0,data store interrupt caused by dcbf.........<*>,data store interrupt caused by <*>.........<*>
data store interrupt caused by icbi.........0,data store interrupt caused by icbi.........<*>,data store interrupt caused by <*>.........<*>
data store interrupt caused by icbi.........0,data store interrupt caused by icbi.........<*>,data store interrupt caused by <*>.........<*>
auxiliary processor.........................0,auxiliary processor.........................<*>,<*>.........................<*>
auxiliary processor.........................0,auxiliary processor.........................<*>,<*>.........................<*>
auxiliary processor.........................0,auxiliary processor.........................<*>,<*>.........................<*>
program interrupt: unimplemented operation..0,program interrupt: unimplemented operation..<*>,
program interrupt,program interrupt,<*>
program interrupt,program interrupt,<*>
instruction address: 0x0062fe04,instruction address: <*>,
data store interrupt caused by dcbf.........0,data store interrupt caused by dcbf.........<*>,data store interrupt caused by <*>.........<*>
data store interrupt caused by dcbf.........0,data store interrupt caused by dcbf.........<*>,data store interrupt caused by <*>.........<*>
auxiliary processor.........................0,auxiliary processor.........................<*>,<*>.........................<*>
Node card is not fully functional,Node card is not fully functional,<*>
ciod: Error creating node map from file /p/gb2/welcome3/32k_128x256x1_8x4x4.map: Bad file descriptor,ciod: Error creating node map from file <*>: Bad file descriptor,ciod: Error creating node map from file <*>: <*>
Ido chip status changed: FF:F2:9F:16:E2:23:00:0D:60:E9:1D:DC ip=10.0.0.151 v=9 t=4 status=M Fri Jul 01 08:16:53 PDT 2005,Ido chip status changed: <*> ip=<*> v=<*> t=<*> status=M <*>,Ido chip status changed: <*> ip=<*> v=<*> t=<*> status=<*> <*>
Can not get assembly information for node card,Can not get assembly information for node card,Can not get assembly information for <*>
ciod: Missing or invalid fields on line 1 of node map file /home/auselton/bgl/64mps.sequential.mapfile,ciod: Missing or invalid fields on line <*> of node map file <*>,<*>: Missing or invalid fields on line <*> of node map file <*>
Node card is not fully functional,Node card is not fully functional,<*>
ciod: Error creating node map from file /p/gb2/pakin1/sweep3d-5x5x400-10mk-3mmi-1024pes-xyzt/xyzt.map: Block device required,ciod: Error creating node map from file <*>: Block device required,ciod: Error creating node map from file <*>: <*>
rts panic! - stopping execution,rts panic! - stopping execution,
rts panic! - stopping execution,rts panic! - stopping execution,
ciod: Error creating node map from file /home/pakin1/sweep3d-2.2b/results/random1-8x32x32x2.map: Permission denied,ciod: Error creating node map from file <*>: Permission denied,ciod: Error creating node map from file <*>: <*>
"rts: kernel terminated for reason 1001rts: bad message header: invalid cpu, type=42315, cpu=105, index=1207960804, total=2691015","rts: kernel terminated for reason <*>: bad message header: invalid cpu, type=<*>, cpu=<*>, index=<*>, total=<*>","rts: <*>: bad message header: invalid cpu, type=<*>, cpu=<*>, index=<*>, total=<*>"
NodeCard is not fully functional,NodeCard is not fully functional,<*> is not fully functional
"Node card status: ALERT 0, ALERT 1, ALERT 2, ALERT 3 is (are) active. Clock Mode is Low. Clock Select is Midplane. Phy JTAG Reset is asserted. ASIC JTAG Reset is not asserted. Temperature Mask is not active. No temperature error. Temperature Limit Error Latch is clear. PGOOD is asserted. PGOOD error latch is clear. MPGOOD is OK. MPGOOD error latch is clear. The 2.5 volt rail is OK. The 1.5 volt rail is OK.","Node card status: ALERT <*>, ALERT <*>, ALERT <*>, ALERT <*> is (are) active. Clock Mode is Low. Clock Select is Midplane. Phy JTAG Reset is asserted. ASIC JTAG Reset is not asserted. Temperature Mask is not active. No temperature error. Temperature Limit Error Latch is clear. PGOOD is asserted. PGOOD error latch is clear. MPGOOD is OK. MPGOOD error latch is clear. The <*> volt rail is OK. The <*> volt rail is OK.","Node card status: ALERT <*>, ALERT <*>, ALERT <*>, ALERT <*> is (are) active. Clock Mode is <*>. Clock Select is <*>. Phy JTAG Reset is <*>. ASIC JTAG Reset is <*>. Temperature Mask is <*>. <*>. Temperature Limit Error Latch is <*>. PGOOD is <*>. PGOOD error latch is <*>. MPGOOD is <*>. MPGOOD error latch is <*>. The <*> volt rail is <*>. The <*> volt rail is <*>."
Can not get assembly information for node card,Can not get assembly information for node card,Can not get assembly information for <*>
Can not get assembly information for node card,Can not get assembly information for node card,Can not get assembly information for <*>
Node card status: no ALERTs are active. Clock Mode is Low. Clock Select is Midplane. Phy JTAG Reset is asserted. ASIC JTAG Reset is asserted. Temperature Mask is not active. No temperature error. Temperature Limit Error Latch is clear. PGOOD IS NOT ASSERTED. PGOOD ERROR LATCH IS ACTIVE. MPGOOD IS NOT OK. MPGOOD ERROR LATCH IS ACTIVE. The 2.5 volt rail is OK. The 1.5 volt rail is OK.,Node card status: no ALERTs are active. Clock Mode is Low. Clock Select is Midplane. Phy JTAG Reset is asserted. ASIC JTAG Reset is asserted. Temperature Mask is not active. No temperature error. Temperature Limit Error Latch is clear. PGOOD IS NOT ASSERTED. PGOOD ERROR LATCH IS ACTIVE. MPGOOD IS NOT OK. MPGOOD ERROR LATCH IS ACTIVE. The <*> volt rail is OK. The <*> volt rail is OK.,Node card status: no ALERTs are active. Clock Mode is <*>. Clock Select is <*>. Phy JTAG Reset is <*>. ASIC JTAG Reset is <*>. Temperature Mask is <*>. No temperature error. Temperature Limit Error Latch is clear. PGOOD IS NOT ASSERTED. PGOOD ERROR LATCH IS ACTIVE. MPGOOD IS NOT OK. MPGOOD ERROR LATCH IS ACTIVE. The <*> volt rail is OK. The <*> volt rail is OK.
Node card is not fully functional,Node card is not fully functional,<*>
Node card status: no ALERTs are active. Clock Mode is Low. Clock Select is Midplane. Phy JTAG Reset is asserted. ASIC JTAG Reset is asserted. Temperature Mask is not active. No temperature error. Temperature Limit Error Latch is clear. PGOOD IS NOT ASSERTED. PGOOD ERROR LATCH IS ACTIVE. MPGOOD IS NOT OK. MPGOOD ERROR LATCH IS ACTIVE. The 2.5 volt rail is OK. The 1.5 volt rail is OK.,Node card status: no ALERTs are active. Clock Mode is Low. Clock Select is Midplane. Phy JTAG Reset is asserted. ASIC JTAG Reset is asserted. Temperature Mask is not active. No temperature error. Temperature Limit Error Latch is clear. PGOOD IS NOT ASSERTED. PGOOD ERROR LATCH IS ACTIVE. MPGOOD IS NOT OK. MPGOOD ERROR LATCH IS ACTIVE. The <*> volt rail is OK. The <*> volt rail is OK.,Node card status: no ALERTs are active. Clock Mode is <*>. Clock Select is <*>. Phy JTAG Reset is <*>. ASIC JTAG Reset is <*>. Temperature Mask is <*>. No temperature error. Temperature Limit Error Latch is clear. PGOOD IS NOT ASSERTED. PGOOD ERROR LATCH IS ACTIVE. MPGOOD IS NOT OK. MPGOOD ERROR LATCH IS ACTIVE. The <*> volt rail is OK. The <*> volt rail is OK.
Ido chip status changed: FF:F2:9F:16:EB:27:00:0D:60:E9:14:D8 ip=10.0.2.192 v=13 t=4 status=M Thu Aug 04 15:29:45 PDT 2005,Ido chip status changed: <*> ip=<*> v=<*> t=<*> status=M <*>,Ido chip status changed: <*> ip=<*> v=<*> t=<*> status=<*> <*>
Ido chip status changed: FF:F2:9F:15:7E:6E:00:0D:60:EA:81:91 ip=10.0.1.155 v=13 t=1 status=M Thu Aug 04 15:31:25 PDT 2005,Ido chip status changed: <*> ip=<*> v=<*> t=<*> status=M <*>,Ido chip status changed: <*> ip=<*> v=<*> t=<*> status=<*> <*>
Ido chip status changed: FF:F2:9F:16:DC:81:00:0D:60:E9:23:7E ip=10.6.1.207 v=13 t=4 status=M Tue Aug 09 10:08:23 PDT 2005,Ido chip status changed: <*> ip=<*> v=<*> t=<*> status=M <*>,Ido chip status changed: <*> ip=<*> v=<*> t=<*> status=<*> <*>
Can not get assembly information for node card,Can not get assembly information for node card,Can not get assembly information for <*>
Can not get assembly information for node card,Can not get assembly information for node card,Can not get assembly information for <*>
Node card is not fully functional,Node card is not fully functional,<*>
Can not get assembly information for node card,Can not get assembly information for node card,Can not get assembly information for <*>
Node card is not fully functional,Node card is not fully functional,<*>
Node card status: no ALERTs are active. Clock Mode is Low. Clock Select is Midplane. Phy JTAG Reset is asserted. ASIC JTAG Reset is asserted. Temperature Mask is not active. No temperature error. Temperature Limit Error Latch is clear. PGOOD IS NOT ASSERTED. PGOOD ERROR LATCH IS ACTIVE. MPGOOD IS NOT OK. MPGOOD ERROR LATCH IS ACTIVE. The 2.5 volt rail is OK. The 1.5 volt rail is OK.,Node card status: no ALERTs are active. Clock Mode is Low. Clock Select is Midplane. Phy JTAG Reset is asserted. ASIC JTAG Reset is asserted. Temperature Mask is not active. No temperature error. Temperature Limit Error Latch is clear. PGOOD IS NOT ASSERTED. PGOOD ERROR LATCH IS ACTIVE. MPGOOD IS NOT OK. MPGOOD ERROR LATCH IS ACTIVE. The <*> volt rail is OK. The <*> volt rail is OK.,Node card status: no ALERTs are active. Clock Mode is <*>. Clock Select is <*>. Phy JTAG Reset is <*>. ASIC JTAG Reset is <*>. Temperature Mask is <*>. No temperature error. Temperature Limit Error Latch is clear. PGOOD IS NOT ASSERTED. PGOOD ERROR LATCH IS ACTIVE. MPGOOD IS NOT OK. MPGOOD ERROR LATCH IS ACTIVE. The <*> volt rail is OK. The <*> volt rail is OK.
rts tree/torus link training failed: wanted: B C X+ X- Y+ Y- Z+ Z- got: B C X- Y- Z+ Z-,rts tree/torus link training failed: wanted: <*> got: <*>,<*> link training failed: wanted: <*> got: <*>
ciod: LOGIN chdir(pwd) failed: No such file or directory,ciod: LOGIN chdir(<*>) failed: No such file or directory,<*>: <*> chdir(pwd) failed: <*>
ciod: LOGIN chdir(pwd) failed: No such file or directory,ciod: LOGIN chdir(<*>) failed: No such file or directory,<*>: <*> chdir(pwd) failed: <*>
ciod: Missing or invalid fields on line 1 of node map file /home/auselton/bgl/mapfiles/bgl.128mps.f64.map,ciod: Missing or invalid fields on line <*> of node map file <*>,<*>: Missing or invalid fields on line <*> of node map file <*>
Node card status: no ALERTs are active. Clock Mode is Low. Clock Select is Midplane. Phy JTAG Reset is asserted. ASIC JTAG Reset is asserted. Temperature Mask is not active. No temperature error. Temperature Limit Error Latch is clear. PGOOD IS NOT ASSERTED. PGOOD ERROR LATCH IS ACTIVE. MPGOOD IS NOT OK. MPGOOD ERROR LATCH IS ACTIVE. The 2.5 volt rail is OK. The 1.5 volt rail is OK.,Node card status: no ALERTs are active. Clock Mode is Low. Clock Select is Midplane. Phy JTAG Reset is asserted. ASIC JTAG Reset is asserted. Temperature Mask is not active. No temperature error. Temperature Limit Error Latch is clear. PGOOD IS NOT ASSERTED. PGOOD ERROR LATCH IS ACTIVE. MPGOOD IS NOT OK. MPGOOD ERROR LATCH IS ACTIVE. The <*> volt rail is OK. The <*> volt rail is OK.,Node card status: no ALERTs are active. Clock Mode is <*>. Clock Select is <*>. Phy JTAG Reset is <*>. ASIC JTAG Reset is <*>. Temperature Mask is <*>. No temperature error. Temperature Limit Error Latch is clear. PGOOD IS NOT ASSERTED. PGOOD ERROR LATCH IS ACTIVE. MPGOOD IS NOT OK. MPGOOD ERROR LATCH IS ACTIVE. The <*> volt rail is OK. The <*> volt rail is OK.
"NFS Mount failed on bglio716, slept 15 seconds, retrying (1)","NFS Mount failed on <*>, slept <*> seconds, retrying (<*>)",
"NFS Mount failed on bglio91, slept 15 seconds, retrying (1)","NFS Mount failed on <*>, slept <*> seconds, retrying (<*>)",
ciod: pollControlDescriptors: Detected the debugger died.,ciod: pollControlDescriptors: Detected the debugger died.,<*>: <*>: <*>
"ciod: In packet from node 91.0 (R62-M1-Nf-C:J03-U11), message code 2 is not 3 or 4294967295 (softheader=003b005b 00030000 00000001 00000000)","ciod: In packet from node <*> (<*>), message code <*> is not <*> or <*> (softheader=<*> <*> <*> <*>)","ciod: In packet from node <*> (<*>), message code <*> is not <*> or <*> (softheader=<*>)"
suppressing further interrupts of same type,suppressing further interrupts of same type,<*>
Ido chip status changed: FF:F2:9F:15:7B:E0:00:0D:60:EA:84:1F ip=10.7.0.130 v=13 t=1 status=M Sat Sep 17 07:49:04 PDT 2005,Ido chip status changed: <*> ip=<*> v=<*> t=<*> status=M <*>,Ido chip status changed: <*> ip=<*> v=<*> t=<*> status=<*> <*>
Node card status: no ALERTs are active. Clock Mode is Low. Clock Select is Midplane. Phy JTAG Reset is asserted. ASIC JTAG Reset is asserted. Temperature Mask is not active. No temperature error. Temperature Limit Error Latch is clear. PGOOD IS NOT ASSERTED. PGOOD ERROR LATCH IS ACTIVE. MPGOOD IS NOT OK. MPGOOD ERROR LATCH IS ACTIVE. The 2.5 volt rail is OK. The 1.5 volt rail is OK.,Node card status: no ALERTs are active. Clock Mode is Low. Clock Select is Midplane. Phy JTAG Reset is asserted. ASIC JTAG Reset is asserted. Temperature Mask is not active. No temperature error. Temperature Limit Error Latch is clear. PGOOD IS NOT ASSERTED. PGOOD ERROR LATCH IS ACTIVE. MPGOOD IS NOT OK. MPGOOD ERROR LATCH IS ACTIVE. The <*> volt rail is OK. The <*> volt rail is OK.,Node card status: no ALERTs are active. Clock Mode is <*>. Clock Select is <*>. Phy JTAG Reset is <*>. ASIC JTAG Reset is <*>. Temperature Mask is <*>. No temperature error. Temperature Limit Error Latch is clear. PGOOD IS NOT ASSERTED. PGOOD ERROR LATCH IS ACTIVE. MPGOOD IS NOT OK. MPGOOD ERROR LATCH IS ACTIVE. The <*> volt rail is OK. The <*> volt rail is OK.
rts: bad message header: expecting type 57 instead of type 3 (softheader=00131db8 81aa0003 00000002 00000000) PSR0=00001f01 PSR1=00000000 PRXF=00000002 PIXF=00000007,rts: bad message header: expecting type <*> instead of type <*> (softheader=<*> <*> <*> <*>) PSR0=<*> PSR1=<*> PRXF=<*> PIXF=<*>,rts: bad message header: expecting type <*> instead of type <*> (softheader=<*> <*> <*> <*> <*>) PSR0=<*> PSR1=<*> PRXF=<*> PIXF=<*>
critical input interrupt (unit=0x0b bit=0x06): warning for torus y+ wire,critical input interrupt (unit=<*> bit=<*>): warning for torus y+ wire,<*> (unit=<*> bit=<*>): <*> for <*> <*> wire
"ciod: Error loading /home/spelce1/HPCC_IBM/Urgent/Gunnels/VNM64/vnm.rts: invalid or missing program image, Permission denied","ciod: Error loading <*>: invalid or missing program image, Permission denied","<*>: Error loading <*>: invalid or missing program image, Permission denied"
"ciod: Error loading /home/spelce1/HPCC_IBM/Urgent/VNM/64K/vnm.rts: invalid or missing program image, Permission denied","ciod: Error loading <*>: invalid or missing program image, Permission denied","<*>: Error loading <*>: invalid or missing program image, Permission denied"
"ciod: Error loading /home/spelce1/HPCC_IBM/Urgent/COP/64K/vnm.rts: invalid or missing program image, Permission denied","ciod: Error loading <*>: invalid or missing program image, Permission denied","<*>: Error loading <*>: invalid or missing program image, Permission denied"
"ciod: Error loading /home/spelce1/HPCC_IBM/Urgent/COP/64K/vnm.rts: invalid or missing program image, Permission denied","ciod: Error loading <*>: invalid or missing program image, Permission denied","<*>: Error loading <*>: invalid or missing program image, Permission denied"
"ciod: Error loading /home/spelce1/HPCC_IBM/Urgent/COP/64K/vnm.rts: invalid or missing program image, Permission denied","ciod: Error loading <*>: invalid or missing program image, Permission denied","<*>: Error loading <*>: invalid or missing program image, Permission denied"
"ciod: Error loading /bgl/apps/followup/SPASM/spasm.254: invalid or missing program image, Permission denied","ciod: Error loading <*>: invalid or missing program image, Permission denied","<*>: Error loading <*>: invalid or missing program image, Permission denied"
"ciod: Error loading /bgl/apps/followup/SPASM/spasm.254: invalid or missing program image, Permission denied","ciod: Error loading <*>: invalid or missing program image, Permission denied","<*>: Error loading <*>: invalid or missing program image, Permission denied"
suppressing further interrupts of same type,suppressing further interrupts of same type,<*>
shutdown complete,shutdown complete,<*>
critical input interrupt (unit=0x0b bit=0x0b): warning for torus z- wire,critical input interrupt (unit=<*> bit=<*>): warning for torus z- wire,<*> input interrupt (unit=<*> bit=<*>): <*> for <*>
"Error receiving packet on tree network, expecting type 57 instead of type 3 (softheader=0064588e 8aff0003 00000002 00000000) PSR0=00001f01 PSR1=00000000 PRXF=00000002 PIXF=00000007","Error receiving packet on tree network, expecting type <*> instead of type <*> (softheader=<*> <*> <*> <*>) PSR0=<*> PSR1=<*> PRXF=<*> PIXF=<*>",
"ciod: Error loading /home/spelce1/HPCC_IBM/Urgent/COP/64K/hpcc-1.0.0.102905_opt_essl_cpm: invalid or missing program image, Permission denied","ciod: Error loading <*>: invalid or missing program image, Permission denied","<*>: Error loading <*>: invalid or missing program image, Permission denied"
"ciod: Error loading /g/g0/spelce1/HPCC_IBM/Urgent/COP/64K/RandomAccess.64R.rts: invalid or missing program image, Permission denied","ciod: Error loading <*>: invalid or missing program image, Permission denied","<*>: Error loading <*>: invalid or missing program image, Permission denied"
"ciod: Error loading /bgl/apps/followup/RAPTOR/pre-study/raptor.newcomp.r1: invalid or missing program image, Permission denied","ciod: Error loading <*>: invalid or missing program image, Permission denied","<*>: Error loading <*>: invalid or missing program image, Permission denied"
"ciod: Error loading /bgl/apps/followup/RAPTOR/pre-study/raptor.newcomp.r1: invalid or missing program image, Permission denied","ciod: Error loading <*>: invalid or missing program image, Permission denied","<*>: Error loading <*>: invalid or missing program image, Permission denied"
"Error receiving packet on tree network, expecting type 57 instead of type 3 (softheader=00589370 90990003 00000002 00000000) PSR0=00001f01 PSR1=00000000 PRXF=00000002 PIXF=00000007","Error receiving packet on tree network, expecting type <*> instead of type <*> (softheader=<*> <*> <*> <*>) PSR0=<*> PSR1=<*> PRXF=<*> PIXF=<*>",
3 L3 EDRAM error(s) (dcr 0x0157) detected and corrected,<*> L3 EDRAM error(s) (dcr <*>) detected and corrected,<*> <*> error(s) (dcr <*>) detected and corrected
"Error receiving packet on tree network, expecting type 57 instead of type 3 (softheader=00ce22e8 e6200003 00000002 00000000) PSR0=00001f01 PSR1=00000000 PRXF=00000002 PIXF=00000007","Error receiving packet on tree network, expecting type <*> instead of type <*> (softheader=<*> <*> <*> <*>) PSR0=<*> PSR1=<*> PRXF=<*> PIXF=<*>",
"Error receiving packet on tree network, expecting type 57 instead of type 3 (softheader=00ce22e8 e6200003 00000002 00000000) PSR0=20021f01 PSR1=00000000 PRXF=00000002 PIXF=00000007","Error receiving packet on tree network, expecting type <*> instead of type <*> (softheader=<*> <*> <*> <*>) PSR0=<*> PSR1=<*> PRXF=<*> PIXF=<*>",
"critical input interrupt (unit=0x0b bit=0x0a): warning for torus z+ wire, suppressing further interrupts of same type","critical input interrupt (unit=<*> bit=<*>): warning for torus z+ wire, suppressing further interrupts of same type","critical input interrupt (unit=<*> bit=<*>): warning for <*>, suppressing further interrupts of same type"
"Error receiving packet on tree network, expecting type 57 instead of type 3 (softheader=009756d5 8bfa0003 00000002 00000000) PSR0=20021f01 PSR1=00000000 PRXF=00000002 PIXF=00000007","Error receiving packet on tree network, expecting type <*> instead of type <*> (softheader=<*> <*> <*> <*>) PSR0=<*> PSR1=<*> PRXF=<*> PIXF=<*>",
"ciod: Error loading /bgl/apps/followup/SPaSM_static/SPaSM.460-1115: invalid or missing program image, Permission denied","ciod: Error loading <*>: invalid or missing program image, Permission denied","<*>: Error loading <*>: invalid or missing program image, Permission denied"
"ciod: Received signal 15, code=0, errno=0, address=0x000001b0","ciod: Received signal <*>, code=<*>, errno=<*>, address=<*>",Received signal <*>
"ciod: Received signal 15, code=0, errno=0, address=0x000001b0","ciod: Received signal <*>, code=<*>, errno=<*>, address=<*>",Received signal <*>
"ciod: Received signal 15, code=0, errno=0, address=0x000001b0","ciod: Received signal <*>, code=<*>, errno=<*>, address=<*>",Received signal <*>
Lustre mount FAILED : bglio78 : block_id : location,Lustre mount FAILED : <*> : block_id : location,Lustre mount FAILED : <*> : <*> : <*>
"ciod: Received signal 15, code=0, errno=0, address=0x000001b0","ciod: Received signal <*>, code=<*>, errno=<*>, address=<*>",Received signal <*>
MACHINE CHECK DCR read timeout (mc=e08x iar 0x00000000 lr 0xc00045a4),MACHINE CHECK DCR read timeout (mc=<*> iar <*> lr <*>),
MACHINE CHECK DCR read timeout (mc=e08x iar 0x00000000 lr 0xc00045a4),MACHINE CHECK DCR read timeout (mc=<*> iar <*> lr <*>),
MACHINE CHECK DCR read timeout (mc=e08x iar 0x00000000 lr 0xc00045a4),MACHINE CHECK DCR read timeout (mc=<*> iar <*> lr <*>),
MACHINE CHECK DCR read timeout (mc=e08x iar 0x00000000 lr 0xc00045a4),MACHINE CHECK DCR read timeout (mc=<*> iar <*> lr <*>),
MACHINE CHECK DCR read timeout (mc=e08x iar 0x00000000 lr 0xc00045a4),MACHINE CHECK DCR read timeout (mc=<*> iar <*> lr <*>),
MACHINE CHECK DCR read timeout (mc=e08x iar 0x00000000 lr 0xc00045a4),MACHINE CHECK DCR read timeout (mc=<*> iar <*> lr <*>),
MACHINE CHECK DCR read timeout (mc=e08x iar 0x00000000 lr 0xc00045a4),MACHINE CHECK DCR read timeout (mc=<*> iar <*> lr <*>),
"ciod: Received signal 15, code=0, errno=0, address=0x000001b2","ciod: Received signal <*>, code=<*>, errno=<*>, address=<*>",Received signal <*>
"ciod: Error reading message prefix on CioStream socket to 172.16.96.116:41554, Connection timed out","ciod: Error reading message prefix on CioStream socket to <*>, Connection timed out","<*>: Error reading message prefix on CioStream socket to <*>, Connection timed out"
"ciod: Error reading message prefix on CioStream socket to 172.16.96.116:52839, Connection reset by peer","ciod: Error reading message prefix on CioStream socket to <*>, Connection reset by peer",
"ciod: Received signal 15, code=0, errno=0, address=0x0000044a","ciod: Received signal <*>, code=<*>, errno=<*>, address=<*>",Received signal <*>
"ciod: Error reading message prefix on CioStream socket to 172.16.96.116:52930, Connection reset by peer","ciod: Error reading message prefix on CioStream socket to <*>, Connection reset by peer",
"ciod: Received signal 15, code=0, errno=0, address=0x0000044d","ciod: Received signal <*>, code=<*>, errno=<*>, address=<*>",Received signal <*>
"ciod: Error reading message prefix on CioStream socket to 172.16.96.116:53387, Connection reset by peer","ciod: Error reading message prefix on CioStream socket to <*>, Connection reset by peer",
"ciod: Error reading message prefix on CioStream socket to 172.16.96.116:41060, Connection timed out","ciod: Error reading message prefix on CioStream socket to <*>, Connection timed out","<*>: Error reading message prefix on CioStream socket to <*>, Connection timed out"
"ciod: Error reading message prefix on CioStream socket to 172.16.96.116:41587, Connection reset by peer","ciod: Error reading message prefix on CioStream socket to <*>, Connection reset by peer",
"ciod: Received signal 15, code=0, errno=0, address=0x00001a12","ciod: Received signal <*>, code=<*>, errno=<*>, address=<*>",Received signal <*>
"ciod: Received signal 15, code=0, errno=0, address=0x000001f8","ciod: Received signal <*>, code=<*>, errno=<*>, address=<*>",Received signal <*>
"ciod: Received signal 15, code=0, errno=0, address=0x000001f5","ciod: Received signal <*>, code=<*>, errno=<*>, address=<*>",Received signal <*>
"ciod: Received signal 15, code=0, errno=0, address=0x000001f2","ciod: Received signal <*>, code=<*>, errno=<*>, address=<*>",Received signal <*>
"ciod: Received signal 15, code=0, errno=0, address=0x000001f2","ciod: Received signal <*>, code=<*>, errno=<*>, address=<*>",Received signal <*>
"ciod: Received signal 15, code=0, errno=0, address=0x000001f5","ciod: Received signal <*>, code=<*>, errno=<*>, address=<*>",Received signal <*>
13 tree receiver 1 in re-synch state event(s) (dcr 0x0185) detected over 4562 seconds,<*> tree receiver <*> in re-synch state event(s) (dcr <*>) detected over <*> seconds,<*> tree receiver <*> in <*> state event(s) (dcr <*>) detected over <*> seconds
"ciod: Received signal 15, code=0, errno=0, address=0x000001f2","ciod: Received signal <*>, code=<*>, errno=<*>, address=<*>",Received signal <*>
"ciod: Received signal 15, code=0, errno=0, address=0x000001f2","ciod: Received signal <*>, code=<*>, errno=<*>, address=<*>",Received signal <*>
"ciod: Received signal 15, code=0, errno=0, address=0x000001f5","ciod: Received signal <*>, code=<*>, errno=<*>, address=<*>",Received signal <*>
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
0 microseconds spent in the rbs signal handler during 0 calls. 0 microseconds was the maximum time for a single instance of a correctable ddr.,<*> microseconds spent in the rbs signal handler during <*> calls. <*> microseconds was the maximum time for a single instance of a correctable ddr.,<*> spent in the rbs signal handler during <*> calls. <*> was the maximum time for a single instance of a correctable ddr.
"PrepareForService shutting down Node card(mLctn(R10-M1-N2), mCardSernum(203231503833343000000000594c31304b34323934303257), mLp(FF:F2:9F:16:E0:DA:00:0D:60:E9:1F:25), mIp(10.1.1.164), mType(4)) as part of Service Action 648","PrepareForService shutting down Node card(mLctn(<*>), mCardSernum(<*>), mLp(<*>), mIp(<*>), mType(<*>)) as part of Service Action <*>","<*> shutting down Node card(mLctn(<*>), mCardSernum(<*>), mLp(<*>), mIp(<*>), mType(<*>)) as part of Service Action <*>"
"Kernel detected 35591540 integer alignment exceptions (35591533) iar 0x0023f108, dear 0x1feaa260 (35591534) iar 0x00265564, dear 0x1feaa1c0 (35591535) iar 0x00265574, dear 0x1feaa1e0 (35591536) iar 0x00265578, dear 0x1feaa200 (35591537) iar 0x00265588, dear 0x1feaa220 (35591538) iar 0x0026558c, dear 0x1feaa240 (35591539) iar 0x00265594, dear 0x1feaa260 (35591540) iar 0x00265598, dear 0x1feaa280","Kernel detected <*> integer alignment exceptions (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*>","Kernel detected <*> integer alignment exceptions (<*>) iar <*>, dear <*>"
1 tree receiver 1 in re-synch state event(s) (dcr 0x0185) detected over 244 seconds,<*> tree receiver <*> in re-synch state event(s) (dcr <*>) detected over <*> seconds,<*> tree receiver <*> in <*> state event(s) (dcr <*>) detected over <*> seconds
total of 1 ddr error(s) detected and corrected over 2487 seconds,total of <*> ddr error(s) detected and corrected over <*> seconds,
Lustre mount FAILED : bglio617 : block_id : location,Lustre mount FAILED : <*> : block_id : location,Lustre mount FAILED : <*> : <*> : <*>
fraction rounded.........................0,fraction rounded.........................<*>,<*>
Node card is not fully functional,Node card is not fully functional,<*>
"critical input interrupt (unit=0x0b bit=0x17): warning for tree C1 wire, suppressing further interrupts of same type","critical input interrupt (unit=<*> bit=<*>): warning for tree C1 wire, suppressing further interrupts of same type",<*> input interrupt (unit=<*> bit=<*>): <*>
size of scratchpad portion of L3.........0 (0M),size of scratchpad portion of L3.........<*> (<*>),size of scratchpad portion of <*>.........<*> (<*>)
"Kernel detected 3830884 integer alignment exceptions (3830877) iar 0x00544ea8, dear 0x01fc1ba0 (3830878) iar 0x00544eb8, dear 0x01fc1bc0 (3830879) iar 0x00544ea8, dear 0x01fc1be0 (3830880) iar 0x00544eb8, dear 0x01fc1c00 (3830881) iar 0x00544ee0, dear 0x01fc1c20 (3830882) iar 0x00544ef0, dear 0x01fc1c40 (3830883) iar 0x00544ee0, dear 0x01fc1c60 (3830884) iar 0x00544ef0, dear 0x01fc1c80","Kernel detected <*> integer alignment exceptions (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*>","Kernel detected <*> integer alignment exceptions (<*>) iar <*>, dear <*>"
"Kernel detected 3853444 integer alignment exceptions (3853437) iar 0x00544ea8, dear 0x01ef5e20 (3853438) iar 0x00544eb8, dear 0x01ef5e40 (3853439) iar 0x00544ea8, dear 0x01ef5e60 (3853440) iar 0x00544eb8, dear 0x01ef5e80 (3853441) iar 0x00544ee0, dear 0x01ef5ea0 (3853442) iar 0x00544ef0, dear 0x01ef5ec0 (3853443) iar 0x00544ee0, dear 0x01ef5ee0 (3853444) iar 0x00544ef0, dear 0x01ef5f00","Kernel detected <*> integer alignment exceptions (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*>","Kernel detected <*> integer alignment exceptions (<*>) iar <*>, dear <*>"
"Kernel detected 3747792 integer alignment exceptions (3747785) iar 0x00544ea8, dear 0x01fc9220 (3747786) iar 0x00544eb8, dear 0x01fc9240 (3747787) iar 0x00544ea8, dear 0x01fc9260 (3747788) iar 0x00544eb8, dear 0x01fc9280 (3747789) iar 0x00544ee0, dear 0x01fc92a0 (3747790) iar 0x00544ef0, dear 0x01fc92c0 (3747791) iar 0x00544ee0, dear 0x01fc92e0 (3747792) iar 0x00544ef0, dear 0x01fc9300","Kernel detected <*> integer alignment exceptions (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*>","Kernel detected <*> integer alignment exceptions (<*>) iar <*>, dear <*>"
"Kernel detected 3946290 integer alignment exceptions (3946283) iar 0x00544ea8, dear 0x01ef6080 (3946284) iar 0x00544eb8, dear 0x01ef60a0 (3946285) iar 0x00544ea8, dear 0x01ef60c0 (3946286) iar 0x00544eb8, dear 0x01ef60e0 (3946287) iar 0x00544ee0, dear 0x01ef6100 (3946288) iar 0x00544ef0, dear 0x01ef6120 (3946289) iar 0x00544ee0, dear 0x01ef6140 (3946290) iar 0x00544ef0, dear 0x01ef6160","Kernel detected <*> integer alignment exceptions (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*>","Kernel detected <*> integer alignment exceptions (<*>) iar <*>, dear <*>"
"Kernel detected 4909176 integer alignment exceptions (4909169) iar 0x00544ea8, dear 0x01fc8a40 (4909170) iar 0x00544eb8, dear 0x01fc8a60 (4909171) iar 0x00544ea8, dear 0x01fc8a80 (4909172) iar 0x00544eb8, dear 0x01fc8aa0 (4909173) iar 0x00544ee0, dear 0x01fc8ac0 (4909174) iar 0x00544ef0, dear 0x01fc8ae0 (4909175) iar 0x00544ee0, dear 0x01fc8b00 (4909176) iar 0x00544ef0, dear 0x01fc8b20","Kernel detected <*> integer alignment exceptions (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*>","Kernel detected <*> integer alignment exceptions (<*>) iar <*>, dear <*>"
"Kernel detected 4898338 integer alignment exceptions (4898331) iar 0x00544ea8, dear 0x049e75e0 (4898332) iar 0x00544eb8, dear 0x049e7600 (4898333) iar 0x00544ea8, dear 0x049e7620 (4898334) iar 0x00544eb8, dear 0x049e7640 (4898335) iar 0x00544ee0, dear 0x049e7660 (4898336) iar 0x00544ef0, dear 0x049e7680 (4898337) iar 0x00544ee0, dear 0x049e76a0 (4898338) iar 0x00544ef0, dear 0x049e76c0","Kernel detected <*> integer alignment exceptions (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*>","Kernel detected <*> integer alignment exceptions (<*>) iar <*>, dear <*>"
"Kernel detected 3945740 integer alignment exceptions (3945733) iar 0x00544ea8, dear 0x01ef7960 (3945734) iar 0x00544eb8, dear 0x01ef7980 (3945735) iar 0x00544ea8, dear 0x01ef79a0 (3945736) iar 0x00544eb8, dear 0x01ef79c0 (3945737) iar 0x00544ee0, dear 0x01ef79e0 (3945738) iar 0x00544ef0, dear 0x01ef7a00 (3945739) iar 0x00544ee0, dear 0x01ef7a20 (3945740) iar 0x00544ef0, dear 0x01ef7a40","Kernel detected <*> integer alignment exceptions (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*>","Kernel detected <*> integer alignment exceptions (<*>) iar <*>, dear <*>"
"Kernel detected 3486044 integer alignment exceptions (3486037) iar 0x00544ea8, dear 0x01ef7c60 (3486038) iar 0x00544eb8, dear 0x01ef7c80 (3486039) iar 0x00544ea8, dear 0x01ef7ca0 (3486040) iar 0x00544eb8, dear 0x01ef7cc0 (3486041) iar 0x00544ee0, dear 0x01ef7ce0 (3486042) iar 0x00544ef0, dear 0x01ef7d00 (3486043) iar 0x00544ee0, dear 0x01ef7d20 (3486044) iar 0x00544ef0, dear 0x01ef7d40","Kernel detected <*> integer alignment exceptions (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*> (<*>) iar <*>, dear <*>","Kernel detected <*> integer alignment exceptions (<*>) iar <*>, dear <*>"
total of 5 ddr error(s) detected and corrected over 9108 seconds,total of <*> ddr error(s) detected and corrected over <*> seconds,
"ciod: Error loading /p/gb1/stella/SPPM/1322/sppm_DD: invalid or missing program image, Permission denied","ciod: Error loading <*>: invalid or missing program image, Permission denied","<*>: Error loading <*>: invalid or missing program image, Permission denied"
"ciod: Error loading /bgl/apps/SWL/stability/MDCASK/WORK/1383/inferno: invalid or missing program image, Permission denied","ciod: Error loading <*>: invalid or missing program image, Permission denied","<*>: Error loading <*>: invalid or missing program image, Permission denied"
"ciod: Error loading /p/gb1/stella/UMT2K/1372/umt2k_DD: invalid or missing program image, Permission denied","ciod: Error loading <*>: invalid or missing program image, Permission denied","<*>: Error loading <*>: invalid or missing program image, Permission denied"
"ciod: Error loading /bgl/apps/SWL/stability/NEWS05/news05_DD: invalid or missing program image, Permission denied","ciod: Error loading <*>: invalid or missing program image, Permission denied","<*>: Error loading <*>: invalid or missing program image, Permission denied"
"ciod: Error loading /p/gb1/stella/UMT2K/1325/umt2k_DD: invalid or missing program image, Permission denied","ciod: Error loading <*>: invalid or missing program image, Permission denied","<*>: Error loading <*>: invalid or missing program image, Permission denied"
"ciod: Error loading /p/gb1/stella/UMT2K/1369/umt2k_DD: invalid or missing program image, Permission denied","ciod: Error loading <*>: invalid or missing program image, Permission denied","<*>: Error loading <*>: invalid or missing program image, Permission denied"
ciod: LOGIN chdir(/p/gb1/stella/RAPTOR/2183) failed: Input/output error,ciod: LOGIN chdir(<*>) failed: Input/output error,<*>: <*> chdir(<*>) failed: <*>
"ciod: Error loading /g/g0/spelce1/Tuned/SPaSM-base/rundir/SPaSM.baseline: invalid or missing program image, Permission denied","ciod: Error loading <*>: invalid or missing program image, Permission denied","<*>: Error loading <*>: invalid or missing program image, Permission denied"
"critical input interrupt (unit=0x0b bit=0x0a): warning for torus z+ wire, suppressing further interrupts of same type","critical input interrupt (unit=<*> bit=<*>): warning for torus z+ wire, suppressing further interrupts of same type","critical input interrupt (unit=<*> bit=<*>): warning for <*>, suppressing further interrupts of same type"
total of 20 ddr error(s) detected and corrected over 22070 seconds,total of <*> ddr error(s) detected and corrected over <*> seconds,
ciod: pollControlDescriptors: Detected the debugger died.,ciod: pollControlDescriptors: Detected the debugger died.,<*>: <*>: <*>
2 L3 EDRAM error(s) (dcr 0x0157) detected and corrected over 282 seconds,<*> L3 EDRAM error(s) (dcr <*>) detected and corrected over <*> seconds,<*> <*> error(s) (dcr <*>) detected and corrected over <*> seconds
total of 3 ddr error(s) detected and corrected over 8732 seconds,total of <*> ddr error(s) detected and corrected over <*> seconds,
ciod: pollControlDescriptors: Detected the debugger died.,ciod: pollControlDescriptors: Detected the debugger died.,<*>: <*>: <*>
fpr29=0xffffffff ffffffff ffffffff ffffffff,fpr29=<*>,<*>=<*> <*> <*> <*>
