/* Generated by Yosys 0.41+111 (git sha1 4b67f3757, clang++ 10.0.0-4ubuntu1 -fPIC -Os) */

(* top =  1  *)
(* src = "../../../cpu_wrapper_RT.v:6.1-426.10" *)
module cpu_wrapper(Din_emu, Dout_emu, Addr_emu, load_emu, get_emu, IO_Req, clk_emu, clk_dut, clk_LED);
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0000_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0001_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0002_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0003_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0004_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0005_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0006_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0007_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0008_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0009_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0010_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0011_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0012_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0013_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0014_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0015_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0016_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0017_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0018_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0019_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0020_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0021_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0022_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0023_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0024_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0025_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0026_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0027_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0028_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0029_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0030_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0031_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0032_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0033_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0034_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0035_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0036_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0037_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0038_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0039_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0040_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [7:0] _0041_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0042_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0043_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0044_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0045_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0046_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0047_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0048_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0049_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0050_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0051_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0052_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0053_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0054_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0055_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0056_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0057_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0058_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0059_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0060_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0061_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0062_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0063_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0064_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0065_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0066_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0067_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0068_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0069_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0070_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0071_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0072_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0073_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0074_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0075_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0076_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0077_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0078_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0079_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0080_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0081_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0082_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0083_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0084_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0085_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0086_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0087_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0088_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0089_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0090_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0091_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0092_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0093_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0094_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0095_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0096_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0097_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0098_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0099_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0100_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0101_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0102_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0103_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0104_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0105_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [7:0] _0106_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0107_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0108_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0109_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0110_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0111_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0112_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0113_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0114_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0115_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0116_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0117_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0118_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0119_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0120_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0121_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0122_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0123_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0124_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0125_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0126_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0127_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0128_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0129_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0130_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0131_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0132_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0133_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0134_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0135_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0136_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.12-84.14" *)
  wire _0137_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:84.16-84.18" *)
  wire _0138_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0139_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0140_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0141_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0142_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0143_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0144_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0145_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0146_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0147_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0148_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0149_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0150_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0151_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0152_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0153_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0154_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0155_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0156_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0157_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0158_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0159_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0160_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0161_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0162_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.16-78.18" *)
  wire _0163_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [6:0] _0164_;
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:78.12-78.14" *)
  wire _0165_;
  wire _0166_;
  wire _0167_;
  wire _0168_;
  wire _0169_;
  wire _0170_;
  wire _0171_;
  wire _0172_;
  wire _0173_;
  wire _0174_;
  wire _0175_;
  wire _0176_;
  wire _0177_;
  wire _0178_;
  wire _0179_;
  (* src = "../../../../source/cpu.v:768.1-784.8" *)
  wire _0180_;
  (* src = "../../../../source/cpu.v:839.1-848.8" *)
  wire _0181_;
  (* src = "../../../../source/cpu.v:823.1-834.31" *)
  wire _0182_;
  (* src = "../../../../source/cpu.v:804.1-817.23" *)
  wire _0183_;
  (* src = "../../../../source/cpu.v:853.1-863.23" *)
  wire _0184_;
  (* src = "../../../../source/cpu.v:790.1-802.8" *)
  wire _0185_;
  (* src = "../../../../source/cpu.v:500.1-504.32" *)
  wire _0186_;
  (* src = "../../../../source/cpu.v:1270.17-1270.28" *)
  wire _0187_;
  (* src = "../../../../source/cpu.v:1271.17-1271.28" *)
  wire _0188_;
  (* src = "../../../../source/cpu.v:1272.17-1272.28" *)
  wire _0189_;
  (* src = "../../../../source/cpu.v:1273.17-1273.28" *)
  wire _0190_;
  (* src = "../../../../source/cpu.v:1274.17-1274.28" *)
  wire _0191_;
  (* src = "../../../../source/cpu.v:1275.17-1275.28" *)
  wire _0192_;
  (* src = "../../../../source/cpu.v:1276.17-1276.28" *)
  wire _0193_;
  (* src = "../../../../source/cpu.v:1277.17-1277.28" *)
  wire _0194_;
  (* src = "../../../../source/cpu.v:1278.17-1278.28" *)
  wire _0195_;
  (* src = "../../../../source/cpu.v:1146.14-1146.55" *)
  wire _0196_;
  (* src = "../../../../source/cpu.v:423.14-424.59" *)
  wire _0197_;
  wire _0198_;
  wire _0199_;
  wire _0200_;
  wire _0201_;
  wire _0202_;
  wire _0203_;
  wire _0204_;
  wire _0205_;
  (* src = "../../../../source/cpu.v:552.25-552.87" *)
  wire _0206_;
  (* src = "../../../../source/cpu.v:552.25-552.87" *)
  wire _0207_;
  (* src = "../../../../source/cpu.v:552.25-552.87" *)
  wire _0208_;
  (* src = "../../../../source/cpu.v:552.25-552.87" *)
  wire _0209_;
  (* src = "../../../../source/cpu.v:552.25-552.87" *)
  wire _0210_;
  (* src = "../../../../source/cpu.v:552.25-552.87" *)
  wire _0211_;
  (* src = "../../../../source/cpu.v:552.25-552.87" *)
  wire _0212_;
  (* src = "../../../../source/cpu.v:552.25-552.87" *)
  wire _0213_;
  (* src = "../../../../source/ALU8.v:116.16-116.29" *)
  wire _0214_;
  wire _0215_;
  wire _0216_;
  wire _0217_;
  wire _0218_;
  wire _0219_;
  wire _0220_;
  (* force_downto = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:22.20-22.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _0221_;
  (* force_downto = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:22.20-22.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [3:0] _0222_;
  (* force_downto = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:22.20-22.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [3:0] _0223_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:108.22-108.23" *)
  wire [4:0] _0224_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0225_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0226_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [4:0] _0227_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0228_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0229_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:297.5-318.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0230_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:297.5-318.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0231_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:297.5-318.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [4:0] _0232_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:297.5-318.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0233_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:297.5-318.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0234_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:354.15-354.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4 5 6 8 9 10 12 13 14 15" *)
  wire [15:0] _0235_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:354.15-354.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [15:0] _0236_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:354.15-354.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [15:0] _0237_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.70-552.85|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] _0238_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.70-552.85|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [2:0] _0239_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.70-552.85|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [2:0] _0240_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.70-552.85|/usr/local/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _0241_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.70-552.85|/usr/local/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "3" *)
  wire [3:0] _0242_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.53-552.68|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2" *)
  wire [2:0] _0243_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.53-552.68|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [2:0] _0244_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.53-552.68|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.26-112.27" *)
  wire [2:0] _0245_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.53-552.68|/usr/local/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 3" *)
  wire [3:0] _0246_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.53-552.68|/usr/local/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "3" *)
  wire [3:0] _0247_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/ALU8.v:96.11-96.51|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0248_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/ALU8.v:96.11-96.51|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0249_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/ALU8.v:96.11-96.51|/usr/local/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0250_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/ALU8.v:96.11-96.51|/usr/local/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0251_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/ALU8.v:95.11-95.52|/usr/local/bin/../share/yosys/xilinx/arith_map.v:116.23-116.25" *)
  (* unused_bits = "0 1 2 4" *)
  wire [4:0] _0252_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/ALU8.v:95.11-95.52|/usr/local/bin/../share/yosys/xilinx/arith_map.v:112.23-112.24" *)
  wire [4:0] _0253_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/ALU8.v:95.11-95.52|/usr/local/bin/../share/yosys/xilinx/arith_map.v:170.23-170.24" *)
  (* unused_bits = "0 1 2 4 5 6 7" *)
  wire [7:0] _0254_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/ALU8.v:95.11-95.52|/usr/local/bin/../share/yosys/xilinx/arith_map.v:168.23-168.24" *)
  (* unused_bits = "5 6 7" *)
  wire [7:0] _0255_;
  wire _0256_;
  wire _0257_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [5:0] _0258_;
  (* force_downto = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:0.0-0.0|/usr/local/bin/../share/yosys/techmap.v:137.23-137.24" *)
  (* unused_bits = "1 2 3 4 5 6 7" *)
  wire [7:0] _0259_;
  wire _0260_;
  wire _0261_;
  wire _0262_;
  wire _0263_;
  wire _0264_;
  wire _0265_;
  wire _0266_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:1217.9-1239.16|/usr/local/bin/../share/yosys/techmap.v:583.28-583.35" *)
  (* unused_bits = "0 1 2 3 4 5 6 16 17 19" *)
  wire [19:0] _0267_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:1217.9-1239.16|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [3:0] _0268_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:1060.9-1079.16|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [1:0] _0269_;
  (* force_downto = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:1038.9-1054.16|/usr/local/bin/../share/yosys/techmap.v:575.21-575.22" *)
  wire [1:0] _0270_;
  wire [7:0] _0271_;
  wire [7:0] _0272_;
  wire _0273_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0274_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0275_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0276_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0277_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0278_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0279_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0280_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0281_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0282_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0283_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0284_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0285_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0286_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0287_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0288_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0289_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0290_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0291_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0292_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0293_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0294_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0295_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0296_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0297_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0298_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0299_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0300_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0301_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0302_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0303_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0304_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0305_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0306_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0307_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0308_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0309_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0310_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0311_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0312_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0313_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0314_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0315_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0316_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0317_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0318_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0319_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0320_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0321_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0322_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0323_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0324_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0325_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0326_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0327_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0328_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0329_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0330_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0331_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0332_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0333_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0334_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0335_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0336_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0337_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0338_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0339_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0340_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0341_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0342_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0343_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0344_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0345_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0346_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0347_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0348_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0349_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0350_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0351_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0352_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0353_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0354_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0355_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0356_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0357_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0358_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0359_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0360_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0361_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0362_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0363_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0364_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0365_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0366_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0367_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0368_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0369_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0370_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0371_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0372_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0373_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0374_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0375_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0376_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0377_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0378_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0379_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0380_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0381_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0382_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0383_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0384_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0385_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0386_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0387_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0388_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0389_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0390_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0391_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0392_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0393_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0394_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0395_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0396_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0397_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0398_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0399_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0400_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0401_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0402_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0403_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0404_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0405_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0406_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0407_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0408_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0409_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0410_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0411_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0412_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0413_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0414_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0415_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0416_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0417_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0418_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0419_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0420_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0421_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0422_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0423_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0424_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0425_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0426_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0427_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0428_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0429_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0430_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0431_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0432_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0433_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0434_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0435_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [3:0] _0436_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [1:0] _0437_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0438_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [2:0] _0439_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0440_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0441_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [5:0] _0442_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0443_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0444_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0445_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0446_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0447_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0448_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0449_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0450_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0451_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0452_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0453_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0454_;
  (* force_downto = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:30.21-30.22" *)
  wire [4:0] _0455_;
  (* src = "../../../cpu_wrapper_RT.v:41.17-41.19" *)
  wire [15:0] AB;
  (* src = "../../../cpu_wrapper_RT.v:12.21-12.29" *)
  input [2:0] Addr_emu;
  wire [2:0] Addr_emu;
  (* src = "../../../cpu_wrapper_RT.v:132.15-132.19" *)
  wire [7:0] DI_M;
  (* src = "../../../cpu_wrapper_RT.v:35.17-35.21" *)
  wire [7:0] DI_P;
  (* src = "../../../cpu_wrapper_RT.v:43.17-43.19" *)
  wire [7:0] DO;
  (* src = "../../../cpu_wrapper_RT.v:10.21-10.28" *)
  input [7:0] Din_emu;
  wire [7:0] Din_emu;
  (* src = "../../../cpu_wrapper_RT.v:11.21-11.29" *)
  output [7:0] Dout_emu;
  wire [7:0] Dout_emu;
  (* src = "../../../cpu_wrapper_RT.v:14.21-14.27" *)
  output IO_Req;
  wire IO_Req;
  (* src = "../../../cpu_wrapper_RT.v:104.10-104.16" *)
  wire IO_Sel;
  (* src = "../../../cpu_wrapper_RT.v:36.17-36.20" *)
  wire IRQ;
  (* src = "../../../cpu_wrapper_RT.v:48.17-48.28" *)
  wire [15:0] Mem_Emu_Adr;
  (* src = "../../../cpu_wrapper_RT.v:49.17-49.28" *)
  wire [7:0] Mem_Emu_Din;
  (* src = "../../../cpu_wrapper_RT.v:50.17-50.29" *)
  wire [7:0] Mem_Emu_Dout;
  (* src = "../../../cpu_wrapper_RT.v:46.17-46.28" *)
  wire Mem_Emu_Ena;
  (* src = "../../../cpu_wrapper_RT.v:47.17-47.28" *)
  wire Mem_Emu_Wen;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:25.7-25.12" *)
  wire \Memory.0.0.CLK_C ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.34-82.39" *)
  wire [7:0] \Memory.0.0.DIP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.34-83.39" *)
  wire [7:0] \Memory.0.0.DIP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.15-82.19" *)
  wire [63:0] \Memory.0.0.DI_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.15-83.19" *)
  wire [63:0] \Memory.0.0.DI_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.34-84.39" *)
  wire [7:0] \Memory.0.0.DOP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.34-85.39" *)
  wire [7:0] \Memory.0.0.DOP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.15-84.19" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.0.DO_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.15-85.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.0.DO_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:29.14-29.25" *)
  wire [15:0] \Memory.0.0.PORT_A_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:27.7-27.17" *)
  wire \Memory.0.0.PORT_A_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:28.7-28.20" *)
  wire \Memory.0.0.PORT_A_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:32.30-32.44" *)
  wire \Memory.0.0.PORT_A_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:33.7-33.21" *)
  wire \Memory.0.0.PORT_A_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:30.29-30.43" *)
  wire \Memory.0.0.PORT_A_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:31.32-31.44" *)
  wire \Memory.0.0.PORT_A_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:37.14-37.25" *)
  wire [15:0] \Memory.0.0.PORT_B_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:35.7-35.17" *)
  wire \Memory.0.0.PORT_B_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:36.7-36.20" *)
  wire \Memory.0.0.PORT_B_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:40.30-40.44" *)
  wire \Memory.0.0.PORT_B_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:41.7-41.21" *)
  wire \Memory.0.0.PORT_B_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:38.29-38.43" *)
  wire \Memory.0.0.PORT_B_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:39.32-39.44" *)
  wire \Memory.0.0.PORT_B_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:87.12-87.16" *)
  wire [3:0] \Memory.0.0.WE_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:88.12-88.16" *)
  wire [3:0] \Memory.0.0.WE_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.7-115.12" *)
  wire \Memory.0.0.genblk1.genblk1.CAS_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.14-115.19" *)
  wire \Memory.0.0.genblk1.genblk1.CAS_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:25.7-25.12" *)
  wire \Memory.0.1.CLK_C ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.34-82.39" *)
  wire [7:0] \Memory.0.1.DIP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.34-83.39" *)
  wire [7:0] \Memory.0.1.DIP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.15-82.19" *)
  wire [63:0] \Memory.0.1.DI_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.15-83.19" *)
  wire [63:0] \Memory.0.1.DI_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.34-84.39" *)
  wire [7:0] \Memory.0.1.DOP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.34-85.39" *)
  wire [7:0] \Memory.0.1.DOP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.15-84.19" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.1.DO_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.15-85.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.1.DO_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:29.14-29.25" *)
  wire [15:0] \Memory.0.1.PORT_A_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:27.7-27.17" *)
  wire \Memory.0.1.PORT_A_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:28.7-28.20" *)
  wire \Memory.0.1.PORT_A_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:32.30-32.44" *)
  wire \Memory.0.1.PORT_A_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:33.7-33.21" *)
  wire \Memory.0.1.PORT_A_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:30.29-30.43" *)
  wire \Memory.0.1.PORT_A_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:31.32-31.44" *)
  wire \Memory.0.1.PORT_A_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:37.14-37.25" *)
  wire [15:0] \Memory.0.1.PORT_B_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:35.7-35.17" *)
  wire \Memory.0.1.PORT_B_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:36.7-36.20" *)
  wire \Memory.0.1.PORT_B_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:40.30-40.44" *)
  wire \Memory.0.1.PORT_B_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:41.7-41.21" *)
  wire \Memory.0.1.PORT_B_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:38.29-38.43" *)
  wire \Memory.0.1.PORT_B_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:39.32-39.44" *)
  wire \Memory.0.1.PORT_B_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:87.12-87.16" *)
  wire [3:0] \Memory.0.1.WE_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:88.12-88.16" *)
  wire [3:0] \Memory.0.1.WE_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.7-115.12" *)
  wire \Memory.0.1.genblk1.genblk1.CAS_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.14-115.19" *)
  wire \Memory.0.1.genblk1.genblk1.CAS_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:25.7-25.12" *)
  wire \Memory.0.2.CLK_C ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.34-82.39" *)
  wire [7:0] \Memory.0.2.DIP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.34-83.39" *)
  wire [7:0] \Memory.0.2.DIP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.15-82.19" *)
  wire [63:0] \Memory.0.2.DI_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.15-83.19" *)
  wire [63:0] \Memory.0.2.DI_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.34-84.39" *)
  wire [7:0] \Memory.0.2.DOP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.34-85.39" *)
  wire [7:0] \Memory.0.2.DOP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.15-84.19" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.2.DO_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.15-85.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.2.DO_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:29.14-29.25" *)
  wire [15:0] \Memory.0.2.PORT_A_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:27.7-27.17" *)
  wire \Memory.0.2.PORT_A_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:28.7-28.20" *)
  wire \Memory.0.2.PORT_A_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:32.30-32.44" *)
  wire \Memory.0.2.PORT_A_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:33.7-33.21" *)
  wire \Memory.0.2.PORT_A_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:30.29-30.43" *)
  wire \Memory.0.2.PORT_A_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:31.32-31.44" *)
  wire \Memory.0.2.PORT_A_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:37.14-37.25" *)
  wire [15:0] \Memory.0.2.PORT_B_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:35.7-35.17" *)
  wire \Memory.0.2.PORT_B_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:36.7-36.20" *)
  wire \Memory.0.2.PORT_B_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:40.30-40.44" *)
  wire \Memory.0.2.PORT_B_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:41.7-41.21" *)
  wire \Memory.0.2.PORT_B_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:38.29-38.43" *)
  wire \Memory.0.2.PORT_B_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:39.32-39.44" *)
  wire \Memory.0.2.PORT_B_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:87.12-87.16" *)
  wire [3:0] \Memory.0.2.WE_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:88.12-88.16" *)
  wire [3:0] \Memory.0.2.WE_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.7-115.12" *)
  wire \Memory.0.2.genblk1.genblk1.CAS_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.14-115.19" *)
  wire \Memory.0.2.genblk1.genblk1.CAS_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:25.7-25.12" *)
  wire \Memory.0.3.CLK_C ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.34-82.39" *)
  wire [7:0] \Memory.0.3.DIP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.34-83.39" *)
  wire [7:0] \Memory.0.3.DIP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.15-82.19" *)
  wire [63:0] \Memory.0.3.DI_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.15-83.19" *)
  wire [63:0] \Memory.0.3.DI_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.34-84.39" *)
  wire [7:0] \Memory.0.3.DOP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.34-85.39" *)
  wire [7:0] \Memory.0.3.DOP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.15-84.19" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.3.DO_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.15-85.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.3.DO_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:29.14-29.25" *)
  wire [15:0] \Memory.0.3.PORT_A_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:27.7-27.17" *)
  wire \Memory.0.3.PORT_A_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:28.7-28.20" *)
  wire \Memory.0.3.PORT_A_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:32.30-32.44" *)
  wire \Memory.0.3.PORT_A_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:33.7-33.21" *)
  wire \Memory.0.3.PORT_A_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:30.29-30.43" *)
  wire \Memory.0.3.PORT_A_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:31.32-31.44" *)
  wire \Memory.0.3.PORT_A_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:37.14-37.25" *)
  wire [15:0] \Memory.0.3.PORT_B_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:35.7-35.17" *)
  wire \Memory.0.3.PORT_B_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:36.7-36.20" *)
  wire \Memory.0.3.PORT_B_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:40.30-40.44" *)
  wire \Memory.0.3.PORT_B_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:41.7-41.21" *)
  wire \Memory.0.3.PORT_B_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:38.29-38.43" *)
  wire \Memory.0.3.PORT_B_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:39.32-39.44" *)
  wire \Memory.0.3.PORT_B_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:87.12-87.16" *)
  wire [3:0] \Memory.0.3.WE_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:88.12-88.16" *)
  wire [3:0] \Memory.0.3.WE_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.7-115.12" *)
  wire \Memory.0.3.genblk1.genblk1.CAS_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.14-115.19" *)
  wire \Memory.0.3.genblk1.genblk1.CAS_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:25.7-25.12" *)
  wire \Memory.0.4.CLK_C ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.34-82.39" *)
  wire [7:0] \Memory.0.4.DIP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.34-83.39" *)
  wire [7:0] \Memory.0.4.DIP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.15-82.19" *)
  wire [63:0] \Memory.0.4.DI_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.15-83.19" *)
  wire [63:0] \Memory.0.4.DI_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.34-84.39" *)
  wire [7:0] \Memory.0.4.DOP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.34-85.39" *)
  wire [7:0] \Memory.0.4.DOP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.15-84.19" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.4.DO_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.15-85.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.4.DO_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:29.14-29.25" *)
  wire [15:0] \Memory.0.4.PORT_A_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:27.7-27.17" *)
  wire \Memory.0.4.PORT_A_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:28.7-28.20" *)
  wire \Memory.0.4.PORT_A_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:32.30-32.44" *)
  wire \Memory.0.4.PORT_A_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:33.7-33.21" *)
  wire \Memory.0.4.PORT_A_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:30.29-30.43" *)
  wire \Memory.0.4.PORT_A_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:31.32-31.44" *)
  wire \Memory.0.4.PORT_A_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:37.14-37.25" *)
  wire [15:0] \Memory.0.4.PORT_B_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:35.7-35.17" *)
  wire \Memory.0.4.PORT_B_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:36.7-36.20" *)
  wire \Memory.0.4.PORT_B_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:40.30-40.44" *)
  wire \Memory.0.4.PORT_B_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:41.7-41.21" *)
  wire \Memory.0.4.PORT_B_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:38.29-38.43" *)
  wire \Memory.0.4.PORT_B_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:39.32-39.44" *)
  wire \Memory.0.4.PORT_B_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:87.12-87.16" *)
  wire [3:0] \Memory.0.4.WE_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:88.12-88.16" *)
  wire [3:0] \Memory.0.4.WE_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.7-115.12" *)
  wire \Memory.0.4.genblk1.genblk1.CAS_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.14-115.19" *)
  wire \Memory.0.4.genblk1.genblk1.CAS_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:25.7-25.12" *)
  wire \Memory.0.5.CLK_C ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.34-82.39" *)
  wire [7:0] \Memory.0.5.DIP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.34-83.39" *)
  wire [7:0] \Memory.0.5.DIP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.15-82.19" *)
  wire [63:0] \Memory.0.5.DI_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.15-83.19" *)
  wire [63:0] \Memory.0.5.DI_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.34-84.39" *)
  wire [7:0] \Memory.0.5.DOP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.34-85.39" *)
  wire [7:0] \Memory.0.5.DOP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.15-84.19" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.5.DO_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.15-85.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.5.DO_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:29.14-29.25" *)
  wire [15:0] \Memory.0.5.PORT_A_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:27.7-27.17" *)
  wire \Memory.0.5.PORT_A_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:28.7-28.20" *)
  wire \Memory.0.5.PORT_A_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:32.30-32.44" *)
  wire \Memory.0.5.PORT_A_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:33.7-33.21" *)
  wire \Memory.0.5.PORT_A_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:30.29-30.43" *)
  wire \Memory.0.5.PORT_A_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:31.32-31.44" *)
  wire \Memory.0.5.PORT_A_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:37.14-37.25" *)
  wire [15:0] \Memory.0.5.PORT_B_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:35.7-35.17" *)
  wire \Memory.0.5.PORT_B_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:36.7-36.20" *)
  wire \Memory.0.5.PORT_B_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:40.30-40.44" *)
  wire \Memory.0.5.PORT_B_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:41.7-41.21" *)
  wire \Memory.0.5.PORT_B_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:38.29-38.43" *)
  wire \Memory.0.5.PORT_B_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:39.32-39.44" *)
  wire \Memory.0.5.PORT_B_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:87.12-87.16" *)
  wire [3:0] \Memory.0.5.WE_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:88.12-88.16" *)
  wire [3:0] \Memory.0.5.WE_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.7-115.12" *)
  wire \Memory.0.5.genblk1.genblk1.CAS_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.14-115.19" *)
  wire \Memory.0.5.genblk1.genblk1.CAS_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:25.7-25.12" *)
  wire \Memory.0.6.CLK_C ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.34-82.39" *)
  wire [7:0] \Memory.0.6.DIP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.34-83.39" *)
  wire [7:0] \Memory.0.6.DIP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.15-82.19" *)
  wire [63:0] \Memory.0.6.DI_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.15-83.19" *)
  wire [63:0] \Memory.0.6.DI_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.34-84.39" *)
  wire [7:0] \Memory.0.6.DOP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.34-85.39" *)
  wire [7:0] \Memory.0.6.DOP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.15-84.19" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.6.DO_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.15-85.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.6.DO_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:29.14-29.25" *)
  wire [15:0] \Memory.0.6.PORT_A_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:27.7-27.17" *)
  wire \Memory.0.6.PORT_A_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:28.7-28.20" *)
  wire \Memory.0.6.PORT_A_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:32.30-32.44" *)
  wire \Memory.0.6.PORT_A_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:33.7-33.21" *)
  wire \Memory.0.6.PORT_A_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:30.29-30.43" *)
  wire \Memory.0.6.PORT_A_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:31.32-31.44" *)
  wire \Memory.0.6.PORT_A_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:37.14-37.25" *)
  wire [15:0] \Memory.0.6.PORT_B_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:35.7-35.17" *)
  wire \Memory.0.6.PORT_B_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:36.7-36.20" *)
  wire \Memory.0.6.PORT_B_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:40.30-40.44" *)
  wire \Memory.0.6.PORT_B_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:41.7-41.21" *)
  wire \Memory.0.6.PORT_B_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:38.29-38.43" *)
  wire \Memory.0.6.PORT_B_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:39.32-39.44" *)
  wire \Memory.0.6.PORT_B_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:87.12-87.16" *)
  wire [3:0] \Memory.0.6.WE_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:88.12-88.16" *)
  wire [3:0] \Memory.0.6.WE_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.7-115.12" *)
  wire \Memory.0.6.genblk1.genblk1.CAS_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.14-115.19" *)
  wire \Memory.0.6.genblk1.genblk1.CAS_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:25.7-25.12" *)
  wire \Memory.0.7.CLK_C ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.34-82.39" *)
  wire [7:0] \Memory.0.7.DIP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.34-83.39" *)
  wire [7:0] \Memory.0.7.DIP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:82.15-82.19" *)
  wire [63:0] \Memory.0.7.DI_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:83.15-83.19" *)
  wire [63:0] \Memory.0.7.DI_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.34-84.39" *)
  wire [7:0] \Memory.0.7.DOP_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.34-85.39" *)
  wire [7:0] \Memory.0.7.DOP_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:84.15-84.19" *)
  (* unused_bits = "1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.7.DO_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:85.15-85.19" *)
  (* unused_bits = "0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63" *)
  wire [63:0] \Memory.0.7.DO_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:29.14-29.25" *)
  wire [15:0] \Memory.0.7.PORT_A_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:27.7-27.17" *)
  wire \Memory.0.7.PORT_A_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:28.7-28.20" *)
  wire \Memory.0.7.PORT_A_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:32.30-32.44" *)
  wire \Memory.0.7.PORT_A_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:33.7-33.21" *)
  wire \Memory.0.7.PORT_A_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:30.29-30.43" *)
  wire \Memory.0.7.PORT_A_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:31.32-31.44" *)
  wire \Memory.0.7.PORT_A_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:37.14-37.25" *)
  wire [15:0] \Memory.0.7.PORT_B_ADDR ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:35.7-35.17" *)
  wire \Memory.0.7.PORT_B_CLK ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:36.7-36.20" *)
  wire \Memory.0.7.PORT_B_CLK_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:40.30-40.44" *)
  wire \Memory.0.7.PORT_B_RD_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:41.7-41.21" *)
  wire \Memory.0.7.PORT_B_RD_SRST ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:38.29-38.43" *)
  wire \Memory.0.7.PORT_B_WR_DATA ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:39.32-39.44" *)
  wire \Memory.0.7.PORT_B_WR_EN ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:87.12-87.16" *)
  wire [3:0] \Memory.0.7.WE_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:88.12-88.16" *)
  wire [3:0] \Memory.0.7.WE_B ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.7-115.12" *)
  wire \Memory.0.7.genblk1.genblk1.CAS_A ;
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:115.14-115.19" *)
  wire \Memory.0.7.genblk1.genblk1.CAS_B ;
  (* src = "../../../cpu_wrapper_RT.v:37.17-37.20" *)
  wire NMI;
  (* src = "../../../cpu_wrapper_RT.v:38.17-38.20" *)
  wire RDY;
  (* src = "../../../cpu_wrapper_RT.v:42.17-42.19" *)
  wire WE;
  (* src = "../../../cpu_wrapper_RT.v:134.17-134.25" *)
  wire [15:0] _Address;
  (* src = "../../../cpu_wrapper_RT.v:135.17-135.21" *)
  wire [7:0] _Din;
  (* src = "../../../cpu_wrapper_RT.v:105.10-105.17" *)
  wire _IO_Req;
  (* src = "../../../cpu_wrapper_RT.v:137.17-137.20" *)
  wire _WE;
  (* src = "../../../cpu_wrapper_RT.v:17.12-17.19" *)
  output clk_LED;
  wire clk_LED;
  (* src = "../../../cpu_wrapper_RT.v:15.21-15.28" *)
  input clk_dut;
  wire clk_dut;
  (* src = "../../../cpu_wrapper_RT.v:13.40-13.47" *)
  input clk_emu;
  wire clk_emu;
  (* src = "../../../cpu_wrapper_RT.v:19.15-19.22" *)
  wire [3:0] counter;
  (* src = "../../../cpu_wrapper_RT.v:13.31-13.38" *)
  input get_emu;
  wire get_emu;
  (* src = "../../../cpu_wrapper_RT.v:13.21-13.29" *)
  input load_emu;
  wire load_emu;
  (* src = "../../../cpu_wrapper_RT.v:39.17-39.22" *)
  wire reset;
  (* unused_bits = "6 7" *)
  wire [7:0] \stimIn[0] ;
  wire [7:0] \stimIn[1] ;
  wire [7:0] \stimIn[2] ;
  wire [7:0] \stimIn[3] ;
  wire [7:0] \stimIn[4] ;
  (* hdlname = "u_cpu AB" *)
  (* src = "../../../../source/cpu.v:24.19-24.21" *)
  wire [15:0] \u_cpu.AB ;
  (* hdlname = "u_cpu ABH" *)
  (* src = "../../../../source/cpu.v:38.12-38.15" *)
  wire [7:0] \u_cpu.ABH ;
  (* hdlname = "u_cpu ABL" *)
  (* src = "../../../../source/cpu.v:37.12-37.15" *)
  wire [7:0] \u_cpu.ABL ;
  (* hdlname = "u_cpu ADD" *)
  (* src = "../../../../source/cpu.v:39.12-39.15" *)
  wire [7:0] \u_cpu.ADD ;
  (* hdlname = "u_cpu ADJH" *)
  (* src = "../../../../source/cpu.v:507.11-507.15" *)
  (* unused_bits = "1 2 3" *)
  wire [3:0] \u_cpu.ADJH ;
  (* hdlname = "u_cpu ADJL" *)
  (* src = "../../../../source/cpu.v:506.11-506.15" *)
  (* unused_bits = "1 2 3" *)
  wire [3:0] \u_cpu.ADJL ;
  (* hdlname = "u_cpu AI" *)
  (* src = "../../../../source/cpu.v:61.12-61.14" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire [7:0] \u_cpu.AI ;
  (* hdlname = "u_cpu AN" *)
  (* src = "../../../../source/cpu.v:58.6-58.8" *)
  wire \u_cpu.AN ;
  (* hdlname = "u_cpu AXYS[0]" *)
  (* src = "../../../../source/cpu.v:48.12-48.16" *)
  wire [7:0] \u_cpu.AXYS[0] ;
  (* hdlname = "u_cpu AXYS[1]" *)
  (* src = "../../../../source/cpu.v:48.12-48.16" *)
  wire [7:0] \u_cpu.AXYS[1] ;
  (* hdlname = "u_cpu AXYS[2]" *)
  (* src = "../../../../source/cpu.v:48.12-48.16" *)
  wire [7:0] \u_cpu.AXYS[2] ;
  (* hdlname = "u_cpu AXYS[3]" *)
  (* src = "../../../../source/cpu.v:48.12-48.16" *)
  wire [7:0] \u_cpu.AXYS[3] ;
  (* hdlname = "u_cpu C" *)
  (* src = "../../../../source/cpu.v:50.6-50.7" *)
  wire \u_cpu.C ;
  (* hdlname = "u_cpu CO" *)
  (* src = "../../../../source/cpu.v:68.6-68.8" *)
  wire \u_cpu.CO ;
  (* hdlname = "u_cpu D" *)
  (* src = "../../../../source/cpu.v:53.6-53.7" *)
  wire \u_cpu.D ;
  (* hdlname = "u_cpu DIHOLD" *)
  (* src = "../../../../source/cpu.v:41.12-41.18" *)
  wire [7:0] \u_cpu.DIHOLD ;
  (* hdlname = "u_cpu DIMUX" *)
  (* src = "../../../../source/cpu.v:43.12-43.17" *)
  wire [7:0] \u_cpu.DIMUX ;
  (* hdlname = "u_cpu DO" *)
  (* src = "../../../../source/cpu.v:26.14-26.16" *)
  wire [7:0] \u_cpu.DO ;
  (* hdlname = "u_cpu HC" *)
  (* src = "../../../../source/cpu.v:59.6-59.8" *)
  wire \u_cpu.HC ;
  (* hdlname = "u_cpu I" *)
  (* src = "../../../../source/cpu.v:52.6-52.7" *)
  wire \u_cpu.I ;
  (* hdlname = "u_cpu IR" *)
  (* src = "../../../../source/cpu.v:64.12-64.14" *)
  (* unused_bits = "0 1 2 3 4" *)
  wire [7:0] \u_cpu.IR ;
  (* hdlname = "u_cpu IRHOLD" *)
  (* src = "../../../../source/cpu.v:45.12-45.18" *)
  wire [7:0] \u_cpu.IRHOLD ;
  (* hdlname = "u_cpu IRHOLD_valid" *)
  (* src = "../../../../source/cpu.v:46.6-46.18" *)
  wire \u_cpu.IRHOLD_valid ;
  (* hdlname = "u_cpu IRQ" *)
  (* src = "../../../../source/cpu.v:28.7-28.10" *)
  wire \u_cpu.IRQ ;
  (* hdlname = "u_cpu N" *)
  (* src = "../../../../source/cpu.v:55.6-55.7" *)
  wire \u_cpu.N ;
  (* hdlname = "u_cpu NMI" *)
  (* src = "../../../../source/cpu.v:29.7-29.10" *)
  wire \u_cpu.NMI ;
  (* hdlname = "u_cpu NMI_1" *)
  (* src = "../../../../source/cpu.v:1301.5-1301.10" *)
  wire \u_cpu.NMI_1 ;
  (* hdlname = "u_cpu NMI_edge" *)
  (* src = "../../../../source/cpu.v:72.5-72.13" *)
  wire \u_cpu.NMI_edge ;
  (* hdlname = "u_cpu P" *)
  (* src = "../../../../source/cpu.v:95.12-95.13" *)
  wire [7:0] \u_cpu.P ;
  (* hdlname = "u_cpu PC" *)
  (* src = "../../../../source/cpu.v:36.13-36.15" *)
  wire [15:0] \u_cpu.PC ;
  (* hdlname = "u_cpu PCH" *)
  (* src = "../../../../source/cpu.v:69.12-69.15" *)
  wire [7:0] \u_cpu.PCH ;
  (* hdlname = "u_cpu PCL" *)
  (* src = "../../../../source/cpu.v:70.12-70.15" *)
  wire [7:0] \u_cpu.PCL ;
  (* hdlname = "u_cpu PC_inc" *)
  (* src = "../../../../source/cpu.v:107.5-107.11" *)
  wire \u_cpu.PC_inc ;
  (* hdlname = "u_cpu PC_temp" *)
  (* src = "../../../../source/cpu.v:108.12-108.19" *)
  (* unused_bits = "0" *)
  wire [15:0] \u_cpu.PC_temp ;
  (* hdlname = "u_cpu RDY" *)
  (* src = "../../../../source/cpu.v:30.7-30.10" *)
  wire \u_cpu.RDY ;
  (* hdlname = "u_cpu V" *)
  (* src = "../../../../source/cpu.v:54.6-54.7" *)
  wire \u_cpu.V ;
  (* hdlname = "u_cpu WE" *)
  (* src = "../../../../source/cpu.v:27.8-27.10" *)
  wire \u_cpu.WE ;
  (* hdlname = "u_cpu Z" *)
  (* src = "../../../../source/cpu.v:51.6-51.7" *)
  wire \u_cpu.Z ;
  (* hdlname = "u_cpu adc_bcd" *)
  (* src = "../../../../source/cpu.v:130.5-130.12" *)
  wire \u_cpu.adc_bcd ;
  (* hdlname = "u_cpu adc_sbc" *)
  (* src = "../../../../source/cpu.v:119.5-119.12" *)
  wire \u_cpu.adc_sbc ;
  (* hdlname = "u_cpu adj_bcd" *)
  (* src = "../../../../source/cpu.v:131.5-131.12" *)
  wire \u_cpu.adj_bcd ;
  (* hdlname = "u_cpu backwards" *)
  (* src = "../../../../source/cpu.v:123.5-123.14" *)
  wire \u_cpu.backwards ;
  (* hdlname = "u_cpu bit_ins" *)
  (* src = "../../../../source/cpu.v:137.5-137.12" *)
  wire \u_cpu.bit_ins ;
  (* hdlname = "u_cpu clc" *)
  (* src = "../../../../source/cpu.v:140.5-140.8" *)
  wire \u_cpu.clc ;
  (* hdlname = "u_cpu cld" *)
  (* src = "../../../../source/cpu.v:142.5-142.8" *)
  wire \u_cpu.cld ;
  (* hdlname = "u_cpu cli" *)
  (* src = "../../../../source/cpu.v:144.5-144.8" *)
  wire \u_cpu.cli ;
  (* hdlname = "u_cpu clk" *)
  (* src = "../../../../source/cpu.v:22.7-22.10" *)
  wire \u_cpu.clk ;
  (* hdlname = "u_cpu clv" *)
  (* src = "../../../../source/cpu.v:146.5-146.8" *)
  wire \u_cpu.clv ;
  (* hdlname = "u_cpu compare" *)
  (* src = "../../../../source/cpu.v:120.5-120.12" *)
  wire \u_cpu.compare ;
  (* hdlname = "u_cpu cond_code" *)
  (* src = "../../../../source/cpu.v:125.11-125.20" *)
  wire [2:0] \u_cpu.cond_code ;
  (* hdlname = "u_cpu dst_reg" *)
  (* src = "../../../../source/cpu.v:111.11-111.18" *)
  wire [1:0] \u_cpu.dst_reg ;
  (* hdlname = "u_cpu inc" *)
  (* src = "../../../../source/cpu.v:115.5-115.8" *)
  wire \u_cpu.inc ;
  (* hdlname = "u_cpu index_y" *)
  (* src = "../../../../source/cpu.v:113.5-113.12" *)
  wire \u_cpu.index_y ;
  (* hdlname = "u_cpu load_only" *)
  (* src = "../../../../source/cpu.v:117.5-117.14" *)
  wire \u_cpu.load_only ;
  (* hdlname = "u_cpu load_reg" *)
  (* src = "../../../../source/cpu.v:114.5-114.13" *)
  wire \u_cpu.load_reg ;
  (* hdlname = "u_cpu op" *)
  (* src = "../../../../source/cpu.v:128.11-128.13" *)
  wire [3:0] \u_cpu.op ;
  (* hdlname = "u_cpu php" *)
  (* src = "../../../../source/cpu.v:139.5-139.8" *)
  wire \u_cpu.php ;
  (* hdlname = "u_cpu plp" *)
  (* src = "../../../../source/cpu.v:138.5-138.8" *)
  wire \u_cpu.plp ;
  (* hdlname = "u_cpu res" *)
  (* src = "../../../../source/cpu.v:150.5-150.8" *)
  wire \u_cpu.res ;
  (* hdlname = "u_cpu reset" *)
  (* src = "../../../../source/cpu.v:23.7-23.12" *)
  wire \u_cpu.reset ;
  (* hdlname = "u_cpu rotate" *)
  (* src = "../../../../source/cpu.v:122.5-122.11" *)
  wire \u_cpu.rotate ;
  (* hdlname = "u_cpu sec" *)
  (* src = "../../../../source/cpu.v:141.5-141.8" *)
  wire \u_cpu.sec ;
  (* hdlname = "u_cpu sed" *)
  (* src = "../../../../source/cpu.v:143.5-143.8" *)
  wire \u_cpu.sed ;
  (* hdlname = "u_cpu sei" *)
  (* src = "../../../../source/cpu.v:145.5-145.8" *)
  wire \u_cpu.sei ;
  (* hdlname = "u_cpu shift" *)
  (* src = "../../../../source/cpu.v:121.5-121.10" *)
  wire \u_cpu.shift ;
  (* hdlname = "u_cpu shift_right" *)
  (* src = "../../../../source/cpu.v:126.5-126.16" *)
  wire \u_cpu.shift_right ;
  (* hdlname = "u_cpu src_reg" *)
  (* src = "../../../../source/cpu.v:110.11-110.18" *)
  wire [1:0] \u_cpu.src_reg ;
  wire [5:0] \u_cpu.state ;
  (* hdlname = "u_cpu store" *)
  (* src = "../../../../source/cpu.v:118.5-118.10" *)
  wire \u_cpu.store ;
  (* hdlname = "u_cpu u_ALU8 AI" *)
  (* src = "../../../../source/ALU8.v:25.14-25.16" *)
  (* unused_bits = "0 1 2 3 4 5 6" *)
  wire [7:0] \u_cpu.u_ALU8.AI ;
  (* hdlname = "u_cpu u_ALU8 AI7" *)
  (* src = "../../../../source/ALU8.v:44.5-44.8" *)
  wire \u_cpu.u_ALU8.AI7 ;
  (* hdlname = "u_cpu u_ALU8 BI7" *)
  (* src = "../../../../source/ALU8.v:45.5-45.8" *)
  wire \u_cpu.u_ALU8.BI7 ;
  (* hdlname = "u_cpu u_ALU8 CO" *)
  (* src = "../../../../source/ALU8.v:30.9-30.11" *)
  wire \u_cpu.u_ALU8.CO ;
  (* hdlname = "u_cpu u_ALU8 HC" *)
  (* src = "../../../../source/ALU8.v:34.9-34.11" *)
  wire \u_cpu.u_ALU8.HC ;
  (* hdlname = "u_cpu u_ALU8 N" *)
  (* src = "../../../../source/ALU8.v:33.9-33.10" *)
  wire \u_cpu.u_ALU8.N ;
  (* hdlname = "u_cpu u_ALU8 OUT" *)
  (* src = "../../../../source/ALU8.v:29.15-29.18" *)
  wire [7:0] \u_cpu.u_ALU8.OUT ;
  (* hdlname = "u_cpu u_ALU8 RDY" *)
  (* src = "../../../../source/ALU8.v:35.8-35.11" *)
  wire \u_cpu.u_ALU8.RDY ;
  (* hdlname = "u_cpu u_ALU8 adder_CI" *)
  (* src = "../../../../source/ALU8.v:51.6-51.14" *)
  wire \u_cpu.u_ALU8.adder_CI ;
  (* hdlname = "u_cpu u_ALU8 clk" *)
  (* src = "../../../../source/ALU8.v:21.8-21.11" *)
  wire \u_cpu.u_ALU8.clk ;
  (* hdlname = "u_cpu u_ALU8 reset" *)
  (* src = "../../../../source/ALU8.v:22.8-22.13" *)
  wire \u_cpu.u_ALU8.reset ;
  (* hdlname = "u_cpu u_ALU8 temp" *)
  (* src = "../../../../source/ALU8.v:50.12-50.16" *)
  wire [8:0] \u_cpu.u_ALU8.temp ;
  (* hdlname = "u_cpu u_ALU8 temp_BI" *)
  (* src = "../../../../source/ALU8.v:47.11-47.18" *)
  wire [7:0] \u_cpu.u_ALU8.temp_BI ;
  (* hdlname = "u_cpu u_ALU8 temp_HC" *)
  (* src = "../../../../source/ALU8.v:89.6-89.13" *)
  wire \u_cpu.u_ALU8.temp_HC ;
  (* hdlname = "u_cpu u_ALU8 temp_h" *)
  (* src = "../../../../source/ALU8.v:49.11-49.17" *)
  wire [4:0] \u_cpu.u_ALU8.temp_h ;
  (* hdlname = "u_cpu u_ALU8 temp_l" *)
  (* src = "../../../../source/ALU8.v:48.11-48.17" *)
  wire [4:0] \u_cpu.u_ALU8.temp_l ;
  (* hdlname = "u_cpu u_ALU8 temp_logic" *)
  (* src = "../../../../source/ALU8.v:46.11-46.21" *)
  (* unused_bits = "0 1 2 3 4 5 6 7" *)
  wire [8:0] \u_cpu.u_ALU8.temp_logic ;
  (* hdlname = "u_cpu write_back" *)
  (* src = "../../../../source/cpu.v:116.5-116.15" *)
  wire \u_cpu.write_back ;
  (* src = "../../../cpu_wrapper_RT.v:31.17-31.24" *)
  wire [7:0] \vectOut[0] ;
  (* src = "../../../cpu_wrapper_RT.v:31.17-31.24" *)
  wire [7:0] \vectOut[1] ;
  (* src = "../../../cpu_wrapper_RT.v:31.17-31.24" *)
  wire [7:0] \vectOut[2] ;
  wire \vectOut[3] ;
  (* src = "../../../cpu_wrapper_RT.v:31.17-31.24" *)
  wire [7:0] \vectOut[4] ;
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0456_ (
    .I0(_0296_[0]),
    .I1(_0292_[0]),
    .I2(_0292_[1]),
    .O(_0096_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _0457_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [0]),
    .O(_0296_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0458_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [3]),
    .O(_0292_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _0459_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [4]),
    .O(_0292_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h3b)
  ) _0460_ (
    .I0(\u_cpu.AXYS[1] [1]),
    .I1(_0312_[1]),
    .I2(_0312_[2]),
    .O(AB[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h8f00)
  ) _0461_ (
    .I0(_0008_[2]),
    .I1(\u_cpu.src_reg [0]),
    .I2(_0008_[6]),
    .I3(_0008_[3]),
    .O(_0285_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hfffb)
  ) _0462_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [4]),
    .O(_0008_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeffffbefffdffff)
  ) _0463_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [1]),
    .O(_0008_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfcffff3fcf04cfff)
  ) _0464_ (
    .I0(\u_cpu.dst_reg [0]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [0]),
    .O(_0000_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd3758083583)
  ) _0465_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [0]),
    .O(_0001_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0466_ (
    .I0(_0000_),
    .I1(_0001_),
    .O(_0008_[6]),
    .S(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0cdfcfdf0c00fcff)
  ) _0467_ (
    .I0(\u_cpu.dst_reg [1]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.src_reg [1]),
    .I5(\u_cpu.state [3]),
    .O(_0004_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd1425998077)
  ) _0468_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.src_reg [1]),
    .I4(\u_cpu.state [3]),
    .O(_0005_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0469_ (
    .I0(_0004_),
    .I1(_0005_),
    .O(_0002_),
    .S(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd285149439)
  ) _0470_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.src_reg [1]),
    .I4(\u_cpu.state [3]),
    .O(_0006_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd1090453743)
  ) _0471_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.src_reg [1]),
    .I4(\u_cpu.state [3]),
    .O(_0007_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0472_ (
    .I0(_0006_),
    .I1(_0007_),
    .O(_0003_),
    .S(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0473_ (
    .I0(_0002_),
    .I1(_0003_),
    .O(_0008_[3]),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h7000)
  ) _0474_ (
    .I0(\u_cpu.src_reg [0]),
    .I1(_0008_[2]),
    .I2(_0008_[3]),
    .I3(_0008_[6]),
    .O(_0282_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h003f005500000000)
  ) _0475_ (
    .I0(\u_cpu.index_y ),
    .I1(\u_cpu.src_reg [0]),
    .I2(_0008_[2]),
    .I3(_0008_[3]),
    .I4(_0008_[4]),
    .I5(\u_cpu.AXYS[2] [1]),
    .O(_0009_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0476_ (
    .I0(1'h0),
    .I1(_0009_),
    .O(_0361_[0]),
    .S(_0008_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000088fff0ff)
  ) _0477_ (
    .I0(_0008_[2]),
    .I1(\u_cpu.src_reg [0]),
    .I2(\u_cpu.index_y ),
    .I3(_0008_[6]),
    .I4(_0008_[4]),
    .I5(_0008_[3]),
    .O(_0010_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0478_ (
    .I0(1'h0),
    .I1(_0010_),
    .O(_0361_[1]),
    .S(\u_cpu.AXYS[3] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000002a3f)
  ) _0479_ (
    .I0(_0311_[0]),
    .I1(_0016_[1]),
    .I2(\u_cpu.PC [1]),
    .I3(\u_cpu.DIMUX [1]),
    .I4(_0311_[4]),
    .I5(_0311_[5]),
    .O(_0312_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffe7fffffffffff)
  ) _0480_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [1]),
    .O(_0311_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeff40e4410158c3)
  ) _0481_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [4]),
    .O(_0016_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h51635391001a05c0)
  ) _0482_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [0]),
    .O(_0011_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0483_ (
    .I0(1'h0),
    .I1(_0011_),
    .O(_0311_[5]),
    .S(\u_cpu.u_ALU8.OUT [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _0484_ (
    .I0(\Memory.0.1.DO_A [0]),
    .I1(DI_P[1]),
    .I2(\u_cpu.DIHOLD [1]),
    .I3(IO_Sel),
    .I4(RDY),
    .O(\u_cpu.DIMUX [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0110002000830000)
  ) _0485_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [2]),
    .I5(\u_cpu.state [0]),
    .O(_0012_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0486_ (
    .I0(1'h0),
    .I1(_0012_),
    .O(_0311_[4]),
    .S(\u_cpu.ABL [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffdfcffffffbffd)
  ) _0487_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [1]),
    .O(_0312_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h3b)
  ) _0488_ (
    .I0(\u_cpu.AXYS[1] [0]),
    .I1(_0316_[1]),
    .I2(_0312_[2]),
    .O(AB[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h003f005500000000)
  ) _0489_ (
    .I0(\u_cpu.index_y ),
    .I1(\u_cpu.src_reg [0]),
    .I2(_0008_[2]),
    .I3(_0008_[3]),
    .I4(_0008_[4]),
    .I5(_0008_[6]),
    .O(_0283_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1879048192)
  ) _0490_ (
    .I0(\u_cpu.src_reg [0]),
    .I1(_0008_[2]),
    .I2(_0008_[3]),
    .I3(\u_cpu.AXYS[0] [0]),
    .I4(_0008_[6]),
    .O(_0341_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000088fff0ff)
  ) _0491_ (
    .I0(_0008_[2]),
    .I1(\u_cpu.src_reg [0]),
    .I2(\u_cpu.index_y ),
    .I3(_0008_[6]),
    .I4(_0008_[4]),
    .I5(_0008_[3]),
    .O(_0013_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0492_ (
    .I0(1'h0),
    .I1(_0013_),
    .O(_0341_[3]),
    .S(\u_cpu.AXYS[3] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000002a3f)
  ) _0493_ (
    .I0(_0311_[0]),
    .I1(_0016_[1]),
    .I2(\u_cpu.PC [0]),
    .I3(\u_cpu.DIMUX [0]),
    .I4(_0315_[4]),
    .I5(_0315_[5]),
    .O(_0316_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h51635391001a05c0)
  ) _0494_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [0]),
    .O(_0014_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0495_ (
    .I0(1'h0),
    .I1(_0014_),
    .O(_0315_[5]),
    .S(\u_cpu.u_ALU8.OUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0110002000830000)
  ) _0496_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [2]),
    .I5(\u_cpu.state [0]),
    .O(_0015_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0497_ (
    .I0(1'h0),
    .I1(_0015_),
    .O(_0315_[4]),
    .S(\u_cpu.ABL [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2865557744)
  ) _0498_ (
    .I0(DI_P[0]),
    .I1(\Memory.0.0.DO_A [0]),
    .I2(\u_cpu.DIHOLD [0]),
    .I3(IO_Sel),
    .I4(RDY),
    .O(\u_cpu.DIMUX [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h8f888f88ffff8f88)
  ) _0499_ (
    .I0(\u_cpu.PC [15]),
    .I1(_0016_[1]),
    .I2(_0016_[2]),
    .I3(\u_cpu.ABH [7]),
    .I4(\u_cpu.DIMUX [7]),
    .I5(_0016_[5]),
    .O(_0017_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0500_ (
    .I0(1'h1),
    .I1(_0017_),
    .O(AB[15]),
    .S(_0016_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfbfefcffffffdaff)
  ) _0501_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [2]),
    .I5(\u_cpu.state [4]),
    .O(_0016_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfebfffefffffffff)
  ) _0502_ (
    .I0(\u_cpu.state [4]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [5]),
    .O(_0016_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _0503_ (
    .I0(\Memory.0.7.DO_A [0]),
    .I1(DI_P[7]),
    .I2(\u_cpu.DIHOLD [7]),
    .I3(IO_Sel),
    .I4(RDY),
    .O(\u_cpu.DIMUX [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0504_ (
    .I0(1'h1),
    .I1(1'h1),
    .O(_0018_),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffffff5fff3)
  ) _0505_ (
    .I0(\u_cpu.ABH [7]),
    .I1(\u_cpu.AN ),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [4]),
    .O(_0020_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4294835711)
  ) _0506_ (
    .I0(\u_cpu.AN ),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [4]),
    .O(_0021_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0507_ (
    .I0(_0020_),
    .I1(_0021_),
    .O(_0019_),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0508_ (
    .I0(_0018_),
    .I1(_0019_),
    .O(_0016_[6]),
    .S(\u_cpu.state [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2298019839)
  ) _0509_ (
    .I0(_0016_[1]),
    .I1(\u_cpu.PC [14]),
    .I2(\u_cpu.DIMUX [6]),
    .I3(_0016_[5]),
    .I4(_0317_[4]),
    .O(AB[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _0510_ (
    .I0(\Memory.0.6.DO_A [0]),
    .I1(DI_P[6]),
    .I2(\u_cpu.DIHOLD [6]),
    .I3(IO_Sel),
    .I4(RDY),
    .O(\u_cpu.DIMUX [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4294959103)
  ) _0511_ (
    .I0(\u_cpu.ABH [6]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [4]),
    .O(_0024_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0512_ (
    .I0(1'h1),
    .I1(_0024_),
    .O(_0022_),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffff3ff3f3f5)
  ) _0513_ (
    .I0(\u_cpu.u_ALU8.OUT [6]),
    .I1(\u_cpu.ABH [6]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [4]),
    .O(_0025_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4294835711)
  ) _0514_ (
    .I0(\u_cpu.u_ALU8.OUT [6]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [4]),
    .O(_0026_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0515_ (
    .I0(_0025_),
    .I1(_0026_),
    .O(_0023_),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0516_ (
    .I0(_0022_),
    .I1(_0023_),
    .O(_0317_[4]),
    .S(\u_cpu.state [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2298019839)
  ) _0517_ (
    .I0(_0016_[1]),
    .I1(\u_cpu.PC [12]),
    .I2(\u_cpu.DIMUX [4]),
    .I3(_0016_[5]),
    .I4(_0318_[4]),
    .O(AB[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _0518_ (
    .I0(\Memory.0.4.DO_A [0]),
    .I1(DI_P[4]),
    .I2(\u_cpu.DIHOLD [4]),
    .I3(IO_Sel),
    .I4(RDY),
    .O(\u_cpu.DIMUX [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4294959103)
  ) _0519_ (
    .I0(\u_cpu.ABH [4]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [4]),
    .O(_0029_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0520_ (
    .I0(1'h1),
    .I1(_0029_),
    .O(_0027_),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffff3ff3f3f5)
  ) _0521_ (
    .I0(\u_cpu.u_ALU8.OUT [4]),
    .I1(\u_cpu.ABH [4]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [4]),
    .O(_0030_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4294835711)
  ) _0522_ (
    .I0(\u_cpu.u_ALU8.OUT [4]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [4]),
    .O(_0031_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0523_ (
    .I0(_0030_),
    .I1(_0031_),
    .O(_0028_),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0524_ (
    .I0(_0027_),
    .I1(_0028_),
    .O(_0318_[4]),
    .S(\u_cpu.state [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h3b)
  ) _0525_ (
    .I0(\u_cpu.AXYS[1] [4]),
    .I1(_0321_[1]),
    .I2(_0312_[2]),
    .O(AB[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000088fff0ff)
  ) _0526_ (
    .I0(_0008_[2]),
    .I1(\u_cpu.src_reg [0]),
    .I2(\u_cpu.index_y ),
    .I3(_0008_[6]),
    .I4(_0008_[4]),
    .I5(_0008_[3]),
    .O(_0032_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0527_ (
    .I0(1'h0),
    .I1(_0032_),
    .O(_0378_[0]),
    .S(\u_cpu.AXYS[3] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h003f005500000000)
  ) _0528_ (
    .I0(\u_cpu.index_y ),
    .I1(\u_cpu.src_reg [0]),
    .I2(_0008_[2]),
    .I3(_0008_[3]),
    .I4(_0008_[4]),
    .I5(\u_cpu.AXYS[2] [4]),
    .O(_0033_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0529_ (
    .I0(1'h0),
    .I1(_0033_),
    .O(_0378_[1]),
    .S(_0008_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000002a3f)
  ) _0530_ (
    .I0(_0311_[0]),
    .I1(_0016_[1]),
    .I2(\u_cpu.PC [4]),
    .I3(\u_cpu.DIMUX [4]),
    .I4(_0320_[4]),
    .I5(_0320_[5]),
    .O(_0321_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h51635391001a05c0)
  ) _0531_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [0]),
    .O(_0034_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0532_ (
    .I0(1'h0),
    .I1(_0034_),
    .O(_0320_[5]),
    .S(\u_cpu.u_ALU8.OUT [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0110002000830000)
  ) _0533_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [2]),
    .I5(\u_cpu.state [0]),
    .O(_0035_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0534_ (
    .I0(1'h0),
    .I1(_0035_),
    .O(_0320_[4]),
    .S(\u_cpu.ABL [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h3b)
  ) _0535_ (
    .I0(\u_cpu.AXYS[1] [3]),
    .I1(_0314_[1]),
    .I2(_0312_[2]),
    .O(AB[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1879048192)
  ) _0536_ (
    .I0(\u_cpu.src_reg [0]),
    .I1(_0008_[2]),
    .I2(_0008_[3]),
    .I3(\u_cpu.AXYS[0] [3]),
    .I4(_0008_[6]),
    .O(_0344_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000088fff0ff)
  ) _0537_ (
    .I0(_0008_[2]),
    .I1(\u_cpu.src_reg [0]),
    .I2(\u_cpu.index_y ),
    .I3(_0008_[6]),
    .I4(_0008_[4]),
    .I5(_0008_[3]),
    .O(_0036_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0538_ (
    .I0(1'h0),
    .I1(_0036_),
    .O(_0344_[3]),
    .S(\u_cpu.AXYS[3] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000002a3f)
  ) _0539_ (
    .I0(_0311_[0]),
    .I1(_0016_[1]),
    .I2(\u_cpu.PC [3]),
    .I3(\u_cpu.DIMUX [3]),
    .I4(_0313_[4]),
    .I5(_0313_[5]),
    .O(_0314_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h51635391001a05c0)
  ) _0540_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [0]),
    .O(_0037_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0541_ (
    .I0(1'h0),
    .I1(_0037_),
    .O(_0313_[5]),
    .S(\u_cpu.u_ALU8.OUT [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0110002000830000)
  ) _0542_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [2]),
    .I5(\u_cpu.state [0]),
    .O(_0038_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0543_ (
    .I0(1'h0),
    .I1(_0038_),
    .O(_0313_[4]),
    .S(\u_cpu.ABL [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _0544_ (
    .I0(\Memory.0.3.DO_A [0]),
    .I1(DI_P[3]),
    .I2(\u_cpu.DIHOLD [3]),
    .I3(IO_Sel),
    .I4(RDY),
    .O(\u_cpu.DIMUX [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0545_ (
    .I0(_0297_[2]),
    .I1(_0052_[0]),
    .O(\u_cpu.IR [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0d)
  ) _0546_ (
    .I0(IRQ),
    .I1(\u_cpu.I ),
    .I2(\u_cpu.NMI_edge ),
    .O(_0052_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd861212431)
  ) _0547_ (
    .I0(\Memory.0.7.DO_A [0]),
    .I1(DI_P[7]),
    .I2(\u_cpu.DIHOLD [7]),
    .I3(IO_Sel),
    .I4(RDY),
    .O(_0039_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h1)
  ) _0548_ (
    .I0(\u_cpu.IRHOLD [7]),
    .O(_0040_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0549_ (
    .I0(_0039_),
    .I1(_0040_),
    .O(_0297_[2]),
    .S(\u_cpu.IRHOLD_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hac00)
  ) _0550_ (
    .I0(\u_cpu.IRHOLD [6]),
    .I1(\u_cpu.DIMUX [6]),
    .I2(\u_cpu.IRHOLD_valid ),
    .I3(_0052_[0]),
    .O(\u_cpu.IR [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h10)
  ) _0551_ (
    .I0(_0298_[2]),
    .I1(_0298_[3]),
    .I2(_0052_[0]),
    .O(\u_cpu.IR [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000335500000f0f)
  ) _0552_ (
    .I0(\Memory.0.5.DO_A [0]),
    .I1(DI_P[5]),
    .I2(\u_cpu.DIHOLD [5]),
    .I3(IO_Sel),
    .I4(\u_cpu.IRHOLD_valid ),
    .I5(RDY),
    .O(_0298_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0553_ (
    .I0(\u_cpu.IRHOLD [5]),
    .I1(\u_cpu.IRHOLD_valid ),
    .O(_0298_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000eeee0000ff0f)
  ) _0554_ (
    .I0(\u_cpu.sei ),
    .I1(\u_cpu.cli ),
    .I2(_0411_[1]),
    .I3(_0346_[3]),
    .I4(_0363_[5]),
    .I5(_0391_[2]),
    .O(_0175_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _0555_ (
    .I0(_0096_[0]),
    .I1(_0367_[4]),
    .O(_0411_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0556_ (
    .I0(_0280_[2]),
    .I1(_0294_[2]),
    .I2(_0280_[1]),
    .O(_0367_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0557_ (
    .I0(\u_cpu.state [4]),
    .I1(\u_cpu.state [5]),
    .O(_0280_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0558_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [2]),
    .O(_0294_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0559_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [0]),
    .O(_0280_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0560_ (
    .I0(\u_cpu.plp ),
    .I1(_0096_[0]),
    .O(_0363_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0561_ (
    .I0(_0292_[1]),
    .I1(_0295_[2]),
    .I2(_0280_[1]),
    .O(_0346_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0562_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [3]),
    .O(_0295_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0563_ (
    .I0(_0296_[0]),
    .I1(_0280_[2]),
    .I2(_0294_[2]),
    .O(_0391_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffe0ffffffff)
  ) _0564_ (
    .I0(_0380_[0]),
    .I1(_0432_[1]),
    .I2(_0305_[0]),
    .I3(_0432_[3]),
    .I4(_0416_[3]),
    .I5(_0432_[5]),
    .O(_0205_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0565_ (
    .I0(_0380_[0]),
    .I1(_0368_[1]),
    .I2(_0096_[1]),
    .O(_0416_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0566_ (
    .I0(_0132_[4]),
    .I1(_0132_[2]),
    .O(_0380_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0d00)
  ) _0567_ (
    .I0(_0041_[3]),
    .I1(_0041_[2]),
    .I2(_0041_[7]),
    .I3(_0041_[6]),
    .O(_0132_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000335500000f0f)
  ) _0568_ (
    .I0(\Memory.0.3.DO_A [0]),
    .I1(DI_P[3]),
    .I2(\u_cpu.DIHOLD [3]),
    .I3(IO_Sel),
    .I4(\u_cpu.IRHOLD_valid ),
    .I5(RDY),
    .O(_0041_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd47883)
  ) _0569_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD_valid ),
    .I3(\u_cpu.IRHOLD [3]),
    .I4(\u_cpu.NMI_edge ),
    .O(_0041_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000335500000f0f)
  ) _0570_ (
    .I0(\Memory.0.2.DO_A [0]),
    .I1(DI_P[2]),
    .I2(\u_cpu.DIHOLD [2]),
    .I3(IO_Sel),
    .I4(\u_cpu.IRHOLD_valid ),
    .I5(RDY),
    .O(_0041_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd47883)
  ) _0571_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD_valid ),
    .I3(\u_cpu.IRHOLD [2]),
    .I4(\u_cpu.NMI_edge ),
    .O(_0041_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0d00)
  ) _0572_ (
    .I0(_0041_[5]),
    .I1(_0041_[4]),
    .I2(_0041_[0]),
    .I3(_0041_[1]),
    .O(_0132_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000553300000f0f)
  ) _0573_ (
    .I0(DI_P[0]),
    .I1(\Memory.0.0.DO_A [0]),
    .I2(\u_cpu.DIHOLD [0]),
    .I3(IO_Sel),
    .I4(\u_cpu.IRHOLD_valid ),
    .I5(RDY),
    .O(_0041_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd47883)
  ) _0574_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD_valid ),
    .I3(\u_cpu.IRHOLD [0]),
    .I4(\u_cpu.NMI_edge ),
    .O(_0041_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000335500000f0f)
  ) _0575_ (
    .I0(\Memory.0.1.DO_A [0]),
    .I1(DI_P[1]),
    .I2(\u_cpu.DIHOLD [1]),
    .I3(IO_Sel),
    .I4(\u_cpu.IRHOLD_valid ),
    .I5(RDY),
    .O(_0041_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd47883)
  ) _0576_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD_valid ),
    .I3(\u_cpu.IRHOLD [1]),
    .I4(\u_cpu.NMI_edge ),
    .O(_0041_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0d)
  ) _0577_ (
    .I0(_0106_[3]),
    .I1(_0106_[2]),
    .I2(_0297_[2]),
    .O(_0368_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000335500000f0f)
  ) _0578_ (
    .I0(\Memory.0.4.DO_A [0]),
    .I1(DI_P[4]),
    .I2(\u_cpu.DIHOLD [4]),
    .I3(IO_Sel),
    .I4(\u_cpu.IRHOLD_valid ),
    .I5(RDY),
    .O(_0106_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd47883)
  ) _0579_ (
    .I0(\u_cpu.I ),
    .I1(IRQ),
    .I2(\u_cpu.IRHOLD_valid ),
    .I3(\u_cpu.IRHOLD [4]),
    .I4(\u_cpu.NMI_edge ),
    .O(_0106_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h44440f0000000000)
  ) _0580_ (
    .I0(\u_cpu.IRHOLD [5]),
    .I1(\u_cpu.IRHOLD [6]),
    .I2(\u_cpu.DIMUX [5]),
    .I3(\u_cpu.DIMUX [6]),
    .I4(\u_cpu.IRHOLD_valid ),
    .I5(_0052_[0]),
    .O(_0096_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _0581_ (
    .I0(\Memory.0.5.DO_A [0]),
    .I1(DI_P[5]),
    .I2(\u_cpu.DIHOLD [5]),
    .I3(IO_Sel),
    .I4(RDY),
    .O(\u_cpu.DIMUX [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd30471)
  ) _0582_ (
    .I0(_0380_[0]),
    .I1(_0096_[3]),
    .I2(_0145_[5]),
    .I3(_0379_[0]),
    .I4(_0408_[4]),
    .O(_0432_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0583_ (
    .I0(\u_cpu.IR [5]),
    .I1(\u_cpu.IR [7]),
    .O(_0379_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0584_ (
    .I0(_0301_[2]),
    .I1(_0305_[1]),
    .O(_0408_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0585_ (
    .I0(_0106_[2]),
    .I1(_0106_[3]),
    .O(_0301_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hb0bb0000b0bbb0bb)
  ) _0586_ (
    .I0(_0041_[0]),
    .I1(_0041_[1]),
    .I2(_0041_[2]),
    .I3(_0041_[3]),
    .I4(_0041_[4]),
    .I5(_0041_[5]),
    .O(_0044_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0587_ (
    .I0(1'h0),
    .I1(_0044_),
    .O(_0042_),
    .S(_0041_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0588_ (
    .I0(1'h0),
    .I1(1'h0),
    .O(_0043_),
    .S(_0041_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0589_ (
    .I0(_0042_),
    .I1(_0043_),
    .O(_0305_[1]),
    .S(_0041_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0d00)
  ) _0590_ (
    .I0(_0041_[1]),
    .I1(_0041_[0]),
    .I2(_0041_[4]),
    .I3(_0041_[5]),
    .O(_0145_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hb0)
  ) _0591_ (
    .I0(_0106_[2]),
    .I1(_0106_[3]),
    .I2(_0297_[2]),
    .O(_0096_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0592_ (
    .I0(_0304_[0]),
    .I1(_0301_[2]),
    .O(_0305_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0593_ (
    .I0(\u_cpu.IR [5]),
    .I1(_0303_[1]),
    .O(_0304_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd84082688)
  ) _0594_ (
    .I0(\u_cpu.IRHOLD [6]),
    .I1(\u_cpu.DIMUX [6]),
    .I2(_0297_[2]),
    .I3(\u_cpu.IRHOLD_valid ),
    .I4(_0052_[0]),
    .O(_0303_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd15990784)
  ) _0595_ (
    .I0(\u_cpu.IR [5]),
    .I1(_0132_[4]),
    .I2(_0118_[1]),
    .I3(_0409_[3]),
    .I4(_0303_[1]),
    .O(_0432_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0596_ (
    .I0(_0041_[4]),
    .I1(_0041_[5]),
    .O(_0409_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd851968)
  ) _0597_ (
    .I0(_0106_[3]),
    .I1(_0106_[2]),
    .I2(_0298_[3]),
    .I3(_0298_[2]),
    .I4(_0052_[0]),
    .O(_0118_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0598_ (
    .I0(_0409_[3]),
    .I1(_0379_[2]),
    .O(_0432_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0599_ (
    .I0(_0041_[2]),
    .I1(_0041_[3]),
    .O(_0379_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffeac0c0ff000000)
  ) _0600_ (
    .I0(_0096_[4]),
    .I1(_0303_[1]),
    .I2(_0410_[1]),
    .I3(_0132_[4]),
    .I4(_0145_[5]),
    .I5(_0301_[2]),
    .O(_0204_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0601_ (
    .I0(_0379_[2]),
    .I1(_0132_[2]),
    .O(_0410_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hb0bb)
  ) _0602_ (
    .I0(_0041_[2]),
    .I1(_0041_[3]),
    .I2(_0041_[7]),
    .I3(_0041_[6]),
    .O(_0096_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'he0)
  ) _0603_ (
    .I0(_0145_[5]),
    .I1(_0432_[1]),
    .I2(_0380_[1]),
    .O(_0203_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0604_ (
    .I0(\u_cpu.IR [5]),
    .I1(_0303_[1]),
    .O(_0380_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0605_ (
    .I0(_0303_[1]),
    .I1(_0410_[1]),
    .O(_0202_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hf800)
  ) _0606_ (
    .I0(_0410_[1]),
    .I1(\u_cpu.IR [5]),
    .I2(_0408_[4]),
    .I3(_0414_[0]),
    .O(_0201_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0607_ (
    .I0(\u_cpu.IR [7]),
    .I1(\u_cpu.IR [6]),
    .O(_0414_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0608_ (
    .I0(_0096_[4]),
    .I1(_0394_[3]),
    .O(_0433_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0609_ (
    .I0(\u_cpu.IR [7]),
    .I1(_0132_[2]),
    .O(_0394_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hff80)
  ) _0610_ (
    .I0(\u_cpu.IR [7]),
    .I1(_0096_[1]),
    .I2(_0145_[5]),
    .I3(_0417_[4]),
    .O(_0199_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h1000)
  ) _0611_ (
    .I0(_0301_[2]),
    .I1(_0132_[4]),
    .I2(_0414_[0]),
    .I3(_0096_[2]),
    .O(_0417_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hb0bb)
  ) _0612_ (
    .I0(_0041_[0]),
    .I1(_0041_[1]),
    .I2(_0041_[4]),
    .I3(_0041_[5]),
    .O(_0096_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0613_ (
    .I0(_0433_[0]),
    .I1(\u_cpu.IR [5]),
    .O(_0198_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd65423)
  ) _0614_ (
    .I0(_0274_[0]),
    .I1(\u_cpu.bit_ins ),
    .I2(_0411_[1]),
    .I3(_0377_[2]),
    .I4(_0411_[3]),
    .O(_0174_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0d00)
  ) _0615_ (
    .I0(\u_cpu.load_reg ),
    .I1(_0285_[0]),
    .I2(\u_cpu.compare ),
    .I3(_0363_[5]),
    .O(_0411_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0616_ (
    .I0(_0376_[0]),
    .I1(_0280_[2]),
    .O(_0377_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0617_ (
    .I0(_0292_[0]),
    .I1(_0292_[2]),
    .O(_0376_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0618_ (
    .I0(\u_cpu.state [0]),
    .I1(\u_cpu.state [1]),
    .O(_0292_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0100000000000000)
  ) _0619_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [2]),
    .O(_0274_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0620_ (
    .I0(_0423_[1]),
    .I1(_0423_[0]),
    .O(_0167_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hb0bb)
  ) _0621_ (
    .I0(_0377_[2]),
    .I1(_0411_[1]),
    .I2(\u_cpu.bit_ins ),
    .I3(_0411_[3]),
    .O(_0173_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0622_ (
    .I0(_0394_[3]),
    .I1(\u_cpu.IR [6]),
    .O(_0267_[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0623_ (
    .I0(_0145_[3]),
    .I1(_0145_[2]),
    .O(_0267_[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0624_ (
    .I0(_0118_[1]),
    .I1(_0118_[4]),
    .O(_0145_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1597968143)
  ) _0625_ (
    .I0(\u_cpu.IRHOLD [6]),
    .I1(\u_cpu.DIMUX [6]),
    .I2(_0052_[0]),
    .I3(\u_cpu.IRHOLD_valid ),
    .I4(_0297_[2]),
    .O(_0118_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0626_ (
    .I0(_0379_[2]),
    .I1(_0096_[2]),
    .O(_0145_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h2f)
  ) _0627_ (
    .I0(_0336_[0]),
    .I1(_0312_[2]),
    .I2(_0336_[2]),
    .O(AB[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0628_ (
    .I0(_0284_[0]),
    .I1(\u_cpu.AXYS[3] [2]),
    .O(_0393_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000088fff0ff)
  ) _0629_ (
    .I0(_0008_[2]),
    .I1(\u_cpu.src_reg [0]),
    .I2(\u_cpu.index_y ),
    .I3(_0008_[6]),
    .I4(_0008_[4]),
    .I5(_0008_[3]),
    .O(_0284_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0630_ (
    .I0(_0282_[0]),
    .I1(\u_cpu.AXYS[0] [2]),
    .O(_0393_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0631_ (
    .I0(_0285_[0]),
    .I1(\u_cpu.AXYS[1] [2]),
    .O(_0336_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0632_ (
    .I0(_0283_[0]),
    .I1(\u_cpu.AXYS[2] [2]),
    .O(_0393_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000008acf)
  ) _0633_ (
    .I0(_0329_[0]),
    .I1(_0311_[0]),
    .I2(\u_cpu.DIMUX [2]),
    .I3(\u_cpu.ABL [2]),
    .I4(_0335_[4]),
    .I5(_0335_[5]),
    .O(_0336_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0634_ (
    .I0(_0322_[0]),
    .I1(_0016_[2]),
    .O(_0329_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeeffffeffffffff)
  ) _0635_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.state [2]),
    .O(_0322_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0636_ (
    .I0(_0016_[1]),
    .I1(\u_cpu.PC [2]),
    .O(_0335_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0637_ (
    .I0(_0328_[0]),
    .I1(\u_cpu.u_ALU8.OUT [2]),
    .O(_0335_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hae9cac6effe5fa3f)
  ) _0638_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [0]),
    .O(_0328_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3433754864)
  ) _0639_ (
    .I0(\Memory.0.2.DO_A [0]),
    .I1(DI_P[2]),
    .I2(\u_cpu.DIHOLD [2]),
    .I3(IO_Sel),
    .I4(RDY),
    .O(\u_cpu.DIMUX [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h2f)
  ) _0640_ (
    .I0(_0287_[3]),
    .I1(_0312_[2]),
    .I2(_0330_[2]),
    .O(AB[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0641_ (
    .I0(_0285_[0]),
    .I1(\u_cpu.AXYS[1] [5]),
    .O(_0287_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0642_ (
    .I0(_0282_[0]),
    .I1(\u_cpu.AXYS[0] [5]),
    .O(_0287_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0643_ (
    .I0(_0284_[0]),
    .I1(\u_cpu.AXYS[3] [5]),
    .O(_0287_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0644_ (
    .I0(_0283_[0]),
    .I1(\u_cpu.AXYS[2] [5]),
    .O(_0287_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000002a3f)
  ) _0645_ (
    .I0(_0329_[0]),
    .I1(_0016_[1]),
    .I2(\u_cpu.PC [5]),
    .I3(\u_cpu.ABL [5]),
    .I4(_0329_[4]),
    .I5(_0329_[5]),
    .O(_0330_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0646_ (
    .I0(_0328_[0]),
    .I1(\u_cpu.u_ALU8.OUT [5]),
    .O(_0329_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0647_ (
    .I0(_0311_[0]),
    .I1(\u_cpu.DIMUX [5]),
    .O(_0329_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h2f)
  ) _0648_ (
    .I0(_0286_[1]),
    .I1(_0312_[2]),
    .I2(_0332_[2]),
    .O(AB[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0649_ (
    .I0(_0284_[0]),
    .I1(\u_cpu.AXYS[3] [6]),
    .O(_0286_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0650_ (
    .I0(_0282_[0]),
    .I1(\u_cpu.AXYS[0] [6]),
    .O(_0286_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0651_ (
    .I0(_0285_[0]),
    .I1(\u_cpu.AXYS[1] [6]),
    .O(_0286_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0652_ (
    .I0(_0283_[0]),
    .I1(\u_cpu.AXYS[2] [6]),
    .O(_0286_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000008acf)
  ) _0653_ (
    .I0(_0329_[0]),
    .I1(_0311_[0]),
    .I2(\u_cpu.DIMUX [6]),
    .I3(\u_cpu.ABL [6]),
    .I4(_0331_[4]),
    .I5(_0331_[5]),
    .O(_0332_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0654_ (
    .I0(_0016_[1]),
    .I1(\u_cpu.PC [6]),
    .O(_0331_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0655_ (
    .I0(_0328_[0]),
    .I1(\u_cpu.u_ALU8.OUT [6]),
    .O(_0331_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h2f)
  ) _0656_ (
    .I0(_0289_[3]),
    .I1(_0312_[2]),
    .I2(_0334_[2]),
    .O(AB[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0657_ (
    .I0(_0285_[0]),
    .I1(\u_cpu.AXYS[1] [7]),
    .O(_0289_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0658_ (
    .I0(_0282_[0]),
    .I1(\u_cpu.AXYS[0] [7]),
    .O(_0289_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0659_ (
    .I0(_0284_[0]),
    .I1(\u_cpu.AXYS[3] [7]),
    .O(_0289_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0660_ (
    .I0(_0283_[0]),
    .I1(\u_cpu.AXYS[2] [7]),
    .O(_0289_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000000002a3f)
  ) _0661_ (
    .I0(_0329_[0]),
    .I1(_0016_[1]),
    .I2(\u_cpu.PC [7]),
    .I3(\u_cpu.ABL [7]),
    .I4(_0333_[4]),
    .I5(_0333_[5]),
    .O(_0334_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0662_ (
    .I0(_0328_[0]),
    .I1(\u_cpu.AN ),
    .O(_0333_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0663_ (
    .I0(_0311_[0]),
    .I1(\u_cpu.DIMUX [7]),
    .O(_0333_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h8f88ffffffffffff)
  ) _0664_ (
    .I0(_0016_[1]),
    .I1(\u_cpu.PC [8]),
    .I2(_0016_[5]),
    .I3(\u_cpu.DIMUX [0]),
    .I4(_0319_[4]),
    .I5(_0319_[5]),
    .O(AB[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfb3efcfbf5ffffff)
  ) _0665_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [3]),
    .O(_0319_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff03fffffff5f0ff)
  ) _0666_ (
    .I0(\u_cpu.u_ALU8.OUT [0]),
    .I1(\u_cpu.ABH [0]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [2]),
    .I5(\u_cpu.state [5]),
    .O(_0047_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf3fff030ff53ffff)
  ) _0667_ (
    .I0(\u_cpu.u_ALU8.OUT [0]),
    .I1(\u_cpu.ABH [0]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [2]),
    .I5(\u_cpu.state [5]),
    .O(_0048_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0668_ (
    .I0(_0047_),
    .I1(_0048_),
    .O(_0045_),
    .S(\u_cpu.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4294965247)
  ) _0669_ (
    .I0(\u_cpu.u_ALU8.OUT [0]),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [5]),
    .O(_0049_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hfffb)
  ) _0670_ (
    .I0(\u_cpu.state [0]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [5]),
    .O(_0050_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0671_ (
    .I0(_0049_),
    .I1(_0050_),
    .O(_0046_),
    .S(\u_cpu.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0672_ (
    .I0(_0045_),
    .I1(_0046_),
    .O(_0319_[4]),
    .S(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffffffffffb0)
  ) _0673_ (
    .I0(_0278_[1]),
    .I1(_0016_[2]),
    .I2(\u_cpu.ABH [1]),
    .I3(_0323_[3]),
    .I4(_0323_[4]),
    .I5(_0323_[5]),
    .O(AB[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0674_ (
    .I0(_0016_[1]),
    .I1(\u_cpu.PC [9]),
    .O(_0323_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0675_ (
    .I0(_0016_[5]),
    .I1(\u_cpu.DIMUX [1]),
    .O(_0323_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0676_ (
    .I0(_0322_[0]),
    .I1(\u_cpu.u_ALU8.OUT [1]),
    .O(_0323_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _0677_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [2]),
    .O(_0278_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffffffffffb0)
  ) _0678_ (
    .I0(_0278_[1]),
    .I1(_0016_[2]),
    .I2(\u_cpu.ABH [2]),
    .I3(_0324_[3]),
    .I4(_0324_[4]),
    .I5(_0324_[5]),
    .O(AB[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0679_ (
    .I0(_0016_[1]),
    .I1(\u_cpu.PC [10]),
    .O(_0324_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0680_ (
    .I0(_0016_[5]),
    .I1(\u_cpu.DIMUX [2]),
    .O(_0324_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0681_ (
    .I0(_0322_[0]),
    .I1(\u_cpu.u_ALU8.OUT [2]),
    .O(_0324_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffff888ffff)
  ) _0682_ (
    .I0(\u_cpu.PC [11]),
    .I1(_0016_[1]),
    .I2(_0278_[1]),
    .I3(\u_cpu.ABH [3]),
    .I4(_0325_[4]),
    .I5(_0325_[5]),
    .O(AB[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0683_ (
    .I0(_0016_[5]),
    .I1(\u_cpu.DIMUX [3]),
    .O(_0325_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hb0bb)
  ) _0684_ (
    .I0(_0016_[2]),
    .I1(\u_cpu.ABH [3]),
    .I2(_0322_[0]),
    .I3(\u_cpu.u_ALU8.OUT [3]),
    .O(_0325_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffff888ffff)
  ) _0685_ (
    .I0(\u_cpu.PC [13]),
    .I1(_0016_[1]),
    .I2(_0278_[1]),
    .I3(\u_cpu.ABH [5]),
    .I4(_0326_[4]),
    .I5(_0326_[5]),
    .O(AB[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0686_ (
    .I0(_0016_[5]),
    .I1(\u_cpu.DIMUX [5]),
    .O(_0326_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hb0bb)
  ) _0687_ (
    .I0(_0016_[2]),
    .I1(\u_cpu.ABH [5]),
    .I2(_0322_[0]),
    .I3(\u_cpu.u_ALU8.OUT [5]),
    .O(_0326_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf8)
  ) _0688_ (
    .I0(_0376_[0]),
    .I1(_0294_[0]),
    .I2(_0370_[5]),
    .O(_0434_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0689_ (
    .I0(_0280_[2]),
    .I1(_0294_[1]),
    .I2(_0280_[0]),
    .O(_0370_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0690_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [0]),
    .O(_0294_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _0691_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [3]),
    .O(_0280_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0692_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [4]),
    .O(_0294_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0693_ (
    .I0(reset),
    .I1(RDY),
    .I2(_0434_[2]),
    .O(_0179_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hf8)
  ) _0694_ (
    .I0(_0434_[2]),
    .I1(RDY),
    .I2(_0106_[4]),
    .O(_0178_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _0695_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [3]),
    .I5(RDY),
    .O(_0051_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0696_ (
    .I0(1'h0),
    .I1(_0051_),
    .O(_0106_[4]),
    .S(\u_cpu.state [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h4f)
  ) _0697_ (
    .I0(\u_cpu.NMI_1 ),
    .I1(NMI),
    .I2(_0435_[2]),
    .O(_0166_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h7)
  ) _0698_ (
    .I0(_0346_[3]),
    .I1(\u_cpu.NMI_edge ),
    .O(_0435_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0699_ (
    .I0(_0413_[0]),
    .I1(_0282_[0]),
    .I2(RDY),
    .O(_0171_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h70)
  ) _0700_ (
    .I0(\u_cpu.load_reg ),
    .I1(_0363_[5]),
    .I2(_0412_[2]),
    .O(_0413_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hdeeffdf3ffffffff)
  ) _0701_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [3]),
    .O(_0412_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hef000000efefefef)
  ) _0702_ (
    .I0(\u_cpu.clv ),
    .I1(\u_cpu.adc_sbc ),
    .I2(_0363_[5]),
    .I3(\u_cpu.bit_ins ),
    .I4(_0274_[0]),
    .I5(_0411_[1]),
    .O(_0177_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _0703_ (
    .I0(_0423_[0]),
    .I1(_0423_[1]),
    .O(_0424_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0704_ (
    .I0(_0413_[0]),
    .I1(_0284_[0]),
    .I2(RDY),
    .O(_0168_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0705_ (
    .I0(_0413_[0]),
    .I1(_0283_[0]),
    .I2(RDY),
    .O(_0169_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0706_ (
    .I0(_0413_[0]),
    .I1(_0285_[0]),
    .I2(RDY),
    .O(_0170_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4278124288)
  ) _0707_ (
    .I0(\u_cpu.plp ),
    .I1(\u_cpu.sed ),
    .I2(\u_cpu.cld ),
    .I3(_0367_[4]),
    .I4(_0096_[0]),
    .O(_0176_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hfff8)
  ) _0708_ (
    .I0(\u_cpu.shift ),
    .I1(_0377_[2]),
    .I2(_0367_[4]),
    .I3(_0436_[3]),
    .O(_0172_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000feff00000000)
  ) _0709_ (
    .I0(\u_cpu.plp ),
    .I1(\u_cpu.sec ),
    .I2(\u_cpu.clc ),
    .I3(_0342_[4]),
    .I4(\u_cpu.write_back ),
    .I5(_0096_[0]),
    .O(_0436_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h01)
  ) _0710_ (
    .I0(\u_cpu.adc_sbc ),
    .I1(\u_cpu.shift ),
    .I2(\u_cpu.compare ),
    .O(_0342_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0711_ (
    .I0(_0145_[5]),
    .I1(_0115_[4]),
    .O(_0360_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h8888f00000000000)
  ) _0712_ (
    .I0(\u_cpu.IRHOLD [5]),
    .I1(\u_cpu.IRHOLD [6]),
    .I2(\u_cpu.DIMUX [6]),
    .I3(\u_cpu.DIMUX [5]),
    .I4(\u_cpu.IRHOLD_valid ),
    .I5(_0052_[0]),
    .O(_0115_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0713_ (
    .I0(_0437_[0]),
    .I1(_0306_[0]),
    .O(_0195_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0714_ (
    .I0(_0414_[0]),
    .I1(_0096_[2]),
    .O(_0437_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0715_ (
    .I0(\u_cpu.IR [5]),
    .I1(_0301_[2]),
    .I2(_0132_[4]),
    .O(_0306_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0716_ (
    .I0(_0437_[0]),
    .I1(_0307_[0]),
    .O(_0194_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0717_ (
    .I0(\u_cpu.IR [5]),
    .I1(_0301_[2]),
    .I2(_0132_[4]),
    .O(_0307_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0718_ (
    .I0(_0305_[0]),
    .I1(_0305_[1]),
    .O(_0193_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0719_ (
    .I0(_0306_[0]),
    .I1(_0306_[1]),
    .O(_0192_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0720_ (
    .I0(\u_cpu.IR [7]),
    .I1(\u_cpu.IR [6]),
    .I2(_0096_[2]),
    .O(_0306_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0721_ (
    .I0(_0307_[0]),
    .I1(_0306_[1]),
    .O(_0191_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0722_ (
    .I0(_0306_[0]),
    .I1(_0308_[1]),
    .O(_0190_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0723_ (
    .I0(_0096_[2]),
    .I1(_0118_[4]),
    .O(_0308_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0724_ (
    .I0(_0145_[3]),
    .I1(_0305_[1]),
    .O(_0189_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0725_ (
    .I0(_0307_[0]),
    .I1(_0308_[1]),
    .O(_0188_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0726_ (
    .I0(\u_cpu.IR [6]),
    .I1(_0309_[1]),
    .O(_0187_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0727_ (
    .I0(\u_cpu.IR [5]),
    .I1(_0305_[1]),
    .I2(_0096_[3]),
    .O(_0309_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294934528)
  ) _0728_ (
    .I0(_0292_[1]),
    .I1(_0295_[2]),
    .I2(_0296_[0]),
    .I3(RDY),
    .I4(_0106_[4]),
    .O(_0196_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0729_ (
    .I0(_0310_[0]),
    .I1(RDY),
    .O(_0197_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffcc00000070000)
  ) _0730_ (
    .I0(\u_cpu.state [0]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [5]),
    .I5(\u_cpu.state [4]),
    .O(_0310_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000100000000)
  ) _0731_ (
    .I0(AB[2]),
    .I1(AB[5]),
    .I2(AB[6]),
    .I3(AB[7]),
    .I4(_0164_[3]),
    .I5(_0164_[5]),
    .O(_IO_Req)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'he0)
  ) _0732_ (
    .I0(AB[0]),
    .I1(AB[1]),
    .I2(AB[3]),
    .O(_0164_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _0733_ (
    .I0(AB[9]),
    .I1(AB[10]),
    .I2(AB[11]),
    .I3(AB[13]),
    .I4(AB[4]),
    .I5(_0327_[5]),
    .O(_0164_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h4000)
  ) _0734_ (
    .I0(AB[8]),
    .I1(AB[14]),
    .I2(AB[12]),
    .I3(AB[15]),
    .O(_0327_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0735_ (
    .I0(\u_cpu.u_ALU8.OUT [0]),
    .I1(\u_cpu.DIMUX [0]),
    .I2(_0118_[5]),
    .O(_0206_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0736_ (
    .I0(_0292_[2]),
    .I1(_0295_[2]),
    .I2(_0294_[0]),
    .O(_0118_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0737_ (
    .I0(_0240_[0]),
    .I1(\u_cpu.DIMUX [1]),
    .I2(_0118_[5]),
    .O(_0207_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0738_ (
    .I0(_0240_[1]),
    .I1(\u_cpu.DIMUX [2]),
    .I2(_0118_[5]),
    .O(_0208_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0739_ (
    .I0(_0240_[2]),
    .I1(\u_cpu.DIMUX [3]),
    .I2(_0118_[5]),
    .O(_0209_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0740_ (
    .I0(\u_cpu.u_ALU8.OUT [4]),
    .I1(\u_cpu.DIMUX [4]),
    .I2(_0118_[5]),
    .O(_0210_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0741_ (
    .I0(_0245_[0]),
    .I1(\u_cpu.DIMUX [5]),
    .I2(_0118_[5]),
    .O(_0211_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0742_ (
    .I0(_0245_[1]),
    .I1(\u_cpu.DIMUX [6]),
    .I2(_0118_[5]),
    .O(_0212_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _0743_ (
    .I0(_0245_[2]),
    .I1(\u_cpu.DIMUX [7]),
    .I2(_0118_[5]),
    .O(_0213_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffff80ffffffff)
  ) _0744_ (
    .I0(_0294_[0]),
    .I1(_0295_[2]),
    .I2(_0294_[1]),
    .I3(_0346_[3]),
    .I4(_0346_[4]),
    .I5(_0346_[5]),
    .O(\u_cpu.PC_inc )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h90)
  ) _0745_ (
    .I0(\u_cpu.u_ALU8.CO ),
    .I1(\u_cpu.backwards ),
    .I2(_0278_[1]),
    .O(_0346_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4159963132)
  ) _0746_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [2]),
    .O(_0053_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffcfcdffffcfff)
  ) _0747_ (
    .I0(_0052_[0]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [2]),
    .O(_0054_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0748_ (
    .I0(_0053_),
    .I1(_0054_),
    .O(_0346_[5]),
    .S(\u_cpu.state [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'hd8)
  ) _0749_ (
    .I0(_0055_[1]),
    .I1(\u_cpu.PC [1]),
    .I2(\u_cpu.u_ALU8.OUT [1]),
    .O(_0056_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h77775555f3fff000)
  ) _0750_ (
    .I0(_0055_[0]),
    .I1(_0055_[1]),
    .I2(\u_cpu.PC [1]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.u_ALU8.OUT [1]),
    .I5(_0055_[5]),
    .O(_0057_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0751_ (
    .I0(_0056_),
    .I1(_0057_),
    .O(\u_cpu.PC_temp [1]),
    .S(_0055_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd861270256)
  ) _0752_ (
    .I0(\u_cpu.ABL [1]),
    .I1(\u_cpu.PC [1]),
    .I2(\u_cpu.res ),
    .I3(_0052_[0]),
    .I4(_0232_[0]),
    .O(_0055_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000300000005)
  ) _0753_ (
    .I0(_0232_[0]),
    .I1(\u_cpu.state [0]),
    .I2(_0232_[4]),
    .I3(_0232_[3]),
    .I4(_0232_[2]),
    .I5(_0055_[5]),
    .O(_0055_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfdcfff3fffffffff)
  ) _0754_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [0]),
    .O(_0055_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'hd8)
  ) _0755_ (
    .I0(_0055_[1]),
    .I1(\u_cpu.PC [2]),
    .I2(\u_cpu.u_ALU8.OUT [2]),
    .O(_0059_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbbfbbbffaafaaaaa)
  ) _0756_ (
    .I0(_0058_[0]),
    .I1(_0055_[1]),
    .I2(\u_cpu.PC [2]),
    .I3(_0055_[5]),
    .I4(\u_cpu.state [0]),
    .I5(\u_cpu.u_ALU8.OUT [2]),
    .O(_0060_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0757_ (
    .I0(_0059_),
    .I1(_0060_),
    .O(\u_cpu.PC_temp [2]),
    .S(_0055_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000cfaf00000000)
  ) _0758_ (
    .I0(\u_cpu.ABL [2]),
    .I1(\u_cpu.PC [2]),
    .I2(_0232_[0]),
    .I3(_0052_[0]),
    .I4(_0440_[4]),
    .I5(_0055_[5]),
    .O(_0058_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h10)
  ) _0759_ (
    .I0(\u_cpu.res ),
    .I1(_0232_[0]),
    .I2(\u_cpu.NMI_edge ),
    .O(_0440_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'hd8)
  ) _0760_ (
    .I0(_0055_[1]),
    .I1(\u_cpu.PC [3]),
    .I2(\u_cpu.u_ALU8.OUT [3]),
    .O(_0062_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33330000fbfffaaa)
  ) _0761_ (
    .I0(_0055_[5]),
    .I1(_0055_[1]),
    .I2(\u_cpu.PC [3]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.u_ALU8.OUT [3]),
    .I5(_0061_[5]),
    .O(_0063_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0762_ (
    .I0(_0062_),
    .I1(_0063_),
    .O(\u_cpu.PC_temp [3]),
    .S(_0055_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h3500)
  ) _0763_ (
    .I0(\u_cpu.ABL [3]),
    .I1(\u_cpu.PC [3]),
    .I2(_0052_[0]),
    .I3(_0232_[0]),
    .O(_0061_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'hd8)
  ) _0764_ (
    .I0(_0055_[1]),
    .I1(\u_cpu.PC [4]),
    .I2(\u_cpu.u_ALU8.OUT [4]),
    .O(_0065_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33330000fbfffaaa)
  ) _0765_ (
    .I0(_0055_[5]),
    .I1(_0055_[1]),
    .I2(\u_cpu.PC [4]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.u_ALU8.OUT [4]),
    .I5(_0064_[5]),
    .O(_0066_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0766_ (
    .I0(_0065_),
    .I1(_0066_),
    .O(\u_cpu.PC_temp [4]),
    .S(_0055_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h3500)
  ) _0767_ (
    .I0(\u_cpu.ABL [4]),
    .I1(\u_cpu.PC [4]),
    .I2(_0052_[0]),
    .I3(_0232_[0]),
    .O(_0064_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'hd8)
  ) _0768_ (
    .I0(_0055_[1]),
    .I1(\u_cpu.PC [5]),
    .I2(\u_cpu.u_ALU8.OUT [5]),
    .O(_0068_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33330000fbfffaaa)
  ) _0769_ (
    .I0(_0055_[5]),
    .I1(_0055_[1]),
    .I2(\u_cpu.PC [5]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.u_ALU8.OUT [5]),
    .I5(_0067_[5]),
    .O(_0069_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0770_ (
    .I0(_0068_),
    .I1(_0069_),
    .O(\u_cpu.PC_temp [5]),
    .S(_0055_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h3500)
  ) _0771_ (
    .I0(\u_cpu.ABL [5]),
    .I1(\u_cpu.PC [5]),
    .I2(_0052_[0]),
    .I3(_0232_[0]),
    .O(_0067_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'hd8)
  ) _0772_ (
    .I0(_0055_[1]),
    .I1(\u_cpu.PC [6]),
    .I2(\u_cpu.u_ALU8.OUT [6]),
    .O(_0071_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33330000fbfffaaa)
  ) _0773_ (
    .I0(_0055_[5]),
    .I1(_0055_[1]),
    .I2(\u_cpu.PC [6]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.u_ALU8.OUT [6]),
    .I5(_0070_[5]),
    .O(_0072_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0774_ (
    .I0(_0071_),
    .I1(_0072_),
    .O(\u_cpu.PC_temp [6]),
    .S(_0055_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h3500)
  ) _0775_ (
    .I0(\u_cpu.ABL [6]),
    .I1(\u_cpu.PC [6]),
    .I2(_0052_[0]),
    .I3(_0232_[0]),
    .O(_0070_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'hd8)
  ) _0776_ (
    .I0(_0055_[1]),
    .I1(\u_cpu.PC [7]),
    .I2(\u_cpu.AN ),
    .O(_0074_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33330000fbfffaaa)
  ) _0777_ (
    .I0(_0055_[5]),
    .I1(_0055_[1]),
    .I2(\u_cpu.PC [7]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.AN ),
    .I5(_0073_[5]),
    .O(_0075_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0778_ (
    .I0(_0074_),
    .I1(_0075_),
    .O(\u_cpu.PC_temp [7]),
    .S(_0055_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h3500)
  ) _0779_ (
    .I0(\u_cpu.ABL [7]),
    .I1(\u_cpu.PC [7]),
    .I2(_0052_[0]),
    .I3(_0232_[0]),
    .O(_0073_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _0780_ (
    .I0(_0055_[1]),
    .I1(\u_cpu.DIMUX [0]),
    .I2(\u_cpu.PC [8]),
    .I3(_0390_[3]),
    .I4(_0444_[4]),
    .O(\u_cpu.PC_temp [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _0781_ (
    .I0(\u_cpu.ABH [0]),
    .I1(\u_cpu.PC [8]),
    .I2(_0443_[2]),
    .I3(_0052_[0]),
    .I4(_0232_[0]),
    .O(_0444_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _0782_ (
    .I0(\u_cpu.ABH [0]),
    .I1(\u_cpu.u_ALU8.OUT [0]),
    .I2(_0055_[5]),
    .I3(\u_cpu.state [0]),
    .I4(_0055_[6]),
    .O(_0443_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0783_ (
    .I0(_0055_[6]),
    .I1(_0055_[1]),
    .O(_0390_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _0784_ (
    .I0(_0055_[1]),
    .I1(\u_cpu.DIMUX [1]),
    .I2(\u_cpu.PC [9]),
    .I3(_0390_[3]),
    .I4(_0446_[4]),
    .O(\u_cpu.PC_temp [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _0785_ (
    .I0(\u_cpu.ABH [1]),
    .I1(\u_cpu.PC [9]),
    .I2(_0445_[2]),
    .I3(_0052_[0]),
    .I4(_0232_[0]),
    .O(_0446_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _0786_ (
    .I0(\u_cpu.ABH [1]),
    .I1(\u_cpu.u_ALU8.OUT [1]),
    .I2(_0055_[5]),
    .I3(\u_cpu.state [0]),
    .I4(_0055_[6]),
    .O(_0445_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _0787_ (
    .I0(_0055_[1]),
    .I1(\u_cpu.DIMUX [2]),
    .I2(\u_cpu.PC [10]),
    .I3(_0390_[3]),
    .I4(_0448_[4]),
    .O(\u_cpu.PC_temp [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _0788_ (
    .I0(\u_cpu.ABH [2]),
    .I1(\u_cpu.PC [10]),
    .I2(_0447_[2]),
    .I3(_0052_[0]),
    .I4(_0232_[0]),
    .O(_0448_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _0789_ (
    .I0(\u_cpu.ABH [2]),
    .I1(\u_cpu.u_ALU8.OUT [2]),
    .I2(_0055_[5]),
    .I3(\u_cpu.state [0]),
    .I4(_0055_[6]),
    .O(_0447_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _0790_ (
    .I0(_0055_[1]),
    .I1(\u_cpu.DIMUX [3]),
    .I2(\u_cpu.PC [11]),
    .I3(_0390_[3]),
    .I4(_0449_[4]),
    .O(\u_cpu.PC_temp [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _0791_ (
    .I0(\u_cpu.ABH [3]),
    .I1(\u_cpu.PC [11]),
    .I2(_0388_[2]),
    .I3(_0052_[0]),
    .I4(_0232_[0]),
    .O(_0449_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _0792_ (
    .I0(\u_cpu.ABH [3]),
    .I1(\u_cpu.u_ALU8.OUT [3]),
    .I2(_0055_[5]),
    .I3(\u_cpu.state [0]),
    .I4(_0055_[6]),
    .O(_0388_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _0793_ (
    .I0(_0055_[1]),
    .I1(\u_cpu.DIMUX [4]),
    .I2(\u_cpu.PC [12]),
    .I3(_0390_[3]),
    .I4(_0390_[4]),
    .O(\u_cpu.PC_temp [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _0794_ (
    .I0(\u_cpu.ABH [4]),
    .I1(\u_cpu.PC [12]),
    .I2(_0389_[2]),
    .I3(_0052_[0]),
    .I4(_0232_[0]),
    .O(_0390_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _0795_ (
    .I0(\u_cpu.ABH [4]),
    .I1(\u_cpu.u_ALU8.OUT [4]),
    .I2(_0055_[5]),
    .I3(\u_cpu.state [0]),
    .I4(_0055_[6]),
    .O(_0389_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _0796_ (
    .I0(_0055_[1]),
    .I1(\u_cpu.DIMUX [5]),
    .I2(\u_cpu.PC [13]),
    .I3(_0390_[3]),
    .I4(_0451_[4]),
    .O(\u_cpu.PC_temp [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _0797_ (
    .I0(\u_cpu.ABH [5]),
    .I1(\u_cpu.PC [13]),
    .I2(_0450_[2]),
    .I3(_0052_[0]),
    .I4(_0232_[0]),
    .O(_0451_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _0798_ (
    .I0(\u_cpu.ABH [5]),
    .I1(\u_cpu.u_ALU8.OUT [5]),
    .I2(_0055_[5]),
    .I3(\u_cpu.state [0]),
    .I4(_0055_[6]),
    .O(_0450_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _0799_ (
    .I0(_0055_[1]),
    .I1(\u_cpu.DIMUX [6]),
    .I2(\u_cpu.PC [14]),
    .I3(_0390_[3]),
    .I4(_0453_[4]),
    .O(\u_cpu.PC_temp [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _0800_ (
    .I0(\u_cpu.ABH [6]),
    .I1(\u_cpu.PC [14]),
    .I2(_0452_[2]),
    .I3(_0052_[0]),
    .I4(_0232_[0]),
    .O(_0453_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _0801_ (
    .I0(\u_cpu.ABH [6]),
    .I1(\u_cpu.u_ALU8.OUT [6]),
    .I2(_0055_[5]),
    .I3(\u_cpu.state [0]),
    .I4(_0055_[6]),
    .O(_0452_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294964292)
  ) _0802_ (
    .I0(_0055_[1]),
    .I1(\u_cpu.DIMUX [7]),
    .I2(\u_cpu.PC [15]),
    .I3(_0390_[3]),
    .I4(_0455_[4]),
    .O(\u_cpu.PC_temp [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3231772912)
  ) _0803_ (
    .I0(\u_cpu.ABH [7]),
    .I1(\u_cpu.PC [15]),
    .I2(_0454_[2]),
    .I3(_0052_[0]),
    .I4(_0232_[0]),
    .O(_0455_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4244242432)
  ) _0804_ (
    .I0(\u_cpu.ABH [7]),
    .I1(\u_cpu.AN ),
    .I2(_0055_[5]),
    .I3(\u_cpu.state [0]),
    .I4(_0055_[6]),
    .O(_0454_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0fff0fffccff55ff)
  ) _0805_ (
    .I0(_0076_[0]),
    .I1(_0076_[1]),
    .I2(_0076_[2]),
    .I3(_0076_[3]),
    .I4(_0076_[4]),
    .I5(_0076_[5]),
    .O(_0077_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0806_ (
    .I0(_0077_),
    .I1(1'h0),
    .O(\u_cpu.u_ALU8.temp_BI [0]),
    .S(_0076_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h4b)
  ) _0807_ (
    .I0(_0076_[3]),
    .I1(_0398_[0]),
    .I2(_0279_[2]),
    .O(_0076_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1996947456)
  ) _0808_ (
    .I0(\u_cpu.backwards ),
    .I1(_0278_[1]),
    .I2(\u_cpu.op [2]),
    .I3(_0275_[1]),
    .I4(_0278_[4]),
    .O(_0279_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0809_ (
    .I0(_0274_[0]),
    .I1(_0274_[1]),
    .O(_0275_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeffffefffffffff)
  ) _0810_ (
    .I0(\u_cpu.state [3]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [5]),
    .O(_0274_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffbf3f8ffff)
  ) _0811_ (
    .I0(\u_cpu.state [0]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [5]),
    .O(_0278_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0812_ (
    .I0(_0275_[1]),
    .I1(\u_cpu.op [3]),
    .O(_0076_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0777)
  ) _0813_ (
    .I0(_0276_[0]),
    .I1(\u_cpu.PC [0]),
    .I2(\u_cpu.DIMUX [0]),
    .I3(_0276_[3]),
    .O(_0398_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _0814_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [2]),
    .I5(\u_cpu.state [0]),
    .O(_0276_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hecefffffd2ec2315)
  ) _0815_ (
    .I0(\u_cpu.state [0]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [4]),
    .O(_0276_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4279238656)
  ) _0816_ (
    .I0(_0362_[0]),
    .I1(_0362_[1]),
    .I2(_0362_[2]),
    .I3(_0286_[4]),
    .I4(_0399_[4]),
    .O(_0076_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0817_ (
    .I0(_0285_[0]),
    .I1(\u_cpu.AXYS[1] [1]),
    .O(_0362_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0818_ (
    .I0(_0282_[0]),
    .I1(\u_cpu.AXYS[0] [1]),
    .O(_0362_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _0819_ (
    .I0(_0361_[0]),
    .I1(_0361_[1]),
    .O(_0362_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0bbb00000bbb0bbb)
  ) _0820_ (
    .I0(_0281_[0]),
    .I1(\u_cpu.u_ALU8.OUT [1]),
    .I2(_0278_[1]),
    .I3(\u_cpu.ABH [1]),
    .I4(_0281_[4]),
    .I5(\u_cpu.DIMUX [1]),
    .O(_0399_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h007f)
  ) _0821_ (
    .I0(_0280_[0]),
    .I1(_0280_[1]),
    .I2(_0280_[2]),
    .I3(_0276_[0]),
    .O(_0281_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfdd6fffdff3fffff)
  ) _0822_ (
    .I0(\u_cpu.state [0]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [3]),
    .O(_0281_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4025744295)
  ) _0823_ (
    .I0(\u_cpu.state [2]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [0]),
    .O(_0078_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffbf0f3c3fc)
  ) _0824_ (
    .I0(\u_cpu.load_only ),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [0]),
    .O(_0079_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0825_ (
    .I0(_0078_),
    .I1(_0079_),
    .O(_0286_[4]),
    .S(\u_cpu.state [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff000100000000)
  ) _0826_ (
    .I0(_0341_[0]),
    .I1(_0341_[2]),
    .I2(_0341_[3]),
    .I3(_0341_[1]),
    .I4(_0286_[4]),
    .I5(_0400_[5]),
    .O(_0076_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0827_ (
    .I0(_0283_[0]),
    .I1(\u_cpu.AXYS[2] [0]),
    .O(_0341_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0828_ (
    .I0(_0285_[0]),
    .I1(\u_cpu.AXYS[1] [0]),
    .O(_0341_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0bbb00000bbb0bbb)
  ) _0829_ (
    .I0(_0281_[0]),
    .I1(\u_cpu.u_ALU8.OUT [0]),
    .I2(_0278_[1]),
    .I3(\u_cpu.ABH [0]),
    .I4(_0281_[4]),
    .I5(\u_cpu.DIMUX [0]),
    .O(_0400_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0830_ (
    .I0(_0398_[0]),
    .I1(_0277_[1]),
    .O(_0076_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _0831_ (
    .I0(\u_cpu.op [0]),
    .I1(_0275_[1]),
    .O(_0277_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0832_ (
    .I0(_0275_[1]),
    .I1(\u_cpu.shift_right ),
    .O(_0076_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0140)
  ) _0833_ (
    .I0(_0275_[1]),
    .I1(_0398_[0]),
    .I2(\u_cpu.op [0]),
    .I3(\u_cpu.op [1]),
    .O(_0076_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0fff0fffccff55ff)
  ) _0834_ (
    .I0(_0080_[0]),
    .I1(_0080_[1]),
    .I2(_0080_[2]),
    .I3(_0076_[3]),
    .I4(_0076_[2]),
    .I5(_0076_[5]),
    .O(_0081_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0835_ (
    .I0(_0081_),
    .I1(1'h0),
    .O(\u_cpu.u_ALU8.temp_BI [1]),
    .S(_0080_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h4b)
  ) _0836_ (
    .I0(_0076_[3]),
    .I1(_0404_[1]),
    .I2(_0279_[2]),
    .O(_0080_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0777)
  ) _0837_ (
    .I0(_0276_[0]),
    .I1(\u_cpu.PC [1]),
    .I2(\u_cpu.DIMUX [1]),
    .I3(_0276_[3]),
    .O(_0404_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff000100000000)
  ) _0838_ (
    .I0(_0393_[0]),
    .I1(_0336_[0]),
    .I2(_0393_[2]),
    .I3(_0393_[3]),
    .I4(_0286_[4]),
    .I5(_0401_[5]),
    .O(_0080_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0bbb00000bbb0bbb)
  ) _0839_ (
    .I0(_0281_[0]),
    .I1(\u_cpu.u_ALU8.OUT [2]),
    .I2(_0278_[1]),
    .I3(\u_cpu.ABH [2]),
    .I4(_0281_[4]),
    .I5(\u_cpu.DIMUX [2]),
    .O(_0401_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0840_ (
    .I0(_0404_[1]),
    .I1(_0277_[1]),
    .O(_0080_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0140)
  ) _0841_ (
    .I0(_0275_[1]),
    .I1(_0404_[1]),
    .I2(\u_cpu.op [0]),
    .I3(\u_cpu.op [1]),
    .O(_0080_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0fff0fffccff55ff)
  ) _0842_ (
    .I0(_0082_[0]),
    .I1(_0082_[1]),
    .I2(_0082_[2]),
    .I3(_0076_[3]),
    .I4(_0080_[2]),
    .I5(_0076_[5]),
    .O(_0083_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0843_ (
    .I0(_0083_),
    .I1(1'h0),
    .O(\u_cpu.u_ALU8.temp_BI [2]),
    .S(_0082_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h4b)
  ) _0844_ (
    .I0(_0076_[3]),
    .I1(_0402_[1]),
    .I2(_0279_[2]),
    .O(_0082_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0777)
  ) _0845_ (
    .I0(_0276_[0]),
    .I1(\u_cpu.PC [2]),
    .I2(\u_cpu.DIMUX [2]),
    .I3(_0276_[3]),
    .O(_0402_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff000100000000)
  ) _0846_ (
    .I0(_0344_[0]),
    .I1(_0344_[2]),
    .I2(_0344_[3]),
    .I3(_0344_[1]),
    .I4(_0286_[4]),
    .I5(_0403_[5]),
    .O(_0082_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0847_ (
    .I0(_0283_[0]),
    .I1(\u_cpu.AXYS[2] [3]),
    .O(_0344_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0848_ (
    .I0(_0285_[0]),
    .I1(\u_cpu.AXYS[1] [3]),
    .O(_0344_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0bbb00000bbb0bbb)
  ) _0849_ (
    .I0(_0281_[0]),
    .I1(\u_cpu.u_ALU8.OUT [3]),
    .I2(_0278_[1]),
    .I3(\u_cpu.ABH [3]),
    .I4(_0281_[4]),
    .I5(\u_cpu.DIMUX [3]),
    .O(_0403_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0850_ (
    .I0(_0402_[1]),
    .I1(_0277_[1]),
    .O(_0082_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0140)
  ) _0851_ (
    .I0(_0275_[1]),
    .I1(_0402_[1]),
    .I2(\u_cpu.op [0]),
    .I3(\u_cpu.op [1]),
    .O(_0082_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0fff0fffccff55ff)
  ) _0852_ (
    .I0(_0084_[0]),
    .I1(_0084_[1]),
    .I2(_0084_[2]),
    .I3(_0076_[3]),
    .I4(_0082_[2]),
    .I5(_0076_[5]),
    .O(_0085_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0853_ (
    .I0(_0085_),
    .I1(1'h0),
    .O(\u_cpu.u_ALU8.temp_BI [3]),
    .S(_0084_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h4b)
  ) _0854_ (
    .I0(_0076_[3]),
    .I1(_0431_[1]),
    .I2(_0279_[2]),
    .O(_0084_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0777)
  ) _0855_ (
    .I0(_0276_[0]),
    .I1(\u_cpu.PC [3]),
    .I2(\u_cpu.DIMUX [3]),
    .I3(_0276_[3]),
    .O(_0431_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4279238656)
  ) _0856_ (
    .I0(_0378_[0]),
    .I1(_0378_[1]),
    .I2(_0378_[2]),
    .I3(_0286_[4]),
    .I4(_0425_[4]),
    .O(_0084_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0777)
  ) _0857_ (
    .I0(\u_cpu.AXYS[0] [4]),
    .I1(_0282_[0]),
    .I2(_0285_[0]),
    .I3(\u_cpu.AXYS[1] [4]),
    .O(_0378_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0bbb00000bbb0bbb)
  ) _0858_ (
    .I0(_0281_[0]),
    .I1(\u_cpu.u_ALU8.OUT [4]),
    .I2(_0278_[1]),
    .I3(\u_cpu.ABH [4]),
    .I4(_0281_[4]),
    .I5(\u_cpu.DIMUX [4]),
    .O(_0425_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0859_ (
    .I0(_0431_[1]),
    .I1(_0277_[1]),
    .O(_0084_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0140)
  ) _0860_ (
    .I0(_0275_[1]),
    .I1(_0431_[1]),
    .I2(\u_cpu.op [0]),
    .I3(\u_cpu.op [1]),
    .O(_0084_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0fff0fffccff55ff)
  ) _0861_ (
    .I0(_0086_[0]),
    .I1(_0086_[1]),
    .I2(_0086_[2]),
    .I3(_0076_[3]),
    .I4(_0084_[2]),
    .I5(_0076_[5]),
    .O(_0087_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0862_ (
    .I0(_0087_),
    .I1(1'h0),
    .O(\u_cpu.u_ALU8.temp_BI [4]),
    .S(_0086_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h4b)
  ) _0863_ (
    .I0(_0076_[3]),
    .I1(_0277_[0]),
    .I2(_0279_[2]),
    .O(_0086_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0777)
  ) _0864_ (
    .I0(_0276_[0]),
    .I1(\u_cpu.PC [4]),
    .I2(\u_cpu.DIMUX [4]),
    .I3(_0276_[3]),
    .O(_0277_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff000100000000)
  ) _0865_ (
    .I0(_0287_[0]),
    .I1(_0287_[1]),
    .I2(_0287_[2]),
    .I3(_0287_[3]),
    .I4(_0286_[4]),
    .I5(_0287_[5]),
    .O(_0086_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0bbb00000bbb0bbb)
  ) _0866_ (
    .I0(_0281_[0]),
    .I1(\u_cpu.u_ALU8.OUT [5]),
    .I2(_0278_[1]),
    .I3(\u_cpu.ABH [5]),
    .I4(_0281_[4]),
    .I5(\u_cpu.DIMUX [5]),
    .O(_0287_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0867_ (
    .I0(_0277_[0]),
    .I1(_0277_[1]),
    .O(_0086_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0140)
  ) _0868_ (
    .I0(_0275_[1]),
    .I1(_0277_[0]),
    .I2(\u_cpu.op [0]),
    .I3(\u_cpu.op [1]),
    .O(_0086_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0fff0fffccff55ff)
  ) _0869_ (
    .I0(_0088_[0]),
    .I1(_0088_[1]),
    .I2(_0088_[2]),
    .I3(_0076_[3]),
    .I4(_0086_[2]),
    .I5(_0076_[5]),
    .O(_0089_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0870_ (
    .I0(_0089_),
    .I1(1'h0),
    .O(\u_cpu.u_ALU8.temp_BI [5]),
    .S(_0088_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h4b)
  ) _0871_ (
    .I0(_0076_[3]),
    .I1(_0279_[1]),
    .I2(_0279_[2]),
    .O(_0088_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0777)
  ) _0872_ (
    .I0(_0276_[0]),
    .I1(\u_cpu.PC [5]),
    .I2(\u_cpu.DIMUX [5]),
    .I3(_0276_[3]),
    .O(_0279_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffff000100000000)
  ) _0873_ (
    .I0(_0286_[0]),
    .I1(_0286_[1]),
    .I2(_0286_[2]),
    .I3(_0286_[3]),
    .I4(_0286_[4]),
    .I5(_0286_[5]),
    .O(_0088_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0bbb00000bbb0bbb)
  ) _0874_ (
    .I0(_0281_[0]),
    .I1(\u_cpu.u_ALU8.OUT [6]),
    .I2(_0278_[1]),
    .I3(\u_cpu.ABH [6]),
    .I4(_0281_[4]),
    .I5(\u_cpu.DIMUX [6]),
    .O(_0286_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0875_ (
    .I0(_0279_[1]),
    .I1(_0277_[1]),
    .O(_0088_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0140)
  ) _0876_ (
    .I0(_0275_[1]),
    .I1(_0279_[1]),
    .I2(\u_cpu.op [0]),
    .I3(\u_cpu.op [1]),
    .O(_0088_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0fff0ffccff55ff)
  ) _0877_ (
    .I0(_0090_[0]),
    .I1(_0090_[1]),
    .I2(\u_cpu.u_ALU8.AI [7]),
    .I3(_0076_[3]),
    .I4(_0088_[2]),
    .I5(_0076_[5]),
    .O(_0091_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0878_ (
    .I0(_0091_),
    .I1(1'h0),
    .O(\u_cpu.u_ALU8.temp_BI [6]),
    .S(_0090_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h4b)
  ) _0879_ (
    .I0(_0076_[3]),
    .I1(_0288_[1]),
    .I2(_0279_[2]),
    .O(_0090_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0777)
  ) _0880_ (
    .I0(_0276_[0]),
    .I1(\u_cpu.PC [6]),
    .I2(\u_cpu.DIMUX [6]),
    .I3(_0276_[3]),
    .O(_0288_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000fffeffffffff)
  ) _0881_ (
    .I0(_0289_[0]),
    .I1(_0289_[1]),
    .I2(_0289_[2]),
    .I3(_0289_[3]),
    .I4(_0286_[4]),
    .I5(_0289_[5]),
    .O(\u_cpu.u_ALU8.AI [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0bbb00000bbb0bbb)
  ) _0882_ (
    .I0(_0281_[0]),
    .I1(\u_cpu.AN ),
    .I2(_0278_[1]),
    .I3(\u_cpu.ABH [7]),
    .I4(_0281_[4]),
    .I5(\u_cpu.DIMUX [7]),
    .O(_0289_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0883_ (
    .I0(_0288_[1]),
    .I1(_0277_[1]),
    .O(_0090_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0140)
  ) _0884_ (
    .I0(_0275_[1]),
    .I1(_0288_[1]),
    .I2(\u_cpu.op [0]),
    .I3(\u_cpu.op [1]),
    .O(_0090_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0fff0fff33ffaaff)
  ) _0885_ (
    .I0(_0092_[0]),
    .I1(_0092_[1]),
    .I2(_0092_[2]),
    .I3(_0076_[3]),
    .I4(\u_cpu.u_ALU8.AI [7]),
    .I5(_0076_[5]),
    .O(_0093_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0886_ (
    .I0(_0093_),
    .I1(1'h0),
    .O(\u_cpu.u_ALU8.temp_BI [7]),
    .S(_0092_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h4b)
  ) _0887_ (
    .I0(_0076_[3]),
    .I1(_0347_[0]),
    .I2(_0279_[2]),
    .O(_0092_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0777)
  ) _0888_ (
    .I0(_0276_[0]),
    .I1(\u_cpu.PC [7]),
    .I2(\u_cpu.DIMUX [7]),
    .I3(_0276_[3]),
    .O(_0347_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _0889_ (
    .I0(_0350_[0]),
    .I1(_0350_[1]),
    .O(_0092_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000000000007f)
  ) _0890_ (
    .I0(_0294_[0]),
    .I1(_0280_[0]),
    .I2(_0292_[2]),
    .I3(_0104_[0]),
    .I4(_0348_[4]),
    .I5(_0348_[5]),
    .O(_0350_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0891_ (
    .I0(_0292_[0]),
    .I1(_0292_[1]),
    .I2(_0280_[1]),
    .O(_0104_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd15728708)
  ) _0892_ (
    .I0(\u_cpu.shift ),
    .I1(\u_cpu.inc ),
    .I2(\u_cpu.C ),
    .I3(_0274_[1]),
    .I4(\u_cpu.rotate ),
    .O(_0348_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfff100f000000000)
  ) _0893_ (
    .I0(\u_cpu.shift ),
    .I1(\u_cpu.load_only ),
    .I2(\u_cpu.compare ),
    .I3(\u_cpu.rotate ),
    .I4(\u_cpu.C ),
    .I5(_0274_[0]),
    .O(_0348_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffff0ffff7ff)
  ) _0894_ (
    .I0(\u_cpu.u_ALU8.CO ),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [4]),
    .O(_0094_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfcfffffdffff0d3f)
  ) _0895_ (
    .I0(\u_cpu.u_ALU8.CO ),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [1]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [4]),
    .O(_0095_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0896_ (
    .I0(_0094_),
    .I1(_0095_),
    .O(_0350_[1]),
    .S(\u_cpu.state [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0897_ (
    .I0(_0347_[0]),
    .I1(_0277_[1]),
    .O(_0092_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0140)
  ) _0898_ (
    .I0(_0275_[1]),
    .I1(_0347_[0]),
    .I2(\u_cpu.op [0]),
    .I3(\u_cpu.op [1]),
    .O(_0092_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3484356367)
  ) _0899_ (
    .I0(\vectOut[2] [0]),
    .I1(\vectOut[3] ),
    .I2(_0387_[2]),
    .I3(_0290_[5]),
    .I4(_0387_[4]),
    .O(_0259_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h055503330fff0fff)
  ) _0900_ (
    .I0(\vectOut[1] [0]),
    .I1(\vectOut[0] [0]),
    .I2(_0290_[3]),
    .I3(\vectOut[4] [0]),
    .I4(_0290_[5]),
    .I5(_0351_[5]),
    .O(_0387_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _0901_ (
    .I0(_0290_[3]),
    .I1(_0290_[4]),
    .O(_0351_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0902_ (
    .I0(_0290_[3]),
    .I1(_0290_[4]),
    .O(_0387_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffff33ff0fff55)
  ) _0903_ (
    .I0(\vectOut[0] [1]),
    .I1(\vectOut[1] [1]),
    .I2(\vectOut[2] [1]),
    .I3(_0290_[3]),
    .I4(_0290_[4]),
    .I5(_0290_[5]),
    .O(_0349_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffff33ff0fff55)
  ) _0904_ (
    .I0(\vectOut[0] [2]),
    .I1(\vectOut[1] [2]),
    .I2(\vectOut[2] [2]),
    .I3(_0290_[3]),
    .I4(_0290_[4]),
    .I5(_0290_[5]),
    .O(_0420_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffff33ff0fff55)
  ) _0905_ (
    .I0(\vectOut[0] [3]),
    .I1(\vectOut[1] [3]),
    .I2(\vectOut[2] [3]),
    .I3(_0290_[3]),
    .I4(_0290_[4]),
    .I5(_0290_[5]),
    .O(_0359_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffff33ff0fff55)
  ) _0906_ (
    .I0(\vectOut[0] [4]),
    .I1(\vectOut[1] [4]),
    .I2(\vectOut[2] [4]),
    .I3(_0290_[3]),
    .I4(_0290_[4]),
    .I5(_0290_[5]),
    .O(_0366_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffff33ff0fff55)
  ) _0907_ (
    .I0(\vectOut[0] [5]),
    .I1(\vectOut[1] [5]),
    .I2(\vectOut[2] [5]),
    .I3(_0290_[3]),
    .I4(_0290_[4]),
    .I5(_0290_[5]),
    .O(_0365_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffff33ff0fff55)
  ) _0908_ (
    .I0(\vectOut[0] [6]),
    .I1(\vectOut[1] [6]),
    .I2(\vectOut[2] [6]),
    .I3(_0290_[3]),
    .I4(_0290_[4]),
    .I5(_0290_[5]),
    .O(_0395_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffff33ff0fff55)
  ) _0909_ (
    .I0(\vectOut[0] [7]),
    .I1(\vectOut[1] [7]),
    .I2(\vectOut[2] [7]),
    .I3(_0290_[3]),
    .I4(_0290_[4]),
    .I5(_0290_[5]),
    .O(_0291_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbfffffffffffffff)
  ) _0910_ (
    .I0(_0372_[0]),
    .I1(_0355_[0]),
    .I2(_0372_[2]),
    .I3(_0372_[3]),
    .I4(_0372_[4]),
    .I5(_0372_[5]),
    .O(_0258_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h1)
  ) _0911_ (
    .I0(_0096_[5]),
    .O(_0097_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd2147483647)
  ) _0912_ (
    .I0(_0096_[0]),
    .I1(_0096_[1]),
    .I2(_0096_[2]),
    .I3(_0096_[3]),
    .I4(_0096_[4]),
    .O(_0098_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0913_ (
    .I0(_0097_),
    .I1(_0098_),
    .O(_0372_[5]),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0914_ (
    .I0(_0280_[2]),
    .I1(_0294_[2]),
    .I2(_0294_[1]),
    .O(_0096_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h07770000ffff0000)
  ) _0915_ (
    .I0(_0096_[4]),
    .I1(_0353_[1]),
    .I2(_0132_[4]),
    .I3(_0145_[5]),
    .I4(_0353_[4]),
    .I5(_0353_[5]),
    .O(_0355_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0d00)
  ) _0916_ (
    .I0(_0041_[5]),
    .I1(_0041_[4]),
    .I2(_0297_[2]),
    .I3(_0052_[0]),
    .O(_0353_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hd0)
  ) _0917_ (
    .I0(_0106_[3]),
    .I1(_0106_[2]),
    .I2(_0106_[4]),
    .O(_0353_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h2)
  ) _0918_ (
    .I0(_0099_[3]),
    .O(_0100_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f000400ff00cc00)
  ) _0919_ (
    .I0(_0099_[0]),
    .I1(_0099_[1]),
    .I2(_0099_[2]),
    .I3(_0099_[3]),
    .I4(\u_cpu.write_back ),
    .I5(_0099_[5]),
    .O(_0101_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0920_ (
    .I0(_0100_),
    .I1(_0101_),
    .O(_0353_[4]),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _0921_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [0]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [2]),
    .I5(\u_cpu.state [4]),
    .O(_0099_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000000)
  ) _0922_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [0]),
    .O(_0099_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf7ffeffefffeffff)
  ) _0923_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [2]),
    .I5(\u_cpu.state [0]),
    .O(_0099_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h1)
  ) _0924_ (
    .I0(\u_cpu.u_ALU8.CO ),
    .I1(\u_cpu.store ),
    .O(_0099_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4261412863)
  ) _0925_ (
    .I0(\u_cpu.state [0]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [1]),
    .I3(RDY),
    .I4(\u_cpu.state [4]),
    .O(_0102_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfcfdffffb3f5ffff)
  ) _0926_ (
    .I0(\u_cpu.state [0]),
    .I1(\u_cpu.state [5]),
    .I2(\u_cpu.state [1]),
    .I3(RDY),
    .I4(\u_cpu.state [2]),
    .I5(\u_cpu.state [4]),
    .O(_0103_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0927_ (
    .I0(_0102_),
    .I1(_0103_),
    .O(_0099_[3]),
    .S(\u_cpu.state [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0305000000000000)
  ) _0928_ (
    .I0(_0104_[0]),
    .I1(_0104_[1]),
    .I2(_0104_[2]),
    .I3(RDY),
    .I4(_0104_[4]),
    .I5(_0104_[5]),
    .O(_0105_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0929_ (
    .I0(1'h0),
    .I1(_0105_),
    .O(_0372_[2]),
    .S(_0104_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0930_ (
    .I0(_0292_[0]),
    .I1(_0292_[1]),
    .I2(_0292_[2]),
    .O(_0104_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h4f44ffffffffffff)
  ) _0931_ (
    .I0(_0041_[7]),
    .I1(_0041_[6]),
    .I2(_0106_[2]),
    .I3(_0106_[3]),
    .I4(_0106_[4]),
    .I5(_0041_[3]),
    .O(_0109_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0932_ (
    .I0(_0109_),
    .I1(1'h1),
    .O(_0107_),
    .S(_0041_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0933_ (
    .I0(1'h0),
    .I1(1'h0),
    .O(_0108_),
    .S(_0041_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0934_ (
    .I0(_0107_),
    .I1(_0108_),
    .O(_0104_[4]),
    .S(_0106_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h1000000000000000)
  ) _0935_ (
    .I0(RDY),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [5]),
    .O(_0110_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0936_ (
    .I0(1'h0),
    .I1(_0110_),
    .O(_0106_[7]),
    .S(\u_cpu.state [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000f77f00000000)
  ) _0937_ (
    .I0(RDY),
    .I1(_0278_[1]),
    .I2(\u_cpu.u_ALU8.CO ),
    .I3(\u_cpu.backwards ),
    .I4(_0293_[4]),
    .I5(_0293_[5]),
    .O(_0104_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hebffffffffffffff)
  ) _0938_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [0]),
    .I2(RDY),
    .I3(\u_cpu.state [2]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [4]),
    .O(_0293_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0002030000000000)
  ) _0939_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [0]),
    .I4(RDY),
    .I5(\u_cpu.state [2]),
    .O(_0111_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0940_ (
    .I0(1'h0),
    .I1(_0111_),
    .O(_0293_[4]),
    .S(\u_cpu.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd15763456)
  ) _0941_ (
    .I0(_0280_[1]),
    .I1(_0280_[2]),
    .I2(\u_cpu.write_back ),
    .I3(_0099_[1]),
    .I4(RDY),
    .O(_0104_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffaceeaceeffff)
  ) _0942_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [4]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [0]),
    .I5(RDY),
    .O(_0112_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0943_ (
    .I0(1'h1),
    .I1(_0112_),
    .O(_0104_[5]),
    .S(\u_cpu.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbfff0000bfffbfff)
  ) _0944_ (
    .I0(\u_cpu.IR [5]),
    .I1(_0305_[1]),
    .I2(_0106_[4]),
    .I3(_0096_[3]),
    .I4(RDY),
    .I5(_0370_[5]),
    .O(_0372_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000007fff0000)
  ) _0945_ (
    .I0(_0096_[4]),
    .I1(_0301_[2]),
    .I2(_0106_[4]),
    .I3(_0096_[2]),
    .I4(_0371_[4]),
    .I5(_0371_[5]),
    .O(_0372_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _0946_ (
    .I0(RDY),
    .I1(_0276_[0]),
    .O(_0371_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT4 #(
    .INIT(16'hfeef)
  ) _0947_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [0]),
    .I3(RDY),
    .O(_0113_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffeeffeefffff)
  ) _0948_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [0]),
    .I3(RDY),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [4]),
    .O(_0114_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0949_ (
    .I0(_0113_),
    .I1(_0114_),
    .O(_0371_[4]),
    .S(\u_cpu.state [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000ff0080808080)
  ) _0950_ (
    .I0(_0294_[0]),
    .I1(_0294_[1]),
    .I2(_0294_[2]),
    .I3(_0099_[2]),
    .I4(_0099_[5]),
    .I5(RDY),
    .O(_0372_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h7f)
  ) _0951_ (
    .I0(_0375_[3]),
    .I1(_0372_[2]),
    .I2(_0358_[0]),
    .O(_0258_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2147483648)
  ) _0952_ (
    .I0(_0355_[1]),
    .I1(_0355_[2]),
    .I2(_0374_[2]),
    .I3(_0355_[3]),
    .I4(_0374_[4]),
    .O(_0375_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h1)
  ) _0953_ (
    .I0(_0115_[5]),
    .O(_0116_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd2147483647)
  ) _0954_ (
    .I0(_0096_[0]),
    .I1(_0096_[2]),
    .I2(_0096_[3]),
    .I3(_0096_[4]),
    .I4(_0115_[4]),
    .O(_0117_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0955_ (
    .I0(_0116_),
    .I1(_0117_),
    .O(_0355_[1]),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0956_ (
    .I0(_0280_[2]),
    .I1(_0292_[2]),
    .I2(_0295_[2]),
    .O(_0115_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h1)
  ) _0957_ (
    .I0(_0118_[5]),
    .O(_0119_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd2147483647)
  ) _0958_ (
    .I0(_0096_[0]),
    .I1(_0118_[1]),
    .I2(_0096_[2]),
    .I3(_0096_[4]),
    .I4(_0118_[4]),
    .O(_0120_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0959_ (
    .I0(_0119_),
    .I1(_0120_),
    .O(_0355_[2]),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7fffffff00000000)
  ) _0960_ (
    .I0(_0096_[2]),
    .I1(_0096_[3]),
    .I2(_0368_[4]),
    .I3(_0106_[4]),
    .I4(_0096_[1]),
    .I5(_0373_[5]),
    .O(_0374_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h1000)
  ) _0961_ (
    .I0(_0041_[7]),
    .I1(_0041_[2]),
    .I2(_0041_[6]),
    .I3(_0041_[3]),
    .O(_0368_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffffffffffbfff)
  ) _0962_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [3]),
    .I5(RDY),
    .O(_0121_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfeefffffffffffff)
  ) _0963_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [3]),
    .I5(RDY),
    .O(_0122_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0964_ (
    .I0(_0121_),
    .I1(_0122_),
    .O(_0373_[5]),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000153f00000000)
  ) _0965_ (
    .I0(_0305_[1]),
    .I1(_0354_[1]),
    .I2(_0353_[5]),
    .I3(_0354_[3]),
    .I4(_0354_[4]),
    .I5(_0354_[5]),
    .O(_0355_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hb0bb0000b0bbb0bb)
  ) _0966_ (
    .I0(_0041_[0]),
    .I1(_0041_[1]),
    .I2(_0041_[2]),
    .I3(_0041_[3]),
    .I4(_0041_[7]),
    .I5(_0041_[6]),
    .O(_0125_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0967_ (
    .I0(1'h0),
    .I1(_0125_),
    .O(_0123_),
    .S(_0041_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0968_ (
    .I0(1'h0),
    .I1(1'h0),
    .O(_0124_),
    .S(_0041_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0969_ (
    .I0(_0123_),
    .I1(_0124_),
    .O(_0354_[1]),
    .S(_0041_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h4000)
  ) _0970_ (
    .I0(RDY),
    .I1(_0292_[2]),
    .I2(_0294_[0]),
    .I3(_0292_[0]),
    .O(_0354_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h080d000000000000)
  ) _0971_ (
    .I0(_0106_[3]),
    .I1(_0106_[2]),
    .I2(_0298_[2]),
    .I3(_0298_[3]),
    .I4(_0297_[2]),
    .I5(_0106_[4]),
    .O(_0354_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffdffffffffcfff)
  ) _0972_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [4]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [2]),
    .I4(RDY),
    .I5(\u_cpu.state [0]),
    .O(_0126_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0973_ (
    .I0(1'h1),
    .I1(_0126_),
    .O(_0354_[5]),
    .S(\u_cpu.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00005ff533333333)
  ) _0974_ (
    .I0(_0276_[0]),
    .I1(_0299_[1]),
    .I2(_0299_[2]),
    .I3(\u_cpu.cond_code [0]),
    .I4(_0096_[5]),
    .I5(RDY),
    .O(_0374_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0975_ (
    .I0(\u_cpu.state [4]),
    .I1(_0292_[2]),
    .I2(_0294_[2]),
    .O(_0299_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0ccccff00aaaa)
  ) _0976_ (
    .I0(\u_cpu.N ),
    .I1(\u_cpu.V ),
    .I2(\u_cpu.Z ),
    .I3(\u_cpu.C ),
    .I4(\u_cpu.cond_code [2]),
    .I5(\u_cpu.cond_code [1]),
    .O(_0299_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1077965632)
  ) _0977_ (
    .I0(_0354_[1]),
    .I1(_0356_[1]),
    .I2(_0357_[2]),
    .I3(_0357_[3]),
    .I4(_0357_[4]),
    .O(_0358_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h4000)
  ) _0978_ (
    .I0(RDY),
    .I1(_0280_[0]),
    .I2(_0294_[0]),
    .I3(_0292_[2]),
    .O(_0357_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0979_ (
    .I0(1'h1),
    .I1(1'h1),
    .O(_0127_),
    .S(_0041_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff0f2202ff0fff0f)
  ) _0980_ (
    .I0(_0041_[1]),
    .I1(_0041_[0]),
    .I2(_0041_[3]),
    .I3(_0041_[2]),
    .I4(_0041_[4]),
    .I5(_0041_[5]),
    .O(_0129_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0981_ (
    .I0(_0129_),
    .I1(1'h1),
    .O(_0128_),
    .S(_0041_[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _0982_ (
    .I0(_0127_),
    .I1(_0128_),
    .O(_0357_[2]),
    .S(_0041_[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _0983_ (
    .I0(_0106_[2]),
    .I1(_0106_[3]),
    .I2(_0106_[4]),
    .O(_0356_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffffff8ffff)
  ) _0984_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [1]),
    .I5(RDY),
    .O(_0130_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffff9ffffffff)
  ) _0985_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [3]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [1]),
    .I5(RDY),
    .O(_0131_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _0986_ (
    .I0(_0130_),
    .I1(_0131_),
    .O(_0357_[3]),
    .S(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hefffffffffffffff)
  ) _0987_ (
    .I0(_0422_[0]),
    .I1(_0422_[1]),
    .I2(_0422_[2]),
    .I3(_0422_[3]),
    .I4(_0422_[4]),
    .I5(_0422_[5]),
    .O(_0258_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0988_ (
    .I0(_0374_[2]),
    .I1(_0355_[3]),
    .I2(_0374_[4]),
    .O(_0422_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h8f00)
  ) _0989_ (
    .I0(_0419_[0]),
    .I1(_0369_[1]),
    .I2(RDY),
    .I3(_0096_[0]),
    .O(_0422_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd284229631)
  ) _0990_ (
    .I0(_0118_[1]),
    .I1(_0368_[1]),
    .I2(_0368_[2]),
    .I3(_0096_[2]),
    .I4(_0368_[4]),
    .O(_0369_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h9caf)
  ) _0991_ (
    .I0(_0041_[4]),
    .I1(_0041_[0]),
    .I2(_0041_[5]),
    .I3(_0041_[1]),
    .O(_0368_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0d11)
  ) _0992_ (
    .I0(_0145_[5]),
    .I1(_0096_[2]),
    .I2(_0301_[2]),
    .I3(_0379_[2]),
    .O(_0419_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h10)
  ) _0993_ (
    .I0(_0276_[0]),
    .I1(_0346_[4]),
    .I2(_0421_[2]),
    .O(_0422_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h666feeef777fffff)
  ) _0994_ (
    .I0(_0280_[1]),
    .I1(_0295_[2]),
    .I2(_0294_[0]),
    .I3(_0280_[2]),
    .I4(RDY),
    .I5(\u_cpu.state [2]),
    .O(_0421_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0995_ (
    .I0(_0355_[0]),
    .I1(_0418_[1]),
    .I2(_0372_[5]),
    .O(_0422_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd889192448)
  ) _0996_ (
    .I0(_0104_[0]),
    .I1(_0104_[1]),
    .I2(RDY),
    .I3(_0104_[4]),
    .I4(_0104_[6]),
    .O(_0418_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _0997_ (
    .I0(_0302_[0]),
    .I1(_0302_[1]),
    .I2(_0302_[2]),
    .O(_0422_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h7fff)
  ) _0998_ (
    .I0(_0096_[2]),
    .I1(_0096_[4]),
    .I2(_0301_[2]),
    .I3(_0106_[4]),
    .O(_0302_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT1 #(
    .INIT(2'h2)
  ) _0999_ (
    .I0(_0132_[3]),
    .O(_0133_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0b00ff00ff00ff00)
  ) _1000_ (
    .I0(_0096_[3]),
    .I1(_0096_[2]),
    .I2(_0132_[2]),
    .I3(_0132_[3]),
    .I4(_0132_[4]),
    .I5(_0096_[0]),
    .O(_0134_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1001_ (
    .I0(_0133_),
    .I1(_0134_),
    .O(_0302_[1]),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1157566223)
  ) _1002_ (
    .I0(\u_cpu.write_back ),
    .I1(_0099_[5]),
    .I2(_0300_[2]),
    .I3(_0099_[0]),
    .I4(RDY),
    .O(_0132_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd65536)
  ) _1003_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [3]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [2]),
    .O(_0300_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd2139029759)
  ) _1004_ (
    .I0(_0294_[0]),
    .I1(_0280_[1]),
    .I2(_0280_[0]),
    .I3(_0099_[2]),
    .I4(RDY),
    .O(_0302_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h011000c000001500)
  ) _1005_ (
    .I0(\u_cpu.state [4]),
    .I1(\u_cpu.state [1]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [5]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [0]),
    .O(_0135_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1006_ (
    .I0(1'h0),
    .I1(_0135_),
    .O(_0422_[1]),
    .S(RDY)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h40000000ffffffff)
  ) _1007_ (
    .I0(_0258_[0]),
    .I1(_0375_[1]),
    .I2(_0375_[2]),
    .I3(_0375_[3]),
    .I4(_0302_[1]),
    .I5(_0375_[5]),
    .O(_0258_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _1008_ (
    .I0(_0358_[0]),
    .I1(_0358_[1]),
    .I2(_0302_[2]),
    .O(_0375_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd117899383)
  ) _1009_ (
    .I0(_0356_[0]),
    .I1(_0356_[1]),
    .I2(_0104_[0]),
    .I3(_0356_[3]),
    .I4(RDY),
    .O(_0358_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _1010_ (
    .I0(_0296_[0]),
    .I1(_0280_[0]),
    .I2(\u_cpu.state [4]),
    .O(_0356_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h0d00)
  ) _1011_ (
    .I0(_0041_[6]),
    .I1(_0041_[7]),
    .I2(_0041_[2]),
    .I3(_0041_[3]),
    .O(_0356_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hd0)
  ) _1012_ (
    .I0(_0106_[4]),
    .I1(_0369_[1]),
    .I2(_0369_[2]),
    .O(_0375_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hbfbfbfbfbfbebfbc)
  ) _1013_ (
    .I0(\u_cpu.state [5]),
    .I1(_0280_[1]),
    .I2(_0292_[0]),
    .I3(RDY),
    .I4(\u_cpu.state [4]),
    .I5(\u_cpu.state [3]),
    .O(_0369_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h8000000000000000)
  ) _1014_ (
    .I0(_0355_[0]),
    .I1(_0355_[1]),
    .I2(_0355_[2]),
    .I3(_0355_[3]),
    .I4(_0355_[4]),
    .I5(_0355_[5]),
    .O(_0375_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h7fff)
  ) _1015_ (
    .I0(_0115_[4]),
    .I1(_0096_[2]),
    .I2(_0096_[3]),
    .I3(_0106_[4]),
    .O(_0355_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h4000)
  ) _1016_ (
    .I0(RDY),
    .I1(_0295_[2]),
    .I2(_0294_[0]),
    .I3(_0296_[0]),
    .O(_0383_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd889192448)
  ) _1017_ (
    .I0(_0104_[0]),
    .I1(_0104_[1]),
    .I2(RDY),
    .I3(_0352_[3]),
    .I4(_0104_[4]),
    .O(_0355_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfff4feccf4ffccfd)
  ) _1018_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [0]),
    .I4(\u_cpu.state [4]),
    .I5(RDY),
    .O(_0136_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1019_ (
    .I0(1'h1),
    .I1(_0136_),
    .O(_0352_[3]),
    .S(\u_cpu.state [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7fffffffffffffff)
  ) _1020_ (
    .I0(_0386_[0]),
    .I1(_0355_[2]),
    .I2(_0386_[2]),
    .I3(_0386_[3]),
    .I4(_0358_[1]),
    .I5(_0386_[5]),
    .O(_0258_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1021_ (
    .I0(_0374_[2]),
    .I1(_0384_[1]),
    .O(_0386_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000007fffffff)
  ) _1022_ (
    .I0(_0096_[3]),
    .I1(_0115_[4]),
    .I2(_0368_[4]),
    .I3(_0096_[2]),
    .I4(_0106_[4]),
    .I5(_0383_[5]),
    .O(_0384_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h07)
  ) _1023_ (
    .I0(_0354_[3]),
    .I1(_0305_[1]),
    .I2(_0354_[4]),
    .O(_0386_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h007f)
  ) _1024_ (
    .I0(_0354_[1]),
    .I1(_0301_[2]),
    .I2(_0106_[4]),
    .I3(_0357_[4]),
    .O(_0386_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd1073741824)
  ) _1025_ (
    .I0(_0372_[0]),
    .I1(_0385_[1]),
    .I2(_0385_[2]),
    .I3(_0385_[3]),
    .I4(_0293_[5]),
    .O(_0386_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3959422975)
  ) _1026_ (
    .I0(\u_cpu.state [1]),
    .I1(\u_cpu.state [0]),
    .I2(RDY),
    .I3(_0280_[0]),
    .I4(\u_cpu.state [4]),
    .O(_0385_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h9fff)
  ) _1027_ (
    .I0(\u_cpu.state [0]),
    .I1(RDY),
    .I2(\u_cpu.state [3]),
    .I3(_0294_[0]),
    .O(_0385_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3519676415)
  ) _1028_ (
    .I0(\u_cpu.state [0]),
    .I1(RDY),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [1]),
    .I4(_0294_[0]),
    .O(_0385_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7fffffffffffffff)
  ) _1029_ (
    .I0(_0438_[0]),
    .I1(_0372_[5]),
    .I2(_0372_[3]),
    .I3(_0355_[1]),
    .I4(_0438_[4]),
    .I5(_0438_[5]),
    .O(_0258_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000bb0bff0fff0f)
  ) _1030_ (
    .I0(_0096_[3]),
    .I1(_0305_[1]),
    .I2(_0391_[2]),
    .I3(RDY),
    .I4(_0380_[0]),
    .I5(_0106_[4]),
    .O(_0438_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd662111493)
  ) _1031_ (
    .I0(\u_cpu.state [5]),
    .I1(_0356_[3]),
    .I2(_0356_[0]),
    .I3(_0356_[1]),
    .I4(_0104_[4]),
    .O(_0438_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h033300fcffd7ffff)
  ) _1032_ (
    .I0(\u_cpu.write_back ),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [1]),
    .I4(RDY),
    .I5(\u_cpu.state [5]),
    .O(_0139_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h70ccc300ffffffff)
  ) _1033_ (
    .I0(\u_cpu.write_back ),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [1]),
    .I4(RDY),
    .I5(\u_cpu.state [5]),
    .O(_0140_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:85.46-85.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1034_ (
    .I0(_0139_),
    .I1(_0140_),
    .O(_0137_),
    .S(\u_cpu.state [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfff4fff3ffffffff)
  ) _1035_ (
    .I0(\u_cpu.write_back ),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [2]),
    .I3(\u_cpu.state [1]),
    .I4(RDY),
    .I5(\u_cpu.state [5]),
    .O(_0141_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd4294934527)
  ) _1036_ (
    .I0(\u_cpu.state [0]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(RDY),
    .I4(\u_cpu.state [5]),
    .O(_0142_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:86.46-86.71|/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1037_ (
    .I0(_0141_),
    .I1(_0142_),
    .O(_0138_),
    .S(\u_cpu.state [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:87.13-87.52" *)
  MUXF8 _1038_ (
    .I0(_0137_),
    .I1(_0138_),
    .O(_0438_[5]),
    .S(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffe0000ffffffff)
  ) _1039_ (
    .I0(_0341_[0]),
    .I1(_0341_[1]),
    .I2(_0341_[2]),
    .I3(_0341_[3]),
    .I4(_0339_[4]),
    .I5(_0341_[5]),
    .O(DO[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _1040_ (
    .I0(_0337_[5]),
    .I1(_0337_[3]),
    .I2(_0338_[1]),
    .O(_0339_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd125304831)
  ) _1041_ (
    .I0(_0292_[2]),
    .I1(_0294_[0]),
    .I2(_0296_[0]),
    .I3(_0292_[1]),
    .I4(_0295_[2]),
    .O(_0338_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'heffeffffffffffff)
  ) _1042_ (
    .I0(\u_cpu.state [5]),
    .I1(\u_cpu.state [2]),
    .I2(\u_cpu.state [1]),
    .I3(\u_cpu.state [4]),
    .I4(\u_cpu.state [3]),
    .I5(\u_cpu.state [0]),
    .O(_0337_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0001000000000003)
  ) _1043_ (
    .I0(_0227_[0]),
    .I1(_0227_[3]),
    .I2(_0227_[4]),
    .I3(_0227_[2]),
    .I4(\u_cpu.state [2]),
    .I5(_0227_[1]),
    .O(_0337_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hd0)
  ) _1044_ (
    .I0(\u_cpu.PC [8]),
    .I1(_0338_[1]),
    .I2(_0340_[2]),
    .O(_0341_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33035505ff0fff0f)
  ) _1045_ (
    .I0(\u_cpu.u_ALU8.OUT [0]),
    .I1(\u_cpu.C ),
    .I2(\u_cpu.PC [0]),
    .I3(_0337_[3]),
    .I4(_0337_[4]),
    .I5(_0337_[5]),
    .O(_0340_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h0d)
  ) _1046_ (
    .I0(_0227_[0]),
    .I1(\u_cpu.php ),
    .I2(_0227_[1]),
    .O(_0337_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffef00ffffffff)
  ) _1047_ (
    .I0(_0362_[0]),
    .I1(_0362_[1]),
    .I2(_0362_[2]),
    .I3(_0339_[4]),
    .I4(_0362_[4]),
    .I5(_0362_[5]),
    .O(DO[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1048_ (
    .I0(_0338_[1]),
    .I1(\u_cpu.PC [9]),
    .O(_0362_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33035505ff0fff0f)
  ) _1049_ (
    .I0(\u_cpu.u_ALU8.OUT [1]),
    .I1(\u_cpu.Z ),
    .I2(\u_cpu.PC [1]),
    .I3(_0337_[3]),
    .I4(_0337_[4]),
    .I5(_0337_[5]),
    .O(_0362_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffe0000ffffffff)
  ) _1050_ (
    .I0(_0393_[0]),
    .I1(_0336_[0]),
    .I2(_0393_[2]),
    .I3(_0393_[3]),
    .I4(_0339_[4]),
    .I5(_0393_[5]),
    .O(DO[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hd0)
  ) _1051_ (
    .I0(\u_cpu.PC [10]),
    .I1(_0338_[1]),
    .I2(_0392_[2]),
    .O(_0393_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33035505ff0fff0f)
  ) _1052_ (
    .I0(\u_cpu.u_ALU8.OUT [2]),
    .I1(\u_cpu.I ),
    .I2(\u_cpu.PC [2]),
    .I3(_0337_[3]),
    .I4(_0337_[4]),
    .I5(_0337_[5]),
    .O(_0392_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffe0000ffffffff)
  ) _1053_ (
    .I0(_0344_[0]),
    .I1(_0344_[1]),
    .I2(_0344_[2]),
    .I3(_0344_[3]),
    .I4(_0339_[4]),
    .I5(_0344_[5]),
    .O(DO[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hd0)
  ) _1054_ (
    .I0(\u_cpu.PC [11]),
    .I1(_0338_[1]),
    .I2(_0343_[2]),
    .O(_0344_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33035505ff0fff0f)
  ) _1055_ (
    .I0(\u_cpu.u_ALU8.OUT [3]),
    .I1(\u_cpu.D ),
    .I2(\u_cpu.PC [3]),
    .I3(_0337_[3]),
    .I4(_0337_[4]),
    .I5(_0337_[5]),
    .O(_0343_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4009820159)
  ) _1056_ (
    .I0(_0378_[0]),
    .I1(_0378_[1]),
    .I2(_0378_[2]),
    .I3(_0339_[4]),
    .I4(_0378_[4]),
    .O(DO[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h7077000070777077)
  ) _1057_ (
    .I0(_0345_[0]),
    .I1(_0337_[5]),
    .I2(_0337_[3]),
    .I3(\u_cpu.PC [4]),
    .I4(_0338_[1]),
    .I5(\u_cpu.PC [12]),
    .O(_0378_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hff00fff0ff001111)
  ) _1058_ (
    .I0(\u_cpu.NMI_edge ),
    .I1(IRQ),
    .I2(\u_cpu.php ),
    .I3(\u_cpu.u_ALU8.OUT [4]),
    .I4(_0227_[1]),
    .I5(_0227_[0]),
    .O(_0345_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffe0000ffffffff)
  ) _1059_ (
    .I0(_0287_[0]),
    .I1(_0287_[1]),
    .I2(_0287_[2]),
    .I3(_0287_[3]),
    .I4(_0339_[4]),
    .I5(_0382_[5]),
    .O(DO[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h00000000454545cf)
  ) _1060_ (
    .I0(_0337_[5]),
    .I1(_0338_[1]),
    .I2(\u_cpu.PC [13]),
    .I3(_0337_[4]),
    .I4(\u_cpu.u_ALU8.OUT [5]),
    .I5(_0381_[5]),
    .O(_0382_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1061_ (
    .I0(_0337_[3]),
    .I1(\u_cpu.PC [5]),
    .O(_0381_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffe0000ffffffff)
  ) _1062_ (
    .I0(_0286_[0]),
    .I1(_0286_[1]),
    .I2(_0286_[2]),
    .I3(_0286_[3]),
    .I4(_0339_[4]),
    .I5(_0339_[5]),
    .O(DO[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hd0)
  ) _1063_ (
    .I0(\u_cpu.PC [14]),
    .I1(_0338_[1]),
    .I2(_0338_[2]),
    .O(_0339_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33035505ff0fff0f)
  ) _1064_ (
    .I0(\u_cpu.u_ALU8.OUT [6]),
    .I1(\u_cpu.V ),
    .I2(\u_cpu.PC [6]),
    .I3(_0337_[3]),
    .I4(_0337_[4]),
    .I5(_0337_[5]),
    .O(_0338_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffe0000ffffffff)
  ) _1065_ (
    .I0(_0289_[0]),
    .I1(_0289_[1]),
    .I2(_0289_[2]),
    .I3(_0289_[3]),
    .I4(_0339_[4]),
    .I5(_0406_[5]),
    .O(DO[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hd0)
  ) _1066_ (
    .I0(\u_cpu.PC [15]),
    .I1(_0338_[1]),
    .I2(_0405_[2]),
    .O(_0406_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h33035505ff0fff0f)
  ) _1067_ (
    .I0(\u_cpu.AN ),
    .I1(\u_cpu.N ),
    .I2(\u_cpu.PC [7]),
    .I3(_0337_[3]),
    .I4(_0337_[4]),
    .I5(_0337_[5]),
    .O(_0405_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hb000000203300f08)
  ) _1068_ (
    .I0(\u_cpu.store ),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [2]),
    .O(_0143_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h000000080f000088)
  ) _1069_ (
    .I0(\u_cpu.store ),
    .I1(\u_cpu.state [0]),
    .I2(\u_cpu.state [5]),
    .I3(\u_cpu.state [3]),
    .I4(\u_cpu.state [1]),
    .I5(\u_cpu.state [2]),
    .O(_0144_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1070_ (
    .I0(_0143_),
    .I1(_0144_),
    .O(WE),
    .S(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4286644223)
  ) _1071_ (
    .I0(_0380_[0]),
    .I1(_0380_[1]),
    .I2(_0301_[2]),
    .I3(_0309_[1]),
    .I4(_0380_[4]),
    .O(_0270_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0fff0077ffffffff)
  ) _1072_ (
    .I0(_0379_[0]),
    .I1(_0132_[4]),
    .I2(_0379_[2]),
    .I3(_0304_[0]),
    .I4(_0301_[2]),
    .I5(_0096_[2]),
    .O(_0380_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffffff888ffff)
  ) _1073_ (
    .I0(_0304_[0]),
    .I1(_0132_[2]),
    .I2(_0416_[4]),
    .I3(_0132_[4]),
    .I4(_0380_[4]),
    .I5(_0416_[3]),
    .O(_0270_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h80)
  ) _1074_ (
    .I0(_0414_[0]),
    .I1(_0118_[1]),
    .I2(_0096_[2]),
    .O(_0416_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h8f)
  ) _1075_ (
    .I0(_0305_[0]),
    .I1(_0380_[0]),
    .I2(_0416_[5]),
    .O(_0269_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0f053f350f053f37)
  ) _1076_ (
    .I0(_0379_[0]),
    .I1(_0145_[2]),
    .I2(_0380_[1]),
    .I3(_0301_[2]),
    .I4(_0305_[1]),
    .I5(_0096_[2]),
    .O(_0416_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hffffff40ffffffff)
  ) _1077_ (
    .I0(_0096_[4]),
    .I1(_0132_[2]),
    .I2(_0380_[1]),
    .I3(_0416_[3]),
    .I4(_0416_[4]),
    .I5(_0416_[5]),
    .O(_0269_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hef)
  ) _1078_ (
    .I0(\u_cpu.IR [7]),
    .I1(\u_cpu.IR [5]),
    .I2(_0145_[5]),
    .O(_0268_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hecef)
  ) _1079_ (
    .I0(\u_cpu.IR [6]),
    .I1(\u_cpu.IR [7]),
    .I2(_0145_[5]),
    .I3(_0267_[15]),
    .O(_0268_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfffffff8ffffffff)
  ) _1080_ (
    .I0(_0408_[4]),
    .I1(_0380_[1]),
    .I2(_0417_[2]),
    .I3(_0416_[3]),
    .I4(_0417_[4]),
    .I5(_0417_[5]),
    .O(_0268_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0222000003330fff)
  ) _1081_ (
    .I0(\u_cpu.IR [5]),
    .I1(_0132_[2]),
    .I2(_0145_[2]),
    .I3(_0145_[3]),
    .I4(\u_cpu.IR [6]),
    .I5(_0145_[5]),
    .O(_0146_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT2 #(
    .INIT(4'h7)
  ) _1082_ (
    .I0(_0145_[2]),
    .I1(_0145_[3]),
    .O(_0147_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1083_ (
    .I0(_0146_),
    .I1(_0147_),
    .O(_0417_[5]),
    .S(\u_cpu.IR [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hf400)
  ) _1084_ (
    .I0(\u_cpu.IR [5]),
    .I1(_0410_[1]),
    .I2(_0145_[5]),
    .I3(_0414_[0]),
    .O(_0417_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4294967056)
  ) _1085_ (
    .I0(\u_cpu.IR [7]),
    .I1(_0115_[4]),
    .I2(_0145_[5]),
    .I3(_0394_[3]),
    .I4(_0267_[15]),
    .O(_0268_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1086_ (
    .I0(Mem_Emu_Adr[0]),
    .I1(AB[0]),
    .I2(Mem_Emu_Ena),
    .O(_Address[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1087_ (
    .I0(Mem_Emu_Adr[1]),
    .I1(AB[1]),
    .I2(Mem_Emu_Ena),
    .O(_Address[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1088_ (
    .I0(Mem_Emu_Adr[2]),
    .I1(AB[2]),
    .I2(Mem_Emu_Ena),
    .O(_Address[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1089_ (
    .I0(Mem_Emu_Adr[3]),
    .I1(AB[3]),
    .I2(Mem_Emu_Ena),
    .O(_Address[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1090_ (
    .I0(Mem_Emu_Adr[4]),
    .I1(AB[4]),
    .I2(Mem_Emu_Ena),
    .O(_Address[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1091_ (
    .I0(Mem_Emu_Adr[5]),
    .I1(AB[5]),
    .I2(Mem_Emu_Ena),
    .O(_Address[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1092_ (
    .I0(Mem_Emu_Adr[6]),
    .I1(AB[6]),
    .I2(Mem_Emu_Ena),
    .O(_Address[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1093_ (
    .I0(Mem_Emu_Adr[7]),
    .I1(AB[7]),
    .I2(Mem_Emu_Ena),
    .O(_Address[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1094_ (
    .I0(Mem_Emu_Adr[8]),
    .I1(AB[8]),
    .I2(Mem_Emu_Ena),
    .O(_Address[8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1095_ (
    .I0(Mem_Emu_Adr[9]),
    .I1(AB[9]),
    .I2(Mem_Emu_Ena),
    .O(_Address[9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1096_ (
    .I0(Mem_Emu_Adr[10]),
    .I1(AB[10]),
    .I2(Mem_Emu_Ena),
    .O(_Address[10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1097_ (
    .I0(Mem_Emu_Adr[11]),
    .I1(AB[11]),
    .I2(Mem_Emu_Ena),
    .O(_Address[11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1098_ (
    .I0(Mem_Emu_Adr[12]),
    .I1(AB[12]),
    .I2(Mem_Emu_Ena),
    .O(_Address[12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1099_ (
    .I0(Mem_Emu_Adr[13]),
    .I1(AB[13]),
    .I2(Mem_Emu_Ena),
    .O(_Address[13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1100_ (
    .I0(Mem_Emu_Adr[14]),
    .I1(AB[14]),
    .I2(Mem_Emu_Ena),
    .O(_Address[14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1101_ (
    .I0(Mem_Emu_Adr[15]),
    .I1(AB[15]),
    .I2(Mem_Emu_Ena),
    .O(_Address[15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1102_ (
    .I0(Mem_Emu_Din[0]),
    .I1(DO[0]),
    .I2(Mem_Emu_Ena),
    .O(_Din[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1103_ (
    .I0(Mem_Emu_Din[1]),
    .I1(DO[1]),
    .I2(Mem_Emu_Ena),
    .O(_Din[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1104_ (
    .I0(Mem_Emu_Din[2]),
    .I1(DO[2]),
    .I2(Mem_Emu_Ena),
    .O(_Din[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1105_ (
    .I0(Mem_Emu_Din[3]),
    .I1(DO[3]),
    .I2(Mem_Emu_Ena),
    .O(_Din[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1106_ (
    .I0(Mem_Emu_Din[4]),
    .I1(DO[4]),
    .I2(Mem_Emu_Ena),
    .O(_Din[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1107_ (
    .I0(Mem_Emu_Din[5]),
    .I1(DO[5]),
    .I2(Mem_Emu_Ena),
    .O(_Din[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1108_ (
    .I0(Mem_Emu_Din[6]),
    .I1(DO[6]),
    .I2(Mem_Emu_Ena),
    .O(_Din[6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1109_ (
    .I0(Mem_Emu_Din[7]),
    .I1(DO[7]),
    .I2(Mem_Emu_Ena),
    .O(_Din[7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hac)
  ) _1110_ (
    .I0(Mem_Emu_Wen),
    .I1(WE),
    .I2(Mem_Emu_Ena),
    .O(_WE)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'h000d)
  ) _1111_ (
    .I0(_0076_[3]),
    .I1(_0279_[2]),
    .I2(_0092_[2]),
    .I3(_0076_[5]),
    .O(\u_cpu.u_ALU8.adder_CI )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1112_ (
    .I0(_0076_[4]),
    .I1(_0076_[5]),
    .O(\u_cpu.u_ALU8.temp_logic [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'hca)
  ) _1113_ (
    .I0(_0439_[0]),
    .I1(\u_cpu.DIMUX [0]),
    .I2(_0367_[4]),
    .O(_0180_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd3428184304)
  ) _1114_ (
    .I0(\u_cpu.clc ),
    .I1(\u_cpu.u_ALU8.OUT [0]),
    .I2(\u_cpu.u_ALU8.CO ),
    .I3(\u_cpu.plp ),
    .I4(_0342_[4]),
    .O(_0439_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hf0f0ccccf0f0aaf0)
  ) _1115_ (
    .I0(\u_cpu.u_ALU8.OUT [1]),
    .I1(\u_cpu.DIMUX [1]),
    .I2(_0442_[2]),
    .I3(\u_cpu.plp ),
    .I4(_0377_[2]),
    .I5(_0367_[4]),
    .O(_0185_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000100000000)
  ) _1116_ (
    .I0(\u_cpu.u_ALU8.OUT [3]),
    .I1(\u_cpu.u_ALU8.OUT [4]),
    .I2(\u_cpu.u_ALU8.OUT [5]),
    .I3(\u_cpu.u_ALU8.OUT [6]),
    .I4(\u_cpu.AN ),
    .I5(_0441_[5]),
    .O(_0442_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h01)
  ) _1117_ (
    .I0(\u_cpu.u_ALU8.OUT [0]),
    .I1(\u_cpu.u_ALU8.OUT [1]),
    .I2(\u_cpu.u_ALU8.OUT [2]),
    .O(_0441_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:51.26-53.19" *)
  LUT4 #(
    .INIT(16'hccca)
  ) _1118_ (
    .I0(\u_cpu.DIMUX [7]),
    .I1(\u_cpu.AN ),
    .I2(_0377_[2]),
    .I3(_0096_[0]),
    .O(_0183_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4042312789)
  ) _1119_ (
    .I0(\u_cpu.cld ),
    .I1(\u_cpu.u_ALU8.OUT [3]),
    .I2(\u_cpu.DIMUX [3]),
    .I3(\u_cpu.plp ),
    .I4(_0367_[4]),
    .O(_0181_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:56.26-58.30" *)
  LUT5 #(
    .INIT(32'd4287168496)
  ) _1120_ (
    .I0(\u_cpu.plp ),
    .I1(\u_cpu.u_ALU8.OUT [6]),
    .I2(\u_cpu.DIMUX [6]),
    .I3(_0364_[3]),
    .I4(_0096_[0]),
    .O(_0184_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h1441411400000000)
  ) _1121_ (
    .I0(\u_cpu.clv ),
    .I1(\u_cpu.u_ALU8.CO ),
    .I2(\u_cpu.AN ),
    .I3(\u_cpu.u_ALU8.AI7 ),
    .I4(\u_cpu.u_ALU8.BI7 ),
    .I5(_0363_[5]),
    .O(_0364_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _1122_ (
    .I0(\u_cpu.IR [7]),
    .I1(_0360_[1]),
    .I2(\u_cpu.D ),
    .O(_0200_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1123_ (
    .I0(\u_cpu.adc_sbc ),
    .I1(\u_cpu.D ),
    .O(_0186_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hcc550c0f33aaf3f0)
  ) _1124_ (
    .I0(\u_cpu.PC [0]),
    .I1(_0397_[1]),
    .I2(\u_cpu.u_ALU8.OUT [0]),
    .I3(_0055_[6]),
    .I4(_0055_[1]),
    .I5(\u_cpu.PC_inc ),
    .O(_0236_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h3355fffff0f0f0f0)
  ) _1125_ (
    .I0(\u_cpu.ABL [0]),
    .I1(\u_cpu.PC [0]),
    .I2(_0396_[2]),
    .I3(_0052_[0]),
    .I4(_0232_[0]),
    .I5(_0055_[5]),
    .O(_0397_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h35)
  ) _1126_ (
    .I0(\u_cpu.u_ALU8.OUT [0]),
    .I1(\u_cpu.PC [0]),
    .I2(\u_cpu.state [0]),
    .O(_0396_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd2855470348)
  ) _1127_ (
    .I0(_0076_[1]),
    .I1(_0076_[0]),
    .I2(_0076_[3]),
    .I3(_0076_[4]),
    .I4(_0076_[6]),
    .O(_0148_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h52)
  ) _1128_ (
    .I0(_0076_[2]),
    .I1(_0076_[3]),
    .I2(_0076_[6]),
    .O(_0149_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1129_ (
    .I0(_0148_),
    .I1(_0149_),
    .O(_0253_[0]),
    .S(_0076_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd2855470348)
  ) _1130_ (
    .I0(_0080_[1]),
    .I1(_0080_[0]),
    .I2(_0076_[3]),
    .I3(_0076_[2]),
    .I4(_0080_[6]),
    .O(_0150_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h52)
  ) _1131_ (
    .I0(_0080_[2]),
    .I1(_0076_[3]),
    .I2(_0080_[6]),
    .O(_0151_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1132_ (
    .I0(_0150_),
    .I1(_0151_),
    .O(_0253_[1]),
    .S(_0076_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd2855470348)
  ) _1133_ (
    .I0(_0082_[1]),
    .I1(_0082_[0]),
    .I2(_0076_[3]),
    .I3(_0080_[2]),
    .I4(_0082_[6]),
    .O(_0152_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h52)
  ) _1134_ (
    .I0(_0082_[2]),
    .I1(_0076_[3]),
    .I2(_0082_[6]),
    .O(_0153_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1135_ (
    .I0(_0152_),
    .I1(_0153_),
    .O(_0253_[2]),
    .S(_0076_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd2855470348)
  ) _1136_ (
    .I0(_0084_[1]),
    .I1(_0084_[0]),
    .I2(_0076_[3]),
    .I3(_0082_[2]),
    .I4(_0084_[6]),
    .O(_0154_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h52)
  ) _1137_ (
    .I0(_0084_[2]),
    .I1(_0076_[3]),
    .I2(_0084_[6]),
    .O(_0155_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1138_ (
    .I0(_0154_),
    .I1(_0155_),
    .O(_0253_[3]),
    .S(_0076_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd2855470348)
  ) _1139_ (
    .I0(_0086_[1]),
    .I1(_0086_[0]),
    .I2(_0076_[3]),
    .I3(_0084_[2]),
    .I4(_0086_[6]),
    .O(_0156_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h52)
  ) _1140_ (
    .I0(_0086_[2]),
    .I1(_0076_[3]),
    .I2(_0086_[6]),
    .O(_0157_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1141_ (
    .I0(_0156_),
    .I1(_0157_),
    .O(_0249_[0]),
    .S(_0076_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd2855470348)
  ) _1142_ (
    .I0(_0088_[1]),
    .I1(_0088_[0]),
    .I2(_0076_[3]),
    .I3(_0086_[2]),
    .I4(_0088_[6]),
    .O(_0158_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h52)
  ) _1143_ (
    .I0(_0088_[2]),
    .I1(_0076_[3]),
    .I2(_0088_[6]),
    .O(_0159_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1144_ (
    .I0(_0158_),
    .I1(_0159_),
    .O(_0249_[1]),
    .S(_0076_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd2855470348)
  ) _1145_ (
    .I0(_0090_[1]),
    .I1(_0090_[0]),
    .I2(_0076_[3]),
    .I3(_0088_[2]),
    .I4(_0090_[6]),
    .O(_0160_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'ha1)
  ) _1146_ (
    .I0(\u_cpu.u_ALU8.AI [7]),
    .I1(_0076_[3]),
    .I2(_0090_[6]),
    .O(_0161_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1147_ (
    .I0(_0160_),
    .I1(_0161_),
    .O(_0249_[2]),
    .S(_0076_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT5 #(
    .INIT(32'd1439435267)
  ) _1148_ (
    .I0(_0092_[1]),
    .I1(_0092_[0]),
    .I2(_0076_[3]),
    .I3(\u_cpu.u_ALU8.AI [7]),
    .I4(_0092_[6]),
    .O(_0162_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:80.45-80.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT3 #(
    .INIT(8'h52)
  ) _1149_ (
    .I0(_0092_[2]),
    .I1(_0076_[3]),
    .I2(_0092_[6]),
    .O(_0163_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1150_ (
    .I0(_0162_),
    .I1(_0163_),
    .O(_0249_[3]),
    .S(_0076_[5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h1e)
  ) _1151_ (
    .I0(_0428_[0]),
    .I1(_0428_[1]),
    .I2(\u_cpu.u_ALU8.OUT [5]),
    .O(_0244_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1152_ (
    .I0(_0415_[0]),
    .I1(\u_cpu.u_ALU8.CO ),
    .O(_0428_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1153_ (
    .I0(\u_cpu.adj_bcd ),
    .I1(\u_cpu.adc_bcd ),
    .O(_0415_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1154_ (
    .I0(\u_cpu.u_ALU8.CO ),
    .I1(_0407_[1]),
    .O(_0428_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1155_ (
    .I0(\u_cpu.adc_bcd ),
    .I1(\u_cpu.adj_bcd ),
    .O(_0407_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _1156_ (
    .I0(_0428_[0]),
    .I1(\u_cpu.u_ALU8.OUT [6]),
    .O(_0244_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _1157_ (
    .I0(_0428_[1]),
    .I1(\u_cpu.AN ),
    .O(_0244_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h1e)
  ) _1158_ (
    .I0(_0430_[0]),
    .I1(_0426_[0]),
    .I2(\u_cpu.u_ALU8.OUT [1]),
    .O(_0239_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1159_ (
    .I0(_0415_[0]),
    .I1(\u_cpu.u_ALU8.HC ),
    .O(_0430_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1160_ (
    .I0(\u_cpu.u_ALU8.HC ),
    .I1(_0407_[1]),
    .O(_0426_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _1161_ (
    .I0(_0430_[0]),
    .I1(\u_cpu.u_ALU8.OUT [2]),
    .O(_0239_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h6)
  ) _1162_ (
    .I0(_0426_[0]),
    .I1(\u_cpu.u_ALU8.OUT [3]),
    .O(_0239_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:79.45-79.70|/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'h0000000100000000)
  ) _1163_ (
    .I0(AB[5]),
    .I1(AB[6]),
    .I2(AB[7]),
    .I3(_0164_[3]),
    .I4(AB[2]),
    .I5(_0164_[5]),
    .O(_0165_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:81.13-81.52" *)
  MUXF7 _1164_ (
    .I0(_0165_),
    .I1(1'h1),
    .O(_0215_),
    .S(IO_Sel)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1165_ (
    .I0(_0429_[0]),
    .I1(_0387_[4]),
    .O(_0219_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1166_ (
    .I0(_0424_[0]),
    .I1(_0290_[5]),
    .O(_0429_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT3 #(
    .INIT(8'h40)
  ) _1167_ (
    .I0(_0290_[4]),
    .I1(_0290_[3]),
    .I2(_0427_[0]),
    .O(_0220_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h4)
  ) _1168_ (
    .I0(_0290_[5]),
    .I1(_0424_[0]),
    .O(_0427_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1169_ (
    .I0(_0427_[0]),
    .I1(_0387_[4]),
    .O(_0218_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfef0f0f0f0f0f0f0)
  ) _1170_ (
    .I0(\u_cpu.u_ALU8.temp_l [1]),
    .I1(\u_cpu.u_ALU8.temp_l [2]),
    .I2(\u_cpu.u_ALU8.temp_l [4]),
    .I3(\u_cpu.adc_bcd ),
    .I4(\u_cpu.u_ALU8.temp_l [3]),
    .I5(_0274_[0]),
    .O(\u_cpu.u_ALU8.temp_HC )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfef0f0f0f0f0f0f0)
  ) _1171_ (
    .I0(\u_cpu.u_ALU8.temp_h [1]),
    .I1(\u_cpu.u_ALU8.temp_h [2]),
    .I2(\u_cpu.u_ALU8.temp_h [4]),
    .I3(\u_cpu.adc_bcd ),
    .I4(\u_cpu.u_ALU8.temp_h [3]),
    .I5(_0274_[0]),
    .O(_0214_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1172_ (
    .I0(_0429_[0]),
    .I1(_0351_[5]),
    .O(_0217_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:61.26-63.41" *)
  LUT6 #(
    .INIT(64'hfff3ff33fff0ffaa)
  ) _1173_ (
    .I0(\u_cpu.u_ALU8.OUT [2]),
    .I1(\u_cpu.cli ),
    .I2(\u_cpu.DIMUX [2]),
    .I3(_0346_[3]),
    .I4(_0367_[4]),
    .I5(_0391_[2]),
    .O(_0182_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:43.26-44.30" *)
  LUT2 #(
    .INIT(4'h8)
  ) _1174_ (
    .I0(_0427_[0]),
    .I1(_0351_[5]),
    .O(_0216_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _1175_ (
    .I(\u_cpu.state [5]),
    .O(_0226_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _1176_ (
    .I(\u_cpu.state [1]),
    .O(_0224_[3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _1177_ (
    .I(\u_cpu.state [0]),
    .O(_0226_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _1178_ (
    .I(\u_cpu.state [3]),
    .O(_0231_[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _1179_ (
    .I(counter[0]),
    .O(_0222_[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:36.13-36.48" *)
  INV _1180_ (
    .I(\u_cpu.state [4]),
    .O(_0226_[4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:22.20-22.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1181_ (
    .CI(1'h0),
    .CO(_0221_),
    .CYINIT(1'h0),
    .DI(4'h1),
    .O(_0223_),
    .S({ counter[3:1], _0222_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1182_ (
    .CI(1'h0),
    .CO(_0225_[3:0]),
    .CYINIT(1'h1),
    .DI({ _0224_[3], \u_cpu.state [0], \u_cpu.state [5], \u_cpu.state [3] }),
    .O(_0227_[3:0]),
    .S({ \u_cpu.state [1], _0226_[2:1], \u_cpu.state [3] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:434.5-448.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _1183_ (
    .CI(_0225_[3]),
    .CO({ _0228_[7:5], _0225_[4] }),
    .CYINIT(1'h0),
    .DI({ 3'h0, \u_cpu.state [4] }),
    .O({ _0229_[7:5], _0227_[4] }),
    .S({ 3'h0, _0226_[4] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:297.5-318.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1184_ (
    .CI(1'h0),
    .CO(_0230_[3:0]),
    .CYINIT(1'h1),
    .DI(\u_cpu.state [4:1]),
    .O({ _0232_[3:2], _0055_[5], _0232_[0] }),
    .S({ _0226_[4], _0231_[2], \u_cpu.state [2:1] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:0.0-0.0|../../../../source/cpu.v:297.5-318.12|/usr/local/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _1185_ (
    .CI(_0230_[3]),
    .CO({ _0233_[7:5], _0230_[4] }),
    .CYINIT(1'h0),
    .DI({ 3'h0, \u_cpu.state [5] }),
    .O({ _0234_[7:5], _0232_[4] }),
    .S({ 3'h0, _0226_[1] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:354.15-354.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1186_ (
    .CI(1'h0),
    .CO(_0235_[3:0]),
    .CYINIT(1'h0),
    .DI({ 3'h0, \u_cpu.PC_inc  }),
    .O(_0237_[3:0]),
    .S({ \u_cpu.PC_temp [3:1], _0236_[0] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:354.15-354.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _1187_ (
    .CI(_0235_[3]),
    .CO(_0235_[7:4]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0237_[7:4]),
    .S(\u_cpu.PC_temp [7:4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:354.15-354.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _1188_ (
    .CI(_0235_[7]),
    .CO(_0235_[11:8]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0237_[11:8]),
    .S(\u_cpu.PC_temp [11:8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:354.15-354.31|/usr/local/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _1189_ (
    .CI(_0235_[11]),
    .CO(_0235_[15:12]),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O(_0237_[15:12]),
    .S(\u_cpu.PC_temp [15:12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.70-552.85|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1190_ (
    .CI(1'h0),
    .CO({ _0241_[3], _0238_ }),
    .CYINIT(1'h0),
    .DI({ 1'h0, \u_cpu.u_ALU8.OUT [3:1] }),
    .O({ _0242_[3], _0240_ }),
    .S({ 1'h0, _0239_ })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:552.53-552.68|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1191_ (
    .CI(1'h0),
    .CO({ _0246_[3], _0243_ }),
    .CYINIT(1'h0),
    .DI({ 1'h0, \u_cpu.AN , \u_cpu.u_ALU8.OUT [6:5] }),
    .O({ _0247_[3], _0245_ }),
    .S({ 1'h0, _0244_ })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:96.11-96.51|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1192_ (
    .CI(1'h0),
    .CO(_0248_[3:0]),
    .CYINIT(\u_cpu.u_ALU8.temp_HC ),
    .DI(\u_cpu.u_ALU8.temp_BI [7:4]),
    .O(\u_cpu.u_ALU8.temp_h [3:0]),
    .S(_0249_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:96.11-96.51|/usr/local/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _1193_ (
    .CI(_0248_[3]),
    .CO({ _0250_[7:5], _0248_[4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _0251_[7:5], \u_cpu.u_ALU8.temp_h [4] }),
    .S({ 3'h0, \u_cpu.u_ALU8.temp_logic [8] })
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:95.11-95.52|/usr/local/bin/../share/yosys/xilinx/arith_map.v:176.11-184.5" *)
  CARRY4 _1194_ (
    .CI(1'h0),
    .CO(_0252_[3:0]),
    .CYINIT(\u_cpu.u_ALU8.adder_CI ),
    .DI(\u_cpu.u_ALU8.temp_BI [3:0]),
    .O(\u_cpu.u_ALU8.temp_l [3:0]),
    .S(_0253_[3:0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:95.11-95.52|/usr/local/bin/../share/yosys/xilinx/arith_map.v:186.14-194.8" *)
  CARRY4 _1195_ (
    .CI(_0252_[3]),
    .CO({ _0254_[7:5], _0252_[4] }),
    .CYINIT(1'h0),
    .DI(4'h0),
    .O({ _0255_[7:5], \u_cpu.u_ALU8.temp_l [4] }),
    .S(4'h0)
  );
  BUFG _1196_ (
    .I(_0256_),
    .O(_0273_)
  );
  BUFG _1197_ (
    .I(_0257_),
    .O(\u_cpu.clk )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1198_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[0] [0]),
    .Q(reset),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1199_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[0] [1]),
    .Q(IRQ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1200_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[0] [2]),
    .Q(NMI),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1201_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[0] [3]),
    .Q(RDY),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1202_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[0] [4]),
    .Q(Mem_Emu_Ena),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1203_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[0] [5]),
    .Q(Mem_Emu_Wen),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1204_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[1] [0]),
    .Q(DI_P[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1205_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[1] [1]),
    .Q(DI_P[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1206_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[1] [2]),
    .Q(DI_P[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1207_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[1] [3]),
    .Q(DI_P[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1208_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[1] [4]),
    .Q(DI_P[4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1209_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[1] [5]),
    .Q(DI_P[5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1210_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[1] [6]),
    .Q(DI_P[6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1211_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[1] [7]),
    .Q(DI_P[7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1212_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[2] [0]),
    .Q(Mem_Emu_Adr[8]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1213_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[2] [1]),
    .Q(Mem_Emu_Adr[9]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1214_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[2] [2]),
    .Q(Mem_Emu_Adr[10]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1215_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[2] [3]),
    .Q(Mem_Emu_Adr[11]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1216_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[2] [4]),
    .Q(Mem_Emu_Adr[12]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1217_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[2] [5]),
    .Q(Mem_Emu_Adr[13]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1218_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[2] [6]),
    .Q(Mem_Emu_Adr[14]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1219_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[2] [7]),
    .Q(Mem_Emu_Adr[15]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1220_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[3] [0]),
    .Q(Mem_Emu_Adr[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1221_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[3] [1]),
    .Q(Mem_Emu_Adr[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1222_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[3] [2]),
    .Q(Mem_Emu_Adr[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1223_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[3] [3]),
    .Q(Mem_Emu_Adr[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1224_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[3] [4]),
    .Q(Mem_Emu_Adr[4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1225_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[3] [5]),
    .Q(Mem_Emu_Adr[5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1226_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[3] [6]),
    .Q(Mem_Emu_Adr[6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1227_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[3] [7]),
    .Q(Mem_Emu_Adr[7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1228_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[4] [0]),
    .Q(Mem_Emu_Din[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1229_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[4] [1]),
    .Q(Mem_Emu_Din[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1230_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[4] [2]),
    .Q(Mem_Emu_Din[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1231_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[4] [3]),
    .Q(Mem_Emu_Din[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1232_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[4] [4]),
    .Q(Mem_Emu_Din[4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1233_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[4] [5]),
    .Q(Mem_Emu_Din[5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1234_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[4] [6]),
    .Q(Mem_Emu_Din[6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1235_ (
    .C(_0273_),
    .CE(_0423_[1]),
    .D(\stimIn[4] [7]),
    .Q(Mem_Emu_Din[7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1236_ (
    .C(\u_cpu.clk ),
    .CE(_0197_),
    .CLR(reset),
    .D(AB[8]),
    .Q(\u_cpu.ABH [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1237_ (
    .C(\u_cpu.clk ),
    .CE(_0197_),
    .CLR(reset),
    .D(AB[9]),
    .Q(\u_cpu.ABH [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1238_ (
    .C(\u_cpu.clk ),
    .CE(_0197_),
    .CLR(reset),
    .D(AB[10]),
    .Q(\u_cpu.ABH [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1239_ (
    .C(\u_cpu.clk ),
    .CE(_0197_),
    .CLR(reset),
    .D(AB[11]),
    .Q(\u_cpu.ABH [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1240_ (
    .C(\u_cpu.clk ),
    .CE(_0197_),
    .CLR(reset),
    .D(AB[12]),
    .Q(\u_cpu.ABH [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1241_ (
    .C(\u_cpu.clk ),
    .CE(_0197_),
    .CLR(reset),
    .D(AB[13]),
    .Q(\u_cpu.ABH [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1242_ (
    .C(\u_cpu.clk ),
    .CE(_0197_),
    .CLR(reset),
    .D(AB[14]),
    .Q(\u_cpu.ABH [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1243_ (
    .C(\u_cpu.clk ),
    .CE(_0197_),
    .CLR(reset),
    .D(AB[15]),
    .Q(\u_cpu.ABH [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1244_ (
    .C(_0273_),
    .CE(_0167_),
    .D(\Memory.0.0.DO_A [0]),
    .Q(\vectOut[4] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1245_ (
    .C(_0273_),
    .CE(_0167_),
    .D(\Memory.0.1.DO_A [0]),
    .Q(\vectOut[4] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1246_ (
    .C(_0273_),
    .CE(_0167_),
    .D(\Memory.0.2.DO_A [0]),
    .Q(\vectOut[4] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1247_ (
    .C(_0273_),
    .CE(_0167_),
    .D(\Memory.0.3.DO_A [0]),
    .Q(\vectOut[4] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1248_ (
    .C(_0273_),
    .CE(_0167_),
    .D(\Memory.0.4.DO_A [0]),
    .Q(\vectOut[4] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1249_ (
    .C(_0273_),
    .CE(_0167_),
    .D(\Memory.0.5.DO_A [0]),
    .Q(\vectOut[4] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1250_ (
    .C(_0273_),
    .CE(_0167_),
    .D(\Memory.0.6.DO_A [0]),
    .Q(\vectOut[4] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1251_ (
    .C(_0273_),
    .CE(_0167_),
    .D(\Memory.0.7.DO_A [0]),
    .Q(\vectOut[4] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1252_ (
    .C(_0273_),
    .CE(_0216_),
    .D(_0271_[0]),
    .Q(\stimIn[0] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1253_ (
    .C(_0273_),
    .CE(_0216_),
    .D(_0271_[1]),
    .Q(\stimIn[0] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1254_ (
    .C(_0273_),
    .CE(_0216_),
    .D(_0271_[2]),
    .Q(\stimIn[0] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1255_ (
    .C(_0273_),
    .CE(_0216_),
    .D(_0271_[3]),
    .Q(\stimIn[0] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1256_ (
    .C(_0273_),
    .CE(_0216_),
    .D(_0271_[4]),
    .Q(\stimIn[0] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1257_ (
    .C(_0273_),
    .CE(_0216_),
    .D(_0271_[5]),
    .Q(\stimIn[0] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1258_ (
    .C(_0273_),
    .CE(_0217_),
    .D(_0271_[0]),
    .Q(\stimIn[1] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1259_ (
    .C(_0273_),
    .CE(_0217_),
    .D(_0271_[1]),
    .Q(\stimIn[1] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1260_ (
    .C(_0273_),
    .CE(_0217_),
    .D(_0271_[2]),
    .Q(\stimIn[1] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1261_ (
    .C(_0273_),
    .CE(_0217_),
    .D(_0271_[3]),
    .Q(\stimIn[1] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1262_ (
    .C(_0273_),
    .CE(_0217_),
    .D(_0271_[4]),
    .Q(\stimIn[1] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1263_ (
    .C(_0273_),
    .CE(_0217_),
    .D(_0271_[5]),
    .Q(\stimIn[1] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1264_ (
    .C(_0273_),
    .CE(_0217_),
    .D(_0271_[6]),
    .Q(\stimIn[1] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1265_ (
    .C(_0273_),
    .CE(_0217_),
    .D(_0271_[7]),
    .Q(\stimIn[1] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1266_ (
    .C(_0273_),
    .CE(_0218_),
    .D(_0271_[0]),
    .Q(\stimIn[2] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1267_ (
    .C(_0273_),
    .CE(_0218_),
    .D(_0271_[1]),
    .Q(\stimIn[2] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1268_ (
    .C(_0273_),
    .CE(_0218_),
    .D(_0271_[2]),
    .Q(\stimIn[2] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1269_ (
    .C(_0273_),
    .CE(_0218_),
    .D(_0271_[3]),
    .Q(\stimIn[2] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1270_ (
    .C(_0273_),
    .CE(_0218_),
    .D(_0271_[4]),
    .Q(\stimIn[2] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1271_ (
    .C(_0273_),
    .CE(_0218_),
    .D(_0271_[5]),
    .Q(\stimIn[2] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1272_ (
    .C(_0273_),
    .CE(_0218_),
    .D(_0271_[6]),
    .Q(\stimIn[2] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1273_ (
    .C(_0273_),
    .CE(_0218_),
    .D(_0271_[7]),
    .Q(\stimIn[2] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1274_ (
    .C(_0273_),
    .CE(_0219_),
    .D(_0271_[0]),
    .Q(\stimIn[3] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1275_ (
    .C(_0273_),
    .CE(_0219_),
    .D(_0271_[1]),
    .Q(\stimIn[3] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1276_ (
    .C(_0273_),
    .CE(_0219_),
    .D(_0271_[2]),
    .Q(\stimIn[3] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1277_ (
    .C(_0273_),
    .CE(_0219_),
    .D(_0271_[3]),
    .Q(\stimIn[3] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1278_ (
    .C(_0273_),
    .CE(_0219_),
    .D(_0271_[4]),
    .Q(\stimIn[3] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1279_ (
    .C(_0273_),
    .CE(_0219_),
    .D(_0271_[5]),
    .Q(\stimIn[3] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1280_ (
    .C(_0273_),
    .CE(_0219_),
    .D(_0271_[6]),
    .Q(\stimIn[3] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1281_ (
    .C(_0273_),
    .CE(_0219_),
    .D(_0271_[7]),
    .Q(\stimIn[3] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1282_ (
    .C(_0273_),
    .CE(_0220_),
    .D(_0271_[0]),
    .Q(\stimIn[4] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1283_ (
    .C(_0273_),
    .CE(_0220_),
    .D(_0271_[1]),
    .Q(\stimIn[4] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1284_ (
    .C(_0273_),
    .CE(_0220_),
    .D(_0271_[2]),
    .Q(\stimIn[4] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1285_ (
    .C(_0273_),
    .CE(_0220_),
    .D(_0271_[3]),
    .Q(\stimIn[4] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1286_ (
    .C(_0273_),
    .CE(_0220_),
    .D(_0271_[4]),
    .Q(\stimIn[4] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1287_ (
    .C(_0273_),
    .CE(_0220_),
    .D(_0271_[5]),
    .Q(\stimIn[4] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1288_ (
    .C(_0273_),
    .CE(_0220_),
    .D(_0271_[6]),
    .Q(\stimIn[4] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1289_ (
    .C(_0273_),
    .CE(_0220_),
    .D(_0271_[7]),
    .Q(\stimIn[4] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1290_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_BI [7]),
    .Q(\u_cpu.u_ALU8.BI7 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:121.5-127.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1291_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .D(_IO_Req),
    .Q(IO_Sel),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1292_ (
    .C(_0273_),
    .CE(_0424_[0]),
    .D(_0259_[0]),
    .Q(_0272_[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1293_ (
    .C(_0273_),
    .CE(1'h1),
    .D(_0263_),
    .Q(_0272_[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1294_ (
    .C(_0273_),
    .CE(1'h1),
    .D(_0261_),
    .Q(_0272_[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1295_ (
    .C(_0273_),
    .CE(1'h1),
    .D(_0260_),
    .Q(_0272_[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1296_ (
    .C(_0273_),
    .CE(1'h1),
    .D(_0266_),
    .Q(_0272_[4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1297_ (
    .C(_0273_),
    .CE(1'h1),
    .D(_0265_),
    .Q(_0272_[5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1298_ (
    .C(_0273_),
    .CE(1'h1),
    .D(_0262_),
    .Q(_0272_[6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1299_ (
    .C(_0273_),
    .CE(1'h1),
    .D(_0264_),
    .Q(_0272_[7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1300_ (
    .C(_0273_),
    .CE(_0167_),
    .D(AB[8]),
    .Q(\vectOut[0] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1301_ (
    .C(_0273_),
    .CE(_0167_),
    .D(AB[9]),
    .Q(\vectOut[0] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1302_ (
    .C(_0273_),
    .CE(_0167_),
    .D(AB[10]),
    .Q(\vectOut[0] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1303_ (
    .C(_0273_),
    .CE(_0167_),
    .D(AB[11]),
    .Q(\vectOut[0] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1304_ (
    .C(_0273_),
    .CE(_0167_),
    .D(AB[12]),
    .Q(\vectOut[0] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1305_ (
    .C(_0273_),
    .CE(_0167_),
    .D(AB[13]),
    .Q(\vectOut[0] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1306_ (
    .C(_0273_),
    .CE(_0167_),
    .D(AB[14]),
    .Q(\vectOut[0] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1307_ (
    .C(_0273_),
    .CE(_0167_),
    .D(AB[15]),
    .Q(\vectOut[0] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1308_ (
    .C(_0273_),
    .CE(_0167_),
    .D(AB[0]),
    .Q(\vectOut[1] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1309_ (
    .C(_0273_),
    .CE(_0167_),
    .D(AB[1]),
    .Q(\vectOut[1] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1310_ (
    .C(_0273_),
    .CE(_0167_),
    .D(AB[2]),
    .Q(\vectOut[1] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1311_ (
    .C(_0273_),
    .CE(_0167_),
    .D(AB[3]),
    .Q(\vectOut[1] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1312_ (
    .C(_0273_),
    .CE(_0167_),
    .D(AB[4]),
    .Q(\vectOut[1] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1313_ (
    .C(_0273_),
    .CE(_0167_),
    .D(AB[5]),
    .Q(\vectOut[1] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1314_ (
    .C(_0273_),
    .CE(_0167_),
    .D(AB[6]),
    .Q(\vectOut[1] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1315_ (
    .C(_0273_),
    .CE(_0167_),
    .D(AB[7]),
    .Q(\vectOut[1] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1316_ (
    .C(_0273_),
    .CE(_0167_),
    .D(DO[0]),
    .Q(\vectOut[2] [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1317_ (
    .C(_0273_),
    .CE(_0167_),
    .D(DO[1]),
    .Q(\vectOut[2] [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1318_ (
    .C(_0273_),
    .CE(_0167_),
    .D(DO[2]),
    .Q(\vectOut[2] [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1319_ (
    .C(_0273_),
    .CE(_0167_),
    .D(DO[3]),
    .Q(\vectOut[2] [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1320_ (
    .C(_0273_),
    .CE(_0167_),
    .D(DO[4]),
    .Q(\vectOut[2] [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1321_ (
    .C(_0273_),
    .CE(_0167_),
    .D(DO[5]),
    .Q(\vectOut[2] [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1322_ (
    .C(_0273_),
    .CE(_0167_),
    .D(DO[6]),
    .Q(\vectOut[2] [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1323_ (
    .C(_0273_),
    .CE(_0167_),
    .D(DO[7]),
    .Q(\vectOut[2] [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:20.5-23.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1324_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .D(_0223_[0]),
    .Q(counter[0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:20.5-23.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1325_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .D(_0223_[1]),
    .Q(counter[1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:20.5-23.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1326_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .D(_0223_[2]),
    .Q(counter[2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:20.5-23.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1327_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .D(_0223_[3]),
    .Q(counter[3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1328_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0258_[0]),
    .Q(\u_cpu.state [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1329_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0258_[1]),
    .Q(\u_cpu.state [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1330_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0258_[2]),
    .Q(\u_cpu.state [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:42.41-42.97" *)
  FDPE #(
    .INIT(1'hx)
  ) _1331_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .D(_0258_[3]),
    .PRE(reset),
    .Q(\u_cpu.state [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1332_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0258_[4]),
    .Q(\u_cpu.state [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1333_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0258_[5]),
    .Q(\u_cpu.state [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1334_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0237_[0]),
    .Q(\u_cpu.PC [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1335_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0237_[1]),
    .Q(\u_cpu.PC [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1336_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0237_[2]),
    .Q(\u_cpu.PC [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1337_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0237_[3]),
    .Q(\u_cpu.PC [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1338_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0237_[4]),
    .Q(\u_cpu.PC [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1339_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0237_[5]),
    .Q(\u_cpu.PC [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1340_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0237_[6]),
    .Q(\u_cpu.PC [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1341_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0237_[7]),
    .Q(\u_cpu.PC [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1342_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0237_[8]),
    .Q(\u_cpu.PC [8])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1343_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0237_[9]),
    .Q(\u_cpu.PC [9])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1344_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0237_[10]),
    .Q(\u_cpu.PC [10])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1345_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0237_[11]),
    .Q(\u_cpu.PC [11])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1346_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0237_[12]),
    .Q(\u_cpu.PC [12])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1347_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0237_[13]),
    .Q(\u_cpu.PC [13])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1348_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0237_[14]),
    .Q(\u_cpu.PC [14])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:349.1-354.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1349_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0237_[15]),
    .Q(\u_cpu.PC [15])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1350_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(_0214_),
    .Q(\u_cpu.u_ALU8.CO )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1351_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_HC ),
    .Q(\u_cpu.u_ALU8.HC )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1352_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_l [0]),
    .Q(\u_cpu.u_ALU8.OUT [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1353_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_l [1]),
    .Q(\u_cpu.u_ALU8.OUT [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1354_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_l [2]),
    .Q(\u_cpu.u_ALU8.OUT [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1355_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_l [3]),
    .Q(\u_cpu.u_ALU8.OUT [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1356_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_h [0]),
    .Q(\u_cpu.u_ALU8.OUT [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1357_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_h [1]),
    .Q(\u_cpu.u_ALU8.OUT [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1358_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_h [2]),
    .Q(\u_cpu.u_ALU8.OUT [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1359_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.temp_h [3]),
    .Q(\u_cpu.AN )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/ALU8.v:101.1-119.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1360_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.u_ALU8.AI [7]),
    .Q(\u_cpu.u_ALU8.AI7 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1361_ (
    .C(\u_cpu.clk ),
    .CE(_0197_),
    .CLR(reset),
    .D(AB[0]),
    .Q(\u_cpu.ABL [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1362_ (
    .C(\u_cpu.clk ),
    .CE(_0197_),
    .CLR(reset),
    .D(AB[1]),
    .Q(\u_cpu.ABL [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1363_ (
    .C(\u_cpu.clk ),
    .CE(_0197_),
    .CLR(reset),
    .D(AB[2]),
    .Q(\u_cpu.ABL [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1364_ (
    .C(\u_cpu.clk ),
    .CE(_0197_),
    .CLR(reset),
    .D(AB[3]),
    .Q(\u_cpu.ABL [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1365_ (
    .C(\u_cpu.clk ),
    .CE(_0197_),
    .CLR(reset),
    .D(AB[4]),
    .Q(\u_cpu.ABL [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1366_ (
    .C(\u_cpu.clk ),
    .CE(_0197_),
    .CLR(reset),
    .D(AB[5]),
    .Q(\u_cpu.ABL [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1367_ (
    .C(\u_cpu.clk ),
    .CE(_0197_),
    .CLR(reset),
    .D(AB[6]),
    .Q(\u_cpu.ABL [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:417.1-428.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1368_ (
    .C(\u_cpu.clk ),
    .CE(_0197_),
    .CLR(reset),
    .D(AB[7]),
    .Q(\u_cpu.ABL [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1369_ (
    .C(\u_cpu.clk ),
    .CE(_0168_),
    .CLR(reset),
    .D(_0206_),
    .Q(\u_cpu.AXYS[3] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1370_ (
    .C(\u_cpu.clk ),
    .CE(_0168_),
    .CLR(reset),
    .D(_0207_),
    .Q(\u_cpu.AXYS[3] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1371_ (
    .C(\u_cpu.clk ),
    .CE(_0168_),
    .CLR(reset),
    .D(_0208_),
    .Q(\u_cpu.AXYS[3] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1372_ (
    .C(\u_cpu.clk ),
    .CE(_0168_),
    .CLR(reset),
    .D(_0209_),
    .Q(\u_cpu.AXYS[3] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1373_ (
    .C(\u_cpu.clk ),
    .CE(_0168_),
    .CLR(reset),
    .D(_0210_),
    .Q(\u_cpu.AXYS[3] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1374_ (
    .C(\u_cpu.clk ),
    .CE(_0168_),
    .CLR(reset),
    .D(_0211_),
    .Q(\u_cpu.AXYS[3] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1375_ (
    .C(\u_cpu.clk ),
    .CE(_0168_),
    .CLR(reset),
    .D(_0212_),
    .Q(\u_cpu.AXYS[3] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1376_ (
    .C(\u_cpu.clk ),
    .CE(_0168_),
    .CLR(reset),
    .D(_0213_),
    .Q(\u_cpu.AXYS[3] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:500.1-504.32|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1377_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(_0186_),
    .Q(\u_cpu.adj_bcd )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1378_ (
    .C(\u_cpu.clk ),
    .CE(_0169_),
    .CLR(reset),
    .D(_0206_),
    .Q(\u_cpu.AXYS[2] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1379_ (
    .C(\u_cpu.clk ),
    .CE(_0169_),
    .CLR(reset),
    .D(_0207_),
    .Q(\u_cpu.AXYS[2] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1380_ (
    .C(\u_cpu.clk ),
    .CE(_0169_),
    .CLR(reset),
    .D(_0208_),
    .Q(\u_cpu.AXYS[2] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1381_ (
    .C(\u_cpu.clk ),
    .CE(_0169_),
    .CLR(reset),
    .D(_0209_),
    .Q(\u_cpu.AXYS[2] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1382_ (
    .C(\u_cpu.clk ),
    .CE(_0169_),
    .CLR(reset),
    .D(_0210_),
    .Q(\u_cpu.AXYS[2] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1383_ (
    .C(\u_cpu.clk ),
    .CE(_0169_),
    .CLR(reset),
    .D(_0211_),
    .Q(\u_cpu.AXYS[2] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1384_ (
    .C(\u_cpu.clk ),
    .CE(_0169_),
    .CLR(reset),
    .D(_0212_),
    .Q(\u_cpu.AXYS[2] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1385_ (
    .C(\u_cpu.clk ),
    .CE(_0169_),
    .CLR(reset),
    .D(_0213_),
    .Q(\u_cpu.AXYS[2] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1386_ (
    .C(\u_cpu.clk ),
    .CE(_0170_),
    .CLR(reset),
    .D(_0206_),
    .Q(\u_cpu.AXYS[1] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1387_ (
    .C(\u_cpu.clk ),
    .CE(_0170_),
    .CLR(reset),
    .D(_0207_),
    .Q(\u_cpu.AXYS[1] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1388_ (
    .C(\u_cpu.clk ),
    .CE(_0170_),
    .CLR(reset),
    .D(_0208_),
    .Q(\u_cpu.AXYS[1] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1389_ (
    .C(\u_cpu.clk ),
    .CE(_0170_),
    .CLR(reset),
    .D(_0209_),
    .Q(\u_cpu.AXYS[1] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1390_ (
    .C(\u_cpu.clk ),
    .CE(_0170_),
    .CLR(reset),
    .D(_0210_),
    .Q(\u_cpu.AXYS[1] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1391_ (
    .C(\u_cpu.clk ),
    .CE(_0170_),
    .CLR(reset),
    .D(_0211_),
    .Q(\u_cpu.AXYS[1] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1392_ (
    .C(\u_cpu.clk ),
    .CE(_0170_),
    .CLR(reset),
    .D(_0212_),
    .Q(\u_cpu.AXYS[1] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1393_ (
    .C(\u_cpu.clk ),
    .CE(_0170_),
    .CLR(reset),
    .D(_0213_),
    .Q(\u_cpu.AXYS[1] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1394_ (
    .C(\u_cpu.clk ),
    .CE(_0171_),
    .CLR(reset),
    .D(_0206_),
    .Q(\u_cpu.AXYS[0] [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1395_ (
    .C(\u_cpu.clk ),
    .CE(_0171_),
    .CLR(reset),
    .D(_0207_),
    .Q(\u_cpu.AXYS[0] [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1396_ (
    .C(\u_cpu.clk ),
    .CE(_0171_),
    .CLR(reset),
    .D(_0208_),
    .Q(\u_cpu.AXYS[0] [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1397_ (
    .C(\u_cpu.clk ),
    .CE(_0171_),
    .CLR(reset),
    .D(_0209_),
    .Q(\u_cpu.AXYS[0] [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1398_ (
    .C(\u_cpu.clk ),
    .CE(_0171_),
    .CLR(reset),
    .D(_0210_),
    .Q(\u_cpu.AXYS[0] [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1399_ (
    .C(\u_cpu.clk ),
    .CE(_0171_),
    .CLR(reset),
    .D(_0211_),
    .Q(\u_cpu.AXYS[0] [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1400_ (
    .C(\u_cpu.clk ),
    .CE(_0171_),
    .CLR(reset),
    .D(_0212_),
    .Q(\u_cpu.AXYS[0] [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:543.1-552.88|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1401_ (
    .C(\u_cpu.clk ),
    .CE(_0171_),
    .CLR(reset),
    .D(_0213_),
    .Q(\u_cpu.AXYS[0] [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:646.1-650.31|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1402_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.DIMUX [7]),
    .Q(\u_cpu.backwards )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:768.1-784.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1403_ (
    .C(\u_cpu.clk ),
    .CE(_0172_),
    .CLR(reset),
    .D(_0180_),
    .Q(\u_cpu.C )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:790.1-802.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1404_ (
    .C(\u_cpu.clk ),
    .CE(_0173_),
    .CLR(reset),
    .D(_0185_),
    .Q(\u_cpu.Z )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:804.1-817.23|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1405_ (
    .C(\u_cpu.clk ),
    .CE(_0174_),
    .CLR(reset),
    .D(_0183_),
    .Q(\u_cpu.N )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:823.1-834.31|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1406_ (
    .C(\u_cpu.clk ),
    .CE(_0175_),
    .CLR(reset),
    .D(_0182_),
    .Q(\u_cpu.I )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:839.1-848.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1407_ (
    .C(\u_cpu.clk ),
    .CE(_0176_),
    .CLR(reset),
    .D(_0181_),
    .Q(\u_cpu.D )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:853.1-863.23|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1408_ (
    .C(\u_cpu.clk ),
    .CE(_0177_),
    .CLR(reset),
    .D(_0184_),
    .Q(\u_cpu.V )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1409_ (
    .C(\u_cpu.clk ),
    .CE(_0178_),
    .CLR(reset),
    .D(_0434_[2]),
    .Q(\u_cpu.IRHOLD_valid )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1410_ (
    .C(\u_cpu.clk ),
    .CE(_0179_),
    .D(\u_cpu.DIMUX [0]),
    .Q(\u_cpu.IRHOLD [0]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1411_ (
    .C(\u_cpu.clk ),
    .CE(_0179_),
    .D(\u_cpu.DIMUX [1]),
    .Q(\u_cpu.IRHOLD [1]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1412_ (
    .C(\u_cpu.clk ),
    .CE(_0179_),
    .D(\u_cpu.DIMUX [2]),
    .Q(\u_cpu.IRHOLD [2]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1413_ (
    .C(\u_cpu.clk ),
    .CE(_0179_),
    .D(\u_cpu.DIMUX [3]),
    .Q(\u_cpu.IRHOLD [3]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1414_ (
    .C(\u_cpu.clk ),
    .CE(_0179_),
    .D(\u_cpu.DIMUX [4]),
    .Q(\u_cpu.IRHOLD [4]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1415_ (
    .C(\u_cpu.clk ),
    .CE(_0179_),
    .D(\u_cpu.DIMUX [5]),
    .Q(\u_cpu.IRHOLD [5]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1416_ (
    .C(\u_cpu.clk ),
    .CE(_0179_),
    .D(\u_cpu.DIMUX [6]),
    .Q(\u_cpu.IRHOLD [6]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:875.1-884.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1417_ (
    .C(\u_cpu.clk ),
    .CE(_0179_),
    .D(\u_cpu.DIMUX [7]),
    .Q(\u_cpu.IRHOLD [7]),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1007.1-1011.19|/usr/local/bin/../share/yosys/xilinx/ff_map.v:42.41-42.97" *)
  FDPE #(
    .INIT(1'hx)
  ) _1418_ (
    .C(\u_cpu.clk ),
    .CE(_0096_[0]),
    .D(1'h0),
    .PRE(reset),
    .Q(\u_cpu.res )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1419_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [0]),
    .Q(\u_cpu.DIHOLD [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1420_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [1]),
    .Q(\u_cpu.DIHOLD [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1421_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [2]),
    .Q(\u_cpu.DIHOLD [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1422_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [3]),
    .Q(\u_cpu.DIHOLD [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1423_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [4]),
    .Q(\u_cpu.DIHOLD [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1424_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [5]),
    .Q(\u_cpu.DIHOLD [5])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1425_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [6]),
    .Q(\u_cpu.DIHOLD [6])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:889.1-893.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1426_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(\u_cpu.DIMUX [7]),
    .Q(\u_cpu.DIHOLD [7])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1013.1-1032.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1427_ (
    .C(\u_cpu.clk ),
    .CE(_0106_[4]),
    .CLR(reset),
    .D(_0205_),
    .Q(\u_cpu.load_reg )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1034.1-1054.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1428_ (
    .C(\u_cpu.clk ),
    .CE(_0106_[4]),
    .CLR(reset),
    .D(_0270_[0]),
    .Q(\u_cpu.dst_reg [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1034.1-1054.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1429_ (
    .C(\u_cpu.clk ),
    .CE(_0106_[4]),
    .CLR(reset),
    .D(_0270_[1]),
    .Q(\u_cpu.dst_reg [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1056.1-1079.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1430_ (
    .C(\u_cpu.clk ),
    .CE(_0106_[4]),
    .CLR(reset),
    .D(_0269_[0]),
    .Q(\u_cpu.src_reg [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1056.1-1079.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1431_ (
    .C(\u_cpu.clk ),
    .CE(_0106_[4]),
    .CLR(reset),
    .D(_0269_[1]),
    .Q(\u_cpu.src_reg [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1081.1-1092.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1432_ (
    .C(\u_cpu.clk ),
    .CE(_0106_[4]),
    .CLR(reset),
    .D(_0204_),
    .Q(\u_cpu.index_y )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1095.1-1106.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1433_ (
    .C(\u_cpu.clk ),
    .CE(_0106_[4]),
    .CLR(reset),
    .D(_0203_),
    .Q(\u_cpu.store )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1108.1-1118.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1434_ (
    .C(\u_cpu.clk ),
    .CE(_0106_[4]),
    .CLR(reset),
    .D(_0202_),
    .Q(\u_cpu.write_back )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1121.1-1129.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1435_ (
    .C(\u_cpu.clk ),
    .CE(_0106_[4]),
    .CLR(reset),
    .D(_0304_[0]),
    .Q(\u_cpu.load_only )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1131.1-1141.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1436_ (
    .C(\u_cpu.clk ),
    .CE(_0106_[4]),
    .CLR(reset),
    .D(_0201_),
    .Q(\u_cpu.inc )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1143.1-1152.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1437_ (
    .C(\u_cpu.clk ),
    .CE(_0196_),
    .CLR(reset),
    .D(_0360_[1]),
    .Q(\u_cpu.adc_sbc )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1154.1-1163.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1438_ (
    .C(\u_cpu.clk ),
    .CE(_0196_),
    .CLR(reset),
    .D(_0200_),
    .Q(\u_cpu.adc_bcd )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1165.1-1175.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1439_ (
    .C(\u_cpu.clk ),
    .CE(_0106_[4]),
    .CLR(reset),
    .D(_0433_[0]),
    .Q(\u_cpu.shift )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1177.1-1188.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1440_ (
    .C(\u_cpu.clk ),
    .CE(_0106_[4]),
    .CLR(reset),
    .D(_0199_),
    .Q(\u_cpu.compare )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1190.1-1199.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1441_ (
    .C(\u_cpu.clk ),
    .CE(_0106_[4]),
    .CLR(reset),
    .D(_0267_[11]),
    .Q(\u_cpu.shift_right )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1201.1-1211.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1442_ (
    .C(\u_cpu.clk ),
    .CE(_0106_[4]),
    .CLR(reset),
    .D(_0198_),
    .Q(\u_cpu.rotate )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1213.1-1239.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1443_ (
    .C(\u_cpu.clk ),
    .CE(_0106_[4]),
    .CLR(reset),
    .D(_0268_[0]),
    .Q(\u_cpu.op [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1213.1-1239.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1444_ (
    .C(\u_cpu.clk ),
    .CE(_0106_[4]),
    .CLR(reset),
    .D(_0268_[1]),
    .Q(\u_cpu.op [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1213.1-1239.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1445_ (
    .C(\u_cpu.clk ),
    .CE(_0106_[4]),
    .CLR(reset),
    .D(_0268_[2]),
    .Q(\u_cpu.op [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1213.1-1239.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1446_ (
    .C(\u_cpu.clk ),
    .CE(_0106_[4]),
    .CLR(reset),
    .D(_0268_[3]),
    .Q(\u_cpu.op [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1241.1-1250.16|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1447_ (
    .C(\u_cpu.clk ),
    .CE(_0106_[4]),
    .CLR(reset),
    .D(_0267_[15]),
    .Q(\u_cpu.bit_ins )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1448_ (
    .C(\u_cpu.clk ),
    .CE(_0106_[4]),
    .CLR(reset),
    .D(_0193_),
    .Q(\u_cpu.clv )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1449_ (
    .C(\u_cpu.clk ),
    .CE(_0106_[4]),
    .CLR(reset),
    .D(_0192_),
    .Q(\u_cpu.sei )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1450_ (
    .C(\u_cpu.clk ),
    .CE(_0106_[4]),
    .CLR(reset),
    .D(_0191_),
    .Q(\u_cpu.cli )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1451_ (
    .C(\u_cpu.clk ),
    .CE(_0106_[4]),
    .CLR(reset),
    .D(_0195_),
    .Q(\u_cpu.sed )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1452_ (
    .C(\u_cpu.clk ),
    .CE(_0106_[4]),
    .CLR(reset),
    .D(_0194_),
    .Q(\u_cpu.cld )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1453_ (
    .C(\u_cpu.clk ),
    .CE(_0106_[4]),
    .CLR(reset),
    .D(_0190_),
    .Q(\u_cpu.sec )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1454_ (
    .C(\u_cpu.clk ),
    .CE(_0106_[4]),
    .CLR(reset),
    .D(_0188_),
    .Q(\u_cpu.clc )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1455_ (
    .C(\u_cpu.clk ),
    .CE(_0106_[4]),
    .CLR(reset),
    .D(_0187_),
    .Q(\u_cpu.php )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1255.1-1280.9|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1456_ (
    .C(\u_cpu.clk ),
    .CE(_0106_[4]),
    .CLR(reset),
    .D(_0189_),
    .Q(\u_cpu.plp )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1282.1-1286.30|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1457_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.IR [5]),
    .Q(\u_cpu.cond_code [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1282.1-1286.30|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1458_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.IR [6]),
    .Q(\u_cpu.cond_code [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1282.1-1286.30|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'hx)
  ) _1459_ (
    .C(\u_cpu.clk ),
    .CE(RDY),
    .CLR(reset),
    .D(\u_cpu.IR [7]),
    .Q(\u_cpu.cond_code [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1309.1-1315.23|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1460_ (
    .C(\u_cpu.clk ),
    .CE(_0166_),
    .CLR(reset),
    .D(_0435_[2]),
    .Q(\u_cpu.NMI_edge )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../../source/cpu.v:1303.1-1307.22|/usr/local/bin/../share/yosys/xilinx/ff_map.v:31.41-31.97" *)
  FDCE #(
    .INIT(1'h0)
  ) _1461_ (
    .C(\u_cpu.clk ),
    .CE(1'h1),
    .CLR(reset),
    .D(NMI),
    .Q(\u_cpu.NMI_1 )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "../../../cpu_wrapper_RT.v:53.5-83.8|/usr/local/bin/../share/yosys/xilinx/ff_map.v:68.41-68.95" *)
  FDRE #(
    .INIT(1'hx)
  ) _1462_ (
    .C(_0273_),
    .CE(_0167_),
    .D(WE),
    .Q(\vectOut[3] ),
    .R(1'h0)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haba8a8a8abababab)
  ) _1463_ (
    .I0(_0272_[3]),
    .I1(_0423_[1]),
    .I2(_0423_[0]),
    .I3(_0290_[3]),
    .I4(\vectOut[4] [3]),
    .I5(_0359_[2]),
    .O(_0260_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haba8a8a8abababab)
  ) _1464_ (
    .I0(_0272_[2]),
    .I1(_0423_[1]),
    .I2(_0423_[0]),
    .I3(_0290_[3]),
    .I4(\vectOut[4] [2]),
    .I5(_0420_[2]),
    .O(_0261_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haba8a8a8abababab)
  ) _1465_ (
    .I0(_0272_[6]),
    .I1(_0423_[1]),
    .I2(_0423_[0]),
    .I3(_0290_[3]),
    .I4(\vectOut[4] [6]),
    .I5(_0395_[2]),
    .O(_0262_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haba8a8a8abababab)
  ) _1466_ (
    .I0(_0272_[1]),
    .I1(_0423_[1]),
    .I2(_0423_[0]),
    .I3(_0290_[3]),
    .I4(\vectOut[4] [1]),
    .I5(_0349_[2]),
    .O(_0263_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haba8a8a8abababab)
  ) _1467_ (
    .I0(_0272_[7]),
    .I1(_0423_[1]),
    .I2(_0423_[0]),
    .I3(_0290_[3]),
    .I4(\vectOut[4] [7]),
    .I5(_0291_[2]),
    .O(_0264_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haba8a8a8abababab)
  ) _1468_ (
    .I0(_0272_[5]),
    .I1(_0423_[1]),
    .I2(_0423_[0]),
    .I3(_0290_[3]),
    .I4(\vectOut[4] [5]),
    .I5(_0365_[2]),
    .O(_0265_)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/lut_map.v:47.26-48.41" *)
  LUT6 #(
    .INIT(64'haba8a8a8abababab)
  ) _1469_ (
    .I0(_0272_[4]),
    .I1(_0423_[1]),
    .I2(_0423_[0]),
    .I3(_0290_[3]),
    .I4(\vectOut[4] [4]),
    .I5(_0366_[2]),
    .O(_0266_)
  );
  (* keep = 32'd1 *)
  IBUF _1470_ (
    .I(Addr_emu[0]),
    .O(_0290_[5])
  );
  (* keep = 32'd1 *)
  IBUF _1471_ (
    .I(Addr_emu[1]),
    .O(_0290_[4])
  );
  (* keep = 32'd1 *)
  IBUF _1472_ (
    .I(Addr_emu[2]),
    .O(_0290_[3])
  );
  (* keep = 32'd1 *)
  IBUF _1473_ (
    .I(Din_emu[0]),
    .O(_0271_[0])
  );
  (* keep = 32'd1 *)
  IBUF _1474_ (
    .I(Din_emu[1]),
    .O(_0271_[1])
  );
  (* keep = 32'd1 *)
  IBUF _1475_ (
    .I(Din_emu[2]),
    .O(_0271_[2])
  );
  (* keep = 32'd1 *)
  IBUF _1476_ (
    .I(Din_emu[3]),
    .O(_0271_[3])
  );
  (* keep = 32'd1 *)
  IBUF _1477_ (
    .I(Din_emu[4]),
    .O(_0271_[4])
  );
  (* keep = 32'd1 *)
  IBUF _1478_ (
    .I(Din_emu[5]),
    .O(_0271_[5])
  );
  (* keep = 32'd1 *)
  IBUF _1479_ (
    .I(Din_emu[6]),
    .O(_0271_[6])
  );
  (* keep = 32'd1 *)
  IBUF _1480_ (
    .I(Din_emu[7]),
    .O(_0271_[7])
  );
  (* keep = 32'd1 *)
  OBUF _1481_ (
    .I(_0272_[0]),
    .O(Dout_emu[0])
  );
  (* keep = 32'd1 *)
  OBUF _1482_ (
    .I(_0272_[1]),
    .O(Dout_emu[1])
  );
  (* keep = 32'd1 *)
  OBUF _1483_ (
    .I(_0272_[2]),
    .O(Dout_emu[2])
  );
  (* keep = 32'd1 *)
  OBUF _1484_ (
    .I(_0272_[3]),
    .O(Dout_emu[3])
  );
  (* keep = 32'd1 *)
  OBUF _1485_ (
    .I(_0272_[4]),
    .O(Dout_emu[4])
  );
  (* keep = 32'd1 *)
  OBUF _1486_ (
    .I(_0272_[5]),
    .O(Dout_emu[5])
  );
  (* keep = 32'd1 *)
  OBUF _1487_ (
    .I(_0272_[6]),
    .O(Dout_emu[6])
  );
  (* keep = 32'd1 *)
  OBUF _1488_ (
    .I(_0272_[7]),
    .O(Dout_emu[7])
  );
  (* keep = 32'd1 *)
  OBUF _1489_ (
    .I(_0215_),
    .O(IO_Req)
  );
  (* keep = 32'd1 *)
  OBUF _1490_ (
    .I(counter[3]),
    .O(clk_LED)
  );
  (* keep = 32'd1 *)
  IBUF _1491_ (
    .I(clk_dut),
    .O(_0257_)
  );
  (* keep = 32'd1 *)
  IBUF _1492_ (
    .I(clk_emu),
    .O(_0256_)
  );
  (* keep = 32'd1 *)
  IBUF _1493_ (
    .I(get_emu),
    .O(_0423_[0])
  );
  (* keep = 32'd1 *)
  IBUF _1494_ (
    .I(load_emu),
    .O(_0423_[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:121.4-140.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.0.genblk1.genblk1.lower  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEOUTA(\Memory.0.0.genblk1.genblk1.CAS_A ),
    .CASCADEOUTB(\Memory.0.0.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(\u_cpu.clk ),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[0] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:146.4-167.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'h281822ec0360bd68e7319ec9f9094294010025149132099631e2662de65db788),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.0.genblk1.genblk1.upper  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEINA(\Memory.0.0.genblk1.genblk1.CAS_A ),
    .CASCADEINB(\Memory.0.0.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(\u_cpu.clk ),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[0] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .DOADO(\Memory.0.0.DO_A [31:0]),
    .DOBDO(\Memory.0.0.DO_B [31:0]),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:121.4-140.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.1.genblk1.genblk1.lower  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEOUTA(\Memory.0.1.genblk1.genblk1.CAS_A ),
    .CASCADEOUTB(\Memory.0.1.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(\u_cpu.clk ),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[1] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:146.4-167.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'h28295449e21900386350860b17099c1502b7c8a24b5410459068210c62552128),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.1.genblk1.genblk1.upper  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEINA(\Memory.0.1.genblk1.genblk1.CAS_A ),
    .CASCADEINB(\Memory.0.1.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(\u_cpu.clk ),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[1] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .DOADO(\Memory.0.1.DO_A [31:0]),
    .DOBDO(\Memory.0.1.DO_B [31:0]),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:121.4-140.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.2.genblk1.genblk1.lower  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEOUTA(\Memory.0.2.genblk1.genblk1.CAS_A ),
    .CASCADEOUTB(\Memory.0.2.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(\u_cpu.clk ),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[2] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:146.4-167.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'h2810c04c02f31ddd631bdea8f83fdc8c80a800802a0055021560430d6a011318),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.2.genblk1.genblk1.upper  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEINA(\Memory.0.2.genblk1.genblk1.CAS_A ),
    .CASCADEINB(\Memory.0.2.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(\u_cpu.clk ),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[2] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .DOADO(\Memory.0.2.DO_A [31:0]),
    .DOBDO(\Memory.0.2.DO_B [31:0]),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:121.4-140.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.3.genblk1.genblk1.lower  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEOUTA(\Memory.0.3.genblk1.genblk1.CAS_A ),
    .CASCADEOUTB(\Memory.0.3.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(\u_cpu.clk ),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[3] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:146.4-167.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'h2818a6f9f900222c6778c6c2011a01111b53cf34d536199db1e2624dee99929b),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.3.genblk1.genblk1.upper  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEINA(\Memory.0.3.genblk1.genblk1.CAS_A ),
    .CASCADEINB(\Memory.0.3.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(\u_cpu.clk ),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[3] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .DOADO(\Memory.0.3.DO_A [31:0]),
    .DOBDO(\Memory.0.3.DO_B [31:0]),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:121.4-140.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.4.genblk1.genblk1.lower  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEOUTA(\Memory.0.4.genblk1.genblk1.CAS_A ),
    .CASCADEOUTB(\Memory.0.4.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(\u_cpu.clk ),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[4] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:146.4-167.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'h206f0d080404400c4258c43ca88860662c00384881cde6101643bd8849376c6b),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.4.genblk1.genblk1.upper  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEINA(\Memory.0.4.genblk1.genblk1.CAS_A ),
    .CASCADEINB(\Memory.0.4.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(\u_cpu.clk ),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[4] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .DOADO(\Memory.0.4.DO_A [31:0]),
    .DOBDO(\Memory.0.4.DO_B [31:0]),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:121.4-140.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.5.genblk1.genblk1.lower  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEOUTA(\Memory.0.5.genblk1.genblk1.CAS_A ),
    .CASCADEOUTB(\Memory.0.5.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(\u_cpu.clk ),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[5] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:146.4-167.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'h208ca53e01f37eebfff7bf495bb9dd9b49e40908d59dd214b870639ef422018c),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.5.genblk1.genblk1.upper  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEINA(\Memory.0.5.genblk1.genblk1.CAS_A ),
    .CASCADEINB(\Memory.0.5.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(\u_cpu.clk ),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[5] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .DOADO(\Memory.0.5.DO_A [31:0]),
    .DOBDO(\Memory.0.5.DO_B [31:0]),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:121.4-140.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.6.genblk1.genblk1.lower  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEOUTA(\Memory.0.6.genblk1.genblk1.CAS_A ),
    .CASCADEOUTB(\Memory.0.6.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(\u_cpu.clk ),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[6] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:146.4-167.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'h20ca221df815910c6318c61e001ea822fe000d1400fbce8816e1290c68abc84b),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.6.genblk1.genblk1.upper  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEINA(\Memory.0.6.genblk1.genblk1.CAS_A ),
    .CASCADEINB(\Memory.0.6.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(\u_cpu.clk ),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[6] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .DOADO(\Memory.0.6.DO_A [31:0]),
    .DOBDO(\Memory.0.6.DO_B [31:0]),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:121.4-140.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("LOWER"),
    .RAM_EXTENSION_B("LOWER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.7.genblk1.genblk1.lower  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEOUTA(\Memory.0.7.genblk1.genblk1.CAS_A ),
    .CASCADEOUTB(\Memory.0.7.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(\u_cpu.clk ),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[7] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "/usr/local/bin/../share/yosys/xilinx/brams_xc6v_map.v:146.4-167.3" *)
  RAMB36E1 #(
    .DOA_REG(32'sd0),
    .DOB_REG(32'sd0),
    .INIT_00(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_01(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_02(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_03(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_04(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_05(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_06(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_07(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_08(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_09(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_0F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_10(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_11(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_12(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_13(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_14(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_15(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_16(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_17(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_18(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_19(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_1F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_20(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_21(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_22(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_23(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_24(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_25(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_26(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_27(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_28(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_29(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_2F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_30(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_31(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_32(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_33(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_34(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_35(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_36(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_37(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_38(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_39(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_3F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_40(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_41(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_42(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_43(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_44(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_45(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_46(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_47(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_48(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_49(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_4F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_50(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_51(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_52(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_53(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_54(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_55(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_56(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_57(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_58(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_59(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_5F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_60(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_61(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_62(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_63(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_64(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_65(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_66(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_67(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_68(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_69(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_6F(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_70(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_71(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_72(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_73(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_74(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_75(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_76(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_77(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_78(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_79(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7A(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7B(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7C(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7D(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7E(256'hxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx),
    .INIT_7F(256'h205a0f0c0855d55cef79cedeaa08ea86fe041e58aaffff9abfe36b5decbbdbd5),
    .INIT_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .INIT_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .RAM_EXTENSION_A("UPPER"),
    .RAM_EXTENSION_B("UPPER"),
    .RAM_MODE("TDP"),
    .READ_WIDTH_A(32'd1),
    .READ_WIDTH_B(32'd1),
    .SRVAL_A(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .SRVAL_B(72'b00000000000000000000000000000000000000000000000000000000000000000000000x),
    .WRITE_MODE_A("NO_CHANGE"),
    .WRITE_MODE_B("READ_FIRST"),
    .WRITE_WIDTH_A(32'd1),
    .WRITE_WIDTH_B(32'd1)
  ) \Memory.0.7.genblk1.genblk1.upper  (
    .ADDRARDADDR(_Address),
    .ADDRBWRADDR(16'hxxxx),
    .CASCADEINA(\Memory.0.7.genblk1.genblk1.CAS_A ),
    .CASCADEINB(\Memory.0.7.genblk1.genblk1.CAS_B ),
    .CLKARDCLK(\u_cpu.clk ),
    .CLKBWRCLK(1'h0),
    .DIADI({ 31'h00000000, _Din[7] }),
    .DIBDI(32'b0000000000000000000000000000000x),
    .DOADO(\Memory.0.7.DO_A [31:0]),
    .DOBDO(\Memory.0.7.DO_B [31:0]),
    .ENARDEN(1'h1),
    .ENBWREN(1'h0),
    .REGCEAREGCE(1'h0),
    .REGCEB(1'h0),
    .RSTRAMARSTRAM(1'h0),
    .RSTRAMB(1'h0),
    .RSTREGARSTREG(1'h0),
    .RSTREGB(1'h0),
    .WEA({ _WE, _WE, _WE, _WE }),
    .WEBWE(8'h00)
  );
  assign { _0314_[2], _0314_[0] } = { _0312_[2], \u_cpu.AXYS[1] [3] };
  assign _0329_[3:1] = { \u_cpu.ABL [5], \u_cpu.PC [5], _0016_[1] };
  assign _0330_[1:0] = { _0312_[2], _0287_[3] };
  assign _0351_[4:0] = { _0290_[5], \vectOut[4] [0], _0290_[3], \vectOut[0] [0], \vectOut[1] [0] };
  assign { _0145_[6], _0145_[4], _0145_[1:0] } = { \u_cpu.IR [7:6], _0132_[2], \u_cpu.IR [5] };
  assign { _0379_[5:3], _0379_[1] } = { _0096_[2], _0301_[2], _0304_[0], _0132_[4] };
  assign { _0417_[3], _0417_[1:0] } = { _0416_[3], _0380_[1], _0408_[4] };
  assign _0303_[0] = \u_cpu.IR [5];
  assign _0297_[1:0] = _0106_[3:2];
  assign _0304_[1] = _0301_[2];
  assign _0380_[3:2] = { _0309_[1], _0301_[2] };
  assign _0331_[3:0] = { \u_cpu.ABL [6], \u_cpu.DIMUX [6], _0311_[0], _0329_[0] };
  assign { _0352_[4], _0352_[2:0] } = { _0104_[4], RDY, _0104_[1:0] };
  assign { _0418_[2], _0418_[0] } = { _0372_[5], _0355_[0] };
  assign _0381_[4:0] = { \u_cpu.u_ALU8.OUT [5], _0337_[4], \u_cpu.PC [13], _0338_[1], _0337_[5] };
  assign _0382_[4:0] = { _0339_[4], _0287_[3:0] };
  assign _0332_[1:0] = { _0312_[2], _0286_[1] };
  assign _0419_[3:1] = { _0096_[0], RDY, _0369_[1] };
  assign _0275_[0] = \u_cpu.op [0];
  assign _0420_[1:0] = { \vectOut[4] [2], _0290_[3] };
  assign { _0099_[6], _0099_[4] } = { RDY, \u_cpu.write_back  };
  assign _0092_[5:3] = { _0076_[5], \u_cpu.u_ALU8.AI [7], _0076_[3] };
  assign _0383_[4:0] = { _0106_[4], _0096_[2], _0368_[4], _0115_[4], _0096_[3] };
  assign _0315_[3:0] = { \u_cpu.DIMUX [0], \u_cpu.PC [0], _0016_[1], _0311_[0] };
  assign _0384_[0] = _0374_[2];
  assign _0421_[1:0] = { _0346_[4], _0276_[0] };
  assign _0333_[3:0] = { \u_cpu.ABL [7], \u_cpu.PC [7], _0016_[1], _0329_[0] };
  assign { _0316_[2], _0316_[0] } = { _0312_[2], \u_cpu.AXYS[1] [0] };
  assign { _0164_[6], _0164_[4], _0164_[2:0] } = { IO_Sel, AB[2], AB[7:5] };
  assign { _0385_[4], _0385_[0] } = { _0293_[5], _0372_[0] };
  assign _0334_[1:0] = { _0312_[2], _0289_[3] };
  assign _0424_[1] = _0290_[5];
  assign { _0353_[3:2], _0353_[0] } = { _0145_[5], _0132_[4], _0096_[4] };
  assign { _0386_[4], _0386_[1] } = { _0358_[1], _0355_[2] };
  assign _0289_[4] = _0286_[4];
  assign { _0115_[6], _0115_[3:0] } = { RDY, _0096_[4:2], _0096_[0] };
  assign _0425_[3:0] = { _0286_[4], _0378_[2:0] };
  assign _0426_[1] = \u_cpu.u_ALU8.OUT [3];
  assign _0427_[1] = _0387_[4];
  assign { _0067_[6], _0067_[4:0] } = { _0055_[6], \u_cpu.u_ALU8.OUT [5], \u_cpu.state [0], \u_cpu.PC [5], _0055_[1], _0055_[5] };
  assign _0335_[3:0] = { \u_cpu.ABL [2], \u_cpu.DIMUX [2], _0311_[0], _0329_[0] };
  assign { _0387_[3], _0387_[1:0] } = { _0290_[5], \vectOut[3] , \vectOut[2] [0] };
  assign _0336_[1] = _0312_[2];
  assign { _0354_[2], _0354_[0] } = { _0353_[5], _0305_[1] };
  assign _0282_[1] = \u_cpu.AXYS[0] [6];
  assign { _0118_[6], _0118_[3:2], _0118_[0] } = { RDY, _0096_[4], _0096_[2], _0096_[0] };
  assign _0307_[1] = _0306_[1];
  assign _0287_[4] = _0286_[4];
  assign _0428_[2] = \u_cpu.u_ALU8.OUT [5];
  assign { _0278_[3:2], _0278_[0] } = { _0275_[1], \u_cpu.op [2], \u_cpu.backwards  };
  assign { _0016_[4:3], _0016_[0] } = { \u_cpu.DIMUX [7], \u_cpu.ABH [7], \u_cpu.PC [15] };
  assign { _0388_[4:3], _0388_[1:0] } = { _0232_[0], _0052_[0], \u_cpu.PC [11], \u_cpu.ABH [3] };
  assign _0429_[1] = _0351_[5];
  assign { _0389_[4:3], _0389_[1:0] } = { _0232_[0], _0052_[0], \u_cpu.PC [12], \u_cpu.ABH [4] };
  assign { _0356_[4], _0356_[2] } = { RDY, _0104_[0] };
  assign _0430_[2:1] = { \u_cpu.u_ALU8.OUT [1], _0426_[0] };
  assign _0390_[2:0] = { \u_cpu.PC [12], \u_cpu.DIMUX [4], _0055_[1] };
  assign _0337_[2:0] = { \u_cpu.PC [6], \u_cpu.V , \u_cpu.u_ALU8.OUT [6] };
  assign { _0391_[5:3], _0391_[1:0] } = { _0106_[4], _0380_[0], RDY, _0305_[1], _0096_[3] };
  assign _0317_[3:0] = { _0016_[5], \u_cpu.DIMUX [6], \u_cpu.PC [14], _0016_[1] };
  assign _0392_[1:0] = { _0338_[1], \u_cpu.PC [10] };
  assign { _0431_[2], _0431_[0] } = { _0279_[2], _0076_[3] };
  assign _0338_[0] = \u_cpu.PC [14];
  assign _0357_[1:0] = { _0356_[1], _0354_[1] };
  assign _0308_[0] = _0306_[0];
  assign _0358_[2] = _0302_[2];
  assign _0084_[5:3] = { _0076_[5], _0082_[2], _0076_[3] };
  assign _0339_[3:0] = _0286_[3:0];
  assign { _0393_[4], _0393_[1] } = { _0339_[4], _0336_[0] };
  assign { _0298_[5:4], _0298_[1:0] } = { _0106_[4], _0297_[2], _0106_[2], _0106_[3] };
  assign _0318_[3:0] = { _0016_[5], \u_cpu.DIMUX [4], \u_cpu.PC [12], _0016_[1] };
  assign _0340_[1:0] = { _0338_[1], \u_cpu.PC [8] };
  assign _0359_[1:0] = { \vectOut[4] [3], _0290_[3] };
  assign _0088_[5:3] = { _0076_[5], _0086_[2], _0076_[3] };
  assign { _0394_[4], _0394_[2:0] } = { _0267_[15], _0145_[5], _0115_[4], \u_cpu.IR [7] };
  assign { _0106_[6:5], _0106_[1:0] } = { _0041_[2], _0041_[3], _0041_[6], _0041_[7] };
  assign { _0432_[4], _0432_[2], _0432_[0] } = { _0416_[3], _0305_[0], _0380_[0] };
  assign _0395_[1:0] = { \vectOut[4] [6], _0290_[3] };
  assign { _0360_[2], _0360_[0] } = { \u_cpu.D , \u_cpu.IR [7] };
  assign _0090_[5:2] = { _0076_[5], _0088_[2], _0076_[3], \u_cpu.u_ALU8.AI [7] };
  assign _0319_[3:0] = { \u_cpu.DIMUX [0], _0016_[5], \u_cpu.PC [8], _0016_[1] };
  assign _0294_[5:3] = { RDY, _0099_[5], _0099_[2] };
  assign { _0396_[5:3], _0396_[1:0] } = { _0055_[5], _0232_[0], _0052_[0], \u_cpu.PC [0], \u_cpu.ABL [0] };
  assign _0341_[4] = _0339_[4];
  assign { _0397_[5:2], _0397_[0] } = { \u_cpu.PC_inc , _0055_[1], _0055_[6], \u_cpu.u_ALU8.OUT [0], \u_cpu.PC [0] };
  assign { _0299_[5:3], _0299_[0] } = { RDY, _0096_[5], \u_cpu.cond_code [0], _0276_[0] };
  assign _0433_[1] = \u_cpu.IR [5];
  assign _0290_[2:0] = { \vectOut[2] [4], \vectOut[1] [4], \vectOut[0] [4] };
  assign _0342_[3:0] = { \u_cpu.plp , \u_cpu.u_ALU8.CO , \u_cpu.u_ALU8.OUT [0], \u_cpu.clc  };
  assign _0309_[0] = \u_cpu.IR [6];
  assign { _0008_[5], _0008_[1:0] } = { \u_cpu.AXYS[2] [1], \u_cpu.src_reg [0], \u_cpu.index_y  };
  assign _0398_[1] = _0277_[1];
  assign { _0288_[2], _0288_[0] } = { _0279_[2], _0076_[3] };
  assign _0280_[3] = _0276_[0];
  assign _0434_[1:0] = { RDY, reset };
  assign _0399_[3:0] = { _0286_[4], _0362_[2:0] };
  assign _0362_[3] = _0339_[4];
  assign _0320_[3:0] = { \u_cpu.DIMUX [4], \u_cpu.PC [4], _0016_[1], _0311_[0] };
  assign _0435_[1:0] = { NMI, \u_cpu.NMI_1  };
  assign _0400_[4:0] = { _0286_[4], _0341_[1], _0341_[3:2], _0341_[0] };
  assign { _0321_[2], _0321_[0] } = { _0312_[2], \u_cpu.AXYS[1] [4] };
  assign _0363_[4:0] = { \u_cpu.u_ALU8.BI7 , \u_cpu.u_ALU8.AI7 , \u_cpu.AN , \u_cpu.u_ALU8.CO , \u_cpu.clv  };
  assign _0310_[1] = RDY;
  assign { _0364_[4], _0364_[2:0] } = { _0096_[0], \u_cpu.DIMUX [6], \u_cpu.u_ALU8.OUT [6], \u_cpu.plp  };
  assign _0283_[1] = \u_cpu.AXYS[2] [6];
  assign { _0300_[4:3], _0300_[1:0] } = { RDY, _0099_[0], _0099_[5], \u_cpu.write_back  };
  assign _0401_[4:0] = { _0286_[4], _0393_[3:2], _0336_[0], _0393_[0] };
  assign _0365_[1:0] = { \vectOut[4] [5], _0290_[3] };
  assign _0436_[2:0] = { _0367_[4], _0377_[2], \u_cpu.shift  };
  assign _0291_[1:0] = { \vectOut[4] [7], _0290_[3] };
  assign _0437_[1] = _0306_[0];
  assign _0366_[1:0] = { \vectOut[4] [4], _0290_[3] };
  assign { _0402_[2], _0402_[0] } = { _0279_[2], _0076_[3] };
  assign _0438_[3:1] = { _0355_[1], _0372_[3], _0372_[5] };
  assign _0322_[1] = \u_cpu.u_ALU8.OUT [1];
  assign _0403_[4:0] = { _0286_[4], _0344_[1], _0344_[3:2], _0344_[0] };
  assign _0367_[3:0] = { \u_cpu.plp , \u_cpu.DIMUX [3], \u_cpu.u_ALU8.OUT [3], \u_cpu.cld  };
  assign _0323_[2:0] = { \u_cpu.ABH [1], _0016_[2], _0278_[1] };
  assign _0439_[2:1] = { _0367_[4], \u_cpu.DIMUX [0] };
  assign { _0132_[6:5], _0132_[1:0] } = { RDY, _0096_[0], _0096_[2], _0096_[3] };
  assign { _0404_[2], _0404_[0] } = { _0279_[2], _0076_[3] };
  assign { _0368_[3], _0368_[0] } = { _0096_[2], _0118_[1] };
  assign _0293_[3:0] = { \u_cpu.backwards , \u_cpu.u_ALU8.CO , _0278_[1], RDY };
  assign _0055_[4:2] = { \u_cpu.u_ALU8.OUT [1], \u_cpu.state [0], \u_cpu.PC [1] };
  assign _0369_[0] = _0106_[4];
  assign { _0440_[5], _0440_[3:0] } = { _0055_[5], _0052_[0], _0232_[0], \u_cpu.PC [2], \u_cpu.ABL [2] };
  assign _0058_[6:1] = { _0055_[6], \u_cpu.u_ALU8.OUT [2], \u_cpu.state [0], _0055_[5], \u_cpu.PC [2], _0055_[1] };
  assign _0295_[1:0] = { _0292_[2], _0280_[2] };
  assign _0311_[3:1] = { \u_cpu.DIMUX [1], \u_cpu.PC [1], _0016_[1] };
  assign _0343_[1:0] = { _0338_[1], \u_cpu.PC [11] };
  assign { _0061_[6], _0061_[4:0] } = { _0055_[6], \u_cpu.u_ALU8.OUT [3], \u_cpu.state [0], \u_cpu.PC [3], _0055_[1], _0055_[5] };
  assign _0441_[4:0] = { \u_cpu.AN , \u_cpu.u_ALU8.OUT [6:3] };
  assign _0324_[2:0] = { \u_cpu.ABH [2], _0016_[2], _0278_[1] };
  assign { _0442_[5:3], _0442_[1:0] } = { _0367_[4], _0377_[2], \u_cpu.plp , \u_cpu.DIMUX [1], \u_cpu.u_ALU8.OUT [1] };
  assign { _0301_[3], _0301_[1:0] } = { _0106_[4], _0096_[4], _0096_[2] };
  assign _0405_[1:0] = { _0338_[1], \u_cpu.PC [15] };
  assign _0104_[3] = RDY;
  assign _0406_[4:0] = { _0339_[4], _0289_[3:0] };
  assign _0284_[1] = \u_cpu.AXYS[3] [6];
  assign _0344_[4] = _0339_[4];
  assign _0407_[0] = \u_cpu.u_ALU8.HC ;
  assign _0096_[6] = RDY;
  assign { _0064_[6], _0064_[4:0] } = { _0055_[6], \u_cpu.u_ALU8.OUT [4], \u_cpu.state [0], \u_cpu.PC [4], _0055_[1], _0055_[5] };
  assign _0312_[0] = \u_cpu.AXYS[1] [1];
  assign { _0070_[6], _0070_[4:0] } = { _0055_[6], \u_cpu.u_ALU8.OUT [6], \u_cpu.state [0], \u_cpu.PC [6], _0055_[1], _0055_[5] };
  assign _0408_[3:0] = { _0379_[0], _0145_[5], _0096_[3], _0380_[0] };
  assign _0345_[5:1] = { \u_cpu.PC [12], _0338_[1], \u_cpu.PC [4], _0337_[3], _0337_[5] };
  assign { _0073_[6], _0073_[4:0] } = { _0055_[6], \u_cpu.AN , \u_cpu.state [0], \u_cpu.PC [7], _0055_[1], _0055_[5] };
  assign _0370_[4:0] = { RDY, _0096_[3], _0106_[4], _0305_[1], \u_cpu.IR [5] };
  assign _0325_[3:0] = { \u_cpu.ABH [3], _0278_[1], _0016_[1], \u_cpu.PC [11] };
  assign { _0409_[4], _0409_[2:0] } = { _0303_[1], _0118_[1], _0132_[4], \u_cpu.IR [5] };
  assign { _0443_[4:3], _0443_[1:0] } = { _0232_[0], _0052_[0], \u_cpu.PC [8], \u_cpu.ABH [0] };
  assign _0276_[2:1] = { \u_cpu.DIMUX [4], \u_cpu.PC [4] };
  assign _0444_[3:0] = { _0390_[3], \u_cpu.PC [8], \u_cpu.DIMUX [0], _0055_[1] };
  assign _0279_[0] = _0076_[3];
  assign { _0445_[4:3], _0445_[1:0] } = { _0232_[0], _0052_[0], \u_cpu.PC [9], \u_cpu.ABH [1] };
  assign _0371_[3:0] = { _0096_[2], _0106_[4], _0301_[2], _0096_[4] };
  assign _0446_[3:0] = { _0390_[3], \u_cpu.PC [9], \u_cpu.DIMUX [1], _0055_[1] };
  assign _0410_[0] = _0303_[1];
  assign { _0447_[4:3], _0447_[1:0] } = { _0232_[0], _0052_[0], \u_cpu.PC [10], \u_cpu.ABH [2] };
  assign _0296_[2:1] = _0292_[1:0];
  assign _0448_[3:0] = { _0390_[3], \u_cpu.PC [10], \u_cpu.DIMUX [2], _0055_[1] };
  assign _0372_[1] = _0355_[0];
  assign _0449_[3:0] = { _0390_[3], \u_cpu.PC [11], \u_cpu.DIMUX [3], _0055_[1] };
  assign _0373_[4:0] = { _0096_[1], _0106_[4], _0368_[4], _0096_[3:2] };
  assign { _0450_[4:3], _0450_[1:0] } = { _0232_[0], _0052_[0], \u_cpu.PC [13], \u_cpu.ABH [5] };
  assign { _0374_[3], _0374_[1:0] } = _0355_[3:1];
  assign _0451_[3:0] = { _0390_[3], \u_cpu.PC [13], \u_cpu.DIMUX [5], _0055_[1] };
  assign { _0411_[2], _0411_[0] } = { \u_cpu.bit_ins , _0377_[2] };
  assign { _0375_[4], _0375_[0] } = { _0302_[1], _0258_[0] };
  assign { _0452_[4:3], _0452_[1:0] } = { _0232_[0], _0052_[0], \u_cpu.PC [14], \u_cpu.ABH [6] };
  assign _0453_[3:0] = { _0390_[3], \u_cpu.PC [14], \u_cpu.DIMUX [6], _0055_[1] };
  assign _0052_[6:1] = { \u_cpu.state [3:2], \u_cpu.state [4], \u_cpu.state [5], \u_cpu.state [0], \u_cpu.state [1] };
  assign _0346_[2:0] = { _0294_[1], _0295_[2], _0294_[0] };
  assign { _0454_[4:3], _0454_[1:0] } = { _0232_[0], _0052_[0], \u_cpu.PC [15], \u_cpu.ABH [7] };
  assign _0412_[1:0] = { _0363_[5], \u_cpu.load_reg  };
  assign _0455_[3:0] = { _0390_[3], \u_cpu.PC [15], \u_cpu.DIMUX [7], _0055_[1] };
  assign _0326_[3:0] = { \u_cpu.ABH [5], _0278_[1], _0016_[1], \u_cpu.PC [13] };
  assign _0413_[2:1] = { RDY, _0282_[0] };
  assign _0327_[4:0] = { AB[4], AB[13], AB[11:9] };
  assign _0376_[1] = _0280_[2];
  assign _0414_[1] = _0096_[2];
  assign _0082_[5:3] = { _0076_[5], _0080_[2], _0076_[3] };
  assign _0347_[1] = _0277_[1];
  assign _0086_[5:3] = { _0076_[5], _0084_[2], _0076_[3] };
  assign { _0377_[3], _0377_[1:0] } = { _0096_[0], \u_cpu.AN , \u_cpu.DIMUX [7] };
  assign _0080_[5:3] = { _0076_[5], _0076_[2], _0076_[3] };
  assign _0415_[1] = \u_cpu.u_ALU8.HC ;
  assign _0328_[1] = \u_cpu.u_ALU8.OUT [5];
  assign { _0281_[5], _0281_[3:1] } = { \u_cpu.DIMUX [6], \u_cpu.ABH [6], _0278_[1], \u_cpu.u_ALU8.OUT [6] };
  assign _0348_[3:0] = { _0104_[0], _0292_[2], _0280_[0], _0294_[0] };
  assign _0313_[3:0] = { \u_cpu.DIMUX [3], \u_cpu.PC [3], _0016_[1], _0311_[0] };
  assign _0349_[1:0] = { \vectOut[4] [1], _0290_[3] };
  assign _0378_[3] = _0339_[4];
  assign _0416_[2:0] = { _0380_[1], _0132_[2], _0096_[4] };
  assign _0285_[1] = \u_cpu.AXYS[1] [6];
  assign _0222_[3:1] = counter[3:1];
  assign { _0224_[4], _0224_[2:0] } = { \u_cpu.state [4], \u_cpu.state [0], \u_cpu.state [5], \u_cpu.state [3] };
  assign { _0226_[3], _0226_[0] } = { \u_cpu.state [1], \u_cpu.state [3] };
  assign _0228_[4:0] = _0225_;
  assign _0229_[4:0] = _0227_;
  assign { _0231_[4:3], _0231_[1:0] } = { _0226_[1], _0226_[4], \u_cpu.state [2:1] };
  assign _0232_[1] = _0055_[5];
  assign _0233_[4:0] = _0230_;
  assign _0234_[4:0] = { _0232_[4:2], _0055_[5], _0232_[0] };
  assign _0236_[15:1] = \u_cpu.PC_temp [15:1];
  assign _0241_[2:0] = _0238_;
  assign _0242_[2:0] = _0240_;
  assign _0246_[2:0] = _0243_;
  assign _0247_[2:0] = _0245_;
  assign _0249_[4] = \u_cpu.u_ALU8.temp_logic [8];
  assign _0250_[4:0] = _0248_;
  assign _0251_[4:0] = \u_cpu.u_ALU8.temp_h ;
  assign _0253_[4] = 1'h0;
  assign _0254_[4:0] = _0252_;
  assign _0255_[4:0] = \u_cpu.u_ALU8.temp_l ;
  assign { _0267_[18:16], _0267_[14:12], _0267_[10:7], _0267_[5:4], _0267_[2] } = { 1'h0, _0267_[19], _0267_[19], _0267_[15], 1'h0, _0267_[15], _0267_[11], _0267_[11], _0267_[11], 1'h0, _0267_[6], _0267_[6], _0267_[3] };
  assign DI_M = { \Memory.0.7.DO_A [0], \Memory.0.6.DO_A [0], \Memory.0.5.DO_A [0], \Memory.0.4.DO_A [0], \Memory.0.3.DO_A [0], \Memory.0.2.DO_A [0], \Memory.0.1.DO_A [0], \Memory.0.0.DO_A [0] };
  assign Mem_Emu_Dout = { \Memory.0.7.DO_A [0], \Memory.0.6.DO_A [0], \Memory.0.5.DO_A [0], \Memory.0.4.DO_A [0], \Memory.0.3.DO_A [0], \Memory.0.2.DO_A [0], \Memory.0.1.DO_A [0], \Memory.0.0.DO_A [0] };
  assign \Memory.0.0.CLK_C  = 1'hx;
  assign \Memory.0.0.DIP_A  = 8'h00;
  assign \Memory.0.0.DIP_B  = 8'h00;
  assign \Memory.0.0.DI_A  = { 63'h0000000000000000, _Din[0] };
  assign \Memory.0.0.DI_B  = 64'b000000000000000000000000000000000000000000000000000000000000000x;
  assign \Memory.0.0.DOP_A  = 8'hxx;
  assign \Memory.0.0.DOP_B  = 8'hxx;
  assign \Memory.0.0.PORT_A_ADDR  = 16'hxxxx;
  assign \Memory.0.0.PORT_A_CLK  = 1'hx;
  assign \Memory.0.0.PORT_A_CLK_EN  = 1'hx;
  assign \Memory.0.0.PORT_A_RD_DATA  = 1'hx;
  assign \Memory.0.0.PORT_A_RD_SRST  = 1'hx;
  assign \Memory.0.0.PORT_A_WR_DATA  = 1'hx;
  assign \Memory.0.0.PORT_A_WR_EN  = 1'hx;
  assign \Memory.0.0.PORT_B_ADDR  = 16'hxxxx;
  assign \Memory.0.0.PORT_B_CLK  = 1'hx;
  assign \Memory.0.0.PORT_B_CLK_EN  = 1'hx;
  assign \Memory.0.0.PORT_B_RD_DATA  = 1'hx;
  assign \Memory.0.0.PORT_B_RD_SRST  = 1'hx;
  assign \Memory.0.0.PORT_B_WR_DATA  = 1'hx;
  assign \Memory.0.0.PORT_B_WR_EN  = 1'hx;
  assign \Memory.0.0.WE_A  = { _WE, _WE, _WE, _WE };
  assign \Memory.0.0.WE_B  = 4'h0;
  assign \Memory.0.1.CLK_C  = 1'hx;
  assign \Memory.0.1.DIP_A  = 8'h00;
  assign \Memory.0.1.DIP_B  = 8'h00;
  assign \Memory.0.1.DI_A  = { 63'h0000000000000000, _Din[1] };
  assign \Memory.0.1.DI_B  = 64'b000000000000000000000000000000000000000000000000000000000000000x;
  assign \Memory.0.1.DOP_A  = 8'hxx;
  assign \Memory.0.1.DOP_B  = 8'hxx;
  assign \Memory.0.1.PORT_A_ADDR  = 16'hxxxx;
  assign \Memory.0.1.PORT_A_CLK  = 1'hx;
  assign \Memory.0.1.PORT_A_CLK_EN  = 1'hx;
  assign \Memory.0.1.PORT_A_RD_DATA  = 1'hx;
  assign \Memory.0.1.PORT_A_RD_SRST  = 1'hx;
  assign \Memory.0.1.PORT_A_WR_DATA  = 1'hx;
  assign \Memory.0.1.PORT_A_WR_EN  = 1'hx;
  assign \Memory.0.1.PORT_B_ADDR  = 16'hxxxx;
  assign \Memory.0.1.PORT_B_CLK  = 1'hx;
  assign \Memory.0.1.PORT_B_CLK_EN  = 1'hx;
  assign \Memory.0.1.PORT_B_RD_DATA  = 1'hx;
  assign \Memory.0.1.PORT_B_RD_SRST  = 1'hx;
  assign \Memory.0.1.PORT_B_WR_DATA  = 1'hx;
  assign \Memory.0.1.PORT_B_WR_EN  = 1'hx;
  assign \Memory.0.1.WE_A  = { _WE, _WE, _WE, _WE };
  assign \Memory.0.1.WE_B  = 4'h0;
  assign \Memory.0.2.CLK_C  = 1'hx;
  assign \Memory.0.2.DIP_A  = 8'h00;
  assign \Memory.0.2.DIP_B  = 8'h00;
  assign \Memory.0.2.DI_A  = { 63'h0000000000000000, _Din[2] };
  assign \Memory.0.2.DI_B  = 64'b000000000000000000000000000000000000000000000000000000000000000x;
  assign \Memory.0.2.DOP_A  = 8'hxx;
  assign \Memory.0.2.DOP_B  = 8'hxx;
  assign \Memory.0.2.PORT_A_ADDR  = 16'hxxxx;
  assign \Memory.0.2.PORT_A_CLK  = 1'hx;
  assign \Memory.0.2.PORT_A_CLK_EN  = 1'hx;
  assign \Memory.0.2.PORT_A_RD_DATA  = 1'hx;
  assign \Memory.0.2.PORT_A_RD_SRST  = 1'hx;
  assign \Memory.0.2.PORT_A_WR_DATA  = 1'hx;
  assign \Memory.0.2.PORT_A_WR_EN  = 1'hx;
  assign \Memory.0.2.PORT_B_ADDR  = 16'hxxxx;
  assign \Memory.0.2.PORT_B_CLK  = 1'hx;
  assign \Memory.0.2.PORT_B_CLK_EN  = 1'hx;
  assign \Memory.0.2.PORT_B_RD_DATA  = 1'hx;
  assign \Memory.0.2.PORT_B_RD_SRST  = 1'hx;
  assign \Memory.0.2.PORT_B_WR_DATA  = 1'hx;
  assign \Memory.0.2.PORT_B_WR_EN  = 1'hx;
  assign \Memory.0.2.WE_A  = { _WE, _WE, _WE, _WE };
  assign \Memory.0.2.WE_B  = 4'h0;
  assign \Memory.0.3.CLK_C  = 1'hx;
  assign \Memory.0.3.DIP_A  = 8'h00;
  assign \Memory.0.3.DIP_B  = 8'h00;
  assign \Memory.0.3.DI_A  = { 63'h0000000000000000, _Din[3] };
  assign \Memory.0.3.DI_B  = 64'b000000000000000000000000000000000000000000000000000000000000000x;
  assign \Memory.0.3.DOP_A  = 8'hxx;
  assign \Memory.0.3.DOP_B  = 8'hxx;
  assign \Memory.0.3.PORT_A_ADDR  = 16'hxxxx;
  assign \Memory.0.3.PORT_A_CLK  = 1'hx;
  assign \Memory.0.3.PORT_A_CLK_EN  = 1'hx;
  assign \Memory.0.3.PORT_A_RD_DATA  = 1'hx;
  assign \Memory.0.3.PORT_A_RD_SRST  = 1'hx;
  assign \Memory.0.3.PORT_A_WR_DATA  = 1'hx;
  assign \Memory.0.3.PORT_A_WR_EN  = 1'hx;
  assign \Memory.0.3.PORT_B_ADDR  = 16'hxxxx;
  assign \Memory.0.3.PORT_B_CLK  = 1'hx;
  assign \Memory.0.3.PORT_B_CLK_EN  = 1'hx;
  assign \Memory.0.3.PORT_B_RD_DATA  = 1'hx;
  assign \Memory.0.3.PORT_B_RD_SRST  = 1'hx;
  assign \Memory.0.3.PORT_B_WR_DATA  = 1'hx;
  assign \Memory.0.3.PORT_B_WR_EN  = 1'hx;
  assign \Memory.0.3.WE_A  = { _WE, _WE, _WE, _WE };
  assign \Memory.0.3.WE_B  = 4'h0;
  assign \Memory.0.4.CLK_C  = 1'hx;
  assign \Memory.0.4.DIP_A  = 8'h00;
  assign \Memory.0.4.DIP_B  = 8'h00;
  assign \Memory.0.4.DI_A  = { 63'h0000000000000000, _Din[4] };
  assign \Memory.0.4.DI_B  = 64'b000000000000000000000000000000000000000000000000000000000000000x;
  assign \Memory.0.4.DOP_A  = 8'hxx;
  assign \Memory.0.4.DOP_B  = 8'hxx;
  assign \Memory.0.4.PORT_A_ADDR  = 16'hxxxx;
  assign \Memory.0.4.PORT_A_CLK  = 1'hx;
  assign \Memory.0.4.PORT_A_CLK_EN  = 1'hx;
  assign \Memory.0.4.PORT_A_RD_DATA  = 1'hx;
  assign \Memory.0.4.PORT_A_RD_SRST  = 1'hx;
  assign \Memory.0.4.PORT_A_WR_DATA  = 1'hx;
  assign \Memory.0.4.PORT_A_WR_EN  = 1'hx;
  assign \Memory.0.4.PORT_B_ADDR  = 16'hxxxx;
  assign \Memory.0.4.PORT_B_CLK  = 1'hx;
  assign \Memory.0.4.PORT_B_CLK_EN  = 1'hx;
  assign \Memory.0.4.PORT_B_RD_DATA  = 1'hx;
  assign \Memory.0.4.PORT_B_RD_SRST  = 1'hx;
  assign \Memory.0.4.PORT_B_WR_DATA  = 1'hx;
  assign \Memory.0.4.PORT_B_WR_EN  = 1'hx;
  assign \Memory.0.4.WE_A  = { _WE, _WE, _WE, _WE };
  assign \Memory.0.4.WE_B  = 4'h0;
  assign \Memory.0.5.CLK_C  = 1'hx;
  assign \Memory.0.5.DIP_A  = 8'h00;
  assign \Memory.0.5.DIP_B  = 8'h00;
  assign \Memory.0.5.DI_A  = { 63'h0000000000000000, _Din[5] };
  assign \Memory.0.5.DI_B  = 64'b000000000000000000000000000000000000000000000000000000000000000x;
  assign \Memory.0.5.DOP_A  = 8'hxx;
  assign \Memory.0.5.DOP_B  = 8'hxx;
  assign \Memory.0.5.PORT_A_ADDR  = 16'hxxxx;
  assign \Memory.0.5.PORT_A_CLK  = 1'hx;
  assign \Memory.0.5.PORT_A_CLK_EN  = 1'hx;
  assign \Memory.0.5.PORT_A_RD_DATA  = 1'hx;
  assign \Memory.0.5.PORT_A_RD_SRST  = 1'hx;
  assign \Memory.0.5.PORT_A_WR_DATA  = 1'hx;
  assign \Memory.0.5.PORT_A_WR_EN  = 1'hx;
  assign \Memory.0.5.PORT_B_ADDR  = 16'hxxxx;
  assign \Memory.0.5.PORT_B_CLK  = 1'hx;
  assign \Memory.0.5.PORT_B_CLK_EN  = 1'hx;
  assign \Memory.0.5.PORT_B_RD_DATA  = 1'hx;
  assign \Memory.0.5.PORT_B_RD_SRST  = 1'hx;
  assign \Memory.0.5.PORT_B_WR_DATA  = 1'hx;
  assign \Memory.0.5.PORT_B_WR_EN  = 1'hx;
  assign \Memory.0.5.WE_A  = { _WE, _WE, _WE, _WE };
  assign \Memory.0.5.WE_B  = 4'h0;
  assign \Memory.0.6.CLK_C  = 1'hx;
  assign \Memory.0.6.DIP_A  = 8'h00;
  assign \Memory.0.6.DIP_B  = 8'h00;
  assign \Memory.0.6.DI_A  = { 63'h0000000000000000, _Din[6] };
  assign \Memory.0.6.DI_B  = 64'b000000000000000000000000000000000000000000000000000000000000000x;
  assign \Memory.0.6.DOP_A  = 8'hxx;
  assign \Memory.0.6.DOP_B  = 8'hxx;
  assign \Memory.0.6.PORT_A_ADDR  = 16'hxxxx;
  assign \Memory.0.6.PORT_A_CLK  = 1'hx;
  assign \Memory.0.6.PORT_A_CLK_EN  = 1'hx;
  assign \Memory.0.6.PORT_A_RD_DATA  = 1'hx;
  assign \Memory.0.6.PORT_A_RD_SRST  = 1'hx;
  assign \Memory.0.6.PORT_A_WR_DATA  = 1'hx;
  assign \Memory.0.6.PORT_A_WR_EN  = 1'hx;
  assign \Memory.0.6.PORT_B_ADDR  = 16'hxxxx;
  assign \Memory.0.6.PORT_B_CLK  = 1'hx;
  assign \Memory.0.6.PORT_B_CLK_EN  = 1'hx;
  assign \Memory.0.6.PORT_B_RD_DATA  = 1'hx;
  assign \Memory.0.6.PORT_B_RD_SRST  = 1'hx;
  assign \Memory.0.6.PORT_B_WR_DATA  = 1'hx;
  assign \Memory.0.6.PORT_B_WR_EN  = 1'hx;
  assign \Memory.0.6.WE_A  = { _WE, _WE, _WE, _WE };
  assign \Memory.0.6.WE_B  = 4'h0;
  assign \Memory.0.7.CLK_C  = 1'hx;
  assign \Memory.0.7.DIP_A  = 8'h00;
  assign \Memory.0.7.DIP_B  = 8'h00;
  assign \Memory.0.7.DI_A  = { 63'h0000000000000000, _Din[7] };
  assign \Memory.0.7.DI_B  = 64'b000000000000000000000000000000000000000000000000000000000000000x;
  assign \Memory.0.7.DOP_A  = 8'hxx;
  assign \Memory.0.7.DOP_B  = 8'hxx;
  assign \Memory.0.7.PORT_A_ADDR  = 16'hxxxx;
  assign \Memory.0.7.PORT_A_CLK  = 1'hx;
  assign \Memory.0.7.PORT_A_CLK_EN  = 1'hx;
  assign \Memory.0.7.PORT_A_RD_DATA  = 1'hx;
  assign \Memory.0.7.PORT_A_RD_SRST  = 1'hx;
  assign \Memory.0.7.PORT_A_WR_DATA  = 1'hx;
  assign \Memory.0.7.PORT_A_WR_EN  = 1'hx;
  assign \Memory.0.7.PORT_B_ADDR  = 16'hxxxx;
  assign \Memory.0.7.PORT_B_CLK  = 1'hx;
  assign \Memory.0.7.PORT_B_CLK_EN  = 1'hx;
  assign \Memory.0.7.PORT_B_RD_DATA  = 1'hx;
  assign \Memory.0.7.PORT_B_RD_SRST  = 1'hx;
  assign \Memory.0.7.PORT_B_WR_DATA  = 1'hx;
  assign \Memory.0.7.PORT_B_WR_EN  = 1'hx;
  assign \Memory.0.7.WE_A  = { _WE, _WE, _WE, _WE };
  assign \Memory.0.7.WE_B  = 4'h0;
  assign \u_cpu.AB  = AB;
  assign \u_cpu.ADD  = { \u_cpu.AN , \u_cpu.u_ALU8.OUT [6:0] };
  assign \u_cpu.ADJH [0] = 1'h0;
  assign \u_cpu.ADJL [0] = 1'h0;
  assign \u_cpu.AI [7] = \u_cpu.u_ALU8.AI [7];
  assign \u_cpu.CO  = \u_cpu.u_ALU8.CO ;
  assign \u_cpu.DO  = DO;
  assign \u_cpu.HC  = \u_cpu.u_ALU8.HC ;
  assign \u_cpu.IRQ  = IRQ;
  assign \u_cpu.NMI  = NMI;
  assign \u_cpu.P  = { \u_cpu.N , \u_cpu.V , 2'h3, \u_cpu.D , \u_cpu.I , \u_cpu.Z , \u_cpu.C  };
  assign \u_cpu.PCH  = \u_cpu.PC [15:8];
  assign \u_cpu.PCL  = \u_cpu.PC [7:0];
  assign \u_cpu.RDY  = RDY;
  assign \u_cpu.WE  = WE;
  assign \u_cpu.reset  = reset;
  assign \u_cpu.u_ALU8.AI [6:0] = \u_cpu.AI [6:0];
  assign \u_cpu.u_ALU8.N  = \u_cpu.AN ;
  assign \u_cpu.u_ALU8.OUT [7] = \u_cpu.AN ;
  assign \u_cpu.u_ALU8.RDY  = RDY;
  assign \u_cpu.u_ALU8.clk  = \u_cpu.clk ;
  assign \u_cpu.u_ALU8.reset  = reset;
  assign \u_cpu.u_ALU8.temp  = { \u_cpu.u_ALU8.temp_h , \u_cpu.u_ALU8.temp_l [3:0] };
  assign \Memory.0.0.DO_A [63:32] = 32'd0;
  assign \Memory.0.0.DO_B [63:32] = 32'd0;
  assign \Memory.0.1.DO_A [63:32] = 32'd0;
  assign \Memory.0.1.DO_B [63:32] = 32'd0;
  assign \Memory.0.2.DO_A [63:32] = 32'd0;
  assign \Memory.0.2.DO_B [63:32] = 32'd0;
  assign \Memory.0.3.DO_A [63:32] = 32'd0;
  assign \Memory.0.3.DO_B [63:32] = 32'd0;
  assign \Memory.0.4.DO_A [63:32] = 32'd0;
  assign \Memory.0.4.DO_B [63:32] = 32'd0;
  assign \Memory.0.5.DO_A [63:32] = 32'd0;
  assign \Memory.0.5.DO_B [63:32] = 32'd0;
  assign \Memory.0.6.DO_A [63:32] = 32'd0;
  assign \Memory.0.6.DO_B [63:32] = 32'd0;
  assign \Memory.0.7.DO_A [63:32] = 32'd0;
  assign \Memory.0.7.DO_B [63:32] = 32'd0;
endmodule
