# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
# do SAM_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/joaod/Documents/2024.2/phi/testbench.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:04 on Aug 26,2024
# vcom -reportprogress 300 -93 -work work C:/Users/joaod/Documents/2024.2/phi/testbench.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity testbench
# -- Compiling architecture test of testbench
# End time: 00:12:04 on Aug 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joaod/Documents/2024.2/phi/sd.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 00:12:04 on Aug 26,2024
# vcom -reportprogress 300 -93 -work work C:/Users/joaod/Documents/2024.2/phi/sd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity sd
# -- Compiling architecture MyHDL of sd
# End time: 00:12:04 on Aug 26,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.testbench
# vsim work.testbench 
# Start time: 00:12:08 on Aug 26,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.testbench(test)
# Loading work.sd(myhdl)
add wave -position insertpoint  \
sim:/testbench/Reset \
sim:/testbench/ck \
sim:/testbench/entA \
sim:/testbench/entB \
sim:/testbench/mult \
sim:/testbench/pronto \
sim:/testbench/counter
run
# End time: 00:13:31 on Aug 26,2024, Elapsed time: 0:01:23
# Errors: 0, Warnings: 0
