

================================================================
== Vivado HLS Report for 'Echo'
================================================================
* Date:           Thu Apr 25 12:29:42 2019

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        Echo
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z100ffg900-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.26|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   12|   12|   13|   13|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|     303|     217|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|      5|     454|     879|
|Memory           |       16|      -|       0|       0|
|Multiplexer      |        -|      -|       -|     155|
|Register         |        -|      -|     374|       -|
+-----------------+---------+-------+--------+--------+
|Total            |       16|      5|    1131|    1251|
+-----------------+---------+-------+--------+--------+
|Available        |     1510|   2020|  554800|  277400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        1|   ~0  |   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Echo_CTRL_BUS_s_axi_U    |Echo_CTRL_BUS_s_axi   |        0|      0|  106|  168|
    |Echo_fadd_32ns_32bkb_U1  |Echo_fadd_32ns_32bkb  |        0|      2|  205|  390|
    |Echo_fmul_32ns_32cud_U2  |Echo_fmul_32ns_32cud  |        0|      3|  143|  321|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      5|  454|  879|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    +------------+---------------+---------+---+----+------+-----+------+-------------+
    |   Memory   |     Module    | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +------------+---------------+---------+---+----+------+-----+------+-------------+
    |buffer_r_U  |Echo_buffer_r  |       16|  0|   0|  4800|   32|     1|       153600|
    +------------+---------------+---------+---+----+------+-----+------+-------------+
    |Total       |               |       16|  0|   0|  4800|   32|     1|       153600|
    +------------+---------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+-----+----+------------+------------+
    |         Variable Name        | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+-----+----+------------+------------+
    |tmp_7_fu_190_p2               |     +    |      0|  101|  37|          32|           1|
    |tmp_s_fu_155_p2               |     +    |      0|  101|  37|          32|           1|
    |tmp_2_i_fu_132_p2             |     -    |      0|  101|  37|          13|          32|
    |value_in_V_0_load_A           |    and   |      0|    0|   2|           1|           1|
    |value_in_V_0_load_B           |    and   |      0|    0|   2|           1|           1|
    |value_out_V_1_load_A          |    and   |      0|    0|   2|           1|           1|
    |value_out_V_1_load_B          |    and   |      0|    0|   2|           1|           1|
    |tmp_8_fu_184_p2               |   icmp   |      0|    0|  16|          32|          13|
    |tmp_9_fu_149_p2               |   icmp   |      0|    0|  16|          32|          13|
    |value_in_V_0_state_cmp_full   |   icmp   |      0|    0|   1|           2|           1|
    |value_out_V_1_state_cmp_full  |   icmp   |      0|    0|   1|           2|           1|
    |storemerge5_fu_196_p3         |  select  |      0|    0|  32|           1|          32|
    |storemerge_fu_161_p3          |  select  |      0|    0|  32|           1|          32|
    +------------------------------+----------+-------+-----+----+------------+------------+
    |Total                         |          |      0|  303| 217|         151|         130|
    +------------------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  65|         14|    1|         14|
    |buffer_r_address0        |  15|          3|   13|         39|
    |readBuffer_loc_reg_105   |   9|          2|   32|         64|
    |value_in_V_0_data_out    |   9|          2|   32|         64|
    |value_in_V_0_state       |  15|          3|    2|          6|
    |value_in_V_TDATA_blk_n   |   9|          2|    1|          2|
    |value_out_V_1_data_out   |   9|          2|   32|         64|
    |value_out_V_1_state      |  15|          3|    2|          6|
    |value_out_V_TDATA_blk_n  |   9|          2|    1|          2|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 155|         33|  116|        261|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |  13|   0|   13|          0|
    |buffer_load_reg_233      |  32|   0|   32|          0|
    |current_value_reg_248    |  32|   0|   32|          0|
    |guard_variable_for_E     |   1|   0|    1|          0|
    |readBuffer               |  32|   0|   32|          0|
    |readBuffer_loc_reg_105   |  32|   0|   32|          0|
    |scale_read_reg_210       |  32|   0|   32|          0|
    |tmp_5_reg_238            |  32|   0|   32|          0|
    |value_in_V_0_payload_A   |  32|   0|   32|          0|
    |value_in_V_0_payload_B   |  32|   0|   32|          0|
    |value_in_V_0_sel_rd      |   1|   0|    1|          0|
    |value_in_V_0_sel_wr      |   1|   0|    1|          0|
    |value_in_V_0_state       |   2|   0|    2|          0|
    |value_out_V_1_payload_A  |  32|   0|   32|          0|
    |value_out_V_1_payload_B  |  32|   0|   32|          0|
    |value_out_V_1_sel_rd     |   1|   0|    1|          0|
    |value_out_V_1_sel_wr     |   1|   0|    1|          0|
    |value_out_V_1_state      |   2|   0|    2|          0|
    |writeBuffer              |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 374|   0|  374|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+--------------+--------------+--------------+
|        RTL Ports       | Dir | Bits|   Protocol   | Source Object|    C Type    |
+------------------------+-----+-----+--------------+--------------+--------------+
|s_axi_CTRL_BUS_AWVALID  |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWREADY  | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_AWADDR   |  in |    5|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WVALID   |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WREADY   | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WDATA    |  in |   32|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_WSTRB    |  in |    4|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARVALID  |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARREADY  | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_ARADDR   |  in |    5|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RVALID   | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RREADY   |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RDATA    | out |   32|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_RRESP    | out |    2|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BVALID   | out |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BREADY   |  in |    1|     s_axi    |   CTRL_BUS   |    scalar    |
|s_axi_CTRL_BUS_BRESP    | out |    2|     s_axi    |   CTRL_BUS   |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_none |     Echo     | return value |
|ap_rst_n                |  in |    1| ap_ctrl_none |     Echo     | return value |
|value_in_V_TDATA        |  in |   32|     axis     |  value_in_V  |    pointer   |
|value_in_V_TVALID       |  in |    1|     axis     |  value_in_V  |    pointer   |
|value_in_V_TREADY       | out |    1|     axis     |  value_in_V  |    pointer   |
|value_out_V_TDATA       | out |   32|     axis     |  value_out_V |    pointer   |
|value_out_V_TVALID      | out |    1|     axis     |  value_out_V |    pointer   |
|value_out_V_TREADY      |  in |    1|     axis     |  value_out_V |    pointer   |
+------------------------+-----+-----+--------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 13
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
* FSM state operations: 

 <State 1>: 5.49ns
ST_1: StgValue_14 (9)  [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(float* %value_in_V), !map !20

ST_1: StgValue_15 (10)  [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(float* %value_out_V), !map !26

ST_1: StgValue_16 (11)  [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i32 %delay), !map !30

ST_1: StgValue_17 (12)  [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(float %scale), !map !36

ST_1: StgValue_18 (13)  [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @Echo_str) nounwind

ST_1: scale_read (14)  [1/1] 1.00ns
:5  %scale_read = call float @_ssdm_op_Read.s_axilite.float(float %scale)

ST_1: delay_read (15)  [1/1] 1.00ns
:6  %delay_read = call i32 @_ssdm_op_Read.s_axilite.i32(i32 %delay)

ST_1: StgValue_21 (16)  [1/1] 0.00ns  loc: src/Echo.cpp:23
:7  call void (...)* @_ssdm_op_SpecLatency(i32 12, i32 65535, [1 x i8]* @p_str) nounwind

ST_1: StgValue_22 (17)  [1/1] 0.00ns  loc: src/Echo.cpp:25
:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str1, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_23 (18)  [1/1] 0.00ns  loc: src/Echo.cpp:26
:9  call void (...)* @_ssdm_op_SpecInterface(i32 %delay, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_24 (19)  [1/1] 0.00ns  loc: src/Echo.cpp:27
:10  call void (...)* @_ssdm_op_SpecInterface(float %scale, [10 x i8]* @p_str2, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [9 x i8]* @p_str3, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_25 (20)  [1/1] 0.00ns  loc: src/Echo.cpp:29
:11  call void (...)* @_ssdm_op_SpecInterface(float* %value_in_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: StgValue_26 (21)  [1/1] 0.00ns  loc: src/Echo.cpp:30
:12  call void (...)* @_ssdm_op_SpecInterface(float* %value_out_V, [5 x i8]* @p_str4, i32 1, i32 1, [5 x i8]* @p_str5, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str) nounwind

ST_1: guard_variable_for_E (22)  [1/1] 0.00ns
:13  %guard_variable_for_E = load i1* @guard_variable_for_E, align 1

ST_1: readBuffer_load (23)  [1/1] 0.00ns  loc: src/Echo.cpp:41
:14  %readBuffer_load = load i32* @readBuffer, align 4

ST_1: StgValue_29 (24)  [1/1] 1.59ns  loc: src/Echo.cpp:32
:15  br i1 %guard_variable_for_E, label %._crit_edge, label %codeRepl1

ST_1: tmp_2_i (26)  [1/1] 2.90ns  loc: src/Echo.cpp:32
codeRepl1:0  %tmp_2_i = sub nsw i32 4800, %delay_read

ST_1: StgValue_31 (27)  [1/1] 0.00ns  loc: src/Echo.cpp:32
codeRepl1:1  store i1 true, i1* @guard_variable_for_E, align 1

ST_1: StgValue_32 (28)  [1/1] 1.59ns
codeRepl1:2  br label %._crit_edge


 <State 2>: 5.33ns
ST_2: readBuffer_loc (30)  [1/1] 0.00ns  loc: src/Echo.cpp:32
._crit_edge:0  %readBuffer_loc = phi i32 [ %tmp_2_i, %codeRepl1 ], [ %readBuffer_load, %0 ]

ST_2: tmp_4 (32)  [1/1] 0.00ns  loc: src/Echo.cpp:41
._crit_edge:2  %tmp_4 = sext i32 %readBuffer_loc to i64

ST_2: buffer_addr (33)  [1/1] 0.00ns  loc: src/Echo.cpp:41
._crit_edge:3  %buffer_addr = getelementptr inbounds [4800 x float]* @buffer_r, i64 0, i64 %tmp_4

ST_2: buffer_load (34)  [2/2] 3.25ns  loc: src/Echo.cpp:41
._crit_edge:4  %buffer_load = load float* %buffer_addr, align 4

ST_2: tmp_9 (42)  [1/1] 3.26ns  loc: src/Echo.cpp:47
._crit_edge:12  %tmp_9 = icmp slt i32 %readBuffer_loc, 4800

ST_2: tmp_s (43)  [1/1] 2.90ns  loc: src/Echo.cpp:48
._crit_edge:13  %tmp_s = add nsw i32 %readBuffer_loc, 1

ST_2: storemerge (44)  [1/1] 2.07ns  loc: src/Echo.cpp:47
._crit_edge:14  %storemerge = select i1 %tmp_9, i32 %tmp_s, i32 0

ST_2: StgValue_40 (49)  [1/1] 0.00ns  loc: src/Echo.cpp:32
._crit_edge:19  store i32 %storemerge, i32* @readBuffer, align 4


 <State 3>: 3.25ns
ST_3: buffer_load (34)  [1/2] 3.25ns  loc: src/Echo.cpp:41
._crit_edge:4  %buffer_load = load float* %buffer_addr, align 4


 <State 4>: 5.70ns
ST_4: tmp_5 (35)  [4/4] 5.70ns  loc: src/Echo.cpp:41
._crit_edge:5  %tmp_5 = fmul float %buffer_load, %scale_read


 <State 5>: 5.70ns
ST_5: tmp_5 (35)  [3/4] 5.70ns  loc: src/Echo.cpp:41
._crit_edge:5  %tmp_5 = fmul float %buffer_load, %scale_read


 <State 6>: 5.70ns
ST_6: tmp_5 (35)  [2/4] 5.70ns  loc: src/Echo.cpp:41
._crit_edge:5  %tmp_5 = fmul float %buffer_load, %scale_read


 <State 7>: 5.70ns
ST_7: tmp_1 (31)  [2/2] 0.00ns  loc: src/Echo.cpp:39
._crit_edge:1  %tmp_1 = call float @_ssdm_op_Read.axis.volatile.floatP(float* %value_in_V)

ST_7: tmp_5 (35)  [1/4] 5.70ns  loc: src/Echo.cpp:41
._crit_edge:5  %tmp_5 = fmul float %buffer_load, %scale_read


 <State 8>: 7.26ns
ST_8: tmp_1 (31)  [1/2] 0.00ns  loc: src/Echo.cpp:39
._crit_edge:1  %tmp_1 = call float @_ssdm_op_Read.axis.volatile.floatP(float* %value_in_V)

ST_8: current_value (36)  [5/5] 7.26ns  loc: src/Echo.cpp:41
._crit_edge:6  %current_value = fadd float %tmp_1, %tmp_5


 <State 9>: 7.26ns
ST_9: current_value (36)  [4/5] 7.26ns  loc: src/Echo.cpp:41
._crit_edge:6  %current_value = fadd float %tmp_1, %tmp_5


 <State 10>: 7.26ns
ST_10: current_value (36)  [3/5] 7.26ns  loc: src/Echo.cpp:41
._crit_edge:6  %current_value = fadd float %tmp_1, %tmp_5


 <State 11>: 7.26ns
ST_11: current_value (36)  [2/5] 7.26ns  loc: src/Echo.cpp:41
._crit_edge:6  %current_value = fadd float %tmp_1, %tmp_5


 <State 12>: 7.26ns
ST_12: current_value (36)  [1/5] 7.26ns  loc: src/Echo.cpp:41
._crit_edge:6  %current_value = fadd float %tmp_1, %tmp_5

ST_12: StgValue_53 (41)  [2/2] 0.00ns  loc: src/Echo.cpp:45
._crit_edge:11  call void @_ssdm_op_Write.axis.volatile.floatP(float* %value_out_V, float %current_value)


 <State 13>: 5.33ns
ST_13: writeBuffer_load (37)  [1/1] 0.00ns  loc: src/Echo.cpp:43
._crit_edge:7  %writeBuffer_load = load i32* @writeBuffer, align 4

ST_13: tmp_6 (38)  [1/1] 0.00ns  loc: src/Echo.cpp:43
._crit_edge:8  %tmp_6 = sext i32 %writeBuffer_load to i64

ST_13: buffer_addr_1 (39)  [1/1] 0.00ns  loc: src/Echo.cpp:43
._crit_edge:9  %buffer_addr_1 = getelementptr inbounds [4800 x float]* @buffer_r, i64 0, i64 %tmp_6

ST_13: StgValue_57 (40)  [1/1] 3.25ns  loc: src/Echo.cpp:43
._crit_edge:10  store float %current_value, float* %buffer_addr_1, align 4

ST_13: StgValue_58 (41)  [1/2] 0.00ns  loc: src/Echo.cpp:45
._crit_edge:11  call void @_ssdm_op_Write.axis.volatile.floatP(float* %value_out_V, float %current_value)

ST_13: tmp_8 (45)  [1/1] 3.26ns  loc: src/Echo.cpp:52
._crit_edge:15  %tmp_8 = icmp slt i32 %writeBuffer_load, 4800

ST_13: tmp_7 (46)  [1/1] 2.90ns  loc: src/Echo.cpp:53
._crit_edge:16  %tmp_7 = add nsw i32 %writeBuffer_load, 1

ST_13: storemerge5 (47)  [1/1] 2.07ns  loc: src/Echo.cpp:52
._crit_edge:17  %storemerge5 = select i1 %tmp_8, i32 %tmp_7, i32 0

ST_13: StgValue_62 (48)  [1/1] 0.00ns  loc: src/Echo.cpp:53
._crit_edge:18  store i32 %storemerge5, i32* @writeBuffer, align 4

ST_13: StgValue_63 (50)  [1/1] 0.00ns  loc: src/Echo.cpp:60
._crit_edge:20  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ value_in_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ value_out_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ delay]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ scale]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ guard_variable_for_E]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ readBuffer]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
Port [ buffer_r]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[23]; IO mode=ap_memory:ce=0
Port [ writeBuffer]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_14          (specbitsmap  ) [ 00000000000000]
StgValue_15          (specbitsmap  ) [ 00000000000000]
StgValue_16          (specbitsmap  ) [ 00000000000000]
StgValue_17          (specbitsmap  ) [ 00000000000000]
StgValue_18          (spectopmodule) [ 00000000000000]
scale_read           (read         ) [ 00111111000000]
delay_read           (read         ) [ 00000000000000]
StgValue_21          (speclatency  ) [ 00000000000000]
StgValue_22          (specinterface) [ 00000000000000]
StgValue_23          (specinterface) [ 00000000000000]
StgValue_24          (specinterface) [ 00000000000000]
StgValue_25          (specinterface) [ 00000000000000]
StgValue_26          (specinterface) [ 00000000000000]
guard_variable_for_E (load         ) [ 01000000000000]
readBuffer_load      (load         ) [ 01100000000000]
StgValue_29          (br           ) [ 01100000000000]
tmp_2_i              (sub          ) [ 01100000000000]
StgValue_31          (store        ) [ 00000000000000]
StgValue_32          (br           ) [ 01100000000000]
readBuffer_loc       (phi          ) [ 00100000000000]
tmp_4                (sext         ) [ 00000000000000]
buffer_addr          (getelementptr) [ 00010000000000]
tmp_9                (icmp         ) [ 00000000000000]
tmp_s                (add          ) [ 00000000000000]
storemerge           (select       ) [ 00000000000000]
StgValue_40          (store        ) [ 00000000000000]
buffer_load          (load         ) [ 00001111000000]
tmp_5                (fmul         ) [ 00000000111110]
tmp_1                (read         ) [ 00000000011110]
current_value        (fadd         ) [ 00000000000001]
writeBuffer_load     (load         ) [ 00000000000000]
tmp_6                (sext         ) [ 00000000000000]
buffer_addr_1        (getelementptr) [ 00000000000000]
StgValue_57          (store        ) [ 00000000000000]
StgValue_58          (write        ) [ 00000000000000]
tmp_8                (icmp         ) [ 00000000000000]
tmp_7                (add          ) [ 00000000000000]
storemerge5          (select       ) [ 00000000000000]
StgValue_62          (store        ) [ 00000000000000]
StgValue_63          (ret          ) [ 00000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="value_in_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="value_in_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="value_out_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="value_out_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="delay">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="delay"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="scale">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="scale"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="guard_variable_for_E">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="guard_variable_for_E"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="readBuffer">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="readBuffer"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="buffer_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="buffer_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="writeBuffer">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="writeBuffer"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Echo_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.float"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str4"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.floatP"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="scale_read_read_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="32" slack="0"/>
<pin id="62" dir="0" index="1" bw="32" slack="0"/>
<pin id="63" dir="1" index="2" bw="32" slack="3"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="scale_read/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="delay_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="32" slack="0"/>
<pin id="68" dir="0" index="1" bw="32" slack="0"/>
<pin id="69" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="delay_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/7 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="0" index="2" bw="32" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_53/12 "/>
</bind>
</comp>

<comp id="85" class="1004" name="buffer_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="32" slack="0"/>
<pin id="89" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr/2 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="13" slack="0"/>
<pin id="94" dir="0" index="1" bw="32" slack="1"/>
<pin id="95" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="buffer_load/2 StgValue_57/13 "/>
</bind>
</comp>

<comp id="97" class="1004" name="buffer_addr_1_gep_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="32" slack="0"/>
<pin id="99" dir="0" index="1" bw="1" slack="0"/>
<pin id="100" dir="0" index="2" bw="32" slack="0"/>
<pin id="101" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="buffer_addr_1/13 "/>
</bind>
</comp>

<comp id="105" class="1005" name="readBuffer_loc_reg_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="107" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="readBuffer_loc (phireg) "/>
</bind>
</comp>

<comp id="108" class="1004" name="readBuffer_loc_phi_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="32" slack="1"/>
<pin id="110" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="111" dir="0" index="2" bw="32" slack="1"/>
<pin id="112" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="readBuffer_loc/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="grp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="32" slack="1"/>
<pin id="117" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="current_value/8 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="32" slack="1"/>
<pin id="122" dir="0" index="1" bw="32" slack="3"/>
<pin id="123" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="124" class="1004" name="guard_variable_for_E_load_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="guard_variable_for_E/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="readBuffer_load_load_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="readBuffer_load/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_2_i_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="14" slack="0"/>
<pin id="134" dir="0" index="1" bw="32" slack="0"/>
<pin id="135" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_2_i/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="StgValue_31_store_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_31/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="tmp_4_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="32" slack="0"/>
<pin id="146" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_9_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="32" slack="0"/>
<pin id="151" dir="0" index="1" bw="32" slack="0"/>
<pin id="152" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="tmp_s_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="32" slack="0"/>
<pin id="157" dir="0" index="1" bw="1" slack="0"/>
<pin id="158" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="storemerge_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="32" slack="0"/>
<pin id="164" dir="0" index="2" bw="32" slack="0"/>
<pin id="165" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="StgValue_40_store_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="32" slack="0"/>
<pin id="171" dir="0" index="1" bw="32" slack="0"/>
<pin id="172" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_40/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="writeBuffer_load_load_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="writeBuffer_load/13 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_6_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_6/13 "/>
</bind>
</comp>

<comp id="184" class="1004" name="tmp_8_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="32" slack="0"/>
<pin id="187" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/13 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tmp_7_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="32" slack="0"/>
<pin id="192" dir="0" index="1" bw="1" slack="0"/>
<pin id="193" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_7/13 "/>
</bind>
</comp>

<comp id="196" class="1004" name="storemerge5_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="32" slack="0"/>
<pin id="199" dir="0" index="2" bw="32" slack="0"/>
<pin id="200" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="storemerge5/13 "/>
</bind>
</comp>

<comp id="204" class="1004" name="StgValue_62_store_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="32" slack="0"/>
<pin id="206" dir="0" index="1" bw="32" slack="0"/>
<pin id="207" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_62/13 "/>
</bind>
</comp>

<comp id="210" class="1005" name="scale_read_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="3"/>
<pin id="212" dir="1" index="1" bw="32" slack="3"/>
</pin_list>
<bind>
<opset="scale_read "/>
</bind>
</comp>

<comp id="218" class="1005" name="readBuffer_load_reg_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="1"/>
<pin id="220" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="readBuffer_load "/>
</bind>
</comp>

<comp id="223" class="1005" name="tmp_2_i_reg_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="1"/>
<pin id="225" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2_i "/>
</bind>
</comp>

<comp id="228" class="1005" name="buffer_addr_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="13" slack="1"/>
<pin id="230" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="buffer_addr "/>
</bind>
</comp>

<comp id="233" class="1005" name="buffer_load_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="1"/>
<pin id="235" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="buffer_load "/>
</bind>
</comp>

<comp id="238" class="1005" name="tmp_5_reg_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="1"/>
<pin id="240" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="243" class="1005" name="tmp_1_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="32" slack="1"/>
<pin id="245" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="248" class="1005" name="current_value_reg_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="1"/>
<pin id="250" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="current_value "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="64"><net_src comp="22" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="65"><net_src comp="6" pin="0"/><net_sink comp="60" pin=1"/></net>

<net id="70"><net_src comp="24" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="56" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="58" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="90"><net_src comp="12" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="54" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="96"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="12" pin="0"/><net_sink comp="97" pin=0"/></net>

<net id="103"><net_src comp="54" pin="0"/><net_sink comp="97" pin=1"/></net>

<net id="104"><net_src comp="97" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="118"><net_src comp="114" pin="2"/><net_sink comp="78" pin=2"/></net>

<net id="119"><net_src comp="72" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="127"><net_src comp="8" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="10" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="136"><net_src comp="50" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="66" pin="2"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="52" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="8" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="147"><net_src comp="108" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="148"><net_src comp="144" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="153"><net_src comp="108" pin="4"/><net_sink comp="149" pin=0"/></net>

<net id="154"><net_src comp="50" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="159"><net_src comp="108" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="46" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="166"><net_src comp="149" pin="2"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="155" pin="2"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="36" pin="0"/><net_sink comp="161" pin=2"/></net>

<net id="173"><net_src comp="161" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="174"><net_src comp="10" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="178"><net_src comp="14" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="175" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="97" pin=2"/></net>

<net id="188"><net_src comp="175" pin="1"/><net_sink comp="184" pin=0"/></net>

<net id="189"><net_src comp="50" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="194"><net_src comp="175" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="195"><net_src comp="46" pin="0"/><net_sink comp="190" pin=1"/></net>

<net id="201"><net_src comp="184" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="190" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="196" pin=2"/></net>

<net id="208"><net_src comp="196" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="14" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="213"><net_src comp="60" pin="2"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="120" pin=1"/></net>

<net id="221"><net_src comp="128" pin="1"/><net_sink comp="218" pin=0"/></net>

<net id="222"><net_src comp="218" pin="1"/><net_sink comp="108" pin=2"/></net>

<net id="226"><net_src comp="132" pin="2"/><net_sink comp="223" pin=0"/></net>

<net id="227"><net_src comp="223" pin="1"/><net_sink comp="108" pin=0"/></net>

<net id="231"><net_src comp="85" pin="3"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="236"><net_src comp="92" pin="2"/><net_sink comp="233" pin=0"/></net>

<net id="237"><net_src comp="233" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="241"><net_src comp="120" pin="2"/><net_sink comp="238" pin=0"/></net>

<net id="242"><net_src comp="238" pin="1"/><net_sink comp="114" pin=1"/></net>

<net id="246"><net_src comp="72" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="251"><net_src comp="114" pin="2"/><net_sink comp="248" pin=0"/></net>

<net id="252"><net_src comp="248" pin="1"/><net_sink comp="92" pin=1"/></net>

<net id="253"><net_src comp="248" pin="1"/><net_sink comp="78" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: value_out_V | {13 }
	Port: guard_variable_for_E | {1 }
	Port: readBuffer | {2 }
	Port: buffer_r | {13 }
	Port: writeBuffer | {13 }
 - Input state : 
	Port: Echo : value_in_V | {7 }
	Port: Echo : delay | {1 }
	Port: Echo : scale | {1 }
	Port: Echo : guard_variable_for_E | {1 }
	Port: Echo : readBuffer | {1 }
	Port: Echo : buffer_r | {2 3 }
	Port: Echo : writeBuffer | {13 }
  - Chain level:
	State 1
		StgValue_29 : 1
	State 2
		tmp_4 : 1
		buffer_addr : 2
		buffer_load : 3
		tmp_9 : 1
		tmp_s : 1
		storemerge : 2
		StgValue_40 : 3
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		StgValue_53 : 1
	State 13
		tmp_6 : 1
		buffer_addr_1 : 2
		StgValue_57 : 3
		tmp_8 : 1
		tmp_7 : 1
		storemerge5 : 2
		StgValue_62 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |  DSP48E |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   fadd   |       grp_fu_114      |    2    |   205   |   390   |
|----------|-----------------------|---------|---------|---------|
|   fmul   |       grp_fu_120      |    3    |   143   |   321   |
|----------|-----------------------|---------|---------|---------|
|    add   |      tmp_s_fu_155     |    0    |   101   |    37   |
|          |      tmp_7_fu_190     |    0    |   101   |    37   |
|----------|-----------------------|---------|---------|---------|
|    sub   |     tmp_2_i_fu_132    |    0    |   101   |    37   |
|----------|-----------------------|---------|---------|---------|
|  select  |   storemerge_fu_161   |    0    |    0    |    32   |
|          |   storemerge5_fu_196  |    0    |    0    |    32   |
|----------|-----------------------|---------|---------|---------|
|   icmp   |      tmp_9_fu_149     |    0    |    0    |    16   |
|          |      tmp_8_fu_184     |    0    |    0    |    16   |
|----------|-----------------------|---------|---------|---------|
|          | scale_read_read_fu_60 |    0    |    0    |    0    |
|   read   | delay_read_read_fu_66 |    0    |    0    |    0    |
|          |     grp_read_fu_72    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   write  |    grp_write_fu_78    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   sext   |      tmp_4_fu_144     |    0    |    0    |    0    |
|          |      tmp_6_fu_179     |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    5    |   651   |   918   |
|----------|-----------------------|---------|---------|---------|

Memories:
+--------+--------+--------+--------+
|        |  BRAM  |   FF   |   LUT  |
+--------+--------+--------+--------+
|buffer_r|   16   |    0   |    0   |
+--------+--------+--------+--------+
|  Total |   16   |    0   |    0   |
+--------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|  buffer_addr_reg_228  |   13   |
|  buffer_load_reg_233  |   32   |
| current_value_reg_248 |   32   |
|readBuffer_load_reg_218|   32   |
| readBuffer_loc_reg_105|   32   |
|   scale_read_reg_210  |   32   |
|     tmp_1_reg_243     |   32   |
|    tmp_2_i_reg_223    |   32   |
|     tmp_5_reg_238     |   32   |
+-----------------------+--------+
|         Total         |   269  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_78 |  p2  |   2  |  32  |   64   ||    9    |
| grp_access_fu_92 |  p0  |   3  |  13  |   39   ||    15   |
|    grp_fu_114    |  p0  |   2  |  32  |   64   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   167  ||  4.949  ||    33   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    5   |    -   |   651  |   918  |
|   Memory  |   16   |    -   |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    4   |    -   |   33   |
|  Register |    -   |    -   |    -   |   269  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   16   |    5   |    4   |   920  |   951  |
+-----------+--------+--------+--------+--------+--------+
