Copyright 1986-2023 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (lin64) Build 3788238 Tue Feb 21 19:59:23 MST 2023
| Date         : Sat Jun 15 14:42:34 2024
| Host         : tony-ubuntu running 64-bit Ubuntu 22.04.4 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file RV32I_SoC_timing_summary_routed.rpt -pb RV32I_SoC_timing_summary_routed.pb -rpx RV32I_SoC_timing_summary_routed.rpx -warn_on_violation
| Design       : RV32I_SoC
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                                       Violations  
---------  ----------------  ----------------------------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                                       1           
TIMING-27  Critical Warning  Invalid primary clock on hierarchical pin                         1           
CKLD-2     Warning           Clock Net has IO Driver, not a Clock Buf, and/or non-Clock loads  1           
LUTAR-1    Warning           LUT drives async reset alert                                      1           
TIMING-20  Warning           Non-clocked latch                                                 35          
LATCH-1    Advisory          Existing latches in the design                                    1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2339)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (36)
5. checking no_input_delay (1)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2339)
---------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: clk_125mhz (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/pc_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x10_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x11_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x12_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x13_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x14_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x15_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x16_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x17_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x18_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x19_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x1_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x20_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x21_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x22_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x23_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x24_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x25_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x26_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x27_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x28_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x29_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x2_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x30_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x31_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x3_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x4_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x5_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x6_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x7_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x8_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[17]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[18]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[19]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[20]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[21]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[22]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[23]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[24]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[25]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[26]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[27]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[28]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[29]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[30]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[31]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iCPU/regfile_inst/x9_reg[9]/Q (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[11] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[14] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[4] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8] (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[9] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (36)
-------------------------------------------------
 There are 36 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.026        0.000                      0                 2216        0.171        0.000                      0                 2216        2.000        0.000                       0                  1098  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
iPLL/inst/clk_in1     {0.000 4.000}        8.000           125.000         
  clk0_clk_wiz_0      {0.000 50.000}       100.000         10.000          
  clk180_clk_wiz_0    {50.000 100.000}     100.000         10.000          
  clk90_clk_wiz_0     {25.000 75.000}      100.000         10.000          
  clkfbout_clk_wiz_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iPLL/inst/clk_in1                                                                                                                                                       2.000        0.000                       0                     1  
  clk0_clk_wiz_0           80.624        0.000                      0                 1142        0.171        0.000                      0                 1142       49.500        0.000                       0                  1086  
  clk180_clk_wiz_0                                                                                                                                                     97.424        0.000                       0                     4  
  clk90_clk_wiz_0                                                                                                                                                      97.424        0.000                       0                     4  
  clkfbout_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk180_clk_wiz_0  clk0_clk_wiz_0         41.130        0.000                      0                  992       50.390        0.000                      0                  992  
clk90_clk_wiz_0   clk0_clk_wiz_0         52.512        0.000                      0                 2108       25.475        0.000                      0                 2108  
clk0_clk_wiz_0    clk180_clk_wiz_0       34.700        0.000                      0                   56       49.885        0.000                      0                   56  
clk90_clk_wiz_0   clk180_clk_wiz_0        7.026        0.000                      0                   60       75.475        0.000                      0                   60  
clk0_clk_wiz_0    clk90_clk_wiz_0        21.842        0.000                      0                   22       74.576        0.000                      0                   22  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk0_clk_wiz_0                          
(none)              clk90_clk_wiz_0                         
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk0_clk_wiz_0      
(none)                                  clk180_clk_wiz_0    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iPLL/inst/clk_in1
  To Clock:  iPLL/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iPLL/inst/clk_in1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iPLL/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       80.624ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.171ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.624ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x16_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        19.158ns  (logic 3.870ns (20.201%)  route 15.288ns (79.799%))
  Logic Levels:           14  (LDCE=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 96.991 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/regfile_inst/clk0
    SLICE_X58Y60         FDRE                                         r  iCPU/regfile_inst/x12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.478    -1.979 f  iCPU/regfile_inst/x12_reg[3]/Q
                         net (fo=2, routed)           1.309    -0.670    iCPU/regfile_inst/x12_reg_n_1_[3]
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.296    -0.374 f  iCPU/regfile_inst/iMEM_i_669/O
                         net (fo=1, routed)           0.000    -0.374    iCPU/regfile_inst/iMEM_i_669_n_1
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.160 f  iCPU/regfile_inst/iMEM_i_379/O
                         net (fo=1, routed)           0.652     0.492    iCPU/regfile_inst/iMEM_i_379_n_1
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.297     0.789 f  iCPU/regfile_inst/iMEM_i_142/O
                         net (fo=17, routed)          1.280     2.069    iCPU/regfile_inst/dinb[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.193 r  iCPU/regfile_inst/iMEM_i_85/O
                         net (fo=84, routed)          1.433     3.626    iCPU/regfile_inst/iMEM_i_85_n_1
    SLICE_X37Y59         LUT5 (Prop_lut5_I3_O)        0.152     3.778 r  iCPU/regfile_inst/x1[23]_i_20/O
                         net (fo=3, routed)           0.379     4.158    iCPU/regfile_inst/x1[23]_i_20_n_1
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.326     4.484 r  iCPU/regfile_inst/x1[20]_i_13/O
                         net (fo=4, routed)           0.895     5.379    iCPU/regfile_inst/x1[20]_i_13_n_1
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.150     5.529 r  iCPU/regfile_inst/x1[18]_i_8/O
                         net (fo=2, routed)           0.423     5.951    iCPU/regfile_inst/x1[18]_i_8_n_1
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.328     6.279 f  iCPU/regfile_inst/x1[17]_i_6/O
                         net (fo=1, routed)           0.426     6.705    iCPU/regfile_inst/x1[17]_i_6_n_1
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     6.829 f  iCPU/regfile_inst/x1[17]_i_2/O
                         net (fo=4, routed)           1.561     8.389    iCPU/regfile_inst/x1[17]_i_2_n_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.513 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           1.005     9.518    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.642 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.698    10.340    iDec/x31_reg[5]_0
    SLICE_X48Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    11.225 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          2.282    13.507    iDec/cs_gpio
    SLICE_X55Y56         LUT6 (Prop_lut6_I5_O)        0.124    13.631 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.665    14.296    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124    14.420 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          2.280    16.701    iCPU/regfile_inst/rd_data[10]
    SLICE_X67Y55         FDRE                                         r  iCPU/regfile_inst/x16_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.541    96.992    iCPU/regfile_inst/clk0
    SLICE_X67Y55         FDRE                                         r  iCPU/regfile_inst/x16_reg[10]/C
                         clock pessimism              0.497    97.488    
                         clock uncertainty           -0.105    97.383    
    SLICE_X67Y55         FDRE (Setup_fdre_C_D)       -0.058    97.325    iCPU/regfile_inst/x16_reg[10]
  -------------------------------------------------------------------
                         required time                         97.325    
                         arrival time                         -16.701    
  -------------------------------------------------------------------
                         slack                                 80.624    

Slack (MET) :             80.807ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x27_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.952ns  (logic 3.870ns (20.420%)  route 15.082ns (79.580%))
  Logic Levels:           14  (LDCE=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 96.991 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/regfile_inst/clk0
    SLICE_X58Y60         FDRE                                         r  iCPU/regfile_inst/x12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.478    -1.979 f  iCPU/regfile_inst/x12_reg[3]/Q
                         net (fo=2, routed)           1.309    -0.670    iCPU/regfile_inst/x12_reg_n_1_[3]
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.296    -0.374 f  iCPU/regfile_inst/iMEM_i_669/O
                         net (fo=1, routed)           0.000    -0.374    iCPU/regfile_inst/iMEM_i_669_n_1
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.160 f  iCPU/regfile_inst/iMEM_i_379/O
                         net (fo=1, routed)           0.652     0.492    iCPU/regfile_inst/iMEM_i_379_n_1
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.297     0.789 f  iCPU/regfile_inst/iMEM_i_142/O
                         net (fo=17, routed)          1.280     2.069    iCPU/regfile_inst/dinb[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.193 r  iCPU/regfile_inst/iMEM_i_85/O
                         net (fo=84, routed)          1.433     3.626    iCPU/regfile_inst/iMEM_i_85_n_1
    SLICE_X37Y59         LUT5 (Prop_lut5_I3_O)        0.152     3.778 r  iCPU/regfile_inst/x1[23]_i_20/O
                         net (fo=3, routed)           0.379     4.158    iCPU/regfile_inst/x1[23]_i_20_n_1
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.326     4.484 r  iCPU/regfile_inst/x1[20]_i_13/O
                         net (fo=4, routed)           0.895     5.379    iCPU/regfile_inst/x1[20]_i_13_n_1
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.150     5.529 r  iCPU/regfile_inst/x1[18]_i_8/O
                         net (fo=2, routed)           0.423     5.951    iCPU/regfile_inst/x1[18]_i_8_n_1
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.328     6.279 f  iCPU/regfile_inst/x1[17]_i_6/O
                         net (fo=1, routed)           0.426     6.705    iCPU/regfile_inst/x1[17]_i_6_n_1
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     6.829 f  iCPU/regfile_inst/x1[17]_i_2/O
                         net (fo=4, routed)           1.561     8.389    iCPU/regfile_inst/x1[17]_i_2_n_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.513 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           1.005     9.518    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.642 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.698    10.340    iDec/x31_reg[5]_0
    SLICE_X48Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    11.225 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          2.282    13.507    iDec/cs_gpio
    SLICE_X55Y56         LUT6 (Prop_lut6_I5_O)        0.124    13.631 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.665    14.296    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124    14.420 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          2.075    16.495    iCPU/regfile_inst/rd_data[10]
    SLICE_X65Y56         FDRE                                         r  iCPU/regfile_inst/x27_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.541    96.992    iCPU/regfile_inst/clk0
    SLICE_X65Y56         FDRE                                         r  iCPU/regfile_inst/x27_reg[10]/C
                         clock pessimism              0.497    97.488    
                         clock uncertainty           -0.105    97.383    
    SLICE_X65Y56         FDRE (Setup_fdre_C_D)       -0.081    97.302    iCPU/regfile_inst/x27_reg[10]
  -------------------------------------------------------------------
                         required time                         97.302    
                         arrival time                         -16.495    
  -------------------------------------------------------------------
                         slack                                 80.807    

Slack (MET) :             80.844ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x23_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.968ns  (logic 3.870ns (20.402%)  route 15.098ns (79.598%))
  Logic Levels:           14  (LDCE=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 96.991 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/regfile_inst/clk0
    SLICE_X58Y60         FDRE                                         r  iCPU/regfile_inst/x12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.478    -1.979 f  iCPU/regfile_inst/x12_reg[3]/Q
                         net (fo=2, routed)           1.309    -0.670    iCPU/regfile_inst/x12_reg_n_1_[3]
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.296    -0.374 f  iCPU/regfile_inst/iMEM_i_669/O
                         net (fo=1, routed)           0.000    -0.374    iCPU/regfile_inst/iMEM_i_669_n_1
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.160 f  iCPU/regfile_inst/iMEM_i_379/O
                         net (fo=1, routed)           0.652     0.492    iCPU/regfile_inst/iMEM_i_379_n_1
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.297     0.789 f  iCPU/regfile_inst/iMEM_i_142/O
                         net (fo=17, routed)          1.280     2.069    iCPU/regfile_inst/dinb[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.193 r  iCPU/regfile_inst/iMEM_i_85/O
                         net (fo=84, routed)          1.433     3.626    iCPU/regfile_inst/iMEM_i_85_n_1
    SLICE_X37Y59         LUT5 (Prop_lut5_I3_O)        0.152     3.778 r  iCPU/regfile_inst/x1[23]_i_20/O
                         net (fo=3, routed)           0.379     4.158    iCPU/regfile_inst/x1[23]_i_20_n_1
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.326     4.484 r  iCPU/regfile_inst/x1[20]_i_13/O
                         net (fo=4, routed)           0.895     5.379    iCPU/regfile_inst/x1[20]_i_13_n_1
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.150     5.529 r  iCPU/regfile_inst/x1[18]_i_8/O
                         net (fo=2, routed)           0.423     5.951    iCPU/regfile_inst/x1[18]_i_8_n_1
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.328     6.279 f  iCPU/regfile_inst/x1[17]_i_6/O
                         net (fo=1, routed)           0.426     6.705    iCPU/regfile_inst/x1[17]_i_6_n_1
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     6.829 f  iCPU/regfile_inst/x1[17]_i_2/O
                         net (fo=4, routed)           1.561     8.389    iCPU/regfile_inst/x1[17]_i_2_n_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.513 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           1.005     9.518    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.642 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.698    10.340    iDec/x31_reg[5]_0
    SLICE_X48Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    11.225 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          2.282    13.507    iDec/cs_gpio
    SLICE_X55Y56         LUT6 (Prop_lut6_I5_O)        0.124    13.631 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.665    14.296    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124    14.420 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          2.091    16.511    iCPU/regfile_inst/rd_data[10]
    SLICE_X66Y55         FDRE                                         r  iCPU/regfile_inst/x23_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.541    96.992    iCPU/regfile_inst/clk0
    SLICE_X66Y55         FDRE                                         r  iCPU/regfile_inst/x23_reg[10]/C
                         clock pessimism              0.497    97.488    
                         clock uncertainty           -0.105    97.383    
    SLICE_X66Y55         FDRE (Setup_fdre_C_D)       -0.028    97.355    iCPU/regfile_inst/x23_reg[10]
  -------------------------------------------------------------------
                         required time                         97.355    
                         arrival time                         -16.511    
  -------------------------------------------------------------------
                         slack                                 80.844    

Slack (MET) :             80.885ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x4_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.705ns  (logic 3.870ns (20.689%)  route 14.835ns (79.311%))
  Logic Levels:           14  (LDCE=1 LUT3=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.223ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.077ns = ( 96.923 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    0.396ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/regfile_inst/clk0
    SLICE_X58Y60         FDRE                                         r  iCPU/regfile_inst/x12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.478    -1.979 f  iCPU/regfile_inst/x12_reg[3]/Q
                         net (fo=2, routed)           1.309    -0.670    iCPU/regfile_inst/x12_reg_n_1_[3]
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.296    -0.374 f  iCPU/regfile_inst/iMEM_i_669/O
                         net (fo=1, routed)           0.000    -0.374    iCPU/regfile_inst/iMEM_i_669_n_1
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.160 f  iCPU/regfile_inst/iMEM_i_379/O
                         net (fo=1, routed)           0.652     0.492    iCPU/regfile_inst/iMEM_i_379_n_1
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.297     0.789 f  iCPU/regfile_inst/iMEM_i_142/O
                         net (fo=17, routed)          1.280     2.069    iCPU/regfile_inst/dinb[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.193 r  iCPU/regfile_inst/iMEM_i_85/O
                         net (fo=84, routed)          1.433     3.626    iCPU/regfile_inst/iMEM_i_85_n_1
    SLICE_X37Y59         LUT5 (Prop_lut5_I3_O)        0.152     3.778 r  iCPU/regfile_inst/x1[23]_i_20/O
                         net (fo=3, routed)           0.379     4.158    iCPU/regfile_inst/x1[23]_i_20_n_1
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.326     4.484 r  iCPU/regfile_inst/x1[20]_i_13/O
                         net (fo=4, routed)           0.895     5.379    iCPU/regfile_inst/x1[20]_i_13_n_1
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.150     5.529 r  iCPU/regfile_inst/x1[18]_i_8/O
                         net (fo=2, routed)           0.423     5.951    iCPU/regfile_inst/x1[18]_i_8_n_1
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.328     6.279 f  iCPU/regfile_inst/x1[17]_i_6/O
                         net (fo=1, routed)           0.426     6.705    iCPU/regfile_inst/x1[17]_i_6_n_1
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     6.829 f  iCPU/regfile_inst/x1[17]_i_2/O
                         net (fo=4, routed)           1.561     8.389    iCPU/regfile_inst/x1[17]_i_2_n_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.513 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           1.005     9.518    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.642 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.698    10.340    iDec/x31_reg[5]_0
    SLICE_X48Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    11.225 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          1.754    12.979    iDec/cs_gpio
    SLICE_X52Y60         LUT6 (Prop_lut6_I4_O)        0.124    13.103 f  iDec/x1[20]_i_3/O
                         net (fo=1, routed)           0.815    13.918    iCPU/regfile_inst/x31_reg[20]_0
    SLICE_X52Y61         LUT6 (Prop_lut6_I5_O)        0.124    14.042 r  iCPU/regfile_inst/x1[20]_i_1/O
                         net (fo=31, routed)          2.206    16.248    iCPU/regfile_inst/x1[20]_i_1_n_1
    SLICE_X47Y63         FDRE                                         r  iCPU/regfile_inst/x4_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.473    96.924    iCPU/regfile_inst/clk0
    SLICE_X47Y63         FDRE                                         r  iCPU/regfile_inst/x4_reg[20]/C
                         clock pessimism              0.396    97.320    
                         clock uncertainty           -0.105    97.215    
    SLICE_X47Y63         FDRE (Setup_fdre_C_D)       -0.081    97.134    iCPU/regfile_inst/x4_reg[20]
  -------------------------------------------------------------------
                         required time                         97.134    
                         arrival time                         -16.248    
  -------------------------------------------------------------------
                         slack                                 80.885    

Slack (MET) :             80.901ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x21_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.858ns  (logic 3.870ns (20.522%)  route 14.988ns (79.478%))
  Logic Levels:           14  (LDCE=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 96.991 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/regfile_inst/clk0
    SLICE_X58Y60         FDRE                                         r  iCPU/regfile_inst/x12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.478    -1.979 f  iCPU/regfile_inst/x12_reg[3]/Q
                         net (fo=2, routed)           1.309    -0.670    iCPU/regfile_inst/x12_reg_n_1_[3]
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.296    -0.374 f  iCPU/regfile_inst/iMEM_i_669/O
                         net (fo=1, routed)           0.000    -0.374    iCPU/regfile_inst/iMEM_i_669_n_1
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.160 f  iCPU/regfile_inst/iMEM_i_379/O
                         net (fo=1, routed)           0.652     0.492    iCPU/regfile_inst/iMEM_i_379_n_1
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.297     0.789 f  iCPU/regfile_inst/iMEM_i_142/O
                         net (fo=17, routed)          1.280     2.069    iCPU/regfile_inst/dinb[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.193 r  iCPU/regfile_inst/iMEM_i_85/O
                         net (fo=84, routed)          1.433     3.626    iCPU/regfile_inst/iMEM_i_85_n_1
    SLICE_X37Y59         LUT5 (Prop_lut5_I3_O)        0.152     3.778 r  iCPU/regfile_inst/x1[23]_i_20/O
                         net (fo=3, routed)           0.379     4.158    iCPU/regfile_inst/x1[23]_i_20_n_1
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.326     4.484 r  iCPU/regfile_inst/x1[20]_i_13/O
                         net (fo=4, routed)           0.895     5.379    iCPU/regfile_inst/x1[20]_i_13_n_1
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.150     5.529 r  iCPU/regfile_inst/x1[18]_i_8/O
                         net (fo=2, routed)           0.423     5.951    iCPU/regfile_inst/x1[18]_i_8_n_1
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.328     6.279 f  iCPU/regfile_inst/x1[17]_i_6/O
                         net (fo=1, routed)           0.426     6.705    iCPU/regfile_inst/x1[17]_i_6_n_1
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     6.829 f  iCPU/regfile_inst/x1[17]_i_2/O
                         net (fo=4, routed)           1.561     8.389    iCPU/regfile_inst/x1[17]_i_2_n_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.513 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           1.005     9.518    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.642 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.698    10.340    iDec/x31_reg[5]_0
    SLICE_X48Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    11.225 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          2.282    13.507    iDec/cs_gpio
    SLICE_X55Y56         LUT6 (Prop_lut6_I5_O)        0.124    13.631 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.665    14.296    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124    14.420 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          1.981    16.401    iCPU/regfile_inst/rd_data[10]
    SLICE_X67Y54         FDRE                                         r  iCPU/regfile_inst/x21_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.541    96.992    iCPU/regfile_inst/clk0
    SLICE_X67Y54         FDRE                                         r  iCPU/regfile_inst/x21_reg[10]/C
                         clock pessimism              0.497    97.488    
                         clock uncertainty           -0.105    97.383    
    SLICE_X67Y54         FDRE (Setup_fdre_C_D)       -0.081    97.302    iCPU/regfile_inst/x21_reg[10]
  -------------------------------------------------------------------
                         required time                         97.302    
                         arrival time                         -16.401    
  -------------------------------------------------------------------
                         slack                                 80.901    

Slack (MET) :             80.918ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x31_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.840ns  (logic 3.870ns (20.541%)  route 14.970ns (79.459%))
  Logic Levels:           14  (LDCE=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.010ns = ( 96.990 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/regfile_inst/clk0
    SLICE_X58Y60         FDRE                                         r  iCPU/regfile_inst/x12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.478    -1.979 f  iCPU/regfile_inst/x12_reg[3]/Q
                         net (fo=2, routed)           1.309    -0.670    iCPU/regfile_inst/x12_reg_n_1_[3]
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.296    -0.374 f  iCPU/regfile_inst/iMEM_i_669/O
                         net (fo=1, routed)           0.000    -0.374    iCPU/regfile_inst/iMEM_i_669_n_1
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.160 f  iCPU/regfile_inst/iMEM_i_379/O
                         net (fo=1, routed)           0.652     0.492    iCPU/regfile_inst/iMEM_i_379_n_1
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.297     0.789 f  iCPU/regfile_inst/iMEM_i_142/O
                         net (fo=17, routed)          1.280     2.069    iCPU/regfile_inst/dinb[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.193 r  iCPU/regfile_inst/iMEM_i_85/O
                         net (fo=84, routed)          1.433     3.626    iCPU/regfile_inst/iMEM_i_85_n_1
    SLICE_X37Y59         LUT5 (Prop_lut5_I3_O)        0.152     3.778 r  iCPU/regfile_inst/x1[23]_i_20/O
                         net (fo=3, routed)           0.379     4.158    iCPU/regfile_inst/x1[23]_i_20_n_1
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.326     4.484 r  iCPU/regfile_inst/x1[20]_i_13/O
                         net (fo=4, routed)           0.895     5.379    iCPU/regfile_inst/x1[20]_i_13_n_1
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.150     5.529 r  iCPU/regfile_inst/x1[18]_i_8/O
                         net (fo=2, routed)           0.423     5.951    iCPU/regfile_inst/x1[18]_i_8_n_1
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.328     6.279 f  iCPU/regfile_inst/x1[17]_i_6/O
                         net (fo=1, routed)           0.426     6.705    iCPU/regfile_inst/x1[17]_i_6_n_1
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     6.829 f  iCPU/regfile_inst/x1[17]_i_2/O
                         net (fo=4, routed)           1.561     8.389    iCPU/regfile_inst/x1[17]_i_2_n_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.513 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           1.005     9.518    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.642 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.698    10.340    iDec/x31_reg[5]_0
    SLICE_X48Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    11.225 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          2.282    13.507    iDec/cs_gpio
    SLICE_X55Y56         LUT6 (Prop_lut6_I5_O)        0.124    13.631 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.665    14.296    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124    14.420 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          1.963    16.383    iCPU/regfile_inst/rd_data[10]
    SLICE_X63Y55         FDRE                                         r  iCPU/regfile_inst/x31_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.540    96.991    iCPU/regfile_inst/clk0
    SLICE_X63Y55         FDRE                                         r  iCPU/regfile_inst/x31_reg[10]/C
                         clock pessimism              0.497    97.487    
                         clock uncertainty           -0.105    97.382    
    SLICE_X63Y55         FDRE (Setup_fdre_C_D)       -0.081    97.301    iCPU/regfile_inst/x31_reg[10]
  -------------------------------------------------------------------
                         required time                         97.301    
                         arrival time                         -16.383    
  -------------------------------------------------------------------
                         slack                                 80.918    

Slack (MET) :             80.918ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x30_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.864ns  (logic 3.870ns (20.516%)  route 14.994ns (79.484%))
  Logic Levels:           14  (LDCE=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 96.991 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/regfile_inst/clk0
    SLICE_X58Y60         FDRE                                         r  iCPU/regfile_inst/x12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.478    -1.979 f  iCPU/regfile_inst/x12_reg[3]/Q
                         net (fo=2, routed)           1.309    -0.670    iCPU/regfile_inst/x12_reg_n_1_[3]
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.296    -0.374 f  iCPU/regfile_inst/iMEM_i_669/O
                         net (fo=1, routed)           0.000    -0.374    iCPU/regfile_inst/iMEM_i_669_n_1
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.160 f  iCPU/regfile_inst/iMEM_i_379/O
                         net (fo=1, routed)           0.652     0.492    iCPU/regfile_inst/iMEM_i_379_n_1
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.297     0.789 f  iCPU/regfile_inst/iMEM_i_142/O
                         net (fo=17, routed)          1.280     2.069    iCPU/regfile_inst/dinb[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.193 r  iCPU/regfile_inst/iMEM_i_85/O
                         net (fo=84, routed)          1.433     3.626    iCPU/regfile_inst/iMEM_i_85_n_1
    SLICE_X37Y59         LUT5 (Prop_lut5_I3_O)        0.152     3.778 r  iCPU/regfile_inst/x1[23]_i_20/O
                         net (fo=3, routed)           0.379     4.158    iCPU/regfile_inst/x1[23]_i_20_n_1
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.326     4.484 r  iCPU/regfile_inst/x1[20]_i_13/O
                         net (fo=4, routed)           0.895     5.379    iCPU/regfile_inst/x1[20]_i_13_n_1
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.150     5.529 r  iCPU/regfile_inst/x1[18]_i_8/O
                         net (fo=2, routed)           0.423     5.951    iCPU/regfile_inst/x1[18]_i_8_n_1
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.328     6.279 f  iCPU/regfile_inst/x1[17]_i_6/O
                         net (fo=1, routed)           0.426     6.705    iCPU/regfile_inst/x1[17]_i_6_n_1
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     6.829 f  iCPU/regfile_inst/x1[17]_i_2/O
                         net (fo=4, routed)           1.561     8.389    iCPU/regfile_inst/x1[17]_i_2_n_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.513 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           1.005     9.518    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.642 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.698    10.340    iDec/x31_reg[5]_0
    SLICE_X48Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    11.225 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          2.282    13.507    iDec/cs_gpio
    SLICE_X55Y56         LUT6 (Prop_lut6_I5_O)        0.124    13.631 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.665    14.296    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124    14.420 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          1.987    16.407    iCPU/regfile_inst/rd_data[10]
    SLICE_X65Y54         FDRE                                         r  iCPU/regfile_inst/x30_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.541    96.992    iCPU/regfile_inst/clk0
    SLICE_X65Y54         FDRE                                         r  iCPU/regfile_inst/x30_reg[10]/C
                         clock pessimism              0.497    97.488    
                         clock uncertainty           -0.105    97.383    
    SLICE_X65Y54         FDRE (Setup_fdre_C_D)       -0.058    97.325    iCPU/regfile_inst/x30_reg[10]
  -------------------------------------------------------------------
                         required time                         97.325    
                         arrival time                         -16.407    
  -------------------------------------------------------------------
                         slack                                 80.918    

Slack (MET) :             80.920ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x28_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.838ns  (logic 3.870ns (20.543%)  route 14.968ns (79.457%))
  Logic Levels:           14  (LDCE=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.010ns = ( 96.990 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/regfile_inst/clk0
    SLICE_X58Y60         FDRE                                         r  iCPU/regfile_inst/x12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.478    -1.979 f  iCPU/regfile_inst/x12_reg[3]/Q
                         net (fo=2, routed)           1.309    -0.670    iCPU/regfile_inst/x12_reg_n_1_[3]
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.296    -0.374 f  iCPU/regfile_inst/iMEM_i_669/O
                         net (fo=1, routed)           0.000    -0.374    iCPU/regfile_inst/iMEM_i_669_n_1
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.160 f  iCPU/regfile_inst/iMEM_i_379/O
                         net (fo=1, routed)           0.652     0.492    iCPU/regfile_inst/iMEM_i_379_n_1
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.297     0.789 f  iCPU/regfile_inst/iMEM_i_142/O
                         net (fo=17, routed)          1.280     2.069    iCPU/regfile_inst/dinb[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.193 r  iCPU/regfile_inst/iMEM_i_85/O
                         net (fo=84, routed)          1.433     3.626    iCPU/regfile_inst/iMEM_i_85_n_1
    SLICE_X37Y59         LUT5 (Prop_lut5_I3_O)        0.152     3.778 r  iCPU/regfile_inst/x1[23]_i_20/O
                         net (fo=3, routed)           0.379     4.158    iCPU/regfile_inst/x1[23]_i_20_n_1
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.326     4.484 r  iCPU/regfile_inst/x1[20]_i_13/O
                         net (fo=4, routed)           0.895     5.379    iCPU/regfile_inst/x1[20]_i_13_n_1
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.150     5.529 r  iCPU/regfile_inst/x1[18]_i_8/O
                         net (fo=2, routed)           0.423     5.951    iCPU/regfile_inst/x1[18]_i_8_n_1
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.328     6.279 f  iCPU/regfile_inst/x1[17]_i_6/O
                         net (fo=1, routed)           0.426     6.705    iCPU/regfile_inst/x1[17]_i_6_n_1
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     6.829 f  iCPU/regfile_inst/x1[17]_i_2/O
                         net (fo=4, routed)           1.561     8.389    iCPU/regfile_inst/x1[17]_i_2_n_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.513 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           1.005     9.518    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.642 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.698    10.340    iDec/x31_reg[5]_0
    SLICE_X48Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    11.225 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          2.282    13.507    iDec/cs_gpio
    SLICE_X55Y56         LUT6 (Prop_lut6_I5_O)        0.124    13.631 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.665    14.296    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124    14.420 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          1.961    16.381    iCPU/regfile_inst/rd_data[10]
    SLICE_X63Y54         FDRE                                         r  iCPU/regfile_inst/x28_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.540    96.991    iCPU/regfile_inst/clk0
    SLICE_X63Y54         FDRE                                         r  iCPU/regfile_inst/x28_reg[10]/C
                         clock pessimism              0.497    97.487    
                         clock uncertainty           -0.105    97.382    
    SLICE_X63Y54         FDRE (Setup_fdre_C_D)       -0.081    97.301    iCPU/regfile_inst/x28_reg[10]
  -------------------------------------------------------------------
                         required time                         97.301    
                         arrival time                         -16.381    
  -------------------------------------------------------------------
                         slack                                 80.920    

Slack (MET) :             80.944ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x4_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.828ns  (logic 3.870ns (20.555%)  route 14.958ns (79.445%))
  Logic Levels:           14  (LDCE=1 LUT3=1 LUT5=2 LUT6=9 MUXF7=1)
  Clock Path Skew:        -0.061ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.015ns = ( 96.985 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/regfile_inst/clk0
    SLICE_X58Y60         FDRE                                         r  iCPU/regfile_inst/x12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.478    -1.979 f  iCPU/regfile_inst/x12_reg[3]/Q
                         net (fo=2, routed)           1.309    -0.670    iCPU/regfile_inst/x12_reg_n_1_[3]
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.296    -0.374 f  iCPU/regfile_inst/iMEM_i_669/O
                         net (fo=1, routed)           0.000    -0.374    iCPU/regfile_inst/iMEM_i_669_n_1
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.160 f  iCPU/regfile_inst/iMEM_i_379/O
                         net (fo=1, routed)           0.652     0.492    iCPU/regfile_inst/iMEM_i_379_n_1
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.297     0.789 f  iCPU/regfile_inst/iMEM_i_142/O
                         net (fo=17, routed)          1.280     2.069    iCPU/regfile_inst/dinb[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.193 r  iCPU/regfile_inst/iMEM_i_85/O
                         net (fo=84, routed)          1.433     3.626    iCPU/regfile_inst/iMEM_i_85_n_1
    SLICE_X37Y59         LUT5 (Prop_lut5_I3_O)        0.152     3.778 r  iCPU/regfile_inst/x1[23]_i_20/O
                         net (fo=3, routed)           0.379     4.158    iCPU/regfile_inst/x1[23]_i_20_n_1
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.326     4.484 r  iCPU/regfile_inst/x1[20]_i_13/O
                         net (fo=4, routed)           0.895     5.379    iCPU/regfile_inst/x1[20]_i_13_n_1
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.150     5.529 r  iCPU/regfile_inst/x1[18]_i_8/O
                         net (fo=2, routed)           0.423     5.951    iCPU/regfile_inst/x1[18]_i_8_n_1
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.328     6.279 f  iCPU/regfile_inst/x1[17]_i_6/O
                         net (fo=1, routed)           0.426     6.705    iCPU/regfile_inst/x1[17]_i_6_n_1
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     6.829 f  iCPU/regfile_inst/x1[17]_i_2/O
                         net (fo=4, routed)           1.561     8.389    iCPU/regfile_inst/x1[17]_i_2_n_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.513 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           1.005     9.518    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.642 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.698    10.340    iDec/x31_reg[5]_0
    SLICE_X48Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    11.225 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          2.069    13.294    iDec/cs_gpio
    SLICE_X57Y64         LUT6 (Prop_lut6_I4_O)        0.124    13.418 f  iDec/x1[28]_i_3/O
                         net (fo=1, routed)           0.433    13.851    iCPU/regfile_inst/x31_reg[28]_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I5_O)        0.124    13.975 r  iCPU/regfile_inst/x1[28]_i_1/O
                         net (fo=31, routed)          2.396    16.371    iCPU/regfile_inst/x1[28]_i_1_n_1
    SLICE_X63Y63         FDRE                                         r  iCPU/regfile_inst/x4_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.535    96.985    iCPU/regfile_inst/clk0
    SLICE_X63Y63         FDRE                                         r  iCPU/regfile_inst/x4_reg[28]/C
                         clock pessimism              0.497    97.482    
                         clock uncertainty           -0.105    97.377    
    SLICE_X63Y63         FDRE (Setup_fdre_C_D)       -0.062    97.315    iCPU/regfile_inst/x4_reg[28]
  -------------------------------------------------------------------
                         required time                         97.315    
                         arrival time                         -16.371    
  -------------------------------------------------------------------
                         slack                                 80.944    

Slack (MET) :             80.959ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x17_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.820ns  (logic 3.870ns (20.563%)  route 14.950ns (79.437%))
  Logic Levels:           14  (LDCE=1 LUT3=1 LUT5=3 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 96.991 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    0.497ns
  Clock Uncertainty:      0.105ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/regfile_inst/clk0
    SLICE_X58Y60         FDRE                                         r  iCPU/regfile_inst/x12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.478    -1.979 f  iCPU/regfile_inst/x12_reg[3]/Q
                         net (fo=2, routed)           1.309    -0.670    iCPU/regfile_inst/x12_reg_n_1_[3]
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.296    -0.374 f  iCPU/regfile_inst/iMEM_i_669/O
                         net (fo=1, routed)           0.000    -0.374    iCPU/regfile_inst/iMEM_i_669_n_1
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.160 f  iCPU/regfile_inst/iMEM_i_379/O
                         net (fo=1, routed)           0.652     0.492    iCPU/regfile_inst/iMEM_i_379_n_1
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.297     0.789 f  iCPU/regfile_inst/iMEM_i_142/O
                         net (fo=17, routed)          1.280     2.069    iCPU/regfile_inst/dinb[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.193 r  iCPU/regfile_inst/iMEM_i_85/O
                         net (fo=84, routed)          1.433     3.626    iCPU/regfile_inst/iMEM_i_85_n_1
    SLICE_X37Y59         LUT5 (Prop_lut5_I3_O)        0.152     3.778 r  iCPU/regfile_inst/x1[23]_i_20/O
                         net (fo=3, routed)           0.379     4.158    iCPU/regfile_inst/x1[23]_i_20_n_1
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.326     4.484 r  iCPU/regfile_inst/x1[20]_i_13/O
                         net (fo=4, routed)           0.895     5.379    iCPU/regfile_inst/x1[20]_i_13_n_1
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.150     5.529 r  iCPU/regfile_inst/x1[18]_i_8/O
                         net (fo=2, routed)           0.423     5.951    iCPU/regfile_inst/x1[18]_i_8_n_1
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.328     6.279 f  iCPU/regfile_inst/x1[17]_i_6/O
                         net (fo=1, routed)           0.426     6.705    iCPU/regfile_inst/x1[17]_i_6_n_1
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     6.829 f  iCPU/regfile_inst/x1[17]_i_2/O
                         net (fo=4, routed)           1.561     8.389    iCPU/regfile_inst/x1[17]_i_2_n_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.513 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           1.005     9.518    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.642 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.698    10.340    iDec/x31_reg[5]_0
    SLICE_X48Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    11.225 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          2.282    13.507    iDec/cs_gpio
    SLICE_X55Y56         LUT6 (Prop_lut6_I5_O)        0.124    13.631 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.665    14.296    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124    14.420 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          1.943    16.363    iCPU/regfile_inst/rd_data[10]
    SLICE_X64Y54         FDRE                                         r  iCPU/regfile_inst/x17_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.541    96.992    iCPU/regfile_inst/clk0
    SLICE_X64Y54         FDRE                                         r  iCPU/regfile_inst/x17_reg[10]/C
                         clock pessimism              0.497    97.488    
                         clock uncertainty           -0.105    97.383    
    SLICE_X64Y54         FDRE (Setup_fdre_C_D)       -0.061    97.322    iCPU/regfile_inst/x17_reg[10]
  -------------------------------------------------------------------
                         required time                         97.322    
                         arrival time                         -16.363    
  -------------------------------------------------------------------
                         slack                                 80.959    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 iSeg7/seg_com_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iSeg7/seg_com_reg[4]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.597%)  route 0.122ns (46.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.297ns
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.580    -0.870    iSeg7/CLK
    SLICE_X61Y50         FDPE                                         r  iSeg7/seg_com_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.729 r  iSeg7/seg_com_reg[5]/Q
                         net (fo=10, routed)          0.122    -0.607    iSeg7/Q[5]
    SLICE_X63Y50         FDCE                                         r  iSeg7/seg_com_reg[4]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.849    -1.297    iSeg7/CLK
    SLICE_X63Y50         FDCE                                         r  iSeg7/seg_com_reg[4]_lopt_replica/C
                         clock pessimism              0.443    -0.854    
    SLICE_X63Y50         FDCE (Hold_fdce_C_D)         0.076    -0.778    iSeg7/seg_com_reg[4]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.778    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 iSeg7/seg_com_reg[5]/C
                            (rising edge-triggered cell FDPE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iSeg7/seg_com_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.597%)  route 0.122ns (46.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.297ns
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.580    -0.870    iSeg7/CLK
    SLICE_X61Y50         FDPE                                         r  iSeg7/seg_com_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDPE (Prop_fdpe_C_Q)         0.141    -0.729 r  iSeg7/seg_com_reg[5]/Q
                         net (fo=10, routed)          0.122    -0.607    iSeg7/Q[5]
    SLICE_X63Y50         FDCE                                         r  iSeg7/seg_com_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.849    -1.297    iSeg7/CLK
    SLICE_X63Y50         FDCE                                         r  iSeg7/seg_com_reg[4]/C
                         clock pessimism              0.443    -0.854    
    SLICE_X63Y50         FDCE (Hold_fdce_C_D)         0.071    -0.783    iSeg7/seg_com_reg[4]
  -------------------------------------------------------------------
                         required time                          0.783    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 iSeg7/seg_com_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iSeg7/seg_com_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.609%)  route 0.122ns (46.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.297ns
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.580    -0.870    iSeg7/CLK
    SLICE_X63Y50         FDCE                                         r  iSeg7/seg_com_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.729 r  iSeg7/seg_com_reg[3]/Q
                         net (fo=10, routed)          0.122    -0.607    iSeg7/Q[3]
    SLICE_X61Y50         FDCE                                         r  iSeg7/seg_com_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.849    -1.297    iSeg7/CLK
    SLICE_X61Y50         FDCE                                         r  iSeg7/seg_com_reg[2]/C
                         clock pessimism              0.443    -0.854    
    SLICE_X61Y50         FDCE (Hold_fdce_C_D)         0.070    -0.784    iSeg7/seg_com_reg[2]
  -------------------------------------------------------------------
                         required time                          0.784    
                         arrival time                          -0.607    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 iSeg7/seg_com_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iSeg7/seg_com_reg[5]_lopt_replica/D
                            (rising edge-triggered cell FDPE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.956%)  route 0.136ns (49.044%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.297ns
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.580    -0.870    iSeg7/CLK
    SLICE_X61Y50         FDCE                                         r  iSeg7/seg_com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.729 r  iSeg7/seg_com_reg[0]/Q
                         net (fo=10, routed)          0.136    -0.593    iSeg7/Q[0]
    SLICE_X63Y50         FDPE                                         r  iSeg7/seg_com_reg[5]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.849    -1.297    iSeg7/CLK
    SLICE_X63Y50         FDPE                                         r  iSeg7/seg_com_reg[5]_lopt_replica/C
                         clock pessimism              0.443    -0.854    
    SLICE_X63Y50         FDPE (Hold_fdpe_C_D)         0.078    -0.776    iSeg7/seg_com_reg[5]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.776    
                         arrival time                          -0.593    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 iSeg7/seg_com_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iSeg7/seg_com_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.700%)  route 0.122ns (46.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.297ns
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.580    -0.870    iSeg7/CLK
    SLICE_X61Y50         FDCE                                         r  iSeg7/seg_com_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.729 r  iSeg7/seg_com_reg[1]/Q
                         net (fo=10, routed)          0.122    -0.608    iSeg7/Q[1]
    SLICE_X63Y50         FDCE                                         r  iSeg7/seg_com_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.849    -1.297    iSeg7/CLK
    SLICE_X63Y50         FDCE                                         r  iSeg7/seg_com_reg[0]_lopt_replica/C
                         clock pessimism              0.443    -0.854    
    SLICE_X63Y50         FDCE (Hold_fdce_C_D)         0.046    -0.808    iSeg7/seg_com_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.808    
                         arrival time                          -0.608    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.211ns  (arrival time - required time)
  Source:                 iSeg7/seg_com_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iSeg7/seg_com_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.586%)  route 0.117ns (45.414%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.297ns
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.580    -0.870    iSeg7/CLK
    SLICE_X63Y50         FDCE                                         r  iSeg7/seg_com_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.729 r  iSeg7/seg_com_reg[3]/Q
                         net (fo=10, routed)          0.117    -0.612    iSeg7/Q[3]
    SLICE_X63Y50         FDCE                                         r  iSeg7/seg_com_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.849    -1.297    iSeg7/CLK
    SLICE_X63Y50         FDCE                                         r  iSeg7/seg_com_reg[2]_lopt_replica/C
                         clock pessimism              0.427    -0.870    
    SLICE_X63Y50         FDCE (Hold_fdce_C_D)         0.047    -0.823    iSeg7/seg_com_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.823    
                         arrival time                          -0.612    
  -------------------------------------------------------------------
                         slack                                  0.211    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 iSeg7/seg_com_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iSeg7/seg_com_reg[5]/D
                            (rising edge-triggered cell FDPE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.540%)  route 0.207ns (59.460%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.297ns
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.580    -0.870    iSeg7/CLK
    SLICE_X61Y50         FDCE                                         r  iSeg7/seg_com_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDCE (Prop_fdce_C_Q)         0.141    -0.729 r  iSeg7/seg_com_reg[0]/Q
                         net (fo=10, routed)          0.207    -0.522    iSeg7/Q[0]
    SLICE_X61Y50         FDPE                                         r  iSeg7/seg_com_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.849    -1.297    iSeg7/CLK
    SLICE_X61Y50         FDPE                                         r  iSeg7/seg_com_reg[5]/C
                         clock pessimism              0.427    -0.870    
    SLICE_X61Y50         FDPE (Hold_fdpe_C_D)         0.072    -0.798    iSeg7/seg_com_reg[5]
  -------------------------------------------------------------------
                         required time                          0.798    
                         arrival time                          -0.522    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 iSeg7/seg_com_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iSeg7/seg_com_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.430%)  route 0.148ns (53.570%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.297ns
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.580    -0.870    iSeg7/CLK
    SLICE_X63Y50         FDCE                                         r  iSeg7/seg_com_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDCE (Prop_fdce_C_Q)         0.128    -0.742 r  iSeg7/seg_com_reg[4]/Q
                         net (fo=10, routed)          0.148    -0.595    iSeg7/Q[4]
    SLICE_X63Y50         FDCE                                         r  iSeg7/seg_com_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.849    -1.297    iSeg7/CLK
    SLICE_X63Y50         FDCE                                         r  iSeg7/seg_com_reg[3]/C
                         clock pessimism              0.427    -0.870    
    SLICE_X63Y50         FDCE (Hold_fdce_C_D)        -0.006    -0.876    iSeg7/seg_com_reg[3]
  -------------------------------------------------------------------
                         required time                          0.876    
                         arrival time                          -0.595    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.209ns (51.146%)  route 0.200ns (48.854%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.576    -0.874    iCPU/clk0
    SLICE_X54Y55         FDCE                                         r  iCPU/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDCE (Prop_fdce_C_Q)         0.164    -0.710 r  iCPU/pc_reg[0]/Q
                         net (fo=5, routed)           0.200    -0.511    iCPU/inst0/pc_reg[0]
    SLICE_X54Y55         LUT3 (Prop_lut3_I0_O)        0.045    -0.466 r  iCPU/inst0/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.466    iCPU/inst0_n_1
    SLICE_X54Y55         FDCE                                         r  iCPU/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.845    -1.301    iCPU/clk0
    SLICE_X54Y55         FDCE                                         r  iCPU/pc_reg[0]/C
                         clock pessimism              0.427    -0.874    
    SLICE_X54Y55         FDCE (Hold_fdce_C_D)         0.120    -0.754    iCPU/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.754    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  0.289    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 iSeg7/seg_com_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iSeg7/seg_com_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.128ns (41.188%)  route 0.183ns (58.812%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.297ns
    Source Clock Delay      (SCD):    -0.870ns
    Clock Pessimism Removal (CPR):    -0.427ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -2.172 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.476    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.450 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.580    -0.870    iSeg7/CLK
    SLICE_X63Y50         FDCE                                         r  iSeg7/seg_com_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y50         FDCE (Prop_fdce_C_Q)         0.128    -0.742 r  iSeg7/seg_com_reg[4]/Q
                         net (fo=10, routed)          0.183    -0.559    iSeg7/Q[4]
    SLICE_X63Y50         FDCE                                         r  iSeg7/seg_com_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.849    -1.297    iSeg7/CLK
    SLICE_X63Y50         FDCE                                         r  iSeg7/seg_com_reg[3]_lopt_replica/C
                         clock pessimism              0.427    -0.870    
    SLICE_X63Y50         FDCE (Hold_fdce_C_D)         0.022    -0.848    iSeg7/seg_com_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.848    
                         arrival time                          -0.559    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk0_clk_wiz_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   iPLL/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X54Y55     iCPU/pc_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X54Y59     iCPU/pc_reg[10]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X54Y59     iCPU/pc_reg[11]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X54Y59     iCPU/pc_reg[12]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X54Y60     iCPU/pc_reg[13]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X54Y60     iCPU/pc_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X54Y60     iCPU/pc_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         100.000     99.000     SLICE_X54Y60     iCPU/pc_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y55     iCPU/pc_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y55     iCPU/pc_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y59     iCPU/pc_reg[10]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y59     iCPU/pc_reg[10]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y59     iCPU/pc_reg[11]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y59     iCPU/pc_reg[11]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y59     iCPU/pc_reg[12]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y59     iCPU/pc_reg[12]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y60     iCPU/pc_reg[13]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y60     iCPU/pc_reg[13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y55     iCPU/pc_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y55     iCPU/pc_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y59     iCPU/pc_reg[10]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y59     iCPU/pc_reg[10]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y59     iCPU/pc_reg[11]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y59     iCPU/pc_reg[11]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y59     iCPU/pc_reg[12]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y59     iCPU/pc_reg[12]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y60     iCPU/pc_reg[13]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         50.000      49.500     SLICE_X54Y60     iCPU/pc_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk180_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk180_clk_wiz_0
Waveform(ns):       { 50.000 100.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT2 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y11     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y12     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y18   iPLL/inst/clkout3_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT2
Max Period  n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT2



---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk90_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       97.424ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk90_clk_wiz_0
Waveform(ns):       { 25.000 75.000 }
Period(ns):         100.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y11     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     RAMB36E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB36_X3Y12     iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period  n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y17   iPLL/inst/clkout2_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         100.000     98.751     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT1
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       100.000     113.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iPLL/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y19   iPLL/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  iPLL/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk180_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       41.130ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       50.390ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             41.130ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x25_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        8.138ns  (logic 2.702ns (33.200%)  route 5.436ns (66.800%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.426ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.018ns = ( 96.982 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.414ns = ( 47.586 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.753    47.586    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.040 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=25, routed)          2.658    52.698    iDec/doutb[0]
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.124    52.822 f  iDec/x1[23]_i_3/O
                         net (fo=1, routed)           0.667    53.489    iCPU/regfile_inst/x31_reg[23]_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I5_O)        0.124    53.613 r  iCPU/regfile_inst/x1[23]_i_1/O
                         net (fo=31, routed)          2.112    55.725    iCPU/regfile_inst/x1[23]_i_1_n_1
    SLICE_X59Y64         FDRE                                         r  iCPU/regfile_inst/x25_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.532    96.982    iCPU/regfile_inst/clk0
    SLICE_X59Y64         FDRE                                         r  iCPU/regfile_inst/x25_reg[23]/C
                         clock pessimism              0.178    97.161    
                         clock uncertainty           -0.225    96.936    
    SLICE_X59Y64         FDRE (Setup_fdre_C_D)       -0.081    96.855    iCPU/regfile_inst/x25_reg[23]
  -------------------------------------------------------------------
                         required time                         96.855    
                         arrival time                         -55.725    
  -------------------------------------------------------------------
                         slack                                 41.130    

Slack (MET) :             41.300ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x27_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        7.991ns  (logic 2.702ns (33.812%)  route 5.289ns (66.188%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.015ns = ( 96.985 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.414ns = ( 47.586 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.753    47.586    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.040 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=25, routed)          2.658    52.698    iDec/doutb[0]
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.124    52.822 f  iDec/x1[23]_i_3/O
                         net (fo=1, routed)           0.667    53.489    iCPU/regfile_inst/x31_reg[23]_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I5_O)        0.124    53.613 r  iCPU/regfile_inst/x1[23]_i_1/O
                         net (fo=31, routed)          1.965    55.578    iCPU/regfile_inst/x1[23]_i_1_n_1
    SLICE_X60Y64         FDRE                                         r  iCPU/regfile_inst/x27_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.535    96.985    iCPU/regfile_inst/clk0
    SLICE_X60Y64         FDRE                                         r  iCPU/regfile_inst/x27_reg[23]/C
                         clock pessimism              0.178    97.164    
                         clock uncertainty           -0.225    96.939    
    SLICE_X60Y64         FDRE (Setup_fdre_C_D)       -0.061    96.878    iCPU/regfile_inst/x27_reg[23]
  -------------------------------------------------------------------
                         required time                         96.878    
                         arrival time                         -55.578    
  -------------------------------------------------------------------
                         slack                                 41.300    

Slack (MET) :             41.383ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x16_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        7.859ns  (logic 2.702ns (34.382%)  route 5.157ns (65.618%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.095ns = ( 96.905 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.414ns = ( 47.586 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.753    47.586    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.040 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=17, routed)          1.791    51.831    iDec/doutb[8]
    SLICE_X52Y62         LUT6 (Prop_lut6_I0_O)        0.124    51.955 f  iDec/x1[18]_i_3/O
                         net (fo=1, routed)           0.609    52.564    iCPU/regfile_inst/x31_reg[18]_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.124    52.688 r  iCPU/regfile_inst/x1[18]_i_1/O
                         net (fo=31, routed)          2.757    55.445    iCPU/regfile_inst/x1[18]_i_1_n_1
    SLICE_X50Y70         FDRE                                         r  iCPU/regfile_inst/x16_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.455    96.905    iCPU/regfile_inst/clk0
    SLICE_X50Y70         FDRE                                         r  iCPU/regfile_inst/x16_reg[18]/C
                         clock pessimism              0.178    97.084    
                         clock uncertainty           -0.225    96.859    
    SLICE_X50Y70         FDRE (Setup_fdre_C_D)       -0.031    96.828    iCPU/regfile_inst/x16_reg[18]
  -------------------------------------------------------------------
                         required time                         96.828    
                         arrival time                         -55.445    
  -------------------------------------------------------------------
                         slack                                 41.383    

Slack (MET) :             41.428ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x23_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        7.774ns  (logic 2.702ns (34.756%)  route 5.072ns (65.244%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.492ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.084ns = ( 96.916 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.414ns = ( 47.586 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.753    47.586    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.040 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=17, routed)          1.791    51.831    iDec/doutb[8]
    SLICE_X52Y62         LUT6 (Prop_lut6_I0_O)        0.124    51.955 f  iDec/x1[18]_i_3/O
                         net (fo=1, routed)           0.609    52.564    iCPU/regfile_inst/x31_reg[18]_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.124    52.688 r  iCPU/regfile_inst/x1[18]_i_1/O
                         net (fo=31, routed)          2.673    55.361    iCPU/regfile_inst/x1[18]_i_1_n_1
    SLICE_X48Y70         FDRE                                         r  iCPU/regfile_inst/x23_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.466    96.916    iCPU/regfile_inst/clk0
    SLICE_X48Y70         FDRE                                         r  iCPU/regfile_inst/x23_reg[18]/C
                         clock pessimism              0.178    97.095    
                         clock uncertainty           -0.225    96.870    
    SLICE_X48Y70         FDRE (Setup_fdre_C_D)       -0.081    96.789    iCPU/regfile_inst/x23_reg[18]
  -------------------------------------------------------------------
                         required time                         96.789    
                         arrival time                         -55.361    
  -------------------------------------------------------------------
                         slack                                 41.428    

Slack (MET) :             41.468ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x31_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        7.819ns  (logic 2.702ns (34.555%)  route 5.117ns (65.445%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.427ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.019ns = ( 96.981 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.414ns = ( 47.586 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.753    47.586    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.040 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=25, routed)          2.658    52.698    iDec/doutb[0]
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.124    52.822 f  iDec/x1[23]_i_3/O
                         net (fo=1, routed)           0.667    53.489    iCPU/regfile_inst/x31_reg[23]_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I5_O)        0.124    53.613 r  iCPU/regfile_inst/x1[23]_i_1/O
                         net (fo=31, routed)          1.793    55.406    iCPU/regfile_inst/x1[23]_i_1_n_1
    SLICE_X59Y65         FDRE                                         r  iCPU/regfile_inst/x31_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.531    96.981    iCPU/regfile_inst/clk0
    SLICE_X59Y65         FDRE                                         r  iCPU/regfile_inst/x31_reg[23]/C
                         clock pessimism              0.178    97.160    
                         clock uncertainty           -0.225    96.935    
    SLICE_X59Y65         FDRE (Setup_fdre_C_D)       -0.061    96.874    iCPU/regfile_inst/x31_reg[23]
  -------------------------------------------------------------------
                         required time                         96.874    
                         arrival time                         -55.406    
  -------------------------------------------------------------------
                         slack                                 41.468    

Slack (MET) :             41.493ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x22_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        7.747ns  (logic 2.702ns (34.880%)  route 5.045ns (65.120%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.083ns = ( 96.917 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.414ns = ( 47.586 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.753    47.586    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.040 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=17, routed)          1.791    51.831    iDec/doutb[8]
    SLICE_X52Y62         LUT6 (Prop_lut6_I0_O)        0.124    51.955 f  iDec/x1[18]_i_3/O
                         net (fo=1, routed)           0.609    52.564    iCPU/regfile_inst/x31_reg[18]_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.124    52.688 r  iCPU/regfile_inst/x1[18]_i_1/O
                         net (fo=31, routed)          2.645    55.333    iCPU/regfile_inst/x1[18]_i_1_n_1
    SLICE_X46Y70         FDRE                                         r  iCPU/regfile_inst/x22_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.467    96.917    iCPU/regfile_inst/clk0
    SLICE_X46Y70         FDRE                                         r  iCPU/regfile_inst/x22_reg[18]/C
                         clock pessimism              0.178    97.096    
                         clock uncertainty           -0.225    96.871    
    SLICE_X46Y70         FDRE (Setup_fdre_C_D)       -0.045    96.826    iCPU/regfile_inst/x22_reg[18]
  -------------------------------------------------------------------
                         required time                         96.826    
                         arrival time                         -55.333    
  -------------------------------------------------------------------
                         slack                                 41.493    

Slack (MET) :             41.582ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x29_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        7.689ns  (logic 2.702ns (35.142%)  route 4.987ns (64.858%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.016ns = ( 96.984 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.414ns = ( 47.586 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.753    47.586    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.040 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=25, routed)          2.658    52.698    iDec/doutb[0]
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.124    52.822 f  iDec/x1[23]_i_3/O
                         net (fo=1, routed)           0.667    53.489    iCPU/regfile_inst/x31_reg[23]_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I5_O)        0.124    53.613 r  iCPU/regfile_inst/x1[23]_i_1/O
                         net (fo=31, routed)          1.662    55.275    iCPU/regfile_inst/x1[23]_i_1_n_1
    SLICE_X61Y65         FDRE                                         r  iCPU/regfile_inst/x29_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.534    96.984    iCPU/regfile_inst/clk0
    SLICE_X61Y65         FDRE                                         r  iCPU/regfile_inst/x29_reg[23]/C
                         clock pessimism              0.178    97.163    
                         clock uncertainty           -0.225    96.938    
    SLICE_X61Y65         FDRE (Setup_fdre_C_D)       -0.081    96.857    iCPU/regfile_inst/x29_reg[23]
  -------------------------------------------------------------------
                         required time                         96.857    
                         arrival time                         -55.275    
  -------------------------------------------------------------------
                         slack                                 41.582    

Slack (MET) :             41.615ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x12_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        7.642ns  (logic 2.702ns (35.357%)  route 4.940ns (64.643%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.425ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.017ns = ( 96.983 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.414ns = ( 47.586 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.753    47.586    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.040 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=25, routed)          2.658    52.698    iDec/doutb[0]
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.124    52.822 f  iDec/x1[23]_i_3/O
                         net (fo=1, routed)           0.667    53.489    iCPU/regfile_inst/x31_reg[23]_0
    SLICE_X57Y63         LUT6 (Prop_lut6_I5_O)        0.124    53.613 r  iCPU/regfile_inst/x1[23]_i_1/O
                         net (fo=31, routed)          1.616    55.229    iCPU/regfile_inst/x1[23]_i_1_n_1
    SLICE_X60Y66         FDRE                                         r  iCPU/regfile_inst/x12_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.533    96.983    iCPU/regfile_inst/clk0
    SLICE_X60Y66         FDRE                                         r  iCPU/regfile_inst/x12_reg[23]/C
                         clock pessimism              0.178    97.162    
                         clock uncertainty           -0.225    96.937    
    SLICE_X60Y66         FDRE (Setup_fdre_C_D)       -0.093    96.844    iCPU/regfile_inst/x12_reg[23]
  -------------------------------------------------------------------
                         required time                         96.844    
                         arrival time                         -55.229    
  -------------------------------------------------------------------
                         slack                                 41.615    

Slack (MET) :             41.624ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x19_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        7.593ns  (logic 2.702ns (35.583%)  route 4.891ns (64.417%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.083ns = ( 96.917 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.414ns = ( 47.586 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.753    47.586    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454    50.040 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[7]
                         net (fo=25, routed)          2.108    52.149    iDec/doutb[0]
    SLICE_X53Y64         LUT6 (Prop_lut6_I2_O)        0.124    52.273 f  iDec/x1[19]_i_3/O
                         net (fo=1, routed)           0.713    52.986    iCPU/regfile_inst/x31_reg[19]_0
    SLICE_X52Y64         LUT6 (Prop_lut6_I5_O)        0.124    53.110 r  iCPU/regfile_inst/x1[19]_i_1/O
                         net (fo=31, routed)          2.070    55.180    iCPU/regfile_inst/x1[19]_i_1_n_1
    SLICE_X44Y69         FDRE                                         r  iCPU/regfile_inst/x19_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.467    96.917    iCPU/regfile_inst/clk0
    SLICE_X44Y69         FDRE                                         r  iCPU/regfile_inst/x19_reg[19]/C
                         clock pessimism              0.178    97.096    
                         clock uncertainty           -0.225    96.871    
    SLICE_X44Y69         FDRE (Setup_fdre_C_D)       -0.067    96.804    iCPU/regfile_inst/x19_reg[19]
  -------------------------------------------------------------------
                         required time                         96.804    
                         arrival time                         -55.180    
  -------------------------------------------------------------------
                         slack                                 41.624    

Slack (MET) :             41.642ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x30_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        7.598ns  (logic 2.702ns (35.562%)  route 4.896ns (64.438%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.083ns = ( 96.917 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.414ns = ( 47.586 - 50.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    51.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.759    43.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.206    45.732    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101    45.833 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.753    47.586    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454    50.040 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[15]
                         net (fo=17, routed)          1.791    51.831    iDec/doutb[8]
    SLICE_X52Y62         LUT6 (Prop_lut6_I0_O)        0.124    51.955 f  iDec/x1[18]_i_3/O
                         net (fo=1, routed)           0.609    52.564    iCPU/regfile_inst/x31_reg[18]_0
    SLICE_X51Y62         LUT6 (Prop_lut6_I5_O)        0.124    52.688 r  iCPU/regfile_inst/x1[18]_i_1/O
                         net (fo=31, routed)          2.496    55.184    iCPU/regfile_inst/x1[18]_i_1_n_1
    SLICE_X46Y69         FDRE                                         r  iCPU/regfile_inst/x30_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.467    96.917    iCPU/regfile_inst/clk0
    SLICE_X46Y69         FDRE                                         r  iCPU/regfile_inst/x30_reg[18]/C
                         clock pessimism              0.178    97.096    
                         clock uncertainty           -0.225    96.871    
    SLICE_X46Y69         FDRE (Setup_fdre_C_D)       -0.045    96.826    iCPU/regfile_inst/x30_reg[18]
  -------------------------------------------------------------------
                         required time                         96.826    
                         arrival time                         -55.184    
  -------------------------------------------------------------------
                         slack                                 41.642    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             50.390ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        0.991ns  (logic 0.675ns (68.095%)  route 0.316ns (31.905%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.618    49.168    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[13])
                                                      0.585    49.753 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[13]
                         net (fo=1, routed)           0.258    50.011    iDec/doutb[6]
    SLICE_X56Y60         LUT6 (Prop_lut6_I5_O)        0.045    50.056 f  iDec/x1[13]_i_3/O
                         net (fo=1, routed)           0.059    50.115    iCPU/regfile_inst/x31_reg[13]_0
    SLICE_X56Y60         LUT6 (Prop_lut6_I5_O)        0.045    50.160 r  iCPU/regfile_inst/x1[13]_i_1/O
                         net (fo=31, routed)          0.000    50.160    iCPU/regfile_inst/x1[13]_i_1_n_1
    SLICE_X56Y60         FDRE                                         r  iCPU/regfile_inst/x1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.845    -1.301    iCPU/regfile_inst/clk0
    SLICE_X56Y60         FDRE                                         r  iCPU/regfile_inst/x1_reg[13]/C
                         clock pessimism              0.755    -0.546    
                         clock uncertainty            0.225    -0.321    
    SLICE_X56Y60         FDRE (Hold_fdre_C_D)         0.091    -0.230    iCPU/regfile_inst/x1_reg[13]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          50.160    
  -------------------------------------------------------------------
                         slack                                 50.390    

Slack (MET) :             50.454ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x24_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.034ns  (logic 0.675ns (65.268%)  route 0.359ns (34.732%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.618    49.168    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.585    49.753 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           0.179    49.933    iDec/doutb[1]
    SLICE_X55Y56         LUT6 (Prop_lut6_I4_O)        0.045    49.978 r  iDec/x1[8]_i_2/O
                         net (fo=1, routed)           0.052    50.029    iCPU/regfile_inst/x31_reg[8]_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.045    50.074 r  iCPU/regfile_inst/x1[8]_i_1/O
                         net (fo=31, routed)          0.128    50.202    iCPU/regfile_inst/rd_data[8]
    SLICE_X55Y56         FDRE                                         r  iCPU/regfile_inst/x24_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.845    -1.301    iCPU/regfile_inst/clk0
    SLICE_X55Y56         FDRE                                         r  iCPU/regfile_inst/x24_reg[8]/C
                         clock pessimism              0.755    -0.546    
                         clock uncertainty            0.225    -0.321    
    SLICE_X55Y56         FDRE (Hold_fdre_C_D)         0.070    -0.251    iCPU/regfile_inst/x24_reg[8]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          50.202    
  -------------------------------------------------------------------
                         slack                                 50.454    

Slack (MET) :             50.459ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x21_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.035ns  (logic 0.630ns (60.844%)  route 0.405ns (39.156%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.618    49.168    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.585    49.753 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           0.264    50.018    iCPU/regfile_inst/doutb[6]
    SLICE_X55Y55         LUT6 (Prop_lut6_I0_O)        0.045    50.063 r  iCPU/regfile_inst/x1[6]_i_1/O
                         net (fo=31, routed)          0.141    50.204    iCPU/regfile_inst/rd_data[6]
    SLICE_X55Y55         FDRE                                         r  iCPU/regfile_inst/x21_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.845    -1.301    iCPU/regfile_inst/clk0
    SLICE_X55Y55         FDRE                                         r  iCPU/regfile_inst/x21_reg[6]/C
                         clock pessimism              0.755    -0.546    
                         clock uncertainty            0.225    -0.321    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.066    -0.255    iCPU/regfile_inst/x21_reg[6]
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          50.204    
  -------------------------------------------------------------------
                         slack                                 50.459    

Slack (MET) :             50.482ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x8_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.067ns  (logic 0.630ns (59.056%)  route 0.437ns (40.944%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.297ns
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.618    49.168    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[4])
                                                      0.585    49.753 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[4]
                         net (fo=1, routed)           0.218    49.972    iCPU/regfile_inst/doutb[4]
    SLICE_X54Y55         LUT6 (Prop_lut6_I0_O)        0.045    50.017 r  iCPU/regfile_inst/x1[4]_i_1/O
                         net (fo=31, routed)          0.219    50.235    iCPU/regfile_inst/rd_data[4]
    SLICE_X63Y51         FDRE                                         r  iCPU/regfile_inst/x8_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.849    -1.297    iCPU/regfile_inst/clk0
    SLICE_X63Y51         FDRE                                         r  iCPU/regfile_inst/x8_reg[4]/C
                         clock pessimism              0.755    -0.542    
                         clock uncertainty            0.225    -0.317    
    SLICE_X63Y51         FDRE (Hold_fdre_C_D)         0.070    -0.247    iCPU/regfile_inst/x8_reg[4]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          50.235    
  -------------------------------------------------------------------
                         slack                                 50.482    

Slack (MET) :             50.491ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x19_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.067ns  (logic 0.630ns (59.061%)  route 0.437ns (40.939%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.618    49.168    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.585    49.753 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           0.264    50.018    iCPU/regfile_inst/doutb[6]
    SLICE_X55Y55         LUT6 (Prop_lut6_I0_O)        0.045    50.063 r  iCPU/regfile_inst/x1[6]_i_1/O
                         net (fo=31, routed)          0.172    50.235    iCPU/regfile_inst/rd_data[6]
    SLICE_X58Y55         FDRE                                         r  iCPU/regfile_inst/x19_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.847    -1.299    iCPU/regfile_inst/clk0
    SLICE_X58Y55         FDRE                                         r  iCPU/regfile_inst/x19_reg[6]/C
                         clock pessimism              0.755    -0.544    
                         clock uncertainty            0.225    -0.319    
    SLICE_X58Y55         FDRE (Hold_fdre_C_D)         0.063    -0.256    iCPU/regfile_inst/x19_reg[6]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          50.235    
  -------------------------------------------------------------------
                         slack                                 50.491    

Slack (MET) :             50.525ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x21_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.106ns  (logic 0.675ns (61.055%)  route 0.431ns (38.945%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.618    49.168    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.585    49.753 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           0.179    49.933    iDec/doutb[1]
    SLICE_X55Y56         LUT6 (Prop_lut6_I4_O)        0.045    49.978 r  iDec/x1[8]_i_2/O
                         net (fo=1, routed)           0.052    50.029    iCPU/regfile_inst/x31_reg[8]_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.045    50.074 r  iCPU/regfile_inst/x1[8]_i_1/O
                         net (fo=31, routed)          0.199    50.274    iCPU/regfile_inst/rd_data[8]
    SLICE_X55Y55         FDRE                                         r  iCPU/regfile_inst/x21_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.845    -1.301    iCPU/regfile_inst/clk0
    SLICE_X55Y55         FDRE                                         r  iCPU/regfile_inst/x21_reg[8]/C
                         clock pessimism              0.755    -0.546    
                         clock uncertainty            0.225    -0.321    
    SLICE_X55Y55         FDRE (Hold_fdre_C_D)         0.070    -0.251    iCPU/regfile_inst/x21_reg[8]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          50.274    
  -------------------------------------------------------------------
                         slack                                 50.525    

Slack (MET) :             50.529ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x23_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.114ns  (logic 0.630ns (56.578%)  route 0.484ns (43.422%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.618    49.168    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.585    49.753 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           0.264    50.018    iCPU/regfile_inst/doutb[6]
    SLICE_X55Y55         LUT6 (Prop_lut6_I0_O)        0.045    50.063 r  iCPU/regfile_inst/x1[6]_i_1/O
                         net (fo=31, routed)          0.219    50.282    iCPU/regfile_inst/rd_data[6]
    SLICE_X56Y55         FDRE                                         r  iCPU/regfile_inst/x23_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.847    -1.299    iCPU/regfile_inst/clk0
    SLICE_X56Y55         FDRE                                         r  iCPU/regfile_inst/x23_reg[6]/C
                         clock pessimism              0.755    -0.544    
                         clock uncertainty            0.225    -0.319    
    SLICE_X56Y55         FDRE (Hold_fdre_C_D)         0.072    -0.247    iCPU/regfile_inst/x23_reg[6]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          50.282    
  -------------------------------------------------------------------
                         slack                                 50.529    

Slack (MET) :             50.535ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x31_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.120ns  (logic 0.675ns (60.281%)  route 0.445ns (39.719%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.618    49.168    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[8])
                                                      0.585    49.753 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[8]
                         net (fo=1, routed)           0.179    49.933    iDec/doutb[1]
    SLICE_X55Y56         LUT6 (Prop_lut6_I4_O)        0.045    49.978 r  iDec/x1[8]_i_2/O
                         net (fo=1, routed)           0.052    50.029    iCPU/regfile_inst/x31_reg[8]_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.045    50.074 r  iCPU/regfile_inst/x1[8]_i_1/O
                         net (fo=31, routed)          0.214    50.288    iCPU/regfile_inst/rd_data[8]
    SLICE_X56Y54         FDRE                                         r  iCPU/regfile_inst/x31_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.847    -1.299    iCPU/regfile_inst/clk0
    SLICE_X56Y54         FDRE                                         r  iCPU/regfile_inst/x31_reg[8]/C
                         clock pessimism              0.755    -0.544    
                         clock uncertainty            0.225    -0.319    
    SLICE_X56Y54         FDRE (Hold_fdre_C_D)         0.072    -0.247    iCPU/regfile_inst/x31_reg[8]
  -------------------------------------------------------------------
                         required time                          0.247    
                         arrival time                          50.288    
  -------------------------------------------------------------------
                         slack                                 50.535    

Slack (MET) :             50.539ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x29_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.111ns  (logic 0.630ns (56.686%)  route 0.481ns (43.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.618    49.168    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.585    49.753 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           0.264    50.018    iCPU/regfile_inst/doutb[6]
    SLICE_X55Y55         LUT6 (Prop_lut6_I0_O)        0.045    50.063 r  iCPU/regfile_inst/x1[6]_i_1/O
                         net (fo=31, routed)          0.217    50.280    iCPU/regfile_inst/rd_data[6]
    SLICE_X58Y56         FDRE                                         r  iCPU/regfile_inst/x29_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.847    -1.299    iCPU/regfile_inst/clk0
    SLICE_X58Y56         FDRE                                         r  iCPU/regfile_inst/x29_reg[6]/C
                         clock pessimism              0.755    -0.544    
                         clock uncertainty            0.225    -0.319    
    SLICE_X58Y56         FDRE (Hold_fdre_C_D)         0.060    -0.259    iCPU/regfile_inst/x29_reg[6]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          50.280    
  -------------------------------------------------------------------
                         slack                                 50.539    

Slack (MET) :             50.551ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x6_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk180_clk_wiz_0 rise@50.000ns)
  Data Path Delay:        1.134ns  (logic 0.630ns (55.566%)  route 0.504ns (44.434%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.299ns
    Source Clock Delay      (SCD):    -0.832ns = ( 49.168 - 50.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    50.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -2.613    47.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.696    48.524    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026    48.550 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.618    49.168    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[6])
                                                      0.585    49.753 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[6]
                         net (fo=1, routed)           0.264    50.018    iCPU/regfile_inst/doutb[6]
    SLICE_X55Y55         LUT6 (Prop_lut6_I0_O)        0.045    50.063 r  iCPU/regfile_inst/x1[6]_i_1/O
                         net (fo=31, routed)          0.240    50.302    iCPU/regfile_inst/rd_data[6]
    SLICE_X59Y53         FDRE                                         r  iCPU/regfile_inst/x6_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.847    -1.299    iCPU/regfile_inst/clk0
    SLICE_X59Y53         FDRE                                         r  iCPU/regfile_inst/x6_reg[6]/C
                         clock pessimism              0.755    -0.544    
                         clock uncertainty            0.225    -0.319    
    SLICE_X59Y53         FDRE (Hold_fdre_C_D)         0.070    -0.249    iCPU/regfile_inst/x6_reg[6]
  -------------------------------------------------------------------
                         required time                          0.249    
                         arrival time                          50.302    
  -------------------------------------------------------------------
                         slack                                 50.551    





---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk0_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       52.512ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       25.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             52.512ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x16_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        21.793ns  (logic 5.412ns (24.833%)  route 16.381ns (75.167%))
  Logic Levels:           14  (LDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 96.991 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns = ( 22.581 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.748    22.581    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.035 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=260, routed)         2.094    27.129    iCPU/regfile_inst/douta[21]
    SLICE_X62Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.253 r  iCPU/regfile_inst/iMEM_i_375/O
                         net (fo=2, routed)           0.641    27.894    iCPU/regfile_inst/iMEM_i_375_n_1
    SLICE_X61Y52         LUT6 (Prop_lut6_I3_O)        0.124    28.018 f  iCPU/regfile_inst/iMEM_i_474/O
                         net (fo=1, routed)           0.864    28.881    iCPU/regfile_inst/iMEM_i_474_n_1
    SLICE_X52Y56         LUT6 (Prop_lut6_I5_O)        0.124    29.005 f  iCPU/regfile_inst/iMEM_i_217/O
                         net (fo=80, routed)          1.365    30.370    iCPU/regfile_inst/iMEM_i_217_n_1
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.150    30.520 r  iCPU/regfile_inst/x1[31]_i_32/O
                         net (fo=7, routed)           1.142    31.662    iCPU/regfile_inst/x1[31]_i_32_n_1
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.356    32.018 r  iCPU/regfile_inst/x1[27]_i_26/O
                         net (fo=4, routed)           0.752    32.770    iCPU/regfile_inst/x1[27]_i_26_n_1
    SLICE_X39Y62         LUT6 (Prop_lut6_I1_O)        0.327    33.097 r  iCPU/regfile_inst/x1[25]_i_17/O
                         net (fo=1, routed)           0.547    33.644    iCPU/regfile_inst/x1[25]_i_17_n_1
    SLICE_X43Y63         LUT5 (Prop_lut5_I1_O)        0.124    33.768 r  iCPU/regfile_inst/x1[25]_i_12/O
                         net (fo=1, routed)           0.597    34.365    iCPU/regfile_inst/x1[25]_i_12_n_1
    SLICE_X45Y64         LUT6 (Prop_lut6_I5_O)        0.124    34.489 r  iCPU/regfile_inst/x1[25]_i_5/O
                         net (fo=1, routed)           0.263    34.752    iCPU/regfile_inst/x1[25]_i_5_n_1
    SLICE_X45Y64         LUT6 (Prop_lut6_I1_O)        0.124    34.876 r  iCPU/regfile_inst/x1[25]_i_2/O
                         net (fo=4, routed)           1.187    36.063    iCPU/regfile_inst/x1[25]_i_2_n_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.124    36.187 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           1.005    37.193    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124    37.317 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.698    38.014    iDec/x31_reg[5]_0
    SLICE_X48Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    38.899 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          2.282    41.181    iDec/cs_gpio
    SLICE_X55Y56         LUT6 (Prop_lut6_I5_O)        0.124    41.305 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.665    41.970    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124    42.094 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          2.280    44.375    iCPU/regfile_inst/rd_data[10]
    SLICE_X67Y55         FDRE                                         r  iCPU/regfile_inst/x16_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.541    96.992    iCPU/regfile_inst/clk0
    SLICE_X67Y55         FDRE                                         r  iCPU/regfile_inst/x16_reg[10]/C
                         clock pessimism              0.178    97.170    
                         clock uncertainty           -0.225    96.945    
    SLICE_X67Y55         FDRE (Setup_fdre_C_D)       -0.058    96.887    iCPU/regfile_inst/x16_reg[10]
  -------------------------------------------------------------------
                         required time                         96.887    
                         arrival time                         -44.375    
  -------------------------------------------------------------------
                         slack                                 52.512    

Slack (MET) :             52.695ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x27_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        21.588ns  (logic 5.412ns (25.070%)  route 16.176ns (74.930%))
  Logic Levels:           14  (LDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 96.991 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns = ( 22.581 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.748    22.581    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.035 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=260, routed)         2.094    27.129    iCPU/regfile_inst/douta[21]
    SLICE_X62Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.253 r  iCPU/regfile_inst/iMEM_i_375/O
                         net (fo=2, routed)           0.641    27.894    iCPU/regfile_inst/iMEM_i_375_n_1
    SLICE_X61Y52         LUT6 (Prop_lut6_I3_O)        0.124    28.018 f  iCPU/regfile_inst/iMEM_i_474/O
                         net (fo=1, routed)           0.864    28.881    iCPU/regfile_inst/iMEM_i_474_n_1
    SLICE_X52Y56         LUT6 (Prop_lut6_I5_O)        0.124    29.005 f  iCPU/regfile_inst/iMEM_i_217/O
                         net (fo=80, routed)          1.365    30.370    iCPU/regfile_inst/iMEM_i_217_n_1
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.150    30.520 r  iCPU/regfile_inst/x1[31]_i_32/O
                         net (fo=7, routed)           1.142    31.662    iCPU/regfile_inst/x1[31]_i_32_n_1
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.356    32.018 r  iCPU/regfile_inst/x1[27]_i_26/O
                         net (fo=4, routed)           0.752    32.770    iCPU/regfile_inst/x1[27]_i_26_n_1
    SLICE_X39Y62         LUT6 (Prop_lut6_I1_O)        0.327    33.097 r  iCPU/regfile_inst/x1[25]_i_17/O
                         net (fo=1, routed)           0.547    33.644    iCPU/regfile_inst/x1[25]_i_17_n_1
    SLICE_X43Y63         LUT5 (Prop_lut5_I1_O)        0.124    33.768 r  iCPU/regfile_inst/x1[25]_i_12/O
                         net (fo=1, routed)           0.597    34.365    iCPU/regfile_inst/x1[25]_i_12_n_1
    SLICE_X45Y64         LUT6 (Prop_lut6_I5_O)        0.124    34.489 r  iCPU/regfile_inst/x1[25]_i_5/O
                         net (fo=1, routed)           0.263    34.752    iCPU/regfile_inst/x1[25]_i_5_n_1
    SLICE_X45Y64         LUT6 (Prop_lut6_I1_O)        0.124    34.876 r  iCPU/regfile_inst/x1[25]_i_2/O
                         net (fo=4, routed)           1.187    36.063    iCPU/regfile_inst/x1[25]_i_2_n_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.124    36.187 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           1.005    37.193    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124    37.317 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.698    38.014    iDec/x31_reg[5]_0
    SLICE_X48Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    38.899 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          2.282    41.181    iDec/cs_gpio
    SLICE_X55Y56         LUT6 (Prop_lut6_I5_O)        0.124    41.305 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.665    41.970    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124    42.094 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          2.075    44.169    iCPU/regfile_inst/rd_data[10]
    SLICE_X65Y56         FDRE                                         r  iCPU/regfile_inst/x27_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.541    96.992    iCPU/regfile_inst/clk0
    SLICE_X65Y56         FDRE                                         r  iCPU/regfile_inst/x27_reg[10]/C
                         clock pessimism              0.178    97.170    
                         clock uncertainty           -0.225    96.945    
    SLICE_X65Y56         FDRE (Setup_fdre_C_D)       -0.081    96.864    iCPU/regfile_inst/x27_reg[10]
  -------------------------------------------------------------------
                         required time                         96.864    
                         arrival time                         -44.169    
  -------------------------------------------------------------------
                         slack                                 52.695    

Slack (MET) :             52.731ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x23_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        21.604ns  (logic 5.412ns (25.051%)  route 16.192ns (74.949%))
  Logic Levels:           14  (LDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 96.991 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns = ( 22.581 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.748    22.581    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.035 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=260, routed)         2.094    27.129    iCPU/regfile_inst/douta[21]
    SLICE_X62Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.253 r  iCPU/regfile_inst/iMEM_i_375/O
                         net (fo=2, routed)           0.641    27.894    iCPU/regfile_inst/iMEM_i_375_n_1
    SLICE_X61Y52         LUT6 (Prop_lut6_I3_O)        0.124    28.018 f  iCPU/regfile_inst/iMEM_i_474/O
                         net (fo=1, routed)           0.864    28.881    iCPU/regfile_inst/iMEM_i_474_n_1
    SLICE_X52Y56         LUT6 (Prop_lut6_I5_O)        0.124    29.005 f  iCPU/regfile_inst/iMEM_i_217/O
                         net (fo=80, routed)          1.365    30.370    iCPU/regfile_inst/iMEM_i_217_n_1
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.150    30.520 r  iCPU/regfile_inst/x1[31]_i_32/O
                         net (fo=7, routed)           1.142    31.662    iCPU/regfile_inst/x1[31]_i_32_n_1
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.356    32.018 r  iCPU/regfile_inst/x1[27]_i_26/O
                         net (fo=4, routed)           0.752    32.770    iCPU/regfile_inst/x1[27]_i_26_n_1
    SLICE_X39Y62         LUT6 (Prop_lut6_I1_O)        0.327    33.097 r  iCPU/regfile_inst/x1[25]_i_17/O
                         net (fo=1, routed)           0.547    33.644    iCPU/regfile_inst/x1[25]_i_17_n_1
    SLICE_X43Y63         LUT5 (Prop_lut5_I1_O)        0.124    33.768 r  iCPU/regfile_inst/x1[25]_i_12/O
                         net (fo=1, routed)           0.597    34.365    iCPU/regfile_inst/x1[25]_i_12_n_1
    SLICE_X45Y64         LUT6 (Prop_lut6_I5_O)        0.124    34.489 r  iCPU/regfile_inst/x1[25]_i_5/O
                         net (fo=1, routed)           0.263    34.752    iCPU/regfile_inst/x1[25]_i_5_n_1
    SLICE_X45Y64         LUT6 (Prop_lut6_I1_O)        0.124    34.876 r  iCPU/regfile_inst/x1[25]_i_2/O
                         net (fo=4, routed)           1.187    36.063    iCPU/regfile_inst/x1[25]_i_2_n_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.124    36.187 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           1.005    37.193    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124    37.317 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.698    38.014    iDec/x31_reg[5]_0
    SLICE_X48Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    38.899 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          2.282    41.181    iDec/cs_gpio
    SLICE_X55Y56         LUT6 (Prop_lut6_I5_O)        0.124    41.305 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.665    41.970    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124    42.094 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          2.091    44.185    iCPU/regfile_inst/rd_data[10]
    SLICE_X66Y55         FDRE                                         r  iCPU/regfile_inst/x23_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.541    96.992    iCPU/regfile_inst/clk0
    SLICE_X66Y55         FDRE                                         r  iCPU/regfile_inst/x23_reg[10]/C
                         clock pessimism              0.178    97.170    
                         clock uncertainty           -0.225    96.945    
    SLICE_X66Y55         FDRE (Setup_fdre_C_D)       -0.028    96.917    iCPU/regfile_inst/x23_reg[10]
  -------------------------------------------------------------------
                         required time                         96.917    
                         arrival time                         -44.185    
  -------------------------------------------------------------------
                         slack                                 52.731    

Slack (MET) :             52.789ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x21_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        21.494ns  (logic 5.412ns (25.179%)  route 16.082ns (74.821%))
  Logic Levels:           14  (LDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 96.991 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns = ( 22.581 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.748    22.581    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.035 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=260, routed)         2.094    27.129    iCPU/regfile_inst/douta[21]
    SLICE_X62Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.253 r  iCPU/regfile_inst/iMEM_i_375/O
                         net (fo=2, routed)           0.641    27.894    iCPU/regfile_inst/iMEM_i_375_n_1
    SLICE_X61Y52         LUT6 (Prop_lut6_I3_O)        0.124    28.018 f  iCPU/regfile_inst/iMEM_i_474/O
                         net (fo=1, routed)           0.864    28.881    iCPU/regfile_inst/iMEM_i_474_n_1
    SLICE_X52Y56         LUT6 (Prop_lut6_I5_O)        0.124    29.005 f  iCPU/regfile_inst/iMEM_i_217/O
                         net (fo=80, routed)          1.365    30.370    iCPU/regfile_inst/iMEM_i_217_n_1
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.150    30.520 r  iCPU/regfile_inst/x1[31]_i_32/O
                         net (fo=7, routed)           1.142    31.662    iCPU/regfile_inst/x1[31]_i_32_n_1
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.356    32.018 r  iCPU/regfile_inst/x1[27]_i_26/O
                         net (fo=4, routed)           0.752    32.770    iCPU/regfile_inst/x1[27]_i_26_n_1
    SLICE_X39Y62         LUT6 (Prop_lut6_I1_O)        0.327    33.097 r  iCPU/regfile_inst/x1[25]_i_17/O
                         net (fo=1, routed)           0.547    33.644    iCPU/regfile_inst/x1[25]_i_17_n_1
    SLICE_X43Y63         LUT5 (Prop_lut5_I1_O)        0.124    33.768 r  iCPU/regfile_inst/x1[25]_i_12/O
                         net (fo=1, routed)           0.597    34.365    iCPU/regfile_inst/x1[25]_i_12_n_1
    SLICE_X45Y64         LUT6 (Prop_lut6_I5_O)        0.124    34.489 r  iCPU/regfile_inst/x1[25]_i_5/O
                         net (fo=1, routed)           0.263    34.752    iCPU/regfile_inst/x1[25]_i_5_n_1
    SLICE_X45Y64         LUT6 (Prop_lut6_I1_O)        0.124    34.876 r  iCPU/regfile_inst/x1[25]_i_2/O
                         net (fo=4, routed)           1.187    36.063    iCPU/regfile_inst/x1[25]_i_2_n_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.124    36.187 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           1.005    37.193    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124    37.317 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.698    38.014    iDec/x31_reg[5]_0
    SLICE_X48Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    38.899 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          2.282    41.181    iDec/cs_gpio
    SLICE_X55Y56         LUT6 (Prop_lut6_I5_O)        0.124    41.305 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.665    41.970    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124    42.094 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          1.981    44.075    iCPU/regfile_inst/rd_data[10]
    SLICE_X67Y54         FDRE                                         r  iCPU/regfile_inst/x21_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.541    96.992    iCPU/regfile_inst/clk0
    SLICE_X67Y54         FDRE                                         r  iCPU/regfile_inst/x21_reg[10]/C
                         clock pessimism              0.178    97.170    
                         clock uncertainty           -0.225    96.945    
    SLICE_X67Y54         FDRE (Setup_fdre_C_D)       -0.081    96.864    iCPU/regfile_inst/x21_reg[10]
  -------------------------------------------------------------------
                         required time                         96.864    
                         arrival time                         -44.075    
  -------------------------------------------------------------------
                         slack                                 52.789    

Slack (MET) :             52.806ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x31_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        21.476ns  (logic 5.412ns (25.200%)  route 16.064ns (74.800%))
  Logic Levels:           14  (LDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.010ns = ( 96.990 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns = ( 22.581 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.748    22.581    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.035 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=260, routed)         2.094    27.129    iCPU/regfile_inst/douta[21]
    SLICE_X62Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.253 r  iCPU/regfile_inst/iMEM_i_375/O
                         net (fo=2, routed)           0.641    27.894    iCPU/regfile_inst/iMEM_i_375_n_1
    SLICE_X61Y52         LUT6 (Prop_lut6_I3_O)        0.124    28.018 f  iCPU/regfile_inst/iMEM_i_474/O
                         net (fo=1, routed)           0.864    28.881    iCPU/regfile_inst/iMEM_i_474_n_1
    SLICE_X52Y56         LUT6 (Prop_lut6_I5_O)        0.124    29.005 f  iCPU/regfile_inst/iMEM_i_217/O
                         net (fo=80, routed)          1.365    30.370    iCPU/regfile_inst/iMEM_i_217_n_1
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.150    30.520 r  iCPU/regfile_inst/x1[31]_i_32/O
                         net (fo=7, routed)           1.142    31.662    iCPU/regfile_inst/x1[31]_i_32_n_1
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.356    32.018 r  iCPU/regfile_inst/x1[27]_i_26/O
                         net (fo=4, routed)           0.752    32.770    iCPU/regfile_inst/x1[27]_i_26_n_1
    SLICE_X39Y62         LUT6 (Prop_lut6_I1_O)        0.327    33.097 r  iCPU/regfile_inst/x1[25]_i_17/O
                         net (fo=1, routed)           0.547    33.644    iCPU/regfile_inst/x1[25]_i_17_n_1
    SLICE_X43Y63         LUT5 (Prop_lut5_I1_O)        0.124    33.768 r  iCPU/regfile_inst/x1[25]_i_12/O
                         net (fo=1, routed)           0.597    34.365    iCPU/regfile_inst/x1[25]_i_12_n_1
    SLICE_X45Y64         LUT6 (Prop_lut6_I5_O)        0.124    34.489 r  iCPU/regfile_inst/x1[25]_i_5/O
                         net (fo=1, routed)           0.263    34.752    iCPU/regfile_inst/x1[25]_i_5_n_1
    SLICE_X45Y64         LUT6 (Prop_lut6_I1_O)        0.124    34.876 r  iCPU/regfile_inst/x1[25]_i_2/O
                         net (fo=4, routed)           1.187    36.063    iCPU/regfile_inst/x1[25]_i_2_n_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.124    36.187 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           1.005    37.193    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124    37.317 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.698    38.014    iDec/x31_reg[5]_0
    SLICE_X48Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    38.899 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          2.282    41.181    iDec/cs_gpio
    SLICE_X55Y56         LUT6 (Prop_lut6_I5_O)        0.124    41.305 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.665    41.970    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124    42.094 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          1.963    44.057    iCPU/regfile_inst/rd_data[10]
    SLICE_X63Y55         FDRE                                         r  iCPU/regfile_inst/x31_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.540    96.991    iCPU/regfile_inst/clk0
    SLICE_X63Y55         FDRE                                         r  iCPU/regfile_inst/x31_reg[10]/C
                         clock pessimism              0.178    97.169    
                         clock uncertainty           -0.225    96.944    
    SLICE_X63Y55         FDRE (Setup_fdre_C_D)       -0.081    96.863    iCPU/regfile_inst/x31_reg[10]
  -------------------------------------------------------------------
                         required time                         96.863    
                         arrival time                         -44.057    
  -------------------------------------------------------------------
                         slack                                 52.806    

Slack (MET) :             52.806ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x30_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        21.499ns  (logic 5.412ns (25.173%)  route 16.087ns (74.827%))
  Logic Levels:           14  (LDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 96.991 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns = ( 22.581 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.748    22.581    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.035 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=260, routed)         2.094    27.129    iCPU/regfile_inst/douta[21]
    SLICE_X62Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.253 r  iCPU/regfile_inst/iMEM_i_375/O
                         net (fo=2, routed)           0.641    27.894    iCPU/regfile_inst/iMEM_i_375_n_1
    SLICE_X61Y52         LUT6 (Prop_lut6_I3_O)        0.124    28.018 f  iCPU/regfile_inst/iMEM_i_474/O
                         net (fo=1, routed)           0.864    28.881    iCPU/regfile_inst/iMEM_i_474_n_1
    SLICE_X52Y56         LUT6 (Prop_lut6_I5_O)        0.124    29.005 f  iCPU/regfile_inst/iMEM_i_217/O
                         net (fo=80, routed)          1.365    30.370    iCPU/regfile_inst/iMEM_i_217_n_1
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.150    30.520 r  iCPU/regfile_inst/x1[31]_i_32/O
                         net (fo=7, routed)           1.142    31.662    iCPU/regfile_inst/x1[31]_i_32_n_1
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.356    32.018 r  iCPU/regfile_inst/x1[27]_i_26/O
                         net (fo=4, routed)           0.752    32.770    iCPU/regfile_inst/x1[27]_i_26_n_1
    SLICE_X39Y62         LUT6 (Prop_lut6_I1_O)        0.327    33.097 r  iCPU/regfile_inst/x1[25]_i_17/O
                         net (fo=1, routed)           0.547    33.644    iCPU/regfile_inst/x1[25]_i_17_n_1
    SLICE_X43Y63         LUT5 (Prop_lut5_I1_O)        0.124    33.768 r  iCPU/regfile_inst/x1[25]_i_12/O
                         net (fo=1, routed)           0.597    34.365    iCPU/regfile_inst/x1[25]_i_12_n_1
    SLICE_X45Y64         LUT6 (Prop_lut6_I5_O)        0.124    34.489 r  iCPU/regfile_inst/x1[25]_i_5/O
                         net (fo=1, routed)           0.263    34.752    iCPU/regfile_inst/x1[25]_i_5_n_1
    SLICE_X45Y64         LUT6 (Prop_lut6_I1_O)        0.124    34.876 r  iCPU/regfile_inst/x1[25]_i_2/O
                         net (fo=4, routed)           1.187    36.063    iCPU/regfile_inst/x1[25]_i_2_n_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.124    36.187 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           1.005    37.193    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124    37.317 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.698    38.014    iDec/x31_reg[5]_0
    SLICE_X48Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    38.899 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          2.282    41.181    iDec/cs_gpio
    SLICE_X55Y56         LUT6 (Prop_lut6_I5_O)        0.124    41.305 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.665    41.970    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124    42.094 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          1.987    44.081    iCPU/regfile_inst/rd_data[10]
    SLICE_X65Y54         FDRE                                         r  iCPU/regfile_inst/x30_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.541    96.992    iCPU/regfile_inst/clk0
    SLICE_X65Y54         FDRE                                         r  iCPU/regfile_inst/x30_reg[10]/C
                         clock pessimism              0.178    97.170    
                         clock uncertainty           -0.225    96.945    
    SLICE_X65Y54         FDRE (Setup_fdre_C_D)       -0.058    96.887    iCPU/regfile_inst/x30_reg[10]
  -------------------------------------------------------------------
                         required time                         96.887    
                         arrival time                         -44.081    
  -------------------------------------------------------------------
                         slack                                 52.806    

Slack (MET) :             52.807ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x28_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        21.474ns  (logic 5.412ns (25.202%)  route 16.062ns (74.798%))
  Logic Levels:           14  (LDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.413ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.010ns = ( 96.990 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns = ( 22.581 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.748    22.581    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.035 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=260, routed)         2.094    27.129    iCPU/regfile_inst/douta[21]
    SLICE_X62Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.253 r  iCPU/regfile_inst/iMEM_i_375/O
                         net (fo=2, routed)           0.641    27.894    iCPU/regfile_inst/iMEM_i_375_n_1
    SLICE_X61Y52         LUT6 (Prop_lut6_I3_O)        0.124    28.018 f  iCPU/regfile_inst/iMEM_i_474/O
                         net (fo=1, routed)           0.864    28.881    iCPU/regfile_inst/iMEM_i_474_n_1
    SLICE_X52Y56         LUT6 (Prop_lut6_I5_O)        0.124    29.005 f  iCPU/regfile_inst/iMEM_i_217/O
                         net (fo=80, routed)          1.365    30.370    iCPU/regfile_inst/iMEM_i_217_n_1
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.150    30.520 r  iCPU/regfile_inst/x1[31]_i_32/O
                         net (fo=7, routed)           1.142    31.662    iCPU/regfile_inst/x1[31]_i_32_n_1
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.356    32.018 r  iCPU/regfile_inst/x1[27]_i_26/O
                         net (fo=4, routed)           0.752    32.770    iCPU/regfile_inst/x1[27]_i_26_n_1
    SLICE_X39Y62         LUT6 (Prop_lut6_I1_O)        0.327    33.097 r  iCPU/regfile_inst/x1[25]_i_17/O
                         net (fo=1, routed)           0.547    33.644    iCPU/regfile_inst/x1[25]_i_17_n_1
    SLICE_X43Y63         LUT5 (Prop_lut5_I1_O)        0.124    33.768 r  iCPU/regfile_inst/x1[25]_i_12/O
                         net (fo=1, routed)           0.597    34.365    iCPU/regfile_inst/x1[25]_i_12_n_1
    SLICE_X45Y64         LUT6 (Prop_lut6_I5_O)        0.124    34.489 r  iCPU/regfile_inst/x1[25]_i_5/O
                         net (fo=1, routed)           0.263    34.752    iCPU/regfile_inst/x1[25]_i_5_n_1
    SLICE_X45Y64         LUT6 (Prop_lut6_I1_O)        0.124    34.876 r  iCPU/regfile_inst/x1[25]_i_2/O
                         net (fo=4, routed)           1.187    36.063    iCPU/regfile_inst/x1[25]_i_2_n_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.124    36.187 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           1.005    37.193    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124    37.317 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.698    38.014    iDec/x31_reg[5]_0
    SLICE_X48Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    38.899 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          2.282    41.181    iDec/cs_gpio
    SLICE_X55Y56         LUT6 (Prop_lut6_I5_O)        0.124    41.305 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.665    41.970    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124    42.094 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          1.961    44.056    iCPU/regfile_inst/rd_data[10]
    SLICE_X63Y54         FDRE                                         r  iCPU/regfile_inst/x28_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.540    96.991    iCPU/regfile_inst/clk0
    SLICE_X63Y54         FDRE                                         r  iCPU/regfile_inst/x28_reg[10]/C
                         clock pessimism              0.178    97.169    
                         clock uncertainty           -0.225    96.944    
    SLICE_X63Y54         FDRE (Setup_fdre_C_D)       -0.081    96.863    iCPU/regfile_inst/x28_reg[10]
  -------------------------------------------------------------------
                         required time                         96.863    
                         arrival time                         -44.056    
  -------------------------------------------------------------------
                         slack                                 52.807    

Slack (MET) :             52.832ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x4_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        21.464ns  (logic 5.412ns (25.215%)  route 16.052ns (74.785%))
  Logic Levels:           14  (LDCE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=10)
  Clock Path Skew:        -0.418ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.015ns = ( 96.985 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns = ( 22.581 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.748    22.581    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.035 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=260, routed)         2.094    27.129    iCPU/regfile_inst/douta[21]
    SLICE_X62Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.253 r  iCPU/regfile_inst/iMEM_i_375/O
                         net (fo=2, routed)           0.641    27.894    iCPU/regfile_inst/iMEM_i_375_n_1
    SLICE_X61Y52         LUT6 (Prop_lut6_I3_O)        0.124    28.018 f  iCPU/regfile_inst/iMEM_i_474/O
                         net (fo=1, routed)           0.864    28.881    iCPU/regfile_inst/iMEM_i_474_n_1
    SLICE_X52Y56         LUT6 (Prop_lut6_I5_O)        0.124    29.005 f  iCPU/regfile_inst/iMEM_i_217/O
                         net (fo=80, routed)          1.365    30.370    iCPU/regfile_inst/iMEM_i_217_n_1
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.150    30.520 r  iCPU/regfile_inst/x1[31]_i_32/O
                         net (fo=7, routed)           1.142    31.662    iCPU/regfile_inst/x1[31]_i_32_n_1
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.356    32.018 r  iCPU/regfile_inst/x1[27]_i_26/O
                         net (fo=4, routed)           0.752    32.770    iCPU/regfile_inst/x1[27]_i_26_n_1
    SLICE_X39Y62         LUT6 (Prop_lut6_I1_O)        0.327    33.097 r  iCPU/regfile_inst/x1[25]_i_17/O
                         net (fo=1, routed)           0.547    33.644    iCPU/regfile_inst/x1[25]_i_17_n_1
    SLICE_X43Y63         LUT5 (Prop_lut5_I1_O)        0.124    33.768 r  iCPU/regfile_inst/x1[25]_i_12/O
                         net (fo=1, routed)           0.597    34.365    iCPU/regfile_inst/x1[25]_i_12_n_1
    SLICE_X45Y64         LUT6 (Prop_lut6_I5_O)        0.124    34.489 r  iCPU/regfile_inst/x1[25]_i_5/O
                         net (fo=1, routed)           0.263    34.752    iCPU/regfile_inst/x1[25]_i_5_n_1
    SLICE_X45Y64         LUT6 (Prop_lut6_I1_O)        0.124    34.876 r  iCPU/regfile_inst/x1[25]_i_2/O
                         net (fo=4, routed)           1.187    36.063    iCPU/regfile_inst/x1[25]_i_2_n_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.124    36.187 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           1.005    37.193    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124    37.317 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.698    38.014    iDec/x31_reg[5]_0
    SLICE_X48Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    38.899 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          2.069    40.968    iDec/cs_gpio
    SLICE_X57Y64         LUT6 (Prop_lut6_I4_O)        0.124    41.092 f  iDec/x1[28]_i_3/O
                         net (fo=1, routed)           0.433    41.525    iCPU/regfile_inst/x31_reg[28]_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I5_O)        0.124    41.649 r  iCPU/regfile_inst/x1[28]_i_1/O
                         net (fo=31, routed)          2.396    44.045    iCPU/regfile_inst/x1[28]_i_1_n_1
    SLICE_X63Y63         FDRE                                         r  iCPU/regfile_inst/x4_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.535    96.985    iCPU/regfile_inst/clk0
    SLICE_X63Y63         FDRE                                         r  iCPU/regfile_inst/x4_reg[28]/C
                         clock pessimism              0.178    97.164    
                         clock uncertainty           -0.225    96.939    
    SLICE_X63Y63         FDRE (Setup_fdre_C_D)       -0.062    96.877    iCPU/regfile_inst/x4_reg[28]
  -------------------------------------------------------------------
                         required time                         96.877    
                         arrival time                         -44.045    
  -------------------------------------------------------------------
                         slack                                 52.832    

Slack (MET) :             52.847ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x17_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        21.456ns  (logic 5.412ns (25.224%)  route 16.044ns (74.776%))
  Logic Levels:           14  (LDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 96.991 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns = ( 22.581 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.748    22.581    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.035 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=260, routed)         2.094    27.129    iCPU/regfile_inst/douta[21]
    SLICE_X62Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.253 r  iCPU/regfile_inst/iMEM_i_375/O
                         net (fo=2, routed)           0.641    27.894    iCPU/regfile_inst/iMEM_i_375_n_1
    SLICE_X61Y52         LUT6 (Prop_lut6_I3_O)        0.124    28.018 f  iCPU/regfile_inst/iMEM_i_474/O
                         net (fo=1, routed)           0.864    28.881    iCPU/regfile_inst/iMEM_i_474_n_1
    SLICE_X52Y56         LUT6 (Prop_lut6_I5_O)        0.124    29.005 f  iCPU/regfile_inst/iMEM_i_217/O
                         net (fo=80, routed)          1.365    30.370    iCPU/regfile_inst/iMEM_i_217_n_1
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.150    30.520 r  iCPU/regfile_inst/x1[31]_i_32/O
                         net (fo=7, routed)           1.142    31.662    iCPU/regfile_inst/x1[31]_i_32_n_1
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.356    32.018 r  iCPU/regfile_inst/x1[27]_i_26/O
                         net (fo=4, routed)           0.752    32.770    iCPU/regfile_inst/x1[27]_i_26_n_1
    SLICE_X39Y62         LUT6 (Prop_lut6_I1_O)        0.327    33.097 r  iCPU/regfile_inst/x1[25]_i_17/O
                         net (fo=1, routed)           0.547    33.644    iCPU/regfile_inst/x1[25]_i_17_n_1
    SLICE_X43Y63         LUT5 (Prop_lut5_I1_O)        0.124    33.768 r  iCPU/regfile_inst/x1[25]_i_12/O
                         net (fo=1, routed)           0.597    34.365    iCPU/regfile_inst/x1[25]_i_12_n_1
    SLICE_X45Y64         LUT6 (Prop_lut6_I5_O)        0.124    34.489 r  iCPU/regfile_inst/x1[25]_i_5/O
                         net (fo=1, routed)           0.263    34.752    iCPU/regfile_inst/x1[25]_i_5_n_1
    SLICE_X45Y64         LUT6 (Prop_lut6_I1_O)        0.124    34.876 r  iCPU/regfile_inst/x1[25]_i_2/O
                         net (fo=4, routed)           1.187    36.063    iCPU/regfile_inst/x1[25]_i_2_n_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.124    36.187 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           1.005    37.193    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124    37.317 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.698    38.014    iDec/x31_reg[5]_0
    SLICE_X48Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    38.899 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          2.282    41.181    iDec/cs_gpio
    SLICE_X55Y56         LUT6 (Prop_lut6_I5_O)        0.124    41.305 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.665    41.970    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124    42.094 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          1.943    44.037    iCPU/regfile_inst/rd_data[10]
    SLICE_X64Y54         FDRE                                         r  iCPU/regfile_inst/x17_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.541    96.992    iCPU/regfile_inst/clk0
    SLICE_X64Y54         FDRE                                         r  iCPU/regfile_inst/x17_reg[10]/C
                         clock pessimism              0.178    97.170    
                         clock uncertainty           -0.225    96.945    
    SLICE_X64Y54         FDRE (Setup_fdre_C_D)       -0.061    96.884    iCPU/regfile_inst/x17_reg[10]
  -------------------------------------------------------------------
                         required time                         96.884    
                         arrival time                         -44.037    
  -------------------------------------------------------------------
                         slack                                 52.847    

Slack (MET) :             52.863ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x24_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            75.000ns  (clk0_clk_wiz_0 rise@100.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        21.456ns  (logic 5.412ns (25.224%)  route 16.044ns (74.776%))
  Logic Levels:           14  (LDCE=1 LUT2=1 LUT4=1 LUT5=2 LUT6=9)
  Clock Path Skew:        -0.412ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -3.009ns = ( 96.991 - 100.000 ) 
    Source Clock Delay      (SCD):    -2.419ns = ( 22.581 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.748    22.581    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.035 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=260, routed)         2.094    27.129    iCPU/regfile_inst/douta[21]
    SLICE_X62Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.253 r  iCPU/regfile_inst/iMEM_i_375/O
                         net (fo=2, routed)           0.641    27.894    iCPU/regfile_inst/iMEM_i_375_n_1
    SLICE_X61Y52         LUT6 (Prop_lut6_I3_O)        0.124    28.018 f  iCPU/regfile_inst/iMEM_i_474/O
                         net (fo=1, routed)           0.864    28.881    iCPU/regfile_inst/iMEM_i_474_n_1
    SLICE_X52Y56         LUT6 (Prop_lut6_I5_O)        0.124    29.005 f  iCPU/regfile_inst/iMEM_i_217/O
                         net (fo=80, routed)          1.365    30.370    iCPU/regfile_inst/iMEM_i_217_n_1
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.150    30.520 r  iCPU/regfile_inst/x1[31]_i_32/O
                         net (fo=7, routed)           1.142    31.662    iCPU/regfile_inst/x1[31]_i_32_n_1
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.356    32.018 r  iCPU/regfile_inst/x1[27]_i_26/O
                         net (fo=4, routed)           0.752    32.770    iCPU/regfile_inst/x1[27]_i_26_n_1
    SLICE_X39Y62         LUT6 (Prop_lut6_I1_O)        0.327    33.097 r  iCPU/regfile_inst/x1[25]_i_17/O
                         net (fo=1, routed)           0.547    33.644    iCPU/regfile_inst/x1[25]_i_17_n_1
    SLICE_X43Y63         LUT5 (Prop_lut5_I1_O)        0.124    33.768 r  iCPU/regfile_inst/x1[25]_i_12/O
                         net (fo=1, routed)           0.597    34.365    iCPU/regfile_inst/x1[25]_i_12_n_1
    SLICE_X45Y64         LUT6 (Prop_lut6_I5_O)        0.124    34.489 r  iCPU/regfile_inst/x1[25]_i_5/O
                         net (fo=1, routed)           0.263    34.752    iCPU/regfile_inst/x1[25]_i_5_n_1
    SLICE_X45Y64         LUT6 (Prop_lut6_I1_O)        0.124    34.876 r  iCPU/regfile_inst/x1[25]_i_2/O
                         net (fo=4, routed)           1.187    36.063    iCPU/regfile_inst/x1[25]_i_2_n_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.124    36.187 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           1.005    37.193    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124    37.317 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.698    38.014    iDec/x31_reg[5]_0
    SLICE_X48Y62         LDCE (SetClr_ldce_CLR_Q)     0.885    38.899 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          2.282    41.181    iDec/cs_gpio
    SLICE_X55Y56         LUT6 (Prop_lut6_I5_O)        0.124    41.305 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.665    41.970    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124    42.094 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          1.943    44.037    iCPU/regfile_inst/rd_data[10]
    SLICE_X66Y56         FDRE                                         r  iCPU/regfile_inst/x24_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162   101.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    93.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    95.360    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    95.451 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.541    96.992    iCPU/regfile_inst/clk0
    SLICE_X66Y56         FDRE                                         r  iCPU/regfile_inst/x24_reg[10]/C
                         clock pessimism              0.178    97.170    
                         clock uncertainty           -0.225    96.945    
    SLICE_X66Y56         FDRE (Setup_fdre_C_D)       -0.045    96.900    iCPU/regfile_inst/x24_reg[10]
  -------------------------------------------------------------------
                         required time                         96.900    
                         arrival time                         -44.037    
  -------------------------------------------------------------------
                         slack                                 52.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.475ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x22_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.057ns  (logic 0.630ns (59.614%)  route 0.427ns (40.385%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.304ns
    Source Clock Delay      (SCD):    -0.836ns = ( 24.164 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.614    24.164    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585    24.749 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=47, routed)          0.285    25.035    iCPU/regfile_inst/douta[23]
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.045    25.080 r  iCPU/regfile_inst/x1[23]_i_1/O
                         net (fo=31, routed)          0.142    25.221    iCPU/regfile_inst/x1[23]_i_1_n_1
    SLICE_X57Y64         FDRE                                         r  iCPU/regfile_inst/x22_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.842    -1.304    iCPU/regfile_inst/clk0
    SLICE_X57Y64         FDRE                                         r  iCPU/regfile_inst/x22_reg[23]/C
                         clock pessimism              0.755    -0.549    
                         clock uncertainty            0.225    -0.324    
    SLICE_X57Y64         FDRE (Hold_fdre_C_D)         0.070    -0.254    iCPU/regfile_inst/x22_reg[23]
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          25.221    
  -------------------------------------------------------------------
                         slack                                 25.475    

Slack (MET) :             25.489ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x14_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.068ns  (logic 0.630ns (58.996%)  route 0.438ns (41.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.306ns
    Source Clock Delay      (SCD):    -0.836ns = ( 24.164 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.614    24.164    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      0.585    24.749 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10]
                         net (fo=4, routed)           0.301    25.050    iCPU/regfile_inst/douta[26]
    SLICE_X56Y64         LUT6 (Prop_lut6_I2_O)        0.045    25.095 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          0.137    25.232    iCPU/regfile_inst/x1[26]_i_1_n_1
    SLICE_X57Y66         FDRE                                         r  iCPU/regfile_inst/x14_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.840    -1.306    iCPU/regfile_inst/clk0
    SLICE_X57Y66         FDRE                                         r  iCPU/regfile_inst/x14_reg[26]/C
                         clock pessimism              0.755    -0.551    
                         clock uncertainty            0.225    -0.326    
    SLICE_X57Y66         FDRE (Hold_fdre_C_D)         0.070    -0.256    iCPU/regfile_inst/x14_reg[26]
  -------------------------------------------------------------------
                         required time                          0.256    
                         arrival time                          25.232    
  -------------------------------------------------------------------
                         slack                                 25.489    

Slack (MET) :             25.528ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x19_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.105ns  (logic 0.630ns (57.037%)  route 0.475ns (42.963%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.305ns
    Source Clock Delay      (SCD):    -0.836ns = ( 24.164 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.614    24.164    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585    24.749 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=47, routed)          0.285    25.035    iCPU/regfile_inst/douta[23]
    SLICE_X57Y63         LUT6 (Prop_lut6_I2_O)        0.045    25.080 r  iCPU/regfile_inst/x1[23]_i_1/O
                         net (fo=31, routed)          0.189    25.269    iCPU/regfile_inst/x1[23]_i_1_n_1
    SLICE_X56Y65         FDRE                                         r  iCPU/regfile_inst/x19_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.841    -1.305    iCPU/regfile_inst/clk0
    SLICE_X56Y65         FDRE                                         r  iCPU/regfile_inst/x19_reg[23]/C
                         clock pessimism              0.755    -0.550    
                         clock uncertainty            0.225    -0.325    
    SLICE_X56Y65         FDRE (Hold_fdre_C_D)         0.066    -0.259    iCPU/regfile_inst/x19_reg[23]
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          25.269    
  -------------------------------------------------------------------
                         slack                                 25.528    

Slack (MET) :             25.541ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.173ns  (logic 0.675ns (57.562%)  route 0.498ns (42.437%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -0.833ns = ( 24.167 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.617    24.167    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585    24.752 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=6, routed)           0.292    25.044    iCPU/inst0/douta[1]
    SLICE_X54Y56         LUT6 (Prop_lut6_I1_O)        0.045    25.089 r  iCPU/inst0/pc[0]_i_2/O
                         net (fo=33, routed)          0.206    25.295    iCPU/inst0/pc[0]_i_2_n_1
    SLICE_X54Y55         LUT3 (Prop_lut3_I1_O)        0.045    25.340 r  iCPU/inst0/pc[0]_i_1/O
                         net (fo=1, routed)           0.000    25.340    iCPU/inst0_n_1
    SLICE_X54Y55         FDCE                                         r  iCPU/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.845    -1.301    iCPU/clk0
    SLICE_X54Y55         FDCE                                         r  iCPU/pc_reg[0]/C
                         clock pessimism              0.755    -0.546    
                         clock uncertainty            0.225    -0.321    
    SLICE_X54Y55         FDCE (Hold_fdce_C_D)         0.120    -0.201    iCPU/pc_reg[0]
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          25.340    
  -------------------------------------------------------------------
                         slack                                 25.541    

Slack (MET) :             25.552ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.197ns  (logic 0.739ns (61.761%)  route 0.458ns (38.239%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.302ns
    Source Clock Delay      (SCD):    -0.833ns = ( 24.167 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.617    24.167    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585    24.752 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=6, routed)           0.292    25.044    iCPU/inst0/douta[1]
    SLICE_X54Y56         LUT6 (Prop_lut6_I1_O)        0.045    25.089 r  iCPU/inst0/pc[0]_i_2/O
                         net (fo=33, routed)          0.166    25.255    iCPU/inst0/pc[0]_i_2_n_1
    SLICE_X54Y57         LUT3 (Prop_lut3_I1_O)        0.045    25.300 r  iCPU/inst0/pc[1]_i_2/O
                         net (fo=1, routed)           0.000    25.300    iCPU/inst0/pc[1]_i_2_n_1
    SLICE_X54Y57         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    25.364 r  iCPU/inst0/pc_reg[1]_i_1/O[3]
                         net (fo=1, routed)           0.000    25.364    iCPU/inst0_n_2
    SLICE_X54Y57         FDCE                                         r  iCPU/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.844    -1.302    iCPU/clk0
    SLICE_X54Y57         FDCE                                         r  iCPU/pc_reg[4]/C
                         clock pessimism              0.755    -0.547    
                         clock uncertainty            0.225    -0.322    
    SLICE_X54Y57         FDCE (Hold_fdce_C_D)         0.134    -0.188    iCPU/pc_reg[4]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          25.364    
  -------------------------------------------------------------------
                         slack                                 25.552    

Slack (MET) :             25.555ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.200ns  (logic 0.740ns (61.690%)  route 0.460ns (38.310%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.302ns
    Source Clock Delay      (SCD):    -0.833ns = ( 24.167 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.617    24.167    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      0.585    24.752 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[1]
                         net (fo=6, routed)           0.292    25.044    iCPU/inst0/douta[1]
    SLICE_X54Y56         LUT6 (Prop_lut6_I1_O)        0.045    25.089 r  iCPU/inst0/pc[0]_i_2/O
                         net (fo=33, routed)          0.168    25.257    iCPU/inst0/pc[0]_i_2_n_1
    SLICE_X54Y57         LUT3 (Prop_lut3_I1_O)        0.045    25.302 r  iCPU/inst0/pc[1]_i_3/O
                         net (fo=1, routed)           0.000    25.302    iCPU/inst0/pc[1]_i_3_n_1
    SLICE_X54Y57         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065    25.367 r  iCPU/inst0/pc_reg[1]_i_1/O[2]
                         net (fo=1, routed)           0.000    25.367    iCPU/inst0_n_3
    SLICE_X54Y57         FDCE                                         r  iCPU/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.844    -1.302    iCPU/clk0
    SLICE_X54Y57         FDCE                                         r  iCPU/pc_reg[3]/C
                         clock pessimism              0.755    -0.547    
                         clock uncertainty            0.225    -0.322    
    SLICE_X54Y57         FDCE (Hold_fdce_C_D)         0.134    -0.188    iCPU/pc_reg[3]
  -------------------------------------------------------------------
                         required time                          0.188    
                         arrival time                          25.367    
  -------------------------------------------------------------------
                         slack                                 25.555    

Slack (MET) :             25.578ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.145ns  (logic 0.630ns (55.016%)  route 0.515ns (44.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.307ns
    Source Clock Delay      (SCD):    -0.836ns = ( 24.164 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.614    24.164    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      0.585    24.749 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[10]
                         net (fo=4, routed)           0.301    25.050    iCPU/regfile_inst/douta[26]
    SLICE_X56Y64         LUT6 (Prop_lut6_I2_O)        0.045    25.095 r  iCPU/regfile_inst/x1[26]_i_1/O
                         net (fo=31, routed)          0.214    25.309    iCPU/regfile_inst/x1[26]_i_1_n_1
    SLICE_X54Y65         FDRE                                         r  iCPU/regfile_inst/x1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.839    -1.307    iCPU/regfile_inst/clk0
    SLICE_X54Y65         FDRE                                         r  iCPU/regfile_inst/x1_reg[26]/C
                         clock pessimism              0.755    -0.552    
                         clock uncertainty            0.225    -0.327    
    SLICE_X54Y65         FDRE (Hold_fdre_C_D)         0.059    -0.268    iCPU/regfile_inst/x1_reg[26]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          25.309    
  -------------------------------------------------------------------
                         slack                                 25.578    

Slack (MET) :             25.591ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x1_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.193ns  (logic 0.630ns (52.795%)  route 0.563ns (47.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.286ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -0.833ns = ( 24.167 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.617    24.167    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[13])
                                                      0.585    24.752 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[13]
                         net (fo=24, routed)          0.563    25.316    iCPU/regfile_inst/douta[13]
    SLICE_X56Y60         LUT6 (Prop_lut6_I2_O)        0.045    25.361 r  iCPU/regfile_inst/x1[13]_i_1/O
                         net (fo=31, routed)          0.000    25.361    iCPU/regfile_inst/x1[13]_i_1_n_1
    SLICE_X56Y60         FDRE                                         r  iCPU/regfile_inst/x1_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.845    -1.301    iCPU/regfile_inst/clk0
    SLICE_X56Y60         FDRE                                         r  iCPU/regfile_inst/x1_reg[13]/C
                         clock pessimism              0.755    -0.546    
                         clock uncertainty            0.225    -0.321    
    SLICE_X56Y60         FDRE (Hold_fdre_C_D)         0.091    -0.230    iCPU/regfile_inst/x1_reg[13]
  -------------------------------------------------------------------
                         required time                          0.230    
                         arrival time                          25.361    
  -------------------------------------------------------------------
                         slack                                 25.591    

Slack (MET) :             25.595ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x7_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.160ns  (logic 0.630ns (54.320%)  route 0.530ns (45.680%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.287ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.303ns
    Source Clock Delay      (SCD):    -0.836ns = ( 24.164 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.614    24.164    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.585    24.749 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=142, routed)         0.397    25.146    iCPU/regfile_inst/douta[22]
    SLICE_X56Y61         LUT6 (Prop_lut6_I2_O)        0.045    25.191 r  iCPU/regfile_inst/x1[22]_i_1/O
                         net (fo=31, routed)          0.133    25.324    iCPU/regfile_inst/x1[22]_i_1_n_1
    SLICE_X58Y62         FDRE                                         r  iCPU/regfile_inst/x7_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.843    -1.303    iCPU/regfile_inst/clk0
    SLICE_X58Y62         FDRE                                         r  iCPU/regfile_inst/x7_reg[22]/C
                         clock pessimism              0.755    -0.548    
                         clock uncertainty            0.225    -0.323    
    SLICE_X58Y62         FDRE (Hold_fdre_C_D)         0.052    -0.271    iCPU/regfile_inst/x7_reg[22]
  -------------------------------------------------------------------
                         required time                          0.271    
                         arrival time                          25.324    
  -------------------------------------------------------------------
                         slack                                 25.595    

Slack (MET) :             25.601ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/regfile_inst/x12_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk0_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -25.000ns  (clk0_clk_wiz_0 rise@0.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        1.169ns  (logic 0.630ns (53.902%)  route 0.539ns (46.098%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.301ns
    Source Clock Delay      (SCD):    -0.836ns = ( 24.164 - 25.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440    25.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613    22.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696    23.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    23.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.614    24.164    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.585    24.749 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=142, routed)         0.397    25.146    iCPU/regfile_inst/douta[22]
    SLICE_X56Y61         LUT6 (Prop_lut6_I2_O)        0.045    25.191 r  iCPU/regfile_inst/x1[22]_i_1/O
                         net (fo=31, routed)          0.142    25.333    iCPU/regfile_inst/x1[22]_i_1_n_1
    SLICE_X58Y60         FDRE                                         r  iCPU/regfile_inst/x12_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.845    -1.301    iCPU/regfile_inst/clk0
    SLICE_X58Y60         FDRE                                         r  iCPU/regfile_inst/x12_reg[22]/C
                         clock pessimism              0.755    -0.546    
                         clock uncertainty            0.225    -0.321    
    SLICE_X58Y60         FDRE (Hold_fdre_C_D)         0.053    -0.268    iCPU/regfile_inst/x12_reg[22]
  -------------------------------------------------------------------
                         required time                          0.268    
                         arrival time                          25.333    
  -------------------------------------------------------------------
                         slack                                 25.601    





---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.700ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       49.885ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.700ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.297ns  (logic 3.435ns (24.027%)  route 10.862ns (75.973%))
  Logic Levels:           12  (LDPE=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.971ns = ( 47.029 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/regfile_inst/clk0
    SLICE_X58Y60         FDRE                                         r  iCPU/regfile_inst/x12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.478    -1.979 f  iCPU/regfile_inst/x12_reg[3]/Q
                         net (fo=2, routed)           1.309    -0.670    iCPU/regfile_inst/x12_reg_n_1_[3]
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.296    -0.374 f  iCPU/regfile_inst/iMEM_i_669/O
                         net (fo=1, routed)           0.000    -0.374    iCPU/regfile_inst/iMEM_i_669_n_1
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.160 f  iCPU/regfile_inst/iMEM_i_379/O
                         net (fo=1, routed)           0.652     0.492    iCPU/regfile_inst/iMEM_i_379_n_1
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.297     0.789 f  iCPU/regfile_inst/iMEM_i_142/O
                         net (fo=17, routed)          1.280     2.069    iCPU/regfile_inst/dinb[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.193 r  iCPU/regfile_inst/iMEM_i_85/O
                         net (fo=84, routed)          1.433     3.626    iCPU/regfile_inst/iMEM_i_85_n_1
    SLICE_X37Y59         LUT5 (Prop_lut5_I3_O)        0.152     3.778 r  iCPU/regfile_inst/x1[23]_i_20/O
                         net (fo=3, routed)           0.379     4.158    iCPU/regfile_inst/x1[23]_i_20_n_1
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.326     4.484 r  iCPU/regfile_inst/x1[20]_i_13/O
                         net (fo=4, routed)           0.895     5.379    iCPU/regfile_inst/x1[20]_i_13_n_1
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.150     5.529 r  iCPU/regfile_inst/x1[18]_i_8/O
                         net (fo=2, routed)           0.423     5.951    iCPU/regfile_inst/x1[18]_i_8_n_1
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.328     6.279 f  iCPU/regfile_inst/x1[17]_i_6/O
                         net (fo=1, routed)           0.426     6.705    iCPU/regfile_inst/x1[17]_i_6_n_1
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     6.829 f  iCPU/regfile_inst/x1[17]_i_2/O
                         net (fo=4, routed)           1.561     8.389    iCPU/regfile_inst/x1[17]_i_2_n_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.513 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           1.005     9.518    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.642 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.698    10.340    iDec/x31_reg[5]_0
    SLICE_X48Y62         LDPE (SetClr_ldpe_PRE_Q)     0.698    11.038 r  iDec/cs_mem_reg/Q
                         net (fo=2, routed)           0.801    11.840    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.029    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.207    
                         clock uncertainty           -0.225    46.982    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    46.539    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.539    
                         arrival time                         -11.840    
  -------------------------------------------------------------------
                         slack                                 34.700    

Slack (MET) :             34.894ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        14.100ns  (logic 3.435ns (24.363%)  route 10.665ns (75.637%))
  Logic Levels:           12  (LDPE=1 LUT3=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 47.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/regfile_inst/clk0
    SLICE_X58Y60         FDRE                                         r  iCPU/regfile_inst/x12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.478    -1.979 f  iCPU/regfile_inst/x12_reg[3]/Q
                         net (fo=2, routed)           1.309    -0.670    iCPU/regfile_inst/x12_reg_n_1_[3]
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.296    -0.374 f  iCPU/regfile_inst/iMEM_i_669/O
                         net (fo=1, routed)           0.000    -0.374    iCPU/regfile_inst/iMEM_i_669_n_1
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.160 f  iCPU/regfile_inst/iMEM_i_379/O
                         net (fo=1, routed)           0.652     0.492    iCPU/regfile_inst/iMEM_i_379_n_1
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.297     0.789 f  iCPU/regfile_inst/iMEM_i_142/O
                         net (fo=17, routed)          1.280     2.069    iCPU/regfile_inst/dinb[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.193 r  iCPU/regfile_inst/iMEM_i_85/O
                         net (fo=84, routed)          1.433     3.626    iCPU/regfile_inst/iMEM_i_85_n_1
    SLICE_X37Y59         LUT5 (Prop_lut5_I3_O)        0.152     3.778 r  iCPU/regfile_inst/x1[23]_i_20/O
                         net (fo=3, routed)           0.379     4.158    iCPU/regfile_inst/x1[23]_i_20_n_1
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.326     4.484 r  iCPU/regfile_inst/x1[20]_i_13/O
                         net (fo=4, routed)           0.895     5.379    iCPU/regfile_inst/x1[20]_i_13_n_1
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.150     5.529 r  iCPU/regfile_inst/x1[18]_i_8/O
                         net (fo=2, routed)           0.423     5.951    iCPU/regfile_inst/x1[18]_i_8_n_1
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.328     6.279 f  iCPU/regfile_inst/x1[17]_i_6/O
                         net (fo=1, routed)           0.426     6.705    iCPU/regfile_inst/x1[17]_i_6_n_1
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     6.829 f  iCPU/regfile_inst/x1[17]_i_2/O
                         net (fo=4, routed)           1.561     8.389    iCPU/regfile_inst/x1[17]_i_2_n_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.513 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           1.005     9.518    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.642 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.698    10.340    iDec/x31_reg[5]_0
    SLICE_X48Y62         LDPE (SetClr_ldpe_PRE_Q)     0.698    11.038 r  iDec/cs_mem_reg/Q
                         net (fo=2, routed)           0.604    11.643    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.575    47.026    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.204    
                         clock uncertainty           -0.225    46.979    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    46.536    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.536    
                         arrival time                         -11.643    
  -------------------------------------------------------------------
                         slack                                 34.894    

Slack (MET) :             37.625ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.246ns  (logic 2.691ns (23.929%)  route 8.555ns (76.071%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 47.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/regfile_inst/clk0
    SLICE_X58Y60         FDRE                                         r  iCPU/regfile_inst/x12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.478    -1.979 f  iCPU/regfile_inst/x12_reg[3]/Q
                         net (fo=2, routed)           1.309    -0.670    iCPU/regfile_inst/x12_reg_n_1_[3]
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.296    -0.374 f  iCPU/regfile_inst/iMEM_i_669/O
                         net (fo=1, routed)           0.000    -0.374    iCPU/regfile_inst/iMEM_i_669_n_1
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.160 f  iCPU/regfile_inst/iMEM_i_379/O
                         net (fo=1, routed)           0.652     0.492    iCPU/regfile_inst/iMEM_i_379_n_1
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.297     0.789 f  iCPU/regfile_inst/iMEM_i_142/O
                         net (fo=17, routed)          1.280     2.069    iCPU/regfile_inst/dinb[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.193 r  iCPU/regfile_inst/iMEM_i_85/O
                         net (fo=84, routed)          1.007     3.200    iCPU/regfile_inst/iMEM_i_85_n_1
    SLICE_X42Y56         LUT4 (Prop_lut4_I3_O)        0.150     3.350 r  iCPU/regfile_inst/iMEM_i_416/O
                         net (fo=3, routed)           0.603     3.953    iCPU/regfile_inst/iMEM_i_416_n_1
    SLICE_X41Y57         LUT5 (Prop_lut5_I3_O)        0.322     4.275 f  iCPU/regfile_inst/x1[15]_i_8/O
                         net (fo=4, routed)           0.889     5.163    iCPU/regfile_inst/x1[15]_i_8_n_1
    SLICE_X39Y59         LUT3 (Prop_lut3_I0_O)        0.354     5.517 f  iCPU/regfile_inst/iMEM_i_164/O
                         net (fo=2, routed)           0.536     6.054    iCPU/regfile_inst/iMEM_i_164_n_1
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.332     6.386 r  iCPU/regfile_inst/iMEM_i_51/O
                         net (fo=1, routed)           0.937     7.323    iCPU/regfile_inst/iMEM_i_51_n_1
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124     7.447 r  iCPU/regfile_inst/iMEM_i_4/O
                         net (fo=4, routed)           1.342     8.789    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[10]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.575    47.026    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.204    
                         clock uncertainty           -0.225    46.979    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    46.413    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.413    
                         arrival time                          -8.789    
  -------------------------------------------------------------------
                         slack                                 37.625    

Slack (MET) :             37.953ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x31_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.918ns  (logic 2.127ns (19.482%)  route 8.791ns (80.518%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 47.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/regfile_inst/clk0
    SLICE_X66Y63         FDRE                                         r  iCPU/regfile_inst/x31_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.518    -1.939 r  iCPU/regfile_inst/x31_reg[3]/Q
                         net (fo=2, routed)           1.011    -0.928    iCPU/regfile_inst/x31_reg_n_1_[3]
    SLICE_X66Y63         LUT6 (Prop_lut6_I0_O)        0.124    -0.804 r  iCPU/regfile_inst/iMEM_i_479/O
                         net (fo=1, routed)           0.937     0.133    iCPU/regfile_inst/iMEM_i_479_n_1
    SLICE_X66Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.257 f  iCPU/regfile_inst/iMEM_i_223/O
                         net (fo=1, routed)           0.770     1.027    iCPU/regfile_inst/iMEM_i_223_n_1
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.151 r  iCPU/regfile_inst/iMEM_i_86/O
                         net (fo=11, routed)          1.508     2.659    iCPU/regfile_inst/iMEM_i_86_n_1
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.124     2.783 r  iCPU/regfile_inst/iMEM_i_427/O
                         net (fo=4, routed)           1.249     4.032    iCPU/regfile_inst/iMEM_i_427_n_1
    SLICE_X37Y60         LUT5 (Prop_lut5_I2_O)        0.152     4.184 f  iCPU/regfile_inst/iMEM_i_758/O
                         net (fo=2, routed)           1.001     5.185    iCPU/regfile_inst/iMEM_i_758_n_1
    SLICE_X37Y58         LUT6 (Prop_lut6_I0_O)        0.326     5.511 f  iCPU/regfile_inst/iMEM_i_488/O
                         net (fo=2, routed)           0.595     6.106    iCPU/regfile_inst/iMEM_i_488_n_1
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124     6.230 f  iCPU/regfile_inst/iMEM_i_227/O
                         net (fo=1, routed)           0.000     6.230    iCPU/regfile_inst/iMEM_i_227_n_1
    SLICE_X40Y56         MUXF7 (Prop_muxf7_I0_O)      0.212     6.442 f  iCPU/regfile_inst/iMEM_i_88/O
                         net (fo=1, routed)           0.441     6.883    iCPU/regfile_inst/iMEM_i_88_n_1
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.299     7.182 r  iCPU/regfile_inst/iMEM_i_13/O
                         net (fo=10, routed)          1.279     8.461    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[1]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.575    47.026    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.204    
                         clock uncertainty           -0.225    46.979    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    46.413    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.413    
                         arrival time                          -8.461    
  -------------------------------------------------------------------
                         slack                                 37.953    

Slack (MET) :             37.966ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.908ns  (logic 2.691ns (24.671%)  route 8.217ns (75.329%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.971ns = ( 47.029 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/regfile_inst/clk0
    SLICE_X58Y60         FDRE                                         r  iCPU/regfile_inst/x12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.478    -1.979 f  iCPU/regfile_inst/x12_reg[3]/Q
                         net (fo=2, routed)           1.309    -0.670    iCPU/regfile_inst/x12_reg_n_1_[3]
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.296    -0.374 f  iCPU/regfile_inst/iMEM_i_669/O
                         net (fo=1, routed)           0.000    -0.374    iCPU/regfile_inst/iMEM_i_669_n_1
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.160 f  iCPU/regfile_inst/iMEM_i_379/O
                         net (fo=1, routed)           0.652     0.492    iCPU/regfile_inst/iMEM_i_379_n_1
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.297     0.789 f  iCPU/regfile_inst/iMEM_i_142/O
                         net (fo=17, routed)          1.280     2.069    iCPU/regfile_inst/dinb[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.193 r  iCPU/regfile_inst/iMEM_i_85/O
                         net (fo=84, routed)          1.007     3.200    iCPU/regfile_inst/iMEM_i_85_n_1
    SLICE_X42Y56         LUT4 (Prop_lut4_I3_O)        0.150     3.350 r  iCPU/regfile_inst/iMEM_i_416/O
                         net (fo=3, routed)           0.603     3.953    iCPU/regfile_inst/iMEM_i_416_n_1
    SLICE_X41Y57         LUT5 (Prop_lut5_I3_O)        0.322     4.275 f  iCPU/regfile_inst/x1[15]_i_8/O
                         net (fo=4, routed)           0.889     5.163    iCPU/regfile_inst/x1[15]_i_8_n_1
    SLICE_X39Y59         LUT3 (Prop_lut3_I0_O)        0.354     5.517 f  iCPU/regfile_inst/iMEM_i_164/O
                         net (fo=2, routed)           0.536     6.054    iCPU/regfile_inst/iMEM_i_164_n_1
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.332     6.386 r  iCPU/regfile_inst/iMEM_i_51/O
                         net (fo=1, routed)           0.937     7.323    iCPU/regfile_inst/iMEM_i_51_n_1
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124     7.447 r  iCPU/regfile_inst/iMEM_i_4/O
                         net (fo=4, routed)           1.004     8.451    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[10]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.029    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.207    
                         clock uncertainty           -0.225    46.982    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    46.416    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.416    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                 37.966    

Slack (MET) :             37.992ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x4_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.887ns  (logic 1.864ns (17.122%)  route 9.023ns (82.878%))
  Logic Levels:           9  (LUT3=2 LUT6=7)
  Clock Path Skew:        -0.331ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.971ns = ( 47.029 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.462ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.705    -2.462    iCPU/regfile_inst/clk0
    SLICE_X58Y65         FDRE                                         r  iCPU/regfile_inst/x4_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.944 r  iCPU/regfile_inst/x4_reg[27]/Q
                         net (fo=2, routed)           0.962    -0.982    iCPU/regfile_inst/x4_reg_n_1_[27]
    SLICE_X59Y68         LUT6 (Prop_lut6_I5_O)        0.124    -0.858 r  iCPU/regfile_inst/x1[27]_i_24/O
                         net (fo=1, routed)           0.853    -0.005    iCPU/regfile_inst/x1[27]_i_24_n_1
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124     0.119 f  iCPU/regfile_inst/x1[27]_i_15/O
                         net (fo=1, routed)           0.617     0.736    iCPU/regfile_inst/x1[27]_i_15_n_1
    SLICE_X60Y65         LUT6 (Prop_lut6_I2_O)        0.124     0.860 r  iCPU/regfile_inst/x1[27]_i_7/O
                         net (fo=8, routed)           1.694     2.555    iCPU/regfile_inst/x1[27]_i_7_n_1
    SLICE_X37Y61         LUT3 (Prop_lut3_I2_O)        0.124     2.679 f  iCPU/regfile_inst/iMEM_i_720/O
                         net (fo=3, routed)           0.830     3.509    iCPU/regfile_inst/iMEM_i_720_n_1
    SLICE_X37Y59         LUT6 (Prop_lut6_I0_O)        0.124     3.633 f  iCPU/regfile_inst/iMEM_i_448/O
                         net (fo=3, routed)           0.988     4.621    iCPU/regfile_inst/iMEM_i_448_n_1
    SLICE_X40Y58         LUT3 (Prop_lut3_I0_O)        0.152     4.773 f  iCPU/regfile_inst/iMEM_i_428/O
                         net (fo=1, routed)           0.574     5.347    iCPU/regfile_inst/iMEM_i_428_n_1
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.326     5.673 r  iCPU/regfile_inst/iMEM_i_179/O
                         net (fo=1, routed)           0.470     6.143    iCPU/regfile_inst/iMEM_i_179_n_1
    SLICE_X48Y58         LUT6 (Prop_lut6_I3_O)        0.124     6.267 f  iCPU/regfile_inst/iMEM_i_59/O
                         net (fo=1, routed)           0.433     6.700    iCPU/regfile_inst/iMEM_i_59_n_1
    SLICE_X48Y58         LUT6 (Prop_lut6_I2_O)        0.124     6.824 r  iCPU/regfile_inst/iMEM_i_6/O
                         net (fo=7, routed)           1.600     8.425    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.029    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.207    
                         clock uncertainty           -0.225    46.982    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    46.416    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.416    
                         arrival time                          -8.425    
  -------------------------------------------------------------------
                         slack                                 37.992    

Slack (MET) :             38.031ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x25_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.836ns  (logic 2.221ns (20.497%)  route 8.615ns (79.503%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.343ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 47.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.453ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.714    -2.453    iCPU/regfile_inst/clk0
    SLICE_X62Y56         FDRE                                         r  iCPU/regfile_inst/x25_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.478    -1.975 f  iCPU/regfile_inst/x25_reg[4]/Q
                         net (fo=2, routed)           1.146    -0.829    iCPU/regfile_inst/x25_reg_n_1_[4]
    SLICE_X60Y55         LUT6 (Prop_lut6_I3_O)        0.295    -0.534 f  iCPU/regfile_inst/iMEM_i_368/O
                         net (fo=2, routed)           0.578     0.044    iCPU/regfile_inst/iMEM_i_368_n_1
    SLICE_X59Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.168 r  iCPU/regfile_inst/iMEM_i_473/O
                         net (fo=1, routed)           0.897     1.066    iCPU/regfile_inst/iMEM_i_473_n_1
    SLICE_X52Y56         LUT6 (Prop_lut6_I3_O)        0.124     1.190 r  iCPU/regfile_inst/iMEM_i_217/O
                         net (fo=80, routed)          1.273     2.462    iCPU/regfile_inst/iMEM_i_217_n_1
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.150     2.612 f  iCPU/regfile_inst/x1[29]_i_16/O
                         net (fo=6, routed)           0.920     3.532    iCPU/regfile_inst/x1[29]_i_16_n_1
    SLICE_X43Y57         LUT6 (Prop_lut6_I1_O)        0.326     3.858 f  iCPU/regfile_inst/iMEM_i_700/O
                         net (fo=4, routed)           0.754     4.612    iCPU/regfile_inst/iMEM_i_700_n_1
    SLICE_X42Y57         LUT3 (Prop_lut3_I2_O)        0.148     4.760 f  iCPU/regfile_inst/iMEM_i_429/O
                         net (fo=2, routed)           0.603     5.363    iCPU/regfile_inst/iMEM_i_429_n_1
    SLICE_X42Y58         LUT6 (Prop_lut6_I2_O)        0.328     5.691 r  iCPU/regfile_inst/iMEM_i_191/O
                         net (fo=1, routed)           0.466     6.157    iCPU/regfile_inst/iMEM_i_191_n_1
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.124     6.281 r  iCPU/regfile_inst/iMEM_i_65/O
                         net (fo=1, routed)           0.285     6.566    iCPU/regfile_inst/iMEM_i_65_n_1
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.690 r  iCPU/regfile_inst/iMEM_i_7/O
                         net (fo=7, routed)           1.693     8.383    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.575    47.026    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.204    
                         clock uncertainty           -0.225    46.979    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    46.413    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.413    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                 38.031    

Slack (MET) :             38.108ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x31_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.766ns  (logic 1.864ns (17.314%)  route 8.902ns (82.686%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.971ns = ( 47.029 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/regfile_inst/clk0
    SLICE_X66Y63         FDRE                                         r  iCPU/regfile_inst/x31_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y63         FDRE (Prop_fdre_C_Q)         0.518    -1.939 r  iCPU/regfile_inst/x31_reg[3]/Q
                         net (fo=2, routed)           1.011    -0.928    iCPU/regfile_inst/x31_reg_n_1_[3]
    SLICE_X66Y63         LUT6 (Prop_lut6_I0_O)        0.124    -0.804 r  iCPU/regfile_inst/iMEM_i_479/O
                         net (fo=1, routed)           0.937     0.133    iCPU/regfile_inst/iMEM_i_479_n_1
    SLICE_X66Y60         LUT6 (Prop_lut6_I0_O)        0.124     0.257 f  iCPU/regfile_inst/iMEM_i_223/O
                         net (fo=1, routed)           0.770     1.027    iCPU/regfile_inst/iMEM_i_223_n_1
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.124     1.151 r  iCPU/regfile_inst/iMEM_i_86/O
                         net (fo=11, routed)          1.508     2.659    iCPU/regfile_inst/iMEM_i_86_n_1
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.124     2.783 r  iCPU/regfile_inst/iMEM_i_427/O
                         net (fo=4, routed)           1.249     4.032    iCPU/regfile_inst/iMEM_i_427_n_1
    SLICE_X37Y60         LUT5 (Prop_lut5_I2_O)        0.152     4.184 f  iCPU/regfile_inst/iMEM_i_758/O
                         net (fo=2, routed)           1.001     5.185    iCPU/regfile_inst/iMEM_i_758_n_1
    SLICE_X37Y58         LUT6 (Prop_lut6_I0_O)        0.326     5.511 f  iCPU/regfile_inst/iMEM_i_488/O
                         net (fo=2, routed)           0.452     5.963    iCPU/regfile_inst/iMEM_i_488_n_1
    SLICE_X40Y58         LUT6 (Prop_lut6_I2_O)        0.124     6.087 f  iCPU/regfile_inst/iMEM_i_234/O
                         net (fo=1, routed)           0.283     6.370    iCPU/regfile_inst/iMEM_i_234_n_1
    SLICE_X43Y58         LUT6 (Prop_lut6_I5_O)        0.124     6.494 f  iCPU/regfile_inst/iMEM_i_91/O
                         net (fo=1, routed)           0.433     6.927    iCPU/regfile_inst/iMEM_i_91_n_1
    SLICE_X43Y58         LUT6 (Prop_lut6_I3_O)        0.124     7.051 r  iCPU/regfile_inst/iMEM_i_14/O
                         net (fo=8, routed)           1.258     8.309    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[0]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.029    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.207    
                         clock uncertainty           -0.225    46.982    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                     -0.566    46.416    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.416    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                 38.108    

Slack (MET) :             38.124ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x9_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.825ns  (logic 1.700ns (15.704%)  route 9.125ns (84.296%))
  Logic Levels:           8  (LUT3=2 LUT6=6)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 47.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.536ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.631    -2.536    iCPU/regfile_inst/clk0
    SLICE_X52Y66         FDRE                                         r  iCPU/regfile_inst/x9_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456    -2.080 r  iCPU/regfile_inst/x9_reg[23]/Q
                         net (fo=2, routed)           1.209    -0.871    iCPU/regfile_inst/x9_reg_n_1_[23]
    SLICE_X56Y68         LUT6 (Prop_lut6_I3_O)        0.124    -0.747 r  iCPU/regfile_inst/x1[23]_i_27/O
                         net (fo=1, routed)           0.643    -0.104    iCPU/regfile_inst/x1[23]_i_27_n_1
    SLICE_X56Y67         LUT6 (Prop_lut6_I1_O)        0.124     0.020 f  iCPU/regfile_inst/x1[23]_i_17/O
                         net (fo=1, routed)           0.693     0.713    iCPU/regfile_inst/x1[23]_i_17_n_1
    SLICE_X57Y65         LUT6 (Prop_lut6_I2_O)        0.124     0.837 f  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=12, routed)          1.818     2.655    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.124     2.779 f  iCPU/regfile_inst/iMEM_i_740/O
                         net (fo=1, routed)           0.847     3.626    iCPU/regfile_inst/iMEM_i_740_n_1
    SLICE_X37Y59         LUT6 (Prop_lut6_I0_O)        0.124     3.750 f  iCPU/regfile_inst/iMEM_i_463/O
                         net (fo=2, routed)           0.830     4.581    iCPU/regfile_inst/iMEM_i_463_n_1
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.152     4.733 f  iCPU/regfile_inst/iMEM_i_208/O
                         net (fo=2, routed)           0.866     5.599    iCPU/regfile_inst/iMEM_i_208_n_1
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.348     5.947 f  iCPU/regfile_inst/iMEM_i_75/O
                         net (fo=1, routed)           0.720     6.667    iCPU/regfile_inst/iMEM_i_75_n_1
    SLICE_X47Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.791 r  iCPU/regfile_inst/iMEM_i_10/O
                         net (fo=6, routed)           1.498     8.289    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[4]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.575    47.026    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.204    
                         clock uncertainty           -0.225    46.979    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    46.413    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.413    
                         arrival time                          -8.289    
  -------------------------------------------------------------------
                         slack                                 38.124    

Slack (MET) :             38.143ns  (required time - arrival time)
  Source:                 iCPU/regfile_inst/x9_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.807ns  (logic 1.824ns (16.878%)  route 8.983ns (83.122%))
  Logic Levels:           9  (LUT3=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 47.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.536ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.631    -2.536    iCPU/regfile_inst/clk0
    SLICE_X52Y66         FDRE                                         r  iCPU/regfile_inst/x9_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y66         FDRE (Prop_fdre_C_Q)         0.456    -2.080 r  iCPU/regfile_inst/x9_reg[23]/Q
                         net (fo=2, routed)           1.209    -0.871    iCPU/regfile_inst/x9_reg_n_1_[23]
    SLICE_X56Y68         LUT6 (Prop_lut6_I3_O)        0.124    -0.747 r  iCPU/regfile_inst/x1[23]_i_27/O
                         net (fo=1, routed)           0.643    -0.104    iCPU/regfile_inst/x1[23]_i_27_n_1
    SLICE_X56Y67         LUT6 (Prop_lut6_I1_O)        0.124     0.020 f  iCPU/regfile_inst/x1[23]_i_17/O
                         net (fo=1, routed)           0.693     0.713    iCPU/regfile_inst/x1[23]_i_17_n_1
    SLICE_X57Y65         LUT6 (Prop_lut6_I2_O)        0.124     0.837 f  iCPU/regfile_inst/x1[23]_i_6/O
                         net (fo=12, routed)          1.818     2.655    iCPU/regfile_inst/x1[23]_i_6_n_1
    SLICE_X37Y59         LUT3 (Prop_lut3_I2_O)        0.124     2.779 f  iCPU/regfile_inst/iMEM_i_740/O
                         net (fo=1, routed)           0.847     3.626    iCPU/regfile_inst/iMEM_i_740_n_1
    SLICE_X37Y59         LUT6 (Prop_lut6_I0_O)        0.124     3.750 f  iCPU/regfile_inst/iMEM_i_463/O
                         net (fo=2, routed)           0.830     4.581    iCPU/regfile_inst/iMEM_i_463_n_1
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.152     4.733 f  iCPU/regfile_inst/iMEM_i_208/O
                         net (fo=2, routed)           0.704     5.437    iCPU/regfile_inst/iMEM_i_208_n_1
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.348     5.785 f  iCPU/regfile_inst/iMEM_i_205/O
                         net (fo=2, routed)           0.603     6.387    iCPU/regfile_inst/iMEM_i_205_n_1
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.124     6.511 f  iCPU/regfile_inst/iMEM_i_73/O
                         net (fo=1, routed)           0.282     6.793    iCPU/regfile_inst/iMEM_i_73_n_1
    SLICE_X46Y55         LUT6 (Prop_lut6_I3_O)        0.124     6.917 r  iCPU/regfile_inst/iMEM_i_9/O
                         net (fo=5, routed)           1.353     8.271    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[5]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.575    47.026    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.204    
                         clock uncertainty           -0.225    46.979    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    46.413    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.413    
                         arrival time                          -8.271    
  -------------------------------------------------------------------
                         slack                                 38.143    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             49.885ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x17_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.775ns  (logic 0.356ns (45.935%)  route 0.419ns (54.065%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 48.741 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 99.127 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.577    99.127    iCPU/regfile_inst/clk0
    SLICE_X57Y55         FDRE                                         r  iCPU/regfile_inst/x17_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y55         FDRE (Prop_fdre_C_Q)         0.141    99.268 r  iCPU/regfile_inst/x17_reg[5]/Q
                         net (fo=2, routed)           0.070    99.337    iCPU/regfile_inst/x17_reg_n_1_[5]
    SLICE_X56Y55         LUT6 (Prop_lut6_I3_O)        0.045    99.382 r  iCPU/regfile_inst/iMEM_i_362/O
                         net (fo=1, routed)           0.000    99.382    iCPU/regfile_inst/iMEM_i_362_n_1
    SLICE_X56Y55         MUXF7 (Prop_muxf7_I0_O)      0.062    99.444 r  iCPU/regfile_inst/iMEM_i_135/O
                         net (fo=1, routed)           0.102    99.546    iCPU/regfile_inst/iMEM_i_135_n_1
    SLICE_X58Y56         LUT6 (Prop_lut6_I1_O)        0.108    99.654 r  iCPU/regfile_inst/iMEM_i_41/O
                         net (fo=10, routed)          0.247    99.902    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[5]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.741    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.496    
                         clock uncertainty            0.225    49.721    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.296    50.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.017    
                         arrival time                          99.902    
  -------------------------------------------------------------------
                         slack                                 49.885    

Slack (MET) :             49.896ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x15_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.813ns  (logic 0.382ns (46.962%)  route 0.431ns (53.038%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.396ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 48.739 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.902ns = ( 99.098 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.548    99.098    iCPU/regfile_inst/clk0
    SLICE_X50Y65         FDRE                                         r  iCPU/regfile_inst/x15_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.164    99.262 r  iCPU/regfile_inst/x15_reg[31]/Q
                         net (fo=2, routed)           0.063    99.325    iCPU/regfile_inst/x15_reg_n_1_[31]
    SLICE_X51Y65         LUT6 (Prop_lut6_I0_O)        0.045    99.370 r  iCPU/regfile_inst/iMEM_i_501/O
                         net (fo=1, routed)           0.000    99.370    iCPU/regfile_inst/iMEM_i_501_n_1
    SLICE_X51Y65         MUXF7 (Prop_muxf7_I1_O)      0.065    99.435 r  iCPU/regfile_inst/iMEM_i_239/O
                         net (fo=1, routed)           0.098    99.533    iCPU/regfile_inst/iMEM_i_239_n_1
    SLICE_X53Y65         LUT6 (Prop_lut6_I5_O)        0.108    99.641 r  iCPU/regfile_inst/iMEM_i_93/O
                         net (fo=3, routed)           0.270    99.911    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[15]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.885    48.739    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.494    
                         clock uncertainty            0.225    49.719    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.296    50.015    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.015    
                         arrival time                          99.911    
  -------------------------------------------------------------------
                         slack                                 49.896    

Slack (MET) :             49.922ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x29_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.819ns  (logic 0.358ns (43.723%)  route 0.461ns (56.277%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.376ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 48.739 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.882ns = ( 99.118 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.568    99.118    iCPU/regfile_inst/clk0
    SLICE_X59Y70         FDRE                                         r  iCPU/regfile_inst/x29_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y70         FDRE (Prop_fdre_C_Q)         0.141    99.259 r  iCPU/regfile_inst/x29_reg[27]/Q
                         net (fo=2, routed)           0.098    99.357    iCPU/regfile_inst/x29_reg_n_1_[27]
    SLICE_X58Y70         LUT6 (Prop_lut6_I3_O)        0.045    99.402 r  iCPU/regfile_inst/iMEM_i_527/O
                         net (fo=1, routed)           0.000    99.402    iCPU/regfile_inst/iMEM_i_527_n_1
    SLICE_X58Y70         MUXF7 (Prop_muxf7_I1_O)      0.064    99.466 r  iCPU/regfile_inst/iMEM_i_252/O
                         net (fo=1, routed)           0.109    99.575    iCPU/regfile_inst/iMEM_i_252_n_1
    SLICE_X59Y69         LUT6 (Prop_lut6_I0_O)        0.108    99.683 r  iCPU/regfile_inst/iMEM_i_97/O
                         net (fo=3, routed)           0.254    99.937    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[11]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.885    48.739    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.494    
                         clock uncertainty            0.225    49.719    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296    50.015    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.015    
                         arrival time                          99.937    
  -------------------------------------------------------------------
                         slack                                 49.922    

Slack (MET) :             49.938ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x29_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.826ns  (logic 0.359ns (43.439%)  route 0.467ns (56.561%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 48.739 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 99.127 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.577    99.127    iCPU/regfile_inst/clk0
    SLICE_X67Y61         FDRE                                         r  iCPU/regfile_inst/x29_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y61         FDRE (Prop_fdre_C_Q)         0.141    99.268 r  iCPU/regfile_inst/x29_reg[21]/Q
                         net (fo=2, routed)           0.106    99.373    iCPU/regfile_inst/x29_reg_n_1_[21]
    SLICE_X65Y62         LUT6 (Prop_lut6_I3_O)        0.045    99.418 r  iCPU/regfile_inst/iMEM_i_575/O
                         net (fo=1, routed)           0.000    99.418    iCPU/regfile_inst/iMEM_i_575_n_1
    SLICE_X65Y62         MUXF7 (Prop_muxf7_I1_O)      0.065    99.483 r  iCPU/regfile_inst/iMEM_i_276/O
                         net (fo=1, routed)           0.119    99.602    iCPU/regfile_inst/iMEM_i_276_n_1
    SLICE_X62Y63         LUT6 (Prop_lut6_I0_O)        0.108    99.710 r  iCPU/regfile_inst/iMEM_i_103/O
                         net (fo=3, routed)           0.243    99.953    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[5]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.885    48.739    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.494    
                         clock uncertainty            0.225    49.719    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.296    50.015    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.015    
                         arrival time                          99.953    
  -------------------------------------------------------------------
                         slack                                 49.938    

Slack (MET) :             49.951ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x6_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.846ns  (logic 0.359ns (42.419%)  route 0.487ns (57.581%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.374ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 48.739 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.880ns = ( 99.120 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.570    99.120    iCPU/regfile_inst/clk0
    SLICE_X57Y68         FDRE                                         r  iCPU/regfile_inst/x6_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y68         FDRE (Prop_fdre_C_Q)         0.141    99.261 r  iCPU/regfile_inst/x6_reg[23]/Q
                         net (fo=2, routed)           0.130    99.391    iCPU/regfile_inst/x6_reg_n_1_[23]
    SLICE_X56Y67         LUT6 (Prop_lut6_I1_O)        0.045    99.436 r  iCPU/regfile_inst/iMEM_i_565/O
                         net (fo=1, routed)           0.000    99.436    iCPU/regfile_inst/iMEM_i_565_n_1
    SLICE_X56Y67         MUXF7 (Prop_muxf7_I1_O)      0.065    99.501 r  iCPU/regfile_inst/iMEM_i_271/O
                         net (fo=1, routed)           0.116    99.617    iCPU/regfile_inst/iMEM_i_271_n_1
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.108    99.725 r  iCPU/regfile_inst/iMEM_i_101/O
                         net (fo=3, routed)           0.241    99.966    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[7]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.885    48.739    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.494    
                         clock uncertainty            0.225    49.719    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[7])
                                                      0.296    50.015    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.015    
                         arrival time                          99.966    
  -------------------------------------------------------------------
                         slack                                 49.951    

Slack (MET) :             49.962ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.851ns  (logic 0.356ns (41.852%)  route 0.495ns (58.148%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 48.741 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.871ns = ( 99.129 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.579    99.129    iCPU/regfile_inst/clk0
    SLICE_X61Y56         FDRE                                         r  iCPU/regfile_inst/x1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y56         FDRE (Prop_fdre_C_Q)         0.141    99.270 r  iCPU/regfile_inst/x1_reg[3]/Q
                         net (fo=2, routed)           0.138    99.408    iCPU/regfile_inst/x1_reg_n_1_[3]
    SLICE_X63Y57         LUT5 (Prop_lut5_I3_O)        0.045    99.453 r  iCPU/regfile_inst/iMEM_i_666/O
                         net (fo=1, routed)           0.000    99.453    iCPU/regfile_inst/iMEM_i_666_n_1
    SLICE_X63Y57         MUXF7 (Prop_muxf7_I0_O)      0.062    99.515 r  iCPU/regfile_inst/iMEM_i_378/O
                         net (fo=1, routed)           0.143    99.658    iCPU/regfile_inst/iMEM_i_378_n_1
    SLICE_X63Y59         LUT6 (Prop_lut6_I3_O)        0.108    99.766 r  iCPU/regfile_inst/iMEM_i_142/O
                         net (fo=17, routed)          0.213    99.979    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[3]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.741    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.496    
                         clock uncertainty            0.225    49.721    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296    50.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.017    
                         arrival time                          99.979    
  -------------------------------------------------------------------
                         slack                                 49.962    

Slack (MET) :             49.965ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x16_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.854ns  (logic 0.367ns (42.987%)  route 0.487ns (57.013%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 48.741 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.871ns = ( 99.129 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.579    99.129    iCPU/regfile_inst/clk0
    SLICE_X67Y55         FDRE                                         r  iCPU/regfile_inst/x16_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y55         FDRE (Prop_fdre_C_Q)         0.141    99.270 r  iCPU/regfile_inst/x16_reg[10]/Q
                         net (fo=2, routed)           0.092    99.362    iCPU/regfile_inst/x16_reg_n_1_[10]
    SLICE_X66Y55         LUT6 (Prop_lut6_I5_O)        0.045    99.407 r  iCPU/regfile_inst/iMEM_i_322/O
                         net (fo=1, routed)           0.000    99.407    iCPU/regfile_inst/iMEM_i_322_n_1
    SLICE_X66Y55         MUXF7 (Prop_muxf7_I0_O)      0.073    99.480 r  iCPU/regfile_inst/iMEM_i_115/O
                         net (fo=1, routed)           0.142    99.622    iCPU/regfile_inst/iMEM_i_115_n_1
    SLICE_X64Y55         LUT6 (Prop_lut6_I1_O)        0.108    99.730 r  iCPU/regfile_inst/iMEM_i_36/O
                         net (fo=2, routed)           0.253    99.983    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[10]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.741    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.496    
                         clock uncertainty            0.225    49.721    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[10])
                                                      0.296    50.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.017    
                         arrival time                          99.983    
  -------------------------------------------------------------------
                         slack                                 49.965    

Slack (MET) :             49.970ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x4_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.858ns  (logic 0.359ns (41.830%)  route 0.499ns (58.170%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.367ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 48.741 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.871ns = ( 99.129 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.579    99.129    iCPU/regfile_inst/clk0
    SLICE_X63Y56         FDRE                                         r  iCPU/regfile_inst/x4_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y56         FDRE (Prop_fdre_C_Q)         0.141    99.270 r  iCPU/regfile_inst/x4_reg[11]/Q
                         net (fo=2, routed)           0.135    99.404    iCPU/regfile_inst/x4_reg_n_1_[11]
    SLICE_X61Y57         LUT6 (Prop_lut6_I5_O)        0.045    99.449 r  iCPU/regfile_inst/iMEM_i_659/O
                         net (fo=1, routed)           0.000    99.449    iCPU/regfile_inst/iMEM_i_659_n_1
    SLICE_X61Y57         MUXF7 (Prop_muxf7_I1_O)      0.065    99.514 r  iCPU/regfile_inst/iMEM_i_318/O
                         net (fo=1, routed)           0.110    99.624    iCPU/regfile_inst/iMEM_i_318_n_1
    SLICE_X61Y58         LUT6 (Prop_lut6_I3_O)        0.108    99.732 r  iCPU/regfile_inst/iMEM_i_113/O
                         net (fo=3, routed)           0.255    99.987    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[11]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.741    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.496    
                         clock uncertainty            0.225    49.721    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296    50.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.017    
                         arrival time                          99.987    
  -------------------------------------------------------------------
                         slack                                 49.970    

Slack (MET) :             49.999ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x29_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.889ns  (logic 0.382ns (42.977%)  route 0.507ns (57.023%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        0.369ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 48.741 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.873ns = ( 99.127 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.577    99.127    iCPU/regfile_inst/clk0
    SLICE_X58Y56         FDRE                                         r  iCPU/regfile_inst/x29_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y56         FDRE (Prop_fdre_C_Q)         0.164    99.291 r  iCPU/regfile_inst/x29_reg[4]/Q
                         net (fo=2, routed)           0.127    99.417    iCPU/regfile_inst/x29_reg_n_1_[4]
    SLICE_X60Y55         LUT6 (Prop_lut6_I3_O)        0.045    99.462 r  iCPU/regfile_inst/iMEM_i_369/O
                         net (fo=2, routed)           0.000    99.462    iCPU/regfile_inst/iMEM_i_369_n_1
    SLICE_X60Y55         MUXF7 (Prop_muxf7_I1_O)      0.065    99.527 r  iCPU/regfile_inst/iMEM_i_138/O
                         net (fo=1, routed)           0.116    99.644    iCPU/regfile_inst/iMEM_i_138_n_1
    SLICE_X60Y54         LUT6 (Prop_lut6_I0_O)        0.108    99.752 r  iCPU/regfile_inst/iMEM_i_42/O
                         net (fo=7, routed)           0.264   100.016    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[4]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.741    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.496    
                         clock uncertainty            0.225    49.721    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[4])
                                                      0.296    50.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.017    
                         arrival time                         100.016    
  -------------------------------------------------------------------
                         slack                                 49.999    

Slack (MET) :             49.999ns  (arrival time - required time)
  Source:                 iCPU/regfile_inst/x3_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -50.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.917ns  (logic 0.356ns (38.821%)  route 0.561ns (61.179%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        0.397ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 48.739 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.903ns = ( 99.097 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.547    99.097    iCPU/regfile_inst/clk0
    SLICE_X53Y66         FDRE                                         r  iCPU/regfile_inst/x3_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y66         FDRE (Prop_fdre_C_Q)         0.141    99.238 r  iCPU/regfile_inst/x3_reg[24]/Q
                         net (fo=2, routed)           0.110    99.348    iCPU/regfile_inst/x3_reg_n_1_[24]
    SLICE_X52Y66         LUT5 (Prop_lut5_I0_O)        0.045    99.393 r  iCPU/regfile_inst/iMEM_i_556/O
                         net (fo=1, routed)           0.000    99.393    iCPU/regfile_inst/iMEM_i_556_n_1
    SLICE_X52Y66         MUXF7 (Prop_muxf7_I0_O)      0.062    99.455 r  iCPU/regfile_inst/iMEM_i_267/O
                         net (fo=1, routed)           0.102    99.557    iCPU/regfile_inst/iMEM_i_267_n_1
    SLICE_X50Y66         LUT6 (Prop_lut6_I5_O)        0.108    99.665 r  iCPU/regfile_inst/iMEM_i_100/O
                         net (fo=5, routed)           0.349   100.014    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[8]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.885    48.739    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.494    
                         clock uncertainty            0.225    49.719    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[8])
                                                      0.296    50.015    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.015    
                         arrival time                         100.014    
  -------------------------------------------------------------------
                         slack                                 49.999    





---------------------------------------------------------------------------------------------------
From Clock:  clk90_clk_wiz_0
  To Clock:  clk180_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        7.026ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       75.475ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.026ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        16.932ns  (logic 4.977ns (29.394%)  route 11.955ns (70.606%))
  Logic Levels:           12  (LDPE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.971ns = ( 47.029 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.419ns = ( 22.581 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.748    22.581    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.035 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=260, routed)         2.094    27.129    iCPU/regfile_inst/douta[21]
    SLICE_X62Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.253 r  iCPU/regfile_inst/iMEM_i_375/O
                         net (fo=2, routed)           0.641    27.894    iCPU/regfile_inst/iMEM_i_375_n_1
    SLICE_X61Y52         LUT6 (Prop_lut6_I3_O)        0.124    28.018 f  iCPU/regfile_inst/iMEM_i_474/O
                         net (fo=1, routed)           0.864    28.881    iCPU/regfile_inst/iMEM_i_474_n_1
    SLICE_X52Y56         LUT6 (Prop_lut6_I5_O)        0.124    29.005 f  iCPU/regfile_inst/iMEM_i_217/O
                         net (fo=80, routed)          1.365    30.370    iCPU/regfile_inst/iMEM_i_217_n_1
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.150    30.520 r  iCPU/regfile_inst/x1[31]_i_32/O
                         net (fo=7, routed)           1.142    31.662    iCPU/regfile_inst/x1[31]_i_32_n_1
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.356    32.018 r  iCPU/regfile_inst/x1[27]_i_26/O
                         net (fo=4, routed)           0.752    32.770    iCPU/regfile_inst/x1[27]_i_26_n_1
    SLICE_X39Y62         LUT6 (Prop_lut6_I1_O)        0.327    33.097 r  iCPU/regfile_inst/x1[25]_i_17/O
                         net (fo=1, routed)           0.547    33.644    iCPU/regfile_inst/x1[25]_i_17_n_1
    SLICE_X43Y63         LUT5 (Prop_lut5_I1_O)        0.124    33.768 r  iCPU/regfile_inst/x1[25]_i_12/O
                         net (fo=1, routed)           0.597    34.365    iCPU/regfile_inst/x1[25]_i_12_n_1
    SLICE_X45Y64         LUT6 (Prop_lut6_I5_O)        0.124    34.489 r  iCPU/regfile_inst/x1[25]_i_5/O
                         net (fo=1, routed)           0.263    34.752    iCPU/regfile_inst/x1[25]_i_5_n_1
    SLICE_X45Y64         LUT6 (Prop_lut6_I1_O)        0.124    34.876 r  iCPU/regfile_inst/x1[25]_i_2/O
                         net (fo=4, routed)           1.187    36.063    iCPU/regfile_inst/x1[25]_i_2_n_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.124    36.187 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           1.005    37.193    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124    37.317 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.698    38.014    iDec/x31_reg[5]_0
    SLICE_X48Y62         LDPE (SetClr_ldpe_PRE_Q)     0.698    38.712 r  iDec/cs_mem_reg/Q
                         net (fo=2, routed)           0.801    39.514    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.029    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.207    
                         clock uncertainty           -0.225    46.982    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    46.539    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.539    
                         arrival time                         -39.514    
  -------------------------------------------------------------------
                         slack                                  7.026    

Slack (MET) :             7.220ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        16.735ns  (logic 4.977ns (29.740%)  route 11.758ns (70.260%))
  Logic Levels:           12  (LDPE=1 LUT2=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 47.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.419ns = ( 22.581 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.748    22.581    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.035 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=260, routed)         2.094    27.129    iCPU/regfile_inst/douta[21]
    SLICE_X62Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.253 r  iCPU/regfile_inst/iMEM_i_375/O
                         net (fo=2, routed)           0.641    27.894    iCPU/regfile_inst/iMEM_i_375_n_1
    SLICE_X61Y52         LUT6 (Prop_lut6_I3_O)        0.124    28.018 f  iCPU/regfile_inst/iMEM_i_474/O
                         net (fo=1, routed)           0.864    28.881    iCPU/regfile_inst/iMEM_i_474_n_1
    SLICE_X52Y56         LUT6 (Prop_lut6_I5_O)        0.124    29.005 f  iCPU/regfile_inst/iMEM_i_217/O
                         net (fo=80, routed)          1.365    30.370    iCPU/regfile_inst/iMEM_i_217_n_1
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.150    30.520 r  iCPU/regfile_inst/x1[31]_i_32/O
                         net (fo=7, routed)           1.142    31.662    iCPU/regfile_inst/x1[31]_i_32_n_1
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.356    32.018 r  iCPU/regfile_inst/x1[27]_i_26/O
                         net (fo=4, routed)           0.752    32.770    iCPU/regfile_inst/x1[27]_i_26_n_1
    SLICE_X39Y62         LUT6 (Prop_lut6_I1_O)        0.327    33.097 r  iCPU/regfile_inst/x1[25]_i_17/O
                         net (fo=1, routed)           0.547    33.644    iCPU/regfile_inst/x1[25]_i_17_n_1
    SLICE_X43Y63         LUT5 (Prop_lut5_I1_O)        0.124    33.768 r  iCPU/regfile_inst/x1[25]_i_12/O
                         net (fo=1, routed)           0.597    34.365    iCPU/regfile_inst/x1[25]_i_12_n_1
    SLICE_X45Y64         LUT6 (Prop_lut6_I5_O)        0.124    34.489 r  iCPU/regfile_inst/x1[25]_i_5/O
                         net (fo=1, routed)           0.263    34.752    iCPU/regfile_inst/x1[25]_i_5_n_1
    SLICE_X45Y64         LUT6 (Prop_lut6_I1_O)        0.124    34.876 r  iCPU/regfile_inst/x1[25]_i_2/O
                         net (fo=4, routed)           1.187    36.063    iCPU/regfile_inst/x1[25]_i_2_n_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.124    36.187 f  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           1.005    37.193    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124    37.317 r  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.698    38.014    iDec/x31_reg[5]_0
    SLICE_X48Y62         LDPE (SetClr_ldpe_PRE_Q)     0.698    38.712 r  iDec/cs_mem_reg/Q
                         net (fo=2, routed)           0.604    39.317    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.575    47.026    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.204    
                         clock uncertainty           -0.225    46.979    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443    46.536    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.536    
                         arrival time                         -39.317    
  -------------------------------------------------------------------
                         slack                                  7.220    

Slack (MET) :             9.897ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.938ns  (logic 3.800ns (27.264%)  route 10.138ns (72.736%))
  Logic Levels:           9  (LUT3=2 LUT6=7)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.971ns = ( 47.029 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.419ns = ( 22.581 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.748    22.581    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.035 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=259, routed)         2.018    27.053    iCPU/regfile_inst/douta[16]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.124    27.177 r  iCPU/regfile_inst/x1[27]_i_20/O
                         net (fo=1, routed)           0.805    27.982    iCPU/regfile_inst/x1[27]_i_20_n_1
    SLICE_X59Y70         LUT6 (Prop_lut6_I3_O)        0.124    28.106 f  iCPU/regfile_inst/x1[27]_i_14/O
                         net (fo=1, routed)           0.725    28.831    iCPU/regfile_inst/x1[27]_i_14_n_1
    SLICE_X60Y65         LUT6 (Prop_lut6_I0_O)        0.124    28.955 r  iCPU/regfile_inst/x1[27]_i_7/O
                         net (fo=8, routed)           1.694    30.649    iCPU/regfile_inst/x1[27]_i_7_n_1
    SLICE_X37Y61         LUT3 (Prop_lut3_I2_O)        0.124    30.773 f  iCPU/regfile_inst/iMEM_i_720/O
                         net (fo=3, routed)           0.830    31.603    iCPU/regfile_inst/iMEM_i_720_n_1
    SLICE_X37Y59         LUT6 (Prop_lut6_I0_O)        0.124    31.727 f  iCPU/regfile_inst/iMEM_i_448/O
                         net (fo=3, routed)           0.988    32.716    iCPU/regfile_inst/iMEM_i_448_n_1
    SLICE_X40Y58         LUT3 (Prop_lut3_I0_O)        0.152    32.868 f  iCPU/regfile_inst/iMEM_i_428/O
                         net (fo=1, routed)           0.574    33.441    iCPU/regfile_inst/iMEM_i_428_n_1
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.326    33.767 r  iCPU/regfile_inst/iMEM_i_179/O
                         net (fo=1, routed)           0.470    34.238    iCPU/regfile_inst/iMEM_i_179_n_1
    SLICE_X48Y58         LUT6 (Prop_lut6_I3_O)        0.124    34.362 f  iCPU/regfile_inst/iMEM_i_59/O
                         net (fo=1, routed)           0.433    34.795    iCPU/regfile_inst/iMEM_i_59_n_1
    SLICE_X48Y58         LUT6 (Prop_lut6_I2_O)        0.124    34.919 r  iCPU/regfile_inst/iMEM_i_6/O
                         net (fo=7, routed)           1.600    36.519    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[8]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.029    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.207    
                         clock uncertainty           -0.225    46.982    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    46.416    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.416    
                         arrival time                         -36.519    
  -------------------------------------------------------------------
                         slack                                  9.897    

Slack (MET) :             9.972ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.860ns  (logic 4.495ns (32.432%)  route 9.365ns (67.568%))
  Logic Levels:           9  (LUT3=1 LUT4=1 LUT5=1 LUT6=5 MUXF7=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 47.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.419ns = ( 22.581 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.748    22.581    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.035 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=260, routed)         1.939    26.974    iCPU/regfile_inst/douta[21]
    SLICE_X66Y62         LUT6 (Prop_lut6_I2_O)        0.124    27.098 f  iCPU/regfile_inst/iMEM_i_665/O
                         net (fo=1, routed)           0.000    27.098    iCPU/regfile_inst/iMEM_i_665_n_1
    SLICE_X66Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    27.312 f  iCPU/regfile_inst/iMEM_i_377/O
                         net (fo=1, routed)           0.832    28.144    iCPU/regfile_inst/iMEM_i_377_n_1
    SLICE_X63Y59         LUT6 (Prop_lut6_I1_O)        0.297    28.441 f  iCPU/regfile_inst/iMEM_i_142/O
                         net (fo=17, routed)          1.280    29.722    iCPU/regfile_inst/dinb[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124    29.846 r  iCPU/regfile_inst/iMEM_i_85/O
                         net (fo=84, routed)          1.007    30.853    iCPU/regfile_inst/iMEM_i_85_n_1
    SLICE_X42Y56         LUT4 (Prop_lut4_I3_O)        0.150    31.003 r  iCPU/regfile_inst/iMEM_i_416/O
                         net (fo=3, routed)           0.603    31.605    iCPU/regfile_inst/iMEM_i_416_n_1
    SLICE_X41Y57         LUT5 (Prop_lut5_I3_O)        0.322    31.927 f  iCPU/regfile_inst/x1[15]_i_8/O
                         net (fo=4, routed)           0.889    32.816    iCPU/regfile_inst/x1[15]_i_8_n_1
    SLICE_X39Y59         LUT3 (Prop_lut3_I0_O)        0.354    33.170 f  iCPU/regfile_inst/iMEM_i_164/O
                         net (fo=2, routed)           0.536    33.706    iCPU/regfile_inst/iMEM_i_164_n_1
    SLICE_X38Y59         LUT6 (Prop_lut6_I5_O)        0.332    34.038 r  iCPU/regfile_inst/iMEM_i_51/O
                         net (fo=1, routed)           0.937    34.975    iCPU/regfile_inst/iMEM_i_51_n_1
    SLICE_X43Y59         LUT6 (Prop_lut6_I3_O)        0.124    35.099 r  iCPU/regfile_inst/iMEM_i_4/O
                         net (fo=4, routed)           1.342    36.441    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[10]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.575    47.026    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.204    
                         clock uncertainty           -0.225    46.979    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                     -0.566    46.413    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.413    
                         arrival time                         -36.441    
  -------------------------------------------------------------------
                         slack                                  9.972    

Slack (MET) :             10.142ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.690ns  (logic 3.698ns (27.013%)  route 9.992ns (72.987%))
  Logic Levels:           8  (LUT3=2 LUT6=6)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 47.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.419ns = ( 22.581 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.748    22.581    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.035 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=259, routed)         2.018    27.053    iCPU/regfile_inst/douta[16]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.124    27.177 r  iCPU/regfile_inst/x1[27]_i_20/O
                         net (fo=1, routed)           0.805    27.982    iCPU/regfile_inst/x1[27]_i_20_n_1
    SLICE_X59Y70         LUT6 (Prop_lut6_I3_O)        0.124    28.106 f  iCPU/regfile_inst/x1[27]_i_14/O
                         net (fo=1, routed)           0.725    28.831    iCPU/regfile_inst/x1[27]_i_14_n_1
    SLICE_X60Y65         LUT6 (Prop_lut6_I0_O)        0.124    28.955 r  iCPU/regfile_inst/x1[27]_i_7/O
                         net (fo=8, routed)           1.694    30.649    iCPU/regfile_inst/x1[27]_i_7_n_1
    SLICE_X37Y61         LUT3 (Prop_lut3_I2_O)        0.124    30.773 f  iCPU/regfile_inst/iMEM_i_720/O
                         net (fo=3, routed)           0.835    31.608    iCPU/regfile_inst/iMEM_i_720_n_1
    SLICE_X37Y59         LUT6 (Prop_lut6_I3_O)        0.124    31.732 f  iCPU/regfile_inst/iMEM_i_463/O
                         net (fo=2, routed)           0.830    32.563    iCPU/regfile_inst/iMEM_i_463_n_1
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.152    32.715 f  iCPU/regfile_inst/iMEM_i_208/O
                         net (fo=2, routed)           0.866    33.581    iCPU/regfile_inst/iMEM_i_208_n_1
    SLICE_X42Y55         LUT6 (Prop_lut6_I2_O)        0.348    33.929 f  iCPU/regfile_inst/iMEM_i_75/O
                         net (fo=1, routed)           0.720    34.649    iCPU/regfile_inst/iMEM_i_75_n_1
    SLICE_X47Y56         LUT6 (Prop_lut6_I0_O)        0.124    34.773 r  iCPU/regfile_inst/iMEM_i_10/O
                         net (fo=6, routed)           1.498    36.271    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[4]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.575    47.026    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.204    
                         clock uncertainty           -0.225    46.979    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                     -0.566    46.413    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.413    
                         arrival time                         -36.271    
  -------------------------------------------------------------------
                         slack                                 10.142    

Slack (MET) :             10.161ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.671ns  (logic 3.822ns (27.957%)  route 9.849ns (72.043%))
  Logic Levels:           9  (LUT3=2 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 47.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.419ns = ( 22.581 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.748    22.581    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.035 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=259, routed)         2.018    27.053    iCPU/regfile_inst/douta[16]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.124    27.177 r  iCPU/regfile_inst/x1[27]_i_20/O
                         net (fo=1, routed)           0.805    27.982    iCPU/regfile_inst/x1[27]_i_20_n_1
    SLICE_X59Y70         LUT6 (Prop_lut6_I3_O)        0.124    28.106 f  iCPU/regfile_inst/x1[27]_i_14/O
                         net (fo=1, routed)           0.725    28.831    iCPU/regfile_inst/x1[27]_i_14_n_1
    SLICE_X60Y65         LUT6 (Prop_lut6_I0_O)        0.124    28.955 r  iCPU/regfile_inst/x1[27]_i_7/O
                         net (fo=8, routed)           1.694    30.649    iCPU/regfile_inst/x1[27]_i_7_n_1
    SLICE_X37Y61         LUT3 (Prop_lut3_I2_O)        0.124    30.773 f  iCPU/regfile_inst/iMEM_i_720/O
                         net (fo=3, routed)           0.835    31.608    iCPU/regfile_inst/iMEM_i_720_n_1
    SLICE_X37Y59         LUT6 (Prop_lut6_I3_O)        0.124    31.732 f  iCPU/regfile_inst/iMEM_i_463/O
                         net (fo=2, routed)           0.830    32.563    iCPU/regfile_inst/iMEM_i_463_n_1
    SLICE_X38Y58         LUT3 (Prop_lut3_I0_O)        0.152    32.715 f  iCPU/regfile_inst/iMEM_i_208/O
                         net (fo=2, routed)           0.704    33.419    iCPU/regfile_inst/iMEM_i_208_n_1
    SLICE_X42Y55         LUT6 (Prop_lut6_I0_O)        0.348    33.767 f  iCPU/regfile_inst/iMEM_i_205/O
                         net (fo=2, routed)           0.603    34.369    iCPU/regfile_inst/iMEM_i_205_n_1
    SLICE_X46Y55         LUT5 (Prop_lut5_I4_O)        0.124    34.493 f  iCPU/regfile_inst/iMEM_i_73/O
                         net (fo=1, routed)           0.282    34.775    iCPU/regfile_inst/iMEM_i_73_n_1
    SLICE_X46Y55         LUT6 (Prop_lut6_I3_O)        0.124    34.899 r  iCPU/regfile_inst/iMEM_i_9/O
                         net (fo=5, routed)           1.353    36.253    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[5]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.575    47.026    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.204    
                         clock uncertainty           -0.225    46.979    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                     -0.566    46.413    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.413    
                         arrival time                         -36.253    
  -------------------------------------------------------------------
                         slack                                 10.161    

Slack (MET) :             10.215ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.617ns  (logic 4.026ns (29.565%)  route 9.591ns (70.435%))
  Logic Levels:           9  (LUT2=1 LUT3=1 LUT5=1 LUT6=6)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 47.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.419ns = ( 22.581 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.748    22.581    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.035 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=260, routed)         2.094    27.129    iCPU/regfile_inst/douta[21]
    SLICE_X62Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.253 f  iCPU/regfile_inst/iMEM_i_375/O
                         net (fo=2, routed)           0.641    27.894    iCPU/regfile_inst/iMEM_i_375_n_1
    SLICE_X61Y52         LUT6 (Prop_lut6_I3_O)        0.124    28.018 r  iCPU/regfile_inst/iMEM_i_474/O
                         net (fo=1, routed)           0.864    28.881    iCPU/regfile_inst/iMEM_i_474_n_1
    SLICE_X52Y56         LUT6 (Prop_lut6_I5_O)        0.124    29.005 r  iCPU/regfile_inst/iMEM_i_217/O
                         net (fo=80, routed)          1.273    30.278    iCPU/regfile_inst/iMEM_i_217_n_1
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.150    30.428 f  iCPU/regfile_inst/x1[29]_i_16/O
                         net (fo=6, routed)           0.920    31.348    iCPU/regfile_inst/x1[29]_i_16_n_1
    SLICE_X43Y57         LUT6 (Prop_lut6_I1_O)        0.326    31.674 f  iCPU/regfile_inst/iMEM_i_700/O
                         net (fo=4, routed)           0.754    32.428    iCPU/regfile_inst/iMEM_i_700_n_1
    SLICE_X42Y57         LUT3 (Prop_lut3_I2_O)        0.148    32.576 f  iCPU/regfile_inst/iMEM_i_429/O
                         net (fo=2, routed)           0.603    33.179    iCPU/regfile_inst/iMEM_i_429_n_1
    SLICE_X42Y58         LUT6 (Prop_lut6_I2_O)        0.328    33.507 r  iCPU/regfile_inst/iMEM_i_191/O
                         net (fo=1, routed)           0.466    33.973    iCPU/regfile_inst/iMEM_i_191_n_1
    SLICE_X42Y58         LUT5 (Prop_lut5_I4_O)        0.124    34.097 r  iCPU/regfile_inst/iMEM_i_65/O
                         net (fo=1, routed)           0.285    34.382    iCPU/regfile_inst/iMEM_i_65_n_1
    SLICE_X41Y58         LUT6 (Prop_lut6_I5_O)        0.124    34.506 r  iCPU/regfile_inst/iMEM_i_7/O
                         net (fo=7, routed)           1.693    36.199    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[7]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.575    47.026    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.204    
                         clock uncertainty           -0.225    46.979    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                     -0.566    46.413    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.413    
                         arrival time                         -36.199    
  -------------------------------------------------------------------
                         slack                                 10.215    

Slack (MET) :             10.232ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.600ns  (logic 3.800ns (27.941%)  route 9.800ns (72.059%))
  Logic Levels:           9  (LUT3=2 LUT6=7)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 47.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.419ns = ( 22.581 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.748    22.581    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.035 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=259, routed)         2.018    27.053    iCPU/regfile_inst/douta[16]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.124    27.177 r  iCPU/regfile_inst/x1[27]_i_20/O
                         net (fo=1, routed)           0.805    27.982    iCPU/regfile_inst/x1[27]_i_20_n_1
    SLICE_X59Y70         LUT6 (Prop_lut6_I3_O)        0.124    28.106 f  iCPU/regfile_inst/x1[27]_i_14/O
                         net (fo=1, routed)           0.725    28.831    iCPU/regfile_inst/x1[27]_i_14_n_1
    SLICE_X60Y65         LUT6 (Prop_lut6_I0_O)        0.124    28.955 r  iCPU/regfile_inst/x1[27]_i_7/O
                         net (fo=8, routed)           1.694    30.649    iCPU/regfile_inst/x1[27]_i_7_n_1
    SLICE_X37Y61         LUT3 (Prop_lut3_I2_O)        0.124    30.773 f  iCPU/regfile_inst/iMEM_i_720/O
                         net (fo=3, routed)           0.830    31.603    iCPU/regfile_inst/iMEM_i_720_n_1
    SLICE_X37Y59         LUT6 (Prop_lut6_I0_O)        0.124    31.727 f  iCPU/regfile_inst/iMEM_i_448/O
                         net (fo=3, routed)           0.988    32.716    iCPU/regfile_inst/iMEM_i_448_n_1
    SLICE_X40Y58         LUT3 (Prop_lut3_I0_O)        0.152    32.868 f  iCPU/regfile_inst/iMEM_i_428/O
                         net (fo=1, routed)           0.574    33.441    iCPU/regfile_inst/iMEM_i_428_n_1
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.326    33.767 r  iCPU/regfile_inst/iMEM_i_179/O
                         net (fo=1, routed)           0.470    34.238    iCPU/regfile_inst/iMEM_i_179_n_1
    SLICE_X48Y58         LUT6 (Prop_lut6_I3_O)        0.124    34.362 f  iCPU/regfile_inst/iMEM_i_59/O
                         net (fo=1, routed)           0.433    34.795    iCPU/regfile_inst/iMEM_i_59_n_1
    SLICE_X48Y58         LUT6 (Prop_lut6_I2_O)        0.124    34.919 r  iCPU/regfile_inst/iMEM_i_6/O
                         net (fo=7, routed)           1.262    36.181    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[8]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.575    47.026    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.204    
                         clock uncertainty           -0.225    46.979    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                     -0.566    46.413    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.413    
                         arrival time                         -36.181    
  -------------------------------------------------------------------
                         slack                                 10.232    

Slack (MET) :             10.244ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.591ns  (logic 3.570ns (26.267%)  route 10.021ns (73.733%))
  Logic Levels:           9  (LUT3=1 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.374ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.971ns = ( 47.029 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.419ns = ( 22.581 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.748    22.581    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.035 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=259, routed)         2.018    27.053    iCPU/regfile_inst/douta[16]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.124    27.177 r  iCPU/regfile_inst/x1[27]_i_20/O
                         net (fo=1, routed)           0.805    27.982    iCPU/regfile_inst/x1[27]_i_20_n_1
    SLICE_X59Y70         LUT6 (Prop_lut6_I3_O)        0.124    28.106 f  iCPU/regfile_inst/x1[27]_i_14/O
                         net (fo=1, routed)           0.725    28.831    iCPU/regfile_inst/x1[27]_i_14_n_1
    SLICE_X60Y65         LUT6 (Prop_lut6_I0_O)        0.124    28.955 r  iCPU/regfile_inst/x1[27]_i_7/O
                         net (fo=8, routed)           1.694    30.649    iCPU/regfile_inst/x1[27]_i_7_n_1
    SLICE_X37Y61         LUT3 (Prop_lut3_I2_O)        0.124    30.773 f  iCPU/regfile_inst/iMEM_i_720/O
                         net (fo=3, routed)           0.830    31.603    iCPU/regfile_inst/iMEM_i_720_n_1
    SLICE_X37Y59         LUT6 (Prop_lut6_I0_O)        0.124    31.727 f  iCPU/regfile_inst/iMEM_i_448/O
                         net (fo=3, routed)           1.167    32.894    iCPU/regfile_inst/iMEM_i_448_n_1
    SLICE_X40Y58         LUT6 (Prop_lut6_I0_O)        0.124    33.018 f  iCPU/regfile_inst/iMEM_i_418/O
                         net (fo=1, routed)           0.601    33.619    iCPU/regfile_inst/iMEM_i_418_n_1
    SLICE_X47Y58         LUT5 (Prop_lut5_I1_O)        0.124    33.743 f  iCPU/regfile_inst/iMEM_i_174/O
                         net (fo=1, routed)           0.263    34.006    iCPU/regfile_inst/iMEM_i_174_n_1
    SLICE_X47Y58         LUT6 (Prop_lut6_I5_O)        0.124    34.130 f  iCPU/regfile_inst/iMEM_i_55/O
                         net (fo=1, routed)           0.464    34.594    iCPU/regfile_inst/iMEM_i_55_n_1
    SLICE_X48Y58         LUT6 (Prop_lut6_I2_O)        0.124    34.718 r  iCPU/regfile_inst/iMEM_i_5/O
                         net (fo=7, routed)           1.455    36.172    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[9]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.029    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.207    
                         clock uncertainty           -0.225    46.982    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566    46.416    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.416    
                         arrival time                         -36.172    
  -------------------------------------------------------------------
                         slack                                 10.244    

Slack (MET) :             10.252ns  (required time - arrival time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@25.000ns)
  Data Path Delay:        13.576ns  (logic 4.063ns (29.927%)  route 9.513ns (70.073%))
  Logic Levels:           9  (LUT2=1 LUT5=1 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.381ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.974ns = ( 47.026 - 50.000 ) 
    Source Clock Delay      (SCD):    -2.415ns = ( 22.585 - 25.000 ) 
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[15])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[15]
                         net (fo=259, routed)         1.733    26.773    iCPU/regfile_inst/douta[15]
    SLICE_X66Y63         LUT6 (Prop_lut6_I4_O)        0.124    26.897 r  iCPU/regfile_inst/iMEM_i_479/O
                         net (fo=1, routed)           0.937    27.834    iCPU/regfile_inst/iMEM_i_479_n_1
    SLICE_X66Y60         LUT6 (Prop_lut6_I0_O)        0.124    27.958 f  iCPU/regfile_inst/iMEM_i_223/O
                         net (fo=1, routed)           0.770    28.728    iCPU/regfile_inst/iMEM_i_223_n_1
    SLICE_X61Y59         LUT6 (Prop_lut6_I0_O)        0.124    28.852 r  iCPU/regfile_inst/iMEM_i_86/O
                         net (fo=11, routed)          1.508    30.360    iCPU/regfile_inst/iMEM_i_86_n_1
    SLICE_X38Y56         LUT2 (Prop_lut2_I1_O)        0.124    30.484 r  iCPU/regfile_inst/iMEM_i_427/O
                         net (fo=4, routed)           1.249    31.733    iCPU/regfile_inst/iMEM_i_427_n_1
    SLICE_X37Y60         LUT5 (Prop_lut5_I2_O)        0.152    31.885 f  iCPU/regfile_inst/iMEM_i_758/O
                         net (fo=2, routed)           1.001    32.886    iCPU/regfile_inst/iMEM_i_758_n_1
    SLICE_X37Y58         LUT6 (Prop_lut6_I0_O)        0.326    33.212 f  iCPU/regfile_inst/iMEM_i_488/O
                         net (fo=2, routed)           0.595    33.807    iCPU/regfile_inst/iMEM_i_488_n_1
    SLICE_X40Y56         LUT6 (Prop_lut6_I5_O)        0.124    33.931 f  iCPU/regfile_inst/iMEM_i_227/O
                         net (fo=1, routed)           0.000    33.931    iCPU/regfile_inst/iMEM_i_227_n_1
    SLICE_X40Y56         MUXF7 (Prop_muxf7_I0_O)      0.212    34.143 f  iCPU/regfile_inst/iMEM_i_88/O
                         net (fo=1, routed)           0.441    34.584    iCPU/regfile_inst/iMEM_i_88_n_1
    SLICE_X40Y56         LUT6 (Prop_lut6_I4_O)        0.299    34.883 r  iCPU/regfile_inst/iMEM_i_13/O
                         net (fo=10, routed)          1.279    36.162    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addrb[1]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.575    47.026    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.178    47.204    
                         clock uncertainty           -0.225    46.979    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                     -0.566    46.413    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         46.413    
                         arrival time                         -36.162    
  -------------------------------------------------------------------
                         slack                                 10.252    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.475ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.118ns  (logic 0.630ns (56.374%)  route 0.488ns (43.626%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 48.741 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.833ns = ( 124.167 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.617   124.167    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      0.585   124.752 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=37, routed)          0.267   125.019    inst[12]
    SLICE_X55Y57         LUT4 (Prop_lut4_I2_O)        0.045   125.064 r  iMEM_i_2/O
                         net (fo=1, routed)           0.221   125.285    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/web[1]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.741    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.496    
                         clock uncertainty            0.225    49.721    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[1])
                                                      0.089    49.810    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -49.810    
                         arrival time                         125.285    
  -------------------------------------------------------------------
                         slack                                 75.475    

Slack (MET) :             75.543ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.394ns  (logic 0.630ns (45.187%)  route 0.764ns (54.813%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 48.739 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 124.164 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.614   124.164    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.749 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=40, routed)          0.501   125.250    iCPU/regfile_inst/douta[24]
    SLICE_X60Y62         LUT6 (Prop_lut6_I2_O)        0.045   125.295 r  iCPU/regfile_inst/iMEM_i_102/O
                         net (fo=3, routed)           0.263   125.558    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[6]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.885    48.739    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.494    
                         clock uncertainty            0.225    49.719    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[6])
                                                      0.296    50.015    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.015    
                         arrival time                         125.558    
  -------------------------------------------------------------------
                         slack                                 75.543    

Slack (MET) :             75.550ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.125ns  (logic 0.634ns (56.336%)  route 0.491ns (43.664%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.329ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 48.741 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.833ns = ( 124.167 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.617   124.167    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[6])
                                                      0.585   124.752 f  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[6]
                         net (fo=21, routed)          0.320   125.072    inst[6]
    SLICE_X55Y57         LUT2 (Prop_lut2_I0_O)        0.049   125.121 r  iMEM_i_3/O
                         net (fo=1, routed)           0.171   125.293    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/web[0]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/WEBWE[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.741    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.496    
                         clock uncertainty            0.225    49.721    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_WEBWE[0])
                                                      0.022    49.743    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -49.743    
                         arrival time                         125.293    
  -------------------------------------------------------------------
                         slack                                 75.550    

Slack (MET) :             75.559ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.412ns  (logic 0.630ns (44.627%)  route 0.782ns (55.373%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 48.741 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 124.164 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.614   124.164    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.749 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=47, routed)          0.345   125.094    iCPU/regfile_inst/douta[23]
    SLICE_X58Y64         LUT6 (Prop_lut6_I4_O)        0.045   125.139 r  iCPU/regfile_inst/iMEM_i_37/O
                         net (fo=1, routed)           0.437   125.576    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[9]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.741    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.496    
                         clock uncertainty            0.225    49.721    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[9])
                                                      0.296    50.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.017    
                         arrival time                         125.576    
  -------------------------------------------------------------------
                         slack                                 75.559    

Slack (MET) :             75.578ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.429ns  (logic 0.630ns (44.090%)  route 0.799ns (55.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 48.739 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 124.164 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.614   124.164    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.749 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=40, routed)          0.556   125.305    iCPU/regfile_inst/douta[24]
    SLICE_X62Y63         LUT6 (Prop_lut6_I2_O)        0.045   125.350 r  iCPU/regfile_inst/iMEM_i_103/O
                         net (fo=3, routed)           0.243   125.593    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[5]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.885    48.739    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.494    
                         clock uncertainty            0.225    49.719    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[5])
                                                      0.296    50.015    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.015    
                         arrival time                         125.593    
  -------------------------------------------------------------------
                         slack                                 75.578    

Slack (MET) :             75.601ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.452ns  (logic 0.630ns (43.389%)  route 0.822ns (56.611%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 48.739 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 124.164 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.614   124.164    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.749 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=47, routed)          0.552   125.301    iCPU/regfile_inst/douta[23]
    SLICE_X53Y65         LUT6 (Prop_lut6_I4_O)        0.045   125.346 r  iCPU/regfile_inst/iMEM_i_93/O
                         net (fo=3, routed)           0.270   125.616    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[15]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.885    48.739    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.494    
                         clock uncertainty            0.225    49.719    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[15])
                                                      0.296    50.015    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.015    
                         arrival time                         125.616    
  -------------------------------------------------------------------
                         slack                                 75.601    

Slack (MET) :             75.611ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.464ns  (logic 0.630ns (43.038%)  route 0.834ns (56.962%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 48.741 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 124.164 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.614   124.164    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.749 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=40, routed)          0.509   125.259    iCPU/regfile_inst/douta[24]
    SLICE_X64Y59         LUT6 (Prop_lut6_I2_O)        0.045   125.304 r  iCPU/regfile_inst/iMEM_i_112/O
                         net (fo=2, routed)           0.324   125.628    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[12]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.741    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.496    
                         clock uncertainty            0.225    49.721    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.296    50.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.017    
                         arrival time                         125.628    
  -------------------------------------------------------------------
                         slack                                 75.611    

Slack (MET) :             75.624ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.475ns  (logic 0.630ns (42.724%)  route 0.845ns (57.276%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.330ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.261ns = ( 48.739 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 124.164 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.614   124.164    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[7])
                                                      0.585   124.749 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[7]
                         net (fo=47, routed)          0.591   125.340    iCPU/regfile_inst/douta[23]
    SLICE_X59Y69         LUT6 (Prop_lut6_I4_O)        0.045   125.385 r  iCPU/regfile_inst/iMEM_i_97/O
                         net (fo=3, routed)           0.254   125.639    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/dinb[11]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.885    48.739    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.494    
                         clock uncertainty            0.225    49.719    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296    50.015    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.015    
                         arrival time                         125.639    
  -------------------------------------------------------------------
                         slack                                 75.624    

Slack (MET) :             75.680ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.533ns  (logic 0.630ns (41.109%)  route 0.903ns (58.891%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 48.741 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 124.164 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.614   124.164    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.749 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=40, routed)          0.689   125.439    iCPU/regfile_inst/douta[24]
    SLICE_X63Y59         LUT6 (Prop_lut6_I2_O)        0.045   125.484 r  iCPU/regfile_inst/iMEM_i_142/O
                         net (fo=17, routed)          0.213   125.697    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[3]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.741    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.496    
                         clock uncertainty            0.225    49.721    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.296    50.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.017    
                         arrival time                         125.697    
  -------------------------------------------------------------------
                         slack                                 75.680    

Slack (MET) :             75.691ns  (arrival time - required time)
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             clk180_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk180_clk_wiz_0 rise@50.000ns - clk90_clk_wiz_0 rise@125.000ns)
  Data Path Delay:        1.544ns  (logic 0.630ns (40.798%)  route 0.914ns (59.202%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.332ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.259ns = ( 48.741 - 50.000 ) 
    Source Clock Delay      (SCD):    -0.836ns = ( 124.164 - 125.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                    125.000   125.000 r  
    K17                  IBUF                         0.000   125.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   125.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.613   122.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.696   123.524    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026   123.550 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.614   124.164    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[8])
                                                      0.585   124.749 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[8]
                         net (fo=40, routed)          0.659   125.409    iCPU/regfile_inst/douta[24]
    SLICE_X61Y58         LUT6 (Prop_lut6_I2_O)        0.045   125.454 r  iCPU/regfile_inst/iMEM_i_113/O
                         net (fo=3, routed)           0.255   125.708    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dinb[11]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIBDI[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.741    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.755    49.496    
                         clock uncertainty            0.225    49.721    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[11])
                                                      0.296    50.017    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -50.017    
                         arrival time                         125.708    
  -------------------------------------------------------------------
                         slack                                 75.691    





---------------------------------------------------------------------------------------------------
From Clock:  clk0_clk_wiz_0
  To Clock:  clk90_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       21.842ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack       74.576ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             21.842ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.026ns  (logic 0.518ns (25.563%)  route 1.508ns (74.437%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.976ns = ( 22.024 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/clk0
    SLICE_X54Y57         FDCE                                         r  iCPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.518    -1.939 r  iCPU/pc_reg[2]/Q
                         net (fo=8, routed)           1.508    -0.431    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[0]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.573    22.024    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.202    
                         clock uncertainty           -0.225    21.977    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    21.411    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.411    
                         arrival time                           0.431    
  -------------------------------------------------------------------
                         slack                                 21.842    

Slack (MET) :             22.086ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.787ns  (logic 0.518ns (28.984%)  route 1.269ns (71.016%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.972ns = ( 22.028 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.709    -2.458    iCPU/clk0
    SLICE_X54Y59         FDCE                                         r  iCPU/pc_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDCE (Prop_fdce_C_Q)         0.518    -1.940 r  iCPU/pc_reg[10]/Q
                         net (fo=7, routed)           1.269    -0.671    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.206    
                         clock uncertainty           -0.225    21.981    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566    21.415    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.415    
                         arrival time                           0.671    
  -------------------------------------------------------------------
                         slack                                 22.086    

Slack (MET) :             22.105ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.769ns  (logic 0.518ns (29.290%)  route 1.251ns (70.710%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.972ns = ( 22.028 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.709    -2.458    iCPU/clk0
    SLICE_X54Y59         FDCE                                         r  iCPU/pc_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDCE (Prop_fdce_C_Q)         0.518    -1.940 r  iCPU/pc_reg[12]/Q
                         net (fo=7, routed)           1.251    -0.689    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[10]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.206    
                         clock uncertainty           -0.225    21.981    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.566    21.415    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.415    
                         arrival time                           0.689    
  -------------------------------------------------------------------
                         slack                                 22.105    

Slack (MET) :             22.184ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.688ns  (logic 0.518ns (30.681%)  route 1.170ns (69.319%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.972ns = ( 22.028 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/clk0
    SLICE_X54Y57         FDCE                                         r  iCPU/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.518    -1.939 r  iCPU/pc_reg[2]/Q
                         net (fo=8, routed)           1.170    -0.769    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.206    
                         clock uncertainty           -0.225    21.981    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    21.415    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.415    
                         arrival time                           0.769    
  -------------------------------------------------------------------
                         slack                                 22.184    

Slack (MET) :             22.227ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.518ns (31.477%)  route 1.128ns (68.523%))
  Logic Levels:           0  
  Clock Path Skew:        -0.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.972ns = ( 22.028 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/clk0
    SLICE_X54Y58         FDCE                                         r  iCPU/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.939 r  iCPU/pc_reg[8]/Q
                         net (fo=7, routed)           1.128    -0.811    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.206    
                         clock uncertainty           -0.225    21.981    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.566    21.415    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.415    
                         arrival time                           0.811    
  -------------------------------------------------------------------
                         slack                                 22.227    

Slack (MET) :             22.341ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.527ns  (logic 0.518ns (33.912%)  route 1.009ns (66.088%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.976ns = ( 22.024 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/clk0
    SLICE_X54Y58         FDCE                                         r  iCPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.939 r  iCPU/pc_reg[5]/Q
                         net (fo=7, routed)           1.009    -0.930    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.573    22.024    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.202    
                         clock uncertainty           -0.225    21.977    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.566    21.411    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.411    
                         arrival time                           0.930    
  -------------------------------------------------------------------
                         slack                                 22.341    

Slack (MET) :             22.371ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.518ns (34.600%)  route 0.979ns (65.400%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.976ns = ( 22.024 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/clk0
    SLICE_X54Y58         FDCE                                         r  iCPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.518    -1.939 r  iCPU/pc_reg[6]/Q
                         net (fo=7, routed)           0.979    -0.960    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[4]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.573    22.024    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.202    
                         clock uncertainty           -0.225    21.977    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    21.411    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.411    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                 22.371    

Slack (MET) :             22.383ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.490ns  (logic 0.518ns (34.766%)  route 0.972ns (65.234%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.972ns = ( 22.028 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.709    -2.458    iCPU/clk0
    SLICE_X54Y59         FDCE                                         r  iCPU/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDCE (Prop_fdce_C_Q)         0.518    -1.940 r  iCPU/pc_reg[11]/Q
                         net (fo=7, routed)           0.972    -0.968    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.206    
                         clock uncertainty           -0.225    21.981    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.566    21.415    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.415    
                         arrival time                           0.968    
  -------------------------------------------------------------------
                         slack                                 22.383    

Slack (MET) :             22.383ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.485ns  (logic 0.518ns (34.883%)  route 0.967ns (65.117%))
  Logic Levels:           0  
  Clock Path Skew:        -0.341ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.976ns = ( 22.024 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.457ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/clk0
    SLICE_X54Y57         FDCE                                         r  iCPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.518    -1.939 r  iCPU/pc_reg[3]/Q
                         net (fo=7, routed)           0.967    -0.972    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.573    22.024    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.202    
                         clock uncertainty           -0.225    21.977    
    RAMB36_X3Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    21.411    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.411    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                 22.383    

Slack (MET) :             22.402ns  (required time - arrival time)
  Source:                 iCPU/pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            25.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.518ns (35.198%)  route 0.954ns (64.802%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.972ns = ( 22.028 - 25.000 ) 
    Source Clock Delay      (SCD):    -2.458ns
    Clock Pessimism Removal (CPR):    0.178ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.709    -2.458    iCPU/clk0
    SLICE_X54Y59         FDCE                                         r  iCPU/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDCE (Prop_fdce_C_Q)         0.518    -1.940 r  iCPU/pc_reg[9]/Q
                         net (fo=7, routed)           0.954    -0.986    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.178    22.206    
                         clock uncertainty           -0.225    21.981    
    RAMB36_X3Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.566    21.415    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         21.415    
                         arrival time                           0.986    
  -------------------------------------------------------------------
                         slack                                 22.402    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             74.576ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.344%)  route 0.190ns (53.656%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 23.740 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 99.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.575    99.125    iCPU/clk0
    SLICE_X54Y58         FDCE                                         r  iCPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.164    99.289 r  iCPU/pc_reg[7]/Q
                         net (fo=7, routed)           0.190    99.479    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.886    23.740    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.495    
                         clock uncertainty            0.225    24.720    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    24.903    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.903    
                         arrival time                          99.479    
  -------------------------------------------------------------------
                         slack                                 74.576    

Slack (MET) :             74.591ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.369ns  (logic 0.164ns (44.410%)  route 0.205ns (55.590%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 23.740 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 99.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.575    99.125    iCPU/clk0
    SLICE_X54Y57         FDCE                                         r  iCPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.164    99.289 r  iCPU/pc_reg[4]/Q
                         net (fo=7, routed)           0.205    99.494    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.886    23.740    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.495    
                         clock uncertainty            0.225    24.720    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    24.903    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.903    
                         arrival time                          99.494    
  -------------------------------------------------------------------
                         slack                                 74.591    

Slack (MET) :             74.641ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.419ns  (logic 0.164ns (39.149%)  route 0.255ns (60.851%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 23.740 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 99.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.575    99.125    iCPU/clk0
    SLICE_X54Y58         FDCE                                         r  iCPU/pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.164    99.289 r  iCPU/pc_reg[5]/Q
                         net (fo=7, routed)           0.255    99.544    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.886    23.740    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.495    
                         clock uncertainty            0.225    24.720    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    24.903    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.903    
                         arrival time                          99.544    
  -------------------------------------------------------------------
                         slack                                 74.641    

Slack (MET) :             74.643ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.918%)  route 0.257ns (61.082%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 23.740 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 99.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.575    99.125    iCPU/clk0
    SLICE_X54Y57         FDCE                                         r  iCPU/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.164    99.289 r  iCPU/pc_reg[3]/Q
                         net (fo=7, routed)           0.257    99.546    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.886    23.740    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.495    
                         clock uncertainty            0.225    24.720    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183    24.903    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.903    
                         arrival time                          99.546    
  -------------------------------------------------------------------
                         slack                                 74.643    

Slack (MET) :             74.643ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.422ns  (logic 0.164ns (38.902%)  route 0.258ns (61.098%))
  Logic Levels:           0  
  Clock Path Skew:        0.370ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.260ns = ( 23.740 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 99.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.575    99.125    iCPU/clk0
    SLICE_X54Y58         FDCE                                         r  iCPU/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.164    99.289 r  iCPU/pc_reg[6]/Q
                         net (fo=7, routed)           0.258    99.546    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.886    23.740    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.495    
                         clock uncertainty            0.225    24.720    
    RAMB36_X3Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183    24.903    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.903    
                         arrival time                          99.546    
  -------------------------------------------------------------------
                         slack                                 74.643    

Slack (MET) :             74.657ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.431ns  (logic 0.164ns (38.054%)  route 0.267ns (61.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 23.736 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 99.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.575    99.125    iCPU/clk0
    SLICE_X54Y59         FDCE                                         r  iCPU/pc_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDCE (Prop_fdce_C_Q)         0.164    99.289 r  iCPU/pc_reg[11]/Q
                         net (fo=7, routed)           0.267    99.556    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.882    23.736    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.491    
                         clock uncertainty            0.225    24.716    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183    24.899    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.899    
                         arrival time                          99.556    
  -------------------------------------------------------------------
                         slack                                 74.657    

Slack (MET) :             74.686ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.460ns  (logic 0.164ns (35.662%)  route 0.296ns (64.338%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 23.736 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 99.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.575    99.125    iCPU/clk0
    SLICE_X54Y58         FDCE                                         r  iCPU/pc_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.164    99.289 r  iCPU/pc_reg[7]/Q
                         net (fo=7, routed)           0.296    99.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.882    23.736    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.491    
                         clock uncertainty            0.225    24.716    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    24.899    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.899    
                         arrival time                          99.585    
  -------------------------------------------------------------------
                         slack                                 74.686    

Slack (MET) :             74.698ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.472ns  (logic 0.164ns (34.752%)  route 0.308ns (65.248%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 23.736 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 99.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.575    99.125    iCPU/clk0
    SLICE_X54Y59         FDCE                                         r  iCPU/pc_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y59         FDCE (Prop_fdce_C_Q)         0.164    99.289 r  iCPU/pc_reg[9]/Q
                         net (fo=7, routed)           0.308    99.597    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[7]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.882    23.736    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.491    
                         clock uncertainty            0.225    24.716    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183    24.899    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.899    
                         arrival time                          99.597    
  -------------------------------------------------------------------
                         slack                                 74.698    

Slack (MET) :             74.701ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.475ns  (logic 0.164ns (34.506%)  route 0.311ns (65.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 23.736 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 99.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.575    99.125    iCPU/clk0
    SLICE_X54Y57         FDCE                                         r  iCPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.164    99.289 r  iCPU/pc_reg[4]/Q
                         net (fo=7, routed)           0.311    99.600    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[2]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.882    23.736    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.491    
                         clock uncertainty            0.225    24.716    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    24.899    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.899    
                         arrival time                          99.600    
  -------------------------------------------------------------------
                         slack                                 74.701    

Slack (MET) :             74.708ns  (arrival time - required time)
  Source:                 iCPU/pc_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Path Group:             clk90_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -75.000ns  (clk90_clk_wiz_0 rise@25.000ns - clk0_clk_wiz_0 rise@100.000ns)
  Data Path Delay:        0.483ns  (logic 0.164ns (33.978%)  route 0.319ns (66.022%))
  Logic Levels:           0  
  Clock Path Skew:        0.366ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 23.736 - 25.000 ) 
    Source Clock Delay      (SCD):    -0.875ns = ( 99.125 - 100.000 ) 
    Clock Pessimism Removal (CPR):    -0.755ns
  Clock Uncertainty:      0.225ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                    100.000   100.000 r  
    K17                  IBUF                         0.000   100.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.440   100.440    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    97.828 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    98.524    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    98.550 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.575    99.125    iCPU/clk0
    SLICE_X54Y58         FDCE                                         r  iCPU/pc_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y58         FDCE (Prop_fdce_C_Q)         0.164    99.289 r  iCPU/pc_reg[8]/Q
                         net (fo=7, routed)           0.319    99.607    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    25.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.407    22.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.752    22.825    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    22.854 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           0.882    23.736    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.755    24.491    
                         clock uncertainty            0.225    24.716    
    RAMB36_X3Y12         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    24.899    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        -24.899    
                         arrival time                          99.607    
  -------------------------------------------------------------------
                         slack                                 74.708    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn
                            (input port)
  Destination:            rst_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.281ns  (logic 1.693ns (51.610%)  route 1.588ns (48.390%))
  Logic Levels:           2  (IBUF=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y16                                               0.000     0.000 r  btn (IN)
                         net (fo=0)                   0.000     0.000    btn
    Y16                  IBUF (Prop_ibuf_I_O)         1.569     1.569 r  btn_IBUF_inst/O
                         net (fo=2, routed)           1.588     3.157    btn_IBUF
    SLICE_X113Y101       LUT2 (Prop_lut2_I0_O)        0.124     3.281 r  rst_i_1/O
                         net (fo=1, routed)           0.000     3.281    rst_i_1_n_1
    SLICE_X113Y101       FDRE                                         r  rst_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iPLL/inst/mmcm_adv_inst/LOCKED
                            (internal pin)
  Destination:            rst_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.461ns  (logic 0.045ns (9.757%)  route 0.416ns (90.243%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV                   0.000     0.000 f  iPLL/inst/mmcm_adv_inst/LOCKED
                         net (fo=1, routed)           0.416     0.416    locked
    SLICE_X113Y101       LUT2 (Prop_lut2_I1_O)        0.045     0.461 r  rst_i_1/O
                         net (fo=1, routed)           0.000     0.461    rst_i_1_n_1
    SLICE_X113Y101       FDRE                                         r  rst_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk0_clk_wiz_0
  To Clock:  

Max Delay            51 Endpoints
Min Delay            51 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iCPU/regfile_inst/x12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.154ns  (logic 2.737ns (20.807%)  route 10.417ns (79.193%))
  Logic Levels:           11  (LUT4=1 LUT5=4 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/regfile_inst/clk0
    SLICE_X58Y60         FDRE                                         r  iCPU/regfile_inst/x12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.478    -1.979 f  iCPU/regfile_inst/x12_reg[3]/Q
                         net (fo=2, routed)           1.309    -0.670    iCPU/regfile_inst/x12_reg_n_1_[3]
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.296    -0.374 f  iCPU/regfile_inst/iMEM_i_669/O
                         net (fo=1, routed)           0.000    -0.374    iCPU/regfile_inst/iMEM_i_669_n_1
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.160 f  iCPU/regfile_inst/iMEM_i_379/O
                         net (fo=1, routed)           0.652     0.492    iCPU/regfile_inst/iMEM_i_379_n_1
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.297     0.789 f  iCPU/regfile_inst/iMEM_i_142/O
                         net (fo=17, routed)          1.280     2.069    iCPU/regfile_inst/dinb[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.193 r  iCPU/regfile_inst/iMEM_i_85/O
                         net (fo=84, routed)          1.025     3.218    iCPU/regfile_inst/iMEM_i_85_n_1
    SLICE_X44Y56         LUT5 (Prop_lut5_I3_O)        0.152     3.370 r  iCPU/regfile_inst/iMEM_i_454/O
                         net (fo=4, routed)           0.468     3.838    iCPU/regfile_inst/iMEM_i_454_n_1
    SLICE_X44Y56         LUT5 (Prop_lut5_I2_O)        0.326     4.164 r  iCPU/regfile_inst/iMEM_i_197/O
                         net (fo=9, routed)           1.131     5.295    iCPU/regfile_inst/iMEM_i_197_n_1
    SLICE_X45Y60         LUT5 (Prop_lut5_I2_O)        0.152     5.447 f  iCPU/regfile_inst/x1[28]_i_9/O
                         net (fo=7, routed)           0.920     6.367    iCPU/regfile_inst/x1[28]_i_9_n_1
    SLICE_X45Y64         LUT5 (Prop_lut5_I3_O)        0.326     6.693 r  iCPU/regfile_inst/x1[0]_i_8/O
                         net (fo=2, routed)           0.818     7.511    iCPU/regfile_inst/x1[0]_i_8_n_1
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124     7.635 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           1.069     8.704    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X45Y57         LUT6 (Prop_lut6_I2_O)        0.124     8.828 f  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=9, routed)           1.147     9.975    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X55Y55         LUT4 (Prop_lut4_I0_O)        0.124    10.099 r  iCPU/regfile_inst/pc_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.599    10.697    iCPU/regfile_inst_n_34
    SLICE_X54Y56         LDCE                                         r  iCPU/pc_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iDec/cs_gpio_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.797ns  (logic 2.737ns (21.388%)  route 10.060ns (78.612%))
  Logic Levels:           11  (LUT3=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/regfile_inst/clk0
    SLICE_X58Y60         FDRE                                         r  iCPU/regfile_inst/x12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.478    -1.979 f  iCPU/regfile_inst/x12_reg[3]/Q
                         net (fo=2, routed)           1.309    -0.670    iCPU/regfile_inst/x12_reg_n_1_[3]
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.296    -0.374 f  iCPU/regfile_inst/iMEM_i_669/O
                         net (fo=1, routed)           0.000    -0.374    iCPU/regfile_inst/iMEM_i_669_n_1
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.160 f  iCPU/regfile_inst/iMEM_i_379/O
                         net (fo=1, routed)           0.652     0.492    iCPU/regfile_inst/iMEM_i_379_n_1
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.297     0.789 f  iCPU/regfile_inst/iMEM_i_142/O
                         net (fo=17, routed)          1.280     2.069    iCPU/regfile_inst/dinb[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.193 r  iCPU/regfile_inst/iMEM_i_85/O
                         net (fo=84, routed)          1.433     3.626    iCPU/regfile_inst/iMEM_i_85_n_1
    SLICE_X37Y59         LUT5 (Prop_lut5_I3_O)        0.152     3.778 f  iCPU/regfile_inst/x1[23]_i_20/O
                         net (fo=3, routed)           0.379     4.158    iCPU/regfile_inst/x1[23]_i_20_n_1
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.326     4.484 f  iCPU/regfile_inst/x1[20]_i_13/O
                         net (fo=4, routed)           0.895     5.379    iCPU/regfile_inst/x1[20]_i_13_n_1
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.150     5.529 f  iCPU/regfile_inst/x1[18]_i_8/O
                         net (fo=2, routed)           0.423     5.951    iCPU/regfile_inst/x1[18]_i_8_n_1
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.328     6.279 r  iCPU/regfile_inst/x1[17]_i_6/O
                         net (fo=1, routed)           0.426     6.705    iCPU/regfile_inst/x1[17]_i_6_n_1
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     6.829 r  iCPU/regfile_inst/x1[17]_i_2/O
                         net (fo=4, routed)           1.561     8.389    iCPU/regfile_inst/x1[17]_i_2_n_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.513 r  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           1.005     9.518    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.642 f  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.698    10.340    iDec/x31_reg[5]_0
    SLICE_X48Y62         LDCE                                         f  iDec/cs_gpio_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iDec/cs_mem_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.797ns  (logic 2.737ns (21.388%)  route 10.060ns (78.612%))
  Logic Levels:           11  (LUT3=1 LUT5=2 LUT6=7 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/regfile_inst/clk0
    SLICE_X58Y60         FDRE                                         r  iCPU/regfile_inst/x12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.478    -1.979 f  iCPU/regfile_inst/x12_reg[3]/Q
                         net (fo=2, routed)           1.309    -0.670    iCPU/regfile_inst/x12_reg_n_1_[3]
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.296    -0.374 f  iCPU/regfile_inst/iMEM_i_669/O
                         net (fo=1, routed)           0.000    -0.374    iCPU/regfile_inst/iMEM_i_669_n_1
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.160 f  iCPU/regfile_inst/iMEM_i_379/O
                         net (fo=1, routed)           0.652     0.492    iCPU/regfile_inst/iMEM_i_379_n_1
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.297     0.789 f  iCPU/regfile_inst/iMEM_i_142/O
                         net (fo=17, routed)          1.280     2.069    iCPU/regfile_inst/dinb[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.193 r  iCPU/regfile_inst/iMEM_i_85/O
                         net (fo=84, routed)          1.433     3.626    iCPU/regfile_inst/iMEM_i_85_n_1
    SLICE_X37Y59         LUT5 (Prop_lut5_I3_O)        0.152     3.778 f  iCPU/regfile_inst/x1[23]_i_20/O
                         net (fo=3, routed)           0.379     4.158    iCPU/regfile_inst/x1[23]_i_20_n_1
    SLICE_X36Y59         LUT5 (Prop_lut5_I3_O)        0.326     4.484 f  iCPU/regfile_inst/x1[20]_i_13/O
                         net (fo=4, routed)           0.895     5.379    iCPU/regfile_inst/x1[20]_i_13_n_1
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.150     5.529 f  iCPU/regfile_inst/x1[18]_i_8/O
                         net (fo=2, routed)           0.423     5.951    iCPU/regfile_inst/x1[18]_i_8_n_1
    SLICE_X43Y60         LUT6 (Prop_lut6_I5_O)        0.328     6.279 r  iCPU/regfile_inst/x1[17]_i_6/O
                         net (fo=1, routed)           0.426     6.705    iCPU/regfile_inst/x1[17]_i_6_n_1
    SLICE_X44Y60         LUT6 (Prop_lut6_I2_O)        0.124     6.829 r  iCPU/regfile_inst/x1[17]_i_2/O
                         net (fo=4, routed)           1.561     8.389    iCPU/regfile_inst/x1[17]_i_2_n_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I2_O)        0.124     8.513 r  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           1.005     9.518    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124     9.642 f  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.698    10.340    iDec/x31_reg[5]_0
    SLICE_X48Y62         LDPE                                         f  iDec/cs_mem_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.657ns  (logic 2.933ns (23.173%)  route 9.724ns (76.827%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/regfile_inst/clk0
    SLICE_X58Y60         FDRE                                         r  iCPU/regfile_inst/x12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.478    -1.979 f  iCPU/regfile_inst/x12_reg[3]/Q
                         net (fo=2, routed)           1.309    -0.670    iCPU/regfile_inst/x12_reg_n_1_[3]
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.296    -0.374 f  iCPU/regfile_inst/iMEM_i_669/O
                         net (fo=1, routed)           0.000    -0.374    iCPU/regfile_inst/iMEM_i_669_n_1
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.160 f  iCPU/regfile_inst/iMEM_i_379/O
                         net (fo=1, routed)           0.652     0.492    iCPU/regfile_inst/iMEM_i_379_n_1
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.297     0.789 f  iCPU/regfile_inst/iMEM_i_142/O
                         net (fo=17, routed)          1.280     2.069    iCPU/regfile_inst/dinb[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.193 r  iCPU/regfile_inst/iMEM_i_85/O
                         net (fo=84, routed)          1.025     3.218    iCPU/regfile_inst/iMEM_i_85_n_1
    SLICE_X44Y56         LUT5 (Prop_lut5_I3_O)        0.152     3.370 r  iCPU/regfile_inst/iMEM_i_454/O
                         net (fo=4, routed)           0.468     3.838    iCPU/regfile_inst/iMEM_i_454_n_1
    SLICE_X44Y56         LUT5 (Prop_lut5_I2_O)        0.326     4.164 r  iCPU/regfile_inst/iMEM_i_197/O
                         net (fo=9, routed)           1.131     5.295    iCPU/regfile_inst/iMEM_i_197_n_1
    SLICE_X45Y60         LUT5 (Prop_lut5_I2_O)        0.152     5.447 f  iCPU/regfile_inst/x1[28]_i_9/O
                         net (fo=7, routed)           0.920     6.367    iCPU/regfile_inst/x1[28]_i_9_n_1
    SLICE_X45Y64         LUT3 (Prop_lut3_I2_O)        0.320     6.687 r  iCPU/regfile_inst/x1[30]_i_12/O
                         net (fo=2, routed)           0.702     7.390    iCPU/regfile_inst/x1[30]_i_12_n_1
    SLICE_X44Y65         LUT6 (Prop_lut6_I2_O)        0.326     7.716 f  iCPU/regfile_inst/x1[29]_i_5/O
                         net (fo=1, routed)           0.444     8.160    iCPU/regfile_inst/x1[29]_i_5_n_1
    SLICE_X44Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.284 f  iCPU/regfile_inst/x1[29]_i_2/O
                         net (fo=2, routed)           1.003     9.287    iCPU/regfile_inst/x1[29]_i_2_n_1
    SLICE_X52Y66         LUT4 (Prop_lut4_I0_O)        0.124     9.411 r  iCPU/regfile_inst/pc_next_reg[29]_i_1/O
                         net (fo=1, routed)           0.789    10.200    iCPU/regfile_inst_n_5
    SLICE_X52Y64         LDCE                                         r  iCPU/pc_next_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.630ns  (logic 2.803ns (22.193%)  route 9.827ns (77.807%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=5 MUXF7=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/regfile_inst/clk0
    SLICE_X58Y60         FDRE                                         r  iCPU/regfile_inst/x12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.478    -1.979 f  iCPU/regfile_inst/x12_reg[3]/Q
                         net (fo=2, routed)           1.309    -0.670    iCPU/regfile_inst/x12_reg_n_1_[3]
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.296    -0.374 f  iCPU/regfile_inst/iMEM_i_669/O
                         net (fo=1, routed)           0.000    -0.374    iCPU/regfile_inst/iMEM_i_669_n_1
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.160 f  iCPU/regfile_inst/iMEM_i_379/O
                         net (fo=1, routed)           0.652     0.492    iCPU/regfile_inst/iMEM_i_379_n_1
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.297     0.789 f  iCPU/regfile_inst/iMEM_i_142/O
                         net (fo=17, routed)          1.280     2.069    iCPU/regfile_inst/dinb[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.193 r  iCPU/regfile_inst/iMEM_i_85/O
                         net (fo=84, routed)          1.331     3.524    iCPU/regfile_inst/iMEM_i_85_n_1
    SLICE_X40Y59         LUT5 (Prop_lut5_I3_O)        0.124     3.648 f  iCPU/regfile_inst/iMEM_i_461/O
                         net (fo=4, routed)           1.001     4.649    iCPU/regfile_inst/iMEM_i_461_n_1
    SLICE_X40Y57         LUT6 (Prop_lut6_I1_O)        0.124     4.773 f  iCPU/regfile_inst/iMEM_i_493/O
                         net (fo=2, routed)           1.237     6.010    iCPU/regfile_inst/iMEM_i_493_n_1
    SLICE_X39Y57         LUT6 (Prop_lut6_I2_O)        0.124     6.134 r  iCPU/regfile_inst/x1[1]_i_9/O
                         net (fo=1, routed)           0.000     6.134    iCPU/regfile_inst/x1[1]_i_9_n_1
    SLICE_X39Y57         MUXF7 (Prop_muxf7_I0_O)      0.212     6.346 r  iCPU/regfile_inst/x1_reg[1]_i_7/O
                         net (fo=1, routed)           0.949     7.294    iCPU/regfile_inst/x1_reg[1]_i_7_n_1
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.299     7.593 r  iCPU/regfile_inst/x1[1]_i_3/O
                         net (fo=1, routed)           0.000     7.593    iCPU/regfile_inst/x1[1]_i_3_n_1
    SLICE_X45Y57         MUXF7 (Prop_muxf7_I0_O)      0.212     7.805 r  iCPU/regfile_inst/x1_reg[1]_i_2/O
                         net (fo=9, routed)           1.690     9.495    iCPU/regfile_inst/x1_reg[1]_i_2_n_1
    SLICE_X54Y56         LUT4 (Prop_lut4_I0_O)        0.299     9.794 r  iCPU/regfile_inst/pc_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.379    10.173    iCPU/regfile_inst_n_33
    SLICE_X54Y56         LDCE                                         r  iCPU/pc_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.066ns  (logic 2.507ns (20.778%)  route 9.559ns (79.222%))
  Logic Levels:           11  (LUT4=1 LUT5=3 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/regfile_inst/clk0
    SLICE_X58Y60         FDRE                                         r  iCPU/regfile_inst/x12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.478    -1.979 f  iCPU/regfile_inst/x12_reg[3]/Q
                         net (fo=2, routed)           1.309    -0.670    iCPU/regfile_inst/x12_reg_n_1_[3]
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.296    -0.374 f  iCPU/regfile_inst/iMEM_i_669/O
                         net (fo=1, routed)           0.000    -0.374    iCPU/regfile_inst/iMEM_i_669_n_1
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.160 f  iCPU/regfile_inst/iMEM_i_379/O
                         net (fo=1, routed)           0.652     0.492    iCPU/regfile_inst/iMEM_i_379_n_1
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.297     0.789 f  iCPU/regfile_inst/iMEM_i_142/O
                         net (fo=17, routed)          1.280     2.069    iCPU/regfile_inst/dinb[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.193 r  iCPU/regfile_inst/iMEM_i_85/O
                         net (fo=84, routed)          1.025     3.218    iCPU/regfile_inst/iMEM_i_85_n_1
    SLICE_X44Y56         LUT5 (Prop_lut5_I3_O)        0.152     3.370 r  iCPU/regfile_inst/iMEM_i_454/O
                         net (fo=4, routed)           0.468     3.838    iCPU/regfile_inst/iMEM_i_454_n_1
    SLICE_X44Y56         LUT5 (Prop_lut5_I2_O)        0.326     4.164 r  iCPU/regfile_inst/iMEM_i_197/O
                         net (fo=9, routed)           1.133     5.297    iCPU/regfile_inst/iMEM_i_197_n_1
    SLICE_X45Y60         LUT5 (Prop_lut5_I3_O)        0.124     5.421 r  iCPU/regfile_inst/x1[22]_i_10/O
                         net (fo=6, routed)           1.032     6.453    iCPU/regfile_inst/x1[22]_i_10_n_1
    SLICE_X45Y61         LUT6 (Prop_lut6_I0_O)        0.124     6.577 r  iCPU/regfile_inst/x1[23]_i_13/O
                         net (fo=1, routed)           0.796     7.373    iCPU/regfile_inst/x1[23]_i_13_n_1
    SLICE_X46Y61         LUT6 (Prop_lut6_I2_O)        0.124     7.497 f  iCPU/regfile_inst/x1[23]_i_5/O
                         net (fo=1, routed)           0.656     8.153    iCPU/regfile_inst/x1[23]_i_5_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124     8.277 f  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=2, routed)           0.876     9.153    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X52Y61         LUT4 (Prop_lut4_I2_O)        0.124     9.277 r  iCPU/regfile_inst/pc_next_reg[23]_i_1/O
                         net (fo=1, routed)           0.332     9.609    iCPU/regfile_inst_n_11
    SLICE_X52Y61         LDCE                                         r  iCPU/pc_next_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.037ns  (logic 2.737ns (22.738%)  route 9.300ns (77.262%))
  Logic Levels:           11  (LUT4=2 LUT5=3 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/regfile_inst/clk0
    SLICE_X58Y60         FDRE                                         r  iCPU/regfile_inst/x12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.478    -1.979 f  iCPU/regfile_inst/x12_reg[3]/Q
                         net (fo=2, routed)           1.309    -0.670    iCPU/regfile_inst/x12_reg_n_1_[3]
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.296    -0.374 f  iCPU/regfile_inst/iMEM_i_669/O
                         net (fo=1, routed)           0.000    -0.374    iCPU/regfile_inst/iMEM_i_669_n_1
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.160 f  iCPU/regfile_inst/iMEM_i_379/O
                         net (fo=1, routed)           0.652     0.492    iCPU/regfile_inst/iMEM_i_379_n_1
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.297     0.789 f  iCPU/regfile_inst/iMEM_i_142/O
                         net (fo=17, routed)          1.280     2.069    iCPU/regfile_inst/dinb[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.193 r  iCPU/regfile_inst/iMEM_i_85/O
                         net (fo=84, routed)          1.025     3.218    iCPU/regfile_inst/iMEM_i_85_n_1
    SLICE_X44Y56         LUT5 (Prop_lut5_I3_O)        0.152     3.370 f  iCPU/regfile_inst/iMEM_i_454/O
                         net (fo=4, routed)           0.468     3.838    iCPU/regfile_inst/iMEM_i_454_n_1
    SLICE_X44Y56         LUT5 (Prop_lut5_I2_O)        0.326     4.164 f  iCPU/regfile_inst/iMEM_i_197/O
                         net (fo=9, routed)           1.131     5.295    iCPU/regfile_inst/iMEM_i_197_n_1
    SLICE_X45Y60         LUT5 (Prop_lut5_I2_O)        0.152     5.447 r  iCPU/regfile_inst/x1[28]_i_9/O
                         net (fo=7, routed)           0.501     5.948    iCPU/regfile_inst/x1[28]_i_9_n_1
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.326     6.274 r  iCPU/regfile_inst/x1[27]_i_10/O
                         net (fo=2, routed)           0.292     6.567    iCPU/regfile_inst/x1[27]_i_10_n_1
    SLICE_X41Y62         LUT6 (Prop_lut6_I2_O)        0.124     6.691 r  iCPU/regfile_inst/x1[26]_i_4/O
                         net (fo=3, routed)           1.009     7.700    iCPU/regfile_inst/x1[26]_i_4_n_1
    SLICE_X40Y63         LUT4 (Prop_lut4_I0_O)        0.124     7.824 f  iCPU/regfile_inst/x1[26]_i_2/O
                         net (fo=2, routed)           1.156     8.979    iCPU/regfile_inst/x1[26]_i_2_n_1
    SLICE_X52Y64         LUT4 (Prop_lut4_I2_O)        0.124     9.103 r  iCPU/regfile_inst/pc_next_reg[26]_i_1/O
                         net (fo=1, routed)           0.477     9.580    iCPU/regfile_inst_n_8
    SLICE_X52Y64         LDCE                                         r  iCPU/pc_next_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x25_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.985ns  (logic 2.241ns (18.698%)  route 9.744ns (81.302%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.714    -2.453    iCPU/regfile_inst/clk0
    SLICE_X62Y56         FDRE                                         r  iCPU/regfile_inst/x25_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y56         FDRE (Prop_fdre_C_Q)         0.478    -1.975 f  iCPU/regfile_inst/x25_reg[4]/Q
                         net (fo=2, routed)           1.146    -0.829    iCPU/regfile_inst/x25_reg_n_1_[4]
    SLICE_X60Y55         LUT6 (Prop_lut6_I3_O)        0.295    -0.534 f  iCPU/regfile_inst/iMEM_i_368/O
                         net (fo=2, routed)           0.578     0.044    iCPU/regfile_inst/iMEM_i_368_n_1
    SLICE_X59Y55         LUT6 (Prop_lut6_I1_O)        0.124     0.168 r  iCPU/regfile_inst/iMEM_i_473/O
                         net (fo=1, routed)           0.897     1.066    iCPU/regfile_inst/iMEM_i_473_n_1
    SLICE_X52Y56         LUT6 (Prop_lut6_I3_O)        0.124     1.190 r  iCPU/regfile_inst/iMEM_i_217/O
                         net (fo=80, routed)          1.273     2.462    iCPU/regfile_inst/iMEM_i_217_n_1
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.150     2.612 f  iCPU/regfile_inst/x1[29]_i_16/O
                         net (fo=6, routed)           0.952     3.564    iCPU/regfile_inst/x1[29]_i_16_n_1
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.326     3.890 f  iCPU/regfile_inst/x1[20]_i_21/O
                         net (fo=3, routed)           0.838     4.728    iCPU/regfile_inst/x1[20]_i_21_n_1
    SLICE_X38Y61         LUT3 (Prop_lut3_I0_O)        0.124     4.852 f  iCPU/regfile_inst/x1[20]_i_15/O
                         net (fo=2, routed)           0.504     5.356    iCPU/regfile_inst/x1[20]_i_15_n_1
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.124     5.480 f  iCPU/regfile_inst/x1[19]_i_16/O
                         net (fo=1, routed)           0.590     6.070    iCPU/regfile_inst/x1[19]_i_16_n_1
    SLICE_X40Y62         LUT5 (Prop_lut5_I1_O)        0.124     6.194 f  iCPU/regfile_inst/x1[19]_i_10/O
                         net (fo=2, routed)           0.679     6.873    iCPU/regfile_inst/x1[19]_i_10_n_1
    SLICE_X40Y62         LUT6 (Prop_lut6_I5_O)        0.124     6.997 f  iCPU/regfile_inst/x1[19]_i_5/O
                         net (fo=1, routed)           0.812     7.809    iCPU/regfile_inst/x1[19]_i_5_n_1
    SLICE_X42Y62         LUT6 (Prop_lut6_I1_O)        0.124     7.933 f  iCPU/regfile_inst/x1[19]_i_2/O
                         net (fo=2, routed)           0.975     8.908    iCPU/regfile_inst/x1[19]_i_2_n_1
    SLICE_X52Y62         LUT4 (Prop_lut4_I2_O)        0.124     9.032 r  iCPU/regfile_inst/pc_next_reg[19]_i_1/O
                         net (fo=1, routed)           0.500     9.532    iCPU/regfile_inst_n_15
    SLICE_X53Y62         LDCE                                         r  iCPU/pc_next_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x4_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.969ns  (logic 1.988ns (16.610%)  route 9.981ns (83.390%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT6=7)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.705    -2.462    iCPU/regfile_inst/clk0
    SLICE_X58Y65         FDRE                                         r  iCPU/regfile_inst/x4_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y65         FDRE (Prop_fdre_C_Q)         0.518    -1.944 r  iCPU/regfile_inst/x4_reg[27]/Q
                         net (fo=2, routed)           0.962    -0.982    iCPU/regfile_inst/x4_reg_n_1_[27]
    SLICE_X59Y68         LUT6 (Prop_lut6_I5_O)        0.124    -0.858 r  iCPU/regfile_inst/x1[27]_i_24/O
                         net (fo=1, routed)           0.853    -0.005    iCPU/regfile_inst/x1[27]_i_24_n_1
    SLICE_X59Y69         LUT6 (Prop_lut6_I3_O)        0.124     0.119 f  iCPU/regfile_inst/x1[27]_i_15/O
                         net (fo=1, routed)           0.617     0.736    iCPU/regfile_inst/x1[27]_i_15_n_1
    SLICE_X60Y65         LUT6 (Prop_lut6_I2_O)        0.124     0.860 r  iCPU/regfile_inst/x1[27]_i_7/O
                         net (fo=8, routed)           1.694     2.555    iCPU/regfile_inst/x1[27]_i_7_n_1
    SLICE_X37Y61         LUT3 (Prop_lut3_I2_O)        0.124     2.679 f  iCPU/regfile_inst/iMEM_i_720/O
                         net (fo=3, routed)           0.830     3.509    iCPU/regfile_inst/iMEM_i_720_n_1
    SLICE_X37Y59         LUT6 (Prop_lut6_I0_O)        0.124     3.633 f  iCPU/regfile_inst/iMEM_i_448/O
                         net (fo=3, routed)           0.988     4.621    iCPU/regfile_inst/iMEM_i_448_n_1
    SLICE_X40Y58         LUT3 (Prop_lut3_I0_O)        0.152     4.773 f  iCPU/regfile_inst/iMEM_i_428/O
                         net (fo=1, routed)           0.574     5.347    iCPU/regfile_inst/iMEM_i_428_n_1
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.326     5.673 r  iCPU/regfile_inst/iMEM_i_179/O
                         net (fo=1, routed)           0.470     6.143    iCPU/regfile_inst/iMEM_i_179_n_1
    SLICE_X48Y58         LUT6 (Prop_lut6_I3_O)        0.124     6.267 f  iCPU/regfile_inst/iMEM_i_59/O
                         net (fo=1, routed)           0.433     6.700    iCPU/regfile_inst/iMEM_i_59_n_1
    SLICE_X48Y58         LUT6 (Prop_lut6_I2_O)        0.124     6.824 r  iCPU/regfile_inst/iMEM_i_6/O
                         net (fo=7, routed)           1.975     8.799    iCPU/regfile_inst/pc_reg_10_sn_1
    SLICE_X56Y58         LUT4 (Prop_lut4_I0_O)        0.124     8.923 r  iCPU/regfile_inst/pc_next_reg[10]_i_1/O
                         net (fo=1, routed)           0.584     9.507    iCPU/regfile_inst_n_24
    SLICE_X55Y58         LDCE                                         r  iCPU/pc_next_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/regfile_inst/x12_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.932ns  (logic 2.959ns (24.799%)  route 8.973ns (75.201%))
  Logic Levels:           11  (LUT3=1 LUT4=1 LUT5=3 LUT6=5 MUXF7=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285     1.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -6.474 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -4.268    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -4.167 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.710    -2.457    iCPU/regfile_inst/clk0
    SLICE_X58Y60         FDRE                                         r  iCPU/regfile_inst/x12_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y60         FDRE (Prop_fdre_C_Q)         0.478    -1.979 f  iCPU/regfile_inst/x12_reg[3]/Q
                         net (fo=2, routed)           1.309    -0.670    iCPU/regfile_inst/x12_reg_n_1_[3]
    SLICE_X62Y59         LUT6 (Prop_lut6_I5_O)        0.296    -0.374 f  iCPU/regfile_inst/iMEM_i_669/O
                         net (fo=1, routed)           0.000    -0.374    iCPU/regfile_inst/iMEM_i_669_n_1
    SLICE_X62Y59         MUXF7 (Prop_muxf7_I1_O)      0.214    -0.160 f  iCPU/regfile_inst/iMEM_i_379/O
                         net (fo=1, routed)           0.652     0.492    iCPU/regfile_inst/iMEM_i_379_n_1
    SLICE_X63Y59         LUT6 (Prop_lut6_I5_O)        0.297     0.789 f  iCPU/regfile_inst/iMEM_i_142/O
                         net (fo=17, routed)          1.280     2.069    iCPU/regfile_inst/dinb[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124     2.193 r  iCPU/regfile_inst/iMEM_i_85/O
                         net (fo=84, routed)          1.025     3.218    iCPU/regfile_inst/iMEM_i_85_n_1
    SLICE_X44Y56         LUT5 (Prop_lut5_I3_O)        0.152     3.370 r  iCPU/regfile_inst/iMEM_i_454/O
                         net (fo=4, routed)           0.468     3.838    iCPU/regfile_inst/iMEM_i_454_n_1
    SLICE_X44Y56         LUT5 (Prop_lut5_I2_O)        0.326     4.164 r  iCPU/regfile_inst/iMEM_i_197/O
                         net (fo=9, routed)           1.131     5.295    iCPU/regfile_inst/iMEM_i_197_n_1
    SLICE_X45Y60         LUT5 (Prop_lut5_I2_O)        0.152     5.447 f  iCPU/regfile_inst/x1[28]_i_9/O
                         net (fo=7, routed)           0.920     6.367    iCPU/regfile_inst/x1[28]_i_9_n_1
    SLICE_X45Y64         LUT3 (Prop_lut3_I2_O)        0.320     6.687 r  iCPU/regfile_inst/x1[30]_i_12/O
                         net (fo=2, routed)           0.870     7.558    iCPU/regfile_inst/x1[30]_i_12_n_1
    SLICE_X45Y65         LUT6 (Prop_lut6_I2_O)        0.326     7.884 f  iCPU/regfile_inst/x1[30]_i_5/O
                         net (fo=1, routed)           0.151     8.035    iCPU/regfile_inst/x1[30]_i_5_n_1
    SLICE_X45Y65         LUT6 (Prop_lut6_I1_O)        0.124     8.159 f  iCPU/regfile_inst/x1[30]_i_2/O
                         net (fo=2, routed)           0.783     8.942    iCPU/regfile_inst/x1[30]_i_2_n_1
    SLICE_X52Y64         LUT4 (Prop_lut4_I0_O)        0.150     9.092 r  iCPU/regfile_inst/pc_next_reg[30]_i_1/O
                         net (fo=1, routed)           0.382     9.475    iCPU/regfile_inst_n_4
    SLICE_X52Y64         LDCE                                         r  iCPU/pc_next_reg[30]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iCPU/pc_reg[31]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[31]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.312ns  (logic 0.954ns (41.268%)  route 1.358ns (58.732%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.531    -3.019    iCPU/clk0
    SLICE_X54Y64         FDCE                                         r  iCPU/pc_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDCE (Prop_fdce_C_Q)         0.418    -2.601 r  iCPU/pc_reg[31]/Q
                         net (fo=4, routed)           0.566    -2.035    iCPU/pc_reg[31]
    SLICE_X53Y63         LUT6 (Prop_lut6_I0_O)        0.100    -1.935 r  iCPU/pc_next0_carry__6_i_1/O
                         net (fo=1, routed)           0.000    -1.935    iCPU/pc_next0_carry__6_i_1_n_1
    SLICE_X53Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.189    -1.746 r  iCPU/pc_next0_carry__6/O[3]
                         net (fo=1, routed)           0.630    -1.115    iCPU/regfile_inst/data0[31]
    SLICE_X53Y64         LUT4 (Prop_lut4_I1_O)        0.247    -0.868 r  iCPU/regfile_inst/pc_next_reg[31]_i_1/O
                         net (fo=1, routed)           0.162    -0.707    iCPU/regfile_inst_n_3
    SLICE_X52Y64         LDCE                                         r  iCPU/pc_next_reg[31]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[13]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.315ns  (logic 0.936ns (40.438%)  route 1.379ns (59.562%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.534    -3.016    iCPU/clk0
    SLICE_X54Y60         FDCE                                         r  iCPU/pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDCE (Prop_fdce_C_Q)         0.418    -2.598 r  iCPU/pc_reg[13]/Q
                         net (fo=5, routed)           0.646    -1.951    iCPU/pc_reg[13]
    SLICE_X53Y59         LUT6 (Prop_lut6_I0_O)        0.100    -1.851 r  iCPU/pc_next0_carry__2_i_3/O
                         net (fo=1, routed)           0.000    -1.851    iCPU/pc_next0_carry__2_i_3_n_1
    SLICE_X53Y59         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.174    -1.677 r  iCPU/pc_next0_carry__2/O[1]
                         net (fo=1, routed)           0.257    -1.420    iCPU/regfile_inst/data0[13]
    SLICE_X51Y60         LUT4 (Prop_lut4_I3_O)        0.244    -1.176 r  iCPU/regfile_inst/pc_next_reg[13]_i_1/O
                         net (fo=1, routed)           0.475    -0.701    iCPU/regfile_inst_n_21
    SLICE_X53Y61         LDCE                                         r  iCPU/pc_next_reg[13]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.337ns  (logic 1.146ns (49.037%)  route 1.191ns (50.963%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.535    -3.015    iCPU/clk0
    SLICE_X54Y57         FDCE                                         r  iCPU/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.418    -2.597 r  iCPU/pc_reg[1]/Q
                         net (fo=5, routed)           0.533    -2.064    iCPU/pc_reg[1]
    SLICE_X53Y56         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.481    -1.583 r  iCPU/pc_next0_carry/O[3]
                         net (fo=1, routed)           0.341    -1.242    iCPU/regfile_inst/data0[3]
    SLICE_X54Y56         LUT4 (Prop_lut4_I3_O)        0.247    -0.995 r  iCPU/regfile_inst/pc_next_reg[3]_i_1/O
                         net (fo=1, routed)           0.317    -0.677    iCPU/regfile_inst_n_31
    SLICE_X54Y56         LDCE                                         r  iCPU/pc_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.425ns  (logic 0.948ns (39.095%)  route 1.477ns (60.905%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.535    -3.015    iCPU/clk0
    SLICE_X54Y57         FDCE                                         r  iCPU/pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.418    -2.597 r  iCPU/pc_reg[4]/Q
                         net (fo=7, routed)           0.717    -1.879    iCPU/fetch_addr[2]
    SLICE_X53Y57         LUT6 (Prop_lut6_I0_O)        0.100    -1.779 r  iCPU/pc_next0_carry__0_i_4/O
                         net (fo=1, routed)           0.000    -1.779    iCPU/pc_next0_carry__0_i_4_n_1
    SLICE_X53Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189    -1.590 r  iCPU/pc_next0_carry__0/O[0]
                         net (fo=1, routed)           0.476    -1.114    iCPU/regfile_inst/data0[4]
    SLICE_X52Y56         LUT4 (Prop_lut4_I3_O)        0.241    -0.873 r  iCPU/regfile_inst/pc_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.284    -0.590    iCPU/regfile_inst_n_30
    SLICE_X52Y56         LDCE                                         r  iCPU/pc_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.438ns  (logic 0.990ns (40.606%)  route 1.448ns (59.394%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.536    -3.014    iCPU/clk0
    SLICE_X54Y55         FDCE                                         r  iCPU/pc_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y55         FDCE (Prop_fdce_C_Q)         0.418    -2.596 r  iCPU/pc_reg[0]/Q
                         net (fo=5, routed)           0.693    -1.902    iCPU/pc_reg[0]
    SLICE_X53Y56         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.328    -1.574 r  iCPU/pc_next0_carry/O[1]
                         net (fo=1, routed)           0.438    -1.136    iCPU/regfile_inst/data0[1]
    SLICE_X54Y56         LUT4 (Prop_lut4_I3_O)        0.244    -0.892 r  iCPU/regfile_inst/pc_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.317    -0.575    iCPU/regfile_inst_n_33
    SLICE_X54Y56         LDCE                                         r  iCPU/pc_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.545ns  (logic 1.119ns (43.962%)  route 1.426ns (56.038%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.534    -3.016    iCPU/clk0
    SLICE_X54Y60         FDCE                                         r  iCPU/pc_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDCE (Prop_fdce_C_Q)         0.418    -2.598 r  iCPU/pc_reg[15]/Q
                         net (fo=5, routed)           0.526    -2.072    iCPU/pc_reg[15]
    SLICE_X53Y59         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.310    -1.762 r  iCPU/pc_next0_carry__2/CO[3]
                         net (fo=1, routed)           0.000    -1.762    iCPU/pc_next0_carry__2_n_1
    SLICE_X53Y60         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.150    -1.612 r  iCPU/pc_next0_carry__3/O[0]
                         net (fo=1, routed)           0.241    -1.371    iCPU/regfile_inst/data0[16]
    SLICE_X51Y60         LUT4 (Prop_lut4_I1_O)        0.241    -1.130 r  iCPU/regfile_inst/pc_next_reg[16]_i_1/O
                         net (fo=1, routed)           0.660    -0.470    iCPU/regfile_inst_n_18
    SLICE_X53Y61         LDCE                                         r  iCPU/pc_next_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[14]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.557ns  (logic 1.094ns (42.778%)  route 1.463ns (57.222%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.534    -3.016    iCPU/clk0
    SLICE_X54Y60         FDCE                                         r  iCPU/pc_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y60         FDCE (Prop_fdce_C_Q)         0.418    -2.598 r  iCPU/pc_reg[13]/Q
                         net (fo=5, routed)           0.520    -2.078    iCPU/pc_reg[13]
    SLICE_X53Y59         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.433    -1.645 r  iCPU/pc_next0_carry__2/O[2]
                         net (fo=1, routed)           0.419    -1.226    iCPU/regfile_inst/data0[14]
    SLICE_X52Y59         LUT4 (Prop_lut4_I3_O)        0.243    -0.983 r  iCPU/regfile_inst/pc_next_reg[14]_i_1/O
                         net (fo=1, routed)           0.525    -0.458    iCPU/regfile_inst_n_20
    SLICE_X53Y61         LDCE                                         r  iCPU/pc_next_reg[14]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.578ns  (logic 1.094ns (42.437%)  route 1.484ns (57.563%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.535    -3.015    iCPU/clk0
    SLICE_X54Y57         FDCE                                         r  iCPU/pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y57         FDCE (Prop_fdce_C_Q)         0.418    -2.597 r  iCPU/pc_reg[1]/Q
                         net (fo=5, routed)           0.533    -2.064    iCPU/pc_reg[1]
    SLICE_X53Y56         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.433    -1.631 r  iCPU/pc_next0_carry/O[2]
                         net (fo=1, routed)           0.668    -0.963    iCPU/regfile_inst/data0[2]
    SLICE_X52Y55         LUT4 (Prop_lut4_I3_O)        0.243    -0.720 r  iCPU/regfile_inst/pc_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.284    -0.437    iCPU/regfile_inst_n_32
    SLICE_X52Y55         LDCE                                         r  iCPU/pc_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.593ns  (logic 0.948ns (36.556%)  route 1.645ns (63.444%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.532    -3.018    iCPU/clk0
    SLICE_X54Y62         FDCE                                         r  iCPU/pc_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y62         FDCE (Prop_fdce_C_Q)         0.418    -2.600 r  iCPU/pc_reg[24]/Q
                         net (fo=5, routed)           0.588    -2.012    iCPU/pc_reg[24]
    SLICE_X53Y62         LUT3 (Prop_lut3_I2_O)        0.100    -1.912 r  iCPU/pc_next0_carry__5_i_4/O
                         net (fo=1, routed)           0.000    -1.912    iCPU/pc_next0_carry__5_i_4_n_1
    SLICE_X53Y62         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.189    -1.723 r  iCPU/pc_next0_carry__5/O[0]
                         net (fo=1, routed)           0.657    -1.066    iCPU/regfile_inst/data0[24]
    SLICE_X52Y63         LUT4 (Prop_lut4_I2_O)        0.241    -0.825 r  iCPU/regfile_inst/pc_next_reg[24]_i_1/O
                         net (fo=1, routed)           0.401    -0.424    iCPU/regfile_inst_n_10
    SLICE_X52Y63         LDCE                                         r  iCPU/pc_next_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iCPU/pc_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[26]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.659ns  (logic 1.094ns (41.136%)  route 1.565ns (58.864%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.531    -3.019    iCPU/clk0
    SLICE_X54Y63         FDCE                                         r  iCPU/pc_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y63         FDCE (Prop_fdce_C_Q)         0.418    -2.601 r  iCPU/pc_reg[25]/Q
                         net (fo=5, routed)           0.519    -2.082    iCPU/pc_reg[25]
    SLICE_X53Y62         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.433    -1.649 r  iCPU/pc_next0_carry__5/O[2]
                         net (fo=1, routed)           0.646    -1.003    iCPU/regfile_inst/data0[26]
    SLICE_X52Y64         LUT4 (Prop_lut4_I1_O)        0.243    -0.760 r  iCPU/regfile_inst/pc_next_reg[26]_i_1/O
                         net (fo=1, routed)           0.401    -0.359    iCPU/regfile_inst_n_8
    SLICE_X52Y64         LDCE                                         r  iCPU/pc_next_reg[26]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk90_clk_wiz_0
  To Clock:  

Max Delay            35 Endpoints
Min Delay            35 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.013ns  (logic 4.514ns (28.190%)  route 11.499ns (71.810%))
  Logic Levels:           11  (LUT2=2 LUT4=1 LUT5=3 LUT6=5)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=49, routed)          1.609    26.648    iCPU/regfile_inst/douta[2]
    SLICE_X52Y64         LUT2 (Prop_lut2_I1_O)        0.124    26.772 r  iCPU/regfile_inst/pc_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.980    27.752    iCPU/regfile_inst/pc_next0_carry__2_i_7_n_1
    SLICE_X52Y58         LUT6 (Prop_lut6_I5_O)        0.124    27.876 f  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=27, routed)          0.842    28.718    iCPU/regfile_inst/pc_next0_carry__2_i_7_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I5_O)        0.124    28.842 r  iCPU/regfile_inst/pc_next0_carry__4_i_8/O
                         net (fo=4, routed)           0.870    29.712    iCPU/regfile_inst/pc_next0_carry__2_i_5_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I2_O)        0.124    29.836 f  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.987    30.823    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.152    30.975 f  iCPU/regfile_inst/x1[22]_i_9/O
                         net (fo=5, routed)           0.974    31.949    iCPU/regfile_inst/x1[22]_i_9_n_1
    SLICE_X45Y60         LUT5 (Prop_lut5_I4_O)        0.354    32.303 r  iCPU/regfile_inst/x1[28]_i_17/O
                         net (fo=3, routed)           0.684    32.988    iCPU/regfile_inst/x1[28]_i_17_n_1
    SLICE_X45Y60         LUT5 (Prop_lut5_I4_O)        0.360    33.348 f  iCPU/regfile_inst/x1[28]_i_9/O
                         net (fo=7, routed)           0.920    34.268    iCPU/regfile_inst/x1[28]_i_9_n_1
    SLICE_X45Y64         LUT5 (Prop_lut5_I3_O)        0.326    34.594 r  iCPU/regfile_inst/x1[0]_i_8/O
                         net (fo=2, routed)           0.818    35.412    iCPU/regfile_inst/x1[0]_i_8_n_1
    SLICE_X45Y63         LUT6 (Prop_lut6_I0_O)        0.124    35.536 r  iCPU/regfile_inst/x1[0]_i_5/O
                         net (fo=1, routed)           1.069    36.604    iCPU/regfile_inst/x1[0]_i_5_n_1
    SLICE_X45Y57         LUT6 (Prop_lut6_I2_O)        0.124    36.728 f  iCPU/regfile_inst/x1[0]_i_2/O
                         net (fo=9, routed)           1.147    37.876    iCPU/regfile_inst/x1[0]_i_2_n_1
    SLICE_X55Y55         LUT4 (Prop_lut4_I0_O)        0.124    38.000 r  iCPU/regfile_inst/pc_next_reg[0]_i_1/O
                         net (fo=1, routed)           0.599    38.598    iCPU/regfile_inst_n_34
    SLICE_X54Y56         LDCE                                         r  iCPU/pc_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[29]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.515ns  (logic 4.710ns (30.357%)  route 10.805ns (69.643%))
  Logic Levels:           11  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=49, routed)          1.609    26.648    iCPU/regfile_inst/douta[2]
    SLICE_X52Y64         LUT2 (Prop_lut2_I1_O)        0.124    26.772 r  iCPU/regfile_inst/pc_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.980    27.752    iCPU/regfile_inst/pc_next0_carry__2_i_7_n_1
    SLICE_X52Y58         LUT6 (Prop_lut6_I5_O)        0.124    27.876 f  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=27, routed)          0.842    28.718    iCPU/regfile_inst/pc_next0_carry__2_i_7_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I5_O)        0.124    28.842 r  iCPU/regfile_inst/pc_next0_carry__4_i_8/O
                         net (fo=4, routed)           0.870    29.712    iCPU/regfile_inst/pc_next0_carry__2_i_5_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I2_O)        0.124    29.836 f  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.987    30.823    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.152    30.975 f  iCPU/regfile_inst/x1[22]_i_9/O
                         net (fo=5, routed)           0.974    31.949    iCPU/regfile_inst/x1[22]_i_9_n_1
    SLICE_X45Y60         LUT5 (Prop_lut5_I4_O)        0.354    32.303 r  iCPU/regfile_inst/x1[28]_i_17/O
                         net (fo=3, routed)           0.684    32.988    iCPU/regfile_inst/x1[28]_i_17_n_1
    SLICE_X45Y60         LUT5 (Prop_lut5_I4_O)        0.360    33.348 f  iCPU/regfile_inst/x1[28]_i_9/O
                         net (fo=7, routed)           0.920    34.268    iCPU/regfile_inst/x1[28]_i_9_n_1
    SLICE_X45Y64         LUT3 (Prop_lut3_I2_O)        0.320    34.588 r  iCPU/regfile_inst/x1[30]_i_12/O
                         net (fo=2, routed)           0.702    35.290    iCPU/regfile_inst/x1[30]_i_12_n_1
    SLICE_X44Y65         LUT6 (Prop_lut6_I2_O)        0.326    35.616 f  iCPU/regfile_inst/x1[29]_i_5/O
                         net (fo=1, routed)           0.444    36.060    iCPU/regfile_inst/x1[29]_i_5_n_1
    SLICE_X44Y65         LUT6 (Prop_lut6_I1_O)        0.124    36.184 f  iCPU/regfile_inst/x1[29]_i_2/O
                         net (fo=2, routed)           1.003    37.188    iCPU/regfile_inst/x1[29]_i_2_n_1
    SLICE_X52Y66         LUT4 (Prop_lut4_I0_O)        0.124    37.312 r  iCPU/regfile_inst/pc_next_reg[29]_i_1/O
                         net (fo=1, routed)           0.789    38.101    iCPU/regfile_inst_n_5
    SLICE_X52Y64         LDCE                                         r  iCPU/pc_next_reg[29]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iDec/cs_gpio_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.433ns  (logic 4.279ns (27.727%)  route 11.154ns (72.273%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.748    22.581    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.035 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=260, routed)         2.094    27.129    iCPU/regfile_inst/douta[21]
    SLICE_X62Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.253 f  iCPU/regfile_inst/iMEM_i_375/O
                         net (fo=2, routed)           0.641    27.894    iCPU/regfile_inst/iMEM_i_375_n_1
    SLICE_X61Y52         LUT6 (Prop_lut6_I3_O)        0.124    28.018 r  iCPU/regfile_inst/iMEM_i_474/O
                         net (fo=1, routed)           0.864    28.881    iCPU/regfile_inst/iMEM_i_474_n_1
    SLICE_X52Y56         LUT6 (Prop_lut6_I5_O)        0.124    29.005 r  iCPU/regfile_inst/iMEM_i_217/O
                         net (fo=80, routed)          1.365    30.370    iCPU/regfile_inst/iMEM_i_217_n_1
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.150    30.520 f  iCPU/regfile_inst/x1[31]_i_32/O
                         net (fo=7, routed)           1.142    31.662    iCPU/regfile_inst/x1[31]_i_32_n_1
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.356    32.018 f  iCPU/regfile_inst/x1[27]_i_26/O
                         net (fo=4, routed)           0.752    32.770    iCPU/regfile_inst/x1[27]_i_26_n_1
    SLICE_X39Y62         LUT6 (Prop_lut6_I1_O)        0.327    33.097 f  iCPU/regfile_inst/x1[25]_i_17/O
                         net (fo=1, routed)           0.547    33.644    iCPU/regfile_inst/x1[25]_i_17_n_1
    SLICE_X43Y63         LUT5 (Prop_lut5_I1_O)        0.124    33.768 f  iCPU/regfile_inst/x1[25]_i_12/O
                         net (fo=1, routed)           0.597    34.365    iCPU/regfile_inst/x1[25]_i_12_n_1
    SLICE_X45Y64         LUT6 (Prop_lut6_I5_O)        0.124    34.489 f  iCPU/regfile_inst/x1[25]_i_5/O
                         net (fo=1, routed)           0.263    34.752    iCPU/regfile_inst/x1[25]_i_5_n_1
    SLICE_X45Y64         LUT6 (Prop_lut6_I1_O)        0.124    34.876 f  iCPU/regfile_inst/x1[25]_i_2/O
                         net (fo=4, routed)           1.187    36.063    iCPU/regfile_inst/x1[25]_i_2_n_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.124    36.187 r  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           1.005    37.193    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124    37.317 f  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.698    38.014    iDec/x31_reg[5]_0
    SLICE_X48Y62         LDCE                                         f  iDec/cs_gpio_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iDec/cs_mem_reg/PRE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.433ns  (logic 4.279ns (27.727%)  route 11.154ns (72.273%))
  Logic Levels:           11  (LUT2=1 LUT4=1 LUT5=1 LUT6=8)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.748    22.581    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.035 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=260, routed)         2.094    27.129    iCPU/regfile_inst/douta[21]
    SLICE_X62Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.253 f  iCPU/regfile_inst/iMEM_i_375/O
                         net (fo=2, routed)           0.641    27.894    iCPU/regfile_inst/iMEM_i_375_n_1
    SLICE_X61Y52         LUT6 (Prop_lut6_I3_O)        0.124    28.018 r  iCPU/regfile_inst/iMEM_i_474/O
                         net (fo=1, routed)           0.864    28.881    iCPU/regfile_inst/iMEM_i_474_n_1
    SLICE_X52Y56         LUT6 (Prop_lut6_I5_O)        0.124    29.005 r  iCPU/regfile_inst/iMEM_i_217/O
                         net (fo=80, routed)          1.365    30.370    iCPU/regfile_inst/iMEM_i_217_n_1
    SLICE_X43Y63         LUT2 (Prop_lut2_I1_O)        0.150    30.520 f  iCPU/regfile_inst/x1[31]_i_32/O
                         net (fo=7, routed)           1.142    31.662    iCPU/regfile_inst/x1[31]_i_32_n_1
    SLICE_X37Y61         LUT4 (Prop_lut4_I0_O)        0.356    32.018 f  iCPU/regfile_inst/x1[27]_i_26/O
                         net (fo=4, routed)           0.752    32.770    iCPU/regfile_inst/x1[27]_i_26_n_1
    SLICE_X39Y62         LUT6 (Prop_lut6_I1_O)        0.327    33.097 f  iCPU/regfile_inst/x1[25]_i_17/O
                         net (fo=1, routed)           0.547    33.644    iCPU/regfile_inst/x1[25]_i_17_n_1
    SLICE_X43Y63         LUT5 (Prop_lut5_I1_O)        0.124    33.768 f  iCPU/regfile_inst/x1[25]_i_12/O
                         net (fo=1, routed)           0.597    34.365    iCPU/regfile_inst/x1[25]_i_12_n_1
    SLICE_X45Y64         LUT6 (Prop_lut6_I5_O)        0.124    34.489 f  iCPU/regfile_inst/x1[25]_i_5/O
                         net (fo=1, routed)           0.263    34.752    iCPU/regfile_inst/x1[25]_i_5_n_1
    SLICE_X45Y64         LUT6 (Prop_lut6_I1_O)        0.124    34.876 f  iCPU/regfile_inst/x1[25]_i_2/O
                         net (fo=4, routed)           1.187    36.063    iCPU/regfile_inst/x1[25]_i_2_n_1
    SLICE_X48Y62         LUT6 (Prop_lut6_I5_O)        0.124    36.187 r  iCPU/regfile_inst/cs_mem_reg_i_8/O
                         net (fo=1, routed)           1.005    37.193    iCPU/regfile_inst/cs_mem_reg_i_8_n_1
    SLICE_X48Y63         LUT6 (Prop_lut6_I1_O)        0.124    37.317 f  iCPU/regfile_inst/cs_mem_reg_i_2/O
                         net (fo=2, routed)           0.698    38.014    iDec/x31_reg[5]_0
    SLICE_X48Y62         LDPE                                         f  iDec/cs_mem_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.244ns  (logic 4.607ns (30.222%)  route 10.637ns (69.778%))
  Logic Levels:           11  (LUT4=1 LUT5=2 LUT6=5 MUXF7=3)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.748    22.581    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.035 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=260, routed)         1.939    26.974    iCPU/regfile_inst/douta[21]
    SLICE_X66Y62         LUT6 (Prop_lut6_I2_O)        0.124    27.098 f  iCPU/regfile_inst/iMEM_i_665/O
                         net (fo=1, routed)           0.000    27.098    iCPU/regfile_inst/iMEM_i_665_n_1
    SLICE_X66Y62         MUXF7 (Prop_muxf7_I1_O)      0.214    27.312 f  iCPU/regfile_inst/iMEM_i_377/O
                         net (fo=1, routed)           0.832    28.144    iCPU/regfile_inst/iMEM_i_377_n_1
    SLICE_X63Y59         LUT6 (Prop_lut6_I1_O)        0.297    28.441 f  iCPU/regfile_inst/iMEM_i_142/O
                         net (fo=17, routed)          1.280    29.722    iCPU/regfile_inst/dinb[3]
    SLICE_X49Y57         LUT6 (Prop_lut6_I5_O)        0.124    29.846 r  iCPU/regfile_inst/iMEM_i_85/O
                         net (fo=84, routed)          1.331    31.177    iCPU/regfile_inst/iMEM_i_85_n_1
    SLICE_X40Y59         LUT5 (Prop_lut5_I3_O)        0.124    31.301 f  iCPU/regfile_inst/iMEM_i_461/O
                         net (fo=4, routed)           1.001    32.301    iCPU/regfile_inst/iMEM_i_461_n_1
    SLICE_X40Y57         LUT6 (Prop_lut6_I1_O)        0.124    32.425 f  iCPU/regfile_inst/iMEM_i_493/O
                         net (fo=2, routed)           1.237    33.662    iCPU/regfile_inst/iMEM_i_493_n_1
    SLICE_X39Y57         LUT6 (Prop_lut6_I2_O)        0.124    33.786 r  iCPU/regfile_inst/x1[1]_i_9/O
                         net (fo=1, routed)           0.000    33.786    iCPU/regfile_inst/x1[1]_i_9_n_1
    SLICE_X39Y57         MUXF7 (Prop_muxf7_I0_O)      0.212    33.998 r  iCPU/regfile_inst/x1_reg[1]_i_7/O
                         net (fo=1, routed)           0.949    34.947    iCPU/regfile_inst/x1_reg[1]_i_7_n_1
    SLICE_X45Y57         LUT5 (Prop_lut5_I4_O)        0.299    35.246 r  iCPU/regfile_inst/x1[1]_i_3/O
                         net (fo=1, routed)           0.000    35.246    iCPU/regfile_inst/x1[1]_i_3_n_1
    SLICE_X45Y57         MUXF7 (Prop_muxf7_I0_O)      0.212    35.458 r  iCPU/regfile_inst/x1_reg[1]_i_2/O
                         net (fo=9, routed)           1.690    37.147    iCPU/regfile_inst/x1_reg[1]_i_2_n_1
    SLICE_X54Y56         LUT4 (Prop_lut4_I0_O)        0.299    37.446 r  iCPU/regfile_inst/pc_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.379    37.825    iCPU/regfile_inst_n_33
    SLICE_X54Y56         LDCE                                         r  iCPU/pc_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        15.020ns  (logic 3.924ns (26.125%)  route 11.096ns (73.875%))
  Logic Levels:           10  (LUT3=2 LUT4=1 LUT6=7)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.748    22.581    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      2.454    25.035 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=259, routed)         2.018    27.053    iCPU/regfile_inst/douta[16]
    SLICE_X60Y70         LUT6 (Prop_lut6_I2_O)        0.124    27.177 r  iCPU/regfile_inst/x1[27]_i_20/O
                         net (fo=1, routed)           0.805    27.982    iCPU/regfile_inst/x1[27]_i_20_n_1
    SLICE_X59Y70         LUT6 (Prop_lut6_I3_O)        0.124    28.106 f  iCPU/regfile_inst/x1[27]_i_14/O
                         net (fo=1, routed)           0.725    28.831    iCPU/regfile_inst/x1[27]_i_14_n_1
    SLICE_X60Y65         LUT6 (Prop_lut6_I0_O)        0.124    28.955 r  iCPU/regfile_inst/x1[27]_i_7/O
                         net (fo=8, routed)           1.694    30.649    iCPU/regfile_inst/x1[27]_i_7_n_1
    SLICE_X37Y61         LUT3 (Prop_lut3_I2_O)        0.124    30.773 f  iCPU/regfile_inst/iMEM_i_720/O
                         net (fo=3, routed)           0.830    31.603    iCPU/regfile_inst/iMEM_i_720_n_1
    SLICE_X37Y59         LUT6 (Prop_lut6_I0_O)        0.124    31.727 f  iCPU/regfile_inst/iMEM_i_448/O
                         net (fo=3, routed)           0.988    32.716    iCPU/regfile_inst/iMEM_i_448_n_1
    SLICE_X40Y58         LUT3 (Prop_lut3_I0_O)        0.152    32.868 f  iCPU/regfile_inst/iMEM_i_428/O
                         net (fo=1, routed)           0.574    33.441    iCPU/regfile_inst/iMEM_i_428_n_1
    SLICE_X42Y58         LUT6 (Prop_lut6_I0_O)        0.326    33.767 r  iCPU/regfile_inst/iMEM_i_179/O
                         net (fo=1, routed)           0.470    34.238    iCPU/regfile_inst/iMEM_i_179_n_1
    SLICE_X48Y58         LUT6 (Prop_lut6_I3_O)        0.124    34.362 f  iCPU/regfile_inst/iMEM_i_59/O
                         net (fo=1, routed)           0.433    34.795    iCPU/regfile_inst/iMEM_i_59_n_1
    SLICE_X48Y58         LUT6 (Prop_lut6_I2_O)        0.124    34.919 r  iCPU/regfile_inst/iMEM_i_6/O
                         net (fo=7, routed)           1.975    36.894    iCPU/regfile_inst/pc_reg_10_sn_1
    SLICE_X56Y58         LUT4 (Prop_lut4_I0_O)        0.124    37.018 r  iCPU/regfile_inst/pc_next_reg[10]_i_1/O
                         net (fo=1, routed)           0.584    37.601    iCPU/regfile_inst_n_24
    SLICE_X55Y58         LDCE                                         r  iCPU/pc_next_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[26]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.895ns  (logic 4.514ns (30.305%)  route 10.381ns (69.695%))
  Logic Levels:           11  (LUT2=2 LUT4=2 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=49, routed)          1.609    26.648    iCPU/regfile_inst/douta[2]
    SLICE_X52Y64         LUT2 (Prop_lut2_I1_O)        0.124    26.772 r  iCPU/regfile_inst/pc_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.980    27.752    iCPU/regfile_inst/pc_next0_carry__2_i_7_n_1
    SLICE_X52Y58         LUT6 (Prop_lut6_I5_O)        0.124    27.876 f  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=27, routed)          0.842    28.718    iCPU/regfile_inst/pc_next0_carry__2_i_7_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I5_O)        0.124    28.842 r  iCPU/regfile_inst/pc_next0_carry__4_i_8/O
                         net (fo=4, routed)           0.870    29.712    iCPU/regfile_inst/pc_next0_carry__2_i_5_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I2_O)        0.124    29.836 r  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.987    30.823    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.152    30.975 r  iCPU/regfile_inst/x1[22]_i_9/O
                         net (fo=5, routed)           0.974    31.949    iCPU/regfile_inst/x1[22]_i_9_n_1
    SLICE_X45Y60         LUT5 (Prop_lut5_I4_O)        0.354    32.303 f  iCPU/regfile_inst/x1[28]_i_17/O
                         net (fo=3, routed)           0.684    32.988    iCPU/regfile_inst/x1[28]_i_17_n_1
    SLICE_X45Y60         LUT5 (Prop_lut5_I4_O)        0.360    33.348 r  iCPU/regfile_inst/x1[28]_i_9/O
                         net (fo=7, routed)           0.501    33.849    iCPU/regfile_inst/x1[28]_i_9_n_1
    SLICE_X43Y62         LUT6 (Prop_lut6_I0_O)        0.326    34.175 r  iCPU/regfile_inst/x1[27]_i_10/O
                         net (fo=2, routed)           0.292    34.467    iCPU/regfile_inst/x1[27]_i_10_n_1
    SLICE_X41Y62         LUT6 (Prop_lut6_I2_O)        0.124    34.591 r  iCPU/regfile_inst/x1[26]_i_4/O
                         net (fo=3, routed)           1.009    35.600    iCPU/regfile_inst/x1[26]_i_4_n_1
    SLICE_X40Y63         LUT4 (Prop_lut4_I0_O)        0.124    35.724 f  iCPU/regfile_inst/x1[26]_i_2/O
                         net (fo=2, routed)           1.156    36.880    iCPU/regfile_inst/x1[26]_i_2_n_1
    SLICE_X52Y64         LUT4 (Prop_lut4_I2_O)        0.124    37.004 r  iCPU/regfile_inst/pc_next_reg[26]_i_1/O
                         net (fo=1, routed)           0.477    37.481    iCPU/regfile_inst_n_8
    SLICE_X52Y64         LDCE                                         r  iCPU/pc_next_reg[26]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[30]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.790ns  (logic 4.736ns (32.022%)  route 10.054ns (67.978%))
  Logic Levels:           11  (LUT2=2 LUT3=1 LUT4=1 LUT5=2 LUT6=5)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.752    22.585    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    25.039 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=49, routed)          1.609    26.648    iCPU/regfile_inst/douta[2]
    SLICE_X52Y64         LUT2 (Prop_lut2_I1_O)        0.124    26.772 r  iCPU/regfile_inst/pc_next0_carry__2_i_7/O
                         net (fo=1, routed)           0.980    27.752    iCPU/regfile_inst/pc_next0_carry__2_i_7_n_1
    SLICE_X52Y58         LUT6 (Prop_lut6_I5_O)        0.124    27.876 f  iCPU/regfile_inst/pc_next0_carry__2_i_5/O
                         net (fo=27, routed)          0.842    28.718    iCPU/regfile_inst/pc_next0_carry__2_i_7_0
    SLICE_X51Y61         LUT6 (Prop_lut6_I5_O)        0.124    28.842 r  iCPU/regfile_inst/pc_next0_carry__4_i_8/O
                         net (fo=4, routed)           0.870    29.712    iCPU/regfile_inst/pc_next0_carry__2_i_5_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I2_O)        0.124    29.836 f  iCPU/regfile_inst/x1[20]_i_9/O
                         net (fo=3, routed)           0.987    30.823    iCPU/regfile_inst/x1[20]_i_9_n_1
    SLICE_X45Y61         LUT2 (Prop_lut2_I0_O)        0.152    30.975 f  iCPU/regfile_inst/x1[22]_i_9/O
                         net (fo=5, routed)           0.974    31.949    iCPU/regfile_inst/x1[22]_i_9_n_1
    SLICE_X45Y60         LUT5 (Prop_lut5_I4_O)        0.354    32.303 r  iCPU/regfile_inst/x1[28]_i_17/O
                         net (fo=3, routed)           0.684    32.988    iCPU/regfile_inst/x1[28]_i_17_n_1
    SLICE_X45Y60         LUT5 (Prop_lut5_I4_O)        0.360    33.348 f  iCPU/regfile_inst/x1[28]_i_9/O
                         net (fo=7, routed)           0.920    34.268    iCPU/regfile_inst/x1[28]_i_9_n_1
    SLICE_X45Y64         LUT3 (Prop_lut3_I2_O)        0.320    34.588 r  iCPU/regfile_inst/x1[30]_i_12/O
                         net (fo=2, routed)           0.870    35.458    iCPU/regfile_inst/x1[30]_i_12_n_1
    SLICE_X45Y65         LUT6 (Prop_lut6_I2_O)        0.326    35.784 f  iCPU/regfile_inst/x1[30]_i_5/O
                         net (fo=1, routed)           0.151    35.935    iCPU/regfile_inst/x1[30]_i_5_n_1
    SLICE_X45Y65         LUT6 (Prop_lut6_I1_O)        0.124    36.059 f  iCPU/regfile_inst/x1[30]_i_2/O
                         net (fo=2, routed)           0.783    36.843    iCPU/regfile_inst/x1[30]_i_2_n_1
    SLICE_X52Y64         LUT4 (Prop_lut4_I0_O)        0.150    36.993 r  iCPU/regfile_inst/pc_next_reg[30]_i_1/O
                         net (fo=1, routed)           0.382    37.375    iCPU/regfile_inst_n_4
    SLICE_X52Y64         LDCE                                         r  iCPU/pc_next_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[19]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.766ns  (logic 4.046ns (27.400%)  route 10.720ns (72.600%))
  Logic Levels:           11  (LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=5)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.748    22.581    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.035 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=260, routed)         2.094    27.129    iCPU/regfile_inst/douta[21]
    SLICE_X62Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.253 f  iCPU/regfile_inst/iMEM_i_375/O
                         net (fo=2, routed)           0.641    27.894    iCPU/regfile_inst/iMEM_i_375_n_1
    SLICE_X61Y52         LUT6 (Prop_lut6_I3_O)        0.124    28.018 r  iCPU/regfile_inst/iMEM_i_474/O
                         net (fo=1, routed)           0.864    28.881    iCPU/regfile_inst/iMEM_i_474_n_1
    SLICE_X52Y56         LUT6 (Prop_lut6_I5_O)        0.124    29.005 r  iCPU/regfile_inst/iMEM_i_217/O
                         net (fo=80, routed)          1.273    30.278    iCPU/regfile_inst/iMEM_i_217_n_1
    SLICE_X43Y57         LUT2 (Prop_lut2_I1_O)        0.150    30.428 f  iCPU/regfile_inst/x1[29]_i_16/O
                         net (fo=6, routed)           0.952    31.380    iCPU/regfile_inst/x1[29]_i_16_n_1
    SLICE_X43Y60         LUT5 (Prop_lut5_I0_O)        0.326    31.706 f  iCPU/regfile_inst/x1[20]_i_21/O
                         net (fo=3, routed)           0.838    32.543    iCPU/regfile_inst/x1[20]_i_21_n_1
    SLICE_X38Y61         LUT3 (Prop_lut3_I0_O)        0.124    32.667 f  iCPU/regfile_inst/x1[20]_i_15/O
                         net (fo=2, routed)           0.504    33.172    iCPU/regfile_inst/x1[20]_i_15_n_1
    SLICE_X38Y62         LUT5 (Prop_lut5_I4_O)        0.124    33.296 f  iCPU/regfile_inst/x1[19]_i_16/O
                         net (fo=1, routed)           0.590    33.886    iCPU/regfile_inst/x1[19]_i_16_n_1
    SLICE_X40Y62         LUT5 (Prop_lut5_I1_O)        0.124    34.010 f  iCPU/regfile_inst/x1[19]_i_10/O
                         net (fo=2, routed)           0.679    34.689    iCPU/regfile_inst/x1[19]_i_10_n_1
    SLICE_X40Y62         LUT6 (Prop_lut6_I5_O)        0.124    34.813 f  iCPU/regfile_inst/x1[19]_i_5/O
                         net (fo=1, routed)           0.812    35.625    iCPU/regfile_inst/x1[19]_i_5_n_1
    SLICE_X42Y62         LUT6 (Prop_lut6_I1_O)        0.124    35.749 f  iCPU/regfile_inst/x1[19]_i_2/O
                         net (fo=2, routed)           0.975    36.724    iCPU/regfile_inst/x1[19]_i_2_n_1
    SLICE_X52Y62         LUT4 (Prop_lut4_I2_O)        0.124    36.848 r  iCPU/regfile_inst/pc_next_reg[19]_i_1/O
                         net (fo=1, routed)           0.500    37.348    iCPU/regfile_inst_n_15
    SLICE_X53Y62         LDCE                                         r  iCPU/pc_next_reg[19]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[23]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.741ns  (logic 4.050ns (27.475%)  route 10.691ns (72.525%))
  Logic Levels:           11  (LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.285    26.285    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.759    18.526 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.206    20.732    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    20.833 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.748    22.581    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y12         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[5])
                                                      2.454    25.035 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[5]
                         net (fo=260, routed)         2.106    27.141    iCPU/regfile_inst/douta[21]
    SLICE_X58Y51         LUT6 (Prop_lut6_I2_O)        0.124    27.265 f  iCPU/regfile_inst/iMEM_i_357/O
                         net (fo=2, routed)           0.941    28.207    iCPU/regfile_inst/iMEM_i_357_n_1
    SLICE_X58Y52         LUT6 (Prop_lut6_I0_O)        0.124    28.331 r  iCPU/regfile_inst/iMEM_i_465/O
                         net (fo=1, routed)           0.452    28.782    iCPU/regfile_inst/iMEM_i_465_n_1
    SLICE_X56Y55         LUT6 (Prop_lut6_I5_O)        0.124    28.906 r  iCPU/regfile_inst/iMEM_i_209/O
                         net (fo=5, routed)           1.019    29.925    iCPU/regfile_inst/iMEM_i_209_n_1
    SLICE_X45Y55         LUT3 (Prop_lut3_I1_O)        0.153    30.078 f  iCPU/regfile_inst/iMEM_i_213/O
                         net (fo=3, routed)           0.841    30.919    iCPU/regfile_inst/iMEM_i_213_n_1
    SLICE_X45Y56         LUT4 (Prop_lut4_I0_O)        0.327    31.246 f  iCPU/regfile_inst/iMEM_i_412/O
                         net (fo=4, routed)           0.507    31.753    iCPU/regfile_inst/iMEM_i_412_n_1
    SLICE_X44Y56         LUT5 (Prop_lut5_I4_O)        0.124    31.877 r  iCPU/regfile_inst/iMEM_i_197/O
                         net (fo=9, routed)           1.133    33.010    iCPU/regfile_inst/iMEM_i_197_n_1
    SLICE_X45Y60         LUT5 (Prop_lut5_I3_O)        0.124    33.134 r  iCPU/regfile_inst/x1[22]_i_10/O
                         net (fo=6, routed)           1.032    34.166    iCPU/regfile_inst/x1[22]_i_10_n_1
    SLICE_X45Y61         LUT6 (Prop_lut6_I0_O)        0.124    34.290 r  iCPU/regfile_inst/x1[23]_i_13/O
                         net (fo=1, routed)           0.796    35.086    iCPU/regfile_inst/x1[23]_i_13_n_1
    SLICE_X46Y61         LUT6 (Prop_lut6_I2_O)        0.124    35.210 f  iCPU/regfile_inst/x1[23]_i_5/O
                         net (fo=1, routed)           0.656    35.866    iCPU/regfile_inst/x1[23]_i_5_n_1
    SLICE_X47Y61         LUT6 (Prop_lut6_I1_O)        0.124    35.990 f  iCPU/regfile_inst/x1[23]_i_2/O
                         net (fo=2, routed)           0.876    36.866    iCPU/regfile_inst/x1[23]_i_2_n_1
    SLICE_X52Y61         LUT4 (Prop_lut4_I2_O)        0.124    36.990 r  iCPU/regfile_inst/pc_next_reg[23]_i_1/O
                         net (fo=1, routed)           0.332    37.322    iCPU/regfile_inst_n_11
    SLICE_X52Y61         LDCE                                         r  iCPU/pc_next_reg[23]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.520ns  (logic 1.453ns (57.654%)  route 1.067ns (42.346%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.353    23.381 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=49, routed)          0.783    24.164    iCPU/regfile_inst/douta[2]
    SLICE_X52Y55         LUT4 (Prop_lut4_I2_O)        0.100    24.264 r  iCPU/regfile_inst/pc_next_reg[2]_i_1/O
                         net (fo=1, routed)           0.284    24.548    iCPU/regfile_inst_n_32
    SLICE_X52Y55         LDCE                                         r  iCPU/pc_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/inst0/b_true_reg/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.521ns  (logic 1.453ns (57.628%)  route 1.068ns (42.372%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[12])
                                                      1.353    23.381 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[12]
                         net (fo=37, routed)          1.068    24.449    iCPU/inst0/douta[4]
    SLICE_X51Y56         LUT3 (Prop_lut3_I2_O)        0.100    24.549 r  iCPU/inst0/b_true_reg_i_1/O
                         net (fo=1, routed)           0.000    24.549    iCPU/inst0/b_true__0
    SLICE_X51Y56         LDCE                                         r  iCPU/inst0/b_true_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.625ns  (logic 1.453ns (55.353%)  route 1.172ns (44.647%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.381 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=49, routed)          0.736    24.117    iCPU/regfile_inst/douta[3]
    SLICE_X55Y57         LUT4 (Prop_lut4_I1_O)        0.100    24.217 r  iCPU/regfile_inst/pc_next_reg[6]_i_1/O
                         net (fo=1, routed)           0.436    24.653    iCPU/regfile_inst_n_28
    SLICE_X55Y57         LDCE                                         r  iCPU/pc_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.631ns  (logic 1.453ns (55.228%)  route 1.178ns (44.772%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.381 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=49, routed)          0.861    24.242    iCPU/regfile_inst/douta[3]
    SLICE_X54Y56         LUT4 (Prop_lut4_I1_O)        0.100    24.342 r  iCPU/regfile_inst/pc_next_reg[3]_i_1/O
                         net (fo=1, routed)           0.317    24.659    iCPU/regfile_inst_n_31
    SLICE_X54Y56         LDCE                                         r  iCPU/pc_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.719ns  (logic 1.453ns (53.443%)  route 1.266ns (46.557%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.381 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=49, routed)          0.949    24.330    iCPU/regfile_inst/douta[3]
    SLICE_X54Y56         LUT4 (Prop_lut4_I1_O)        0.100    24.430 r  iCPU/regfile_inst/pc_next_reg[1]_i_1/O
                         net (fo=1, routed)           0.317    24.747    iCPU/regfile_inst_n_33
    SLICE_X54Y56         LDCE                                         r  iCPU/pc_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.733ns  (logic 1.453ns (53.174%)  route 1.280ns (46.826%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.381 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=49, routed)          1.002    24.383    iCPU/regfile_inst/douta[3]
    SLICE_X56Y59         LUT4 (Prop_lut4_I1_O)        0.100    24.483 r  iCPU/regfile_inst/pc_next_reg[9]_i_1/O
                         net (fo=1, routed)           0.278    24.761    iCPU/regfile_inst_n_25
    SLICE_X56Y59         LDCE                                         r  iCPU/pc_next_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.813ns  (logic 1.453ns (51.649%)  route 1.360ns (48.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.381 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=49, routed)          0.876    24.257    iCPU/regfile_inst/douta[3]
    SLICE_X56Y58         LUT4 (Prop_lut4_I1_O)        0.100    24.357 r  iCPU/regfile_inst/pc_next_reg[8]_i_1/O
                         net (fo=1, routed)           0.485    24.841    iCPU/regfile_inst_n_26
    SLICE_X55Y58         LDCE                                         r  iCPU/pc_next_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.821ns  (logic 1.453ns (51.500%)  route 1.368ns (48.500%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      1.353    23.381 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[2]
                         net (fo=49, routed)          1.085    24.466    iCPU/regfile_inst/douta[2]
    SLICE_X52Y56         LUT4 (Prop_lut4_I2_O)        0.100    24.566 r  iCPU/regfile_inst/pc_next_reg[4]_i_1/O
                         net (fo=1, routed)           0.284    24.849    iCPU/regfile_inst_n_30
    SLICE_X52Y56         LDCE                                         r  iCPU/pc_next_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[30]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.948ns  (logic 1.475ns (50.031%)  route 1.473ns (49.969%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.381 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=49, routed)          1.153    24.534    iCPU/regfile_inst/douta[3]
    SLICE_X52Y64         LUT4 (Prop_lut4_I1_O)        0.122    24.656 r  iCPU/regfile_inst/pc_next_reg[30]_i_1/O
                         net (fo=1, routed)           0.320    24.976    iCPU/regfile_inst_n_4
    SLICE_X52Y64         LDCE                                         r  iCPU/pc_next_reg[30]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk90_clk_wiz_0  {rise@25.000ns fall@75.000ns period=100.000ns})
  Destination:            iCPU/pc_next_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        2.971ns  (logic 1.453ns (48.898%)  route 1.518ns (51.102%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk90_clk_wiz_0 rise edge)
                                                     25.000    25.000 r  
    K17                  IBUF                         0.000    25.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    26.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.814    18.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.012    20.360    iPLL/inst/clk90_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    20.451 r  iPLL/inst/clkout2_buf/O
                         net (fo=2, routed)           1.577    22.028    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X3Y11         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      1.353    23.381 r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOADO[3]
                         net (fo=49, routed)          1.035    24.416    iCPU/regfile_inst/douta[3]
    SLICE_X56Y58         LUT4 (Prop_lut4_I1_O)        0.100    24.516 r  iCPU/regfile_inst/pc_next_reg[10]_i_1/O
                         net (fo=1, routed)           0.484    24.999    iCPU/regfile_inst_n_24
    SLICE_X55Y58         LDCE                                         r  iCPU/pc_next_reg[10]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iPLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            iPLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 0.029ns (1.680%)  route 1.697ns (98.320%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    K17                  IBUF                         0.000     4.000 f  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     4.480    iPLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.407     1.073 f  iPLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.752     1.825    iPLL/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.029     1.854 f  iPLL/inst/clkf_buf/O
                         net (fo=1, routed)           0.945     2.799    iPLL/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  iPLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iPLL/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            iPLL/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y19       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -2.779    iPLL/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  iPLL/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk0_clk_wiz_0

Max Delay          1158 Endpoints
Min Delay          1158 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iDec/cs_gpio_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x16_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.035ns  (logic 0.807ns (13.373%)  route 5.228ns (86.627%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/G
    SLICE_X48Y62         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          2.282     2.841    iDec/cs_gpio
    SLICE_X55Y56         LUT6 (Prop_lut6_I5_O)        0.124     2.965 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.665     3.630    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124     3.754 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          2.280     6.035    iCPU/regfile_inst/rd_data[10]
    SLICE_X67Y55         FDRE                                         r  iCPU/regfile_inst/x16_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.541    -3.009    iCPU/regfile_inst/clk0
    SLICE_X67Y55         FDRE                                         r  iCPU/regfile_inst/x16_reg[10]/C

Slack:                    inf
  Source:                 iDec/cs_gpio_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x23_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.845ns  (logic 0.807ns (13.806%)  route 5.038ns (86.194%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/G
    SLICE_X48Y62         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          2.282     2.841    iDec/cs_gpio
    SLICE_X55Y56         LUT6 (Prop_lut6_I5_O)        0.124     2.965 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.665     3.630    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124     3.754 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          2.091     5.845    iCPU/regfile_inst/rd_data[10]
    SLICE_X66Y55         FDRE                                         r  iCPU/regfile_inst/x23_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.541    -3.009    iCPU/regfile_inst/clk0
    SLICE_X66Y55         FDRE                                         r  iCPU/regfile_inst/x23_reg[10]/C

Slack:                    inf
  Source:                 iDec/cs_gpio_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x27_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.829ns  (logic 0.807ns (13.845%)  route 5.022ns (86.155%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/G
    SLICE_X48Y62         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          2.282     2.841    iDec/cs_gpio
    SLICE_X55Y56         LUT6 (Prop_lut6_I5_O)        0.124     2.965 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.665     3.630    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124     3.754 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          2.075     5.829    iCPU/regfile_inst/rd_data[10]
    SLICE_X65Y56         FDRE                                         r  iCPU/regfile_inst/x27_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.541    -3.009    iCPU/regfile_inst/clk0
    SLICE_X65Y56         FDRE                                         r  iCPU/regfile_inst/x27_reg[10]/C

Slack:                    inf
  Source:                 iDec/cs_gpio_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x30_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.741ns  (logic 0.807ns (14.057%)  route 4.934ns (85.943%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/G
    SLICE_X48Y62         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          2.282     2.841    iDec/cs_gpio
    SLICE_X55Y56         LUT6 (Prop_lut6_I5_O)        0.124     2.965 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.665     3.630    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124     3.754 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          1.987     5.741    iCPU/regfile_inst/rd_data[10]
    SLICE_X65Y54         FDRE                                         r  iCPU/regfile_inst/x30_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.541    -3.009    iCPU/regfile_inst/clk0
    SLICE_X65Y54         FDRE                                         r  iCPU/regfile_inst/x30_reg[10]/C

Slack:                    inf
  Source:                 iDec/cs_gpio_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x21_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.735ns  (logic 0.807ns (14.071%)  route 4.928ns (85.929%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/G
    SLICE_X48Y62         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          2.282     2.841    iDec/cs_gpio
    SLICE_X55Y56         LUT6 (Prop_lut6_I5_O)        0.124     2.965 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.665     3.630    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124     3.754 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          1.981     5.735    iCPU/regfile_inst/rd_data[10]
    SLICE_X67Y54         FDRE                                         r  iCPU/regfile_inst/x21_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.541    -3.009    iCPU/regfile_inst/clk0
    SLICE_X67Y54         FDRE                                         r  iCPU/regfile_inst/x21_reg[10]/C

Slack:                    inf
  Source:                 iDec/cs_gpio_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x31_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.717ns  (logic 0.807ns (14.115%)  route 4.910ns (85.885%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/G
    SLICE_X48Y62         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          2.282     2.841    iDec/cs_gpio
    SLICE_X55Y56         LUT6 (Prop_lut6_I5_O)        0.124     2.965 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.665     3.630    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124     3.754 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          1.963     5.717    iCPU/regfile_inst/rd_data[10]
    SLICE_X63Y55         FDRE                                         r  iCPU/regfile_inst/x31_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.540    -3.010    iCPU/regfile_inst/clk0
    SLICE_X63Y55         FDRE                                         r  iCPU/regfile_inst/x31_reg[10]/C

Slack:                    inf
  Source:                 iDec/cs_gpio_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x28_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.715ns  (logic 0.807ns (14.120%)  route 4.908ns (85.880%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/G
    SLICE_X48Y62         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          2.282     2.841    iDec/cs_gpio
    SLICE_X55Y56         LUT6 (Prop_lut6_I5_O)        0.124     2.965 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.665     3.630    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124     3.754 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          1.961     5.715    iCPU/regfile_inst/rd_data[10]
    SLICE_X63Y54         FDRE                                         r  iCPU/regfile_inst/x28_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.540    -3.010    iCPU/regfile_inst/clk0
    SLICE_X63Y54         FDRE                                         r  iCPU/regfile_inst/x28_reg[10]/C

Slack:                    inf
  Source:                 iDec/cs_gpio_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x4_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.705ns  (logic 0.807ns (14.146%)  route 4.898ns (85.854%))
  Logic Levels:           3  (LDCE=1 LUT6=2)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/G
    SLICE_X48Y62         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          2.069     2.628    iDec/cs_gpio
    SLICE_X57Y64         LUT6 (Prop_lut6_I4_O)        0.124     2.752 f  iDec/x1[28]_i_3/O
                         net (fo=1, routed)           0.433     3.185    iCPU/regfile_inst/x31_reg[28]_0
    SLICE_X57Y64         LUT6 (Prop_lut6_I5_O)        0.124     3.309 r  iCPU/regfile_inst/x1[28]_i_1/O
                         net (fo=31, routed)          2.396     5.705    iCPU/regfile_inst/x1[28]_i_1_n_1
    SLICE_X63Y63         FDRE                                         r  iCPU/regfile_inst/x4_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.535    -3.015    iCPU/regfile_inst/clk0
    SLICE_X63Y63         FDRE                                         r  iCPU/regfile_inst/x4_reg[28]/C

Slack:                    inf
  Source:                 iDec/cs_gpio_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x17_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.697ns  (logic 0.807ns (14.165%)  route 4.890ns (85.835%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/G
    SLICE_X48Y62         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          2.282     2.841    iDec/cs_gpio
    SLICE_X55Y56         LUT6 (Prop_lut6_I5_O)        0.124     2.965 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.665     3.630    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124     3.754 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          1.943     5.697    iCPU/regfile_inst/rd_data[10]
    SLICE_X64Y54         FDRE                                         r  iCPU/regfile_inst/x17_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.541    -3.009    iCPU/regfile_inst/clk0
    SLICE_X64Y54         FDRE                                         r  iCPU/regfile_inst/x17_reg[10]/C

Slack:                    inf
  Source:                 iDec/cs_gpio_reg/G
                            (positive level-sensitive latch)
  Destination:            iCPU/regfile_inst/x24_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.697ns  (logic 0.807ns (14.165%)  route 4.890ns (85.835%))
  Logic Levels:           3  (LDCE=1 LUT5=1 LUT6=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         LDCE                         0.000     0.000 r  iDec/cs_gpio_reg/G
    SLICE_X48Y62         LDCE (EnToQ_ldce_G_Q)        0.559     0.559 f  iDec/cs_gpio_reg/Q
                         net (fo=35, routed)          2.282     2.841    iDec/cs_gpio
    SLICE_X55Y56         LUT6 (Prop_lut6_I5_O)        0.124     2.965 r  iDec/x1[10]_i_2/O
                         net (fo=1, routed)           0.665     3.630    iCPU/regfile_inst/x31_reg[10]_0
    SLICE_X55Y56         LUT5 (Prop_lut5_I0_O)        0.124     3.754 r  iCPU/regfile_inst/x1[10]_i_1/O
                         net (fo=31, routed)          1.943     5.697    iCPU/regfile_inst/rd_data[10]
    SLICE_X66Y56         FDRE                                         r  iCPU/regfile_inst/x24_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162     1.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -6.652 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -4.640    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -4.549 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        1.541    -3.009    iCPU/regfile_inst/clk0
    SLICE_X66Y56         FDRE                                         r  iCPU/regfile_inst/x24_reg[10]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iCPU/pc_next_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.329ns  (logic 0.273ns (82.953%)  route 0.056ns (17.047%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[5]/G
    SLICE_X55Y58         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[5]/Q
                         net (fo=1, routed)           0.056     0.214    iCPU/inst0/Q[5]
    SLICE_X54Y58         LUT3 (Prop_lut3_I2_O)        0.045     0.259 r  iCPU/inst0/pc[5]_i_5/O
                         net (fo=1, routed)           0.000     0.259    iCPU/inst0/pc[5]_i_5_n_1
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.329 r  iCPU/inst0/pc_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.329    iCPU/inst0_n_9
    SLICE_X54Y58         FDCE                                         r  iCPU/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.844    -1.302    iCPU/clk0
    SLICE_X54Y58         FDCE                                         r  iCPU/pc_reg[5]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[8]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.347ns  (logic 0.267ns (76.922%)  route 0.080ns (23.078%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[8]/G
    SLICE_X55Y58         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[8]/Q
                         net (fo=1, routed)           0.080     0.238    iCPU/inst0/Q[8]
    SLICE_X54Y58         LUT3 (Prop_lut3_I2_O)        0.045     0.283 r  iCPU/inst0/pc[5]_i_2/O
                         net (fo=1, routed)           0.000     0.283    iCPU/inst0/pc[5]_i_2_n_1
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.347 r  iCPU/inst0/pc_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.347    iCPU/inst0_n_6
    SLICE_X54Y58         FDCE                                         r  iCPU/pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.844    -1.302    iCPU/clk0
    SLICE_X54Y58         FDCE                                         r  iCPU/pc_reg[8]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.308ns (84.591%)  route 0.056ns (15.409%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[5]/G
    SLICE_X55Y58         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[5]/Q
                         net (fo=1, routed)           0.056     0.214    iCPU/inst0/Q[5]
    SLICE_X54Y58         LUT3 (Prop_lut3_I2_O)        0.045     0.259 r  iCPU/inst0/pc[5]_i_5/O
                         net (fo=1, routed)           0.000     0.259    iCPU/inst0/pc[5]_i_5_n_1
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.364 r  iCPU/inst0/pc_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.364    iCPU/inst0_n_8
    SLICE_X54Y58         FDCE                                         r  iCPU/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.844    -1.302    iCPU/clk0
    SLICE_X54Y58         FDCE                                         r  iCPU/pc_reg[6]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.364ns  (logic 0.223ns (61.235%)  route 0.141ns (38.765%))
  Logic Levels:           2  (LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[0]/G
    SLICE_X54Y56         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  iCPU/pc_next_reg[0]/Q
                         net (fo=1, routed)           0.141     0.319    iCPU/inst0/Q[0]
    SLICE_X54Y55         LUT3 (Prop_lut3_I2_O)        0.045     0.364 r  iCPU/inst0/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.364    iCPU/inst0_n_1
    SLICE_X54Y55         FDCE                                         r  iCPU/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.845    -1.301    iCPU/clk0
    SLICE_X54Y55         FDCE                                         r  iCPU/pc_reg[0]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[28]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.389ns  (logic 0.267ns (68.619%)  route 0.122ns (31.381%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[28]/G
    SLICE_X55Y63         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[28]/Q
                         net (fo=1, routed)           0.122     0.280    iCPU/inst0/Q[28]
    SLICE_X54Y63         LUT3 (Prop_lut3_I2_O)        0.045     0.325 r  iCPU/inst0/pc[25]_i_2/O
                         net (fo=1, routed)           0.000     0.325    iCPU/inst0/pc[25]_i_2_n_1
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.389 r  iCPU/inst0/pc_reg[25]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.389    iCPU/inst0_n_26
    SLICE_X54Y63         FDCE                                         r  iCPU/pc_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.840    -1.306    iCPU/clk0
    SLICE_X54Y63         FDCE                                         r  iCPU/pc_reg[28]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.394ns  (logic 0.273ns (69.373%)  route 0.121ns (30.627%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y59         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[9]/G
    SLICE_X56Y59         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[9]/Q
                         net (fo=1, routed)           0.121     0.279    iCPU/inst0/Q[9]
    SLICE_X54Y59         LUT3 (Prop_lut3_I2_O)        0.045     0.324 r  iCPU/inst0/pc[9]_i_5/O
                         net (fo=1, routed)           0.000     0.324    iCPU/inst0/pc[9]_i_5_n_1
    SLICE_X54Y59         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.394 r  iCPU/inst0/pc_reg[9]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.394    iCPU/inst0_n_13
    SLICE_X54Y59         FDCE                                         r  iCPU/pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.844    -1.302    iCPU/clk0
    SLICE_X54Y59         FDCE                                         r  iCPU/pc_reg[9]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[5]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.404ns  (logic 0.348ns (86.116%)  route 0.056ns (13.884%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y58         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[5]/G
    SLICE_X55Y58         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[5]/Q
                         net (fo=1, routed)           0.056     0.214    iCPU/inst0/Q[5]
    SLICE_X54Y58         LUT3 (Prop_lut3_I2_O)        0.045     0.259 r  iCPU/inst0/pc[5]_i_5/O
                         net (fo=1, routed)           0.000     0.259    iCPU/inst0/pc[5]_i_5_n_1
    SLICE_X54Y58         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145     0.404 r  iCPU/inst0/pc_reg[5]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.404    iCPU/inst0_n_7
    SLICE_X54Y58         FDCE                                         r  iCPU/pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.844    -1.302    iCPU/clk0
    SLICE_X54Y58         FDCE                                         r  iCPU/pc_reg[7]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[25]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.413ns  (logic 0.273ns (66.085%)  route 0.140ns (33.915%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y63         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[25]/G
    SLICE_X55Y63         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[25]/Q
                         net (fo=1, routed)           0.140     0.298    iCPU/inst0/Q[25]
    SLICE_X54Y63         LUT3 (Prop_lut3_I2_O)        0.045     0.343 r  iCPU/inst0/pc[25]_i_5/O
                         net (fo=1, routed)           0.000     0.343    iCPU/inst0/pc[25]_i_5_n_1
    SLICE_X54Y63         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.413 r  iCPU/inst0/pc_reg[25]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.413    iCPU/inst0_n_29
    SLICE_X54Y63         FDCE                                         r  iCPU/pc_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.840    -1.306    iCPU/clk0
    SLICE_X54Y63         FDCE                                         r  iCPU/pc_reg[25]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[9]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.429ns  (logic 0.308ns (71.874%)  route 0.121ns (28.126%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y59         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[9]/G
    SLICE_X56Y59         LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  iCPU/pc_next_reg[9]/Q
                         net (fo=1, routed)           0.121     0.279    iCPU/inst0/Q[9]
    SLICE_X54Y59         LUT3 (Prop_lut3_I2_O)        0.045     0.324 r  iCPU/inst0/pc[9]_i_5/O
                         net (fo=1, routed)           0.000     0.324    iCPU/inst0/pc[9]_i_5_n_1
    SLICE_X54Y59         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105     0.429 r  iCPU/inst0/pc_reg[9]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.429    iCPU/inst0_n_12
    SLICE_X54Y59         FDCE                                         r  iCPU/pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.844    -1.302    iCPU/clk0
    SLICE_X54Y59         FDCE                                         r  iCPU/pc_reg[10]/C

Slack:                    inf
  Source:                 iCPU/pc_next_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            iCPU/pc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk0_clk_wiz_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.434ns  (logic 0.293ns (67.485%)  route 0.141ns (32.515%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y56         LDCE                         0.000     0.000 r  iCPU/pc_next_reg[1]/G
    SLICE_X54Y56         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  iCPU/pc_next_reg[1]/Q
                         net (fo=1, routed)           0.141     0.319    iCPU/inst0/Q[1]
    SLICE_X54Y57         LUT3 (Prop_lut3_I2_O)        0.045     0.364 r  iCPU/inst0/pc[1]_i_5/O
                         net (fo=1, routed)           0.000     0.364    iCPU/inst0/pc[1]_i_5_n_1
    SLICE_X54Y57         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.434 r  iCPU/inst0/pc_reg[1]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.434    iCPU/inst0_n_5
    SLICE_X54Y57         FDCE                                         r  iCPU/pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk0_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                  IBUF                         0.000     0.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480     0.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.927 r  iPLL/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -2.175    iPLL/inst/clk0_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -2.146 r  iPLL/inst/clkout1_buf/O
                         net (fo=1084, routed)        0.844    -1.302    iCPU/clk0
    SLICE_X54Y57         FDCE                                         r  iCPU/pc_reg[1]/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk180_clk_wiz_0

Max Delay             2 Endpoints
Min Delay             2 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iDec/cs_mem_reg/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.360ns  (logic 0.559ns (41.088%)  route 0.801ns (58.912%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         LDPE                         0.000     0.000 r  iDec/cs_mem_reg/G
    SLICE_X48Y62         LDPE (EnToQ_ldpe_G_Q)        0.559     0.559 r  iDec/cs_mem_reg/Q
                         net (fo=2, routed)           0.801     1.360    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.578    47.029    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 iDec/cs_mem_reg/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        1.163ns  (logic 0.559ns (48.045%)  route 0.604ns (51.955%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         LDPE                         0.000     0.000 r  iDec/cs_mem_reg/G
    SLICE_X48Y62         LDPE (EnToQ_ldpe_G_Q)        0.559     0.559 r  iDec/cs_mem_reg/Q
                         net (fo=2, routed)           0.604     1.163    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           1.162    51.162    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -7.814    43.348 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           2.012    45.360    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    45.451 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           1.575    47.026    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 iDec/cs_mem_reg/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.484ns  (logic 0.158ns (32.612%)  route 0.326ns (67.388%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         LDPE                         0.000     0.000 r  iDec/cs_mem_reg/G
    SLICE_X48Y62         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  iDec/cs_mem_reg/Q
                         net (fo=2, routed)           0.326     0.484    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.885    48.739    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clkb
    RAMB36_X3Y12         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK

Slack:                    inf
  Source:                 iDec/cs_mem_reg/G
                            (positive level-sensitive latch)
  Destination:            iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk180_clk_wiz_0  {rise@50.000ns fall@100.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.569ns  (logic 0.158ns (27.744%)  route 0.411ns (72.256%))
  Logic Levels:           1  (LDPE=1)
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.198ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y62         LDPE                         0.000     0.000 r  iDec/cs_mem_reg/G
    SLICE_X48Y62         LDPE (EnToQ_ldpe_G_Q)        0.158     0.158 r  iDec/cs_mem_reg/Q
                         net (fo=2, routed)           0.411     0.569    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk180_clk_wiz_0 rise edge)
                                                     50.000    50.000 r  
    K17                  IBUF                         0.000    50.000 r  clk_125mhz_IBUF_inst/O
                         net (fo=2, routed)           0.480    50.480    iPLL/inst/clk_in1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                     -3.407    47.073 r  iPLL/inst/mmcm_adv_inst/CLKOUT2
                         net (fo=1, routed)           0.752    47.825    iPLL/inst/clk180_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029    47.854 r  iPLL/inst/clkout3_buf/O
                         net (fo=2, routed)           0.887    48.741    iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X3Y11         RAMB36E1                                     r  iMEM/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK





