{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1568154083287 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1568154083288 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 10 19:21:23 2019 " "Processing started: Tue Sep 10 19:21:23 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1568154083288 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1568154083288 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fullRNSbin -c fullRNSbin " "Command: quartus_map --read_settings_files=on --write_settings_files=off fullRNSbin -c fullRNSbin" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1568154083288 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1568154083865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traditionalsystem_rnstobin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traditionalsystem_rnstobin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traditionalSystem_RNStoBin-Structural " "Found design unit 1: traditionalSystem_RNStoBin-Structural" {  } { { "traditionalSystem_RNStoBin.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/traditionalSystem_RNStoBin.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1568154084545 ""} { "Info" "ISGN_ENTITY_NAME" "1 traditionalSystem_RNStoBin " "Found entity 1: traditionalSystem_RNStoBin" {  } { { "traditionalSystem_RNStoBin.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/traditionalSystem_RNStoBin.vhd" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1568154084545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1568154084545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "traditionalsystem_bintorns.vhd 2 1 " "Found 2 design units, including 1 entities, in source file traditionalsystem_bintorns.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 traditionalSystem_BinToRNS-Structural " "Found design unit 1: traditionalSystem_BinToRNS-Structural" {  } { { "traditionalSystem_BinToRNS.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/traditionalSystem_BinToRNS.vhd" 41 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1568154084549 ""} { "Info" "ISGN_ENTITY_NAME" "1 traditionalSystem_BinToRNS " "Found entity 1: traditionalSystem_BinToRNS" {  } { { "traditionalSystem_BinToRNS.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/traditionalSystem_BinToRNS.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1568154084549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1568154084549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-structural " "Found design unit 1: fulladder-structural" {  } { { "fulladder.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/fulladder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1568154084554 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "fulladder.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1568154084554 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1568154084554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fuctions.vhd 2 0 " "Found 2 design units, including 0 entities, in source file fuctions.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fuctions " "Found design unit 1: fuctions" {  } { { "fuctions.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/fuctions.vhd" 4 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1568154084558 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 fuctions-body " "Found design unit 2: fuctions-body" {  } { { "fuctions.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/fuctions.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1568154084558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1568154084558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file decod7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decod7seg-decod_bhv " "Found design unit 1: Decod7seg-decod_bhv" {  } { { "Decod7seg.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/Decod7seg.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1568154084562 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decod7seg " "Found entity 1: Decod7seg" {  } { { "Decod7seg.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/Decod7seg.vhd" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1568154084562 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1568154084562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "csa_2n_mp_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file csa_2n_mp_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CSA_2n_mp_1-Structural " "Found design unit 1: CSA_2n_mp_1-Structural" {  } { { "CSA_2n_mp_1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/CSA_2n_mp_1.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1568154084566 ""} { "Info" "ISGN_ENTITY_NAME" "1 CSA_2n_mp_1 " "Found entity 1: CSA_2n_mp_1" {  } { { "CSA_2n_mp_1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/CSA_2n_mp_1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1568154084566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1568154084566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_2n_mp_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder_2n_mp_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder_2n_mp_1-Structural " "Found design unit 1: adder_2n_mp_1-Structural" {  } { { "adder_2n_mp_1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/adder_2n_mp_1.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1568154084570 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder_2n_mp_1 " "Found entity 1: adder_2n_mp_1" {  } { { "adder_2n_mp_1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/adder_2n_mp_1.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1568154084570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1568154084570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fullrnsbin.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fullrnsbin.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fullRNSbin-Structural " "Found design unit 1: fullRNSbin-Structural" {  } { { "fullRNSbin.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/fullRNSbin.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1568154084574 ""} { "Info" "ISGN_ENTITY_NAME" "1 fullRNSbin " "Found entity 1: fullRNSbin" {  } { { "fullRNSbin.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/fullRNSbin.vhd" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1568154084574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1568154084574 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "fullRNSbin " "Elaborating entity \"fullRNSbin\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1568154084624 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zeros fullRNSbin.vhd(67) " "Verilog HDL or VHDL warning at fullRNSbin.vhd(67): object \"zeros\" assigned a value but never read" {  } { { "fullRNSbin.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/fullRNSbin.vhd" 67 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1568154084626 "|fullRNSbin"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "notSW fullRNSbin.vhd(76) " "Verilog HDL or VHDL warning at fullRNSbin.vhd(76): object \"notSW\" assigned a value but never read" {  } { { "fullRNSbin.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/fullRNSbin.vhd" 76 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1568154084626 "|fullRNSbin"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traditionalSystem_BinToRNS traditionalSystem_BinToRNS:\\converter:comp_binRNS " "Elaborating entity \"traditionalSystem_BinToRNS\" for hierarchy \"traditionalSystem_BinToRNS:\\converter:comp_binRNS\"" {  } { { "fullRNSbin.vhd" "\\converter:comp_binRNS" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/fullRNSbin.vhd" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1568154084628 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zeros traditionalSystem_BinToRNS.vhd(65) " "Verilog HDL or VHDL warning at traditionalSystem_BinToRNS.vhd(65): object \"zeros\" assigned a value but never read" {  } { { "traditionalSystem_BinToRNS.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/traditionalSystem_BinToRNS.vhd" 65 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1568154084629 "|fullRNSbin|traditionalSystem_BinToRNS:\converter:comp_binRNS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_2n_mp_1 traditionalSystem_BinToRNS:\\converter:comp_binRNS\|CSA_2n_mp_1:\\converter:comp0_2n_m1 " "Elaborating entity \"CSA_2n_mp_1\" for hierarchy \"traditionalSystem_BinToRNS:\\converter:comp_binRNS\|CSA_2n_mp_1:\\converter:comp0_2n_m1\"" {  } { { "traditionalSystem_BinToRNS.vhd" "\\converter:comp0_2n_m1" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/traditionalSystem_BinToRNS.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1568154084631 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "modo_b CSA_2n_mp_1.vhd(29) " "Verilog HDL or VHDL warning at CSA_2n_mp_1.vhd(29): object \"modo_b\" assigned a value but never read" {  } { { "CSA_2n_mp_1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/CSA_2n_mp_1.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1568154084632 "|fullRNSbin|traditionalSystem_BinToRNS:\converter:comp_binRNS|CSA_2n_mp_1:\converter:comp0_2n_m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladder traditionalSystem_BinToRNS:\\converter:comp_binRNS\|CSA_2n_mp_1:\\converter:comp0_2n_m1\|fulladder:\\ciclo:0:add " "Elaborating entity \"fulladder\" for hierarchy \"traditionalSystem_BinToRNS:\\converter:comp_binRNS\|CSA_2n_mp_1:\\converter:comp0_2n_m1\|fulladder:\\ciclo:0:add\"" {  } { { "CSA_2n_mp_1.vhd" "\\ciclo:0:add" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/CSA_2n_mp_1.vhd" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1568154084633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_2n_mp_1 traditionalSystem_BinToRNS:\\converter:comp_binRNS\|adder_2n_mp_1:\\converter:add_2n_m1 " "Elaborating entity \"adder_2n_mp_1\" for hierarchy \"traditionalSystem_BinToRNS:\\converter:comp_binRNS\|adder_2n_mp_1:\\converter:add_2n_m1\"" {  } { { "traditionalSystem_BinToRNS.vhd" "\\converter:add_2n_m1" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/traditionalSystem_BinToRNS.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1568154084643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_2n_mp_1 traditionalSystem_BinToRNS:\\converter:comp_binRNS\|CSA_2n_mp_1:\\converter:comp0_2n_p1 " "Elaborating entity \"CSA_2n_mp_1\" for hierarchy \"traditionalSystem_BinToRNS:\\converter:comp_binRNS\|CSA_2n_mp_1:\\converter:comp0_2n_p1\"" {  } { { "traditionalSystem_BinToRNS.vhd" "\\converter:comp0_2n_p1" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/traditionalSystem_BinToRNS.vhd" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1568154084645 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "modo_b CSA_2n_mp_1.vhd(29) " "Verilog HDL or VHDL warning at CSA_2n_mp_1.vhd(29): object \"modo_b\" assigned a value but never read" {  } { { "CSA_2n_mp_1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/CSA_2n_mp_1.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1568154084646 "|fullRNSbin|traditionalSystem_BinToRNS:\converter:comp_binRNS|CSA_2n_mp_1:\converter:comp0_2n_p1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_2n_mp_1 traditionalSystem_BinToRNS:\\converter:comp_binRNS\|adder_2n_mp_1:\\converter:add_2n_p1 " "Elaborating entity \"adder_2n_mp_1\" for hierarchy \"traditionalSystem_BinToRNS:\\converter:comp_binRNS\|adder_2n_mp_1:\\converter:add_2n_p1\"" {  } { { "traditionalSystem_BinToRNS.vhd" "\\converter:add_2n_p1" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/traditionalSystem_BinToRNS.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1568154084660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "traditionalSystem_RNStoBin traditionalSystem_RNStoBin:\\converter:comp_RNSbin " "Elaborating entity \"traditionalSystem_RNStoBin\" for hierarchy \"traditionalSystem_RNStoBin:\\converter:comp_RNSbin\"" {  } { { "fullRNSbin.vhd" "\\converter:comp_RNSbin" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/fullRNSbin.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1568154084663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CSA_2n_mp_1 traditionalSystem_RNStoBin:\\converter:comp_RNSbin\|CSA_2n_mp_1:\\converter:comp0_2n_m1 " "Elaborating entity \"CSA_2n_mp_1\" for hierarchy \"traditionalSystem_RNStoBin:\\converter:comp_RNSbin\|CSA_2n_mp_1:\\converter:comp0_2n_m1\"" {  } { { "traditionalSystem_RNStoBin.vhd" "\\converter:comp0_2n_m1" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/traditionalSystem_RNStoBin.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1568154084665 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "modo_b CSA_2n_mp_1.vhd(29) " "Verilog HDL or VHDL warning at CSA_2n_mp_1.vhd(29): object \"modo_b\" assigned a value but never read" {  } { { "CSA_2n_mp_1.vhd" "" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/CSA_2n_mp_1.vhd" 29 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "" 0 -1 1568154084666 "|fullRNSbin|traditionalSystem_RNStoBin:\converter:comp_RNSbin|CSA_2n_mp_1:\converter:comp0_2n_m1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_2n_mp_1 traditionalSystem_RNStoBin:\\converter:comp_RNSbin\|adder_2n_mp_1:\\converter:add_2n_m1 " "Elaborating entity \"adder_2n_mp_1\" for hierarchy \"traditionalSystem_RNStoBin:\\converter:comp_RNSbin\|adder_2n_mp_1:\\converter:add_2n_m1\"" {  } { { "traditionalSystem_RNStoBin.vhd" "\\converter:add_2n_m1" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/traditionalSystem_RNStoBin.vhd" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1568154084683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decod7seg Decod7seg:\\converter:comp_disp1 " "Elaborating entity \"Decod7seg\" for hierarchy \"Decod7seg:\\converter:comp_disp1\"" {  } { { "fullRNSbin.vhd" "\\converter:comp_disp1" { Text "C:/Users/06772586905/Downloads/EEL7123-master/Codigos/LAB1b/FullRNSBin/fullRNSbin.vhd" 93 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1568154084686 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1568154087181 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1568154087181 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "233 " "Implemented 233 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1568154087249 ""} { "Info" "ICUT_CUT_TM_OPINS" "45 " "Implemented 45 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1568154087249 ""} { "Info" "ICUT_CUT_TM_LCELLS" "172 " "Implemented 172 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1568154087249 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1568154087249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "486 " "Peak virtual memory: 486 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1568154087288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 10 19:21:27 2019 " "Processing ended: Tue Sep 10 19:21:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1568154087288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1568154087288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1568154087288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1568154087288 ""}
