Time resolution is 1 ps
$stop called at time : 68 ns : File "C:/Users/denis/Verilog_projects/Lab_12/ex_1/ex_1.srcs/sim_1/new/TB.v" Line 91
