Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 26 22:12:36 2021
| Host         : Jirka-NT running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     9 |
|    Minimum number of control sets                        |     9 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    33 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     9 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     3 |
| >= 14 to < 16      |     0 |
| >= 16              |     1 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              16 |            7 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              31 |            8 |
| Yes          | No                    | No                     |              12 |            3 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              28 |            8 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------+----------------------------+--------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal           |        Enable Signal       |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------+----------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG             | Door/data2_i[3]_i_2_n_0    | Door/data2_i[3]_i_1_n_0                          |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG             | Door/data3_i[3]_i_1_n_0    | Door/data1_i[3]_i_1_n_0                          |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG             | Door/data1_i[3]_i_2_n_0    | Door/data1_i[3]_i_1_n_0                          |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG             | Door/data0_i[3]_i_2_n_0    | Door/data0_i[3]_i_1_n_0                          |                1 |              4 |         4.00 |
|  Door/data_prevod_reg[3]_i_2_n_0 |                            |                                                  |                1 |              4 |         4.00 |
|  CLK100MHZ_IBUF_BUFG             |                            |                                                  |                6 |             12 |         2.00 |
|  CLK100MHZ_IBUF_BUFG             | Door/s_cnt_eval[0]_i_1_n_0 |                                                  |                3 |             12 |         4.00 |
|  CLK100MHZ_IBUF_BUFG             | Door/s_clk_cnt[11]_i_2_n_0 | Door/s_clk_cnt[11]_i_1_n_0                       |                4 |             12 |         3.00 |
|  CLK100MHZ_IBUF_BUFG             |                            | Door/driver_seg_4/clk_en0/s_cnt_local[0]_i_1_n_0 |                8 |             31 |         3.88 |
+----------------------------------+----------------------------+--------------------------------------------------+------------------+----------------+--------------+


