FIRRTL version 1.2.0
circuit TestTopModule :
  module Memory :
    input clock : Clock
    input reset : UInt<1>
    input io_bundle_address : UInt<32> @[4-soc/src/main/scala/peripheral/Memory.scala 60:14]
    input io_bundle_write_data : UInt<32> @[4-soc/src/main/scala/peripheral/Memory.scala 60:14]
    input io_bundle_write_enable : UInt<1> @[4-soc/src/main/scala/peripheral/Memory.scala 60:14]
    input io_bundle_write_strobe_0 : UInt<1> @[4-soc/src/main/scala/peripheral/Memory.scala 60:14]
    input io_bundle_write_strobe_1 : UInt<1> @[4-soc/src/main/scala/peripheral/Memory.scala 60:14]
    input io_bundle_write_strobe_2 : UInt<1> @[4-soc/src/main/scala/peripheral/Memory.scala 60:14]
    input io_bundle_write_strobe_3 : UInt<1> @[4-soc/src/main/scala/peripheral/Memory.scala 60:14]
    output io_bundle_read_data : UInt<32> @[4-soc/src/main/scala/peripheral/Memory.scala 60:14]
    output io_instruction : UInt<32> @[4-soc/src/main/scala/peripheral/Memory.scala 60:14]
    input io_instruction_address : UInt<32> @[4-soc/src/main/scala/peripheral/Memory.scala 60:14]
    input io_debug_read_address : UInt<32> @[4-soc/src/main/scala/peripheral/Memory.scala 60:14]
    output io_debug_read_data : UInt<32> @[4-soc/src/main/scala/peripheral/Memory.scala 60:14]

    mem mem_0 : @[4-soc/src/main/scala/peripheral/Memory.scala 70:24]
      data-type => UInt<8>
      depth => 8192
      read-latency => 1
      write-latency => 1
      reader => io_bundle_read_data_MPORT
      reader => io_debug_read_data_MPORT
      reader => io_instruction_MPORT
      writer => MPORT
      read-under-write => undefined
    mem mem_1 : @[4-soc/src/main/scala/peripheral/Memory.scala 70:24]
      data-type => UInt<8>
      depth => 8192
      read-latency => 1
      write-latency => 1
      reader => io_bundle_read_data_MPORT
      reader => io_debug_read_data_MPORT
      reader => io_instruction_MPORT
      writer => MPORT
      read-under-write => undefined
    mem mem_2 : @[4-soc/src/main/scala/peripheral/Memory.scala 70:24]
      data-type => UInt<8>
      depth => 8192
      read-latency => 1
      write-latency => 1
      reader => io_bundle_read_data_MPORT
      reader => io_debug_read_data_MPORT
      reader => io_instruction_MPORT
      writer => MPORT
      read-under-write => undefined
    mem mem_3 : @[4-soc/src/main/scala/peripheral/Memory.scala 70:24]
      data-type => UInt<8>
      depth => 8192
      read-latency => 1
      write-latency => 1
      reader => io_bundle_read_data_MPORT
      reader => io_debug_read_data_MPORT
      reader => io_instruction_MPORT
      writer => MPORT
      read-under-write => undefined
    node _write_data_vec_0_T = bits(io_bundle_write_data, 7, 0) @[4-soc/src/main/scala/peripheral/Memory.scala 75:48]
    node _write_data_vec_1_T = bits(io_bundle_write_data, 15, 8) @[4-soc/src/main/scala/peripheral/Memory.scala 75:48]
    node _write_data_vec_2_T = bits(io_bundle_write_data, 23, 16) @[4-soc/src/main/scala/peripheral/Memory.scala 75:48]
    node _write_data_vec_3_T = bits(io_bundle_write_data, 31, 24) @[4-soc/src/main/scala/peripheral/Memory.scala 75:48]
    node _T = dshr(io_bundle_address, UInt<2>("h2")) @[4-soc/src/main/scala/peripheral/Memory.scala 77:34]
    node _T_1 = bits(_T, 12, 0)
    node write_data_vec_0 = _write_data_vec_0_T @[4-soc/src/main/scala/peripheral/Memory.scala 73:30 75:25]
    node _GEN_0 = validif(io_bundle_write_strobe_0, write_data_vec_0)
    node _GEN_1 = mux(io_bundle_write_strobe_0, UInt<1>("h1"), UInt<1>("h0"))
    node write_data_vec_1 = _write_data_vec_1_T @[4-soc/src/main/scala/peripheral/Memory.scala 73:30 75:25]
    node _GEN_2 = validif(io_bundle_write_strobe_1, write_data_vec_1)
    node _GEN_3 = mux(io_bundle_write_strobe_1, UInt<1>("h1"), UInt<1>("h0"))
    node write_data_vec_2 = _write_data_vec_2_T @[4-soc/src/main/scala/peripheral/Memory.scala 73:30 75:25]
    node _GEN_4 = validif(io_bundle_write_strobe_2, write_data_vec_2)
    node _GEN_5 = mux(io_bundle_write_strobe_2, UInt<1>("h1"), UInt<1>("h0"))
    node write_data_vec_3 = _write_data_vec_3_T @[4-soc/src/main/scala/peripheral/Memory.scala 73:30 75:25]
    node _GEN_6 = validif(io_bundle_write_strobe_3, write_data_vec_3)
    node _GEN_7 = mux(io_bundle_write_strobe_3, UInt<1>("h1"), UInt<1>("h0"))
    node _GEN_8 = validif(io_bundle_write_enable, _T_1) @[4-soc/src/main/scala/peripheral/Memory.scala 72:32]
    node _GEN_9 = validif(io_bundle_write_enable, clock) @[4-soc/src/main/scala/peripheral/Memory.scala 72:32]
    node _GEN_10 = mux(io_bundle_write_enable, UInt<1>("h1"), UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/Memory.scala 70:24 72:32]
    node _GEN_11 = validif(io_bundle_write_enable, _GEN_1) @[4-soc/src/main/scala/peripheral/Memory.scala 72:32]
    node _GEN_12 = validif(io_bundle_write_enable, _GEN_3) @[4-soc/src/main/scala/peripheral/Memory.scala 72:32]
    node _GEN_13 = validif(io_bundle_write_enable, _GEN_5) @[4-soc/src/main/scala/peripheral/Memory.scala 72:32]
    node _GEN_14 = validif(io_bundle_write_enable, _GEN_7) @[4-soc/src/main/scala/peripheral/Memory.scala 72:32]
    node _GEN_15 = validif(io_bundle_write_enable, _GEN_0) @[4-soc/src/main/scala/peripheral/Memory.scala 72:32]
    node _GEN_16 = validif(io_bundle_write_enable, _GEN_2) @[4-soc/src/main/scala/peripheral/Memory.scala 72:32]
    node _GEN_17 = validif(io_bundle_write_enable, _GEN_4) @[4-soc/src/main/scala/peripheral/Memory.scala 72:32]
    node _GEN_18 = validif(io_bundle_write_enable, _GEN_6) @[4-soc/src/main/scala/peripheral/Memory.scala 72:32]
    node _io_bundle_read_data_T = dshr(io_bundle_address, UInt<2>("h2")) @[4-soc/src/main/scala/peripheral/Memory.scala 80:54]
    node _GEN_19 = validif(UInt<1>("h1"), _io_bundle_read_data_T) @[4-soc/src/main/scala/peripheral/Memory.scala 80:{34,34}]
    node _io_bundle_read_data_WIRE = _GEN_19 @[4-soc/src/main/scala/peripheral/Memory.scala 80:34]
    node _io_bundle_read_data_T_1 = or(_io_bundle_read_data_WIRE, UInt<13>("h0")) @[4-soc/src/main/scala/peripheral/Memory.scala 80:34]
    node _io_bundle_read_data_T_2 = bits(_io_bundle_read_data_T_1, 12, 0) @[4-soc/src/main/scala/peripheral/Memory.scala 80:34]
    node _GEN_20 = mux(UInt<1>("h1"), UInt<1>("h1"), UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/Memory.scala 70:24 80:{34,34}]
    node _GEN_21 = validif(UInt<1>("h1"), _io_bundle_read_data_T_2) @[4-soc/src/main/scala/peripheral/Memory.scala 80:{34,34}]
    node _GEN_22 = validif(UInt<1>("h1"), clock) @[4-soc/src/main/scala/peripheral/Memory.scala 80:{34,34}]
    node io_bundle_read_data_lo = cat(mem_1.io_bundle_read_data_MPORT.data, mem_0.io_bundle_read_data_MPORT.data) @[4-soc/src/main/scala/peripheral/Memory.scala 80:78]
    node io_bundle_read_data_hi = cat(mem_3.io_bundle_read_data_MPORT.data, mem_2.io_bundle_read_data_MPORT.data) @[4-soc/src/main/scala/peripheral/Memory.scala 80:78]
    node _io_bundle_read_data_T_3 = cat(io_bundle_read_data_hi, io_bundle_read_data_lo) @[4-soc/src/main/scala/peripheral/Memory.scala 80:78]
    node _io_debug_read_data_T = dshr(io_debug_read_address, UInt<2>("h2")) @[4-soc/src/main/scala/peripheral/Memory.scala 81:58]
    node _GEN_23 = validif(UInt<1>("h1"), _io_debug_read_data_T) @[4-soc/src/main/scala/peripheral/Memory.scala 81:{34,34}]
    node _io_debug_read_data_WIRE = _GEN_23 @[4-soc/src/main/scala/peripheral/Memory.scala 81:34]
    node _io_debug_read_data_T_1 = or(_io_debug_read_data_WIRE, UInt<13>("h0")) @[4-soc/src/main/scala/peripheral/Memory.scala 81:34]
    node _io_debug_read_data_T_2 = bits(_io_debug_read_data_T_1, 12, 0) @[4-soc/src/main/scala/peripheral/Memory.scala 81:34]
    node _GEN_24 = validif(UInt<1>("h1"), _io_debug_read_data_T_2) @[4-soc/src/main/scala/peripheral/Memory.scala 81:{34,34}]
    node io_debug_read_data_lo = cat(mem_1.io_debug_read_data_MPORT.data, mem_0.io_debug_read_data_MPORT.data) @[4-soc/src/main/scala/peripheral/Memory.scala 81:82]
    node io_debug_read_data_hi = cat(mem_3.io_debug_read_data_MPORT.data, mem_2.io_debug_read_data_MPORT.data) @[4-soc/src/main/scala/peripheral/Memory.scala 81:82]
    node _io_debug_read_data_T_3 = cat(io_debug_read_data_hi, io_debug_read_data_lo) @[4-soc/src/main/scala/peripheral/Memory.scala 81:82]
    node _io_instruction_T = dshr(io_instruction_address, UInt<2>("h2")) @[4-soc/src/main/scala/peripheral/Memory.scala 82:59]
    node _GEN_25 = validif(UInt<1>("h1"), _io_instruction_T) @[4-soc/src/main/scala/peripheral/Memory.scala 82:{34,34}]
    node _io_instruction_WIRE = _GEN_25 @[4-soc/src/main/scala/peripheral/Memory.scala 82:34]
    node _io_instruction_T_1 = or(_io_instruction_WIRE, UInt<13>("h0")) @[4-soc/src/main/scala/peripheral/Memory.scala 82:34]
    node _io_instruction_T_2 = bits(_io_instruction_T_1, 12, 0) @[4-soc/src/main/scala/peripheral/Memory.scala 82:34]
    node _GEN_26 = validif(UInt<1>("h1"), _io_instruction_T_2) @[4-soc/src/main/scala/peripheral/Memory.scala 82:{34,34}]
    node io_instruction_lo = cat(mem_1.io_instruction_MPORT.data, mem_0.io_instruction_MPORT.data) @[4-soc/src/main/scala/peripheral/Memory.scala 82:83]
    node io_instruction_hi = cat(mem_3.io_instruction_MPORT.data, mem_2.io_instruction_MPORT.data) @[4-soc/src/main/scala/peripheral/Memory.scala 82:83]
    node _io_instruction_T_3 = cat(io_instruction_hi, io_instruction_lo) @[4-soc/src/main/scala/peripheral/Memory.scala 82:83]
    io_bundle_read_data <= _io_bundle_read_data_T_3 @[4-soc/src/main/scala/peripheral/Memory.scala 80:23]
    io_instruction <= _io_instruction_T_3 @[4-soc/src/main/scala/peripheral/Memory.scala 82:23]
    io_debug_read_data <= _io_debug_read_data_T_3 @[4-soc/src/main/scala/peripheral/Memory.scala 81:23]
    mem_0.io_bundle_read_data_MPORT.addr <= _GEN_21
    mem_1.io_bundle_read_data_MPORT.addr <= _GEN_21
    mem_2.io_bundle_read_data_MPORT.addr <= _GEN_21
    mem_3.io_bundle_read_data_MPORT.addr <= _GEN_21
    mem_0.io_bundle_read_data_MPORT.en <= _GEN_20
    mem_1.io_bundle_read_data_MPORT.en <= _GEN_20
    mem_2.io_bundle_read_data_MPORT.en <= _GEN_20
    mem_3.io_bundle_read_data_MPORT.en <= _GEN_20
    mem_0.io_bundle_read_data_MPORT.clk <= _GEN_22
    mem_1.io_bundle_read_data_MPORT.clk <= _GEN_22
    mem_2.io_bundle_read_data_MPORT.clk <= _GEN_22
    mem_3.io_bundle_read_data_MPORT.clk <= _GEN_22
    mem_0.io_debug_read_data_MPORT.addr <= _GEN_24
    mem_1.io_debug_read_data_MPORT.addr <= _GEN_24
    mem_2.io_debug_read_data_MPORT.addr <= _GEN_24
    mem_3.io_debug_read_data_MPORT.addr <= _GEN_24
    mem_0.io_debug_read_data_MPORT.en <= _GEN_20
    mem_1.io_debug_read_data_MPORT.en <= _GEN_20
    mem_2.io_debug_read_data_MPORT.en <= _GEN_20
    mem_3.io_debug_read_data_MPORT.en <= _GEN_20
    mem_0.io_debug_read_data_MPORT.clk <= _GEN_22
    mem_1.io_debug_read_data_MPORT.clk <= _GEN_22
    mem_2.io_debug_read_data_MPORT.clk <= _GEN_22
    mem_3.io_debug_read_data_MPORT.clk <= _GEN_22
    mem_0.io_instruction_MPORT.addr <= _GEN_26
    mem_1.io_instruction_MPORT.addr <= _GEN_26
    mem_2.io_instruction_MPORT.addr <= _GEN_26
    mem_3.io_instruction_MPORT.addr <= _GEN_26
    mem_0.io_instruction_MPORT.en <= _GEN_20
    mem_1.io_instruction_MPORT.en <= _GEN_20
    mem_2.io_instruction_MPORT.en <= _GEN_20
    mem_3.io_instruction_MPORT.en <= _GEN_20
    mem_0.io_instruction_MPORT.clk <= _GEN_22
    mem_1.io_instruction_MPORT.clk <= _GEN_22
    mem_2.io_instruction_MPORT.clk <= _GEN_22
    mem_3.io_instruction_MPORT.clk <= _GEN_22
    mem_0.MPORT.addr <= _GEN_8
    mem_1.MPORT.addr <= _GEN_8
    mem_2.MPORT.addr <= _GEN_8
    mem_3.MPORT.addr <= _GEN_8
    mem_0.MPORT.en <= _GEN_10
    mem_1.MPORT.en <= _GEN_10
    mem_2.MPORT.en <= _GEN_10
    mem_3.MPORT.en <= _GEN_10
    mem_0.MPORT.clk <= _GEN_9
    mem_1.MPORT.clk <= _GEN_9
    mem_2.MPORT.clk <= _GEN_9
    mem_3.MPORT.clk <= _GEN_9
    mem_0.MPORT.data <= _GEN_15
    mem_1.MPORT.data <= _GEN_16
    mem_2.MPORT.data <= _GEN_17
    mem_3.MPORT.data <= _GEN_18
    mem_0.MPORT.mask <= _GEN_11
    mem_1.MPORT.mask <= _GEN_12
    mem_2.MPORT.mask <= _GEN_13
    mem_3.MPORT.mask <= _GEN_14

  module InstructionROM :
    input clock : Clock
    input reset : UInt<1>
    input io_address : UInt<32> @[4-soc/src/main/scala/peripheral/InstructionROM.scala 18:14]
    output io_data : UInt<32> @[4-soc/src/main/scala/peripheral/InstructionROM.scala 18:14]

    mem mem : @[4-soc/src/main/scala/peripheral/InstructionROM.scala 24:45]
      data-type => UInt<32>
      depth => 399
      read-latency => 0
      write-latency => 1
      reader => io_data_MPORT
      read-under-write => undefined
    node _wordAddress_T = sub(io_address, UInt<32>("h1000")) @[4-soc/src/main/scala/peripheral/InstructionROM.scala 29:33]
    node _wordAddress_T_1 = tail(_wordAddress_T, 1) @[4-soc/src/main/scala/peripheral/InstructionROM.scala 29:33]
    node wordAddress = shr(_wordAddress_T_1, 2) @[4-soc/src/main/scala/peripheral/InstructionROM.scala 29:60]
    node _io_data_T = bits(wordAddress, 8, 0) @[4-soc/src/main/scala/peripheral/InstructionROM.scala 30:17]
    io_data <= mem.io_data_MPORT.data @[4-soc/src/main/scala/peripheral/InstructionROM.scala 30:11]
    mem.io_data_MPORT.addr <= _io_data_T @[4-soc/src/main/scala/peripheral/InstructionROM.scala 30:17]
    mem.io_data_MPORT.en <= UInt<1>("h1") @[4-soc/src/main/scala/peripheral/InstructionROM.scala 30:17]
    mem.io_data_MPORT.clk <= clock @[4-soc/src/main/scala/peripheral/InstructionROM.scala 30:17]

  module ROMLoader :
    input clock : Clock
    input reset : UInt<1>
    output io_bundle_address : UInt<32> @[4-soc/src/main/scala/peripheral/ROMLoader.scala 11:14]
    output io_bundle_write_data : UInt<32> @[4-soc/src/main/scala/peripheral/ROMLoader.scala 11:14]
    output io_bundle_write_enable : UInt<1> @[4-soc/src/main/scala/peripheral/ROMLoader.scala 11:14]
    output io_bundle_write_strobe_0 : UInt<1> @[4-soc/src/main/scala/peripheral/ROMLoader.scala 11:14]
    output io_bundle_write_strobe_1 : UInt<1> @[4-soc/src/main/scala/peripheral/ROMLoader.scala 11:14]
    output io_bundle_write_strobe_2 : UInt<1> @[4-soc/src/main/scala/peripheral/ROMLoader.scala 11:14]
    output io_bundle_write_strobe_3 : UInt<1> @[4-soc/src/main/scala/peripheral/ROMLoader.scala 11:14]
    input io_bundle_read_data : UInt<32> @[4-soc/src/main/scala/peripheral/ROMLoader.scala 11:14]
    output io_rom_address : UInt<32> @[4-soc/src/main/scala/peripheral/ROMLoader.scala 11:14]
    input io_rom_data : UInt<32> @[4-soc/src/main/scala/peripheral/ROMLoader.scala 11:14]
    input io_load_address : UInt<32> @[4-soc/src/main/scala/peripheral/ROMLoader.scala 11:14]
    output io_load_finished : UInt<1> @[4-soc/src/main/scala/peripheral/ROMLoader.scala 11:14]

    reg address : UInt<32>, clock with :
      reset => (UInt<1>("h0"), address) @[4-soc/src/main/scala/peripheral/ROMLoader.scala 21:24]
    reg valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid) @[4-soc/src/main/scala/peripheral/ROMLoader.scala 22:24]
    node _T = leq(address, UInt<9>("h18e")) @[4-soc/src/main/scala/peripheral/ROMLoader.scala 28:16]
    node _io_bundle_address_T = dshl(address, UInt<2>("h2")) @[4-soc/src/main/scala/peripheral/ROMLoader.scala 31:40]
    node _io_bundle_address_T_1 = add(_io_bundle_address_T, io_load_address) @[4-soc/src/main/scala/peripheral/ROMLoader.scala 31:55]
    node _io_bundle_address_T_2 = tail(_io_bundle_address_T_1, 1) @[4-soc/src/main/scala/peripheral/ROMLoader.scala 31:55]
    node _address_T = add(address, UInt<1>("h1")) @[4-soc/src/main/scala/peripheral/ROMLoader.scala 33:39]
    node _address_T_1 = tail(_address_T, 1) @[4-soc/src/main/scala/peripheral/ROMLoader.scala 33:39]
    node _T_1 = eq(address, UInt<9>("h18e")) @[4-soc/src/main/scala/peripheral/ROMLoader.scala 34:18]
    node _GEN_0 = mux(_T_1, UInt<1>("h1"), valid) @[4-soc/src/main/scala/peripheral/ROMLoader.scala 34:40 35:13 22:24]
    node _GEN_1 = mux(_T, UInt<1>("h1"), UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/ROMLoader.scala 27:26 28:37 29:28]
    node _GEN_2 = mux(_T, io_rom_data, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/ROMLoader.scala 26:26 28:37 30:28]
    node _GEN_3 = mux(_T, _io_bundle_address_T_2, UInt<1>("h0")) @[4-soc/src/main/scala/peripheral/ROMLoader.scala 25:26 28:37 31:28]
    node _WIRE_1_0 = UInt<1>("h1") @[4-soc/src/main/scala/peripheral/ROMLoader.scala 32:{38,38}]
    node _WIRE__0 = UInt<1>("h0") @[4-soc/src/main/scala/peripheral/ROMLoader.scala 24:{36,36}]
    node _GEN_4 = mux(_T, _WIRE_1_0, _WIRE__0) @[4-soc/src/main/scala/peripheral/ROMLoader.scala 24:26 28:37 32:28]
    node _WIRE_1_1 = UInt<1>("h1") @[4-soc/src/main/scala/peripheral/ROMLoader.scala 32:{38,38}]
    node _WIRE__1 = UInt<1>("h0") @[4-soc/src/main/scala/peripheral/ROMLoader.scala 24:{36,36}]
    node _GEN_5 = mux(_T, _WIRE_1_1, _WIRE__1) @[4-soc/src/main/scala/peripheral/ROMLoader.scala 24:26 28:37 32:28]
    node _WIRE_1_2 = UInt<1>("h1") @[4-soc/src/main/scala/peripheral/ROMLoader.scala 32:{38,38}]
    node _WIRE__2 = UInt<1>("h0") @[4-soc/src/main/scala/peripheral/ROMLoader.scala 24:{36,36}]
    node _GEN_6 = mux(_T, _WIRE_1_2, _WIRE__2) @[4-soc/src/main/scala/peripheral/ROMLoader.scala 24:26 28:37 32:28]
    node _WIRE_1_3 = UInt<1>("h1") @[4-soc/src/main/scala/peripheral/ROMLoader.scala 32:{38,38}]
    node _WIRE__3 = UInt<1>("h0") @[4-soc/src/main/scala/peripheral/ROMLoader.scala 24:{36,36}]
    node _GEN_7 = mux(_T, _WIRE_1_3, _WIRE__3) @[4-soc/src/main/scala/peripheral/ROMLoader.scala 24:26 28:37 32:28]
    node _GEN_8 = mux(_T, _address_T_1, address) @[4-soc/src/main/scala/peripheral/ROMLoader.scala 21:24 28:37 33:28]
    node _GEN_9 = mux(_T, _GEN_0, valid) @[4-soc/src/main/scala/peripheral/ROMLoader.scala 22:24 28:37]
    node _io_rom_address_T = dshl(address, UInt<2>("h2")) @[4-soc/src/main/scala/peripheral/ROMLoader.scala 41:30]
    node _io_rom_address_T_1 = add(_io_rom_address_T, io_load_address) @[4-soc/src/main/scala/peripheral/ROMLoader.scala 41:38]
    node _io_rom_address_T_2 = tail(_io_rom_address_T_1, 1) @[4-soc/src/main/scala/peripheral/ROMLoader.scala 41:38]
    io_bundle_address <= bits(_GEN_3, 31, 0)
    io_bundle_write_data <= _GEN_2
    io_bundle_write_enable <= _GEN_1
    io_bundle_write_strobe_0 <= _GEN_4
    io_bundle_write_strobe_1 <= _GEN_5
    io_bundle_write_strobe_2 <= _GEN_6
    io_bundle_write_strobe_3 <= _GEN_7
    io_rom_address <= bits(_io_rom_address_T_2, 31, 0) @[4-soc/src/main/scala/peripheral/ROMLoader.scala 41:18]
    io_load_finished <= valid @[4-soc/src/main/scala/peripheral/ROMLoader.scala 38:20]
    address <= mux(reset, UInt<32>("h0"), _GEN_8) @[4-soc/src/main/scala/peripheral/ROMLoader.scala 21:{24,24}]
    valid <= mux(reset, UInt<1>("h0"), _GEN_9) @[4-soc/src/main/scala/peripheral/ROMLoader.scala 22:{24,24}]

  module Control :
    input clock : Clock
    input reset : UInt<1>
    input io_jump_flag : UInt<1> @[4-soc/src/main/scala/riscv/core/Control.scala 55:14]
    input io_jump_instruction_id : UInt<1> @[4-soc/src/main/scala/riscv/core/Control.scala 55:14]
    input io_rs1_id : UInt<5> @[4-soc/src/main/scala/riscv/core/Control.scala 55:14]
    input io_rs2_id : UInt<5> @[4-soc/src/main/scala/riscv/core/Control.scala 55:14]
    input io_memory_read_enable_ex : UInt<1> @[4-soc/src/main/scala/riscv/core/Control.scala 55:14]
    input io_rd_ex : UInt<5> @[4-soc/src/main/scala/riscv/core/Control.scala 55:14]
    input io_memory_read_enable_mem : UInt<1> @[4-soc/src/main/scala/riscv/core/Control.scala 55:14]
    input io_rd_mem : UInt<5> @[4-soc/src/main/scala/riscv/core/Control.scala 55:14]
    input io_memory_write_enable_ex : UInt<1> @[4-soc/src/main/scala/riscv/core/Control.scala 55:14]
    input io_memory_write_enable_mem : UInt<1> @[4-soc/src/main/scala/riscv/core/Control.scala 55:14]
    input io_regs_write_enable_ex : UInt<1> @[4-soc/src/main/scala/riscv/core/Control.scala 55:14]
    input io_regs_write_source_ex : UInt<2> @[4-soc/src/main/scala/riscv/core/Control.scala 55:14]
    input io_regs_write_source_mem : UInt<2> @[4-soc/src/main/scala/riscv/core/Control.scala 55:14]
    input io_regs_write_source_wb : UInt<2> @[4-soc/src/main/scala/riscv/core/Control.scala 55:14]
    input io_rd_wb : UInt<5> @[4-soc/src/main/scala/riscv/core/Control.scala 55:14]
    output io_if_flush : UInt<1> @[4-soc/src/main/scala/riscv/core/Control.scala 55:14]
    output io_id_flush : UInt<1> @[4-soc/src/main/scala/riscv/core/Control.scala 55:14]
    output io_pc_stall : UInt<1> @[4-soc/src/main/scala/riscv/core/Control.scala 55:14]
    output io_if_stall : UInt<1> @[4-soc/src/main/scala/riscv/core/Control.scala 55:14]
    output io_branch_hazard : UInt<1> @[4-soc/src/main/scala/riscv/core/Control.scala 55:14]
    output io_jal_jalr_hazard : UInt<1> @[4-soc/src/main/scala/riscv/core/Control.scala 55:14]

    node _ex_hazard_for_branch_T = neq(io_rd_ex, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Control.scala 96:14]
    node _ex_hazard_for_branch_T_1 = and(io_jump_instruction_id, _ex_hazard_for_branch_T) @[4-soc/src/main/scala/riscv/core/Control.scala 95:53]
    node _ex_hazard_for_branch_T_2 = eq(io_rd_ex, io_rs1_id) @[4-soc/src/main/scala/riscv/core/Control.scala 97:15]
    node _ex_hazard_for_branch_T_3 = eq(io_rd_ex, io_rs2_id) @[4-soc/src/main/scala/riscv/core/Control.scala 97:41]
    node _ex_hazard_for_branch_T_4 = or(_ex_hazard_for_branch_T_2, _ex_hazard_for_branch_T_3) @[4-soc/src/main/scala/riscv/core/Control.scala 97:29]
    node ex_hazard_for_branch = and(_ex_hazard_for_branch_T_1, _ex_hazard_for_branch_T_4) @[4-soc/src/main/scala/riscv/core/Control.scala 96:22]
    node store_load_hazard = and(io_memory_write_enable_mem, io_memory_read_enable_ex) @[4-soc/src/main/scala/riscv/core/Control.scala 111:54]
    node _jal_jalr_hazard_ex_T = eq(io_regs_write_source_ex, UInt<2>("h3")) @[4-soc/src/main/scala/riscv/core/Control.scala 125:53]
    node _jal_jalr_hazard_ex_T_1 = neq(io_rd_ex, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Control.scala 126:14]
    node _jal_jalr_hazard_ex_T_2 = and(_jal_jalr_hazard_ex_T, _jal_jalr_hazard_ex_T_1) @[4-soc/src/main/scala/riscv/core/Control.scala 125:96]
    node _jal_jalr_hazard_ex_T_3 = eq(io_rd_ex, io_rs1_id) @[4-soc/src/main/scala/riscv/core/Control.scala 127:15]
    node _jal_jalr_hazard_ex_T_4 = eq(io_rd_ex, io_rs2_id) @[4-soc/src/main/scala/riscv/core/Control.scala 127:41]
    node _jal_jalr_hazard_ex_T_5 = or(_jal_jalr_hazard_ex_T_3, _jal_jalr_hazard_ex_T_4) @[4-soc/src/main/scala/riscv/core/Control.scala 127:29]
    node jal_jalr_hazard_ex = and(_jal_jalr_hazard_ex_T_2, _jal_jalr_hazard_ex_T_5) @[4-soc/src/main/scala/riscv/core/Control.scala 126:22]
    node _jal_jalr_hazard_mem_T = eq(io_regs_write_source_mem, UInt<2>("h3")) @[4-soc/src/main/scala/riscv/core/Control.scala 139:55]
    node _jal_jalr_hazard_mem_T_1 = neq(io_rd_mem, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Control.scala 140:15]
    node _jal_jalr_hazard_mem_T_2 = and(_jal_jalr_hazard_mem_T, _jal_jalr_hazard_mem_T_1) @[4-soc/src/main/scala/riscv/core/Control.scala 139:98]
    node _jal_jalr_hazard_mem_T_3 = eq(io_rd_mem, io_rs1_id) @[4-soc/src/main/scala/riscv/core/Control.scala 141:16]
    node _jal_jalr_hazard_mem_T_4 = eq(io_rd_mem, io_rs2_id) @[4-soc/src/main/scala/riscv/core/Control.scala 141:43]
    node _jal_jalr_hazard_mem_T_5 = or(_jal_jalr_hazard_mem_T_3, _jal_jalr_hazard_mem_T_4) @[4-soc/src/main/scala/riscv/core/Control.scala 141:30]
    node jal_jalr_hazard_mem = and(_jal_jalr_hazard_mem_T_2, _jal_jalr_hazard_mem_T_5) @[4-soc/src/main/scala/riscv/core/Control.scala 140:23]
    node _jal_jalr_hazard_wb_T = eq(io_regs_write_source_wb, UInt<2>("h3")) @[4-soc/src/main/scala/riscv/core/Control.scala 156:53]
    node _jal_jalr_hazard_wb_T_1 = neq(io_rd_wb, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Control.scala 157:14]
    node _jal_jalr_hazard_wb_T_2 = and(_jal_jalr_hazard_wb_T, _jal_jalr_hazard_wb_T_1) @[4-soc/src/main/scala/riscv/core/Control.scala 156:96]
    node _jal_jalr_hazard_wb_T_3 = eq(io_rd_wb, io_rs1_id) @[4-soc/src/main/scala/riscv/core/Control.scala 158:15]
    node _jal_jalr_hazard_wb_T_4 = eq(io_rd_wb, io_rs2_id) @[4-soc/src/main/scala/riscv/core/Control.scala 158:41]
    node _jal_jalr_hazard_wb_T_5 = or(_jal_jalr_hazard_wb_T_3, _jal_jalr_hazard_wb_T_4) @[4-soc/src/main/scala/riscv/core/Control.scala 158:29]
    node jal_jalr_hazard_wb = and(_jal_jalr_hazard_wb_T_2, _jal_jalr_hazard_wb_T_5) @[4-soc/src/main/scala/riscv/core/Control.scala 157:22]
    node _T = or(io_jump_instruction_id, io_memory_read_enable_ex) @[4-soc/src/main/scala/riscv/core/Control.scala 166:30]
    node _T_1 = neq(io_rd_ex, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Control.scala 169:16]
    node _T_2 = and(_T, _T_1) @[4-soc/src/main/scala/riscv/core/Control.scala 166:59]
    node _T_3 = eq(io_rd_ex, io_rs1_id) @[4-soc/src/main/scala/riscv/core/Control.scala 170:17]
    node _T_4 = eq(io_rd_ex, io_rs2_id) @[4-soc/src/main/scala/riscv/core/Control.scala 170:43]
    node _T_5 = or(_T_3, _T_4) @[4-soc/src/main/scala/riscv/core/Control.scala 170:31]
    node _T_6 = and(_T_2, _T_5) @[4-soc/src/main/scala/riscv/core/Control.scala 169:24]
    node _T_7 = and(io_jump_instruction_id, io_memory_read_enable_mem) @[4-soc/src/main/scala/riscv/core/Control.scala 180:33]
    node _T_8 = neq(io_rd_mem, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Control.scala 182:21]
    node _T_9 = and(_T_7, _T_8) @[4-soc/src/main/scala/riscv/core/Control.scala 181:37]
    node _T_10 = eq(io_rd_mem, io_rs1_id) @[4-soc/src/main/scala/riscv/core/Control.scala 183:22]
    node _T_11 = eq(io_rd_mem, io_rs2_id) @[4-soc/src/main/scala/riscv/core/Control.scala 183:49]
    node _T_12 = or(_T_10, _T_11) @[4-soc/src/main/scala/riscv/core/Control.scala 183:36]
    node _T_13 = and(_T_9, _T_12) @[4-soc/src/main/scala/riscv/core/Control.scala 182:29]
    node _T_14 = or(_T_6, _T_13) @[4-soc/src/main/scala/riscv/core/Control.scala 177:7]
    node _T_15 = or(_T_14, store_load_hazard) @[4-soc/src/main/scala/riscv/core/Control.scala 189:9]
    node _T_16 = or(_T_15, jal_jalr_hazard_ex) @[4-soc/src/main/scala/riscv/core/Control.scala 195:9]
    node _T_17 = or(_T_16, jal_jalr_hazard_mem) @[4-soc/src/main/scala/riscv/core/Control.scala 201:9]
    node _T_18 = or(_T_17, jal_jalr_hazard_wb) @[4-soc/src/main/scala/riscv/core/Control.scala 207:9]
    node _is_load_use_hazard_T = neq(io_rd_ex, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Control.scala 228:16]
    node _is_load_use_hazard_T_1 = and(io_memory_read_enable_ex, _is_load_use_hazard_T) @[4-soc/src/main/scala/riscv/core/Control.scala 227:55]
    node _is_load_use_hazard_T_2 = eq(io_rd_ex, io_rs1_id) @[4-soc/src/main/scala/riscv/core/Control.scala 229:17]
    node _is_load_use_hazard_T_3 = eq(io_rd_ex, io_rs2_id) @[4-soc/src/main/scala/riscv/core/Control.scala 229:43]
    node _is_load_use_hazard_T_4 = or(_is_load_use_hazard_T_2, _is_load_use_hazard_T_3) @[4-soc/src/main/scala/riscv/core/Control.scala 229:31]
    node is_load_use_hazard = and(_is_load_use_hazard_T_1, _is_load_use_hazard_T_4) @[4-soc/src/main/scala/riscv/core/Control.scala 228:24]
    node _is_jal_jalr_hazard_T = or(jal_jalr_hazard_ex, jal_jalr_hazard_mem) @[4-soc/src/main/scala/riscv/core/Control.scala 232:49]
    node is_jal_jalr_hazard = or(_is_jal_jalr_hazard_T, jal_jalr_hazard_wb) @[4-soc/src/main/scala/riscv/core/Control.scala 232:72]
    node _io_id_flush_T = or(is_load_use_hazard, is_jal_jalr_hazard) @[4-soc/src/main/scala/riscv/core/Control.scala 233:39]
    node _GEN_0 = mux(io_jump_flag, UInt<1>("h1"), UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Control.scala 242:28 246:17 86:22]
    node _GEN_1 = mux(_T_18, _io_id_flush_T, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Control.scala 212:5 233:17 87:22]
    node _GEN_2 = mux(_T_18, UInt<1>("h1"), UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Control.scala 212:5 234:17 88:22]
    node _GEN_3 = mux(_T_18, ex_hazard_for_branch, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Control.scala 212:5 238:22 90:22]
    node _GEN_4 = mux(_T_18, is_jal_jalr_hazard, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Control.scala 212:5 240:24 91:22]
    node _GEN_5 = mux(_T_18, UInt<1>("h0"), _GEN_0) @[4-soc/src/main/scala/riscv/core/Control.scala 212:5 86:22]
    io_if_flush <= _GEN_5
    io_id_flush <= _GEN_1
    io_pc_stall <= _GEN_2
    io_if_stall <= _GEN_2
    io_branch_hazard <= _GEN_3
    io_jal_jalr_hazard <= _GEN_4

  module RegisterFile :
    input clock : Clock
    input reset : UInt<1>
    input io_write_enable : UInt<1> @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 22:14]
    input io_write_address : UInt<5> @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 22:14]
    input io_write_data : UInt<32> @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 22:14]
    input io_read_address1 : UInt<5> @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 22:14]
    input io_read_address2 : UInt<5> @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 22:14]
    output io_read_data1 : UInt<32> @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 22:14]
    output io_read_data2 : UInt<32> @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 22:14]
    input io_debug_read_address : UInt<5> @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 22:14]
    output io_debug_read_data : UInt<32> @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 22:14]

    reg registers_0 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_0) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_1 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_1) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_2 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_2) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_3 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_3) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_4 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_4) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_5 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_5) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_6 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_6) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_7 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_7) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_8 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_8) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_9 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_9) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_10 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_10) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_11 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_11) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_12 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_12) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_13 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_13) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_14 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_14) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_15 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_15) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_16 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_16) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_17 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_17) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_18 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_18) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_19 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_19) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_20 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_20) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_21 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_21) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_22 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_22) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_23 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_23) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_24 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_24) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_25 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_25) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_26 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_26) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_27 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_27) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_28 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_28) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_29 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_29) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    reg registers_30 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), registers_30) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22]
    node _T = asUInt(reset) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 39:15]
    node _T_1 = eq(_T, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 39:8]
    node _T_2 = neq(io_write_address, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 40:46]
    node _T_3 = and(io_write_enable, _T_2) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 40:26]
    node _T_4 = sub(io_write_address, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 42:34]
    node _T_5 = tail(_T_4, 1) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 42:34]
    node _registers_T_5 = io_write_data @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 42:{41,41}]
    node _GEN_0 = mux(eq(UInt<1>("h0"), _T_5), _registers_T_5, registers_0) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_1 = mux(eq(UInt<1>("h1"), _T_5), _registers_T_5, registers_1) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_2 = mux(eq(UInt<2>("h2"), _T_5), _registers_T_5, registers_2) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_3 = mux(eq(UInt<2>("h3"), _T_5), _registers_T_5, registers_3) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_4 = mux(eq(UInt<3>("h4"), _T_5), _registers_T_5, registers_4) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_5 = mux(eq(UInt<3>("h5"), _T_5), _registers_T_5, registers_5) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_6 = mux(eq(UInt<3>("h6"), _T_5), _registers_T_5, registers_6) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_7 = mux(eq(UInt<3>("h7"), _T_5), _registers_T_5, registers_7) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_8 = mux(eq(UInt<4>("h8"), _T_5), _registers_T_5, registers_8) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_9 = mux(eq(UInt<4>("h9"), _T_5), _registers_T_5, registers_9) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_10 = mux(eq(UInt<4>("ha"), _T_5), _registers_T_5, registers_10) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_11 = mux(eq(UInt<4>("hb"), _T_5), _registers_T_5, registers_11) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_12 = mux(eq(UInt<4>("hc"), _T_5), _registers_T_5, registers_12) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_13 = mux(eq(UInt<4>("hd"), _T_5), _registers_T_5, registers_13) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_14 = mux(eq(UInt<4>("he"), _T_5), _registers_T_5, registers_14) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_15 = mux(eq(UInt<4>("hf"), _T_5), _registers_T_5, registers_15) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_16 = mux(eq(UInt<5>("h10"), _T_5), _registers_T_5, registers_16) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_17 = mux(eq(UInt<5>("h11"), _T_5), _registers_T_5, registers_17) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_18 = mux(eq(UInt<5>("h12"), _T_5), _registers_T_5, registers_18) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_19 = mux(eq(UInt<5>("h13"), _T_5), _registers_T_5, registers_19) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_20 = mux(eq(UInt<5>("h14"), _T_5), _registers_T_5, registers_20) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_21 = mux(eq(UInt<5>("h15"), _T_5), _registers_T_5, registers_21) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_22 = mux(eq(UInt<5>("h16"), _T_5), _registers_T_5, registers_22) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_23 = mux(eq(UInt<5>("h17"), _T_5), _registers_T_5, registers_23) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_24 = mux(eq(UInt<5>("h18"), _T_5), _registers_T_5, registers_24) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_25 = mux(eq(UInt<5>("h19"), _T_5), _registers_T_5, registers_25) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_26 = mux(eq(UInt<5>("h1a"), _T_5), _registers_T_5, registers_26) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_27 = mux(eq(UInt<5>("h1b"), _T_5), _registers_T_5, registers_27) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_28 = mux(eq(UInt<5>("h1c"), _T_5), _registers_T_5, registers_28) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_29 = mux(eq(UInt<5>("h1d"), _T_5), _registers_T_5, registers_29) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_30 = mux(eq(UInt<5>("h1e"), _T_5), _registers_T_5, registers_30) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 42:{41,41}]
    node _GEN_31 = mux(_T_3, _GEN_0, registers_0) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_32 = mux(_T_3, _GEN_1, registers_1) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_33 = mux(_T_3, _GEN_2, registers_2) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_34 = mux(_T_3, _GEN_3, registers_3) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_35 = mux(_T_3, _GEN_4, registers_4) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_36 = mux(_T_3, _GEN_5, registers_5) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_37 = mux(_T_3, _GEN_6, registers_6) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_38 = mux(_T_3, _GEN_7, registers_7) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_39 = mux(_T_3, _GEN_8, registers_8) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_40 = mux(_T_3, _GEN_9, registers_9) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_41 = mux(_T_3, _GEN_10, registers_10) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_42 = mux(_T_3, _GEN_11, registers_11) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_43 = mux(_T_3, _GEN_12, registers_12) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_44 = mux(_T_3, _GEN_13, registers_13) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_45 = mux(_T_3, _GEN_14, registers_14) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_46 = mux(_T_3, _GEN_15, registers_15) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_47 = mux(_T_3, _GEN_16, registers_16) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_48 = mux(_T_3, _GEN_17, registers_17) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_49 = mux(_T_3, _GEN_18, registers_18) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_50 = mux(_T_3, _GEN_19, registers_19) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_51 = mux(_T_3, _GEN_20, registers_20) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_52 = mux(_T_3, _GEN_21, registers_21) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_53 = mux(_T_3, _GEN_22, registers_22) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_54 = mux(_T_3, _GEN_23, registers_23) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_55 = mux(_T_3, _GEN_24, registers_24) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_56 = mux(_T_3, _GEN_25, registers_25) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_57 = mux(_T_3, _GEN_26, registers_26) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_58 = mux(_T_3, _GEN_27, registers_27) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_59 = mux(_T_3, _GEN_28, registers_28) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_60 = mux(_T_3, _GEN_29, registers_29) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_61 = mux(_T_3, _GEN_30, registers_30) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 40:55]
    node _GEN_62 = mux(_T_1, _GEN_31, registers_0) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_63 = mux(_T_1, _GEN_32, registers_1) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_64 = mux(_T_1, _GEN_33, registers_2) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_65 = mux(_T_1, _GEN_34, registers_3) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_66 = mux(_T_1, _GEN_35, registers_4) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_67 = mux(_T_1, _GEN_36, registers_5) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_68 = mux(_T_1, _GEN_37, registers_6) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_69 = mux(_T_1, _GEN_38, registers_7) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_70 = mux(_T_1, _GEN_39, registers_8) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_71 = mux(_T_1, _GEN_40, registers_9) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_72 = mux(_T_1, _GEN_41, registers_10) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_73 = mux(_T_1, _GEN_42, registers_11) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_74 = mux(_T_1, _GEN_43, registers_12) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_75 = mux(_T_1, _GEN_44, registers_13) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_76 = mux(_T_1, _GEN_45, registers_14) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_77 = mux(_T_1, _GEN_46, registers_15) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_78 = mux(_T_1, _GEN_47, registers_16) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_79 = mux(_T_1, _GEN_48, registers_17) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_80 = mux(_T_1, _GEN_49, registers_18) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_81 = mux(_T_1, _GEN_50, registers_19) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_82 = mux(_T_1, _GEN_51, registers_20) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_83 = mux(_T_1, _GEN_52, registers_21) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_84 = mux(_T_1, _GEN_53, registers_22) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_85 = mux(_T_1, _GEN_54, registers_23) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_86 = mux(_T_1, _GEN_55, registers_24) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_87 = mux(_T_1, _GEN_56, registers_25) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_88 = mux(_T_1, _GEN_57, registers_26) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_89 = mux(_T_1, _GEN_58, registers_27) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_90 = mux(_T_1, _GEN_59, registers_28) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_91 = mux(_T_1, _GEN_60, registers_29) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _GEN_92 = mux(_T_1, _GEN_61, registers_30) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 37:22 39:23]
    node _io_read_data1_T = eq(io_read_address1, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 50:22]
    node _io_read_data1_T_1 = eq(io_write_address, io_read_address1) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 53:43]
    node _io_read_data1_T_2 = and(io_write_enable, _io_read_data1_T_1) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 53:23]
    node _io_read_data1_T_3 = sub(io_read_address1, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 55:34]
    node _io_read_data1_T_4 = tail(_io_read_data1_T_3, 1) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 55:34]
    node _GEN_93 = validif(eq(UInt<1>("h0"), _io_read_data1_T_4), registers_0) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_94 = mux(eq(UInt<1>("h1"), _io_read_data1_T_4), registers_1, _GEN_93) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_95 = mux(eq(UInt<2>("h2"), _io_read_data1_T_4), registers_2, _GEN_94) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_96 = mux(eq(UInt<2>("h3"), _io_read_data1_T_4), registers_3, _GEN_95) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_97 = mux(eq(UInt<3>("h4"), _io_read_data1_T_4), registers_4, _GEN_96) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_98 = mux(eq(UInt<3>("h5"), _io_read_data1_T_4), registers_5, _GEN_97) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_99 = mux(eq(UInt<3>("h6"), _io_read_data1_T_4), registers_6, _GEN_98) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_100 = mux(eq(UInt<3>("h7"), _io_read_data1_T_4), registers_7, _GEN_99) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_101 = mux(eq(UInt<4>("h8"), _io_read_data1_T_4), registers_8, _GEN_100) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_102 = mux(eq(UInt<4>("h9"), _io_read_data1_T_4), registers_9, _GEN_101) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_103 = mux(eq(UInt<4>("ha"), _io_read_data1_T_4), registers_10, _GEN_102) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_104 = mux(eq(UInt<4>("hb"), _io_read_data1_T_4), registers_11, _GEN_103) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_105 = mux(eq(UInt<4>("hc"), _io_read_data1_T_4), registers_12, _GEN_104) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_106 = mux(eq(UInt<4>("hd"), _io_read_data1_T_4), registers_13, _GEN_105) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_107 = mux(eq(UInt<4>("he"), _io_read_data1_T_4), registers_14, _GEN_106) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_108 = mux(eq(UInt<4>("hf"), _io_read_data1_T_4), registers_15, _GEN_107) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_109 = mux(eq(UInt<5>("h10"), _io_read_data1_T_4), registers_16, _GEN_108) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_110 = mux(eq(UInt<5>("h11"), _io_read_data1_T_4), registers_17, _GEN_109) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_111 = mux(eq(UInt<5>("h12"), _io_read_data1_T_4), registers_18, _GEN_110) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_112 = mux(eq(UInt<5>("h13"), _io_read_data1_T_4), registers_19, _GEN_111) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_113 = mux(eq(UInt<5>("h14"), _io_read_data1_T_4), registers_20, _GEN_112) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_114 = mux(eq(UInt<5>("h15"), _io_read_data1_T_4), registers_21, _GEN_113) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_115 = mux(eq(UInt<5>("h16"), _io_read_data1_T_4), registers_22, _GEN_114) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_116 = mux(eq(UInt<5>("h17"), _io_read_data1_T_4), registers_23, _GEN_115) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_117 = mux(eq(UInt<5>("h18"), _io_read_data1_T_4), registers_24, _GEN_116) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_118 = mux(eq(UInt<5>("h19"), _io_read_data1_T_4), registers_25, _GEN_117) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_119 = mux(eq(UInt<5>("h1a"), _io_read_data1_T_4), registers_26, _GEN_118) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_120 = mux(eq(UInt<5>("h1b"), _io_read_data1_T_4), registers_27, _GEN_119) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_121 = mux(eq(UInt<5>("h1c"), _io_read_data1_T_4), registers_28, _GEN_120) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_122 = mux(eq(UInt<5>("h1d"), _io_read_data1_T_4), registers_29, _GEN_121) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _GEN_123 = mux(eq(UInt<5>("h1e"), _io_read_data1_T_4), registers_30, _GEN_122) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:{8,8}]
    node _registers_io_read_data1_T_4 = _GEN_123 @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:8]
    node _io_read_data1_T_5 = mux(_io_read_data1_T_2, io_write_data, _registers_io_read_data1_T_4) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 52:8]
    node _io_read_data1_T_6 = mux(_io_read_data1_T, UInt<1>("h0"), _io_read_data1_T_5) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 49:23]
    node _io_read_data2_T = eq(io_read_address2, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 60:22]
    node _io_read_data2_T_1 = eq(io_write_address, io_read_address2) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 63:43]
    node _io_read_data2_T_2 = and(io_write_enable, _io_read_data2_T_1) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 63:23]
    node _io_read_data2_T_3 = sub(io_read_address2, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 65:34]
    node _io_read_data2_T_4 = tail(_io_read_data2_T_3, 1) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 65:34]
    node _GEN_124 = validif(eq(UInt<1>("h0"), _io_read_data2_T_4), registers_0) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_125 = mux(eq(UInt<1>("h1"), _io_read_data2_T_4), registers_1, _GEN_124) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_126 = mux(eq(UInt<2>("h2"), _io_read_data2_T_4), registers_2, _GEN_125) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_127 = mux(eq(UInt<2>("h3"), _io_read_data2_T_4), registers_3, _GEN_126) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_128 = mux(eq(UInt<3>("h4"), _io_read_data2_T_4), registers_4, _GEN_127) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_129 = mux(eq(UInt<3>("h5"), _io_read_data2_T_4), registers_5, _GEN_128) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_130 = mux(eq(UInt<3>("h6"), _io_read_data2_T_4), registers_6, _GEN_129) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_131 = mux(eq(UInt<3>("h7"), _io_read_data2_T_4), registers_7, _GEN_130) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_132 = mux(eq(UInt<4>("h8"), _io_read_data2_T_4), registers_8, _GEN_131) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_133 = mux(eq(UInt<4>("h9"), _io_read_data2_T_4), registers_9, _GEN_132) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_134 = mux(eq(UInt<4>("ha"), _io_read_data2_T_4), registers_10, _GEN_133) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_135 = mux(eq(UInt<4>("hb"), _io_read_data2_T_4), registers_11, _GEN_134) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_136 = mux(eq(UInt<4>("hc"), _io_read_data2_T_4), registers_12, _GEN_135) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_137 = mux(eq(UInt<4>("hd"), _io_read_data2_T_4), registers_13, _GEN_136) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_138 = mux(eq(UInt<4>("he"), _io_read_data2_T_4), registers_14, _GEN_137) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_139 = mux(eq(UInt<4>("hf"), _io_read_data2_T_4), registers_15, _GEN_138) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_140 = mux(eq(UInt<5>("h10"), _io_read_data2_T_4), registers_16, _GEN_139) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_141 = mux(eq(UInt<5>("h11"), _io_read_data2_T_4), registers_17, _GEN_140) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_142 = mux(eq(UInt<5>("h12"), _io_read_data2_T_4), registers_18, _GEN_141) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_143 = mux(eq(UInt<5>("h13"), _io_read_data2_T_4), registers_19, _GEN_142) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_144 = mux(eq(UInt<5>("h14"), _io_read_data2_T_4), registers_20, _GEN_143) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_145 = mux(eq(UInt<5>("h15"), _io_read_data2_T_4), registers_21, _GEN_144) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_146 = mux(eq(UInt<5>("h16"), _io_read_data2_T_4), registers_22, _GEN_145) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_147 = mux(eq(UInt<5>("h17"), _io_read_data2_T_4), registers_23, _GEN_146) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_148 = mux(eq(UInt<5>("h18"), _io_read_data2_T_4), registers_24, _GEN_147) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_149 = mux(eq(UInt<5>("h19"), _io_read_data2_T_4), registers_25, _GEN_148) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_150 = mux(eq(UInt<5>("h1a"), _io_read_data2_T_4), registers_26, _GEN_149) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_151 = mux(eq(UInt<5>("h1b"), _io_read_data2_T_4), registers_27, _GEN_150) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_152 = mux(eq(UInt<5>("h1c"), _io_read_data2_T_4), registers_28, _GEN_151) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_153 = mux(eq(UInt<5>("h1d"), _io_read_data2_T_4), registers_29, _GEN_152) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _GEN_154 = mux(eq(UInt<5>("h1e"), _io_read_data2_T_4), registers_30, _GEN_153) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:{8,8}]
    node _registers_io_read_data2_T_4 = _GEN_154 @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:8]
    node _io_read_data2_T_5 = mux(_io_read_data2_T_2, io_write_data, _registers_io_read_data2_T_4) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 62:8]
    node _io_read_data2_T_6 = mux(_io_read_data2_T, UInt<1>("h0"), _io_read_data2_T_5) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 59:23]
    node _io_debug_read_data_T = eq(io_debug_read_address, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 70:27]
    node _io_debug_read_data_T_1 = eq(io_write_address, io_debug_read_address) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 73:43]
    node _io_debug_read_data_T_2 = and(io_write_enable, _io_debug_read_data_T_1) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 73:23]
    node _io_debug_read_data_T_3 = sub(io_debug_read_address, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 75:39]
    node _io_debug_read_data_T_4 = tail(_io_debug_read_data_T_3, 1) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 75:39]
    node _GEN_155 = validif(eq(UInt<1>("h0"), _io_debug_read_data_T_4), registers_0) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_156 = mux(eq(UInt<1>("h1"), _io_debug_read_data_T_4), registers_1, _GEN_155) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_157 = mux(eq(UInt<2>("h2"), _io_debug_read_data_T_4), registers_2, _GEN_156) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_158 = mux(eq(UInt<2>("h3"), _io_debug_read_data_T_4), registers_3, _GEN_157) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_159 = mux(eq(UInt<3>("h4"), _io_debug_read_data_T_4), registers_4, _GEN_158) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_160 = mux(eq(UInt<3>("h5"), _io_debug_read_data_T_4), registers_5, _GEN_159) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_161 = mux(eq(UInt<3>("h6"), _io_debug_read_data_T_4), registers_6, _GEN_160) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_162 = mux(eq(UInt<3>("h7"), _io_debug_read_data_T_4), registers_7, _GEN_161) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_163 = mux(eq(UInt<4>("h8"), _io_debug_read_data_T_4), registers_8, _GEN_162) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_164 = mux(eq(UInt<4>("h9"), _io_debug_read_data_T_4), registers_9, _GEN_163) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_165 = mux(eq(UInt<4>("ha"), _io_debug_read_data_T_4), registers_10, _GEN_164) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_166 = mux(eq(UInt<4>("hb"), _io_debug_read_data_T_4), registers_11, _GEN_165) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_167 = mux(eq(UInt<4>("hc"), _io_debug_read_data_T_4), registers_12, _GEN_166) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_168 = mux(eq(UInt<4>("hd"), _io_debug_read_data_T_4), registers_13, _GEN_167) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_169 = mux(eq(UInt<4>("he"), _io_debug_read_data_T_4), registers_14, _GEN_168) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_170 = mux(eq(UInt<4>("hf"), _io_debug_read_data_T_4), registers_15, _GEN_169) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_171 = mux(eq(UInt<5>("h10"), _io_debug_read_data_T_4), registers_16, _GEN_170) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_172 = mux(eq(UInt<5>("h11"), _io_debug_read_data_T_4), registers_17, _GEN_171) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_173 = mux(eq(UInt<5>("h12"), _io_debug_read_data_T_4), registers_18, _GEN_172) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_174 = mux(eq(UInt<5>("h13"), _io_debug_read_data_T_4), registers_19, _GEN_173) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_175 = mux(eq(UInt<5>("h14"), _io_debug_read_data_T_4), registers_20, _GEN_174) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_176 = mux(eq(UInt<5>("h15"), _io_debug_read_data_T_4), registers_21, _GEN_175) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_177 = mux(eq(UInt<5>("h16"), _io_debug_read_data_T_4), registers_22, _GEN_176) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_178 = mux(eq(UInt<5>("h17"), _io_debug_read_data_T_4), registers_23, _GEN_177) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_179 = mux(eq(UInt<5>("h18"), _io_debug_read_data_T_4), registers_24, _GEN_178) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_180 = mux(eq(UInt<5>("h19"), _io_debug_read_data_T_4), registers_25, _GEN_179) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_181 = mux(eq(UInt<5>("h1a"), _io_debug_read_data_T_4), registers_26, _GEN_180) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_182 = mux(eq(UInt<5>("h1b"), _io_debug_read_data_T_4), registers_27, _GEN_181) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_183 = mux(eq(UInt<5>("h1c"), _io_debug_read_data_T_4), registers_28, _GEN_182) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_184 = mux(eq(UInt<5>("h1d"), _io_debug_read_data_T_4), registers_29, _GEN_183) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _GEN_185 = mux(eq(UInt<5>("h1e"), _io_debug_read_data_T_4), registers_30, _GEN_184) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:{8,8}]
    node _registers_io_debug_read_data_T_4 = _GEN_185 @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:8]
    node _io_debug_read_data_T_5 = mux(_io_debug_read_data_T_2, io_write_data, _registers_io_debug_read_data_T_4) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 72:8]
    node _io_debug_read_data_T_6 = mux(_io_debug_read_data_T, UInt<1>("h0"), _io_debug_read_data_T_5) @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 69:28]
    io_read_data1 <= _io_read_data1_T_6 @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 49:17]
    io_read_data2 <= _io_read_data2_T_6 @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 59:17]
    io_debug_read_data <= _io_debug_read_data_T_6 @[4-soc/src/main/scala/riscv/core/RegisterFile.scala 69:22]
    registers_0 <= _GEN_62
    registers_1 <= _GEN_63
    registers_2 <= _GEN_64
    registers_3 <= _GEN_65
    registers_4 <= _GEN_66
    registers_5 <= _GEN_67
    registers_6 <= _GEN_68
    registers_7 <= _GEN_69
    registers_8 <= _GEN_70
    registers_9 <= _GEN_71
    registers_10 <= _GEN_72
    registers_11 <= _GEN_73
    registers_12 <= _GEN_74
    registers_13 <= _GEN_75
    registers_14 <= _GEN_76
    registers_15 <= _GEN_77
    registers_16 <= _GEN_78
    registers_17 <= _GEN_79
    registers_18 <= _GEN_80
    registers_19 <= _GEN_81
    registers_20 <= _GEN_82
    registers_21 <= _GEN_83
    registers_22 <= _GEN_84
    registers_23 <= _GEN_85
    registers_24 <= _GEN_86
    registers_25 <= _GEN_87
    registers_26 <= _GEN_88
    registers_27 <= _GEN_89
    registers_28 <= _GEN_90
    registers_29 <= _GEN_91
    registers_30 <= _GEN_92

  module BranchTargetBuffer :
    input clock : Clock
    input reset : UInt<1>
    input io_pc : UInt<32> @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 36:14]
    output io_predicted_pc : UInt<32> @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 36:14]
    output io_predicted_taken : UInt<1> @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 36:14]
    input io_update_valid : UInt<1> @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 36:14]
    input io_update_pc : UInt<32> @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 36:14]
    input io_update_target : UInt<32> @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 36:14]
    input io_update_taken : UInt<1> @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 36:14]

    reg valid_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_0) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24]
    reg valid_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_1) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24]
    reg valid_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_2) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24]
    reg valid_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_3) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24]
    reg valid_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_4) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24]
    reg valid_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_5) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24]
    reg valid_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_6) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24]
    reg valid_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_7) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24]
    reg valid_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_8) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24]
    reg valid_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_9) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24]
    reg valid_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_10) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24]
    reg valid_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_11) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24]
    reg valid_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_12) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24]
    reg valid_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_13) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24]
    reg valid_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_14) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24]
    reg valid_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_15) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24]
    reg tags_0 : UInt<26>, clock with :
      reset => (UInt<1>("h0"), tags_0) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20]
    reg tags_1 : UInt<26>, clock with :
      reset => (UInt<1>("h0"), tags_1) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20]
    reg tags_2 : UInt<26>, clock with :
      reset => (UInt<1>("h0"), tags_2) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20]
    reg tags_3 : UInt<26>, clock with :
      reset => (UInt<1>("h0"), tags_3) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20]
    reg tags_4 : UInt<26>, clock with :
      reset => (UInt<1>("h0"), tags_4) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20]
    reg tags_5 : UInt<26>, clock with :
      reset => (UInt<1>("h0"), tags_5) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20]
    reg tags_6 : UInt<26>, clock with :
      reset => (UInt<1>("h0"), tags_6) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20]
    reg tags_7 : UInt<26>, clock with :
      reset => (UInt<1>("h0"), tags_7) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20]
    reg tags_8 : UInt<26>, clock with :
      reset => (UInt<1>("h0"), tags_8) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20]
    reg tags_9 : UInt<26>, clock with :
      reset => (UInt<1>("h0"), tags_9) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20]
    reg tags_10 : UInt<26>, clock with :
      reset => (UInt<1>("h0"), tags_10) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20]
    reg tags_11 : UInt<26>, clock with :
      reset => (UInt<1>("h0"), tags_11) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20]
    reg tags_12 : UInt<26>, clock with :
      reset => (UInt<1>("h0"), tags_12) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20]
    reg tags_13 : UInt<26>, clock with :
      reset => (UInt<1>("h0"), tags_13) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20]
    reg tags_14 : UInt<26>, clock with :
      reset => (UInt<1>("h0"), tags_14) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20]
    reg tags_15 : UInt<26>, clock with :
      reset => (UInt<1>("h0"), tags_15) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20]
    reg targets_0 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_0) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20]
    reg targets_1 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_1) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20]
    reg targets_2 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_2) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20]
    reg targets_3 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_3) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20]
    reg targets_4 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_4) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20]
    reg targets_5 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_5) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20]
    reg targets_6 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_6) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20]
    reg targets_7 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_7) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20]
    reg targets_8 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_8) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20]
    reg targets_9 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_9) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20]
    reg targets_10 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_10) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20]
    reg targets_11 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_11) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20]
    reg targets_12 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_12) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20]
    reg targets_13 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_13) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20]
    reg targets_14 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_14) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20]
    reg targets_15 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), targets_15) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20]
    node pred_index = bits(io_pc, 5, 2) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 55:36]
    node pred_tag = bits(io_pc, 31, 6) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 56:36]
    node _GEN_0 = validif(eq(UInt<1>("h0"), pred_index), tags_0) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{59,59}]
    node _GEN_1 = mux(eq(UInt<1>("h1"), pred_index), tags_1, _GEN_0) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{59,59}]
    node _GEN_2 = mux(eq(UInt<2>("h2"), pred_index), tags_2, _GEN_1) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{59,59}]
    node _GEN_3 = mux(eq(UInt<2>("h3"), pred_index), tags_3, _GEN_2) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{59,59}]
    node _GEN_4 = mux(eq(UInt<3>("h4"), pred_index), tags_4, _GEN_3) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{59,59}]
    node _GEN_5 = mux(eq(UInt<3>("h5"), pred_index), tags_5, _GEN_4) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{59,59}]
    node _GEN_6 = mux(eq(UInt<3>("h6"), pred_index), tags_6, _GEN_5) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{59,59}]
    node _GEN_7 = mux(eq(UInt<3>("h7"), pred_index), tags_7, _GEN_6) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{59,59}]
    node _GEN_8 = mux(eq(UInt<4>("h8"), pred_index), tags_8, _GEN_7) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{59,59}]
    node _GEN_9 = mux(eq(UInt<4>("h9"), pred_index), tags_9, _GEN_8) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{59,59}]
    node _GEN_10 = mux(eq(UInt<4>("ha"), pred_index), tags_10, _GEN_9) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{59,59}]
    node _GEN_11 = mux(eq(UInt<4>("hb"), pred_index), tags_11, _GEN_10) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{59,59}]
    node _GEN_12 = mux(eq(UInt<4>("hc"), pred_index), tags_12, _GEN_11) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{59,59}]
    node _GEN_13 = mux(eq(UInt<4>("hd"), pred_index), tags_13, _GEN_12) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{59,59}]
    node _GEN_14 = mux(eq(UInt<4>("he"), pred_index), tags_14, _GEN_13) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{59,59}]
    node _GEN_15 = mux(eq(UInt<4>("hf"), pred_index), tags_15, _GEN_14) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{59,59}]
    node _tags_pred_index = _GEN_15 @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:59]
    node _hit_T = eq(_tags_pred_index, pred_tag) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:59]
    node _GEN_16 = validif(eq(UInt<1>("h0"), pred_index), valid_0) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{38,38}]
    node _GEN_17 = mux(eq(UInt<1>("h1"), pred_index), valid_1, _GEN_16) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{38,38}]
    node _GEN_18 = mux(eq(UInt<2>("h2"), pred_index), valid_2, _GEN_17) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{38,38}]
    node _GEN_19 = mux(eq(UInt<2>("h3"), pred_index), valid_3, _GEN_18) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{38,38}]
    node _GEN_20 = mux(eq(UInt<3>("h4"), pred_index), valid_4, _GEN_19) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{38,38}]
    node _GEN_21 = mux(eq(UInt<3>("h5"), pred_index), valid_5, _GEN_20) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{38,38}]
    node _GEN_22 = mux(eq(UInt<3>("h6"), pred_index), valid_6, _GEN_21) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{38,38}]
    node _GEN_23 = mux(eq(UInt<3>("h7"), pred_index), valid_7, _GEN_22) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{38,38}]
    node _GEN_24 = mux(eq(UInt<4>("h8"), pred_index), valid_8, _GEN_23) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{38,38}]
    node _GEN_25 = mux(eq(UInt<4>("h9"), pred_index), valid_9, _GEN_24) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{38,38}]
    node _GEN_26 = mux(eq(UInt<4>("ha"), pred_index), valid_10, _GEN_25) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{38,38}]
    node _GEN_27 = mux(eq(UInt<4>("hb"), pred_index), valid_11, _GEN_26) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{38,38}]
    node _GEN_28 = mux(eq(UInt<4>("hc"), pred_index), valid_12, _GEN_27) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{38,38}]
    node _GEN_29 = mux(eq(UInt<4>("hd"), pred_index), valid_13, _GEN_28) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{38,38}]
    node _GEN_30 = mux(eq(UInt<4>("he"), pred_index), valid_14, _GEN_29) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{38,38}]
    node _GEN_31 = mux(eq(UInt<4>("hf"), pred_index), valid_15, _GEN_30) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:{38,38}]
    node _valid_pred_index = _GEN_31 @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:38]
    node hit = and(_valid_pred_index, _hit_T) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 61:38]
    node _io_predicted_pc_T = add(io_pc, UInt<3>("h4")) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 64:61]
    node _io_predicted_pc_T_1 = tail(_io_predicted_pc_T, 1) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 64:61]
    node _GEN_32 = validif(eq(UInt<1>("h0"), pred_index), targets_0) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 64:{28,28}]
    node _GEN_33 = mux(eq(UInt<1>("h1"), pred_index), targets_1, _GEN_32) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 64:{28,28}]
    node _GEN_34 = mux(eq(UInt<2>("h2"), pred_index), targets_2, _GEN_33) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 64:{28,28}]
    node _GEN_35 = mux(eq(UInt<2>("h3"), pred_index), targets_3, _GEN_34) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 64:{28,28}]
    node _GEN_36 = mux(eq(UInt<3>("h4"), pred_index), targets_4, _GEN_35) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 64:{28,28}]
    node _GEN_37 = mux(eq(UInt<3>("h5"), pred_index), targets_5, _GEN_36) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 64:{28,28}]
    node _GEN_38 = mux(eq(UInt<3>("h6"), pred_index), targets_6, _GEN_37) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 64:{28,28}]
    node _GEN_39 = mux(eq(UInt<3>("h7"), pred_index), targets_7, _GEN_38) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 64:{28,28}]
    node _GEN_40 = mux(eq(UInt<4>("h8"), pred_index), targets_8, _GEN_39) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 64:{28,28}]
    node _GEN_41 = mux(eq(UInt<4>("h9"), pred_index), targets_9, _GEN_40) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 64:{28,28}]
    node _GEN_42 = mux(eq(UInt<4>("ha"), pred_index), targets_10, _GEN_41) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 64:{28,28}]
    node _GEN_43 = mux(eq(UInt<4>("hb"), pred_index), targets_11, _GEN_42) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 64:{28,28}]
    node _GEN_44 = mux(eq(UInt<4>("hc"), pred_index), targets_12, _GEN_43) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 64:{28,28}]
    node _GEN_45 = mux(eq(UInt<4>("hd"), pred_index), targets_13, _GEN_44) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 64:{28,28}]
    node _GEN_46 = mux(eq(UInt<4>("he"), pred_index), targets_14, _GEN_45) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 64:{28,28}]
    node _GEN_47 = mux(eq(UInt<4>("hf"), pred_index), targets_15, _GEN_46) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 64:{28,28}]
    node _targets_pred_index = _GEN_47 @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 64:28]
    node _io_predicted_pc_T_2 = mux(hit, _targets_pred_index, _io_predicted_pc_T_1) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 64:28]
    node upd_index = bits(io_update_pc, 5, 2) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 55:36]
    node upd_tag = bits(io_update_pc, 31, 6) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 56:36]
    node _valid_upd_index = UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 73:{26,26}]
    node _GEN_48 = mux(eq(UInt<1>("h0"), upd_index), _valid_upd_index, valid_0) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 73:{26,26}]
    node _GEN_49 = mux(eq(UInt<1>("h1"), upd_index), _valid_upd_index, valid_1) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 73:{26,26}]
    node _GEN_50 = mux(eq(UInt<2>("h2"), upd_index), _valid_upd_index, valid_2) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 73:{26,26}]
    node _GEN_51 = mux(eq(UInt<2>("h3"), upd_index), _valid_upd_index, valid_3) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 73:{26,26}]
    node _GEN_52 = mux(eq(UInt<3>("h4"), upd_index), _valid_upd_index, valid_4) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 73:{26,26}]
    node _GEN_53 = mux(eq(UInt<3>("h5"), upd_index), _valid_upd_index, valid_5) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 73:{26,26}]
    node _GEN_54 = mux(eq(UInt<3>("h6"), upd_index), _valid_upd_index, valid_6) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 73:{26,26}]
    node _GEN_55 = mux(eq(UInt<3>("h7"), upd_index), _valid_upd_index, valid_7) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 73:{26,26}]
    node _GEN_56 = mux(eq(UInt<4>("h8"), upd_index), _valid_upd_index, valid_8) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 73:{26,26}]
    node _GEN_57 = mux(eq(UInt<4>("h9"), upd_index), _valid_upd_index, valid_9) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 73:{26,26}]
    node _GEN_58 = mux(eq(UInt<4>("ha"), upd_index), _valid_upd_index, valid_10) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 73:{26,26}]
    node _GEN_59 = mux(eq(UInt<4>("hb"), upd_index), _valid_upd_index, valid_11) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 73:{26,26}]
    node _GEN_60 = mux(eq(UInt<4>("hc"), upd_index), _valid_upd_index, valid_12) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 73:{26,26}]
    node _GEN_61 = mux(eq(UInt<4>("hd"), upd_index), _valid_upd_index, valid_13) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 73:{26,26}]
    node _GEN_62 = mux(eq(UInt<4>("he"), upd_index), _valid_upd_index, valid_14) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 73:{26,26}]
    node _GEN_63 = mux(eq(UInt<4>("hf"), upd_index), _valid_upd_index, valid_15) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 73:{26,26}]
    node _tags_upd_index = upd_tag @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 74:{26,26}]
    node _GEN_64 = mux(eq(UInt<1>("h0"), upd_index), _tags_upd_index, tags_0) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 74:{26,26}]
    node _GEN_65 = mux(eq(UInt<1>("h1"), upd_index), _tags_upd_index, tags_1) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 74:{26,26}]
    node _GEN_66 = mux(eq(UInt<2>("h2"), upd_index), _tags_upd_index, tags_2) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 74:{26,26}]
    node _GEN_67 = mux(eq(UInt<2>("h3"), upd_index), _tags_upd_index, tags_3) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 74:{26,26}]
    node _GEN_68 = mux(eq(UInt<3>("h4"), upd_index), _tags_upd_index, tags_4) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 74:{26,26}]
    node _GEN_69 = mux(eq(UInt<3>("h5"), upd_index), _tags_upd_index, tags_5) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 74:{26,26}]
    node _GEN_70 = mux(eq(UInt<3>("h6"), upd_index), _tags_upd_index, tags_6) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 74:{26,26}]
    node _GEN_71 = mux(eq(UInt<3>("h7"), upd_index), _tags_upd_index, tags_7) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 74:{26,26}]
    node _GEN_72 = mux(eq(UInt<4>("h8"), upd_index), _tags_upd_index, tags_8) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 74:{26,26}]
    node _GEN_73 = mux(eq(UInt<4>("h9"), upd_index), _tags_upd_index, tags_9) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 74:{26,26}]
    node _GEN_74 = mux(eq(UInt<4>("ha"), upd_index), _tags_upd_index, tags_10) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 74:{26,26}]
    node _GEN_75 = mux(eq(UInt<4>("hb"), upd_index), _tags_upd_index, tags_11) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 74:{26,26}]
    node _GEN_76 = mux(eq(UInt<4>("hc"), upd_index), _tags_upd_index, tags_12) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 74:{26,26}]
    node _GEN_77 = mux(eq(UInt<4>("hd"), upd_index), _tags_upd_index, tags_13) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 74:{26,26}]
    node _GEN_78 = mux(eq(UInt<4>("he"), upd_index), _tags_upd_index, tags_14) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 74:{26,26}]
    node _GEN_79 = mux(eq(UInt<4>("hf"), upd_index), _tags_upd_index, tags_15) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 74:{26,26}]
    node _targets_upd_index = io_update_target @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 75:{26,26}]
    node _GEN_80 = mux(eq(UInt<1>("h0"), upd_index), _targets_upd_index, targets_0) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 75:{26,26}]
    node _GEN_81 = mux(eq(UInt<1>("h1"), upd_index), _targets_upd_index, targets_1) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 75:{26,26}]
    node _GEN_82 = mux(eq(UInt<2>("h2"), upd_index), _targets_upd_index, targets_2) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 75:{26,26}]
    node _GEN_83 = mux(eq(UInt<2>("h3"), upd_index), _targets_upd_index, targets_3) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 75:{26,26}]
    node _GEN_84 = mux(eq(UInt<3>("h4"), upd_index), _targets_upd_index, targets_4) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 75:{26,26}]
    node _GEN_85 = mux(eq(UInt<3>("h5"), upd_index), _targets_upd_index, targets_5) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 75:{26,26}]
    node _GEN_86 = mux(eq(UInt<3>("h6"), upd_index), _targets_upd_index, targets_6) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 75:{26,26}]
    node _GEN_87 = mux(eq(UInt<3>("h7"), upd_index), _targets_upd_index, targets_7) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 75:{26,26}]
    node _GEN_88 = mux(eq(UInt<4>("h8"), upd_index), _targets_upd_index, targets_8) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 75:{26,26}]
    node _GEN_89 = mux(eq(UInt<4>("h9"), upd_index), _targets_upd_index, targets_9) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 75:{26,26}]
    node _GEN_90 = mux(eq(UInt<4>("ha"), upd_index), _targets_upd_index, targets_10) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 75:{26,26}]
    node _GEN_91 = mux(eq(UInt<4>("hb"), upd_index), _targets_upd_index, targets_11) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 75:{26,26}]
    node _GEN_92 = mux(eq(UInt<4>("hc"), upd_index), _targets_upd_index, targets_12) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 75:{26,26}]
    node _GEN_93 = mux(eq(UInt<4>("hd"), upd_index), _targets_upd_index, targets_13) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 75:{26,26}]
    node _GEN_94 = mux(eq(UInt<4>("he"), upd_index), _targets_upd_index, targets_14) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 75:{26,26}]
    node _GEN_95 = mux(eq(UInt<4>("hf"), upd_index), _targets_upd_index, targets_15) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 75:{26,26}]
    node _GEN_96 = validif(eq(UInt<1>("h0"), upd_index), tags_0) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{49,49}]
    node _GEN_97 = mux(eq(UInt<1>("h1"), upd_index), tags_1, _GEN_96) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{49,49}]
    node _GEN_98 = mux(eq(UInt<2>("h2"), upd_index), tags_2, _GEN_97) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{49,49}]
    node _GEN_99 = mux(eq(UInt<2>("h3"), upd_index), tags_3, _GEN_98) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{49,49}]
    node _GEN_100 = mux(eq(UInt<3>("h4"), upd_index), tags_4, _GEN_99) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{49,49}]
    node _GEN_101 = mux(eq(UInt<3>("h5"), upd_index), tags_5, _GEN_100) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{49,49}]
    node _GEN_102 = mux(eq(UInt<3>("h6"), upd_index), tags_6, _GEN_101) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{49,49}]
    node _GEN_103 = mux(eq(UInt<3>("h7"), upd_index), tags_7, _GEN_102) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{49,49}]
    node _GEN_104 = mux(eq(UInt<4>("h8"), upd_index), tags_8, _GEN_103) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{49,49}]
    node _GEN_105 = mux(eq(UInt<4>("h9"), upd_index), tags_9, _GEN_104) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{49,49}]
    node _GEN_106 = mux(eq(UInt<4>("ha"), upd_index), tags_10, _GEN_105) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{49,49}]
    node _GEN_107 = mux(eq(UInt<4>("hb"), upd_index), tags_11, _GEN_106) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{49,49}]
    node _GEN_108 = mux(eq(UInt<4>("hc"), upd_index), tags_12, _GEN_107) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{49,49}]
    node _GEN_109 = mux(eq(UInt<4>("hd"), upd_index), tags_13, _GEN_108) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{49,49}]
    node _GEN_110 = mux(eq(UInt<4>("he"), upd_index), tags_14, _GEN_109) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{49,49}]
    node _GEN_111 = mux(eq(UInt<4>("hf"), upd_index), tags_15, _GEN_110) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{49,49}]
    node _tags_upd_index_0 = _GEN_111 @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:49]
    node _T = eq(_tags_upd_index_0, upd_tag) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:49]
    node _GEN_112 = validif(eq(UInt<1>("h0"), upd_index), valid_0) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{29,29}]
    node _GEN_113 = mux(eq(UInt<1>("h1"), upd_index), valid_1, _GEN_112) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{29,29}]
    node _GEN_114 = mux(eq(UInt<2>("h2"), upd_index), valid_2, _GEN_113) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{29,29}]
    node _GEN_115 = mux(eq(UInt<2>("h3"), upd_index), valid_3, _GEN_114) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{29,29}]
    node _GEN_116 = mux(eq(UInt<3>("h4"), upd_index), valid_4, _GEN_115) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{29,29}]
    node _GEN_117 = mux(eq(UInt<3>("h5"), upd_index), valid_5, _GEN_116) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{29,29}]
    node _GEN_118 = mux(eq(UInt<3>("h6"), upd_index), valid_6, _GEN_117) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{29,29}]
    node _GEN_119 = mux(eq(UInt<3>("h7"), upd_index), valid_7, _GEN_118) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{29,29}]
    node _GEN_120 = mux(eq(UInt<4>("h8"), upd_index), valid_8, _GEN_119) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{29,29}]
    node _GEN_121 = mux(eq(UInt<4>("h9"), upd_index), valid_9, _GEN_120) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{29,29}]
    node _GEN_122 = mux(eq(UInt<4>("ha"), upd_index), valid_10, _GEN_121) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{29,29}]
    node _GEN_123 = mux(eq(UInt<4>("hb"), upd_index), valid_11, _GEN_122) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{29,29}]
    node _GEN_124 = mux(eq(UInt<4>("hc"), upd_index), valid_12, _GEN_123) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{29,29}]
    node _GEN_125 = mux(eq(UInt<4>("hd"), upd_index), valid_13, _GEN_124) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{29,29}]
    node _GEN_126 = mux(eq(UInt<4>("he"), upd_index), valid_14, _GEN_125) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{29,29}]
    node _GEN_127 = mux(eq(UInt<4>("hf"), upd_index), valid_15, _GEN_126) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:{29,29}]
    node _valid_upd_index_0 = _GEN_127 @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:29]
    node _T_1 = and(_valid_upd_index_0, _T) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 78:29]
    node _valid_upd_index_1 = UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 79:{26,26}]
    node _GEN_128 = mux(eq(UInt<1>("h0"), upd_index), _valid_upd_index_1, valid_0) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 79:{26,26}]
    node _GEN_129 = mux(eq(UInt<1>("h1"), upd_index), _valid_upd_index_1, valid_1) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 79:{26,26}]
    node _GEN_130 = mux(eq(UInt<2>("h2"), upd_index), _valid_upd_index_1, valid_2) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 79:{26,26}]
    node _GEN_131 = mux(eq(UInt<2>("h3"), upd_index), _valid_upd_index_1, valid_3) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 79:{26,26}]
    node _GEN_132 = mux(eq(UInt<3>("h4"), upd_index), _valid_upd_index_1, valid_4) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 79:{26,26}]
    node _GEN_133 = mux(eq(UInt<3>("h5"), upd_index), _valid_upd_index_1, valid_5) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 79:{26,26}]
    node _GEN_134 = mux(eq(UInt<3>("h6"), upd_index), _valid_upd_index_1, valid_6) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 79:{26,26}]
    node _GEN_135 = mux(eq(UInt<3>("h7"), upd_index), _valid_upd_index_1, valid_7) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 79:{26,26}]
    node _GEN_136 = mux(eq(UInt<4>("h8"), upd_index), _valid_upd_index_1, valid_8) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 79:{26,26}]
    node _GEN_137 = mux(eq(UInt<4>("h9"), upd_index), _valid_upd_index_1, valid_9) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 79:{26,26}]
    node _GEN_138 = mux(eq(UInt<4>("ha"), upd_index), _valid_upd_index_1, valid_10) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 79:{26,26}]
    node _GEN_139 = mux(eq(UInt<4>("hb"), upd_index), _valid_upd_index_1, valid_11) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 79:{26,26}]
    node _GEN_140 = mux(eq(UInt<4>("hc"), upd_index), _valid_upd_index_1, valid_12) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 79:{26,26}]
    node _GEN_141 = mux(eq(UInt<4>("hd"), upd_index), _valid_upd_index_1, valid_13) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 79:{26,26}]
    node _GEN_142 = mux(eq(UInt<4>("he"), upd_index), _valid_upd_index_1, valid_14) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 79:{26,26}]
    node _GEN_143 = mux(eq(UInt<4>("hf"), upd_index), _valid_upd_index_1, valid_15) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 79:{26,26}]
    node _GEN_144 = mux(_T_1, _GEN_128, valid_0) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 78:63]
    node _GEN_145 = mux(_T_1, _GEN_129, valid_1) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 78:63]
    node _GEN_146 = mux(_T_1, _GEN_130, valid_2) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 78:63]
    node _GEN_147 = mux(_T_1, _GEN_131, valid_3) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 78:63]
    node _GEN_148 = mux(_T_1, _GEN_132, valid_4) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 78:63]
    node _GEN_149 = mux(_T_1, _GEN_133, valid_5) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 78:63]
    node _GEN_150 = mux(_T_1, _GEN_134, valid_6) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 78:63]
    node _GEN_151 = mux(_T_1, _GEN_135, valid_7) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 78:63]
    node _GEN_152 = mux(_T_1, _GEN_136, valid_8) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 78:63]
    node _GEN_153 = mux(_T_1, _GEN_137, valid_9) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 78:63]
    node _GEN_154 = mux(_T_1, _GEN_138, valid_10) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 78:63]
    node _GEN_155 = mux(_T_1, _GEN_139, valid_11) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 78:63]
    node _GEN_156 = mux(_T_1, _GEN_140, valid_12) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 78:63]
    node _GEN_157 = mux(_T_1, _GEN_141, valid_13) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 78:63]
    node _GEN_158 = mux(_T_1, _GEN_142, valid_14) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 78:63]
    node _GEN_159 = mux(_T_1, _GEN_143, valid_15) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 78:63]
    node _GEN_160 = mux(io_update_taken, _GEN_48, _GEN_144) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 71:27]
    node _GEN_161 = mux(io_update_taken, _GEN_49, _GEN_145) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 71:27]
    node _GEN_162 = mux(io_update_taken, _GEN_50, _GEN_146) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 71:27]
    node _GEN_163 = mux(io_update_taken, _GEN_51, _GEN_147) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 71:27]
    node _GEN_164 = mux(io_update_taken, _GEN_52, _GEN_148) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 71:27]
    node _GEN_165 = mux(io_update_taken, _GEN_53, _GEN_149) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 71:27]
    node _GEN_166 = mux(io_update_taken, _GEN_54, _GEN_150) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 71:27]
    node _GEN_167 = mux(io_update_taken, _GEN_55, _GEN_151) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 71:27]
    node _GEN_168 = mux(io_update_taken, _GEN_56, _GEN_152) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 71:27]
    node _GEN_169 = mux(io_update_taken, _GEN_57, _GEN_153) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 71:27]
    node _GEN_170 = mux(io_update_taken, _GEN_58, _GEN_154) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 71:27]
    node _GEN_171 = mux(io_update_taken, _GEN_59, _GEN_155) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 71:27]
    node _GEN_172 = mux(io_update_taken, _GEN_60, _GEN_156) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 71:27]
    node _GEN_173 = mux(io_update_taken, _GEN_61, _GEN_157) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 71:27]
    node _GEN_174 = mux(io_update_taken, _GEN_62, _GEN_158) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 71:27]
    node _GEN_175 = mux(io_update_taken, _GEN_63, _GEN_159) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 71:27]
    node _GEN_176 = mux(io_update_taken, _GEN_64, tags_0) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 71:27]
    node _GEN_177 = mux(io_update_taken, _GEN_65, tags_1) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 71:27]
    node _GEN_178 = mux(io_update_taken, _GEN_66, tags_2) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 71:27]
    node _GEN_179 = mux(io_update_taken, _GEN_67, tags_3) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 71:27]
    node _GEN_180 = mux(io_update_taken, _GEN_68, tags_4) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 71:27]
    node _GEN_181 = mux(io_update_taken, _GEN_69, tags_5) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 71:27]
    node _GEN_182 = mux(io_update_taken, _GEN_70, tags_6) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 71:27]
    node _GEN_183 = mux(io_update_taken, _GEN_71, tags_7) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 71:27]
    node _GEN_184 = mux(io_update_taken, _GEN_72, tags_8) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 71:27]
    node _GEN_185 = mux(io_update_taken, _GEN_73, tags_9) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 71:27]
    node _GEN_186 = mux(io_update_taken, _GEN_74, tags_10) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 71:27]
    node _GEN_187 = mux(io_update_taken, _GEN_75, tags_11) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 71:27]
    node _GEN_188 = mux(io_update_taken, _GEN_76, tags_12) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 71:27]
    node _GEN_189 = mux(io_update_taken, _GEN_77, tags_13) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 71:27]
    node _GEN_190 = mux(io_update_taken, _GEN_78, tags_14) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 71:27]
    node _GEN_191 = mux(io_update_taken, _GEN_79, tags_15) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 71:27]
    node _GEN_192 = mux(io_update_taken, _GEN_80, targets_0) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 71:27]
    node _GEN_193 = mux(io_update_taken, _GEN_81, targets_1) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 71:27]
    node _GEN_194 = mux(io_update_taken, _GEN_82, targets_2) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 71:27]
    node _GEN_195 = mux(io_update_taken, _GEN_83, targets_3) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 71:27]
    node _GEN_196 = mux(io_update_taken, _GEN_84, targets_4) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 71:27]
    node _GEN_197 = mux(io_update_taken, _GEN_85, targets_5) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 71:27]
    node _GEN_198 = mux(io_update_taken, _GEN_86, targets_6) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 71:27]
    node _GEN_199 = mux(io_update_taken, _GEN_87, targets_7) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 71:27]
    node _GEN_200 = mux(io_update_taken, _GEN_88, targets_8) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 71:27]
    node _GEN_201 = mux(io_update_taken, _GEN_89, targets_9) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 71:27]
    node _GEN_202 = mux(io_update_taken, _GEN_90, targets_10) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 71:27]
    node _GEN_203 = mux(io_update_taken, _GEN_91, targets_11) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 71:27]
    node _GEN_204 = mux(io_update_taken, _GEN_92, targets_12) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 71:27]
    node _GEN_205 = mux(io_update_taken, _GEN_93, targets_13) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 71:27]
    node _GEN_206 = mux(io_update_taken, _GEN_94, targets_14) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 71:27]
    node _GEN_207 = mux(io_update_taken, _GEN_95, targets_15) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 71:27]
    node _GEN_208 = mux(io_update_valid, _GEN_160, valid_0) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 67:25]
    node _GEN_209 = mux(io_update_valid, _GEN_161, valid_1) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 67:25]
    node _GEN_210 = mux(io_update_valid, _GEN_162, valid_2) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 67:25]
    node _GEN_211 = mux(io_update_valid, _GEN_163, valid_3) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 67:25]
    node _GEN_212 = mux(io_update_valid, _GEN_164, valid_4) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 67:25]
    node _GEN_213 = mux(io_update_valid, _GEN_165, valid_5) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 67:25]
    node _GEN_214 = mux(io_update_valid, _GEN_166, valid_6) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 67:25]
    node _GEN_215 = mux(io_update_valid, _GEN_167, valid_7) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 67:25]
    node _GEN_216 = mux(io_update_valid, _GEN_168, valid_8) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 67:25]
    node _GEN_217 = mux(io_update_valid, _GEN_169, valid_9) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 67:25]
    node _GEN_218 = mux(io_update_valid, _GEN_170, valid_10) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 67:25]
    node _GEN_219 = mux(io_update_valid, _GEN_171, valid_11) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 67:25]
    node _GEN_220 = mux(io_update_valid, _GEN_172, valid_12) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 67:25]
    node _GEN_221 = mux(io_update_valid, _GEN_173, valid_13) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 67:25]
    node _GEN_222 = mux(io_update_valid, _GEN_174, valid_14) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 67:25]
    node _GEN_223 = mux(io_update_valid, _GEN_175, valid_15) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:24 67:25]
    node _GEN_224 = mux(io_update_valid, _GEN_176, tags_0) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 67:25]
    node _GEN_225 = mux(io_update_valid, _GEN_177, tags_1) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 67:25]
    node _GEN_226 = mux(io_update_valid, _GEN_178, tags_2) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 67:25]
    node _GEN_227 = mux(io_update_valid, _GEN_179, tags_3) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 67:25]
    node _GEN_228 = mux(io_update_valid, _GEN_180, tags_4) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 67:25]
    node _GEN_229 = mux(io_update_valid, _GEN_181, tags_5) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 67:25]
    node _GEN_230 = mux(io_update_valid, _GEN_182, tags_6) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 67:25]
    node _GEN_231 = mux(io_update_valid, _GEN_183, tags_7) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 67:25]
    node _GEN_232 = mux(io_update_valid, _GEN_184, tags_8) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 67:25]
    node _GEN_233 = mux(io_update_valid, _GEN_185, tags_9) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 67:25]
    node _GEN_234 = mux(io_update_valid, _GEN_186, tags_10) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 67:25]
    node _GEN_235 = mux(io_update_valid, _GEN_187, tags_11) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 67:25]
    node _GEN_236 = mux(io_update_valid, _GEN_188, tags_12) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 67:25]
    node _GEN_237 = mux(io_update_valid, _GEN_189, tags_13) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 67:25]
    node _GEN_238 = mux(io_update_valid, _GEN_190, tags_14) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 67:25]
    node _GEN_239 = mux(io_update_valid, _GEN_191, tags_15) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 51:20 67:25]
    node _GEN_240 = mux(io_update_valid, _GEN_192, targets_0) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 67:25]
    node _GEN_241 = mux(io_update_valid, _GEN_193, targets_1) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 67:25]
    node _GEN_242 = mux(io_update_valid, _GEN_194, targets_2) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 67:25]
    node _GEN_243 = mux(io_update_valid, _GEN_195, targets_3) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 67:25]
    node _GEN_244 = mux(io_update_valid, _GEN_196, targets_4) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 67:25]
    node _GEN_245 = mux(io_update_valid, _GEN_197, targets_5) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 67:25]
    node _GEN_246 = mux(io_update_valid, _GEN_198, targets_6) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 67:25]
    node _GEN_247 = mux(io_update_valid, _GEN_199, targets_7) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 67:25]
    node _GEN_248 = mux(io_update_valid, _GEN_200, targets_8) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 67:25]
    node _GEN_249 = mux(io_update_valid, _GEN_201, targets_9) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 67:25]
    node _GEN_250 = mux(io_update_valid, _GEN_202, targets_10) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 67:25]
    node _GEN_251 = mux(io_update_valid, _GEN_203, targets_11) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 67:25]
    node _GEN_252 = mux(io_update_valid, _GEN_204, targets_12) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 67:25]
    node _GEN_253 = mux(io_update_valid, _GEN_205, targets_13) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 67:25]
    node _GEN_254 = mux(io_update_valid, _GEN_206, targets_14) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 67:25]
    node _GEN_255 = mux(io_update_valid, _GEN_207, targets_15) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 52:20 67:25]
    node _valid_WIRE_0 = UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{32,32}]
    node _valid_WIRE_1 = UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{32,32}]
    node _valid_WIRE_2 = UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{32,32}]
    node _valid_WIRE_3 = UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{32,32}]
    node _valid_WIRE_4 = UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{32,32}]
    node _valid_WIRE_5 = UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{32,32}]
    node _valid_WIRE_6 = UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{32,32}]
    node _valid_WIRE_7 = UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{32,32}]
    node _valid_WIRE_8 = UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{32,32}]
    node _valid_WIRE_9 = UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{32,32}]
    node _valid_WIRE_10 = UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{32,32}]
    node _valid_WIRE_11 = UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{32,32}]
    node _valid_WIRE_12 = UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{32,32}]
    node _valid_WIRE_13 = UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{32,32}]
    node _valid_WIRE_14 = UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{32,32}]
    node _valid_WIRE_15 = UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{32,32}]
    io_predicted_pc <= _io_predicted_pc_T_2 @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 64:22]
    io_predicted_taken <= hit @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 63:22]
    valid_0 <= mux(reset, _valid_WIRE_0, _GEN_208) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{24,24}]
    valid_1 <= mux(reset, _valid_WIRE_1, _GEN_209) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{24,24}]
    valid_2 <= mux(reset, _valid_WIRE_2, _GEN_210) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{24,24}]
    valid_3 <= mux(reset, _valid_WIRE_3, _GEN_211) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{24,24}]
    valid_4 <= mux(reset, _valid_WIRE_4, _GEN_212) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{24,24}]
    valid_5 <= mux(reset, _valid_WIRE_5, _GEN_213) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{24,24}]
    valid_6 <= mux(reset, _valid_WIRE_6, _GEN_214) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{24,24}]
    valid_7 <= mux(reset, _valid_WIRE_7, _GEN_215) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{24,24}]
    valid_8 <= mux(reset, _valid_WIRE_8, _GEN_216) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{24,24}]
    valid_9 <= mux(reset, _valid_WIRE_9, _GEN_217) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{24,24}]
    valid_10 <= mux(reset, _valid_WIRE_10, _GEN_218) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{24,24}]
    valid_11 <= mux(reset, _valid_WIRE_11, _GEN_219) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{24,24}]
    valid_12 <= mux(reset, _valid_WIRE_12, _GEN_220) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{24,24}]
    valid_13 <= mux(reset, _valid_WIRE_13, _GEN_221) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{24,24}]
    valid_14 <= mux(reset, _valid_WIRE_14, _GEN_222) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{24,24}]
    valid_15 <= mux(reset, _valid_WIRE_15, _GEN_223) @[4-soc/src/main/scala/riscv/core/BranchTargetBuffer.scala 50:{24,24}]
    tags_0 <= _GEN_224
    tags_1 <= _GEN_225
    tags_2 <= _GEN_226
    tags_3 <= _GEN_227
    tags_4 <= _GEN_228
    tags_5 <= _GEN_229
    tags_6 <= _GEN_230
    tags_7 <= _GEN_231
    tags_8 <= _GEN_232
    tags_9 <= _GEN_233
    tags_10 <= _GEN_234
    tags_11 <= _GEN_235
    tags_12 <= _GEN_236
    tags_13 <= _GEN_237
    tags_14 <= _GEN_238
    tags_15 <= _GEN_239
    targets_0 <= _GEN_240
    targets_1 <= _GEN_241
    targets_2 <= _GEN_242
    targets_3 <= _GEN_243
    targets_4 <= _GEN_244
    targets_5 <= _GEN_245
    targets_6 <= _GEN_246
    targets_7 <= _GEN_247
    targets_8 <= _GEN_248
    targets_9 <= _GEN_249
    targets_10 <= _GEN_250
    targets_11 <= _GEN_251
    targets_12 <= _GEN_252
    targets_13 <= _GEN_253
    targets_14 <= _GEN_254
    targets_15 <= _GEN_255

  module InstructionFetch :
    input clock : Clock
    input reset : UInt<1>
    input io_stall_flag_ctrl : UInt<1> @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 16:14]
    input io_jump_flag_id : UInt<1> @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 16:14]
    input io_jump_address_id : UInt<32> @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 16:14]
    input io_rom_instruction : UInt<32> @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 16:14]
    input io_instruction_valid : UInt<1> @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 16:14]
    input io_btb_mispredict : UInt<1> @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 16:14]
    input io_btb_correction_addr : UInt<32> @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 16:14]
    input io_btb_correct_prediction : UInt<1> @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 16:14]
    output io_instruction_address : UInt<32> @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 16:14]
    output io_id_instruction : UInt<32> @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 16:14]
    output io_btb_predicted_taken : UInt<1> @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 16:14]
    output io_btb_predicted_target : UInt<32> @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 16:14]
    input io_btb_update_valid : UInt<1> @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 16:14]
    input io_btb_update_pc : UInt<32> @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 16:14]
    input io_btb_update_target : UInt<32> @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 16:14]
    input io_btb_update_taken : UInt<1> @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 16:14]

    inst btb of BranchTargetBuffer @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 44:19]
    reg pc : UInt<32>, clock with :
      reset => (UInt<1>("h0"), pc) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 41:19]
    reg pending_jump : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_jump) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 56:34]
    reg pending_jump_addr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), pending_jump_addr) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 57:34]
    reg prev_jump_flag : UInt<1>, clock with :
      reset => (UInt<1>("h0"), prev_jump_flag) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 65:31]
    reg prev_jump_addr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), prev_jump_addr) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 66:31]
    node _T = or(io_jump_flag_id, prev_jump_flag) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 70:47]
    node _T_1 = and(io_stall_flag_ctrl, _T) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 70:27]
    node _pending_jump_addr_T = mux(io_jump_flag_id, io_jump_address_id, prev_jump_addr) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 72:29]
    node _T_2 = eq(io_stall_flag_ctrl, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 73:14]
    node _GEN_0 = mux(_T_2, UInt<1>("h0"), pending_jump) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 73:35 75:18 56:34]
    node _GEN_1 = mux(_T_1, UInt<1>("h1"), _GEN_0) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 70:67 71:23]
    node _GEN_2 = mux(_T_1, _pending_jump_addr_T, pending_jump_addr) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 70:67 72:23 57:34]
    node _take_pending_T = eq(io_stall_flag_ctrl, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 79:38]
    node take_pending = and(pending_jump, _take_pending_T) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 79:35]
    node _take_current_T = eq(io_stall_flag_ctrl, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 81:41]
    node _take_current_T_1 = and(io_jump_flag_id, _take_current_T) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 81:38]
    node _take_current_T_2 = eq(pending_jump, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 81:64]
    node _take_current_T_3 = and(_take_current_T_1, _take_current_T_2) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 81:61]
    node _take_current_T_4 = eq(io_btb_correct_prediction, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 81:81]
    node take_current = and(_take_current_T_3, _take_current_T_4) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 81:78]
    node _take_btb_correction_T = eq(io_stall_flag_ctrl, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 83:50]
    node take_btb_correction = and(io_btb_mispredict, _take_btb_correction_T) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 83:47]
    node _next_pc_T = add(pc, UInt<3>("h4")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 92:49]
    node _next_pc_T_1 = tail(_next_pc_T, 1) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 92:49]
    node _next_pc_T_2 = mux(btb.io_predicted_taken, btb.io_predicted_pc, _next_pc_T_1) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 92:8]
    node _next_pc_T_3 = eq(io_instruction_valid, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 97:30]
    node _next_pc_T_4 = or(io_stall_flag_ctrl, _next_pc_T_3) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 97:27]
    node _next_pc_T_5 = mux(_next_pc_T_4, pc, _next_pc_T_2) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _next_pc_T_6 = mux(take_current, io_jump_address_id, _next_pc_T_5) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _next_pc_T_7 = mux(take_btb_correction, io_btb_correction_addr, _next_pc_T_6) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node next_pc = mux(take_pending, pending_jump_addr, _next_pc_T_7) @[src/main/scala/chisel3/util/Mux.scala 141:16]
    node _io_id_instruction_T = mux(io_instruction_valid, io_rom_instruction, UInt<32>("h13")) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 104:32]
    io_instruction_address <= pc @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 103:26]
    io_id_instruction <= _io_id_instruction_T @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 104:26]
    io_btb_predicted_taken <= btb.io_predicted_taken @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 49:27]
    io_btb_predicted_target <= btb.io_predicted_pc @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 50:27]
    pc <= mux(reset, UInt<32>("h1000"), next_pc) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 41:{19,19} 101:6]
    btb.clock <= clock
    btb.reset <= reset
    btb.io_pc <= pc @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 45:13]
    btb.io_update_valid <= io_btb_update_valid @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 107:24]
    btb.io_update_pc <= io_btb_update_pc @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 108:24]
    btb.io_update_target <= io_btb_update_target @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 109:24]
    btb.io_update_taken <= io_btb_update_taken @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 110:24]
    pending_jump <= mux(reset, UInt<1>("h0"), _GEN_1) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 56:{34,34}]
    pending_jump_addr <= mux(reset, UInt<32>("h0"), _GEN_2) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 57:{34,34}]
    prev_jump_flag <= mux(reset, UInt<1>("h0"), io_jump_flag_id) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 65:{31,31,31}]
    prev_jump_addr <= mux(reset, UInt<1>("h0"), io_jump_address_id) @[4-soc/src/main/scala/riscv/core/InstructionFetch.scala 66:{31,31,31}]

  module PipelineRegister :
    input clock : Clock
    input reset : UInt<1>
    input io_stall : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]
    input io_flush : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]
    input io_in : UInt<32> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]
    output io_out : UInt<32> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]

    reg myreg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), myreg) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 17:22]
    reg out : UInt<32>, clock with :
      reset => (UInt<1>("h0"), out) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 18:22]
    node _GEN_0 = mux(io_stall, myreg, io_in) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 23:25 24:11 28:13]
    node _GEN_1 = mux(io_flush, UInt<32>("h13"), _GEN_0) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 19:18 20:11]
    io_out <= out @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 30:10]
    myreg <= mux(reset, UInt<32>("h13"), _GEN_1) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 17:{22,22}]
    out <= mux(reset, UInt<32>("h13"), _GEN_1) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 18:{22,22}]

  module PipelineRegister_1 :
    input clock : Clock
    input reset : UInt<1>
    input io_stall : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]
    input io_flush : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]
    input io_in : UInt<32> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]
    output io_out : UInt<32> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]

    reg myreg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), myreg) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 17:22]
    reg out : UInt<32>, clock with :
      reset => (UInt<1>("h0"), out) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 18:22]
    node _GEN_0 = mux(io_stall, myreg, io_in) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 23:25 24:11 28:13]
    node _GEN_1 = mux(io_flush, UInt<32>("h1000"), _GEN_0) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 19:18 20:11]
    io_out <= out @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 30:10]
    myreg <= mux(reset, UInt<32>("h1000"), _GEN_1) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 17:{22,22}]
    out <= mux(reset, UInt<32>("h1000"), _GEN_1) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 18:{22,22}]

  module PipelineRegister_2 :
    input clock : Clock
    input reset : UInt<1>
    input io_stall : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]
    input io_flush : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]
    input io_in : UInt<32> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]
    output io_out : UInt<32> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]

    reg myreg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), myreg) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 17:22]
    reg out : UInt<32>, clock with :
      reset => (UInt<1>("h0"), out) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 18:22]
    node _GEN_0 = mux(io_stall, myreg, io_in) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 23:25 24:11 28:13]
    node _GEN_1 = mux(io_flush, UInt<1>("h0"), _GEN_0) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 19:18 20:11]
    io_out <= out @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 30:10]
    myreg <= mux(reset, UInt<1>("h0"), _GEN_1) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 17:{22,22}]
    out <= mux(reset, UInt<1>("h0"), _GEN_1) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 18:{22,22}]

  module PipelineRegister_3 :
    input clock : Clock
    input reset : UInt<1>
    input io_stall : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]
    input io_flush : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]
    input io_in : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]
    output io_out : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]

    reg myreg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), myreg) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 17:22]
    reg out : UInt<1>, clock with :
      reset => (UInt<1>("h0"), out) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 18:22]
    node _GEN_0 = mux(io_stall, myreg, io_in) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 23:25 24:11 28:13]
    node _GEN_1 = mux(io_flush, UInt<1>("h0"), _GEN_0) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 19:18 20:11]
    io_out <= out @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 30:10]
    myreg <= mux(reset, UInt<1>("h0"), _GEN_1) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 17:{22,22}]
    out <= mux(reset, UInt<1>("h0"), _GEN_1) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 18:{22,22}]

  module IF2ID :
    input clock : Clock
    input reset : UInt<1>
    input io_stall : UInt<1> @[4-soc/src/main/scala/riscv/core/IF2ID.scala 12:14]
    input io_flush : UInt<1> @[4-soc/src/main/scala/riscv/core/IF2ID.scala 12:14]
    input io_instruction : UInt<32> @[4-soc/src/main/scala/riscv/core/IF2ID.scala 12:14]
    input io_instruction_address : UInt<32> @[4-soc/src/main/scala/riscv/core/IF2ID.scala 12:14]
    input io_interrupt_flag : UInt<32> @[4-soc/src/main/scala/riscv/core/IF2ID.scala 12:14]
    input io_btb_predicted_taken : UInt<1> @[4-soc/src/main/scala/riscv/core/IF2ID.scala 12:14]
    input io_btb_predicted_target : UInt<32> @[4-soc/src/main/scala/riscv/core/IF2ID.scala 12:14]
    output io_output_instruction : UInt<32> @[4-soc/src/main/scala/riscv/core/IF2ID.scala 12:14]
    output io_output_instruction_address : UInt<32> @[4-soc/src/main/scala/riscv/core/IF2ID.scala 12:14]
    output io_output_interrupt_flag : UInt<32> @[4-soc/src/main/scala/riscv/core/IF2ID.scala 12:14]
    output io_output_btb_predicted_taken : UInt<1> @[4-soc/src/main/scala/riscv/core/IF2ID.scala 12:14]
    output io_output_btb_predicted_target : UInt<32> @[4-soc/src/main/scala/riscv/core/IF2ID.scala 12:14]

    inst instruction of PipelineRegister @[4-soc/src/main/scala/riscv/core/IF2ID.scala 28:27]
    inst instruction_address of PipelineRegister_1 @[4-soc/src/main/scala/riscv/core/IF2ID.scala 34:35]
    inst interrupt_flag of PipelineRegister_2 @[4-soc/src/main/scala/riscv/core/IF2ID.scala 40:30]
    inst btb_predicted_taken of PipelineRegister_3 @[4-soc/src/main/scala/riscv/core/IF2ID.scala 47:35]
    inst btb_predicted_target of PipelineRegister_2 @[4-soc/src/main/scala/riscv/core/IF2ID.scala 53:36]
    node _io_output_btb_predicted_taken_T = bits(btb_predicted_taken.io_out, 0, 0) @[4-soc/src/main/scala/riscv/core/IF2ID.scala 51:63]
    io_output_instruction <= instruction.io_out @[4-soc/src/main/scala/riscv/core/IF2ID.scala 32:25]
    io_output_instruction_address <= instruction_address.io_out @[4-soc/src/main/scala/riscv/core/IF2ID.scala 38:33]
    io_output_interrupt_flag <= interrupt_flag.io_out @[4-soc/src/main/scala/riscv/core/IF2ID.scala 44:28]
    io_output_btb_predicted_taken <= _io_output_btb_predicted_taken_T @[4-soc/src/main/scala/riscv/core/IF2ID.scala 51:33]
    io_output_btb_predicted_target <= btb_predicted_target.io_out @[4-soc/src/main/scala/riscv/core/IF2ID.scala 57:34]
    instruction.clock <= clock
    instruction.reset <= reset
    instruction.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/IF2ID.scala 30:25]
    instruction.io_flush <= io_flush @[4-soc/src/main/scala/riscv/core/IF2ID.scala 31:25]
    instruction.io_in <= io_instruction @[4-soc/src/main/scala/riscv/core/IF2ID.scala 29:25]
    instruction_address.clock <= clock
    instruction_address.reset <= reset
    instruction_address.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/IF2ID.scala 36:33]
    instruction_address.io_flush <= io_flush @[4-soc/src/main/scala/riscv/core/IF2ID.scala 37:33]
    instruction_address.io_in <= io_instruction_address @[4-soc/src/main/scala/riscv/core/IF2ID.scala 35:33]
    interrupt_flag.clock <= clock
    interrupt_flag.reset <= reset
    interrupt_flag.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/IF2ID.scala 42:28]
    interrupt_flag.io_flush <= io_flush @[4-soc/src/main/scala/riscv/core/IF2ID.scala 43:28]
    interrupt_flag.io_in <= io_interrupt_flag @[4-soc/src/main/scala/riscv/core/IF2ID.scala 41:28]
    btb_predicted_taken.clock <= clock
    btb_predicted_taken.reset <= reset
    btb_predicted_taken.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/IF2ID.scala 49:33]
    btb_predicted_taken.io_flush <= io_flush @[4-soc/src/main/scala/riscv/core/IF2ID.scala 50:33]
    btb_predicted_taken.io_in <= io_btb_predicted_taken @[4-soc/src/main/scala/riscv/core/IF2ID.scala 48:33]
    btb_predicted_target.clock <= clock
    btb_predicted_target.reset <= reset
    btb_predicted_target.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/IF2ID.scala 55:34]
    btb_predicted_target.io_flush <= io_flush @[4-soc/src/main/scala/riscv/core/IF2ID.scala 56:34]
    btb_predicted_target.io_in <= io_btb_predicted_target @[4-soc/src/main/scala/riscv/core/IF2ID.scala 54:34]

  module InstructionDecode :
    input clock : Clock
    input reset : UInt<1>
    input io_instruction : UInt<32> @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    input io_instruction_address : UInt<32> @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    input io_reg1_data : UInt<32> @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    input io_reg2_data : UInt<32> @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    input io_forward_from_mem : UInt<32> @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    input io_forward_from_wb : UInt<32> @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    input io_reg1_forward : UInt<2> @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    input io_reg2_forward : UInt<2> @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    input io_interrupt_assert : UInt<1> @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    input io_interrupt_handler_address : UInt<32> @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    input io_branch_hazard : UInt<1> @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_regs_reg1_read_address : UInt<5> @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_regs_reg2_read_address : UInt<5> @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_ex_immediate : UInt<32> @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_ex_aluop1_source : UInt<1> @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_ex_aluop2_source : UInt<1> @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_ex_memory_read_enable : UInt<1> @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_ex_memory_write_enable : UInt<1> @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_ex_reg_write_source : UInt<2> @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_ex_reg_write_enable : UInt<1> @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_ex_reg_write_address : UInt<5> @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_ex_csr_address : UInt<12> @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_ex_csr_write_enable : UInt<1> @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_ctrl_jump_instruction : UInt<1> @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_clint_jump_flag : UInt<1> @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_clint_jump_address : UInt<32> @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_if_jump_flag : UInt<1> @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 12:14]
    output io_if_jump_address : UInt<32> @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 12:14]

    node opcode = bits(io_instruction, 6, 0) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 45:30]
    node funct3 = bits(io_instruction, 14, 12) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 46:30]
    node funct7 = bits(io_instruction, 31, 25) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 47:30]
    node rd = bits(io_instruction, 11, 7) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 48:30]
    node rs1 = bits(io_instruction, 19, 15) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 49:30]
    node rs2 = bits(io_instruction, 24, 20) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 50:30]
    node _csr_uses_uimm_T = eq(opcode, UInt<7>("h73")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 54:30]
    node _csr_uses_uimm_T_1 = eq(funct3, UInt<3>("h5")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 55:12]
    node _csr_uses_uimm_T_2 = eq(funct3, UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 56:14]
    node _csr_uses_uimm_T_3 = or(_csr_uses_uimm_T_1, _csr_uses_uimm_T_2) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 55:43]
    node _csr_uses_uimm_T_4 = eq(funct3, UInt<3>("h6")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 57:14]
    node _csr_uses_uimm_T_5 = or(_csr_uses_uimm_T_3, _csr_uses_uimm_T_4) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 56:45]
    node csr_uses_uimm = and(_csr_uses_uimm_T, _csr_uses_uimm_T_5) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 54:51]
    node _uses_rs1_T = eq(opcode, UInt<6>("h33")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 59:26]
    node _uses_rs1_T_1 = eq(opcode, UInt<5>("h13")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 59:62]
    node _uses_rs1_T_2 = or(_uses_rs1_T, _uses_rs1_T_1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 59:51]
    node _uses_rs1_T_3 = eq(opcode, UInt<2>("h3")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 60:13]
    node _uses_rs1_T_4 = or(_uses_rs1_T_2, _uses_rs1_T_3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 59:86]
    node _uses_rs1_T_5 = eq(opcode, UInt<6>("h23")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 60:48]
    node _uses_rs1_T_6 = or(_uses_rs1_T_4, _uses_rs1_T_5) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 60:37]
    node _uses_rs1_T_7 = eq(opcode, UInt<7>("h63")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 60:83]
    node _uses_rs1_T_8 = or(_uses_rs1_T_6, _uses_rs1_T_7) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 60:72]
    node _uses_rs1_T_9 = eq(opcode, UInt<7>("h67")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 61:13]
    node _uses_rs1_T_10 = or(_uses_rs1_T_8, _uses_rs1_T_9) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 60:107]
    node _uses_rs1_T_11 = eq(opcode, UInt<7>("h73")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 61:47]
    node _uses_rs1_T_12 = eq(csr_uses_uimm, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 61:71]
    node _uses_rs1_T_13 = and(_uses_rs1_T_11, _uses_rs1_T_12) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 61:68]
    node uses_rs1 = or(_uses_rs1_T_10, _uses_rs1_T_13) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 61:36]
    node _uses_rs2_T = eq(opcode, UInt<6>("h33")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 62:26]
    node _uses_rs2_T_1 = eq(opcode, UInt<6>("h23")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 62:62]
    node _uses_rs2_T_2 = or(_uses_rs2_T, _uses_rs2_T_1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 62:51]
    node _uses_rs2_T_3 = eq(opcode, UInt<7>("h63")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 62:97]
    node uses_rs2 = or(_uses_rs2_T_2, _uses_rs2_T_3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 62:86]
    node _io_regs_reg1_read_address_T = mux(uses_rs1, rs1, UInt<5>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 64:35]
    node _io_regs_reg2_read_address_T = mux(uses_rs2, rs2, UInt<5>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 65:35]
    node _io_ex_immediate_T = bits(io_instruction, 31, 31) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 68:32]
    node _io_ex_immediate_T_1 = mux(_io_ex_immediate_T, UInt<20>("hfffff"), UInt<20>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 68:13]
    node _io_ex_immediate_T_2 = bits(io_instruction, 31, 20) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 68:53]
    node _io_ex_immediate_T_3 = cat(_io_ex_immediate_T_1, _io_ex_immediate_T_2) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 68:8]
    node _io_ex_immediate_T_4 = bits(io_instruction, 31, 31) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 71:56]
    node _io_ex_immediate_T_5 = mux(_io_ex_immediate_T_4, UInt<21>("h1fffff"), UInt<21>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 71:37]
    node _io_ex_immediate_T_6 = bits(io_instruction, 30, 20) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 71:77]
    node _io_ex_immediate_T_7 = cat(_io_ex_immediate_T_5, _io_ex_immediate_T_6) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 71:32]
    node _io_ex_immediate_T_8 = bits(io_instruction, 31, 31) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 72:56]
    node _io_ex_immediate_T_9 = mux(_io_ex_immediate_T_8, UInt<21>("h1fffff"), UInt<21>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 72:37]
    node _io_ex_immediate_T_10 = bits(io_instruction, 30, 20) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 72:77]
    node _io_ex_immediate_T_11 = cat(_io_ex_immediate_T_9, _io_ex_immediate_T_10) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 72:32]
    node _io_ex_immediate_T_12 = bits(io_instruction, 31, 31) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 73:56]
    node _io_ex_immediate_T_13 = mux(_io_ex_immediate_T_12, UInt<21>("h1fffff"), UInt<21>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 73:37]
    node _io_ex_immediate_T_14 = bits(io_instruction, 30, 20) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 73:77]
    node _io_ex_immediate_T_15 = cat(_io_ex_immediate_T_13, _io_ex_immediate_T_14) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 73:32]
    node _io_ex_immediate_T_16 = bits(io_instruction, 31, 31) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 74:56]
    node _io_ex_immediate_T_17 = mux(_io_ex_immediate_T_16, UInt<21>("h1fffff"), UInt<21>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 74:37]
    node _io_ex_immediate_T_18 = bits(io_instruction, 30, 25) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 74:77]
    node _io_ex_immediate_T_19 = bits(io_instruction, 11, 7) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 74:101]
    node io_ex_immediate_hi = cat(_io_ex_immediate_T_17, _io_ex_immediate_T_18) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 74:32]
    node _io_ex_immediate_T_20 = cat(io_ex_immediate_hi, _io_ex_immediate_T_19) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 74:32]
    node _io_ex_immediate_T_21 = bits(io_instruction, 31, 31) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 76:32]
    node _io_ex_immediate_T_22 = mux(_io_ex_immediate_T_21, UInt<20>("hfffff"), UInt<20>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 76:13]
    node _io_ex_immediate_T_23 = bits(io_instruction, 7, 7) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 77:23]
    node _io_ex_immediate_T_24 = bits(io_instruction, 30, 25) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 78:23]
    node _io_ex_immediate_T_25 = bits(io_instruction, 11, 8) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 79:23]
    node io_ex_immediate_lo = cat(_io_ex_immediate_T_25, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 75:32]
    node io_ex_immediate_hi_hi = cat(_io_ex_immediate_T_22, _io_ex_immediate_T_23) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 75:32]
    node io_ex_immediate_hi_1 = cat(io_ex_immediate_hi_hi, _io_ex_immediate_T_24) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 75:32]
    node _io_ex_immediate_T_26 = cat(io_ex_immediate_hi_1, io_ex_immediate_lo) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 75:32]
    node _io_ex_immediate_T_27 = bits(io_instruction, 31, 12) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 82:47]
    node _io_ex_immediate_T_28 = cat(_io_ex_immediate_T_27, UInt<12>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 82:32]
    node _io_ex_immediate_T_29 = bits(io_instruction, 31, 12) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 83:47]
    node _io_ex_immediate_T_30 = cat(_io_ex_immediate_T_29, UInt<12>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 83:32]
    node _io_ex_immediate_T_31 = bits(io_instruction, 31, 31) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 85:32]
    node _io_ex_immediate_T_32 = mux(_io_ex_immediate_T_31, UInt<12>("hfff"), UInt<12>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 85:13]
    node _io_ex_immediate_T_33 = bits(io_instruction, 19, 12) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 86:23]
    node _io_ex_immediate_T_34 = bits(io_instruction, 20, 20) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 87:23]
    node _io_ex_immediate_T_35 = bits(io_instruction, 30, 21) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 88:23]
    node io_ex_immediate_lo_1 = cat(_io_ex_immediate_T_35, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 84:30]
    node io_ex_immediate_hi_hi_1 = cat(_io_ex_immediate_T_32, _io_ex_immediate_T_33) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 84:30]
    node io_ex_immediate_hi_2 = cat(io_ex_immediate_hi_hi_1, _io_ex_immediate_T_34) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 84:30]
    node _io_ex_immediate_T_36 = cat(io_ex_immediate_hi_2, io_ex_immediate_lo_1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 84:30]
    node _io_ex_immediate_T_37 = eq(UInt<5>("h13"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_38 = mux(_io_ex_immediate_T_37, _io_ex_immediate_T_7, _io_ex_immediate_T_3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_39 = eq(UInt<2>("h3"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_40 = mux(_io_ex_immediate_T_39, _io_ex_immediate_T_11, _io_ex_immediate_T_38) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_41 = eq(UInt<7>("h67"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_42 = mux(_io_ex_immediate_T_41, _io_ex_immediate_T_15, _io_ex_immediate_T_40) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_43 = eq(UInt<6>("h23"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_44 = mux(_io_ex_immediate_T_43, _io_ex_immediate_T_20, _io_ex_immediate_T_42) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_45 = eq(UInt<7>("h63"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_46 = mux(_io_ex_immediate_T_45, _io_ex_immediate_T_26, _io_ex_immediate_T_44) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_47 = eq(UInt<6>("h37"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_48 = mux(_io_ex_immediate_T_47, _io_ex_immediate_T_28, _io_ex_immediate_T_46) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_49 = eq(UInt<5>("h17"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_50 = mux(_io_ex_immediate_T_49, _io_ex_immediate_T_30, _io_ex_immediate_T_48) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_51 = eq(UInt<7>("h6f"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_immediate_T_52 = mux(_io_ex_immediate_T_51, _io_ex_immediate_T_36, _io_ex_immediate_T_50) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 69:4]
    node _io_ex_aluop1_source_T = eq(opcode, UInt<5>("h17")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 94:12]
    node _io_ex_aluop1_source_T_1 = eq(opcode, UInt<7>("h63")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 94:45]
    node _io_ex_aluop1_source_T_2 = or(_io_ex_aluop1_source_T, _io_ex_aluop1_source_T_1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 94:35]
    node _io_ex_aluop1_source_T_3 = eq(opcode, UInt<7>("h6f")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 94:78]
    node _io_ex_aluop1_source_T_4 = or(_io_ex_aluop1_source_T_2, _io_ex_aluop1_source_T_3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 94:68]
    node _io_ex_aluop1_source_T_5 = mux(_io_ex_aluop1_source_T_4, UInt<1>("h1"), UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 93:29]
    node _io_ex_aluop2_source_T = eq(opcode, UInt<6>("h33")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 99:12]
    node _io_ex_aluop2_source_T_1 = mux(_io_ex_aluop2_source_T, UInt<1>("h0"), UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 98:29]
    node _io_ex_memory_read_enable_T = eq(opcode, UInt<2>("h3")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 103:39]
    node _io_ex_memory_write_enable_T = eq(opcode, UInt<6>("h23")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 104:39]
    node _io_ex_reg_write_source_T = eq(UInt<2>("h3"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 108:4]
    node _io_ex_reg_write_source_T_1 = mux(_io_ex_reg_write_source_T, UInt<2>("h1"), UInt<2>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 108:4]
    node _io_ex_reg_write_source_T_2 = eq(UInt<7>("h73"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 108:4]
    node _io_ex_reg_write_source_T_3 = mux(_io_ex_reg_write_source_T_2, UInt<2>("h2"), _io_ex_reg_write_source_T_1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 108:4]
    node _io_ex_reg_write_source_T_4 = eq(UInt<7>("h6f"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 108:4]
    node _io_ex_reg_write_source_T_5 = mux(_io_ex_reg_write_source_T_4, UInt<2>("h3"), _io_ex_reg_write_source_T_3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 108:4]
    node _io_ex_reg_write_source_T_6 = eq(UInt<7>("h67"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 108:4]
    node _io_ex_reg_write_source_T_7 = mux(_io_ex_reg_write_source_T_6, UInt<2>("h3"), _io_ex_reg_write_source_T_5) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 108:4]
    node _io_ex_reg_write_enable_T = eq(opcode, UInt<6>("h33")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 116:37]
    node _io_ex_reg_write_enable_T_1 = eq(opcode, UInt<5>("h13")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 116:73]
    node _io_ex_reg_write_enable_T_2 = or(_io_ex_reg_write_enable_T, _io_ex_reg_write_enable_T_1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 116:62]
    node _io_ex_reg_write_enable_T_3 = eq(opcode, UInt<2>("h3")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 117:13]
    node _io_ex_reg_write_enable_T_4 = or(_io_ex_reg_write_enable_T_2, _io_ex_reg_write_enable_T_3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 116:97]
    node _io_ex_reg_write_enable_T_5 = eq(opcode, UInt<5>("h17")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 117:48]
    node _io_ex_reg_write_enable_T_6 = or(_io_ex_reg_write_enable_T_4, _io_ex_reg_write_enable_T_5) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 117:37]
    node _io_ex_reg_write_enable_T_7 = eq(opcode, UInt<6>("h37")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 117:83]
    node _io_ex_reg_write_enable_T_8 = or(_io_ex_reg_write_enable_T_6, _io_ex_reg_write_enable_T_7) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 117:72]
    node _io_ex_reg_write_enable_T_9 = eq(opcode, UInt<7>("h6f")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 118:13]
    node _io_ex_reg_write_enable_T_10 = or(_io_ex_reg_write_enable_T_8, _io_ex_reg_write_enable_T_9) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 117:105]
    node _io_ex_reg_write_enable_T_11 = eq(opcode, UInt<7>("h67")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 118:46]
    node _io_ex_reg_write_enable_T_12 = or(_io_ex_reg_write_enable_T_10, _io_ex_reg_write_enable_T_11) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 118:35]
    node _io_ex_reg_write_enable_T_13 = eq(opcode, UInt<7>("h73")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 118:80]
    node _io_ex_reg_write_enable_T_14 = or(_io_ex_reg_write_enable_T_12, _io_ex_reg_write_enable_T_13) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 118:69]
    node _io_ex_reg_write_address_T = bits(io_instruction, 11, 7) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 119:44]
    node _io_ex_csr_address_T = bits(io_instruction, 31, 20) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 120:44]
    node _io_ex_csr_write_enable_T = eq(opcode, UInt<7>("h73")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 121:37]
    node _io_ex_csr_write_enable_T_1 = eq(funct3, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 122:12]
    node _io_ex_csr_write_enable_T_2 = eq(funct3, UInt<3>("h5")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 122:52]
    node _io_ex_csr_write_enable_T_3 = or(_io_ex_csr_write_enable_T_1, _io_ex_csr_write_enable_T_2) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 122:42]
    node _io_ex_csr_write_enable_T_4 = eq(funct3, UInt<2>("h2")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 123:14]
    node _io_ex_csr_write_enable_T_5 = or(_io_ex_csr_write_enable_T_3, _io_ex_csr_write_enable_T_4) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 122:83]
    node _io_ex_csr_write_enable_T_6 = eq(funct3, UInt<3>("h6")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 123:54]
    node _io_ex_csr_write_enable_T_7 = or(_io_ex_csr_write_enable_T_5, _io_ex_csr_write_enable_T_6) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 123:44]
    node _io_ex_csr_write_enable_T_8 = eq(funct3, UInt<2>("h3")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 124:14]
    node _io_ex_csr_write_enable_T_9 = or(_io_ex_csr_write_enable_T_7, _io_ex_csr_write_enable_T_8) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 123:85]
    node _io_ex_csr_write_enable_T_10 = eq(funct3, UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 124:54]
    node _io_ex_csr_write_enable_T_11 = or(_io_ex_csr_write_enable_T_9, _io_ex_csr_write_enable_T_10) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 124:44]
    node _io_ex_csr_write_enable_T_12 = and(_io_ex_csr_write_enable_T, _io_ex_csr_write_enable_T_11) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 121:59]
    node _reg1_data_forwarded_T = eq(UInt<2>("h0"), io_reg1_forward) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 129:60]
    node _reg1_data_forwarded_T_1 = mux(_reg1_data_forwarded_T, io_reg1_data, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 129:60]
    node _reg1_data_forwarded_T_2 = eq(UInt<2>("h2"), io_reg1_forward) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 129:60]
    node _reg1_data_forwarded_T_3 = mux(_reg1_data_forwarded_T_2, io_forward_from_wb, _reg1_data_forwarded_T_1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 129:60]
    node _reg1_data_forwarded_T_4 = eq(UInt<2>("h1"), io_reg1_forward) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 129:60]
    node reg1_data_forwarded = mux(_reg1_data_forwarded_T_4, io_forward_from_mem, _reg1_data_forwarded_T_3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 129:60]
    node _reg2_data_forwarded_T = eq(UInt<2>("h0"), io_reg2_forward) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 136:60]
    node _reg2_data_forwarded_T_1 = mux(_reg2_data_forwarded_T, io_reg2_data, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 136:60]
    node _reg2_data_forwarded_T_2 = eq(UInt<2>("h2"), io_reg2_forward) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 136:60]
    node _reg2_data_forwarded_T_3 = mux(_reg2_data_forwarded_T_2, io_forward_from_wb, _reg2_data_forwarded_T_1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 136:60]
    node _reg2_data_forwarded_T_4 = eq(UInt<2>("h1"), io_reg2_forward) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 136:60]
    node reg2_data_forwarded = mux(_reg2_data_forwarded_T_4, io_forward_from_mem, _reg2_data_forwarded_T_3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 136:60]
    node reg1_data = mux(uses_rs1, reg1_data_forwarded, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 143:22]
    node reg2_data = mux(uses_rs2, reg2_data_forwarded, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 144:22]
    node _io_ctrl_jump_instruction_T = eq(opcode, UInt<7>("h6f")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 145:38]
    node _io_ctrl_jump_instruction_T_1 = eq(opcode, UInt<7>("h67")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 146:13]
    node _io_ctrl_jump_instruction_T_2 = or(_io_ctrl_jump_instruction_T, _io_ctrl_jump_instruction_T_1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 145:59]
    node _io_ctrl_jump_instruction_T_3 = eq(opcode, UInt<7>("h63")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 147:13]
    node _io_ctrl_jump_instruction_T_4 = or(_io_ctrl_jump_instruction_T_2, _io_ctrl_jump_instruction_T_3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 146:36]
    node _branch_taken_T = eq(io_branch_hazard, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 154:22]
    node _branch_taken_T_1 = eq(opcode, UInt<7>("h6f")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 155:12]
    node _branch_taken_T_2 = eq(opcode, UInt<7>("h67")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 156:15]
    node _branch_taken_T_3 = or(_branch_taken_T_1, _branch_taken_T_2) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 155:33]
    node _branch_taken_T_4 = eq(opcode, UInt<7>("h63")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 157:15]
    node _branch_taken_T_5 = eq(reg1_data, reg2_data) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 162:48]
    node _branch_taken_T_6 = neq(reg1_data, reg2_data) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 163:48]
    node _branch_taken_T_7 = asSInt(reg1_data) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 164:48]
    node _branch_taken_T_8 = asSInt(reg2_data) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 164:67]
    node _branch_taken_T_9 = lt(_branch_taken_T_7, _branch_taken_T_8) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 164:55]
    node _branch_taken_T_10 = asSInt(reg1_data) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 165:48]
    node _branch_taken_T_11 = asSInt(reg2_data) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 165:68]
    node _branch_taken_T_12 = geq(_branch_taken_T_10, _branch_taken_T_11) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 165:55]
    node _branch_taken_T_13 = lt(reg1_data, reg2_data) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 166:55]
    node _branch_taken_T_14 = geq(reg1_data, reg2_data) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 167:55]
    node _branch_taken_T_15 = eq(UInt<1>("h0"), funct3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_16 = mux(_branch_taken_T_15, _branch_taken_T_5, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_17 = eq(UInt<1>("h1"), funct3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_18 = mux(_branch_taken_T_17, _branch_taken_T_6, _branch_taken_T_16) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_19 = eq(UInt<3>("h4"), funct3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_20 = mux(_branch_taken_T_19, _branch_taken_T_9, _branch_taken_T_18) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_21 = eq(UInt<3>("h5"), funct3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_22 = mux(_branch_taken_T_21, _branch_taken_T_12, _branch_taken_T_20) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_23 = eq(UInt<3>("h6"), funct3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_24 = mux(_branch_taken_T_23, _branch_taken_T_13, _branch_taken_T_22) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_25 = eq(UInt<3>("h7"), funct3) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_26 = mux(_branch_taken_T_25, _branch_taken_T_14, _branch_taken_T_24) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 160:8]
    node _branch_taken_T_27 = and(_branch_taken_T_4, _branch_taken_T_26) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 157:39]
    node _branch_taken_T_28 = or(_branch_taken_T_3, _branch_taken_T_27) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 156:38]
    node branch_taken = and(_branch_taken_T, _branch_taken_T_28) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 154:40]
    node _io_if_jump_flag_T = or(branch_taken, io_interrupt_assert) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 172:35]
    node _jalr_target_T = add(reg1_data, io_ex_immediate) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 174:36]
    node _jalr_target_T_1 = tail(_jalr_target_T, 1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 174:36]
    node _jalr_target_T_2 = bits(_jalr_target_T_1, 31, 1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 174:54]
    node jalr_target = cat(_jalr_target_T_2, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 174:24]
    node _io_if_jump_address_T = add(io_instruction_address, io_ex_immediate) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 181:55]
    node _io_if_jump_address_T_1 = tail(_io_if_jump_address_T, 1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 181:55]
    node _io_if_jump_address_T_2 = add(io_instruction_address, io_ex_immediate) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 182:55]
    node _io_if_jump_address_T_3 = tail(_io_if_jump_address_T_2, 1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 182:55]
    node _io_if_jump_address_T_4 = eq(UInt<7>("h63"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 179:27]
    node _io_if_jump_address_T_5 = mux(_io_if_jump_address_T_4, _io_if_jump_address_T_1, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 179:27]
    node _io_if_jump_address_T_6 = eq(UInt<7>("h6f"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 179:27]
    node _io_if_jump_address_T_7 = mux(_io_if_jump_address_T_6, _io_if_jump_address_T_3, _io_if_jump_address_T_5) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 179:27]
    node _io_if_jump_address_T_8 = eq(UInt<7>("h67"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 179:27]
    node _io_if_jump_address_T_9 = mux(_io_if_jump_address_T_8, jalr_target, _io_if_jump_address_T_7) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 179:27]
    node _io_if_jump_address_T_10 = mux(io_interrupt_assert, io_interrupt_handler_address, _io_if_jump_address_T_9) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 176:28]
    node _io_clint_jump_address_T = add(io_instruction_address, io_ex_immediate) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 193:53]
    node _io_clint_jump_address_T_1 = tail(_io_clint_jump_address_T, 1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 193:53]
    node _io_clint_jump_address_T_2 = add(io_instruction_address, io_ex_immediate) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 194:53]
    node _io_clint_jump_address_T_3 = tail(_io_clint_jump_address_T_2, 1) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 194:53]
    node _io_clint_jump_address_T_4 = eq(UInt<7>("h63"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 191:4]
    node _io_clint_jump_address_T_5 = mux(_io_clint_jump_address_T_4, _io_clint_jump_address_T_1, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 191:4]
    node _io_clint_jump_address_T_6 = eq(UInt<7>("h6f"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 191:4]
    node _io_clint_jump_address_T_7 = mux(_io_clint_jump_address_T_6, _io_clint_jump_address_T_3, _io_clint_jump_address_T_5) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 191:4]
    node _io_clint_jump_address_T_8 = eq(UInt<7>("h67"), opcode) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 191:4]
    node _io_clint_jump_address_T_9 = mux(_io_clint_jump_address_T_8, jalr_target, _io_clint_jump_address_T_7) @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 191:4]
    io_regs_reg1_read_address <= _io_regs_reg1_read_address_T @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 64:29]
    io_regs_reg2_read_address <= _io_regs_reg2_read_address_T @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 65:29]
    io_ex_immediate <= _io_ex_immediate_T_52 @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 66:19]
    io_ex_aluop1_source <= _io_ex_aluop1_source_T_5 @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 93:23]
    io_ex_aluop2_source <= _io_ex_aluop2_source_T_1 @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 98:23]
    io_ex_memory_read_enable <= _io_ex_memory_read_enable_T @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 103:29]
    io_ex_memory_write_enable <= _io_ex_memory_write_enable_T @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 104:29]
    io_ex_reg_write_source <= _io_ex_reg_write_source_T_7 @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 105:26]
    io_ex_reg_write_enable <= _io_ex_reg_write_enable_T_14 @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 116:26]
    io_ex_reg_write_address <= _io_ex_reg_write_address_T @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 119:27]
    io_ex_csr_address <= _io_ex_csr_address_T @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 120:27]
    io_ex_csr_write_enable <= _io_ex_csr_write_enable_T_12 @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 121:26]
    io_ctrl_jump_instruction <= _io_ctrl_jump_instruction_T_4 @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 145:28]
    io_clint_jump_flag <= io_ctrl_jump_instruction @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 187:22]
    io_clint_jump_address <= _io_clint_jump_address_T_9 @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 188:25]
    io_if_jump_flag <= _io_if_jump_flag_T @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 172:19]
    io_if_jump_address <= _io_if_jump_address_T_10 @[4-soc/src/main/scala/riscv/core/InstructionDecode.scala 176:22]

  module PipelineRegister_7 :
    input clock : Clock
    input reset : UInt<1>
    input io_stall : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]
    input io_flush : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]
    input io_in : UInt<5> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]
    output io_out : UInt<5> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]

    reg myreg : UInt<5>, clock with :
      reset => (UInt<1>("h0"), myreg) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 17:22]
    reg out : UInt<5>, clock with :
      reset => (UInt<1>("h0"), out) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 18:22]
    node _GEN_0 = mux(io_stall, myreg, io_in) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 23:25 24:11 28:13]
    node _GEN_1 = mux(io_flush, UInt<1>("h0"), _GEN_0) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 19:18 20:11]
    io_out <= out @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 30:10]
    myreg <= mux(reset, UInt<1>("h0"), _GEN_1) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 17:{22,22}]
    out <= mux(reset, UInt<1>("h0"), _GEN_1) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 18:{22,22}]

  module PipelineRegister_11 :
    input clock : Clock
    input reset : UInt<1>
    input io_stall : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]
    input io_flush : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]
    input io_in : UInt<2> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]
    output io_out : UInt<2> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]

    reg myreg : UInt<2>, clock with :
      reset => (UInt<1>("h0"), myreg) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 17:22]
    reg out : UInt<2>, clock with :
      reset => (UInt<1>("h0"), out) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 18:22]
    node _GEN_0 = mux(io_stall, myreg, io_in) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 23:25 24:11 28:13]
    node _GEN_1 = mux(io_flush, UInt<1>("h0"), _GEN_0) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 19:18 20:11]
    io_out <= out @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 30:10]
    myreg <= mux(reset, UInt<1>("h0"), _GEN_1) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 17:{22,22}]
    out <= mux(reset, UInt<1>("h0"), _GEN_1) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 18:{22,22}]

  module PipelineRegister_18 :
    input clock : Clock
    input reset : UInt<1>
    input io_stall : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]
    input io_flush : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]
    input io_in : UInt<12> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]
    output io_out : UInt<12> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]

    reg myreg : UInt<12>, clock with :
      reset => (UInt<1>("h0"), myreg) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 17:22]
    reg out : UInt<12>, clock with :
      reset => (UInt<1>("h0"), out) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 18:22]
    node _GEN_0 = mux(io_stall, myreg, io_in) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 23:25 24:11 28:13]
    node _GEN_1 = mux(io_flush, UInt<1>("h0"), _GEN_0) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 19:18 20:11]
    io_out <= out @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 30:10]
    myreg <= mux(reset, UInt<1>("h0"), _GEN_1) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 17:{22,22}]
    out <= mux(reset, UInt<1>("h0"), _GEN_1) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 18:{22,22}]

  module ID2EX :
    input clock : Clock
    input reset : UInt<1>
    input io_stall : UInt<1> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    input io_flush : UInt<1> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    input io_instruction : UInt<32> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    input io_instruction_address : UInt<32> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    input io_regs_reg1_read_address : UInt<5> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    input io_regs_reg2_read_address : UInt<5> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    input io_regs_write_enable : UInt<1> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    input io_regs_write_address : UInt<5> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    input io_regs_write_source : UInt<2> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    input io_reg1_data : UInt<32> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    input io_reg2_data : UInt<32> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    input io_immediate : UInt<32> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    input io_aluop1_source : UInt<1> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    input io_aluop2_source : UInt<1> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    input io_csr_write_enable : UInt<1> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    input io_csr_address : UInt<12> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    input io_memory_read_enable : UInt<1> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    input io_memory_write_enable : UInt<1> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    input io_csr_read_data : UInt<32> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    output io_output_instruction : UInt<32> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    output io_output_instruction_address : UInt<32> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    output io_output_regs_reg1_read_address : UInt<5> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    output io_output_regs_reg2_read_address : UInt<5> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    output io_output_regs_write_enable : UInt<1> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    output io_output_regs_write_address : UInt<5> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    output io_output_regs_write_source : UInt<2> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    output io_output_reg1_data : UInt<32> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    output io_output_reg2_data : UInt<32> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    output io_output_immediate : UInt<32> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    output io_output_aluop1_source : UInt<1> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    output io_output_aluop2_source : UInt<1> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    output io_output_csr_write_enable : UInt<1> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    output io_output_csr_address : UInt<12> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    output io_output_memory_read_enable : UInt<1> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    output io_output_memory_write_enable : UInt<1> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]
    output io_output_csr_read_data : UInt<32> @[4-soc/src/main/scala/riscv/core/ID2EX.scala 12:14]

    inst instruction of PipelineRegister @[4-soc/src/main/scala/riscv/core/ID2EX.scala 53:27]
    inst instruction_address of PipelineRegister_1 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 59:35]
    inst regs_reg1_read_address of PipelineRegister_7 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 65:38]
    inst regs_reg2_read_address of PipelineRegister_7 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 71:38]
    inst regs_write_enable of PipelineRegister_3 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 77:33]
    inst regs_write_address of PipelineRegister_7 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 83:34]
    inst regs_write_source of PipelineRegister_11 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 89:33]
    inst reg1_data of PipelineRegister_2 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 95:25]
    inst reg2_data of PipelineRegister_2 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 101:25]
    inst immediate of PipelineRegister_2 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 107:25]
    inst aluop1_source of PipelineRegister_3 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 113:29]
    inst aluop2_source of PipelineRegister_3 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 119:29]
    inst csr_write_enable of PipelineRegister_3 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 125:32]
    inst csr_address of PipelineRegister_18 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 131:27]
    inst memory_read_enable of PipelineRegister_3 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 137:34]
    inst memory_write_enable of PipelineRegister_3 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 143:35]
    inst csr_read_data of PipelineRegister_2 @[4-soc/src/main/scala/riscv/core/ID2EX.scala 149:29]
    io_output_instruction <= instruction.io_out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 57:25]
    io_output_instruction_address <= instruction_address.io_out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 63:33]
    io_output_regs_reg1_read_address <= regs_reg1_read_address.io_out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 69:36]
    io_output_regs_reg2_read_address <= regs_reg2_read_address.io_out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 75:36]
    io_output_regs_write_enable <= regs_write_enable.io_out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 81:31]
    io_output_regs_write_address <= regs_write_address.io_out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 87:32]
    io_output_regs_write_source <= regs_write_source.io_out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 93:31]
    io_output_reg1_data <= reg1_data.io_out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 99:23]
    io_output_reg2_data <= reg2_data.io_out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 105:23]
    io_output_immediate <= immediate.io_out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 111:23]
    io_output_aluop1_source <= aluop1_source.io_out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 117:27]
    io_output_aluop2_source <= aluop2_source.io_out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 123:27]
    io_output_csr_write_enable <= csr_write_enable.io_out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 129:30]
    io_output_csr_address <= csr_address.io_out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 135:25]
    io_output_memory_read_enable <= memory_read_enable.io_out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 141:32]
    io_output_memory_write_enable <= memory_write_enable.io_out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 147:33]
    io_output_csr_read_data <= csr_read_data.io_out @[4-soc/src/main/scala/riscv/core/ID2EX.scala 153:27]
    instruction.clock <= clock
    instruction.reset <= reset
    instruction.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 55:25]
    instruction.io_flush <= io_flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 56:25]
    instruction.io_in <= io_instruction @[4-soc/src/main/scala/riscv/core/ID2EX.scala 54:25]
    instruction_address.clock <= clock
    instruction_address.reset <= reset
    instruction_address.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 61:33]
    instruction_address.io_flush <= io_flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 62:33]
    instruction_address.io_in <= io_instruction_address @[4-soc/src/main/scala/riscv/core/ID2EX.scala 60:33]
    regs_reg1_read_address.clock <= clock
    regs_reg1_read_address.reset <= reset
    regs_reg1_read_address.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 67:36]
    regs_reg1_read_address.io_flush <= io_flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 68:36]
    regs_reg1_read_address.io_in <= io_regs_reg1_read_address @[4-soc/src/main/scala/riscv/core/ID2EX.scala 66:36]
    regs_reg2_read_address.clock <= clock
    regs_reg2_read_address.reset <= reset
    regs_reg2_read_address.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 73:36]
    regs_reg2_read_address.io_flush <= io_flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 74:36]
    regs_reg2_read_address.io_in <= io_regs_reg2_read_address @[4-soc/src/main/scala/riscv/core/ID2EX.scala 72:36]
    regs_write_enable.clock <= clock
    regs_write_enable.reset <= reset
    regs_write_enable.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 79:31]
    regs_write_enable.io_flush <= io_flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 80:31]
    regs_write_enable.io_in <= io_regs_write_enable @[4-soc/src/main/scala/riscv/core/ID2EX.scala 78:31]
    regs_write_address.clock <= clock
    regs_write_address.reset <= reset
    regs_write_address.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 85:32]
    regs_write_address.io_flush <= io_flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 86:32]
    regs_write_address.io_in <= io_regs_write_address @[4-soc/src/main/scala/riscv/core/ID2EX.scala 84:32]
    regs_write_source.clock <= clock
    regs_write_source.reset <= reset
    regs_write_source.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 91:31]
    regs_write_source.io_flush <= io_flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 92:31]
    regs_write_source.io_in <= io_regs_write_source @[4-soc/src/main/scala/riscv/core/ID2EX.scala 90:31]
    reg1_data.clock <= clock
    reg1_data.reset <= reset
    reg1_data.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 97:23]
    reg1_data.io_flush <= io_flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 98:23]
    reg1_data.io_in <= io_reg1_data @[4-soc/src/main/scala/riscv/core/ID2EX.scala 96:23]
    reg2_data.clock <= clock
    reg2_data.reset <= reset
    reg2_data.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 103:23]
    reg2_data.io_flush <= io_flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 104:23]
    reg2_data.io_in <= io_reg2_data @[4-soc/src/main/scala/riscv/core/ID2EX.scala 102:23]
    immediate.clock <= clock
    immediate.reset <= reset
    immediate.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 109:23]
    immediate.io_flush <= io_flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 110:23]
    immediate.io_in <= io_immediate @[4-soc/src/main/scala/riscv/core/ID2EX.scala 108:23]
    aluop1_source.clock <= clock
    aluop1_source.reset <= reset
    aluop1_source.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 115:27]
    aluop1_source.io_flush <= io_flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 116:27]
    aluop1_source.io_in <= io_aluop1_source @[4-soc/src/main/scala/riscv/core/ID2EX.scala 114:27]
    aluop2_source.clock <= clock
    aluop2_source.reset <= reset
    aluop2_source.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 121:27]
    aluop2_source.io_flush <= io_flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 122:27]
    aluop2_source.io_in <= io_aluop2_source @[4-soc/src/main/scala/riscv/core/ID2EX.scala 120:27]
    csr_write_enable.clock <= clock
    csr_write_enable.reset <= reset
    csr_write_enable.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 127:30]
    csr_write_enable.io_flush <= io_flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 128:30]
    csr_write_enable.io_in <= io_csr_write_enable @[4-soc/src/main/scala/riscv/core/ID2EX.scala 126:30]
    csr_address.clock <= clock
    csr_address.reset <= reset
    csr_address.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 133:25]
    csr_address.io_flush <= io_flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 134:25]
    csr_address.io_in <= io_csr_address @[4-soc/src/main/scala/riscv/core/ID2EX.scala 132:25]
    memory_read_enable.clock <= clock
    memory_read_enable.reset <= reset
    memory_read_enable.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 139:32]
    memory_read_enable.io_flush <= io_flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 140:32]
    memory_read_enable.io_in <= io_memory_read_enable @[4-soc/src/main/scala/riscv/core/ID2EX.scala 138:32]
    memory_write_enable.clock <= clock
    memory_write_enable.reset <= reset
    memory_write_enable.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 145:33]
    memory_write_enable.io_flush <= io_flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 146:33]
    memory_write_enable.io_in <= io_memory_write_enable @[4-soc/src/main/scala/riscv/core/ID2EX.scala 144:33]
    csr_read_data.clock <= clock
    csr_read_data.reset <= reset
    csr_read_data.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/ID2EX.scala 151:27]
    csr_read_data.io_flush <= io_flush @[4-soc/src/main/scala/riscv/core/ID2EX.scala 152:27]
    csr_read_data.io_in <= io_csr_read_data @[4-soc/src/main/scala/riscv/core/ID2EX.scala 150:27]

  module ALU :
    input clock : Clock
    input reset : UInt<1>
    input io_func : UInt<4> @[4-soc/src/main/scala/riscv/core/ALU.scala 27:14]
    input io_op1 : UInt<32> @[4-soc/src/main/scala/riscv/core/ALU.scala 27:14]
    input io_op2 : UInt<32> @[4-soc/src/main/scala/riscv/core/ALU.scala 27:14]
    output io_result : UInt<32> @[4-soc/src/main/scala/riscv/core/ALU.scala 27:14]

    node _T = asUInt(UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_1 = asUInt(io_func) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_2 = eq(_T, _T_1) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _io_result_T = add(io_op1, io_op2) @[4-soc/src/main/scala/riscv/core/ALU.scala 39:27]
    node _io_result_T_1 = tail(_io_result_T, 1) @[4-soc/src/main/scala/riscv/core/ALU.scala 39:27]
    node _T_3 = asUInt(UInt<2>("h2")) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_4 = asUInt(io_func) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_5 = eq(_T_3, _T_4) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _io_result_T_2 = sub(io_op1, io_op2) @[4-soc/src/main/scala/riscv/core/ALU.scala 42:27]
    node _io_result_T_3 = tail(_io_result_T_2, 1) @[4-soc/src/main/scala/riscv/core/ALU.scala 42:27]
    node _T_6 = asUInt(UInt<2>("h3")) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_7 = asUInt(io_func) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_8 = eq(_T_6, _T_7) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _io_result_T_4 = bits(io_op2, 4, 0) @[4-soc/src/main/scala/riscv/core/ALU.scala 45:36]
    node _io_result_T_5 = dshl(io_op1, _io_result_T_4) @[4-soc/src/main/scala/riscv/core/ALU.scala 45:27]
    node _T_9 = asUInt(UInt<3>("h4")) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_10 = asUInt(io_func) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_11 = eq(_T_9, _T_10) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _io_result_T_6 = asSInt(io_op1) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:27]
    node _io_result_T_7 = asSInt(io_op2) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:43]
    node _io_result_T_8 = lt(_io_result_T_6, _io_result_T_7) @[4-soc/src/main/scala/riscv/core/ALU.scala 48:34]
    node _T_12 = asUInt(UInt<3>("h5")) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_13 = asUInt(io_func) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_14 = eq(_T_12, _T_13) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _io_result_T_9 = xor(io_op1, io_op2) @[4-soc/src/main/scala/riscv/core/ALU.scala 51:27]
    node _T_15 = asUInt(UInt<3>("h6")) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_16 = asUInt(io_func) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_17 = eq(_T_15, _T_16) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _io_result_T_10 = or(io_op1, io_op2) @[4-soc/src/main/scala/riscv/core/ALU.scala 54:27]
    node _T_18 = asUInt(UInt<3>("h7")) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_19 = asUInt(io_func) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_20 = eq(_T_18, _T_19) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _io_result_T_11 = and(io_op1, io_op2) @[4-soc/src/main/scala/riscv/core/ALU.scala 57:27]
    node _T_21 = asUInt(UInt<4>("h8")) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_22 = asUInt(io_func) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_23 = eq(_T_21, _T_22) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _io_result_T_12 = bits(io_op2, 4, 0) @[4-soc/src/main/scala/riscv/core/ALU.scala 60:36]
    node _io_result_T_13 = dshr(io_op1, _io_result_T_12) @[4-soc/src/main/scala/riscv/core/ALU.scala 60:27]
    node _T_24 = asUInt(UInt<4>("h9")) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_25 = asUInt(io_func) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_26 = eq(_T_24, _T_25) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _io_result_T_14 = asSInt(io_op1) @[4-soc/src/main/scala/riscv/core/ALU.scala 63:28]
    node _io_result_T_15 = bits(io_op2, 4, 0) @[4-soc/src/main/scala/riscv/core/ALU.scala 63:44]
    node _io_result_T_16 = dshr(_io_result_T_14, _io_result_T_15) @[4-soc/src/main/scala/riscv/core/ALU.scala 63:35]
    node _io_result_T_17 = asUInt(_io_result_T_16) @[4-soc/src/main/scala/riscv/core/ALU.scala 63:52]
    node _T_27 = asUInt(UInt<4>("ha")) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_28 = asUInt(io_func) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _T_29 = eq(_T_27, _T_28) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19]
    node _io_result_T_18 = lt(io_op1, io_op2) @[4-soc/src/main/scala/riscv/core/ALU.scala 66:27]
    node _GEN_0 = mux(_T_29, _io_result_T_18, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/ALU.scala 36:13 37:19 66:17]
    node _GEN_1 = mux(_T_26, _io_result_T_17, _GEN_0) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19 63:17]
    node _GEN_2 = mux(_T_23, _io_result_T_13, _GEN_1) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19 60:17]
    node _GEN_3 = mux(_T_20, _io_result_T_11, _GEN_2) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19 57:17]
    node _GEN_4 = mux(_T_17, _io_result_T_10, _GEN_3) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19 54:17]
    node _GEN_5 = mux(_T_14, _io_result_T_9, _GEN_4) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19 51:17]
    node _GEN_6 = mux(_T_11, _io_result_T_8, _GEN_5) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19 48:17]
    node _GEN_7 = mux(_T_8, _io_result_T_5, _GEN_6) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19 45:17]
    node _GEN_8 = mux(_T_5, _io_result_T_3, _GEN_7) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19 42:17]
    node _GEN_9 = mux(_T_2, _io_result_T_1, _GEN_8) @[4-soc/src/main/scala/riscv/core/ALU.scala 37:19 39:17]
    io_result <= bits(_GEN_9, 31, 0)

  module ALUControl :
    input clock : Clock
    input reset : UInt<1>
    input io_opcode : UInt<7> @[4-soc/src/main/scala/riscv/core/ALUControl.scala 15:14]
    input io_funct3 : UInt<3> @[4-soc/src/main/scala/riscv/core/ALUControl.scala 15:14]
    input io_funct7 : UInt<7> @[4-soc/src/main/scala/riscv/core/ALUControl.scala 15:14]
    output io_alu_funct : UInt<4> @[4-soc/src/main/scala/riscv/core/ALUControl.scala 15:14]

    node _T = eq(UInt<5>("h13"), io_opcode) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21]
    node _io_alu_funct_T = bits(io_funct7, 5, 5) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 39:51]
    node _io_alu_funct_T_1 = mux(_io_alu_funct_T, UInt<4>("h9"), UInt<4>("h8")) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 39:41]
    node _io_alu_funct_T_2 = eq(UInt<1>("h1"), io_funct3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 30:8]
    node _io_alu_funct_T_3 = mux(_io_alu_funct_T_2, UInt<2>("h3"), UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 30:8]
    node _io_alu_funct_T_4 = eq(UInt<2>("h2"), io_funct3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 30:8]
    node _io_alu_funct_T_5 = mux(_io_alu_funct_T_4, UInt<3>("h4"), _io_alu_funct_T_3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 30:8]
    node _io_alu_funct_T_6 = eq(UInt<2>("h3"), io_funct3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 30:8]
    node _io_alu_funct_T_7 = mux(_io_alu_funct_T_6, UInt<4>("ha"), _io_alu_funct_T_5) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 30:8]
    node _io_alu_funct_T_8 = eq(UInt<3>("h4"), io_funct3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 30:8]
    node _io_alu_funct_T_9 = mux(_io_alu_funct_T_8, UInt<3>("h5"), _io_alu_funct_T_7) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 30:8]
    node _io_alu_funct_T_10 = eq(UInt<3>("h6"), io_funct3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 30:8]
    node _io_alu_funct_T_11 = mux(_io_alu_funct_T_10, UInt<3>("h6"), _io_alu_funct_T_9) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 30:8]
    node _io_alu_funct_T_12 = eq(UInt<3>("h7"), io_funct3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 30:8]
    node _io_alu_funct_T_13 = mux(_io_alu_funct_T_12, UInt<3>("h7"), _io_alu_funct_T_11) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 30:8]
    node _io_alu_funct_T_14 = eq(UInt<3>("h5"), io_funct3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 30:8]
    node _io_alu_funct_T_15 = mux(_io_alu_funct_T_14, _io_alu_funct_T_1, _io_alu_funct_T_13) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 30:8]
    node _T_1 = eq(UInt<6>("h33"), io_opcode) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21]
    node _io_alu_funct_T_16 = bits(io_funct7, 5, 5) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 49:53]
    node _io_alu_funct_T_17 = mux(_io_alu_funct_T_16, UInt<2>("h2"), UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 49:43]
    node _io_alu_funct_T_18 = bits(io_funct7, 5, 5) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 56:53]
    node _io_alu_funct_T_19 = mux(_io_alu_funct_T_18, UInt<4>("h9"), UInt<4>("h8")) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 56:43]
    node _io_alu_funct_T_20 = eq(UInt<1>("h1"), io_funct3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 47:8]
    node _io_alu_funct_T_21 = mux(_io_alu_funct_T_20, UInt<2>("h3"), _io_alu_funct_T_17) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 47:8]
    node _io_alu_funct_T_22 = eq(UInt<2>("h2"), io_funct3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 47:8]
    node _io_alu_funct_T_23 = mux(_io_alu_funct_T_22, UInt<3>("h4"), _io_alu_funct_T_21) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 47:8]
    node _io_alu_funct_T_24 = eq(UInt<2>("h3"), io_funct3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 47:8]
    node _io_alu_funct_T_25 = mux(_io_alu_funct_T_24, UInt<4>("ha"), _io_alu_funct_T_23) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 47:8]
    node _io_alu_funct_T_26 = eq(UInt<3>("h4"), io_funct3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 47:8]
    node _io_alu_funct_T_27 = mux(_io_alu_funct_T_26, UInt<3>("h5"), _io_alu_funct_T_25) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 47:8]
    node _io_alu_funct_T_28 = eq(UInt<3>("h6"), io_funct3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 47:8]
    node _io_alu_funct_T_29 = mux(_io_alu_funct_T_28, UInt<3>("h6"), _io_alu_funct_T_27) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 47:8]
    node _io_alu_funct_T_30 = eq(UInt<3>("h7"), io_funct3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 47:8]
    node _io_alu_funct_T_31 = mux(_io_alu_funct_T_30, UInt<3>("h7"), _io_alu_funct_T_29) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 47:8]
    node _io_alu_funct_T_32 = eq(UInt<3>("h5"), io_funct3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 47:8]
    node _io_alu_funct_T_33 = mux(_io_alu_funct_T_32, _io_alu_funct_T_19, _io_alu_funct_T_31) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 47:8]
    node _T_2 = eq(UInt<7>("h63"), io_opcode) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21]
    node _T_3 = eq(UInt<2>("h3"), io_opcode) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21]
    node _T_4 = eq(UInt<6>("h23"), io_opcode) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21]
    node _T_5 = eq(UInt<7>("h6f"), io_opcode) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21]
    node _T_6 = eq(UInt<7>("h67"), io_opcode) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21]
    node _T_7 = eq(UInt<6>("h37"), io_opcode) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21]
    node _T_8 = eq(UInt<5>("h17"), io_opcode) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21]
    node _GEN_0 = mux(_T_8, UInt<1>("h1"), UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 23:16 25:21 79:20]
    node _GEN_1 = mux(_T_7, UInt<1>("h1"), _GEN_0) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21 76:20]
    node _GEN_2 = mux(_T_6, UInt<1>("h1"), _GEN_1) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21 73:20]
    node _GEN_3 = mux(_T_5, UInt<1>("h1"), _GEN_2) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21 70:20]
    node _GEN_4 = mux(_T_4, UInt<1>("h1"), _GEN_3) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21 67:20]
    node _GEN_5 = mux(_T_3, UInt<1>("h1"), _GEN_4) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21 64:20]
    node _GEN_6 = mux(_T_2, UInt<1>("h1"), _GEN_5) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21 61:20]
    node _GEN_7 = mux(_T_1, _io_alu_funct_T_33, _GEN_6) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21 44:20]
    node _GEN_8 = mux(_T, _io_alu_funct_T_15, _GEN_7) @[4-soc/src/main/scala/riscv/core/ALUControl.scala 25:21 27:20]
    io_alu_funct <= _GEN_8

  module Execute :
    input clock : Clock
    input reset : UInt<1>
    input io_instruction : UInt<32> @[4-soc/src/main/scala/riscv/core/Execute.scala 14:14]
    input io_instruction_address : UInt<32> @[4-soc/src/main/scala/riscv/core/Execute.scala 14:14]
    input io_reg1_data : UInt<32> @[4-soc/src/main/scala/riscv/core/Execute.scala 14:14]
    input io_reg2_data : UInt<32> @[4-soc/src/main/scala/riscv/core/Execute.scala 14:14]
    input io_immediate : UInt<32> @[4-soc/src/main/scala/riscv/core/Execute.scala 14:14]
    input io_aluop1_source : UInt<1> @[4-soc/src/main/scala/riscv/core/Execute.scala 14:14]
    input io_aluop2_source : UInt<1> @[4-soc/src/main/scala/riscv/core/Execute.scala 14:14]
    input io_csr_read_data : UInt<32> @[4-soc/src/main/scala/riscv/core/Execute.scala 14:14]
    input io_forward_from_mem : UInt<32> @[4-soc/src/main/scala/riscv/core/Execute.scala 14:14]
    input io_forward_from_wb : UInt<32> @[4-soc/src/main/scala/riscv/core/Execute.scala 14:14]
    input io_reg1_forward : UInt<2> @[4-soc/src/main/scala/riscv/core/Execute.scala 14:14]
    input io_reg2_forward : UInt<2> @[4-soc/src/main/scala/riscv/core/Execute.scala 14:14]
    output io_mem_alu_result : UInt<32> @[4-soc/src/main/scala/riscv/core/Execute.scala 14:14]
    output io_mem_reg2_data : UInt<32> @[4-soc/src/main/scala/riscv/core/Execute.scala 14:14]
    output io_csr_write_data : UInt<32> @[4-soc/src/main/scala/riscv/core/Execute.scala 14:14]

    inst alu of ALU @[4-soc/src/main/scala/riscv/core/Execute.scala 38:24]
    inst alu_ctrl of ALUControl @[4-soc/src/main/scala/riscv/core/Execute.scala 39:24]
    node opcode = bits(io_instruction, 6, 0) @[4-soc/src/main/scala/riscv/core/Execute.scala 33:30]
    node funct3 = bits(io_instruction, 14, 12) @[4-soc/src/main/scala/riscv/core/Execute.scala 34:30]
    node funct7 = bits(io_instruction, 31, 25) @[4-soc/src/main/scala/riscv/core/Execute.scala 35:30]
    node uimm = bits(io_instruction, 19, 15) @[4-soc/src/main/scala/riscv/core/Execute.scala 36:30]
    node _reg1_data_T = eq(UInt<2>("h1"), io_reg1_forward) @[4-soc/src/main/scala/riscv/core/Execute.scala 49:4]
    node _reg1_data_T_1 = mux(_reg1_data_T, io_forward_from_mem, io_reg1_data) @[4-soc/src/main/scala/riscv/core/Execute.scala 49:4]
    node _reg1_data_T_2 = eq(UInt<2>("h2"), io_reg1_forward) @[4-soc/src/main/scala/riscv/core/Execute.scala 49:4]
    node reg1_data = mux(_reg1_data_T_2, io_forward_from_wb, _reg1_data_T_1) @[4-soc/src/main/scala/riscv/core/Execute.scala 49:4]
    node _alu_io_op1_T = eq(io_aluop1_source, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/Execute.scala 56:22]
    node _alu_io_op1_T_1 = mux(_alu_io_op1_T, io_instruction_address, reg1_data) @[4-soc/src/main/scala/riscv/core/Execute.scala 55:20]
    node _reg2_data_T = eq(UInt<2>("h1"), io_reg2_forward) @[4-soc/src/main/scala/riscv/core/Execute.scala 64:4]
    node _reg2_data_T_1 = mux(_reg2_data_T, io_forward_from_mem, io_reg2_data) @[4-soc/src/main/scala/riscv/core/Execute.scala 64:4]
    node _reg2_data_T_2 = eq(UInt<2>("h2"), io_reg2_forward) @[4-soc/src/main/scala/riscv/core/Execute.scala 64:4]
    node reg2_data = mux(_reg2_data_T_2, io_forward_from_wb, _reg2_data_T_1) @[4-soc/src/main/scala/riscv/core/Execute.scala 64:4]
    node _alu_io_op2_T = eq(io_aluop2_source, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/Execute.scala 71:22]
    node _alu_io_op2_T_1 = mux(_alu_io_op2_T, io_immediate, reg2_data) @[4-soc/src/main/scala/riscv/core/Execute.scala 70:20]
    node _io_csr_write_data_T = not(reg1_data) @[4-soc/src/main/scala/riscv/core/Execute.scala 83:57]
    node _io_csr_write_data_T_1 = and(io_csr_read_data, _io_csr_write_data_T) @[4-soc/src/main/scala/riscv/core/Execute.scala 83:55]
    node _io_csr_write_data_T_2 = or(io_csr_read_data, reg1_data) @[4-soc/src/main/scala/riscv/core/Execute.scala 84:55]
    node _io_csr_write_data_T_3 = cat(UInt<27>("h0"), uimm) @[4-soc/src/main/scala/riscv/core/Execute.scala 85:40]
    node _io_csr_write_data_T_4 = cat(UInt<27>("h0"), uimm) @[4-soc/src/main/scala/riscv/core/Execute.scala 86:61]
    node _io_csr_write_data_T_5 = not(_io_csr_write_data_T_4) @[4-soc/src/main/scala/riscv/core/Execute.scala 86:57]
    node _io_csr_write_data_T_6 = and(io_csr_read_data, _io_csr_write_data_T_5) @[4-soc/src/main/scala/riscv/core/Execute.scala 86:55]
    node _io_csr_write_data_T_7 = cat(UInt<27>("h0"), uimm) @[4-soc/src/main/scala/riscv/core/Execute.scala 87:59]
    node _io_csr_write_data_T_8 = or(io_csr_read_data, _io_csr_write_data_T_7) @[4-soc/src/main/scala/riscv/core/Execute.scala 87:55]
    node _io_csr_write_data_T_9 = eq(UInt<1>("h1"), funct3) @[4-soc/src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_10 = mux(_io_csr_write_data_T_9, reg1_data, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_11 = eq(UInt<2>("h3"), funct3) @[4-soc/src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_12 = mux(_io_csr_write_data_T_11, _io_csr_write_data_T_1, _io_csr_write_data_T_10) @[4-soc/src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_13 = eq(UInt<2>("h2"), funct3) @[4-soc/src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_14 = mux(_io_csr_write_data_T_13, _io_csr_write_data_T_2, _io_csr_write_data_T_12) @[4-soc/src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_15 = eq(UInt<3>("h5"), funct3) @[4-soc/src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_16 = mux(_io_csr_write_data_T_15, _io_csr_write_data_T_3, _io_csr_write_data_T_14) @[4-soc/src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_17 = eq(UInt<3>("h7"), funct3) @[4-soc/src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_18 = mux(_io_csr_write_data_T_17, _io_csr_write_data_T_6, _io_csr_write_data_T_16) @[4-soc/src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_19 = eq(UInt<3>("h6"), funct3) @[4-soc/src/main/scala/riscv/core/Execute.scala 80:4]
    node _io_csr_write_data_T_20 = mux(_io_csr_write_data_T_19, _io_csr_write_data_T_8, _io_csr_write_data_T_18) @[4-soc/src/main/scala/riscv/core/Execute.scala 80:4]
    io_mem_alu_result <= alu.io_result @[4-soc/src/main/scala/riscv/core/Execute.scala 75:21]
    io_mem_reg2_data <= reg2_data @[4-soc/src/main/scala/riscv/core/Execute.scala 76:21]
    io_csr_write_data <= _io_csr_write_data_T_20 @[4-soc/src/main/scala/riscv/core/Execute.scala 77:21]
    alu.clock <= clock
    alu.reset <= reset
    alu.io_func <= alu_ctrl.io_alu_funct @[4-soc/src/main/scala/riscv/core/Execute.scala 44:22]
    alu.io_op1 <= _alu_io_op1_T_1 @[4-soc/src/main/scala/riscv/core/Execute.scala 55:14]
    alu.io_op2 <= _alu_io_op2_T_1 @[4-soc/src/main/scala/riscv/core/Execute.scala 70:14]
    alu_ctrl.clock <= clock
    alu_ctrl.reset <= reset
    alu_ctrl.io_opcode <= opcode @[4-soc/src/main/scala/riscv/core/Execute.scala 41:22]
    alu_ctrl.io_funct3 <= funct3 @[4-soc/src/main/scala/riscv/core/Execute.scala 42:22]
    alu_ctrl.io_funct7 <= funct7 @[4-soc/src/main/scala/riscv/core/Execute.scala 43:22]

  module PipelineRegister_26 :
    input clock : Clock
    input reset : UInt<1>
    input io_stall : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]
    input io_flush : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]
    input io_in : UInt<3> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]
    output io_out : UInt<3> @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 11:14]

    reg myreg : UInt<3>, clock with :
      reset => (UInt<1>("h0"), myreg) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 17:22]
    reg out : UInt<3>, clock with :
      reset => (UInt<1>("h0"), out) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 18:22]
    node _GEN_0 = mux(io_stall, myreg, io_in) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 23:25 24:11 28:13]
    node _GEN_1 = mux(io_flush, UInt<1>("h0"), _GEN_0) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 19:18 20:11]
    io_out <= out @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 30:10]
    myreg <= mux(reset, UInt<1>("h0"), _GEN_1) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 17:{22,22}]
    out <= mux(reset, UInt<1>("h0"), _GEN_1) @[4-soc/src/main/scala/riscv/core/PipelineRegister.scala 18:{22,22}]

  module EX2MEM :
    input clock : Clock
    input reset : UInt<1>
    input io_stall : UInt<1> @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 12:14]
    input io_regs_write_enable : UInt<1> @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 12:14]
    input io_regs_write_source : UInt<2> @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 12:14]
    input io_regs_write_address : UInt<32> @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 12:14]
    input io_instruction_address : UInt<32> @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 12:14]
    input io_funct3 : UInt<3> @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 12:14]
    input io_reg2_data : UInt<32> @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 12:14]
    input io_memory_read_enable : UInt<1> @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 12:14]
    input io_memory_write_enable : UInt<1> @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 12:14]
    input io_alu_result : UInt<32> @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 12:14]
    input io_csr_read_data : UInt<32> @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 12:14]
    output io_output_regs_write_enable : UInt<1> @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 12:14]
    output io_output_regs_write_source : UInt<2> @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 12:14]
    output io_output_regs_write_address : UInt<32> @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 12:14]
    output io_output_instruction_address : UInt<32> @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 12:14]
    output io_output_funct3 : UInt<32> @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 12:14]
    output io_output_reg2_data : UInt<32> @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 12:14]
    output io_output_memory_read_enable : UInt<1> @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 12:14]
    output io_output_memory_write_enable : UInt<1> @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 12:14]
    output io_output_alu_result : UInt<32> @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 12:14]
    output io_output_csr_read_data : UInt<32> @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 12:14]

    inst regs_write_enable of PipelineRegister_3 @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 40:33]
    inst regs_write_source of PipelineRegister_11 @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 46:33]
    inst regs_write_address of PipelineRegister_7 @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 52:34]
    inst instruction_address of PipelineRegister_2 @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 58:35]
    inst funct3 of PipelineRegister_26 @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 64:22]
    inst reg2_data of PipelineRegister_2 @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 70:25]
    inst alu_result of PipelineRegister_2 @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 76:26]
    inst memory_read_enable of PipelineRegister_3 @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 82:34]
    inst memory_write_enable of PipelineRegister_3 @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 88:35]
    inst csr_read_data of PipelineRegister_2 @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 94:29]
    io_output_regs_write_enable <= regs_write_enable.io_out @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 44:31]
    io_output_regs_write_source <= regs_write_source.io_out @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 50:31]
    io_output_regs_write_address <= pad(regs_write_address.io_out, 32) @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 56:32]
    io_output_instruction_address <= instruction_address.io_out @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 62:33]
    io_output_funct3 <= pad(funct3.io_out, 32) @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 68:20]
    io_output_reg2_data <= reg2_data.io_out @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 74:23]
    io_output_memory_read_enable <= memory_read_enable.io_out @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 86:32]
    io_output_memory_write_enable <= memory_write_enable.io_out @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 92:33]
    io_output_alu_result <= alu_result.io_out @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 80:24]
    io_output_csr_read_data <= csr_read_data.io_out @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 98:27]
    regs_write_enable.clock <= clock
    regs_write_enable.reset <= reset
    regs_write_enable.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 42:31]
    regs_write_enable.io_flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 43:31]
    regs_write_enable.io_in <= io_regs_write_enable @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 41:31]
    regs_write_source.clock <= clock
    regs_write_source.reset <= reset
    regs_write_source.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 48:31]
    regs_write_source.io_flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 49:31]
    regs_write_source.io_in <= io_regs_write_source @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 47:31]
    regs_write_address.clock <= clock
    regs_write_address.reset <= reset
    regs_write_address.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 54:32]
    regs_write_address.io_flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 55:32]
    regs_write_address.io_in <= bits(io_regs_write_address, 4, 0) @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 53:32]
    instruction_address.clock <= clock
    instruction_address.reset <= reset
    instruction_address.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 60:33]
    instruction_address.io_flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 61:33]
    instruction_address.io_in <= io_instruction_address @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 59:33]
    funct3.clock <= clock
    funct3.reset <= reset
    funct3.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 66:20]
    funct3.io_flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 67:20]
    funct3.io_in <= io_funct3 @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 65:20]
    reg2_data.clock <= clock
    reg2_data.reset <= reset
    reg2_data.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 72:23]
    reg2_data.io_flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 73:23]
    reg2_data.io_in <= io_reg2_data @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 71:23]
    alu_result.clock <= clock
    alu_result.reset <= reset
    alu_result.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 78:24]
    alu_result.io_flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 79:24]
    alu_result.io_in <= io_alu_result @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 77:24]
    memory_read_enable.clock <= clock
    memory_read_enable.reset <= reset
    memory_read_enable.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 84:32]
    memory_read_enable.io_flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 85:32]
    memory_read_enable.io_in <= io_memory_read_enable @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 83:32]
    memory_write_enable.clock <= clock
    memory_write_enable.reset <= reset
    memory_write_enable.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 90:33]
    memory_write_enable.io_flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 91:33]
    memory_write_enable.io_in <= io_memory_write_enable @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 89:33]
    csr_read_data.clock <= clock
    csr_read_data.reset <= reset
    csr_read_data.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 96:27]
    csr_read_data.io_flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 97:27]
    csr_read_data.io_in <= io_csr_read_data @[4-soc/src/main/scala/riscv/core/EX2MEM.scala 95:27]

  module MemoryAccess :
    input clock : Clock
    input reset : UInt<1>
    input io_alu_result : UInt<32> @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 17:14]
    input io_reg2_data : UInt<32> @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 17:14]
    input io_memory_read_enable : UInt<1> @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 17:14]
    input io_memory_write_enable : UInt<1> @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 17:14]
    input io_funct3 : UInt<3> @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 17:14]
    input io_regs_write_source : UInt<2> @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 17:14]
    input io_csr_read_data : UInt<32> @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 17:14]
    input io_instruction_address : UInt<32> @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 17:14]
    output io_wb_memory_read_data : UInt<32> @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 17:14]
    output io_forward_to_ex : UInt<32> @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 17:14]
    output io_ctrl_stall_flag : UInt<1> @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 17:14]
    output io_wb_regs_write_source : UInt<2> @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 17:14]
    output io_bus_address : UInt<32> @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 17:14]
    output io_bus_read : UInt<1> @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 17:14]
    input io_bus_read_data : UInt<32> @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 17:14]
    input io_bus_read_valid : UInt<1> @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 17:14]
    output io_bus_write : UInt<1> @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 17:14]
    output io_bus_write_data : UInt<32> @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 17:14]
    output io_bus_write_strobe_0 : UInt<1> @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 17:14]
    output io_bus_write_strobe_1 : UInt<1> @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 17:14]
    output io_bus_write_strobe_2 : UInt<1> @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 17:14]
    output io_bus_write_strobe_3 : UInt<1> @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 17:14]
    input io_bus_write_valid : UInt<1> @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 17:14]
    input io_bus_write_data_accepted : UInt<1> @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 17:14]
    input io_bus_busy : UInt<1> @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 17:14]
    output io_bus_request : UInt<1> @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 17:14]
    input io_bus_granted : UInt<1> @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 17:14]

    node mem_address_index = bits(io_alu_result, 1, 0) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 36:40]
    reg mem_access_state : UInt<2>, clock with :
      reset => (UInt<1>("h0"), mem_access_state) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 37:34]
    reg latched_memory_read_data : UInt<32>, clock with :
      reset => (UInt<1>("h0"), latched_memory_read_data) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 41:41]
    reg latched_regs_write_source : UInt<2>, clock with :
      reset => (UInt<1>("h0"), latched_regs_write_source) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 48:42]
    reg latched_funct3 : UInt<3>, clock with :
      reset => (UInt<1>("h0"), latched_funct3) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 49:42]
    reg latched_address_index : UInt<2>, clock with :
      reset => (UInt<1>("h0"), latched_address_index) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 50:42]
    reg read_just_completed : UInt<1>, clock with :
      reset => (UInt<1>("h0"), read_just_completed) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 57:36]
    node _T = eq(mem_access_state, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 69:48]
    node _T_1 = and(read_just_completed, _T) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 69:28]
    node _GEN_0 = mux(_T_1, UInt<1>("h0"), read_just_completed) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 69:77 70:25 57:36]
    node _io_bus_address_T = bits(io_alu_result, 31, 2) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 75:34]
    node _io_bus_address_T_1 = cat(_io_bus_address_T, UInt<2>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 75:89]
    node _T_2 = eq(mem_access_state, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 101:25]
    node _processed_data_T = bits(io_bus_read_data, 31, 31) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 116:30]
    node _processed_data_T_1 = mux(_processed_data_T, UInt<24>("hffffff"), UInt<24>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 116:21]
    node _processed_data_T_2 = bits(io_bus_read_data, 31, 24) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 116:41]
    node _processed_data_T_3 = cat(_processed_data_T_1, _processed_data_T_2) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 116:16]
    node _processed_data_T_4 = bits(io_bus_read_data, 7, 7) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 118:39]
    node _processed_data_T_5 = mux(_processed_data_T_4, UInt<24>("hffffff"), UInt<24>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 118:30]
    node _processed_data_T_6 = bits(io_bus_read_data, 7, 0) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 118:49]
    node _processed_data_T_7 = cat(_processed_data_T_5, _processed_data_T_6) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 118:25]
    node _processed_data_T_8 = bits(io_bus_read_data, 15, 15) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 119:39]
    node _processed_data_T_9 = mux(_processed_data_T_8, UInt<24>("hffffff"), UInt<24>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 119:30]
    node _processed_data_T_10 = bits(io_bus_read_data, 15, 8) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 119:50]
    node _processed_data_T_11 = cat(_processed_data_T_9, _processed_data_T_10) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 119:25]
    node _processed_data_T_12 = bits(io_bus_read_data, 23, 23) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 120:39]
    node _processed_data_T_13 = mux(_processed_data_T_12, UInt<24>("hffffff"), UInt<24>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 120:30]
    node _processed_data_T_14 = bits(io_bus_read_data, 23, 16) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 120:50]
    node _processed_data_T_15 = cat(_processed_data_T_13, _processed_data_T_14) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 120:25]
    node _processed_data_T_16 = eq(UInt<1>("h0"), latched_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_17 = mux(_processed_data_T_16, _processed_data_T_7, _processed_data_T_3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_18 = eq(UInt<1>("h1"), latched_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_19 = mux(_processed_data_T_18, _processed_data_T_11, _processed_data_T_17) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_20 = eq(UInt<2>("h2"), latched_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_21 = mux(_processed_data_T_20, _processed_data_T_15, _processed_data_T_19) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_22 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 125:21]
    node _processed_data_T_23 = bits(io_bus_read_data, 31, 24) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 125:36]
    node _processed_data_T_24 = cat(_processed_data_T_22, _processed_data_T_23) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 125:16]
    node _processed_data_T_25 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 127:30]
    node _processed_data_T_26 = bits(io_bus_read_data, 7, 0) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 127:45]
    node _processed_data_T_27 = cat(_processed_data_T_25, _processed_data_T_26) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 127:25]
    node _processed_data_T_28 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 128:30]
    node _processed_data_T_29 = bits(io_bus_read_data, 15, 8) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 128:45]
    node _processed_data_T_30 = cat(_processed_data_T_28, _processed_data_T_29) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 128:25]
    node _processed_data_T_31 = mux(UInt<1>("h0"), UInt<24>("hffffff"), UInt<24>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 129:30]
    node _processed_data_T_32 = bits(io_bus_read_data, 23, 16) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 129:45]
    node _processed_data_T_33 = cat(_processed_data_T_31, _processed_data_T_32) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 129:25]
    node _processed_data_T_34 = eq(UInt<1>("h0"), latched_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_35 = mux(_processed_data_T_34, _processed_data_T_27, _processed_data_T_24) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_36 = eq(UInt<1>("h1"), latched_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_37 = mux(_processed_data_T_36, _processed_data_T_30, _processed_data_T_35) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_38 = eq(UInt<2>("h2"), latched_address_index) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_39 = mux(_processed_data_T_38, _processed_data_T_33, _processed_data_T_37) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_40 = eq(latched_address_index, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 133:35]
    node _processed_data_T_41 = bits(io_bus_read_data, 15, 15) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 134:30]
    node _processed_data_T_42 = mux(_processed_data_T_41, UInt<16>("hffff"), UInt<16>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 134:21]
    node _processed_data_T_43 = bits(io_bus_read_data, 15, 0) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 134:41]
    node _processed_data_T_44 = cat(_processed_data_T_42, _processed_data_T_43) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 134:16]
    node _processed_data_T_45 = bits(io_bus_read_data, 31, 31) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 135:30]
    node _processed_data_T_46 = mux(_processed_data_T_45, UInt<16>("hffff"), UInt<16>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 135:21]
    node _processed_data_T_47 = bits(io_bus_read_data, 31, 16) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 135:41]
    node _processed_data_T_48 = cat(_processed_data_T_46, _processed_data_T_47) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 135:16]
    node _processed_data_T_49 = mux(_processed_data_T_40, _processed_data_T_44, _processed_data_T_48) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 132:38]
    node _processed_data_T_50 = eq(latched_address_index, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 138:35]
    node _processed_data_T_51 = mux(UInt<1>("h0"), UInt<16>("hffff"), UInt<16>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 139:21]
    node _processed_data_T_52 = bits(io_bus_read_data, 15, 0) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 139:36]
    node _processed_data_T_53 = cat(_processed_data_T_51, _processed_data_T_52) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 139:16]
    node _processed_data_T_54 = mux(UInt<1>("h0"), UInt<16>("hffff"), UInt<16>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 140:21]
    node _processed_data_T_55 = bits(io_bus_read_data, 31, 16) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 140:36]
    node _processed_data_T_56 = cat(_processed_data_T_54, _processed_data_T_55) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 140:16]
    node _processed_data_T_57 = mux(_processed_data_T_50, _processed_data_T_53, _processed_data_T_56) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 137:39]
    node _processed_data_T_58 = eq(UInt<1>("h0"), latched_funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_59 = mux(_processed_data_T_58, _processed_data_T_21, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_60 = eq(UInt<3>("h4"), latched_funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_61 = mux(_processed_data_T_60, _processed_data_T_39, _processed_data_T_59) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_62 = eq(UInt<1>("h1"), latched_funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_63 = mux(_processed_data_T_62, _processed_data_T_49, _processed_data_T_61) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_64 = eq(UInt<3>("h5"), latched_funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_65 = mux(_processed_data_T_64, _processed_data_T_57, _processed_data_T_63) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _processed_data_T_66 = eq(UInt<2>("h2"), latched_funct3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node processed_data = mux(_processed_data_T_66, io_bus_read_data, _processed_data_T_65) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _GEN_1 = mux(io_bus_read_valid, processed_data, latched_memory_read_data) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 105:29 146:32 41:41]
    node _GEN_2 = mux(io_bus_read_valid, UInt<1>("h1"), _GEN_0) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 105:29 152:27]
    node _GEN_3 = mux(io_bus_read_valid, UInt<1>("h0"), mem_access_state) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 105:29 61:24 37:34]
    node _GEN_4 = mux(io_bus_read_valid, UInt<1>("h0"), UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 104:24 105:29 62:24]
    node _T_3 = eq(mem_access_state, UInt<2>("h2")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 155:31]
    node _GEN_5 = mux(io_bus_write_valid, UInt<1>("h0"), mem_access_state) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 166:30 61:24 37:34]
    node _GEN_6 = mux(io_bus_write_valid, UInt<1>("h0"), UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 164:24 166:30 62:24]
    node _GEN_7 = mux(io_bus_granted, UInt<1>("h1"), mem_access_state) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 182:28 183:26 37:34]
    node _T_4 = eq(io_funct3, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 191:22]
    node _io_bus_write_strobe_mem_address_index = UInt<1>("h1") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 192:{48,48}]
    node _WIRE_1_0 = UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 190:{37,37}]
    node _GEN_8 = mux(eq(UInt<1>("h0"), mem_address_index), _io_bus_write_strobe_mem_address_index, _WIRE_1_0) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 190:27 192:{48,48}]
    node _WIRE_1_1 = UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 190:{37,37}]
    node _GEN_9 = mux(eq(UInt<1>("h1"), mem_address_index), _io_bus_write_strobe_mem_address_index, _WIRE_1_1) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 190:27 192:{48,48}]
    node _WIRE_1_2 = UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 190:{37,37}]
    node _GEN_10 = mux(eq(UInt<2>("h2"), mem_address_index), _io_bus_write_strobe_mem_address_index, _WIRE_1_2) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 190:27 192:{48,48}]
    node _WIRE_1_3 = UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 190:{37,37}]
    node _GEN_11 = mux(eq(UInt<2>("h3"), mem_address_index), _io_bus_write_strobe_mem_address_index, _WIRE_1_3) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 190:27 192:{48,48}]
    node _io_bus_write_data_T = bits(io_reg2_data, 7, 0) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 194:42]
    node _io_bus_write_data_T_1 = dshl(mem_address_index, UInt<2>("h3")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 194:93]
    node _io_bus_write_data_T_2 = dshl(_io_bus_write_data_T, _io_bus_write_data_T_1) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 194:71]
    node _T_5 = eq(io_funct3, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 197:28]
    node _T_6 = eq(mem_address_index, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 198:32]
    node _io_bus_write_data_T_3 = bits(io_reg2_data, 15, 0) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 203:44]
    node _io_bus_write_data_T_4 = bits(io_reg2_data, 15, 0) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 209:44]
    node _io_bus_write_data_T_5 = shl(_io_bus_write_data_T_4, 16) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 212:13]
    node _GEN_12 = mux(_T_6, UInt<1>("h1"), _WIRE_1_0) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 190:27 198:41 200:36]
    node _GEN_13 = mux(_T_6, UInt<1>("h1"), _WIRE_1_1) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 190:27 198:41 200:36]
    node _GEN_14 = mux(_T_6, _io_bus_write_data_T_3, _io_bus_write_data_T_5) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 198:41 203:29 209:29]
    node _GEN_15 = mux(_T_6, _WIRE_1_2, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 190:27 198:41 206:36]
    node _GEN_16 = mux(_T_6, _WIRE_1_3, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 190:27 198:41 206:36]
    node _T_7 = eq(io_funct3, UInt<2>("h2")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 214:28]
    node _GEN_17 = mux(_T_7, UInt<1>("h1"), _WIRE_1_0) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 190:27 214:54 216:34]
    node _GEN_18 = mux(_T_7, UInt<1>("h1"), _WIRE_1_1) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 190:27 214:54 216:34]
    node _GEN_19 = mux(_T_7, UInt<1>("h1"), _WIRE_1_2) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 190:27 214:54 216:34]
    node _GEN_20 = mux(_T_7, UInt<1>("h1"), _WIRE_1_3) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 190:27 214:54 216:34]
    node _GEN_21 = mux(_T_5, _GEN_12, _GEN_17) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 197:54]
    node _GEN_22 = mux(_T_5, _GEN_13, _GEN_18) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 197:54]
    node _GEN_23 = mux(_T_5, _GEN_14, io_reg2_data) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 188:27 197:54]
    node _GEN_24 = mux(_T_5, _GEN_15, _GEN_19) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 197:54]
    node _GEN_25 = mux(_T_5, _GEN_16, _GEN_20) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 197:54]
    node _GEN_26 = mux(_T_4, _GEN_8, _GEN_21) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 191:48]
    node _GEN_27 = mux(_T_4, _GEN_9, _GEN_22) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 191:48]
    node _GEN_28 = mux(_T_4, _GEN_10, _GEN_24) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 191:48]
    node _GEN_29 = mux(_T_4, _GEN_11, _GEN_25) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 191:48]
    node _GEN_30 = mux(_T_4, _io_bus_write_data_T_2, _GEN_23) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 191:48 194:27]
    node _GEN_31 = mux(io_bus_granted, UInt<2>("h2"), mem_access_state) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 220:28 221:26 37:34]
    node _GEN_32 = mux(io_memory_write_enable, UInt<1>("h1"), UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 185:40 187:27 82:26]
    node _GEN_33 = mux(io_memory_write_enable, _GEN_30, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 185:40 78:26]
    node _WIRE__0 = UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 79:{36,36}]
    node _GEN_34 = mux(io_memory_write_enable, _GEN_26, _WIRE__0) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 185:40 79:26]
    node _WIRE__1 = UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 79:{36,36}]
    node _GEN_35 = mux(io_memory_write_enable, _GEN_27, _WIRE__1) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 185:40 79:26]
    node _WIRE__2 = UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 79:{36,36}]
    node _GEN_36 = mux(io_memory_write_enable, _GEN_28, _WIRE__2) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 185:40 79:26]
    node _WIRE__3 = UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 79:{36,36}]
    node _GEN_37 = mux(io_memory_write_enable, _GEN_29, _WIRE__3) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 185:40 79:26]
    node _GEN_38 = mux(io_memory_write_enable, _GEN_31, mem_access_state) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 185:40 37:34]
    node _GEN_39 = mux(io_memory_read_enable, UInt<1>("h1"), _GEN_32) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 171:33 173:26]
    node _GEN_40 = mux(io_memory_read_enable, UInt<1>("h1"), UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 171:33 174:26 74:18]
    node _GEN_41 = mux(io_memory_read_enable, io_regs_write_source, latched_regs_write_source) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 171:33 179:33 48:42]
    node _GEN_42 = mux(io_memory_read_enable, io_funct3, latched_funct3) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 171:33 180:33 49:42]
    node _GEN_43 = mux(io_memory_read_enable, mem_address_index, latched_address_index) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 171:33 181:33 50:42]
    node _GEN_44 = mux(io_memory_read_enable, _GEN_7, _GEN_38) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 171:33]
    node _GEN_45 = mux(io_memory_read_enable, UInt<1>("h0"), _GEN_33) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 171:33 78:26]
    node _GEN_46 = mux(io_memory_read_enable, UInt<1>("h0"), _GEN_32) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 171:33 80:26]
    node _GEN_47 = mux(io_memory_read_enable, _WIRE__0, _GEN_34) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 171:33 79:26]
    node _GEN_48 = mux(io_memory_read_enable, _WIRE__1, _GEN_35) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 171:33 79:26]
    node _GEN_49 = mux(io_memory_read_enable, _WIRE__2, _GEN_36) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 171:33 79:26]
    node _GEN_50 = mux(io_memory_read_enable, _WIRE__3, _GEN_37) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 171:33 79:26]
    node _GEN_51 = mux(_T_3, UInt<1>("h1"), _GEN_39) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 155:61 163:24]
    node _GEN_52 = mux(_T_3, _GEN_6, _GEN_39) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 155:61]
    node _GEN_53 = mux(_T_3, _GEN_5, _GEN_44) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 155:61]
    node _GEN_54 = mux(_T_3, UInt<1>("h0"), _GEN_40) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 155:61 74:18]
    node _GEN_55 = mux(_T_3, latched_regs_write_source, _GEN_41) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 155:61 48:42]
    node _GEN_56 = mux(_T_3, latched_funct3, _GEN_42) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 155:61 49:42]
    node _GEN_57 = mux(_T_3, latched_address_index, _GEN_43) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 155:61 50:42]
    node _GEN_58 = mux(_T_3, UInt<1>("h0"), _GEN_45) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 155:61 78:26]
    node _GEN_59 = mux(_T_3, UInt<1>("h0"), _GEN_46) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 155:61 80:26]
    node _GEN_60 = mux(_T_3, _WIRE__0, _GEN_47) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 155:61 79:26]
    node _GEN_61 = mux(_T_3, _WIRE__1, _GEN_48) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 155:61 79:26]
    node _GEN_62 = mux(_T_3, _WIRE__2, _GEN_49) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 155:61 79:26]
    node _GEN_63 = mux(_T_3, _WIRE__3, _GEN_50) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 155:61 79:26]
    node _GEN_64 = mux(_T_2, UInt<1>("h1"), _GEN_51) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 101:54 103:24]
    node _GEN_65 = mux(_T_2, _GEN_4, _GEN_52) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 101:54]
    node _GEN_66 = mux(_T_2, _GEN_1, latched_memory_read_data) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 101:54 41:41]
    node _GEN_67 = mux(_T_2, _GEN_2, _GEN_0) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 101:54]
    node _GEN_68 = mux(_T_2, _GEN_3, _GEN_53) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 101:54]
    node _GEN_69 = mux(_T_2, UInt<1>("h0"), _GEN_54) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 101:54 74:18]
    node _GEN_70 = mux(_T_2, latched_regs_write_source, _GEN_55) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 101:54 48:42]
    node _GEN_71 = mux(_T_2, latched_funct3, _GEN_56) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 101:54 49:42]
    node _GEN_72 = mux(_T_2, latched_address_index, _GEN_57) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 101:54 50:42]
    node _GEN_73 = mux(_T_2, UInt<1>("h0"), _GEN_58) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 101:54 78:26]
    node _GEN_74 = mux(_T_2, UInt<1>("h0"), _GEN_59) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 101:54 80:26]
    node _GEN_75 = mux(_T_2, _WIRE__0, _GEN_60) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 101:54 79:26]
    node _GEN_76 = mux(_T_2, _WIRE__1, _GEN_61) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 101:54 79:26]
    node _GEN_77 = mux(_T_2, _WIRE__2, _GEN_62) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 101:54 79:26]
    node _GEN_78 = mux(_T_2, _WIRE__3, _GEN_63) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 101:54 79:26]
    node _forward_regs_write_source_T = eq(mem_access_state, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 239:22]
    node forward_regs_write_source = mux(_forward_regs_write_source_T, latched_regs_write_source, io_regs_write_source) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 238:38]
    node _io_forward_to_ex_T = add(io_instruction_address, UInt<3>("h4")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 252:72]
    node _io_forward_to_ex_T_1 = tail(_io_forward_to_ex_T, 1) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 252:72]
    node _io_forward_to_ex_T_2 = eq(UInt<2>("h1"), forward_regs_write_source) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 248:74]
    node _io_forward_to_ex_T_3 = mux(_io_forward_to_ex_T_2, io_wb_memory_read_data, io_alu_result) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 248:74]
    node _io_forward_to_ex_T_4 = eq(UInt<2>("h2"), forward_regs_write_source) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 248:74]
    node _io_forward_to_ex_T_5 = mux(_io_forward_to_ex_T_4, io_csr_read_data, _io_forward_to_ex_T_3) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 248:74]
    node _io_forward_to_ex_T_6 = eq(UInt<2>("h3"), forward_regs_write_source) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 248:74]
    node _io_forward_to_ex_T_7 = mux(_io_forward_to_ex_T_6, _io_forward_to_ex_T_1, _io_forward_to_ex_T_5) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 248:74]
    node _wb_effective_regs_write_source_T = eq(mem_access_state, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 263:22]
    node wb_effective_regs_write_source = mux(_wb_effective_regs_write_source_T, latched_regs_write_source, io_regs_write_source) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 262:43]
    io_wb_memory_read_data <= _GEN_66
    io_forward_to_ex <= _io_forward_to_ex_T_7 @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 248:20]
    io_ctrl_stall_flag <= _GEN_65
    io_wb_regs_write_source <= wb_effective_regs_write_source @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 269:27]
    io_bus_address <= _io_bus_address_T_1 @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 75:18]
    io_bus_read <= _GEN_69
    io_bus_write <= _GEN_74
    io_bus_write_data <= bits(_GEN_73, 31, 0)
    io_bus_write_strobe_0 <= _GEN_75
    io_bus_write_strobe_1 <= _GEN_76
    io_bus_write_strobe_2 <= _GEN_77
    io_bus_write_strobe_3 <= _GEN_78
    io_bus_request <= _GEN_64
    mem_access_state <= mux(reset, UInt<1>("h0"), _GEN_68) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 37:{34,34}]
    latched_memory_read_data <= mux(reset, UInt<32>("h0"), _GEN_66) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 41:{41,41}]
    latched_regs_write_source <= mux(reset, UInt<2>("h0"), _GEN_70) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 48:{42,42}]
    latched_funct3 <= mux(reset, UInt<3>("h0"), _GEN_71) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 49:{42,42}]
    latched_address_index <= mux(reset, UInt<2>("h0"), _GEN_72) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 50:{42,42}]
    read_just_completed <= mux(reset, UInt<1>("h0"), _GEN_67) @[4-soc/src/main/scala/riscv/core/MemoryAccess.scala 57:{36,36}]

  module MEM2WB :
    input clock : Clock
    input reset : UInt<1>
    input io_stall : UInt<1> @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 12:14]
    input io_instruction_address : UInt<32> @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 12:14]
    input io_alu_result : UInt<32> @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 12:14]
    input io_regs_write_enable : UInt<1> @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 12:14]
    input io_regs_write_source : UInt<2> @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 12:14]
    input io_regs_write_address : UInt<32> @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 12:14]
    input io_memory_read_data : UInt<32> @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 12:14]
    input io_csr_read_data : UInt<32> @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 12:14]
    output io_output_instruction_address : UInt<32> @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 12:14]
    output io_output_alu_result : UInt<32> @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 12:14]
    output io_output_regs_write_enable : UInt<1> @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 12:14]
    output io_output_regs_write_source : UInt<2> @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 12:14]
    output io_output_regs_write_address : UInt<32> @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 12:14]
    output io_output_memory_read_data : UInt<32> @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 12:14]
    output io_output_csr_read_data : UInt<32> @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 12:14]

    inst alu_result of PipelineRegister_2 @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 33:26]
    inst memory_read_data of PipelineRegister_2 @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 39:32]
    inst regs_write_enable of PipelineRegister_3 @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 45:33]
    inst regs_write_source of PipelineRegister_11 @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 51:33]
    inst regs_write_address of PipelineRegister_7 @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 57:34]
    inst instruction_address of PipelineRegister_2 @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 63:35]
    inst csr_read_data of PipelineRegister_2 @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 69:29]
    io_output_instruction_address <= instruction_address.io_out @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 67:33]
    io_output_alu_result <= alu_result.io_out @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 37:24]
    io_output_regs_write_enable <= regs_write_enable.io_out @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 49:31]
    io_output_regs_write_source <= regs_write_source.io_out @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 55:31]
    io_output_regs_write_address <= pad(regs_write_address.io_out, 32) @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 61:32]
    io_output_memory_read_data <= memory_read_data.io_out @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 43:30]
    io_output_csr_read_data <= csr_read_data.io_out @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 73:27]
    alu_result.clock <= clock
    alu_result.reset <= reset
    alu_result.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 35:24]
    alu_result.io_flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 36:24]
    alu_result.io_in <= io_alu_result @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 34:24]
    memory_read_data.clock <= clock
    memory_read_data.reset <= reset
    memory_read_data.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 41:30]
    memory_read_data.io_flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 42:30]
    memory_read_data.io_in <= io_memory_read_data @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 40:30]
    regs_write_enable.clock <= clock
    regs_write_enable.reset <= reset
    regs_write_enable.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 47:31]
    regs_write_enable.io_flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 48:31]
    regs_write_enable.io_in <= io_regs_write_enable @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 46:31]
    regs_write_source.clock <= clock
    regs_write_source.reset <= reset
    regs_write_source.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 53:31]
    regs_write_source.io_flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 54:31]
    regs_write_source.io_in <= io_regs_write_source @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 52:31]
    regs_write_address.clock <= clock
    regs_write_address.reset <= reset
    regs_write_address.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 59:32]
    regs_write_address.io_flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 60:32]
    regs_write_address.io_in <= bits(io_regs_write_address, 4, 0) @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 58:32]
    instruction_address.clock <= clock
    instruction_address.reset <= reset
    instruction_address.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 65:33]
    instruction_address.io_flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 66:33]
    instruction_address.io_in <= io_instruction_address @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 64:33]
    csr_read_data.clock <= clock
    csr_read_data.reset <= reset
    csr_read_data.io_stall <= io_stall @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 71:27]
    csr_read_data.io_flush <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 72:27]
    csr_read_data.io_in <= io_csr_read_data @[4-soc/src/main/scala/riscv/core/MEM2WB.scala 70:27]

  module WriteBack :
    input clock : Clock
    input reset : UInt<1>
    input io_instruction_address : UInt<32> @[4-soc/src/main/scala/riscv/core/WriteBack.scala 12:14]
    input io_alu_result : UInt<32> @[4-soc/src/main/scala/riscv/core/WriteBack.scala 12:14]
    input io_memory_read_data : UInt<32> @[4-soc/src/main/scala/riscv/core/WriteBack.scala 12:14]
    input io_regs_write_source : UInt<2> @[4-soc/src/main/scala/riscv/core/WriteBack.scala 12:14]
    input io_csr_read_data : UInt<32> @[4-soc/src/main/scala/riscv/core/WriteBack.scala 12:14]
    output io_regs_write_data : UInt<32> @[4-soc/src/main/scala/riscv/core/WriteBack.scala 12:14]

    node _io_regs_write_data_T = add(io_instruction_address, UInt<3>("h4")) @[4-soc/src/main/scala/riscv/core/WriteBack.scala 28:72]
    node _io_regs_write_data_T_1 = tail(_io_regs_write_data_T, 1) @[4-soc/src/main/scala/riscv/core/WriteBack.scala 28:72]
    node _io_regs_write_data_T_2 = eq(UInt<2>("h1"), io_regs_write_source) @[4-soc/src/main/scala/riscv/core/WriteBack.scala 24:4]
    node _io_regs_write_data_T_3 = mux(_io_regs_write_data_T_2, io_memory_read_data, io_alu_result) @[4-soc/src/main/scala/riscv/core/WriteBack.scala 24:4]
    node _io_regs_write_data_T_4 = eq(UInt<2>("h2"), io_regs_write_source) @[4-soc/src/main/scala/riscv/core/WriteBack.scala 24:4]
    node _io_regs_write_data_T_5 = mux(_io_regs_write_data_T_4, io_csr_read_data, _io_regs_write_data_T_3) @[4-soc/src/main/scala/riscv/core/WriteBack.scala 24:4]
    node _io_regs_write_data_T_6 = eq(UInt<2>("h3"), io_regs_write_source) @[4-soc/src/main/scala/riscv/core/WriteBack.scala 24:4]
    node _io_regs_write_data_T_7 = mux(_io_regs_write_data_T_6, _io_regs_write_data_T_1, _io_regs_write_data_T_5) @[4-soc/src/main/scala/riscv/core/WriteBack.scala 24:4]
    io_regs_write_data <= _io_regs_write_data_T_7 @[4-soc/src/main/scala/riscv/core/WriteBack.scala 21:22]

  module Forwarding :
    input clock : Clock
    input reset : UInt<1>
    input io_rs1_id : UInt<5> @[4-soc/src/main/scala/riscv/core/Forwarding.scala 60:14]
    input io_rs2_id : UInt<5> @[4-soc/src/main/scala/riscv/core/Forwarding.scala 60:14]
    input io_rs1_ex : UInt<5> @[4-soc/src/main/scala/riscv/core/Forwarding.scala 60:14]
    input io_rs2_ex : UInt<5> @[4-soc/src/main/scala/riscv/core/Forwarding.scala 60:14]
    input io_rd_mem : UInt<5> @[4-soc/src/main/scala/riscv/core/Forwarding.scala 60:14]
    input io_reg_write_enable_mem : UInt<1> @[4-soc/src/main/scala/riscv/core/Forwarding.scala 60:14]
    input io_rd_wb : UInt<5> @[4-soc/src/main/scala/riscv/core/Forwarding.scala 60:14]
    input io_reg_write_enable_wb : UInt<1> @[4-soc/src/main/scala/riscv/core/Forwarding.scala 60:14]
    output io_reg1_forward_id : UInt<2> @[4-soc/src/main/scala/riscv/core/Forwarding.scala 60:14]
    output io_reg2_forward_id : UInt<2> @[4-soc/src/main/scala/riscv/core/Forwarding.scala 60:14]
    output io_reg1_forward_ex : UInt<2> @[4-soc/src/main/scala/riscv/core/Forwarding.scala 60:14]
    output io_reg2_forward_ex : UInt<2> @[4-soc/src/main/scala/riscv/core/Forwarding.scala 60:14]

    node _T = eq(io_rs1_ex, io_rd_mem) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 80:45]
    node _T_1 = and(io_reg_write_enable_mem, _T) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 80:32]
    node _T_2 = neq(io_rd_mem, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 80:72]
    node _T_3 = and(_T_1, _T_2) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 80:59]
    node _T_4 = eq(io_rs1_ex, io_rd_wb) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 84:50]
    node _T_5 = and(io_reg_write_enable_wb, _T_4) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 84:37]
    node _T_6 = neq(io_rd_wb, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 84:75]
    node _T_7 = and(_T_5, _T_6) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 84:63]
    node _GEN_0 = mux(_T_7, UInt<2>("h2"), UInt<2>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 84:84 87:24 90:24]
    node _GEN_1 = mux(_T_3, UInt<2>("h1"), _GEN_0) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 80:81 83:24]
    node _T_8 = eq(io_rs2_ex, io_rd_mem) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 94:45]
    node _T_9 = and(io_reg_write_enable_mem, _T_8) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 94:32]
    node _T_10 = neq(io_rd_mem, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 94:72]
    node _T_11 = and(_T_9, _T_10) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 94:59]
    node _T_12 = eq(io_rs2_ex, io_rd_wb) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 98:50]
    node _T_13 = and(io_reg_write_enable_wb, _T_12) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 98:37]
    node _T_14 = neq(io_rd_wb, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 98:75]
    node _T_15 = and(_T_13, _T_14) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 98:63]
    node _GEN_2 = mux(_T_15, UInt<2>("h2"), UInt<2>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 100:24 103:24 98:84]
    node _GEN_3 = mux(_T_11, UInt<2>("h1"), _GEN_2) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 94:81 97:24]
    node _T_16 = eq(io_rs1_id, io_rd_mem) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 111:45]
    node _T_17 = and(io_reg_write_enable_mem, _T_16) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 111:32]
    node _T_18 = neq(io_rd_mem, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 111:72]
    node _T_19 = and(_T_17, _T_18) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 111:59]
    node _T_20 = eq(io_rs1_id, io_rd_wb) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 117:50]
    node _T_21 = and(io_reg_write_enable_wb, _T_20) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 117:37]
    node _T_22 = neq(io_rd_wb, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 117:75]
    node _T_23 = and(_T_21, _T_22) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 117:63]
    node _GEN_4 = mux(_T_23, UInt<2>("h2"), UInt<2>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 117:84 119:24 122:24]
    node _GEN_5 = mux(_T_19, UInt<2>("h1"), _GEN_4) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 111:81 116:24]
    node _T_24 = eq(io_rs2_id, io_rd_mem) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 126:45]
    node _T_25 = and(io_reg_write_enable_mem, _T_24) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 126:32]
    node _T_26 = neq(io_rd_mem, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 126:72]
    node _T_27 = and(_T_25, _T_26) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 126:59]
    node _T_28 = eq(io_rs2_id, io_rd_wb) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 131:50]
    node _T_29 = and(io_reg_write_enable_wb, _T_28) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 131:37]
    node _T_30 = neq(io_rd_wb, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 131:75]
    node _T_31 = and(_T_29, _T_30) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 131:63]
    node _GEN_6 = mux(_T_31, UInt<2>("h2"), UInt<2>("h0")) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 131:84 133:24 136:24]
    node _GEN_7 = mux(_T_27, UInt<2>("h1"), _GEN_6) @[4-soc/src/main/scala/riscv/core/Forwarding.scala 126:81 130:24]
    io_reg1_forward_id <= _GEN_5
    io_reg2_forward_id <= _GEN_7
    io_reg1_forward_ex <= _GEN_1
    io_reg2_forward_ex <= _GEN_3

  module CLINT :
    input clock : Clock
    input reset : UInt<1>
    input io_interrupt_flag : UInt<32> @[4-soc/src/main/scala/riscv/core/CLINT.scala 20:14]
    input io_instruction_id : UInt<32> @[4-soc/src/main/scala/riscv/core/CLINT.scala 20:14]
    input io_instruction_address_if : UInt<32> @[4-soc/src/main/scala/riscv/core/CLINT.scala 20:14]
    input io_jump_flag : UInt<1> @[4-soc/src/main/scala/riscv/core/CLINT.scala 20:14]
    input io_jump_address : UInt<32> @[4-soc/src/main/scala/riscv/core/CLINT.scala 20:14]
    output io_id_interrupt_handler_address : UInt<32> @[4-soc/src/main/scala/riscv/core/CLINT.scala 20:14]
    output io_id_interrupt_assert : UInt<1> @[4-soc/src/main/scala/riscv/core/CLINT.scala 20:14]
    input io_csr_bundle_mstatus : UInt<32> @[4-soc/src/main/scala/riscv/core/CLINT.scala 20:14]
    input io_csr_bundle_mepc : UInt<32> @[4-soc/src/main/scala/riscv/core/CLINT.scala 20:14]
    input io_csr_bundle_mcause : UInt<32> @[4-soc/src/main/scala/riscv/core/CLINT.scala 20:14]
    input io_csr_bundle_mtvec : UInt<32> @[4-soc/src/main/scala/riscv/core/CLINT.scala 20:14]
    input io_csr_bundle_mie : UInt<32> @[4-soc/src/main/scala/riscv/core/CLINT.scala 20:14]
    output io_csr_bundle_mstatus_write_data : UInt<32> @[4-soc/src/main/scala/riscv/core/CLINT.scala 20:14]
    output io_csr_bundle_mepc_write_data : UInt<32> @[4-soc/src/main/scala/riscv/core/CLINT.scala 20:14]
    output io_csr_bundle_mcause_write_data : UInt<32> @[4-soc/src/main/scala/riscv/core/CLINT.scala 20:14]
    output io_csr_bundle_direct_write_enable : UInt<1> @[4-soc/src/main/scala/riscv/core/CLINT.scala 20:14]

    node interrupt_enable_global = bits(io_csr_bundle_mstatus, 3, 3) @[4-soc/src/main/scala/riscv/core/CLINT.scala 34:56]
    node interrupt_enable_timer = bits(io_csr_bundle_mie, 7, 7) @[4-soc/src/main/scala/riscv/core/CLINT.scala 35:52]
    node interrupt_enable_external = bits(io_csr_bundle_mie, 11, 11) @[4-soc/src/main/scala/riscv/core/CLINT.scala 36:52]
    node instruction_address = mux(io_jump_flag, io_jump_address, io_instruction_address_if) @[4-soc/src/main/scala/riscv/core/CLINT.scala 38:32]
    node _mstatus_disable_interrupt_T = bits(io_csr_bundle_mstatus, 31, 4) @[4-soc/src/main/scala/riscv/core/CLINT.scala 43:56]
    node _mstatus_disable_interrupt_T_1 = cat(_mstatus_disable_interrupt_T, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CLINT.scala 43:64]
    node _mstatus_disable_interrupt_T_2 = bits(io_csr_bundle_mstatus, 2, 0) @[4-soc/src/main/scala/riscv/core/CLINT.scala 43:100]
    node mstatus_disable_interrupt = cat(_mstatus_disable_interrupt_T_1, _mstatus_disable_interrupt_T_2) @[4-soc/src/main/scala/riscv/core/CLINT.scala 43:76]
    node _mstatus_recover_interrupt_T = bits(io_csr_bundle_mstatus, 31, 4) @[4-soc/src/main/scala/riscv/core/CLINT.scala 45:26]
    node _mstatus_recover_interrupt_T_1 = bits(io_csr_bundle_mstatus, 7, 7) @[4-soc/src/main/scala/riscv/core/CLINT.scala 45:58]
    node _mstatus_recover_interrupt_T_2 = cat(_mstatus_recover_interrupt_T, _mstatus_recover_interrupt_T_1) @[4-soc/src/main/scala/riscv/core/CLINT.scala 45:34]
    node _mstatus_recover_interrupt_T_3 = bits(io_csr_bundle_mstatus, 2, 0) @[4-soc/src/main/scala/riscv/core/CLINT.scala 45:86]
    node mstatus_recover_interrupt = cat(_mstatus_recover_interrupt_T_2, _mstatus_recover_interrupt_T_3) @[4-soc/src/main/scala/riscv/core/CLINT.scala 45:62]
    node _interrupt_source_enabled_T = bits(io_interrupt_flag, 0, 0) @[4-soc/src/main/scala/riscv/core/CLINT.scala 49:22]
    node interrupt_source_enabled = mux(_interrupt_source_enabled_T, interrupt_enable_timer, interrupt_enable_external) @[4-soc/src/main/scala/riscv/core/CLINT.scala 48:37]
    node _T = eq(io_instruction_id, UInt<32>("h73")) @[4-soc/src/main/scala/riscv/core/CLINT.scala 54:26]
    node _T_1 = eq(io_instruction_id, UInt<32>("h100073")) @[4-soc/src/main/scala/riscv/core/CLINT.scala 54:73]
    node _T_2 = or(_T, _T_1) @[4-soc/src/main/scala/riscv/core/CLINT.scala 54:52]
    node _io_csr_bundle_mcause_write_data_T = eq(UInt<32>("h73"), io_instruction_id) @[4-soc/src/main/scala/riscv/core/CLINT.scala 60:6]
    node _io_csr_bundle_mcause_write_data_T_1 = mux(_io_csr_bundle_mcause_write_data_T, UInt<4>("hb"), UInt<4>("ha")) @[4-soc/src/main/scala/riscv/core/CLINT.scala 60:6]
    node _io_csr_bundle_mcause_write_data_T_2 = eq(UInt<32>("h100073"), io_instruction_id) @[4-soc/src/main/scala/riscv/core/CLINT.scala 60:6]
    node _io_csr_bundle_mcause_write_data_T_3 = mux(_io_csr_bundle_mcause_write_data_T_2, UInt<2>("h3"), _io_csr_bundle_mcause_write_data_T_1) @[4-soc/src/main/scala/riscv/core/CLINT.scala 60:6]
    node _T_3 = neq(io_interrupt_flag, UInt<8>("h0")) @[4-soc/src/main/scala/riscv/core/CLINT.scala 69:32]
    node _T_4 = and(_T_3, interrupt_enable_global) @[4-soc/src/main/scala/riscv/core/CLINT.scala 69:57]
    node _T_5 = and(_T_4, interrupt_source_enabled) @[4-soc/src/main/scala/riscv/core/CLINT.scala 69:84]
    node _io_csr_bundle_mcause_write_data_T_4 = bits(io_interrupt_flag, 0, 0) @[4-soc/src/main/scala/riscv/core/CLINT.scala 72:63]
    node _io_csr_bundle_mcause_write_data_T_5 = mux(_io_csr_bundle_mcause_write_data_T_4, UInt<32>("h80000007"), UInt<32>("h8000000b")) @[4-soc/src/main/scala/riscv/core/CLINT.scala 72:45]
    node _T_6 = eq(io_instruction_id, UInt<32>("h30200073")) @[4-soc/src/main/scala/riscv/core/CLINT.scala 76:32]
    node _GEN_0 = mux(_T_6, mstatus_recover_interrupt, io_csr_bundle_mstatus) @[4-soc/src/main/scala/riscv/core/CLINT.scala 76:58 77:39 84:39]
    node _GEN_1 = mux(_T_6, io_csr_bundle_mepc, io_csr_bundle_mepc) @[4-soc/src/main/scala/riscv/core/CLINT.scala 76:58 78:39 85:39]
    node _GEN_2 = mux(_T_6, io_csr_bundle_mcause, io_csr_bundle_mcause) @[4-soc/src/main/scala/riscv/core/CLINT.scala 76:58 79:39 86:39]
    node _GEN_3 = mux(_T_6, UInt<1>("h1"), UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CLINT.scala 76:58 80:39 87:39]
    node _GEN_4 = mux(_T_6, io_csr_bundle_mepc, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CLINT.scala 76:58 82:39 89:39]
    node _GEN_5 = mux(_T_5, mstatus_disable_interrupt, _GEN_0) @[4-soc/src/main/scala/riscv/core/CLINT.scala 69:113 70:39]
    node _GEN_6 = mux(_T_5, instruction_address, _GEN_1) @[4-soc/src/main/scala/riscv/core/CLINT.scala 69:113 71:39]
    node _GEN_7 = mux(_T_5, _io_csr_bundle_mcause_write_data_T_5, _GEN_2) @[4-soc/src/main/scala/riscv/core/CLINT.scala 69:113 72:39]
    node _GEN_8 = mux(_T_5, UInt<1>("h1"), _GEN_3) @[4-soc/src/main/scala/riscv/core/CLINT.scala 69:113 73:39]
    node _GEN_9 = mux(_T_5, io_csr_bundle_mtvec, _GEN_4) @[4-soc/src/main/scala/riscv/core/CLINT.scala 69:113 75:39]
    node _GEN_10 = mux(_T_2, mstatus_disable_interrupt, _GEN_5) @[4-soc/src/main/scala/riscv/core/CLINT.scala 54:101 55:38]
    node _GEN_11 = mux(_T_2, instruction_address, _GEN_6) @[4-soc/src/main/scala/riscv/core/CLINT.scala 54:101 56:38]
    node _GEN_12 = mux(_T_2, _io_csr_bundle_mcause_write_data_T_3, _GEN_7) @[4-soc/src/main/scala/riscv/core/CLINT.scala 54:101 57:37]
    node _GEN_13 = mux(_T_2, UInt<1>("h1"), _GEN_8) @[4-soc/src/main/scala/riscv/core/CLINT.scala 54:101 66:39]
    node _GEN_14 = mux(_T_2, io_csr_bundle_mtvec, _GEN_9) @[4-soc/src/main/scala/riscv/core/CLINT.scala 54:101 68:39]
    io_id_interrupt_handler_address <= _GEN_14
    io_id_interrupt_assert <= _GEN_13
    io_csr_bundle_mstatus_write_data <= _GEN_10
    io_csr_bundle_mepc_write_data <= _GEN_11
    io_csr_bundle_mcause_write_data <= _GEN_12
    io_csr_bundle_direct_write_enable <= _GEN_13

  module CSR :
    input clock : Clock
    input reset : UInt<1>
    input io_reg_read_address_id : UInt<12> @[4-soc/src/main/scala/riscv/core/CSR.scala 38:14]
    input io_reg_write_enable_ex : UInt<1> @[4-soc/src/main/scala/riscv/core/CSR.scala 38:14]
    input io_reg_write_address_ex : UInt<12> @[4-soc/src/main/scala/riscv/core/CSR.scala 38:14]
    input io_reg_write_data_ex : UInt<32> @[4-soc/src/main/scala/riscv/core/CSR.scala 38:14]
    input io_debug_reg_read_address : UInt<12> @[4-soc/src/main/scala/riscv/core/CSR.scala 38:14]
    output io_id_reg_read_data : UInt<32> @[4-soc/src/main/scala/riscv/core/CSR.scala 38:14]
    output io_debug_reg_read_data : UInt<32> @[4-soc/src/main/scala/riscv/core/CSR.scala 38:14]
    output io_clint_access_bundle_mstatus : UInt<32> @[4-soc/src/main/scala/riscv/core/CSR.scala 38:14]
    output io_clint_access_bundle_mepc : UInt<32> @[4-soc/src/main/scala/riscv/core/CSR.scala 38:14]
    output io_clint_access_bundle_mcause : UInt<32> @[4-soc/src/main/scala/riscv/core/CSR.scala 38:14]
    output io_clint_access_bundle_mtvec : UInt<32> @[4-soc/src/main/scala/riscv/core/CSR.scala 38:14]
    output io_clint_access_bundle_mie : UInt<32> @[4-soc/src/main/scala/riscv/core/CSR.scala 38:14]
    input io_clint_access_bundle_mstatus_write_data : UInt<32> @[4-soc/src/main/scala/riscv/core/CSR.scala 38:14]
    input io_clint_access_bundle_mepc_write_data : UInt<32> @[4-soc/src/main/scala/riscv/core/CSR.scala 38:14]
    input io_clint_access_bundle_mcause_write_data : UInt<32> @[4-soc/src/main/scala/riscv/core/CSR.scala 38:14]
    input io_clint_access_bundle_direct_write_enable : UInt<1> @[4-soc/src/main/scala/riscv/core/CSR.scala 38:14]

    reg mstatus : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mstatus) @[4-soc/src/main/scala/riscv/core/CSR.scala 51:25]
    reg mie : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mie) @[4-soc/src/main/scala/riscv/core/CSR.scala 52:25]
    reg mtvec : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mtvec) @[4-soc/src/main/scala/riscv/core/CSR.scala 53:25]
    reg mscratch : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mscratch) @[4-soc/src/main/scala/riscv/core/CSR.scala 54:25]
    reg mepc : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mepc) @[4-soc/src/main/scala/riscv/core/CSR.scala 55:25]
    reg mcause : UInt<32>, clock with :
      reset => (UInt<1>("h0"), mcause) @[4-soc/src/main/scala/riscv/core/CSR.scala 56:25]
    reg cycles : UInt<64>, clock with :
      reset => (UInt<1>("h0"), cycles) @[4-soc/src/main/scala/riscv/core/CSR.scala 57:25]
    node _T = bits(cycles, 31, 0) @[4-soc/src/main/scala/riscv/core/CSR.scala 66:37]
    node _T_1 = bits(cycles, 63, 32) @[4-soc/src/main/scala/riscv/core/CSR.scala 67:37]
    node _cycles_T = add(cycles, UInt<1>("h1")) @[4-soc/src/main/scala/riscv/core/CSR.scala 69:20]
    node _cycles_T_1 = tail(_cycles_T, 1) @[4-soc/src/main/scala/riscv/core/CSR.scala 69:20]
    node _io_id_reg_read_data_T = eq(UInt<12>("h300"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 73:67]
    node _io_id_reg_read_data_T_1 = mux(_io_id_reg_read_data_T, mstatus, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 73:67]
    node _io_id_reg_read_data_T_2 = eq(UInt<12>("h304"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 73:67]
    node _io_id_reg_read_data_T_3 = mux(_io_id_reg_read_data_T_2, mie, _io_id_reg_read_data_T_1) @[4-soc/src/main/scala/riscv/core/CSR.scala 73:67]
    node _io_id_reg_read_data_T_4 = eq(UInt<12>("h305"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 73:67]
    node _io_id_reg_read_data_T_5 = mux(_io_id_reg_read_data_T_4, mtvec, _io_id_reg_read_data_T_3) @[4-soc/src/main/scala/riscv/core/CSR.scala 73:67]
    node _io_id_reg_read_data_T_6 = eq(UInt<12>("h340"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 73:67]
    node _io_id_reg_read_data_T_7 = mux(_io_id_reg_read_data_T_6, mscratch, _io_id_reg_read_data_T_5) @[4-soc/src/main/scala/riscv/core/CSR.scala 73:67]
    node _io_id_reg_read_data_T_8 = eq(UInt<12>("h341"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 73:67]
    node _io_id_reg_read_data_T_9 = mux(_io_id_reg_read_data_T_8, mepc, _io_id_reg_read_data_T_7) @[4-soc/src/main/scala/riscv/core/CSR.scala 73:67]
    node _io_id_reg_read_data_T_10 = eq(UInt<12>("h342"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 73:67]
    node _io_id_reg_read_data_T_11 = mux(_io_id_reg_read_data_T_10, mcause, _io_id_reg_read_data_T_9) @[4-soc/src/main/scala/riscv/core/CSR.scala 73:67]
    node _io_id_reg_read_data_T_12 = eq(UInt<12>("hc00"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 73:67]
    node _io_id_reg_read_data_T_13 = mux(_io_id_reg_read_data_T_12, _T, _io_id_reg_read_data_T_11) @[4-soc/src/main/scala/riscv/core/CSR.scala 73:67]
    node _io_id_reg_read_data_T_14 = eq(UInt<12>("hc80"), io_reg_read_address_id) @[4-soc/src/main/scala/riscv/core/CSR.scala 73:67]
    node _io_id_reg_read_data_T_15 = mux(_io_id_reg_read_data_T_14, _T_1, _io_id_reg_read_data_T_13) @[4-soc/src/main/scala/riscv/core/CSR.scala 73:67]
    node _io_debug_reg_read_data_T = eq(UInt<12>("h300"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 74:70]
    node _io_debug_reg_read_data_T_1 = mux(_io_debug_reg_read_data_T, mstatus, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CSR.scala 74:70]
    node _io_debug_reg_read_data_T_2 = eq(UInt<12>("h304"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 74:70]
    node _io_debug_reg_read_data_T_3 = mux(_io_debug_reg_read_data_T_2, mie, _io_debug_reg_read_data_T_1) @[4-soc/src/main/scala/riscv/core/CSR.scala 74:70]
    node _io_debug_reg_read_data_T_4 = eq(UInt<12>("h305"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 74:70]
    node _io_debug_reg_read_data_T_5 = mux(_io_debug_reg_read_data_T_4, mtvec, _io_debug_reg_read_data_T_3) @[4-soc/src/main/scala/riscv/core/CSR.scala 74:70]
    node _io_debug_reg_read_data_T_6 = eq(UInt<12>("h340"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 74:70]
    node _io_debug_reg_read_data_T_7 = mux(_io_debug_reg_read_data_T_6, mscratch, _io_debug_reg_read_data_T_5) @[4-soc/src/main/scala/riscv/core/CSR.scala 74:70]
    node _io_debug_reg_read_data_T_8 = eq(UInt<12>("h341"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 74:70]
    node _io_debug_reg_read_data_T_9 = mux(_io_debug_reg_read_data_T_8, mepc, _io_debug_reg_read_data_T_7) @[4-soc/src/main/scala/riscv/core/CSR.scala 74:70]
    node _io_debug_reg_read_data_T_10 = eq(UInt<12>("h342"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 74:70]
    node _io_debug_reg_read_data_T_11 = mux(_io_debug_reg_read_data_T_10, mcause, _io_debug_reg_read_data_T_9) @[4-soc/src/main/scala/riscv/core/CSR.scala 74:70]
    node _io_debug_reg_read_data_T_12 = eq(UInt<12>("hc00"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 74:70]
    node _io_debug_reg_read_data_T_13 = mux(_io_debug_reg_read_data_T_12, _T, _io_debug_reg_read_data_T_11) @[4-soc/src/main/scala/riscv/core/CSR.scala 74:70]
    node _io_debug_reg_read_data_T_14 = eq(UInt<12>("hc80"), io_debug_reg_read_address) @[4-soc/src/main/scala/riscv/core/CSR.scala 74:70]
    node _io_debug_reg_read_data_T_15 = mux(_io_debug_reg_read_data_T_14, _T_1, _io_debug_reg_read_data_T_13) @[4-soc/src/main/scala/riscv/core/CSR.scala 74:70]
    node _io_clint_access_bundle_mstatus_T = eq(io_reg_write_address_ex, UInt<12>("h300")) @[4-soc/src/main/scala/riscv/core/CSR.scala 77:55]
    node _io_clint_access_bundle_mstatus_T_1 = and(io_reg_write_enable_ex, _io_clint_access_bundle_mstatus_T) @[4-soc/src/main/scala/riscv/core/CSR.scala 77:28]
    node _io_clint_access_bundle_mstatus_T_2 = mux(_io_clint_access_bundle_mstatus_T_1, io_reg_write_data_ex, mstatus) @[4-soc/src/main/scala/riscv/core/CSR.scala 76:40]
    node _io_clint_access_bundle_mtvec_T = eq(io_reg_write_address_ex, UInt<12>("h305")) @[4-soc/src/main/scala/riscv/core/CSR.scala 82:55]
    node _io_clint_access_bundle_mtvec_T_1 = and(io_reg_write_enable_ex, _io_clint_access_bundle_mtvec_T) @[4-soc/src/main/scala/riscv/core/CSR.scala 82:28]
    node _io_clint_access_bundle_mtvec_T_2 = mux(_io_clint_access_bundle_mtvec_T_1, io_reg_write_data_ex, mtvec) @[4-soc/src/main/scala/riscv/core/CSR.scala 81:38]
    node _io_clint_access_bundle_mcause_T = eq(io_reg_write_address_ex, UInt<12>("h342")) @[4-soc/src/main/scala/riscv/core/CSR.scala 87:55]
    node _io_clint_access_bundle_mcause_T_1 = and(io_reg_write_enable_ex, _io_clint_access_bundle_mcause_T) @[4-soc/src/main/scala/riscv/core/CSR.scala 87:28]
    node _io_clint_access_bundle_mcause_T_2 = mux(_io_clint_access_bundle_mcause_T_1, io_reg_write_data_ex, mcause) @[4-soc/src/main/scala/riscv/core/CSR.scala 86:39]
    node _io_clint_access_bundle_mepc_T = eq(io_reg_write_address_ex, UInt<12>("h341")) @[4-soc/src/main/scala/riscv/core/CSR.scala 92:55]
    node _io_clint_access_bundle_mepc_T_1 = and(io_reg_write_enable_ex, _io_clint_access_bundle_mepc_T) @[4-soc/src/main/scala/riscv/core/CSR.scala 92:28]
    node _io_clint_access_bundle_mepc_T_2 = mux(_io_clint_access_bundle_mepc_T_1, io_reg_write_data_ex, mepc) @[4-soc/src/main/scala/riscv/core/CSR.scala 91:37]
    node _io_clint_access_bundle_mie_T = eq(io_reg_write_address_ex, UInt<12>("h304")) @[4-soc/src/main/scala/riscv/core/CSR.scala 97:55]
    node _io_clint_access_bundle_mie_T_1 = and(io_reg_write_enable_ex, _io_clint_access_bundle_mie_T) @[4-soc/src/main/scala/riscv/core/CSR.scala 97:28]
    node _io_clint_access_bundle_mie_T_2 = mux(_io_clint_access_bundle_mie_T_1, io_reg_write_data_ex, mie) @[4-soc/src/main/scala/riscv/core/CSR.scala 96:36]
    node _T_2 = eq(io_reg_write_address_ex, UInt<12>("h300")) @[4-soc/src/main/scala/riscv/core/CSR.scala 107:34]
    node _T_3 = eq(io_reg_write_address_ex, UInt<12>("h341")) @[4-soc/src/main/scala/riscv/core/CSR.scala 109:40]
    node _T_4 = eq(io_reg_write_address_ex, UInt<12>("h342")) @[4-soc/src/main/scala/riscv/core/CSR.scala 111:40]
    node _GEN_0 = mux(_T_4, io_reg_write_data_ex, mcause) @[4-soc/src/main/scala/riscv/core/CSR.scala 111:64 112:14 56:25]
    node _GEN_1 = mux(_T_3, io_reg_write_data_ex, mepc) @[4-soc/src/main/scala/riscv/core/CSR.scala 109:62 110:12 55:25]
    node _GEN_2 = mux(_T_3, mcause, _GEN_0) @[4-soc/src/main/scala/riscv/core/CSR.scala 109:62 56:25]
    node _GEN_3 = mux(_T_2, io_reg_write_data_ex, mstatus) @[4-soc/src/main/scala/riscv/core/CSR.scala 107:59 108:15 51:25]
    node _GEN_4 = mux(_T_2, mepc, _GEN_1) @[4-soc/src/main/scala/riscv/core/CSR.scala 107:59 55:25]
    node _GEN_5 = mux(_T_2, mcause, _GEN_2) @[4-soc/src/main/scala/riscv/core/CSR.scala 107:59 56:25]
    node _GEN_6 = mux(io_reg_write_enable_ex, _GEN_3, mstatus) @[4-soc/src/main/scala/riscv/core/CSR.scala 106:38 51:25]
    node _GEN_7 = mux(io_reg_write_enable_ex, _GEN_4, mepc) @[4-soc/src/main/scala/riscv/core/CSR.scala 106:38 55:25]
    node _GEN_8 = mux(io_reg_write_enable_ex, _GEN_5, mcause) @[4-soc/src/main/scala/riscv/core/CSR.scala 106:38 56:25]
    node _GEN_9 = mux(io_clint_access_bundle_direct_write_enable, io_clint_access_bundle_mstatus_write_data, _GEN_6) @[4-soc/src/main/scala/riscv/core/CSR.scala 102:52 103:13]
    node _GEN_10 = mux(io_clint_access_bundle_direct_write_enable, io_clint_access_bundle_mepc_write_data, _GEN_7) @[4-soc/src/main/scala/riscv/core/CSR.scala 102:52 104:13]
    node _GEN_11 = mux(io_clint_access_bundle_direct_write_enable, io_clint_access_bundle_mcause_write_data, _GEN_8) @[4-soc/src/main/scala/riscv/core/CSR.scala 102:52 105:13]
    node _T_5 = eq(io_reg_write_address_ex, UInt<12>("h304")) @[4-soc/src/main/scala/riscv/core/CSR.scala 117:34]
    node _T_6 = eq(io_reg_write_address_ex, UInt<12>("h305")) @[4-soc/src/main/scala/riscv/core/CSR.scala 119:40]
    node _T_7 = eq(io_reg_write_address_ex, UInt<12>("h340")) @[4-soc/src/main/scala/riscv/core/CSR.scala 121:40]
    node _GEN_12 = mux(_T_7, io_reg_write_data_ex, mscratch) @[4-soc/src/main/scala/riscv/core/CSR.scala 121:66 122:16 54:25]
    node _GEN_13 = mux(_T_6, io_reg_write_data_ex, mtvec) @[4-soc/src/main/scala/riscv/core/CSR.scala 119:63 120:13 53:25]
    node _GEN_14 = mux(_T_6, mscratch, _GEN_12) @[4-soc/src/main/scala/riscv/core/CSR.scala 119:63 54:25]
    node _GEN_15 = mux(_T_5, io_reg_write_data_ex, mie) @[4-soc/src/main/scala/riscv/core/CSR.scala 117:55 118:11 52:25]
    node _GEN_16 = mux(_T_5, mtvec, _GEN_13) @[4-soc/src/main/scala/riscv/core/CSR.scala 117:55 53:25]
    node _GEN_17 = mux(_T_5, mscratch, _GEN_14) @[4-soc/src/main/scala/riscv/core/CSR.scala 117:55 54:25]
    node _GEN_18 = mux(io_reg_write_enable_ex, _GEN_15, mie) @[4-soc/src/main/scala/riscv/core/CSR.scala 116:32 52:25]
    node _GEN_19 = mux(io_reg_write_enable_ex, _GEN_16, mtvec) @[4-soc/src/main/scala/riscv/core/CSR.scala 116:32 53:25]
    node _GEN_20 = mux(io_reg_write_enable_ex, _GEN_17, mscratch) @[4-soc/src/main/scala/riscv/core/CSR.scala 116:32 54:25]
    io_id_reg_read_data <= _io_id_reg_read_data_T_15 @[4-soc/src/main/scala/riscv/core/CSR.scala 73:26]
    io_debug_reg_read_data <= _io_debug_reg_read_data_T_15 @[4-soc/src/main/scala/riscv/core/CSR.scala 74:26]
    io_clint_access_bundle_mstatus <= _io_clint_access_bundle_mstatus_T_2 @[4-soc/src/main/scala/riscv/core/CSR.scala 76:34]
    io_clint_access_bundle_mepc <= _io_clint_access_bundle_mepc_T_2 @[4-soc/src/main/scala/riscv/core/CSR.scala 91:31]
    io_clint_access_bundle_mcause <= _io_clint_access_bundle_mcause_T_2 @[4-soc/src/main/scala/riscv/core/CSR.scala 86:33]
    io_clint_access_bundle_mtvec <= _io_clint_access_bundle_mtvec_T_2 @[4-soc/src/main/scala/riscv/core/CSR.scala 81:32]
    io_clint_access_bundle_mie <= _io_clint_access_bundle_mie_T_2 @[4-soc/src/main/scala/riscv/core/CSR.scala 96:30]
    mstatus <= mux(reset, UInt<1>("h0"), _GEN_9) @[4-soc/src/main/scala/riscv/core/CSR.scala 51:{25,25}]
    mie <= mux(reset, UInt<1>("h0"), _GEN_18) @[4-soc/src/main/scala/riscv/core/CSR.scala 52:{25,25}]
    mtvec <= mux(reset, UInt<1>("h0"), _GEN_19) @[4-soc/src/main/scala/riscv/core/CSR.scala 53:{25,25}]
    mscratch <= mux(reset, UInt<1>("h0"), _GEN_20) @[4-soc/src/main/scala/riscv/core/CSR.scala 54:{25,25}]
    mepc <= mux(reset, UInt<1>("h0"), _GEN_10) @[4-soc/src/main/scala/riscv/core/CSR.scala 55:{25,25}]
    mcause <= mux(reset, UInt<1>("h0"), _GEN_11) @[4-soc/src/main/scala/riscv/core/CSR.scala 56:{25,25}]
    cycles <= mux(reset, UInt<1>("h0"), _cycles_T_1) @[4-soc/src/main/scala/riscv/core/CSR.scala 57:{25,25} 69:10]

  module PipelinedCPU :
    input clock : Clock
    input reset : UInt<1>
    output io_instruction_address : UInt<32> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_instruction : UInt<32> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_instruction_valid : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_memory_bundle_address : UInt<32> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_memory_bundle_read : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_memory_bundle_read_data : UInt<32> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_memory_bundle_read_valid : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_memory_bundle_write : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_memory_bundle_write_data : UInt<32> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_memory_bundle_write_strobe_0 : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_memory_bundle_write_strobe_1 : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_memory_bundle_write_strobe_2 : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_memory_bundle_write_strobe_3 : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_memory_bundle_write_valid : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_memory_bundle_write_data_accepted : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_memory_bundle_busy : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_memory_bundle_request : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_memory_bundle_granted : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_device_select : UInt<3> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_axi4_channels_write_address_channel_AWVALID : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_axi4_channels_write_address_channel_AWREADY : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_axi4_channels_write_address_channel_AWADDR : UInt<32> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_axi4_channels_write_address_channel_AWPROT : UInt<3> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_axi4_channels_write_data_channel_WVALID : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_axi4_channels_write_data_channel_WREADY : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_axi4_channels_write_data_channel_WDATA : UInt<32> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_axi4_channels_write_data_channel_WSTRB : UInt<4> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_axi4_channels_write_response_channel_BVALID : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_axi4_channels_write_response_channel_BREADY : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_axi4_channels_write_response_channel_BRESP : UInt<2> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_axi4_channels_read_address_channel_ARVALID : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_axi4_channels_read_address_channel_ARREADY : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_axi4_channels_read_address_channel_ARADDR : UInt<32> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_axi4_channels_read_address_channel_ARPROT : UInt<3> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_axi4_channels_read_data_channel_RVALID : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_axi4_channels_read_data_channel_RREADY : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_axi4_channels_read_data_channel_RDATA : UInt<32> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_axi4_channels_read_data_channel_RRESP : UInt<2> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_interrupt_flag : UInt<32> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_debug_read_address : UInt<5> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_debug_read_data : UInt<32> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    input io_csr_debug_read_address : UInt<12> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_csr_debug_read_data : UInt<32> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_bus_address : UInt<32> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_debug_bus_write_enable : UInt<1> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]
    output io_debug_bus_write_data : UInt<32> @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 116:14]

    inst ctrl of Control @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 118:26]
    inst regs of RegisterFile @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 119:26]
    inst inst_fetch of InstructionFetch @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 120:26]
    inst if2id of IF2ID @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 121:26]
    inst id of InstructionDecode @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 122:26]
    inst id2ex of ID2EX @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 123:26]
    inst ex of Execute @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 124:26]
    inst ex2mem of EX2MEM @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 125:26]
    inst mem of MemoryAccess @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 126:26]
    inst mem2wb of MEM2WB @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 127:26]
    inst wb of WriteBack @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 128:26]
    inst forwarding of Forwarding @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 129:26]
    inst clint of CLINT @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 130:26]
    inst csr_regs of CSR @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 131:26]
    node _inst_fetch_io_stall_flag_ctrl_T = or(ctrl.io_pc_stall, mem.io_ctrl_stall_flag) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 163:55]
    node _btb_wrong_direction_T = and(if2id.io_output_btb_predicted_taken, id.io_ctrl_jump_instruction) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 180:43]
    node _btb_wrong_direction_T_1 = eq(id.io_if_jump_flag, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 180:67]
    node btb_wrong_direction = and(_btb_wrong_direction_T, _btb_wrong_direction_T_1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 180:64]
    node _btb_non_branch_T = eq(id.io_ctrl_jump_instruction, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 183:41]
    node btb_non_branch = and(if2id.io_output_btb_predicted_taken, _btb_non_branch_T) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 183:38]
    node _btb_wrong_target_T = and(if2id.io_output_btb_predicted_taken, id.io_if_jump_flag) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 186:40]
    node _btb_wrong_target_T_1 = neq(if2id.io_output_btb_predicted_target, id.io_if_jump_address) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 186:76]
    node btb_wrong_target = and(_btb_wrong_target_T, _btb_wrong_target_T_1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 186:56]
    node _btb_correct_prediction_T = and(if2id.io_output_btb_predicted_taken, id.io_if_jump_flag) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 189:46]
    node _btb_correct_prediction_T_1 = eq(if2id.io_output_btb_predicted_target, id.io_if_jump_address) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 189:82]
    node btb_correct_prediction = and(_btb_correct_prediction_T, _btb_correct_prediction_T_1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 189:62]
    node _btb_mispredict_T = or(btb_wrong_direction, btb_non_branch) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 192:45]
    node _btb_mispredict_T_1 = or(_btb_mispredict_T, btb_wrong_target) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 192:63]
    node _btb_mispredict_T_2 = eq(id.io_branch_hazard, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 192:87]
    node btb_mispredict = and(_btb_mispredict_T_1, _btb_mispredict_T_2) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 192:84]
    node _btb_correction_addr_T = add(if2id.io_output_instruction_address, UInt<3>("h4")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 197:102]
    node _btb_correction_addr_T_1 = tail(_btb_correction_addr_T, 1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 197:102]
    node btb_correction_addr = mux(btb_wrong_target, id.io_if_jump_address, _btb_correction_addr_T_1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 197:32]
    node _btb_should_update_T = or(id.io_ctrl_jump_instruction, btb_non_branch) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 206:52]
    node _btb_should_update_T_1 = eq(id.io_branch_hazard, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 206:74]
    node _btb_should_update_T_2 = and(_btb_should_update_T, _btb_should_update_T_1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 206:71]
    node _btb_should_update_T_3 = eq(mem.io_ctrl_stall_flag, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 206:98]
    node btb_should_update = and(_btb_should_update_T_2, _btb_should_update_T_3) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 206:95]
    node _inst_fetch_io_btb_update_taken_T = and(id.io_if_jump_flag, id.io_ctrl_jump_instruction) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 210:57]
    node _if2id_io_stall_T = or(ctrl.io_if_stall, mem.io_ctrl_stall_flag) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 212:38]
    node _need_if_flush_T = eq(btb_correct_prediction, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 237:44]
    node _need_if_flush_T_1 = and(ctrl.io_if_flush, _need_if_flush_T) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 237:41]
    node need_if_flush = or(_need_if_flush_T_1, btb_mispredict) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 237:69]
    node _if2id_io_flush_T = eq(mem.io_ctrl_stall_flag, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 238:53]
    node _if2id_io_flush_T_1 = and(need_if_flush, _if2id_io_flush_T) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 238:50]
    node _id2ex_io_flush_T = eq(mem.io_ctrl_stall_flag, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 267:56]
    node _id2ex_io_flush_T_1 = or(_id2ex_io_flush_T, ctrl.io_jal_jalr_hazard) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 267:67]
    node _id2ex_io_flush_T_2 = and(ctrl.io_id_flush, _id2ex_io_flush_T_1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 267:52]
    node _id_reg1_data_forwarded_T = eq(UInt<2>("h1"), forwarding.io_reg1_forward_id) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 276:92]
    node _id_reg1_data_forwarded_T_1 = mux(_id_reg1_data_forwarded_T, mem.io_forward_to_ex, regs.io_read_data1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 276:92]
    node _id_reg1_data_forwarded_T_2 = eq(UInt<2>("h2"), forwarding.io_reg1_forward_id) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 276:92]
    node id_reg1_data_forwarded = mux(_id_reg1_data_forwarded_T_2, wb.io_regs_write_data, _id_reg1_data_forwarded_T_1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 276:92]
    node _id_reg2_data_forwarded_T = eq(UInt<2>("h1"), forwarding.io_reg2_forward_id) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 282:92]
    node _id_reg2_data_forwarded_T_1 = mux(_id_reg2_data_forwarded_T, mem.io_forward_to_ex, regs.io_read_data2) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 282:92]
    node _id_reg2_data_forwarded_T_2 = eq(UInt<2>("h2"), forwarding.io_reg2_forward_id) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 282:92]
    node id_reg2_data_forwarded = mux(_id_reg2_data_forwarded_T_2, wb.io_regs_write_data, _id_reg2_data_forwarded_T_1) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 282:92]
    node _ex2mem_io_funct3_T = bits(id2ex.io_output_instruction, 14, 12) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 323:63]
    node _io_device_select_T = bits(mem.io_bus_address, 31, 29) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 339:13]
    node _io_memory_bundle_address_T = bits(mem.io_bus_address, 28, 0) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 342:13]
    node _io_memory_bundle_address_T_1 = cat(UInt<3>("h0"), _io_memory_bundle_address_T) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 341:70]
    io_instruction_address <= inst_fetch.io_instruction_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 162:35]
    io_memory_bundle_address <= _io_memory_bundle_address_T_1 @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 341:28]
    io_memory_bundle_read <= mem.io_bus_read @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 340:20]
    io_memory_bundle_write <= mem.io_bus_write @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 340:20]
    io_memory_bundle_write_data <= mem.io_bus_write_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 340:20]
    io_memory_bundle_write_strobe_0 <= mem.io_bus_write_strobe_0 @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 340:20]
    io_memory_bundle_write_strobe_1 <= mem.io_bus_write_strobe_1 @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 340:20]
    io_memory_bundle_write_strobe_2 <= mem.io_bus_write_strobe_2 @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 340:20]
    io_memory_bundle_write_strobe_3 <= mem.io_bus_write_strobe_3 @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 340:20]
    io_memory_bundle_request <= mem.io_bus_request @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 340:20]
    io_device_select <= _io_device_select_T @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 338:20]
    io_axi4_channels_write_address_channel_AWVALID <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 392:50]
    io_axi4_channels_write_address_channel_AWADDR <= UInt<32>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 390:50]
    io_axi4_channels_write_address_channel_AWPROT <= UInt<3>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 391:50]
    io_axi4_channels_write_data_channel_WVALID <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 395:50]
    io_axi4_channels_write_data_channel_WDATA <= UInt<32>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 393:50]
    io_axi4_channels_write_data_channel_WSTRB <= UInt<4>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 394:50]
    io_axi4_channels_write_response_channel_BREADY <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 396:50]
    io_axi4_channels_read_address_channel_ARVALID <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 388:50]
    io_axi4_channels_read_address_channel_ARADDR <= UInt<32>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 386:50]
    io_axi4_channels_read_address_channel_ARPROT <= UInt<3>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 387:50]
    io_axi4_channels_read_data_channel_RREADY <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 389:50]
    io_debug_read_data <= regs.io_debug_read_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 157:30]
    io_csr_debug_read_data <= csr_regs.io_debug_reg_read_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 382:38]
    io_bus_address <= UInt<32>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 385:50]
    io_debug_bus_write_enable <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 397:50]
    io_debug_bus_write_data <= UInt<32>("h0") @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 398:50]
    ctrl.clock <= clock
    ctrl.reset <= reset
    ctrl.io_jump_flag <= id.io_if_jump_flag @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 133:35]
    ctrl.io_jump_instruction_id <= id.io_ctrl_jump_instruction @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 134:35]
    ctrl.io_rs1_id <= id.io_regs_reg1_read_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 135:35]
    ctrl.io_rs2_id <= id.io_regs_reg2_read_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 136:35]
    ctrl.io_memory_read_enable_ex <= id2ex.io_output_memory_read_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 137:35]
    ctrl.io_rd_ex <= id2ex.io_output_regs_write_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 138:35]
    ctrl.io_memory_read_enable_mem <= ex2mem.io_output_memory_read_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 139:35]
    ctrl.io_rd_mem <= bits(ex2mem.io_output_regs_write_address, 4, 0) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 140:35]
    ctrl.io_memory_write_enable_ex <= id2ex.io_output_memory_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 141:35]
    ctrl.io_memory_write_enable_mem <= ex2mem.io_output_memory_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 142:35]
    ctrl.io_regs_write_enable_ex <= id2ex.io_output_regs_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 143:35]
    ctrl.io_regs_write_source_ex <= id2ex.io_output_regs_write_source @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 144:35]
    ctrl.io_regs_write_source_mem <= ex2mem.io_output_regs_write_source @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 145:35]
    ctrl.io_regs_write_source_wb <= mem2wb.io_output_regs_write_source @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 147:32]
    ctrl.io_rd_wb <= bits(mem2wb.io_output_regs_write_address, 4, 0) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 148:32]
    regs.clock <= clock
    regs.reset <= reset
    regs.io_write_enable <= mem2wb.io_output_regs_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 150:25]
    regs.io_write_address <= bits(mem2wb.io_output_regs_write_address, 4, 0) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 151:25]
    regs.io_write_data <= wb.io_regs_write_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 152:25]
    regs.io_read_address1 <= id.io_regs_reg1_read_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 153:25]
    regs.io_read_address2 <= id.io_regs_reg2_read_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 154:25]
    regs.io_debug_read_address <= io_debug_read_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 156:30]
    inst_fetch.clock <= clock
    inst_fetch.reset <= reset
    inst_fetch.io_stall_flag_ctrl <= _inst_fetch_io_stall_flag_ctrl_T @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 163:35]
    inst_fetch.io_jump_flag_id <= id.io_if_jump_flag @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 164:35]
    inst_fetch.io_jump_address_id <= id.io_if_jump_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 165:35]
    inst_fetch.io_rom_instruction <= io_instruction @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 166:35]
    inst_fetch.io_instruction_valid <= io_instruction_valid @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 167:35]
    inst_fetch.io_btb_mispredict <= btb_mispredict @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 199:40]
    inst_fetch.io_btb_correction_addr <= btb_correction_addr @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 200:40]
    inst_fetch.io_btb_correct_prediction <= btb_correct_prediction @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 201:40]
    inst_fetch.io_btb_update_valid <= btb_should_update @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 207:35]
    inst_fetch.io_btb_update_pc <= if2id.io_output_instruction_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 208:35]
    inst_fetch.io_btb_update_target <= id.io_if_jump_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 209:35]
    inst_fetch.io_btb_update_taken <= _inst_fetch_io_btb_update_taken_T @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 210:35]
    if2id.clock <= clock
    if2id.reset <= reset
    if2id.io_stall <= _if2id_io_stall_T @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 212:18]
    if2id.io_flush <= _if2id_io_flush_T_1 @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 238:33]
    if2id.io_instruction <= inst_fetch.io_id_instruction @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 239:33]
    if2id.io_instruction_address <= inst_fetch.io_instruction_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 240:33]
    if2id.io_interrupt_flag <= io_interrupt_flag @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 241:33]
    if2id.io_btb_predicted_taken <= inst_fetch.io_btb_predicted_taken @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 242:33]
    if2id.io_btb_predicted_target <= inst_fetch.io_btb_predicted_target @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 243:33]
    id.clock <= clock
    id.reset <= reset
    id.io_instruction <= if2id.io_output_instruction @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 245:35]
    id.io_instruction_address <= if2id.io_output_instruction_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 246:35]
    id.io_reg1_data <= regs.io_read_data1 @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 247:35]
    id.io_reg2_data <= regs.io_read_data2 @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 248:35]
    id.io_forward_from_mem <= mem.io_forward_to_ex @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 249:35]
    id.io_forward_from_wb <= wb.io_regs_write_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 250:35]
    id.io_reg1_forward <= forwarding.io_reg1_forward_id @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 251:35]
    id.io_reg2_forward <= forwarding.io_reg2_forward_id @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 252:35]
    id.io_interrupt_assert <= clint.io_id_interrupt_assert @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 253:35]
    id.io_interrupt_handler_address <= clint.io_id_interrupt_handler_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 254:35]
    id.io_branch_hazard <= ctrl.io_branch_hazard @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 255:35]
    id2ex.clock <= clock
    id2ex.reset <= reset
    id2ex.io_stall <= mem.io_ctrl_stall_flag @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 257:18]
    id2ex.io_flush <= _id2ex_io_flush_T_2 @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 267:32]
    id2ex.io_instruction <= if2id.io_output_instruction @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 268:32]
    id2ex.io_instruction_address <= if2id.io_output_instruction_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 269:32]
    id2ex.io_regs_reg1_read_address <= id.io_regs_reg1_read_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 291:35]
    id2ex.io_regs_reg2_read_address <= id.io_regs_reg2_read_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 292:35]
    id2ex.io_regs_write_enable <= id.io_ex_reg_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 293:35]
    id2ex.io_regs_write_address <= id.io_ex_reg_write_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 294:35]
    id2ex.io_regs_write_source <= id.io_ex_reg_write_source @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 295:35]
    id2ex.io_reg1_data <= id_reg1_data_forwarded @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 289:35]
    id2ex.io_reg2_data <= id_reg2_data_forwarded @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 290:35]
    id2ex.io_immediate <= id.io_ex_immediate @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 296:35]
    id2ex.io_aluop1_source <= id.io_ex_aluop1_source @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 297:35]
    id2ex.io_aluop2_source <= id.io_ex_aluop2_source @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 298:35]
    id2ex.io_csr_write_enable <= id.io_ex_csr_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 299:35]
    id2ex.io_csr_address <= id.io_ex_csr_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 300:35]
    id2ex.io_memory_read_enable <= id.io_ex_memory_read_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 301:35]
    id2ex.io_memory_write_enable <= id.io_ex_memory_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 302:35]
    id2ex.io_csr_read_data <= csr_regs.io_id_reg_read_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 303:35]
    ex.clock <= clock
    ex.reset <= reset
    ex.io_instruction <= id2ex.io_output_instruction @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 305:29]
    ex.io_instruction_address <= id2ex.io_output_instruction_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 306:29]
    ex.io_reg1_data <= id2ex.io_output_reg1_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 307:29]
    ex.io_reg2_data <= id2ex.io_output_reg2_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 308:29]
    ex.io_immediate <= id2ex.io_output_immediate @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 309:29]
    ex.io_aluop1_source <= id2ex.io_output_aluop1_source @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 310:29]
    ex.io_aluop2_source <= id2ex.io_output_aluop2_source @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 311:29]
    ex.io_csr_read_data <= id2ex.io_output_csr_read_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 312:29]
    ex.io_forward_from_mem <= mem.io_forward_to_ex @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 313:29]
    ex.io_forward_from_wb <= wb.io_regs_write_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 314:29]
    ex.io_reg1_forward <= forwarding.io_reg1_forward_ex @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 315:29]
    ex.io_reg2_forward <= forwarding.io_reg2_forward_ex @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 316:29]
    ex2mem.clock <= clock
    ex2mem.reset <= reset
    ex2mem.io_stall <= mem.io_ctrl_stall_flag @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 318:33]
    ex2mem.io_regs_write_enable <= id2ex.io_output_regs_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 319:33]
    ex2mem.io_regs_write_source <= id2ex.io_output_regs_write_source @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 320:33]
    ex2mem.io_regs_write_address <= pad(id2ex.io_output_regs_write_address, 32) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 321:33]
    ex2mem.io_instruction_address <= id2ex.io_output_instruction_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 322:33]
    ex2mem.io_funct3 <= _ex2mem_io_funct3_T @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 323:33]
    ex2mem.io_reg2_data <= ex.io_mem_reg2_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 324:33]
    ex2mem.io_memory_read_enable <= id2ex.io_output_memory_read_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 325:33]
    ex2mem.io_memory_write_enable <= id2ex.io_output_memory_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 326:33]
    ex2mem.io_alu_result <= ex.io_mem_alu_result @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 327:33]
    ex2mem.io_csr_read_data <= id2ex.io_output_csr_read_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 328:33]
    mem.clock <= clock
    mem.reset <= reset
    mem.io_alu_result <= ex2mem.io_output_alu_result @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 330:30]
    mem.io_reg2_data <= ex2mem.io_output_reg2_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 331:30]
    mem.io_memory_read_enable <= ex2mem.io_output_memory_read_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 332:30]
    mem.io_memory_write_enable <= ex2mem.io_output_memory_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 333:30]
    mem.io_funct3 <= bits(ex2mem.io_output_funct3, 2, 0) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 334:30]
    mem.io_regs_write_source <= ex2mem.io_output_regs_write_source @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 335:30]
    mem.io_csr_read_data <= ex2mem.io_output_csr_read_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 336:30]
    mem.io_instruction_address <= ex2mem.io_output_instruction_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 337:30]
    mem.io_bus_read_data <= io_memory_bundle_read_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 340:20]
    mem.io_bus_read_valid <= io_memory_bundle_read_valid @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 340:20]
    mem.io_bus_write_valid <= io_memory_bundle_write_valid @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 340:20]
    mem.io_bus_write_data_accepted <= io_memory_bundle_write_data_accepted @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 340:20]
    mem.io_bus_busy <= io_memory_bundle_busy @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 340:20]
    mem.io_bus_granted <= io_memory_bundle_granted @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 340:20]
    mem2wb.clock <= clock
    mem2wb.reset <= reset
    mem2wb.io_stall <= mem.io_ctrl_stall_flag @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 344:33]
    mem2wb.io_instruction_address <= ex2mem.io_output_instruction_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 345:33]
    mem2wb.io_alu_result <= ex2mem.io_output_alu_result @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 346:33]
    mem2wb.io_regs_write_enable <= ex2mem.io_output_regs_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 347:33]
    mem2wb.io_regs_write_source <= mem.io_wb_regs_write_source @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 350:32]
    mem2wb.io_regs_write_address <= ex2mem.io_output_regs_write_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 351:32]
    mem2wb.io_memory_read_data <= mem.io_wb_memory_read_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 352:32]
    mem2wb.io_csr_read_data <= ex2mem.io_output_csr_read_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 353:32]
    wb.clock <= clock
    wb.reset <= reset
    wb.io_instruction_address <= mem2wb.io_output_instruction_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 355:29]
    wb.io_alu_result <= mem2wb.io_output_alu_result @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 356:29]
    wb.io_memory_read_data <= mem2wb.io_output_memory_read_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 357:29]
    wb.io_regs_write_source <= mem2wb.io_output_regs_write_source @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 358:29]
    wb.io_csr_read_data <= mem2wb.io_output_csr_read_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 359:29]
    forwarding.clock <= clock
    forwarding.reset <= reset
    forwarding.io_rs1_id <= id.io_regs_reg1_read_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 361:38]
    forwarding.io_rs2_id <= id.io_regs_reg2_read_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 362:38]
    forwarding.io_rs1_ex <= id2ex.io_output_regs_reg1_read_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 363:38]
    forwarding.io_rs2_ex <= id2ex.io_output_regs_reg2_read_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 364:38]
    forwarding.io_rd_mem <= bits(ex2mem.io_output_regs_write_address, 4, 0) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 365:38]
    forwarding.io_reg_write_enable_mem <= ex2mem.io_output_regs_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 366:38]
    forwarding.io_rd_wb <= bits(mem2wb.io_output_regs_write_address, 4, 0) @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 367:38]
    forwarding.io_reg_write_enable_wb <= mem2wb.io_output_regs_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 368:38]
    clint.clock <= clock
    clint.reset <= reset
    clint.io_interrupt_flag <= io_interrupt_flag @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 374:35]
    clint.io_instruction_id <= if2id.io_output_instruction @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 371:35]
    clint.io_instruction_address_if <= inst_fetch.io_instruction_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 370:35]
    clint.io_jump_flag <= id.io_clint_jump_flag @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 372:35]
    clint.io_jump_address <= id.io_clint_jump_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 373:35]
    clint.io_csr_bundle_mstatus <= csr_regs.io_clint_access_bundle_mstatus @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 375:23]
    clint.io_csr_bundle_mepc <= csr_regs.io_clint_access_bundle_mepc @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 375:23]
    clint.io_csr_bundle_mcause <= csr_regs.io_clint_access_bundle_mcause @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 375:23]
    clint.io_csr_bundle_mtvec <= csr_regs.io_clint_access_bundle_mtvec @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 375:23]
    clint.io_csr_bundle_mie <= csr_regs.io_clint_access_bundle_mie @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 375:23]
    csr_regs.clock <= clock
    csr_regs.reset <= reset
    csr_regs.io_reg_read_address_id <= id.io_ex_csr_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 377:38]
    csr_regs.io_reg_write_enable_ex <= id2ex.io_output_csr_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 378:38]
    csr_regs.io_reg_write_address_ex <= id2ex.io_output_csr_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 379:38]
    csr_regs.io_reg_write_data_ex <= ex.io_csr_write_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 380:38]
    csr_regs.io_debug_reg_read_address <= io_csr_debug_read_address @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 381:38]
    csr_regs.io_clint_access_bundle_mstatus_write_data <= clint.io_csr_bundle_mstatus_write_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 375:23]
    csr_regs.io_clint_access_bundle_mepc_write_data <= clint.io_csr_bundle_mepc_write_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 375:23]
    csr_regs.io_clint_access_bundle_mcause_write_data <= clint.io_csr_bundle_mcause_write_data @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 375:23]
    csr_regs.io_clint_access_bundle_direct_write_enable <= clint.io_csr_bundle_direct_write_enable @[4-soc/src/main/scala/riscv/core/PipelinedCPU.scala 375:23]

  module AXI4LiteMaster :
    input clock : Clock
    input reset : UInt<1>
    output io_channels_write_address_channel_AWVALID : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    input io_channels_write_address_channel_AWREADY : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    output io_channels_write_address_channel_AWADDR : UInt<32> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    output io_channels_write_address_channel_AWPROT : UInt<3> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    output io_channels_write_data_channel_WVALID : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    input io_channels_write_data_channel_WREADY : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    output io_channels_write_data_channel_WDATA : UInt<32> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    output io_channels_write_data_channel_WSTRB : UInt<4> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    input io_channels_write_response_channel_BVALID : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    output io_channels_write_response_channel_BREADY : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    input io_channels_write_response_channel_BRESP : UInt<2> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    output io_channels_read_address_channel_ARVALID : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    input io_channels_read_address_channel_ARREADY : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    output io_channels_read_address_channel_ARADDR : UInt<32> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    output io_channels_read_address_channel_ARPROT : UInt<3> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    input io_channels_read_data_channel_RVALID : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    output io_channels_read_data_channel_RREADY : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    input io_channels_read_data_channel_RDATA : UInt<32> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    input io_channels_read_data_channel_RRESP : UInt<2> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    input io_bundle_address : UInt<32> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    input io_bundle_read : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    input io_bundle_write : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    output io_bundle_read_data : UInt<32> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    input io_bundle_write_data : UInt<32> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    input io_bundle_write_strobe_0 : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    input io_bundle_write_strobe_1 : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    input io_bundle_write_strobe_2 : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    input io_bundle_write_strobe_3 : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    output io_bundle_busy : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    output io_bundle_read_valid : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    output io_bundle_write_valid : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]
    output io_bundle_write_data_accepted : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 229:14]

    reg state : UInt<3>, clock with :
      reset => (UInt<1>("h0"), state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 234:22]
    node _io_bundle_busy_T = neq(state, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 235:27]
    reg addr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), addr) @[4-soc/src/main/scala/bus/AXI4Lite.scala 237:21]
    reg read_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), read_valid) @[4-soc/src/main/scala/bus/AXI4Lite.scala 242:27]
    reg read_data : UInt<32>, clock with :
      reset => (UInt<1>("h0"), read_data) @[4-soc/src/main/scala/bus/AXI4Lite.scala 244:26]
    reg ARVALID : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ARVALID) @[4-soc/src/main/scala/bus/AXI4Lite.scala 247:24]
    reg RREADY : UInt<1>, clock with :
      reset => (UInt<1>("h0"), RREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 249:23]
    reg write_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_valid) @[4-soc/src/main/scala/bus/AXI4Lite.scala 255:28]
    reg write_data : UInt<32>, clock with :
      reset => (UInt<1>("h0"), write_data) @[4-soc/src/main/scala/bus/AXI4Lite.scala 257:27]
    reg write_strobe_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_strobe_0) @[4-soc/src/main/scala/bus/AXI4Lite.scala 259:29]
    reg write_strobe_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_strobe_1) @[4-soc/src/main/scala/bus/AXI4Lite.scala 259:29]
    reg write_strobe_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_strobe_2) @[4-soc/src/main/scala/bus/AXI4Lite.scala 259:29]
    reg write_strobe_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_strobe_3) @[4-soc/src/main/scala/bus/AXI4Lite.scala 259:29]
    node io_channels_write_data_channel_WSTRB_lo = cat(write_strobe_1, write_strobe_0) @[4-soc/src/main/scala/bus/AXI4Lite.scala 260:56]
    node io_channels_write_data_channel_WSTRB_hi = cat(write_strobe_3, write_strobe_2) @[4-soc/src/main/scala/bus/AXI4Lite.scala 260:56]
    node _io_channels_write_data_channel_WSTRB_T = cat(io_channels_write_data_channel_WSTRB_hi, io_channels_write_data_channel_WSTRB_lo) @[4-soc/src/main/scala/bus/AXI4Lite.scala 260:56]
    reg AWVALID : UInt<1>, clock with :
      reset => (UInt<1>("h0"), AWVALID) @[4-soc/src/main/scala/bus/AXI4Lite.scala 262:24]
    reg WVALID : UInt<1>, clock with :
      reset => (UInt<1>("h0"), WVALID) @[4-soc/src/main/scala/bus/AXI4Lite.scala 264:23]
    reg BREADY : UInt<1>, clock with :
      reset => (UInt<1>("h0"), BREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 266:23]
    reg write_data_accepted : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_data_accepted) @[4-soc/src/main/scala/bus/AXI4Lite.scala 270:36]
    node _T = asUInt(UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17]
    node _T_1 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17]
    node _T_2 = eq(_T, _T_1) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17]
    node _T_3 = eq(io_bundle_write, UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 285:30]
    node _T_4 = and(io_bundle_read, _T_3) @[4-soc/src/main/scala/bus/AXI4Lite.scala 285:27]
    node _GEN_0 = mux(io_bundle_write, io_bundle_address, addr) @[4-soc/src/main/scala/bus/AXI4Lite.scala 237:21 291:35 293:22]
    node _GEN_1 = mux(io_bundle_write, io_bundle_write_data, write_data) @[4-soc/src/main/scala/bus/AXI4Lite.scala 291:35 294:22 257:27]
    node _GEN_2 = mux(io_bundle_write, io_bundle_write_strobe_0, write_strobe_0) @[4-soc/src/main/scala/bus/AXI4Lite.scala 291:35 295:22 259:29]
    node _GEN_3 = mux(io_bundle_write, io_bundle_write_strobe_1, write_strobe_1) @[4-soc/src/main/scala/bus/AXI4Lite.scala 291:35 295:22 259:29]
    node _GEN_4 = mux(io_bundle_write, io_bundle_write_strobe_2, write_strobe_2) @[4-soc/src/main/scala/bus/AXI4Lite.scala 291:35 295:22 259:29]
    node _GEN_5 = mux(io_bundle_write, io_bundle_write_strobe_3, write_strobe_3) @[4-soc/src/main/scala/bus/AXI4Lite.scala 291:35 295:22 259:29]
    node _GEN_6 = mux(io_bundle_write, UInt<1>("h1"), AWVALID) @[4-soc/src/main/scala/bus/AXI4Lite.scala 291:35 296:22 262:24]
    node _GEN_7 = mux(io_bundle_write, UInt<1>("h1"), WVALID) @[4-soc/src/main/scala/bus/AXI4Lite.scala 291:35 297:22 264:23]
    node _GEN_8 = mux(io_bundle_write, UInt<3>("h4"), state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 234:22 291:35 298:22]
    node _GEN_9 = mux(_T_4, io_bundle_address, _GEN_0) @[4-soc/src/main/scala/bus/AXI4Lite.scala 285:48 287:17]
    node _GEN_10 = mux(_T_4, UInt<1>("h1"), ARVALID) @[4-soc/src/main/scala/bus/AXI4Lite.scala 285:48 288:17 247:24]
    node _GEN_11 = mux(_T_4, UInt<1>("h1"), RREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 285:48 289:17 249:23]
    node _GEN_12 = mux(_T_4, UInt<2>("h2"), _GEN_8) @[4-soc/src/main/scala/bus/AXI4Lite.scala 285:48 290:17]
    node _GEN_13 = mux(_T_4, write_data, _GEN_1) @[4-soc/src/main/scala/bus/AXI4Lite.scala 257:27 285:48]
    node _GEN_14 = mux(_T_4, write_strobe_0, _GEN_2) @[4-soc/src/main/scala/bus/AXI4Lite.scala 259:29 285:48]
    node _GEN_15 = mux(_T_4, write_strobe_1, _GEN_3) @[4-soc/src/main/scala/bus/AXI4Lite.scala 259:29 285:48]
    node _GEN_16 = mux(_T_4, write_strobe_2, _GEN_4) @[4-soc/src/main/scala/bus/AXI4Lite.scala 259:29 285:48]
    node _GEN_17 = mux(_T_4, write_strobe_3, _GEN_5) @[4-soc/src/main/scala/bus/AXI4Lite.scala 259:29 285:48]
    node _GEN_18 = mux(_T_4, AWVALID, _GEN_6) @[4-soc/src/main/scala/bus/AXI4Lite.scala 262:24 285:48]
    node _GEN_19 = mux(_T_4, WVALID, _GEN_7) @[4-soc/src/main/scala/bus/AXI4Lite.scala 264:23 285:48]
    node _T_5 = asUInt(UInt<2>("h2")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17]
    node _T_6 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17]
    node _T_7 = eq(_T_5, _T_6) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17]
    node _T_8 = and(ARVALID, io_channels_read_address_channel_ARREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 304:20]
    node _GEN_20 = mux(_T_8, UInt<1>("h0"), ARVALID) @[4-soc/src/main/scala/bus/AXI4Lite.scala 304:65 305:17 247:24]
    node _T_9 = and(io_channels_read_data_channel_RVALID, RREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 308:49]
    node _GEN_21 = mux(_T_9, io_channels_read_data_channel_RDATA, read_data) @[4-soc/src/main/scala/bus/AXI4Lite.scala 308:60 310:20 244:26]
    node _GEN_22 = mux(_T_9, UInt<1>("h0"), RREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 308:60 311:20 249:23]
    node _GEN_23 = mux(_T_9, UInt<1>("h1"), read_valid) @[4-soc/src/main/scala/bus/AXI4Lite.scala 308:60 312:20 242:27]
    node _GEN_24 = mux(_T_9, UInt<1>("h0"), state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 308:60 313:20 234:22]
    node _T_10 = asUInt(UInt<3>("h4")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17]
    node _T_11 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17]
    node _T_12 = eq(_T_10, _T_11) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17]
    node _T_13 = and(AWVALID, io_channels_write_address_channel_AWREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 319:20]
    node _GEN_25 = mux(_T_13, UInt<1>("h0"), AWVALID) @[4-soc/src/main/scala/bus/AXI4Lite.scala 319:66 320:17 262:24]
    node _T_14 = and(WVALID, io_channels_write_data_channel_WREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 323:19]
    node _GEN_26 = mux(_T_14, UInt<1>("h0"), WVALID) @[4-soc/src/main/scala/bus/AXI4Lite.scala 264:23 323:61 325:29]
    node _GEN_27 = mux(_T_14, UInt<1>("h1"), BREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 266:23 323:61 326:29]
    node _GEN_28 = mux(_T_14, UInt<1>("h1"), write_data_accepted) @[4-soc/src/main/scala/bus/AXI4Lite.scala 323:61 327:29 270:36]
    node _GEN_29 = mux(_T_14, UInt<3>("h5"), state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 234:22 323:61 328:29]
    node _T_15 = asUInt(UInt<3>("h5")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17]
    node _T_16 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17]
    node _T_17 = eq(_T_15, _T_16) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17]
    node _T_18 = and(AWVALID, io_channels_write_address_channel_AWREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 335:20]
    node _GEN_30 = mux(_T_18, UInt<1>("h0"), AWVALID) @[4-soc/src/main/scala/bus/AXI4Lite.scala 335:66 336:17 262:24]
    node _T_19 = and(io_channels_write_response_channel_BVALID, BREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 339:54]
    node _GEN_31 = mux(_T_19, UInt<1>("h0"), BREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 339:65 341:21 266:23]
    node _GEN_32 = mux(_T_19, UInt<1>("h1"), write_valid) @[4-soc/src/main/scala/bus/AXI4Lite.scala 339:65 342:21 255:28]
    node _GEN_33 = mux(_T_19, UInt<1>("h0"), state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 339:65 343:21 234:22]
    node _T_20 = asUInt(UInt<1>("h1")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17]
    node _T_21 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17]
    node _T_22 = eq(_T_20, _T_21) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17]
    node _T_23 = asUInt(UInt<2>("h3")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17]
    node _T_24 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17]
    node _T_25 = eq(_T_23, _T_24) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17]
    node _GEN_34 = mux(_T_25, UInt<1>("h0"), state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17 352:13 234:22]
    node _GEN_35 = mux(_T_22, UInt<1>("h0"), _GEN_34) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17 349:13]
    node _GEN_36 = mux(_T_17, _GEN_30, AWVALID) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17 262:24]
    node _GEN_37 = mux(_T_17, _GEN_31, BREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17 266:23]
    node _GEN_38 = mux(_T_17, _GEN_32, write_valid) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17 255:28]
    node _GEN_39 = mux(_T_17, _GEN_33, _GEN_35) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17]
    node _GEN_40 = mux(_T_12, _GEN_25, _GEN_36) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17]
    node _GEN_41 = mux(_T_12, _GEN_26, WVALID) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17 264:23]
    node _GEN_42 = mux(_T_12, _GEN_27, _GEN_37) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17]
    node _GEN_43 = mux(_T_12, _GEN_28, write_data_accepted) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17 270:36]
    node _GEN_44 = mux(_T_12, _GEN_29, _GEN_39) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17]
    node _GEN_45 = mux(_T_12, write_valid, _GEN_38) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17 255:28]
    node _GEN_46 = mux(_T_7, _GEN_20, ARVALID) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17 247:24]
    node _GEN_47 = mux(_T_7, _GEN_21, read_data) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17 244:26]
    node _GEN_48 = mux(_T_7, _GEN_22, RREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17 249:23]
    node _GEN_49 = mux(_T_7, _GEN_23, read_valid) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17 242:27]
    node _GEN_50 = mux(_T_7, _GEN_24, _GEN_44) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17]
    node _GEN_51 = mux(_T_7, AWVALID, _GEN_40) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17 262:24]
    node _GEN_52 = mux(_T_7, WVALID, _GEN_41) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17 264:23]
    node _GEN_53 = mux(_T_7, BREADY, _GEN_42) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17 266:23]
    node _GEN_54 = mux(_T_7, write_data_accepted, _GEN_43) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17 270:36]
    node _GEN_55 = mux(_T_7, write_valid, _GEN_45) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17 255:28]
    node _GEN_56 = mux(_T_2, UInt<1>("h0"), _GEN_49) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17 281:27]
    node _GEN_57 = mux(_T_2, UInt<1>("h0"), _GEN_55) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17 282:27]
    node _GEN_58 = mux(_T_2, UInt<1>("h0"), _GEN_54) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17 283:27]
    node _GEN_59 = mux(_T_2, _GEN_9, addr) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17 237:21]
    node _GEN_60 = mux(_T_2, _GEN_10, _GEN_46) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17]
    node _GEN_61 = mux(_T_2, _GEN_11, _GEN_48) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17]
    node _GEN_62 = mux(_T_2, _GEN_12, _GEN_50) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17]
    node _GEN_63 = mux(_T_2, _GEN_13, write_data) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17 257:27]
    node _GEN_64 = mux(_T_2, _GEN_14, write_strobe_0) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17 259:29]
    node _GEN_65 = mux(_T_2, _GEN_15, write_strobe_1) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17 259:29]
    node _GEN_66 = mux(_T_2, _GEN_16, write_strobe_2) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17 259:29]
    node _GEN_67 = mux(_T_2, _GEN_17, write_strobe_3) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17 259:29]
    node _GEN_68 = mux(_T_2, _GEN_18, _GEN_51) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17]
    node _GEN_69 = mux(_T_2, _GEN_19, _GEN_52) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17]
    node _GEN_70 = mux(_T_2, read_data, _GEN_47) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17 244:26]
    node _GEN_71 = mux(_T_2, BREADY, _GEN_53) @[4-soc/src/main/scala/bus/AXI4Lite.scala 279:17 266:23]
    node _write_strobe_WIRE_0 = UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 259:{37,37}]
    node _write_strobe_WIRE_1 = UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 259:{37,37}]
    node _write_strobe_WIRE_2 = UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 259:{37,37}]
    node _write_strobe_WIRE_3 = UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 259:{37,37}]
    io_channels_write_address_channel_AWVALID <= AWVALID @[4-soc/src/main/scala/bus/AXI4Lite.scala 263:45]
    io_channels_write_address_channel_AWADDR <= addr @[4-soc/src/main/scala/bus/AXI4Lite.scala 239:44]
    io_channels_write_address_channel_AWPROT <= UInt<3>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 273:44]
    io_channels_write_data_channel_WVALID <= WVALID @[4-soc/src/main/scala/bus/AXI4Lite.scala 265:41]
    io_channels_write_data_channel_WDATA <= write_data @[4-soc/src/main/scala/bus/AXI4Lite.scala 258:40]
    io_channels_write_data_channel_WSTRB <= _io_channels_write_data_channel_WSTRB_T @[4-soc/src/main/scala/bus/AXI4Lite.scala 260:40]
    io_channels_write_response_channel_BREADY <= BREADY @[4-soc/src/main/scala/bus/AXI4Lite.scala 267:45]
    io_channels_read_address_channel_ARVALID <= ARVALID @[4-soc/src/main/scala/bus/AXI4Lite.scala 248:44]
    io_channels_read_address_channel_ARADDR <= addr @[4-soc/src/main/scala/bus/AXI4Lite.scala 238:44]
    io_channels_read_address_channel_ARPROT <= UInt<3>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 252:43]
    io_channels_read_data_channel_RREADY <= RREADY @[4-soc/src/main/scala/bus/AXI4Lite.scala 250:40]
    io_bundle_read_data <= read_data @[4-soc/src/main/scala/bus/AXI4Lite.scala 245:23]
    io_bundle_busy <= _io_bundle_busy_T @[4-soc/src/main/scala/bus/AXI4Lite.scala 235:18]
    io_bundle_read_valid <= read_valid @[4-soc/src/main/scala/bus/AXI4Lite.scala 243:24]
    io_bundle_write_valid <= write_valid @[4-soc/src/main/scala/bus/AXI4Lite.scala 256:25]
    io_bundle_write_data_accepted <= write_data_accepted @[4-soc/src/main/scala/bus/AXI4Lite.scala 271:33]
    state <= mux(reset, UInt<1>("h0"), _GEN_62) @[4-soc/src/main/scala/bus/AXI4Lite.scala 234:{22,22}]
    addr <= mux(reset, UInt<32>("h0"), _GEN_59) @[4-soc/src/main/scala/bus/AXI4Lite.scala 237:{21,21}]
    read_valid <= mux(reset, UInt<1>("h0"), _GEN_56) @[4-soc/src/main/scala/bus/AXI4Lite.scala 242:{27,27}]
    read_data <= mux(reset, UInt<32>("h0"), _GEN_70) @[4-soc/src/main/scala/bus/AXI4Lite.scala 244:{26,26}]
    ARVALID <= mux(reset, UInt<1>("h0"), _GEN_60) @[4-soc/src/main/scala/bus/AXI4Lite.scala 247:{24,24}]
    RREADY <= mux(reset, UInt<1>("h0"), _GEN_61) @[4-soc/src/main/scala/bus/AXI4Lite.scala 249:{23,23}]
    write_valid <= mux(reset, UInt<1>("h0"), _GEN_57) @[4-soc/src/main/scala/bus/AXI4Lite.scala 255:{28,28}]
    write_data <= mux(reset, UInt<32>("h0"), _GEN_63) @[4-soc/src/main/scala/bus/AXI4Lite.scala 257:{27,27}]
    write_strobe_0 <= mux(reset, _write_strobe_WIRE_0, _GEN_64) @[4-soc/src/main/scala/bus/AXI4Lite.scala 259:{29,29}]
    write_strobe_1 <= mux(reset, _write_strobe_WIRE_1, _GEN_65) @[4-soc/src/main/scala/bus/AXI4Lite.scala 259:{29,29}]
    write_strobe_2 <= mux(reset, _write_strobe_WIRE_2, _GEN_66) @[4-soc/src/main/scala/bus/AXI4Lite.scala 259:{29,29}]
    write_strobe_3 <= mux(reset, _write_strobe_WIRE_3, _GEN_67) @[4-soc/src/main/scala/bus/AXI4Lite.scala 259:{29,29}]
    AWVALID <= mux(reset, UInt<1>("h0"), _GEN_68) @[4-soc/src/main/scala/bus/AXI4Lite.scala 262:{24,24}]
    WVALID <= mux(reset, UInt<1>("h0"), _GEN_69) @[4-soc/src/main/scala/bus/AXI4Lite.scala 264:{23,23}]
    BREADY <= mux(reset, UInt<1>("h0"), _GEN_71) @[4-soc/src/main/scala/bus/AXI4Lite.scala 266:{23,23}]
    write_data_accepted <= mux(reset, UInt<1>("h0"), _GEN_58) @[4-soc/src/main/scala/bus/AXI4Lite.scala 270:{36,36}]

  module CPU :
    input clock : Clock
    input reset : UInt<1>
    output io_instruction_address : UInt<32> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    input io_instruction : UInt<32> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    input io_instruction_valid : UInt<1> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    output io_memory_bundle_address : UInt<32> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    output io_memory_bundle_read : UInt<1> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    input io_memory_bundle_read_data : UInt<32> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    input io_memory_bundle_read_valid : UInt<1> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    output io_memory_bundle_write : UInt<1> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    output io_memory_bundle_write_data : UInt<32> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    output io_memory_bundle_write_strobe_0 : UInt<1> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    output io_memory_bundle_write_strobe_1 : UInt<1> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    output io_memory_bundle_write_strobe_2 : UInt<1> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    output io_memory_bundle_write_strobe_3 : UInt<1> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    input io_memory_bundle_write_valid : UInt<1> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    input io_memory_bundle_write_data_accepted : UInt<1> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    input io_memory_bundle_busy : UInt<1> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    output io_memory_bundle_request : UInt<1> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    input io_memory_bundle_granted : UInt<1> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    output io_device_select : UInt<3> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    output io_axi4_channels_write_address_channel_AWVALID : UInt<1> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    input io_axi4_channels_write_address_channel_AWREADY : UInt<1> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    output io_axi4_channels_write_address_channel_AWADDR : UInt<32> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    output io_axi4_channels_write_address_channel_AWPROT : UInt<3> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    output io_axi4_channels_write_data_channel_WVALID : UInt<1> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    input io_axi4_channels_write_data_channel_WREADY : UInt<1> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    output io_axi4_channels_write_data_channel_WDATA : UInt<32> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    output io_axi4_channels_write_data_channel_WSTRB : UInt<4> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    input io_axi4_channels_write_response_channel_BVALID : UInt<1> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    output io_axi4_channels_write_response_channel_BREADY : UInt<1> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    input io_axi4_channels_write_response_channel_BRESP : UInt<2> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    output io_axi4_channels_read_address_channel_ARVALID : UInt<1> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    input io_axi4_channels_read_address_channel_ARREADY : UInt<1> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    output io_axi4_channels_read_address_channel_ARADDR : UInt<32> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    output io_axi4_channels_read_address_channel_ARPROT : UInt<3> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    input io_axi4_channels_read_data_channel_RVALID : UInt<1> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    output io_axi4_channels_read_data_channel_RREADY : UInt<1> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    input io_axi4_channels_read_data_channel_RDATA : UInt<32> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    input io_axi4_channels_read_data_channel_RRESP : UInt<2> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    input io_interrupt_flag : UInt<32> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    input io_debug_read_address : UInt<5> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    output io_debug_read_data : UInt<32> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    input io_csr_debug_read_address : UInt<12> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    output io_csr_debug_read_data : UInt<32> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    output io_bus_address : UInt<32> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    output io_debug_bus_write_enable : UInt<1> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]
    output io_debug_bus_write_data : UInt<32> @[4-soc/src/main/scala/riscv/core/CPU.scala 14:14]

    inst cpu of PipelinedCPU @[4-soc/src/main/scala/riscv/core/CPU.scala 18:23]
    inst axi_master of AXI4LiteMaster @[4-soc/src/main/scala/riscv/core/CPU.scala 26:30]
    node _full_bus_address_T = bits(cpu.io_memory_bundle_address, 28, 0) @[4-soc/src/main/scala/riscv/core/CPU.scala 30:17]
    node full_bus_address = cat(cpu.io_device_select, _full_bus_address_T) @[4-soc/src/main/scala/riscv/core/CPU.scala 29:51]
    node _axi_master_io_bundle_read_T = and(cpu.io_memory_bundle_request, cpu.io_memory_bundle_read) @[4-soc/src/main/scala/riscv/core/CPU.scala 34:73]
    node _axi_master_io_bundle_write_T = and(cpu.io_memory_bundle_request, cpu.io_memory_bundle_write) @[4-soc/src/main/scala/riscv/core/CPU.scala 35:73]
    node _cpu_io_memory_bundle_granted_T = eq(axi_master.io_bundle_busy, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CPU.scala 44:51]
    reg bus_address_reg : UInt<32>, clock with :
      reset => (UInt<1>("h0"), bus_address_reg) @[4-soc/src/main/scala/riscv/core/CPU.scala 69:37]
    node _start_bus_transaction_T = eq(axi_master.io_bundle_busy, UInt<1>("h0")) @[4-soc/src/main/scala/riscv/core/CPU.scala 75:9]
    node _start_bus_transaction_T_1 = and(_start_bus_transaction_T, cpu.io_memory_bundle_request) @[4-soc/src/main/scala/riscv/core/CPU.scala 75:36]
    node _start_bus_transaction_T_2 = or(cpu.io_memory_bundle_read, cpu.io_memory_bundle_write) @[4-soc/src/main/scala/riscv/core/CPU.scala 77:38]
    node start_bus_transaction = and(_start_bus_transaction_T_1, _start_bus_transaction_T_2) @[4-soc/src/main/scala/riscv/core/CPU.scala 76:40]
    node _GEN_0 = mux(start_bus_transaction, full_bus_address, bus_address_reg) @[4-soc/src/main/scala/riscv/core/CPU.scala 79:35 80:25 69:37]
    io_instruction_address <= cpu.io_instruction_address @[4-soc/src/main/scala/riscv/core/CPU.scala 21:32]
    io_memory_bundle_address <= cpu.io_memory_bundle_address @[4-soc/src/main/scala/riscv/core/CPU.scala 86:37]
    io_memory_bundle_read <= cpu.io_memory_bundle_read @[4-soc/src/main/scala/riscv/core/CPU.scala 87:37]
    io_memory_bundle_write <= cpu.io_memory_bundle_write @[4-soc/src/main/scala/riscv/core/CPU.scala 88:37]
    io_memory_bundle_write_data <= cpu.io_memory_bundle_write_data @[4-soc/src/main/scala/riscv/core/CPU.scala 89:37]
    io_memory_bundle_write_strobe_0 <= cpu.io_memory_bundle_write_strobe_0 @[4-soc/src/main/scala/riscv/core/CPU.scala 90:37]
    io_memory_bundle_write_strobe_1 <= cpu.io_memory_bundle_write_strobe_1 @[4-soc/src/main/scala/riscv/core/CPU.scala 90:37]
    io_memory_bundle_write_strobe_2 <= cpu.io_memory_bundle_write_strobe_2 @[4-soc/src/main/scala/riscv/core/CPU.scala 90:37]
    io_memory_bundle_write_strobe_3 <= cpu.io_memory_bundle_write_strobe_3 @[4-soc/src/main/scala/riscv/core/CPU.scala 90:37]
    io_memory_bundle_request <= cpu.io_memory_bundle_request @[4-soc/src/main/scala/riscv/core/CPU.scala 91:37]
    io_device_select <= cpu.io_device_select @[4-soc/src/main/scala/riscv/core/CPU.scala 60:24]
    io_axi4_channels_write_address_channel_AWVALID <= axi_master.io_channels_write_address_channel_AWVALID @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    io_axi4_channels_write_address_channel_AWADDR <= axi_master.io_channels_write_address_channel_AWADDR @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    io_axi4_channels_write_address_channel_AWPROT <= axi_master.io_channels_write_address_channel_AWPROT @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    io_axi4_channels_write_data_channel_WVALID <= axi_master.io_channels_write_data_channel_WVALID @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    io_axi4_channels_write_data_channel_WDATA <= axi_master.io_channels_write_data_channel_WDATA @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    io_axi4_channels_write_data_channel_WSTRB <= axi_master.io_channels_write_data_channel_WSTRB @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    io_axi4_channels_write_response_channel_BREADY <= axi_master.io_channels_write_response_channel_BREADY @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    io_axi4_channels_read_address_channel_ARVALID <= axi_master.io_channels_read_address_channel_ARVALID @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    io_axi4_channels_read_address_channel_ARADDR <= axi_master.io_channels_read_address_channel_ARADDR @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    io_axi4_channels_read_address_channel_ARPROT <= axi_master.io_channels_read_address_channel_ARPROT @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    io_axi4_channels_read_data_channel_RREADY <= axi_master.io_channels_read_data_channel_RREADY @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    io_debug_read_data <= cpu.io_debug_read_data @[4-soc/src/main/scala/riscv/core/CPU.scala 102:33]
    io_csr_debug_read_data <= cpu.io_csr_debug_read_data @[4-soc/src/main/scala/riscv/core/CPU.scala 105:37]
    io_bus_address <= bus_address_reg @[4-soc/src/main/scala/riscv/core/CPU.scala 83:22]
    io_debug_bus_write_enable <= cpu.io_memory_bundle_write @[4-soc/src/main/scala/riscv/core/CPU.scala 108:33]
    io_debug_bus_write_data <= cpu.io_memory_bundle_write_data @[4-soc/src/main/scala/riscv/core/CPU.scala 109:33]
    cpu.clock <= clock
    cpu.reset <= reset
    cpu.io_instruction <= io_instruction @[4-soc/src/main/scala/riscv/core/CPU.scala 22:32]
    cpu.io_instruction_valid <= io_instruction_valid @[4-soc/src/main/scala/riscv/core/CPU.scala 23:32]
    cpu.io_memory_bundle_read_data <= axi_master.io_bundle_read_data @[4-soc/src/main/scala/riscv/core/CPU.scala 39:48]
    cpu.io_memory_bundle_read_valid <= axi_master.io_bundle_read_valid @[4-soc/src/main/scala/riscv/core/CPU.scala 40:48]
    cpu.io_memory_bundle_write_valid <= axi_master.io_bundle_write_valid @[4-soc/src/main/scala/riscv/core/CPU.scala 41:48]
    cpu.io_memory_bundle_write_data_accepted <= axi_master.io_bundle_write_data_accepted @[4-soc/src/main/scala/riscv/core/CPU.scala 42:48]
    cpu.io_memory_bundle_busy <= axi_master.io_bundle_busy @[4-soc/src/main/scala/riscv/core/CPU.scala 43:48]
    cpu.io_memory_bundle_granted <= _cpu_io_memory_bundle_granted_T @[4-soc/src/main/scala/riscv/core/CPU.scala 44:48]
    cpu.io_axi4_channels_write_address_channel_AWREADY <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/CPU.scala 54:58]
    cpu.io_axi4_channels_write_data_channel_WREADY <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/CPU.scala 55:58]
    cpu.io_axi4_channels_write_response_channel_BVALID <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/CPU.scala 56:58]
    cpu.io_axi4_channels_write_response_channel_BRESP <= UInt<2>("h0") @[4-soc/src/main/scala/riscv/core/CPU.scala 57:58]
    cpu.io_axi4_channels_read_address_channel_ARREADY <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/CPU.scala 50:58]
    cpu.io_axi4_channels_read_data_channel_RVALID <= UInt<1>("h0") @[4-soc/src/main/scala/riscv/core/CPU.scala 51:58]
    cpu.io_axi4_channels_read_data_channel_RDATA <= UInt<32>("h0") @[4-soc/src/main/scala/riscv/core/CPU.scala 52:58]
    cpu.io_axi4_channels_read_data_channel_RRESP <= UInt<2>("h0") @[4-soc/src/main/scala/riscv/core/CPU.scala 53:58]
    cpu.io_interrupt_flag <= io_interrupt_flag @[4-soc/src/main/scala/riscv/core/CPU.scala 98:29]
    cpu.io_debug_read_address <= io_debug_read_address @[4-soc/src/main/scala/riscv/core/CPU.scala 101:33]
    cpu.io_csr_debug_read_address <= io_csr_debug_read_address @[4-soc/src/main/scala/riscv/core/CPU.scala 104:37]
    axi_master.clock <= clock
    axi_master.reset <= reset
    axi_master.io_channels_write_address_channel_AWREADY <= io_axi4_channels_write_address_channel_AWREADY @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    axi_master.io_channels_write_data_channel_WREADY <= io_axi4_channels_write_data_channel_WREADY @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    axi_master.io_channels_write_response_channel_BVALID <= io_axi4_channels_write_response_channel_BVALID @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    axi_master.io_channels_write_response_channel_BRESP <= io_axi4_channels_write_response_channel_BRESP @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    axi_master.io_channels_read_address_channel_ARREADY <= io_axi4_channels_read_address_channel_ARREADY @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    axi_master.io_channels_read_data_channel_RVALID <= io_axi4_channels_read_data_channel_RVALID @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    axi_master.io_channels_read_data_channel_RDATA <= io_axi4_channels_read_data_channel_RDATA @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    axi_master.io_channels_read_data_channel_RRESP <= io_axi4_channels_read_data_channel_RRESP @[4-soc/src/main/scala/riscv/core/CPU.scala 47:24]
    axi_master.io_bundle_address <= full_bus_address @[4-soc/src/main/scala/riscv/core/CPU.scala 33:41]
    axi_master.io_bundle_read <= _axi_master_io_bundle_read_T @[4-soc/src/main/scala/riscv/core/CPU.scala 34:41]
    axi_master.io_bundle_write <= _axi_master_io_bundle_write_T @[4-soc/src/main/scala/riscv/core/CPU.scala 35:41]
    axi_master.io_bundle_write_data <= cpu.io_memory_bundle_write_data @[4-soc/src/main/scala/riscv/core/CPU.scala 36:41]
    axi_master.io_bundle_write_strobe_0 <= cpu.io_memory_bundle_write_strobe_0 @[4-soc/src/main/scala/riscv/core/CPU.scala 37:41]
    axi_master.io_bundle_write_strobe_1 <= cpu.io_memory_bundle_write_strobe_1 @[4-soc/src/main/scala/riscv/core/CPU.scala 37:41]
    axi_master.io_bundle_write_strobe_2 <= cpu.io_memory_bundle_write_strobe_2 @[4-soc/src/main/scala/riscv/core/CPU.scala 37:41]
    axi_master.io_bundle_write_strobe_3 <= cpu.io_memory_bundle_write_strobe_3 @[4-soc/src/main/scala/riscv/core/CPU.scala 37:41]
    bus_address_reg <= mux(reset, UInt<32>("h0"), _GEN_0) @[4-soc/src/main/scala/riscv/core/CPU.scala 69:{37,37}]

  module AXI4LiteSlave :
    input clock : Clock
    input reset : UInt<1>
    input io_channels_write_address_channel_AWVALID : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 111:14]
    output io_channels_write_address_channel_AWREADY : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 111:14]
    input io_channels_write_address_channel_AWADDR : UInt<32> @[4-soc/src/main/scala/bus/AXI4Lite.scala 111:14]
    input io_channels_write_address_channel_AWPROT : UInt<3> @[4-soc/src/main/scala/bus/AXI4Lite.scala 111:14]
    input io_channels_write_data_channel_WVALID : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 111:14]
    output io_channels_write_data_channel_WREADY : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 111:14]
    input io_channels_write_data_channel_WDATA : UInt<32> @[4-soc/src/main/scala/bus/AXI4Lite.scala 111:14]
    input io_channels_write_data_channel_WSTRB : UInt<4> @[4-soc/src/main/scala/bus/AXI4Lite.scala 111:14]
    output io_channels_write_response_channel_BVALID : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 111:14]
    input io_channels_write_response_channel_BREADY : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 111:14]
    output io_channels_write_response_channel_BRESP : UInt<2> @[4-soc/src/main/scala/bus/AXI4Lite.scala 111:14]
    input io_channels_read_address_channel_ARVALID : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 111:14]
    output io_channels_read_address_channel_ARREADY : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 111:14]
    input io_channels_read_address_channel_ARADDR : UInt<32> @[4-soc/src/main/scala/bus/AXI4Lite.scala 111:14]
    input io_channels_read_address_channel_ARPROT : UInt<3> @[4-soc/src/main/scala/bus/AXI4Lite.scala 111:14]
    output io_channels_read_data_channel_RVALID : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 111:14]
    input io_channels_read_data_channel_RREADY : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 111:14]
    output io_channels_read_data_channel_RDATA : UInt<32> @[4-soc/src/main/scala/bus/AXI4Lite.scala 111:14]
    output io_channels_read_data_channel_RRESP : UInt<2> @[4-soc/src/main/scala/bus/AXI4Lite.scala 111:14]
    output io_bundle_address : UInt<32> @[4-soc/src/main/scala/bus/AXI4Lite.scala 111:14]
    output io_bundle_read : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 111:14]
    input io_bundle_read_data : UInt<32> @[4-soc/src/main/scala/bus/AXI4Lite.scala 111:14]
    input io_bundle_read_valid : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 111:14]
    output io_bundle_write : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 111:14]
    output io_bundle_write_data : UInt<32> @[4-soc/src/main/scala/bus/AXI4Lite.scala 111:14]
    output io_bundle_write_strobe_0 : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 111:14]
    output io_bundle_write_strobe_1 : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 111:14]
    output io_bundle_write_strobe_2 : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 111:14]
    output io_bundle_write_strobe_3 : UInt<1> @[4-soc/src/main/scala/bus/AXI4Lite.scala 111:14]

    reg state : UInt<3>, clock with :
      reset => (UInt<1>("h0"), state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 116:22]
    reg addr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), addr) @[4-soc/src/main/scala/bus/AXI4Lite.scala 118:21]
    reg read : UInt<1>, clock with :
      reset => (UInt<1>("h0"), read) @[4-soc/src/main/scala/bus/AXI4Lite.scala 122:21]
    reg read_data : UInt<32>, clock with :
      reset => (UInt<1>("h0"), read_data) @[4-soc/src/main/scala/bus/AXI4Lite.scala 124:26]
    reg ARREADY : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ARREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 127:24]
    reg RVALID : UInt<1>, clock with :
      reset => (UInt<1>("h0"), RVALID) @[4-soc/src/main/scala/bus/AXI4Lite.scala 129:23]
    reg RRESP : UInt<2>, clock with :
      reset => (UInt<1>("h0"), RRESP) @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:22]
    reg write : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write) @[4-soc/src/main/scala/bus/AXI4Lite.scala 135:22]
    reg write_data : UInt<32>, clock with :
      reset => (UInt<1>("h0"), write_data) @[4-soc/src/main/scala/bus/AXI4Lite.scala 137:27]
    reg write_strobe_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_strobe_0) @[4-soc/src/main/scala/bus/AXI4Lite.scala 139:29]
    reg write_strobe_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_strobe_1) @[4-soc/src/main/scala/bus/AXI4Lite.scala 139:29]
    reg write_strobe_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_strobe_2) @[4-soc/src/main/scala/bus/AXI4Lite.scala 139:29]
    reg write_strobe_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), write_strobe_3) @[4-soc/src/main/scala/bus/AXI4Lite.scala 139:29]
    reg AWREADY : UInt<1>, clock with :
      reset => (UInt<1>("h0"), AWREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 142:24]
    reg WREADY : UInt<1>, clock with :
      reset => (UInt<1>("h0"), WREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 144:23]
    reg BVALID : UInt<1>, clock with :
      reset => (UInt<1>("h0"), BVALID) @[4-soc/src/main/scala/bus/AXI4Lite.scala 146:23]
    node _T = asUInt(UInt<1>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17]
    node _T_1 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17]
    node _T_2 = eq(_T, _T_1) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17]
    node _GEN_0 = mux(io_channels_write_address_channel_AWVALID, UInt<2>("h3"), state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 160:61 162:17 116:22]
    node _GEN_1 = mux(io_channels_write_address_channel_AWVALID, UInt<1>("h1"), AWREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 160:61 163:17 142:24]
    node _GEN_2 = mux(io_channels_read_address_channel_ARVALID, UInt<1>("h1"), _GEN_0) @[4-soc/src/main/scala/bus/AXI4Lite.scala 156:54 158:17]
    node _GEN_3 = mux(io_channels_read_address_channel_ARVALID, UInt<1>("h1"), ARREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 156:54 159:17 127:24]
    node _GEN_4 = mux(io_channels_read_address_channel_ARVALID, AWREADY, _GEN_1) @[4-soc/src/main/scala/bus/AXI4Lite.scala 142:24 156:54]
    node _T_3 = asUInt(UInt<1>("h1")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17]
    node _T_4 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17]
    node _T_5 = eq(_T_3, _T_4) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17]
    node _T_6 = and(io_channels_read_address_channel_ARVALID, ARREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 168:53]
    node _GEN_5 = mux(_T_6, io_channels_read_address_channel_ARADDR, addr) @[4-soc/src/main/scala/bus/AXI4Lite.scala 168:65 170:17 118:21]
    node _GEN_6 = mux(_T_6, UInt<1>("h0"), ARREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 168:65 171:17 127:24]
    node _GEN_7 = mux(_T_6, UInt<1>("h1"), read) @[4-soc/src/main/scala/bus/AXI4Lite.scala 168:65 172:17 122:21]
    node _GEN_8 = mux(_T_6, UInt<2>("h2"), state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 168:65 173:17 116:22]
    node _T_7 = asUInt(UInt<2>("h2")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17]
    node _T_8 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17]
    node _T_9 = eq(_T_7, _T_8) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17]
    node _GEN_9 = mux(io_bundle_read_valid, io_bundle_read_data, read_data) @[4-soc/src/main/scala/bus/AXI4Lite.scala 178:34 180:19 124:26]
    node _GEN_10 = mux(io_bundle_read_valid, UInt<1>("h1"), RVALID) @[4-soc/src/main/scala/bus/AXI4Lite.scala 178:34 181:19 129:23]
    node _GEN_11 = mux(io_bundle_read_valid, UInt<1>("h0"), RRESP) @[4-soc/src/main/scala/bus/AXI4Lite.scala 178:34 182:19 131:22]
    node _GEN_12 = mux(io_bundle_read_valid, UInt<1>("h0"), read) @[4-soc/src/main/scala/bus/AXI4Lite.scala 178:34 183:19 122:21]
    node _T_10 = and(RVALID, io_channels_read_data_channel_RREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 186:19]
    node _GEN_13 = mux(_T_10, UInt<1>("h0"), _GEN_10) @[4-soc/src/main/scala/bus/AXI4Lite.scala 186:60 188:16]
    node _GEN_14 = mux(_T_10, UInt<1>("h0"), state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 186:60 189:16 116:22]
    node _T_11 = asUInt(UInt<2>("h3")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17]
    node _T_12 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17]
    node _T_13 = eq(_T_11, _T_12) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17]
    node _T_14 = and(io_channels_write_address_channel_AWVALID, AWREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 194:54]
    node _GEN_15 = mux(_T_14, io_channels_write_address_channel_AWADDR, addr) @[4-soc/src/main/scala/bus/AXI4Lite.scala 194:66 196:17 118:21]
    node _GEN_16 = mux(_T_14, UInt<1>("h0"), AWREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 194:66 197:17 142:24]
    node _GEN_17 = mux(_T_14, UInt<1>("h1"), WREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 194:66 198:17 144:23]
    node _GEN_18 = mux(_T_14, UInt<3>("h4"), state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 194:66 199:17 116:22]
    node _T_15 = asUInt(UInt<3>("h4")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17]
    node _T_16 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17]
    node _T_17 = eq(_T_15, _T_16) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17]
    node _T_18 = and(io_channels_write_data_channel_WVALID, WREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 204:50]
    node _T_19 = bits(io_channels_write_data_channel_WSTRB, 0, 0) @[4-soc/src/main/scala/bus/AXI4Lite.scala 207:70]
    node _T_20 = bits(io_channels_write_data_channel_WSTRB, 1, 1) @[4-soc/src/main/scala/bus/AXI4Lite.scala 207:70]
    node _T_21 = bits(io_channels_write_data_channel_WSTRB, 2, 2) @[4-soc/src/main/scala/bus/AXI4Lite.scala 207:70]
    node _T_22 = bits(io_channels_write_data_channel_WSTRB, 3, 3) @[4-soc/src/main/scala/bus/AXI4Lite.scala 207:70]
    node _GEN_19 = mux(_T_18, io_channels_write_data_channel_WDATA, write_data) @[4-soc/src/main/scala/bus/AXI4Lite.scala 204:61 206:22 137:27]
    node _WIRE_0 = _T_19 @[4-soc/src/main/scala/bus/AXI4Lite.scala 207:{32,32}]
    node _GEN_20 = mux(_T_18, _WIRE_0, write_strobe_0) @[4-soc/src/main/scala/bus/AXI4Lite.scala 204:61 207:22 139:29]
    node _WIRE_1 = _T_20 @[4-soc/src/main/scala/bus/AXI4Lite.scala 207:{32,32}]
    node _GEN_21 = mux(_T_18, _WIRE_1, write_strobe_1) @[4-soc/src/main/scala/bus/AXI4Lite.scala 204:61 207:22 139:29]
    node _WIRE_2 = _T_21 @[4-soc/src/main/scala/bus/AXI4Lite.scala 207:{32,32}]
    node _GEN_22 = mux(_T_18, _WIRE_2, write_strobe_2) @[4-soc/src/main/scala/bus/AXI4Lite.scala 204:61 207:22 139:29]
    node _WIRE_3 = _T_22 @[4-soc/src/main/scala/bus/AXI4Lite.scala 207:{32,32}]
    node _GEN_23 = mux(_T_18, _WIRE_3, write_strobe_3) @[4-soc/src/main/scala/bus/AXI4Lite.scala 204:61 207:22 139:29]
    node _GEN_24 = mux(_T_18, UInt<1>("h0"), WREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 204:61 208:22 144:23]
    node _GEN_25 = mux(_T_18, UInt<1>("h1"), write) @[4-soc/src/main/scala/bus/AXI4Lite.scala 135:22 204:61 209:22]
    node _GEN_26 = mux(_T_18, UInt<3>("h5"), state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 116:22 204:61 210:22]
    node _T_23 = asUInt(UInt<3>("h5")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17]
    node _T_24 = asUInt(state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17]
    node _T_25 = eq(_T_23, _T_24) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17]
    node _T_26 = and(BVALID, io_channels_write_response_channel_BREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 219:19]
    node _GEN_27 = mux(_T_26, UInt<1>("h0"), UInt<1>("h1")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 216:14 219:65 221:16]
    node _GEN_28 = mux(_T_26, UInt<1>("h0"), state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 219:65 222:16 116:22]
    node _GEN_29 = mux(_T_25, UInt<1>("h0"), write) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 215:14 135:22]
    node _GEN_30 = mux(_T_25, _GEN_27, BVALID) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 146:23]
    node _GEN_31 = mux(_T_25, UInt<1>("h0"), UInt<2>("h0")) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 217:14 148:23]
    node _GEN_32 = mux(_T_25, _GEN_28, state) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 116:22]
    node _GEN_33 = mux(_T_17, _GEN_19, write_data) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 137:27]
    node _GEN_34 = mux(_T_17, _GEN_20, write_strobe_0) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 139:29]
    node _GEN_35 = mux(_T_17, _GEN_21, write_strobe_1) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 139:29]
    node _GEN_36 = mux(_T_17, _GEN_22, write_strobe_2) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 139:29]
    node _GEN_37 = mux(_T_17, _GEN_23, write_strobe_3) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 139:29]
    node _GEN_38 = mux(_T_17, _GEN_24, WREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 144:23]
    node _GEN_39 = mux(_T_17, _GEN_25, _GEN_29) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17]
    node _GEN_40 = mux(_T_17, _GEN_26, _GEN_32) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17]
    node _GEN_41 = mux(_T_17, BVALID, _GEN_30) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 146:23]
    node _GEN_42 = mux(_T_17, UInt<2>("h0"), _GEN_31) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 148:23]
    node _GEN_43 = mux(_T_13, _GEN_15, addr) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 118:21]
    node _GEN_44 = mux(_T_13, _GEN_16, AWREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 142:24]
    node _GEN_45 = mux(_T_13, _GEN_17, _GEN_38) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17]
    node _GEN_46 = mux(_T_13, _GEN_18, _GEN_40) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17]
    node _GEN_47 = mux(_T_13, write_data, _GEN_33) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 137:27]
    node _GEN_48 = mux(_T_13, write_strobe_0, _GEN_34) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 139:29]
    node _GEN_49 = mux(_T_13, write_strobe_1, _GEN_35) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 139:29]
    node _GEN_50 = mux(_T_13, write_strobe_2, _GEN_36) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 139:29]
    node _GEN_51 = mux(_T_13, write_strobe_3, _GEN_37) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 139:29]
    node _GEN_52 = mux(_T_13, write, _GEN_39) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 135:22]
    node _GEN_53 = mux(_T_13, BVALID, _GEN_41) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 146:23]
    node _GEN_54 = mux(_T_13, UInt<2>("h0"), _GEN_42) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 148:23]
    node _GEN_55 = mux(_T_9, _GEN_9, read_data) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 124:26]
    node _GEN_56 = mux(_T_9, _GEN_13, RVALID) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 129:23]
    node _GEN_57 = mux(_T_9, _GEN_11, RRESP) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 131:22]
    node _GEN_58 = mux(_T_9, _GEN_12, read) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 122:21]
    node _GEN_59 = mux(_T_9, _GEN_14, _GEN_46) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17]
    node _GEN_60 = mux(_T_9, addr, _GEN_43) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 118:21]
    node _GEN_61 = mux(_T_9, AWREADY, _GEN_44) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 142:24]
    node _GEN_62 = mux(_T_9, WREADY, _GEN_45) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 144:23]
    node _GEN_63 = mux(_T_9, write_data, _GEN_47) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 137:27]
    node _GEN_64 = mux(_T_9, write_strobe_0, _GEN_48) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 139:29]
    node _GEN_65 = mux(_T_9, write_strobe_1, _GEN_49) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 139:29]
    node _GEN_66 = mux(_T_9, write_strobe_2, _GEN_50) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 139:29]
    node _GEN_67 = mux(_T_9, write_strobe_3, _GEN_51) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 139:29]
    node _GEN_68 = mux(_T_9, write, _GEN_52) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 135:22]
    node _GEN_69 = mux(_T_9, BVALID, _GEN_53) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 146:23]
    node _GEN_70 = mux(_T_9, UInt<2>("h0"), _GEN_54) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 148:23]
    node _GEN_71 = mux(_T_5, _GEN_5, _GEN_60) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17]
    node _GEN_72 = mux(_T_5, _GEN_6, ARREADY) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 127:24]
    node _GEN_73 = mux(_T_5, _GEN_7, _GEN_58) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17]
    node _GEN_74 = mux(_T_5, _GEN_8, _GEN_59) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17]
    node _GEN_75 = mux(_T_5, read_data, _GEN_55) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 124:26]
    node _GEN_76 = mux(_T_5, RVALID, _GEN_56) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 129:23]
    node _GEN_77 = mux(_T_5, RRESP, _GEN_57) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 131:22]
    node _GEN_78 = mux(_T_5, AWREADY, _GEN_61) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 142:24]
    node _GEN_79 = mux(_T_5, WREADY, _GEN_62) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 144:23]
    node _GEN_80 = mux(_T_5, write_data, _GEN_63) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 137:27]
    node _GEN_81 = mux(_T_5, write_strobe_0, _GEN_64) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 139:29]
    node _GEN_82 = mux(_T_5, write_strobe_1, _GEN_65) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 139:29]
    node _GEN_83 = mux(_T_5, write_strobe_2, _GEN_66) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 139:29]
    node _GEN_84 = mux(_T_5, write_strobe_3, _GEN_67) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 139:29]
    node _GEN_85 = mux(_T_5, write, _GEN_68) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 135:22]
    node _GEN_86 = mux(_T_5, BVALID, _GEN_69) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 146:23]
    node _GEN_87 = mux(_T_5, UInt<2>("h0"), _GEN_70) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 148:23]
    node _GEN_88 = mux(_T_2, UInt<1>("h0"), _GEN_73) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 153:13]
    node _GEN_89 = mux(_T_2, UInt<1>("h0"), _GEN_85) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 154:13]
    node _GEN_90 = mux(_T_2, _GEN_2, _GEN_74) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17]
    node _GEN_91 = mux(_T_2, _GEN_3, _GEN_72) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17]
    node _GEN_92 = mux(_T_2, _GEN_4, _GEN_78) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17]
    node _GEN_93 = mux(_T_2, addr, _GEN_71) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 118:21]
    node _GEN_94 = mux(_T_2, read_data, _GEN_75) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 124:26]
    node _GEN_95 = mux(_T_2, RVALID, _GEN_76) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 129:23]
    node _GEN_96 = mux(_T_2, RRESP, _GEN_77) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 131:22]
    node _GEN_97 = mux(_T_2, WREADY, _GEN_79) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 144:23]
    node _GEN_98 = mux(_T_2, write_data, _GEN_80) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 137:27]
    node _GEN_99 = mux(_T_2, write_strobe_0, _GEN_81) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 139:29]
    node _GEN_100 = mux(_T_2, write_strobe_1, _GEN_82) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 139:29]
    node _GEN_101 = mux(_T_2, write_strobe_2, _GEN_83) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 139:29]
    node _GEN_102 = mux(_T_2, write_strobe_3, _GEN_84) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 139:29]
    node _GEN_103 = mux(_T_2, BVALID, _GEN_86) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 146:23]
    node _GEN_104 = mux(_T_2, UInt<2>("h0"), _GEN_87) @[4-soc/src/main/scala/bus/AXI4Lite.scala 151:17 148:23]
    node _write_strobe_WIRE_0 = UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 139:{37,37}]
    node _write_strobe_WIRE_1 = UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 139:{37,37}]
    node _write_strobe_WIRE_2 = UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 139:{37,37}]
    node _write_strobe_WIRE_3 = UInt<1>("h0") @[4-soc/src/main/scala/bus/AXI4Lite.scala 139:{37,37}]
    node BRESP = _GEN_104 @[4-soc/src/main/scala/bus/AXI4Lite.scala 148:23]
    io_channels_write_address_channel_AWREADY <= AWREADY @[4-soc/src/main/scala/bus/AXI4Lite.scala 143:45]
    io_channels_write_data_channel_WREADY <= WREADY @[4-soc/src/main/scala/bus/AXI4Lite.scala 145:41]
    io_channels_write_response_channel_BVALID <= BVALID @[4-soc/src/main/scala/bus/AXI4Lite.scala 147:45]
    io_channels_write_response_channel_BRESP <= BRESP @[4-soc/src/main/scala/bus/AXI4Lite.scala 149:44]
    io_channels_read_address_channel_ARREADY <= ARREADY @[4-soc/src/main/scala/bus/AXI4Lite.scala 128:44]
    io_channels_read_data_channel_RVALID <= RVALID @[4-soc/src/main/scala/bus/AXI4Lite.scala 130:40]
    io_channels_read_data_channel_RDATA <= read_data @[4-soc/src/main/scala/bus/AXI4Lite.scala 125:39]
    io_channels_read_data_channel_RRESP <= RRESP @[4-soc/src/main/scala/bus/AXI4Lite.scala 132:39]
    io_bundle_address <= addr @[4-soc/src/main/scala/bus/AXI4Lite.scala 119:21]
    io_bundle_read <= read @[4-soc/src/main/scala/bus/AXI4Lite.scala 123:18]
    io_bundle_write <= write @[4-soc/src/main/scala/bus/AXI4Lite.scala 136:19]
    io_bundle_write_data <= write_data @[4-soc/src/main/scala/bus/AXI4Lite.scala 138:24]
    io_bundle_write_strobe_0 <= write_strobe_0 @[4-soc/src/main/scala/bus/AXI4Lite.scala 140:26]
    io_bundle_write_strobe_1 <= write_strobe_1 @[4-soc/src/main/scala/bus/AXI4Lite.scala 140:26]
    io_bundle_write_strobe_2 <= write_strobe_2 @[4-soc/src/main/scala/bus/AXI4Lite.scala 140:26]
    io_bundle_write_strobe_3 <= write_strobe_3 @[4-soc/src/main/scala/bus/AXI4Lite.scala 140:26]
    state <= mux(reset, UInt<1>("h0"), _GEN_90) @[4-soc/src/main/scala/bus/AXI4Lite.scala 116:{22,22}]
    addr <= mux(reset, UInt<32>("h0"), _GEN_93) @[4-soc/src/main/scala/bus/AXI4Lite.scala 118:{21,21}]
    read <= mux(reset, UInt<1>("h0"), _GEN_88) @[4-soc/src/main/scala/bus/AXI4Lite.scala 122:{21,21}]
    read_data <= mux(reset, UInt<32>("h0"), _GEN_94) @[4-soc/src/main/scala/bus/AXI4Lite.scala 124:{26,26}]
    ARREADY <= mux(reset, UInt<1>("h0"), _GEN_91) @[4-soc/src/main/scala/bus/AXI4Lite.scala 127:{24,24}]
    RVALID <= mux(reset, UInt<1>("h0"), _GEN_95) @[4-soc/src/main/scala/bus/AXI4Lite.scala 129:{23,23}]
    RRESP <= mux(reset, UInt<2>("h0"), _GEN_96) @[4-soc/src/main/scala/bus/AXI4Lite.scala 131:{22,22}]
    write <= mux(reset, UInt<1>("h0"), _GEN_89) @[4-soc/src/main/scala/bus/AXI4Lite.scala 135:{22,22}]
    write_data <= mux(reset, UInt<32>("h0"), _GEN_98) @[4-soc/src/main/scala/bus/AXI4Lite.scala 137:{27,27}]
    write_strobe_0 <= mux(reset, _write_strobe_WIRE_0, _GEN_99) @[4-soc/src/main/scala/bus/AXI4Lite.scala 139:{29,29}]
    write_strobe_1 <= mux(reset, _write_strobe_WIRE_1, _GEN_100) @[4-soc/src/main/scala/bus/AXI4Lite.scala 139:{29,29}]
    write_strobe_2 <= mux(reset, _write_strobe_WIRE_2, _GEN_101) @[4-soc/src/main/scala/bus/AXI4Lite.scala 139:{29,29}]
    write_strobe_3 <= mux(reset, _write_strobe_WIRE_3, _GEN_102) @[4-soc/src/main/scala/bus/AXI4Lite.scala 139:{29,29}]
    AWREADY <= mux(reset, UInt<1>("h0"), _GEN_92) @[4-soc/src/main/scala/bus/AXI4Lite.scala 142:{24,24}]
    WREADY <= mux(reset, UInt<1>("h0"), _GEN_97) @[4-soc/src/main/scala/bus/AXI4Lite.scala 144:{23,23}]
    BVALID <= mux(reset, UInt<1>("h0"), _GEN_103) @[4-soc/src/main/scala/bus/AXI4Lite.scala 146:{23,23}]

  module TestTopModule :
    input clock : Clock
    input reset : UInt<1>
    input io_regs_debug_read_address : UInt<5> @[4-soc/src/test/scala/riscv/TestTopModule.scala 17:14]
    input io_mem_debug_read_address : UInt<32> @[4-soc/src/test/scala/riscv/TestTopModule.scala 17:14]
    output io_regs_debug_read_data : UInt<32> @[4-soc/src/test/scala/riscv/TestTopModule.scala 17:14]
    output io_mem_debug_read_data : UInt<32> @[4-soc/src/test/scala/riscv/TestTopModule.scala 17:14]
    input io_csr_debug_read_address : UInt<12> @[4-soc/src/test/scala/riscv/TestTopModule.scala 17:14]
    output io_csr_debug_read_data : UInt<32> @[4-soc/src/test/scala/riscv/TestTopModule.scala 17:14]
    input io_interrupt_flag : UInt<32> @[4-soc/src/test/scala/riscv/TestTopModule.scala 17:14]

    inst mem of Memory @[4-soc/src/test/scala/riscv/TestTopModule.scala 27:31]
    inst instruction_rom of InstructionROM @[4-soc/src/test/scala/riscv/TestTopModule.scala 28:31]
    inst rom_loader of ROMLoader @[4-soc/src/test/scala/riscv/TestTopModule.scala 29:31]
    inst cpu of CPU @[4-soc/src/test/scala/riscv/TestTopModule.scala 44:21]
    inst mem_slave of AXI4LiteSlave @[4-soc/src/test/scala/riscv/TestTopModule.scala 47:27]
    reg CPU_clkdiv : UInt<2>, clock with :
      reset => (UInt<1>("h0"), CPU_clkdiv) @[4-soc/src/test/scala/riscv/TestTopModule.scala 36:27]
    node _CPU_next_T = eq(CPU_clkdiv, UInt<2>("h3")) @[4-soc/src/test/scala/riscv/TestTopModule.scala 39:32]
    node _CPU_next_T_1 = add(CPU_clkdiv, UInt<1>("h1")) @[4-soc/src/test/scala/riscv/TestTopModule.scala 39:57]
    node _CPU_next_T_2 = tail(_CPU_next_T_1, 1) @[4-soc/src/test/scala/riscv/TestTopModule.scala 39:57]
    node _CPU_next_T_3 = mux(_CPU_next_T, UInt<1>("h0"), _CPU_next_T_2) @[4-soc/src/test/scala/riscv/TestTopModule.scala 39:20]
    node _CPU_tick_T = eq(CPU_clkdiv, UInt<1>("h0")) @[4-soc/src/test/scala/riscv/TestTopModule.scala 40:28]
    node CPU_tick = _CPU_tick_T @[4-soc/src/test/scala/riscv/TestTopModule.scala 37:24 40:14]
    node _T = asClock(CPU_tick) @[4-soc/src/test/scala/riscv/TestTopModule.scala 43:22]
    node loading = eq(rom_loader.io_load_finished, UInt<1>("h0")) @[4-soc/src/test/scala/riscv/TestTopModule.scala 63:19]
    node _mem_io_bundle_address_T = mux(loading, rom_loader.io_bundle_address, mem_slave.io_bundle_address) @[4-soc/src/test/scala/riscv/TestTopModule.scala 66:38]
    node _mem_io_bundle_write_data_T = mux(loading, rom_loader.io_bundle_write_data, mem_slave.io_bundle_write_data) @[4-soc/src/test/scala/riscv/TestTopModule.scala 67:38]
    node _mem_io_bundle_write_enable_T = mux(loading, rom_loader.io_bundle_write_enable, mem_slave.io_bundle_write) @[4-soc/src/test/scala/riscv/TestTopModule.scala 68:38]
    node _T_1_0 = mux(loading, rom_loader.io_bundle_write_strobe_0, mem_slave.io_bundle_write_strobe_0) @[4-soc/src/test/scala/riscv/TestTopModule.scala 69:38]
    node _T_1_1 = mux(loading, rom_loader.io_bundle_write_strobe_1, mem_slave.io_bundle_write_strobe_1) @[4-soc/src/test/scala/riscv/TestTopModule.scala 69:38]
    node _T_1_2 = mux(loading, rom_loader.io_bundle_write_strobe_2, mem_slave.io_bundle_write_strobe_2) @[4-soc/src/test/scala/riscv/TestTopModule.scala 69:38]
    node _T_1_3 = mux(loading, rom_loader.io_bundle_write_strobe_3, mem_slave.io_bundle_write_strobe_3) @[4-soc/src/test/scala/riscv/TestTopModule.scala 69:38]
    node _read_pending_T = eq(loading, UInt<1>("h0")) @[4-soc/src/test/scala/riscv/TestTopModule.scala 77:60]
    node _read_pending_T_1 = and(mem_slave.io_bundle_read, _read_pending_T) @[4-soc/src/test/scala/riscv/TestTopModule.scala 77:57]
    reg read_pending : UInt<1>, _T with :
      reset => (UInt<1>("h0"), read_pending) @[4-soc/src/test/scala/riscv/TestTopModule.scala 77:31]
    node CPU_next = _CPU_next_T_3 @[4-soc/src/test/scala/riscv/TestTopModule.scala 38:24 39:14]
    io_regs_debug_read_data <= cpu.io_debug_read_data @[4-soc/src/test/scala/riscv/TestTopModule.scala 86:35]
    io_mem_debug_read_data <= mem.io_debug_read_data @[4-soc/src/test/scala/riscv/TestTopModule.scala 101:29]
    io_csr_debug_read_data <= cpu.io_csr_debug_read_data @[4-soc/src/test/scala/riscv/TestTopModule.scala 88:35]
    mem.clock <= clock
    mem.reset <= reset
    mem.io_bundle_address <= _mem_io_bundle_address_T @[4-soc/src/test/scala/riscv/TestTopModule.scala 66:32]
    mem.io_bundle_write_data <= _mem_io_bundle_write_data_T @[4-soc/src/test/scala/riscv/TestTopModule.scala 67:32]
    mem.io_bundle_write_enable <= _mem_io_bundle_write_enable_T @[4-soc/src/test/scala/riscv/TestTopModule.scala 68:32]
    mem.io_bundle_write_strobe_0 <= _T_1_0 @[4-soc/src/test/scala/riscv/TestTopModule.scala 69:32]
    mem.io_bundle_write_strobe_1 <= _T_1_1 @[4-soc/src/test/scala/riscv/TestTopModule.scala 69:32]
    mem.io_bundle_write_strobe_2 <= _T_1_2 @[4-soc/src/test/scala/riscv/TestTopModule.scala 69:32]
    mem.io_bundle_write_strobe_3 <= _T_1_3 @[4-soc/src/test/scala/riscv/TestTopModule.scala 69:32]
    mem.io_instruction_address <= cpu.io_instruction_address @[4-soc/src/test/scala/riscv/TestTopModule.scala 54:32]
    mem.io_debug_read_address <= io_mem_debug_read_address @[4-soc/src/test/scala/riscv/TestTopModule.scala 100:29]
    instruction_rom.clock <= clock
    instruction_rom.reset <= reset
    instruction_rom.io_address <= rom_loader.io_rom_address @[4-soc/src/test/scala/riscv/TestTopModule.scala 33:30]
    rom_loader.clock <= clock
    rom_loader.reset <= reset
    rom_loader.io_bundle_read_data <= mem.io_bundle_read_data @[4-soc/src/test/scala/riscv/TestTopModule.scala 72:36]
    rom_loader.io_rom_data <= instruction_rom.io_data @[4-soc/src/test/scala/riscv/TestTopModule.scala 31:30]
    rom_loader.io_load_address <= UInt<32>("h1000") @[4-soc/src/test/scala/riscv/TestTopModule.scala 32:30]
    CPU_clkdiv <= mux(reset, UInt<1>("h0"), CPU_next) @[4-soc/src/test/scala/riscv/TestTopModule.scala 36:{27,27} 41:14]
    cpu.clock <= _T
    cpu.reset <= reset
    cpu.io_instruction <= mem.io_instruction @[4-soc/src/test/scala/riscv/TestTopModule.scala 55:32]
    cpu.io_instruction_valid <= rom_loader.io_load_finished @[4-soc/src/test/scala/riscv/TestTopModule.scala 51:35]
    cpu.io_memory_bundle_read_data is invalid
    cpu.io_memory_bundle_read_valid <= UInt<1>("h0") @[4-soc/src/test/scala/riscv/TestTopModule.scala 93:46]
    cpu.io_memory_bundle_write_valid <= UInt<1>("h0") @[4-soc/src/test/scala/riscv/TestTopModule.scala 94:46]
    cpu.io_memory_bundle_write_data_accepted <= UInt<1>("h0") @[4-soc/src/test/scala/riscv/TestTopModule.scala 95:46]
    cpu.io_memory_bundle_busy <= UInt<1>("h0") @[4-soc/src/test/scala/riscv/TestTopModule.scala 96:46]
    cpu.io_memory_bundle_granted <= UInt<1>("h1") @[4-soc/src/test/scala/riscv/TestTopModule.scala 97:46]
    cpu.io_axi4_channels_write_address_channel_AWREADY <= mem_slave.io_channels_write_address_channel_AWREADY @[4-soc/src/test/scala/riscv/TestTopModule.scala 60:27]
    cpu.io_axi4_channels_write_data_channel_WREADY <= mem_slave.io_channels_write_data_channel_WREADY @[4-soc/src/test/scala/riscv/TestTopModule.scala 60:27]
    cpu.io_axi4_channels_write_response_channel_BVALID <= mem_slave.io_channels_write_response_channel_BVALID @[4-soc/src/test/scala/riscv/TestTopModule.scala 60:27]
    cpu.io_axi4_channels_write_response_channel_BRESP <= mem_slave.io_channels_write_response_channel_BRESP @[4-soc/src/test/scala/riscv/TestTopModule.scala 60:27]
    cpu.io_axi4_channels_read_address_channel_ARREADY <= mem_slave.io_channels_read_address_channel_ARREADY @[4-soc/src/test/scala/riscv/TestTopModule.scala 60:27]
    cpu.io_axi4_channels_read_data_channel_RVALID <= mem_slave.io_channels_read_data_channel_RVALID @[4-soc/src/test/scala/riscv/TestTopModule.scala 60:27]
    cpu.io_axi4_channels_read_data_channel_RDATA <= mem_slave.io_channels_read_data_channel_RDATA @[4-soc/src/test/scala/riscv/TestTopModule.scala 60:27]
    cpu.io_axi4_channels_read_data_channel_RRESP <= mem_slave.io_channels_read_data_channel_RRESP @[4-soc/src/test/scala/riscv/TestTopModule.scala 60:27]
    cpu.io_interrupt_flag <= io_interrupt_flag @[4-soc/src/test/scala/riscv/TestTopModule.scala 57:27]
    cpu.io_debug_read_address <= io_regs_debug_read_address @[4-soc/src/test/scala/riscv/TestTopModule.scala 85:35]
    cpu.io_csr_debug_read_address <= io_csr_debug_read_address @[4-soc/src/test/scala/riscv/TestTopModule.scala 87:35]
    mem_slave.clock <= _T
    mem_slave.reset <= reset
    mem_slave.io_channels_write_address_channel_AWVALID <= cpu.io_axi4_channels_write_address_channel_AWVALID @[4-soc/src/test/scala/riscv/TestTopModule.scala 60:27]
    mem_slave.io_channels_write_address_channel_AWADDR <= cpu.io_axi4_channels_write_address_channel_AWADDR @[4-soc/src/test/scala/riscv/TestTopModule.scala 60:27]
    mem_slave.io_channels_write_address_channel_AWPROT <= cpu.io_axi4_channels_write_address_channel_AWPROT @[4-soc/src/test/scala/riscv/TestTopModule.scala 60:27]
    mem_slave.io_channels_write_data_channel_WVALID <= cpu.io_axi4_channels_write_data_channel_WVALID @[4-soc/src/test/scala/riscv/TestTopModule.scala 60:27]
    mem_slave.io_channels_write_data_channel_WDATA <= cpu.io_axi4_channels_write_data_channel_WDATA @[4-soc/src/test/scala/riscv/TestTopModule.scala 60:27]
    mem_slave.io_channels_write_data_channel_WSTRB <= cpu.io_axi4_channels_write_data_channel_WSTRB @[4-soc/src/test/scala/riscv/TestTopModule.scala 60:27]
    mem_slave.io_channels_write_response_channel_BREADY <= cpu.io_axi4_channels_write_response_channel_BREADY @[4-soc/src/test/scala/riscv/TestTopModule.scala 60:27]
    mem_slave.io_channels_read_address_channel_ARVALID <= cpu.io_axi4_channels_read_address_channel_ARVALID @[4-soc/src/test/scala/riscv/TestTopModule.scala 60:27]
    mem_slave.io_channels_read_address_channel_ARADDR <= cpu.io_axi4_channels_read_address_channel_ARADDR @[4-soc/src/test/scala/riscv/TestTopModule.scala 60:27]
    mem_slave.io_channels_read_address_channel_ARPROT <= cpu.io_axi4_channels_read_address_channel_ARPROT @[4-soc/src/test/scala/riscv/TestTopModule.scala 60:27]
    mem_slave.io_channels_read_data_channel_RREADY <= cpu.io_axi4_channels_read_data_channel_RREADY @[4-soc/src/test/scala/riscv/TestTopModule.scala 60:27]
    mem_slave.io_bundle_read_data <= mem.io_bundle_read_data @[4-soc/src/test/scala/riscv/TestTopModule.scala 78:36]
    mem_slave.io_bundle_read_valid <= read_pending @[4-soc/src/test/scala/riscv/TestTopModule.scala 79:36]
    read_pending <= mux(reset, UInt<1>("h0"), _read_pending_T_1) @[4-soc/src/test/scala/riscv/TestTopModule.scala 77:{31,31,31}]
