appendix ag thin film nomin thick nm vacuum evapor onto si substrat thin ag layer grown deposit sulfur onto ag surfac clean environ first analyt grade sulfur powder load quartz tube melt cool back order ensur homogen sourc thin film sampl load tube distanc cm sulfur load sulfur sampl tube evacu mbar pressur temperatur ramp c sublim sulfur perform static vacuum â€“ minut final temperatur rapid ramp sampl character rbs rutherford backscatt spectrometri erda elast recoil detect analysi exhibit inhomogen sulfur concentr profil consist presenc ag surfac layer bias scheme v measur mv amplitud voltag sweep black triangl use record hysteret switch characterist prepar subsequ state voltag sweep perform repeat scale nb superconduct gap mv red blue triangl b hysteret high bias v characterist ag ag sampl superconduct nb tip overlap subsequ loop demonstr reproduc resist switch entir puls sequenc arrow indic direct bias sweep c low bias v trace correspond trace state overlap trace data taken k repres finit bias conduct state b ag ag nb junction k obtain numer differenti measur low bias v trace continu line denot fit use btk theori obtain transmiss valu shown graph note curv normal high bias mev valu dash line correspond best fit use detun transmiss valu label graph testifi accuraci analysi circuit layout room temperatur setup util appli high low negat condit read bias short voltag puls ps durat memristor sampl b appli puls sequenc record open circuit configur sampl initi state applic long condit puls v amplitud long read puls mv amplitud use determin status devic short puls appar ns width nomin ps puls inset consequ limit mhz oscilloscop bandwidth nanoscal contact creat gentl touch sampl surfac mechan sharpen ptir nb tip coars adjust screw thread mechan use wherea fine posit three dimension piezo scanner appli use techniqu numer contact creat reproduc v characterist bias voltag appli junction util analog output nation instrument data acquisit card output voltag divid filter order ensur low nois contact current measur use variabl rang v convert process data acquisit card current voltag characterist junction record repeat bias voltag sweep bias scheme v measur carri superconduct nb tip k shown fig subsequ resist switch obtain voltag sweep mv amplitud altern sign state resist well non linear current contribut induc superconduct tip detect low amplitud mv triangular voltag puls first high bias sweep perform order verifi switch initi devic state follow acquisit low bias iv data repeat time averag purpos order improv signal nois ratio next high bias sweep cover one half total hysteresi loop prepar devic state second sequenc low bias measur probe state transport properti execut order confirm upon first switch state measur devic preserv revers configur restor test state appli anoth high bias loop low bias sequenc respect reproduc hysteret high bias v trace shown fig b demonstr two domin devic configur determin state chang sweep sequenc fit numer deriv low bias v data display fig c btk theori provid inform effect transmiss valu correspond configur numer accuraci fit procedur illustr fig obtain best fit transmiss valu numer least squar method detun optimum valu indic fig fit procedur repeat broaden paramet superconduct gap remain free paramet temperatur normal state conduct kept predetermin valu best fit curv obtain procedur display dash line fig systemat deviat experiment data demonstr nomin relat error inde repres lower limit accuraci transmiss valu determin modifi btk model former seem rather conserv estim metal natur state still evid consequ attempt fit individu differenti conduct trace parallel contribut small high transpar channel poor transmit extend area junction latter domin systemat fail puls scheme along circuit layout util room temperatur sub nanosecond puls experi shown fig setup base custom built rise time avalanch puls generat reli period charg break bipolar transistor indic fig resistor pf capacitor resistor yield unipolar outburst specifi ps puls width v amplitud repetit rate khz order studi resist switch behavior memristor sampl unipolar puls configur devic initi state cycl puls sequenc appli suffici larg negat bias read perform low negat bias level appli short puls slow typic long signal ad bias circuit via dc termin shown right hand side layout fig order gain control time ps puls onset read signal use gate v dc bias puls generat voltag drop memristor sampl monitor digit oscilloscop effect time resolut ns puls sequenc shown fig b record open circuit configur e memristor devic replac open termin exhibit transient behavior decay within ns fall short puls
