<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/CodeGen/TargetRegisterInfo.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_1e8ad0574bd6e387992681ee57691a07.html">CodeGen</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">TargetRegisterInfo.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="TargetRegisterInfo_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//==- TargetRegisterInfo.cpp - Target Register Information Implementation --==//</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file implements the TargetRegisterInfo interface.</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">//</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;</div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetRegisterInfo_8h.html">llvm/CodeGen/TargetRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="ArrayRef_8h.html">llvm/ADT/ArrayRef.h</a>&quot;</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="BitVector_8h.html">llvm/ADT/BitVector.h</a>&quot;</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SmallSet_8h.html">llvm/ADT/SmallSet.h</a>&quot;</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="STLExtras_8h.html">llvm/ADT/STLExtras.h</a>&quot;</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="StringExtras_8h.html">llvm/ADT/StringExtras.h</a>&quot;</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFrameInfo_8h.html">llvm/CodeGen/MachineFrameInfo.h</a>&quot;</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineRegisterInfo_8h.html">llvm/CodeGen/MachineRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetFrameLowering_8h.html">llvm/CodeGen/TargetFrameLowering.h</a>&quot;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetSubtargetInfo_8h.html">llvm/CodeGen/TargetSubtargetInfo.h</a>&quot;</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="VirtRegMap_8h.html">llvm/CodeGen/VirtRegMap.h</a>&quot;</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="preprocessor">#include &quot;llvm/Config/llvm-config.h&quot;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Attributes_8h.html">llvm/IR/Attributes.h</a>&quot;</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Function_8h.html">llvm/IR/Function.h</a>&quot;</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MCRegisterInfo_8h.html">llvm/MC/MCRegisterInfo.h</a>&quot;</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Compiler_8h.html">llvm/Support/Compiler.h</a>&quot;</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Debug_8h.html">llvm/Support/Debug.h</a>&quot;</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineValueType_8h.html">llvm/Support/MachineValueType.h</a>&quot;</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MathExtras_8h.html">llvm/Support/MathExtras.h</a>&quot;</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="Printable_8h.html">llvm/Support/Printable.h</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="raw__ostream_8h.html">llvm/Support/raw_ostream.h</a>&quot;</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &lt;cassert&gt;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &lt;utility&gt;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;</div><div class="line"><a name="l00038"></a><span class="lineno"><a class="line" href="TargetRegisterInfo_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">   38</a></span>&#160;<span class="preprocessor">#define DEBUG_TYPE &quot;target-reg-info&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;</div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#aab49a973e2e6703bd48f44e0b55c3307">   42</a></span>&#160;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aab49a973e2e6703bd48f44e0b55c3307">TargetRegisterInfo::TargetRegisterInfo</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetRegisterInfoDesc.html">TargetRegisterInfoDesc</a> *<a class="code" href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">ID</a>,</div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;                             <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a07447b6a98904fe9b81a142f5a87ec19">regclass_iterator</a> RCB, <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a07447b6a98904fe9b81a142f5a87ec19">regclass_iterator</a> RCE,</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;                             <span class="keyword">const</span> <span class="keywordtype">char</span> *<span class="keyword">const</span> *SRINames,</div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;                             <span class="keyword">const</span> <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> *SRILaneMasks,</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;                             <a class="code" href="structllvm_1_1LaneBitmask.html">LaneBitmask</a> SRICoveringLanes,</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;                             <span class="keyword">const</span> <a class="code" href="structllvm_1_1TargetRegisterInfo_1_1RegClassInfo.html">RegClassInfo</a> *<span class="keyword">const</span> RCIs,</div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;                             <span class="keywordtype">unsigned</span> <a class="code" href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a>)</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;  : InfoDesc(ID), SubRegIndexNames(SRINames),</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    SubRegIndexLaneMasks(SRILaneMasks),</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;    RegClassBegin(RCB), RegClassEnd(RCE),</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;    CoveringLanes(SRICoveringLanes),</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;    RCInfos(RCIs), HwMode(Mode) {</div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;}</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a5c5caef09edefc28aefe75a57b51e9e3">TargetRegisterInfo::~TargetRegisterInfo</a>() = <span class="keywordflow">default</span>;</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a5e59a895e310bb9825aee285bb0912dd">   58</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a5e59a895e310bb9825aee285bb0912dd">TargetRegisterInfo::markSuperRegs</a>(<a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;<a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a>, <span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>)<span class="keyword"></span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="keyword">    const </span>{</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a> AI(Reg, <span class="keyword">this</span>, <span class="keyword">true</span>); AI.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++AI)</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;    RegisterSet.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(*AI);</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;}</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a7bd2eaf010a0c53df66932fc514f1cc9">   64</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a7bd2eaf010a0c53df66932fc514f1cc9">TargetRegisterInfo::checkAllSuperRegsMarked</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;<a class="code" href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a>,</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;    <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> Exceptions)<span class="keyword"> const </span>{</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="comment">// Check that all super registers of reserved regs are reserved as well.</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Checked(<a class="code" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>());</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : RegisterSet.<a class="code" href="classllvm_1_1BitVector.html#a1aa4357710f3fd6e616e13b5c16dc0d8">set_bits</a>()) {</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordflow">if</span> (Checked[<a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>])</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1MCSuperRegIterator.html">MCSuperRegIterator</a> SR(Reg, <span class="keyword">this</span>); SR.<a class="code" href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">isValid</a>(); ++SR) {</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;      <span class="keywordflow">if</span> (!RegisterSet[*SR] &amp;&amp; !<a class="code" href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">is_contained</a>(Exceptions, Reg)) {</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Error: Super register &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(*SR, <span class="keyword">this</span>)</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;               &lt;&lt; <span class="stringliteral">&quot; of reserved register &quot;</span> &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Reg, <span class="keyword">this</span>)</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;               &lt;&lt; <span class="stringliteral">&quot; is not reserved.\n&quot;</span>;</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;      }</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;      <span class="comment">// We transitively check superregs. So we can remember this for later</span></div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;      <span class="comment">// to avoid compiletime explosion in deep register hierarchies.</span></div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;      Checked.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(*SR);</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;    }</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  }</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;}</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;</div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">   89</a></span>&#160;<a class="code" href="classllvm_1_1Printable.html">Printable</a> <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(<a class="code" href="classllvm_1_1Register.html">Register</a> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;                   <span class="keywordtype">unsigned</span> SubIdx, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) {</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1Printable.html">Printable</a>([Reg, TRI, SubIdx, MRI](<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS) {</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keywordflow">if</span> (!Reg)</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;      OS &lt;&lt; <span class="stringliteral">&quot;$noreg&quot;</span>;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#a1b164a8c57e21c6b879b8bdcc55c5f28">Register::isStackSlot</a>(Reg))</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;      OS &lt;&lt; <span class="stringliteral">&quot;SS#&quot;</span> &lt;&lt; <a class="code" href="classllvm_1_1Register.html#a3f2b0721d797d2f873d3e5590f4adbb1">Register::stackSlot2Index</a>(Reg);</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Reg)) {</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;      <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> <a class="code" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a> = MRI ? MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a56213f0cc001a2332555f3267f232b2a">getVRegName</a>(Reg) : <span class="stringliteral">&quot;&quot;</span>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;      <span class="keywordflow">if</span> (Name != <span class="stringliteral">&quot;&quot;</span>) {</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;        OS &lt;&lt; <span class="charliteral">&#39;%&#39;</span> &lt;&lt; <a class="code" href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;        OS &lt;&lt; <span class="charliteral">&#39;%&#39;</span> &lt;&lt; <a class="code" href="classllvm_1_1Register.html#a4c3e1acc360431fd8f8ae3a14777eef8">Register::virtReg2Index</a>(Reg);</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;      }</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!TRI)</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;      OS &lt;&lt; <span class="charliteral">&#39;$&#39;</span> &lt;&lt; <span class="stringliteral">&quot;physreg&quot;</span> &lt;&lt; <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (Reg &lt; TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>()) {</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;      OS &lt;&lt; <span class="charliteral">&#39;$&#39;</span>;</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;      <a class="code" href="namespacellvm.html#a1cc216d3be54d320e0cd37ec53e0ac32">printLowerCase</a>(TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">getName</a>(Reg), OS);</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;    } <span class="keywordflow">else</span></div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;      <a class="code" href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a>(<span class="stringliteral">&quot;Register kind is unsupported.&quot;</span>);</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;    <span class="keywordflow">if</span> (SubIdx) {</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;      <span class="keywordflow">if</span> (TRI)</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;        OS &lt;&lt; <span class="charliteral">&#39;:&#39;</span> &lt;&lt; TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aa61a687e68ac8c976cad9f466768bb81">getSubRegIndexName</a>(SubIdx);</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;      <span class="keywordflow">else</span></div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;        OS &lt;&lt; <span class="stringliteral">&quot;:sub(&quot;</span> &lt;&lt; SubIdx &lt;&lt; <span class="charliteral">&#39;)&#39;</span>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;    }</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;  });</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;}</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;</div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="namespacellvm.html#a34302b557354b8a09796c30b9f7408ab">  120</a></span>&#160;<a class="code" href="classllvm_1_1Printable.html">Printable</a> <a class="code" href="namespacellvm.html#a34302b557354b8a09796c30b9f7408ab">printRegUnit</a>(<span class="keywordtype">unsigned</span> Unit, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1Printable.html">Printable</a>([Unit, TRI](<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS) {</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="comment">// Generic printout when TRI is missing.</span></div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;    <span class="keywordflow">if</span> (!TRI) {</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;      OS &lt;&lt; <span class="stringliteral">&quot;Unit~&quot;</span> &lt;&lt; Unit;</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    }</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;    <span class="comment">// Check for invalid register units.</span></div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;    <span class="keywordflow">if</span> (Unit &gt;= TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">getNumRegUnits</a>()) {</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;      OS &lt;&lt; <span class="stringliteral">&quot;BadUnit~&quot;</span> &lt;&lt; Unit;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;      <span class="keywordflow">return</span>;</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;    }</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    <span class="comment">// Normal units have at least one root.</span></div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <a class="code" href="classllvm_1_1MCRegUnitRootIterator.html">MCRegUnitRootIterator</a> Roots(Unit, TRI);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Roots.<a class="code" href="classllvm_1_1MCRegUnitRootIterator.html#abd29ecab24058fdf823addcad29c6939">isValid</a>() &amp;&amp; <span class="stringliteral">&quot;Unit has no roots.&quot;</span>);</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    OS &lt;&lt; TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">getName</a>(*Roots);</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    <span class="keywordflow">for</span> (++Roots; Roots.<a class="code" href="classllvm_1_1MCRegUnitRootIterator.html#abd29ecab24058fdf823addcad29c6939">isValid</a>(); ++Roots)</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;      OS &lt;&lt; <span class="charliteral">&#39;~&#39;</span> &lt;&lt; TRI-&gt;<a class="code" href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">getName</a>(*Roots);</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;  });</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;}</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;</div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="namespacellvm.html#a788c5905de970028eb0efa2266bd10bf">  143</a></span>&#160;<a class="code" href="classllvm_1_1Printable.html">Printable</a> <a class="code" href="namespacellvm.html#a788c5905de970028eb0efa2266bd10bf">printVRegOrUnit</a>(<span class="keywordtype">unsigned</span> Unit, <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1Printable.html">Printable</a>([Unit, TRI](<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS) {</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Unit)) {</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;      OS &lt;&lt; <span class="charliteral">&#39;%&#39;</span> &lt;&lt; <a class="code" href="classllvm_1_1Register.html#a4c3e1acc360431fd8f8ae3a14777eef8">Register::virtReg2Index</a>(Unit);</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;      OS &lt;&lt; <a class="code" href="namespacellvm.html#a34302b557354b8a09796c30b9f7408ab">printRegUnit</a>(Unit, TRI);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;    }</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  });</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;}</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;</div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="namespacellvm.html#ac3c05b13e1e50b5a8103427b00434eeb">  153</a></span>&#160;<a class="code" href="classllvm_1_1Printable.html">Printable</a> <a class="code" href="namespacellvm.html#ac3c05b13e1e50b5a8103427b00434eeb">printRegClassOrBank</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;RegInfo,</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1Printable.html">Printable</a>([Reg, &amp;RegInfo, TRI](<a class="code" href="classllvm_1_1raw__ostream.html">raw_ostream</a> &amp;OS) {</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;    <span class="keywordflow">if</span> (RegInfo.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#acbf941f3063f77e3b9cc2c6dad202a87">getRegClassOrNull</a>(Reg))</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;      OS &lt;&lt; <a class="code" href="classllvm_1_1StringRef.html">StringRef</a>(TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#ac80ef1b0f96f5df74292346277f0005b">getRegClassName</a>(RegInfo.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Reg))).<a class="code" href="classllvm_1_1StringRef.html#abb1344e353958db14e66ec7ab574001a">lower</a>();</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (RegInfo.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a6b80a63a15baed24b80b6a1f2b127f45">getRegBankOrNull</a>(Reg))</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;      OS &lt;&lt; <a class="code" href="classllvm_1_1StringRef.html">StringRef</a>(RegInfo.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a6b80a63a15baed24b80b6a1f2b127f45">getRegBankOrNull</a>(Reg)-&gt;<a class="code" href="classllvm_1_1RegisterBank.html#a1b1e344ee2f128ac320c72e80d4597a2">getName</a>()).lower();</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;      OS &lt;&lt; <span class="stringliteral">&quot;_&quot;</span>;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>((RegInfo.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7d0764332d0d09b2fe5ef6719865e5ae">def_empty</a>(Reg) || RegInfo.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Reg).<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>()) &amp;&amp;</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;             <span class="stringliteral">&quot;Generic registers must have a valid type&quot;</span>);</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    }</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  });</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;}</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;} <span class="comment">// end namespace llvm</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">/// getAllocatableClass - Return the maximal subclass of the given register</span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="comment">/// class that is alloctable, or NULL.</span></div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"></span><span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a91c8fd7879e62b4a76d8c23ecef7ef23">  173</a></span>&#160;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a91c8fd7879e62b4a76d8c23ecef7ef23">TargetRegisterInfo::getAllocatableClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keywordflow">if</span> (!RC || RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a68b1cbd38847abc3e56eca6df316d5a1">isAllocatable</a>())</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="keywordflow">return</span> RC;</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1BitMaskClassIterator.html">BitMaskClassIterator</a> It(RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a4043aedf891c4b3fa09fa5b5ef29c0fd">getSubClassMask</a>(), *<span class="keyword">this</span>); It.<a class="code" href="classllvm_1_1BitMaskClassIterator.html#a7664b8699f3f1fda5c79d7e7269e20fc">isValid</a>();</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;       ++It) {</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubRC = <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">getRegClass</a>(It.getID());</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <span class="keywordflow">if</span> (SubRC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a68b1cbd38847abc3e56eca6df316d5a1">isAllocatable</a>())</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;      <span class="keywordflow">return</span> SubRC;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  }</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;}</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment">/// getMinimalPhysRegClass - Returns the Register Class of a physical</span></div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">/// register of the given type, picking the most sub register class of</span></div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;<span class="comment">/// the right type that contains this physreg.</span></div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"></span><span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a1a0a7a3480e4a8baf792541d1a59dde2">  190</a></span>&#160;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a1a0a7a3480e4a8baf792541d1a59dde2">TargetRegisterInfo::getMinimalPhysRegClass</a>(<span class="keywordtype">unsigned</span> reg, <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT)<span class="keyword"> const </span>{</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(reg) &amp;&amp;</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;         <span class="stringliteral">&quot;reg must be a physical register&quot;</span>);</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;  <span class="comment">// Pick the most sub register class of the right type that contains</span></div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;  <span class="comment">// this physreg.</span></div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* BestRC = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a>* RC : <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a07dfd864dd46de4511b08a1487e2719b">regclasses</a>()) {</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <span class="keywordflow">if</span> ((VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">MVT::Other</a> || <a class="code" href="classllvm_1_1TargetRegisterInfo.html#adaf5c0a9d9f810432a85bd299081e0a7">isTypeLegalForClass</a>(*RC, VT)) &amp;&amp;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;        RC-&gt;contains(reg) &amp;&amp; (!BestRC || BestRC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a9a5870d927668bd2f44e70afa77ffdd4">hasSubClass</a>(RC)))</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;      BestRC = RC;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  }</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(BestRC &amp;&amp; <span class="stringliteral">&quot;Couldn&#39;t find the register class&quot;</span>);</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;  <span class="keywordflow">return</span> BestRC;</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;}</div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">/// getAllocatableSetForRC - Toggle the bits that represent allocatable</span></div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;<span class="comment">/// registers for the specific register class.</span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="TargetRegisterInfo_8cpp.html#a5e3d92b49e8116d3df7c9264615e2d2d">  209</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">void</span> <a class="code" href="TargetRegisterInfo_8cpp.html#a5e3d92b49e8116d3df7c9264615e2d2d">getAllocatableSetForRC</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;                                   <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> &amp;R){</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a68b1cbd38847abc3e56eca6df316d5a1">isAllocatable</a>() &amp;&amp; <span class="stringliteral">&quot;invalid for nonallocatable sets&quot;</span>);</div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> Order = RC-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#aa7fb88445e6e87a1ea5f88bed35d1073">getRawAllocationOrder</a>(MF);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> i = 0; i != Order.size(); ++i)</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    R.<a class="code" href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">set</a>(Order[i]);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;}</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;</div><div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#afa9e8234d75eca83a898e143f4b2502e">  217</a></span>&#160;<a class="code" href="classllvm_1_1BitVector.html">BitVector</a> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#afa9e8234d75eca83a898e143f4b2502e">TargetRegisterInfo::getAllocatableSet</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC)<span class="keyword"> const </span>{</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Allocatable(<a class="code" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>());</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;  <span class="keywordflow">if</span> (RC) {</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="comment">// A register class with no allocatable subclass returns an empty set.</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SubClass = <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a91c8fd7879e62b4a76d8c23ecef7ef23">getAllocatableClass</a>(RC);</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;    <span class="keywordflow">if</span> (SubClass)</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;      <a class="code" href="TargetRegisterInfo_8cpp.html#a5e3d92b49e8116d3df7c9264615e2d2d">getAllocatableSetForRC</a>(MF, SubClass, Allocatable);</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;    <span class="keywordflow">for</span> (<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a> : <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a07dfd864dd46de4511b08a1487e2719b">regclasses</a>())</div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>-&gt;isAllocatable())</div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        <a class="code" href="TargetRegisterInfo_8cpp.html#a5e3d92b49e8116d3df7c9264615e2d2d">getAllocatableSetForRC</a>(MF, <a class="code" href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a>, Allocatable);</div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  }</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;  <span class="comment">// Mask out the reserved registers</span></div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;  <a class="code" href="classllvm_1_1BitVector.html">BitVector</a> Reserved = <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a82390447c4d818e9ba87147186f2bc9a">getReservedRegs</a>(MF);</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  Allocatable &amp;= Reserved.<a class="code" href="classllvm_1_1BitVector.html#a2a8677748ff6a6469bb9185e1d178fd1">flip</a>();</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="keywordflow">return</span> Allocatable;</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;}</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="keyword">static</span> <span class="keyword">inline</span></div><div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="TargetRegisterInfo_8cpp.html#af72f7bb57183a32ad9703b426b27421c">  239</a></span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="TargetRegisterInfo_8cpp.html#af72f7bb57183a32ad9703b426b27421c">firstCommonClass</a>(<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *A,</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0, <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a> = TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a6c675a20e6f9775ef07b661d12ff5d23">getNumRegClasses</a>(); <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> += 32)</div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="keywordflow">if</span> (<span class="keywordtype">unsigned</span> Common = *A++ &amp; *B++)</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;      <span class="keywordflow">return</span> TRI-&gt;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">getRegClass</a>(<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> + <a class="code" href="namespacellvm.html#a7771b636e3d12b42818bf92a7195fb30">countTrailingZeros</a>(Common));</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;}</div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a3b95a9806561854bf48f8f3828b271ad">  249</a></span>&#160;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3b95a9806561854bf48f8f3828b271ad">TargetRegisterInfo::getCommonSubClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *A,</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;                                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;  <span class="comment">// First take care of the trivial cases.</span></div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="keywordflow">if</span> (A == B)</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;    <span class="keywordflow">return</span> A;</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="keywordflow">if</span> (!A || !B)</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;  <span class="comment">// Register classes are ordered topologically, so the largest common</span></div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="comment">// sub-class it the common sub-class with the smallest ID.</span></div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="TargetRegisterInfo_8cpp.html#af72f7bb57183a32ad9703b426b27421c">firstCommonClass</a>(A-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a4043aedf891c4b3fa09fa5b5ef29c0fd">getSubClassMask</a>(), B-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a4043aedf891c4b3fa09fa5b5ef29c0fd">getSubClassMask</a>(), <span class="keyword">this</span>);</div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;}</div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;</div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</div><div class="line"><a name="l00263"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#af14d27fb00fd2058e8da7eec1489df19">  263</a></span>&#160;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#af14d27fb00fd2058e8da7eec1489df19">TargetRegisterInfo::getMatchingSuperRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *A,</div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>,</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                                             <span class="keywordtype">unsigned</span> Idx)<span class="keyword"> const </span>{</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(A &amp;&amp; B &amp;&amp; <span class="stringliteral">&quot;Missing register class&quot;</span>);</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(Idx &amp;&amp; <span class="stringliteral">&quot;Bad sub-register index&quot;</span>);</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;  <span class="comment">// Find Idx in the list of super-register indices.</span></div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SuperRegClassIterator.html">SuperRegClassIterator</a> RCI(B, <span class="keyword">this</span>); RCI.<a class="code" href="classllvm_1_1SuperRegClassIterator.html#ab01d3f3f418cd90ef87272b9459403d8">isValid</a>(); ++RCI)</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;    <span class="keywordflow">if</span> (RCI.getSubReg() == Idx)</div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;      <span class="comment">// The bit mask contains all register classes that are projected into B</span></div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;      <span class="comment">// by Idx. Find a class that is also a sub-class of A.</span></div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="TargetRegisterInfo_8cpp.html#af72f7bb57183a32ad9703b426b27421c">firstCommonClass</a>(RCI.getMask(), A-&gt;<a class="code" href="classllvm_1_1TargetRegisterClass.html#a4043aedf891c4b3fa09fa5b5ef29c0fd">getSubClassMask</a>(), <span class="keyword">this</span>);</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;}</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a98348fe477d2816f8244444abb2523c3">TargetRegisterInfo::</a></div><div class="line"><a name="l00279"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a98348fe477d2816f8244444abb2523c3">  279</a></span>&#160;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a98348fe477d2816f8244444abb2523c3">getCommonSuperRegClass</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RCA, <span class="keywordtype">unsigned</span> SubA,</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RCB, <span class="keywordtype">unsigned</span> SubB,</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;                       <span class="keywordtype">unsigned</span> &amp;PreA, <span class="keywordtype">unsigned</span> &amp;PreB)<span class="keyword"> const </span>{</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RCA &amp;&amp; SubA &amp;&amp; RCB &amp;&amp; SubB &amp;&amp; <span class="stringliteral">&quot;Invalid arguments&quot;</span>);</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;  <span class="comment">// Search all pairs of sub-register indices that project into RCA and RCB</span></div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;  <span class="comment">// respectively. This is quadratic, but usually the sets are very small. On</span></div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;  <span class="comment">// most targets like X86, there will only be a single sub-register index</span></div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;  <span class="comment">// (e.g., sub_16bit projecting into GR16).</span></div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;  <span class="comment">// The worst case is a register class like DPR on ARM.</span></div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;  <span class="comment">// We have indices dsub_0..dsub_7 projecting into that class.</span></div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="comment">//</span></div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;  <span class="comment">// It is very common that one register class is a sub-register of the other.</span></div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;  <span class="comment">// Arrange for RCA to be the larger register so the answer will be found in</span></div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="comment">// the first iteration. This makes the search linear for the most common</span></div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;  <span class="comment">// case.</span></div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *BestRC = <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;  <span class="keywordtype">unsigned</span> *BestPreA = &amp;PreA;</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;  <span class="keywordtype">unsigned</span> *BestPreB = &amp;PreB;</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*RCA) &lt; <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*RCB)) {</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(RCA, RCB);</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(SubA, SubB);</div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(BestPreA, BestPreB);</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;  }</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;  <span class="comment">// Also terminate the search one we have found a register class as small as</span></div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;  <span class="comment">// RCA.</span></div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;  <span class="keywordtype">unsigned</span> MinSize = <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*RCA);</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;  <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SuperRegClassIterator.html">SuperRegClassIterator</a> IA(RCA, <span class="keyword">this</span>, <span class="keyword">true</span>); IA.<a class="code" href="classllvm_1_1SuperRegClassIterator.html#ab01d3f3f418cd90ef87272b9459403d8">isValid</a>(); ++IA) {</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;    <span class="keywordtype">unsigned</span> FinalA = <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3a4eeb9ff94628ed00e695d6aa8e897f">composeSubRegIndices</a>(IA.getSubReg(), SubA);</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classllvm_1_1SuperRegClassIterator.html">SuperRegClassIterator</a> IB(RCB, <span class="keyword">this</span>, <span class="keyword">true</span>); IB.<a class="code" href="classllvm_1_1SuperRegClassIterator.html#ab01d3f3f418cd90ef87272b9459403d8">isValid</a>(); ++IB) {</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;      <span class="comment">// Check if a common super-register class exists for this index pair.</span></div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC =</div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;        <a class="code" href="TargetRegisterInfo_8cpp.html#af72f7bb57183a32ad9703b426b27421c">firstCommonClass</a>(IA.getMask(), IB.getMask(), <span class="keyword">this</span>);</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;      <span class="keywordflow">if</span> (!RC || <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*RC) &lt; MinSize)</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;      <span class="comment">// The indexes must compose identically: PreA+SubA == PreB+SubB.</span></div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;      <span class="keywordtype">unsigned</span> FinalB = <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3a4eeb9ff94628ed00e695d6aa8e897f">composeSubRegIndices</a>(IB.getSubReg(), SubB);</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;      <span class="keywordflow">if</span> (FinalA != FinalB)</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;      <span class="comment">// Is RC a better candidate than BestRC?</span></div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;      <span class="keywordflow">if</span> (BestRC &amp;&amp; <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*RC) &gt;= <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*BestRC))</div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;        <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;      <span class="comment">// Yes, RC is the smallest super-register seen so far.</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;      BestRC = RC;</div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;      *BestPreA = IA.getSubReg();</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;      *BestPreB = IB.getSubReg();</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;      <span class="comment">// Bail early if we reached MinSize. We won&#39;t find a better candidate.</span></div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;      <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*BestRC) == MinSize)</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;        <span class="keywordflow">return</span> BestRC;</div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;    }</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;  }</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;  <span class="keywordflow">return</span> BestRC;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;}</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;<span class="comment"></span></div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;<span class="comment">/// Check if the registers defined by the pair (RegisterClass, SubReg)</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;<span class="comment">/// share the same register file.</span></div><div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="TargetRegisterInfo_8cpp.html#afe1159c2a87a23c05d974b8c14d28a1e">  342</a></span>&#160;<span class="comment"></span><span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="TargetRegisterInfo_8cpp.html#afe1159c2a87a23c05d974b8c14d28a1e">shareSameRegisterFile</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DefRC,</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;                                  <span class="keywordtype">unsigned</span> DefSubReg,</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;                                  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC,</div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;                                  <span class="keywordtype">unsigned</span> SrcSubReg) {</div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;  <span class="comment">// Same register class.</span></div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;  <span class="keywordflow">if</span> (DefRC == SrcRC)</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <span class="comment">// Both operands are sub registers. Check if they share a register class.</span></div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;  <span class="keywordtype">unsigned</span> SrcIdx, DefIdx;</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;  <span class="keywordflow">if</span> (SrcSubReg &amp;&amp; DefSubReg) {</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;    <span class="keywordflow">return</span> TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a98348fe477d2816f8244444abb2523c3">getCommonSuperRegClass</a>(SrcRC, SrcSubReg, DefRC, DefSubReg,</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;                                      SrcIdx, DefIdx) != <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;  }</div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;  <span class="comment">// At most one of the register is a sub register, make it Src to avoid</span></div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;  <span class="comment">// duplicating the test.</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;  <span class="keywordflow">if</span> (!SrcSubReg) {</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(DefSubReg, SrcSubReg);</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;    <a class="code" href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a>(DefRC, SrcRC);</div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;  }</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;  <span class="comment">// One of the register is a sub register, check if we can get a superclass.</span></div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;  <span class="keywordflow">if</span> (SrcSubReg)</div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="keywordflow">return</span> TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#af14d27fb00fd2058e8da7eec1489df19">getMatchingSuperRegClass</a>(SrcRC, DefRC, SrcSubReg) != <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;  <span class="comment">// Plain copy.</span></div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;  <span class="keywordflow">return</span> TRI.<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3b95a9806561854bf48f8f3828b271ad">getCommonSubClass</a>(DefRC, SrcRC) != <span class="keyword">nullptr</span>;</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;}</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;</div><div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a5f57fdbb65e054ee2e03be0ffd3001b3">  373</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a5f57fdbb65e054ee2e03be0ffd3001b3">TargetRegisterInfo::shouldRewriteCopySrc</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *DefRC,</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;                                              <span class="keywordtype">unsigned</span> DefSubReg,</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;                                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *SrcRC,</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;                                              <span class="keywordtype">unsigned</span> SrcSubReg)<span class="keyword"> const </span>{</div><div class="line"><a name="l00377"></a><span class="lineno">  377</span>&#160;  <span class="comment">// If this source does not incur a cross register bank copy, use it.</span></div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="TargetRegisterInfo_8cpp.html#afe1159c2a87a23c05d974b8c14d28a1e">shareSameRegisterFile</a>(*<span class="keyword">this</span>, DefRC, DefSubReg, SrcRC, SrcSubReg);</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;}</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="comment">// Compute target-independent register allocator hints to help eliminate copies.</span></div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#aa1d0e01ad3a77df8c35479ba3e38dd6a">  383</a></span>&#160;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aa1d0e01ad3a77df8c35479ba3e38dd6a">TargetRegisterInfo::getRegAllocationHints</a>(<span class="keywordtype">unsigned</span> VirtReg,</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;                                          <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> Order,</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;                                          <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MCPhysReg&gt;</a> &amp;Hints,</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1VirtRegMap.html">VirtRegMap</a> *VRM,</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;                                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1LiveRegMatrix.html">LiveRegMatrix</a> *<a class="code" href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">getRegInfo</a>();</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="keyword">const</span> std::pair&lt;unsigned, SmallVector&lt;unsigned, 4&gt;&gt; &amp;Hints_MRI =</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#abcc9762f2b944a0b60de5740eba7b2fb">getRegAllocationHints</a>(VirtReg);</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;  <a class="code" href="classllvm_1_1SmallSet.html">SmallSet&lt;unsigned, 32&gt;</a> HintedRegs;</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;  <span class="comment">// First hint may be a target hint.</span></div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;  <span class="keywordtype">bool</span> Skip = (Hints_MRI.first != 0);</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;  <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a> : Hints_MRI.second) {</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;    <span class="keywordflow">if</span> (Skip) {</div><div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;      Skip = <span class="keyword">false</span>;</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    }</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="comment">// Target-independent hints are either a physical or a virtual register.</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <span class="keywordtype">unsigned</span> Phys = <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>;</div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;    <span class="keywordflow">if</span> (VRM &amp;&amp; <a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(Phys))</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;      Phys = VRM-&gt;<a class="code" href="classllvm_1_1VirtRegMap.html#a99b72068d51bf50508eaa8ca8695bda5">getPhys</a>(Phys);</div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;    <span class="comment">// Don&#39;t add the same reg twice (Hints_MRI may contain multiple virtual</span></div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;    <span class="comment">// registers allocated to the same physreg).</span></div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <span class="keywordflow">if</span> (!HintedRegs.<a class="code" href="classllvm_1_1SmallSet.html#a892daa20eb21173ba89e9fe9702e7f6c">insert</a>(Phys).second)</div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;    <span class="comment">// Check that Phys is a valid hint in VirtReg&#39;s register class.</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Phys))</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;    <span class="keywordflow">if</span> (MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a7e932ae6f5e4f886aac63b679f94f305">isReserved</a>(Phys))</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;    <span class="comment">// Check that Phys is in the allocation order. We shouldn&#39;t heed hints</span></div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;    <span class="comment">// from VirtReg&#39;s register class if they aren&#39;t in the allocation order. The</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;    <span class="comment">// target probably has a reason for removing the register.</span></div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">is_contained</a>(Order, Phys))</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;      <span class="keywordflow">continue</span>;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;</div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <span class="comment">// All clear, tell the register allocator to prefer this register.</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    Hints.<a class="code" href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">push_back</a>(Phys);</div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;  }</div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;}</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;</div><div class="line"><a name="l00428"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a40efb62a1f2edf7859d1ccf930effebd">  428</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a40efb62a1f2edf7859d1ccf930effebd">TargetRegisterInfo::isCalleeSavedPhysReg</a>(</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;    <span class="keywordtype">unsigned</span> PhysReg, <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;  <span class="keywordflow">if</span> (PhysReg == 0)</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *callerPreservedRegs =</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;      <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a3ccbcb69944accbce1daa9f0f77ce915">getCallPreservedMask</a>(MF, MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>());</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <span class="keywordflow">if</span> (callerPreservedRegs) {</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;    <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(PhysReg) &amp;&amp;</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;           <span class="stringliteral">&quot;Expected physical register&quot;</span>);</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <span class="keywordflow">return</span> (callerPreservedRegs[PhysReg / 32] &gt;&gt; PhysReg % 32) &amp; 1;</div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  }</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;}</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;</div><div class="line"><a name="l00442"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a242c8591b53ef3b0846119dc1a70df2c">  442</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a242c8591b53ef3b0846119dc1a70df2c">TargetRegisterInfo::canRealignStack</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <span class="keywordflow">return</span> !MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(<span class="stringliteral">&quot;no-realign-stack&quot;</span>);</div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;}</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;</div><div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#acbb8bf62b7427f05b1696ead38e9dc77">  446</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#acbb8bf62b7427f05b1696ead38e9dc77">TargetRegisterInfo::needsStackRealignment</a>(</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const </span>{</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">getFrameInfo</a>();</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetFrameLowering.html">TargetFrameLowering</a> *TFI = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">getSubtarget</a>().<a class="code" href="classllvm_1_1TargetSubtargetInfo.html#adbcdb952830bd8c5eeb802ab06dd5bb1">getFrameLowering</a>();</div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a> = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">getFunction</a>();</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;  <span class="keywordtype">unsigned</span> StackAlign = TFI-&gt;<a class="code" href="classllvm_1_1TargetFrameLowering.html#a07ed686a79bd6b4e4702981c4f85ec19">getStackAlignment</a>();</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;  <span class="keywordtype">bool</span> requiresRealignment = ((MFI.<a class="code" href="classllvm_1_1MachineFrameInfo.html#a6682de3f1848cb756235b651a445f871">getMaxAlignment</a>() &gt; StackAlign) ||</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;                              F.<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(Attribute::StackAlignment));</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;  <span class="keywordflow">if</span> (F.<a class="code" href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">hasFnAttribute</a>(<span class="stringliteral">&quot;stackrealign&quot;</span>) || requiresRealignment) {</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1TargetRegisterInfo.html#a242c8591b53ef3b0846119dc1a70df2c">canRealignStack</a>(MF))</div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;    <a class="code" href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a>(<a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <span class="stringliteral">&quot;Can&#39;t realign function&#39;s stack: &quot;</span> &lt;&lt; F.<a class="code" href="classllvm_1_1Value.html#adb5c319f5905c1d3ca9eb5df546388c5">getName</a>()</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;                      &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>);</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;  }</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;}</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;</div><div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a4d07b23213b2426cc796329c00f8930d">  463</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a4d07b23213b2426cc796329c00f8930d">TargetRegisterInfo::regmaskSubsetEqual</a>(<span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *mask0,</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;                                            <span class="keyword">const</span> <a class="code" href="classuint32__t.html">uint32_t</a> *mask1)<span class="keyword"> const </span>{</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a> = (<a class="code" href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">getNumRegs</a>()+31) / 32;</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;  <span class="keywordflow">for</span> (<span class="keywordtype">unsigned</span> <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = 0; <a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> &lt; <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>; ++<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>)</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;    <span class="keywordflow">if</span> ((mask0[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>] &amp; mask1[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>]) != mask0[<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>])</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;}</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;</div><div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a00f21645088afb99cec0170518c48210">  472</a></span>&#160;<span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">TargetRegisterInfo::getRegSizeInBits</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>,</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;                                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC{};</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">Register::isPhysicalRegister</a>(Reg)) {</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    <span class="comment">// The size is not directly available for physical registers.</span></div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;    <span class="comment">// Instead, we need to access a register class that contains Reg and</span></div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <span class="comment">// get the size of that register class.</span></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;    RC = <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a1a0a7a3480e4a8baf792541d1a59dde2">getMinimalPhysRegClass</a>(Reg);</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;  } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;    <a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">getType</a>(Reg);</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;    <span class="keywordtype">unsigned</span> RegSize = Ty.<a class="code" href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">isValid</a>() ? Ty.<a class="code" href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">getSizeInBits</a>() : 0;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <span class="comment">// If Reg is not a generic register, query the register class to</span></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;    <span class="comment">// get its size.</span></div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;    <span class="keywordflow">if</span> (RegSize)</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;      <span class="keywordflow">return</span> RegSize;</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;    <span class="comment">// Since Reg is not a generic register, it must have a register class.</span></div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    RC = MRI.<a class="code" href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">getRegClass</a>(Reg);</div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;  }</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;  <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(RC &amp;&amp; <span class="stringliteral">&quot;Unable to deduce the register class&quot;</span>);</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">getRegSizeInBits</a>(*RC);</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;}</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;</div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="keywordtype">unsigned</span></div><div class="line"><a name="l00495"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#aab6233724e39369c7a0d78ff3b2f6dbe">  495</a></span>&#160;<a class="code" href="classllvm_1_1TargetRegisterInfo.html#aab6233724e39369c7a0d78ff3b2f6dbe">TargetRegisterInfo::lookThruCopyLike</a>(<span class="keywordtype">unsigned</span> SrcReg,</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="code" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>)<span class="keyword"> const </span>{</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;  <span class="keywordflow">while</span> (<span class="keyword">true</span>) {</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a> = MRI-&gt;<a class="code" href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">getVRegDef</a>(SrcReg);</div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;    <span class="keywordflow">if</span> (!MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1f3c8255141a4f5b7ed15fcf60118eb1">isCopyLike</a>())</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;      <span class="keywordflow">return</span> SrcReg;</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;    <span class="keywordtype">unsigned</span> CopySrcReg;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <span class="keywordflow">if</span> (MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">isCopy</a>())</div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;      CopySrcReg = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(1).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;    <span class="keywordflow">else</span> {</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;      <a class="code" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a>(MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a5822e16afda1fcf154cfb4179bacef3c">isSubregToReg</a>() &amp;&amp; <span class="stringliteral">&quot;Bad opcode for lookThruCopyLike&quot;</span>);</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;      CopySrcReg = MI-&gt;<a class="code" href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">getOperand</a>(2).<a class="code" href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">getReg</a>();</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    }</div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">Register::isVirtualRegister</a>(CopySrcReg))</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;      <span class="keywordflow">return</span> CopySrcReg;</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    SrcReg = CopySrcReg;</div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;  }</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;}</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="preprocessor">#if !defined(NDEBUG) || defined(LLVM_ENABLE_DUMP)</span></div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<a class="code" href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a></div><div class="line"><a name="l00519"></a><span class="lineno"><a class="line" href="classllvm_1_1TargetRegisterInfo.html#a995ee911a75dc9c235caaeb64ecaca58">  519</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html#a995ee911a75dc9c235caaeb64ecaca58">TargetRegisterInfo::dumpReg</a>(<span class="keywordtype">unsigned</span> <a class="code" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <span class="keywordtype">unsigned</span> SubRegIndex,</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) {</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;  <a class="code" href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">dbgs</a>() &lt;&lt; <a class="code" href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">printReg</a>(Reg, TRI, SubRegIndex) &lt;&lt; <span class="stringliteral">&quot;\n&quot;</span>;</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;}</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="preprocessor">#endif</span></div><div class="ttc" id="TargetSubtargetInfo_8h_html"><div class="ttname"><a href="TargetSubtargetInfo_8h.html">TargetSubtargetInfo.h</a></div></div>
<div class="ttc" id="NVVMIntrRange_8cpp_html_a2ae53ee71b2ccbb52b883c0b4f59f8c2"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#a2ae53ee71b2ccbb52b883c0b4f59f8c2">C</a></div><div class="ttdeci">uint64_t CallInst * C</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00068">NVVMIntrRange.cpp:68</a></div></div>
<div class="ttc" id="SmallSet_8h_html"><div class="ttname"><a href="SmallSet_8h.html">SmallSet.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_aa1d0e01ad3a77df8c35479ba3e38dd6a"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#aa1d0e01ad3a77df8c35479ba3e38dd6a">llvm::TargetRegisterInfo::getRegAllocationHints</a></div><div class="ttdeci">virtual bool getRegAllocationHints(unsigned VirtReg, ArrayRef&lt; MCPhysReg &gt; Order, SmallVectorImpl&lt; MCPhysReg &gt; &amp;Hints, const MachineFunction &amp;MF, const VirtRegMap *VRM=nullptr, const LiveRegMatrix *Matrix=nullptr) const</div><div class="ttdoc">Get a list of &amp;#39;hint&amp;#39; registers that the register allocator should try first when allocating a physica...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00383">TargetRegisterInfo.cpp:383</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_afa9e8234d75eca83a898e143f4b2502e"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#afa9e8234d75eca83a898e143f4b2502e">llvm::TargetRegisterInfo::getAllocatableSet</a></div><div class="ttdeci">BitVector getAllocatableSet(const MachineFunction &amp;MF, const TargetRegisterClass *RC=nullptr) const</div><div class="ttdoc">Returns a bitset indexed by register number indicating if a register is allocatable or not...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00217">TargetRegisterInfo.cpp:217</a></div></div>
<div class="ttc" id="MachineValueType_8h_html"><div class="ttname"><a href="MachineValueType_8h.html">MachineValueType.h</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a1964207fae81f04966b2a9dcfc21cf7b"><div class="ttname"><a href="classllvm_1_1BitVector.html#a1964207fae81f04966b2a9dcfc21cf7b">llvm::BitVector::set</a></div><div class="ttdeci">BitVector &amp; set()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00397">BitVector.h:397</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7e932ae6f5e4f886aac63b679f94f305"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a7e932ae6f5e4f886aac63b679f94f305">llvm::MachineRegisterInfo::isReserved</a></div><div class="ttdeci">bool isReserved(Register PhysReg) const</div><div class="ttdoc">isReserved - Returns true when PhysReg is a reserved register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00897">MachineRegisterInfo.h:897</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_a4c3e1acc360431fd8f8ae3a14777eef8"><div class="ttname"><a href="classllvm_1_1Register.html#a4c3e1acc360431fd8f8ae3a14777eef8">llvm::Register::virtReg2Index</a></div><div class="ttdeci">static unsigned virtReg2Index(unsigned Reg)</div><div class="ttdoc">Convert a virtual register number to a 0-based index. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00076">Register.h:76</a></div></div>
<div class="ttc" id="SIWholeQuadMode_8cpp_html_a0c198437833c48138f49e3589bd08773"><div class="ttname"><a href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a></div><div class="ttdeci">SI Whole Quad Mode</div><div class="ttdef"><b>Definition:</b> <a href="SIWholeQuadMode_8cpp_source.html#l00220">SIWholeQuadMode.cpp:220</a></div></div>
<div class="ttc" id="namespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This class represents lattice values for constants. </div><div class="ttdef"><b>Definition:</b> <a href="AllocatorList_8h_source.html#l00023">AllocatorList.h:23</a></div></div>
<div class="ttc" id="Compiler_8h_html_aa863693eef567397d9c292da5bf22d34"><div class="ttname"><a href="Compiler_8h.html#aa863693eef567397d9c292da5bf22d34">LLVM_DUMP_METHOD</a></div><div class="ttdeci">#define LLVM_DUMP_METHOD</div><div class="ttdoc">Mark debug helper function definitions like dump() that should not be stripped from debug builds...</div><div class="ttdef"><b>Definition:</b> <a href="Compiler_8h_source.html#l00492">Compiler.h:492</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a40efb62a1f2edf7859d1ccf930effebd"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a40efb62a1f2edf7859d1ccf930effebd">llvm::TargetRegisterInfo::isCalleeSavedPhysReg</a></div><div class="ttdeci">virtual bool isCalleeSavedPhysReg(unsigned PhysReg, const MachineFunction &amp;MF) const</div><div class="ttdoc">This is a wrapper around getCallPreservedMask(). </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00428">TargetRegisterInfo.cpp:428</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00223">MachineFunction.h:223</a></div></div>
<div class="ttc" id="AMDGPULibCalls_8cpp_html_ac19c5d82adec186ac56e94115530daa8"><div class="ttname"><a href="AMDGPULibCalls_8cpp.html#ac19c5d82adec186ac56e94115530daa8">Name</a></div><div class="ttdeci">amdgpu Simplify well known AMD library false FunctionCallee Value const Twine &amp; Name</div><div class="ttdef"><b>Definition:</b> <a href="AMDGPULibCalls_8cpp_source.html#l00225">AMDGPULibCalls.cpp:225</a></div></div>
<div class="ttc" id="classllvm_1_1RegisterBank_html_a1b1e344ee2f128ac320c72e80d4597a2"><div class="ttname"><a href="classllvm_1_1RegisterBank.html#a1b1e344ee2f128ac320c72e80d4597a2">llvm::RegisterBank::getName</a></div><div class="ttdeci">const char * getName() const</div><div class="ttdoc">Get a user friendly name of this register bank. </div><div class="ttdef"><b>Definition:</b> <a href="RegisterBank_8h_source.html#l00051">RegisterBank.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a5c5caef09edefc28aefe75a57b51e9e3"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a5c5caef09edefc28aefe75a57b51e9e3">llvm::TargetRegisterInfo::~TargetRegisterInfo</a></div><div class="ttdeci">virtual ~TargetRegisterInfo()</div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_aa7fb88445e6e87a1ea5f88bed35d1073"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#aa7fb88445e6e87a1ea5f88bed35d1073">llvm::TargetRegisterClass::getRawAllocationOrder</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getRawAllocationOrder(const MachineFunction &amp;MF) const</div><div class="ttdoc">Returns the preferred order for allocating registers from this register class in MF. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00196">TargetRegisterInfo.h:196</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorTemplateBase_html_af42bfbc067df27c19ee2fc859df58799"><div class="ttname"><a href="classllvm_1_1SmallVectorTemplateBase.html#af42bfbc067df27c19ee2fc859df58799">llvm::SmallVectorTemplateBase::push_back</a></div><div class="ttdeci">void push_back(const T &amp;Elt)</div><div class="ttdef"><b>Definition:</b> <a href="SmallVector_8h_source.html#l00211">SmallVector.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a5822e16afda1fcf154cfb4179bacef3c"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a5822e16afda1fcf154cfb4179bacef3c">llvm::MachineInstr::isSubregToReg</a></div><div class="ttdeci">bool isSubregToReg() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01103">MachineInstr.h:1103</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_af4aef3aa547629015801993f9d393109"><div class="ttname"><a href="classllvm_1_1Register.html#af4aef3aa547629015801993f9d393109">llvm::Register::isPhysicalRegister</a></div><div class="ttdeci">static bool isPhysicalRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the physical register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00063">Register.h:63</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_a1b164a8c57e21c6b879b8bdcc55c5f28"><div class="ttname"><a href="classllvm_1_1Register.html#a1b164a8c57e21c6b879b8bdcc55c5f28">llvm::Register::isStackSlot</a></div><div class="ttdeci">static bool isStackSlot(unsigned Reg)</div><div class="ttdoc">isStackSlot - Sometimes it is useful the be able to store a non-negative frame index in a variable th...</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00045">Register.h:45</a></div></div>
<div class="ttc" id="Debug_8h_html"><div class="ttname"><a href="Debug_8h.html">Debug.h</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a359e1ff26f6d466d927a61aae45b05c3"><div class="ttname"><a href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a></div><div class="ttdeci">unsigned Reg</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01139">MachineSink.cpp:1139</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a2d82b368180ebfc984ea84c15d7cba51"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a2d82b368180ebfc984ea84c15d7cba51">llvm::MachineRegisterInfo::getType</a></div><div class="ttdeci">LLT getType(unsigned Reg) const</div><div class="ttdoc">Get the low-level type of Reg or LLT{} if Reg is not a generic (target independent) virtual register...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00729">MachineRegisterInfo.h:729</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_aa84505c70a7f4ae97082df0b91bd7a9a"><div class="ttname"><a href="classllvm_1_1Function.html#aa84505c70a7f4ae97082df0b91bd7a9a">llvm::Function::hasFnAttribute</a></div><div class="ttdeci">bool hasFnAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Return true if the function has the attribute. </div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00323">Function.h:323</a></div></div>
<div class="ttc" id="MachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01140">MachineSink.cpp:1140</a></div></div>
<div class="ttc" id="LLParser_8cpp_html_a33ece1ef8074506a15d7f86eb76dbae6"><div class="ttname"><a href="LLParser_8cpp.html#a33ece1ef8074506a15d7f86eb76dbae6">F</a></div><div class="ttdeci">F(f)</div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a5e59a895e310bb9825aee285bb0912dd"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a5e59a895e310bb9825aee285bb0912dd">llvm::TargetRegisterInfo::markSuperRegs</a></div><div class="ttdeci">void markSuperRegs(BitVector &amp;RegisterSet, unsigned Reg) const</div><div class="ttdoc">Mark a register and all its aliases as reserved in the given set. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00058">TargetRegisterInfo.cpp:58</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="namespacellvm_html_af085ea923a328b9fa6a1975f1a4ff987"><div class="ttname"><a href="namespacellvm.html#af085ea923a328b9fa6a1975f1a4ff987">llvm::printReg</a></div><div class="ttdeci">Printable printReg(Register Reg, const TargetRegisterInfo *TRI=nullptr, unsigned SubIdx=0, const MachineRegisterInfo *MRI=nullptr)</div><div class="ttdoc">Prints virtual and physical registers with or without a TRI instance. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00089">TargetRegisterInfo.cpp:89</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1f3c8255141a4f5b7ed15fcf60118eb1"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1f3c8255141a4f5b7ed15fcf60118eb1">llvm::MachineInstr::isCopyLike</a></div><div class="ttdeci">bool isCopyLike() const</div><div class="ttdoc">Return true if the instruction behaves like a copy. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01129">MachineInstr.h:1129</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_a1c0e50e50918b2c91b99e1188d41c901"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#a1c0e50e50918b2c91b99e1188d41c901">llvm::MCRegisterInfo::getNumRegUnits</a></div><div class="ttdeci">unsigned getNumRegUnits() const</div><div class="ttdoc">Return the number of (native) register units in the target. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00498">MCRegisterInfo.h:498</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a7bd2eaf010a0c53df66932fc514f1cc9"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a7bd2eaf010a0c53df66932fc514f1cc9">llvm::TargetRegisterInfo::checkAllSuperRegsMarked</a></div><div class="ttdeci">bool checkAllSuperRegsMarked(const BitVector &amp;RegisterSet, ArrayRef&lt; MCPhysReg &gt; Exceptions=ArrayRef&lt; MCPhysReg &gt;()) const</div><div class="ttdoc">Returns true if for every register in the set all super registers are part of the set as well...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00064">TargetRegisterInfo.cpp:64</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a55ad07e4cbe29bea4cb69b78472b690e"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a55ad07e4cbe29bea4cb69b78472b690e">llvm::TargetRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(unsigned i) const</div><div class="ttdoc">Returns the register class associated with the enumeration value. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00671">TargetRegisterInfo.h:671</a></div></div>
<div class="ttc" id="LiveRegMatrix_8cpp_html_a8989acb71bd355e02bcf3a930b5e54ea"><div class="ttname"><a href="LiveRegMatrix_8cpp.html#a8989acb71bd355e02bcf3a930b5e54ea">Matrix</a></div><div class="ttdeci">Live Register Matrix</div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8cpp_source.html#l00043">LiveRegMatrix.cpp:43</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_aa363afffca4fc13a709673936b47fe33"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#aa363afffca4fc13a709673936b47fe33">llvm::MachineRegisterInfo::getRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getRegClass(Register Reg) const</div><div class="ttdoc">Return the register class of the specified virtual register. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00631">MachineRegisterInfo.h:631</a></div></div>
<div class="ttc" id="namespacellvm_html_a7771b636e3d12b42818bf92a7195fb30"><div class="ttname"><a href="namespacellvm.html#a7771b636e3d12b42818bf92a7195fb30">llvm::countTrailingZeros</a></div><div class="ttdeci">unsigned countTrailingZeros(T Val, ZeroBehavior ZB=ZB_Width)</div><div class="ttdoc">Count number of 0&amp;#39;s from the least significant bit to the most stopping at the first 1...</div><div class="ttdef"><b>Definition:</b> <a href="MathExtras_8h_source.html#l00156">MathExtras.h:156</a></div></div>
<div class="ttc" id="classllvm_1_1SuperRegClassIterator_html"><div class="ttname"><a href="classllvm_1_1SuperRegClassIterator.html">llvm::SuperRegClassIterator</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l01000">TargetRegisterInfo.h:1000</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_ac80ef1b0f96f5df74292346277f0005b"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#ac80ef1b0f96f5df74292346277f0005b">llvm::TargetRegisterInfo::getRegClassName</a></div><div class="ttdeci">const char * getRegClassName(const TargetRegisterClass *Class) const</div><div class="ttdoc">Returns the name of the register class. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00677">TargetRegisterInfo.h:677</a></div></div>
<div class="ttc" id="MachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCSuperRegIterator_html"><div class="ttname"><a href="classllvm_1_1MCSuperRegIterator.html">llvm::MCSuperRegIterator</a></div><div class="ttdoc">MCSuperRegIterator enumerates all super-registers of Reg. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00634">MCRegisterInfo.h:634</a></div></div>
<div class="ttc" id="classllvm_1_1LiveRegMatrix_html"><div class="ttname"><a href="classllvm_1_1LiveRegMatrix.html">llvm::LiveRegMatrix</a></div><div class="ttdef"><b>Definition:</b> <a href="LiveRegMatrix_8h_source.html#l00040">LiveRegMatrix.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl&lt; MCPhysReg &gt;</a></div></div>
<div class="ttc" id="MachineFrameInfo_8h_html"><div class="ttname"><a href="MachineFrameInfo_8h.html">MachineFrameInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html">llvm::TargetRegisterClass</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00044">TargetRegisterInfo.h:44</a></div></div>
<div class="ttc" id="STLExtras_8h_html"><div class="ttname"><a href="STLExtras_8h.html">STLExtras.h</a></div></div>
<div class="ttc" id="BitVector_8h_html"><div class="ttname"><a href="BitVector_8h.html">BitVector.h</a></div></div>
<div class="ttc" id="Attributes_8h_html"><div class="ttname"><a href="Attributes_8h.html">Attributes.h</a></div><div class="ttdoc">This file contains the simple types necessary to represent the attributes associated with functions a...</div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a07dfd864dd46de4511b08a1487e2719b"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a07dfd864dd46de4511b08a1487e2719b">llvm::TargetRegisterInfo::regclasses</a></div><div class="ttdeci">iterator_range&lt; regclass_iterator &gt; regclasses() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00661">TargetRegisterInfo.h:661</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a242c8591b53ef3b0846119dc1a70df2c"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a242c8591b53ef3b0846119dc1a70df2c">llvm::TargetRegisterInfo::canRealignStack</a></div><div class="ttdeci">virtual bool canRealignStack(const MachineFunction &amp;MF) const</div><div class="ttdoc">True if the stack can be realigned for the target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00442">TargetRegisterInfo.cpp:442</a></div></div>
<div class="ttc" id="namespacellvm_1_1Intrinsic_html_a80add6b3b1cdaec560907995127adc16"><div class="ttname"><a href="namespacellvm_1_1Intrinsic.html#a80add6b3b1cdaec560907995127adc16">llvm::Intrinsic::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00039">TargetTransformInfo.h:39</a></div></div>
<div class="ttc" id="namespacellvm_html_a34302b557354b8a09796c30b9f7408ab"><div class="ttname"><a href="namespacellvm.html#a34302b557354b8a09796c30b9f7408ab">llvm::printRegUnit</a></div><div class="ttdeci">Printable printRegUnit(unsigned Unit, const TargetRegisterInfo *TRI)</div><div class="ttdoc">Create Printable object to print register units on a raw_ostream. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00120">TargetRegisterInfo.cpp:120</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a6c675a20e6f9775ef07b661d12ff5d23"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a6c675a20e6f9775ef07b661d12ff5d23">llvm::TargetRegisterInfo::getNumRegClasses</a></div><div class="ttdeci">unsigned getNumRegClasses() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00665">TargetRegisterInfo.h:665</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a8940addb370f40defa2763c0da9d3eda"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a8940addb370f40defa2763c0da9d3eda">llvm::MachineRegisterInfo::getVRegDef</a></div><div class="ttdeci">MachineInstr * getVRegDef(unsigned Reg) const</div><div class="ttdoc">getVRegDef - Return the machine instr that defines the specified virtual register or null if none is ...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8cpp_source.html#l00400">MachineRegisterInfo.cpp:400</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a98348fe477d2816f8244444abb2523c3"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a98348fe477d2816f8244444abb2523c3">llvm::TargetRegisterInfo::getCommonSuperRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getCommonSuperRegClass(const TargetRegisterClass *RCA, unsigned SubA, const TargetRegisterClass *RCB, unsigned SubB, unsigned &amp;PreA, unsigned &amp;PreB) const</div><div class="ttdoc">Find a common super-register class if it exists. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00279">TargetRegisterInfo.cpp:279</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a4d07b23213b2426cc796329c00f8930d"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a4d07b23213b2426cc796329c00f8930d">llvm::TargetRegisterInfo::regmaskSubsetEqual</a></div><div class="ttdeci">bool regmaskSubsetEqual(const uint32_t *mask0, const uint32_t *mask1) const</div><div class="ttdoc">Return true if all bits that are set in mask mask0 are also set in mask1. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00463">TargetRegisterInfo.cpp:463</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitRootIterator_html"><div class="ttname"><a href="classllvm_1_1MCRegUnitRootIterator.html">llvm::MCRegUnitRootIterator</a></div><div class="ttdoc">MCRegUnitRootIterator enumerates the root registers of a register unit. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00738">MCRegisterInfo.h:738</a></div></div>
<div class="ttc" id="classllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory)...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00032">APInt.h:32</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html"><div class="ttname"><a href="classllvm_1_1BitVector.html">llvm::BitVector</a></div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00073">BitVector.h:73</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_aa61a687e68ac8c976cad9f466768bb81"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#aa61a687e68ac8c976cad9f466768bb81">llvm::TargetRegisterInfo::getSubRegIndexName</a></div><div class="ttdeci">const char * getSubRegIndexName(unsigned SubIdx) const</div><div class="ttdoc">Return the human-readable symbolic target-specific name for the specified SubRegIndex. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00338">TargetRegisterInfo.h:338</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html">llvm::VirtRegMap</a></div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00033">VirtRegMap.h:33</a></div></div>
<div class="ttc" id="namespacellvm_html_ac3c05b13e1e50b5a8103427b00434eeb"><div class="ttname"><a href="namespacellvm.html#ac3c05b13e1e50b5a8103427b00434eeb">llvm::printRegClassOrBank</a></div><div class="ttdeci">Printable printRegClassOrBank(unsigned Reg, const MachineRegisterInfo &amp;RegInfo, const TargetRegisterInfo *TRI)</div><div class="ttdoc">Create Printable object to print register classes or register banks on a raw_ostream. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00153">TargetRegisterInfo.cpp:153</a></div></div>
<div class="ttc" id="Thumb2ITBlockPass_8cpp_html_a31166d6c29e87920b15c368afb02a571"><div class="ttname"><a href="Thumb2ITBlockPass_8cpp.html#a31166d6c29e87920b15c368afb02a571">RegisterSet</a></div><div class="ttdeci">SmallSet&lt; unsigned, 4 &gt; RegisterSet</div><div class="ttdef"><b>Definition:</b> <a href="Thumb2ITBlockPass_8cpp_source.html#l00039">Thumb2ITBlockPass.cpp:39</a></div></div>
<div class="ttc" id="MathExtras_8h_html"><div class="ttname"><a href="MathExtras_8h.html">MathExtras.h</a></div></div>
<div class="ttc" id="Printable_8h_html"><div class="ttname"><a href="Printable_8h.html">Printable.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_adaf5c0a9d9f810432a85bd299081e0a7"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#adaf5c0a9d9f810432a85bd299081e0a7">llvm::TargetRegisterInfo::isTypeLegalForClass</a></div><div class="ttdeci">bool isTypeLegalForClass(const TargetRegisterClass &amp;RC, MVT T) const</div><div class="ttdoc">Return true if the given TargetRegisterClass has the ValueType T. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00288">TargetRegisterInfo.h:288</a></div></div>
<div class="ttc" id="classllvm_1_1BitMaskClassIterator_html"><div class="ttname"><a href="classllvm_1_1BitMaskClassIterator.html">llvm::BitMaskClassIterator</a></div><div class="ttdoc">This class encapuslates the logic to iterate over bitmask returned by the various RegClass related AP...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l01046">TargetRegisterInfo.h:1046</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegisterInfo_1_1RegClassInfo_html"><div class="ttname"><a href="structllvm_1_1TargetRegisterInfo_1_1RegClassInfo.html">llvm::TargetRegisterInfo::RegClassInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00232">TargetRegisterInfo.h:232</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_af946f316ed42f8b5eb99735a3b587ab5"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#af946f316ed42f8b5eb99735a3b587ab5">llvm::MCRegisterInfo::getNumRegs</a></div><div class="ttdeci">unsigned getNumRegs() const</div><div class="ttdoc">Return the number of registers this target has (useful for sizing arrays holding per register informa...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00484">MCRegisterInfo.h:484</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a3ccbcb69944accbce1daa9f0f77ce915"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a3ccbcb69944accbce1daa9f0f77ce915">llvm::TargetRegisterInfo::getCallPreservedMask</a></div><div class="ttdeci">virtual const uint32_t * getCallPreservedMask(const MachineFunction &amp;MF, CallingConv::ID) const</div><div class="ttdoc">Return a mask of call-preserved registers for the given calling convention on the current function...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00439">TargetRegisterInfo.h:439</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a7abf5fb4071cb25dbce06dfb5ee3c937"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a></div><div class="ttdeci">static GCRegistry::Add&lt; OcamlGC &gt; B(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible GC&quot;)</div></div>
<div class="ttc" id="AArch64AdvSIMDScalarPass_8cpp_html_aacd2ab195054a3e6a74bfbb9d5d571c8"><div class="ttname"><a href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a></div><div class="ttdeci">unsigned const MachineRegisterInfo * MRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">AArch64AdvSIMDScalarPass.cpp:105</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type. </div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00030">MachineValueType.h:30</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a07447b6a98904fe9b81a142f5a87ec19"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a07447b6a98904fe9b81a142f5a87ec19">llvm::TargetRegisterInfo::regclass_iterator</a></div><div class="ttdeci">const TargetRegisterClass *const * regclass_iterator</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00230">TargetRegisterInfo.h:230</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a325f6b611ef9ec06798d3b4eb9572093"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a325f6b611ef9ec06798d3b4eb9572093">llvm::MachineFunction::getSubtarget</a></div><div class="ttdeci">const TargetSubtargetInfo &amp; getSubtarget() const</div><div class="ttdoc">getSubtarget - Return the subtarget for which this machine code is being compiled. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00469">MachineFunction.h:469</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_a3f2b0721d797d2f873d3e5590f4adbb1"><div class="ttname"><a href="classllvm_1_1Register.html#a3f2b0721d797d2f873d3e5590f4adbb1">llvm::Register::stackSlot2Index</a></div><div class="ttdeci">static int stackSlot2Index(unsigned Reg)</div><div class="ttdoc">Compute the frame index from a register value representing a stack slot. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00050">Register.h:50</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a18fcadd076ad53e6df94e0ca7a80a9ef"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a18fcadd076ad53e6df94e0ca7a80a9ef">llvm::MachineFunction::getFrameInfo</a></div><div class="ttdeci">MachineFrameInfo &amp; getFrameInfo()</div><div class="ttdoc">getFrameInfo - Return the frame info object for the current function. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00485">MachineFunction.h:485</a></div></div>
<div class="ttc" id="Compiler_8h_html"><div class="ttname"><a href="Compiler_8h.html">Compiler.h</a></div></div>
<div class="ttc" id="BuiltinGCs_8cpp_html_a6742d2e0a668baf1196ec69e158d5f15"><div class="ttname"><a href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a></div><div class="ttdeci">static GCRegistry::Add&lt; CoreCLRGC &gt; E(&quot;coreclr&quot;, &quot;CoreCLR-compatible GC&quot;)</div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html"><div class="ttname"><a href="classllvm_1_1SmallSet.html">llvm::SmallSet</a></div><div class="ttdoc">SmallSet - This maintains a set of unique values, optimizing for the case when the set is small (less...</div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00134">SmallSet.h:134</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a3a4eeb9ff94628ed00e695d6aa8e897f"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a3a4eeb9ff94628ed00e695d6aa8e897f">llvm::TargetRegisterInfo::composeSubRegIndices</a></div><div class="ttdeci">unsigned composeSubRegIndices(unsigned a, unsigned b) const</div><div class="ttdoc">Return the subregister index you get from composing two subregister indices. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00570">TargetRegisterInfo.h:570</a></div></div>
<div class="ttc" id="namespacellvm_html_a788c5905de970028eb0efa2266bd10bf"><div class="ttname"><a href="namespacellvm.html#a788c5905de970028eb0efa2266bd10bf">llvm::printVRegOrUnit</a></div><div class="ttdeci">Printable printVRegOrUnit(unsigned VRegOrUnit, const TargetRegisterInfo *TRI)</div><div class="ttdoc">Create Printable object to print virtual registers and physical registers on a raw_ostream. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00143">TargetRegisterInfo.cpp:143</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFrameInfo_html_a6682de3f1848cb756235b651a445f871"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html#a6682de3f1848cb756235b651a445f871">llvm::MachineFrameInfo::getMaxAlignment</a></div><div class="ttdeci">unsigned getMaxAlignment() const</div><div class="ttdoc">Return the alignment in bytes that this function must be aligned to, which is greater than the defaul...</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00566">MachineFrameInfo.h:566</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_a66e6c2873abeda6a86256fd571f3bac0"><div class="ttname"><a href="classllvm_1_1LLT.html#a66e6c2873abeda6a86256fd571f3bac0">llvm::LLT::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00089">LowLevelTypeImpl.h:89</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_af14d27fb00fd2058e8da7eec1489df19"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#af14d27fb00fd2058e8da7eec1489df19">llvm::TargetRegisterInfo::getMatchingSuperRegClass</a></div><div class="ttdeci">virtual const TargetRegisterClass * getMatchingSuperRegClass(const TargetRegisterClass *A, const TargetRegisterClass *B, unsigned Idx) const</div><div class="ttdoc">Return a subclass of the specified register class A so that each register in it has a sub-register of...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00263">TargetRegisterInfo.cpp:263</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a7d0764332d0d09b2fe5ef6719865e5ae"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a7d0764332d0d09b2fe5ef6719865e5ae">llvm::MachineRegisterInfo::def_empty</a></div><div class="ttdeci">bool def_empty(unsigned RegNo) const</div><div class="ttdoc">def_empty - Return true if there are no instructions defining the specified register (it may be live-...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00426">MachineRegisterInfo.h:426</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a6b80a63a15baed24b80b6a1f2b127f45"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a6b80a63a15baed24b80b6a1f2b127f45">llvm::MachineRegisterInfo::getRegBankOrNull</a></div><div class="ttdeci">const RegisterBank * getRegBankOrNull(unsigned Reg) const</div><div class="ttdoc">Return the register bank of Reg, or null if Reg has not been assigned a register bank or has been ass...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00657">MachineRegisterInfo.h:657</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a9a5870d927668bd2f44e70afa77ffdd4"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a9a5870d927668bd2f44e70afa77ffdd4">llvm::TargetRegisterClass::hasSubClass</a></div><div class="ttdeci">bool hasSubClass(const TargetRegisterClass *RC) const</div><div class="ttdoc">Return true if the specified TargetRegisterClass is a proper sub-class of this TargetRegisterClass. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00118">TargetRegisterInfo.h:118</a></div></div>
<div class="ttc" id="ArrayRef_8h_html"><div class="ttname"><a href="ArrayRef_8h.html">ArrayRef.h</a></div></div>
<div class="ttc" id="classllvm_1_1SmallSet_html_a892daa20eb21173ba89e9fe9702e7f6c"><div class="ttname"><a href="classllvm_1_1SmallSet.html#a892daa20eb21173ba89e9fe9702e7f6c">llvm::SmallSet::insert</a></div><div class="ttdeci">std::pair&lt; NoneType, bool &gt; insert(const T &amp;V)</div><div class="ttdoc">insert - Insert an element into the set if it isn&amp;#39;t already there. </div><div class="ttdef"><b>Definition:</b> <a href="SmallSet_8h_source.html#l00180">SmallSet.h:180</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_aab49a973e2e6703bd48f44e0b55c3307"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#aab49a973e2e6703bd48f44e0b55c3307">llvm::TargetRegisterInfo::TargetRegisterInfo</a></div><div class="ttdeci">TargetRegisterInfo(const TargetRegisterInfoDesc *ID, regclass_iterator RCB, regclass_iterator RCE, const char *const *SRINames, const LaneBitmask *SRILaneMasks, LaneBitmask CoveringLanes, const RegClassInfo *const RCIs, unsigned Mode=0)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00042">TargetRegisterInfo.cpp:42</a></div></div>
<div class="ttc" id="structllvm_1_1TargetRegisterInfoDesc_html"><div class="ttname"><a href="structllvm_1_1TargetRegisterInfoDesc.html">llvm::TargetRegisterInfoDesc</a></div><div class="ttdoc">Extra information, not in MCRegisterDesc, about registers. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00210">TargetRegisterInfo.h:210</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a1912d4fbc40c61a12b1f770ad54dfd74"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a1912d4fbc40c61a12b1f770ad54dfd74">llvm::MachineInstr::isCopy</a></div><div class="ttdeci">bool isCopy() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l01115">MachineInstr.h:1115</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00228">TargetRegisterInfo.h:228</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html_a07ed686a79bd6b4e4702981c4f85ec19"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html#a07ed686a79bd6b4e4702981c4f85ec19">llvm::TargetFrameLowering::getStackAlignment</a></div><div class="ttdeci">unsigned getStackAlignment() const</div><div class="ttdoc">getStackAlignment - This method returns the number of bytes to which the stack pointer must be aligne...</div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00080">TargetFrameLowering.h:80</a></div></div>
<div class="ttc" id="Support_2ErrorHandling_8h_html_ace243f5c25697a1107cce46626b3dc94"><div class="ttname"><a href="Support_2ErrorHandling_8h.html#ace243f5c25697a1107cce46626b3dc94">llvm_unreachable</a></div><div class="ttdeci">#define llvm_unreachable(msg)</div><div class="ttdoc">Marks that the current location is not supposed to be reachable. </div><div class="ttdef"><b>Definition:</b> <a href="Support_2ErrorHandling_8h_source.html#l00135">ErrorHandling.h:135</a></div></div>
<div class="ttc" id="MCRegisterInfo_8h_html"><div class="ttname"><a href="MCRegisterInfo_8h.html">MCRegisterInfo.h</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8cpp_html_afe1159c2a87a23c05d974b8c14d28a1e"><div class="ttname"><a href="TargetRegisterInfo_8cpp.html#afe1159c2a87a23c05d974b8c14d28a1e">shareSameRegisterFile</a></div><div class="ttdeci">static bool shareSameRegisterFile(const TargetRegisterInfo &amp;TRI, const TargetRegisterClass *DefRC, unsigned DefSubReg, const TargetRegisterClass *SrcRC, unsigned SrcSubReg)</div><div class="ttdoc">Check if the registers defined by the pair (RegisterClass, SubReg) share the same register file...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00342">TargetRegisterInfo.cpp:342</a></div></div>
<div class="ttc" id="classuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="classllvm_1_1BitMaskClassIterator_html_a7664b8699f3f1fda5c79d7e7269e20fc"><div class="ttname"><a href="classllvm_1_1BitMaskClassIterator.html#a7664b8699f3f1fda5c79d7e7269e20fc">llvm::BitMaskClassIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Returns true if this iterator is still pointing at a valid entry. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l01117">TargetRegisterInfo.h:1117</a></div></div>
<div class="ttc" id="classllvm_1_1Function_html_a5f494edc0a569c7fc9ff4181243be1ed"><div class="ttname"><a href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdoc">getCallingConv()/setCallingConv(CC) - These method get and set the calling convention of this functio...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00212">Function.h:212</a></div></div>
<div class="ttc" id="structllvm_1_1LaneBitmask_html"><div class="ttname"><a href="structllvm_1_1LaneBitmask.html">llvm::LaneBitmask</a></div><div class="ttdef"><b>Definition:</b> <a href="LaneBitmask_8h_source.html#l00039">LaneBitmask.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1TargetFrameLowering_html"><div class="ttname"><a href="classllvm_1_1TargetFrameLowering.html">llvm::TargetFrameLowering</a></div><div class="ttdoc">Information about stack frame layout on the target. </div><div class="ttdef"><b>Definition:</b> <a href="TargetFrameLowering_8h_source.html#l00043">TargetFrameLowering.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html_aed5a9e2fb06e721479c6334077116c33"><div class="ttname"><a href="classllvm_1_1LLT.html#aed5a9e2fb06e721479c6334077116c33">llvm::LLT::getSizeInBits</a></div><div class="ttdeci">unsigned getSizeInBits() const</div><div class="ttdoc">Returns the total size of the type. Must only be called on sized types. </div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00108">LowLevelTypeImpl.h:108</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8cpp_html_a5e3d92b49e8116d3df7c9264615e2d2d"><div class="ttname"><a href="TargetRegisterInfo_8cpp.html#a5e3d92b49e8116d3df7c9264615e2d2d">getAllocatableSetForRC</a></div><div class="ttdeci">static void getAllocatableSetForRC(const MachineFunction &amp;MF, const TargetRegisterClass *RC, BitVector &amp;R)</div><div class="ttdoc">getAllocatableSetForRC - Toggle the bits that represent allocatable registers for the specific regist...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00209">TargetRegisterInfo.cpp:209</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a2a8677748ff6a6469bb9185e1d178fd1"><div class="ttname"><a href="classllvm_1_1BitVector.html#a2a8677748ff6a6469bb9185e1d178fd1">llvm::BitVector::flip</a></div><div class="ttdeci">BitVector &amp; flip()</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00477">BitVector.h:477</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_a23208fdd822500e88be7115c58865421"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a23208fdd822500e88be7115c58865421">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">const Function &amp; getFunction() const</div><div class="ttdoc">Return the LLVM function that this machine code represents. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00456">MachineFunction.h:456</a></div></div>
<div class="ttc" id="namespacellvm_html_a7c46c742c31be54870e2038048e6b391"><div class="ttname"><a href="namespacellvm.html#a7c46c742c31be54870e2038048e6b391">llvm::dbgs</a></div><div class="ttdeci">raw_ostream &amp; dbgs()</div><div class="ttdoc">dbgs() - This returns a reference to a raw_ostream for debugging messages. </div><div class="ttdef"><b>Definition:</b> <a href="Debug_8cpp_source.html#l00132">Debug.cpp:132</a></div></div>
<div class="ttc" id="namespacestd_html_ab8424022895aee3e366fb9a32f2883cb"><div class="ttname"><a href="namespacestd.html#ab8424022895aee3e366fb9a32f2883cb">std::swap</a></div><div class="ttdeci">void swap(llvm::BitVector &amp;LHS, llvm::BitVector &amp;RHS)</div><div class="ttdoc">Implement std::swap in terms of BitVector swap. </div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00940">BitVector.h:940</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a82390447c4d818e9ba87147186f2bc9a"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a82390447c4d818e9ba87147186f2bc9a">llvm::TargetRegisterInfo::getReservedRegs</a></div><div class="ttdeci">virtual BitVector getReservedRegs(const MachineFunction &amp;MF) const =0</div><div class="ttdoc">Returns a bitset indexed by physical register number indicating if a register is a special register t...</div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_1_1DiffListIterator_html_a82f1c2dcfab9e27af4497fb0e13c4c6f"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo_1_1DiffListIterator.html#a82f1c2dcfab9e27af4497fb0e13c4c6f">llvm::MCRegisterInfo::DiffListIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">isValid - returns true if this iterator is not yet at the end. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00217">MCRegisterInfo.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegisterInfo_html_ab688846a396474c571ab9a78af119e80"><div class="ttname"><a href="classllvm_1_1MCRegisterInfo.html#ab688846a396474c571ab9a78af119e80">llvm::MCRegisterInfo::getName</a></div><div class="ttdeci">const char * getName(MCRegister RegNo) const</div><div class="ttdoc">Return the human-readable symbolic target-specific name for the specified physical register...</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00478">MCRegisterInfo.h:478</a></div></div>
<div class="ttc" id="Function_8h_html"><div class="ttname"><a href="Function_8h.html">Function.h</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a4043aedf891c4b3fa09fa5b5ef29c0fd"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a4043aedf891c4b3fa09fa5b5ef29c0fd">llvm::TargetRegisterClass::getSubClassMask</a></div><div class="ttdeci">const uint32_t * getSubClassMask() const</div><div class="ttdoc">Returns a bit vector of subclasses, including this one. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00155">TargetRegisterInfo.h:155</a></div></div>
<div class="ttc" id="TargetFrameLowering_8h_html"><div class="ttname"><a href="TargetFrameLowering_8h.html">TargetFrameLowering.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html">llvm::MachineRegisterInfo</a></div><div class="ttdoc">MachineRegisterInfo - Keep track of information for virtual and physical registers, including vreg register classes, use/def chains for registers, etc. </div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00052">MachineRegisterInfo.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a3b95a9806561854bf48f8f3828b271ad"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a3b95a9806561854bf48f8f3828b271ad">llvm::TargetRegisterInfo::getCommonSubClass</a></div><div class="ttdeci">const TargetRegisterClass * getCommonSubClass(const TargetRegisterClass *A, const TargetRegisterClass *B) const</div><div class="ttdoc">Find the largest common subclass of A and B. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00249">TargetRegisterInfo.cpp:249</a></div></div>
<div class="ttc" id="MachineRegisterInfo_8h_html"><div class="ttname"><a href="MachineRegisterInfo_8h.html">MachineRegisterInfo.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00063">MachineInstr.h:63</a></div></div>
<div class="ttc" id="StringExtras_8h_html"><div class="ttname"><a href="StringExtras_8h.html">StringExtras.h</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html_ab4a6ca428289b667dd691a00e9f7e334"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#ab4a6ca428289b667dd691a00e9f7e334">llvm::MachineFunction::getRegInfo</a></div><div class="ttdeci">MachineRegisterInfo &amp; getRegInfo()</div><div class="ttdoc">getRegInfo - Return information about the registers currently in use. </div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00479">MachineFunction.h:479</a></div></div>
<div class="ttc" id="classllvm_1_1VirtRegMap_html_a99b72068d51bf50508eaa8ca8695bda5"><div class="ttname"><a href="classllvm_1_1VirtRegMap.html#a99b72068d51bf50508eaa8ca8695bda5">llvm::VirtRegMap::getPhys</a></div><div class="ttdeci">Register getPhys(Register virtReg) const</div><div class="ttdoc">returns the physical register mapped to the specified virtual register </div><div class="ttdef"><b>Definition:</b> <a href="VirtRegMap_8h_source.html#l00102">VirtRegMap.h:102</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a5f57fdbb65e054ee2e03be0ffd3001b3"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a5f57fdbb65e054ee2e03be0ffd3001b3">llvm::TargetRegisterInfo::shouldRewriteCopySrc</a></div><div class="ttdeci">virtual bool shouldRewriteCopySrc(const TargetRegisterClass *DefRC, unsigned DefSubReg, const TargetRegisterClass *SrcRC, unsigned SrcSubReg) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00373">TargetRegisterInfo.cpp:373</a></div></div>
<div class="ttc" id="classllvm_1_1Value_html_adb5c319f5905c1d3ca9eb5df546388c5"><div class="ttname"><a href="classllvm_1_1Value.html#adb5c319f5905c1d3ca9eb5df546388c5">llvm::Value::getName</a></div><div class="ttdeci">StringRef getName() const</div><div class="ttdoc">Return a constant reference to the value&amp;#39;s name. </div><div class="ttdef"><b>Definition:</b> <a href="Value_8cpp_source.html#l00215">Value.cpp:215</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8h_html"><div class="ttname"><a href="TargetRegisterInfo_8h.html">TargetRegisterInfo.h</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="classllvm_1_1TargetSubtargetInfo_html_adbcdb952830bd8c5eeb802ab06dd5bb1"><div class="ttname"><a href="classllvm_1_1TargetSubtargetInfo.html#adbcdb952830bd8c5eeb802ab06dd5bb1">llvm::TargetSubtargetInfo::getFrameLowering</a></div><div class="ttdeci">virtual const TargetFrameLowering * getFrameLowering() const</div><div class="ttdef"><b>Definition:</b> <a href="TargetSubtargetInfo_8h_source.html#l00096">TargetSubtargetInfo.h:96</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterClass_html_a68b1cbd38847abc3e56eca6df316d5a1"><div class="ttname"><a href="classllvm_1_1TargetRegisterClass.html#a68b1cbd38847abc3e56eca6df316d5a1">llvm::TargetRegisterClass::isAllocatable</a></div><div class="ttdeci">bool isAllocatable() const</div><div class="ttdoc">Return true if this register class may be used to create virtual registers. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00114">TargetRegisterInfo.h:114</a></div></div>
<div class="ttc" id="classllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a1a0a7a3480e4a8baf792541d1a59dde2"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a1a0a7a3480e4a8baf792541d1a59dde2">llvm::TargetRegisterInfo::getMinimalPhysRegClass</a></div><div class="ttdeci">const TargetRegisterClass * getMinimalPhysRegClass(unsigned Reg, MVT VT=MVT::Other) const</div><div class="ttdoc">Returns the Register Class of a physical register of the given type, picking the most sub register cl...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00190">TargetRegisterInfo.cpp:190</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html_abb1344e353958db14e66ec7ab574001a"><div class="ttname"><a href="classllvm_1_1StringRef.html#abb1344e353958db14e66ec7ab574001a">llvm::StringRef::lower</a></div><div class="ttdeci">LLVM_NODISCARD std::string lower() const</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8cpp_source.html#l00108">StringRef.cpp:108</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_acbf941f3063f77e3b9cc2c6dad202a87"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#acbf941f3063f77e3b9cc2c6dad202a87">llvm::MachineRegisterInfo::getRegClassOrNull</a></div><div class="ttdeci">const TargetRegisterClass * getRegClassOrNull(unsigned Reg) const</div><div class="ttdoc">Return the register class of Reg, or null if Reg has not been assigned a register class yet...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00648">MachineRegisterInfo.h:648</a></div></div>
<div class="ttc" id="VirtRegMap_8h_html"><div class="ttname"><a href="VirtRegMap_8h.html">VirtRegMap.h</a></div></div>
<div class="ttc" id="SILowerControlFlow_8cpp_html_a4868c5d81c5ccc98c47aeab6244346a0"><div class="ttname"><a href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert</a></div><div class="ttdeci">assert(ImpDefSCC.getReg()==AMDGPU::SCC &amp;&amp;ImpDefSCC.isDef())</div></div>
<div class="ttc" id="namespacellvm_html_a1cc216d3be54d320e0cd37ec53e0ac32"><div class="ttname"><a href="namespacellvm.html#a1cc216d3be54d320e0cd37ec53e0ac32">llvm::printLowerCase</a></div><div class="ttdeci">void printLowerCase(StringRef String, raw_ostream &amp;Out)</div><div class="ttdoc">printLowerCase - Print each character as lowercase if it is uppercase. </div><div class="ttdef"><b>Definition:</b> <a href="StringExtras_8cpp_source.html#l00089">StringExtras.cpp:89</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a91c8fd7879e62b4a76d8c23ecef7ef23"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a91c8fd7879e62b4a76d8c23ecef7ef23">llvm::TargetRegisterInfo::getAllocatableClass</a></div><div class="ttdeci">const TargetRegisterClass * getAllocatableClass(const TargetRegisterClass *RC) const</div><div class="ttdoc">Return the maximal subclass of the given register class that is allocatable or NULL. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00173">TargetRegisterInfo.cpp:173</a></div></div>
<div class="ttc" id="classllvm_1_1BitVector_html_a1aa4357710f3fd6e616e13b5c16dc0d8"><div class="ttname"><a href="classllvm_1_1BitVector.html#a1aa4357710f3fd6e616e13b5c16dc0d8">llvm::BitVector::set_bits</a></div><div class="ttdeci">iterator_range&lt; const_set_bits_iterator &gt; set_bits() const</div><div class="ttdef"><b>Definition:</b> <a href="BitVector_8h_source.html#l00129">BitVector.h:129</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_acbb8bf62b7427f05b1696ead38e9dc77"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#acbb8bf62b7427f05b1696ead38e9dc77">llvm::TargetRegisterInfo::needsStackRealignment</a></div><div class="ttdeci">bool needsStackRealignment(const MachineFunction &amp;MF) const</div><div class="ttdoc">True if storage within the function requires the stack pointer to be aligned more than the normal cal...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00446">TargetRegisterInfo.cpp:446</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_abcc9762f2b944a0b60de5740eba7b2fb"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#abcc9762f2b944a0b60de5740eba7b2fb">llvm::MachineRegisterInfo::getRegAllocationHints</a></div><div class="ttdeci">const std::pair&lt; unsigned, SmallVector&lt; unsigned, 4 &gt; &gt; &amp; getRegAllocationHints(unsigned VReg) const</div><div class="ttdoc">getRegAllocationHints - Return a reference to the vector of all register allocation hints for VReg...</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00811">MachineRegisterInfo.h:811</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html_ab94ac0eb79655589fb116359f862886c"><div class="ttname"><a href="classllvm_1_1Register.html#ab94ac0eb79655589fb116359f862886c">llvm::Register::isVirtualRegister</a></div><div class="ttdeci">static bool isVirtualRegister(unsigned Reg)</div><div class="ttdoc">Return true if the specified register number is in the virtual register namespace. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00069">Register.h:69</a></div></div>
<div class="ttc" id="classllvm_1_1raw__ostream_html"><div class="ttname"><a href="classllvm_1_1raw__ostream.html">llvm::raw_ostream</a></div><div class="ttdoc">This class implements an extremely fast bulk output stream that can only output to a stream...</div><div class="ttdef"><b>Definition:</b> <a href="raw__ostream_8h_source.html#l00046">raw_ostream.h:46</a></div></div>
<div class="ttc" id="IRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00093">IRTranslator.cpp:93</a></div></div>
<div class="ttc" id="TargetRegisterInfo_8cpp_html_af72f7bb57183a32ad9703b426b27421c"><div class="ttname"><a href="TargetRegisterInfo_8cpp.html#af72f7bb57183a32ad9703b426b27421c">firstCommonClass</a></div><div class="ttdeci">static const TargetRegisterClass * firstCommonClass(const uint32_t *A, const uint32_t *B, const TargetRegisterInfo *TRI)</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00239">TargetRegisterInfo.cpp:239</a></div></div>
<div class="ttc" id="classllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00054">StringRef.h:54</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a251557179fe64bb09bd7e327c60c6b24"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a251557179fe64bb09bd7e327c60c6b24">llvm::TargetRegisterInfo::getRegSizeInBits</a></div><div class="ttdeci">unsigned getRegSizeInBits(const TargetRegisterClass &amp;RC) const</div><div class="ttdoc">Return the size in bits of a register from class RC. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00271">TargetRegisterInfo.h:271</a></div></div>
<div class="ttc" id="raw__ostream_8h_html"><div class="ttname"><a href="raw__ostream_8h.html">raw_ostream.h</a></div></div>
<div class="ttc" id="classllvm_1_1MCRegUnitRootIterator_html_abd29ecab24058fdf823addcad29c6939"><div class="ttname"><a href="classllvm_1_1MCRegUnitRootIterator.html#abd29ecab24058fdf823addcad29c6939">llvm::MCRegUnitRootIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Check if the iterator is at the end of the list. </div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00757">MCRegisterInfo.h:757</a></div></div>
<div class="ttc" id="classllvm_1_1MachineOperand_html_ac0035d7c1c860501c877c20e6e93297b"><div class="ttname"><a href="classllvm_1_1MachineOperand.html#ac0035d7c1c860501c877c20e6e93297b">llvm::MachineOperand::getReg</a></div><div class="ttdeci">Register getReg() const</div><div class="ttdoc">getReg - Returns the register number. </div><div class="ttdef"><b>Definition:</b> <a href="MachineOperand_8h_source.html#l00358">MachineOperand.h:358</a></div></div>
<div class="ttc" id="classllvm_1_1Printable_html"><div class="ttname"><a href="classllvm_1_1Printable.html">llvm::Printable</a></div><div class="ttdoc">Simple wrapper around std::function&lt;void(raw_ostream&amp;)&gt;. </div><div class="ttdef"><b>Definition:</b> <a href="Printable_8h_source.html#l00037">Printable.h:37</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a62a222acce6360abd2726719fabc2797">llvm::MVT::Other</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00039">MachineValueType.h:39</a></div></div>
<div class="ttc" id="Debug_8h_html_a08efc68d15935eb8889400a46c3749ba"><div class="ttname"><a href="Debug_8h.html#a08efc68d15935eb8889400a46c3749ba">LLVM_DEBUG</a></div><div class="ttdeci">#define LLVM_DEBUG(X)</div><div class="ttdef"><b>Definition:</b> <a href="Debug_8h_source.html#l00122">Debug.h:122</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html_a3f7a45f6e10668a5f702e26bca80d18e"><div class="ttname"><a href="classllvm_1_1MachineInstr.html#a3f7a45f6e10668a5f702e26bca80d18e">llvm::MachineInstr::getOperand</a></div><div class="ttdeci">const MachineOperand &amp; getOperand(unsigned i) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00431">MachineInstr.h:431</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_aab6233724e39369c7a0d78ff3b2f6dbe"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#aab6233724e39369c7a0d78ff3b2f6dbe">llvm::TargetRegisterInfo::lookThruCopyLike</a></div><div class="ttdeci">virtual unsigned lookThruCopyLike(unsigned SrcReg, const MachineRegisterInfo *MRI) const</div><div class="ttdoc">Returns the original SrcReg unless it is the target of a copy-like operation, in which case we chain ...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00495">TargetRegisterInfo.cpp:495</a></div></div>
<div class="ttc" id="classllvm_1_1TargetRegisterInfo_html_a995ee911a75dc9c235caaeb64ecaca58"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html#a995ee911a75dc9c235caaeb64ecaca58">llvm::TargetRegisterInfo::dumpReg</a></div><div class="ttdeci">static void dumpReg(unsigned Reg, unsigned SubRegIndex=0, const TargetRegisterInfo *TRI=nullptr)</div><div class="ttdoc">Debugging helper: dump register in human readable form to dbgs() stream. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8cpp_source.html#l00519">TargetRegisterInfo.cpp:519</a></div></div>
<div class="ttc" id="classllvm_1_1SuperRegClassIterator_html_ab01d3f3f418cd90ef87272b9459403d8"><div class="ttname"><a href="classllvm_1_1SuperRegClassIterator.html#ab01d3f3f418cd90ef87272b9459403d8">llvm::SuperRegClassIterator::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdoc">Returns true if this iterator is still pointing at a valid entry. </div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l01019">TargetRegisterInfo.h:1019</a></div></div>
<div class="ttc" id="classllvm_1_1MachineRegisterInfo_html_a56213f0cc001a2332555f3267f232b2a"><div class="ttname"><a href="classllvm_1_1MachineRegisterInfo.html#a56213f0cc001a2332555f3267f232b2a">llvm::MachineRegisterInfo::getVRegName</a></div><div class="ttdeci">StringRef getVRegName(unsigned Reg) const</div><div class="ttdef"><b>Definition:</b> <a href="MachineRegisterInfo_8h_source.html#l00428">MachineRegisterInfo.h:428</a></div></div>
<div class="ttc" id="classllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers. </div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="namespacellvm_html_acd1cd968cb420c82d70926920fcdc7d7"><div class="ttname"><a href="namespacellvm.html#acd1cd968cb420c82d70926920fcdc7d7">llvm::is_contained</a></div><div class="ttdeci">bool is_contained(R &amp;&amp;Range, const E &amp;Element)</div><div class="ttdoc">Wrapper function around std::find to detect if an element exists in a container. </div><div class="ttdef"><b>Definition:</b> <a href="STLExtras_8h_source.html#l01241">STLExtras.h:1241</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:10:26 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
