// Seed: 3118461181
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  output wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  assign id_2 = id_4;
  wire id_8;
  always_comb @(posedge 1) begin
    $display(id_6, 1, id_6);
    assume (id_6);
  end
endmodule
module module_1 (
    output supply1 id_0,
    output supply1 id_1,
    output uwire id_2,
    output wire id_3,
    input supply0 id_4,
    input wire id_5,
    input uwire id_6,
    output tri0 id_7,
    input wor id_8,
    output supply1 id_9
    , id_34,
    input supply1 id_10,
    input supply0 id_11,
    output supply0 id_12,
    output uwire id_13,
    output tri id_14,
    input tri1 id_15,
    output wand id_16,
    output wand id_17,
    output uwire id_18,
    input tri0 id_19,
    input wor module_1,
    output tri id_21,
    input supply0 id_22,
    input wire id_23,
    output tri id_24,
    input tri id_25,
    input wor id_26,
    input supply1 id_27,
    output tri0 id_28,
    input tri1 id_29,
    input tri1 id_30,
    input uwire id_31,
    input wand id_32
);
  wire id_35;
  module_0(
      id_34, id_34, id_34, id_34, id_35, id_34, id_34
  ); id_36(
      .id_0(id_34), .id_1(), .id_2(id_7), .id_3(id_1), .id_4(id_21), .id_5(1'b0), .id_6(1)
  );
endmodule
