strict digraph "" {
	node [label="\N"];
	"1631:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7fbdee036790>",
		fillcolor=springgreen,
		label="1631:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"1634:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee036810>",
		fillcolor=firebrick,
		label="1634:NS
SetTxCIrq_sync1 <= SetTxCIrq_txclk;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee036810>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1631:IF" -> "1634:NS"	 [cond="['Reset']",
		label="!(Reset)",
		lineno=1631];
	"1632:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee036a50>",
		fillcolor=firebrick,
		label="1632:NS
SetTxCIrq_sync1 <= 1'b0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7fbdee036a50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"1631:IF" -> "1632:NS"	 [cond="['Reset']",
		label=Reset,
		lineno=1631];
	"Leaf_1629:AL"	 [def_var="['SetTxCIrq_sync1']",
		label="Leaf_1629:AL"];
	"1630:BL"	 [ast="<pyverilog.vparser.ast.Block object at 0x7fbdee036c50>",
		fillcolor=turquoise,
		label="1630:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"1630:BL" -> "1631:IF"	 [cond="[]",
		lineno=None];
	"1634:NS" -> "Leaf_1629:AL"	 [cond="[]",
		lineno=None];
	"1632:NS" -> "Leaf_1629:AL"	 [cond="[]",
		lineno=None];
	"1629:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7fbdee036cd0>",
		clk_sens=True,
		fillcolor=gold,
		label="1629:AL",
		sens="['Clk', 'Reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['Reset', 'SetTxCIrq_txclk']"];
	"1629:AL" -> "1630:BL"	 [cond="[]",
		lineno=None];
}
