###############################################################
#  Generated by:      Cadence Innovus 17.11-s080_1
#  OS:                Linux x86_64(Host ID lab1-35.eng.utah.edu)
#  Generated on:      Tue Dec  8 19:56:31 2020
#  Design:            edge_detection_top_pads
#  Command:           summaryReport -noHtml -outfile RPT/edge_detection_top/summary_report.rpt
###############################################################


==============================
General Design Information
==============================
Design Status: Routed  
Design Name: edge_detection_top_pads  
# Instances: 197258  
# Hard Macros: 0  
# Std Cells: 196456  
    ------------------------------
    Standard Cells in Netlist
    ------------------------------
               Cell Type   Instance Count  Area (um^2)  
                  AND2X1             5587       73587.4944  
                   BUFX1             2200       24147.2000  
                 DFFQBX1                2         109.7600  
                DFFQQBX1              682       37428.1600  
                  DFFQX1             7262      350713.9328  
                   FILL1            31442       69021.4784  
                  FILL16              774       27185.3568  
                   FILL2            26457      116156.8128  
                  FILL32              278       19528.4992  
                   FILL4            16899      148386.7392  
                   FILL8             5335       93691.1360  
                   INVX1              119         783.6864  
                   INVX2             6473       42628.5888  
                   INVX4               10          87.8080  
                  MUX2X1                7         153.6640  
                 NAND2X1            63711      699291.9360  
                 NAND3X1            10665      163882.6560  
                  NOR2X1            18067      198303.3920  
                   OR2X1              158        2081.0496  
                    TIE0                5          43.9040  
                    TIE1                1           8.7808  
                  XOR2X1              322        7775.3984  
# Pads: 802  
    ------------------------------
    IO Cells in Netlist
    ------------------------------
                I/O Name   Instance Count  
              pad_fill_2               38  
             pad_fill_32                6  
              pad_fill_4               35  
             pad_fill_01              210  
              pad_fill_1               23  
            pad_fill_005              416  
              pad_fill_8               10  
              pad_corner                4  
                 pad_gnd                1  
                 pad_vdd                1  
                 pad_out               28  
                  pad_in               30  
# Net: 116227  
# Special Net: 2  
# IO Pins: 
    ------------------------------
    Issued IO Information
    ------------------------------
    # Unplaced IO Pin  0  
    # Floating IO  0  
    # IO Connected to Non-IO Inst  0  58  
# Pins: 
    ------------------------------
    Correctness of Pin Connectivity for All Instances
    ------------------------------
    # Floating Terms  0  
    # Output Term Marked Tie Hi/Lo  0  
    # Output Term Shorted to PG Net  0  348461  
# PG Pins: 
    ------------------------------
    Correctness of PG Pin Connectivity for All Instances
    ------------------------------
    # Instances that No Net Defined for Any PG Pin  0  
    # Floating PG Terms  0  
    # PG Pins Connect to Non-PG Net  0  
    # Power Pins Connect Ground Net  0  
    # Ground Pins Connect Power Net  0  232146  
Average Pins Per Net(Signal): 2.998  

==============================
General Library Information
==============================
# Routing Layers: 6  
# Masterslice Layers: 2  
# Pin Layers: 
    General Caution:
        1) Library have METAL1, METAL2, METAL3 and METAL6 pins, you should setPreRouteAsObs {1 2 3}                                 to ensure these pins are accessible after placement

    ------------------------------
    Pin Layers
    ------------------------------
    METAL6  
    METAL3  
    METAL2  
    METAL1  4  
# Layers: 
    ------------------------------
    Layer OVERLAP Information
    ------------------------------
    Type  Overlap  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.900 um  
    Wire Pitch Y  0.900 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.440 um  
    Spacing  0.460 um  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer VIA56
        ------------------------------
               Vias in VIA56  Default  
                    VIA5WEST      Yes  
                    VIA5EAST      Yes  
                        VIA5      Yes  For complete list click here  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.560 um  
    Wire Pitch Y  0.560 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.280 um  
    Spacing  0.280 um  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer VIA45
        ------------------------------
               Vias in VIA45  Default  
                   VIA4SOUTH      Yes  
                   VIA4NORTH      Yes  
                        VIA4      Yes  For complete list click here  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.560 um  
    Wire Pitch Y  0.560 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.280 um  
    Spacing  0.280 um  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer VIA34
        ------------------------------
               Vias in VIA34  Default  
                    VIA3WEST      Yes  
                    VIA3EAST      Yes  
                        VIA3      Yes  For complete list click here  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.560 um  
    Wire Pitch Y  0.560 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.280 um  
    Spacing  0.280 um  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer VIA23
        ------------------------------
               Vias in VIA23  Default  
                   VIA2SOUTH      Yes  
                   VIA2NORTH      Yes  
                        VIA2      Yes  For complete list click here  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.560 um  
    Wire Pitch Y  0.560 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.280 um  
    Spacing  0.280 um  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 InformationLayer VIA12 Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer VIA12
        ------------------------------
               Vias in VIA12  Default  
                    VIA12_VV      Yes  
                    VIA12_HH      Yes  
                    VIA12_VH      Yes  
                    VIA12_HV      Yes  For complete list click here  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 InformationLayer VIA12 InformationLayer METAL1 Information
    ------------------------------
    Type  Routing  
    Wire Pitch X  0.560 um  
    Wire Pitch Y  0.560 um  
    Offset X  0.280 um  
    Offset Y  0.280 um  
    Wire Width  0.230 um  
    Spacing  0.230 um  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 InformationLayer VIA12 InformationLayer METAL1 InformationLayer CONT Information
    ------------------------------
    Type  Cut  
    Vias  
        ------------------------------
        Via list in layer CONT
        ------------------------------  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 InformationLayer VIA12 InformationLayer METAL1 InformationLayer CONT InformationLayer POLY2 Information
    ------------------------------
    Type  Masterslice  
    ------------------------------
    Layer OVERLAP InformationLayer METAL6 InformationLayer VIA56 InformationLayer METAL5 InformationLayer VIA45 InformationLayer METAL4 InformationLayer VIA34 InformationLayer METAL3 InformationLayer VIA23 InformationLayer METAL2 InformationLayer VIA12 InformationLayer METAL1 InformationLayer CONT InformationLayer POLY2 InformationLayer POLY1 Information
    ------------------------------
    Type  Masterslice  15  
# Pins without Physical Port: 0  
# Pins in Library without Timing Lib: 0  
# Pins Missing Direction: 0  
Antenna Summary Report: 
    General Caution:
    ------------------------------
    These Layers have antenna info
    ------------------------------
    METAL6  
    VIA56  
    METAL5  
    VIA45  
    METAL4  
    VIA34  
    METAL3  
    VIA23  
    METAL2  
    VIA12  
    METAL1  
    ------------------------------
    These Layers have no antenna info
    ------------------------------
    CONT  
    ------------------------------
    These Pins have antenna info
    ------------------------------
               Cell Name      List of Pin Name  
              rf2hsm1wm1                  CLKA  
              rf2hsm1wm1                  CLKB  
              rf2hsm1wm1               WENB[0]  
              rf2hsm1wm1               WENB[1]  
              rf2hsm1wm1               WENB[2]  
              rf2hsm1wm1               WENB[3]  
              rf2hsm1wm1               WENB[4]  
              rf2hsm1wm1               WENB[5]  
              rf2hsm1wm1               WENB[6]  
              rf2hsm1wm1               WENB[7]  
              rf2hsm1wm1                 AA[0]  
              rf2hsm1wm1                 AA[1]  
              rf2hsm1wm1                 AA[2]  
              rf2hsm1wm1                  CENA  
              rf2hsm1wm1                 DB[0]  
              rf2hsm1wm1                 DB[1]  
              rf2hsm1wm1                 DB[2]  
              rf2hsm1wm1                 DB[3]  
              rf2hsm1wm1                 DB[4]  
              rf2hsm1wm1                 DB[5]  
              rf2hsm1wm1                 DB[6]  
              rf2hsm1wm1                 DB[7]  
              rf2hsm1wm1                 AB[0]  
              rf2hsm1wm1                 AB[1]  
              rf2hsm1wm1                 AB[2]  
              rf2hsm1wm1                  CENB  For more information click here  
# Cells Missing LEF Info: 0  
# Cells with Dimension Errors: 
    ------------------------------
    Size of cell is not an integer multiple of its site
    ------------------------------
               Cell Name        Tech Site name  
             pad_fill_01                   pad  
            pad_fill_005                   pad  
              pad_corner                   pad  3  

==============================
Netlist Information
==============================
# HFO (>200) Nets: 0  
# No-driven Nets: 192  
    General Caution:
        1) TODO
    No-driven Nets  
    dut/iVidGen/n_deDly[0]  
    dut/iVidGen/n_hsDly[0]  
    dut/iSobel/add_0_root_add_0_root_add_104_2/B[0]  
    dut/iSobel/add_0_root_add_0_root_add_104_2/CO  
    dut/iSobel/add_1_root_add_0_root_add_104_2/CO  
    dut/iSobel/add_0_root_add_0_root_add_99_2/B[0]  
    dut/iSobel/add_0_root_add_0_root_add_99_2/CO  
    dut/iSobel/add_1_root_add_0_root_add_99_2/CO  
    dut/iSobel/add_0_root_add_0_root_add_94_2/B[0]  
    dut/iSobel/add_0_root_add_0_root_add_94_2/CO  
    dut/iSobel/add_1_root_add_0_root_add_94_2/CO  
    dut/iSobel/add_0_root_add_0_root_add_89_2/B[0]  
    dut/iSobel/add_0_root_add_0_root_add_89_2/CO  
    dut/iSobel/add_1_root_add_0_root_add_89_2/CO  
    dut/iSobel/sub_64_S2/CO  
    dut/iSobel/sub_65/CO  
    dut/iSobel/sub_66_S2/CO  
    dut/iSobel/sub_67/CO  
    dut/iSobel/add_69/CO  
    dut/iSobel/SYNOPSYS_UNCONNECTED__10  
    dut/iSobel/SYNOPSYS_UNCONNECTED__9  
    dut/iSobel/SYNOPSYS_UNCONNECTED__8  
    dut/iSobel/SYNOPSYS_UNCONNECTED__7  
    dut/iSobel/SYNOPSYS_UNCONNECTED__6  
    dut/iSobel/SYNOPSYS_UNCONNECTED__5  
    dut/iSobel/SYNOPSYS_UNCONNECTED__4  
    dut/iSobel/SYNOPSYS_UNCONNECTED__3  
    dut/iSobel/SYNOPSYS_UNCONNECTED__2  
    dut/iSobel/SYNOPSYS_UNCONNECTED__1  
    dut/iSobel/SYNOPSYS_UNCONNECTED__0  
    dut/iSobel/N137  
    dut/iSobel/N117  
    dut/iSobel/N97  
    dut/iSobel/N77  
    dut/iBMCC/sub_221/A[0]  
    dut/iBMCC/sub_221/CO  
    dut/iBMCC/iGrayscaledFrameBufferMatrix3/O_PIXEL_MATRIX[59]  
    dut/iBMCC/iGrayscale/add_0_root_add_1_root_add_76_9/CO  
    dut/iBMCC/iGrayscale/add_1_root_add_1_root_add_76_9/CO  
    dut/iBMCC/iGrayscale/add_3_root_add_1_root_add_76_9/CO  
    dut/iBMCC/iGrayscale/add_8_root_add_76_9/CO  
    dut/iBMCC/iGrayscale/SYNOPSYS_UNCONNECTED__0  
    dut/iBMCC/iGrayscale/I_PIXEL_4  
    dut/iBMCC/iGrayscale/I_PIXEL_5  
    dut/iBMCC/iGrayscale/I_PIXEL_6  
    dut/iBMCC/iGrayscale/I_PIXEL_7  
    dut/iBMCC/iGrayscale/I_PIXEL_18  
    dut/iBMCC/iGrayscale/I_PIXEL_19  
    dut/iBMCC/iGrayscale/I_PIXEL_20  
    dut/iBMCC/iGrayscale/I_PIXEL_21  
    dut/iBMCC/iGrayscale/I_PIXEL_22  
    dut/iBMCC/iGrayscale/I_PIXEL_23  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__35  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__34  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__33  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__32  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__31  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__30  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__29  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__28  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__27  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__26  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__25  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__24  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__23  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__22  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__21  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__20  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__19  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__18  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__17  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__16  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__15  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__14  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__13  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__12  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__11  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__9  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__8  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__7  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__6  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__5  
    dut/iBMCC/SYNOPSYS_UNCONNECTED__4  
    dut/iBMCC/n_o_pixel_matrix[0]  
    dut/iBMCC/n_o_pixel_matrix[1]  
    dut/iBMCC/n_o_pixel_matrix[2]  
    dut/iBMCC/n_o_pixel_matrix[3]  
    dut/iBMCC/n_o_pixel_matrix[8]  
    dut/iBMCC/n_o_pixel_matrix[9]  
    dut/iBMCC/n_o_pixel_matrix[10]  
    dut/iBMCC/n_o_pixel_matrix[11]  
    dut/iBMCC/n_o_pixel_matrix[16]  
    dut/iBMCC/n_o_pixel_matrix[17]  
    dut/iBMCC/n_o_pixel_matrix[18]  
    dut/iBMCC/n_o_pixel_matrix[19]  
    dut/iBMCC/n_o_pixel_matrix[24]  
    dut/iBMCC/n_o_pixel_matrix[25]  
    dut/iBMCC/n_o_pixel_matrix[26]  
    dut/iBMCC/n_o_pixel_matrix[27]  
    dut/iBMCC/n_o_pixel_matrix[32]  
    dut/iBMCC/n_o_pixel_matrix[33]  
    dut/iBMCC/n_o_pixel_matrix[34]  
    dut/iBMCC/n_o_pixel_matrix[35]  
    dut/iBMCC/n_o_pixel_matrix[40]  
    dut/iBMCC/n_o_pixel_matrix[41]  
    dut/iBMCC/n_o_pixel_matrix[42]  
    dut/iBMCC/n_o_pixel_matrix[43]  
    dut/iBMCC/n_o_pixel_matrix[48]  
    dut/iBMCC/n_o_pixel_matrix[49]  
    dut/iBMCC/n_o_pixel_matrix[50]  
    dut/iBMCC/n_o_pixel_matrix[51]  
    dut/iBMCC/n_o_pixel_matrix[56]  
    dut/iBMCC/n_o_pixel_matrix[57]  
    dut/iBMCC/n_o_pixel_matrix[58]  
    dut/iBMCC/n_o_pixel_matrix[59]  
    dut/iBMCC/grayscaled_pixel[0]  
    dut/iBMCC/grayscaled_pixel[1]  
    dut/iBMCC/grayscaled_pixel[2]  
    dut/iBMCC/grayscaled_pixel[3]  
    dut/iBMCC/n_o_pixel_column[0]  
    dut/iBMCC/n_o_pixel_column[3]  
    dut/iBMCC/n_o_pixel_column[4]  
    dut/iBMCC/n_o_pixel_column[5]  
    dut/iBMCC/n_o_pixel_column[6]  
    dut/iBMCC/n_o_pixel_column[7]  
    dut/iBMCC/n_o_pixel_column[8]  
    dut/iBMCC/n_o_pixel_column[9]  
    dut/iBMCC/n2  
    dut/iBMCC/n4  
    dut/SYNOPSYS_UNCONNECTED__31  
    dut/SYNOPSYS_UNCONNECTED__30  
    dut/SYNOPSYS_UNCONNECTED__29  
    dut/SYNOPSYS_UNCONNECTED__28  
    dut/SYNOPSYS_UNCONNECTED__27  
    dut/SYNOPSYS_UNCONNECTED__26  
    dut/SYNOPSYS_UNCONNECTED__25  
    dut/SYNOPSYS_UNCONNECTED__24  
    dut/SYNOPSYS_UNCONNECTED__23  
    dut/SYNOPSYS_UNCONNECTED__22  
    dut/SYNOPSYS_UNCONNECTED__21  
    dut/SYNOPSYS_UNCONNECTED__20  
    dut/SYNOPSYS_UNCONNECTED__19  
    dut/SYNOPSYS_UNCONNECTED__18  
    dut/SYNOPSYS_UNCONNECTED__17  
    dut/SYNOPSYS_UNCONNECTED__16  
    dut/SYNOPSYS_UNCONNECTED__15  
    dut/SYNOPSYS_UNCONNECTED__14  
    dut/SYNOPSYS_UNCONNECTED__13  
    dut/SYNOPSYS_UNCONNECTED__12  
    dut/SYNOPSYS_UNCONNECTED__11  
    dut/SYNOPSYS_UNCONNECTED__10  
    dut/SYNOPSYS_UNCONNECTED__9  
    dut/SYNOPSYS_UNCONNECTED__8  
    dut/SYNOPSYS_UNCONNECTED__7  
    dut/SYNOPSYS_UNCONNECTED__6  
    dut/SYNOPSYS_UNCONNECTED__5  
    dut/SYNOPSYS_UNCONNECTED__4  
    dut/SYNOPSYS_UNCONNECTED__3  
    dut/SYNOPSYS_UNCONNECTED__2  
    dut/SYNOPSYS_UNCONNECTED__1  
    dut/colorspace_converter_pixel_matrix[0]  
    dut/colorspace_converter_pixel_matrix[1]  
    dut/colorspace_converter_pixel_matrix[2]  
    dut/colorspace_converter_pixel_matrix[3]  
    dut/colorspace_converter_pixel_matrix[8]  
    dut/colorspace_converter_pixel_matrix[9]  
    dut/colorspace_converter_pixel_matrix[10]  
    dut/colorspace_converter_pixel_matrix[11]  
    dut/colorspace_converter_pixel_matrix[16]  
    dut/colorspace_converter_pixel_matrix[17]  
    dut/colorspace_converter_pixel_matrix[18]  
    dut/colorspace_converter_pixel_matrix[19]  
    dut/colorspace_converter_pixel_matrix[24]  
    dut/colorspace_converter_pixel_matrix[25]  
    dut/colorspace_converter_pixel_matrix[26]  
    dut/colorspace_converter_pixel_matrix[27]  
    dut/colorspace_converter_pixel_matrix[32]  
    dut/colorspace_converter_pixel_matrix[33]  
    dut/colorspace_converter_pixel_matrix[34]  
    dut/colorspace_converter_pixel_matrix[35]  
    dut/colorspace_converter_pixel_matrix[40]  
    dut/colorspace_converter_pixel_matrix[41]  
    dut/colorspace_converter_pixel_matrix[42]  
    dut/colorspace_converter_pixel_matrix[43]  
    dut/colorspace_converter_pixel_matrix[48]  
    dut/colorspace_converter_pixel_matrix[49]  
    dut/colorspace_converter_pixel_matrix[50]  
    dut/colorspace_converter_pixel_matrix[51]  
    dut/colorspace_converter_pixel_matrix[56]  
    dut/colorspace_converter_pixel_matrix[57]  
    dut/colorspace_converter_pixel_matrix[58]  
    dut/colorspace_converter_pixel_matrix[59]  
# Multi-driven Nets: 0  
# Assign Statements: 0  
Is Design Uniquified: YES  
# Pins in Netlist without timing lib: 0  

==============================

==============================
: Internal  External  
No of Nets:     116033           0  
No of Connections:     232486           0  
Total Net Length (X): 2.4530e+06  0.0000e+00  
Total Net Length (Y): 2.2615e+06  0.0000e+00  
Total Net Length: 4.7145e+06  0.0000e+00  

==============================
Timing Information
==============================
# Clocks in design: 
    ------------------------------
    Clocks in Design
    ------------------------------
    *  
    @  
    I_CORE_CLK  
    I_PCLK  
    @  
    *  
    I_CORE_CLK  
    I_PCLK  8  
# Generated clocks: 0  
# "dont_use" cells from .libs: 0  
# "dont_touch" cells from .libs: 0  
# Cells in .lib with max_tran: 
    ------------------------------
    Cell List with max_tran
    ------------------------------
               Cell Name  Max Transition (ps)  
                  AND2X1  1606  
                  AND2X1  1606  
                 ANTENNA  1606  
                 ANTENNA  1606  
                   BUFX1  1606  
                   BUFX1  1606  
                 DFFQBX1  1606  
                 DFFQBX1  1606  
                DFFQQBX1  1606  
                DFFQQBX1  1606  
                DFFQSRX1  1606  
                DFFQSRX1  1606  
                  DFFQX1  1606  
                  DFFQX1  1606  
                   INVX1  1606  
                   INVX1  1606  
                  INVX16  1606  
                  INVX16  1606  
                   INVX2  1606  
                   INVX2  1606  
                  INVX32  1606  
                  INVX32  1606  
                   INVX4  1606  
                   INVX4  1606  
                   INVX8  1606  
                   INVX8  1606  
                  MUX2X1  1606  
                  MUX2X1  1606  
                 NAND2X1  1606  
                 NAND2X1  1606  
                 NAND3X1  1606  
                 NAND3X1  1606  
                  NOR2X1  1606  
                  NOR2X1  1606  
                   OR2X1  1606  
                   OR2X1  1606  
                    TIE0  1606  
                    TIE0  1606  
                    TIE1  1606  
                    TIE1  1606  
                  XOR2X1  1606  
                  XOR2X1  1606  42  
# Cells in .lib with max_cap: 
    ------------------------------
    Cell List with max_cap
    ------------------------------
               Cell Name  Max Capacitance (pf)  
                  AND2X1  0.297700  
                  AND2X1  0.297700  
                   BUFX1  0.297700  
                   BUFX1  0.297700  
                 DFFQBX1  0.297700  
                 DFFQBX1  0.297700  
                DFFQQBX1  0.297700  
                DFFQQBX1  0.297700  
                DFFQSRX1  0.297700  
                DFFQSRX1  0.297700  
                  DFFQX1  0.297700  
                  DFFQX1  0.297700  
                   INVX1  0.297700  
                   INVX1  0.297700  
                  INVX16  0.297700  
                  INVX16  0.297700  
                   INVX2  0.297700  
                   INVX2  0.297700  
                  INVX32  0.297700  
                  INVX32  0.297700  
                   INVX4  0.297700  
                   INVX4  0.297700  
                   INVX8  0.297700  
                   INVX8  0.297700  
                  MUX2X1  0.297700  
                  MUX2X1  0.297700  
                 NAND2X1  0.297700  
                 NAND2X1  0.297700  
                 NAND3X1  0.297700  
                 NAND3X1  0.297700  
                  NOR2X1  0.297700  
                  NOR2X1  0.297700  
                   OR2X1  0.297700  
                   OR2X1  0.297700  
                  XOR2X1  0.297700  
                  XOR2X1  0.297700  36  
# Cells in .lib with max_fanout: 0  
SDC max_cap: N/A  
SDC max_tran: N/A  
SDC max_fanout: N/A  
Default Ext. Scale Factor: 1.000  
Detail Ext. Scale Factor: 1.000  

==============================
Floorplan/Placement Information
==============================
Total area of Standard cells: 2074997.434 um^2  
Total area of Standard cells(Subtracting Physical Cells): 1601027.411 um^2  
Total area of Macros: 0.000 um^2  
Total area of Blockages: 0.000 um^2  
Total area of Pad cells: 1601356.416 um^2  
Total area of Core: 2078606.438 um^2  
Total area of Chip: 3797968.205 um^2  
Effective Utilization: 1.0000e+00  
Number of Cell Rows: 351  
% Pure Gate Density #1 (Subtracting BLOCKAGES): 99.826%  
% Pure Gate Density #2 (Subtracting BLOCKAGES and Physical Cells): 77.024%  
% Pure Gate Density #3 (Subtracting MACROS): 99.826%  
% Pure Gate Density #4 (Subtracting MACROS and Physical Cells): 77.024%  
% Pure Gate Density #5 (Subtracting MACROS and BLOCKAGES): 99.826%  
% Pure Gate Density #6 (Subtracting MACROS and BLOCKAGES for insts are not placed): 77.024%  
% Core Density (Counting Std Cells and MACROs): 99.826%  
% Core Density #2(Subtracting Physical Cells): 77.024%  
% Chip Density (Counting Std Cells and MACROs and IOs): 96.798%  
% Chip Density #2(Subtracting Physical Cells): 84.318%  
# Macros within 5 sites of IO pad: No  
Macro halo defined?: No  

==============================
Wire Length Distribution
==============================
Total METAL1 wire length: 0.0000 um  
Total METAL2 wire length: 1049434.1000 um  
Total METAL3 wire length: 1750400.5600 um  
Total METAL4 wire length: 2438445.5200 um  
Total METAL5 wire length: 2118935.8400 um  
Total METAL6 wire length: 0.0000 um  
Total wire length: 7357216.0200 um  
Average wire length/net: 63.3004 um  
Area of Power Net Distribution: 
    ------------------------------
    Area of Power Net Distribution
    ------------------------------
    Layer Name  Area of Power Net  Routable Area  Percentage  
    METAL1  127387.9822  2078606.4384  6.1285%  
    METAL2  0.0000  2078606.4384  0.0000%  
    METAL3  257.2800  2078606.4384  0.0124%  
    METAL4  16910.8800  2078606.4384  0.8136%  
    METAL5  12347.1030  2078606.4384  0.5940%  
    METAL6  0.0000  2078606.4384  0.0000%  For more information click here  
