/*
 * =====================================================================================
 *
 *       Filename:  swdt_apis.h (secure watchdog timer(CRMU WDOG @ 25MHz))
 *
 *    Description:  C header file
 *
 *        Version:  1.0
 *        Created:  19/Sept/2013
 *       Revision:  none
 *       Compiler:  gcc
 *
 *         Author:  Susanth
 *        Company:  Broadcom
 *
 * =====================================================================================
 */
#ifndef _AUDIO_APIS_H
#define _AUDIO_APIS_H


#if 1

#define GP_DATA_OUT 0x03024804
#define GP_OUT_EN 0x03024808

#define ChipcommonG_GP_DATA_OUT 0x1800a004
#define ChipcommonG_GP_OUT_EN 0x1800a008

#define CRMU_SW_POR_RESET_CTRL 0x0301d058
#define CRMU_CHIP_IO_PAD_CONTROL 0x0301d0bc
#define CRMU_RESET_CTRL 0x0301d060
#define CRMU_IOMUX_CTRL0 0x0301d0c8
#define CRMU_IOMUX_CTRL1 0x0301d0cc
#define CRMU_IOMUX_CTRL2 0x0301d0d0
#define CRMU_IOMUX_CTRL3 0x0301d0d4
#define CRMU_IOMUX_CTRL4 0x0301d0d8
#define CRMU_IOMUX_CTRL5 0x0301d0dc
#define CRMU_IOMUX_CTRL6 0x0301d0e0
#define CRMU_IOMUX_CTRL7 0x0301d0e4
#define CRMU_PLL_AON_CTRL 0x0301c020
#define CRMU_CLOCK_GATE_CTRL 0x0301d054

#define ASIU_GP_OUT_EN_3 0x180a5608
#define ASIU_GP_DATA_OUT_3 0x180a5604
#define ASIU_TOP_PAD_CTRL_0 0x180aa05c
#define ASIU_TOP_PAD_CTRL_1 0x180aa060
#define ASIU_TOP_PAD_CTRL_2 0x180aa064
#define ASIU_TOP_MISC 0x180aa058
#define ASIU_TOP_SW_RESET_CTRL 0x180aa020
#define ASIU_TOP_AUD_AXI_SB_CTRL 0x180aa028
#define ASIU_TOP_CLK_GATING_CTRL 0x180aa024
#define ASIU_TOP_CLK_GATING_CTRL__AUD_CLK_GATE_EN 1

#define SMART_CARD_FCB_SEL 0x0301d0e8

#define EAV_DTE_DTE_NEXT_SOI_REG 0x180af610
#define EAV_DTE_DTE_NCO_TIME_REG 0x180af6
#define EAV_DTE_DTE_ILEN_REG 0x180af61454
#define EAV_DTE_DTE_LTS_DIV_14_REG 0x180af674
#define EAV_DTE_DTE_LTS_DIV_1312_REG 0x180af670
#define EAV_DTE_DTE_LTS_DIV_1110_REG 0x180af66c
#define EAV_DTE_DTE_LTS_DIV_98_REG 0x180af668
#define EAV_DTE_DTE_LTS_DIV_76_REG 0x180af664
#define EAV_DTE_DTE_LTS_DIV_54_REG 0x180af660
#define EAV_DTE_DTE_LTS_SRC_EN_REG 0x180af680
#define EAV_DTE_DTE_LTS_FIFO_REG 0x180af640
#define EAV_DTE_DTE_LTS_CSR_REG 0x180af644

#define AUD_INTH_R5F_MASK_CLEAR_REG 0x180ae054
#define AUD_INTH_R5F_MASK_CLEAR_REG__AUD_IOP 11
#define AUD_INTH_R5F_MASK_CLEAR_REG__AUD_BF0 0
#define AUD_INTH_R5F_MASK_CLEAR_REG__AUD_BF1 1
#define AUD_INTH_R5F_MASK_CLEAR_REG__AUD_BF2 2
#define AUD_INTH_R5F_MASK_CLEAR_REG__AUD_BF3 3
#define AUD_INTH_R5F_MASK_CLEAR_REG__AUD_BF4 4
#define AUD_FMM_BF_ESR_ESR0_MASK_CLEAR_REG 0x180ae914
#define AUD_FMM_BF_ESR_ESR0_MASK_CLEAR_REG__SOURCE_FIFO_0_UNDERFLOW 0
#define AUD_FMM_BF_ESR_ESR0_MASK_CLEAR_REG__SOURCE_FIFO_1_UNDERFLOW 1
#define AUD_FMM_BF_ESR_ESR0_MASK_CLEAR_REG__SOURCE_FIFO_2_UNDERFLOW 2
#define AUD_FMM_BF_ESR_ESR0_MASK_CLEAR_REG__SOURCE_FIFO_3_UNDERFLOW 3
#define AUD_FMM_BF_ESR_ESR1_MASK_CLEAR_REG 0x180ae92c
#define AUD_FMM_BF_ESR_ESR1_MASK_CLEAR_REG__SOURCE_RINGBUF_0_UNDERFLOW 0
#define AUD_FMM_BF_ESR_ESR1_MASK_CLEAR_REG__SOURCE_RINGBUF_1_UNDERFLOW 1
#define AUD_FMM_BF_ESR_ESR1_MASK_CLEAR_REG__SOURCE_RINGBUF_2_UNDERFLOW 2
#define AUD_FMM_BF_ESR_ESR1_MASK_CLEAR_REG__SOURCE_RINGBUF_3_UNDERFLOW 3
#define AUD_FMM_BF_ESR_ESR3_MASK_CLEAR_REG 0x180ae95c
#define AUD_FMM_BF_ESR_ESR3_MASK_CLEAR_REG__SOURCE_RINGBUF_0_EXCEED_FREEMARK 0
#define AUD_FMM_BF_ESR_ESR3_MASK_CLEAR_REG__SOURCE_RINGBUF_1_EXCEED_FREEMARK 1
#define AUD_FMM_BF_ESR_ESR3_MASK_CLEAR_REG__SOURCE_RINGBUF_2_EXCEED_FREEMARK 2
#define AUD_FMM_BF_ESR_ESR3_MASK_CLEAR_REG__SOURCE_RINGBUF_3_EXCEED_FREEMARK 3
#define AUD_FMM_BF_CTRL_REARM_FREE_MARK_REG 0x180ae344
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_FREE_MARK_REG 0x180ae510
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_FREE_MARK_REG 0x180ae528
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_FREE_MARK_REG 0x180ae540
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_FREE_MARK_REG 0x180ae558
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_FREE_MARK_REG 0x180ae570
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_FREE_MARK_REG 0x180ae588
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_FREE_MARK_REG 0x180ae5a0
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_FREE_MARK_REG 0x180ae5b8
#define AUD_FMM_BF_CTRL_SOURCECH_GRP0_REG 0x180ae1fc
#define AUD_FMM_BF_CTRL_SOURCECH_GRP1_REG 0x180ae200
#define AUD_FMM_BF_CTRL_SOURCECH_GRP2_REG 0x180ae204
#define AUD_FMM_BF_CTRL_SOURCECH_GRP3_REG 0x180ae208
#define AUD_FMM_IOP_PLL_0_LOCK_STATUS_REG 0x180aeb54
#define AUD_FMM_IOP_PLL_0_RESET_REG 0x180aeb5c
#define AUD_FMM_IOP_PLL_0_RESET_REG__RESETA 0
#define AUD_FMM_IOP_PLL_0_RESET_REG__RESETD 1
#define AUD_FMM_IOP_PLL_0_USER_MDIV_Ch0_REG 0x180aeb14
#define AUD_FMM_IOP_PLL_0_USER_MDIV_Ch0_REG_DATAMASK 0x0000ffff
#define AUD_FMM_IOP_PLL_0_USER_MDIV_Ch1_REG 0x180aeb18
#define AUD_FMM_IOP_PLL_0_USER_MDIV_Ch1_REG_DATAMASK 0x0000ffff
#define AUD_FMM_IOP_PLL_0_USER_MDIV_Ch2_REG 0x180aeb1c
#define AUD_FMM_IOP_PLL_0_USER_MDIV_Ch2_REG_DATAMASK 0x0000ffff
#define AUD_FMM_IOP_PLL_0_MACRO_REG 0x180aeb00
#define AUD_FMM_IOP_PLL_0_MACRO_REG__MACRO_SELECT_L 2
#define AUD_FMM_IOP_PLL_0_MACRO_REG__MACRO_SELECT_R 0
#define AUD_FMM_IOP_OUT_I2S_2_MCLK_CFG_0_REG 0x180aea8c
#define AUD_FMM_IOP_OUT_I2S_2_MCLK_CFG_0_REG__PLLCLKSEL_L 3
#define AUD_FMM_IOP_OUT_I2S_2_MCLK_CFG_0_REG__PLLCLKSEL_R 0
#define AUD_FMM_IOP_OUT_I2S_2_MCLK_CFG_0_REG__MCLK_RATE_L 19
#define AUD_FMM_IOP_OUT_I2S_2_MCLK_CFG_0_REG__MCLK_RATE_R 16
#define AUD_FMM_IOP_OUT_I2S_1_MCLK_CFG_0_REG 0x180aea4c
#define AUD_FMM_IOP_OUT_I2S_1_MCLK_CFG_0_REG__MCLK_RATE_L 19
#define AUD_FMM_IOP_OUT_I2S_1_MCLK_CFG_0_REG__MCLK_RATE_R 16
#define AUD_FMM_IOP_OUT_I2S_1_MCLK_CFG_0_REG__PLLCLKSEL_L 3
#define AUD_FMM_IOP_OUT_I2S_1_MCLK_CFG_0_REG__PLLCLKSEL_R 0
#define AUD_FMM_IOP_OUT_I2S_0_MCLK_CFG_0_REG 0x180aea0c
#define AUD_FMM_IOP_OUT_I2S_0_MCLK_CFG_0_REG__PLLCLKSEL_L 3
#define AUD_FMM_IOP_OUT_I2S_0_MCLK_CFG_0_REG__PLLCLKSEL_R 0
#define AUD_FMM_IOP_OUT_I2S_0_MCLK_CFG_0_REG__MCLK_RATE_L 19
#define AUD_FMM_IOP_OUT_I2S_0_MCLK_CFG_0_REG__MCLK_RATE_R 16
#define AUD_FMM_IOP_IN_I2S_2_SAMP_COUNT_CTRL_REG__COUNT_CLEAR 1
#define AUD_FMM_IOP_IN_I2S_2_SAMP_COUNT_CTRL_REG__COUNT_START 0
#define AUD_FMM_IOP_IN_I2S_2_SAMP_COUNT_CTRL_REG 0x180aec90
#define AUD_FMM_IOP_IN_I2S_1_SAMP_COUNT_CTRL_REG__COUNT_CLEAR 1
#define AUD_FMM_IOP_IN_I2S_1_SAMP_COUNT_CTRL_REG__COUNT_START 0
#define AUD_FMM_IOP_IN_I2S_1_SAMP_COUNT_CTRL_REG 0x180aec50
#define AUD_FMM_IOP_IN_I2S_0_SAMP_COUNT_CTRL_REG__COUNT_CLEAR 1
#define AUD_FMM_IOP_IN_I2S_0_SAMP_COUNT_CTRL_REG__COUNT_START 0
#define AUD_FMM_IOP_IN_I2S_0_SAMP_COUNT_CTRL_REG 0x180aec10
#define AUD_FMM_IOP_OUT_I2S_2_SAMP_COUNT_CTRL_REG__COUNT_CLEAR 1
#define AUD_FMM_IOP_OUT_I2S_2_SAMP_COUNT_CTRL_REG__COUNT_START 0
#define AUD_FMM_IOP_OUT_I2S_2_SAMP_COUNT_CTRL_REG 0x180aea94
#define AUD_FMM_IOP_OUT_I2S_1_SAMP_COUNT_CTRL_REG__COUNT_CLEAR 1
#define AUD_FMM_IOP_OUT_I2S_1_SAMP_COUNT_CTRL_REG__COUNT_START 0
#define AUD_FMM_IOP_OUT_I2S_1_SAMP_COUNT_CTRL_REG 0x180aea54
#define AUD_FMM_IOP_OUT_I2S_0_SAMP_COUNT_CTRL_REG__COUNT_CLEAR 1
#define AUD_FMM_IOP_OUT_I2S_0_SAMP_COUNT_CTRL_REG__COUNT_START 0
#define AUD_FMM_IOP_OUT_I2S_0_SAMP_COUNT_CTRL_REG 0x180aea14

#define AUD_FMM_IOP_IN_I2S_2_I2S_LEGACY_REG__EN_LEGACY_I2S 0
#define AUD_FMM_IOP_IN_I2S_2_I2S_LEGACY_REG 0x180aec94
#define AUD_FMM_IOP_IN_I2S_1_I2S_LEGACY_REG__EN_LEGACY_I2S 0
#define AUD_FMM_IOP_IN_I2S_1_I2S_LEGACY_REG 0x180aec54
#define AUD_FMM_IOP_IN_I2S_0_I2S_LEGACY_REG__EN_LEGACY_I2S 0
#define AUD_FMM_IOP_IN_I2S_0_I2S_LEGACY_REG 0x180aec14
#define AUD_FMM_IOP_OUT_I2S_2_I2S_LEGACY_REG__EN_LEGACY_I2S 0
#define AUD_FMM_IOP_OUT_I2S_2_I2S_LEGACY_REG 0x180aea98
#define AUD_FMM_IOP_OUT_I2S_1_I2S_LEGACY_REG__EN_LEGACY_I2S 0
#define AUD_FMM_IOP_OUT_I2S_1_I2S_LEGACY_REG 0x180aea58
#define AUD_FMM_IOP_OUT_I2S_0_I2S_LEGACY_REG__EN_LEGACY_I2S 0
#define AUD_FMM_IOP_OUT_I2S_0_I2S_LEGACY_REG 0x180aea18

#define AUD_FMM_IOP_OUT_I2S_2_I2S_CFG_REG 0x180aea84
#define AUD_FMM_IOP_OUT_I2S_2_I2S_CFG_REG__TDM_MODE 31
#define AUD_FMM_IOP_OUT_I2S_2_I2S_CFG_REG__SLAVE_MODE 30
#define AUD_FMM_IOP_OUT_I2S_2_I2S_CFG_REG__SCLKS_PER_1FS_DIV32_L 29
#define AUD_FMM_IOP_OUT_I2S_2_I2S_CFG_REG__SCLKS_PER_1FS_DIV32_R 26
#define AUD_FMM_IOP_OUT_I2S_2_I2S_CFG_REG__FSYNC_WIDTH_L 25
#define AUD_FMM_IOP_OUT_I2S_2_I2S_CFG_REG__FSYNC_WIDTH_R 18
#define AUD_FMM_IOP_OUT_I2S_2_I2S_CFG_REG__VALID_SLOT_L 17
#define AUD_FMM_IOP_OUT_I2S_2_I2S_CFG_REG__VALID_SLOT_R 14
#define AUD_FMM_IOP_OUT_I2S_2_I2S_CFG_REG__BITS_PER_SLOT 13
#define AUD_FMM_IOP_OUT_I2S_2_I2S_CFG_REG__BITS_PER_SAMPLE_L 12
#define AUD_FMM_IOP_OUT_I2S_2_I2S_CFG_REG__BITS_PER_SAMPLE_R 8
#define AUD_FMM_IOP_OUT_I2S_2_I2S_CFG_REG__DATA_JUSTIFICATION 7
#define AUD_FMM_IOP_OUT_I2S_2_I2S_CFG_REG__DATA_ALIGNMENT 6
#define AUD_FMM_IOP_OUT_I2S_2_I2S_CFG_REG__SCLK_POLARITY 5
#define AUD_FMM_IOP_OUT_I2S_2_I2S_CFG_REG__LRCK_POLARITY 4
#define AUD_FMM_IOP_OUT_I2S_2_I2S_CFG_REG__DATA_ENABLE 1
#define AUD_FMM_IOP_OUT_I2S_2_I2S_CFG_REG__CLOCK_ENABLE 0

#define AUD_FMM_IOP_OUT_I2S_1_I2S_CFG_REG 0x180aea44
#define AUD_FMM_IOP_OUT_I2S_1_I2S_CFG_REG__TDM_MODE 31
#define AUD_FMM_IOP_OUT_I2S_1_I2S_CFG_REG__SLAVE_MODE 30
#define AUD_FMM_IOP_OUT_I2S_1_I2S_CFG_REG__SCLKS_PER_1FS_DIV32_L 29
#define AUD_FMM_IOP_OUT_I2S_1_I2S_CFG_REG__SCLKS_PER_1FS_DIV32_R 26
#define AUD_FMM_IOP_OUT_I2S_1_I2S_CFG_REG__FSYNC_WIDTH_L 25
#define AUD_FMM_IOP_OUT_I2S_1_I2S_CFG_REG__FSYNC_WIDTH_R 18
#define AUD_FMM_IOP_OUT_I2S_1_I2S_CFG_REG__VALID_SLOT_L 17
#define AUD_FMM_IOP_OUT_I2S_1_I2S_CFG_REG__VALID_SLOT_R 14
#define AUD_FMM_IOP_OUT_I2S_1_I2S_CFG_REG__BITS_PER_SLOT 13
#define AUD_FMM_IOP_OUT_I2S_1_I2S_CFG_REG__BITS_PER_SAMPLE_L 12
#define AUD_FMM_IOP_OUT_I2S_1_I2S_CFG_REG__BITS_PER_SAMPLE_R 8
#define AUD_FMM_IOP_OUT_I2S_1_I2S_CFG_REG__DATA_JUSTIFICATION 7
#define AUD_FMM_IOP_OUT_I2S_1_I2S_CFG_REG__DATA_ALIGNMENT 6
#define AUD_FMM_IOP_OUT_I2S_1_I2S_CFG_REG__SCLK_POLARITY 5
#define AUD_FMM_IOP_OUT_I2S_1_I2S_CFG_REG__LRCK_POLARITY 4
#define AUD_FMM_IOP_OUT_I2S_1_I2S_CFG_REG__DATA_ENABLE 1
#define AUD_FMM_IOP_OUT_I2S_1_I2S_CFG_REG__CLOCK_ENABLE 0

#define AUD_FMM_IOP_OUT_I2S_0_I2S_CFG_REG 0x180aea04
#define AUD_FMM_IOP_OUT_I2S_0_I2S_CFG_REG__TDM_MODE 31
#define AUD_FMM_IOP_OUT_I2S_0_I2S_CFG_REG__SLAVE_MODE 30
#define AUD_FMM_IOP_OUT_I2S_0_I2S_CFG_REG__SCLKS_PER_1FS_DIV32_L 29
#define AUD_FMM_IOP_OUT_I2S_0_I2S_CFG_REG__SCLKS_PER_1FS_DIV32_R 26
#define AUD_FMM_IOP_OUT_I2S_0_I2S_CFG_REG__FSYNC_WIDTH_L 25
#define AUD_FMM_IOP_OUT_I2S_0_I2S_CFG_REG__FSYNC_WIDTH_R 18
#define AUD_FMM_IOP_OUT_I2S_0_I2S_CFG_REG__VALID_SLOT_L 17
#define AUD_FMM_IOP_OUT_I2S_0_I2S_CFG_REG__VALID_SLOT_R 14
#define AUD_FMM_IOP_OUT_I2S_0_I2S_CFG_REG__BITS_PER_SLOT 13
#define AUD_FMM_IOP_OUT_I2S_0_I2S_CFG_REG__BITS_PER_SAMPLE_L 12
#define AUD_FMM_IOP_OUT_I2S_0_I2S_CFG_REG__BITS_PER_SAMPLE_R 8
#define AUD_FMM_IOP_OUT_I2S_0_I2S_CFG_REG__DATA_JUSTIFICATION 7
#define AUD_FMM_IOP_OUT_I2S_0_I2S_CFG_REG__DATA_ALIGNMENT 6
#define AUD_FMM_IOP_OUT_I2S_0_I2S_CFG_REG__SCLK_POLARITY 5
#define AUD_FMM_IOP_OUT_I2S_0_I2S_CFG_REG__LRCK_POLARITY 4
#define AUD_FMM_IOP_OUT_I2S_0_I2S_CFG_REG__DATA_ENABLE 1
#define AUD_FMM_IOP_OUT_I2S_0_I2S_CFG_REG__CLOCK_ENABLE 0

#define AUD_FMM_IOP_OUT_I2S_2_STREAM_CFG_0_REG__FCI_ID_L 9
#define AUD_FMM_IOP_OUT_I2S_2_STREAM_CFG_0_REG__FCI_ID_R 0
#define AUD_FMM_IOP_OUT_I2S_2_STREAM_CFG_0_REG__INS_INVAL 12
#define AUD_FMM_IOP_OUT_I2S_2_STREAM_CFG_0_REG__INIT_SM 13
#define AUD_FMM_IOP_OUT_I2S_2_STREAM_CFG_0_REG__IGNORE_FIRST_UNDERFLOW 14
#define AUD_FMM_IOP_OUT_I2S_2_STREAM_CFG_0_REG__STREAM_BIT_RESOLUTION_L 19
#define AUD_FMM_IOP_OUT_I2S_2_STREAM_CFG_0_REG__STREAM_BIT_RESOLUTION_R 16
#define AUD_FMM_IOP_OUT_I2S_2_STREAM_CFG_0_REG__GROUP_ID_L 23
#define AUD_FMM_IOP_OUT_I2S_2_STREAM_CFG_0_REG__GROUP_ID_R 20
#define AUD_FMM_IOP_OUT_I2S_2_STREAM_CFG_0_REG__WAIT_FOR_VALID 15
#define AUD_FMM_IOP_OUT_I2S_2_STREAM_CFG_0_REG__CHANNEL_GROUPING_L 27
#define AUD_FMM_IOP_OUT_I2S_2_STREAM_CFG_0_REG__CHANNEL_GROUPING_R 24
#define AUD_FMM_IOP_OUT_I2S_2_STREAM_CFG_0_REG__ENA 31
#define AUD_FMM_IOP_OUT_I2S_2_STREAM_CFG_0_REG 0x180aea80
#define AUD_FMM_IOP_OUT_I2S_1_STREAM_CFG_0_REG__FCI_ID_L 9
#define AUD_FMM_IOP_OUT_I2S_1_STREAM_CFG_0_REG__FCI_ID_R 0
#define AUD_FMM_IOP_OUT_I2S_1_STREAM_CFG_0_REG__INS_INVAL 12
#define AUD_FMM_IOP_OUT_I2S_1_STREAM_CFG_0_REG__INIT_SM 13
#define AUD_FMM_IOP_OUT_I2S_1_STREAM_CFG_0_REG__IGNORE_FIRST_UNDERFLOW 14
#define AUD_FMM_IOP_OUT_I2S_1_STREAM_CFG_0_REG__STREAM_BIT_RESOLUTION_L 19
#define AUD_FMM_IOP_OUT_I2S_1_STREAM_CFG_0_REG__STREAM_BIT_RESOLUTION_R 16
#define AUD_FMM_IOP_OUT_I2S_1_STREAM_CFG_0_REG__GROUP_ID_L 23
#define AUD_FMM_IOP_OUT_I2S_1_STREAM_CFG_0_REG__GROUP_ID_R 20
#define AUD_FMM_IOP_OUT_I2S_1_STREAM_CFG_0_REG__WAIT_FOR_VALID 15
#define AUD_FMM_IOP_OUT_I2S_1_STREAM_CFG_0_REG__CHANNEL_GROUPING_L 27
#define AUD_FMM_IOP_OUT_I2S_1_STREAM_CFG_0_REG__CHANNEL_GROUPING_R 24
#define AUD_FMM_IOP_OUT_I2S_1_STREAM_CFG_0_REG__ENA 31
#define AUD_FMM_IOP_OUT_I2S_1_STREAM_CFG_0_REG 0x180aea40
#define AUD_FMM_IOP_OUT_I2S_0_STREAM_CFG_0_REG__FCI_ID_L 9
#define AUD_FMM_IOP_OUT_I2S_0_STREAM_CFG_0_REG__FCI_ID_R 0
#define AUD_FMM_IOP_OUT_I2S_0_STREAM_CFG_0_REG__INS_INVAL 12
#define AUD_FMM_IOP_OUT_I2S_0_STREAM_CFG_0_REG__INIT_SM 13
#define AUD_FMM_IOP_OUT_I2S_0_STREAM_CFG_0_REG__IGNORE_FIRST_UNDERFLOW 14
#define AUD_FMM_IOP_OUT_I2S_0_STREAM_CFG_0_REG__STREAM_BIT_RESOLUTION_L 19
#define AUD_FMM_IOP_OUT_I2S_0_STREAM_CFG_0_REG__STREAM_BIT_RESOLUTION_R 16
#define AUD_FMM_IOP_OUT_I2S_0_STREAM_CFG_0_REG__GROUP_ID_L 23
#define AUD_FMM_IOP_OUT_I2S_0_STREAM_CFG_0_REG__GROUP_ID_R 20
#define AUD_FMM_IOP_OUT_I2S_0_STREAM_CFG_0_REG__WAIT_FOR_VALID 15
#define AUD_FMM_IOP_OUT_I2S_0_STREAM_CFG_0_REG__CHANNEL_GROUPING_L 27
#define AUD_FMM_IOP_OUT_I2S_0_STREAM_CFG_0_REG__CHANNEL_GROUPING_R 24
#define AUD_FMM_IOP_OUT_I2S_0_STREAM_CFG_0_REG__ENA 31
#define AUD_FMM_IOP_OUT_I2S_0_STREAM_CFG_0_REG 0x180aea00

#define AUD_FMM_IOP_IN_I2S_2_I2S_IN_CFG_REG 0x180aec84
#define AUD_FMM_IOP_IN_I2S_2_I2S_IN_CFG_REG__TDM_MODE 31
#define AUD_FMM_IOP_IN_I2S_2_I2S_IN_CFG_REG__SLAVE_MODE 30
#define AUD_FMM_IOP_IN_I2S_2_I2S_IN_CFG_REG__VALID_SLOT_L 17
#define AUD_FMM_IOP_IN_I2S_2_I2S_IN_CFG_REG__VALID_SLOT_R 14
#define AUD_FMM_IOP_IN_I2S_2_I2S_IN_CFG_REG__BITS_PER_SLOT 13
#define AUD_FMM_IOP_IN_I2S_2_I2S_IN_CFG_REG__BITS_PER_SAMPLE_L 12
#define AUD_FMM_IOP_IN_I2S_2_I2S_IN_CFG_REG__BITS_PER_SAMPLE_R 8
#define AUD_FMM_IOP_IN_I2S_2_I2S_IN_CFG_REG__DATA_JUSTIFICATION 7
#define AUD_FMM_IOP_IN_I2S_2_I2S_IN_CFG_REG__DATA_ALIGNMENT 6
#define AUD_FMM_IOP_IN_I2S_2_I2S_IN_CFG_REG__SCLK_POLARITY 5
#define AUD_FMM_IOP_IN_I2S_2_I2S_IN_CFG_REG__LRCK_POLARITY 4
#define AUD_FMM_IOP_IN_I2S_2_I2S_IN_CFG_REG__reserved_L 3
#define AUD_FMM_IOP_IN_I2S_2_I2S_IN_CFG_REG__reserved_R 0

#define AUD_FMM_IOP_IN_I2S_1_I2S_IN_CFG_REG 0x180aec44
#define AUD_FMM_IOP_IN_I2S_1_I2S_IN_CFG_REG__TDM_MODE 31
#define AUD_FMM_IOP_IN_I2S_1_I2S_IN_CFG_REG__SLAVE_MODE 30
#define AUD_FMM_IOP_IN_I2S_1_I2S_IN_CFG_REG__VALID_SLOT_L 17
#define AUD_FMM_IOP_IN_I2S_1_I2S_IN_CFG_REG__VALID_SLOT_R 14
#define AUD_FMM_IOP_IN_I2S_1_I2S_IN_CFG_REG__BITS_PER_SLOT 13
#define AUD_FMM_IOP_IN_I2S_1_I2S_IN_CFG_REG__BITS_PER_SAMPLE_L 12
#define AUD_FMM_IOP_IN_I2S_1_I2S_IN_CFG_REG__BITS_PER_SAMPLE_R 8
#define AUD_FMM_IOP_IN_I2S_1_I2S_IN_CFG_REG__DATA_JUSTIFICATION 7
#define AUD_FMM_IOP_IN_I2S_1_I2S_IN_CFG_REG__DATA_ALIGNMENT 6
#define AUD_FMM_IOP_IN_I2S_1_I2S_IN_CFG_REG__SCLK_POLARITY 5
#define AUD_FMM_IOP_IN_I2S_1_I2S_IN_CFG_REG__LRCK_POLARITY 4
#define AUD_FMM_IOP_IN_I2S_1_I2S_IN_CFG_REG__reserved_L 3
#define AUD_FMM_IOP_IN_I2S_1_I2S_IN_CFG_REG__reserved_R 0

#define AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_REG 0x180aec04
#define AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_REG__TDM_MODE 31
#define AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_REG__SLAVE_MODE 30
#define AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_REG__VALID_SLOT_L 17
#define AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_REG__VALID_SLOT_R 14
#define AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_REG__BITS_PER_SLOT 13
#define AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_REG__BITS_PER_SAMPLE_L 12
#define AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_REG__BITS_PER_SAMPLE_R 8
#define AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_REG__DATA_JUSTIFICATION 7
#define AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_REG__DATA_ALIGNMENT 6
#define AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_REG__SCLK_POLARITY 5
#define AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_REG__LRCK_POLARITY 4
#define AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_REG__reserved_L 3
#define AUD_FMM_IOP_IN_I2S_0_I2S_IN_CFG_REG__reserved_R 0

#define AUD_FMM_IOP_IN_I2S_2_CAP_STREAM_CFG_0_REG 0x180aec80
#define AUD_FMM_IOP_IN_I2S_2_CAP_STREAM_CFG_0_REG__CAP_ENA 31
#define AUD_FMM_IOP_IN_I2S_2_CAP_STREAM_CFG_0_REG__CAP_GROUP_ID_L 7
#define AUD_FMM_IOP_IN_I2S_2_CAP_STREAM_CFG_0_REG__CAP_GROUP_ID_R 4
#define AUD_FMM_IOP_IN_I2S_2_CAP_STREAM_CFG_0_REG__IGNORE_FIRST_OVERFLOW 0

#define AUD_FMM_IOP_IN_I2S_1_CAP_STREAM_CFG_0_REG 0x180aec40
#define AUD_FMM_IOP_IN_I2S_1_CAP_STREAM_CFG_0_REG__CAP_ENA 31
#define AUD_FMM_IOP_IN_I2S_1_CAP_STREAM_CFG_0_REG__CAP_GROUP_ID_L 7
#define AUD_FMM_IOP_IN_I2S_1_CAP_STREAM_CFG_0_REG__CAP_GROUP_ID_R 4
#define AUD_FMM_IOP_IN_I2S_1_CAP_STREAM_CFG_0_REG__IGNORE_FIRST_OVERFLOW 0

#define AUD_FMM_IOP_IN_I2S_0_CAP_STREAM_CFG_0_REG 0x180aec00
#define AUD_FMM_IOP_IN_I2S_0_CAP_STREAM_CFG_0_REG__CAP_ENA 31
#define AUD_FMM_IOP_IN_I2S_0_CAP_STREAM_CFG_0_REG__CAP_GROUP_ID_L 7
#define AUD_FMM_IOP_IN_I2S_0_CAP_STREAM_CFG_0_REG__CAP_GROUP_ID_R 4
#define AUD_FMM_IOP_IN_I2S_0_CAP_STREAM_CFG_0_REG__IGNORE_FIRST_OVERFLOW 0

#define AUD_FMM_IOP_OUT_SPDIF_0_SAMP_COUNT_CTRL_REG 0x180aeae4
#define AUD_FMM_IOP_OUT_SPDIF_0_SAMP_COUNT_CTRL_REG__COUNT_CLEAR 1
#define AUD_FMM_IOP_OUT_SPDIF_0_SAMP_COUNT_CTRL_REG__COUNT_START 0
#define AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_REG 0x180aeadc
#define AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_REG__PLLCLKSEL_L 3
#define AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_REG__PLLCLKSEL_R 0
#define AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_REG__MCLK_RATE_L 19
#define AUD_FMM_IOP_OUT_SPDIF_0_MCLK_CFG_0_REG__MCLK_RATE_R 16
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_REG__CLOCK_ENABLE 0
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_REG 0x180aead8
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_REG__DATA_ENABLE 1
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_REG__PREAM_POL 3
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_REG__LIMIT_TO_16_BITS 8
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_REG__LR_SELECT_L 25
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_FORMAT_CFG_REG__LR_SELECT_R 24
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_REG 0x180aead4
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_REG__REP_PERIOD_L 3
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_REG__REP_PERIOD_R 0
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_REG__BURST_TYPE 4
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_REG__STOP_BIT 5
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_REG__RAMPUP_STEPS_L 15
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_REG__RAMPUP_STEPS_R 6
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_REG__STEPSIZE_L 31
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_RAMP_BURST_REG__STEPSIZE_R 16
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CHANSTAT_2_REG 0x180aead0
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CHANSTAT_1_REG 0x180aeacc
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_REG 0x180aeac4
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CHANSTAT_0_REG 0x180aeac8
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_REG__VALIDITY 1
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_REG__HOLD_CSTAT 2
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_REG__DITHER_ENA 3
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_REG__DITHER_WIDTH_L 7
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_REG__DITHER_WIDTH_R 4
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_REG__CP_TOGGLE_RATE_L 15
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_REG__CP_TOGGLE_RATE_R 8
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_REG__SPDIF_BYPASS 16
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_REG__INSERT_WHEN_DISA 17
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_REG__INSERT_ON_UFLOW 18
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_REG__FLUSH_ON_UFLOW 19
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_REG__COMP_OR_LINEAR 20
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_REG__OVERWRITE_DATA 21
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_REG__LENGTH_CODE 22
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_REG__WAIT_PCM_TO_COMP_L 27
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_REG__WAIT_PCM_TO_COMP_R 23
#define AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_REG__FCI_ID_L 9
#define AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_REG__FCI_ID_R 0
#define AUD_FMM_IOP_OUT_SPDIF_0_SPDIF_CTRL_REG__DITHER_VALUE 28
#define AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_REG 0x180aeac0
#define AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_REG__INS_INVAL 12
#define AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_REG__INIT_SM 13
#define AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_REG__IGNORE_FIRST_UNDERFLOW 14
#define AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_REG__WAIT_FOR_VALID 15
#define AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_REG__STREAM_BIT_RESOLUTION_L 19
#define AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_REG__STREAM_BIT_RESOLUTION_R 16
#define AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_REG__GROUP_ID_L 23
#define AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_REG__GROUP_ID_R 20
#define AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_REG__CHANNEL_GROUPING_L 27
#define AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_REG__CHANNEL_GROUPING_R 24
#define AUD_FMM_IOP_OUT_SPDIF_0_STREAM_CFG_0_REG__ENA 31


#define AUD_FMM_BF_CTRL_DESTCH_CTRL2_REG__CAPTURE_RUN 0
#define AUD_FMM_BF_CTRL_DESTCH_CTRL2_REG 0x180ae138
#define AUD_FMM_BF_CTRL_DESTCH_CTRL1_REG__CAPTURE_RUN 0
#define AUD_FMM_BF_CTRL_DESTCH_CTRL1_REG 0x180ae134
#define AUD_FMM_BF_CTRL_DESTCH_CTRL0_REG__CAPTURE_RUN 0
#define AUD_FMM_BF_CTRL_DESTCH_CTRL0_REG 0x180ae130
#define AUD_FMM_BF_CTRL_SOURCECH_CTRL3_REG__PLAY_RUN 0
#define AUD_FMM_BF_CTRL_SOURCECH_CTRL3_REG 0x180ae1cc
#define AUD_FMM_BF_CTRL_SOURCECH_CTRL2_REG__PLAY_RUN 0
#define AUD_FMM_BF_CTRL_SOURCECH_CTRL2_REG 0x180ae1c8
#define AUD_FMM_BF_CTRL_SOURCECH_CTRL1_REG__PLAY_RUN 0
#define AUD_FMM_BF_CTRL_SOURCECH_CTRL1_REG 0x180ae1c4
#define AUD_FMM_BF_CTRL_SOURCECH_CTRL0_REG__PLAY_RUN 0
#define AUD_FMM_BF_CTRL_SOURCECH_CTRL0_REG 0x180ae1c0

#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_START_WRPOINT_REG 0x180ae64c
#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_ENDADDR_REG 0x180ae644
#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_BASEADDR_REG 0x180ae640
#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_WRADDR_REG 0x180ae63c
#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_5_RDADDR_REG 0x180ae638

#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_START_WRPOINT_REG 0x180ae634
#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_ENDADDR_REG 0x180ae62c
#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_BASEADDR_REG 0x180ae628
#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_WRADDR_REG 0x180ae624
#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_4_RDADDR_REG 0x180ae620

#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_START_WRPOINT_REG 0x180ae61c
#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_ENDADDR_REG 0x180ae614
#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_BASEADDR_REG 0x180ae610
#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_WRADDR_REG 0x180ae60c
#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_3_RDADDR_REG 0x180ae608

#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_START_WRPOINT_REG 0x180ae604
#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_ENDADDR_REG 0x180ae5fc
#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_BASEADDR_REG 0x180ae5f8
#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_WRADDR_REG 0x180ae5f4
#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_2_RDADDR_REG 0x180ae5f0

#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_START_WRPOINT_REG 0x180ae5ec
#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_ENDADDR_REG 0x180ae5e4
#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_BASEADDR_REG 0x180ae5e0
#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_WRADDR_REG 0x180ae5dc
#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_1_RDADDR_REG 0x180ae5d8

#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_START_WRPOINT_REG 0x180ae5d4
#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_ENDADDR_REG 0x180ae5cc
#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_BASEADDR_REG 0x180ae5c8
#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_WRADDR_REG 0x180ae5c4
#define AUD_FMM_BF_CTRL_DESTCH_RINGBUF_0_RDADDR_REG 0x180ae5c0

#define AUD_FMM_BF_CTRL_DESTCH_CFG2_REG 0x180ae108
#define AUD_FMM_BF_CTRL_DESTCH_CFG2_REG__CAPTURE_ENABLE 0
#define AUD_FMM_BF_CTRL_DESTCH_CFG2_REG__BUFFER_PAIR_ENABLE 1
#define AUD_FMM_BF_CTRL_DESTCH_CFG2_REG__DESTFIFO_SIZE_DOUBLE 2
#define AUD_FMM_BF_CTRL_DESTCH_CFG2_REG__PLAY_FROM_CAPTURE 3
#define AUD_FMM_BF_CTRL_DESTCH_CFG2_REG__CAPTURE_TO_SOURCEFIFO 4
#define AUD_FMM_BF_CTRL_DESTCH_CFG2_REG__INPUT_FRM_SOURCEFIFO 5
#define AUD_FMM_BF_CTRL_DESTCH_CFG2_REG__SOURCE_FIFO_ID_L 8
#define AUD_FMM_BF_CTRL_DESTCH_CFG2_REG__SOURCE_FIFO_ID_R 6
#define AUD_FMM_BF_CTRL_DESTCH_CFG2_REG__NOT_PAUSE_WHEN_FULL 11
#define AUD_FMM_BF_CTRL_DESTCH_CFG2_REG__FCI_CAP_ID_L 21
#define AUD_FMM_BF_CTRL_DESTCH_CFG2_REG__FCI_CAP_ID_R 12
#define AUD_FMM_BF_CTRL_DESTCH_CFG2_REG__CAPTURE_MODE 24
#define AUD_FMM_BF_CTRL_DESTCH_CFG2_REG__REVERSE_ENDIAN 25
#define AUD_FMM_BF_CTRL_DESTCH_CFG2_REG__DMA_BLOCK_CNT_L 28
#define AUD_FMM_BF_CTRL_DESTCH_CFG2_REG__DMA_BLOCK_CNT_R 26
#define AUD_FMM_BF_CTRL_DESTCH_CFG2_REG__PROCESS_ID_HIGH 29
#define AUD_FMM_BF_CTRL_DESTCH_CFG2_REG__BLOCKED_ACCESS_DISABLE 30
#define AUD_FMM_BF_CTRL_DESTCH_CFG2_REG__PROCESS_SEQ_ID_VALID 31

#define AUD_FMM_BF_CTRL_DESTCH_CFG1_REG 0x180ae104
#define AUD_FMM_BF_CTRL_DESTCH_CFG1_REG__CAPTURE_ENABLE 0
#define AUD_FMM_BF_CTRL_DESTCH_CFG1_REG__BUFFER_PAIR_ENABLE 1
#define AUD_FMM_BF_CTRL_DESTCH_CFG1_REG__DESTFIFO_SIZE_DOUBLE 2
#define AUD_FMM_BF_CTRL_DESTCH_CFG1_REG__PLAY_FROM_CAPTURE 3
#define AUD_FMM_BF_CTRL_DESTCH_CFG1_REG__CAPTURE_TO_SOURCEFIFO 4
#define AUD_FMM_BF_CTRL_DESTCH_CFG1_REG__INPUT_FRM_SOURCEFIFO 5
#define AUD_FMM_BF_CTRL_DESTCH_CFG1_REG__SOURCE_FIFO_ID_L 8
#define AUD_FMM_BF_CTRL_DESTCH_CFG1_REG__SOURCE_FIFO_ID_R 6
#define AUD_FMM_BF_CTRL_DESTCH_CFG1_REG__NOT_PAUSE_WHEN_FULL 11
#define AUD_FMM_BF_CTRL_DESTCH_CFG1_REG__FCI_CAP_ID_L 21
#define AUD_FMM_BF_CTRL_DESTCH_CFG1_REG__FCI_CAP_ID_R 12
#define AUD_FMM_BF_CTRL_DESTCH_CFG1_REG__CAPTURE_MODE 24
#define AUD_FMM_BF_CTRL_DESTCH_CFG1_REG__REVERSE_ENDIAN 25
#define AUD_FMM_BF_CTRL_DESTCH_CFG1_REG__DMA_BLOCK_CNT_L 28
#define AUD_FMM_BF_CTRL_DESTCH_CFG1_REG__DMA_BLOCK_CNT_R 26
#define AUD_FMM_BF_CTRL_DESTCH_CFG1_REG__PROCESS_ID_HIGH 29
#define AUD_FMM_BF_CTRL_DESTCH_CFG1_REG__BLOCKED_ACCESS_DISABLE 30
#define AUD_FMM_BF_CTRL_DESTCH_CFG1_REG__PROCESS_SEQ_ID_VALID 31

#define AUD_FMM_BF_CTRL_DESTCH_CFG0_REG 0x180ae100
#define AUD_FMM_BF_CTRL_DESTCH_CFG0_REG__CAPTURE_ENABLE 0
#define AUD_FMM_BF_CTRL_DESTCH_CFG0_REG__BUFFER_PAIR_ENABLE 1
#define AUD_FMM_BF_CTRL_DESTCH_CFG0_REG__DESTFIFO_SIZE_DOUBLE 2
#define AUD_FMM_BF_CTRL_DESTCH_CFG0_REG__PLAY_FROM_CAPTURE 3
#define AUD_FMM_BF_CTRL_DESTCH_CFG0_REG__CAPTURE_TO_SOURCEFIFO 4
#define AUD_FMM_BF_CTRL_DESTCH_CFG0_REG__INPUT_FRM_SOURCEFIFO 5
#define AUD_FMM_BF_CTRL_DESTCH_CFG0_REG__SOURCE_FIFO_ID_L 8
#define AUD_FMM_BF_CTRL_DESTCH_CFG0_REG__SOURCE_FIFO_ID_R 6
#define AUD_FMM_BF_CTRL_DESTCH_CFG0_REG__NOT_PAUSE_WHEN_FULL 11
#define AUD_FMM_BF_CTRL_DESTCH_CFG0_REG__FCI_CAP_ID_L 21
#define AUD_FMM_BF_CTRL_DESTCH_CFG0_REG__FCI_CAP_ID_R 12
#define AUD_FMM_BF_CTRL_DESTCH_CFG0_REG__CAPTURE_MODE 24
#define AUD_FMM_BF_CTRL_DESTCH_CFG0_REG__REVERSE_ENDIAN 25
#define AUD_FMM_BF_CTRL_DESTCH_CFG0_REG__DMA_BLOCK_CNT_L 28
#define AUD_FMM_BF_CTRL_DESTCH_CFG0_REG__DMA_BLOCK_CNT_R 26
#define AUD_FMM_BF_CTRL_DESTCH_CFG0_REG__PROCESS_ID_HIGH 29
#define AUD_FMM_BF_CTRL_DESTCH_CFG0_REG__BLOCKED_ACCESS_DISABLE 30
#define AUD_FMM_BF_CTRL_DESTCH_CFG0_REG__PROCESS_SEQ_ID_VALID 31


#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_MI_VALID_REG 0x180ae68c
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_START_WRPOINT_REG 0x180ae5bc
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_ENDADDR_REG 0x180ae5b4
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_BASEADDR_REG 0x180ae5b0
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_WRADDR_REG 0x180ae5ac
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_7_RDADDR_REG 0x180ae5a8
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_MI_VALID_REG 0x180ae684
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_START_WRPOINT_REG 0x180ae5a4
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_ENDADDR_REG 0x180ae59c
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_BASEADDR_REG 0x180ae598
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_WRADDR_REG 0x180ae594
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_6_RDADDR_REG 0x180ae590
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_MI_VALID_REG 0x180ae67c
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_START_WRPOINT_REG 0x180ae58c
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_ENDADDR_REG 0x180ae584
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_BASEADDR_REG 0x180ae580
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_WRADDR_REG 0x180ae57c
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_5_RDADDR_REG 0x180ae578
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_MI_VALID_REG 0x180ae674
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_START_WRPOINT_REG 0x180ae574
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_ENDADDR_REG 0x180ae56c
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_BASEADDR_REG 0x180ae568
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_WRADDR_REG 0x180ae564
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_4_RDADDR_REG 0x180ae560
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_MI_VALID_REG 0x180ae66c
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_START_WRPOINT_REG 0x180ae55c
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_ENDADDR_REG 0x180ae554
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_BASEADDR_REG 0x180ae550
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_WRADDR_REG 0x180ae54c
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_3_RDADDR_REG 0x180ae548
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_MI_VALID_REG 0x180ae664
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_START_WRPOINT_REG 0x180ae544
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_ENDADDR_REG 0x180ae53c
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_BASEADDR_REG 0x180ae538
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_WRADDR_REG 0x180ae534
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_2_RDADDR_REG 0x180ae530
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_MI_VALID_REG 0x180ae65c
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_START_WRPOINT_REG 0x180ae52c
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_ENDADDR_REG 0x180ae524
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_BASEADDR_REG 0x180ae520
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_WRADDR_REG 0x180ae51c
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_1_RDADDR_REG 0x180ae518
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_MI_VALID_REG 0x180ae654
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_START_WRPOINT_REG 0x180ae514
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_ENDADDR_REG 0x180ae50c
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_BASEADDR_REG 0x180ae508
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_WRADDR_REG 0x180ae504
#define AUD_FMM_BF_CTRL_SOURCECH_RINGBUF_0_RDADDR_REG 0x180ae500

#define AUD_FMM_BF_CTRL_SOURCECH_CFG3_REG 0x180ae154
#define AUD_FMM_BF_CTRL_SOURCECH_CFG3_REG__SOURCEFIFO_ENABLE 0
#define AUD_FMM_BF_CTRL_SOURCECH_CFG3_REG__BUFFER_PAIR_ENABLE 1
#define AUD_FMM_BF_CTRL_SOURCECH_CFG3_REG__SAMPLE_CH_MODE 2
#define AUD_FMM_BF_CTRL_SOURCECH_CFG3_REG__LR_DATA_CTRL_L 4
#define AUD_FMM_BF_CTRL_SOURCECH_CFG3_REG__LR_DATA_CTRL_R 3
#define AUD_FMM_BF_CTRL_SOURCECH_CFG3_REG__SOURCEFIFO_SIZE_DOUBLE 5
#define AUD_FMM_BF_CTRL_SOURCECH_CFG3_REG__RETAIN_FCI_TAG 6
#define AUD_FMM_BF_CTRL_SOURCECH_CFG3_REG__START_SELECTION 9
#define AUD_FMM_BF_CTRL_SOURCECH_CFG3_REG__NOT_PAUSE_WHEN_EMPTY 10
#define AUD_FMM_BF_CTRL_SOURCECH_CFG3_REG__SAMPLE_REPEAT_ENABLE 11
#define AUD_FMM_BF_CTRL_SOURCECH_CFG3_REG__DMA_READ_DISABLE 12
#define AUD_FMM_BF_CTRL_SOURCECH_CFG3_REG__SFIFO_START_HALFFULL 13
#define AUD_FMM_BF_CTRL_SOURCECH_CFG3_REG__SHARE_SBUF 14
#define AUD_FMM_BF_CTRL_SOURCECH_CFG3_REG__SHARED_SBUF_ID_L 17
#define AUD_FMM_BF_CTRL_SOURCECH_CFG3_REG__SHARED_SBUF_ID_R 15
#define AUD_FMM_BF_CTRL_SOURCECH_CFG3_REG__BIT_RESOLUTION_L 24
#define AUD_FMM_BF_CTRL_SOURCECH_CFG3_REG__BIT_RESOLUTION_R 20
#define AUD_FMM_BF_CTRL_SOURCECH_CFG3_REG__REVERSE_ENDIAN 25
#define AUD_FMM_BF_CTRL_SOURCECH_CFG3_REG__DMA_BLOCK_CNT_L 28
#define AUD_FMM_BF_CTRL_SOURCECH_CFG3_REG__DMA_BLOCK_CNT_R 26
#define AUD_FMM_BF_CTRL_SOURCECH_CFG3_REG__PROCESS_ID_HIGH 29
#define AUD_FMM_BF_CTRL_SOURCECH_CFG3_REG__BLOCKED_ACCESS_DISABLE 30
#define AUD_FMM_BF_CTRL_SOURCECH_CFG3_REG__PROCESS_SEQ_ID_VALID 31

#define AUD_FMM_BF_CTRL_SOURCECH_CFG2_REG 0x180ae150
#define AUD_FMM_BF_CTRL_SOURCECH_CFG2_REG__SOURCEFIFO_ENABLE 0
#define AUD_FMM_BF_CTRL_SOURCECH_CFG2_REG__BUFFER_PAIR_ENABLE 1
#define AUD_FMM_BF_CTRL_SOURCECH_CFG2_REG__SAMPLE_CH_MODE 2
#define AUD_FMM_BF_CTRL_SOURCECH_CFG2_REG__LR_DATA_CTRL_L 4
#define AUD_FMM_BF_CTRL_SOURCECH_CFG2_REG__LR_DATA_CTRL_R 3
#define AUD_FMM_BF_CTRL_SOURCECH_CFG2_REG__SOURCEFIFO_SIZE_DOUBLE 5
#define AUD_FMM_BF_CTRL_SOURCECH_CFG2_REG__RETAIN_FCI_TAG 6
#define AUD_FMM_BF_CTRL_SOURCECH_CFG2_REG__START_SELECTION 9
#define AUD_FMM_BF_CTRL_SOURCECH_CFG2_REG__NOT_PAUSE_WHEN_EMPTY 10
#define AUD_FMM_BF_CTRL_SOURCECH_CFG2_REG__SAMPLE_REPEAT_ENABLE 11
#define AUD_FMM_BF_CTRL_SOURCECH_CFG2_REG__DMA_READ_DISABLE 12
#define AUD_FMM_BF_CTRL_SOURCECH_CFG2_REG__SFIFO_START_HALFFULL 13
#define AUD_FMM_BF_CTRL_SOURCECH_CFG2_REG__SHARE_SBUF 14
#define AUD_FMM_BF_CTRL_SOURCECH_CFG2_REG__SHARED_SBUF_ID_L 17
#define AUD_FMM_BF_CTRL_SOURCECH_CFG2_REG__SHARED_SBUF_ID_R 15
#define AUD_FMM_BF_CTRL_SOURCECH_CFG2_REG__BIT_RESOLUTION_L 24
#define AUD_FMM_BF_CTRL_SOURCECH_CFG2_REG__BIT_RESOLUTION_R 20
#define AUD_FMM_BF_CTRL_SOURCECH_CFG2_REG__REVERSE_ENDIAN 25
#define AUD_FMM_BF_CTRL_SOURCECH_CFG2_REG__DMA_BLOCK_CNT_L 28
#define AUD_FMM_BF_CTRL_SOURCECH_CFG2_REG__DMA_BLOCK_CNT_R 26
#define AUD_FMM_BF_CTRL_SOURCECH_CFG2_REG__PROCESS_ID_HIGH 29
#define AUD_FMM_BF_CTRL_SOURCECH_CFG2_REG__BLOCKED_ACCESS_DISABLE 30
#define AUD_FMM_BF_CTRL_SOURCECH_CFG2_REG__PROCESS_SEQ_ID_VALID 31

#define AUD_FMM_BF_CTRL_SOURCECH_CFG1_REG 0x180ae14c
#define AUD_FMM_BF_CTRL_SOURCECH_CFG1_REG__SOURCEFIFO_ENABLE 0
#define AUD_FMM_BF_CTRL_SOURCECH_CFG1_REG__BUFFER_PAIR_ENABLE 1
#define AUD_FMM_BF_CTRL_SOURCECH_CFG1_REG__SAMPLE_CH_MODE 2
#define AUD_FMM_BF_CTRL_SOURCECH_CFG1_REG__LR_DATA_CTRL_L 4
#define AUD_FMM_BF_CTRL_SOURCECH_CFG1_REG__LR_DATA_CTRL_R 3
#define AUD_FMM_BF_CTRL_SOURCECH_CFG1_REG__SOURCEFIFO_SIZE_DOUBLE 5
#define AUD_FMM_BF_CTRL_SOURCECH_CFG1_REG__RETAIN_FCI_TAG 6
#define AUD_FMM_BF_CTRL_SOURCECH_CFG1_REG__START_SELECTION 9
#define AUD_FMM_BF_CTRL_SOURCECH_CFG1_REG__NOT_PAUSE_WHEN_EMPTY 10
#define AUD_FMM_BF_CTRL_SOURCECH_CFG1_REG__SAMPLE_REPEAT_ENABLE 11
#define AUD_FMM_BF_CTRL_SOURCECH_CFG1_REG__DMA_READ_DISABLE 12
#define AUD_FMM_BF_CTRL_SOURCECH_CFG1_REG__SFIFO_START_HALFFULL 13
#define AUD_FMM_BF_CTRL_SOURCECH_CFG1_REG__SHARE_SBUF 14
#define AUD_FMM_BF_CTRL_SOURCECH_CFG1_REG__SHARED_SBUF_ID_L 17
#define AUD_FMM_BF_CTRL_SOURCECH_CFG1_REG__SHARED_SBUF_ID_R 15
#define AUD_FMM_BF_CTRL_SOURCECH_CFG1_REG__BIT_RESOLUTION_L 24
#define AUD_FMM_BF_CTRL_SOURCECH_CFG1_REG__BIT_RESOLUTION_R 20
#define AUD_FMM_BF_CTRL_SOURCECH_CFG1_REG__REVERSE_ENDIAN 25
#define AUD_FMM_BF_CTRL_SOURCECH_CFG1_REG__DMA_BLOCK_CNT_L 28
#define AUD_FMM_BF_CTRL_SOURCECH_CFG1_REG__DMA_BLOCK_CNT_R 26
#define AUD_FMM_BF_CTRL_SOURCECH_CFG1_REG__PROCESS_ID_HIGH 29
#define AUD_FMM_BF_CTRL_SOURCECH_CFG1_REG__BLOCKED_ACCESS_DISABLE 30
#define AUD_FMM_BF_CTRL_SOURCECH_CFG1_REG__PROCESS_SEQ_ID_VALID 31

#define AUD_FMM_BF_CTRL_SOURCECH_CFG0_REG 0x180ae148
#define AUD_FMM_BF_CTRL_SOURCECH_CFG0_REG__SOURCEFIFO_ENABLE 0
#define AUD_FMM_BF_CTRL_SOURCECH_CFG0_REG__BUFFER_PAIR_ENABLE 1
#define AUD_FMM_BF_CTRL_SOURCECH_CFG0_REG__SAMPLE_CH_MODE 2
#define AUD_FMM_BF_CTRL_SOURCECH_CFG0_REG__LR_DATA_CTRL_L 4
#define AUD_FMM_BF_CTRL_SOURCECH_CFG0_REG__LR_DATA_CTRL_R 3
#define AUD_FMM_BF_CTRL_SOURCECH_CFG0_REG__SOURCEFIFO_SIZE_DOUBLE 5
#define AUD_FMM_BF_CTRL_SOURCECH_CFG0_REG__RETAIN_FCI_TAG 6
#define AUD_FMM_BF_CTRL_SOURCECH_CFG0_REG__START_SELECTION 9
#define AUD_FMM_BF_CTRL_SOURCECH_CFG0_REG__NOT_PAUSE_WHEN_EMPTY 10
#define AUD_FMM_BF_CTRL_SOURCECH_CFG0_REG__SAMPLE_REPEAT_ENABLE 11
#define AUD_FMM_BF_CTRL_SOURCECH_CFG0_REG__DMA_READ_DISABLE 12
#define AUD_FMM_BF_CTRL_SOURCECH_CFG0_REG__SFIFO_START_HALFFULL 13
#define AUD_FMM_BF_CTRL_SOURCECH_CFG0_REG__SHARE_SBUF 14
#define AUD_FMM_BF_CTRL_SOURCECH_CFG0_REG__SHARED_SBUF_ID_L 17
#define AUD_FMM_BF_CTRL_SOURCECH_CFG0_REG__SHARED_SBUF_ID_R 15
#define AUD_FMM_BF_CTRL_SOURCECH_CFG0_REG__BIT_RESOLUTION_L 24
#define AUD_FMM_BF_CTRL_SOURCECH_CFG0_REG__BIT_RESOLUTION_R 20
#define AUD_FMM_BF_CTRL_SOURCECH_CFG0_REG__REVERSE_ENDIAN 25
#define AUD_FMM_BF_CTRL_SOURCECH_CFG0_REG__DMA_BLOCK_CNT_L 28
#define AUD_FMM_BF_CTRL_SOURCECH_CFG0_REG__DMA_BLOCK_CNT_R 26
#define AUD_FMM_BF_CTRL_SOURCECH_CFG0_REG__PROCESS_ID_HIGH 29
#define AUD_FMM_BF_CTRL_SOURCECH_CFG0_REG__BLOCKED_ACCESS_DISABLE 30
#define AUD_FMM_BF_CTRL_SOURCECH_CFG0_REG__PROCESS_SEQ_ID_VALID 31

#define ChipcommonG_SMBus0_SMBus_Master_Command 0x18008030
#define ChipcommonG_SMBus0_SMBus_Master_Command__SMBUS_PROTOCOL_L 12
#define ChipcommonG_SMBus0_SMBus_Master_Command__SMBUS_PROTOCOL_R 9
#define ChipcommonG_SMBus0_SMBus_Master_Data_Write 0x18008040
#define ChipcommonG_SMBus0_SMBus_Timing_Config 0x18008004
#define ChipcommonG_SMBus0_SMBus_Config__SMB_EN 30
#define ChipcommonG_SMBus0_SMBus_Config__RESET 31
#define ChipcommonG_SMBus0_SMBus_Timing_Config__MODE_400 31
#define ChipcommonG_SMBus0_SMBus_Config 0x18008000

#define ChipcommonG_SMBus1_SMBus_Master_Command 0x1800b030
#define ChipcommonG_SMBus1_SMBus_Master_Command__SMBUS_PROTOCOL_L 12
#define ChipcommonG_SMBus1_SMBus_Master_Command__SMBUS_PROTOCOL_R 9
#define ChipcommonG_SMBus1_SMBus_Master_Data_Write 0x1800b040
#define ChipcommonG_SMBus1_SMBus_Timing_Config 0x1800b004
#define ChipcommonG_SMBus1_SMBus_Config__SMB_EN 30
#define ChipcommonG_SMBus1_SMBus_Config__RESET 31
#define ChipcommonG_SMBus1_SMBus_Timing_Config__MODE_400 31
#define ChipcommonG_SMBus1_SMBus_Config 0x1800b000

#else
#include "socregs.h"
#endif


int smbus_wm8750_write(uint32_t slave_addr, uint32_t control_byte1, uint32_t control_byte2);
int smbus_write(uint32_t slave_addr, uint32_t control_byte1, uint32_t control_byte2);
void smbus_init(uint32_t speed_mode);
int smbus_slave_presence(uint32_t slave_address);
void smbus1_init(uint32_t speed_mode);
int smbus1_slave_presence(uint32_t slave_address);
void crmu_reset_related(void);
void audio_sw_reset(void);
void audio_io_mux_select(void);
void asiu_audio_clock_gating_disable(void);
void asiu_audio_pad_enable(void);
void dte_register_write(uint32_t addr, uint32_t value);
uint32_t dte_register_read(uint32_t addr);
void asiu_audio_dte_lts_src_en(uint32_t src_en_data, uint32_t audio_dte_both_edge_en);
void asiu_audio_dte_lts_div_54(uint32_t i2s0_bit_clk_div, uint32_t i2s1_bit_clk_div);
void asiu_audio_dte_lts_div_76(uint32_t i2s2_bit_clk_div, uint32_t ws_i2s0_clk_div);
void asiu_audio_dte_lts_div_98(uint32_t ws_i2s0_clk_div, uint32_t ws_i2s1_clk_div);
void asiu_audio_dte_lts_div_1110(uint32_t lts_ext_1_div, uint32_t lts_ext_2_div);
void asiu_audio_dte_lts_div_1312(uint32_t lts_ext_3_div, uint32_t lts_ext_4_div);
void asiu_audio_dte_lts_div_1514(uint32_t lts_ext_5_div, uint32_t lts_ext_6_div);
void asiu_audio_dte_intr_config(uint32_t soi, uint32_t interval_length);
void asiu_audio_spdif_stream_config(uint32_t ena, uint32_t channel_grouping, uint32_t group_id, uint32_t stream_bit_resolution, uint32_t wait_for_valid, uint32_t ignore_first_underflow, uint32_t init_sm, uint32_t ins_inval, uint32_t fci_id);
void asiu_audio_spdif_ctrl(uint32_t dither_value, uint32_t wait_pcm_to_comp, uint32_t length_code, uint32_t overwrite_data, uint32_t comp_or_linear, uint32_t flush_on_uflow, uint32_t insert_on_uflow, uint32_t insert_when_disa, uint32_t spdif_bypass, uint32_t cp_toggle_rate, uint32_t dither_width, uint32_t dither_ena, uint32_t hold_cstat, uint32_t validity);
void asiu_audio_spdif_ch_status(uint32_t ch_status_0, uint32_t ch_status_1, uint32_t ch_status_2);
void asiu_audio_spdif_ramp_burst(uint32_t stepsize, uint32_t rampup_steps, uint32_t stop_bit, uint32_t burst_type, uint32_t rep_period);
void asiu_audio_spdif_format_config(uint32_t lr_select, uint32_t limit_to_16_bits, uint32_t pream_pol, uint32_t data_enable, uint32_t clock_enable);
void asiu_audio_spdif_mclk_config(uint32_t mclk_rate, uint32_t pllclksel);
void asiu_audio_spdif_sample_count(uint32_t spdif_count_start, uint32_t spdif_count_clear);
void asiu_audio_i2s_in_rx_config(uint32_t cap_ena, uint32_t cap_group_id, uint32_t ignore_first_overflow, uint32_t lrck_polarity, uint32_t sclk_polarity, uint32_t data_alignment, uint32_t data_justification, uint32_t bits_per_sample, uint32_t bits_per_slot, uint32_t valid_slot, uint32_t slave_mode, uint32_t tdm_mode, uint32_t i2s_port_num);
void asiu_audio_fmm_bf_ctrl_dest_cfg(uint32_t process_seq_id_valid, uint32_t blocked_access_disable, uint32_t process_id_high, uint32_t dma_block_cnt, uint32_t reverse_endian, uint32_t capture_mode, uint32_t fci_cap_id, uint32_t not_pause_when_full, uint32_t source_fifo_id, uint32_t input_frm_sourcefifo, uint32_t capture_to_sourcefifo, uint32_t play_from_capture, uint32_t destfifo_size_double, uint32_t buffer_pair_enable, uint32_t capture_enable, uint32_t i2s_port_num);
void asiu_audio_i2s_out_tx_config(uint32_t clock_enable, uint32_t data_enable, uint32_t lrck_polarity, uint32_t sclk_polarity, uint32_t data_alignment, uint32_t data_justification, uint32_t bits_per_sample, uint32_t bits_per_slot, uint32_t valid_slot, uint32_t fsync_width, uint32_t sclk_per_1fs, uint32_t slave_mode, uint32_t tdm_mode, uint32_t i2s_port_num);
void asiu_audio_i2s_stream_config_samp_count(uint32_t ena, uint32_t channel_grouping, uint32_t group_id, uint32_t stream_bit_resolution, uint32_t wait_for_valid, uint32_t ignore_first_underflow, uint32_t init_sm, uint32_t ins_inval, uint32_t fci_id, uint32_t i2s_port_num);
void asiu_audio_fmm_bf_ctrl_source_cfg(uint32_t spdif_en, uint32_t process_seq_id_valid, uint32_t blocked_access_disable, uint32_t process_id_high, uint32_t dma_block_cnt, uint32_t reverse_endian, uint32_t bit_resolution, uint32_t shared_sbuf_id, uint32_t share_sbuf, uint32_t sfifo_start_halffull, uint32_t dma_read_disable, uint32_t sample_repeat_enable, uint32_t not_pause_when_empty, uint32_t start_selection, uint32_t retain_fci_tag, uint32_t sourcefifo_size_double, uint32_t lr_data_ctrl, uint32_t sample_ch_mode, uint32_t buffer_pair_enable, uint32_t sourcefifo_enable, uint32_t i2s_port_num);
void asiu_audio_set_source_buffer_addr(uint32_t i2s_port_num, uint32_t single_buffer_en, uint32_t first_ringbuf_rdaddr, uint32_t first_ringbuf_wraddr, uint32_t first_ringbuf_base_addr, uint32_t first_ringbuf_end_address, uint32_t first_ringbuf_start_wrpnt, uint32_t second_ringbuf_rdaddr, uint32_t second_ringbuf_wraddr, uint32_t second_ringbuf_base_addr, uint32_t second_ringbuf_end_address, uint32_t second_ringbuf_start_wrpnt, uint32_t audio_address_difference, uint32_t spdif_en);
void asiu_audio_set_dest_buffer_addr(uint32_t i2s_port_num, uint32_t single_buffer_en, uint32_t first_ringbuf_rdaddr, uint32_t first_ringbuf_wraddr, uint32_t first_ringbuf_base_addr, uint32_t first_ringbuf_end_address, uint32_t first_ringbuf_start_wrpnt, uint32_t second_ringbuf_rdaddr, uint32_t second_ringbuf_wraddr, uint32_t second_ringbuf_base_addr, uint32_t second_ringbuf_end_address, uint32_t second_ringbuf_start_wrpnt, uint32_t audio_address_difference);
void asiu_audio_start_dma_read(uint32_t spdif_en, uint32_t play_run, uint32_t i2s_port_num);
void asiu_audio_start_capture_inputs(uint32_t capture_run , uint32_t i2s_port_num);
void asiu_audio_i2s_out_legacy_enable(uint32_t legacy_en, uint32_t i2s_port_num);
void asiu_audio_i2s_out_sample_count(uint32_t count_start, uint32_t count_clear, uint32_t i2s_port_num);
void asiu_audio_i2s_in_sample_count(uint32_t in_count_start, uint32_t in_count_clear, uint32_t i2s_port_num);
void asiu_audio_i2s_in_legacy_enable(uint32_t legacy_en, uint32_t i2s_port_num);
void asiu_audio_mclk_cfg(uint32_t pllclksel, uint32_t mclk_rate, uint32_t i2s_port_num);
void asiu_audio_gen_pll_pwr_on(uint32_t crmu_pll_pwr_on);
void asiu_audio_gen_pll_group_id_config(uint32_t pdiv, uint32_t ndiv_int, uint32_t ndiv_frac, uint32_t mdiv, uint32_t gain_ki, uint32_t gain_ka, uint32_t gain_kp, uint32_t user_macro, uint32_t i2s_port_num, uint32_t audio_ext_test_clock_en);
void add_delay(uint32_t delay);
void asiu_audio_WRITE_REG_api(uint32_t addr, uint32_t data);
uint32_t asiu_audio_READ_REG_api(uint32_t addr);
void audio_source_fifo_intr_set(uint32_t i2s_port_number);
void audio_source_rbf_intr_set(uint32_t i2s_port_number);
void audio_source_rbf_freemark_intr_set(uint32_t i2s_port_number, uint32_t freemark_bytes);
void asiu_dte_iomux_select_external_inputs(void);
int asiu_test_captured_samples(uint32_t *src_addr, uint32_t *dest_addr, uint32_t samples);
uint32_t iomux_select_i2s_0_if_en_interface(void);

#endif
