{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607133118375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607133118375 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Dec  5 01:51:58 2020 " "Processing started: Sat Dec  5 01:51:58 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607133118375 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607133118375 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CRC_8 -c CRC_8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off CRC_8 -c CRC_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607133118376 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607133118609 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607133118609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_CRC_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file encoder_CRC_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 encoder_CRC_8-logicFunction " "Found design unit 1: encoder_CRC_8-logicFunction" {  } { { "encoder_CRC_8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/encoder_CRC_8.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607133131546 ""} { "Info" "ISGN_ENTITY_NAME" "1 encoder_CRC_8 " "Found entity 1: encoder_CRC_8" {  } { { "encoder_CRC_8.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/encoder_CRC_8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607133131546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607133131546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gateXOR2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gateXOR2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateXOR2-logicFunction " "Found design unit 1: gateXOR2-logicFunction" {  } { { "gateXOR2.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR2.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607133131547 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateXOR2 " "Found entity 1: gateXOR2" {  } { { "gateXOR2.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607133131547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607133131547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gateXOR3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gateXOR3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateXOR3-logicFunction " "Found design unit 1: gateXOR3-logicFunction" {  } { { "gateXOR3.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR3.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607133131548 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateXOR3 " "Found entity 1: gateXOR3" {  } { { "gateXOR3.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR3.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607133131548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607133131548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gateXOR4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gateXOR4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateXOR4-logicFunction " "Found design unit 1: gateXOR4-logicFunction" {  } { { "gateXOR4.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR4.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607133131549 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateXOR4 " "Found entity 1: gateXOR4" {  } { { "gateXOR4.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607133131549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607133131549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gateXOR5.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gateXOR5.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateXOR5-logicFunction " "Found design unit 1: gateXOR5-logicFunction" {  } { { "gateXOR5.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR5.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607133131549 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateXOR5 " "Found entity 1: gateXOR5" {  } { { "gateXOR5.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR5.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607133131549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607133131549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gateXOR6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gateXOR6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateXOR6-logicFunction " "Found design unit 1: gateXOR6-logicFunction" {  } { { "gateXOR6.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR6.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607133131550 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateXOR6 " "Found entity 1: gateXOR6" {  } { { "gateXOR6.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607133131550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607133131550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gateXOR7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file gateXOR7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gateXOR7-logicFunction " "Found design unit 1: gateXOR7-logicFunction" {  } { { "gateXOR7.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR7.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607133131550 ""} { "Info" "ISGN_ENTITY_NAME" "1 gateXOR7 " "Found entity 1: gateXOR7" {  } { { "gateXOR7.vhd" "" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR7.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607133131550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607133131550 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "encoder_CRC_8 " "Elaborating entity \"encoder_CRC_8\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607133131628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXOR3 gateXOR3:xor_a_15_3_0 " "Elaborating entity \"gateXOR3\" for hierarchy \"gateXOR3:xor_a_15_3_0\"" {  } { { "encoder_CRC_8.vhd" "xor_a_15_3_0" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/encoder_CRC_8.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607133131637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXOR2 gateXOR3:xor_a_15_3_0\|gateXOR2:xor_1 " "Elaborating entity \"gateXOR2\" for hierarchy \"gateXOR3:xor_a_15_3_0\|gateXOR2:xor_1\"" {  } { { "gateXOR3.vhd" "xor_1" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR3.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607133131638 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXOR7 gateXOR7:xor_r7 " "Elaborating entity \"gateXOR7\" for hierarchy \"gateXOR7:xor_r7\"" {  } { { "encoder_CRC_8.vhd" "xor_r7" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/encoder_CRC_8.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607133131640 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXOR4 gateXOR7:xor_r7\|gateXOR4:xor_1 " "Elaborating entity \"gateXOR4\" for hierarchy \"gateXOR7:xor_r7\|gateXOR4:xor_1\"" {  } { { "gateXOR7.vhd" "xor_1" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/gateXOR7.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607133131642 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXOR6 gateXOR6:xor_r6 " "Elaborating entity \"gateXOR6\" for hierarchy \"gateXOR6:xor_r6\"" {  } { { "encoder_CRC_8.vhd" "xor_r6" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/encoder_CRC_8.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607133131645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gateXOR5 gateXOR5:xor_r4 " "Elaborating entity \"gateXOR5\" for hierarchy \"gateXOR5:xor_r4\"" {  } { { "encoder_CRC_8.vhd" "xor_r4" { Text "/home/andralves/Documents/ACA/Projeto/projeto_git/encoder/encoder_CRC_8.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607133131650 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607133132534 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607133133058 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607133133058 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "42 " "Implemented 42 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607133133104 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607133133104 ""} { "Info" "ICUT_CUT_TM_LCELLS" "18 " "Implemented 18 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607133133104 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607133133104 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "412 " "Peak virtual memory: 412 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607133133112 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Dec  5 01:52:13 2020 " "Processing ended: Sat Dec  5 01:52:13 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607133133112 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607133133112 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:41 " "Total CPU time (on all processors): 00:00:41" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607133133112 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607133133112 ""}
