
UART_Driver.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000698  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000820  08000820  00020024  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .init_array   00000004  08000820  08000820  00010820  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  4 .fini_array   00000004  08000824  08000824  00010824  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  5 .data         00000024  20000000  08000828  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  6 .ccmram       00000000  10000000  10000000  00020024  2**0
                  CONTENTS
  7 .bss          0000001c  20000024  20000024  00020024  2**2
                  ALLOC
  8 ._user_heap_stack 00000400  20000040  20000040  00020024  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00020024  2**0
                  CONTENTS, READONLY
 10 .debug_info   000010dc  00000000  00000000  00020054  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_abbrev 00000402  00000000  00000000  00021130  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_aranges 00000148  00000000  00000000  00021538  2**3
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000100  00000000  00000000  00021680  2**3
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_line   000008e5  00000000  00000000  00021780  2**0
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_str    0000075b  00000000  00000000  00022065  2**0
                  CONTENTS, READONLY, DEBUGGING
 16 .comment      0000007c  00000000  00000000  000227c0  2**0
                  CONTENTS, READONLY
 17 .debug_frame  000003b0  00000000  00000000  0002283c  2**2
                  CONTENTS, READONLY, DEBUGGING
 18 .stabstr      0000003f  00000000  00000000  00022bec  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	20000024 	.word	0x20000024
 80001a4:	00000000 	.word	0x00000000
 80001a8:	08000808 	.word	0x08000808

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000028 	.word	0x20000028
 80001c4:	08000808 	.word	0x08000808

080001c8 <GPIO_PeriClockControl>:
/*****************************************************************************************************/


//void GPIO_PeriClockControl(GPIO_regdef_t *pGPIOx,uint8_t EnorDi)
static void GPIO_PeriClockControl(uint8_t PORT_num,uint8_t EnorDi)
{
 80001c8:	b480      	push	{r7}
 80001ca:	b085      	sub	sp, #20
 80001cc:	af00      	add	r7, sp, #0
 80001ce:	4603      	mov	r3, r0
 80001d0:	460a      	mov	r2, r1
 80001d2:	71fb      	strb	r3, [r7, #7]
 80001d4:	4613      	mov	r3, r2
 80001d6:	71bb      	strb	r3, [r7, #6]
	if(EnorDi == ENABLE)
 80001d8:	79bb      	ldrb	r3, [r7, #6]
 80001da:	2b01      	cmp	r3, #1
 80001dc:	d117      	bne.n	800020e <GPIO_PeriClockControl+0x46>
	{

		for(char i=0; i<NUM_OF_GPIO; i++)          //new
 80001de:	2300      	movs	r3, #0
 80001e0:	73fb      	strb	r3, [r7, #15]
 80001e2:	e010      	b.n	8000206 <GPIO_PeriClockControl+0x3e>
		{
			if(i == PORT_num)
 80001e4:	7bfa      	ldrb	r2, [r7, #15]
 80001e6:	79fb      	ldrb	r3, [r7, #7]
 80001e8:	429a      	cmp	r2, r3
 80001ea:	d109      	bne.n	8000200 <GPIO_PeriClockControl+0x38>
			{
				GPIO_PCLK_EN |= (1 << PORT_num);
 80001ec:	4916      	ldr	r1, [pc, #88]	; (8000248 <GPIO_PeriClockControl+0x80>)
 80001ee:	4b16      	ldr	r3, [pc, #88]	; (8000248 <GPIO_PeriClockControl+0x80>)
 80001f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80001f2:	79fa      	ldrb	r2, [r7, #7]
 80001f4:	2001      	movs	r0, #1
 80001f6:	fa00 f202 	lsl.w	r2, r0, r2
 80001fa:	4313      	orrs	r3, r2
 80001fc:	630b      	str	r3, [r1, #48]	; 0x30
				return;
 80001fe:	e01e      	b.n	800023e <GPIO_PeriClockControl+0x76>
		for(char i=0; i<NUM_OF_GPIO; i++)          //new
 8000200:	7bfb      	ldrb	r3, [r7, #15]
 8000202:	3301      	adds	r3, #1
 8000204:	73fb      	strb	r3, [r7, #15]
 8000206:	7bfb      	ldrb	r3, [r7, #15]
 8000208:	2b08      	cmp	r3, #8
 800020a:	d9eb      	bls.n	80001e4 <GPIO_PeriClockControl+0x1c>
 800020c:	e017      	b.n	800023e <GPIO_PeriClockControl+0x76>
		}
	}

	else
	{
		for(char i=0; i<NUM_OF_GPIO; i++)
 800020e:	2300      	movs	r3, #0
 8000210:	73bb      	strb	r3, [r7, #14]
 8000212:	e011      	b.n	8000238 <GPIO_PeriClockControl+0x70>
		{
			if(i == PORT_num)
 8000214:	7bba      	ldrb	r2, [r7, #14]
 8000216:	79fb      	ldrb	r3, [r7, #7]
 8000218:	429a      	cmp	r2, r3
 800021a:	d10a      	bne.n	8000232 <GPIO_PeriClockControl+0x6a>
			{
				GPIO_PCLK_EN &= ~(1 << PORT_num);
 800021c:	490a      	ldr	r1, [pc, #40]	; (8000248 <GPIO_PeriClockControl+0x80>)
 800021e:	4b0a      	ldr	r3, [pc, #40]	; (8000248 <GPIO_PeriClockControl+0x80>)
 8000220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000222:	79fa      	ldrb	r2, [r7, #7]
 8000224:	2001      	movs	r0, #1
 8000226:	fa00 f202 	lsl.w	r2, r0, r2
 800022a:	43d2      	mvns	r2, r2
 800022c:	4013      	ands	r3, r2
 800022e:	630b      	str	r3, [r1, #48]	; 0x30
				return;
 8000230:	e005      	b.n	800023e <GPIO_PeriClockControl+0x76>
		for(char i=0; i<NUM_OF_GPIO; i++)
 8000232:	7bbb      	ldrb	r3, [r7, #14]
 8000234:	3301      	adds	r3, #1
 8000236:	73bb      	strb	r3, [r7, #14]
 8000238:	7bbb      	ldrb	r3, [r7, #14]
 800023a:	2b08      	cmp	r3, #8
 800023c:	d9ea      	bls.n	8000214 <GPIO_PeriClockControl+0x4c>
			}
		}

	}
}
 800023e:	3714      	adds	r7, #20
 8000240:	46bd      	mov	sp, r7
 8000242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000246:	4770      	bx	lr
 8000248:	40023800 	.word	0x40023800

0800024c <GPIO_Init>:



// Modified
void GPIO_Init(uint8_t PORT_num , GPIO_pinconfig_t GPIO_pinconfig_1)
{
 800024c:	b590      	push	{r4, r7, lr}
 800024e:	b08d      	sub	sp, #52	; 0x34
 8000250:	af00      	add	r7, sp, #0
 8000252:	1d3b      	adds	r3, r7, #4
 8000254:	e883 0006 	stmia.w	r3, {r1, r2}
 8000258:	4603      	mov	r3, r0
 800025a:	73fb      	strb	r3, [r7, #15]
	uint32_t temp = 0;  //temp register
 800025c:	2300      	movs	r3, #0
 800025e:	62fb      	str	r3, [r7, #44]	; 0x2c

	//enable the peripheral clock

	GPIO_handle_t GPIO_handle;                 // these 2 variables used to void replacing all -> to . (To facilitate)
	GPIO_handle_t *pGPIOHandle = &GPIO_handle;
 8000260:	f107 0314 	add.w	r3, r7, #20
 8000264:	62bb      	str	r3, [r7, #40]	; 0x28


	pGPIOHandle-> pGPIOx = GPIO_Arr[PORT_num];     // new
 8000266:	7bfb      	ldrb	r3, [r7, #15]
 8000268:	4a62      	ldr	r2, [pc, #392]	; (80003f4 <GPIO_Init+0x1a8>)
 800026a:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800026e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000270:	601a      	str	r2, [r3, #0]
	pGPIOHandle-> GPIO_pinconfig = GPIO_pinconfig_1;
 8000272:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000274:	3304      	adds	r3, #4
 8000276:	1d3a      	adds	r2, r7, #4
 8000278:	e892 0003 	ldmia.w	r2, {r0, r1}
 800027c:	6018      	str	r0, [r3, #0]
 800027e:	3304      	adds	r3, #4
 8000280:	8019      	strh	r1, [r3, #0]

	GPIO_PeriClockControl(PORT_num, ENABLE);
 8000282:	7bfb      	ldrb	r3, [r7, #15]
 8000284:	2101      	movs	r1, #1
 8000286:	4618      	mov	r0, r3
 8000288:	f7ff ff9e 	bl	80001c8 <GPIO_PeriClockControl>

	//configure the mode of gpio pin
	if(pGPIOHandle->GPIO_pinconfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 800028c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800028e:	795b      	ldrb	r3, [r3, #5]
 8000290:	2b03      	cmp	r3, #3
 8000292:	d820      	bhi.n	80002d6 <GPIO_Init+0x8a>
	{
		temp = (pGPIOHandle->GPIO_pinconfig.GPIO_PinMode << (2 * pGPIOHandle->GPIO_pinconfig.GPIO_PinNumber) );
 8000294:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000296:	795b      	ldrb	r3, [r3, #5]
 8000298:	461a      	mov	r2, r3
 800029a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800029c:	791b      	ldrb	r3, [r3, #4]
 800029e:	005b      	lsls	r3, r3, #1
 80002a0:	fa02 f303 	lsl.w	r3, r2, r3
 80002a4:	62fb      	str	r3, [r7, #44]	; 0x2c
		pGPIOHandle->pGPIOx->MODER &= ~( 0x3 << pGPIOHandle->GPIO_pinconfig.GPIO_PinNumber );
 80002a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80002a8:	681b      	ldr	r3, [r3, #0]
 80002aa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80002ac:	6812      	ldr	r2, [r2, #0]
 80002ae:	6812      	ldr	r2, [r2, #0]
 80002b0:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80002b2:	7909      	ldrb	r1, [r1, #4]
 80002b4:	4608      	mov	r0, r1
 80002b6:	2103      	movs	r1, #3
 80002b8:	4081      	lsls	r1, r0
 80002ba:	43c9      	mvns	r1, r1
 80002bc:	400a      	ands	r2, r1
 80002be:	601a      	str	r2, [r3, #0]
		pGPIOHandle->pGPIOx->MODER |= temp;
 80002c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80002c2:	681b      	ldr	r3, [r3, #0]
 80002c4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80002c6:	6812      	ldr	r2, [r2, #0]
 80002c8:	6811      	ldr	r1, [r2, #0]
 80002ca:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80002cc:	430a      	orrs	r2, r1
 80002ce:	601a      	str	r2, [r3, #0]
		temp = 0;
 80002d0:	2300      	movs	r3, #0
 80002d2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80002d4:	e0b8      	b.n	8000448 <GPIO_Init+0x1fc>
	}
	else
	{
		//this part for interrupt mode
		if(pGPIOHandle->GPIO_pinconfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 80002d6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80002d8:	795b      	ldrb	r3, [r3, #5]
 80002da:	2b04      	cmp	r3, #4
 80002dc:	d115      	bne.n	800030a <GPIO_Init+0xbe>
		{
			//configure the FTSR
			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_pinconfig.GPIO_PinNumber);
 80002de:	4946      	ldr	r1, [pc, #280]	; (80003f8 <GPIO_Init+0x1ac>)
 80002e0:	4b45      	ldr	r3, [pc, #276]	; (80003f8 <GPIO_Init+0x1ac>)
 80002e2:	68db      	ldr	r3, [r3, #12]
 80002e4:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80002e6:	7912      	ldrb	r2, [r2, #4]
 80002e8:	4610      	mov	r0, r2
 80002ea:	2201      	movs	r2, #1
 80002ec:	4082      	lsls	r2, r0
 80002ee:	4313      	orrs	r3, r2
 80002f0:	60cb      	str	r3, [r1, #12]
			//clear the corresponding RTSR bit
			EXTI->RTSR &= ~(1 << pGPIOHandle->GPIO_pinconfig.GPIO_PinNumber);
 80002f2:	4941      	ldr	r1, [pc, #260]	; (80003f8 <GPIO_Init+0x1ac>)
 80002f4:	4b40      	ldr	r3, [pc, #256]	; (80003f8 <GPIO_Init+0x1ac>)
 80002f6:	689b      	ldr	r3, [r3, #8]
 80002f8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80002fa:	7912      	ldrb	r2, [r2, #4]
 80002fc:	4610      	mov	r0, r2
 80002fe:	2201      	movs	r2, #1
 8000300:	4082      	lsls	r2, r0
 8000302:	43d2      	mvns	r2, r2
 8000304:	4013      	ands	r3, r2
 8000306:	608b      	str	r3, [r1, #8]
 8000308:	e031      	b.n	800036e <GPIO_Init+0x122>
		}
		else if(pGPIOHandle->GPIO_pinconfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 800030a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800030c:	795b      	ldrb	r3, [r3, #5]
 800030e:	2b05      	cmp	r3, #5
 8000310:	d115      	bne.n	800033e <GPIO_Init+0xf2>
		{
			//configure the RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_pinconfig.GPIO_PinNumber);
 8000312:	4939      	ldr	r1, [pc, #228]	; (80003f8 <GPIO_Init+0x1ac>)
 8000314:	4b38      	ldr	r3, [pc, #224]	; (80003f8 <GPIO_Init+0x1ac>)
 8000316:	689b      	ldr	r3, [r3, #8]
 8000318:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800031a:	7912      	ldrb	r2, [r2, #4]
 800031c:	4610      	mov	r0, r2
 800031e:	2201      	movs	r2, #1
 8000320:	4082      	lsls	r2, r0
 8000322:	4313      	orrs	r3, r2
 8000324:	608b      	str	r3, [r1, #8]
			//clear the correspnding RISR bit
			EXTI->FTSR &= ~( 1 << pGPIOHandle->GPIO_pinconfig.GPIO_PinNumber);
 8000326:	4934      	ldr	r1, [pc, #208]	; (80003f8 <GPIO_Init+0x1ac>)
 8000328:	4b33      	ldr	r3, [pc, #204]	; (80003f8 <GPIO_Init+0x1ac>)
 800032a:	68db      	ldr	r3, [r3, #12]
 800032c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800032e:	7912      	ldrb	r2, [r2, #4]
 8000330:	4610      	mov	r0, r2
 8000332:	2201      	movs	r2, #1
 8000334:	4082      	lsls	r2, r0
 8000336:	43d2      	mvns	r2, r2
 8000338:	4013      	ands	r3, r2
 800033a:	60cb      	str	r3, [r1, #12]
 800033c:	e017      	b.n	800036e <GPIO_Init+0x122>
		}
		else if(pGPIOHandle->GPIO_pinconfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 800033e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000340:	795b      	ldrb	r3, [r3, #5]
 8000342:	2b06      	cmp	r3, #6
 8000344:	d113      	bne.n	800036e <GPIO_Init+0x122>
		{
			//configure the FTSR and RTSR
			EXTI->RTSR |= ( 1 << pGPIOHandle->GPIO_pinconfig.GPIO_PinNumber);
 8000346:	492c      	ldr	r1, [pc, #176]	; (80003f8 <GPIO_Init+0x1ac>)
 8000348:	4b2b      	ldr	r3, [pc, #172]	; (80003f8 <GPIO_Init+0x1ac>)
 800034a:	689b      	ldr	r3, [r3, #8]
 800034c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800034e:	7912      	ldrb	r2, [r2, #4]
 8000350:	4610      	mov	r0, r2
 8000352:	2201      	movs	r2, #1
 8000354:	4082      	lsls	r2, r0
 8000356:	4313      	orrs	r3, r2
 8000358:	608b      	str	r3, [r1, #8]

			EXTI->FTSR |= ( 1 << pGPIOHandle->GPIO_pinconfig.GPIO_PinNumber);
 800035a:	4927      	ldr	r1, [pc, #156]	; (80003f8 <GPIO_Init+0x1ac>)
 800035c:	4b26      	ldr	r3, [pc, #152]	; (80003f8 <GPIO_Init+0x1ac>)
 800035e:	68db      	ldr	r3, [r3, #12]
 8000360:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000362:	7912      	ldrb	r2, [r2, #4]
 8000364:	4610      	mov	r0, r2
 8000366:	2201      	movs	r2, #1
 8000368:	4082      	lsls	r2, r0
 800036a:	4313      	orrs	r3, r2
 800036c:	60cb      	str	r3, [r1, #12]
		}

		//configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle->GPIO_pinconfig.GPIO_PinNumber / 4;
 800036e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000370:	791b      	ldrb	r3, [r3, #4]
 8000372:	089b      	lsrs	r3, r3, #2
 8000374:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
		uint8_t temp2 = pGPIOHandle->GPIO_pinconfig.GPIO_PinNumber % 4;
 8000378:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800037a:	791b      	ldrb	r3, [r3, #4]
 800037c:	f003 0303 	and.w	r3, r3, #3
 8000380:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle->pGPIOx);
 8000384:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000386:	681b      	ldr	r3, [r3, #0]
 8000388:	4a1c      	ldr	r2, [pc, #112]	; (80003fc <GPIO_Init+0x1b0>)
 800038a:	4293      	cmp	r3, r2
 800038c:	d03c      	beq.n	8000408 <GPIO_Init+0x1bc>
 800038e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000390:	681b      	ldr	r3, [r3, #0]
 8000392:	4a1b      	ldr	r2, [pc, #108]	; (8000400 <GPIO_Init+0x1b4>)
 8000394:	4293      	cmp	r3, r2
 8000396:	d02b      	beq.n	80003f0 <GPIO_Init+0x1a4>
 8000398:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800039a:	681b      	ldr	r3, [r3, #0]
 800039c:	4a19      	ldr	r2, [pc, #100]	; (8000404 <GPIO_Init+0x1b8>)
 800039e:	4293      	cmp	r3, r2
 80003a0:	d024      	beq.n	80003ec <GPIO_Init+0x1a0>
 80003a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80003a4:	681b      	ldr	r3, [r3, #0]
 80003a6:	4a16      	ldr	r2, [pc, #88]	; (8000400 <GPIO_Init+0x1b4>)
 80003a8:	4293      	cmp	r3, r2
 80003aa:	d01d      	beq.n	80003e8 <GPIO_Init+0x19c>
 80003ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80003ae:	681b      	ldr	r3, [r3, #0]
 80003b0:	4a12      	ldr	r2, [pc, #72]	; (80003fc <GPIO_Init+0x1b0>)
 80003b2:	4293      	cmp	r3, r2
 80003b4:	d016      	beq.n	80003e4 <GPIO_Init+0x198>
 80003b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80003b8:	681b      	ldr	r3, [r3, #0]
 80003ba:	4a11      	ldr	r2, [pc, #68]	; (8000400 <GPIO_Init+0x1b4>)
 80003bc:	4293      	cmp	r3, r2
 80003be:	d00f      	beq.n	80003e0 <GPIO_Init+0x194>
 80003c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80003c2:	681b      	ldr	r3, [r3, #0]
 80003c4:	4a0d      	ldr	r2, [pc, #52]	; (80003fc <GPIO_Init+0x1b0>)
 80003c6:	4293      	cmp	r3, r2
 80003c8:	d008      	beq.n	80003dc <GPIO_Init+0x190>
 80003ca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80003cc:	681b      	ldr	r3, [r3, #0]
 80003ce:	4a0c      	ldr	r2, [pc, #48]	; (8000400 <GPIO_Init+0x1b4>)
 80003d0:	4293      	cmp	r3, r2
 80003d2:	d101      	bne.n	80003d8 <GPIO_Init+0x18c>
 80003d4:	2307      	movs	r3, #7
 80003d6:	e018      	b.n	800040a <GPIO_Init+0x1be>
 80003d8:	2300      	movs	r3, #0
 80003da:	e016      	b.n	800040a <GPIO_Init+0x1be>
 80003dc:	2306      	movs	r3, #6
 80003de:	e014      	b.n	800040a <GPIO_Init+0x1be>
 80003e0:	2305      	movs	r3, #5
 80003e2:	e012      	b.n	800040a <GPIO_Init+0x1be>
 80003e4:	2304      	movs	r3, #4
 80003e6:	e010      	b.n	800040a <GPIO_Init+0x1be>
 80003e8:	2303      	movs	r3, #3
 80003ea:	e00e      	b.n	800040a <GPIO_Init+0x1be>
 80003ec:	2302      	movs	r3, #2
 80003ee:	e00c      	b.n	800040a <GPIO_Init+0x1be>
 80003f0:	2301      	movs	r3, #1
 80003f2:	e00a      	b.n	800040a <GPIO_Init+0x1be>
 80003f4:	20000000 	.word	0x20000000
 80003f8:	40013c00 	.word	0x40013c00
 80003fc:	40020000 	.word	0x40020000
 8000400:	40020400 	.word	0x40020400
 8000404:	40020800 	.word	0x40020800
 8000408:	2300      	movs	r3, #0
 800040a:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
		SYSCFG->EXTICR[temp1] = portcode << (temp2 * 4);
 800040e:	485a      	ldr	r0, [pc, #360]	; (8000578 <GPIO_Init+0x32c>)
 8000410:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000414:	f897 1025 	ldrb.w	r1, [r7, #37]	; 0x25
 8000418:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 800041c:	0092      	lsls	r2, r2, #2
 800041e:	fa01 f202 	lsl.w	r2, r1, r2
 8000422:	3302      	adds	r3, #2
 8000424:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
		SYSCFG_PCLK_EN;
 8000428:	4a54      	ldr	r2, [pc, #336]	; (800057c <GPIO_Init+0x330>)
 800042a:	4b54      	ldr	r3, [pc, #336]	; (800057c <GPIO_Init+0x330>)
 800042c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800042e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000432:	6453      	str	r3, [r2, #68]	; 0x44
		//enable the exti interrupt delivery using IMR
		EXTI->IMR |= (1 << pGPIOHandle->GPIO_pinconfig.GPIO_PinNumber);
 8000434:	4952      	ldr	r1, [pc, #328]	; (8000580 <GPIO_Init+0x334>)
 8000436:	4b52      	ldr	r3, [pc, #328]	; (8000580 <GPIO_Init+0x334>)
 8000438:	681b      	ldr	r3, [r3, #0]
 800043a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800043c:	7912      	ldrb	r2, [r2, #4]
 800043e:	4610      	mov	r0, r2
 8000440:	2201      	movs	r2, #1
 8000442:	4082      	lsls	r2, r0
 8000444:	4313      	orrs	r3, r2
 8000446:	600b      	str	r3, [r1, #0]
	}

	temp = 0;
 8000448:	2300      	movs	r3, #0
 800044a:	62fb      	str	r3, [r7, #44]	; 0x2c

	//configure the speed
	temp = (pGPIOHandle->GPIO_pinconfig.GPIO_PinSpeed << (2 * pGPIOHandle->GPIO_pinconfig.GPIO_PinNumber));
 800044c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800044e:	799b      	ldrb	r3, [r3, #6]
 8000450:	461a      	mov	r2, r3
 8000452:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000454:	791b      	ldrb	r3, [r3, #4]
 8000456:	005b      	lsls	r3, r3, #1
 8000458:	fa02 f303 	lsl.w	r3, r2, r3
 800045c:	62fb      	str	r3, [r7, #44]	; 0x2c
	pGPIOHandle->pGPIOx->OSPEEDR &= ~( 0x3 << pGPIOHandle->GPIO_pinconfig.GPIO_PinNumber );
 800045e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000460:	681b      	ldr	r3, [r3, #0]
 8000462:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000464:	6812      	ldr	r2, [r2, #0]
 8000466:	6892      	ldr	r2, [r2, #8]
 8000468:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800046a:	7909      	ldrb	r1, [r1, #4]
 800046c:	4608      	mov	r0, r1
 800046e:	2103      	movs	r1, #3
 8000470:	4081      	lsls	r1, r0
 8000472:	43c9      	mvns	r1, r1
 8000474:	400a      	ands	r2, r1
 8000476:	609a      	str	r2, [r3, #8]
	pGPIOHandle->pGPIOx->OSPEEDR |= temp;
 8000478:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800047a:	681b      	ldr	r3, [r3, #0]
 800047c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800047e:	6812      	ldr	r2, [r2, #0]
 8000480:	6891      	ldr	r1, [r2, #8]
 8000482:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000484:	430a      	orrs	r2, r1
 8000486:	609a      	str	r2, [r3, #8]

	temp = 0;
 8000488:	2300      	movs	r3, #0
 800048a:	62fb      	str	r3, [r7, #44]	; 0x2c

	//configure the pupd setting
	temp = (pGPIOHandle->GPIO_pinconfig.GPIO_PinPuPdControl << (2 * pGPIOHandle->GPIO_pinconfig.GPIO_PinNumber) );
 800048c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800048e:	79db      	ldrb	r3, [r3, #7]
 8000490:	461a      	mov	r2, r3
 8000492:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000494:	791b      	ldrb	r3, [r3, #4]
 8000496:	005b      	lsls	r3, r3, #1
 8000498:	fa02 f303 	lsl.w	r3, r2, r3
 800049c:	62fb      	str	r3, [r7, #44]	; 0x2c
	pGPIOHandle->pGPIOx->PUPDR &= ~(0x3 << pGPIOHandle->GPIO_pinconfig.GPIO_PinNumber);  //clearing
 800049e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80004a0:	681b      	ldr	r3, [r3, #0]
 80004a2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80004a4:	6812      	ldr	r2, [r2, #0]
 80004a6:	68d2      	ldr	r2, [r2, #12]
 80004a8:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80004aa:	7909      	ldrb	r1, [r1, #4]
 80004ac:	4608      	mov	r0, r1
 80004ae:	2103      	movs	r1, #3
 80004b0:	4081      	lsls	r1, r0
 80004b2:	43c9      	mvns	r1, r1
 80004b4:	400a      	ands	r2, r1
 80004b6:	60da      	str	r2, [r3, #12]
	pGPIOHandle->pGPIOx->PUPDR |= temp;
 80004b8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80004ba:	681b      	ldr	r3, [r3, #0]
 80004bc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80004be:	6812      	ldr	r2, [r2, #0]
 80004c0:	68d1      	ldr	r1, [r2, #12]
 80004c2:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80004c4:	430a      	orrs	r2, r1
 80004c6:	60da      	str	r2, [r3, #12]

	temp = 0;
 80004c8:	2300      	movs	r3, #0
 80004ca:	62fb      	str	r3, [r7, #44]	; 0x2c

	//configure the optype
	temp = (pGPIOHandle->GPIO_pinconfig.GPIO_PinOPType << pGPIOHandle->GPIO_pinconfig.GPIO_PinNumber);
 80004cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80004ce:	7a1b      	ldrb	r3, [r3, #8]
 80004d0:	461a      	mov	r2, r3
 80004d2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80004d4:	791b      	ldrb	r3, [r3, #4]
 80004d6:	fa02 f303 	lsl.w	r3, r2, r3
 80004da:	62fb      	str	r3, [r7, #44]	; 0x2c
	pGPIOHandle->pGPIOx->OTYPER &= ~( 0x1 << pGPIOHandle->GPIO_pinconfig.GPIO_PinNumber );
 80004dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80004de:	681b      	ldr	r3, [r3, #0]
 80004e0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80004e2:	6812      	ldr	r2, [r2, #0]
 80004e4:	6852      	ldr	r2, [r2, #4]
 80004e6:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80004e8:	7909      	ldrb	r1, [r1, #4]
 80004ea:	4608      	mov	r0, r1
 80004ec:	2101      	movs	r1, #1
 80004ee:	4081      	lsls	r1, r0
 80004f0:	43c9      	mvns	r1, r1
 80004f2:	400a      	ands	r2, r1
 80004f4:	605a      	str	r2, [r3, #4]
	pGPIOHandle->pGPIOx->OTYPER |= temp;
 80004f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80004f8:	681b      	ldr	r3, [r3, #0]
 80004fa:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80004fc:	6812      	ldr	r2, [r2, #0]
 80004fe:	6851      	ldr	r1, [r2, #4]
 8000500:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000502:	430a      	orrs	r2, r1
 8000504:	605a      	str	r2, [r3, #4]

	//configure the alternate functionality
	if(pGPIOHandle->GPIO_pinconfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 8000506:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000508:	795b      	ldrb	r3, [r3, #5]
 800050a:	2b02      	cmp	r3, #2
 800050c:	d12f      	bne.n	800056e <GPIO_Init+0x322>
	{
		//alternate function
		uint8_t temp1,temp2;

		temp1 = pGPIOHandle->GPIO_pinconfig.GPIO_PinNumber / 8;
 800050e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000510:	791b      	ldrb	r3, [r3, #4]
 8000512:	08db      	lsrs	r3, r3, #3
 8000514:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
		temp2 = pGPIOHandle->GPIO_pinconfig.GPIO_PinNumber % 8;
 8000518:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800051a:	791b      	ldrb	r3, [r3, #4]
 800051c:	f003 0307 	and.w	r3, r3, #7
 8000520:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
		pGPIOHandle->pGPIOx->AFR[temp1] &= ~(0xF << (4 * temp2) ); //clearing
 8000524:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000526:	681b      	ldr	r3, [r3, #0]
 8000528:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 800052c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800052e:	6809      	ldr	r1, [r1, #0]
 8000530:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 8000534:	3008      	adds	r0, #8
 8000536:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 800053a:	f897 0023 	ldrb.w	r0, [r7, #35]	; 0x23
 800053e:	0080      	lsls	r0, r0, #2
 8000540:	240f      	movs	r4, #15
 8000542:	fa04 f000 	lsl.w	r0, r4, r0
 8000546:	43c0      	mvns	r0, r0
 8000548:	4001      	ands	r1, r0
 800054a:	3208      	adds	r2, #8
 800054c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle->pGPIOx->AFR[temp1] = (pGPIOHandle->GPIO_pinconfig.GPIO_PinAltFunMode << (4 * temp2) ); //setting
 8000550:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000552:	681b      	ldr	r3, [r3, #0]
 8000554:	f897 2024 	ldrb.w	r2, [r7, #36]	; 0x24
 8000558:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800055a:	7a49      	ldrb	r1, [r1, #9]
 800055c:	4608      	mov	r0, r1
 800055e:	f897 1023 	ldrb.w	r1, [r7, #35]	; 0x23
 8000562:	0089      	lsls	r1, r1, #2
 8000564:	fa00 f101 	lsl.w	r1, r0, r1
 8000568:	3208      	adds	r2, #8
 800056a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	}
}
 800056e:	bf00      	nop
 8000570:	3734      	adds	r7, #52	; 0x34
 8000572:	46bd      	mov	sp, r7
 8000574:	bd90      	pop	{r4, r7, pc}
 8000576:	bf00      	nop
 8000578:	40013800 	.word	0x40013800
 800057c:	40023800 	.word	0x40023800
 8000580:	40013c00 	.word	0x40013c00

08000584 <main>:
**  Abstract: main program
**
**===========================================================================
*/
int main(void)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b084      	sub	sp, #16
 8000588:	af00      	add	r7, sp, #0
  int i = 0;
 800058a:	2300      	movs	r3, #0
 800058c:	60fb      	str	r3, [r7, #12]

  GPIO_pinconfig_t GPIOA_Pin_Config = {0,0,0,0,0,0};   // pin num, pin_mode, pin_speed, pushpull,output type, alternate fun
 800058e:	1d3b      	adds	r3, r7, #4
 8000590:	2200      	movs	r2, #0
 8000592:	601a      	str	r2, [r3, #0]
 8000594:	809a      	strh	r2, [r3, #4]

  GPIO_Init( GPIOA_ , GPIOA_Pin_Config);
 8000596:	1d3b      	adds	r3, r7, #4
 8000598:	e893 0006 	ldmia.w	r3, {r1, r2}
 800059c:	2000      	movs	r0, #0
 800059e:	f7ff fe55 	bl	800024c <GPIO_Init>



  while (1)
  {
	i++;
 80005a2:	68fb      	ldr	r3, [r7, #12]
 80005a4:	3301      	adds	r3, #1
 80005a6:	60fb      	str	r3, [r7, #12]
 80005a8:	e7fb      	b.n	80005a2 <main+0x1e>
	...

080005ac <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80005ac:	f8df d034 	ldr.w	sp, [pc, #52]	; 80005e4 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80005b0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80005b2:	e003      	b.n	80005bc <LoopCopyDataInit>

080005b4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80005b4:	4b0c      	ldr	r3, [pc, #48]	; (80005e8 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80005b6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80005b8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80005ba:	3104      	adds	r1, #4

080005bc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80005bc:	480b      	ldr	r0, [pc, #44]	; (80005ec <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80005be:	4b0c      	ldr	r3, [pc, #48]	; (80005f0 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 80005c0:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 80005c2:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 80005c4:	d3f6      	bcc.n	80005b4 <CopyDataInit>
  ldr  r2, =_sbss
 80005c6:	4a0b      	ldr	r2, [pc, #44]	; (80005f4 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 80005c8:	e002      	b.n	80005d0 <LoopFillZerobss>

080005ca <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 80005ca:	2300      	movs	r3, #0
  str  r3, [r2], #4
 80005cc:	f842 3b04 	str.w	r3, [r2], #4

080005d0 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 80005d0:	4b09      	ldr	r3, [pc, #36]	; (80005f8 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 80005d2:	429a      	cmp	r2, r3
  bcc  FillZerobss
 80005d4:	d3f9      	bcc.n	80005ca <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80005d6:	f000 f841 	bl	800065c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80005da:	f000 f8f1 	bl	80007c0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80005de:	f7ff ffd1 	bl	8000584 <main>
  bx  lr    
 80005e2:	4770      	bx	lr
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 80005e4:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 80005e8:	08000828 	.word	0x08000828
  ldr  r0, =_sdata
 80005ec:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 80005f0:	20000024 	.word	0x20000024
  ldr  r2, =_sbss
 80005f4:	20000024 	.word	0x20000024
  ldr  r3, = _ebss
 80005f8:	20000040 	.word	0x20000040

080005fc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80005fc:	e7fe      	b.n	80005fc <ADC_IRQHandler>

080005fe <NMI_Handler>:
  * @brief   This function handles NMI exception.
  * @param  None
  * @retval None
  */
void NMI_Handler(void)
{
 80005fe:	b480      	push	{r7}
 8000600:	af00      	add	r7, sp, #0
}
 8000602:	bf00      	nop
 8000604:	46bd      	mov	sp, r7
 8000606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800060a:	4770      	bx	lr

0800060c <HardFault_Handler>:
  * @brief  This function handles Hard Fault exception.
  * @param  None
  * @retval None
  */
void HardFault_Handler(void)
{
 800060c:	b480      	push	{r7}
 800060e:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Hard Fault exception occurs */
  while (1)
 8000610:	e7fe      	b.n	8000610 <HardFault_Handler+0x4>

08000612 <MemManage_Handler>:
  * @brief  This function handles Memory Manage exception.
  * @param  None
  * @retval None
  */
void MemManage_Handler(void)
{
 8000612:	b480      	push	{r7}
 8000614:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Memory Manage exception occurs */
  while (1)
 8000616:	e7fe      	b.n	8000616 <MemManage_Handler+0x4>

08000618 <BusFault_Handler>:
  * @brief  This function handles Bus Fault exception.
  * @param  None
  * @retval None
  */
void BusFault_Handler(void)
{
 8000618:	b480      	push	{r7}
 800061a:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Bus Fault exception occurs */
  while (1)
 800061c:	e7fe      	b.n	800061c <BusFault_Handler+0x4>

0800061e <UsageFault_Handler>:
  * @brief  This function handles Usage Fault exception.
  * @param  None
  * @retval None
  */
void UsageFault_Handler(void)
{
 800061e:	b480      	push	{r7}
 8000620:	af00      	add	r7, sp, #0
  /* Go to infinite loop when Usage Fault exception occurs */
  while (1)
 8000622:	e7fe      	b.n	8000622 <UsageFault_Handler+0x4>

08000624 <SVC_Handler>:
  * @brief  This function handles SVCall exception.
  * @param  None
  * @retval None
  */
void SVC_Handler(void)
{
 8000624:	b480      	push	{r7}
 8000626:	af00      	add	r7, sp, #0
}
 8000628:	bf00      	nop
 800062a:	46bd      	mov	sp, r7
 800062c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000630:	4770      	bx	lr

08000632 <DebugMon_Handler>:
  * @brief  This function handles Debug Monitor exception.
  * @param  None
  * @retval None
  */
void DebugMon_Handler(void)
{
 8000632:	b480      	push	{r7}
 8000634:	af00      	add	r7, sp, #0
}
 8000636:	bf00      	nop
 8000638:	46bd      	mov	sp, r7
 800063a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063e:	4770      	bx	lr

08000640 <PendSV_Handler>:
  * @brief  This function handles PendSVC exception.
  * @param  None
  * @retval None
  */
void PendSV_Handler(void)
{
 8000640:	b480      	push	{r7}
 8000642:	af00      	add	r7, sp, #0
}
 8000644:	bf00      	nop
 8000646:	46bd      	mov	sp, r7
 8000648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064c:	4770      	bx	lr

0800064e <SysTick_Handler>:
  * @brief  This function handles SysTick Handler.
  * @param  None
  * @retval None
  */
void SysTick_Handler(void)
{
 800064e:	b480      	push	{r7}
 8000650:	af00      	add	r7, sp, #0
/*  TimingDelay_Decrement(); */
}
 8000652:	bf00      	nop
 8000654:	46bd      	mov	sp, r7
 8000656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800065a:	4770      	bx	lr

0800065c <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800065c:	b580      	push	{r7, lr}
 800065e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000660:	4a16      	ldr	r2, [pc, #88]	; (80006bc <SystemInit+0x60>)
 8000662:	4b16      	ldr	r3, [pc, #88]	; (80006bc <SystemInit+0x60>)
 8000664:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000668:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800066c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 8000670:	4a13      	ldr	r2, [pc, #76]	; (80006c0 <SystemInit+0x64>)
 8000672:	4b13      	ldr	r3, [pc, #76]	; (80006c0 <SystemInit+0x64>)
 8000674:	681b      	ldr	r3, [r3, #0]
 8000676:	f043 0301 	orr.w	r3, r3, #1
 800067a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800067c:	4b10      	ldr	r3, [pc, #64]	; (80006c0 <SystemInit+0x64>)
 800067e:	2200      	movs	r2, #0
 8000680:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 8000682:	4a0f      	ldr	r2, [pc, #60]	; (80006c0 <SystemInit+0x64>)
 8000684:	4b0e      	ldr	r3, [pc, #56]	; (80006c0 <SystemInit+0x64>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 800068c:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000690:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 8000692:	4b0b      	ldr	r3, [pc, #44]	; (80006c0 <SystemInit+0x64>)
 8000694:	4a0b      	ldr	r2, [pc, #44]	; (80006c4 <SystemInit+0x68>)
 8000696:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 8000698:	4a09      	ldr	r2, [pc, #36]	; (80006c0 <SystemInit+0x64>)
 800069a:	4b09      	ldr	r3, [pc, #36]	; (80006c0 <SystemInit+0x64>)
 800069c:	681b      	ldr	r3, [r3, #0]
 800069e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80006a2:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 80006a4:	4b06      	ldr	r3, [pc, #24]	; (80006c0 <SystemInit+0x64>)
 80006a6:	2200      	movs	r2, #0
 80006a8:	60da      	str	r2, [r3, #12]
  SystemInit_ExtMemCtl(); 
#endif /* DATA_IN_ExtSRAM */
         
  /* Configure the System clock source, PLL Multiplier and Divider factors, 
     AHB/APBx prescalers and Flash settings ----------------------------------*/
  SetSysClock();
 80006aa:	f000 f80d 	bl	80006c8 <SetSysClock>

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80006ae:	4b03      	ldr	r3, [pc, #12]	; (80006bc <SystemInit+0x60>)
 80006b0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80006b4:	609a      	str	r2, [r3, #8]
#endif
}
 80006b6:	bf00      	nop
 80006b8:	bd80      	pop	{r7, pc}
 80006ba:	bf00      	nop
 80006bc:	e000ed00 	.word	0xe000ed00
 80006c0:	40023800 	.word	0x40023800
 80006c4:	24003010 	.word	0x24003010

080006c8 <SetSysClock>:
  *         is reset to the default reset state (done in SystemInit() function).   
  * @param  None
  * @retval None
  */
static void SetSysClock(void)
{
 80006c8:	b480      	push	{r7}
 80006ca:	b083      	sub	sp, #12
 80006cc:	af00      	add	r7, sp, #0
/******************************************************************************/
/*            PLL (clocked by HSE) used as System clock source                */
/******************************************************************************/
  __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 80006ce:	2300      	movs	r3, #0
 80006d0:	607b      	str	r3, [r7, #4]
 80006d2:	2300      	movs	r3, #0
 80006d4:	603b      	str	r3, [r7, #0]
  
  /* Enable HSE */
  RCC->CR |= ((uint32_t)RCC_CR_HSEON);
 80006d6:	4a36      	ldr	r2, [pc, #216]	; (80007b0 <SetSysClock+0xe8>)
 80006d8:	4b35      	ldr	r3, [pc, #212]	; (80007b0 <SetSysClock+0xe8>)
 80006da:	681b      	ldr	r3, [r3, #0]
 80006dc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80006e0:	6013      	str	r3, [r2, #0]
 
  /* Wait till HSE is ready and if Time out is reached exit */
  do
  {
    HSEStatus = RCC->CR & RCC_CR_HSERDY;
 80006e2:	4b33      	ldr	r3, [pc, #204]	; (80007b0 <SetSysClock+0xe8>)
 80006e4:	681b      	ldr	r3, [r3, #0]
 80006e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80006ea:	603b      	str	r3, [r7, #0]
    StartUpCounter++;
 80006ec:	687b      	ldr	r3, [r7, #4]
 80006ee:	3301      	adds	r3, #1
 80006f0:	607b      	str	r3, [r7, #4]
  } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 80006f2:	683b      	ldr	r3, [r7, #0]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d103      	bne.n	8000700 <SetSysClock+0x38>
 80006f8:	687b      	ldr	r3, [r7, #4]
 80006fa:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 80006fe:	d1f0      	bne.n	80006e2 <SetSysClock+0x1a>

  if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 8000700:	4b2b      	ldr	r3, [pc, #172]	; (80007b0 <SetSysClock+0xe8>)
 8000702:	681b      	ldr	r3, [r3, #0]
 8000704:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000708:	2b00      	cmp	r3, #0
 800070a:	d002      	beq.n	8000712 <SetSysClock+0x4a>
  {
    HSEStatus = (uint32_t)0x01;
 800070c:	2301      	movs	r3, #1
 800070e:	603b      	str	r3, [r7, #0]
 8000710:	e001      	b.n	8000716 <SetSysClock+0x4e>
  }
  else
  {
    HSEStatus = (uint32_t)0x00;
 8000712:	2300      	movs	r3, #0
 8000714:	603b      	str	r3, [r7, #0]
  }

  if (HSEStatus == (uint32_t)0x01)
 8000716:	683b      	ldr	r3, [r7, #0]
 8000718:	2b01      	cmp	r3, #1
 800071a:	d142      	bne.n	80007a2 <SetSysClock+0xda>
  {
    /* Select regulator voltage output Scale 1 mode, System frequency up to 168 MHz */
    RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 800071c:	4a24      	ldr	r2, [pc, #144]	; (80007b0 <SetSysClock+0xe8>)
 800071e:	4b24      	ldr	r3, [pc, #144]	; (80007b0 <SetSysClock+0xe8>)
 8000720:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000722:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000726:	6413      	str	r3, [r2, #64]	; 0x40
    PWR->CR |= PWR_CR_VOS;
 8000728:	4a22      	ldr	r2, [pc, #136]	; (80007b4 <SetSysClock+0xec>)
 800072a:	4b22      	ldr	r3, [pc, #136]	; (80007b4 <SetSysClock+0xec>)
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000732:	6013      	str	r3, [r2, #0]

    /* HCLK = SYSCLK / 1*/
    RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 8000734:	4a1e      	ldr	r2, [pc, #120]	; (80007b0 <SetSysClock+0xe8>)
 8000736:	4b1e      	ldr	r3, [pc, #120]	; (80007b0 <SetSysClock+0xe8>)
 8000738:	689b      	ldr	r3, [r3, #8]
 800073a:	6093      	str	r3, [r2, #8]
      
    /* PCLK2 = HCLK / 2*/
    RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 800073c:	4a1c      	ldr	r2, [pc, #112]	; (80007b0 <SetSysClock+0xe8>)
 800073e:	4b1c      	ldr	r3, [pc, #112]	; (80007b0 <SetSysClock+0xe8>)
 8000740:	689b      	ldr	r3, [r3, #8]
 8000742:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8000746:	6093      	str	r3, [r2, #8]
    
    /* PCLK1 = HCLK / 4*/
    RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 8000748:	4a19      	ldr	r2, [pc, #100]	; (80007b0 <SetSysClock+0xe8>)
 800074a:	4b19      	ldr	r3, [pc, #100]	; (80007b0 <SetSysClock+0xe8>)
 800074c:	689b      	ldr	r3, [r3, #8]
 800074e:	f443 53a0 	orr.w	r3, r3, #5120	; 0x1400
 8000752:	6093      	str	r3, [r2, #8]

    /* Configure the main PLL */
    RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 8000754:	4b16      	ldr	r3, [pc, #88]	; (80007b0 <SetSysClock+0xe8>)
 8000756:	4a18      	ldr	r2, [pc, #96]	; (80007b8 <SetSysClock+0xf0>)
 8000758:	605a      	str	r2, [r3, #4]
                   (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);

    /* Enable the main PLL */
    RCC->CR |= RCC_CR_PLLON;
 800075a:	4a15      	ldr	r2, [pc, #84]	; (80007b0 <SetSysClock+0xe8>)
 800075c:	4b14      	ldr	r3, [pc, #80]	; (80007b0 <SetSysClock+0xe8>)
 800075e:	681b      	ldr	r3, [r3, #0]
 8000760:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8000764:	6013      	str	r3, [r2, #0]

    /* Wait till the main PLL is ready */
    while((RCC->CR & RCC_CR_PLLRDY) == 0)
 8000766:	bf00      	nop
 8000768:	4b11      	ldr	r3, [pc, #68]	; (80007b0 <SetSysClock+0xe8>)
 800076a:	681b      	ldr	r3, [r3, #0]
 800076c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8000770:	2b00      	cmp	r3, #0
 8000772:	d0f9      	beq.n	8000768 <SetSysClock+0xa0>
    {
    }
   
    /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
    FLASH->ACR = FLASH_ACR_PRFTEN |FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 8000774:	4b11      	ldr	r3, [pc, #68]	; (80007bc <SetSysClock+0xf4>)
 8000776:	f240 7205 	movw	r2, #1797	; 0x705
 800077a:	601a      	str	r2, [r3, #0]

    /* Select the main PLL as system clock source */
    RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 800077c:	4a0c      	ldr	r2, [pc, #48]	; (80007b0 <SetSysClock+0xe8>)
 800077e:	4b0c      	ldr	r3, [pc, #48]	; (80007b0 <SetSysClock+0xe8>)
 8000780:	689b      	ldr	r3, [r3, #8]
 8000782:	f023 0303 	bic.w	r3, r3, #3
 8000786:	6093      	str	r3, [r2, #8]
    RCC->CFGR |= RCC_CFGR_SW_PLL;
 8000788:	4a09      	ldr	r2, [pc, #36]	; (80007b0 <SetSysClock+0xe8>)
 800078a:	4b09      	ldr	r3, [pc, #36]	; (80007b0 <SetSysClock+0xe8>)
 800078c:	689b      	ldr	r3, [r3, #8]
 800078e:	f043 0302 	orr.w	r3, r3, #2
 8000792:	6093      	str	r3, [r2, #8]

    /* Wait till the main PLL is used as system clock source */
    while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 8000794:	bf00      	nop
 8000796:	4b06      	ldr	r3, [pc, #24]	; (80007b0 <SetSysClock+0xe8>)
 8000798:	689b      	ldr	r3, [r3, #8]
 800079a:	f003 030c 	and.w	r3, r3, #12
 800079e:	2b08      	cmp	r3, #8
 80007a0:	d1f9      	bne.n	8000796 <SetSysClock+0xce>
  else
  { /* If HSE fails to start-up, the application will have wrong clock
         configuration. User can add here some code to deal with this error */
  }

}
 80007a2:	bf00      	nop
 80007a4:	370c      	adds	r7, #12
 80007a6:	46bd      	mov	sp, r7
 80007a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ac:	4770      	bx	lr
 80007ae:	bf00      	nop
 80007b0:	40023800 	.word	0x40023800
 80007b4:	40007000 	.word	0x40007000
 80007b8:	07405419 	.word	0x07405419
 80007bc:	40023c00 	.word	0x40023c00

080007c0 <__libc_init_array>:
 80007c0:	b570      	push	{r4, r5, r6, lr}
 80007c2:	4e0d      	ldr	r6, [pc, #52]	; (80007f8 <__libc_init_array+0x38>)
 80007c4:	4c0d      	ldr	r4, [pc, #52]	; (80007fc <__libc_init_array+0x3c>)
 80007c6:	1ba4      	subs	r4, r4, r6
 80007c8:	10a4      	asrs	r4, r4, #2
 80007ca:	2500      	movs	r5, #0
 80007cc:	42a5      	cmp	r5, r4
 80007ce:	d109      	bne.n	80007e4 <__libc_init_array+0x24>
 80007d0:	4e0b      	ldr	r6, [pc, #44]	; (8000800 <__libc_init_array+0x40>)
 80007d2:	4c0c      	ldr	r4, [pc, #48]	; (8000804 <__libc_init_array+0x44>)
 80007d4:	f000 f818 	bl	8000808 <_init>
 80007d8:	1ba4      	subs	r4, r4, r6
 80007da:	10a4      	asrs	r4, r4, #2
 80007dc:	2500      	movs	r5, #0
 80007de:	42a5      	cmp	r5, r4
 80007e0:	d105      	bne.n	80007ee <__libc_init_array+0x2e>
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80007e8:	4798      	blx	r3
 80007ea:	3501      	adds	r5, #1
 80007ec:	e7ee      	b.n	80007cc <__libc_init_array+0xc>
 80007ee:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80007f2:	4798      	blx	r3
 80007f4:	3501      	adds	r5, #1
 80007f6:	e7f2      	b.n	80007de <__libc_init_array+0x1e>
 80007f8:	08000820 	.word	0x08000820
 80007fc:	08000820 	.word	0x08000820
 8000800:	08000820 	.word	0x08000820
 8000804:	08000824 	.word	0x08000824

08000808 <_init>:
 8000808:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800080a:	bf00      	nop
 800080c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800080e:	bc08      	pop	{r3}
 8000810:	469e      	mov	lr, r3
 8000812:	4770      	bx	lr

08000814 <_fini>:
 8000814:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000816:	bf00      	nop
 8000818:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800081a:	bc08      	pop	{r3}
 800081c:	469e      	mov	lr, r3
 800081e:	4770      	bx	lr
