

================================================================
== Vivado HLS Report for 'dense_latency_ap_fixed_ap_fixed_18_4_5_3_0_config4_0_0_0_0_0'
================================================================
* Date:           Wed Nov 15 11:41:51 2023

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        myproject_prj
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|     4.135|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    2|    2|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|     31|       0|     854|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      36|
|Register         |        -|      -|     904|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     31|     904|     890|
+-----------------+---------+-------+--------+--------+
|Available        |     2060|   2800|  607200|  303600|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------+----------+-------+---+----+------------+------------+
    |          Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |r_V_10_0_1_fu_201_p2             |     *    |      1|  0|   6|          18|          14|
    |r_V_10_0_2_fu_208_p2             |     *    |      1|  0|   6|          18|          14|
    |r_V_10_1_1_fu_199_p2             |     *    |      1|  0|   6|          18|          10|
    |r_V_10_1_2_fu_202_p2             |     *    |      1|  0|   6|          18|          15|
    |r_V_10_1_3_fu_198_p2             |     *    |      1|  0|   6|          18|          14|
    |r_V_10_1_fu_195_p2               |     *    |      1|  0|   6|          18|          14|
    |r_V_10_2_1_fu_190_p2             |     *    |      1|  0|   6|          18|          14|
    |r_V_10_2_2_fu_211_p2             |     *    |      1|  0|   6|          18|          14|
    |r_V_10_2_3_fu_204_p2             |     *    |      1|  0|   6|          18|          14|
    |r_V_10_2_fu_209_p2               |     *    |      1|  0|   6|          18|          12|
    |r_V_10_3_1_fu_219_p2             |     *    |      1|  0|   6|          18|          14|
    |r_V_10_3_2_fu_216_p2             |     *    |      1|  0|   6|          18|          15|
    |r_V_10_3_3_fu_217_p2             |     *    |      1|  0|   6|          18|          15|
    |r_V_10_3_fu_189_p2               |     *    |      1|  0|   6|          18|          12|
    |r_V_10_4_1_fu_218_p2             |     *    |      1|  0|   6|          18|          14|
    |r_V_10_4_2_fu_212_p2             |     *    |      1|  0|   6|          18|          13|
    |r_V_10_4_3_fu_188_p2             |     *    |      1|  0|   6|          18|          13|
    |r_V_10_4_fu_213_p2               |     *    |      1|  0|   6|          18|           8|
    |r_V_10_5_1_fu_207_p2             |     *    |      1|  0|   6|          18|          15|
    |r_V_10_5_2_fu_206_p2             |     *    |      1|  0|   6|          18|          13|
    |r_V_10_5_3_fu_196_p2             |     *    |      1|  0|   6|          18|          10|
    |r_V_10_5_fu_203_p2               |     *    |      1|  0|   6|          18|          13|
    |r_V_10_6_1_fu_193_p2             |     *    |      1|  0|   6|          18|          10|
    |r_V_10_6_2_fu_214_p2             |     *    |      1|  0|   6|          18|          11|
    |r_V_10_6_3_fu_200_p2             |     *    |      1|  0|   6|          18|          10|
    |r_V_10_6_fu_194_p2               |     *    |      1|  0|   6|          18|          15|
    |r_V_10_7_1_fu_197_p2             |     *    |      1|  0|   6|          18|          11|
    |r_V_10_7_2_fu_205_p2             |     *    |      1|  0|   6|          18|          12|
    |r_V_10_7_3_fu_210_p2             |     *    |      1|  0|   6|          18|          12|
    |r_V_10_7_fu_191_p2               |     *    |      1|  0|   6|          18|          13|
    |r_V_s_fu_215_p2                  |     *    |      1|  0|   6|          18|          13|
    |acc_1_V_fu_4068_p2               |     +    |      0|  0|  18|          18|          18|
    |acc_2_V_fu_4087_p2               |     +    |      0|  0|  18|          18|          18|
    |acc_3_V_fu_4107_p2               |     +    |      0|  0|  18|          18|          18|
    |res_0_V_write_assign_fu_4048_p2  |     +    |      0|  0|  18|          18|          18|
    |tmp10_fu_3947_p2                 |     +    |      0|  0|  18|          18|          18|
    |tmp11_fu_3967_p2                 |     +    |      0|  0|  18|          18|          18|
    |tmp12_fu_3951_p2                 |     +    |      0|  0|  18|          16|          12|
    |tmp13_fu_3957_p2                 |     +    |      0|  0|  18|          16|          16|
    |tmp14_fu_4073_p2                 |     +    |      0|  0|  25|          18|          18|
    |tmp15_fu_4081_p2                 |     +    |      0|  0|  18|          18|          18|
    |tmp16_fu_4077_p2                 |     +    |      0|  0|  25|          18|          18|
    |tmp17_fu_3973_p2                 |     +    |      0|  0|  18|          18|          18|
    |tmp18_fu_3990_p2                 |     +    |      0|  0|  18|          18|          18|
    |tmp19_fu_3978_p2                 |     +    |      0|  0|  18|          18|          13|
    |tmp1_fu_4058_p2                  |     +    |      0|  0|  25|          18|          18|
    |tmp20_fu_3984_p2                 |     +    |      0|  0|  18|          18|          18|
    |tmp21_fu_4092_p2                 |     +    |      0|  0|  25|          18|          18|
    |tmp22_fu_4101_p2                 |     +    |      0|  0|  18|          18|          18|
    |tmp23_fu_4097_p2                 |     +    |      0|  0|  25|          18|          18|
    |tmp24_fu_3996_p2                 |     +    |      0|  0|  18|          18|          18|
    |tmp25_fu_4014_p2                 |     +    |      0|  0|  18|          18|          18|
    |tmp26_fu_4002_p2                 |     +    |      0|  0|  18|          18|          12|
    |tmp27_fu_4008_p2                 |     +    |      0|  0|  18|          18|          18|
    |tmp2_fu_4032_p2                  |     +    |      0|  0|  25|          18|          18|
    |tmp3_fu_4036_p2                  |     +    |      0|  0|  25|          18|          18|
    |tmp4_fu_3941_p2                  |     +    |      0|  0|  18|          18|          18|
    |tmp5_fu_3926_p2                  |     +    |      0|  0|  18|          18|          18|
    |tmp6_fu_3936_p2                  |     +    |      0|  0|  18|          18|          18|
    |tmp7_fu_3931_p2                  |     +    |      0|  0|  18|          18|          14|
    |tmp8_fu_4062_p2                  |     +    |      0|  0|  18|          18|          18|
    |tmp9_fu_4053_p2                  |     +    |      0|  0|  25|          18|          18|
    |tmp_fu_4042_p2                   |     +    |      0|  0|  18|          18|          18|
    |p_neg_fu_3713_p2                 |     -    |      0|  0|  18|           1|          29|
    |r_V_10_0_3_fu_3730_p2            |     -    |      0|  0|  18|          29|          29|
    +---------------------------------+----------+-------+---+----+------------+------------+
    |Total                            |          |     31|  0| 854|        1160|        1008|
    +---------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------+----+-----------+-----+-----------+
    |     Name    | LUT| Input Size| Bits| Total Bits|
    +-------------+----+-----------+-----+-----------+
    |ap_return_0  |   9|          2|   18|         36|
    |ap_return_1  |   9|          2|   18|         36|
    |ap_return_2  |   9|          2|   18|         36|
    |ap_return_3  |   9|          2|   18|         36|
    +-------------+----+-----------+-----+-----------+
    |Total        |  36|          8|   72|        144|
    +-------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_ce_reg                 |   1|   0|    1|          0|
    |ap_return_0_int_reg       |  18|   0|   18|          0|
    |ap_return_1_int_reg       |  18|   0|   18|          0|
    |ap_return_2_int_reg       |  18|   0|   18|          0|
    |ap_return_3_int_reg       |  18|   0|   18|          0|
    |data_0_V_read_4_reg_4154  |  18|   0|   18|          0|
    |data_0_V_read_int_reg     |  18|   0|   18|          0|
    |data_1_V_read_4_reg_4148  |  18|   0|   18|          0|
    |data_1_V_read_int_reg     |  18|   0|   18|          0|
    |data_2_V_read_4_reg_4142  |  18|   0|   18|          0|
    |data_2_V_read_int_reg     |  18|   0|   18|          0|
    |data_3_V_read_4_reg_4136  |  18|   0|   18|          0|
    |data_3_V_read_int_reg     |  18|   0|   18|          0|
    |data_4_V_read_int_reg     |  18|   0|   18|          0|
    |data_5_V_read_int_reg     |  18|   0|   18|          0|
    |data_6_V_read_int_reg     |  18|   0|   18|          0|
    |data_7_V_read_int_reg     |  18|   0|   18|          0|
    |tmp11_reg_4326            |  18|   0|   18|          0|
    |tmp18_reg_4331            |  18|   0|   18|          0|
    |tmp25_reg_4336            |  18|   0|   18|          0|
    |tmp4_reg_4321             |  18|   0|   18|          0|
    |tmp_11_reg_4171           |  17|   0|   17|          0|
    |tmp_13_reg_4176           |  17|   0|   17|          0|
    |tmp_15_reg_4196           |  15|   0|   15|          0|
    |tmp_17_reg_4206           |  14|   0|   14|          0|
    |tmp_18_reg_4211           |  16|   0|   16|          0|
    |tmp_1_reg_4241            |  18|   0|   18|          0|
    |tmp_20_reg_4216           |  14|   0|   14|          0|
    |tmp_22_reg_4226           |  15|   0|   15|          0|
    |tmp_23_reg_4231           |  17|   0|   17|          0|
    |tmp_25_reg_4236           |  17|   0|   17|          0|
    |tmp_32_0_1_reg_4246       |  18|   0|   18|          0|
    |tmp_32_0_2_reg_4251       |  18|   0|   18|          0|
    |tmp_32_1_2_reg_4271       |  18|   0|   18|          0|
    |tmp_32_1_3_reg_4276       |  18|   0|   18|          0|
    |tmp_32_1_reg_4261         |  18|   0|   18|          0|
    |tmp_32_2_1_reg_4286       |  18|   0|   18|          0|
    |tmp_32_2_2_reg_4291       |  18|   0|   18|          0|
    |tmp_32_2_3_reg_4296       |  18|   0|   18|          0|
    |tmp_32_3_1_reg_4306       |  18|   0|   18|          0|
    |tmp_32_3_2_reg_4311       |  18|   0|   18|          0|
    |tmp_32_3_3_reg_4316       |  18|   0|   18|          0|
    |tmp_32_4_1_reg_4166       |  18|   0|   18|          0|
    |tmp_32_5_1_reg_4186       |  18|   0|   18|          0|
    |tmp_32_5_2_reg_4191       |  18|   0|   18|          0|
    |tmp_32_5_reg_4181         |  18|   0|   18|          0|
    |tmp_32_6_reg_4201         |  18|   0|   18|          0|
    |tmp_32_7_reg_4221         |  18|   0|   18|          0|
    |tmp_3_reg_4301            |  17|   0|   17|          0|
    |tmp_4_reg_4256            |  15|   0|   15|          0|
    |tmp_7_reg_4266            |  15|   0|   15|          0|
    |tmp_9_reg_4161            |  13|   0|   13|          0|
    |tmp_s_reg_4281            |  17|   0|   17|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     | 904|   0|  904|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  |                          Source Object                         |    C Type    |
+---------------+-----+-----+------------+----------------------------------------------------------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_return_0    | out |   18| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_return_1    | out |   18| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_return_2    | out |   18| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_return_3    | out |   18| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 | return value |
|ap_ce          |  in |    1| ap_ctrl_hs | dense_latency<ap_fixed,ap_fixed<18,4,5,3,0>,config4>.0.0.0.0.0 | return value |
|data_0_V_read  |  in |   18|   ap_none  |                          data_0_V_read                         |    scalar    |
|data_1_V_read  |  in |   18|   ap_none  |                          data_1_V_read                         |    scalar    |
|data_2_V_read  |  in |   18|   ap_none  |                          data_2_V_read                         |    scalar    |
|data_3_V_read  |  in |   18|   ap_none  |                          data_3_V_read                         |    scalar    |
|data_4_V_read  |  in |   18|   ap_none  |                          data_4_V_read                         |    scalar    |
|data_5_V_read  |  in |   18|   ap_none  |                          data_5_V_read                         |    scalar    |
|data_6_V_read  |  in |   18|   ap_none  |                          data_6_V_read                         |    scalar    |
|data_7_V_read  |  in |   18|   ap_none  |                          data_7_V_read                         |    scalar    |
+---------------+-----+-----+------------+----------------------------------------------------------------+--------------+

