{
  "design": {
    "design_info": {
      "boundary_crc": "0x6E384DCCF7F9F820",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../freq_div.gen/sources_1/bd/vga",
      "name": "vga",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2022.2",
      "validated": "true"
    },
    "design_tree": {
      "clk_wiz_0": "",
      "reset_inv_0": "",
      "vga_controller_0": "",
      "pixel_gen_0": ""
    },
    "ports": {
      "sys_clock": {
        "type": "clk",
        "direction": "I",
        "parameters": {
          "CLK_DOMAIN": {
            "value": "vga_sys_clock",
            "value_src": "default"
          },
          "FREQ_HZ": {
            "value": "100000000"
          },
          "FREQ_TOLERANCE_HZ": {
            "value": "0",
            "value_src": "default"
          },
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "PHASE": {
            "value": "0.0"
          }
        }
      },
      "reset": {
        "type": "rst",
        "direction": "I",
        "parameters": {
          "INSERT_VIP": {
            "value": "0",
            "value_src": "default"
          },
          "POLARITY": {
            "value": "ACTIVE_HIGH"
          }
        }
      },
      "locked": {
        "direction": "O"
      },
      "vsync": {
        "direction": "O"
      },
      "hsync": {
        "direction": "O"
      },
      "vga_r": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "vga_g": {
        "direction": "O",
        "left": "3",
        "right": "0"
      },
      "vga_b": {
        "direction": "O",
        "left": "3",
        "right": "0"
      }
    },
    "components": {
      "clk_wiz_0": {
        "vlnv": "xilinx.com:ip:clk_wiz:6.0",
        "xci_name": "vga_clk_wiz_0_0",
        "xci_path": "ip\\vga_clk_wiz_0_0\\vga_clk_wiz_0_0.xci",
        "inst_hier_path": "clk_wiz_0",
        "parameters": {
          "CLKOUT1_JITTER": {
            "value": "217.614"
          },
          "CLKOUT1_PHASE_ERROR": {
            "value": "245.344"
          },
          "CLKOUT1_REQUESTED_OUT_FREQ": {
            "value": "148.5"
          },
          "CLK_IN1_BOARD_INTERFACE": {
            "value": "sys_clock"
          },
          "MMCM_CLKFBOUT_MULT_F": {
            "value": "37.125"
          },
          "MMCM_CLKOUT0_DIVIDE_F": {
            "value": "6.250"
          },
          "MMCM_DIVCLK_DIVIDE": {
            "value": "4"
          },
          "RESET_BOARD_INTERFACE": {
            "value": "reset"
          },
          "RESET_PORT": {
            "value": "resetn"
          },
          "RESET_TYPE": {
            "value": "ACTIVE_LOW"
          },
          "USE_BOARD_FLOW": {
            "value": "true"
          }
        }
      },
      "reset_inv_0": {
        "vlnv": "xilinx.com:ip:util_vector_logic:2.0",
        "xci_name": "vga_reset_inv_0_0",
        "xci_path": "ip\\vga_reset_inv_0_0\\vga_reset_inv_0_0.xci",
        "inst_hier_path": "reset_inv_0",
        "parameters": {
          "C_OPERATION": {
            "value": "not"
          },
          "C_SIZE": {
            "value": "1"
          }
        }
      },
      "vga_controller_0": {
        "vlnv": "xilinx.com:module_ref:vga_controller:1.0",
        "xci_name": "vga_vga_controller_0_0",
        "xci_path": "ip\\vga_vga_controller_0_0\\vga_vga_controller_0_0.xci",
        "inst_hier_path": "vga_controller_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "vga_controller",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_pix": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "148500000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "reset": {
            "type": "rst",
            "direction": "I",
            "parameters": {
              "POLARITY": {
                "value": "ACTIVE_HIGH",
                "value_src": "user_prop"
              }
            }
          },
          "video_on": {
            "direction": "O"
          },
          "hsync": {
            "direction": "O"
          },
          "vsync": {
            "direction": "O"
          },
          "p_tick": {
            "direction": "O"
          },
          "x": {
            "direction": "O",
            "left": "11",
            "right": "0"
          },
          "y": {
            "direction": "O",
            "left": "10",
            "right": "0"
          }
        }
      },
      "pixel_gen_0": {
        "vlnv": "xilinx.com:module_ref:pixel_gen:1.0",
        "xci_name": "vga_pixel_gen_0_0",
        "xci_path": "ip\\vga_pixel_gen_0_0\\vga_pixel_gen_0_0.xci",
        "inst_hier_path": "pixel_gen_0",
        "reference_info": {
          "ref_type": "hdl",
          "ref_name": "pixel_gen",
          "boundary_crc": "0x0"
        },
        "ports": {
          "clk_pix": {
            "direction": "I",
            "parameters": {
              "FREQ_HZ": {
                "value": "148500000",
                "value_src": "ip_prop"
              },
              "PHASE": {
                "value": "0.0",
                "value_src": "ip_prop"
              },
              "CLK_DOMAIN": {
                "value": "/clk_wiz_0_clk_out1",
                "value_src": "ip_prop"
              }
            }
          },
          "p_tick": {
            "direction": "I"
          },
          "video_on": {
            "direction": "I"
          },
          "x": {
            "direction": "I",
            "left": "11",
            "right": "0"
          },
          "y": {
            "direction": "I",
            "left": "10",
            "right": "0"
          },
          "vga_r": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "vga_g": {
            "direction": "O",
            "left": "3",
            "right": "0"
          },
          "vga_b": {
            "direction": "O",
            "left": "3",
            "right": "0"
          }
        }
      }
    },
    "nets": {
      "clk_wiz_0_clk_out1": {
        "ports": [
          "clk_wiz_0/clk_out1",
          "vga_controller_0/clk_pix",
          "pixel_gen_0/clk_pix"
        ]
      },
      "clk_wiz_0_locked": {
        "ports": [
          "clk_wiz_0/locked",
          "locked"
        ]
      },
      "pixel_gen_0_vga_b": {
        "ports": [
          "pixel_gen_0/vga_b",
          "vga_b"
        ]
      },
      "pixel_gen_0_vga_g": {
        "ports": [
          "pixel_gen_0/vga_g",
          "vga_g"
        ]
      },
      "pixel_gen_0_vga_r": {
        "ports": [
          "pixel_gen_0/vga_r",
          "vga_r"
        ]
      },
      "reset_1": {
        "ports": [
          "reset",
          "reset_inv_0/Op1",
          "vga_controller_0/reset"
        ]
      },
      "reset_inv_0_Res": {
        "ports": [
          "reset_inv_0/Res",
          "clk_wiz_0/resetn"
        ]
      },
      "sys_clock_1": {
        "ports": [
          "sys_clock",
          "clk_wiz_0/clk_in1"
        ]
      },
      "vga_controller_0_hsync": {
        "ports": [
          "vga_controller_0/hsync",
          "hsync"
        ]
      },
      "vga_controller_0_p_tick": {
        "ports": [
          "vga_controller_0/p_tick",
          "pixel_gen_0/p_tick"
        ]
      },
      "vga_controller_0_video_on": {
        "ports": [
          "vga_controller_0/video_on",
          "pixel_gen_0/video_on"
        ]
      },
      "vga_controller_0_vsync": {
        "ports": [
          "vga_controller_0/vsync",
          "vsync"
        ]
      },
      "vga_controller_0_x": {
        "ports": [
          "vga_controller_0/x",
          "pixel_gen_0/x"
        ]
      },
      "vga_controller_0_y": {
        "ports": [
          "vga_controller_0/y",
          "pixel_gen_0/y"
        ]
      }
    }
  }
}