------------------------------------------------------------------------------
-- @file <Name of the file>
-- @brief <TO ADD>
-- @details <TO ADD>
-- @see <TESTBENCH>
-------------------------------------------------------------------------------


library IEEE;
use IEEE.std_logic_1164.all;

entity <MODULE_NAME> is
   generic (
      -- module generics like port widths go here
   );
   port(
      -- port list goes here
   )
end entity <MODULE_NAME>;

architecture rtl of <MODULE_NAME> is

   -- Signal declarations go here

begin
   
   -- The guts of the module go here.

end architecture rtl;
