{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1512661725765 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Full Version " "Version 13.0.0 Build 156 04/24/2013 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1512661725766 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 07 23:48:45 2017 " "Processing started: Thu Dec 07 23:48:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1512661725766 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1512661725766 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off adc128s022 -c adc128s022 " "Command: quartus_map --read_settings_files=on --write_settings_files=off adc128s022 -c adc128s022" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1512661725766 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1512661726011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter5/class25_adcadc128s022/testbench/adc128s022_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter5/class25_adcadc128s022/testbench/adc128s022_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc128s022_tb " "Found entity 1: adc128s022_tb" {  } { { "../testbench/adc128s022_tb.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter5/class25_ADCadc128s022/testbench/adc128s022_tb.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512661726055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512661726055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter5/class25_adcadc128s022/rtl/tlv5618.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter5/class25_adcadc128s022/rtl/tlv5618.v" { { "Info" "ISGN_ENTITY_NAME" "1 tlv5618 " "Found entity 1: tlv5618" {  } { { "../rtl/tlv5618.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter5/class25_ADCadc128s022/rtl/tlv5618.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512661726059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512661726059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter5/class25_adcadc128s022/rtl/adc128s022.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter5/class25_adcadc128s022/rtl/adc128s022.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc128s022 " "Found entity 1: adc128s022" {  } { { "../rtl/adc128s022.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter5/class25_ADCadc128s022/rtl/adc128s022.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512661726062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512661726062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/ac620/demo_release/book_prj/chapter5/class25_adcadc128s022/rtl/adc_test.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/ac620/demo_release/book_prj/chapter5/class25_adcadc128s022/rtl/adc_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_test " "Found entity 1: ADC_test" {  } { { "../rtl/ADC_test.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter5/class25_ADCadc128s022/rtl/ADC_test.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512661726064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512661726064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/issp_dac.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/issp_dac.v" { { "Info" "ISGN_ENTITY_NAME" "1 ISSP_DAC " "Found entity 1: ISSP_DAC" {  } { { "ip/ISSP_DAC.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter5/class25_ADCadc128s022/prj/ip/ISSP_DAC.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512661726067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512661726067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip/issp_adc.v 1 1 " "Found 1 design units, including 1 entities, in source file ip/issp_adc.v" { { "Info" "ISGN_ENTITY_NAME" "1 ISSP_ADC " "Found entity 1: ISSP_ADC" {  } { { "ip/ISSP_ADC.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter5/class25_ADCadc128s022/prj/ip/ISSP_ADC.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1512661726070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1512661726070 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "adc128s022 " "Elaborating entity \"adc128s022\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1512661726098 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../rtl/adc128s022.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter5/class25_ADCadc128s022/rtl/adc128s022.v" 40 -1 0 } } { "../rtl/adc128s022.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter5/class25_ADCadc128s022/rtl/adc128s022.v" 39 -1 0 } } { "../rtl/adc128s022.v" "" { Text "D:/fpga/ac620/demo_release/book_prj/chapter5/class25_ADCadc128s022/rtl/adc128s022.v" 42 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1512661726552 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1512661726552 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1512661726687 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1512661726962 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1512661726962 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "106 " "Implemented 106 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1512661727010 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1512661727010 ""} { "Info" "ICUT_CUT_TM_LCELLS" "74 " "Implemented 74 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1512661727010 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1512661727010 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "456 " "Peak virtual memory: 456 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1512661727030 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 07 23:48:47 2017 " "Processing ended: Thu Dec 07 23:48:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1512661727030 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1512661727030 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1512661727030 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1512661727030 ""}
