#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Thu May 19 11:34:39 2022
# Process ID: 27012
# Current directory: C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15956 C:\Users\peter\Desktop\Elec Bsc\4th semester\SPRO4\Fifo_to_oled_v3\Oled_boyy\Oled_boyy.xpr
# Log file: C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/vivado.log
# Journal file: C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.xpr}
update_compile_order -fileset sources_1
launch_simulation
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
source mejn.tcl
close_sim
launch_simulation
launch_simulation
launch_simulation
source mejn.tcl
add_force {/mejn/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/mejn/b_s} -radix hex {1 0ns} -cancel_after 1s
add_force {/mejn/input_to_fifo} -radix ascii {I 0ns} -cancel_after 10ns
run 500 ns
run 50 ms
run 50 ms
restart
add_force {/mejn/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/mejn/input_to_fifo} -radix hex {0 0ns}
run 50 ns
add_force {/mejn/input_to_fifo} -radix hex {1 0ns}
run 10 ns
run 10 ms
restart
add_force {/mejn/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
run 10 ms
restart
remove_forces { {/mejn/input_to_fifo} }
run 10 ms
close_sim
launch_simulation
source mejn.tcl
restart
add_force {/mejn/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 10 ns
add_force {/mejn/input_to_fifo} -radix hex {1 0ns}
run 10 ns
add_force {/mejn/input_to_fifo} -radix hex {0 0ns}
run 10 ms
add_force {/mejn/input_to_fifo} -radix ascii {R 0ns} -cancel_after 10ns
run 10 ms
close_sim
launch_simulation
source mejn.tcl
add_force {/mejn/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/mejn/input_to_fifo} -radix ascii {P 50ns} -cancel_after 60ns
run 10 ms
add_force {/mejn/input_to_fifo} -radix ascii {L 0ns} -cancel_after 10ns
run 10 ms
add_force {/mejn/input_to_fifo} -radix ascii {O 0ns} -cancel_after 10ns
run 10 ms
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top fifo_oled_connection [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
close_sim
launch_simulation
source fifo_oled_connection.tcl
add_force {/fifo_oled_connection/clkC} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/fifo_oled_connection/inputC} -radix ascii {A 0ns} -cancel_after 10ns
run 20 ns
close_sim
launch_simulation
source fifo_oled_connection.tcl
add_force {/fifo_oled_connection/clkC} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
close_sim
launch_simulation
source fifo_oled_connection.tcl
add_force {/fifo_oled_connection/clkC} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/fifo_oled_connection/inputC} -radix ascii {R 0ns} -cancel_after 10ns
run 20 ns
run 10 ms
add_force {/fifo_oled_connection/inputC} -radix ascii {D 0ns} -cancel_after 10ns
run 10 ms
run 10 ms
close_sim
launch_simulation
source fifo_oled_connection.tcl
restart
add_force {/fifo_oled_connection/clkC} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
run 10 ns
run 10 ns
add_force {/fifo_oled_connection/inputC} -radix hex {1 0ns}
run 10 ns
add_force {/fifo_oled_connection/inputC} -radix hex {0 0ns}
run 10 ms
add_force {/fifo_oled_connection/inputC} -radix hex {5 0ns}
run 10 ns
add_force {/fifo_oled_connection/inputC} -radix hex {0 0ns}
run 10 ns
run 10 s
add_force {/fifo_oled_connection/inputC} -radix ascii {T 0ns} -cancel_after 10ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 10 ns
run 5 ms
restart
add_force {/fifo_oled_connection/inputC} -radix bin {01001110 0ns} -cancel_after 10ns
run 5 ms
add_force {/fifo_oled_connection/inputC} -radix bin {01001111 0ns}
add_force {/fifo_oled_connection/inputC} -radix bin {01001111 0ns}
run 5 ms
add_force {/fifo_oled_connection/inputC} -radix bin {01010100 0ns} -cancel_after 10ns
add_force {/fifo_oled_connection/inputC} -radix hex {01010100 20ns} -cancel_after 10ns
add_force {/fifo_oled_connection/inputC} -radix hex {01010100 20ns} -cancel_after 30ns
add_force {/fifo_oled_connection/inputC} -radix bin {01010100 20ns} -cancel_after 30ns
run 5 ms
add_force {/fifo_oled_connection/inputC} -radix ascii {R 0ns} -cancel_after 10ns
run 5 ms
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top mejn [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
launch_simulation
source mejn.tcl
add_force {/mejn/clk} -radix hex {1 0ns} {0 5000ps} -repeat_every 10000ps
add_force {/mejn/input_to_fifo} -radix ascii {A 0ns} -cancel_after 10ns
run 5 ms
add_force {/mejn/input_to_fifo} -radix ascii {F 0ns} -cancel_after 10ns
run 5 ms
add_force {/mejn/input_to_fifo} -radix bin {01010100 0ns} -cancel_after 10ns
run 5 ms
add_force {/mejn/input_to_fifo} -radix ascii {T 0ns} -cancel_after 1ms
run 5 ms
add_force {/mejn/input_to_fifo} -radix ascii {R 0ns} -cancel_after 20ns
run 5 ms
add_force {/mejn/input_to_fifo} -radix ascii {H 0ns} -cancel_after 10ns
run 5 ms
add_force {/mejn/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
restart
add_force {/mejn/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/mejn/input_to_fifo} -radix ascii {F 0ns} -cancel_after 10ns
run 5 ms
add_force {/mejn/input_to_fifo} -radix ascii {G 0ns}
run 5 ms
close_sim
launch_simulation
source mejn.tcl
add_force {/mejn/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/mejn/input_to_fifo} -radix ascii {A 0ns} -cancel_after 10ns
run 5 ms
add_force {/mejn/input_to_fifo} -radix bin {01010000 0ns} -cancel_after 10ns
run 5 ms
add_force {/mejn/input_to_fifo} -radix bin {00100000 0ns} -cancel_after 10ns
run 5 ms
close_sim
launch_simulation
source mejn.tcl
add_force {/mejn/clk} -radix hex {0 0ns} {1 5000ps} -repeat_every 10000ps
add_force {/mejn/b_s} -radix hex {1 0ns} -cancel_after 1s
add_force {/mejn/inp} -radix hex {1 0ns} -cancel_after 80ms
run 441 ms
add_force {/mejn/inp} -radix hex {1 0ns} -cancel_after 1ms
run 1 ms
add_force {/mejn/inp} -radix hex {1 0ns} -cancel_after 300ms
run 660 ms
add_force {/mejn/inp} -radix hex {1 0ns} -cancel_after 1ms
run 1 ms
add_force {/mejn/b_s} -radix hex {1 0ns}
add_force {/mejn/inp} -radix hex {1 0ns} -cancel_after 300ms
run 661 ms
add_force {/mejn/inp} -radix hex {1 0ns} -cancel_after 1ms
run 1 ms
run 1 ms
run 1 ms
run 1 ms
synth_design -rtl -name rtl_1
close_sim
launch_simulation
source mejn.tcl
refresh_design
place_ports {pin_adc[1]} AA9
place_ports {pin_adc[0]} Y11
place_ports adc_d1 Y10
place_ports b_s R16
place_ports c_btn T18
place_ports c_led T22
place_ports clk Y9
place_ports oled_dc U10
place_ports oled_res U9
set_property package_pin "" [get_ports [list  oled_sclk]]
place_ports oled_sclk AB12
place_ports oled_sdin AA12
place_ports oled_vbat U11
place_ports oled_vdd U12
set_property package_pin "" [get_ports [list  rst]]
place_ports rst P16
set_property IOSTANDARD LVCMOS33 [get_ports [list {pin_adc[1]} {pin_adc[0]}]]
set_property IOSTANDARD LVCMOS33 [get_ports [list adc_d1]]
set_property IOSTANDARD LVCMOS33 [get_ports [list b_s]]
set_property IOSTANDARD LVCMOS33 [get_ports [list c_btn]]
set_property IOSTANDARD LVCMOS33 [get_ports [list c_led]]
set_property IOSTANDARD LVCMOS33 [get_ports [list clk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list oled_dc]]
set_property IOSTANDARD LVCMOS33 [get_ports [list oled_res]]
set_property IOSTANDARD LVCMOS33 [get_ports [list oled_sclk]]
set_property IOSTANDARD LVCMOS33 [get_ports [list oled_sdin]]
set_property IOSTANDARD LVCMOS33 [get_ports [list oled_vbat]]
set_property IOSTANDARD LVCMOS33 [get_ports [list oled_vdd]]
set_property IOSTANDARD LVCMOS33 [get_ports [list rst]]
close [ open {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/constrs_1/new/Mejn_const.xdc} w ]
add_files -fileset constrs_1 {{C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/constrs_1/new/Mejn_const.xdc}}
set_property target_constrs_file {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.srcs/constrs_1/new/Mejn_const.xdc} [current_fileset -constrset]
save_constraints -force
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw
connect_hw_server
open_hw_target
set_property PROGRAM.FILE {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.runs/impl_1/mejn.bit} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.runs/impl_1/mejn.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.runs/impl_1/mejn.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.runs/impl_1/mejn.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
set_property PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/peter/Desktop/Elec Bsc/4th semester/SPRO4/Fifo_to_oled_v3/Oled_boyy/Oled_boyy.runs/impl_1/mejn.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
close_sim
