
Bai8_ESP_Wifi.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009f84  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000338c  0800a118  0800a118  0001a118  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800d4a4  0800d4a4  000201e4  2**0
                  CONTENTS
  4 .ARM          00000008  0800d4a4  0800d4a4  0001d4a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800d4ac  0800d4ac  000201e4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800d4ac  0800d4ac  0001d4ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800d4b0  0800d4b0  0001d4b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e4  20000000  0800d4b4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000201e4  2**0
                  CONTENTS
 10 .bss          0000039c  200001e4  200001e4  000201e4  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20000580  20000580  000201e4  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000201e4  2**0
                  CONTENTS, READONLY
 13 .debug_info   000216d3  00000000  00000000  00020214  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00004545  00000000  00000000  000418e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001730  00000000  00000000  00045e30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001578  00000000  00000000  00047560  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00027501  00000000  00000000  00048ad8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001f9d9  00000000  00000000  0006ffd9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000e132e  00000000  00000000  0008f9b2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000053  00000000  00000000  00170ce0  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00007088  00000000  00000000  00170d34  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200001e4 	.word	0x200001e4
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800a0fc 	.word	0x0800a0fc

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200001e8 	.word	0x200001e8
 80001cc:	0800a0fc 	.word	0x0800a0fc

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_uldivmod>:
 8000ba8:	b953      	cbnz	r3, 8000bc0 <__aeabi_uldivmod+0x18>
 8000baa:	b94a      	cbnz	r2, 8000bc0 <__aeabi_uldivmod+0x18>
 8000bac:	2900      	cmp	r1, #0
 8000bae:	bf08      	it	eq
 8000bb0:	2800      	cmpeq	r0, #0
 8000bb2:	bf1c      	itt	ne
 8000bb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000bb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000bbc:	f000 b96e 	b.w	8000e9c <__aeabi_idiv0>
 8000bc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bc8:	f000 f806 	bl	8000bd8 <__udivmoddi4>
 8000bcc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000bd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000bd4:	b004      	add	sp, #16
 8000bd6:	4770      	bx	lr

08000bd8 <__udivmoddi4>:
 8000bd8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bdc:	9d08      	ldr	r5, [sp, #32]
 8000bde:	4604      	mov	r4, r0
 8000be0:	468c      	mov	ip, r1
 8000be2:	2b00      	cmp	r3, #0
 8000be4:	f040 8083 	bne.w	8000cee <__udivmoddi4+0x116>
 8000be8:	428a      	cmp	r2, r1
 8000bea:	4617      	mov	r7, r2
 8000bec:	d947      	bls.n	8000c7e <__udivmoddi4+0xa6>
 8000bee:	fab2 f282 	clz	r2, r2
 8000bf2:	b142      	cbz	r2, 8000c06 <__udivmoddi4+0x2e>
 8000bf4:	f1c2 0020 	rsb	r0, r2, #32
 8000bf8:	fa24 f000 	lsr.w	r0, r4, r0
 8000bfc:	4091      	lsls	r1, r2
 8000bfe:	4097      	lsls	r7, r2
 8000c00:	ea40 0c01 	orr.w	ip, r0, r1
 8000c04:	4094      	lsls	r4, r2
 8000c06:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000c0a:	0c23      	lsrs	r3, r4, #16
 8000c0c:	fbbc f6f8 	udiv	r6, ip, r8
 8000c10:	fa1f fe87 	uxth.w	lr, r7
 8000c14:	fb08 c116 	mls	r1, r8, r6, ip
 8000c18:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c1c:	fb06 f10e 	mul.w	r1, r6, lr
 8000c20:	4299      	cmp	r1, r3
 8000c22:	d909      	bls.n	8000c38 <__udivmoddi4+0x60>
 8000c24:	18fb      	adds	r3, r7, r3
 8000c26:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c2a:	f080 8119 	bcs.w	8000e60 <__udivmoddi4+0x288>
 8000c2e:	4299      	cmp	r1, r3
 8000c30:	f240 8116 	bls.w	8000e60 <__udivmoddi4+0x288>
 8000c34:	3e02      	subs	r6, #2
 8000c36:	443b      	add	r3, r7
 8000c38:	1a5b      	subs	r3, r3, r1
 8000c3a:	b2a4      	uxth	r4, r4
 8000c3c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c40:	fb08 3310 	mls	r3, r8, r0, r3
 8000c44:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c48:	fb00 fe0e 	mul.w	lr, r0, lr
 8000c4c:	45a6      	cmp	lr, r4
 8000c4e:	d909      	bls.n	8000c64 <__udivmoddi4+0x8c>
 8000c50:	193c      	adds	r4, r7, r4
 8000c52:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c56:	f080 8105 	bcs.w	8000e64 <__udivmoddi4+0x28c>
 8000c5a:	45a6      	cmp	lr, r4
 8000c5c:	f240 8102 	bls.w	8000e64 <__udivmoddi4+0x28c>
 8000c60:	3802      	subs	r0, #2
 8000c62:	443c      	add	r4, r7
 8000c64:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c68:	eba4 040e 	sub.w	r4, r4, lr
 8000c6c:	2600      	movs	r6, #0
 8000c6e:	b11d      	cbz	r5, 8000c78 <__udivmoddi4+0xa0>
 8000c70:	40d4      	lsrs	r4, r2
 8000c72:	2300      	movs	r3, #0
 8000c74:	e9c5 4300 	strd	r4, r3, [r5]
 8000c78:	4631      	mov	r1, r6
 8000c7a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c7e:	b902      	cbnz	r2, 8000c82 <__udivmoddi4+0xaa>
 8000c80:	deff      	udf	#255	; 0xff
 8000c82:	fab2 f282 	clz	r2, r2
 8000c86:	2a00      	cmp	r2, #0
 8000c88:	d150      	bne.n	8000d2c <__udivmoddi4+0x154>
 8000c8a:	1bcb      	subs	r3, r1, r7
 8000c8c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c90:	fa1f f887 	uxth.w	r8, r7
 8000c94:	2601      	movs	r6, #1
 8000c96:	fbb3 fcfe 	udiv	ip, r3, lr
 8000c9a:	0c21      	lsrs	r1, r4, #16
 8000c9c:	fb0e 331c 	mls	r3, lr, ip, r3
 8000ca0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ca4:	fb08 f30c 	mul.w	r3, r8, ip
 8000ca8:	428b      	cmp	r3, r1
 8000caa:	d907      	bls.n	8000cbc <__udivmoddi4+0xe4>
 8000cac:	1879      	adds	r1, r7, r1
 8000cae:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cb2:	d202      	bcs.n	8000cba <__udivmoddi4+0xe2>
 8000cb4:	428b      	cmp	r3, r1
 8000cb6:	f200 80e9 	bhi.w	8000e8c <__udivmoddi4+0x2b4>
 8000cba:	4684      	mov	ip, r0
 8000cbc:	1ac9      	subs	r1, r1, r3
 8000cbe:	b2a3      	uxth	r3, r4
 8000cc0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cc4:	fb0e 1110 	mls	r1, lr, r0, r1
 8000cc8:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000ccc:	fb08 f800 	mul.w	r8, r8, r0
 8000cd0:	45a0      	cmp	r8, r4
 8000cd2:	d907      	bls.n	8000ce4 <__udivmoddi4+0x10c>
 8000cd4:	193c      	adds	r4, r7, r4
 8000cd6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cda:	d202      	bcs.n	8000ce2 <__udivmoddi4+0x10a>
 8000cdc:	45a0      	cmp	r8, r4
 8000cde:	f200 80d9 	bhi.w	8000e94 <__udivmoddi4+0x2bc>
 8000ce2:	4618      	mov	r0, r3
 8000ce4:	eba4 0408 	sub.w	r4, r4, r8
 8000ce8:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cec:	e7bf      	b.n	8000c6e <__udivmoddi4+0x96>
 8000cee:	428b      	cmp	r3, r1
 8000cf0:	d909      	bls.n	8000d06 <__udivmoddi4+0x12e>
 8000cf2:	2d00      	cmp	r5, #0
 8000cf4:	f000 80b1 	beq.w	8000e5a <__udivmoddi4+0x282>
 8000cf8:	2600      	movs	r6, #0
 8000cfa:	e9c5 0100 	strd	r0, r1, [r5]
 8000cfe:	4630      	mov	r0, r6
 8000d00:	4631      	mov	r1, r6
 8000d02:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d06:	fab3 f683 	clz	r6, r3
 8000d0a:	2e00      	cmp	r6, #0
 8000d0c:	d14a      	bne.n	8000da4 <__udivmoddi4+0x1cc>
 8000d0e:	428b      	cmp	r3, r1
 8000d10:	d302      	bcc.n	8000d18 <__udivmoddi4+0x140>
 8000d12:	4282      	cmp	r2, r0
 8000d14:	f200 80b8 	bhi.w	8000e88 <__udivmoddi4+0x2b0>
 8000d18:	1a84      	subs	r4, r0, r2
 8000d1a:	eb61 0103 	sbc.w	r1, r1, r3
 8000d1e:	2001      	movs	r0, #1
 8000d20:	468c      	mov	ip, r1
 8000d22:	2d00      	cmp	r5, #0
 8000d24:	d0a8      	beq.n	8000c78 <__udivmoddi4+0xa0>
 8000d26:	e9c5 4c00 	strd	r4, ip, [r5]
 8000d2a:	e7a5      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000d2c:	f1c2 0320 	rsb	r3, r2, #32
 8000d30:	fa20 f603 	lsr.w	r6, r0, r3
 8000d34:	4097      	lsls	r7, r2
 8000d36:	fa01 f002 	lsl.w	r0, r1, r2
 8000d3a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d3e:	40d9      	lsrs	r1, r3
 8000d40:	4330      	orrs	r0, r6
 8000d42:	0c03      	lsrs	r3, r0, #16
 8000d44:	fbb1 f6fe 	udiv	r6, r1, lr
 8000d48:	fa1f f887 	uxth.w	r8, r7
 8000d4c:	fb0e 1116 	mls	r1, lr, r6, r1
 8000d50:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000d54:	fb06 f108 	mul.w	r1, r6, r8
 8000d58:	4299      	cmp	r1, r3
 8000d5a:	fa04 f402 	lsl.w	r4, r4, r2
 8000d5e:	d909      	bls.n	8000d74 <__udivmoddi4+0x19c>
 8000d60:	18fb      	adds	r3, r7, r3
 8000d62:	f106 3cff 	add.w	ip, r6, #4294967295
 8000d66:	f080 808d 	bcs.w	8000e84 <__udivmoddi4+0x2ac>
 8000d6a:	4299      	cmp	r1, r3
 8000d6c:	f240 808a 	bls.w	8000e84 <__udivmoddi4+0x2ac>
 8000d70:	3e02      	subs	r6, #2
 8000d72:	443b      	add	r3, r7
 8000d74:	1a5b      	subs	r3, r3, r1
 8000d76:	b281      	uxth	r1, r0
 8000d78:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d7c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d80:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d84:	fb00 f308 	mul.w	r3, r0, r8
 8000d88:	428b      	cmp	r3, r1
 8000d8a:	d907      	bls.n	8000d9c <__udivmoddi4+0x1c4>
 8000d8c:	1879      	adds	r1, r7, r1
 8000d8e:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d92:	d273      	bcs.n	8000e7c <__udivmoddi4+0x2a4>
 8000d94:	428b      	cmp	r3, r1
 8000d96:	d971      	bls.n	8000e7c <__udivmoddi4+0x2a4>
 8000d98:	3802      	subs	r0, #2
 8000d9a:	4439      	add	r1, r7
 8000d9c:	1acb      	subs	r3, r1, r3
 8000d9e:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000da2:	e778      	b.n	8000c96 <__udivmoddi4+0xbe>
 8000da4:	f1c6 0c20 	rsb	ip, r6, #32
 8000da8:	fa03 f406 	lsl.w	r4, r3, r6
 8000dac:	fa22 f30c 	lsr.w	r3, r2, ip
 8000db0:	431c      	orrs	r4, r3
 8000db2:	fa20 f70c 	lsr.w	r7, r0, ip
 8000db6:	fa01 f306 	lsl.w	r3, r1, r6
 8000dba:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000dbe:	fa21 f10c 	lsr.w	r1, r1, ip
 8000dc2:	431f      	orrs	r7, r3
 8000dc4:	0c3b      	lsrs	r3, r7, #16
 8000dc6:	fbb1 f9fe 	udiv	r9, r1, lr
 8000dca:	fa1f f884 	uxth.w	r8, r4
 8000dce:	fb0e 1119 	mls	r1, lr, r9, r1
 8000dd2:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000dd6:	fb09 fa08 	mul.w	sl, r9, r8
 8000dda:	458a      	cmp	sl, r1
 8000ddc:	fa02 f206 	lsl.w	r2, r2, r6
 8000de0:	fa00 f306 	lsl.w	r3, r0, r6
 8000de4:	d908      	bls.n	8000df8 <__udivmoddi4+0x220>
 8000de6:	1861      	adds	r1, r4, r1
 8000de8:	f109 30ff 	add.w	r0, r9, #4294967295
 8000dec:	d248      	bcs.n	8000e80 <__udivmoddi4+0x2a8>
 8000dee:	458a      	cmp	sl, r1
 8000df0:	d946      	bls.n	8000e80 <__udivmoddi4+0x2a8>
 8000df2:	f1a9 0902 	sub.w	r9, r9, #2
 8000df6:	4421      	add	r1, r4
 8000df8:	eba1 010a 	sub.w	r1, r1, sl
 8000dfc:	b2bf      	uxth	r7, r7
 8000dfe:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e02:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e06:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000e0a:	fb00 f808 	mul.w	r8, r0, r8
 8000e0e:	45b8      	cmp	r8, r7
 8000e10:	d907      	bls.n	8000e22 <__udivmoddi4+0x24a>
 8000e12:	19e7      	adds	r7, r4, r7
 8000e14:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e18:	d22e      	bcs.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1a:	45b8      	cmp	r8, r7
 8000e1c:	d92c      	bls.n	8000e78 <__udivmoddi4+0x2a0>
 8000e1e:	3802      	subs	r0, #2
 8000e20:	4427      	add	r7, r4
 8000e22:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e26:	eba7 0708 	sub.w	r7, r7, r8
 8000e2a:	fba0 8902 	umull	r8, r9, r0, r2
 8000e2e:	454f      	cmp	r7, r9
 8000e30:	46c6      	mov	lr, r8
 8000e32:	4649      	mov	r1, r9
 8000e34:	d31a      	bcc.n	8000e6c <__udivmoddi4+0x294>
 8000e36:	d017      	beq.n	8000e68 <__udivmoddi4+0x290>
 8000e38:	b15d      	cbz	r5, 8000e52 <__udivmoddi4+0x27a>
 8000e3a:	ebb3 020e 	subs.w	r2, r3, lr
 8000e3e:	eb67 0701 	sbc.w	r7, r7, r1
 8000e42:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000e46:	40f2      	lsrs	r2, r6
 8000e48:	ea4c 0202 	orr.w	r2, ip, r2
 8000e4c:	40f7      	lsrs	r7, r6
 8000e4e:	e9c5 2700 	strd	r2, r7, [r5]
 8000e52:	2600      	movs	r6, #0
 8000e54:	4631      	mov	r1, r6
 8000e56:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e5a:	462e      	mov	r6, r5
 8000e5c:	4628      	mov	r0, r5
 8000e5e:	e70b      	b.n	8000c78 <__udivmoddi4+0xa0>
 8000e60:	4606      	mov	r6, r0
 8000e62:	e6e9      	b.n	8000c38 <__udivmoddi4+0x60>
 8000e64:	4618      	mov	r0, r3
 8000e66:	e6fd      	b.n	8000c64 <__udivmoddi4+0x8c>
 8000e68:	4543      	cmp	r3, r8
 8000e6a:	d2e5      	bcs.n	8000e38 <__udivmoddi4+0x260>
 8000e6c:	ebb8 0e02 	subs.w	lr, r8, r2
 8000e70:	eb69 0104 	sbc.w	r1, r9, r4
 8000e74:	3801      	subs	r0, #1
 8000e76:	e7df      	b.n	8000e38 <__udivmoddi4+0x260>
 8000e78:	4608      	mov	r0, r1
 8000e7a:	e7d2      	b.n	8000e22 <__udivmoddi4+0x24a>
 8000e7c:	4660      	mov	r0, ip
 8000e7e:	e78d      	b.n	8000d9c <__udivmoddi4+0x1c4>
 8000e80:	4681      	mov	r9, r0
 8000e82:	e7b9      	b.n	8000df8 <__udivmoddi4+0x220>
 8000e84:	4666      	mov	r6, ip
 8000e86:	e775      	b.n	8000d74 <__udivmoddi4+0x19c>
 8000e88:	4630      	mov	r0, r6
 8000e8a:	e74a      	b.n	8000d22 <__udivmoddi4+0x14a>
 8000e8c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e90:	4439      	add	r1, r7
 8000e92:	e713      	b.n	8000cbc <__udivmoddi4+0xe4>
 8000e94:	3802      	subs	r0, #2
 8000e96:	443c      	add	r4, r7
 8000e98:	e724      	b.n	8000ce4 <__udivmoddi4+0x10c>
 8000e9a:	bf00      	nop

08000e9c <__aeabi_idiv0>:
 8000e9c:	4770      	bx	lr
 8000e9e:	bf00      	nop

08000ea0 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b084      	sub	sp, #16
 8000ea4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000ea6:	463b      	mov	r3, r7
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	601a      	str	r2, [r3, #0]
 8000eac:	605a      	str	r2, [r3, #4]
 8000eae:	609a      	str	r2, [r3, #8]
 8000eb0:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000eb2:	4b3d      	ldr	r3, [pc, #244]	; (8000fa8 <MX_ADC1_Init+0x108>)
 8000eb4:	4a3d      	ldr	r2, [pc, #244]	; (8000fac <MX_ADC1_Init+0x10c>)
 8000eb6:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000eb8:	4b3b      	ldr	r3, [pc, #236]	; (8000fa8 <MX_ADC1_Init+0x108>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ebe:	4b3a      	ldr	r3, [pc, #232]	; (8000fa8 <MX_ADC1_Init+0x108>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000ec4:	4b38      	ldr	r3, [pc, #224]	; (8000fa8 <MX_ADC1_Init+0x108>)
 8000ec6:	2201      	movs	r2, #1
 8000ec8:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8000eca:	4b37      	ldr	r3, [pc, #220]	; (8000fa8 <MX_ADC1_Init+0x108>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ed0:	4b35      	ldr	r3, [pc, #212]	; (8000fa8 <MX_ADC1_Init+0x108>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ed8:	4b33      	ldr	r3, [pc, #204]	; (8000fa8 <MX_ADC1_Init+0x108>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ede:	4b32      	ldr	r3, [pc, #200]	; (8000fa8 <MX_ADC1_Init+0x108>)
 8000ee0:	4a33      	ldr	r2, [pc, #204]	; (8000fb0 <MX_ADC1_Init+0x110>)
 8000ee2:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000ee4:	4b30      	ldr	r3, [pc, #192]	; (8000fa8 <MX_ADC1_Init+0x108>)
 8000ee6:	2200      	movs	r2, #0
 8000ee8:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 5;
 8000eea:	4b2f      	ldr	r3, [pc, #188]	; (8000fa8 <MX_ADC1_Init+0x108>)
 8000eec:	2205      	movs	r2, #5
 8000eee:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8000ef0:	4b2d      	ldr	r3, [pc, #180]	; (8000fa8 <MX_ADC1_Init+0x108>)
 8000ef2:	2200      	movs	r2, #0
 8000ef4:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000ef8:	4b2b      	ldr	r3, [pc, #172]	; (8000fa8 <MX_ADC1_Init+0x108>)
 8000efa:	2201      	movs	r2, #1
 8000efc:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8000efe:	482a      	ldr	r0, [pc, #168]	; (8000fa8 <MX_ADC1_Init+0x108>)
 8000f00:	f001 fe6c 	bl	8002bdc <HAL_ADC_Init>
 8000f04:	4603      	mov	r3, r0
 8000f06:	2b00      	cmp	r3, #0
 8000f08:	d001      	beq.n	8000f0e <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8000f0a:	f001 f87b 	bl	8002004 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 8000f0e:	2308      	movs	r3, #8
 8000f10:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f12:	2301      	movs	r3, #1
 8000f14:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8000f16:	2300      	movs	r3, #0
 8000f18:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f1a:	463b      	mov	r3, r7
 8000f1c:	4619      	mov	r1, r3
 8000f1e:	4822      	ldr	r0, [pc, #136]	; (8000fa8 <MX_ADC1_Init+0x108>)
 8000f20:	f001 ffce 	bl	8002ec0 <HAL_ADC_ConfigChannel>
 8000f24:	4603      	mov	r3, r0
 8000f26:	2b00      	cmp	r3, #0
 8000f28:	d001      	beq.n	8000f2e <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8000f2a:	f001 f86b 	bl	8002004 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 8000f2e:	2309      	movs	r3, #9
 8000f30:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000f32:	2302      	movs	r3, #2
 8000f34:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f36:	463b      	mov	r3, r7
 8000f38:	4619      	mov	r1, r3
 8000f3a:	481b      	ldr	r0, [pc, #108]	; (8000fa8 <MX_ADC1_Init+0x108>)
 8000f3c:	f001 ffc0 	bl	8002ec0 <HAL_ADC_ConfigChannel>
 8000f40:	4603      	mov	r3, r0
 8000f42:	2b00      	cmp	r3, #0
 8000f44:	d001      	beq.n	8000f4a <MX_ADC1_Init+0xaa>
  {
    Error_Handler();
 8000f46:	f001 f85d 	bl	8002004 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 8000f4a:	230a      	movs	r3, #10
 8000f4c:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000f4e:	2303      	movs	r3, #3
 8000f50:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f52:	463b      	mov	r3, r7
 8000f54:	4619      	mov	r1, r3
 8000f56:	4814      	ldr	r0, [pc, #80]	; (8000fa8 <MX_ADC1_Init+0x108>)
 8000f58:	f001 ffb2 	bl	8002ec0 <HAL_ADC_ConfigChannel>
 8000f5c:	4603      	mov	r3, r0
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d001      	beq.n	8000f66 <MX_ADC1_Init+0xc6>
  {
    Error_Handler();
 8000f62:	f001 f84f 	bl	8002004 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8000f66:	230b      	movs	r3, #11
 8000f68:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8000f6a:	2304      	movs	r3, #4
 8000f6c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f6e:	463b      	mov	r3, r7
 8000f70:	4619      	mov	r1, r3
 8000f72:	480d      	ldr	r0, [pc, #52]	; (8000fa8 <MX_ADC1_Init+0x108>)
 8000f74:	f001 ffa4 	bl	8002ec0 <HAL_ADC_ConfigChannel>
 8000f78:	4603      	mov	r3, r0
 8000f7a:	2b00      	cmp	r3, #0
 8000f7c:	d001      	beq.n	8000f82 <MX_ADC1_Init+0xe2>
  {
    Error_Handler();
 8000f7e:	f001 f841 	bl	8002004 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 8000f82:	230c      	movs	r3, #12
 8000f84:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8000f86:	2305      	movs	r3, #5
 8000f88:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000f8a:	463b      	mov	r3, r7
 8000f8c:	4619      	mov	r1, r3
 8000f8e:	4806      	ldr	r0, [pc, #24]	; (8000fa8 <MX_ADC1_Init+0x108>)
 8000f90:	f001 ff96 	bl	8002ec0 <HAL_ADC_ConfigChannel>
 8000f94:	4603      	mov	r3, r0
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d001      	beq.n	8000f9e <MX_ADC1_Init+0xfe>
  {
    Error_Handler();
 8000f9a:	f001 f833 	bl	8002004 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8000f9e:	bf00      	nop
 8000fa0:	3710      	adds	r7, #16
 8000fa2:	46bd      	mov	sp, r7
 8000fa4:	bd80      	pop	{r7, pc}
 8000fa6:	bf00      	nop
 8000fa8:	20000220 	.word	0x20000220
 8000fac:	40012000 	.word	0x40012000
 8000fb0:	0f000001 	.word	0x0f000001

08000fb4 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b08a      	sub	sp, #40	; 0x28
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fbc:	f107 0314 	add.w	r3, r7, #20
 8000fc0:	2200      	movs	r2, #0
 8000fc2:	601a      	str	r2, [r3, #0]
 8000fc4:	605a      	str	r2, [r3, #4]
 8000fc6:	609a      	str	r2, [r3, #8]
 8000fc8:	60da      	str	r2, [r3, #12]
 8000fca:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8000fcc:	687b      	ldr	r3, [r7, #4]
 8000fce:	681b      	ldr	r3, [r3, #0]
 8000fd0:	4a3c      	ldr	r2, [pc, #240]	; (80010c4 <HAL_ADC_MspInit+0x110>)
 8000fd2:	4293      	cmp	r3, r2
 8000fd4:	d171      	bne.n	80010ba <HAL_ADC_MspInit+0x106>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8000fd6:	2300      	movs	r3, #0
 8000fd8:	613b      	str	r3, [r7, #16]
 8000fda:	4b3b      	ldr	r3, [pc, #236]	; (80010c8 <HAL_ADC_MspInit+0x114>)
 8000fdc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fde:	4a3a      	ldr	r2, [pc, #232]	; (80010c8 <HAL_ADC_MspInit+0x114>)
 8000fe0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000fe4:	6453      	str	r3, [r2, #68]	; 0x44
 8000fe6:	4b38      	ldr	r3, [pc, #224]	; (80010c8 <HAL_ADC_MspInit+0x114>)
 8000fe8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000fea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000fee:	613b      	str	r3, [r7, #16]
 8000ff0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000ff2:	2300      	movs	r3, #0
 8000ff4:	60fb      	str	r3, [r7, #12]
 8000ff6:	4b34      	ldr	r3, [pc, #208]	; (80010c8 <HAL_ADC_MspInit+0x114>)
 8000ff8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000ffa:	4a33      	ldr	r2, [pc, #204]	; (80010c8 <HAL_ADC_MspInit+0x114>)
 8000ffc:	f043 0304 	orr.w	r3, r3, #4
 8001000:	6313      	str	r3, [r2, #48]	; 0x30
 8001002:	4b31      	ldr	r3, [pc, #196]	; (80010c8 <HAL_ADC_MspInit+0x114>)
 8001004:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001006:	f003 0304 	and.w	r3, r3, #4
 800100a:	60fb      	str	r3, [r7, #12]
 800100c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800100e:	2300      	movs	r3, #0
 8001010:	60bb      	str	r3, [r7, #8]
 8001012:	4b2d      	ldr	r3, [pc, #180]	; (80010c8 <HAL_ADC_MspInit+0x114>)
 8001014:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001016:	4a2c      	ldr	r2, [pc, #176]	; (80010c8 <HAL_ADC_MspInit+0x114>)
 8001018:	f043 0302 	orr.w	r3, r3, #2
 800101c:	6313      	str	r3, [r2, #48]	; 0x30
 800101e:	4b2a      	ldr	r3, [pc, #168]	; (80010c8 <HAL_ADC_MspInit+0x114>)
 8001020:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001022:	f003 0302 	and.w	r3, r3, #2
 8001026:	60bb      	str	r3, [r7, #8]
 8001028:	68bb      	ldr	r3, [r7, #8]
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PB0     ------> ADC1_IN8
    PB1     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 800102a:	2307      	movs	r3, #7
 800102c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800102e:	2303      	movs	r3, #3
 8001030:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001032:	2300      	movs	r3, #0
 8001034:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001036:	f107 0314 	add.w	r3, r7, #20
 800103a:	4619      	mov	r1, r3
 800103c:	4823      	ldr	r0, [pc, #140]	; (80010cc <HAL_ADC_MspInit+0x118>)
 800103e:	f002 fef3 	bl	8003e28 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8001042:	2303      	movs	r3, #3
 8001044:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001046:	2303      	movs	r3, #3
 8001048:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800104a:	2300      	movs	r3, #0
 800104c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800104e:	f107 0314 	add.w	r3, r7, #20
 8001052:	4619      	mov	r1, r3
 8001054:	481e      	ldr	r0, [pc, #120]	; (80010d0 <HAL_ADC_MspInit+0x11c>)
 8001056:	f002 fee7 	bl	8003e28 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 800105a:	4b1e      	ldr	r3, [pc, #120]	; (80010d4 <HAL_ADC_MspInit+0x120>)
 800105c:	4a1e      	ldr	r2, [pc, #120]	; (80010d8 <HAL_ADC_MspInit+0x124>)
 800105e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001060:	4b1c      	ldr	r3, [pc, #112]	; (80010d4 <HAL_ADC_MspInit+0x120>)
 8001062:	2200      	movs	r2, #0
 8001064:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001066:	4b1b      	ldr	r3, [pc, #108]	; (80010d4 <HAL_ADC_MspInit+0x120>)
 8001068:	2200      	movs	r2, #0
 800106a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 800106c:	4b19      	ldr	r3, [pc, #100]	; (80010d4 <HAL_ADC_MspInit+0x120>)
 800106e:	2200      	movs	r2, #0
 8001070:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001072:	4b18      	ldr	r3, [pc, #96]	; (80010d4 <HAL_ADC_MspInit+0x120>)
 8001074:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001078:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 800107a:	4b16      	ldr	r3, [pc, #88]	; (80010d4 <HAL_ADC_MspInit+0x120>)
 800107c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8001080:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001082:	4b14      	ldr	r3, [pc, #80]	; (80010d4 <HAL_ADC_MspInit+0x120>)
 8001084:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001088:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 800108a:	4b12      	ldr	r3, [pc, #72]	; (80010d4 <HAL_ADC_MspInit+0x120>)
 800108c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001090:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001092:	4b10      	ldr	r3, [pc, #64]	; (80010d4 <HAL_ADC_MspInit+0x120>)
 8001094:	2200      	movs	r2, #0
 8001096:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001098:	4b0e      	ldr	r3, [pc, #56]	; (80010d4 <HAL_ADC_MspInit+0x120>)
 800109a:	2200      	movs	r2, #0
 800109c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 800109e:	480d      	ldr	r0, [pc, #52]	; (80010d4 <HAL_ADC_MspInit+0x120>)
 80010a0:	f002 fac0 	bl	8003624 <HAL_DMA_Init>
 80010a4:	4603      	mov	r3, r0
 80010a6:	2b00      	cmp	r3, #0
 80010a8:	d001      	beq.n	80010ae <HAL_ADC_MspInit+0xfa>
    {
      Error_Handler();
 80010aa:	f000 ffab 	bl	8002004 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	4a08      	ldr	r2, [pc, #32]	; (80010d4 <HAL_ADC_MspInit+0x120>)
 80010b2:	639a      	str	r2, [r3, #56]	; 0x38
 80010b4:	4a07      	ldr	r2, [pc, #28]	; (80010d4 <HAL_ADC_MspInit+0x120>)
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	6393      	str	r3, [r2, #56]	; 0x38

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80010ba:	bf00      	nop
 80010bc:	3728      	adds	r7, #40	; 0x28
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}
 80010c2:	bf00      	nop
 80010c4:	40012000 	.word	0x40012000
 80010c8:	40023800 	.word	0x40023800
 80010cc:	40020800 	.word	0x40020800
 80010d0:	40020400 	.word	0x40020400
 80010d4:	20000268 	.word	0x20000268
 80010d8:	40026410 	.word	0x40026410

080010dc <button_init>:
#include "button.h"

uint16_t button_count[16];
uint16_t spi_button = 0x0000;

void button_init(){
 80010dc:	b580      	push	{r7, lr}
 80010de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, 1);
 80010e0:	2201      	movs	r2, #1
 80010e2:	2108      	movs	r1, #8
 80010e4:	4802      	ldr	r0, [pc, #8]	; (80010f0 <button_init+0x14>)
 80010e6:	f003 f83b 	bl	8004160 <HAL_GPIO_WritePin>
}
 80010ea:	bf00      	nop
 80010ec:	bd80      	pop	{r7, pc}
 80010ee:	bf00      	nop
 80010f0:	40020c00 	.word	0x40020c00

080010f4 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80010f4:	b580      	push	{r7, lr}
 80010f6:	b082      	sub	sp, #8
 80010f8:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80010fa:	2300      	movs	r3, #0
 80010fc:	607b      	str	r3, [r7, #4]
 80010fe:	4b0c      	ldr	r3, [pc, #48]	; (8001130 <MX_DMA_Init+0x3c>)
 8001100:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001102:	4a0b      	ldr	r2, [pc, #44]	; (8001130 <MX_DMA_Init+0x3c>)
 8001104:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001108:	6313      	str	r3, [r2, #48]	; 0x30
 800110a:	4b09      	ldr	r3, [pc, #36]	; (8001130 <MX_DMA_Init+0x3c>)
 800110c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001112:	607b      	str	r3, [r7, #4]
 8001114:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001116:	2200      	movs	r2, #0
 8001118:	2100      	movs	r1, #0
 800111a:	2038      	movs	r0, #56	; 0x38
 800111c:	f002 fa4b 	bl	80035b6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001120:	2038      	movs	r0, #56	; 0x38
 8001122:	f002 fa64 	bl	80035ee <HAL_NVIC_EnableIRQ>

}
 8001126:	bf00      	nop
 8001128:	3708      	adds	r7, #8
 800112a:	46bd      	mov	sp, r7
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	40023800 	.word	0x40023800

08001134 <MX_FSMC_Init>:

SRAM_HandleTypeDef hsram1;

/* FSMC initialization function */
void MX_FSMC_Init(void)
{
 8001134:	b580      	push	{r7, lr}
 8001136:	b08e      	sub	sp, #56	; 0x38
 8001138:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 800113a:	f107 031c 	add.w	r3, r7, #28
 800113e:	2200      	movs	r2, #0
 8001140:	601a      	str	r2, [r3, #0]
 8001142:	605a      	str	r2, [r3, #4]
 8001144:	609a      	str	r2, [r3, #8]
 8001146:	60da      	str	r2, [r3, #12]
 8001148:	611a      	str	r2, [r3, #16]
 800114a:	615a      	str	r2, [r3, #20]
 800114c:	619a      	str	r2, [r3, #24]
  FSMC_NORSRAM_TimingTypeDef ExtTiming = {0};
 800114e:	463b      	mov	r3, r7
 8001150:	2200      	movs	r2, #0
 8001152:	601a      	str	r2, [r3, #0]
 8001154:	605a      	str	r2, [r3, #4]
 8001156:	609a      	str	r2, [r3, #8]
 8001158:	60da      	str	r2, [r3, #12]
 800115a:	611a      	str	r2, [r3, #16]
 800115c:	615a      	str	r2, [r3, #20]
 800115e:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8001160:	4b2f      	ldr	r3, [pc, #188]	; (8001220 <MX_FSMC_Init+0xec>)
 8001162:	f04f 4220 	mov.w	r2, #2684354560	; 0xa0000000
 8001166:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8001168:	4b2d      	ldr	r3, [pc, #180]	; (8001220 <MX_FSMC_Init+0xec>)
 800116a:	4a2e      	ldr	r2, [pc, #184]	; (8001224 <MX_FSMC_Init+0xf0>)
 800116c:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 800116e:	4b2c      	ldr	r3, [pc, #176]	; (8001220 <MX_FSMC_Init+0xec>)
 8001170:	2200      	movs	r2, #0
 8001172:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_DISABLE;
 8001174:	4b2a      	ldr	r3, [pc, #168]	; (8001220 <MX_FSMC_Init+0xec>)
 8001176:	2200      	movs	r2, #0
 8001178:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_SRAM;
 800117a:	4b29      	ldr	r3, [pc, #164]	; (8001220 <MX_FSMC_Init+0xec>)
 800117c:	2200      	movs	r2, #0
 800117e:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8001180:	4b27      	ldr	r3, [pc, #156]	; (8001220 <MX_FSMC_Init+0xec>)
 8001182:	2210      	movs	r2, #16
 8001184:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 8001186:	4b26      	ldr	r3, [pc, #152]	; (8001220 <MX_FSMC_Init+0xec>)
 8001188:	2200      	movs	r2, #0
 800118a:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 800118c:	4b24      	ldr	r3, [pc, #144]	; (8001220 <MX_FSMC_Init+0xec>)
 800118e:	2200      	movs	r2, #0
 8001190:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 8001192:	4b23      	ldr	r3, [pc, #140]	; (8001220 <MX_FSMC_Init+0xec>)
 8001194:	2200      	movs	r2, #0
 8001196:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8001198:	4b21      	ldr	r3, [pc, #132]	; (8001220 <MX_FSMC_Init+0xec>)
 800119a:	2200      	movs	r2, #0
 800119c:	625a      	str	r2, [r3, #36]	; 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_ENABLE;
 800119e:	4b20      	ldr	r3, [pc, #128]	; (8001220 <MX_FSMC_Init+0xec>)
 80011a0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80011a4:	629a      	str	r2, [r3, #40]	; 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 80011a6:	4b1e      	ldr	r3, [pc, #120]	; (8001220 <MX_FSMC_Init+0xec>)
 80011a8:	2200      	movs	r2, #0
 80011aa:	62da      	str	r2, [r3, #44]	; 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_ENABLE;
 80011ac:	4b1c      	ldr	r3, [pc, #112]	; (8001220 <MX_FSMC_Init+0xec>)
 80011ae:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80011b2:	631a      	str	r2, [r3, #48]	; 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 80011b4:	4b1a      	ldr	r3, [pc, #104]	; (8001220 <MX_FSMC_Init+0xec>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	635a      	str	r2, [r3, #52]	; 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 80011ba:	4b19      	ldr	r3, [pc, #100]	; (8001220 <MX_FSMC_Init+0xec>)
 80011bc:	2200      	movs	r2, #0
 80011be:	639a      	str	r2, [r3, #56]	; 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 80011c0:	4b17      	ldr	r3, [pc, #92]	; (8001220 <MX_FSMC_Init+0xec>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	645a      	str	r2, [r3, #68]	; 0x44
  /* Timing */
  Timing.AddressSetupTime = 0xf;
 80011c6:	230f      	movs	r3, #15
 80011c8:	61fb      	str	r3, [r7, #28]
  Timing.AddressHoldTime = 15;
 80011ca:	230f      	movs	r3, #15
 80011cc:	623b      	str	r3, [r7, #32]
  Timing.DataSetupTime = 60;
 80011ce:	233c      	movs	r3, #60	; 0x3c
 80011d0:	627b      	str	r3, [r7, #36]	; 0x24
  Timing.BusTurnAroundDuration = 0;
 80011d2:	2300      	movs	r3, #0
 80011d4:	62bb      	str	r3, [r7, #40]	; 0x28
  Timing.CLKDivision = 16;
 80011d6:	2310      	movs	r3, #16
 80011d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  Timing.DataLatency = 17;
 80011da:	2311      	movs	r3, #17
 80011dc:	633b      	str	r3, [r7, #48]	; 0x30
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 80011de:	2300      	movs	r3, #0
 80011e0:	637b      	str	r3, [r7, #52]	; 0x34
  /* ExtTiming */
  ExtTiming.AddressSetupTime = 8;
 80011e2:	2308      	movs	r3, #8
 80011e4:	603b      	str	r3, [r7, #0]
  ExtTiming.AddressHoldTime = 15;
 80011e6:	230f      	movs	r3, #15
 80011e8:	607b      	str	r3, [r7, #4]
  ExtTiming.DataSetupTime = 9;
 80011ea:	2309      	movs	r3, #9
 80011ec:	60bb      	str	r3, [r7, #8]
  ExtTiming.BusTurnAroundDuration = 0;
 80011ee:	2300      	movs	r3, #0
 80011f0:	60fb      	str	r3, [r7, #12]
  ExtTiming.CLKDivision = 16;
 80011f2:	2310      	movs	r3, #16
 80011f4:	613b      	str	r3, [r7, #16]
  ExtTiming.DataLatency = 17;
 80011f6:	2311      	movs	r3, #17
 80011f8:	617b      	str	r3, [r7, #20]
  ExtTiming.AccessMode = FSMC_ACCESS_MODE_A;
 80011fa:	2300      	movs	r3, #0
 80011fc:	61bb      	str	r3, [r7, #24]

  if (HAL_SRAM_Init(&hsram1, &Timing, &ExtTiming) != HAL_OK)
 80011fe:	463a      	mov	r2, r7
 8001200:	f107 031c 	add.w	r3, r7, #28
 8001204:	4619      	mov	r1, r3
 8001206:	4806      	ldr	r0, [pc, #24]	; (8001220 <MX_FSMC_Init+0xec>)
 8001208:	f004 f80c 	bl	8005224 <HAL_SRAM_Init>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <MX_FSMC_Init+0xe2>
  {
    Error_Handler( );
 8001212:	f000 fef7 	bl	8002004 <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 8001216:	bf00      	nop
 8001218:	3738      	adds	r7, #56	; 0x38
 800121a:	46bd      	mov	sp, r7
 800121c:	bd80      	pop	{r7, pc}
 800121e:	bf00      	nop
 8001220:	200002c8 	.word	0x200002c8
 8001224:	a0000104 	.word	0xa0000104

08001228 <HAL_FSMC_MspInit>:

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 8001228:	b580      	push	{r7, lr}
 800122a:	b086      	sub	sp, #24
 800122c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800122e:	1d3b      	adds	r3, r7, #4
 8001230:	2200      	movs	r2, #0
 8001232:	601a      	str	r2, [r3, #0]
 8001234:	605a      	str	r2, [r3, #4]
 8001236:	609a      	str	r2, [r3, #8]
 8001238:	60da      	str	r2, [r3, #12]
 800123a:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 800123c:	4b1c      	ldr	r3, [pc, #112]	; (80012b0 <HAL_FSMC_MspInit+0x88>)
 800123e:	681b      	ldr	r3, [r3, #0]
 8001240:	2b00      	cmp	r3, #0
 8001242:	d131      	bne.n	80012a8 <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8001244:	4b1a      	ldr	r3, [pc, #104]	; (80012b0 <HAL_FSMC_MspInit+0x88>)
 8001246:	2201      	movs	r2, #1
 8001248:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800124a:	2300      	movs	r3, #0
 800124c:	603b      	str	r3, [r7, #0]
 800124e:	4b19      	ldr	r3, [pc, #100]	; (80012b4 <HAL_FSMC_MspInit+0x8c>)
 8001250:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001252:	4a18      	ldr	r2, [pc, #96]	; (80012b4 <HAL_FSMC_MspInit+0x8c>)
 8001254:	f043 0301 	orr.w	r3, r3, #1
 8001258:	6393      	str	r3, [r2, #56]	; 0x38
 800125a:	4b16      	ldr	r3, [pc, #88]	; (80012b4 <HAL_FSMC_MspInit+0x8c>)
 800125c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800125e:	f003 0301 	and.w	r3, r3, #1
 8001262:	603b      	str	r3, [r7, #0]
 8001264:	683b      	ldr	r3, [r7, #0]
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8001266:	f64f 7388 	movw	r3, #65416	; 0xff88
 800126a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
                          |GPIO_PIN_14|GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800126c:	2302      	movs	r3, #2
 800126e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001270:	2300      	movs	r3, #0
 8001272:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001274:	2303      	movs	r3, #3
 8001276:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001278:	230c      	movs	r3, #12
 800127a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800127c:	1d3b      	adds	r3, r7, #4
 800127e:	4619      	mov	r1, r3
 8001280:	480d      	ldr	r0, [pc, #52]	; (80012b8 <HAL_FSMC_MspInit+0x90>)
 8001282:	f002 fdd1 	bl	8003e28 <HAL_GPIO_Init>

  /* GPIO_InitStruct */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_14
 8001286:	f24c 73b3 	movw	r3, #51123	; 0xc7b3
 800128a:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_4
                          |GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800128c:	2302      	movs	r3, #2
 800128e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001290:	2300      	movs	r3, #0
 8001292:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001294:	2303      	movs	r3, #3
 8001296:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 8001298:	230c      	movs	r3, #12
 800129a:	617b      	str	r3, [r7, #20]

  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800129c:	1d3b      	adds	r3, r7, #4
 800129e:	4619      	mov	r1, r3
 80012a0:	4806      	ldr	r0, [pc, #24]	; (80012bc <HAL_FSMC_MspInit+0x94>)
 80012a2:	f002 fdc1 	bl	8003e28 <HAL_GPIO_Init>
 80012a6:	e000      	b.n	80012aa <HAL_FSMC_MspInit+0x82>
    return;
 80012a8:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 80012aa:	3718      	adds	r7, #24
 80012ac:	46bd      	mov	sp, r7
 80012ae:	bd80      	pop	{r7, pc}
 80012b0:	20000200 	.word	0x20000200
 80012b4:	40023800 	.word	0x40023800
 80012b8:	40021000 	.word	0x40021000
 80012bc:	40020c00 	.word	0x40020c00

080012c0 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* sramHandle){
 80012c0:	b580      	push	{r7, lr}
 80012c2:	b082      	sub	sp, #8
 80012c4:	af00      	add	r7, sp, #0
 80012c6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 80012c8:	f7ff ffae 	bl	8001228 <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80012cc:	bf00      	nop
 80012ce:	3708      	adds	r7, #8
 80012d0:	46bd      	mov	sp, r7
 80012d2:	bd80      	pop	{r7, pc}

080012d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	b08e      	sub	sp, #56	; 0x38
 80012d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80012da:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012de:	2200      	movs	r2, #0
 80012e0:	601a      	str	r2, [r3, #0]
 80012e2:	605a      	str	r2, [r3, #4]
 80012e4:	609a      	str	r2, [r3, #8]
 80012e6:	60da      	str	r2, [r3, #12]
 80012e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80012ea:	2300      	movs	r3, #0
 80012ec:	623b      	str	r3, [r7, #32]
 80012ee:	4b8f      	ldr	r3, [pc, #572]	; (800152c <MX_GPIO_Init+0x258>)
 80012f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012f2:	4a8e      	ldr	r2, [pc, #568]	; (800152c <MX_GPIO_Init+0x258>)
 80012f4:	f043 0310 	orr.w	r3, r3, #16
 80012f8:	6313      	str	r3, [r2, #48]	; 0x30
 80012fa:	4b8c      	ldr	r3, [pc, #560]	; (800152c <MX_GPIO_Init+0x258>)
 80012fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012fe:	f003 0310 	and.w	r3, r3, #16
 8001302:	623b      	str	r3, [r7, #32]
 8001304:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001306:	2300      	movs	r3, #0
 8001308:	61fb      	str	r3, [r7, #28]
 800130a:	4b88      	ldr	r3, [pc, #544]	; (800152c <MX_GPIO_Init+0x258>)
 800130c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800130e:	4a87      	ldr	r2, [pc, #540]	; (800152c <MX_GPIO_Init+0x258>)
 8001310:	f043 0304 	orr.w	r3, r3, #4
 8001314:	6313      	str	r3, [r2, #48]	; 0x30
 8001316:	4b85      	ldr	r3, [pc, #532]	; (800152c <MX_GPIO_Init+0x258>)
 8001318:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800131a:	f003 0304 	and.w	r3, r3, #4
 800131e:	61fb      	str	r3, [r7, #28]
 8001320:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001322:	2300      	movs	r3, #0
 8001324:	61bb      	str	r3, [r7, #24]
 8001326:	4b81      	ldr	r3, [pc, #516]	; (800152c <MX_GPIO_Init+0x258>)
 8001328:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800132a:	4a80      	ldr	r2, [pc, #512]	; (800152c <MX_GPIO_Init+0x258>)
 800132c:	f043 0320 	orr.w	r3, r3, #32
 8001330:	6313      	str	r3, [r2, #48]	; 0x30
 8001332:	4b7e      	ldr	r3, [pc, #504]	; (800152c <MX_GPIO_Init+0x258>)
 8001334:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001336:	f003 0320 	and.w	r3, r3, #32
 800133a:	61bb      	str	r3, [r7, #24]
 800133c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800133e:	2300      	movs	r3, #0
 8001340:	617b      	str	r3, [r7, #20]
 8001342:	4b7a      	ldr	r3, [pc, #488]	; (800152c <MX_GPIO_Init+0x258>)
 8001344:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001346:	4a79      	ldr	r2, [pc, #484]	; (800152c <MX_GPIO_Init+0x258>)
 8001348:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800134c:	6313      	str	r3, [r2, #48]	; 0x30
 800134e:	4b77      	ldr	r3, [pc, #476]	; (800152c <MX_GPIO_Init+0x258>)
 8001350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001352:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001356:	617b      	str	r3, [r7, #20]
 8001358:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800135a:	2300      	movs	r3, #0
 800135c:	613b      	str	r3, [r7, #16]
 800135e:	4b73      	ldr	r3, [pc, #460]	; (800152c <MX_GPIO_Init+0x258>)
 8001360:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001362:	4a72      	ldr	r2, [pc, #456]	; (800152c <MX_GPIO_Init+0x258>)
 8001364:	f043 0301 	orr.w	r3, r3, #1
 8001368:	6313      	str	r3, [r2, #48]	; 0x30
 800136a:	4b70      	ldr	r3, [pc, #448]	; (800152c <MX_GPIO_Init+0x258>)
 800136c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800136e:	f003 0301 	and.w	r3, r3, #1
 8001372:	613b      	str	r3, [r7, #16]
 8001374:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001376:	2300      	movs	r3, #0
 8001378:	60fb      	str	r3, [r7, #12]
 800137a:	4b6c      	ldr	r3, [pc, #432]	; (800152c <MX_GPIO_Init+0x258>)
 800137c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800137e:	4a6b      	ldr	r2, [pc, #428]	; (800152c <MX_GPIO_Init+0x258>)
 8001380:	f043 0302 	orr.w	r3, r3, #2
 8001384:	6313      	str	r3, [r2, #48]	; 0x30
 8001386:	4b69      	ldr	r3, [pc, #420]	; (800152c <MX_GPIO_Init+0x258>)
 8001388:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800138a:	f003 0302 	and.w	r3, r3, #2
 800138e:	60fb      	str	r3, [r7, #12]
 8001390:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001392:	2300      	movs	r3, #0
 8001394:	60bb      	str	r3, [r7, #8]
 8001396:	4b65      	ldr	r3, [pc, #404]	; (800152c <MX_GPIO_Init+0x258>)
 8001398:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800139a:	4a64      	ldr	r2, [pc, #400]	; (800152c <MX_GPIO_Init+0x258>)
 800139c:	f043 0308 	orr.w	r3, r3, #8
 80013a0:	6313      	str	r3, [r2, #48]	; 0x30
 80013a2:	4b62      	ldr	r3, [pc, #392]	; (800152c <MX_GPIO_Init+0x258>)
 80013a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013a6:	f003 0308 	and.w	r3, r3, #8
 80013aa:	60bb      	str	r3, [r7, #8]
 80013ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 80013ae:	2300      	movs	r3, #0
 80013b0:	607b      	str	r3, [r7, #4]
 80013b2:	4b5e      	ldr	r3, [pc, #376]	; (800152c <MX_GPIO_Init+0x258>)
 80013b4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013b6:	4a5d      	ldr	r2, [pc, #372]	; (800152c <MX_GPIO_Init+0x258>)
 80013b8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80013bc:	6313      	str	r3, [r2, #48]	; 0x30
 80013be:	4b5b      	ldr	r3, [pc, #364]	; (800152c <MX_GPIO_Init+0x258>)
 80013c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80013c2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80013c6:	607b      	str	r3, [r7, #4]
 80013c8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin, GPIO_PIN_RESET);
 80013ca:	2200      	movs	r2, #0
 80013cc:	2170      	movs	r1, #112	; 0x70
 80013ce:	4858      	ldr	r0, [pc, #352]	; (8001530 <MX_GPIO_Init+0x25c>)
 80013d0:	f002 fec6 	bl	8004160 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, FSMC_RES_Pin|T_MOSI_Pin, GPIO_PIN_RESET);
 80013d4:	2200      	movs	r2, #0
 80013d6:	f44f 5108 	mov.w	r1, #8704	; 0x2200
 80013da:	4856      	ldr	r0, [pc, #344]	; (8001534 <MX_GPIO_Init+0x260>)
 80013dc:	f002 fec0 	bl	8004160 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(ESP12_PWR_GPIO_Port, ESP12_PWR_Pin, GPIO_PIN_RESET);
 80013e0:	2200      	movs	r2, #0
 80013e2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013e6:	4854      	ldr	r0, [pc, #336]	; (8001538 <MX_GPIO_Init+0x264>)
 80013e8:	f002 feba 	bl	8004160 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LD_LATCH_Pin|T_CS_Pin|T_CLK_Pin, GPIO_PIN_RESET);
 80013ec:	2200      	movs	r2, #0
 80013ee:	f44f 71e0 	mov.w	r1, #448	; 0x1c0
 80013f2:	4852      	ldr	r0, [pc, #328]	; (800153c <MX_GPIO_Init+0x268>)
 80013f4:	f002 feb4 	bl	8004160 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, GPIO_PIN_RESET);
 80013f8:	2200      	movs	r2, #0
 80013fa:	f44f 7180 	mov.w	r1, #256	; 0x100
 80013fe:	4850      	ldr	r0, [pc, #320]	; (8001540 <MX_GPIO_Init+0x26c>)
 8001400:	f002 feae 	bl	8004160 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BTN_LOAD_GPIO_Port, BTN_LOAD_Pin, GPIO_PIN_RESET);
 8001404:	2200      	movs	r2, #0
 8001406:	2108      	movs	r1, #8
 8001408:	484e      	ldr	r0, [pc, #312]	; (8001544 <MX_GPIO_Init+0x270>)
 800140a:	f002 fea9 	bl	8004160 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PEPin PEPin PEPin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|OUTPUT_Y0_Pin|OUTPUT_Y1_Pin;
 800140e:	2370      	movs	r3, #112	; 0x70
 8001410:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001412:	2301      	movs	r3, #1
 8001414:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001416:	2300      	movs	r3, #0
 8001418:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800141a:	2300      	movs	r3, #0
 800141c:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800141e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001422:	4619      	mov	r1, r3
 8001424:	4842      	ldr	r0, [pc, #264]	; (8001530 <MX_GPIO_Init+0x25c>)
 8001426:	f002 fcff 	bl	8003e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = FSMC_RES_Pin|T_MOSI_Pin;
 800142a:	f44f 5308 	mov.w	r3, #8704	; 0x2200
 800142e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001430:	2301      	movs	r3, #1
 8001432:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001434:	2300      	movs	r3, #0
 8001436:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001438:	2300      	movs	r3, #0
 800143a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800143c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001440:	4619      	mov	r1, r3
 8001442:	483c      	ldr	r0, [pc, #240]	; (8001534 <MX_GPIO_Init+0x260>)
 8001444:	f002 fcf0 	bl	8003e28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ESP12_BUSY_Pin;
 8001448:	f44f 7300 	mov.w	r3, #512	; 0x200
 800144c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800144e:	2300      	movs	r3, #0
 8001450:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001452:	2300      	movs	r3, #0
 8001454:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(ESP12_BUSY_GPIO_Port, &GPIO_InitStruct);
 8001456:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800145a:	4619      	mov	r1, r3
 800145c:	4836      	ldr	r0, [pc, #216]	; (8001538 <MX_GPIO_Init+0x264>)
 800145e:	f002 fce3 	bl	8003e28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = ESP12_PWR_Pin;
 8001462:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001466:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001468:	2301      	movs	r3, #1
 800146a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800146c:	2300      	movs	r3, #0
 800146e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001470:	2300      	movs	r3, #0
 8001472:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(ESP12_PWR_GPIO_Port, &GPIO_InitStruct);
 8001474:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001478:	4619      	mov	r1, r3
 800147a:	482f      	ldr	r0, [pc, #188]	; (8001538 <MX_GPIO_Init+0x264>)
 800147c:	f002 fcd4 	bl	8003e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAPin PAPin */
  GPIO_InitStruct.Pin = INPUT_X0_Pin|INPUT_X1_Pin;
 8001480:	23c0      	movs	r3, #192	; 0xc0
 8001482:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001484:	2300      	movs	r3, #0
 8001486:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001488:	2300      	movs	r3, #0
 800148a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800148c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001490:	4619      	mov	r1, r3
 8001492:	482b      	ldr	r0, [pc, #172]	; (8001540 <MX_GPIO_Init+0x26c>)
 8001494:	f002 fcc8 	bl	8003e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = INPUT_X2_Pin|INPUT_X3_Pin;
 8001498:	2330      	movs	r3, #48	; 0x30
 800149a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800149c:	2300      	movs	r3, #0
 800149e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a0:	2300      	movs	r3, #0
 80014a2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014a4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014a8:	4619      	mov	r1, r3
 80014aa:	4822      	ldr	r0, [pc, #136]	; (8001534 <MX_GPIO_Init+0x260>)
 80014ac:	f002 fcbc 	bl	8003e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PGPin PGPin PGPin */
  GPIO_InitStruct.Pin = LD_LATCH_Pin|T_CS_Pin|T_CLK_Pin;
 80014b0:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 80014b4:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014b6:	2301      	movs	r3, #1
 80014b8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014ba:	2300      	movs	r3, #0
 80014bc:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014be:	2300      	movs	r3, #0
 80014c0:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80014c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014c6:	4619      	mov	r1, r3
 80014c8:	481c      	ldr	r0, [pc, #112]	; (800153c <MX_GPIO_Init+0x268>)
 80014ca:	f002 fcad 	bl	8003e28 <HAL_GPIO_Init>

  /*Configure GPIO pins : PCPin PCPin */
  GPIO_InitStruct.Pin = T_PEN_Pin|T_MISO_Pin;
 80014ce:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 80014d2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80014d4:	2300      	movs	r3, #0
 80014d6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80014d8:	2301      	movs	r3, #1
 80014da:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80014dc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014e0:	4619      	mov	r1, r3
 80014e2:	4814      	ldr	r0, [pc, #80]	; (8001534 <MX_GPIO_Init+0x260>)
 80014e4:	f002 fca0 	bl	8003e28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = FSMC_BLK_Pin;
 80014e8:	f44f 7380 	mov.w	r3, #256	; 0x100
 80014ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80014ee:	2301      	movs	r3, #1
 80014f0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014f2:	2300      	movs	r3, #0
 80014f4:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80014f6:	2300      	movs	r3, #0
 80014f8:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(FSMC_BLK_GPIO_Port, &GPIO_InitStruct);
 80014fa:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014fe:	4619      	mov	r1, r3
 8001500:	480f      	ldr	r0, [pc, #60]	; (8001540 <MX_GPIO_Init+0x26c>)
 8001502:	f002 fc91 	bl	8003e28 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = BTN_LOAD_Pin;
 8001506:	2308      	movs	r3, #8
 8001508:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800150a:	2301      	movs	r3, #1
 800150c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800150e:	2300      	movs	r3, #0
 8001510:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001512:	2300      	movs	r3, #0
 8001514:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(BTN_LOAD_GPIO_Port, &GPIO_InitStruct);
 8001516:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800151a:	4619      	mov	r1, r3
 800151c:	4809      	ldr	r0, [pc, #36]	; (8001544 <MX_GPIO_Init+0x270>)
 800151e:	f002 fc83 	bl	8003e28 <HAL_GPIO_Init>

}
 8001522:	bf00      	nop
 8001524:	3738      	adds	r7, #56	; 0x38
 8001526:	46bd      	mov	sp, r7
 8001528:	bd80      	pop	{r7, pc}
 800152a:	bf00      	nop
 800152c:	40023800 	.word	0x40023800
 8001530:	40021000 	.word	0x40021000
 8001534:	40020800 	.word	0x40020800
 8001538:	40021400 	.word	0x40021400
 800153c:	40021800 	.word	0x40021800
 8001540:	40020000 	.word	0x40020000
 8001544:	40020c00 	.word	0x40020c00

08001548 <MX_I2C1_Init>:

I2C_HandleTypeDef hi2c1;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 800154c:	4b12      	ldr	r3, [pc, #72]	; (8001598 <MX_I2C1_Init+0x50>)
 800154e:	4a13      	ldr	r2, [pc, #76]	; (800159c <MX_I2C1_Init+0x54>)
 8001550:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001552:	4b11      	ldr	r3, [pc, #68]	; (8001598 <MX_I2C1_Init+0x50>)
 8001554:	4a12      	ldr	r2, [pc, #72]	; (80015a0 <MX_I2C1_Init+0x58>)
 8001556:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001558:	4b0f      	ldr	r3, [pc, #60]	; (8001598 <MX_I2C1_Init+0x50>)
 800155a:	2200      	movs	r2, #0
 800155c:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800155e:	4b0e      	ldr	r3, [pc, #56]	; (8001598 <MX_I2C1_Init+0x50>)
 8001560:	2200      	movs	r2, #0
 8001562:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001564:	4b0c      	ldr	r3, [pc, #48]	; (8001598 <MX_I2C1_Init+0x50>)
 8001566:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800156a:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800156c:	4b0a      	ldr	r3, [pc, #40]	; (8001598 <MX_I2C1_Init+0x50>)
 800156e:	2200      	movs	r2, #0
 8001570:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001572:	4b09      	ldr	r3, [pc, #36]	; (8001598 <MX_I2C1_Init+0x50>)
 8001574:	2200      	movs	r2, #0
 8001576:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001578:	4b07      	ldr	r3, [pc, #28]	; (8001598 <MX_I2C1_Init+0x50>)
 800157a:	2200      	movs	r2, #0
 800157c:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800157e:	4b06      	ldr	r3, [pc, #24]	; (8001598 <MX_I2C1_Init+0x50>)
 8001580:	2200      	movs	r2, #0
 8001582:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001584:	4804      	ldr	r0, [pc, #16]	; (8001598 <MX_I2C1_Init+0x50>)
 8001586:	f002 fe05 	bl	8004194 <HAL_I2C_Init>
 800158a:	4603      	mov	r3, r0
 800158c:	2b00      	cmp	r3, #0
 800158e:	d001      	beq.n	8001594 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001590:	f000 fd38 	bl	8002004 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001594:	bf00      	nop
 8001596:	bd80      	pop	{r7, pc}
 8001598:	20000318 	.word	0x20000318
 800159c:	40005400 	.word	0x40005400
 80015a0:	000186a0 	.word	0x000186a0

080015a4 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b08a      	sub	sp, #40	; 0x28
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ac:	f107 0314 	add.w	r3, r7, #20
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	605a      	str	r2, [r3, #4]
 80015b6:	609a      	str	r2, [r3, #8]
 80015b8:	60da      	str	r2, [r3, #12]
 80015ba:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C1)
 80015bc:	687b      	ldr	r3, [r7, #4]
 80015be:	681b      	ldr	r3, [r3, #0]
 80015c0:	4a19      	ldr	r2, [pc, #100]	; (8001628 <HAL_I2C_MspInit+0x84>)
 80015c2:	4293      	cmp	r3, r2
 80015c4:	d12b      	bne.n	800161e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80015c6:	2300      	movs	r3, #0
 80015c8:	613b      	str	r3, [r7, #16]
 80015ca:	4b18      	ldr	r3, [pc, #96]	; (800162c <HAL_I2C_MspInit+0x88>)
 80015cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015ce:	4a17      	ldr	r2, [pc, #92]	; (800162c <HAL_I2C_MspInit+0x88>)
 80015d0:	f043 0302 	orr.w	r3, r3, #2
 80015d4:	6313      	str	r3, [r2, #48]	; 0x30
 80015d6:	4b15      	ldr	r3, [pc, #84]	; (800162c <HAL_I2C_MspInit+0x88>)
 80015d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015da:	f003 0302 	and.w	r3, r3, #2
 80015de:	613b      	str	r3, [r7, #16]
 80015e0:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80015e2:	23c0      	movs	r3, #192	; 0xc0
 80015e4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015e6:	2312      	movs	r3, #18
 80015e8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015ea:	2300      	movs	r3, #0
 80015ec:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015ee:	2303      	movs	r3, #3
 80015f0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80015f2:	2304      	movs	r3, #4
 80015f4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015f6:	f107 0314 	add.w	r3, r7, #20
 80015fa:	4619      	mov	r1, r3
 80015fc:	480c      	ldr	r0, [pc, #48]	; (8001630 <HAL_I2C_MspInit+0x8c>)
 80015fe:	f002 fc13 	bl	8003e28 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001602:	2300      	movs	r3, #0
 8001604:	60fb      	str	r3, [r7, #12]
 8001606:	4b09      	ldr	r3, [pc, #36]	; (800162c <HAL_I2C_MspInit+0x88>)
 8001608:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800160a:	4a08      	ldr	r2, [pc, #32]	; (800162c <HAL_I2C_MspInit+0x88>)
 800160c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001610:	6413      	str	r3, [r2, #64]	; 0x40
 8001612:	4b06      	ldr	r3, [pc, #24]	; (800162c <HAL_I2C_MspInit+0x88>)
 8001614:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001616:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800161a:	60fb      	str	r3, [r7, #12]
 800161c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }
}
 800161e:	bf00      	nop
 8001620:	3728      	adds	r7, #40	; 0x28
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	40005400 	.word	0x40005400
 800162c:	40023800 	.word	0x40023800
 8001630:	40020400 	.word	0x40020400

08001634 <LCD_WR_REG>:
unsigned char s[50];

_lcd_dev lcddev;

void LCD_WR_REG(uint16_t reg)
{
 8001634:	b480      	push	{r7}
 8001636:	b083      	sub	sp, #12
 8001638:	af00      	add	r7, sp, #0
 800163a:	4603      	mov	r3, r0
 800163c:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_REG=reg;
 800163e:	4a04      	ldr	r2, [pc, #16]	; (8001650 <LCD_WR_REG+0x1c>)
 8001640:	88fb      	ldrh	r3, [r7, #6]
 8001642:	8013      	strh	r3, [r2, #0]
}
 8001644:	bf00      	nop
 8001646:	370c      	adds	r7, #12
 8001648:	46bd      	mov	sp, r7
 800164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164e:	4770      	bx	lr
 8001650:	600ffffe 	.word	0x600ffffe

08001654 <LCD_WR_DATA>:

void LCD_WR_DATA(uint16_t data)
{
 8001654:	b480      	push	{r7}
 8001656:	b083      	sub	sp, #12
 8001658:	af00      	add	r7, sp, #0
 800165a:	4603      	mov	r3, r0
 800165c:	80fb      	strh	r3, [r7, #6]
	LCD->LCD_RAM=data;
 800165e:	4a04      	ldr	r2, [pc, #16]	; (8001670 <LCD_WR_DATA+0x1c>)
 8001660:	88fb      	ldrh	r3, [r7, #6]
 8001662:	8053      	strh	r3, [r2, #2]
}
 8001664:	bf00      	nop
 8001666:	370c      	adds	r7, #12
 8001668:	46bd      	mov	sp, r7
 800166a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800166e:	4770      	bx	lr
 8001670:	600ffffe 	.word	0x600ffffe

08001674 <LCD_RD_DATA>:

uint16_t LCD_RD_DATA(void)
{
 8001674:	b480      	push	{r7}
 8001676:	b083      	sub	sp, #12
 8001678:	af00      	add	r7, sp, #0
	__IO uint16_t ram;
	ram=LCD->LCD_RAM;
 800167a:	4b06      	ldr	r3, [pc, #24]	; (8001694 <LCD_RD_DATA+0x20>)
 800167c:	885b      	ldrh	r3, [r3, #2]
 800167e:	b29b      	uxth	r3, r3
 8001680:	80fb      	strh	r3, [r7, #6]
	return ram;
 8001682:	88fb      	ldrh	r3, [r7, #6]
 8001684:	b29b      	uxth	r3, r3
}
 8001686:	4618      	mov	r0, r3
 8001688:	370c      	adds	r7, #12
 800168a:	46bd      	mov	sp, r7
 800168c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001690:	4770      	bx	lr
 8001692:	bf00      	nop
 8001694:	600ffffe 	.word	0x600ffffe

08001698 <lcd_AddressSet>:


void lcd_AddressSet(uint16_t x1,uint16_t y1,uint16_t x2,uint16_t y2)
{
 8001698:	b590      	push	{r4, r7, lr}
 800169a:	b083      	sub	sp, #12
 800169c:	af00      	add	r7, sp, #0
 800169e:	4604      	mov	r4, r0
 80016a0:	4608      	mov	r0, r1
 80016a2:	4611      	mov	r1, r2
 80016a4:	461a      	mov	r2, r3
 80016a6:	4623      	mov	r3, r4
 80016a8:	80fb      	strh	r3, [r7, #6]
 80016aa:	4603      	mov	r3, r0
 80016ac:	80bb      	strh	r3, [r7, #4]
 80016ae:	460b      	mov	r3, r1
 80016b0:	807b      	strh	r3, [r7, #2]
 80016b2:	4613      	mov	r3, r2
 80016b4:	803b      	strh	r3, [r7, #0]
		LCD_WR_REG(0x2a);
 80016b6:	202a      	movs	r0, #42	; 0x2a
 80016b8:	f7ff ffbc 	bl	8001634 <LCD_WR_REG>
		LCD_WR_DATA(x1>>8);
 80016bc:	88fb      	ldrh	r3, [r7, #6]
 80016be:	0a1b      	lsrs	r3, r3, #8
 80016c0:	b29b      	uxth	r3, r3
 80016c2:	4618      	mov	r0, r3
 80016c4:	f7ff ffc6 	bl	8001654 <LCD_WR_DATA>
		LCD_WR_DATA(x1&0xff);
 80016c8:	88fb      	ldrh	r3, [r7, #6]
 80016ca:	b2db      	uxtb	r3, r3
 80016cc:	b29b      	uxth	r3, r3
 80016ce:	4618      	mov	r0, r3
 80016d0:	f7ff ffc0 	bl	8001654 <LCD_WR_DATA>
		LCD_WR_DATA(x2>>8);
 80016d4:	887b      	ldrh	r3, [r7, #2]
 80016d6:	0a1b      	lsrs	r3, r3, #8
 80016d8:	b29b      	uxth	r3, r3
 80016da:	4618      	mov	r0, r3
 80016dc:	f7ff ffba 	bl	8001654 <LCD_WR_DATA>
		LCD_WR_DATA(x2&0xff);
 80016e0:	887b      	ldrh	r3, [r7, #2]
 80016e2:	b2db      	uxtb	r3, r3
 80016e4:	b29b      	uxth	r3, r3
 80016e6:	4618      	mov	r0, r3
 80016e8:	f7ff ffb4 	bl	8001654 <LCD_WR_DATA>
		LCD_WR_REG(0x2b);
 80016ec:	202b      	movs	r0, #43	; 0x2b
 80016ee:	f7ff ffa1 	bl	8001634 <LCD_WR_REG>
		LCD_WR_DATA(y1>>8);
 80016f2:	88bb      	ldrh	r3, [r7, #4]
 80016f4:	0a1b      	lsrs	r3, r3, #8
 80016f6:	b29b      	uxth	r3, r3
 80016f8:	4618      	mov	r0, r3
 80016fa:	f7ff ffab 	bl	8001654 <LCD_WR_DATA>
		LCD_WR_DATA(y1&0xff);
 80016fe:	88bb      	ldrh	r3, [r7, #4]
 8001700:	b2db      	uxtb	r3, r3
 8001702:	b29b      	uxth	r3, r3
 8001704:	4618      	mov	r0, r3
 8001706:	f7ff ffa5 	bl	8001654 <LCD_WR_DATA>
		LCD_WR_DATA(y2>>8);
 800170a:	883b      	ldrh	r3, [r7, #0]
 800170c:	0a1b      	lsrs	r3, r3, #8
 800170e:	b29b      	uxth	r3, r3
 8001710:	4618      	mov	r0, r3
 8001712:	f7ff ff9f 	bl	8001654 <LCD_WR_DATA>
		LCD_WR_DATA(y2&0xff);
 8001716:	883b      	ldrh	r3, [r7, #0]
 8001718:	b2db      	uxtb	r3, r3
 800171a:	b29b      	uxth	r3, r3
 800171c:	4618      	mov	r0, r3
 800171e:	f7ff ff99 	bl	8001654 <LCD_WR_DATA>
		LCD_WR_REG(0x2c);
 8001722:	202c      	movs	r0, #44	; 0x2c
 8001724:	f7ff ff86 	bl	8001634 <LCD_WR_REG>
}
 8001728:	bf00      	nop
 800172a:	370c      	adds	r7, #12
 800172c:	46bd      	mov	sp, r7
 800172e:	bd90      	pop	{r4, r7, pc}

08001730 <lcd_Clear>:
  * @brief  Fill all pixels with a color
  * @param  color Color to fill the screen
  * @retval None
  */
void lcd_Clear(uint16_t color) //
{
 8001730:	b580      	push	{r7, lr}
 8001732:	b084      	sub	sp, #16
 8001734:	af00      	add	r7, sp, #0
 8001736:	4603      	mov	r3, r0
 8001738:	80fb      	strh	r3, [r7, #6]
	uint16_t i,j;
	lcd_AddressSet(0,0,lcddev.width-1,lcddev.height-1);
 800173a:	4b15      	ldr	r3, [pc, #84]	; (8001790 <lcd_Clear+0x60>)
 800173c:	881b      	ldrh	r3, [r3, #0]
 800173e:	3b01      	subs	r3, #1
 8001740:	b29a      	uxth	r2, r3
 8001742:	4b13      	ldr	r3, [pc, #76]	; (8001790 <lcd_Clear+0x60>)
 8001744:	885b      	ldrh	r3, [r3, #2]
 8001746:	3b01      	subs	r3, #1
 8001748:	b29b      	uxth	r3, r3
 800174a:	2100      	movs	r1, #0
 800174c:	2000      	movs	r0, #0
 800174e:	f7ff ffa3 	bl	8001698 <lcd_AddressSet>
	for(i=0;i<lcddev.width;i++)
 8001752:	2300      	movs	r3, #0
 8001754:	81fb      	strh	r3, [r7, #14]
 8001756:	e011      	b.n	800177c <lcd_Clear+0x4c>
	{
		for(j=0;j<lcddev.height;j++)
 8001758:	2300      	movs	r3, #0
 800175a:	81bb      	strh	r3, [r7, #12]
 800175c:	e006      	b.n	800176c <lcd_Clear+0x3c>
		{
			LCD_WR_DATA(color);
 800175e:	88fb      	ldrh	r3, [r7, #6]
 8001760:	4618      	mov	r0, r3
 8001762:	f7ff ff77 	bl	8001654 <LCD_WR_DATA>
		for(j=0;j<lcddev.height;j++)
 8001766:	89bb      	ldrh	r3, [r7, #12]
 8001768:	3301      	adds	r3, #1
 800176a:	81bb      	strh	r3, [r7, #12]
 800176c:	4b08      	ldr	r3, [pc, #32]	; (8001790 <lcd_Clear+0x60>)
 800176e:	885b      	ldrh	r3, [r3, #2]
 8001770:	89ba      	ldrh	r2, [r7, #12]
 8001772:	429a      	cmp	r2, r3
 8001774:	d3f3      	bcc.n	800175e <lcd_Clear+0x2e>
	for(i=0;i<lcddev.width;i++)
 8001776:	89fb      	ldrh	r3, [r7, #14]
 8001778:	3301      	adds	r3, #1
 800177a:	81fb      	strh	r3, [r7, #14]
 800177c:	4b04      	ldr	r3, [pc, #16]	; (8001790 <lcd_Clear+0x60>)
 800177e:	881b      	ldrh	r3, [r3, #0]
 8001780:	89fa      	ldrh	r2, [r7, #14]
 8001782:	429a      	cmp	r2, r3
 8001784:	d3e8      	bcc.n	8001758 <lcd_Clear+0x28>
		}
	}
}
 8001786:	bf00      	nop
 8001788:	bf00      	nop
 800178a:	3710      	adds	r7, #16
 800178c:	46bd      	mov	sp, r7
 800178e:	bd80      	pop	{r7, pc}
 8001790:	2000036c 	.word	0x2000036c

08001794 <lcd_DrawPoint>:
  * @param  y Y coordinate
  * @param  color Color to fill
  * @retval None
  */
void lcd_DrawPoint(uint16_t x,uint16_t y,uint16_t color) // 1 ddieemr anhr
{
 8001794:	b580      	push	{r7, lr}
 8001796:	b082      	sub	sp, #8
 8001798:	af00      	add	r7, sp, #0
 800179a:	4603      	mov	r3, r0
 800179c:	80fb      	strh	r3, [r7, #6]
 800179e:	460b      	mov	r3, r1
 80017a0:	80bb      	strh	r3, [r7, #4]
 80017a2:	4613      	mov	r3, r2
 80017a4:	807b      	strh	r3, [r7, #2]
	lcd_AddressSet(x,y,x,y);//ÉèÖÃ¹â±êÎ»ÖÃ
 80017a6:	88bb      	ldrh	r3, [r7, #4]
 80017a8:	88fa      	ldrh	r2, [r7, #6]
 80017aa:	88b9      	ldrh	r1, [r7, #4]
 80017ac:	88f8      	ldrh	r0, [r7, #6]
 80017ae:	f7ff ff73 	bl	8001698 <lcd_AddressSet>
	LCD_WR_DATA(color);
 80017b2:	887b      	ldrh	r3, [r7, #2]
 80017b4:	4618      	mov	r0, r3
 80017b6:	f7ff ff4d 	bl	8001654 <LCD_WR_DATA>
}
 80017ba:	bf00      	nop
 80017bc:	3708      	adds	r7, #8
 80017be:	46bd      	mov	sp, r7
 80017c0:	bd80      	pop	{r7, pc}
	...

080017c4 <lcd_ShowChar>:
	lcd_DrawLine(x1,y2,x2,y2,color);
	lcd_DrawLine(x2,y1,x2,y2,color);
}

void lcd_ShowChar(uint16_t x,uint16_t y,uint8_t character,uint16_t fc,uint16_t bc,uint8_t sizey,uint8_t mode) // 1ky tu size = 12 16 24 32, fc: mau chuw, bc, mauf neefn, mode: hien neen
{
 80017c4:	b590      	push	{r4, r7, lr}
 80017c6:	b087      	sub	sp, #28
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	4604      	mov	r4, r0
 80017cc:	4608      	mov	r0, r1
 80017ce:	4611      	mov	r1, r2
 80017d0:	461a      	mov	r2, r3
 80017d2:	4623      	mov	r3, r4
 80017d4:	80fb      	strh	r3, [r7, #6]
 80017d6:	4603      	mov	r3, r0
 80017d8:	80bb      	strh	r3, [r7, #4]
 80017da:	460b      	mov	r3, r1
 80017dc:	70fb      	strb	r3, [r7, #3]
 80017de:	4613      	mov	r3, r2
 80017e0:	803b      	strh	r3, [r7, #0]
	uint8_t temp,sizex,t,m=0;
 80017e2:	2300      	movs	r3, #0
 80017e4:	757b      	strb	r3, [r7, #21]
	uint16_t i,TypefaceNum;
	uint16_t x0=x;
 80017e6:	88fb      	ldrh	r3, [r7, #6]
 80017e8:	823b      	strh	r3, [r7, #16]
	sizex=sizey/2;
 80017ea:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80017ee:	085b      	lsrs	r3, r3, #1
 80017f0:	73fb      	strb	r3, [r7, #15]
	TypefaceNum=(sizex/8+((sizex%8)?1:0))*sizey;
 80017f2:	7bfb      	ldrb	r3, [r7, #15]
 80017f4:	08db      	lsrs	r3, r3, #3
 80017f6:	b2db      	uxtb	r3, r3
 80017f8:	461a      	mov	r2, r3
 80017fa:	7bfb      	ldrb	r3, [r7, #15]
 80017fc:	f003 0307 	and.w	r3, r3, #7
 8001800:	b2db      	uxtb	r3, r3
 8001802:	2b00      	cmp	r3, #0
 8001804:	bf14      	ite	ne
 8001806:	2301      	movne	r3, #1
 8001808:	2300      	moveq	r3, #0
 800180a:	b2db      	uxtb	r3, r3
 800180c:	4413      	add	r3, r2
 800180e:	b29a      	uxth	r2, r3
 8001810:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001814:	b29b      	uxth	r3, r3
 8001816:	fb12 f303 	smulbb	r3, r2, r3
 800181a:	81bb      	strh	r3, [r7, #12]
	character=character-' ';
 800181c:	78fb      	ldrb	r3, [r7, #3]
 800181e:	3b20      	subs	r3, #32
 8001820:	70fb      	strb	r3, [r7, #3]
	lcd_AddressSet(x,y,x+sizex-1,y+sizey-1);
 8001822:	7bfb      	ldrb	r3, [r7, #15]
 8001824:	b29a      	uxth	r2, r3
 8001826:	88fb      	ldrh	r3, [r7, #6]
 8001828:	4413      	add	r3, r2
 800182a:	b29b      	uxth	r3, r3
 800182c:	3b01      	subs	r3, #1
 800182e:	b29c      	uxth	r4, r3
 8001830:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001834:	b29a      	uxth	r2, r3
 8001836:	88bb      	ldrh	r3, [r7, #4]
 8001838:	4413      	add	r3, r2
 800183a:	b29b      	uxth	r3, r3
 800183c:	3b01      	subs	r3, #1
 800183e:	b29b      	uxth	r3, r3
 8001840:	88b9      	ldrh	r1, [r7, #4]
 8001842:	88f8      	ldrh	r0, [r7, #6]
 8001844:	4622      	mov	r2, r4
 8001846:	f7ff ff27 	bl	8001698 <lcd_AddressSet>
	for(i=0;i<TypefaceNum;i++)
 800184a:	2300      	movs	r3, #0
 800184c:	827b      	strh	r3, [r7, #18]
 800184e:	e07a      	b.n	8001946 <lcd_ShowChar+0x182>
	{
		if(sizey==12);
 8001850:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001854:	2b0c      	cmp	r3, #12
 8001856:	d028      	beq.n	80018aa <lcd_ShowChar+0xe6>
		else if(sizey==16)temp=ascii_1608[character][i];
 8001858:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800185c:	2b10      	cmp	r3, #16
 800185e:	d108      	bne.n	8001872 <lcd_ShowChar+0xae>
 8001860:	78fa      	ldrb	r2, [r7, #3]
 8001862:	8a7b      	ldrh	r3, [r7, #18]
 8001864:	493c      	ldr	r1, [pc, #240]	; (8001958 <lcd_ShowChar+0x194>)
 8001866:	0112      	lsls	r2, r2, #4
 8001868:	440a      	add	r2, r1
 800186a:	4413      	add	r3, r2
 800186c:	781b      	ldrb	r3, [r3, #0]
 800186e:	75fb      	strb	r3, [r7, #23]
 8001870:	e01b      	b.n	80018aa <lcd_ShowChar+0xe6>
		else if(sizey==24)temp=ascii_2412[character][i];
 8001872:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001876:	2b18      	cmp	r3, #24
 8001878:	d10b      	bne.n	8001892 <lcd_ShowChar+0xce>
 800187a:	78fa      	ldrb	r2, [r7, #3]
 800187c:	8a79      	ldrh	r1, [r7, #18]
 800187e:	4837      	ldr	r0, [pc, #220]	; (800195c <lcd_ShowChar+0x198>)
 8001880:	4613      	mov	r3, r2
 8001882:	005b      	lsls	r3, r3, #1
 8001884:	4413      	add	r3, r2
 8001886:	011b      	lsls	r3, r3, #4
 8001888:	4403      	add	r3, r0
 800188a:	440b      	add	r3, r1
 800188c:	781b      	ldrb	r3, [r3, #0]
 800188e:	75fb      	strb	r3, [r7, #23]
 8001890:	e00b      	b.n	80018aa <lcd_ShowChar+0xe6>
		else if(sizey==32)temp=ascii_3216[character][i];
 8001892:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001896:	2b20      	cmp	r3, #32
 8001898:	d15a      	bne.n	8001950 <lcd_ShowChar+0x18c>
 800189a:	78fa      	ldrb	r2, [r7, #3]
 800189c:	8a7b      	ldrh	r3, [r7, #18]
 800189e:	4930      	ldr	r1, [pc, #192]	; (8001960 <lcd_ShowChar+0x19c>)
 80018a0:	0192      	lsls	r2, r2, #6
 80018a2:	440a      	add	r2, r1
 80018a4:	4413      	add	r3, r2
 80018a6:	781b      	ldrb	r3, [r3, #0]
 80018a8:	75fb      	strb	r3, [r7, #23]
		else return;
		for(t=0;t<8;t++)
 80018aa:	2300      	movs	r3, #0
 80018ac:	75bb      	strb	r3, [r7, #22]
 80018ae:	e044      	b.n	800193a <lcd_ShowChar+0x176>
		{
			if(!mode)
 80018b0:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d120      	bne.n	80018fa <lcd_ShowChar+0x136>
			{
				if(temp&(0x01<<t))LCD_WR_DATA(fc);
 80018b8:	7dfa      	ldrb	r2, [r7, #23]
 80018ba:	7dbb      	ldrb	r3, [r7, #22]
 80018bc:	fa42 f303 	asr.w	r3, r2, r3
 80018c0:	f003 0301 	and.w	r3, r3, #1
 80018c4:	2b00      	cmp	r3, #0
 80018c6:	d004      	beq.n	80018d2 <lcd_ShowChar+0x10e>
 80018c8:	883b      	ldrh	r3, [r7, #0]
 80018ca:	4618      	mov	r0, r3
 80018cc:	f7ff fec2 	bl	8001654 <LCD_WR_DATA>
 80018d0:	e003      	b.n	80018da <lcd_ShowChar+0x116>
				else LCD_WR_DATA(bc);
 80018d2:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80018d4:	4618      	mov	r0, r3
 80018d6:	f7ff febd 	bl	8001654 <LCD_WR_DATA>
				m++;
 80018da:	7d7b      	ldrb	r3, [r7, #21]
 80018dc:	3301      	adds	r3, #1
 80018de:	757b      	strb	r3, [r7, #21]
				if(m%sizex==0)
 80018e0:	7d7b      	ldrb	r3, [r7, #21]
 80018e2:	7bfa      	ldrb	r2, [r7, #15]
 80018e4:	fbb3 f1f2 	udiv	r1, r3, r2
 80018e8:	fb02 f201 	mul.w	r2, r2, r1
 80018ec:	1a9b      	subs	r3, r3, r2
 80018ee:	b2db      	uxtb	r3, r3
 80018f0:	2b00      	cmp	r3, #0
 80018f2:	d11f      	bne.n	8001934 <lcd_ShowChar+0x170>
				{
					m=0;
 80018f4:	2300      	movs	r3, #0
 80018f6:	757b      	strb	r3, [r7, #21]
					break;
 80018f8:	e022      	b.n	8001940 <lcd_ShowChar+0x17c>
				}
			}
			else
			{
				if(temp&(0x01<<t))lcd_DrawPoint(x,y,fc);
 80018fa:	7dfa      	ldrb	r2, [r7, #23]
 80018fc:	7dbb      	ldrb	r3, [r7, #22]
 80018fe:	fa42 f303 	asr.w	r3, r2, r3
 8001902:	f003 0301 	and.w	r3, r3, #1
 8001906:	2b00      	cmp	r3, #0
 8001908:	d005      	beq.n	8001916 <lcd_ShowChar+0x152>
 800190a:	883a      	ldrh	r2, [r7, #0]
 800190c:	88b9      	ldrh	r1, [r7, #4]
 800190e:	88fb      	ldrh	r3, [r7, #6]
 8001910:	4618      	mov	r0, r3
 8001912:	f7ff ff3f 	bl	8001794 <lcd_DrawPoint>
				x++;
 8001916:	88fb      	ldrh	r3, [r7, #6]
 8001918:	3301      	adds	r3, #1
 800191a:	80fb      	strh	r3, [r7, #6]
				if((x-x0)==sizex)
 800191c:	88fa      	ldrh	r2, [r7, #6]
 800191e:	8a3b      	ldrh	r3, [r7, #16]
 8001920:	1ad2      	subs	r2, r2, r3
 8001922:	7bfb      	ldrb	r3, [r7, #15]
 8001924:	429a      	cmp	r2, r3
 8001926:	d105      	bne.n	8001934 <lcd_ShowChar+0x170>
				{
					x=x0;
 8001928:	8a3b      	ldrh	r3, [r7, #16]
 800192a:	80fb      	strh	r3, [r7, #6]
					y++;
 800192c:	88bb      	ldrh	r3, [r7, #4]
 800192e:	3301      	adds	r3, #1
 8001930:	80bb      	strh	r3, [r7, #4]
					break;
 8001932:	e005      	b.n	8001940 <lcd_ShowChar+0x17c>
		for(t=0;t<8;t++)
 8001934:	7dbb      	ldrb	r3, [r7, #22]
 8001936:	3301      	adds	r3, #1
 8001938:	75bb      	strb	r3, [r7, #22]
 800193a:	7dbb      	ldrb	r3, [r7, #22]
 800193c:	2b07      	cmp	r3, #7
 800193e:	d9b7      	bls.n	80018b0 <lcd_ShowChar+0xec>
	for(i=0;i<TypefaceNum;i++)
 8001940:	8a7b      	ldrh	r3, [r7, #18]
 8001942:	3301      	adds	r3, #1
 8001944:	827b      	strh	r3, [r7, #18]
 8001946:	8a7a      	ldrh	r2, [r7, #18]
 8001948:	89bb      	ldrh	r3, [r7, #12]
 800194a:	429a      	cmp	r2, r3
 800194c:	d380      	bcc.n	8001850 <lcd_ShowChar+0x8c>
 800194e:	e000      	b.n	8001952 <lcd_ShowChar+0x18e>
		else return;
 8001950:	bf00      	nop
				}
			}
		}
	}
}
 8001952:	371c      	adds	r7, #28
 8001954:	46bd      	mov	sp, r7
 8001956:	bd90      	pop	{r4, r7, pc}
 8001958:	0800a124 	.word	0x0800a124
 800195c:	0800a714 	.word	0x0800a714
 8001960:	0800b8e4 	.word	0x0800b8e4

08001964 <lcd_SetDir>:
	}
}


void lcd_SetDir(uint8_t dir) //chinh huong man hinh
{
 8001964:	b480      	push	{r7}
 8001966:	b083      	sub	sp, #12
 8001968:	af00      	add	r7, sp, #0
 800196a:	4603      	mov	r3, r0
 800196c:	71fb      	strb	r3, [r7, #7]
	if((dir>>4)%4)
 800196e:	79fb      	ldrb	r3, [r7, #7]
 8001970:	091b      	lsrs	r3, r3, #4
 8001972:	b2db      	uxtb	r3, r3
 8001974:	f003 0303 	and.w	r3, r3, #3
 8001978:	b2db      	uxtb	r3, r3
 800197a:	2b00      	cmp	r3, #0
 800197c:	d007      	beq.n	800198e <lcd_SetDir+0x2a>
	{
		lcddev.width=320;
 800197e:	4b0a      	ldr	r3, [pc, #40]	; (80019a8 <lcd_SetDir+0x44>)
 8001980:	f44f 72a0 	mov.w	r2, #320	; 0x140
 8001984:	801a      	strh	r2, [r3, #0]
		lcddev.height=240;
 8001986:	4b08      	ldr	r3, [pc, #32]	; (80019a8 <lcd_SetDir+0x44>)
 8001988:	22f0      	movs	r2, #240	; 0xf0
 800198a:	805a      	strh	r2, [r3, #2]
	}else
	{
		lcddev.width=240;
		lcddev.height=320;
	}
}
 800198c:	e006      	b.n	800199c <lcd_SetDir+0x38>
		lcddev.width=240;
 800198e:	4b06      	ldr	r3, [pc, #24]	; (80019a8 <lcd_SetDir+0x44>)
 8001990:	22f0      	movs	r2, #240	; 0xf0
 8001992:	801a      	strh	r2, [r3, #0]
		lcddev.height=320;
 8001994:	4b04      	ldr	r3, [pc, #16]	; (80019a8 <lcd_SetDir+0x44>)
 8001996:	f44f 72a0 	mov.w	r2, #320	; 0x140
 800199a:	805a      	strh	r2, [r3, #2]
}
 800199c:	bf00      	nop
 800199e:	370c      	adds	r7, #12
 80019a0:	46bd      	mov	sp, r7
 80019a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a6:	4770      	bx	lr
 80019a8:	2000036c 	.word	0x2000036c

080019ac <lcd_init>:


void lcd_init(void)
{
 80019ac:	b580      	push	{r7, lr}
 80019ae:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_RESET);
 80019b0:	2200      	movs	r2, #0
 80019b2:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019b6:	48aa      	ldr	r0, [pc, #680]	; (8001c60 <lcd_init+0x2b4>)
 80019b8:	f002 fbd2 	bl	8004160 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 80019bc:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80019c0:	f001 f8e8 	bl	8002b94 <HAL_Delay>
	HAL_GPIO_WritePin(FSMC_RES_GPIO_Port, FSMC_RES_Pin, GPIO_PIN_SET);
 80019c4:	2201      	movs	r2, #1
 80019c6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019ca:	48a5      	ldr	r0, [pc, #660]	; (8001c60 <lcd_init+0x2b4>)
 80019cc:	f002 fbc8 	bl	8004160 <HAL_GPIO_WritePin>
	HAL_Delay(500);
 80019d0:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80019d4:	f001 f8de 	bl	8002b94 <HAL_Delay>
	lcd_SetDir(DFT_SCAN_DIR);
 80019d8:	2000      	movs	r0, #0
 80019da:	f7ff ffc3 	bl	8001964 <lcd_SetDir>
	LCD_WR_REG(0XD3);
 80019de:	20d3      	movs	r0, #211	; 0xd3
 80019e0:	f7ff fe28 	bl	8001634 <LCD_WR_REG>
	lcddev.id=LCD_RD_DATA();	//dummy read
 80019e4:	f7ff fe46 	bl	8001674 <LCD_RD_DATA>
 80019e8:	4603      	mov	r3, r0
 80019ea:	461a      	mov	r2, r3
 80019ec:	4b9d      	ldr	r3, [pc, #628]	; (8001c64 <lcd_init+0x2b8>)
 80019ee:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 80019f0:	f7ff fe40 	bl	8001674 <LCD_RD_DATA>
 80019f4:	4603      	mov	r3, r0
 80019f6:	461a      	mov	r2, r3
 80019f8:	4b9a      	ldr	r3, [pc, #616]	; (8001c64 <lcd_init+0x2b8>)
 80019fa:	809a      	strh	r2, [r3, #4]
	lcddev.id=LCD_RD_DATA();
 80019fc:	f7ff fe3a 	bl	8001674 <LCD_RD_DATA>
 8001a00:	4603      	mov	r3, r0
 8001a02:	461a      	mov	r2, r3
 8001a04:	4b97      	ldr	r3, [pc, #604]	; (8001c64 <lcd_init+0x2b8>)
 8001a06:	809a      	strh	r2, [r3, #4]
	lcddev.id<<=8;
 8001a08:	4b96      	ldr	r3, [pc, #600]	; (8001c64 <lcd_init+0x2b8>)
 8001a0a:	889b      	ldrh	r3, [r3, #4]
 8001a0c:	021b      	lsls	r3, r3, #8
 8001a0e:	b29a      	uxth	r2, r3
 8001a10:	4b94      	ldr	r3, [pc, #592]	; (8001c64 <lcd_init+0x2b8>)
 8001a12:	809a      	strh	r2, [r3, #4]
	lcddev.id|=LCD_RD_DATA();
 8001a14:	f7ff fe2e 	bl	8001674 <LCD_RD_DATA>
 8001a18:	4603      	mov	r3, r0
 8001a1a:	461a      	mov	r2, r3
 8001a1c:	4b91      	ldr	r3, [pc, #580]	; (8001c64 <lcd_init+0x2b8>)
 8001a1e:	889b      	ldrh	r3, [r3, #4]
 8001a20:	4313      	orrs	r3, r2
 8001a22:	b29a      	uxth	r2, r3
 8001a24:	4b8f      	ldr	r3, [pc, #572]	; (8001c64 <lcd_init+0x2b8>)
 8001a26:	809a      	strh	r2, [r3, #4]

	LCD_WR_REG(0xCF);
 8001a28:	20cf      	movs	r0, #207	; 0xcf
 8001a2a:	f7ff fe03 	bl	8001634 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001a2e:	2000      	movs	r0, #0
 8001a30:	f7ff fe10 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0xC1);
 8001a34:	20c1      	movs	r0, #193	; 0xc1
 8001a36:	f7ff fe0d 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0X30);
 8001a3a:	2030      	movs	r0, #48	; 0x30
 8001a3c:	f7ff fe0a 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_REG(0xED);
 8001a40:	20ed      	movs	r0, #237	; 0xed
 8001a42:	f7ff fdf7 	bl	8001634 <LCD_WR_REG>
	LCD_WR_DATA(0x64);
 8001a46:	2064      	movs	r0, #100	; 0x64
 8001a48:	f7ff fe04 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x03);
 8001a4c:	2003      	movs	r0, #3
 8001a4e:	f7ff fe01 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0X12);
 8001a52:	2012      	movs	r0, #18
 8001a54:	f7ff fdfe 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0X81);
 8001a58:	2081      	movs	r0, #129	; 0x81
 8001a5a:	f7ff fdfb 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_REG(0xE8);
 8001a5e:	20e8      	movs	r0, #232	; 0xe8
 8001a60:	f7ff fde8 	bl	8001634 <LCD_WR_REG>
	LCD_WR_DATA(0x85);
 8001a64:	2085      	movs	r0, #133	; 0x85
 8001a66:	f7ff fdf5 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001a6a:	2010      	movs	r0, #16
 8001a6c:	f7ff fdf2 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x7A);
 8001a70:	207a      	movs	r0, #122	; 0x7a
 8001a72:	f7ff fdef 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_REG(0xCB);
 8001a76:	20cb      	movs	r0, #203	; 0xcb
 8001a78:	f7ff fddc 	bl	8001634 <LCD_WR_REG>
	LCD_WR_DATA(0x39);
 8001a7c:	2039      	movs	r0, #57	; 0x39
 8001a7e:	f7ff fde9 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x2C);
 8001a82:	202c      	movs	r0, #44	; 0x2c
 8001a84:	f7ff fde6 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001a88:	2000      	movs	r0, #0
 8001a8a:	f7ff fde3 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x34);
 8001a8e:	2034      	movs	r0, #52	; 0x34
 8001a90:	f7ff fde0 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x02);
 8001a94:	2002      	movs	r0, #2
 8001a96:	f7ff fddd 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_REG(0xF7);
 8001a9a:	20f7      	movs	r0, #247	; 0xf7
 8001a9c:	f7ff fdca 	bl	8001634 <LCD_WR_REG>
	LCD_WR_DATA(0x20);
 8001aa0:	2020      	movs	r0, #32
 8001aa2:	f7ff fdd7 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_REG(0xEA);
 8001aa6:	20ea      	movs	r0, #234	; 0xea
 8001aa8:	f7ff fdc4 	bl	8001634 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001aac:	2000      	movs	r0, #0
 8001aae:	f7ff fdd1 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001ab2:	2000      	movs	r0, #0
 8001ab4:	f7ff fdce 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_REG(0xC0);    //Power control
 8001ab8:	20c0      	movs	r0, #192	; 0xc0
 8001aba:	f7ff fdbb 	bl	8001634 <LCD_WR_REG>
	LCD_WR_DATA(0x1B);   //VRH[5:0]
 8001abe:	201b      	movs	r0, #27
 8001ac0:	f7ff fdc8 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_REG(0xC1);    //Power control
 8001ac4:	20c1      	movs	r0, #193	; 0xc1
 8001ac6:	f7ff fdb5 	bl	8001634 <LCD_WR_REG>
	LCD_WR_DATA(0x01);   //SAP[2:0];BT[3:0]
 8001aca:	2001      	movs	r0, #1
 8001acc:	f7ff fdc2 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_REG(0xC5);    //VCM control
 8001ad0:	20c5      	movs	r0, #197	; 0xc5
 8001ad2:	f7ff fdaf 	bl	8001634 <LCD_WR_REG>
	LCD_WR_DATA(0x30); 	 //3F
 8001ad6:	2030      	movs	r0, #48	; 0x30
 8001ad8:	f7ff fdbc 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x30); 	 //3C
 8001adc:	2030      	movs	r0, #48	; 0x30
 8001ade:	f7ff fdb9 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_REG(0xC7);    //VCM control2
 8001ae2:	20c7      	movs	r0, #199	; 0xc7
 8001ae4:	f7ff fda6 	bl	8001634 <LCD_WR_REG>
	LCD_WR_DATA(0XB7);
 8001ae8:	20b7      	movs	r0, #183	; 0xb7
 8001aea:	f7ff fdb3 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_REG(0x36);    // Memory Access Control
 8001aee:	2036      	movs	r0, #54	; 0x36
 8001af0:	f7ff fda0 	bl	8001634 <LCD_WR_REG>

	LCD_WR_DATA(0x08|DFT_SCAN_DIR);
 8001af4:	2008      	movs	r0, #8
 8001af6:	f7ff fdad 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_REG(0x3A);
 8001afa:	203a      	movs	r0, #58	; 0x3a
 8001afc:	f7ff fd9a 	bl	8001634 <LCD_WR_REG>
	LCD_WR_DATA(0x55);
 8001b00:	2055      	movs	r0, #85	; 0x55
 8001b02:	f7ff fda7 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_REG(0xB1);
 8001b06:	20b1      	movs	r0, #177	; 0xb1
 8001b08:	f7ff fd94 	bl	8001634 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001b0c:	2000      	movs	r0, #0
 8001b0e:	f7ff fda1 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x1A);
 8001b12:	201a      	movs	r0, #26
 8001b14:	f7ff fd9e 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_REG(0xB6);    // Display Function Control
 8001b18:	20b6      	movs	r0, #182	; 0xb6
 8001b1a:	f7ff fd8b 	bl	8001634 <LCD_WR_REG>
	LCD_WR_DATA(0x0A);
 8001b1e:	200a      	movs	r0, #10
 8001b20:	f7ff fd98 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0xA2);
 8001b24:	20a2      	movs	r0, #162	; 0xa2
 8001b26:	f7ff fd95 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_REG(0xF2);    // 3Gamma Function Disable
 8001b2a:	20f2      	movs	r0, #242	; 0xf2
 8001b2c:	f7ff fd82 	bl	8001634 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001b30:	2000      	movs	r0, #0
 8001b32:	f7ff fd8f 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_REG(0x26);    //Gamma curve selected
 8001b36:	2026      	movs	r0, #38	; 0x26
 8001b38:	f7ff fd7c 	bl	8001634 <LCD_WR_REG>
	LCD_WR_DATA(0x01);
 8001b3c:	2001      	movs	r0, #1
 8001b3e:	f7ff fd89 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_REG(0xE0);    //Set Gamma
 8001b42:	20e0      	movs	r0, #224	; 0xe0
 8001b44:	f7ff fd76 	bl	8001634 <LCD_WR_REG>
	LCD_WR_DATA(0x0F);
 8001b48:	200f      	movs	r0, #15
 8001b4a:	f7ff fd83 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x2A);
 8001b4e:	202a      	movs	r0, #42	; 0x2a
 8001b50:	f7ff fd80 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x28);
 8001b54:	2028      	movs	r0, #40	; 0x28
 8001b56:	f7ff fd7d 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001b5a:	2008      	movs	r0, #8
 8001b5c:	f7ff fd7a 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x0E);
 8001b60:	200e      	movs	r0, #14
 8001b62:	f7ff fd77 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x08);
 8001b66:	2008      	movs	r0, #8
 8001b68:	f7ff fd74 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x54);
 8001b6c:	2054      	movs	r0, #84	; 0x54
 8001b6e:	f7ff fd71 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0XA9);
 8001b72:	20a9      	movs	r0, #169	; 0xa9
 8001b74:	f7ff fd6e 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x43);
 8001b78:	2043      	movs	r0, #67	; 0x43
 8001b7a:	f7ff fd6b 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x0A);
 8001b7e:	200a      	movs	r0, #10
 8001b80:	f7ff fd68 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001b84:	200f      	movs	r0, #15
 8001b86:	f7ff fd65 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001b8a:	2000      	movs	r0, #0
 8001b8c:	f7ff fd62 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001b90:	2000      	movs	r0, #0
 8001b92:	f7ff fd5f 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001b96:	2000      	movs	r0, #0
 8001b98:	f7ff fd5c 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001b9c:	2000      	movs	r0, #0
 8001b9e:	f7ff fd59 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_REG(0XE1);    //Set Gamma
 8001ba2:	20e1      	movs	r0, #225	; 0xe1
 8001ba4:	f7ff fd46 	bl	8001634 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001ba8:	2000      	movs	r0, #0
 8001baa:	f7ff fd53 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x15);
 8001bae:	2015      	movs	r0, #21
 8001bb0:	f7ff fd50 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x17);
 8001bb4:	2017      	movs	r0, #23
 8001bb6:	f7ff fd4d 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x07);
 8001bba:	2007      	movs	r0, #7
 8001bbc:	f7ff fd4a 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x11);
 8001bc0:	2011      	movs	r0, #17
 8001bc2:	f7ff fd47 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x06);
 8001bc6:	2006      	movs	r0, #6
 8001bc8:	f7ff fd44 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x2B);
 8001bcc:	202b      	movs	r0, #43	; 0x2b
 8001bce:	f7ff fd41 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x56);
 8001bd2:	2056      	movs	r0, #86	; 0x56
 8001bd4:	f7ff fd3e 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x3C);
 8001bd8:	203c      	movs	r0, #60	; 0x3c
 8001bda:	f7ff fd3b 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x05);
 8001bde:	2005      	movs	r0, #5
 8001be0:	f7ff fd38 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x10);
 8001be4:	2010      	movs	r0, #16
 8001be6:	f7ff fd35 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001bea:	200f      	movs	r0, #15
 8001bec:	f7ff fd32 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001bf0:	203f      	movs	r0, #63	; 0x3f
 8001bf2:	f7ff fd2f 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x3F);
 8001bf6:	203f      	movs	r0, #63	; 0x3f
 8001bf8:	f7ff fd2c 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x0F);
 8001bfc:	200f      	movs	r0, #15
 8001bfe:	f7ff fd29 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_REG(0x2B);
 8001c02:	202b      	movs	r0, #43	; 0x2b
 8001c04:	f7ff fd16 	bl	8001634 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001c08:	2000      	movs	r0, #0
 8001c0a:	f7ff fd23 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001c0e:	2000      	movs	r0, #0
 8001c10:	f7ff fd20 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x01);
 8001c14:	2001      	movs	r0, #1
 8001c16:	f7ff fd1d 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x3f);
 8001c1a:	203f      	movs	r0, #63	; 0x3f
 8001c1c:	f7ff fd1a 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_REG(0x2A);
 8001c20:	202a      	movs	r0, #42	; 0x2a
 8001c22:	f7ff fd07 	bl	8001634 <LCD_WR_REG>
	LCD_WR_DATA(0x00);
 8001c26:	2000      	movs	r0, #0
 8001c28:	f7ff fd14 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001c2c:	2000      	movs	r0, #0
 8001c2e:	f7ff fd11 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0x00);
 8001c32:	2000      	movs	r0, #0
 8001c34:	f7ff fd0e 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_DATA(0xef);
 8001c38:	20ef      	movs	r0, #239	; 0xef
 8001c3a:	f7ff fd0b 	bl	8001654 <LCD_WR_DATA>
	LCD_WR_REG(0x11); //Exit Sleep
 8001c3e:	2011      	movs	r0, #17
 8001c40:	f7ff fcf8 	bl	8001634 <LCD_WR_REG>
	HAL_Delay(120);
 8001c44:	2078      	movs	r0, #120	; 0x78
 8001c46:	f000 ffa5 	bl	8002b94 <HAL_Delay>
	LCD_WR_REG(0x29); //display on
 8001c4a:	2029      	movs	r0, #41	; 0x29
 8001c4c:	f7ff fcf2 	bl	8001634 <LCD_WR_REG>
	HAL_GPIO_WritePin(FSMC_BLK_GPIO_Port, FSMC_BLK_Pin, 1);
 8001c50:	2201      	movs	r2, #1
 8001c52:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001c56:	4804      	ldr	r0, [pc, #16]	; (8001c68 <lcd_init+0x2bc>)
 8001c58:	f002 fa82 	bl	8004160 <HAL_GPIO_WritePin>
}
 8001c5c:	bf00      	nop
 8001c5e:	bd80      	pop	{r7, pc}
 8001c60:	40020800 	.word	0x40020800
 8001c64:	2000036c 	.word	0x2000036c
 8001c68:	40020000 	.word	0x40020000

08001c6c <lcd_ShowStr>:
		}
	}
}

void lcd_ShowStr(uint16_t x, uint16_t y,char *str,uint16_t fc, uint16_t bc,uint8_t sizey,uint8_t mode)
{
 8001c6c:	b590      	push	{r4, r7, lr}
 8001c6e:	b08b      	sub	sp, #44	; 0x2c
 8001c70:	af04      	add	r7, sp, #16
 8001c72:	60ba      	str	r2, [r7, #8]
 8001c74:	461a      	mov	r2, r3
 8001c76:	4603      	mov	r3, r0
 8001c78:	81fb      	strh	r3, [r7, #14]
 8001c7a:	460b      	mov	r3, r1
 8001c7c:	81bb      	strh	r3, [r7, #12]
 8001c7e:	4613      	mov	r3, r2
 8001c80:	80fb      	strh	r3, [r7, #6]
	uint16_t x0=x;
 8001c82:	89fb      	ldrh	r3, [r7, #14]
 8001c84:	82bb      	strh	r3, [r7, #20]
    uint8_t bHz=0;
 8001c86:	2300      	movs	r3, #0
 8001c88:	75fb      	strb	r3, [r7, #23]
	while(*str!=0)
 8001c8a:	e048      	b.n	8001d1e <lcd_ShowStr+0xb2>
	{
		if(!bHz)
 8001c8c:	7dfb      	ldrb	r3, [r7, #23]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d145      	bne.n	8001d1e <lcd_ShowStr+0xb2>
		{
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8001c92:	89fa      	ldrh	r2, [r7, #14]
 8001c94:	4b26      	ldr	r3, [pc, #152]	; (8001d30 <lcd_ShowStr+0xc4>)
 8001c96:	881b      	ldrh	r3, [r3, #0]
 8001c98:	4619      	mov	r1, r3
 8001c9a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001c9e:	085b      	lsrs	r3, r3, #1
 8001ca0:	b2db      	uxtb	r3, r3
 8001ca2:	1acb      	subs	r3, r1, r3
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	dc3f      	bgt.n	8001d28 <lcd_ShowStr+0xbc>
 8001ca8:	89ba      	ldrh	r2, [r7, #12]
 8001caa:	4b21      	ldr	r3, [pc, #132]	; (8001d30 <lcd_ShowStr+0xc4>)
 8001cac:	885b      	ldrh	r3, [r3, #2]
 8001cae:	4619      	mov	r1, r3
 8001cb0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001cb4:	1acb      	subs	r3, r1, r3
 8001cb6:	429a      	cmp	r2, r3
 8001cb8:	dc36      	bgt.n	8001d28 <lcd_ShowStr+0xbc>
			if(*str>0x80)bHz=1;
 8001cba:	68bb      	ldr	r3, [r7, #8]
 8001cbc:	781b      	ldrb	r3, [r3, #0]
 8001cbe:	2b80      	cmp	r3, #128	; 0x80
 8001cc0:	d902      	bls.n	8001cc8 <lcd_ShowStr+0x5c>
 8001cc2:	2301      	movs	r3, #1
 8001cc4:	75fb      	strb	r3, [r7, #23]
 8001cc6:	e02a      	b.n	8001d1e <lcd_ShowStr+0xb2>
			else
			{
				if(*str==0x0D)
 8001cc8:	68bb      	ldr	r3, [r7, #8]
 8001cca:	781b      	ldrb	r3, [r3, #0]
 8001ccc:	2b0d      	cmp	r3, #13
 8001cce:	d10b      	bne.n	8001ce8 <lcd_ShowStr+0x7c>
				{
					y+=sizey;
 8001cd0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001cd4:	b29a      	uxth	r2, r3
 8001cd6:	89bb      	ldrh	r3, [r7, #12]
 8001cd8:	4413      	add	r3, r2
 8001cda:	81bb      	strh	r3, [r7, #12]
					x=x0;
 8001cdc:	8abb      	ldrh	r3, [r7, #20]
 8001cde:	81fb      	strh	r3, [r7, #14]
					str++;
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	3301      	adds	r3, #1
 8001ce4:	60bb      	str	r3, [r7, #8]
 8001ce6:	e017      	b.n	8001d18 <lcd_ShowStr+0xac>
				}else
				{
					lcd_ShowChar(x,y,*str,fc,bc,sizey,mode);
 8001ce8:	68bb      	ldr	r3, [r7, #8]
 8001cea:	781a      	ldrb	r2, [r3, #0]
 8001cec:	88fc      	ldrh	r4, [r7, #6]
 8001cee:	89b9      	ldrh	r1, [r7, #12]
 8001cf0:	89f8      	ldrh	r0, [r7, #14]
 8001cf2:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8001cf6:	9302      	str	r3, [sp, #8]
 8001cf8:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001cfc:	9301      	str	r3, [sp, #4]
 8001cfe:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8001d00:	9300      	str	r3, [sp, #0]
 8001d02:	4623      	mov	r3, r4
 8001d04:	f7ff fd5e 	bl	80017c4 <lcd_ShowChar>
					x+=sizey/2;
 8001d08:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001d0c:	085b      	lsrs	r3, r3, #1
 8001d0e:	b2db      	uxtb	r3, r3
 8001d10:	b29a      	uxth	r2, r3
 8001d12:	89fb      	ldrh	r3, [r7, #14]
 8001d14:	4413      	add	r3, r2
 8001d16:	81fb      	strh	r3, [r7, #14]
				}
			  str++;
 8001d18:	68bb      	ldr	r3, [r7, #8]
 8001d1a:	3301      	adds	r3, #1
 8001d1c:	60bb      	str	r3, [r7, #8]
	while(*str!=0)
 8001d1e:	68bb      	ldr	r3, [r7, #8]
 8001d20:	781b      	ldrb	r3, [r3, #0]
 8001d22:	2b00      	cmp	r3, #0
 8001d24:	d1b2      	bne.n	8001c8c <lcd_ShowStr+0x20>
 8001d26:	e000      	b.n	8001d2a <lcd_ShowStr+0xbe>
			if(x>(lcddev.width-sizey/2)||y>(lcddev.height-sizey)) return;
 8001d28:	bf00      	nop
			}
		}
	}
}
 8001d2a:	371c      	adds	r7, #28
 8001d2c:	46bd      	mov	sp, r7
 8001d2e:	bd90      	pop	{r4, r7, pc}
 8001d30:	2000036c 	.word	0x2000036c

08001d34 <led7_Scan>:

void led7_init(){
	  HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
}

void led7_Scan(){
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
	spi_buffer &= 0x00ff;
 8001d38:	4b3f      	ldr	r3, [pc, #252]	; (8001e38 <led7_Scan+0x104>)
 8001d3a:	881b      	ldrh	r3, [r3, #0]
 8001d3c:	b2db      	uxtb	r3, r3
 8001d3e:	b29a      	uxth	r2, r3
 8001d40:	4b3d      	ldr	r3, [pc, #244]	; (8001e38 <led7_Scan+0x104>)
 8001d42:	801a      	strh	r2, [r3, #0]
	spi_buffer |= led7seg[led7_index] << 8;
 8001d44:	4b3d      	ldr	r3, [pc, #244]	; (8001e3c <led7_Scan+0x108>)
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	4a3d      	ldr	r2, [pc, #244]	; (8001e40 <led7_Scan+0x10c>)
 8001d4a:	5cd3      	ldrb	r3, [r2, r3]
 8001d4c:	021b      	lsls	r3, r3, #8
 8001d4e:	b21a      	sxth	r2, r3
 8001d50:	4b39      	ldr	r3, [pc, #228]	; (8001e38 <led7_Scan+0x104>)
 8001d52:	881b      	ldrh	r3, [r3, #0]
 8001d54:	b21b      	sxth	r3, r3
 8001d56:	4313      	orrs	r3, r2
 8001d58:	b21b      	sxth	r3, r3
 8001d5a:	b29a      	uxth	r2, r3
 8001d5c:	4b36      	ldr	r3, [pc, #216]	; (8001e38 <led7_Scan+0x104>)
 8001d5e:	801a      	strh	r2, [r3, #0]
	switch(led7_index){
 8001d60:	4b36      	ldr	r3, [pc, #216]	; (8001e3c <led7_Scan+0x108>)
 8001d62:	681b      	ldr	r3, [r3, #0]
 8001d64:	2b03      	cmp	r3, #3
 8001d66:	d847      	bhi.n	8001df8 <led7_Scan+0xc4>
 8001d68:	a201      	add	r2, pc, #4	; (adr r2, 8001d70 <led7_Scan+0x3c>)
 8001d6a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d6e:	bf00      	nop
 8001d70:	08001d81 	.word	0x08001d81
 8001d74:	08001d9f 	.word	0x08001d9f
 8001d78:	08001dbd 	.word	0x08001dbd
 8001d7c:	08001ddb 	.word	0x08001ddb
	case 0:
		spi_buffer |= 0x00b0;
 8001d80:	4b2d      	ldr	r3, [pc, #180]	; (8001e38 <led7_Scan+0x104>)
 8001d82:	881b      	ldrh	r3, [r3, #0]
 8001d84:	f043 03b0 	orr.w	r3, r3, #176	; 0xb0
 8001d88:	b29a      	uxth	r2, r3
 8001d8a:	4b2b      	ldr	r3, [pc, #172]	; (8001e38 <led7_Scan+0x104>)
 8001d8c:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffbf;//1011
 8001d8e:	4b2a      	ldr	r3, [pc, #168]	; (8001e38 <led7_Scan+0x104>)
 8001d90:	881b      	ldrh	r3, [r3, #0]
 8001d92:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001d96:	b29a      	uxth	r2, r3
 8001d98:	4b27      	ldr	r3, [pc, #156]	; (8001e38 <led7_Scan+0x104>)
 8001d9a:	801a      	strh	r2, [r3, #0]
		break;
 8001d9c:	e02d      	b.n	8001dfa <led7_Scan+0xc6>
	case 1:
		spi_buffer |= 0x00d0;
 8001d9e:	4b26      	ldr	r3, [pc, #152]	; (8001e38 <led7_Scan+0x104>)
 8001da0:	881b      	ldrh	r3, [r3, #0]
 8001da2:	f043 03d0 	orr.w	r3, r3, #208	; 0xd0
 8001da6:	b29a      	uxth	r2, r3
 8001da8:	4b23      	ldr	r3, [pc, #140]	; (8001e38 <led7_Scan+0x104>)
 8001daa:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffdf;//1101
 8001dac:	4b22      	ldr	r3, [pc, #136]	; (8001e38 <led7_Scan+0x104>)
 8001dae:	881b      	ldrh	r3, [r3, #0]
 8001db0:	f023 0320 	bic.w	r3, r3, #32
 8001db4:	b29a      	uxth	r2, r3
 8001db6:	4b20      	ldr	r3, [pc, #128]	; (8001e38 <led7_Scan+0x104>)
 8001db8:	801a      	strh	r2, [r3, #0]
		break;
 8001dba:	e01e      	b.n	8001dfa <led7_Scan+0xc6>
	case 2:
		spi_buffer |= 0x00e0;
 8001dbc:	4b1e      	ldr	r3, [pc, #120]	; (8001e38 <led7_Scan+0x104>)
 8001dbe:	881b      	ldrh	r3, [r3, #0]
 8001dc0:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 8001dc4:	b29a      	uxth	r2, r3
 8001dc6:	4b1c      	ldr	r3, [pc, #112]	; (8001e38 <led7_Scan+0x104>)
 8001dc8:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xffef;//1110
 8001dca:	4b1b      	ldr	r3, [pc, #108]	; (8001e38 <led7_Scan+0x104>)
 8001dcc:	881b      	ldrh	r3, [r3, #0]
 8001dce:	f023 0310 	bic.w	r3, r3, #16
 8001dd2:	b29a      	uxth	r2, r3
 8001dd4:	4b18      	ldr	r3, [pc, #96]	; (8001e38 <led7_Scan+0x104>)
 8001dd6:	801a      	strh	r2, [r3, #0]
		break;
 8001dd8:	e00f      	b.n	8001dfa <led7_Scan+0xc6>
	case 3:
		spi_buffer |= 0x0070;
 8001dda:	4b17      	ldr	r3, [pc, #92]	; (8001e38 <led7_Scan+0x104>)
 8001ddc:	881b      	ldrh	r3, [r3, #0]
 8001dde:	f043 0370 	orr.w	r3, r3, #112	; 0x70
 8001de2:	b29a      	uxth	r2, r3
 8001de4:	4b14      	ldr	r3, [pc, #80]	; (8001e38 <led7_Scan+0x104>)
 8001de6:	801a      	strh	r2, [r3, #0]
		spi_buffer &= 0xff7f;//0111
 8001de8:	4b13      	ldr	r3, [pc, #76]	; (8001e38 <led7_Scan+0x104>)
 8001dea:	881b      	ldrh	r3, [r3, #0]
 8001dec:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001df0:	b29a      	uxth	r2, r3
 8001df2:	4b11      	ldr	r3, [pc, #68]	; (8001e38 <led7_Scan+0x104>)
 8001df4:	801a      	strh	r2, [r3, #0]
		break;
 8001df6:	e000      	b.n	8001dfa <led7_Scan+0xc6>
	default:
		break;
 8001df8:	bf00      	nop
	}
	led7_index = (led7_index + 1)%4;
 8001dfa:	4b10      	ldr	r3, [pc, #64]	; (8001e3c <led7_Scan+0x108>)
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	3301      	adds	r3, #1
 8001e00:	425a      	negs	r2, r3
 8001e02:	f003 0303 	and.w	r3, r3, #3
 8001e06:	f002 0203 	and.w	r2, r2, #3
 8001e0a:	bf58      	it	pl
 8001e0c:	4253      	negpl	r3, r2
 8001e0e:	4a0b      	ldr	r2, [pc, #44]	; (8001e3c <led7_Scan+0x108>)
 8001e10:	6013      	str	r3, [r2, #0]
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 0);
 8001e12:	2200      	movs	r2, #0
 8001e14:	2140      	movs	r1, #64	; 0x40
 8001e16:	480b      	ldr	r0, [pc, #44]	; (8001e44 <led7_Scan+0x110>)
 8001e18:	f002 f9a2 	bl	8004160 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi1, (void*)&spi_buffer, 2, 1);
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	2202      	movs	r2, #2
 8001e20:	4905      	ldr	r1, [pc, #20]	; (8001e38 <led7_Scan+0x104>)
 8001e22:	4809      	ldr	r0, [pc, #36]	; (8001e48 <led7_Scan+0x114>)
 8001e24:	f002 fff7 	bl	8004e16 <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(LD_LATCH_GPIO_Port, LD_LATCH_Pin, 1);
 8001e28:	2201      	movs	r2, #1
 8001e2a:	2140      	movs	r1, #64	; 0x40
 8001e2c:	4805      	ldr	r0, [pc, #20]	; (8001e44 <led7_Scan+0x110>)
 8001e2e:	f002 f997 	bl	8004160 <HAL_GPIO_WritePin>
}
 8001e32:	bf00      	nop
 8001e34:	bd80      	pop	{r7, pc}
 8001e36:	bf00      	nop
 8001e38:	20000004 	.word	0x20000004
 8001e3c:	20000204 	.word	0x20000204
 8001e40:	20000000 	.word	0x20000000
 8001e44:	40021800 	.word	0x40021800
 8001e48:	200003b4 	.word	0x200003b4

08001e4c <system_init>:
void test_LedDebug();
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void system_init(){
 8001e4c:	b580      	push	{r7, lr}
 8001e4e:	af00      	add	r7, sp, #0
	  timer_init();
 8001e50:	f000 f918 	bl	8002084 <timer_init>
	  button_init();
 8001e54:	f7ff f942 	bl	80010dc <button_init>
	  lcd_init();
 8001e58:	f7ff fda8 	bl	80019ac <lcd_init>
	  uart_init_esp();
 8001e5c:	f000 fcac 	bl	80027b8 <uart_init_esp>
	  sensor_init();
 8001e60:	f000 f8d6 	bl	8002010 <sensor_init>
	  setTimer2(50);
 8001e64:	2032      	movs	r0, #50	; 0x32
 8001e66:	f000 f91b 	bl	80020a0 <setTimer2>
}
 8001e6a:	bf00      	nop
 8001e6c:	bd80      	pop	{r7, pc}
	...

08001e70 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001e70:	b580      	push	{r7, lr}
 8001e72:	b08a      	sub	sp, #40	; 0x28
 8001e74:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001e76:	f000 fe1b 	bl	8002ab0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001e7a:	f000 f859 	bl	8001f30 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001e7e:	f7ff fa29 	bl	80012d4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001e82:	f7ff f937 	bl	80010f4 <MX_DMA_Init>
  MX_SPI1_Init();
 8001e86:	f000 f951 	bl	800212c <MX_SPI1_Init>
  MX_FSMC_Init();
 8001e8a:	f7ff f953 	bl	8001134 <MX_FSMC_Init>
  MX_I2C1_Init();
 8001e8e:	f7ff fb5b 	bl	8001548 <MX_I2C1_Init>
  MX_TIM13_Init();
 8001e92:	f000 fbb7 	bl	8002604 <MX_TIM13_Init>
  MX_TIM2_Init();
 8001e96:	f000 fb69 	bl	800256c <MX_TIM2_Init>
  MX_ADC1_Init();
 8001e9a:	f7ff f801 	bl	8000ea0 <MX_ADC1_Init>
  MX_TIM1_Init();
 8001e9e:	f000 fb15 	bl	80024cc <MX_TIM1_Init>
  MX_USART2_UART_Init();
 8001ea2:	f000 fd25 	bl	80028f0 <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 8001ea6:	f000 fcf9 	bl	800289c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  system_init();
 8001eaa:	f7ff ffcf 	bl	8001e4c <system_init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
// char result[20];
 lcd_Clear(BLACK);
 8001eae:	2000      	movs	r0, #0
 8001eb0:	f7ff fc3e 	bl	8001730 <lcd_Clear>
 while (1)
  {
    /* USER CODE END WHILE */
	 if(flag_timer2 == 1){
 8001eb4:	4b1c      	ldr	r3, [pc, #112]	; (8001f28 <main+0xb8>)
 8001eb6:	881b      	ldrh	r3, [r3, #0]
 8001eb8:	2b01      	cmp	r3, #1
 8001eba:	d1fb      	bne.n	8001eb4 <main+0x44>
		sensor_Read();
 8001ebc:	f000 f8b6 	bl	800202c <sensor_Read>

		char result[20];
		memset(result, 0, sizeof(result));  // Initialize result with null characters
 8001ec0:	463b      	mov	r3, r7
 8001ec2:	2214      	movs	r2, #20
 8001ec4:	2100      	movs	r1, #0
 8001ec6:	4618      	mov	r0, r3
 8001ec8:	f005 fa68 	bl	800739c <memset>

		float temperature = sensor_GetTemperature();
 8001ecc:	f000 f8bc 	bl	8002048 <sensor_GetTemperature>
 8001ed0:	ed87 0a05 	vstr	s0, [r7, #20]

		// Create the string without decimal places // Temporary buffer for formatting temperature as string
		snprintf(result, sizeof(result), "!TEMP:%.2f#", temperature);
 8001ed4:	6978      	ldr	r0, [r7, #20]
 8001ed6:	f7fe fb37 	bl	8000548 <__aeabi_f2d>
 8001eda:	4602      	mov	r2, r0
 8001edc:	460b      	mov	r3, r1
 8001ede:	4638      	mov	r0, r7
 8001ee0:	e9cd 2300 	strd	r2, r3, [sp]
 8001ee4:	4a11      	ldr	r2, [pc, #68]	; (8001f2c <main+0xbc>)
 8001ee6:	2114      	movs	r1, #20
 8001ee8:	f005 feca 	bl	8007c80 <sniprintf>

		// Construct the final result string
		lcd_ShowStr(10, 50, result, GREEN, BLACK, 24, 0);
 8001eec:	463a      	mov	r2, r7
 8001eee:	2300      	movs	r3, #0
 8001ef0:	9302      	str	r3, [sp, #8]
 8001ef2:	2318      	movs	r3, #24
 8001ef4:	9301      	str	r3, [sp, #4]
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	9300      	str	r3, [sp, #0]
 8001efa:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8001efe:	2132      	movs	r1, #50	; 0x32
 8001f00:	200a      	movs	r0, #10
 8001f02:	f7ff feb3 	bl	8001c6c <lcd_ShowStr>

		// Send the result string through UART
		uart_EspSendBytes((uint8_t*)result, strlen(result));
 8001f06:	463b      	mov	r3, r7
 8001f08:	4618      	mov	r0, r3
 8001f0a:	f7fe f961 	bl	80001d0 <strlen>
 8001f0e:	4603      	mov	r3, r0
 8001f10:	b29a      	uxth	r2, r3
 8001f12:	463b      	mov	r3, r7
 8001f14:	4611      	mov	r1, r2
 8001f16:	4618      	mov	r0, r3
 8001f18:	f000 fc64 	bl	80027e4 <uart_EspSendBytes>

		setTimer2(5000);
 8001f1c:	f241 3088 	movw	r0, #5000	; 0x1388
 8001f20:	f000 f8be 	bl	80020a0 <setTimer2>
	 if(flag_timer2 == 1){
 8001f24:	e7c6      	b.n	8001eb4 <main+0x44>
 8001f26:	bf00      	nop
 8001f28:	2000020a 	.word	0x2000020a
 8001f2c:	0800a118 	.word	0x0800a118

08001f30 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001f30:	b580      	push	{r7, lr}
 8001f32:	b094      	sub	sp, #80	; 0x50
 8001f34:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001f36:	f107 0320 	add.w	r3, r7, #32
 8001f3a:	2230      	movs	r2, #48	; 0x30
 8001f3c:	2100      	movs	r1, #0
 8001f3e:	4618      	mov	r0, r3
 8001f40:	f005 fa2c 	bl	800739c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001f44:	f107 030c 	add.w	r3, r7, #12
 8001f48:	2200      	movs	r2, #0
 8001f4a:	601a      	str	r2, [r3, #0]
 8001f4c:	605a      	str	r2, [r3, #4]
 8001f4e:	609a      	str	r2, [r3, #8]
 8001f50:	60da      	str	r2, [r3, #12]
 8001f52:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f54:	2300      	movs	r3, #0
 8001f56:	60bb      	str	r3, [r7, #8]
 8001f58:	4b28      	ldr	r3, [pc, #160]	; (8001ffc <SystemClock_Config+0xcc>)
 8001f5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f5c:	4a27      	ldr	r2, [pc, #156]	; (8001ffc <SystemClock_Config+0xcc>)
 8001f5e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001f62:	6413      	str	r3, [r2, #64]	; 0x40
 8001f64:	4b25      	ldr	r3, [pc, #148]	; (8001ffc <SystemClock_Config+0xcc>)
 8001f66:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001f68:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001f6c:	60bb      	str	r3, [r7, #8]
 8001f6e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001f70:	2300      	movs	r3, #0
 8001f72:	607b      	str	r3, [r7, #4]
 8001f74:	4b22      	ldr	r3, [pc, #136]	; (8002000 <SystemClock_Config+0xd0>)
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a21      	ldr	r2, [pc, #132]	; (8002000 <SystemClock_Config+0xd0>)
 8001f7a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001f7e:	6013      	str	r3, [r2, #0]
 8001f80:	4b1f      	ldr	r3, [pc, #124]	; (8002000 <SystemClock_Config+0xd0>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001f88:	607b      	str	r3, [r7, #4]
 8001f8a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001f8c:	2302      	movs	r3, #2
 8001f8e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001f90:	2301      	movs	r3, #1
 8001f92:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001f94:	2310      	movs	r3, #16
 8001f96:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001f98:	2302      	movs	r3, #2
 8001f9a:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001fa0:	2308      	movs	r3, #8
 8001fa2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8001fa4:	23a8      	movs	r3, #168	; 0xa8
 8001fa6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001fa8:	2302      	movs	r3, #2
 8001faa:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001fac:	2304      	movs	r3, #4
 8001fae:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001fb0:	f107 0320 	add.w	r3, r7, #32
 8001fb4:	4618      	mov	r0, r3
 8001fb6:	f002 fa31 	bl	800441c <HAL_RCC_OscConfig>
 8001fba:	4603      	mov	r3, r0
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d001      	beq.n	8001fc4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001fc0:	f000 f820 	bl	8002004 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001fc4:	230f      	movs	r3, #15
 8001fc6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001fc8:	2302      	movs	r3, #2
 8001fca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001fcc:	2300      	movs	r3, #0
 8001fce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001fd0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001fd4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001fd6:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001fda:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001fdc:	f107 030c 	add.w	r3, r7, #12
 8001fe0:	2105      	movs	r1, #5
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	f002 fc92 	bl	800490c <HAL_RCC_ClockConfig>
 8001fe8:	4603      	mov	r3, r0
 8001fea:	2b00      	cmp	r3, #0
 8001fec:	d001      	beq.n	8001ff2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001fee:	f000 f809 	bl	8002004 <Error_Handler>
  }
}
 8001ff2:	bf00      	nop
 8001ff4:	3750      	adds	r7, #80	; 0x50
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
 8001ffa:	bf00      	nop
 8001ffc:	40023800 	.word	0x40023800
 8002000:	40007000 	.word	0x40007000

08002004 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002004:	b480      	push	{r7}
 8002006:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002008:	b672      	cpsid	i
}
 800200a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800200c:	e7fe      	b.n	800200c <Error_Handler+0x8>
	...

08002010 <sensor_init>:
 */
#include "sensor.h"

uint16_t adc_receive[5];

void sensor_init(){
 8002010:	b580      	push	{r7, lr}
 8002012:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint16_t*)adc_receive, 5);
 8002014:	2205      	movs	r2, #5
 8002016:	4903      	ldr	r1, [pc, #12]	; (8002024 <sensor_init+0x14>)
 8002018:	4803      	ldr	r0, [pc, #12]	; (8002028 <sensor_init+0x18>)
 800201a:	f000 fe23 	bl	8002c64 <HAL_ADC_Start_DMA>
}
 800201e:	bf00      	nop
 8002020:	bd80      	pop	{r7, pc}
 8002022:	bf00      	nop
 8002024:	200003a8 	.word	0x200003a8
 8002028:	20000220 	.word	0x20000220

0800202c <sensor_Read>:

void sensor_Read(){
 800202c:	b580      	push	{r7, lr}
 800202e:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)adc_receive, 5);
 8002030:	2205      	movs	r2, #5
 8002032:	4903      	ldr	r1, [pc, #12]	; (8002040 <sensor_Read+0x14>)
 8002034:	4803      	ldr	r0, [pc, #12]	; (8002044 <sensor_Read+0x18>)
 8002036:	f000 fe15 	bl	8002c64 <HAL_ADC_Start_DMA>
}
 800203a:	bf00      	nop
 800203c:	bd80      	pop	{r7, pc}
 800203e:	bf00      	nop
 8002040:	200003a8 	.word	0x200003a8
 8002044:	20000220 	.word	0x20000220

08002048 <sensor_GetTemperature>:

float sensor_GetCurrent(){
	return (((float)adc_receive[1]*3.3*1000)/(4095*0.647)-2.5)*5/2.5;
}

float sensor_GetTemperature(){
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
	return ((float)adc_receive[4]*330)/(4095);
 800204c:	4b0a      	ldr	r3, [pc, #40]	; (8002078 <sensor_GetTemperature+0x30>)
 800204e:	891b      	ldrh	r3, [r3, #8]
 8002050:	ee07 3a90 	vmov	s15, r3
 8002054:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002058:	ed9f 7a08 	vldr	s14, [pc, #32]	; 800207c <sensor_GetTemperature+0x34>
 800205c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002060:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002080 <sensor_GetTemperature+0x38>
 8002064:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002068:	eef0 7a66 	vmov.f32	s15, s13
}
 800206c:	eeb0 0a67 	vmov.f32	s0, s15
 8002070:	46bd      	mov	sp, r7
 8002072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002076:	4770      	bx	lr
 8002078:	200003a8 	.word	0x200003a8
 800207c:	43a50000 	.word	0x43a50000
 8002080:	457ff000 	.word	0x457ff000

08002084 <timer_init>:

uint16_t flag_timer2 = 0;
uint16_t timer2_counter = 0;
uint16_t timer2_MUL = 0;

void timer_init(){
 8002084:	b580      	push	{r7, lr}
 8002086:	af00      	add	r7, sp, #0
	HAL_TIM_Base_Start_IT(&htim2);
 8002088:	4803      	ldr	r0, [pc, #12]	; (8002098 <timer_init+0x14>)
 800208a:	f003 f9c7 	bl	800541c <HAL_TIM_Base_Start_IT>
	HAL_TIM_Base_Start(&htim1);
 800208e:	4803      	ldr	r0, [pc, #12]	; (800209c <timer_init+0x18>)
 8002090:	f003 f95c 	bl	800534c <HAL_TIM_Base_Start>
}
 8002094:	bf00      	nop
 8002096:	bd80      	pop	{r7, pc}
 8002098:	2000049c 	.word	0x2000049c
 800209c:	20000454 	.word	0x20000454

080020a0 <setTimer2>:

void timer_EnableDelayUs(){
	HAL_TIM_Base_Start(&htim1);
}

void setTimer2(uint16_t duration){
 80020a0:	b480      	push	{r7}
 80020a2:	b083      	sub	sp, #12
 80020a4:	af00      	add	r7, sp, #0
 80020a6:	4603      	mov	r3, r0
 80020a8:	80fb      	strh	r3, [r7, #6]
	timer2_MUL = duration/TIMER_CYCLE_2;
 80020aa:	4a08      	ldr	r2, [pc, #32]	; (80020cc <setTimer2+0x2c>)
 80020ac:	88fb      	ldrh	r3, [r7, #6]
 80020ae:	8013      	strh	r3, [r2, #0]
	timer2_counter = timer2_MUL;
 80020b0:	4b06      	ldr	r3, [pc, #24]	; (80020cc <setTimer2+0x2c>)
 80020b2:	881a      	ldrh	r2, [r3, #0]
 80020b4:	4b06      	ldr	r3, [pc, #24]	; (80020d0 <setTimer2+0x30>)
 80020b6:	801a      	strh	r2, [r3, #0]
	flag_timer2 = 0;
 80020b8:	4b06      	ldr	r3, [pc, #24]	; (80020d4 <setTimer2+0x34>)
 80020ba:	2200      	movs	r2, #0
 80020bc:	801a      	strh	r2, [r3, #0]
}
 80020be:	bf00      	nop
 80020c0:	370c      	adds	r7, #12
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr
 80020ca:	bf00      	nop
 80020cc:	2000020e 	.word	0x2000020e
 80020d0:	2000020c 	.word	0x2000020c
 80020d4:	2000020a 	.word	0x2000020a

080020d8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80020d8:	b580      	push	{r7, lr}
 80020da:	b082      	sub	sp, #8
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM2){
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80020e8:	d116      	bne.n	8002118 <HAL_TIM_PeriodElapsedCallback+0x40>
		if(timer2_counter > 0){
 80020ea:	4b0d      	ldr	r3, [pc, #52]	; (8002120 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80020ec:	881b      	ldrh	r3, [r3, #0]
 80020ee:	2b00      	cmp	r3, #0
 80020f0:	d010      	beq.n	8002114 <HAL_TIM_PeriodElapsedCallback+0x3c>
			timer2_counter--;
 80020f2:	4b0b      	ldr	r3, [pc, #44]	; (8002120 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80020f4:	881b      	ldrh	r3, [r3, #0]
 80020f6:	3b01      	subs	r3, #1
 80020f8:	b29a      	uxth	r2, r3
 80020fa:	4b09      	ldr	r3, [pc, #36]	; (8002120 <HAL_TIM_PeriodElapsedCallback+0x48>)
 80020fc:	801a      	strh	r2, [r3, #0]
			if(timer2_counter == 0) {
 80020fe:	4b08      	ldr	r3, [pc, #32]	; (8002120 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002100:	881b      	ldrh	r3, [r3, #0]
 8002102:	2b00      	cmp	r3, #0
 8002104:	d106      	bne.n	8002114 <HAL_TIM_PeriodElapsedCallback+0x3c>
				flag_timer2 = 1;
 8002106:	4b07      	ldr	r3, [pc, #28]	; (8002124 <HAL_TIM_PeriodElapsedCallback+0x4c>)
 8002108:	2201      	movs	r2, #1
 800210a:	801a      	strh	r2, [r3, #0]
				timer2_counter = timer2_MUL;
 800210c:	4b06      	ldr	r3, [pc, #24]	; (8002128 <HAL_TIM_PeriodElapsedCallback+0x50>)
 800210e:	881a      	ldrh	r2, [r3, #0]
 8002110:	4b03      	ldr	r3, [pc, #12]	; (8002120 <HAL_TIM_PeriodElapsedCallback+0x48>)
 8002112:	801a      	strh	r2, [r3, #0]
			}
		}
		led7_Scan();
 8002114:	f7ff fe0e 	bl	8001d34 <led7_Scan>
	}
}
 8002118:	bf00      	nop
 800211a:	3708      	adds	r7, #8
 800211c:	46bd      	mov	sp, r7
 800211e:	bd80      	pop	{r7, pc}
 8002120:	2000020c 	.word	0x2000020c
 8002124:	2000020a 	.word	0x2000020a
 8002128:	2000020e 	.word	0x2000020e

0800212c <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 800212c:	b580      	push	{r7, lr}
 800212e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002130:	4b17      	ldr	r3, [pc, #92]	; (8002190 <MX_SPI1_Init+0x64>)
 8002132:	4a18      	ldr	r2, [pc, #96]	; (8002194 <MX_SPI1_Init+0x68>)
 8002134:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8002136:	4b16      	ldr	r3, [pc, #88]	; (8002190 <MX_SPI1_Init+0x64>)
 8002138:	f44f 7282 	mov.w	r2, #260	; 0x104
 800213c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800213e:	4b14      	ldr	r3, [pc, #80]	; (8002190 <MX_SPI1_Init+0x64>)
 8002140:	2200      	movs	r2, #0
 8002142:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002144:	4b12      	ldr	r3, [pc, #72]	; (8002190 <MX_SPI1_Init+0x64>)
 8002146:	2200      	movs	r2, #0
 8002148:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800214a:	4b11      	ldr	r3, [pc, #68]	; (8002190 <MX_SPI1_Init+0x64>)
 800214c:	2200      	movs	r2, #0
 800214e:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002150:	4b0f      	ldr	r3, [pc, #60]	; (8002190 <MX_SPI1_Init+0x64>)
 8002152:	2200      	movs	r2, #0
 8002154:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8002156:	4b0e      	ldr	r3, [pc, #56]	; (8002190 <MX_SPI1_Init+0x64>)
 8002158:	f44f 7200 	mov.w	r2, #512	; 0x200
 800215c:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800215e:	4b0c      	ldr	r3, [pc, #48]	; (8002190 <MX_SPI1_Init+0x64>)
 8002160:	2200      	movs	r2, #0
 8002162:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002164:	4b0a      	ldr	r3, [pc, #40]	; (8002190 <MX_SPI1_Init+0x64>)
 8002166:	2200      	movs	r2, #0
 8002168:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800216a:	4b09      	ldr	r3, [pc, #36]	; (8002190 <MX_SPI1_Init+0x64>)
 800216c:	2200      	movs	r2, #0
 800216e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002170:	4b07      	ldr	r3, [pc, #28]	; (8002190 <MX_SPI1_Init+0x64>)
 8002172:	2200      	movs	r2, #0
 8002174:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8002176:	4b06      	ldr	r3, [pc, #24]	; (8002190 <MX_SPI1_Init+0x64>)
 8002178:	220a      	movs	r2, #10
 800217a:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800217c:	4804      	ldr	r0, [pc, #16]	; (8002190 <MX_SPI1_Init+0x64>)
 800217e:	f002 fdc1 	bl	8004d04 <HAL_SPI_Init>
 8002182:	4603      	mov	r3, r0
 8002184:	2b00      	cmp	r3, #0
 8002186:	d001      	beq.n	800218c <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8002188:	f7ff ff3c 	bl	8002004 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800218c:	bf00      	nop
 800218e:	bd80      	pop	{r7, pc}
 8002190:	200003b4 	.word	0x200003b4
 8002194:	40013000 	.word	0x40013000

08002198 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b08a      	sub	sp, #40	; 0x28
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021a0:	f107 0314 	add.w	r3, r7, #20
 80021a4:	2200      	movs	r2, #0
 80021a6:	601a      	str	r2, [r3, #0]
 80021a8:	605a      	str	r2, [r3, #4]
 80021aa:	609a      	str	r2, [r3, #8]
 80021ac:	60da      	str	r2, [r3, #12]
 80021ae:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80021b0:	687b      	ldr	r3, [r7, #4]
 80021b2:	681b      	ldr	r3, [r3, #0]
 80021b4:	4a19      	ldr	r2, [pc, #100]	; (800221c <HAL_SPI_MspInit+0x84>)
 80021b6:	4293      	cmp	r3, r2
 80021b8:	d12b      	bne.n	8002212 <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80021ba:	2300      	movs	r3, #0
 80021bc:	613b      	str	r3, [r7, #16]
 80021be:	4b18      	ldr	r3, [pc, #96]	; (8002220 <HAL_SPI_MspInit+0x88>)
 80021c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021c2:	4a17      	ldr	r2, [pc, #92]	; (8002220 <HAL_SPI_MspInit+0x88>)
 80021c4:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80021c8:	6453      	str	r3, [r2, #68]	; 0x44
 80021ca:	4b15      	ldr	r3, [pc, #84]	; (8002220 <HAL_SPI_MspInit+0x88>)
 80021cc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80021ce:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80021d2:	613b      	str	r3, [r7, #16]
 80021d4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80021d6:	2300      	movs	r3, #0
 80021d8:	60fb      	str	r3, [r7, #12]
 80021da:	4b11      	ldr	r3, [pc, #68]	; (8002220 <HAL_SPI_MspInit+0x88>)
 80021dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021de:	4a10      	ldr	r2, [pc, #64]	; (8002220 <HAL_SPI_MspInit+0x88>)
 80021e0:	f043 0302 	orr.w	r3, r3, #2
 80021e4:	6313      	str	r3, [r2, #48]	; 0x30
 80021e6:	4b0e      	ldr	r3, [pc, #56]	; (8002220 <HAL_SPI_MspInit+0x88>)
 80021e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ea:	f003 0302 	and.w	r3, r3, #2
 80021ee:	60fb      	str	r3, [r7, #12]
 80021f0:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PB3     ------> SPI1_SCK
    PB4     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_5;
 80021f2:	2338      	movs	r3, #56	; 0x38
 80021f4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f6:	2302      	movs	r3, #2
 80021f8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fa:	2300      	movs	r3, #0
 80021fc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80021fe:	2303      	movs	r3, #3
 8002200:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8002202:	2305      	movs	r3, #5
 8002204:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002206:	f107 0314 	add.w	r3, r7, #20
 800220a:	4619      	mov	r1, r3
 800220c:	4805      	ldr	r0, [pc, #20]	; (8002224 <HAL_SPI_MspInit+0x8c>)
 800220e:	f001 fe0b 	bl	8003e28 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 8002212:	bf00      	nop
 8002214:	3728      	adds	r7, #40	; 0x28
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	40013000 	.word	0x40013000
 8002220:	40023800 	.word	0x40023800
 8002224:	40020400 	.word	0x40020400

08002228 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800222e:	2300      	movs	r3, #0
 8002230:	607b      	str	r3, [r7, #4]
 8002232:	4b10      	ldr	r3, [pc, #64]	; (8002274 <HAL_MspInit+0x4c>)
 8002234:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002236:	4a0f      	ldr	r2, [pc, #60]	; (8002274 <HAL_MspInit+0x4c>)
 8002238:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800223c:	6453      	str	r3, [r2, #68]	; 0x44
 800223e:	4b0d      	ldr	r3, [pc, #52]	; (8002274 <HAL_MspInit+0x4c>)
 8002240:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002242:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002246:	607b      	str	r3, [r7, #4]
 8002248:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800224a:	2300      	movs	r3, #0
 800224c:	603b      	str	r3, [r7, #0]
 800224e:	4b09      	ldr	r3, [pc, #36]	; (8002274 <HAL_MspInit+0x4c>)
 8002250:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002252:	4a08      	ldr	r2, [pc, #32]	; (8002274 <HAL_MspInit+0x4c>)
 8002254:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002258:	6413      	str	r3, [r2, #64]	; 0x40
 800225a:	4b06      	ldr	r3, [pc, #24]	; (8002274 <HAL_MspInit+0x4c>)
 800225c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800225e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002262:	603b      	str	r3, [r7, #0]
 8002264:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002266:	bf00      	nop
 8002268:	370c      	adds	r7, #12
 800226a:	46bd      	mov	sp, r7
 800226c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002270:	4770      	bx	lr
 8002272:	bf00      	nop
 8002274:	40023800 	.word	0x40023800

08002278 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002278:	b480      	push	{r7}
 800227a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 800227c:	e7fe      	b.n	800227c <NMI_Handler+0x4>

0800227e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800227e:	b480      	push	{r7}
 8002280:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002282:	e7fe      	b.n	8002282 <HardFault_Handler+0x4>

08002284 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002284:	b480      	push	{r7}
 8002286:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002288:	e7fe      	b.n	8002288 <MemManage_Handler+0x4>

0800228a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800228a:	b480      	push	{r7}
 800228c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800228e:	e7fe      	b.n	800228e <BusFault_Handler+0x4>

08002290 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002290:	b480      	push	{r7}
 8002292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002294:	e7fe      	b.n	8002294 <UsageFault_Handler+0x4>

08002296 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002296:	b480      	push	{r7}
 8002298:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800229a:	bf00      	nop
 800229c:	46bd      	mov	sp, r7
 800229e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022a2:	4770      	bx	lr

080022a4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80022a4:	b480      	push	{r7}
 80022a6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80022a8:	bf00      	nop
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr

080022b2 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80022b2:	b480      	push	{r7}
 80022b4:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80022b6:	bf00      	nop
 80022b8:	46bd      	mov	sp, r7
 80022ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022be:	4770      	bx	lr

080022c0 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80022c4:	f000 fc46 	bl	8002b54 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80022c8:	bf00      	nop
 80022ca:	bd80      	pop	{r7, pc}

080022cc <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80022d0:	4802      	ldr	r0, [pc, #8]	; (80022dc <TIM2_IRQHandler+0x10>)
 80022d2:	f003 f96c 	bl	80055ae <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80022d6:	bf00      	nop
 80022d8:	bd80      	pop	{r7, pc}
 80022da:	bf00      	nop
 80022dc:	2000049c 	.word	0x2000049c

080022e0 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 80022e0:	b580      	push	{r7, lr}
 80022e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 80022e4:	4802      	ldr	r0, [pc, #8]	; (80022f0 <USART1_IRQHandler+0x10>)
 80022e6:	f004 f8a7 	bl	8006438 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 80022ea:	bf00      	nop
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	200004e4 	.word	0x200004e4

080022f4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80022f8:	4802      	ldr	r0, [pc, #8]	; (8002304 <USART2_IRQHandler+0x10>)
 80022fa:	f004 f89d 	bl	8006438 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80022fe:	bf00      	nop
 8002300:	bd80      	pop	{r7, pc}
 8002302:	bf00      	nop
 8002304:	20000528 	.word	0x20000528

08002308 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002308:	b580      	push	{r7, lr}
 800230a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800230c:	4802      	ldr	r0, [pc, #8]	; (8002318 <DMA2_Stream0_IRQHandler+0x10>)
 800230e:	f001 fb21 	bl	8003954 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8002312:	bf00      	nop
 8002314:	bd80      	pop	{r7, pc}
 8002316:	bf00      	nop
 8002318:	20000268 	.word	0x20000268

0800231c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800231c:	b480      	push	{r7}
 800231e:	af00      	add	r7, sp, #0
	return 1;
 8002320:	2301      	movs	r3, #1
}
 8002322:	4618      	mov	r0, r3
 8002324:	46bd      	mov	sp, r7
 8002326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800232a:	4770      	bx	lr

0800232c <_kill>:

int _kill(int pid, int sig)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b082      	sub	sp, #8
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
 8002334:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8002336:	f005 f807 	bl	8007348 <__errno>
 800233a:	4603      	mov	r3, r0
 800233c:	2216      	movs	r2, #22
 800233e:	601a      	str	r2, [r3, #0]
	return -1;
 8002340:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002344:	4618      	mov	r0, r3
 8002346:	3708      	adds	r7, #8
 8002348:	46bd      	mov	sp, r7
 800234a:	bd80      	pop	{r7, pc}

0800234c <_exit>:

void _exit (int status)
{
 800234c:	b580      	push	{r7, lr}
 800234e:	b082      	sub	sp, #8
 8002350:	af00      	add	r7, sp, #0
 8002352:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002354:	f04f 31ff 	mov.w	r1, #4294967295
 8002358:	6878      	ldr	r0, [r7, #4]
 800235a:	f7ff ffe7 	bl	800232c <_kill>
	while (1) {}		/* Make sure we hang here */
 800235e:	e7fe      	b.n	800235e <_exit+0x12>

08002360 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002360:	b580      	push	{r7, lr}
 8002362:	b086      	sub	sp, #24
 8002364:	af00      	add	r7, sp, #0
 8002366:	60f8      	str	r0, [r7, #12]
 8002368:	60b9      	str	r1, [r7, #8]
 800236a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800236c:	2300      	movs	r3, #0
 800236e:	617b      	str	r3, [r7, #20]
 8002370:	e00a      	b.n	8002388 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002372:	f3af 8000 	nop.w
 8002376:	4601      	mov	r1, r0
 8002378:	68bb      	ldr	r3, [r7, #8]
 800237a:	1c5a      	adds	r2, r3, #1
 800237c:	60ba      	str	r2, [r7, #8]
 800237e:	b2ca      	uxtb	r2, r1
 8002380:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002382:	697b      	ldr	r3, [r7, #20]
 8002384:	3301      	adds	r3, #1
 8002386:	617b      	str	r3, [r7, #20]
 8002388:	697a      	ldr	r2, [r7, #20]
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	429a      	cmp	r2, r3
 800238e:	dbf0      	blt.n	8002372 <_read+0x12>
	}

return len;
 8002390:	687b      	ldr	r3, [r7, #4]
}
 8002392:	4618      	mov	r0, r3
 8002394:	3718      	adds	r7, #24
 8002396:	46bd      	mov	sp, r7
 8002398:	bd80      	pop	{r7, pc}

0800239a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800239a:	b580      	push	{r7, lr}
 800239c:	b086      	sub	sp, #24
 800239e:	af00      	add	r7, sp, #0
 80023a0:	60f8      	str	r0, [r7, #12]
 80023a2:	60b9      	str	r1, [r7, #8]
 80023a4:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023a6:	2300      	movs	r3, #0
 80023a8:	617b      	str	r3, [r7, #20]
 80023aa:	e009      	b.n	80023c0 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80023ac:	68bb      	ldr	r3, [r7, #8]
 80023ae:	1c5a      	adds	r2, r3, #1
 80023b0:	60ba      	str	r2, [r7, #8]
 80023b2:	781b      	ldrb	r3, [r3, #0]
 80023b4:	4618      	mov	r0, r3
 80023b6:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80023ba:	697b      	ldr	r3, [r7, #20]
 80023bc:	3301      	adds	r3, #1
 80023be:	617b      	str	r3, [r7, #20]
 80023c0:	697a      	ldr	r2, [r7, #20]
 80023c2:	687b      	ldr	r3, [r7, #4]
 80023c4:	429a      	cmp	r2, r3
 80023c6:	dbf1      	blt.n	80023ac <_write+0x12>
	}
	return len;
 80023c8:	687b      	ldr	r3, [r7, #4]
}
 80023ca:	4618      	mov	r0, r3
 80023cc:	3718      	adds	r7, #24
 80023ce:	46bd      	mov	sp, r7
 80023d0:	bd80      	pop	{r7, pc}

080023d2 <_close>:

int _close(int file)
{
 80023d2:	b480      	push	{r7}
 80023d4:	b083      	sub	sp, #12
 80023d6:	af00      	add	r7, sp, #0
 80023d8:	6078      	str	r0, [r7, #4]
	return -1;
 80023da:	f04f 33ff 	mov.w	r3, #4294967295
}
 80023de:	4618      	mov	r0, r3
 80023e0:	370c      	adds	r7, #12
 80023e2:	46bd      	mov	sp, r7
 80023e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e8:	4770      	bx	lr

080023ea <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023ea:	b480      	push	{r7}
 80023ec:	b083      	sub	sp, #12
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	6078      	str	r0, [r7, #4]
 80023f2:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80023f4:	683b      	ldr	r3, [r7, #0]
 80023f6:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80023fa:	605a      	str	r2, [r3, #4]
	return 0;
 80023fc:	2300      	movs	r3, #0
}
 80023fe:	4618      	mov	r0, r3
 8002400:	370c      	adds	r7, #12
 8002402:	46bd      	mov	sp, r7
 8002404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002408:	4770      	bx	lr

0800240a <_isatty>:

int _isatty(int file)
{
 800240a:	b480      	push	{r7}
 800240c:	b083      	sub	sp, #12
 800240e:	af00      	add	r7, sp, #0
 8002410:	6078      	str	r0, [r7, #4]
	return 1;
 8002412:	2301      	movs	r3, #1
}
 8002414:	4618      	mov	r0, r3
 8002416:	370c      	adds	r7, #12
 8002418:	46bd      	mov	sp, r7
 800241a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800241e:	4770      	bx	lr

08002420 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8002420:	b480      	push	{r7}
 8002422:	b085      	sub	sp, #20
 8002424:	af00      	add	r7, sp, #0
 8002426:	60f8      	str	r0, [r7, #12]
 8002428:	60b9      	str	r1, [r7, #8]
 800242a:	607a      	str	r2, [r7, #4]
	return 0;
 800242c:	2300      	movs	r3, #0
}
 800242e:	4618      	mov	r0, r3
 8002430:	3714      	adds	r7, #20
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
	...

0800243c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800243c:	b580      	push	{r7, lr}
 800243e:	b086      	sub	sp, #24
 8002440:	af00      	add	r7, sp, #0
 8002442:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002444:	4a14      	ldr	r2, [pc, #80]	; (8002498 <_sbrk+0x5c>)
 8002446:	4b15      	ldr	r3, [pc, #84]	; (800249c <_sbrk+0x60>)
 8002448:	1ad3      	subs	r3, r2, r3
 800244a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800244c:	697b      	ldr	r3, [r7, #20]
 800244e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002450:	4b13      	ldr	r3, [pc, #76]	; (80024a0 <_sbrk+0x64>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	2b00      	cmp	r3, #0
 8002456:	d102      	bne.n	800245e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002458:	4b11      	ldr	r3, [pc, #68]	; (80024a0 <_sbrk+0x64>)
 800245a:	4a12      	ldr	r2, [pc, #72]	; (80024a4 <_sbrk+0x68>)
 800245c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800245e:	4b10      	ldr	r3, [pc, #64]	; (80024a0 <_sbrk+0x64>)
 8002460:	681a      	ldr	r2, [r3, #0]
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4413      	add	r3, r2
 8002466:	693a      	ldr	r2, [r7, #16]
 8002468:	429a      	cmp	r2, r3
 800246a:	d207      	bcs.n	800247c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800246c:	f004 ff6c 	bl	8007348 <__errno>
 8002470:	4603      	mov	r3, r0
 8002472:	220c      	movs	r2, #12
 8002474:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002476:	f04f 33ff 	mov.w	r3, #4294967295
 800247a:	e009      	b.n	8002490 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800247c:	4b08      	ldr	r3, [pc, #32]	; (80024a0 <_sbrk+0x64>)
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002482:	4b07      	ldr	r3, [pc, #28]	; (80024a0 <_sbrk+0x64>)
 8002484:	681a      	ldr	r2, [r3, #0]
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	4413      	add	r3, r2
 800248a:	4a05      	ldr	r2, [pc, #20]	; (80024a0 <_sbrk+0x64>)
 800248c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800248e:	68fb      	ldr	r3, [r7, #12]
}
 8002490:	4618      	mov	r0, r3
 8002492:	3718      	adds	r7, #24
 8002494:	46bd      	mov	sp, r7
 8002496:	bd80      	pop	{r7, pc}
 8002498:	20020000 	.word	0x20020000
 800249c:	00000400 	.word	0x00000400
 80024a0:	20000210 	.word	0x20000210
 80024a4:	20000580 	.word	0x20000580

080024a8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80024a8:	b480      	push	{r7}
 80024aa:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80024ac:	4b06      	ldr	r3, [pc, #24]	; (80024c8 <SystemInit+0x20>)
 80024ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80024b2:	4a05      	ldr	r2, [pc, #20]	; (80024c8 <SystemInit+0x20>)
 80024b4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80024b8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80024bc:	bf00      	nop
 80024be:	46bd      	mov	sp, r7
 80024c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024c4:	4770      	bx	lr
 80024c6:	bf00      	nop
 80024c8:	e000ed00 	.word	0xe000ed00

080024cc <MX_TIM1_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim13;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80024cc:	b580      	push	{r7, lr}
 80024ce:	b086      	sub	sp, #24
 80024d0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80024d2:	f107 0308 	add.w	r3, r7, #8
 80024d6:	2200      	movs	r2, #0
 80024d8:	601a      	str	r2, [r3, #0]
 80024da:	605a      	str	r2, [r3, #4]
 80024dc:	609a      	str	r2, [r3, #8]
 80024de:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024e0:	463b      	mov	r3, r7
 80024e2:	2200      	movs	r2, #0
 80024e4:	601a      	str	r2, [r3, #0]
 80024e6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80024e8:	4b1e      	ldr	r3, [pc, #120]	; (8002564 <MX_TIM1_Init+0x98>)
 80024ea:	4a1f      	ldr	r2, [pc, #124]	; (8002568 <MX_TIM1_Init+0x9c>)
 80024ec:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 84-1;
 80024ee:	4b1d      	ldr	r3, [pc, #116]	; (8002564 <MX_TIM1_Init+0x98>)
 80024f0:	2253      	movs	r2, #83	; 0x53
 80024f2:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024f4:	4b1b      	ldr	r3, [pc, #108]	; (8002564 <MX_TIM1_Init+0x98>)
 80024f6:	2200      	movs	r2, #0
 80024f8:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80024fa:	4b1a      	ldr	r3, [pc, #104]	; (8002564 <MX_TIM1_Init+0x98>)
 80024fc:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8002500:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002502:	4b18      	ldr	r3, [pc, #96]	; (8002564 <MX_TIM1_Init+0x98>)
 8002504:	2200      	movs	r2, #0
 8002506:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8002508:	4b16      	ldr	r3, [pc, #88]	; (8002564 <MX_TIM1_Init+0x98>)
 800250a:	2200      	movs	r2, #0
 800250c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800250e:	4b15      	ldr	r3, [pc, #84]	; (8002564 <MX_TIM1_Init+0x98>)
 8002510:	2200      	movs	r2, #0
 8002512:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8002514:	4813      	ldr	r0, [pc, #76]	; (8002564 <MX_TIM1_Init+0x98>)
 8002516:	f002 fec9 	bl	80052ac <HAL_TIM_Base_Init>
 800251a:	4603      	mov	r3, r0
 800251c:	2b00      	cmp	r3, #0
 800251e:	d001      	beq.n	8002524 <MX_TIM1_Init+0x58>
  {
    Error_Handler();
 8002520:	f7ff fd70 	bl	8002004 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002524:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002528:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 800252a:	f107 0308 	add.w	r3, r7, #8
 800252e:	4619      	mov	r1, r3
 8002530:	480c      	ldr	r0, [pc, #48]	; (8002564 <MX_TIM1_Init+0x98>)
 8002532:	f003 fa07 	bl	8005944 <HAL_TIM_ConfigClockSource>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d001      	beq.n	8002540 <MX_TIM1_Init+0x74>
  {
    Error_Handler();
 800253c:	f7ff fd62 	bl	8002004 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002540:	2300      	movs	r3, #0
 8002542:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002544:	2300      	movs	r3, #0
 8002546:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002548:	463b      	mov	r3, r7
 800254a:	4619      	mov	r1, r3
 800254c:	4805      	ldr	r0, [pc, #20]	; (8002564 <MX_TIM1_Init+0x98>)
 800254e:	f003 fdd3 	bl	80060f8 <HAL_TIMEx_MasterConfigSynchronization>
 8002552:	4603      	mov	r3, r0
 8002554:	2b00      	cmp	r3, #0
 8002556:	d001      	beq.n	800255c <MX_TIM1_Init+0x90>
  {
    Error_Handler();
 8002558:	f7ff fd54 	bl	8002004 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800255c:	bf00      	nop
 800255e:	3718      	adds	r7, #24
 8002560:	46bd      	mov	sp, r7
 8002562:	bd80      	pop	{r7, pc}
 8002564:	20000454 	.word	0x20000454
 8002568:	40010000 	.word	0x40010000

0800256c <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 800256c:	b580      	push	{r7, lr}
 800256e:	b086      	sub	sp, #24
 8002570:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002572:	f107 0308 	add.w	r3, r7, #8
 8002576:	2200      	movs	r2, #0
 8002578:	601a      	str	r2, [r3, #0]
 800257a:	605a      	str	r2, [r3, #4]
 800257c:	609a      	str	r2, [r3, #8]
 800257e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002580:	463b      	mov	r3, r7
 8002582:	2200      	movs	r2, #0
 8002584:	601a      	str	r2, [r3, #0]
 8002586:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8002588:	4b1d      	ldr	r3, [pc, #116]	; (8002600 <MX_TIM2_Init+0x94>)
 800258a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 800258e:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 840-1;
 8002590:	4b1b      	ldr	r3, [pc, #108]	; (8002600 <MX_TIM2_Init+0x94>)
 8002592:	f240 3247 	movw	r2, #839	; 0x347
 8002596:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002598:	4b19      	ldr	r3, [pc, #100]	; (8002600 <MX_TIM2_Init+0x94>)
 800259a:	2200      	movs	r2, #0
 800259c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 100-1;
 800259e:	4b18      	ldr	r3, [pc, #96]	; (8002600 <MX_TIM2_Init+0x94>)
 80025a0:	2263      	movs	r2, #99	; 0x63
 80025a2:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025a4:	4b16      	ldr	r3, [pc, #88]	; (8002600 <MX_TIM2_Init+0x94>)
 80025a6:	2200      	movs	r2, #0
 80025a8:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025aa:	4b15      	ldr	r3, [pc, #84]	; (8002600 <MX_TIM2_Init+0x94>)
 80025ac:	2200      	movs	r2, #0
 80025ae:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 80025b0:	4813      	ldr	r0, [pc, #76]	; (8002600 <MX_TIM2_Init+0x94>)
 80025b2:	f002 fe7b 	bl	80052ac <HAL_TIM_Base_Init>
 80025b6:	4603      	mov	r3, r0
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d001      	beq.n	80025c0 <MX_TIM2_Init+0x54>
  {
    Error_Handler();
 80025bc:	f7ff fd22 	bl	8002004 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80025c0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80025c4:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 80025c6:	f107 0308 	add.w	r3, r7, #8
 80025ca:	4619      	mov	r1, r3
 80025cc:	480c      	ldr	r0, [pc, #48]	; (8002600 <MX_TIM2_Init+0x94>)
 80025ce:	f003 f9b9 	bl	8005944 <HAL_TIM_ConfigClockSource>
 80025d2:	4603      	mov	r3, r0
 80025d4:	2b00      	cmp	r3, #0
 80025d6:	d001      	beq.n	80025dc <MX_TIM2_Init+0x70>
  {
    Error_Handler();
 80025d8:	f7ff fd14 	bl	8002004 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80025dc:	2300      	movs	r3, #0
 80025de:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80025e0:	2300      	movs	r3, #0
 80025e2:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80025e4:	463b      	mov	r3, r7
 80025e6:	4619      	mov	r1, r3
 80025e8:	4805      	ldr	r0, [pc, #20]	; (8002600 <MX_TIM2_Init+0x94>)
 80025ea:	f003 fd85 	bl	80060f8 <HAL_TIMEx_MasterConfigSynchronization>
 80025ee:	4603      	mov	r3, r0
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d001      	beq.n	80025f8 <MX_TIM2_Init+0x8c>
  {
    Error_Handler();
 80025f4:	f7ff fd06 	bl	8002004 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 80025f8:	bf00      	nop
 80025fa:	3718      	adds	r7, #24
 80025fc:	46bd      	mov	sp, r7
 80025fe:	bd80      	pop	{r7, pc}
 8002600:	2000049c 	.word	0x2000049c

08002604 <MX_TIM13_Init>:
/* TIM13 init function */
void MX_TIM13_Init(void)
{
 8002604:	b580      	push	{r7, lr}
 8002606:	b088      	sub	sp, #32
 8002608:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM13_Init 0 */

  /* USER CODE END TIM13_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 800260a:	1d3b      	adds	r3, r7, #4
 800260c:	2200      	movs	r2, #0
 800260e:	601a      	str	r2, [r3, #0]
 8002610:	605a      	str	r2, [r3, #4]
 8002612:	609a      	str	r2, [r3, #8]
 8002614:	60da      	str	r2, [r3, #12]
 8002616:	611a      	str	r2, [r3, #16]
 8002618:	615a      	str	r2, [r3, #20]
 800261a:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM13_Init 1 */

  /* USER CODE END TIM13_Init 1 */
  htim13.Instance = TIM13;
 800261c:	4b1e      	ldr	r3, [pc, #120]	; (8002698 <MX_TIM13_Init+0x94>)
 800261e:	4a1f      	ldr	r2, [pc, #124]	; (800269c <MX_TIM13_Init+0x98>)
 8002620:	601a      	str	r2, [r3, #0]
  htim13.Init.Prescaler = 840-1;
 8002622:	4b1d      	ldr	r3, [pc, #116]	; (8002698 <MX_TIM13_Init+0x94>)
 8002624:	f240 3247 	movw	r2, #839	; 0x347
 8002628:	605a      	str	r2, [r3, #4]
  htim13.Init.CounterMode = TIM_COUNTERMODE_UP;
 800262a:	4b1b      	ldr	r3, [pc, #108]	; (8002698 <MX_TIM13_Init+0x94>)
 800262c:	2200      	movs	r2, #0
 800262e:	609a      	str	r2, [r3, #8]
  htim13.Init.Period = 100-1;
 8002630:	4b19      	ldr	r3, [pc, #100]	; (8002698 <MX_TIM13_Init+0x94>)
 8002632:	2263      	movs	r2, #99	; 0x63
 8002634:	60da      	str	r2, [r3, #12]
  htim13.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002636:	4b18      	ldr	r3, [pc, #96]	; (8002698 <MX_TIM13_Init+0x94>)
 8002638:	2200      	movs	r2, #0
 800263a:	611a      	str	r2, [r3, #16]
  htim13.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800263c:	4b16      	ldr	r3, [pc, #88]	; (8002698 <MX_TIM13_Init+0x94>)
 800263e:	2200      	movs	r2, #0
 8002640:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim13) != HAL_OK)
 8002642:	4815      	ldr	r0, [pc, #84]	; (8002698 <MX_TIM13_Init+0x94>)
 8002644:	f002 fe32 	bl	80052ac <HAL_TIM_Base_Init>
 8002648:	4603      	mov	r3, r0
 800264a:	2b00      	cmp	r3, #0
 800264c:	d001      	beq.n	8002652 <MX_TIM13_Init+0x4e>
  {
    Error_Handler();
 800264e:	f7ff fcd9 	bl	8002004 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim13) != HAL_OK)
 8002652:	4811      	ldr	r0, [pc, #68]	; (8002698 <MX_TIM13_Init+0x94>)
 8002654:	f002 ff52 	bl	80054fc <HAL_TIM_PWM_Init>
 8002658:	4603      	mov	r3, r0
 800265a:	2b00      	cmp	r3, #0
 800265c:	d001      	beq.n	8002662 <MX_TIM13_Init+0x5e>
  {
    Error_Handler();
 800265e:	f7ff fcd1 	bl	8002004 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002662:	2360      	movs	r3, #96	; 0x60
 8002664:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8002666:	2300      	movs	r3, #0
 8002668:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800266a:	2300      	movs	r3, #0
 800266c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800266e:	2300      	movs	r3, #0
 8002670:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim13, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002672:	1d3b      	adds	r3, r7, #4
 8002674:	2200      	movs	r2, #0
 8002676:	4619      	mov	r1, r3
 8002678:	4807      	ldr	r0, [pc, #28]	; (8002698 <MX_TIM13_Init+0x94>)
 800267a:	f003 f8a1 	bl	80057c0 <HAL_TIM_PWM_ConfigChannel>
 800267e:	4603      	mov	r3, r0
 8002680:	2b00      	cmp	r3, #0
 8002682:	d001      	beq.n	8002688 <MX_TIM13_Init+0x84>
  {
    Error_Handler();
 8002684:	f7ff fcbe 	bl	8002004 <Error_Handler>
  }
  /* USER CODE BEGIN TIM13_Init 2 */

  /* USER CODE END TIM13_Init 2 */
  HAL_TIM_MspPostInit(&htim13);
 8002688:	4803      	ldr	r0, [pc, #12]	; (8002698 <MX_TIM13_Init+0x94>)
 800268a:	f000 f85b 	bl	8002744 <HAL_TIM_MspPostInit>

}
 800268e:	bf00      	nop
 8002690:	3720      	adds	r7, #32
 8002692:	46bd      	mov	sp, r7
 8002694:	bd80      	pop	{r7, pc}
 8002696:	bf00      	nop
 8002698:	2000040c 	.word	0x2000040c
 800269c:	40001c00 	.word	0x40001c00

080026a0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80026a0:	b580      	push	{r7, lr}
 80026a2:	b086      	sub	sp, #24
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a22      	ldr	r2, [pc, #136]	; (8002738 <HAL_TIM_Base_MspInit+0x98>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d10e      	bne.n	80026d0 <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80026b2:	2300      	movs	r3, #0
 80026b4:	617b      	str	r3, [r7, #20]
 80026b6:	4b21      	ldr	r3, [pc, #132]	; (800273c <HAL_TIM_Base_MspInit+0x9c>)
 80026b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026ba:	4a20      	ldr	r2, [pc, #128]	; (800273c <HAL_TIM_Base_MspInit+0x9c>)
 80026bc:	f043 0301 	orr.w	r3, r3, #1
 80026c0:	6453      	str	r3, [r2, #68]	; 0x44
 80026c2:	4b1e      	ldr	r3, [pc, #120]	; (800273c <HAL_TIM_Base_MspInit+0x9c>)
 80026c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026c6:	f003 0301 	and.w	r3, r3, #1
 80026ca:	617b      	str	r3, [r7, #20]
 80026cc:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM13_CLK_ENABLE();
  /* USER CODE BEGIN TIM13_MspInit 1 */

  /* USER CODE END TIM13_MspInit 1 */
  }
}
 80026ce:	e02e      	b.n	800272e <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM2)
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80026d8:	d116      	bne.n	8002708 <HAL_TIM_Base_MspInit+0x68>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80026da:	2300      	movs	r3, #0
 80026dc:	613b      	str	r3, [r7, #16]
 80026de:	4b17      	ldr	r3, [pc, #92]	; (800273c <HAL_TIM_Base_MspInit+0x9c>)
 80026e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026e2:	4a16      	ldr	r2, [pc, #88]	; (800273c <HAL_TIM_Base_MspInit+0x9c>)
 80026e4:	f043 0301 	orr.w	r3, r3, #1
 80026e8:	6413      	str	r3, [r2, #64]	; 0x40
 80026ea:	4b14      	ldr	r3, [pc, #80]	; (800273c <HAL_TIM_Base_MspInit+0x9c>)
 80026ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ee:	f003 0301 	and.w	r3, r3, #1
 80026f2:	613b      	str	r3, [r7, #16]
 80026f4:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80026f6:	2200      	movs	r2, #0
 80026f8:	2100      	movs	r1, #0
 80026fa:	201c      	movs	r0, #28
 80026fc:	f000 ff5b 	bl	80035b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002700:	201c      	movs	r0, #28
 8002702:	f000 ff74 	bl	80035ee <HAL_NVIC_EnableIRQ>
}
 8002706:	e012      	b.n	800272e <HAL_TIM_Base_MspInit+0x8e>
  else if(tim_baseHandle->Instance==TIM13)
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a0c      	ldr	r2, [pc, #48]	; (8002740 <HAL_TIM_Base_MspInit+0xa0>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d10d      	bne.n	800272e <HAL_TIM_Base_MspInit+0x8e>
    __HAL_RCC_TIM13_CLK_ENABLE();
 8002712:	2300      	movs	r3, #0
 8002714:	60fb      	str	r3, [r7, #12]
 8002716:	4b09      	ldr	r3, [pc, #36]	; (800273c <HAL_TIM_Base_MspInit+0x9c>)
 8002718:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800271a:	4a08      	ldr	r2, [pc, #32]	; (800273c <HAL_TIM_Base_MspInit+0x9c>)
 800271c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002720:	6413      	str	r3, [r2, #64]	; 0x40
 8002722:	4b06      	ldr	r3, [pc, #24]	; (800273c <HAL_TIM_Base_MspInit+0x9c>)
 8002724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002726:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800272a:	60fb      	str	r3, [r7, #12]
 800272c:	68fb      	ldr	r3, [r7, #12]
}
 800272e:	bf00      	nop
 8002730:	3718      	adds	r7, #24
 8002732:	46bd      	mov	sp, r7
 8002734:	bd80      	pop	{r7, pc}
 8002736:	bf00      	nop
 8002738:	40010000 	.word	0x40010000
 800273c:	40023800 	.word	0x40023800
 8002740:	40001c00 	.word	0x40001c00

08002744 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b088      	sub	sp, #32
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800274c:	f107 030c 	add.w	r3, r7, #12
 8002750:	2200      	movs	r2, #0
 8002752:	601a      	str	r2, [r3, #0]
 8002754:	605a      	str	r2, [r3, #4]
 8002756:	609a      	str	r2, [r3, #8]
 8002758:	60da      	str	r2, [r3, #12]
 800275a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM13)
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	4a12      	ldr	r2, [pc, #72]	; (80027ac <HAL_TIM_MspPostInit+0x68>)
 8002762:	4293      	cmp	r3, r2
 8002764:	d11e      	bne.n	80027a4 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM13_MspPostInit 0 */

  /* USER CODE END TIM13_MspPostInit 0 */

    __HAL_RCC_GPIOF_CLK_ENABLE();
 8002766:	2300      	movs	r3, #0
 8002768:	60bb      	str	r3, [r7, #8]
 800276a:	4b11      	ldr	r3, [pc, #68]	; (80027b0 <HAL_TIM_MspPostInit+0x6c>)
 800276c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800276e:	4a10      	ldr	r2, [pc, #64]	; (80027b0 <HAL_TIM_MspPostInit+0x6c>)
 8002770:	f043 0320 	orr.w	r3, r3, #32
 8002774:	6313      	str	r3, [r2, #48]	; 0x30
 8002776:	4b0e      	ldr	r3, [pc, #56]	; (80027b0 <HAL_TIM_MspPostInit+0x6c>)
 8002778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800277a:	f003 0320 	and.w	r3, r3, #32
 800277e:	60bb      	str	r3, [r7, #8]
 8002780:	68bb      	ldr	r3, [r7, #8]
    /**TIM13 GPIO Configuration
    PF8     ------> TIM13_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002782:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002786:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002788:	2302      	movs	r3, #2
 800278a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800278c:	2300      	movs	r3, #0
 800278e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002790:	2300      	movs	r3, #0
 8002792:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM13;
 8002794:	2309      	movs	r3, #9
 8002796:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8002798:	f107 030c 	add.w	r3, r7, #12
 800279c:	4619      	mov	r1, r3
 800279e:	4805      	ldr	r0, [pc, #20]	; (80027b4 <HAL_TIM_MspPostInit+0x70>)
 80027a0:	f001 fb42 	bl	8003e28 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM13_MspPostInit 1 */

  /* USER CODE END TIM13_MspPostInit 1 */
  }

}
 80027a4:	bf00      	nop
 80027a6:	3720      	adds	r7, #32
 80027a8:	46bd      	mov	sp, r7
 80027aa:	bd80      	pop	{r7, pc}
 80027ac:	40001c00 	.word	0x40001c00
 80027b0:	40023800 	.word	0x40023800
 80027b4:	40021400 	.word	0x40021400

080027b8 <uart_init_esp>:
    uart_Rs232SendString(".");
    sprintf((void*)msg,"%ld",num%100);
    uart_Rs232SendString(msg);
}

void uart_init_esp(){
 80027b8:	b580      	push	{r7, lr}
 80027ba:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart2, &receive_buffer2, 1);
 80027bc:	2201      	movs	r2, #1
 80027be:	4906      	ldr	r1, [pc, #24]	; (80027d8 <uart_init_esp+0x20>)
 80027c0:	4806      	ldr	r0, [pc, #24]	; (80027dc <uart_init_esp+0x24>)
 80027c2:	f003 fe08 	bl	80063d6 <HAL_UART_Receive_IT>
	HAL_GPIO_WritePin(ESP12_PWR_GPIO_Port, ESP12_PWR_Pin, 1);
 80027c6:	2201      	movs	r2, #1
 80027c8:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80027cc:	4804      	ldr	r0, [pc, #16]	; (80027e0 <uart_init_esp+0x28>)
 80027ce:	f001 fcc7 	bl	8004160 <HAL_GPIO_WritePin>
}
 80027d2:	bf00      	nop
 80027d4:	bd80      	pop	{r7, pc}
 80027d6:	bf00      	nop
 80027d8:	20000215 	.word	0x20000215
 80027dc:	20000528 	.word	0x20000528
 80027e0:	40021400 	.word	0x40021400

080027e4 <uart_EspSendBytes>:

void uart_EspSendBytes(uint8_t* bytes, uint16_t size){
 80027e4:	b580      	push	{r7, lr}
 80027e6:	b082      	sub	sp, #8
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
 80027ec:	460b      	mov	r3, r1
 80027ee:	807b      	strh	r3, [r7, #2]
	HAL_UART_Transmit(&huart2, bytes, size, 10);
 80027f0:	887a      	ldrh	r2, [r7, #2]
 80027f2:	230a      	movs	r3, #10
 80027f4:	6879      	ldr	r1, [r7, #4]
 80027f6:	4803      	ldr	r0, [pc, #12]	; (8002804 <uart_EspSendBytes+0x20>)
 80027f8:	f003 fd5b 	bl	80062b2 <HAL_UART_Transmit>
}
 80027fc:	bf00      	nop
 80027fe:	3708      	adds	r7, #8
 8002800:	46bd      	mov	sp, r7
 8002802:	bd80      	pop	{r7, pc}
 8002804:	20000528 	.word	0x20000528

08002808 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
	if(huart->Instance == USART1){
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	681b      	ldr	r3, [r3, #0]
 8002814:	4a19      	ldr	r2, [pc, #100]	; (800287c <HAL_UART_RxCpltCallback+0x74>)
 8002816:	4293      	cmp	r3, r2
 8002818:	d10a      	bne.n	8002830 <HAL_UART_RxCpltCallback+0x28>
		// rs232 isr
		// can be modified
		HAL_UART_Transmit(&huart1, &receive_buffer1, 1, 10);
 800281a:	230a      	movs	r3, #10
 800281c:	2201      	movs	r2, #1
 800281e:	4918      	ldr	r1, [pc, #96]	; (8002880 <HAL_UART_RxCpltCallback+0x78>)
 8002820:	4818      	ldr	r0, [pc, #96]	; (8002884 <HAL_UART_RxCpltCallback+0x7c>)
 8002822:	f003 fd46 	bl	80062b2 <HAL_UART_Transmit>

		// turn on the receive interrupt
		HAL_UART_Receive_IT(&huart1, &receive_buffer1, 1);
 8002826:	2201      	movs	r2, #1
 8002828:	4915      	ldr	r1, [pc, #84]	; (8002880 <HAL_UART_RxCpltCallback+0x78>)
 800282a:	4816      	ldr	r0, [pc, #88]	; (8002884 <HAL_UART_RxCpltCallback+0x7c>)
 800282c:	f003 fdd3 	bl	80063d6 <HAL_UART_Receive_IT>
	}

	if(huart->Instance == USART2){
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	4a14      	ldr	r2, [pc, #80]	; (8002888 <HAL_UART_RxCpltCallback+0x80>)
 8002836:	4293      	cmp	r3, r2
 8002838:	d11b      	bne.n	8002872 <HAL_UART_RxCpltCallback+0x6a>
		if(receive_buffer2 == 'O') check_esp = 1;
 800283a:	4b14      	ldr	r3, [pc, #80]	; (800288c <HAL_UART_RxCpltCallback+0x84>)
 800283c:	781b      	ldrb	r3, [r3, #0]
 800283e:	2b4f      	cmp	r3, #79	; 0x4f
 8002840:	d103      	bne.n	800284a <HAL_UART_RxCpltCallback+0x42>
 8002842:	4b13      	ldr	r3, [pc, #76]	; (8002890 <HAL_UART_RxCpltCallback+0x88>)
 8002844:	2201      	movs	r2, #1
 8002846:	701a      	strb	r2, [r3, #0]
 8002848:	e00e      	b.n	8002868 <HAL_UART_RxCpltCallback+0x60>
		else if(receive_buffer2 == 'a') light_status = 0;
 800284a:	4b10      	ldr	r3, [pc, #64]	; (800288c <HAL_UART_RxCpltCallback+0x84>)
 800284c:	781b      	ldrb	r3, [r3, #0]
 800284e:	2b61      	cmp	r3, #97	; 0x61
 8002850:	d103      	bne.n	800285a <HAL_UART_RxCpltCallback+0x52>
 8002852:	4b10      	ldr	r3, [pc, #64]	; (8002894 <HAL_UART_RxCpltCallback+0x8c>)
 8002854:	2200      	movs	r2, #0
 8002856:	701a      	strb	r2, [r3, #0]
 8002858:	e006      	b.n	8002868 <HAL_UART_RxCpltCallback+0x60>
		else if(receive_buffer2 == 'A') light_status = 1;
 800285a:	4b0c      	ldr	r3, [pc, #48]	; (800288c <HAL_UART_RxCpltCallback+0x84>)
 800285c:	781b      	ldrb	r3, [r3, #0]
 800285e:	2b41      	cmp	r3, #65	; 0x41
 8002860:	d102      	bne.n	8002868 <HAL_UART_RxCpltCallback+0x60>
 8002862:	4b0c      	ldr	r3, [pc, #48]	; (8002894 <HAL_UART_RxCpltCallback+0x8c>)
 8002864:	2201      	movs	r2, #1
 8002866:	701a      	strb	r2, [r3, #0]
		HAL_UART_Receive_IT(&huart2, &receive_buffer2, 1);
 8002868:	2201      	movs	r2, #1
 800286a:	4908      	ldr	r1, [pc, #32]	; (800288c <HAL_UART_RxCpltCallback+0x84>)
 800286c:	480a      	ldr	r0, [pc, #40]	; (8002898 <HAL_UART_RxCpltCallback+0x90>)
 800286e:	f003 fdb2 	bl	80063d6 <HAL_UART_Receive_IT>
	}
}
 8002872:	bf00      	nop
 8002874:	3708      	adds	r7, #8
 8002876:	46bd      	mov	sp, r7
 8002878:	bd80      	pop	{r7, pc}
 800287a:	bf00      	nop
 800287c:	40011000 	.word	0x40011000
 8002880:	20000214 	.word	0x20000214
 8002884:	200004e4 	.word	0x200004e4
 8002888:	40004400 	.word	0x40004400
 800288c:	20000215 	.word	0x20000215
 8002890:	20000216 	.word	0x20000216
 8002894:	20000208 	.word	0x20000208
 8002898:	20000528 	.word	0x20000528

0800289c <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80028a0:	4b11      	ldr	r3, [pc, #68]	; (80028e8 <MX_USART1_UART_Init+0x4c>)
 80028a2:	4a12      	ldr	r2, [pc, #72]	; (80028ec <MX_USART1_UART_Init+0x50>)
 80028a4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80028a6:	4b10      	ldr	r3, [pc, #64]	; (80028e8 <MX_USART1_UART_Init+0x4c>)
 80028a8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80028ac:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80028ae:	4b0e      	ldr	r3, [pc, #56]	; (80028e8 <MX_USART1_UART_Init+0x4c>)
 80028b0:	2200      	movs	r2, #0
 80028b2:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80028b4:	4b0c      	ldr	r3, [pc, #48]	; (80028e8 <MX_USART1_UART_Init+0x4c>)
 80028b6:	2200      	movs	r2, #0
 80028b8:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80028ba:	4b0b      	ldr	r3, [pc, #44]	; (80028e8 <MX_USART1_UART_Init+0x4c>)
 80028bc:	2200      	movs	r2, #0
 80028be:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80028c0:	4b09      	ldr	r3, [pc, #36]	; (80028e8 <MX_USART1_UART_Init+0x4c>)
 80028c2:	220c      	movs	r2, #12
 80028c4:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80028c6:	4b08      	ldr	r3, [pc, #32]	; (80028e8 <MX_USART1_UART_Init+0x4c>)
 80028c8:	2200      	movs	r2, #0
 80028ca:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80028cc:	4b06      	ldr	r3, [pc, #24]	; (80028e8 <MX_USART1_UART_Init+0x4c>)
 80028ce:	2200      	movs	r2, #0
 80028d0:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80028d2:	4805      	ldr	r0, [pc, #20]	; (80028e8 <MX_USART1_UART_Init+0x4c>)
 80028d4:	f003 fca0 	bl	8006218 <HAL_UART_Init>
 80028d8:	4603      	mov	r3, r0
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d001      	beq.n	80028e2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80028de:	f7ff fb91 	bl	8002004 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80028e2:	bf00      	nop
 80028e4:	bd80      	pop	{r7, pc}
 80028e6:	bf00      	nop
 80028e8:	200004e4 	.word	0x200004e4
 80028ec:	40011000 	.word	0x40011000

080028f0 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80028f0:	b580      	push	{r7, lr}
 80028f2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 80028f4:	4b11      	ldr	r3, [pc, #68]	; (800293c <MX_USART2_UART_Init+0x4c>)
 80028f6:	4a12      	ldr	r2, [pc, #72]	; (8002940 <MX_USART2_UART_Init+0x50>)
 80028f8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 80028fa:	4b10      	ldr	r3, [pc, #64]	; (800293c <MX_USART2_UART_Init+0x4c>)
 80028fc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002900:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002902:	4b0e      	ldr	r3, [pc, #56]	; (800293c <MX_USART2_UART_Init+0x4c>)
 8002904:	2200      	movs	r2, #0
 8002906:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002908:	4b0c      	ldr	r3, [pc, #48]	; (800293c <MX_USART2_UART_Init+0x4c>)
 800290a:	2200      	movs	r2, #0
 800290c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800290e:	4b0b      	ldr	r3, [pc, #44]	; (800293c <MX_USART2_UART_Init+0x4c>)
 8002910:	2200      	movs	r2, #0
 8002912:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002914:	4b09      	ldr	r3, [pc, #36]	; (800293c <MX_USART2_UART_Init+0x4c>)
 8002916:	220c      	movs	r2, #12
 8002918:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800291a:	4b08      	ldr	r3, [pc, #32]	; (800293c <MX_USART2_UART_Init+0x4c>)
 800291c:	2200      	movs	r2, #0
 800291e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002920:	4b06      	ldr	r3, [pc, #24]	; (800293c <MX_USART2_UART_Init+0x4c>)
 8002922:	2200      	movs	r2, #0
 8002924:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002926:	4805      	ldr	r0, [pc, #20]	; (800293c <MX_USART2_UART_Init+0x4c>)
 8002928:	f003 fc76 	bl	8006218 <HAL_UART_Init>
 800292c:	4603      	mov	r3, r0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d001      	beq.n	8002936 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002932:	f7ff fb67 	bl	8002004 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002936:	bf00      	nop
 8002938:	bd80      	pop	{r7, pc}
 800293a:	bf00      	nop
 800293c:	20000528 	.word	0x20000528
 8002940:	40004400 	.word	0x40004400

08002944 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002944:	b580      	push	{r7, lr}
 8002946:	b08c      	sub	sp, #48	; 0x30
 8002948:	af00      	add	r7, sp, #0
 800294a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800294c:	f107 031c 	add.w	r3, r7, #28
 8002950:	2200      	movs	r2, #0
 8002952:	601a      	str	r2, [r3, #0]
 8002954:	605a      	str	r2, [r3, #4]
 8002956:	609a      	str	r2, [r3, #8]
 8002958:	60da      	str	r2, [r3, #12]
 800295a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	4a3a      	ldr	r2, [pc, #232]	; (8002a4c <HAL_UART_MspInit+0x108>)
 8002962:	4293      	cmp	r3, r2
 8002964:	d135      	bne.n	80029d2 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002966:	2300      	movs	r3, #0
 8002968:	61bb      	str	r3, [r7, #24]
 800296a:	4b39      	ldr	r3, [pc, #228]	; (8002a50 <HAL_UART_MspInit+0x10c>)
 800296c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800296e:	4a38      	ldr	r2, [pc, #224]	; (8002a50 <HAL_UART_MspInit+0x10c>)
 8002970:	f043 0310 	orr.w	r3, r3, #16
 8002974:	6453      	str	r3, [r2, #68]	; 0x44
 8002976:	4b36      	ldr	r3, [pc, #216]	; (8002a50 <HAL_UART_MspInit+0x10c>)
 8002978:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800297a:	f003 0310 	and.w	r3, r3, #16
 800297e:	61bb      	str	r3, [r7, #24]
 8002980:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002982:	2300      	movs	r3, #0
 8002984:	617b      	str	r3, [r7, #20]
 8002986:	4b32      	ldr	r3, [pc, #200]	; (8002a50 <HAL_UART_MspInit+0x10c>)
 8002988:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800298a:	4a31      	ldr	r2, [pc, #196]	; (8002a50 <HAL_UART_MspInit+0x10c>)
 800298c:	f043 0301 	orr.w	r3, r3, #1
 8002990:	6313      	str	r3, [r2, #48]	; 0x30
 8002992:	4b2f      	ldr	r3, [pc, #188]	; (8002a50 <HAL_UART_MspInit+0x10c>)
 8002994:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002996:	f003 0301 	and.w	r3, r3, #1
 800299a:	617b      	str	r3, [r7, #20]
 800299c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800299e:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80029a2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029a4:	2302      	movs	r3, #2
 80029a6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029a8:	2300      	movs	r3, #0
 80029aa:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029ac:	2303      	movs	r3, #3
 80029ae:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80029b0:	2307      	movs	r3, #7
 80029b2:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80029b4:	f107 031c 	add.w	r3, r7, #28
 80029b8:	4619      	mov	r1, r3
 80029ba:	4826      	ldr	r0, [pc, #152]	; (8002a54 <HAL_UART_MspInit+0x110>)
 80029bc:	f001 fa34 	bl	8003e28 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80029c0:	2200      	movs	r2, #0
 80029c2:	2100      	movs	r1, #0
 80029c4:	2025      	movs	r0, #37	; 0x25
 80029c6:	f000 fdf6 	bl	80035b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80029ca:	2025      	movs	r0, #37	; 0x25
 80029cc:	f000 fe0f 	bl	80035ee <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 80029d0:	e038      	b.n	8002a44 <HAL_UART_MspInit+0x100>
  else if(uartHandle->Instance==USART2)
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	4a20      	ldr	r2, [pc, #128]	; (8002a58 <HAL_UART_MspInit+0x114>)
 80029d8:	4293      	cmp	r3, r2
 80029da:	d133      	bne.n	8002a44 <HAL_UART_MspInit+0x100>
    __HAL_RCC_USART2_CLK_ENABLE();
 80029dc:	2300      	movs	r3, #0
 80029de:	613b      	str	r3, [r7, #16]
 80029e0:	4b1b      	ldr	r3, [pc, #108]	; (8002a50 <HAL_UART_MspInit+0x10c>)
 80029e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029e4:	4a1a      	ldr	r2, [pc, #104]	; (8002a50 <HAL_UART_MspInit+0x10c>)
 80029e6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80029ea:	6413      	str	r3, [r2, #64]	; 0x40
 80029ec:	4b18      	ldr	r3, [pc, #96]	; (8002a50 <HAL_UART_MspInit+0x10c>)
 80029ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80029f4:	613b      	str	r3, [r7, #16]
 80029f6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80029f8:	2300      	movs	r3, #0
 80029fa:	60fb      	str	r3, [r7, #12]
 80029fc:	4b14      	ldr	r3, [pc, #80]	; (8002a50 <HAL_UART_MspInit+0x10c>)
 80029fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a00:	4a13      	ldr	r2, [pc, #76]	; (8002a50 <HAL_UART_MspInit+0x10c>)
 8002a02:	f043 0301 	orr.w	r3, r3, #1
 8002a06:	6313      	str	r3, [r2, #48]	; 0x30
 8002a08:	4b11      	ldr	r3, [pc, #68]	; (8002a50 <HAL_UART_MspInit+0x10c>)
 8002a0a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a0c:	f003 0301 	and.w	r3, r3, #1
 8002a10:	60fb      	str	r3, [r7, #12]
 8002a12:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002a14:	230c      	movs	r3, #12
 8002a16:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002a18:	2302      	movs	r3, #2
 8002a1a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002a20:	2303      	movs	r3, #3
 8002a22:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002a24:	2307      	movs	r3, #7
 8002a26:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002a28:	f107 031c 	add.w	r3, r7, #28
 8002a2c:	4619      	mov	r1, r3
 8002a2e:	4809      	ldr	r0, [pc, #36]	; (8002a54 <HAL_UART_MspInit+0x110>)
 8002a30:	f001 f9fa 	bl	8003e28 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8002a34:	2200      	movs	r2, #0
 8002a36:	2100      	movs	r1, #0
 8002a38:	2026      	movs	r0, #38	; 0x26
 8002a3a:	f000 fdbc 	bl	80035b6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002a3e:	2026      	movs	r0, #38	; 0x26
 8002a40:	f000 fdd5 	bl	80035ee <HAL_NVIC_EnableIRQ>
}
 8002a44:	bf00      	nop
 8002a46:	3730      	adds	r7, #48	; 0x30
 8002a48:	46bd      	mov	sp, r7
 8002a4a:	bd80      	pop	{r7, pc}
 8002a4c:	40011000 	.word	0x40011000
 8002a50:	40023800 	.word	0x40023800
 8002a54:	40020000 	.word	0x40020000
 8002a58:	40004400 	.word	0x40004400

08002a5c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002a5c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a94 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a60:	480d      	ldr	r0, [pc, #52]	; (8002a98 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002a62:	490e      	ldr	r1, [pc, #56]	; (8002a9c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002a64:	4a0e      	ldr	r2, [pc, #56]	; (8002aa0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002a66:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a68:	e002      	b.n	8002a70 <LoopCopyDataInit>

08002a6a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a6a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a6c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a6e:	3304      	adds	r3, #4

08002a70 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a70:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a72:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a74:	d3f9      	bcc.n	8002a6a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a76:	4a0b      	ldr	r2, [pc, #44]	; (8002aa4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002a78:	4c0b      	ldr	r4, [pc, #44]	; (8002aa8 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002a7a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a7c:	e001      	b.n	8002a82 <LoopFillZerobss>

08002a7e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a7e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a80:	3204      	adds	r2, #4

08002a82 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a82:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a84:	d3fb      	bcc.n	8002a7e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002a86:	f7ff fd0f 	bl	80024a8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a8a:	f004 fc63 	bl	8007354 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a8e:	f7ff f9ef 	bl	8001e70 <main>
  bx  lr    
 8002a92:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002a94:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002a98:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a9c:	200001e4 	.word	0x200001e4
  ldr r2, =_sidata
 8002aa0:	0800d4b4 	.word	0x0800d4b4
  ldr r2, =_sbss
 8002aa4:	200001e4 	.word	0x200001e4
  ldr r4, =_ebss
 8002aa8:	20000580 	.word	0x20000580

08002aac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002aac:	e7fe      	b.n	8002aac <ADC_IRQHandler>
	...

08002ab0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002ab0:	b580      	push	{r7, lr}
 8002ab2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002ab4:	4b0e      	ldr	r3, [pc, #56]	; (8002af0 <HAL_Init+0x40>)
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	4a0d      	ldr	r2, [pc, #52]	; (8002af0 <HAL_Init+0x40>)
 8002aba:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002abe:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002ac0:	4b0b      	ldr	r3, [pc, #44]	; (8002af0 <HAL_Init+0x40>)
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	4a0a      	ldr	r2, [pc, #40]	; (8002af0 <HAL_Init+0x40>)
 8002ac6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002aca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002acc:	4b08      	ldr	r3, [pc, #32]	; (8002af0 <HAL_Init+0x40>)
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a07      	ldr	r2, [pc, #28]	; (8002af0 <HAL_Init+0x40>)
 8002ad2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ad6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ad8:	2003      	movs	r0, #3
 8002ada:	f000 fd61 	bl	80035a0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002ade:	200f      	movs	r0, #15
 8002ae0:	f000 f808 	bl	8002af4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ae4:	f7ff fba0 	bl	8002228 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ae8:	2300      	movs	r3, #0
}
 8002aea:	4618      	mov	r0, r3
 8002aec:	bd80      	pop	{r7, pc}
 8002aee:	bf00      	nop
 8002af0:	40023c00 	.word	0x40023c00

08002af4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002afc:	4b12      	ldr	r3, [pc, #72]	; (8002b48 <HAL_InitTick+0x54>)
 8002afe:	681a      	ldr	r2, [r3, #0]
 8002b00:	4b12      	ldr	r3, [pc, #72]	; (8002b4c <HAL_InitTick+0x58>)
 8002b02:	781b      	ldrb	r3, [r3, #0]
 8002b04:	4619      	mov	r1, r3
 8002b06:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b0a:	fbb3 f3f1 	udiv	r3, r3, r1
 8002b0e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002b12:	4618      	mov	r0, r3
 8002b14:	f000 fd79 	bl	800360a <HAL_SYSTICK_Config>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d001      	beq.n	8002b22 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e00e      	b.n	8002b40 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002b22:	687b      	ldr	r3, [r7, #4]
 8002b24:	2b0f      	cmp	r3, #15
 8002b26:	d80a      	bhi.n	8002b3e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b28:	2200      	movs	r2, #0
 8002b2a:	6879      	ldr	r1, [r7, #4]
 8002b2c:	f04f 30ff 	mov.w	r0, #4294967295
 8002b30:	f000 fd41 	bl	80035b6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b34:	4a06      	ldr	r2, [pc, #24]	; (8002b50 <HAL_InitTick+0x5c>)
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b3a:	2300      	movs	r3, #0
 8002b3c:	e000      	b.n	8002b40 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b3e:	2301      	movs	r3, #1
}
 8002b40:	4618      	mov	r0, r3
 8002b42:	3708      	adds	r7, #8
 8002b44:	46bd      	mov	sp, r7
 8002b46:	bd80      	pop	{r7, pc}
 8002b48:	20000008 	.word	0x20000008
 8002b4c:	20000010 	.word	0x20000010
 8002b50:	2000000c 	.word	0x2000000c

08002b54 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b54:	b480      	push	{r7}
 8002b56:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b58:	4b06      	ldr	r3, [pc, #24]	; (8002b74 <HAL_IncTick+0x20>)
 8002b5a:	781b      	ldrb	r3, [r3, #0]
 8002b5c:	461a      	mov	r2, r3
 8002b5e:	4b06      	ldr	r3, [pc, #24]	; (8002b78 <HAL_IncTick+0x24>)
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	4413      	add	r3, r2
 8002b64:	4a04      	ldr	r2, [pc, #16]	; (8002b78 <HAL_IncTick+0x24>)
 8002b66:	6013      	str	r3, [r2, #0]
}
 8002b68:	bf00      	nop
 8002b6a:	46bd      	mov	sp, r7
 8002b6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b70:	4770      	bx	lr
 8002b72:	bf00      	nop
 8002b74:	20000010 	.word	0x20000010
 8002b78:	2000056c 	.word	0x2000056c

08002b7c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b7c:	b480      	push	{r7}
 8002b7e:	af00      	add	r7, sp, #0
  return uwTick;
 8002b80:	4b03      	ldr	r3, [pc, #12]	; (8002b90 <HAL_GetTick+0x14>)
 8002b82:	681b      	ldr	r3, [r3, #0]
}
 8002b84:	4618      	mov	r0, r3
 8002b86:	46bd      	mov	sp, r7
 8002b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b8c:	4770      	bx	lr
 8002b8e:	bf00      	nop
 8002b90:	2000056c 	.word	0x2000056c

08002b94 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b084      	sub	sp, #16
 8002b98:	af00      	add	r7, sp, #0
 8002b9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b9c:	f7ff ffee 	bl	8002b7c <HAL_GetTick>
 8002ba0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002ba6:	68fb      	ldr	r3, [r7, #12]
 8002ba8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002bac:	d005      	beq.n	8002bba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002bae:	4b0a      	ldr	r3, [pc, #40]	; (8002bd8 <HAL_Delay+0x44>)
 8002bb0:	781b      	ldrb	r3, [r3, #0]
 8002bb2:	461a      	mov	r2, r3
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	4413      	add	r3, r2
 8002bb8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002bba:	bf00      	nop
 8002bbc:	f7ff ffde 	bl	8002b7c <HAL_GetTick>
 8002bc0:	4602      	mov	r2, r0
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	1ad3      	subs	r3, r2, r3
 8002bc6:	68fa      	ldr	r2, [r7, #12]
 8002bc8:	429a      	cmp	r2, r3
 8002bca:	d8f7      	bhi.n	8002bbc <HAL_Delay+0x28>
  {
  }
}
 8002bcc:	bf00      	nop
 8002bce:	bf00      	nop
 8002bd0:	3710      	adds	r7, #16
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
 8002bd6:	bf00      	nop
 8002bd8:	20000010 	.word	0x20000010

08002bdc <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8002bdc:	b580      	push	{r7, lr}
 8002bde:	b084      	sub	sp, #16
 8002be0:	af00      	add	r7, sp, #0
 8002be2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002be4:	2300      	movs	r3, #0
 8002be6:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d101      	bne.n	8002bf2 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002bee:	2301      	movs	r3, #1
 8002bf0:	e033      	b.n	8002c5a <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d109      	bne.n	8002c0e <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002bfa:	6878      	ldr	r0, [r7, #4]
 8002bfc:	f7fe f9da 	bl	8000fb4 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2200      	movs	r2, #0
 8002c04:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	2200      	movs	r2, #0
 8002c0a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c12:	f003 0310 	and.w	r3, r3, #16
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	d118      	bne.n	8002c4c <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c1e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8002c22:	f023 0302 	bic.w	r3, r3, #2
 8002c26:	f043 0202 	orr.w	r2, r3, #2
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8002c2e:	6878      	ldr	r0, [r7, #4]
 8002c30:	f000 fa68 	bl	8003104 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	2200      	movs	r2, #0
 8002c38:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002c3e:	f023 0303 	bic.w	r3, r3, #3
 8002c42:	f043 0201 	orr.w	r2, r3, #1
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	641a      	str	r2, [r3, #64]	; 0x40
 8002c4a:	e001      	b.n	8002c50 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8002c4c:	2301      	movs	r3, #1
 8002c4e:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	2200      	movs	r2, #0
 8002c54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002c58:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c5a:	4618      	mov	r0, r3
 8002c5c:	3710      	adds	r7, #16
 8002c5e:	46bd      	mov	sp, r7
 8002c60:	bd80      	pop	{r7, pc}
	...

08002c64 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 8002c64:	b580      	push	{r7, lr}
 8002c66:	b086      	sub	sp, #24
 8002c68:	af00      	add	r7, sp, #0
 8002c6a:	60f8      	str	r0, [r7, #12]
 8002c6c:	60b9      	str	r1, [r7, #8]
 8002c6e:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002c70:	2300      	movs	r3, #0
 8002c72:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002c74:	68fb      	ldr	r3, [r7, #12]
 8002c76:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002c7a:	2b01      	cmp	r3, #1
 8002c7c:	d101      	bne.n	8002c82 <HAL_ADC_Start_DMA+0x1e>
 8002c7e:	2302      	movs	r3, #2
 8002c80:	e0e9      	b.n	8002e56 <HAL_ADC_Start_DMA+0x1f2>
 8002c82:	68fb      	ldr	r3, [r7, #12]
 8002c84:	2201      	movs	r2, #1
 8002c86:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	689b      	ldr	r3, [r3, #8]
 8002c90:	f003 0301 	and.w	r3, r3, #1
 8002c94:	2b01      	cmp	r3, #1
 8002c96:	d018      	beq.n	8002cca <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002c98:	68fb      	ldr	r3, [r7, #12]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	689a      	ldr	r2, [r3, #8]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	681b      	ldr	r3, [r3, #0]
 8002ca2:	f042 0201 	orr.w	r2, r2, #1
 8002ca6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002ca8:	4b6d      	ldr	r3, [pc, #436]	; (8002e60 <HAL_ADC_Start_DMA+0x1fc>)
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	4a6d      	ldr	r2, [pc, #436]	; (8002e64 <HAL_ADC_Start_DMA+0x200>)
 8002cae:	fba2 2303 	umull	r2, r3, r2, r3
 8002cb2:	0c9a      	lsrs	r2, r3, #18
 8002cb4:	4613      	mov	r3, r2
 8002cb6:	005b      	lsls	r3, r3, #1
 8002cb8:	4413      	add	r3, r2
 8002cba:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002cbc:	e002      	b.n	8002cc4 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8002cbe:	693b      	ldr	r3, [r7, #16]
 8002cc0:	3b01      	subs	r3, #1
 8002cc2:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8002cc4:	693b      	ldr	r3, [r7, #16]
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d1f9      	bne.n	8002cbe <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002cca:	68fb      	ldr	r3, [r7, #12]
 8002ccc:	681b      	ldr	r3, [r3, #0]
 8002cce:	689b      	ldr	r3, [r3, #8]
 8002cd0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002cd4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8002cd8:	d107      	bne.n	8002cea <HAL_ADC_Start_DMA+0x86>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	689a      	ldr	r2, [r3, #8]
 8002ce0:	68fb      	ldr	r3, [r7, #12]
 8002ce2:	681b      	ldr	r3, [r3, #0]
 8002ce4:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002ce8:	609a      	str	r2, [r3, #8]
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	681b      	ldr	r3, [r3, #0]
 8002cee:	689b      	ldr	r3, [r3, #8]
 8002cf0:	f003 0301 	and.w	r3, r3, #1
 8002cf4:	2b01      	cmp	r3, #1
 8002cf6:	f040 80a1 	bne.w	8002e3c <HAL_ADC_Start_DMA+0x1d8>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002cfa:	68fb      	ldr	r3, [r7, #12]
 8002cfc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002cfe:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8002d02:	f023 0301 	bic.w	r3, r3, #1
 8002d06:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	681b      	ldr	r3, [r3, #0]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d007      	beq.n	8002d2c <HAL_ADC_Start_DMA+0xc8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8002d1c:	68fb      	ldr	r3, [r7, #12]
 8002d1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d20:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8002d24:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002d30:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002d34:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002d38:	d106      	bne.n	8002d48 <HAL_ADC_Start_DMA+0xe4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002d3e:	f023 0206 	bic.w	r2, r3, #6
 8002d42:	68fb      	ldr	r3, [r7, #12]
 8002d44:	645a      	str	r2, [r3, #68]	; 0x44
 8002d46:	e002      	b.n	8002d4e <HAL_ADC_Start_DMA+0xea>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	2200      	movs	r2, #0
 8002d4c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8002d4e:	68fb      	ldr	r3, [r7, #12]
 8002d50:	2200      	movs	r2, #0
 8002d52:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002d56:	4b44      	ldr	r3, [pc, #272]	; (8002e68 <HAL_ADC_Start_DMA+0x204>)
 8002d58:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002d5a:	68fb      	ldr	r3, [r7, #12]
 8002d5c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d5e:	4a43      	ldr	r2, [pc, #268]	; (8002e6c <HAL_ADC_Start_DMA+0x208>)
 8002d60:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002d62:	68fb      	ldr	r3, [r7, #12]
 8002d64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d66:	4a42      	ldr	r2, [pc, #264]	; (8002e70 <HAL_ADC_Start_DMA+0x20c>)
 8002d68:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002d6a:	68fb      	ldr	r3, [r7, #12]
 8002d6c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002d6e:	4a41      	ldr	r2, [pc, #260]	; (8002e74 <HAL_ADC_Start_DMA+0x210>)
 8002d70:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8002d7a:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	685a      	ldr	r2, [r3, #4]
 8002d82:	68fb      	ldr	r3, [r7, #12]
 8002d84:	681b      	ldr	r3, [r3, #0]
 8002d86:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8002d8a:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002d8c:	68fb      	ldr	r3, [r7, #12]
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	689a      	ldr	r2, [r3, #8]
 8002d92:	68fb      	ldr	r3, [r7, #12]
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002d9a:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	334c      	adds	r3, #76	; 0x4c
 8002da6:	4619      	mov	r1, r3
 8002da8:	68ba      	ldr	r2, [r7, #8]
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	f000 fce8 	bl	8003780 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002db0:	697b      	ldr	r3, [r7, #20]
 8002db2:	685b      	ldr	r3, [r3, #4]
 8002db4:	f003 031f 	and.w	r3, r3, #31
 8002db8:	2b00      	cmp	r3, #0
 8002dba:	d12a      	bne.n	8002e12 <HAL_ADC_Start_DMA+0x1ae>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a2d      	ldr	r2, [pc, #180]	; (8002e78 <HAL_ADC_Start_DMA+0x214>)
 8002dc2:	4293      	cmp	r3, r2
 8002dc4:	d015      	beq.n	8002df2 <HAL_ADC_Start_DMA+0x18e>
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	4a2c      	ldr	r2, [pc, #176]	; (8002e7c <HAL_ADC_Start_DMA+0x218>)
 8002dcc:	4293      	cmp	r3, r2
 8002dce:	d105      	bne.n	8002ddc <HAL_ADC_Start_DMA+0x178>
 8002dd0:	4b25      	ldr	r3, [pc, #148]	; (8002e68 <HAL_ADC_Start_DMA+0x204>)
 8002dd2:	685b      	ldr	r3, [r3, #4]
 8002dd4:	f003 031f 	and.w	r3, r3, #31
 8002dd8:	2b00      	cmp	r3, #0
 8002dda:	d00a      	beq.n	8002df2 <HAL_ADC_Start_DMA+0x18e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	4a27      	ldr	r2, [pc, #156]	; (8002e80 <HAL_ADC_Start_DMA+0x21c>)
 8002de2:	4293      	cmp	r3, r2
 8002de4:	d136      	bne.n	8002e54 <HAL_ADC_Start_DMA+0x1f0>
 8002de6:	4b20      	ldr	r3, [pc, #128]	; (8002e68 <HAL_ADC_Start_DMA+0x204>)
 8002de8:	685b      	ldr	r3, [r3, #4]
 8002dea:	f003 0310 	and.w	r3, r3, #16
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d130      	bne.n	8002e54 <HAL_ADC_Start_DMA+0x1f0>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	681b      	ldr	r3, [r3, #0]
 8002df6:	689b      	ldr	r3, [r3, #8]
 8002df8:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d129      	bne.n	8002e54 <HAL_ADC_Start_DMA+0x1f0>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	689a      	ldr	r2, [r3, #8]
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	681b      	ldr	r3, [r3, #0]
 8002e0a:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002e0e:	609a      	str	r2, [r3, #8]
 8002e10:	e020      	b.n	8002e54 <HAL_ADC_Start_DMA+0x1f0>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	4a18      	ldr	r2, [pc, #96]	; (8002e78 <HAL_ADC_Start_DMA+0x214>)
 8002e18:	4293      	cmp	r3, r2
 8002e1a:	d11b      	bne.n	8002e54 <HAL_ADC_Start_DMA+0x1f0>
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	689b      	ldr	r3, [r3, #8]
 8002e22:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d114      	bne.n	8002e54 <HAL_ADC_Start_DMA+0x1f0>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	689a      	ldr	r2, [r3, #8]
 8002e30:	68fb      	ldr	r3, [r7, #12]
 8002e32:	681b      	ldr	r3, [r3, #0]
 8002e34:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8002e38:	609a      	str	r2, [r3, #8]
 8002e3a:	e00b      	b.n	8002e54 <HAL_ADC_Start_DMA+0x1f0>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e40:	f043 0210 	orr.w	r2, r3, #16
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e4c:	f043 0201 	orr.w	r2, r3, #1
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8002e54:	2300      	movs	r3, #0
}
 8002e56:	4618      	mov	r0, r3
 8002e58:	3718      	adds	r7, #24
 8002e5a:	46bd      	mov	sp, r7
 8002e5c:	bd80      	pop	{r7, pc}
 8002e5e:	bf00      	nop
 8002e60:	20000008 	.word	0x20000008
 8002e64:	431bde83 	.word	0x431bde83
 8002e68:	40012300 	.word	0x40012300
 8002e6c:	080032fd 	.word	0x080032fd
 8002e70:	080033b7 	.word	0x080033b7
 8002e74:	080033d3 	.word	0x080033d3
 8002e78:	40012000 	.word	0x40012000
 8002e7c:	40012100 	.word	0x40012100
 8002e80:	40012200 	.word	0x40012200

08002e84 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002e84:	b480      	push	{r7}
 8002e86:	b083      	sub	sp, #12
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8002e8c:	bf00      	nop
 8002e8e:	370c      	adds	r7, #12
 8002e90:	46bd      	mov	sp, r7
 8002e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e96:	4770      	bx	lr

08002e98 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b083      	sub	sp, #12
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002ea0:	bf00      	nop
 8002ea2:	370c      	adds	r7, #12
 8002ea4:	46bd      	mov	sp, r7
 8002ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eaa:	4770      	bx	lr

08002eac <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002eac:	b480      	push	{r7}
 8002eae:	b083      	sub	sp, #12
 8002eb0:	af00      	add	r7, sp, #0
 8002eb2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002eb4:	bf00      	nop
 8002eb6:	370c      	adds	r7, #12
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ebe:	4770      	bx	lr

08002ec0 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8002ec0:	b480      	push	{r7}
 8002ec2:	b085      	sub	sp, #20
 8002ec4:	af00      	add	r7, sp, #0
 8002ec6:	6078      	str	r0, [r7, #4]
 8002ec8:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8002ece:	687b      	ldr	r3, [r7, #4]
 8002ed0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002ed4:	2b01      	cmp	r3, #1
 8002ed6:	d101      	bne.n	8002edc <HAL_ADC_ConfigChannel+0x1c>
 8002ed8:	2302      	movs	r3, #2
 8002eda:	e105      	b.n	80030e8 <HAL_ADC_ConfigChannel+0x228>
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2201      	movs	r2, #1
 8002ee0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	2b09      	cmp	r3, #9
 8002eea:	d925      	bls.n	8002f38 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	681b      	ldr	r3, [r3, #0]
 8002ef0:	68d9      	ldr	r1, [r3, #12]
 8002ef2:	683b      	ldr	r3, [r7, #0]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	b29b      	uxth	r3, r3
 8002ef8:	461a      	mov	r2, r3
 8002efa:	4613      	mov	r3, r2
 8002efc:	005b      	lsls	r3, r3, #1
 8002efe:	4413      	add	r3, r2
 8002f00:	3b1e      	subs	r3, #30
 8002f02:	2207      	movs	r2, #7
 8002f04:	fa02 f303 	lsl.w	r3, r2, r3
 8002f08:	43da      	mvns	r2, r3
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	400a      	ands	r2, r1
 8002f10:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	68d9      	ldr	r1, [r3, #12]
 8002f18:	683b      	ldr	r3, [r7, #0]
 8002f1a:	689a      	ldr	r2, [r3, #8]
 8002f1c:	683b      	ldr	r3, [r7, #0]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	b29b      	uxth	r3, r3
 8002f22:	4618      	mov	r0, r3
 8002f24:	4603      	mov	r3, r0
 8002f26:	005b      	lsls	r3, r3, #1
 8002f28:	4403      	add	r3, r0
 8002f2a:	3b1e      	subs	r3, #30
 8002f2c:	409a      	lsls	r2, r3
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	681b      	ldr	r3, [r3, #0]
 8002f32:	430a      	orrs	r2, r1
 8002f34:	60da      	str	r2, [r3, #12]
 8002f36:	e022      	b.n	8002f7e <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	6919      	ldr	r1, [r3, #16]
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	b29b      	uxth	r3, r3
 8002f44:	461a      	mov	r2, r3
 8002f46:	4613      	mov	r3, r2
 8002f48:	005b      	lsls	r3, r3, #1
 8002f4a:	4413      	add	r3, r2
 8002f4c:	2207      	movs	r2, #7
 8002f4e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f52:	43da      	mvns	r2, r3
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	400a      	ands	r2, r1
 8002f5a:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	681b      	ldr	r3, [r3, #0]
 8002f60:	6919      	ldr	r1, [r3, #16]
 8002f62:	683b      	ldr	r3, [r7, #0]
 8002f64:	689a      	ldr	r2, [r3, #8]
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	b29b      	uxth	r3, r3
 8002f6c:	4618      	mov	r0, r3
 8002f6e:	4603      	mov	r3, r0
 8002f70:	005b      	lsls	r3, r3, #1
 8002f72:	4403      	add	r3, r0
 8002f74:	409a      	lsls	r2, r3
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	681b      	ldr	r3, [r3, #0]
 8002f7a:	430a      	orrs	r2, r1
 8002f7c:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002f7e:	683b      	ldr	r3, [r7, #0]
 8002f80:	685b      	ldr	r3, [r3, #4]
 8002f82:	2b06      	cmp	r3, #6
 8002f84:	d824      	bhi.n	8002fd0 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	681b      	ldr	r3, [r3, #0]
 8002f8a:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	685a      	ldr	r2, [r3, #4]
 8002f90:	4613      	mov	r3, r2
 8002f92:	009b      	lsls	r3, r3, #2
 8002f94:	4413      	add	r3, r2
 8002f96:	3b05      	subs	r3, #5
 8002f98:	221f      	movs	r2, #31
 8002f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f9e:	43da      	mvns	r2, r3
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	400a      	ands	r2, r1
 8002fa6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	681b      	ldr	r3, [r3, #0]
 8002fac:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	b29b      	uxth	r3, r3
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	685a      	ldr	r2, [r3, #4]
 8002fba:	4613      	mov	r3, r2
 8002fbc:	009b      	lsls	r3, r3, #2
 8002fbe:	4413      	add	r3, r2
 8002fc0:	3b05      	subs	r3, #5
 8002fc2:	fa00 f203 	lsl.w	r2, r0, r3
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	430a      	orrs	r2, r1
 8002fcc:	635a      	str	r2, [r3, #52]	; 0x34
 8002fce:	e04c      	b.n	800306a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002fd0:	683b      	ldr	r3, [r7, #0]
 8002fd2:	685b      	ldr	r3, [r3, #4]
 8002fd4:	2b0c      	cmp	r3, #12
 8002fd6:	d824      	bhi.n	8003022 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8002fde:	683b      	ldr	r3, [r7, #0]
 8002fe0:	685a      	ldr	r2, [r3, #4]
 8002fe2:	4613      	mov	r3, r2
 8002fe4:	009b      	lsls	r3, r3, #2
 8002fe6:	4413      	add	r3, r2
 8002fe8:	3b23      	subs	r3, #35	; 0x23
 8002fea:	221f      	movs	r2, #31
 8002fec:	fa02 f303 	lsl.w	r3, r2, r3
 8002ff0:	43da      	mvns	r2, r3
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	681b      	ldr	r3, [r3, #0]
 8002ff6:	400a      	ands	r2, r1
 8002ff8:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	681b      	ldr	r3, [r3, #0]
 8003004:	b29b      	uxth	r3, r3
 8003006:	4618      	mov	r0, r3
 8003008:	683b      	ldr	r3, [r7, #0]
 800300a:	685a      	ldr	r2, [r3, #4]
 800300c:	4613      	mov	r3, r2
 800300e:	009b      	lsls	r3, r3, #2
 8003010:	4413      	add	r3, r2
 8003012:	3b23      	subs	r3, #35	; 0x23
 8003014:	fa00 f203 	lsl.w	r2, r0, r3
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	430a      	orrs	r2, r1
 800301e:	631a      	str	r2, [r3, #48]	; 0x30
 8003020:	e023      	b.n	800306a <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	685a      	ldr	r2, [r3, #4]
 800302c:	4613      	mov	r3, r2
 800302e:	009b      	lsls	r3, r3, #2
 8003030:	4413      	add	r3, r2
 8003032:	3b41      	subs	r3, #65	; 0x41
 8003034:	221f      	movs	r2, #31
 8003036:	fa02 f303 	lsl.w	r3, r2, r3
 800303a:	43da      	mvns	r2, r3
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	681b      	ldr	r3, [r3, #0]
 8003040:	400a      	ands	r2, r1
 8003042:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	b29b      	uxth	r3, r3
 8003050:	4618      	mov	r0, r3
 8003052:	683b      	ldr	r3, [r7, #0]
 8003054:	685a      	ldr	r2, [r3, #4]
 8003056:	4613      	mov	r3, r2
 8003058:	009b      	lsls	r3, r3, #2
 800305a:	4413      	add	r3, r2
 800305c:	3b41      	subs	r3, #65	; 0x41
 800305e:	fa00 f203 	lsl.w	r2, r0, r3
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	430a      	orrs	r2, r1
 8003068:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800306a:	4b22      	ldr	r3, [pc, #136]	; (80030f4 <HAL_ADC_ConfigChannel+0x234>)
 800306c:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	4a21      	ldr	r2, [pc, #132]	; (80030f8 <HAL_ADC_ConfigChannel+0x238>)
 8003074:	4293      	cmp	r3, r2
 8003076:	d109      	bne.n	800308c <HAL_ADC_ConfigChannel+0x1cc>
 8003078:	683b      	ldr	r3, [r7, #0]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	2b12      	cmp	r3, #18
 800307e:	d105      	bne.n	800308c <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	685b      	ldr	r3, [r3, #4]
 8003084:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8003088:	68fb      	ldr	r3, [r7, #12]
 800308a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a19      	ldr	r2, [pc, #100]	; (80030f8 <HAL_ADC_ConfigChannel+0x238>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d123      	bne.n	80030de <HAL_ADC_ConfigChannel+0x21e>
 8003096:	683b      	ldr	r3, [r7, #0]
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	2b10      	cmp	r3, #16
 800309c:	d003      	beq.n	80030a6 <HAL_ADC_ConfigChannel+0x1e6>
 800309e:	683b      	ldr	r3, [r7, #0]
 80030a0:	681b      	ldr	r3, [r3, #0]
 80030a2:	2b11      	cmp	r3, #17
 80030a4:	d11b      	bne.n	80030de <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	685b      	ldr	r3, [r3, #4]
 80030aa:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80030b2:	683b      	ldr	r3, [r7, #0]
 80030b4:	681b      	ldr	r3, [r3, #0]
 80030b6:	2b10      	cmp	r3, #16
 80030b8:	d111      	bne.n	80030de <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80030ba:	4b10      	ldr	r3, [pc, #64]	; (80030fc <HAL_ADC_ConfigChannel+0x23c>)
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	4a10      	ldr	r2, [pc, #64]	; (8003100 <HAL_ADC_ConfigChannel+0x240>)
 80030c0:	fba2 2303 	umull	r2, r3, r2, r3
 80030c4:	0c9a      	lsrs	r2, r3, #18
 80030c6:	4613      	mov	r3, r2
 80030c8:	009b      	lsls	r3, r3, #2
 80030ca:	4413      	add	r3, r2
 80030cc:	005b      	lsls	r3, r3, #1
 80030ce:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80030d0:	e002      	b.n	80030d8 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 80030d2:	68bb      	ldr	r3, [r7, #8]
 80030d4:	3b01      	subs	r3, #1
 80030d6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80030d8:	68bb      	ldr	r3, [r7, #8]
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d1f9      	bne.n	80030d2 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2200      	movs	r2, #0
 80030e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80030e6:	2300      	movs	r3, #0
}
 80030e8:	4618      	mov	r0, r3
 80030ea:	3714      	adds	r7, #20
 80030ec:	46bd      	mov	sp, r7
 80030ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f2:	4770      	bx	lr
 80030f4:	40012300 	.word	0x40012300
 80030f8:	40012000 	.word	0x40012000
 80030fc:	20000008 	.word	0x20000008
 8003100:	431bde83 	.word	0x431bde83

08003104 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8003104:	b480      	push	{r7}
 8003106:	b085      	sub	sp, #20
 8003108:	af00      	add	r7, sp, #0
 800310a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 800310c:	4b79      	ldr	r3, [pc, #484]	; (80032f4 <ADC_Init+0x1f0>)
 800310e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	685b      	ldr	r3, [r3, #4]
 8003114:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 800311c:	68fb      	ldr	r3, [r7, #12]
 800311e:	685a      	ldr	r2, [r3, #4]
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	685b      	ldr	r3, [r3, #4]
 8003124:	431a      	orrs	r2, r3
 8003126:	68fb      	ldr	r3, [r7, #12]
 8003128:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	681b      	ldr	r3, [r3, #0]
 800312e:	685a      	ldr	r2, [r3, #4]
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	681b      	ldr	r3, [r3, #0]
 8003134:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8003138:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	6859      	ldr	r1, [r3, #4]
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	691b      	ldr	r3, [r3, #16]
 8003144:	021a      	lsls	r2, r3, #8
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	430a      	orrs	r2, r1
 800314c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800314e:	687b      	ldr	r3, [r7, #4]
 8003150:	681b      	ldr	r3, [r3, #0]
 8003152:	685a      	ldr	r2, [r3, #4]
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 800315c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	681b      	ldr	r3, [r3, #0]
 8003162:	6859      	ldr	r1, [r3, #4]
 8003164:	687b      	ldr	r3, [r7, #4]
 8003166:	689a      	ldr	r2, [r3, #8]
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	681b      	ldr	r3, [r3, #0]
 800316c:	430a      	orrs	r2, r1
 800316e:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	689a      	ldr	r2, [r3, #8]
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	681b      	ldr	r3, [r3, #0]
 800317a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800317e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	6899      	ldr	r1, [r3, #8]
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	68da      	ldr	r2, [r3, #12]
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	430a      	orrs	r2, r1
 8003190:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003196:	4a58      	ldr	r2, [pc, #352]	; (80032f8 <ADC_Init+0x1f4>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d022      	beq.n	80031e2 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	689a      	ldr	r2, [r3, #8]
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80031aa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	6899      	ldr	r1, [r3, #8]
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	681b      	ldr	r3, [r3, #0]
 80031ba:	430a      	orrs	r2, r1
 80031bc:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	689a      	ldr	r2, [r3, #8]
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80031cc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	6899      	ldr	r1, [r3, #8]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	430a      	orrs	r2, r1
 80031de:	609a      	str	r2, [r3, #8]
 80031e0:	e00f      	b.n	8003202 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	689a      	ldr	r2, [r3, #8]
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80031f0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80031f2:	687b      	ldr	r3, [r7, #4]
 80031f4:	681b      	ldr	r3, [r3, #0]
 80031f6:	689a      	ldr	r2, [r3, #8]
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8003200:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	681b      	ldr	r3, [r3, #0]
 8003206:	689a      	ldr	r2, [r3, #8]
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	681b      	ldr	r3, [r3, #0]
 800320c:	f022 0202 	bic.w	r2, r2, #2
 8003210:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	681b      	ldr	r3, [r3, #0]
 8003216:	6899      	ldr	r1, [r3, #8]
 8003218:	687b      	ldr	r3, [r7, #4]
 800321a:	7e1b      	ldrb	r3, [r3, #24]
 800321c:	005a      	lsls	r2, r3, #1
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	430a      	orrs	r2, r1
 8003224:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	f893 3020 	ldrb.w	r3, [r3, #32]
 800322c:	2b00      	cmp	r3, #0
 800322e:	d01b      	beq.n	8003268 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	681b      	ldr	r3, [r3, #0]
 8003234:	685a      	ldr	r2, [r3, #4]
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800323e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	685a      	ldr	r2, [r3, #4]
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800324e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	6859      	ldr	r1, [r3, #4]
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800325a:	3b01      	subs	r3, #1
 800325c:	035a      	lsls	r2, r3, #13
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	430a      	orrs	r2, r1
 8003264:	605a      	str	r2, [r3, #4]
 8003266:	e007      	b.n	8003278 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	685a      	ldr	r2, [r3, #4]
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003276:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8003278:	687b      	ldr	r3, [r7, #4]
 800327a:	681b      	ldr	r3, [r3, #0]
 800327c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800327e:	687b      	ldr	r3, [r7, #4]
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8003286:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	681b      	ldr	r3, [r3, #0]
 800328c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800328e:	687b      	ldr	r3, [r7, #4]
 8003290:	69db      	ldr	r3, [r3, #28]
 8003292:	3b01      	subs	r3, #1
 8003294:	051a      	lsls	r2, r3, #20
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	430a      	orrs	r2, r1
 800329c:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	689a      	ldr	r2, [r3, #8]
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80032ac:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	6899      	ldr	r1, [r3, #8]
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80032ba:	025a      	lsls	r2, r3, #9
 80032bc:	687b      	ldr	r3, [r7, #4]
 80032be:	681b      	ldr	r3, [r3, #0]
 80032c0:	430a      	orrs	r2, r1
 80032c2:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	689a      	ldr	r2, [r3, #8]
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032d2:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	6899      	ldr	r1, [r3, #8]
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	695b      	ldr	r3, [r3, #20]
 80032de:	029a      	lsls	r2, r3, #10
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	430a      	orrs	r2, r1
 80032e6:	609a      	str	r2, [r3, #8]
}
 80032e8:	bf00      	nop
 80032ea:	3714      	adds	r7, #20
 80032ec:	46bd      	mov	sp, r7
 80032ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f2:	4770      	bx	lr
 80032f4:	40012300 	.word	0x40012300
 80032f8:	0f000001 	.word	0x0f000001

080032fc <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b084      	sub	sp, #16
 8003300:	af00      	add	r7, sp, #0
 8003302:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003308:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800330e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8003312:	2b00      	cmp	r3, #0
 8003314:	d13c      	bne.n	8003390 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8003316:	68fb      	ldr	r3, [r7, #12]
 8003318:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800331a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	689b      	ldr	r3, [r3, #8]
 8003328:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800332c:	2b00      	cmp	r3, #0
 800332e:	d12b      	bne.n	8003388 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003330:	68fb      	ldr	r3, [r7, #12]
 8003332:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003334:	2b00      	cmp	r3, #0
 8003336:	d127      	bne.n	8003388 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	681b      	ldr	r3, [r3, #0]
 800333c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800333e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003342:	2b00      	cmp	r3, #0
 8003344:	d006      	beq.n	8003354 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8003346:	68fb      	ldr	r3, [r7, #12]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	689b      	ldr	r3, [r3, #8]
 800334c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8003350:	2b00      	cmp	r3, #0
 8003352:	d119      	bne.n	8003388 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	685a      	ldr	r2, [r3, #4]
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f022 0220 	bic.w	r2, r2, #32
 8003362:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003368:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003374:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8003378:	2b00      	cmp	r3, #0
 800337a:	d105      	bne.n	8003388 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003380:	f043 0201 	orr.w	r2, r3, #1
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8003388:	68f8      	ldr	r0, [r7, #12]
 800338a:	f7ff fd7b 	bl	8002e84 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 800338e:	e00e      	b.n	80033ae <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003394:	f003 0310 	and.w	r3, r3, #16
 8003398:	2b00      	cmp	r3, #0
 800339a:	d003      	beq.n	80033a4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 800339c:	68f8      	ldr	r0, [r7, #12]
 800339e:	f7ff fd85 	bl	8002eac <HAL_ADC_ErrorCallback>
}
 80033a2:	e004      	b.n	80033ae <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80033a4:	68fb      	ldr	r3, [r7, #12]
 80033a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033a8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80033aa:	6878      	ldr	r0, [r7, #4]
 80033ac:	4798      	blx	r3
}
 80033ae:	bf00      	nop
 80033b0:	3710      	adds	r7, #16
 80033b2:	46bd      	mov	sp, r7
 80033b4:	bd80      	pop	{r7, pc}

080033b6 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 80033b6:	b580      	push	{r7, lr}
 80033b8:	b084      	sub	sp, #16
 80033ba:	af00      	add	r7, sp, #0
 80033bc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033c2:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80033c4:	68f8      	ldr	r0, [r7, #12]
 80033c6:	f7ff fd67 	bl	8002e98 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80033ca:	bf00      	nop
 80033cc:	3710      	adds	r7, #16
 80033ce:	46bd      	mov	sp, r7
 80033d0:	bd80      	pop	{r7, pc}

080033d2 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 80033d2:	b580      	push	{r7, lr}
 80033d4:	b084      	sub	sp, #16
 80033d6:	af00      	add	r7, sp, #0
 80033d8:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80033de:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	2240      	movs	r2, #64	; 0x40
 80033e4:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80033ea:	f043 0204 	orr.w	r2, r3, #4
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80033f2:	68f8      	ldr	r0, [r7, #12]
 80033f4:	f7ff fd5a 	bl	8002eac <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80033f8:	bf00      	nop
 80033fa:	3710      	adds	r7, #16
 80033fc:	46bd      	mov	sp, r7
 80033fe:	bd80      	pop	{r7, pc}

08003400 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003400:	b480      	push	{r7}
 8003402:	b085      	sub	sp, #20
 8003404:	af00      	add	r7, sp, #0
 8003406:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	f003 0307 	and.w	r3, r3, #7
 800340e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003410:	4b0c      	ldr	r3, [pc, #48]	; (8003444 <__NVIC_SetPriorityGrouping+0x44>)
 8003412:	68db      	ldr	r3, [r3, #12]
 8003414:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003416:	68ba      	ldr	r2, [r7, #8]
 8003418:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800341c:	4013      	ands	r3, r2
 800341e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003428:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800342c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003430:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003432:	4a04      	ldr	r2, [pc, #16]	; (8003444 <__NVIC_SetPriorityGrouping+0x44>)
 8003434:	68bb      	ldr	r3, [r7, #8]
 8003436:	60d3      	str	r3, [r2, #12]
}
 8003438:	bf00      	nop
 800343a:	3714      	adds	r7, #20
 800343c:	46bd      	mov	sp, r7
 800343e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003442:	4770      	bx	lr
 8003444:	e000ed00 	.word	0xe000ed00

08003448 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003448:	b480      	push	{r7}
 800344a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800344c:	4b04      	ldr	r3, [pc, #16]	; (8003460 <__NVIC_GetPriorityGrouping+0x18>)
 800344e:	68db      	ldr	r3, [r3, #12]
 8003450:	0a1b      	lsrs	r3, r3, #8
 8003452:	f003 0307 	and.w	r3, r3, #7
}
 8003456:	4618      	mov	r0, r3
 8003458:	46bd      	mov	sp, r7
 800345a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800345e:	4770      	bx	lr
 8003460:	e000ed00 	.word	0xe000ed00

08003464 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003464:	b480      	push	{r7}
 8003466:	b083      	sub	sp, #12
 8003468:	af00      	add	r7, sp, #0
 800346a:	4603      	mov	r3, r0
 800346c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800346e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003472:	2b00      	cmp	r3, #0
 8003474:	db0b      	blt.n	800348e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003476:	79fb      	ldrb	r3, [r7, #7]
 8003478:	f003 021f 	and.w	r2, r3, #31
 800347c:	4907      	ldr	r1, [pc, #28]	; (800349c <__NVIC_EnableIRQ+0x38>)
 800347e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003482:	095b      	lsrs	r3, r3, #5
 8003484:	2001      	movs	r0, #1
 8003486:	fa00 f202 	lsl.w	r2, r0, r2
 800348a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800348e:	bf00      	nop
 8003490:	370c      	adds	r7, #12
 8003492:	46bd      	mov	sp, r7
 8003494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003498:	4770      	bx	lr
 800349a:	bf00      	nop
 800349c:	e000e100 	.word	0xe000e100

080034a0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80034a0:	b480      	push	{r7}
 80034a2:	b083      	sub	sp, #12
 80034a4:	af00      	add	r7, sp, #0
 80034a6:	4603      	mov	r3, r0
 80034a8:	6039      	str	r1, [r7, #0]
 80034aa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80034ac:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	db0a      	blt.n	80034ca <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034b4:	683b      	ldr	r3, [r7, #0]
 80034b6:	b2da      	uxtb	r2, r3
 80034b8:	490c      	ldr	r1, [pc, #48]	; (80034ec <__NVIC_SetPriority+0x4c>)
 80034ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034be:	0112      	lsls	r2, r2, #4
 80034c0:	b2d2      	uxtb	r2, r2
 80034c2:	440b      	add	r3, r1
 80034c4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80034c8:	e00a      	b.n	80034e0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80034ca:	683b      	ldr	r3, [r7, #0]
 80034cc:	b2da      	uxtb	r2, r3
 80034ce:	4908      	ldr	r1, [pc, #32]	; (80034f0 <__NVIC_SetPriority+0x50>)
 80034d0:	79fb      	ldrb	r3, [r7, #7]
 80034d2:	f003 030f 	and.w	r3, r3, #15
 80034d6:	3b04      	subs	r3, #4
 80034d8:	0112      	lsls	r2, r2, #4
 80034da:	b2d2      	uxtb	r2, r2
 80034dc:	440b      	add	r3, r1
 80034de:	761a      	strb	r2, [r3, #24]
}
 80034e0:	bf00      	nop
 80034e2:	370c      	adds	r7, #12
 80034e4:	46bd      	mov	sp, r7
 80034e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ea:	4770      	bx	lr
 80034ec:	e000e100 	.word	0xe000e100
 80034f0:	e000ed00 	.word	0xe000ed00

080034f4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80034f4:	b480      	push	{r7}
 80034f6:	b089      	sub	sp, #36	; 0x24
 80034f8:	af00      	add	r7, sp, #0
 80034fa:	60f8      	str	r0, [r7, #12]
 80034fc:	60b9      	str	r1, [r7, #8]
 80034fe:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	f003 0307 	and.w	r3, r3, #7
 8003506:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003508:	69fb      	ldr	r3, [r7, #28]
 800350a:	f1c3 0307 	rsb	r3, r3, #7
 800350e:	2b04      	cmp	r3, #4
 8003510:	bf28      	it	cs
 8003512:	2304      	movcs	r3, #4
 8003514:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003516:	69fb      	ldr	r3, [r7, #28]
 8003518:	3304      	adds	r3, #4
 800351a:	2b06      	cmp	r3, #6
 800351c:	d902      	bls.n	8003524 <NVIC_EncodePriority+0x30>
 800351e:	69fb      	ldr	r3, [r7, #28]
 8003520:	3b03      	subs	r3, #3
 8003522:	e000      	b.n	8003526 <NVIC_EncodePriority+0x32>
 8003524:	2300      	movs	r3, #0
 8003526:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003528:	f04f 32ff 	mov.w	r2, #4294967295
 800352c:	69bb      	ldr	r3, [r7, #24]
 800352e:	fa02 f303 	lsl.w	r3, r2, r3
 8003532:	43da      	mvns	r2, r3
 8003534:	68bb      	ldr	r3, [r7, #8]
 8003536:	401a      	ands	r2, r3
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800353c:	f04f 31ff 	mov.w	r1, #4294967295
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	fa01 f303 	lsl.w	r3, r1, r3
 8003546:	43d9      	mvns	r1, r3
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800354c:	4313      	orrs	r3, r2
         );
}
 800354e:	4618      	mov	r0, r3
 8003550:	3724      	adds	r7, #36	; 0x24
 8003552:	46bd      	mov	sp, r7
 8003554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003558:	4770      	bx	lr
	...

0800355c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800355c:	b580      	push	{r7, lr}
 800355e:	b082      	sub	sp, #8
 8003560:	af00      	add	r7, sp, #0
 8003562:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	3b01      	subs	r3, #1
 8003568:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800356c:	d301      	bcc.n	8003572 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800356e:	2301      	movs	r3, #1
 8003570:	e00f      	b.n	8003592 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8003572:	4a0a      	ldr	r2, [pc, #40]	; (800359c <SysTick_Config+0x40>)
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	3b01      	subs	r3, #1
 8003578:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800357a:	210f      	movs	r1, #15
 800357c:	f04f 30ff 	mov.w	r0, #4294967295
 8003580:	f7ff ff8e 	bl	80034a0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8003584:	4b05      	ldr	r3, [pc, #20]	; (800359c <SysTick_Config+0x40>)
 8003586:	2200      	movs	r2, #0
 8003588:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800358a:	4b04      	ldr	r3, [pc, #16]	; (800359c <SysTick_Config+0x40>)
 800358c:	2207      	movs	r2, #7
 800358e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8003590:	2300      	movs	r3, #0
}
 8003592:	4618      	mov	r0, r3
 8003594:	3708      	adds	r7, #8
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
 800359a:	bf00      	nop
 800359c:	e000e010 	.word	0xe000e010

080035a0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	b082      	sub	sp, #8
 80035a4:	af00      	add	r7, sp, #0
 80035a6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80035a8:	6878      	ldr	r0, [r7, #4]
 80035aa:	f7ff ff29 	bl	8003400 <__NVIC_SetPriorityGrouping>
}
 80035ae:	bf00      	nop
 80035b0:	3708      	adds	r7, #8
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}

080035b6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80035b6:	b580      	push	{r7, lr}
 80035b8:	b086      	sub	sp, #24
 80035ba:	af00      	add	r7, sp, #0
 80035bc:	4603      	mov	r3, r0
 80035be:	60b9      	str	r1, [r7, #8]
 80035c0:	607a      	str	r2, [r7, #4]
 80035c2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80035c4:	2300      	movs	r3, #0
 80035c6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80035c8:	f7ff ff3e 	bl	8003448 <__NVIC_GetPriorityGrouping>
 80035cc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80035ce:	687a      	ldr	r2, [r7, #4]
 80035d0:	68b9      	ldr	r1, [r7, #8]
 80035d2:	6978      	ldr	r0, [r7, #20]
 80035d4:	f7ff ff8e 	bl	80034f4 <NVIC_EncodePriority>
 80035d8:	4602      	mov	r2, r0
 80035da:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80035de:	4611      	mov	r1, r2
 80035e0:	4618      	mov	r0, r3
 80035e2:	f7ff ff5d 	bl	80034a0 <__NVIC_SetPriority>
}
 80035e6:	bf00      	nop
 80035e8:	3718      	adds	r7, #24
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}

080035ee <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80035ee:	b580      	push	{r7, lr}
 80035f0:	b082      	sub	sp, #8
 80035f2:	af00      	add	r7, sp, #0
 80035f4:	4603      	mov	r3, r0
 80035f6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80035f8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80035fc:	4618      	mov	r0, r3
 80035fe:	f7ff ff31 	bl	8003464 <__NVIC_EnableIRQ>
}
 8003602:	bf00      	nop
 8003604:	3708      	adds	r7, #8
 8003606:	46bd      	mov	sp, r7
 8003608:	bd80      	pop	{r7, pc}

0800360a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800360a:	b580      	push	{r7, lr}
 800360c:	b082      	sub	sp, #8
 800360e:	af00      	add	r7, sp, #0
 8003610:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8003612:	6878      	ldr	r0, [r7, #4]
 8003614:	f7ff ffa2 	bl	800355c <SysTick_Config>
 8003618:	4603      	mov	r3, r0
}
 800361a:	4618      	mov	r0, r3
 800361c:	3708      	adds	r7, #8
 800361e:	46bd      	mov	sp, r7
 8003620:	bd80      	pop	{r7, pc}
	...

08003624 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8003624:	b580      	push	{r7, lr}
 8003626:	b086      	sub	sp, #24
 8003628:	af00      	add	r7, sp, #0
 800362a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800362c:	2300      	movs	r3, #0
 800362e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003630:	f7ff faa4 	bl	8002b7c <HAL_GetTick>
 8003634:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2b00      	cmp	r3, #0
 800363a:	d101      	bne.n	8003640 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800363c:	2301      	movs	r3, #1
 800363e:	e099      	b.n	8003774 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	2202      	movs	r2, #2
 8003644:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2200      	movs	r2, #0
 800364c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	681a      	ldr	r2, [r3, #0]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	f022 0201 	bic.w	r2, r2, #1
 800365e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003660:	e00f      	b.n	8003682 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8003662:	f7ff fa8b 	bl	8002b7c <HAL_GetTick>
 8003666:	4602      	mov	r2, r0
 8003668:	693b      	ldr	r3, [r7, #16]
 800366a:	1ad3      	subs	r3, r2, r3
 800366c:	2b05      	cmp	r3, #5
 800366e:	d908      	bls.n	8003682 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	2220      	movs	r2, #32
 8003674:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	2203      	movs	r2, #3
 800367a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800367e:	2303      	movs	r3, #3
 8003680:	e078      	b.n	8003774 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	681b      	ldr	r3, [r3, #0]
 8003688:	f003 0301 	and.w	r3, r3, #1
 800368c:	2b00      	cmp	r3, #0
 800368e:	d1e8      	bne.n	8003662 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8003698:	697a      	ldr	r2, [r7, #20]
 800369a:	4b38      	ldr	r3, [pc, #224]	; (800377c <HAL_DMA_Init+0x158>)
 800369c:	4013      	ands	r3, r2
 800369e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	685a      	ldr	r2, [r3, #4]
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	689b      	ldr	r3, [r3, #8]
 80036a8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036ae:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	691b      	ldr	r3, [r3, #16]
 80036b4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80036ba:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	699b      	ldr	r3, [r3, #24]
 80036c0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80036c6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	6a1b      	ldr	r3, [r3, #32]
 80036cc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80036ce:	697a      	ldr	r2, [r7, #20]
 80036d0:	4313      	orrs	r3, r2
 80036d2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80036d8:	2b04      	cmp	r3, #4
 80036da:	d107      	bne.n	80036ec <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036e4:	4313      	orrs	r3, r2
 80036e6:	697a      	ldr	r2, [r7, #20]
 80036e8:	4313      	orrs	r3, r2
 80036ea:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	697a      	ldr	r2, [r7, #20]
 80036f2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	695b      	ldr	r3, [r3, #20]
 80036fa:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80036fc:	697b      	ldr	r3, [r7, #20]
 80036fe:	f023 0307 	bic.w	r3, r3, #7
 8003702:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003708:	697a      	ldr	r2, [r7, #20]
 800370a:	4313      	orrs	r3, r2
 800370c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003712:	2b04      	cmp	r3, #4
 8003714:	d117      	bne.n	8003746 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003716:	687b      	ldr	r3, [r7, #4]
 8003718:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800371a:	697a      	ldr	r2, [r7, #20]
 800371c:	4313      	orrs	r3, r2
 800371e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003724:	2b00      	cmp	r3, #0
 8003726:	d00e      	beq.n	8003746 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003728:	6878      	ldr	r0, [r7, #4]
 800372a:	f000 fb01 	bl	8003d30 <DMA_CheckFifoParam>
 800372e:	4603      	mov	r3, r0
 8003730:	2b00      	cmp	r3, #0
 8003732:	d008      	beq.n	8003746 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	2240      	movs	r2, #64	; 0x40
 8003738:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	2201      	movs	r2, #1
 800373e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8003742:	2301      	movs	r3, #1
 8003744:	e016      	b.n	8003774 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	697a      	ldr	r2, [r7, #20]
 800374c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f000 fab8 	bl	8003cc4 <DMA_CalcBaseAndBitshift>
 8003754:	4603      	mov	r3, r0
 8003756:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800375c:	223f      	movs	r2, #63	; 0x3f
 800375e:	409a      	lsls	r2, r3
 8003760:	68fb      	ldr	r3, [r7, #12]
 8003762:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	2200      	movs	r2, #0
 8003768:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	2201      	movs	r2, #1
 800376e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8003772:	2300      	movs	r3, #0
}
 8003774:	4618      	mov	r0, r3
 8003776:	3718      	adds	r7, #24
 8003778:	46bd      	mov	sp, r7
 800377a:	bd80      	pop	{r7, pc}
 800377c:	f010803f 	.word	0xf010803f

08003780 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b086      	sub	sp, #24
 8003784:	af00      	add	r7, sp, #0
 8003786:	60f8      	str	r0, [r7, #12]
 8003788:	60b9      	str	r1, [r7, #8]
 800378a:	607a      	str	r2, [r7, #4]
 800378c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800378e:	2300      	movs	r3, #0
 8003790:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003796:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800379e:	2b01      	cmp	r3, #1
 80037a0:	d101      	bne.n	80037a6 <HAL_DMA_Start_IT+0x26>
 80037a2:	2302      	movs	r3, #2
 80037a4:	e040      	b.n	8003828 <HAL_DMA_Start_IT+0xa8>
 80037a6:	68fb      	ldr	r3, [r7, #12]
 80037a8:	2201      	movs	r2, #1
 80037aa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80037ae:	68fb      	ldr	r3, [r7, #12]
 80037b0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80037b4:	b2db      	uxtb	r3, r3
 80037b6:	2b01      	cmp	r3, #1
 80037b8:	d12f      	bne.n	800381a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	2202      	movs	r2, #2
 80037be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	2200      	movs	r2, #0
 80037c6:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80037c8:	683b      	ldr	r3, [r7, #0]
 80037ca:	687a      	ldr	r2, [r7, #4]
 80037cc:	68b9      	ldr	r1, [r7, #8]
 80037ce:	68f8      	ldr	r0, [r7, #12]
 80037d0:	f000 fa4a 	bl	8003c68 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80037d8:	223f      	movs	r2, #63	; 0x3f
 80037da:	409a      	lsls	r2, r3
 80037dc:	693b      	ldr	r3, [r7, #16]
 80037de:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80037e0:	68fb      	ldr	r3, [r7, #12]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	681a      	ldr	r2, [r3, #0]
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	f042 0216 	orr.w	r2, r2, #22
 80037ee:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80037f0:	68fb      	ldr	r3, [r7, #12]
 80037f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	d007      	beq.n	8003808 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80037f8:	68fb      	ldr	r3, [r7, #12]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	681a      	ldr	r2, [r3, #0]
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f042 0208 	orr.w	r2, r2, #8
 8003806:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	681a      	ldr	r2, [r3, #0]
 800380e:	68fb      	ldr	r3, [r7, #12]
 8003810:	681b      	ldr	r3, [r3, #0]
 8003812:	f042 0201 	orr.w	r2, r2, #1
 8003816:	601a      	str	r2, [r3, #0]
 8003818:	e005      	b.n	8003826 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800381a:	68fb      	ldr	r3, [r7, #12]
 800381c:	2200      	movs	r2, #0
 800381e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8003822:	2302      	movs	r3, #2
 8003824:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003826:	7dfb      	ldrb	r3, [r7, #23]
}
 8003828:	4618      	mov	r0, r3
 800382a:	3718      	adds	r7, #24
 800382c:	46bd      	mov	sp, r7
 800382e:	bd80      	pop	{r7, pc}

08003830 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b084      	sub	sp, #16
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800383c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800383e:	f7ff f99d 	bl	8002b7c <HAL_GetTick>
 8003842:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800384a:	b2db      	uxtb	r3, r3
 800384c:	2b02      	cmp	r3, #2
 800384e:	d008      	beq.n	8003862 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	2280      	movs	r2, #128	; 0x80
 8003854:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	2200      	movs	r2, #0
 800385a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 800385e:	2301      	movs	r3, #1
 8003860:	e052      	b.n	8003908 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	681a      	ldr	r2, [r3, #0]
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	f022 0216 	bic.w	r2, r2, #22
 8003870:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	695a      	ldr	r2, [r3, #20]
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003880:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003886:	2b00      	cmp	r3, #0
 8003888:	d103      	bne.n	8003892 <HAL_DMA_Abort+0x62>
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800388e:	2b00      	cmp	r3, #0
 8003890:	d007      	beq.n	80038a2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003892:	687b      	ldr	r3, [r7, #4]
 8003894:	681b      	ldr	r3, [r3, #0]
 8003896:	681a      	ldr	r2, [r3, #0]
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	681b      	ldr	r3, [r3, #0]
 800389c:	f022 0208 	bic.w	r2, r2, #8
 80038a0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	681a      	ldr	r2, [r3, #0]
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	f022 0201 	bic.w	r2, r2, #1
 80038b0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038b2:	e013      	b.n	80038dc <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80038b4:	f7ff f962 	bl	8002b7c <HAL_GetTick>
 80038b8:	4602      	mov	r2, r0
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	1ad3      	subs	r3, r2, r3
 80038be:	2b05      	cmp	r3, #5
 80038c0:	d90c      	bls.n	80038dc <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	2220      	movs	r2, #32
 80038c6:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	2203      	movs	r2, #3
 80038cc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	2200      	movs	r2, #0
 80038d4:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80038d8:	2303      	movs	r3, #3
 80038da:	e015      	b.n	8003908 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80038dc:	687b      	ldr	r3, [r7, #4]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	f003 0301 	and.w	r3, r3, #1
 80038e6:	2b00      	cmp	r3, #0
 80038e8:	d1e4      	bne.n	80038b4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80038ee:	223f      	movs	r2, #63	; 0x3f
 80038f0:	409a      	lsls	r2, r3
 80038f2:	68fb      	ldr	r3, [r7, #12]
 80038f4:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80038f6:	687b      	ldr	r3, [r7, #4]
 80038f8:	2201      	movs	r2, #1
 80038fa:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038fe:	687b      	ldr	r3, [r7, #4]
 8003900:	2200      	movs	r2, #0
 8003902:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8003906:	2300      	movs	r3, #0
}
 8003908:	4618      	mov	r0, r3
 800390a:	3710      	adds	r7, #16
 800390c:	46bd      	mov	sp, r7
 800390e:	bd80      	pop	{r7, pc}

08003910 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8003910:	b480      	push	{r7}
 8003912:	b083      	sub	sp, #12
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800391e:	b2db      	uxtb	r3, r3
 8003920:	2b02      	cmp	r3, #2
 8003922:	d004      	beq.n	800392e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	2280      	movs	r2, #128	; 0x80
 8003928:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800392a:	2301      	movs	r3, #1
 800392c:	e00c      	b.n	8003948 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	2205      	movs	r2, #5
 8003932:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	681a      	ldr	r2, [r3, #0]
 800393c:	687b      	ldr	r3, [r7, #4]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	f022 0201 	bic.w	r2, r2, #1
 8003944:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8003946:	2300      	movs	r3, #0
}
 8003948:	4618      	mov	r0, r3
 800394a:	370c      	adds	r7, #12
 800394c:	46bd      	mov	sp, r7
 800394e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003952:	4770      	bx	lr

08003954 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003954:	b580      	push	{r7, lr}
 8003956:	b086      	sub	sp, #24
 8003958:	af00      	add	r7, sp, #0
 800395a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 800395c:	2300      	movs	r3, #0
 800395e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003960:	4b92      	ldr	r3, [pc, #584]	; (8003bac <HAL_DMA_IRQHandler+0x258>)
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	4a92      	ldr	r2, [pc, #584]	; (8003bb0 <HAL_DMA_IRQHandler+0x25c>)
 8003966:	fba2 2303 	umull	r2, r3, r2, r3
 800396a:	0a9b      	lsrs	r3, r3, #10
 800396c:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003972:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003974:	693b      	ldr	r3, [r7, #16]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800397e:	2208      	movs	r2, #8
 8003980:	409a      	lsls	r2, r3
 8003982:	68fb      	ldr	r3, [r7, #12]
 8003984:	4013      	ands	r3, r2
 8003986:	2b00      	cmp	r3, #0
 8003988:	d01a      	beq.n	80039c0 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	f003 0304 	and.w	r3, r3, #4
 8003994:	2b00      	cmp	r3, #0
 8003996:	d013      	beq.n	80039c0 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	681b      	ldr	r3, [r3, #0]
 800399c:	681a      	ldr	r2, [r3, #0]
 800399e:	687b      	ldr	r3, [r7, #4]
 80039a0:	681b      	ldr	r3, [r3, #0]
 80039a2:	f022 0204 	bic.w	r2, r2, #4
 80039a6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039ac:	2208      	movs	r2, #8
 80039ae:	409a      	lsls	r2, r3
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039b8:	f043 0201 	orr.w	r2, r3, #1
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80039c0:	687b      	ldr	r3, [r7, #4]
 80039c2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039c4:	2201      	movs	r2, #1
 80039c6:	409a      	lsls	r2, r3
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	4013      	ands	r3, r2
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d012      	beq.n	80039f6 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	695b      	ldr	r3, [r3, #20]
 80039d6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80039da:	2b00      	cmp	r3, #0
 80039dc:	d00b      	beq.n	80039f6 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80039de:	687b      	ldr	r3, [r7, #4]
 80039e0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039e2:	2201      	movs	r2, #1
 80039e4:	409a      	lsls	r2, r3
 80039e6:	693b      	ldr	r3, [r7, #16]
 80039e8:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80039ee:	f043 0202 	orr.w	r2, r3, #2
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80039f6:	687b      	ldr	r3, [r7, #4]
 80039f8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80039fa:	2204      	movs	r2, #4
 80039fc:	409a      	lsls	r2, r3
 80039fe:	68fb      	ldr	r3, [r7, #12]
 8003a00:	4013      	ands	r3, r2
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d012      	beq.n	8003a2c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8003a06:	687b      	ldr	r3, [r7, #4]
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f003 0302 	and.w	r3, r3, #2
 8003a10:	2b00      	cmp	r3, #0
 8003a12:	d00b      	beq.n	8003a2c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a18:	2204      	movs	r2, #4
 8003a1a:	409a      	lsls	r2, r3
 8003a1c:	693b      	ldr	r3, [r7, #16]
 8003a1e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003a24:	f043 0204 	orr.w	r2, r3, #4
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a30:	2210      	movs	r2, #16
 8003a32:	409a      	lsls	r2, r3
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	4013      	ands	r3, r2
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d043      	beq.n	8003ac4 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	681b      	ldr	r3, [r3, #0]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	f003 0308 	and.w	r3, r3, #8
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d03c      	beq.n	8003ac4 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003a4e:	2210      	movs	r2, #16
 8003a50:	409a      	lsls	r2, r3
 8003a52:	693b      	ldr	r3, [r7, #16]
 8003a54:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d018      	beq.n	8003a96 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003a6e:	2b00      	cmp	r3, #0
 8003a70:	d108      	bne.n	8003a84 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003a72:	687b      	ldr	r3, [r7, #4]
 8003a74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a76:	2b00      	cmp	r3, #0
 8003a78:	d024      	beq.n	8003ac4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	4798      	blx	r3
 8003a82:	e01f      	b.n	8003ac4 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a88:	2b00      	cmp	r3, #0
 8003a8a:	d01b      	beq.n	8003ac4 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003a90:	6878      	ldr	r0, [r7, #4]
 8003a92:	4798      	blx	r3
 8003a94:	e016      	b.n	8003ac4 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003aa0:	2b00      	cmp	r3, #0
 8003aa2:	d107      	bne.n	8003ab4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	681b      	ldr	r3, [r3, #0]
 8003aa8:	681a      	ldr	r2, [r3, #0]
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	f022 0208 	bic.w	r2, r2, #8
 8003ab2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ab8:	2b00      	cmp	r3, #0
 8003aba:	d003      	beq.n	8003ac4 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac0:	6878      	ldr	r0, [r7, #4]
 8003ac2:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003ac4:	687b      	ldr	r3, [r7, #4]
 8003ac6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003ac8:	2220      	movs	r2, #32
 8003aca:	409a      	lsls	r2, r3
 8003acc:	68fb      	ldr	r3, [r7, #12]
 8003ace:	4013      	ands	r3, r2
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	f000 808e 	beq.w	8003bf2 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f003 0310 	and.w	r3, r3, #16
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	f000 8086 	beq.w	8003bf2 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003aea:	2220      	movs	r2, #32
 8003aec:	409a      	lsls	r2, r3
 8003aee:	693b      	ldr	r3, [r7, #16]
 8003af0:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003af2:	687b      	ldr	r3, [r7, #4]
 8003af4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003af8:	b2db      	uxtb	r3, r3
 8003afa:	2b05      	cmp	r3, #5
 8003afc:	d136      	bne.n	8003b6c <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	681b      	ldr	r3, [r3, #0]
 8003b02:	681a      	ldr	r2, [r3, #0]
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	f022 0216 	bic.w	r2, r2, #22
 8003b0c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	681b      	ldr	r3, [r3, #0]
 8003b12:	695a      	ldr	r2, [r3, #20]
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003b1c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d103      	bne.n	8003b2e <HAL_DMA_IRQHandler+0x1da>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d007      	beq.n	8003b3e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	681a      	ldr	r2, [r3, #0]
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	f022 0208 	bic.w	r2, r2, #8
 8003b3c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b42:	223f      	movs	r2, #63	; 0x3f
 8003b44:	409a      	lsls	r2, r3
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	2201      	movs	r2, #1
 8003b4e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	2200      	movs	r2, #0
 8003b56:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 8003b5a:	687b      	ldr	r3, [r7, #4]
 8003b5c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d07d      	beq.n	8003c5e <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003b66:	6878      	ldr	r0, [r7, #4]
 8003b68:	4798      	blx	r3
        }
        return;
 8003b6a:	e078      	b.n	8003c5e <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	681b      	ldr	r3, [r3, #0]
 8003b70:	681b      	ldr	r3, [r3, #0]
 8003b72:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003b76:	2b00      	cmp	r3, #0
 8003b78:	d01c      	beq.n	8003bb4 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	681b      	ldr	r3, [r3, #0]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003b84:	2b00      	cmp	r3, #0
 8003b86:	d108      	bne.n	8003b9a <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d030      	beq.n	8003bf2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003b94:	6878      	ldr	r0, [r7, #4]
 8003b96:	4798      	blx	r3
 8003b98:	e02b      	b.n	8003bf2 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d027      	beq.n	8003bf2 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003ba6:	6878      	ldr	r0, [r7, #4]
 8003ba8:	4798      	blx	r3
 8003baa:	e022      	b.n	8003bf2 <HAL_DMA_IRQHandler+0x29e>
 8003bac:	20000008 	.word	0x20000008
 8003bb0:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003bb4:	687b      	ldr	r3, [r7, #4]
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bbe:	2b00      	cmp	r3, #0
 8003bc0:	d10f      	bne.n	8003be2 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	681b      	ldr	r3, [r3, #0]
 8003bc6:	681a      	ldr	r2, [r3, #0]
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	681b      	ldr	r3, [r3, #0]
 8003bcc:	f022 0210 	bic.w	r2, r2, #16
 8003bd0:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	2201      	movs	r2, #1
 8003bd6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	2200      	movs	r2, #0
 8003bde:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003be6:	2b00      	cmp	r3, #0
 8003be8:	d003      	beq.n	8003bf2 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003bee:	6878      	ldr	r0, [r7, #4]
 8003bf0:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	d032      	beq.n	8003c60 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003bfe:	f003 0301 	and.w	r3, r3, #1
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	d022      	beq.n	8003c4c <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	2205      	movs	r2, #5
 8003c0a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	681a      	ldr	r2, [r3, #0]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	f022 0201 	bic.w	r2, r2, #1
 8003c1c:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	3301      	adds	r3, #1
 8003c22:	60bb      	str	r3, [r7, #8]
 8003c24:	697a      	ldr	r2, [r7, #20]
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d307      	bcc.n	8003c3a <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003c2a:	687b      	ldr	r3, [r7, #4]
 8003c2c:	681b      	ldr	r3, [r3, #0]
 8003c2e:	681b      	ldr	r3, [r3, #0]
 8003c30:	f003 0301 	and.w	r3, r3, #1
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d1f2      	bne.n	8003c1e <HAL_DMA_IRQHandler+0x2ca>
 8003c38:	e000      	b.n	8003c3c <HAL_DMA_IRQHandler+0x2e8>
          break;
 8003c3a:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	2201      	movs	r2, #1
 8003c40:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	2200      	movs	r2, #0
 8003c48:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c50:	2b00      	cmp	r3, #0
 8003c52:	d005      	beq.n	8003c60 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c58:	6878      	ldr	r0, [r7, #4]
 8003c5a:	4798      	blx	r3
 8003c5c:	e000      	b.n	8003c60 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003c5e:	bf00      	nop
    }
  }
}
 8003c60:	3718      	adds	r7, #24
 8003c62:	46bd      	mov	sp, r7
 8003c64:	bd80      	pop	{r7, pc}
 8003c66:	bf00      	nop

08003c68 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003c68:	b480      	push	{r7}
 8003c6a:	b085      	sub	sp, #20
 8003c6c:	af00      	add	r7, sp, #0
 8003c6e:	60f8      	str	r0, [r7, #12]
 8003c70:	60b9      	str	r1, [r7, #8]
 8003c72:	607a      	str	r2, [r7, #4]
 8003c74:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003c76:	68fb      	ldr	r3, [r7, #12]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	681a      	ldr	r2, [r3, #0]
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8003c84:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	681b      	ldr	r3, [r3, #0]
 8003c8a:	683a      	ldr	r2, [r7, #0]
 8003c8c:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	689b      	ldr	r3, [r3, #8]
 8003c92:	2b40      	cmp	r3, #64	; 0x40
 8003c94:	d108      	bne.n	8003ca8 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	687a      	ldr	r2, [r7, #4]
 8003c9c:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	681b      	ldr	r3, [r3, #0]
 8003ca2:	68ba      	ldr	r2, [r7, #8]
 8003ca4:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003ca6:	e007      	b.n	8003cb8 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003ca8:	68fb      	ldr	r3, [r7, #12]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	68ba      	ldr	r2, [r7, #8]
 8003cae:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003cb0:	68fb      	ldr	r3, [r7, #12]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	687a      	ldr	r2, [r7, #4]
 8003cb6:	60da      	str	r2, [r3, #12]
}
 8003cb8:	bf00      	nop
 8003cba:	3714      	adds	r7, #20
 8003cbc:	46bd      	mov	sp, r7
 8003cbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cc2:	4770      	bx	lr

08003cc4 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b085      	sub	sp, #20
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	b2db      	uxtb	r3, r3
 8003cd2:	3b10      	subs	r3, #16
 8003cd4:	4a14      	ldr	r2, [pc, #80]	; (8003d28 <DMA_CalcBaseAndBitshift+0x64>)
 8003cd6:	fba2 2303 	umull	r2, r3, r2, r3
 8003cda:	091b      	lsrs	r3, r3, #4
 8003cdc:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003cde:	4a13      	ldr	r2, [pc, #76]	; (8003d2c <DMA_CalcBaseAndBitshift+0x68>)
 8003ce0:	68fb      	ldr	r3, [r7, #12]
 8003ce2:	4413      	add	r3, r2
 8003ce4:	781b      	ldrb	r3, [r3, #0]
 8003ce6:	461a      	mov	r2, r3
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2b03      	cmp	r3, #3
 8003cf0:	d909      	bls.n	8003d06 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003cfa:	f023 0303 	bic.w	r3, r3, #3
 8003cfe:	1d1a      	adds	r2, r3, #4
 8003d00:	687b      	ldr	r3, [r7, #4]
 8003d02:	659a      	str	r2, [r3, #88]	; 0x58
 8003d04:	e007      	b.n	8003d16 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8003d0e:	f023 0303 	bic.w	r3, r3, #3
 8003d12:	687a      	ldr	r2, [r7, #4]
 8003d14:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	3714      	adds	r7, #20
 8003d1e:	46bd      	mov	sp, r7
 8003d20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d24:	4770      	bx	lr
 8003d26:	bf00      	nop
 8003d28:	aaaaaaab 	.word	0xaaaaaaab
 8003d2c:	0800d0bc 	.word	0x0800d0bc

08003d30 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003d30:	b480      	push	{r7}
 8003d32:	b085      	sub	sp, #20
 8003d34:	af00      	add	r7, sp, #0
 8003d36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003d38:	2300      	movs	r3, #0
 8003d3a:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d40:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	699b      	ldr	r3, [r3, #24]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d11f      	bne.n	8003d8a <DMA_CheckFifoParam+0x5a>
 8003d4a:	68bb      	ldr	r3, [r7, #8]
 8003d4c:	2b03      	cmp	r3, #3
 8003d4e:	d856      	bhi.n	8003dfe <DMA_CheckFifoParam+0xce>
 8003d50:	a201      	add	r2, pc, #4	; (adr r2, 8003d58 <DMA_CheckFifoParam+0x28>)
 8003d52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d56:	bf00      	nop
 8003d58:	08003d69 	.word	0x08003d69
 8003d5c:	08003d7b 	.word	0x08003d7b
 8003d60:	08003d69 	.word	0x08003d69
 8003d64:	08003dff 	.word	0x08003dff
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d6c:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d046      	beq.n	8003e02 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003d74:	2301      	movs	r3, #1
 8003d76:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d78:	e043      	b.n	8003e02 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d7e:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003d82:	d140      	bne.n	8003e06 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003d84:	2301      	movs	r3, #1
 8003d86:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003d88:	e03d      	b.n	8003e06 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	699b      	ldr	r3, [r3, #24]
 8003d8e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003d92:	d121      	bne.n	8003dd8 <DMA_CheckFifoParam+0xa8>
 8003d94:	68bb      	ldr	r3, [r7, #8]
 8003d96:	2b03      	cmp	r3, #3
 8003d98:	d837      	bhi.n	8003e0a <DMA_CheckFifoParam+0xda>
 8003d9a:	a201      	add	r2, pc, #4	; (adr r2, 8003da0 <DMA_CheckFifoParam+0x70>)
 8003d9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003da0:	08003db1 	.word	0x08003db1
 8003da4:	08003db7 	.word	0x08003db7
 8003da8:	08003db1 	.word	0x08003db1
 8003dac:	08003dc9 	.word	0x08003dc9
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	73fb      	strb	r3, [r7, #15]
      break;
 8003db4:	e030      	b.n	8003e18 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003db6:	687b      	ldr	r3, [r7, #4]
 8003db8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dba:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003dbe:	2b00      	cmp	r3, #0
 8003dc0:	d025      	beq.n	8003e0e <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003dc6:	e022      	b.n	8003e0e <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003dcc:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003dd0:	d11f      	bne.n	8003e12 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003dd2:	2301      	movs	r3, #1
 8003dd4:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003dd6:	e01c      	b.n	8003e12 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003dd8:	68bb      	ldr	r3, [r7, #8]
 8003dda:	2b02      	cmp	r3, #2
 8003ddc:	d903      	bls.n	8003de6 <DMA_CheckFifoParam+0xb6>
 8003dde:	68bb      	ldr	r3, [r7, #8]
 8003de0:	2b03      	cmp	r3, #3
 8003de2:	d003      	beq.n	8003dec <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003de4:	e018      	b.n	8003e18 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003de6:	2301      	movs	r3, #1
 8003de8:	73fb      	strb	r3, [r7, #15]
      break;
 8003dea:	e015      	b.n	8003e18 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003df0:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d00e      	beq.n	8003e16 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003df8:	2301      	movs	r3, #1
 8003dfa:	73fb      	strb	r3, [r7, #15]
      break;
 8003dfc:	e00b      	b.n	8003e16 <DMA_CheckFifoParam+0xe6>
      break;
 8003dfe:	bf00      	nop
 8003e00:	e00a      	b.n	8003e18 <DMA_CheckFifoParam+0xe8>
      break;
 8003e02:	bf00      	nop
 8003e04:	e008      	b.n	8003e18 <DMA_CheckFifoParam+0xe8>
      break;
 8003e06:	bf00      	nop
 8003e08:	e006      	b.n	8003e18 <DMA_CheckFifoParam+0xe8>
      break;
 8003e0a:	bf00      	nop
 8003e0c:	e004      	b.n	8003e18 <DMA_CheckFifoParam+0xe8>
      break;
 8003e0e:	bf00      	nop
 8003e10:	e002      	b.n	8003e18 <DMA_CheckFifoParam+0xe8>
      break;   
 8003e12:	bf00      	nop
 8003e14:	e000      	b.n	8003e18 <DMA_CheckFifoParam+0xe8>
      break;
 8003e16:	bf00      	nop
    }
  } 
  
  return status; 
 8003e18:	7bfb      	ldrb	r3, [r7, #15]
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	3714      	adds	r7, #20
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e24:	4770      	bx	lr
 8003e26:	bf00      	nop

08003e28 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b089      	sub	sp, #36	; 0x24
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
 8003e30:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003e32:	2300      	movs	r3, #0
 8003e34:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003e36:	2300      	movs	r3, #0
 8003e38:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003e3e:	2300      	movs	r3, #0
 8003e40:	61fb      	str	r3, [r7, #28]
 8003e42:	e16b      	b.n	800411c <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003e44:	2201      	movs	r2, #1
 8003e46:	69fb      	ldr	r3, [r7, #28]
 8003e48:	fa02 f303 	lsl.w	r3, r2, r3
 8003e4c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003e4e:	683b      	ldr	r3, [r7, #0]
 8003e50:	681b      	ldr	r3, [r3, #0]
 8003e52:	697a      	ldr	r2, [r7, #20]
 8003e54:	4013      	ands	r3, r2
 8003e56:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003e58:	693a      	ldr	r2, [r7, #16]
 8003e5a:	697b      	ldr	r3, [r7, #20]
 8003e5c:	429a      	cmp	r2, r3
 8003e5e:	f040 815a 	bne.w	8004116 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e62:	683b      	ldr	r3, [r7, #0]
 8003e64:	685b      	ldr	r3, [r3, #4]
 8003e66:	f003 0303 	and.w	r3, r3, #3
 8003e6a:	2b01      	cmp	r3, #1
 8003e6c:	d005      	beq.n	8003e7a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003e6e:	683b      	ldr	r3, [r7, #0]
 8003e70:	685b      	ldr	r3, [r3, #4]
 8003e72:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003e76:	2b02      	cmp	r3, #2
 8003e78:	d130      	bne.n	8003edc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	689b      	ldr	r3, [r3, #8]
 8003e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003e80:	69fb      	ldr	r3, [r7, #28]
 8003e82:	005b      	lsls	r3, r3, #1
 8003e84:	2203      	movs	r2, #3
 8003e86:	fa02 f303 	lsl.w	r3, r2, r3
 8003e8a:	43db      	mvns	r3, r3
 8003e8c:	69ba      	ldr	r2, [r7, #24]
 8003e8e:	4013      	ands	r3, r2
 8003e90:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003e92:	683b      	ldr	r3, [r7, #0]
 8003e94:	68da      	ldr	r2, [r3, #12]
 8003e96:	69fb      	ldr	r3, [r7, #28]
 8003e98:	005b      	lsls	r3, r3, #1
 8003e9a:	fa02 f303 	lsl.w	r3, r2, r3
 8003e9e:	69ba      	ldr	r2, [r7, #24]
 8003ea0:	4313      	orrs	r3, r2
 8003ea2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	69ba      	ldr	r2, [r7, #24]
 8003ea8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	685b      	ldr	r3, [r3, #4]
 8003eae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003eb0:	2201      	movs	r2, #1
 8003eb2:	69fb      	ldr	r3, [r7, #28]
 8003eb4:	fa02 f303 	lsl.w	r3, r2, r3
 8003eb8:	43db      	mvns	r3, r3
 8003eba:	69ba      	ldr	r2, [r7, #24]
 8003ebc:	4013      	ands	r3, r2
 8003ebe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003ec0:	683b      	ldr	r3, [r7, #0]
 8003ec2:	685b      	ldr	r3, [r3, #4]
 8003ec4:	091b      	lsrs	r3, r3, #4
 8003ec6:	f003 0201 	and.w	r2, r3, #1
 8003eca:	69fb      	ldr	r3, [r7, #28]
 8003ecc:	fa02 f303 	lsl.w	r3, r2, r3
 8003ed0:	69ba      	ldr	r2, [r7, #24]
 8003ed2:	4313      	orrs	r3, r2
 8003ed4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003ed6:	687b      	ldr	r3, [r7, #4]
 8003ed8:	69ba      	ldr	r2, [r7, #24]
 8003eda:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003edc:	683b      	ldr	r3, [r7, #0]
 8003ede:	685b      	ldr	r3, [r3, #4]
 8003ee0:	f003 0303 	and.w	r3, r3, #3
 8003ee4:	2b03      	cmp	r3, #3
 8003ee6:	d017      	beq.n	8003f18 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	68db      	ldr	r3, [r3, #12]
 8003eec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003eee:	69fb      	ldr	r3, [r7, #28]
 8003ef0:	005b      	lsls	r3, r3, #1
 8003ef2:	2203      	movs	r2, #3
 8003ef4:	fa02 f303 	lsl.w	r3, r2, r3
 8003ef8:	43db      	mvns	r3, r3
 8003efa:	69ba      	ldr	r2, [r7, #24]
 8003efc:	4013      	ands	r3, r2
 8003efe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003f00:	683b      	ldr	r3, [r7, #0]
 8003f02:	689a      	ldr	r2, [r3, #8]
 8003f04:	69fb      	ldr	r3, [r7, #28]
 8003f06:	005b      	lsls	r3, r3, #1
 8003f08:	fa02 f303 	lsl.w	r3, r2, r3
 8003f0c:	69ba      	ldr	r2, [r7, #24]
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	69ba      	ldr	r2, [r7, #24]
 8003f16:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003f18:	683b      	ldr	r3, [r7, #0]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	f003 0303 	and.w	r3, r3, #3
 8003f20:	2b02      	cmp	r3, #2
 8003f22:	d123      	bne.n	8003f6c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003f24:	69fb      	ldr	r3, [r7, #28]
 8003f26:	08da      	lsrs	r2, r3, #3
 8003f28:	687b      	ldr	r3, [r7, #4]
 8003f2a:	3208      	adds	r2, #8
 8003f2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003f30:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003f32:	69fb      	ldr	r3, [r7, #28]
 8003f34:	f003 0307 	and.w	r3, r3, #7
 8003f38:	009b      	lsls	r3, r3, #2
 8003f3a:	220f      	movs	r2, #15
 8003f3c:	fa02 f303 	lsl.w	r3, r2, r3
 8003f40:	43db      	mvns	r3, r3
 8003f42:	69ba      	ldr	r2, [r7, #24]
 8003f44:	4013      	ands	r3, r2
 8003f46:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	691a      	ldr	r2, [r3, #16]
 8003f4c:	69fb      	ldr	r3, [r7, #28]
 8003f4e:	f003 0307 	and.w	r3, r3, #7
 8003f52:	009b      	lsls	r3, r3, #2
 8003f54:	fa02 f303 	lsl.w	r3, r2, r3
 8003f58:	69ba      	ldr	r2, [r7, #24]
 8003f5a:	4313      	orrs	r3, r2
 8003f5c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003f5e:	69fb      	ldr	r3, [r7, #28]
 8003f60:	08da      	lsrs	r2, r3, #3
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	3208      	adds	r2, #8
 8003f66:	69b9      	ldr	r1, [r7, #24]
 8003f68:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003f72:	69fb      	ldr	r3, [r7, #28]
 8003f74:	005b      	lsls	r3, r3, #1
 8003f76:	2203      	movs	r2, #3
 8003f78:	fa02 f303 	lsl.w	r3, r2, r3
 8003f7c:	43db      	mvns	r3, r3
 8003f7e:	69ba      	ldr	r2, [r7, #24]
 8003f80:	4013      	ands	r3, r2
 8003f82:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003f84:	683b      	ldr	r3, [r7, #0]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	f003 0203 	and.w	r2, r3, #3
 8003f8c:	69fb      	ldr	r3, [r7, #28]
 8003f8e:	005b      	lsls	r3, r3, #1
 8003f90:	fa02 f303 	lsl.w	r3, r2, r3
 8003f94:	69ba      	ldr	r2, [r7, #24]
 8003f96:	4313      	orrs	r3, r2
 8003f98:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003f9a:	687b      	ldr	r3, [r7, #4]
 8003f9c:	69ba      	ldr	r2, [r7, #24]
 8003f9e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	685b      	ldr	r3, [r3, #4]
 8003fa4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003fa8:	2b00      	cmp	r3, #0
 8003faa:	f000 80b4 	beq.w	8004116 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003fae:	2300      	movs	r3, #0
 8003fb0:	60fb      	str	r3, [r7, #12]
 8003fb2:	4b60      	ldr	r3, [pc, #384]	; (8004134 <HAL_GPIO_Init+0x30c>)
 8003fb4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fb6:	4a5f      	ldr	r2, [pc, #380]	; (8004134 <HAL_GPIO_Init+0x30c>)
 8003fb8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003fbc:	6453      	str	r3, [r2, #68]	; 0x44
 8003fbe:	4b5d      	ldr	r3, [pc, #372]	; (8004134 <HAL_GPIO_Init+0x30c>)
 8003fc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003fc2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003fc6:	60fb      	str	r3, [r7, #12]
 8003fc8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003fca:	4a5b      	ldr	r2, [pc, #364]	; (8004138 <HAL_GPIO_Init+0x310>)
 8003fcc:	69fb      	ldr	r3, [r7, #28]
 8003fce:	089b      	lsrs	r3, r3, #2
 8003fd0:	3302      	adds	r3, #2
 8003fd2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003fd6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003fd8:	69fb      	ldr	r3, [r7, #28]
 8003fda:	f003 0303 	and.w	r3, r3, #3
 8003fde:	009b      	lsls	r3, r3, #2
 8003fe0:	220f      	movs	r2, #15
 8003fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8003fe6:	43db      	mvns	r3, r3
 8003fe8:	69ba      	ldr	r2, [r7, #24]
 8003fea:	4013      	ands	r3, r2
 8003fec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003fee:	687b      	ldr	r3, [r7, #4]
 8003ff0:	4a52      	ldr	r2, [pc, #328]	; (800413c <HAL_GPIO_Init+0x314>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d02b      	beq.n	800404e <HAL_GPIO_Init+0x226>
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	4a51      	ldr	r2, [pc, #324]	; (8004140 <HAL_GPIO_Init+0x318>)
 8003ffa:	4293      	cmp	r3, r2
 8003ffc:	d025      	beq.n	800404a <HAL_GPIO_Init+0x222>
 8003ffe:	687b      	ldr	r3, [r7, #4]
 8004000:	4a50      	ldr	r2, [pc, #320]	; (8004144 <HAL_GPIO_Init+0x31c>)
 8004002:	4293      	cmp	r3, r2
 8004004:	d01f      	beq.n	8004046 <HAL_GPIO_Init+0x21e>
 8004006:	687b      	ldr	r3, [r7, #4]
 8004008:	4a4f      	ldr	r2, [pc, #316]	; (8004148 <HAL_GPIO_Init+0x320>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d019      	beq.n	8004042 <HAL_GPIO_Init+0x21a>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	4a4e      	ldr	r2, [pc, #312]	; (800414c <HAL_GPIO_Init+0x324>)
 8004012:	4293      	cmp	r3, r2
 8004014:	d013      	beq.n	800403e <HAL_GPIO_Init+0x216>
 8004016:	687b      	ldr	r3, [r7, #4]
 8004018:	4a4d      	ldr	r2, [pc, #308]	; (8004150 <HAL_GPIO_Init+0x328>)
 800401a:	4293      	cmp	r3, r2
 800401c:	d00d      	beq.n	800403a <HAL_GPIO_Init+0x212>
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	4a4c      	ldr	r2, [pc, #304]	; (8004154 <HAL_GPIO_Init+0x32c>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d007      	beq.n	8004036 <HAL_GPIO_Init+0x20e>
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	4a4b      	ldr	r2, [pc, #300]	; (8004158 <HAL_GPIO_Init+0x330>)
 800402a:	4293      	cmp	r3, r2
 800402c:	d101      	bne.n	8004032 <HAL_GPIO_Init+0x20a>
 800402e:	2307      	movs	r3, #7
 8004030:	e00e      	b.n	8004050 <HAL_GPIO_Init+0x228>
 8004032:	2308      	movs	r3, #8
 8004034:	e00c      	b.n	8004050 <HAL_GPIO_Init+0x228>
 8004036:	2306      	movs	r3, #6
 8004038:	e00a      	b.n	8004050 <HAL_GPIO_Init+0x228>
 800403a:	2305      	movs	r3, #5
 800403c:	e008      	b.n	8004050 <HAL_GPIO_Init+0x228>
 800403e:	2304      	movs	r3, #4
 8004040:	e006      	b.n	8004050 <HAL_GPIO_Init+0x228>
 8004042:	2303      	movs	r3, #3
 8004044:	e004      	b.n	8004050 <HAL_GPIO_Init+0x228>
 8004046:	2302      	movs	r3, #2
 8004048:	e002      	b.n	8004050 <HAL_GPIO_Init+0x228>
 800404a:	2301      	movs	r3, #1
 800404c:	e000      	b.n	8004050 <HAL_GPIO_Init+0x228>
 800404e:	2300      	movs	r3, #0
 8004050:	69fa      	ldr	r2, [r7, #28]
 8004052:	f002 0203 	and.w	r2, r2, #3
 8004056:	0092      	lsls	r2, r2, #2
 8004058:	4093      	lsls	r3, r2
 800405a:	69ba      	ldr	r2, [r7, #24]
 800405c:	4313      	orrs	r3, r2
 800405e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004060:	4935      	ldr	r1, [pc, #212]	; (8004138 <HAL_GPIO_Init+0x310>)
 8004062:	69fb      	ldr	r3, [r7, #28]
 8004064:	089b      	lsrs	r3, r3, #2
 8004066:	3302      	adds	r3, #2
 8004068:	69ba      	ldr	r2, [r7, #24]
 800406a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800406e:	4b3b      	ldr	r3, [pc, #236]	; (800415c <HAL_GPIO_Init+0x334>)
 8004070:	681b      	ldr	r3, [r3, #0]
 8004072:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004074:	693b      	ldr	r3, [r7, #16]
 8004076:	43db      	mvns	r3, r3
 8004078:	69ba      	ldr	r2, [r7, #24]
 800407a:	4013      	ands	r3, r2
 800407c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800407e:	683b      	ldr	r3, [r7, #0]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004086:	2b00      	cmp	r3, #0
 8004088:	d003      	beq.n	8004092 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 800408a:	69ba      	ldr	r2, [r7, #24]
 800408c:	693b      	ldr	r3, [r7, #16]
 800408e:	4313      	orrs	r3, r2
 8004090:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004092:	4a32      	ldr	r2, [pc, #200]	; (800415c <HAL_GPIO_Init+0x334>)
 8004094:	69bb      	ldr	r3, [r7, #24]
 8004096:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8004098:	4b30      	ldr	r3, [pc, #192]	; (800415c <HAL_GPIO_Init+0x334>)
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800409e:	693b      	ldr	r3, [r7, #16]
 80040a0:	43db      	mvns	r3, r3
 80040a2:	69ba      	ldr	r2, [r7, #24]
 80040a4:	4013      	ands	r3, r2
 80040a6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80040a8:	683b      	ldr	r3, [r7, #0]
 80040aa:	685b      	ldr	r3, [r3, #4]
 80040ac:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d003      	beq.n	80040bc <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80040b4:	69ba      	ldr	r2, [r7, #24]
 80040b6:	693b      	ldr	r3, [r7, #16]
 80040b8:	4313      	orrs	r3, r2
 80040ba:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80040bc:	4a27      	ldr	r2, [pc, #156]	; (800415c <HAL_GPIO_Init+0x334>)
 80040be:	69bb      	ldr	r3, [r7, #24]
 80040c0:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80040c2:	4b26      	ldr	r3, [pc, #152]	; (800415c <HAL_GPIO_Init+0x334>)
 80040c4:	689b      	ldr	r3, [r3, #8]
 80040c6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040c8:	693b      	ldr	r3, [r7, #16]
 80040ca:	43db      	mvns	r3, r3
 80040cc:	69ba      	ldr	r2, [r7, #24]
 80040ce:	4013      	ands	r3, r2
 80040d0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80040d2:	683b      	ldr	r3, [r7, #0]
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80040da:	2b00      	cmp	r3, #0
 80040dc:	d003      	beq.n	80040e6 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80040de:	69ba      	ldr	r2, [r7, #24]
 80040e0:	693b      	ldr	r3, [r7, #16]
 80040e2:	4313      	orrs	r3, r2
 80040e4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80040e6:	4a1d      	ldr	r2, [pc, #116]	; (800415c <HAL_GPIO_Init+0x334>)
 80040e8:	69bb      	ldr	r3, [r7, #24]
 80040ea:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80040ec:	4b1b      	ldr	r3, [pc, #108]	; (800415c <HAL_GPIO_Init+0x334>)
 80040ee:	68db      	ldr	r3, [r3, #12]
 80040f0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80040f2:	693b      	ldr	r3, [r7, #16]
 80040f4:	43db      	mvns	r3, r3
 80040f6:	69ba      	ldr	r2, [r7, #24]
 80040f8:	4013      	ands	r3, r2
 80040fa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80040fc:	683b      	ldr	r3, [r7, #0]
 80040fe:	685b      	ldr	r3, [r3, #4]
 8004100:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004104:	2b00      	cmp	r3, #0
 8004106:	d003      	beq.n	8004110 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004108:	69ba      	ldr	r2, [r7, #24]
 800410a:	693b      	ldr	r3, [r7, #16]
 800410c:	4313      	orrs	r3, r2
 800410e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004110:	4a12      	ldr	r2, [pc, #72]	; (800415c <HAL_GPIO_Init+0x334>)
 8004112:	69bb      	ldr	r3, [r7, #24]
 8004114:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004116:	69fb      	ldr	r3, [r7, #28]
 8004118:	3301      	adds	r3, #1
 800411a:	61fb      	str	r3, [r7, #28]
 800411c:	69fb      	ldr	r3, [r7, #28]
 800411e:	2b0f      	cmp	r3, #15
 8004120:	f67f ae90 	bls.w	8003e44 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004124:	bf00      	nop
 8004126:	bf00      	nop
 8004128:	3724      	adds	r7, #36	; 0x24
 800412a:	46bd      	mov	sp, r7
 800412c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004130:	4770      	bx	lr
 8004132:	bf00      	nop
 8004134:	40023800 	.word	0x40023800
 8004138:	40013800 	.word	0x40013800
 800413c:	40020000 	.word	0x40020000
 8004140:	40020400 	.word	0x40020400
 8004144:	40020800 	.word	0x40020800
 8004148:	40020c00 	.word	0x40020c00
 800414c:	40021000 	.word	0x40021000
 8004150:	40021400 	.word	0x40021400
 8004154:	40021800 	.word	0x40021800
 8004158:	40021c00 	.word	0x40021c00
 800415c:	40013c00 	.word	0x40013c00

08004160 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004160:	b480      	push	{r7}
 8004162:	b083      	sub	sp, #12
 8004164:	af00      	add	r7, sp, #0
 8004166:	6078      	str	r0, [r7, #4]
 8004168:	460b      	mov	r3, r1
 800416a:	807b      	strh	r3, [r7, #2]
 800416c:	4613      	mov	r3, r2
 800416e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004170:	787b      	ldrb	r3, [r7, #1]
 8004172:	2b00      	cmp	r3, #0
 8004174:	d003      	beq.n	800417e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004176:	887a      	ldrh	r2, [r7, #2]
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800417c:	e003      	b.n	8004186 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800417e:	887b      	ldrh	r3, [r7, #2]
 8004180:	041a      	lsls	r2, r3, #16
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	619a      	str	r2, [r3, #24]
}
 8004186:	bf00      	nop
 8004188:	370c      	adds	r7, #12
 800418a:	46bd      	mov	sp, r7
 800418c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004190:	4770      	bx	lr
	...

08004194 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	b084      	sub	sp, #16
 8004198:	af00      	add	r7, sp, #0
 800419a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d101      	bne.n	80041a6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80041a2:	2301      	movs	r3, #1
 80041a4:	e12b      	b.n	80043fe <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80041ac:	b2db      	uxtb	r3, r3
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d106      	bne.n	80041c0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80041b2:	687b      	ldr	r3, [r7, #4]
 80041b4:	2200      	movs	r2, #0
 80041b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80041ba:	6878      	ldr	r0, [r7, #4]
 80041bc:	f7fd f9f2 	bl	80015a4 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80041c0:	687b      	ldr	r3, [r7, #4]
 80041c2:	2224      	movs	r2, #36	; 0x24
 80041c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80041c8:	687b      	ldr	r3, [r7, #4]
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	681a      	ldr	r2, [r3, #0]
 80041ce:	687b      	ldr	r3, [r7, #4]
 80041d0:	681b      	ldr	r3, [r3, #0]
 80041d2:	f022 0201 	bic.w	r2, r2, #1
 80041d6:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80041d8:	687b      	ldr	r3, [r7, #4]
 80041da:	681b      	ldr	r3, [r3, #0]
 80041dc:	681a      	ldr	r2, [r3, #0]
 80041de:	687b      	ldr	r3, [r7, #4]
 80041e0:	681b      	ldr	r3, [r3, #0]
 80041e2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80041e6:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80041e8:	687b      	ldr	r3, [r7, #4]
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	681a      	ldr	r2, [r3, #0]
 80041ee:	687b      	ldr	r3, [r7, #4]
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80041f6:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80041f8:	f000 fd5c 	bl	8004cb4 <HAL_RCC_GetPCLK1Freq>
 80041fc:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80041fe:	687b      	ldr	r3, [r7, #4]
 8004200:	685b      	ldr	r3, [r3, #4]
 8004202:	4a81      	ldr	r2, [pc, #516]	; (8004408 <HAL_I2C_Init+0x274>)
 8004204:	4293      	cmp	r3, r2
 8004206:	d807      	bhi.n	8004218 <HAL_I2C_Init+0x84>
 8004208:	68fb      	ldr	r3, [r7, #12]
 800420a:	4a80      	ldr	r2, [pc, #512]	; (800440c <HAL_I2C_Init+0x278>)
 800420c:	4293      	cmp	r3, r2
 800420e:	bf94      	ite	ls
 8004210:	2301      	movls	r3, #1
 8004212:	2300      	movhi	r3, #0
 8004214:	b2db      	uxtb	r3, r3
 8004216:	e006      	b.n	8004226 <HAL_I2C_Init+0x92>
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	4a7d      	ldr	r2, [pc, #500]	; (8004410 <HAL_I2C_Init+0x27c>)
 800421c:	4293      	cmp	r3, r2
 800421e:	bf94      	ite	ls
 8004220:	2301      	movls	r3, #1
 8004222:	2300      	movhi	r3, #0
 8004224:	b2db      	uxtb	r3, r3
 8004226:	2b00      	cmp	r3, #0
 8004228:	d001      	beq.n	800422e <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800422a:	2301      	movs	r3, #1
 800422c:	e0e7      	b.n	80043fe <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	4a78      	ldr	r2, [pc, #480]	; (8004414 <HAL_I2C_Init+0x280>)
 8004232:	fba2 2303 	umull	r2, r3, r2, r3
 8004236:	0c9b      	lsrs	r3, r3, #18
 8004238:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800423a:	687b      	ldr	r3, [r7, #4]
 800423c:	681b      	ldr	r3, [r3, #0]
 800423e:	685b      	ldr	r3, [r3, #4]
 8004240:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	68ba      	ldr	r2, [r7, #8]
 800424a:	430a      	orrs	r2, r1
 800424c:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	6a1b      	ldr	r3, [r3, #32]
 8004254:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8004258:	687b      	ldr	r3, [r7, #4]
 800425a:	685b      	ldr	r3, [r3, #4]
 800425c:	4a6a      	ldr	r2, [pc, #424]	; (8004408 <HAL_I2C_Init+0x274>)
 800425e:	4293      	cmp	r3, r2
 8004260:	d802      	bhi.n	8004268 <HAL_I2C_Init+0xd4>
 8004262:	68bb      	ldr	r3, [r7, #8]
 8004264:	3301      	adds	r3, #1
 8004266:	e009      	b.n	800427c <HAL_I2C_Init+0xe8>
 8004268:	68bb      	ldr	r3, [r7, #8]
 800426a:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800426e:	fb02 f303 	mul.w	r3, r2, r3
 8004272:	4a69      	ldr	r2, [pc, #420]	; (8004418 <HAL_I2C_Init+0x284>)
 8004274:	fba2 2303 	umull	r2, r3, r2, r3
 8004278:	099b      	lsrs	r3, r3, #6
 800427a:	3301      	adds	r3, #1
 800427c:	687a      	ldr	r2, [r7, #4]
 800427e:	6812      	ldr	r2, [r2, #0]
 8004280:	430b      	orrs	r3, r1
 8004282:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	69db      	ldr	r3, [r3, #28]
 800428a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800428e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	685b      	ldr	r3, [r3, #4]
 8004296:	495c      	ldr	r1, [pc, #368]	; (8004408 <HAL_I2C_Init+0x274>)
 8004298:	428b      	cmp	r3, r1
 800429a:	d819      	bhi.n	80042d0 <HAL_I2C_Init+0x13c>
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	1e59      	subs	r1, r3, #1
 80042a0:	687b      	ldr	r3, [r7, #4]
 80042a2:	685b      	ldr	r3, [r3, #4]
 80042a4:	005b      	lsls	r3, r3, #1
 80042a6:	fbb1 f3f3 	udiv	r3, r1, r3
 80042aa:	1c59      	adds	r1, r3, #1
 80042ac:	f640 73fc 	movw	r3, #4092	; 0xffc
 80042b0:	400b      	ands	r3, r1
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d00a      	beq.n	80042cc <HAL_I2C_Init+0x138>
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	1e59      	subs	r1, r3, #1
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	685b      	ldr	r3, [r3, #4]
 80042be:	005b      	lsls	r3, r3, #1
 80042c0:	fbb1 f3f3 	udiv	r3, r1, r3
 80042c4:	3301      	adds	r3, #1
 80042c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042ca:	e051      	b.n	8004370 <HAL_I2C_Init+0x1dc>
 80042cc:	2304      	movs	r3, #4
 80042ce:	e04f      	b.n	8004370 <HAL_I2C_Init+0x1dc>
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	2b00      	cmp	r3, #0
 80042d6:	d111      	bne.n	80042fc <HAL_I2C_Init+0x168>
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	1e58      	subs	r0, r3, #1
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	6859      	ldr	r1, [r3, #4]
 80042e0:	460b      	mov	r3, r1
 80042e2:	005b      	lsls	r3, r3, #1
 80042e4:	440b      	add	r3, r1
 80042e6:	fbb0 f3f3 	udiv	r3, r0, r3
 80042ea:	3301      	adds	r3, #1
 80042ec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	bf0c      	ite	eq
 80042f4:	2301      	moveq	r3, #1
 80042f6:	2300      	movne	r3, #0
 80042f8:	b2db      	uxtb	r3, r3
 80042fa:	e012      	b.n	8004322 <HAL_I2C_Init+0x18e>
 80042fc:	68fb      	ldr	r3, [r7, #12]
 80042fe:	1e58      	subs	r0, r3, #1
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	6859      	ldr	r1, [r3, #4]
 8004304:	460b      	mov	r3, r1
 8004306:	009b      	lsls	r3, r3, #2
 8004308:	440b      	add	r3, r1
 800430a:	0099      	lsls	r1, r3, #2
 800430c:	440b      	add	r3, r1
 800430e:	fbb0 f3f3 	udiv	r3, r0, r3
 8004312:	3301      	adds	r3, #1
 8004314:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8004318:	2b00      	cmp	r3, #0
 800431a:	bf0c      	ite	eq
 800431c:	2301      	moveq	r3, #1
 800431e:	2300      	movne	r3, #0
 8004320:	b2db      	uxtb	r3, r3
 8004322:	2b00      	cmp	r3, #0
 8004324:	d001      	beq.n	800432a <HAL_I2C_Init+0x196>
 8004326:	2301      	movs	r3, #1
 8004328:	e022      	b.n	8004370 <HAL_I2C_Init+0x1dc>
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	689b      	ldr	r3, [r3, #8]
 800432e:	2b00      	cmp	r3, #0
 8004330:	d10e      	bne.n	8004350 <HAL_I2C_Init+0x1bc>
 8004332:	68fb      	ldr	r3, [r7, #12]
 8004334:	1e58      	subs	r0, r3, #1
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	6859      	ldr	r1, [r3, #4]
 800433a:	460b      	mov	r3, r1
 800433c:	005b      	lsls	r3, r3, #1
 800433e:	440b      	add	r3, r1
 8004340:	fbb0 f3f3 	udiv	r3, r0, r3
 8004344:	3301      	adds	r3, #1
 8004346:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800434a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800434e:	e00f      	b.n	8004370 <HAL_I2C_Init+0x1dc>
 8004350:	68fb      	ldr	r3, [r7, #12]
 8004352:	1e58      	subs	r0, r3, #1
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6859      	ldr	r1, [r3, #4]
 8004358:	460b      	mov	r3, r1
 800435a:	009b      	lsls	r3, r3, #2
 800435c:	440b      	add	r3, r1
 800435e:	0099      	lsls	r1, r3, #2
 8004360:	440b      	add	r3, r1
 8004362:	fbb0 f3f3 	udiv	r3, r0, r3
 8004366:	3301      	adds	r3, #1
 8004368:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800436c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8004370:	6879      	ldr	r1, [r7, #4]
 8004372:	6809      	ldr	r1, [r1, #0]
 8004374:	4313      	orrs	r3, r2
 8004376:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8004378:	687b      	ldr	r3, [r7, #4]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	681b      	ldr	r3, [r3, #0]
 800437e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	69da      	ldr	r2, [r3, #28]
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	6a1b      	ldr	r3, [r3, #32]
 800438a:	431a      	orrs	r2, r3
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	430a      	orrs	r2, r1
 8004392:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	689b      	ldr	r3, [r3, #8]
 800439a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800439e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80043a2:	687a      	ldr	r2, [r7, #4]
 80043a4:	6911      	ldr	r1, [r2, #16]
 80043a6:	687a      	ldr	r2, [r7, #4]
 80043a8:	68d2      	ldr	r2, [r2, #12]
 80043aa:	4311      	orrs	r1, r2
 80043ac:	687a      	ldr	r2, [r7, #4]
 80043ae:	6812      	ldr	r2, [r2, #0]
 80043b0:	430b      	orrs	r3, r1
 80043b2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	68db      	ldr	r3, [r3, #12]
 80043ba:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	695a      	ldr	r2, [r3, #20]
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	699b      	ldr	r3, [r3, #24]
 80043c6:	431a      	orrs	r2, r3
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	430a      	orrs	r2, r1
 80043ce:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	681b      	ldr	r3, [r3, #0]
 80043d4:	681a      	ldr	r2, [r3, #0]
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f042 0201 	orr.w	r2, r2, #1
 80043de:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	2200      	movs	r2, #0
 80043e4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	2220      	movs	r2, #32
 80043ea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	2200      	movs	r2, #0
 80043f2:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	2200      	movs	r2, #0
 80043f8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80043fc:	2300      	movs	r3, #0
}
 80043fe:	4618      	mov	r0, r3
 8004400:	3710      	adds	r7, #16
 8004402:	46bd      	mov	sp, r7
 8004404:	bd80      	pop	{r7, pc}
 8004406:	bf00      	nop
 8004408:	000186a0 	.word	0x000186a0
 800440c:	001e847f 	.word	0x001e847f
 8004410:	003d08ff 	.word	0x003d08ff
 8004414:	431bde83 	.word	0x431bde83
 8004418:	10624dd3 	.word	0x10624dd3

0800441c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800441c:	b580      	push	{r7, lr}
 800441e:	b086      	sub	sp, #24
 8004420:	af00      	add	r7, sp, #0
 8004422:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8004424:	687b      	ldr	r3, [r7, #4]
 8004426:	2b00      	cmp	r3, #0
 8004428:	d101      	bne.n	800442e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800442a:	2301      	movs	r3, #1
 800442c:	e264      	b.n	80048f8 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f003 0301 	and.w	r3, r3, #1
 8004436:	2b00      	cmp	r3, #0
 8004438:	d075      	beq.n	8004526 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800443a:	4ba3      	ldr	r3, [pc, #652]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	f003 030c 	and.w	r3, r3, #12
 8004442:	2b04      	cmp	r3, #4
 8004444:	d00c      	beq.n	8004460 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004446:	4ba0      	ldr	r3, [pc, #640]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800444e:	2b08      	cmp	r3, #8
 8004450:	d112      	bne.n	8004478 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004452:	4b9d      	ldr	r3, [pc, #628]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 8004454:	685b      	ldr	r3, [r3, #4]
 8004456:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800445a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800445e:	d10b      	bne.n	8004478 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004460:	4b99      	ldr	r3, [pc, #612]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 8004462:	681b      	ldr	r3, [r3, #0]
 8004464:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004468:	2b00      	cmp	r3, #0
 800446a:	d05b      	beq.n	8004524 <HAL_RCC_OscConfig+0x108>
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	685b      	ldr	r3, [r3, #4]
 8004470:	2b00      	cmp	r3, #0
 8004472:	d157      	bne.n	8004524 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004474:	2301      	movs	r3, #1
 8004476:	e23f      	b.n	80048f8 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004478:	687b      	ldr	r3, [r7, #4]
 800447a:	685b      	ldr	r3, [r3, #4]
 800447c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004480:	d106      	bne.n	8004490 <HAL_RCC_OscConfig+0x74>
 8004482:	4b91      	ldr	r3, [pc, #580]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 8004484:	681b      	ldr	r3, [r3, #0]
 8004486:	4a90      	ldr	r2, [pc, #576]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 8004488:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800448c:	6013      	str	r3, [r2, #0]
 800448e:	e01d      	b.n	80044cc <HAL_RCC_OscConfig+0xb0>
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	685b      	ldr	r3, [r3, #4]
 8004494:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004498:	d10c      	bne.n	80044b4 <HAL_RCC_OscConfig+0x98>
 800449a:	4b8b      	ldr	r3, [pc, #556]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a8a      	ldr	r2, [pc, #552]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 80044a0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80044a4:	6013      	str	r3, [r2, #0]
 80044a6:	4b88      	ldr	r3, [pc, #544]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 80044a8:	681b      	ldr	r3, [r3, #0]
 80044aa:	4a87      	ldr	r2, [pc, #540]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 80044ac:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80044b0:	6013      	str	r3, [r2, #0]
 80044b2:	e00b      	b.n	80044cc <HAL_RCC_OscConfig+0xb0>
 80044b4:	4b84      	ldr	r3, [pc, #528]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 80044b6:	681b      	ldr	r3, [r3, #0]
 80044b8:	4a83      	ldr	r2, [pc, #524]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 80044ba:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80044be:	6013      	str	r3, [r2, #0]
 80044c0:	4b81      	ldr	r3, [pc, #516]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 80044c2:	681b      	ldr	r3, [r3, #0]
 80044c4:	4a80      	ldr	r2, [pc, #512]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 80044c6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80044ca:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	685b      	ldr	r3, [r3, #4]
 80044d0:	2b00      	cmp	r3, #0
 80044d2:	d013      	beq.n	80044fc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044d4:	f7fe fb52 	bl	8002b7c <HAL_GetTick>
 80044d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044da:	e008      	b.n	80044ee <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80044dc:	f7fe fb4e 	bl	8002b7c <HAL_GetTick>
 80044e0:	4602      	mov	r2, r0
 80044e2:	693b      	ldr	r3, [r7, #16]
 80044e4:	1ad3      	subs	r3, r2, r3
 80044e6:	2b64      	cmp	r3, #100	; 0x64
 80044e8:	d901      	bls.n	80044ee <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80044ea:	2303      	movs	r3, #3
 80044ec:	e204      	b.n	80048f8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80044ee:	4b76      	ldr	r3, [pc, #472]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80044f6:	2b00      	cmp	r3, #0
 80044f8:	d0f0      	beq.n	80044dc <HAL_RCC_OscConfig+0xc0>
 80044fa:	e014      	b.n	8004526 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044fc:	f7fe fb3e 	bl	8002b7c <HAL_GetTick>
 8004500:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004502:	e008      	b.n	8004516 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8004504:	f7fe fb3a 	bl	8002b7c <HAL_GetTick>
 8004508:	4602      	mov	r2, r0
 800450a:	693b      	ldr	r3, [r7, #16]
 800450c:	1ad3      	subs	r3, r2, r3
 800450e:	2b64      	cmp	r3, #100	; 0x64
 8004510:	d901      	bls.n	8004516 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004512:	2303      	movs	r3, #3
 8004514:	e1f0      	b.n	80048f8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004516:	4b6c      	ldr	r3, [pc, #432]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800451e:	2b00      	cmp	r3, #0
 8004520:	d1f0      	bne.n	8004504 <HAL_RCC_OscConfig+0xe8>
 8004522:	e000      	b.n	8004526 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004524:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f003 0302 	and.w	r3, r3, #2
 800452e:	2b00      	cmp	r3, #0
 8004530:	d063      	beq.n	80045fa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004532:	4b65      	ldr	r3, [pc, #404]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 8004534:	689b      	ldr	r3, [r3, #8]
 8004536:	f003 030c 	and.w	r3, r3, #12
 800453a:	2b00      	cmp	r3, #0
 800453c:	d00b      	beq.n	8004556 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800453e:	4b62      	ldr	r3, [pc, #392]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 8004540:	689b      	ldr	r3, [r3, #8]
 8004542:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8004546:	2b08      	cmp	r3, #8
 8004548:	d11c      	bne.n	8004584 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800454a:	4b5f      	ldr	r3, [pc, #380]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 800454c:	685b      	ldr	r3, [r3, #4]
 800454e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004552:	2b00      	cmp	r3, #0
 8004554:	d116      	bne.n	8004584 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004556:	4b5c      	ldr	r3, [pc, #368]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f003 0302 	and.w	r3, r3, #2
 800455e:	2b00      	cmp	r3, #0
 8004560:	d005      	beq.n	800456e <HAL_RCC_OscConfig+0x152>
 8004562:	687b      	ldr	r3, [r7, #4]
 8004564:	68db      	ldr	r3, [r3, #12]
 8004566:	2b01      	cmp	r3, #1
 8004568:	d001      	beq.n	800456e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800456a:	2301      	movs	r3, #1
 800456c:	e1c4      	b.n	80048f8 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800456e:	4b56      	ldr	r3, [pc, #344]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	691b      	ldr	r3, [r3, #16]
 800457a:	00db      	lsls	r3, r3, #3
 800457c:	4952      	ldr	r1, [pc, #328]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 800457e:	4313      	orrs	r3, r2
 8004580:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004582:	e03a      	b.n	80045fa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	68db      	ldr	r3, [r3, #12]
 8004588:	2b00      	cmp	r3, #0
 800458a:	d020      	beq.n	80045ce <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800458c:	4b4f      	ldr	r3, [pc, #316]	; (80046cc <HAL_RCC_OscConfig+0x2b0>)
 800458e:	2201      	movs	r2, #1
 8004590:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004592:	f7fe faf3 	bl	8002b7c <HAL_GetTick>
 8004596:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004598:	e008      	b.n	80045ac <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800459a:	f7fe faef 	bl	8002b7c <HAL_GetTick>
 800459e:	4602      	mov	r2, r0
 80045a0:	693b      	ldr	r3, [r7, #16]
 80045a2:	1ad3      	subs	r3, r2, r3
 80045a4:	2b02      	cmp	r3, #2
 80045a6:	d901      	bls.n	80045ac <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80045a8:	2303      	movs	r3, #3
 80045aa:	e1a5      	b.n	80048f8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80045ac:	4b46      	ldr	r3, [pc, #280]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 80045ae:	681b      	ldr	r3, [r3, #0]
 80045b0:	f003 0302 	and.w	r3, r3, #2
 80045b4:	2b00      	cmp	r3, #0
 80045b6:	d0f0      	beq.n	800459a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80045b8:	4b43      	ldr	r3, [pc, #268]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	691b      	ldr	r3, [r3, #16]
 80045c4:	00db      	lsls	r3, r3, #3
 80045c6:	4940      	ldr	r1, [pc, #256]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 80045c8:	4313      	orrs	r3, r2
 80045ca:	600b      	str	r3, [r1, #0]
 80045cc:	e015      	b.n	80045fa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80045ce:	4b3f      	ldr	r3, [pc, #252]	; (80046cc <HAL_RCC_OscConfig+0x2b0>)
 80045d0:	2200      	movs	r2, #0
 80045d2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045d4:	f7fe fad2 	bl	8002b7c <HAL_GetTick>
 80045d8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045da:	e008      	b.n	80045ee <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80045dc:	f7fe face 	bl	8002b7c <HAL_GetTick>
 80045e0:	4602      	mov	r2, r0
 80045e2:	693b      	ldr	r3, [r7, #16]
 80045e4:	1ad3      	subs	r3, r2, r3
 80045e6:	2b02      	cmp	r3, #2
 80045e8:	d901      	bls.n	80045ee <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80045ea:	2303      	movs	r3, #3
 80045ec:	e184      	b.n	80048f8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80045ee:	4b36      	ldr	r3, [pc, #216]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	f003 0302 	and.w	r3, r3, #2
 80045f6:	2b00      	cmp	r3, #0
 80045f8:	d1f0      	bne.n	80045dc <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f003 0308 	and.w	r3, r3, #8
 8004602:	2b00      	cmp	r3, #0
 8004604:	d030      	beq.n	8004668 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	695b      	ldr	r3, [r3, #20]
 800460a:	2b00      	cmp	r3, #0
 800460c:	d016      	beq.n	800463c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800460e:	4b30      	ldr	r3, [pc, #192]	; (80046d0 <HAL_RCC_OscConfig+0x2b4>)
 8004610:	2201      	movs	r2, #1
 8004612:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004614:	f7fe fab2 	bl	8002b7c <HAL_GetTick>
 8004618:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800461a:	e008      	b.n	800462e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800461c:	f7fe faae 	bl	8002b7c <HAL_GetTick>
 8004620:	4602      	mov	r2, r0
 8004622:	693b      	ldr	r3, [r7, #16]
 8004624:	1ad3      	subs	r3, r2, r3
 8004626:	2b02      	cmp	r3, #2
 8004628:	d901      	bls.n	800462e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800462a:	2303      	movs	r3, #3
 800462c:	e164      	b.n	80048f8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800462e:	4b26      	ldr	r3, [pc, #152]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 8004630:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004632:	f003 0302 	and.w	r3, r3, #2
 8004636:	2b00      	cmp	r3, #0
 8004638:	d0f0      	beq.n	800461c <HAL_RCC_OscConfig+0x200>
 800463a:	e015      	b.n	8004668 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800463c:	4b24      	ldr	r3, [pc, #144]	; (80046d0 <HAL_RCC_OscConfig+0x2b4>)
 800463e:	2200      	movs	r2, #0
 8004640:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004642:	f7fe fa9b 	bl	8002b7c <HAL_GetTick>
 8004646:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004648:	e008      	b.n	800465c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800464a:	f7fe fa97 	bl	8002b7c <HAL_GetTick>
 800464e:	4602      	mov	r2, r0
 8004650:	693b      	ldr	r3, [r7, #16]
 8004652:	1ad3      	subs	r3, r2, r3
 8004654:	2b02      	cmp	r3, #2
 8004656:	d901      	bls.n	800465c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8004658:	2303      	movs	r3, #3
 800465a:	e14d      	b.n	80048f8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800465c:	4b1a      	ldr	r3, [pc, #104]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 800465e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004660:	f003 0302 	and.w	r3, r3, #2
 8004664:	2b00      	cmp	r3, #0
 8004666:	d1f0      	bne.n	800464a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f003 0304 	and.w	r3, r3, #4
 8004670:	2b00      	cmp	r3, #0
 8004672:	f000 80a0 	beq.w	80047b6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004676:	2300      	movs	r3, #0
 8004678:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800467a:	4b13      	ldr	r3, [pc, #76]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 800467c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800467e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004682:	2b00      	cmp	r3, #0
 8004684:	d10f      	bne.n	80046a6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004686:	2300      	movs	r3, #0
 8004688:	60bb      	str	r3, [r7, #8]
 800468a:	4b0f      	ldr	r3, [pc, #60]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 800468c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800468e:	4a0e      	ldr	r2, [pc, #56]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 8004690:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004694:	6413      	str	r3, [r2, #64]	; 0x40
 8004696:	4b0c      	ldr	r3, [pc, #48]	; (80046c8 <HAL_RCC_OscConfig+0x2ac>)
 8004698:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800469a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800469e:	60bb      	str	r3, [r7, #8]
 80046a0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80046a2:	2301      	movs	r3, #1
 80046a4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046a6:	4b0b      	ldr	r3, [pc, #44]	; (80046d4 <HAL_RCC_OscConfig+0x2b8>)
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d121      	bne.n	80046f6 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80046b2:	4b08      	ldr	r3, [pc, #32]	; (80046d4 <HAL_RCC_OscConfig+0x2b8>)
 80046b4:	681b      	ldr	r3, [r3, #0]
 80046b6:	4a07      	ldr	r2, [pc, #28]	; (80046d4 <HAL_RCC_OscConfig+0x2b8>)
 80046b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80046bc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80046be:	f7fe fa5d 	bl	8002b7c <HAL_GetTick>
 80046c2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046c4:	e011      	b.n	80046ea <HAL_RCC_OscConfig+0x2ce>
 80046c6:	bf00      	nop
 80046c8:	40023800 	.word	0x40023800
 80046cc:	42470000 	.word	0x42470000
 80046d0:	42470e80 	.word	0x42470e80
 80046d4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80046d8:	f7fe fa50 	bl	8002b7c <HAL_GetTick>
 80046dc:	4602      	mov	r2, r0
 80046de:	693b      	ldr	r3, [r7, #16]
 80046e0:	1ad3      	subs	r3, r2, r3
 80046e2:	2b02      	cmp	r3, #2
 80046e4:	d901      	bls.n	80046ea <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80046e6:	2303      	movs	r3, #3
 80046e8:	e106      	b.n	80048f8 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80046ea:	4b85      	ldr	r3, [pc, #532]	; (8004900 <HAL_RCC_OscConfig+0x4e4>)
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d0f0      	beq.n	80046d8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	2b01      	cmp	r3, #1
 80046fc:	d106      	bne.n	800470c <HAL_RCC_OscConfig+0x2f0>
 80046fe:	4b81      	ldr	r3, [pc, #516]	; (8004904 <HAL_RCC_OscConfig+0x4e8>)
 8004700:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004702:	4a80      	ldr	r2, [pc, #512]	; (8004904 <HAL_RCC_OscConfig+0x4e8>)
 8004704:	f043 0301 	orr.w	r3, r3, #1
 8004708:	6713      	str	r3, [r2, #112]	; 0x70
 800470a:	e01c      	b.n	8004746 <HAL_RCC_OscConfig+0x32a>
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	2b05      	cmp	r3, #5
 8004712:	d10c      	bne.n	800472e <HAL_RCC_OscConfig+0x312>
 8004714:	4b7b      	ldr	r3, [pc, #492]	; (8004904 <HAL_RCC_OscConfig+0x4e8>)
 8004716:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004718:	4a7a      	ldr	r2, [pc, #488]	; (8004904 <HAL_RCC_OscConfig+0x4e8>)
 800471a:	f043 0304 	orr.w	r3, r3, #4
 800471e:	6713      	str	r3, [r2, #112]	; 0x70
 8004720:	4b78      	ldr	r3, [pc, #480]	; (8004904 <HAL_RCC_OscConfig+0x4e8>)
 8004722:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004724:	4a77      	ldr	r2, [pc, #476]	; (8004904 <HAL_RCC_OscConfig+0x4e8>)
 8004726:	f043 0301 	orr.w	r3, r3, #1
 800472a:	6713      	str	r3, [r2, #112]	; 0x70
 800472c:	e00b      	b.n	8004746 <HAL_RCC_OscConfig+0x32a>
 800472e:	4b75      	ldr	r3, [pc, #468]	; (8004904 <HAL_RCC_OscConfig+0x4e8>)
 8004730:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004732:	4a74      	ldr	r2, [pc, #464]	; (8004904 <HAL_RCC_OscConfig+0x4e8>)
 8004734:	f023 0301 	bic.w	r3, r3, #1
 8004738:	6713      	str	r3, [r2, #112]	; 0x70
 800473a:	4b72      	ldr	r3, [pc, #456]	; (8004904 <HAL_RCC_OscConfig+0x4e8>)
 800473c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800473e:	4a71      	ldr	r2, [pc, #452]	; (8004904 <HAL_RCC_OscConfig+0x4e8>)
 8004740:	f023 0304 	bic.w	r3, r3, #4
 8004744:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	689b      	ldr	r3, [r3, #8]
 800474a:	2b00      	cmp	r3, #0
 800474c:	d015      	beq.n	800477a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800474e:	f7fe fa15 	bl	8002b7c <HAL_GetTick>
 8004752:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004754:	e00a      	b.n	800476c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004756:	f7fe fa11 	bl	8002b7c <HAL_GetTick>
 800475a:	4602      	mov	r2, r0
 800475c:	693b      	ldr	r3, [r7, #16]
 800475e:	1ad3      	subs	r3, r2, r3
 8004760:	f241 3288 	movw	r2, #5000	; 0x1388
 8004764:	4293      	cmp	r3, r2
 8004766:	d901      	bls.n	800476c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8004768:	2303      	movs	r3, #3
 800476a:	e0c5      	b.n	80048f8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800476c:	4b65      	ldr	r3, [pc, #404]	; (8004904 <HAL_RCC_OscConfig+0x4e8>)
 800476e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004770:	f003 0302 	and.w	r3, r3, #2
 8004774:	2b00      	cmp	r3, #0
 8004776:	d0ee      	beq.n	8004756 <HAL_RCC_OscConfig+0x33a>
 8004778:	e014      	b.n	80047a4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800477a:	f7fe f9ff 	bl	8002b7c <HAL_GetTick>
 800477e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004780:	e00a      	b.n	8004798 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004782:	f7fe f9fb 	bl	8002b7c <HAL_GetTick>
 8004786:	4602      	mov	r2, r0
 8004788:	693b      	ldr	r3, [r7, #16]
 800478a:	1ad3      	subs	r3, r2, r3
 800478c:	f241 3288 	movw	r2, #5000	; 0x1388
 8004790:	4293      	cmp	r3, r2
 8004792:	d901      	bls.n	8004798 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8004794:	2303      	movs	r3, #3
 8004796:	e0af      	b.n	80048f8 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004798:	4b5a      	ldr	r3, [pc, #360]	; (8004904 <HAL_RCC_OscConfig+0x4e8>)
 800479a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800479c:	f003 0302 	and.w	r3, r3, #2
 80047a0:	2b00      	cmp	r3, #0
 80047a2:	d1ee      	bne.n	8004782 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80047a4:	7dfb      	ldrb	r3, [r7, #23]
 80047a6:	2b01      	cmp	r3, #1
 80047a8:	d105      	bne.n	80047b6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80047aa:	4b56      	ldr	r3, [pc, #344]	; (8004904 <HAL_RCC_OscConfig+0x4e8>)
 80047ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80047ae:	4a55      	ldr	r2, [pc, #340]	; (8004904 <HAL_RCC_OscConfig+0x4e8>)
 80047b0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80047b4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	699b      	ldr	r3, [r3, #24]
 80047ba:	2b00      	cmp	r3, #0
 80047bc:	f000 809b 	beq.w	80048f6 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80047c0:	4b50      	ldr	r3, [pc, #320]	; (8004904 <HAL_RCC_OscConfig+0x4e8>)
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	f003 030c 	and.w	r3, r3, #12
 80047c8:	2b08      	cmp	r3, #8
 80047ca:	d05c      	beq.n	8004886 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	699b      	ldr	r3, [r3, #24]
 80047d0:	2b02      	cmp	r3, #2
 80047d2:	d141      	bne.n	8004858 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80047d4:	4b4c      	ldr	r3, [pc, #304]	; (8004908 <HAL_RCC_OscConfig+0x4ec>)
 80047d6:	2200      	movs	r2, #0
 80047d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80047da:	f7fe f9cf 	bl	8002b7c <HAL_GetTick>
 80047de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047e0:	e008      	b.n	80047f4 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80047e2:	f7fe f9cb 	bl	8002b7c <HAL_GetTick>
 80047e6:	4602      	mov	r2, r0
 80047e8:	693b      	ldr	r3, [r7, #16]
 80047ea:	1ad3      	subs	r3, r2, r3
 80047ec:	2b02      	cmp	r3, #2
 80047ee:	d901      	bls.n	80047f4 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 80047f0:	2303      	movs	r3, #3
 80047f2:	e081      	b.n	80048f8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80047f4:	4b43      	ldr	r3, [pc, #268]	; (8004904 <HAL_RCC_OscConfig+0x4e8>)
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d1f0      	bne.n	80047e2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8004800:	687b      	ldr	r3, [r7, #4]
 8004802:	69da      	ldr	r2, [r3, #28]
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	6a1b      	ldr	r3, [r3, #32]
 8004808:	431a      	orrs	r2, r3
 800480a:	687b      	ldr	r3, [r7, #4]
 800480c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800480e:	019b      	lsls	r3, r3, #6
 8004810:	431a      	orrs	r2, r3
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004816:	085b      	lsrs	r3, r3, #1
 8004818:	3b01      	subs	r3, #1
 800481a:	041b      	lsls	r3, r3, #16
 800481c:	431a      	orrs	r2, r3
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004822:	061b      	lsls	r3, r3, #24
 8004824:	4937      	ldr	r1, [pc, #220]	; (8004904 <HAL_RCC_OscConfig+0x4e8>)
 8004826:	4313      	orrs	r3, r2
 8004828:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800482a:	4b37      	ldr	r3, [pc, #220]	; (8004908 <HAL_RCC_OscConfig+0x4ec>)
 800482c:	2201      	movs	r2, #1
 800482e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004830:	f7fe f9a4 	bl	8002b7c <HAL_GetTick>
 8004834:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004836:	e008      	b.n	800484a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004838:	f7fe f9a0 	bl	8002b7c <HAL_GetTick>
 800483c:	4602      	mov	r2, r0
 800483e:	693b      	ldr	r3, [r7, #16]
 8004840:	1ad3      	subs	r3, r2, r3
 8004842:	2b02      	cmp	r3, #2
 8004844:	d901      	bls.n	800484a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8004846:	2303      	movs	r3, #3
 8004848:	e056      	b.n	80048f8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800484a:	4b2e      	ldr	r3, [pc, #184]	; (8004904 <HAL_RCC_OscConfig+0x4e8>)
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004852:	2b00      	cmp	r3, #0
 8004854:	d0f0      	beq.n	8004838 <HAL_RCC_OscConfig+0x41c>
 8004856:	e04e      	b.n	80048f6 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004858:	4b2b      	ldr	r3, [pc, #172]	; (8004908 <HAL_RCC_OscConfig+0x4ec>)
 800485a:	2200      	movs	r2, #0
 800485c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800485e:	f7fe f98d 	bl	8002b7c <HAL_GetTick>
 8004862:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004864:	e008      	b.n	8004878 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8004866:	f7fe f989 	bl	8002b7c <HAL_GetTick>
 800486a:	4602      	mov	r2, r0
 800486c:	693b      	ldr	r3, [r7, #16]
 800486e:	1ad3      	subs	r3, r2, r3
 8004870:	2b02      	cmp	r3, #2
 8004872:	d901      	bls.n	8004878 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8004874:	2303      	movs	r3, #3
 8004876:	e03f      	b.n	80048f8 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004878:	4b22      	ldr	r3, [pc, #136]	; (8004904 <HAL_RCC_OscConfig+0x4e8>)
 800487a:	681b      	ldr	r3, [r3, #0]
 800487c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004880:	2b00      	cmp	r3, #0
 8004882:	d1f0      	bne.n	8004866 <HAL_RCC_OscConfig+0x44a>
 8004884:	e037      	b.n	80048f6 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	699b      	ldr	r3, [r3, #24]
 800488a:	2b01      	cmp	r3, #1
 800488c:	d101      	bne.n	8004892 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800488e:	2301      	movs	r3, #1
 8004890:	e032      	b.n	80048f8 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004892:	4b1c      	ldr	r3, [pc, #112]	; (8004904 <HAL_RCC_OscConfig+0x4e8>)
 8004894:	685b      	ldr	r3, [r3, #4]
 8004896:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	699b      	ldr	r3, [r3, #24]
 800489c:	2b01      	cmp	r3, #1
 800489e:	d028      	beq.n	80048f2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048a0:	68fb      	ldr	r3, [r7, #12]
 80048a2:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80048aa:	429a      	cmp	r2, r3
 80048ac:	d121      	bne.n	80048f2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80048b4:	687b      	ldr	r3, [r7, #4]
 80048b6:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80048b8:	429a      	cmp	r2, r3
 80048ba:	d11a      	bne.n	80048f2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048bc:	68fa      	ldr	r2, [r7, #12]
 80048be:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80048c2:	4013      	ands	r3, r2
 80048c4:	687a      	ldr	r2, [r7, #4]
 80048c6:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80048c8:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80048ca:	4293      	cmp	r3, r2
 80048cc:	d111      	bne.n	80048f2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048ce:	68fb      	ldr	r3, [r7, #12]
 80048d0:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048d8:	085b      	lsrs	r3, r3, #1
 80048da:	3b01      	subs	r3, #1
 80048dc:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80048de:	429a      	cmp	r2, r3
 80048e0:	d107      	bne.n	80048f2 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80048e2:	68fb      	ldr	r3, [r7, #12]
 80048e4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80048ec:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80048ee:	429a      	cmp	r2, r3
 80048f0:	d001      	beq.n	80048f6 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 80048f2:	2301      	movs	r3, #1
 80048f4:	e000      	b.n	80048f8 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 80048f6:	2300      	movs	r3, #0
}
 80048f8:	4618      	mov	r0, r3
 80048fa:	3718      	adds	r7, #24
 80048fc:	46bd      	mov	sp, r7
 80048fe:	bd80      	pop	{r7, pc}
 8004900:	40007000 	.word	0x40007000
 8004904:	40023800 	.word	0x40023800
 8004908:	42470060 	.word	0x42470060

0800490c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800490c:	b580      	push	{r7, lr}
 800490e:	b084      	sub	sp, #16
 8004910:	af00      	add	r7, sp, #0
 8004912:	6078      	str	r0, [r7, #4]
 8004914:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2b00      	cmp	r3, #0
 800491a:	d101      	bne.n	8004920 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800491c:	2301      	movs	r3, #1
 800491e:	e0cc      	b.n	8004aba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8004920:	4b68      	ldr	r3, [pc, #416]	; (8004ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8004922:	681b      	ldr	r3, [r3, #0]
 8004924:	f003 0307 	and.w	r3, r3, #7
 8004928:	683a      	ldr	r2, [r7, #0]
 800492a:	429a      	cmp	r2, r3
 800492c:	d90c      	bls.n	8004948 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800492e:	4b65      	ldr	r3, [pc, #404]	; (8004ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8004930:	683a      	ldr	r2, [r7, #0]
 8004932:	b2d2      	uxtb	r2, r2
 8004934:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004936:	4b63      	ldr	r3, [pc, #396]	; (8004ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8004938:	681b      	ldr	r3, [r3, #0]
 800493a:	f003 0307 	and.w	r3, r3, #7
 800493e:	683a      	ldr	r2, [r7, #0]
 8004940:	429a      	cmp	r2, r3
 8004942:	d001      	beq.n	8004948 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8004944:	2301      	movs	r3, #1
 8004946:	e0b8      	b.n	8004aba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	f003 0302 	and.w	r3, r3, #2
 8004950:	2b00      	cmp	r3, #0
 8004952:	d020      	beq.n	8004996 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	f003 0304 	and.w	r3, r3, #4
 800495c:	2b00      	cmp	r3, #0
 800495e:	d005      	beq.n	800496c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004960:	4b59      	ldr	r3, [pc, #356]	; (8004ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8004962:	689b      	ldr	r3, [r3, #8]
 8004964:	4a58      	ldr	r2, [pc, #352]	; (8004ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8004966:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800496a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	681b      	ldr	r3, [r3, #0]
 8004970:	f003 0308 	and.w	r3, r3, #8
 8004974:	2b00      	cmp	r3, #0
 8004976:	d005      	beq.n	8004984 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004978:	4b53      	ldr	r3, [pc, #332]	; (8004ac8 <HAL_RCC_ClockConfig+0x1bc>)
 800497a:	689b      	ldr	r3, [r3, #8]
 800497c:	4a52      	ldr	r2, [pc, #328]	; (8004ac8 <HAL_RCC_ClockConfig+0x1bc>)
 800497e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8004982:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004984:	4b50      	ldr	r3, [pc, #320]	; (8004ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8004986:	689b      	ldr	r3, [r3, #8]
 8004988:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	689b      	ldr	r3, [r3, #8]
 8004990:	494d      	ldr	r1, [pc, #308]	; (8004ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8004992:	4313      	orrs	r3, r2
 8004994:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004996:	687b      	ldr	r3, [r7, #4]
 8004998:	681b      	ldr	r3, [r3, #0]
 800499a:	f003 0301 	and.w	r3, r3, #1
 800499e:	2b00      	cmp	r3, #0
 80049a0:	d044      	beq.n	8004a2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	685b      	ldr	r3, [r3, #4]
 80049a6:	2b01      	cmp	r3, #1
 80049a8:	d107      	bne.n	80049ba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80049aa:	4b47      	ldr	r3, [pc, #284]	; (8004ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d119      	bne.n	80049ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049b6:	2301      	movs	r3, #1
 80049b8:	e07f      	b.n	8004aba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	685b      	ldr	r3, [r3, #4]
 80049be:	2b02      	cmp	r3, #2
 80049c0:	d003      	beq.n	80049ca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80049c2:	687b      	ldr	r3, [r7, #4]
 80049c4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80049c6:	2b03      	cmp	r3, #3
 80049c8:	d107      	bne.n	80049da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80049ca:	4b3f      	ldr	r3, [pc, #252]	; (8004ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80049d2:	2b00      	cmp	r3, #0
 80049d4:	d109      	bne.n	80049ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049d6:	2301      	movs	r3, #1
 80049d8:	e06f      	b.n	8004aba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80049da:	4b3b      	ldr	r3, [pc, #236]	; (8004ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80049dc:	681b      	ldr	r3, [r3, #0]
 80049de:	f003 0302 	and.w	r3, r3, #2
 80049e2:	2b00      	cmp	r3, #0
 80049e4:	d101      	bne.n	80049ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80049e6:	2301      	movs	r3, #1
 80049e8:	e067      	b.n	8004aba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80049ea:	4b37      	ldr	r3, [pc, #220]	; (8004ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80049ec:	689b      	ldr	r3, [r3, #8]
 80049ee:	f023 0203 	bic.w	r2, r3, #3
 80049f2:	687b      	ldr	r3, [r7, #4]
 80049f4:	685b      	ldr	r3, [r3, #4]
 80049f6:	4934      	ldr	r1, [pc, #208]	; (8004ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80049f8:	4313      	orrs	r3, r2
 80049fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80049fc:	f7fe f8be 	bl	8002b7c <HAL_GetTick>
 8004a00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a02:	e00a      	b.n	8004a1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004a04:	f7fe f8ba 	bl	8002b7c <HAL_GetTick>
 8004a08:	4602      	mov	r2, r0
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	1ad3      	subs	r3, r2, r3
 8004a0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004a12:	4293      	cmp	r3, r2
 8004a14:	d901      	bls.n	8004a1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004a16:	2303      	movs	r3, #3
 8004a18:	e04f      	b.n	8004aba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004a1a:	4b2b      	ldr	r3, [pc, #172]	; (8004ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a1c:	689b      	ldr	r3, [r3, #8]
 8004a1e:	f003 020c 	and.w	r2, r3, #12
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	685b      	ldr	r3, [r3, #4]
 8004a26:	009b      	lsls	r3, r3, #2
 8004a28:	429a      	cmp	r2, r3
 8004a2a:	d1eb      	bne.n	8004a04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004a2c:	4b25      	ldr	r3, [pc, #148]	; (8004ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8004a2e:	681b      	ldr	r3, [r3, #0]
 8004a30:	f003 0307 	and.w	r3, r3, #7
 8004a34:	683a      	ldr	r2, [r7, #0]
 8004a36:	429a      	cmp	r2, r3
 8004a38:	d20c      	bcs.n	8004a54 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004a3a:	4b22      	ldr	r3, [pc, #136]	; (8004ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8004a3c:	683a      	ldr	r2, [r7, #0]
 8004a3e:	b2d2      	uxtb	r2, r2
 8004a40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004a42:	4b20      	ldr	r3, [pc, #128]	; (8004ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f003 0307 	and.w	r3, r3, #7
 8004a4a:	683a      	ldr	r2, [r7, #0]
 8004a4c:	429a      	cmp	r2, r3
 8004a4e:	d001      	beq.n	8004a54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004a50:	2301      	movs	r3, #1
 8004a52:	e032      	b.n	8004aba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	f003 0304 	and.w	r3, r3, #4
 8004a5c:	2b00      	cmp	r3, #0
 8004a5e:	d008      	beq.n	8004a72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004a60:	4b19      	ldr	r3, [pc, #100]	; (8004ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a62:	689b      	ldr	r3, [r3, #8]
 8004a64:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	68db      	ldr	r3, [r3, #12]
 8004a6c:	4916      	ldr	r1, [pc, #88]	; (8004ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a6e:	4313      	orrs	r3, r2
 8004a70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	f003 0308 	and.w	r3, r3, #8
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d009      	beq.n	8004a92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8004a7e:	4b12      	ldr	r3, [pc, #72]	; (8004ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a80:	689b      	ldr	r3, [r3, #8]
 8004a82:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	691b      	ldr	r3, [r3, #16]
 8004a8a:	00db      	lsls	r3, r3, #3
 8004a8c:	490e      	ldr	r1, [pc, #56]	; (8004ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a8e:	4313      	orrs	r3, r2
 8004a90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8004a92:	f000 f821 	bl	8004ad8 <HAL_RCC_GetSysClockFreq>
 8004a96:	4602      	mov	r2, r0
 8004a98:	4b0b      	ldr	r3, [pc, #44]	; (8004ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8004a9a:	689b      	ldr	r3, [r3, #8]
 8004a9c:	091b      	lsrs	r3, r3, #4
 8004a9e:	f003 030f 	and.w	r3, r3, #15
 8004aa2:	490a      	ldr	r1, [pc, #40]	; (8004acc <HAL_RCC_ClockConfig+0x1c0>)
 8004aa4:	5ccb      	ldrb	r3, [r1, r3]
 8004aa6:	fa22 f303 	lsr.w	r3, r2, r3
 8004aaa:	4a09      	ldr	r2, [pc, #36]	; (8004ad0 <HAL_RCC_ClockConfig+0x1c4>)
 8004aac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8004aae:	4b09      	ldr	r3, [pc, #36]	; (8004ad4 <HAL_RCC_ClockConfig+0x1c8>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	f7fe f81e 	bl	8002af4 <HAL_InitTick>

  return HAL_OK;
 8004ab8:	2300      	movs	r3, #0
}
 8004aba:	4618      	mov	r0, r3
 8004abc:	3710      	adds	r7, #16
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bd80      	pop	{r7, pc}
 8004ac2:	bf00      	nop
 8004ac4:	40023c00 	.word	0x40023c00
 8004ac8:	40023800 	.word	0x40023800
 8004acc:	0800d0a4 	.word	0x0800d0a4
 8004ad0:	20000008 	.word	0x20000008
 8004ad4:	2000000c 	.word	0x2000000c

08004ad8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004ad8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8004adc:	b084      	sub	sp, #16
 8004ade:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8004ae0:	2300      	movs	r3, #0
 8004ae2:	607b      	str	r3, [r7, #4]
 8004ae4:	2300      	movs	r3, #0
 8004ae6:	60fb      	str	r3, [r7, #12]
 8004ae8:	2300      	movs	r3, #0
 8004aea:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8004aec:	2300      	movs	r3, #0
 8004aee:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004af0:	4b67      	ldr	r3, [pc, #412]	; (8004c90 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004af2:	689b      	ldr	r3, [r3, #8]
 8004af4:	f003 030c 	and.w	r3, r3, #12
 8004af8:	2b08      	cmp	r3, #8
 8004afa:	d00d      	beq.n	8004b18 <HAL_RCC_GetSysClockFreq+0x40>
 8004afc:	2b08      	cmp	r3, #8
 8004afe:	f200 80bd 	bhi.w	8004c7c <HAL_RCC_GetSysClockFreq+0x1a4>
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d002      	beq.n	8004b0c <HAL_RCC_GetSysClockFreq+0x34>
 8004b06:	2b04      	cmp	r3, #4
 8004b08:	d003      	beq.n	8004b12 <HAL_RCC_GetSysClockFreq+0x3a>
 8004b0a:	e0b7      	b.n	8004c7c <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004b0c:	4b61      	ldr	r3, [pc, #388]	; (8004c94 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004b0e:	60bb      	str	r3, [r7, #8]
       break;
 8004b10:	e0b7      	b.n	8004c82 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004b12:	4b61      	ldr	r3, [pc, #388]	; (8004c98 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8004b14:	60bb      	str	r3, [r7, #8]
      break;
 8004b16:	e0b4      	b.n	8004c82 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004b18:	4b5d      	ldr	r3, [pc, #372]	; (8004c90 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004b1a:	685b      	ldr	r3, [r3, #4]
 8004b1c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8004b20:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8004b22:	4b5b      	ldr	r3, [pc, #364]	; (8004c90 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004b24:	685b      	ldr	r3, [r3, #4]
 8004b26:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004b2a:	2b00      	cmp	r3, #0
 8004b2c:	d04d      	beq.n	8004bca <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004b2e:	4b58      	ldr	r3, [pc, #352]	; (8004c90 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004b30:	685b      	ldr	r3, [r3, #4]
 8004b32:	099b      	lsrs	r3, r3, #6
 8004b34:	461a      	mov	r2, r3
 8004b36:	f04f 0300 	mov.w	r3, #0
 8004b3a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004b3e:	f04f 0100 	mov.w	r1, #0
 8004b42:	ea02 0800 	and.w	r8, r2, r0
 8004b46:	ea03 0901 	and.w	r9, r3, r1
 8004b4a:	4640      	mov	r0, r8
 8004b4c:	4649      	mov	r1, r9
 8004b4e:	f04f 0200 	mov.w	r2, #0
 8004b52:	f04f 0300 	mov.w	r3, #0
 8004b56:	014b      	lsls	r3, r1, #5
 8004b58:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004b5c:	0142      	lsls	r2, r0, #5
 8004b5e:	4610      	mov	r0, r2
 8004b60:	4619      	mov	r1, r3
 8004b62:	ebb0 0008 	subs.w	r0, r0, r8
 8004b66:	eb61 0109 	sbc.w	r1, r1, r9
 8004b6a:	f04f 0200 	mov.w	r2, #0
 8004b6e:	f04f 0300 	mov.w	r3, #0
 8004b72:	018b      	lsls	r3, r1, #6
 8004b74:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004b78:	0182      	lsls	r2, r0, #6
 8004b7a:	1a12      	subs	r2, r2, r0
 8004b7c:	eb63 0301 	sbc.w	r3, r3, r1
 8004b80:	f04f 0000 	mov.w	r0, #0
 8004b84:	f04f 0100 	mov.w	r1, #0
 8004b88:	00d9      	lsls	r1, r3, #3
 8004b8a:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004b8e:	00d0      	lsls	r0, r2, #3
 8004b90:	4602      	mov	r2, r0
 8004b92:	460b      	mov	r3, r1
 8004b94:	eb12 0208 	adds.w	r2, r2, r8
 8004b98:	eb43 0309 	adc.w	r3, r3, r9
 8004b9c:	f04f 0000 	mov.w	r0, #0
 8004ba0:	f04f 0100 	mov.w	r1, #0
 8004ba4:	0259      	lsls	r1, r3, #9
 8004ba6:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8004baa:	0250      	lsls	r0, r2, #9
 8004bac:	4602      	mov	r2, r0
 8004bae:	460b      	mov	r3, r1
 8004bb0:	4610      	mov	r0, r2
 8004bb2:	4619      	mov	r1, r3
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	461a      	mov	r2, r3
 8004bb8:	f04f 0300 	mov.w	r3, #0
 8004bbc:	f7fb fff4 	bl	8000ba8 <__aeabi_uldivmod>
 8004bc0:	4602      	mov	r2, r0
 8004bc2:	460b      	mov	r3, r1
 8004bc4:	4613      	mov	r3, r2
 8004bc6:	60fb      	str	r3, [r7, #12]
 8004bc8:	e04a      	b.n	8004c60 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004bca:	4b31      	ldr	r3, [pc, #196]	; (8004c90 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004bcc:	685b      	ldr	r3, [r3, #4]
 8004bce:	099b      	lsrs	r3, r3, #6
 8004bd0:	461a      	mov	r2, r3
 8004bd2:	f04f 0300 	mov.w	r3, #0
 8004bd6:	f240 10ff 	movw	r0, #511	; 0x1ff
 8004bda:	f04f 0100 	mov.w	r1, #0
 8004bde:	ea02 0400 	and.w	r4, r2, r0
 8004be2:	ea03 0501 	and.w	r5, r3, r1
 8004be6:	4620      	mov	r0, r4
 8004be8:	4629      	mov	r1, r5
 8004bea:	f04f 0200 	mov.w	r2, #0
 8004bee:	f04f 0300 	mov.w	r3, #0
 8004bf2:	014b      	lsls	r3, r1, #5
 8004bf4:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8004bf8:	0142      	lsls	r2, r0, #5
 8004bfa:	4610      	mov	r0, r2
 8004bfc:	4619      	mov	r1, r3
 8004bfe:	1b00      	subs	r0, r0, r4
 8004c00:	eb61 0105 	sbc.w	r1, r1, r5
 8004c04:	f04f 0200 	mov.w	r2, #0
 8004c08:	f04f 0300 	mov.w	r3, #0
 8004c0c:	018b      	lsls	r3, r1, #6
 8004c0e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8004c12:	0182      	lsls	r2, r0, #6
 8004c14:	1a12      	subs	r2, r2, r0
 8004c16:	eb63 0301 	sbc.w	r3, r3, r1
 8004c1a:	f04f 0000 	mov.w	r0, #0
 8004c1e:	f04f 0100 	mov.w	r1, #0
 8004c22:	00d9      	lsls	r1, r3, #3
 8004c24:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8004c28:	00d0      	lsls	r0, r2, #3
 8004c2a:	4602      	mov	r2, r0
 8004c2c:	460b      	mov	r3, r1
 8004c2e:	1912      	adds	r2, r2, r4
 8004c30:	eb45 0303 	adc.w	r3, r5, r3
 8004c34:	f04f 0000 	mov.w	r0, #0
 8004c38:	f04f 0100 	mov.w	r1, #0
 8004c3c:	0299      	lsls	r1, r3, #10
 8004c3e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8004c42:	0290      	lsls	r0, r2, #10
 8004c44:	4602      	mov	r2, r0
 8004c46:	460b      	mov	r3, r1
 8004c48:	4610      	mov	r0, r2
 8004c4a:	4619      	mov	r1, r3
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	461a      	mov	r2, r3
 8004c50:	f04f 0300 	mov.w	r3, #0
 8004c54:	f7fb ffa8 	bl	8000ba8 <__aeabi_uldivmod>
 8004c58:	4602      	mov	r2, r0
 8004c5a:	460b      	mov	r3, r1
 8004c5c:	4613      	mov	r3, r2
 8004c5e:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004c60:	4b0b      	ldr	r3, [pc, #44]	; (8004c90 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8004c62:	685b      	ldr	r3, [r3, #4]
 8004c64:	0c1b      	lsrs	r3, r3, #16
 8004c66:	f003 0303 	and.w	r3, r3, #3
 8004c6a:	3301      	adds	r3, #1
 8004c6c:	005b      	lsls	r3, r3, #1
 8004c6e:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8004c70:	68fa      	ldr	r2, [r7, #12]
 8004c72:	683b      	ldr	r3, [r7, #0]
 8004c74:	fbb2 f3f3 	udiv	r3, r2, r3
 8004c78:	60bb      	str	r3, [r7, #8]
      break;
 8004c7a:	e002      	b.n	8004c82 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004c7c:	4b05      	ldr	r3, [pc, #20]	; (8004c94 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8004c7e:	60bb      	str	r3, [r7, #8]
      break;
 8004c80:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004c82:	68bb      	ldr	r3, [r7, #8]
}
 8004c84:	4618      	mov	r0, r3
 8004c86:	3710      	adds	r7, #16
 8004c88:	46bd      	mov	sp, r7
 8004c8a:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004c8e:	bf00      	nop
 8004c90:	40023800 	.word	0x40023800
 8004c94:	00f42400 	.word	0x00f42400
 8004c98:	007a1200 	.word	0x007a1200

08004c9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004c9c:	b480      	push	{r7}
 8004c9e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004ca0:	4b03      	ldr	r3, [pc, #12]	; (8004cb0 <HAL_RCC_GetHCLKFreq+0x14>)
 8004ca2:	681b      	ldr	r3, [r3, #0]
}
 8004ca4:	4618      	mov	r0, r3
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cac:	4770      	bx	lr
 8004cae:	bf00      	nop
 8004cb0:	20000008 	.word	0x20000008

08004cb4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004cb4:	b580      	push	{r7, lr}
 8004cb6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004cb8:	f7ff fff0 	bl	8004c9c <HAL_RCC_GetHCLKFreq>
 8004cbc:	4602      	mov	r2, r0
 8004cbe:	4b05      	ldr	r3, [pc, #20]	; (8004cd4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004cc0:	689b      	ldr	r3, [r3, #8]
 8004cc2:	0a9b      	lsrs	r3, r3, #10
 8004cc4:	f003 0307 	and.w	r3, r3, #7
 8004cc8:	4903      	ldr	r1, [pc, #12]	; (8004cd8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004cca:	5ccb      	ldrb	r3, [r1, r3]
 8004ccc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	bd80      	pop	{r7, pc}
 8004cd4:	40023800 	.word	0x40023800
 8004cd8:	0800d0b4 	.word	0x0800d0b4

08004cdc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004ce0:	f7ff ffdc 	bl	8004c9c <HAL_RCC_GetHCLKFreq>
 8004ce4:	4602      	mov	r2, r0
 8004ce6:	4b05      	ldr	r3, [pc, #20]	; (8004cfc <HAL_RCC_GetPCLK2Freq+0x20>)
 8004ce8:	689b      	ldr	r3, [r3, #8]
 8004cea:	0b5b      	lsrs	r3, r3, #13
 8004cec:	f003 0307 	and.w	r3, r3, #7
 8004cf0:	4903      	ldr	r1, [pc, #12]	; (8004d00 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004cf2:	5ccb      	ldrb	r3, [r1, r3]
 8004cf4:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004cf8:	4618      	mov	r0, r3
 8004cfa:	bd80      	pop	{r7, pc}
 8004cfc:	40023800 	.word	0x40023800
 8004d00:	0800d0b4 	.word	0x0800d0b4

08004d04 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004d04:	b580      	push	{r7, lr}
 8004d06:	b082      	sub	sp, #8
 8004d08:	af00      	add	r7, sp, #0
 8004d0a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	2b00      	cmp	r3, #0
 8004d10:	d101      	bne.n	8004d16 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004d12:	2301      	movs	r3, #1
 8004d14:	e07b      	b.n	8004e0e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d108      	bne.n	8004d30 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	685b      	ldr	r3, [r3, #4]
 8004d22:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004d26:	d009      	beq.n	8004d3c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2200      	movs	r2, #0
 8004d2c:	61da      	str	r2, [r3, #28]
 8004d2e:	e005      	b.n	8004d3c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	2200      	movs	r2, #0
 8004d34:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	2200      	movs	r2, #0
 8004d3a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	2200      	movs	r2, #0
 8004d40:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004d48:	b2db      	uxtb	r3, r3
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d106      	bne.n	8004d5c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004d4e:	687b      	ldr	r3, [r7, #4]
 8004d50:	2200      	movs	r2, #0
 8004d52:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004d56:	6878      	ldr	r0, [r7, #4]
 8004d58:	f7fd fa1e 	bl	8002198 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2202      	movs	r2, #2
 8004d60:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	681a      	ldr	r2, [r3, #0]
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	681b      	ldr	r3, [r3, #0]
 8004d6e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004d72:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	685b      	ldr	r3, [r3, #4]
 8004d78:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	689b      	ldr	r3, [r3, #8]
 8004d80:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8004d84:	431a      	orrs	r2, r3
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	68db      	ldr	r3, [r3, #12]
 8004d8a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004d8e:	431a      	orrs	r2, r3
 8004d90:	687b      	ldr	r3, [r7, #4]
 8004d92:	691b      	ldr	r3, [r3, #16]
 8004d94:	f003 0302 	and.w	r3, r3, #2
 8004d98:	431a      	orrs	r2, r3
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	695b      	ldr	r3, [r3, #20]
 8004d9e:	f003 0301 	and.w	r3, r3, #1
 8004da2:	431a      	orrs	r2, r3
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	699b      	ldr	r3, [r3, #24]
 8004da8:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004dac:	431a      	orrs	r2, r3
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	69db      	ldr	r3, [r3, #28]
 8004db2:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004db6:	431a      	orrs	r2, r3
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6a1b      	ldr	r3, [r3, #32]
 8004dbc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004dc0:	ea42 0103 	orr.w	r1, r2, r3
 8004dc4:	687b      	ldr	r3, [r7, #4]
 8004dc6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004dc8:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	681b      	ldr	r3, [r3, #0]
 8004dd0:	430a      	orrs	r2, r1
 8004dd2:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	699b      	ldr	r3, [r3, #24]
 8004dd8:	0c1b      	lsrs	r3, r3, #16
 8004dda:	f003 0104 	and.w	r1, r3, #4
 8004dde:	687b      	ldr	r3, [r7, #4]
 8004de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004de2:	f003 0210 	and.w	r2, r3, #16
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	430a      	orrs	r2, r1
 8004dec:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	681b      	ldr	r3, [r3, #0]
 8004df2:	69da      	ldr	r2, [r3, #28]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8004dfc:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2200      	movs	r2, #0
 8004e02:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	2201      	movs	r2, #1
 8004e08:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8004e0c:	2300      	movs	r3, #0
}
 8004e0e:	4618      	mov	r0, r3
 8004e10:	3708      	adds	r7, #8
 8004e12:	46bd      	mov	sp, r7
 8004e14:	bd80      	pop	{r7, pc}

08004e16 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004e16:	b580      	push	{r7, lr}
 8004e18:	b088      	sub	sp, #32
 8004e1a:	af00      	add	r7, sp, #0
 8004e1c:	60f8      	str	r0, [r7, #12]
 8004e1e:	60b9      	str	r1, [r7, #8]
 8004e20:	603b      	str	r3, [r7, #0]
 8004e22:	4613      	mov	r3, r2
 8004e24:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004e26:	2300      	movs	r3, #0
 8004e28:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004e30:	2b01      	cmp	r3, #1
 8004e32:	d101      	bne.n	8004e38 <HAL_SPI_Transmit+0x22>
 8004e34:	2302      	movs	r3, #2
 8004e36:	e126      	b.n	8005086 <HAL_SPI_Transmit+0x270>
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	2201      	movs	r2, #1
 8004e3c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004e40:	f7fd fe9c 	bl	8002b7c <HAL_GetTick>
 8004e44:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8004e46:	88fb      	ldrh	r3, [r7, #6]
 8004e48:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004e4a:	68fb      	ldr	r3, [r7, #12]
 8004e4c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004e50:	b2db      	uxtb	r3, r3
 8004e52:	2b01      	cmp	r3, #1
 8004e54:	d002      	beq.n	8004e5c <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8004e56:	2302      	movs	r3, #2
 8004e58:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004e5a:	e10b      	b.n	8005074 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8004e5c:	68bb      	ldr	r3, [r7, #8]
 8004e5e:	2b00      	cmp	r3, #0
 8004e60:	d002      	beq.n	8004e68 <HAL_SPI_Transmit+0x52>
 8004e62:	88fb      	ldrh	r3, [r7, #6]
 8004e64:	2b00      	cmp	r3, #0
 8004e66:	d102      	bne.n	8004e6e <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8004e68:	2301      	movs	r3, #1
 8004e6a:	77fb      	strb	r3, [r7, #31]
    goto error;
 8004e6c:	e102      	b.n	8005074 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004e6e:	68fb      	ldr	r3, [r7, #12]
 8004e70:	2203      	movs	r2, #3
 8004e72:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004e76:	68fb      	ldr	r3, [r7, #12]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	68ba      	ldr	r2, [r7, #8]
 8004e80:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8004e82:	68fb      	ldr	r3, [r7, #12]
 8004e84:	88fa      	ldrh	r2, [r7, #6]
 8004e86:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8004e88:	68fb      	ldr	r3, [r7, #12]
 8004e8a:	88fa      	ldrh	r2, [r7, #6]
 8004e8c:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004e8e:	68fb      	ldr	r3, [r7, #12]
 8004e90:	2200      	movs	r2, #0
 8004e92:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	2200      	movs	r2, #0
 8004e98:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004ea0:	68fb      	ldr	r3, [r7, #12]
 8004ea2:	2200      	movs	r2, #0
 8004ea4:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004ea6:	68fb      	ldr	r3, [r7, #12]
 8004ea8:	2200      	movs	r2, #0
 8004eaa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004eac:	68fb      	ldr	r3, [r7, #12]
 8004eae:	689b      	ldr	r3, [r3, #8]
 8004eb0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004eb4:	d10f      	bne.n	8004ed6 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004eb6:	68fb      	ldr	r3, [r7, #12]
 8004eb8:	681b      	ldr	r3, [r3, #0]
 8004eba:	681a      	ldr	r2, [r3, #0]
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	681b      	ldr	r3, [r3, #0]
 8004ec0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004ec4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	681a      	ldr	r2, [r3, #0]
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004ed4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004ed6:	68fb      	ldr	r3, [r7, #12]
 8004ed8:	681b      	ldr	r3, [r3, #0]
 8004eda:	681b      	ldr	r3, [r3, #0]
 8004edc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004ee0:	2b40      	cmp	r3, #64	; 0x40
 8004ee2:	d007      	beq.n	8004ef4 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004ee4:	68fb      	ldr	r3, [r7, #12]
 8004ee6:	681b      	ldr	r3, [r3, #0]
 8004ee8:	681a      	ldr	r2, [r3, #0]
 8004eea:	68fb      	ldr	r3, [r7, #12]
 8004eec:	681b      	ldr	r3, [r3, #0]
 8004eee:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004ef2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004ef4:	68fb      	ldr	r3, [r7, #12]
 8004ef6:	68db      	ldr	r3, [r3, #12]
 8004ef8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8004efc:	d14b      	bne.n	8004f96 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004efe:	68fb      	ldr	r3, [r7, #12]
 8004f00:	685b      	ldr	r3, [r3, #4]
 8004f02:	2b00      	cmp	r3, #0
 8004f04:	d002      	beq.n	8004f0c <HAL_SPI_Transmit+0xf6>
 8004f06:	8afb      	ldrh	r3, [r7, #22]
 8004f08:	2b01      	cmp	r3, #1
 8004f0a:	d13e      	bne.n	8004f8a <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f0c:	68fb      	ldr	r3, [r7, #12]
 8004f0e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f10:	881a      	ldrh	r2, [r3, #0]
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	681b      	ldr	r3, [r3, #0]
 8004f16:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f1c:	1c9a      	adds	r2, r3, #2
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004f22:	68fb      	ldr	r3, [r7, #12]
 8004f24:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f26:	b29b      	uxth	r3, r3
 8004f28:	3b01      	subs	r3, #1
 8004f2a:	b29a      	uxth	r2, r3
 8004f2c:	68fb      	ldr	r3, [r7, #12]
 8004f2e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004f30:	e02b      	b.n	8004f8a <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004f32:	68fb      	ldr	r3, [r7, #12]
 8004f34:	681b      	ldr	r3, [r3, #0]
 8004f36:	689b      	ldr	r3, [r3, #8]
 8004f38:	f003 0302 	and.w	r3, r3, #2
 8004f3c:	2b02      	cmp	r3, #2
 8004f3e:	d112      	bne.n	8004f66 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f44:	881a      	ldrh	r2, [r3, #0]
 8004f46:	68fb      	ldr	r3, [r7, #12]
 8004f48:	681b      	ldr	r3, [r3, #0]
 8004f4a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f50:	1c9a      	adds	r2, r3, #2
 8004f52:	68fb      	ldr	r3, [r7, #12]
 8004f54:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f5a:	b29b      	uxth	r3, r3
 8004f5c:	3b01      	subs	r3, #1
 8004f5e:	b29a      	uxth	r2, r3
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	86da      	strh	r2, [r3, #54]	; 0x36
 8004f64:	e011      	b.n	8004f8a <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004f66:	f7fd fe09 	bl	8002b7c <HAL_GetTick>
 8004f6a:	4602      	mov	r2, r0
 8004f6c:	69bb      	ldr	r3, [r7, #24]
 8004f6e:	1ad3      	subs	r3, r2, r3
 8004f70:	683a      	ldr	r2, [r7, #0]
 8004f72:	429a      	cmp	r2, r3
 8004f74:	d803      	bhi.n	8004f7e <HAL_SPI_Transmit+0x168>
 8004f76:	683b      	ldr	r3, [r7, #0]
 8004f78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f7c:	d102      	bne.n	8004f84 <HAL_SPI_Transmit+0x16e>
 8004f7e:	683b      	ldr	r3, [r7, #0]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d102      	bne.n	8004f8a <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8004f84:	2303      	movs	r3, #3
 8004f86:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004f88:	e074      	b.n	8005074 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004f8e:	b29b      	uxth	r3, r3
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d1ce      	bne.n	8004f32 <HAL_SPI_Transmit+0x11c>
 8004f94:	e04c      	b.n	8005030 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004f96:	68fb      	ldr	r3, [r7, #12]
 8004f98:	685b      	ldr	r3, [r3, #4]
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d002      	beq.n	8004fa4 <HAL_SPI_Transmit+0x18e>
 8004f9e:	8afb      	ldrh	r3, [r7, #22]
 8004fa0:	2b01      	cmp	r3, #1
 8004fa2:	d140      	bne.n	8005026 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004fa4:	68fb      	ldr	r3, [r7, #12]
 8004fa6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004fa8:	68fb      	ldr	r3, [r7, #12]
 8004faa:	681b      	ldr	r3, [r3, #0]
 8004fac:	330c      	adds	r3, #12
 8004fae:	7812      	ldrb	r2, [r2, #0]
 8004fb0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fb6:	1c5a      	adds	r2, r3, #1
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004fc0:	b29b      	uxth	r3, r3
 8004fc2:	3b01      	subs	r3, #1
 8004fc4:	b29a      	uxth	r2, r3
 8004fc6:	68fb      	ldr	r3, [r7, #12]
 8004fc8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004fca:	e02c      	b.n	8005026 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	689b      	ldr	r3, [r3, #8]
 8004fd2:	f003 0302 	and.w	r3, r3, #2
 8004fd6:	2b02      	cmp	r3, #2
 8004fd8:	d113      	bne.n	8005002 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004fde:	68fb      	ldr	r3, [r7, #12]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	330c      	adds	r3, #12
 8004fe4:	7812      	ldrb	r2, [r2, #0]
 8004fe6:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004fe8:	68fb      	ldr	r3, [r7, #12]
 8004fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004fec:	1c5a      	adds	r2, r3, #1
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004ff2:	68fb      	ldr	r3, [r7, #12]
 8004ff4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004ff6:	b29b      	uxth	r3, r3
 8004ff8:	3b01      	subs	r3, #1
 8004ffa:	b29a      	uxth	r2, r3
 8004ffc:	68fb      	ldr	r3, [r7, #12]
 8004ffe:	86da      	strh	r2, [r3, #54]	; 0x36
 8005000:	e011      	b.n	8005026 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005002:	f7fd fdbb 	bl	8002b7c <HAL_GetTick>
 8005006:	4602      	mov	r2, r0
 8005008:	69bb      	ldr	r3, [r7, #24]
 800500a:	1ad3      	subs	r3, r2, r3
 800500c:	683a      	ldr	r2, [r7, #0]
 800500e:	429a      	cmp	r2, r3
 8005010:	d803      	bhi.n	800501a <HAL_SPI_Transmit+0x204>
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005018:	d102      	bne.n	8005020 <HAL_SPI_Transmit+0x20a>
 800501a:	683b      	ldr	r3, [r7, #0]
 800501c:	2b00      	cmp	r3, #0
 800501e:	d102      	bne.n	8005026 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005020:	2303      	movs	r3, #3
 8005022:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005024:	e026      	b.n	8005074 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800502a:	b29b      	uxth	r3, r3
 800502c:	2b00      	cmp	r3, #0
 800502e:	d1cd      	bne.n	8004fcc <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005030:	69ba      	ldr	r2, [r7, #24]
 8005032:	6839      	ldr	r1, [r7, #0]
 8005034:	68f8      	ldr	r0, [r7, #12]
 8005036:	f000 f8b3 	bl	80051a0 <SPI_EndRxTxTransaction>
 800503a:	4603      	mov	r3, r0
 800503c:	2b00      	cmp	r3, #0
 800503e:	d002      	beq.n	8005046 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	2220      	movs	r2, #32
 8005044:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005046:	68fb      	ldr	r3, [r7, #12]
 8005048:	689b      	ldr	r3, [r3, #8]
 800504a:	2b00      	cmp	r3, #0
 800504c:	d10a      	bne.n	8005064 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800504e:	2300      	movs	r3, #0
 8005050:	613b      	str	r3, [r7, #16]
 8005052:	68fb      	ldr	r3, [r7, #12]
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	68db      	ldr	r3, [r3, #12]
 8005058:	613b      	str	r3, [r7, #16]
 800505a:	68fb      	ldr	r3, [r7, #12]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	689b      	ldr	r3, [r3, #8]
 8005060:	613b      	str	r3, [r7, #16]
 8005062:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005064:	68fb      	ldr	r3, [r7, #12]
 8005066:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005068:	2b00      	cmp	r3, #0
 800506a:	d002      	beq.n	8005072 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800506c:	2301      	movs	r3, #1
 800506e:	77fb      	strb	r3, [r7, #31]
 8005070:	e000      	b.n	8005074 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005072:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005074:	68fb      	ldr	r3, [r7, #12]
 8005076:	2201      	movs	r2, #1
 8005078:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	2200      	movs	r2, #0
 8005080:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005084:	7ffb      	ldrb	r3, [r7, #31]
}
 8005086:	4618      	mov	r0, r3
 8005088:	3720      	adds	r7, #32
 800508a:	46bd      	mov	sp, r7
 800508c:	bd80      	pop	{r7, pc}
	...

08005090 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005090:	b580      	push	{r7, lr}
 8005092:	b088      	sub	sp, #32
 8005094:	af00      	add	r7, sp, #0
 8005096:	60f8      	str	r0, [r7, #12]
 8005098:	60b9      	str	r1, [r7, #8]
 800509a:	603b      	str	r3, [r7, #0]
 800509c:	4613      	mov	r3, r2
 800509e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 80050a0:	f7fd fd6c 	bl	8002b7c <HAL_GetTick>
 80050a4:	4602      	mov	r2, r0
 80050a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80050a8:	1a9b      	subs	r3, r3, r2
 80050aa:	683a      	ldr	r2, [r7, #0]
 80050ac:	4413      	add	r3, r2
 80050ae:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80050b0:	f7fd fd64 	bl	8002b7c <HAL_GetTick>
 80050b4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80050b6:	4b39      	ldr	r3, [pc, #228]	; (800519c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	015b      	lsls	r3, r3, #5
 80050bc:	0d1b      	lsrs	r3, r3, #20
 80050be:	69fa      	ldr	r2, [r7, #28]
 80050c0:	fb02 f303 	mul.w	r3, r2, r3
 80050c4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80050c6:	e054      	b.n	8005172 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80050c8:	683b      	ldr	r3, [r7, #0]
 80050ca:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050ce:	d050      	beq.n	8005172 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80050d0:	f7fd fd54 	bl	8002b7c <HAL_GetTick>
 80050d4:	4602      	mov	r2, r0
 80050d6:	69bb      	ldr	r3, [r7, #24]
 80050d8:	1ad3      	subs	r3, r2, r3
 80050da:	69fa      	ldr	r2, [r7, #28]
 80050dc:	429a      	cmp	r2, r3
 80050de:	d902      	bls.n	80050e6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80050e0:	69fb      	ldr	r3, [r7, #28]
 80050e2:	2b00      	cmp	r3, #0
 80050e4:	d13d      	bne.n	8005162 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	681b      	ldr	r3, [r3, #0]
 80050ea:	685a      	ldr	r2, [r3, #4]
 80050ec:	68fb      	ldr	r3, [r7, #12]
 80050ee:	681b      	ldr	r3, [r3, #0]
 80050f0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80050f4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80050f6:	68fb      	ldr	r3, [r7, #12]
 80050f8:	685b      	ldr	r3, [r3, #4]
 80050fa:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80050fe:	d111      	bne.n	8005124 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	689b      	ldr	r3, [r3, #8]
 8005104:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005108:	d004      	beq.n	8005114 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800510a:	68fb      	ldr	r3, [r7, #12]
 800510c:	689b      	ldr	r3, [r3, #8]
 800510e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005112:	d107      	bne.n	8005124 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	681a      	ldr	r2, [r3, #0]
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005122:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005128:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800512c:	d10f      	bne.n	800514e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	681a      	ldr	r2, [r3, #0]
 8005134:	68fb      	ldr	r3, [r7, #12]
 8005136:	681b      	ldr	r3, [r3, #0]
 8005138:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800513c:	601a      	str	r2, [r3, #0]
 800513e:	68fb      	ldr	r3, [r7, #12]
 8005140:	681b      	ldr	r3, [r3, #0]
 8005142:	681a      	ldr	r2, [r3, #0]
 8005144:	68fb      	ldr	r3, [r7, #12]
 8005146:	681b      	ldr	r3, [r3, #0]
 8005148:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800514c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800514e:	68fb      	ldr	r3, [r7, #12]
 8005150:	2201      	movs	r2, #1
 8005152:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8005156:	68fb      	ldr	r3, [r7, #12]
 8005158:	2200      	movs	r2, #0
 800515a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800515e:	2303      	movs	r3, #3
 8005160:	e017      	b.n	8005192 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8005162:	697b      	ldr	r3, [r7, #20]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d101      	bne.n	800516c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8005168:	2300      	movs	r3, #0
 800516a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800516c:	697b      	ldr	r3, [r7, #20]
 800516e:	3b01      	subs	r3, #1
 8005170:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005172:	68fb      	ldr	r3, [r7, #12]
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	689a      	ldr	r2, [r3, #8]
 8005178:	68bb      	ldr	r3, [r7, #8]
 800517a:	4013      	ands	r3, r2
 800517c:	68ba      	ldr	r2, [r7, #8]
 800517e:	429a      	cmp	r2, r3
 8005180:	bf0c      	ite	eq
 8005182:	2301      	moveq	r3, #1
 8005184:	2300      	movne	r3, #0
 8005186:	b2db      	uxtb	r3, r3
 8005188:	461a      	mov	r2, r3
 800518a:	79fb      	ldrb	r3, [r7, #7]
 800518c:	429a      	cmp	r2, r3
 800518e:	d19b      	bne.n	80050c8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8005190:	2300      	movs	r3, #0
}
 8005192:	4618      	mov	r0, r3
 8005194:	3720      	adds	r7, #32
 8005196:	46bd      	mov	sp, r7
 8005198:	bd80      	pop	{r7, pc}
 800519a:	bf00      	nop
 800519c:	20000008 	.word	0x20000008

080051a0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80051a0:	b580      	push	{r7, lr}
 80051a2:	b088      	sub	sp, #32
 80051a4:	af02      	add	r7, sp, #8
 80051a6:	60f8      	str	r0, [r7, #12]
 80051a8:	60b9      	str	r1, [r7, #8]
 80051aa:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80051ac:	4b1b      	ldr	r3, [pc, #108]	; (800521c <SPI_EndRxTxTransaction+0x7c>)
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	4a1b      	ldr	r2, [pc, #108]	; (8005220 <SPI_EndRxTxTransaction+0x80>)
 80051b2:	fba2 2303 	umull	r2, r3, r2, r3
 80051b6:	0d5b      	lsrs	r3, r3, #21
 80051b8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80051bc:	fb02 f303 	mul.w	r3, r2, r3
 80051c0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	685b      	ldr	r3, [r3, #4]
 80051c6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80051ca:	d112      	bne.n	80051f2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	9300      	str	r3, [sp, #0]
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	2200      	movs	r2, #0
 80051d4:	2180      	movs	r1, #128	; 0x80
 80051d6:	68f8      	ldr	r0, [r7, #12]
 80051d8:	f7ff ff5a 	bl	8005090 <SPI_WaitFlagStateUntilTimeout>
 80051dc:	4603      	mov	r3, r0
 80051de:	2b00      	cmp	r3, #0
 80051e0:	d016      	beq.n	8005210 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80051e2:	68fb      	ldr	r3, [r7, #12]
 80051e4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80051e6:	f043 0220 	orr.w	r2, r3, #32
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80051ee:	2303      	movs	r3, #3
 80051f0:	e00f      	b.n	8005212 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80051f2:	697b      	ldr	r3, [r7, #20]
 80051f4:	2b00      	cmp	r3, #0
 80051f6:	d00a      	beq.n	800520e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80051f8:	697b      	ldr	r3, [r7, #20]
 80051fa:	3b01      	subs	r3, #1
 80051fc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80051fe:	68fb      	ldr	r3, [r7, #12]
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	689b      	ldr	r3, [r3, #8]
 8005204:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005208:	2b80      	cmp	r3, #128	; 0x80
 800520a:	d0f2      	beq.n	80051f2 <SPI_EndRxTxTransaction+0x52>
 800520c:	e000      	b.n	8005210 <SPI_EndRxTxTransaction+0x70>
        break;
 800520e:	bf00      	nop
  }

  return HAL_OK;
 8005210:	2300      	movs	r3, #0
}
 8005212:	4618      	mov	r0, r3
 8005214:	3718      	adds	r7, #24
 8005216:	46bd      	mov	sp, r7
 8005218:	bd80      	pop	{r7, pc}
 800521a:	bf00      	nop
 800521c:	20000008 	.word	0x20000008
 8005220:	165e9f81 	.word	0x165e9f81

08005224 <HAL_SRAM_Init>:
  * @param  Timing Pointer to SRAM control timing structure 
  * @param  ExtTiming Pointer to SRAM extended mode timing structure  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing, FMC_NORSRAM_TimingTypeDef *ExtTiming)
{ 
 8005224:	b580      	push	{r7, lr}
 8005226:	b084      	sub	sp, #16
 8005228:	af00      	add	r7, sp, #0
 800522a:	60f8      	str	r0, [r7, #12]
 800522c:	60b9      	str	r1, [r7, #8]
 800522e:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if(hsram == NULL)
 8005230:	68fb      	ldr	r3, [r7, #12]
 8005232:	2b00      	cmp	r3, #0
 8005234:	d101      	bne.n	800523a <HAL_SRAM_Init+0x16>
  {
     return HAL_ERROR;
 8005236:	2301      	movs	r3, #1
 8005238:	e034      	b.n	80052a4 <HAL_SRAM_Init+0x80>
  }
  
  if(hsram->State == HAL_SRAM_STATE_RESET)
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	f893 3049 	ldrb.w	r3, [r3, #73]	; 0x49
 8005240:	b2db      	uxtb	r3, r3
 8005242:	2b00      	cmp	r3, #0
 8005244:	d106      	bne.n	8005254 <HAL_SRAM_Init+0x30>
  {  
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8005246:	68fb      	ldr	r3, [r7, #12]
 8005248:	2200      	movs	r2, #0
 800524a:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800524e:	68f8      	ldr	r0, [r7, #12]
 8005250:	f7fc f836 	bl	80012c0 <HAL_SRAM_MspInit>
#endif
  }
  
  /* Initialize SRAM control Interface */
  FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	681a      	ldr	r2, [r3, #0]
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	3308      	adds	r3, #8
 800525c:	4619      	mov	r1, r3
 800525e:	4610      	mov	r0, r2
 8005260:	f001 ffa2 	bl	80071a8 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank); 
 8005264:	68fb      	ldr	r3, [r7, #12]
 8005266:	6818      	ldr	r0, [r3, #0]
 8005268:	68fb      	ldr	r3, [r7, #12]
 800526a:	689b      	ldr	r3, [r3, #8]
 800526c:	461a      	mov	r2, r3
 800526e:	68b9      	ldr	r1, [r7, #8]
 8005270:	f001 ffec 	bl	800724c <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,  hsram->Init.ExtendedMode);  
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	6858      	ldr	r0, [r3, #4]
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	689a      	ldr	r2, [r3, #8]
 800527c:	68fb      	ldr	r3, [r7, #12]
 800527e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005280:	6879      	ldr	r1, [r7, #4]
 8005282:	f002 f821 	bl	80072c8 <FSMC_NORSRAM_Extended_Timing_Init>
  
  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank); 
 8005286:	68fb      	ldr	r3, [r7, #12]
 8005288:	681b      	ldr	r3, [r3, #0]
 800528a:	68fa      	ldr	r2, [r7, #12]
 800528c:	6892      	ldr	r2, [r2, #8]
 800528e:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005292:	68fb      	ldr	r3, [r7, #12]
 8005294:	681b      	ldr	r3, [r3, #0]
 8005296:	68fa      	ldr	r2, [r7, #12]
 8005298:	6892      	ldr	r2, [r2, #8]
 800529a:	f041 0101 	orr.w	r1, r1, #1
 800529e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  
  return HAL_OK;
 80052a2:	2300      	movs	r3, #0
}
 80052a4:	4618      	mov	r0, r3
 80052a6:	3710      	adds	r7, #16
 80052a8:	46bd      	mov	sp, r7
 80052aa:	bd80      	pop	{r7, pc}

080052ac <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80052ac:	b580      	push	{r7, lr}
 80052ae:	b082      	sub	sp, #8
 80052b0:	af00      	add	r7, sp, #0
 80052b2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80052b4:	687b      	ldr	r3, [r7, #4]
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d101      	bne.n	80052be <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80052ba:	2301      	movs	r3, #1
 80052bc:	e041      	b.n	8005342 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80052be:	687b      	ldr	r3, [r7, #4]
 80052c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80052c4:	b2db      	uxtb	r3, r3
 80052c6:	2b00      	cmp	r3, #0
 80052c8:	d106      	bne.n	80052d8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80052ca:	687b      	ldr	r3, [r7, #4]
 80052cc:	2200      	movs	r2, #0
 80052ce:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80052d2:	6878      	ldr	r0, [r7, #4]
 80052d4:	f7fd f9e4 	bl	80026a0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80052d8:	687b      	ldr	r3, [r7, #4]
 80052da:	2202      	movs	r2, #2
 80052dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	681a      	ldr	r2, [r3, #0]
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	3304      	adds	r3, #4
 80052e8:	4619      	mov	r1, r3
 80052ea:	4610      	mov	r0, r2
 80052ec:	f000 fc1a 	bl	8005b24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80052f0:	687b      	ldr	r3, [r7, #4]
 80052f2:	2201      	movs	r2, #1
 80052f4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80052f8:	687b      	ldr	r3, [r7, #4]
 80052fa:	2201      	movs	r2, #1
 80052fc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2201      	movs	r2, #1
 800530c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	2201      	movs	r2, #1
 8005314:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	2201      	movs	r2, #1
 800531c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	2201      	movs	r2, #1
 8005324:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	2201      	movs	r2, #1
 800532c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005330:	687b      	ldr	r3, [r7, #4]
 8005332:	2201      	movs	r2, #1
 8005334:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	2201      	movs	r2, #1
 800533c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005340:	2300      	movs	r3, #0
}
 8005342:	4618      	mov	r0, r3
 8005344:	3708      	adds	r7, #8
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}
	...

0800534c <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800534c:	b480      	push	{r7}
 800534e:	b085      	sub	sp, #20
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800535a:	b2db      	uxtb	r3, r3
 800535c:	2b01      	cmp	r3, #1
 800535e:	d001      	beq.n	8005364 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8005360:	2301      	movs	r3, #1
 8005362:	e046      	b.n	80053f2 <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	2202      	movs	r2, #2
 8005368:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	4a23      	ldr	r2, [pc, #140]	; (8005400 <HAL_TIM_Base_Start+0xb4>)
 8005372:	4293      	cmp	r3, r2
 8005374:	d022      	beq.n	80053bc <HAL_TIM_Base_Start+0x70>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800537e:	d01d      	beq.n	80053bc <HAL_TIM_Base_Start+0x70>
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	4a1f      	ldr	r2, [pc, #124]	; (8005404 <HAL_TIM_Base_Start+0xb8>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d018      	beq.n	80053bc <HAL_TIM_Base_Start+0x70>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	4a1e      	ldr	r2, [pc, #120]	; (8005408 <HAL_TIM_Base_Start+0xbc>)
 8005390:	4293      	cmp	r3, r2
 8005392:	d013      	beq.n	80053bc <HAL_TIM_Base_Start+0x70>
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	4a1c      	ldr	r2, [pc, #112]	; (800540c <HAL_TIM_Base_Start+0xc0>)
 800539a:	4293      	cmp	r3, r2
 800539c:	d00e      	beq.n	80053bc <HAL_TIM_Base_Start+0x70>
 800539e:	687b      	ldr	r3, [r7, #4]
 80053a0:	681b      	ldr	r3, [r3, #0]
 80053a2:	4a1b      	ldr	r2, [pc, #108]	; (8005410 <HAL_TIM_Base_Start+0xc4>)
 80053a4:	4293      	cmp	r3, r2
 80053a6:	d009      	beq.n	80053bc <HAL_TIM_Base_Start+0x70>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	4a19      	ldr	r2, [pc, #100]	; (8005414 <HAL_TIM_Base_Start+0xc8>)
 80053ae:	4293      	cmp	r3, r2
 80053b0:	d004      	beq.n	80053bc <HAL_TIM_Base_Start+0x70>
 80053b2:	687b      	ldr	r3, [r7, #4]
 80053b4:	681b      	ldr	r3, [r3, #0]
 80053b6:	4a18      	ldr	r2, [pc, #96]	; (8005418 <HAL_TIM_Base_Start+0xcc>)
 80053b8:	4293      	cmp	r3, r2
 80053ba:	d111      	bne.n	80053e0 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	681b      	ldr	r3, [r3, #0]
 80053c0:	689b      	ldr	r3, [r3, #8]
 80053c2:	f003 0307 	and.w	r3, r3, #7
 80053c6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	2b06      	cmp	r3, #6
 80053cc:	d010      	beq.n	80053f0 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80053ce:	687b      	ldr	r3, [r7, #4]
 80053d0:	681b      	ldr	r3, [r3, #0]
 80053d2:	681a      	ldr	r2, [r3, #0]
 80053d4:	687b      	ldr	r3, [r7, #4]
 80053d6:	681b      	ldr	r3, [r3, #0]
 80053d8:	f042 0201 	orr.w	r2, r2, #1
 80053dc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80053de:	e007      	b.n	80053f0 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	681b      	ldr	r3, [r3, #0]
 80053e4:	681a      	ldr	r2, [r3, #0]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	681b      	ldr	r3, [r3, #0]
 80053ea:	f042 0201 	orr.w	r2, r2, #1
 80053ee:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80053f0:	2300      	movs	r3, #0
}
 80053f2:	4618      	mov	r0, r3
 80053f4:	3714      	adds	r7, #20
 80053f6:	46bd      	mov	sp, r7
 80053f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fc:	4770      	bx	lr
 80053fe:	bf00      	nop
 8005400:	40010000 	.word	0x40010000
 8005404:	40000400 	.word	0x40000400
 8005408:	40000800 	.word	0x40000800
 800540c:	40000c00 	.word	0x40000c00
 8005410:	40010400 	.word	0x40010400
 8005414:	40014000 	.word	0x40014000
 8005418:	40001800 	.word	0x40001800

0800541c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800541c:	b480      	push	{r7}
 800541e:	b085      	sub	sp, #20
 8005420:	af00      	add	r7, sp, #0
 8005422:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800542a:	b2db      	uxtb	r3, r3
 800542c:	2b01      	cmp	r3, #1
 800542e:	d001      	beq.n	8005434 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005430:	2301      	movs	r3, #1
 8005432:	e04e      	b.n	80054d2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2202      	movs	r2, #2
 8005438:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	68da      	ldr	r2, [r3, #12]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f042 0201 	orr.w	r2, r2, #1
 800544a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	4a23      	ldr	r2, [pc, #140]	; (80054e0 <HAL_TIM_Base_Start_IT+0xc4>)
 8005452:	4293      	cmp	r3, r2
 8005454:	d022      	beq.n	800549c <HAL_TIM_Base_Start_IT+0x80>
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800545e:	d01d      	beq.n	800549c <HAL_TIM_Base_Start_IT+0x80>
 8005460:	687b      	ldr	r3, [r7, #4]
 8005462:	681b      	ldr	r3, [r3, #0]
 8005464:	4a1f      	ldr	r2, [pc, #124]	; (80054e4 <HAL_TIM_Base_Start_IT+0xc8>)
 8005466:	4293      	cmp	r3, r2
 8005468:	d018      	beq.n	800549c <HAL_TIM_Base_Start_IT+0x80>
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	681b      	ldr	r3, [r3, #0]
 800546e:	4a1e      	ldr	r2, [pc, #120]	; (80054e8 <HAL_TIM_Base_Start_IT+0xcc>)
 8005470:	4293      	cmp	r3, r2
 8005472:	d013      	beq.n	800549c <HAL_TIM_Base_Start_IT+0x80>
 8005474:	687b      	ldr	r3, [r7, #4]
 8005476:	681b      	ldr	r3, [r3, #0]
 8005478:	4a1c      	ldr	r2, [pc, #112]	; (80054ec <HAL_TIM_Base_Start_IT+0xd0>)
 800547a:	4293      	cmp	r3, r2
 800547c:	d00e      	beq.n	800549c <HAL_TIM_Base_Start_IT+0x80>
 800547e:	687b      	ldr	r3, [r7, #4]
 8005480:	681b      	ldr	r3, [r3, #0]
 8005482:	4a1b      	ldr	r2, [pc, #108]	; (80054f0 <HAL_TIM_Base_Start_IT+0xd4>)
 8005484:	4293      	cmp	r3, r2
 8005486:	d009      	beq.n	800549c <HAL_TIM_Base_Start_IT+0x80>
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	4a19      	ldr	r2, [pc, #100]	; (80054f4 <HAL_TIM_Base_Start_IT+0xd8>)
 800548e:	4293      	cmp	r3, r2
 8005490:	d004      	beq.n	800549c <HAL_TIM_Base_Start_IT+0x80>
 8005492:	687b      	ldr	r3, [r7, #4]
 8005494:	681b      	ldr	r3, [r3, #0]
 8005496:	4a18      	ldr	r2, [pc, #96]	; (80054f8 <HAL_TIM_Base_Start_IT+0xdc>)
 8005498:	4293      	cmp	r3, r2
 800549a:	d111      	bne.n	80054c0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	681b      	ldr	r3, [r3, #0]
 80054a0:	689b      	ldr	r3, [r3, #8]
 80054a2:	f003 0307 	and.w	r3, r3, #7
 80054a6:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	2b06      	cmp	r3, #6
 80054ac:	d010      	beq.n	80054d0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	681a      	ldr	r2, [r3, #0]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	f042 0201 	orr.w	r2, r2, #1
 80054bc:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80054be:	e007      	b.n	80054d0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	681b      	ldr	r3, [r3, #0]
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f042 0201 	orr.w	r2, r2, #1
 80054ce:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80054d0:	2300      	movs	r3, #0
}
 80054d2:	4618      	mov	r0, r3
 80054d4:	3714      	adds	r7, #20
 80054d6:	46bd      	mov	sp, r7
 80054d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054dc:	4770      	bx	lr
 80054de:	bf00      	nop
 80054e0:	40010000 	.word	0x40010000
 80054e4:	40000400 	.word	0x40000400
 80054e8:	40000800 	.word	0x40000800
 80054ec:	40000c00 	.word	0x40000c00
 80054f0:	40010400 	.word	0x40010400
 80054f4:	40014000 	.word	0x40014000
 80054f8:	40001800 	.word	0x40001800

080054fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80054fc:	b580      	push	{r7, lr}
 80054fe:	b082      	sub	sp, #8
 8005500:	af00      	add	r7, sp, #0
 8005502:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	2b00      	cmp	r3, #0
 8005508:	d101      	bne.n	800550e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800550a:	2301      	movs	r3, #1
 800550c:	e041      	b.n	8005592 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800550e:	687b      	ldr	r3, [r7, #4]
 8005510:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005514:	b2db      	uxtb	r3, r3
 8005516:	2b00      	cmp	r3, #0
 8005518:	d106      	bne.n	8005528 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800551a:	687b      	ldr	r3, [r7, #4]
 800551c:	2200      	movs	r2, #0
 800551e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005522:	6878      	ldr	r0, [r7, #4]
 8005524:	f000 f839 	bl	800559a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	2202      	movs	r2, #2
 800552c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	681a      	ldr	r2, [r3, #0]
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	3304      	adds	r3, #4
 8005538:	4619      	mov	r1, r3
 800553a:	4610      	mov	r0, r2
 800553c:	f000 faf2 	bl	8005b24 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	2201      	movs	r2, #1
 8005544:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005548:	687b      	ldr	r3, [r7, #4]
 800554a:	2201      	movs	r2, #1
 800554c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8005550:	687b      	ldr	r3, [r7, #4]
 8005552:	2201      	movs	r2, #1
 8005554:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2201      	movs	r2, #1
 800555c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8005560:	687b      	ldr	r3, [r7, #4]
 8005562:	2201      	movs	r2, #1
 8005564:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2201      	movs	r2, #1
 800556c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2201      	movs	r2, #1
 8005574:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	2201      	movs	r2, #1
 800557c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	2201      	movs	r2, #1
 8005584:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	2201      	movs	r2, #1
 800558c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8005590:	2300      	movs	r3, #0
}
 8005592:	4618      	mov	r0, r3
 8005594:	3708      	adds	r7, #8
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}

0800559a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800559a:	b480      	push	{r7}
 800559c:	b083      	sub	sp, #12
 800559e:	af00      	add	r7, sp, #0
 80055a0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 80055a2:	bf00      	nop
 80055a4:	370c      	adds	r7, #12
 80055a6:	46bd      	mov	sp, r7
 80055a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ac:	4770      	bx	lr

080055ae <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 80055ae:	b580      	push	{r7, lr}
 80055b0:	b082      	sub	sp, #8
 80055b2:	af00      	add	r7, sp, #0
 80055b4:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	691b      	ldr	r3, [r3, #16]
 80055bc:	f003 0302 	and.w	r3, r3, #2
 80055c0:	2b02      	cmp	r3, #2
 80055c2:	d122      	bne.n	800560a <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	68db      	ldr	r3, [r3, #12]
 80055ca:	f003 0302 	and.w	r3, r3, #2
 80055ce:	2b02      	cmp	r3, #2
 80055d0:	d11b      	bne.n	800560a <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80055d2:	687b      	ldr	r3, [r7, #4]
 80055d4:	681b      	ldr	r3, [r3, #0]
 80055d6:	f06f 0202 	mvn.w	r2, #2
 80055da:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80055dc:	687b      	ldr	r3, [r7, #4]
 80055de:	2201      	movs	r2, #1
 80055e0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80055e2:	687b      	ldr	r3, [r7, #4]
 80055e4:	681b      	ldr	r3, [r3, #0]
 80055e6:	699b      	ldr	r3, [r3, #24]
 80055e8:	f003 0303 	and.w	r3, r3, #3
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d003      	beq.n	80055f8 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80055f0:	6878      	ldr	r0, [r7, #4]
 80055f2:	f000 fa78 	bl	8005ae6 <HAL_TIM_IC_CaptureCallback>
 80055f6:	e005      	b.n	8005604 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80055f8:	6878      	ldr	r0, [r7, #4]
 80055fa:	f000 fa6a 	bl	8005ad2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80055fe:	6878      	ldr	r0, [r7, #4]
 8005600:	f000 fa7b 	bl	8005afa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	2200      	movs	r2, #0
 8005608:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800560a:	687b      	ldr	r3, [r7, #4]
 800560c:	681b      	ldr	r3, [r3, #0]
 800560e:	691b      	ldr	r3, [r3, #16]
 8005610:	f003 0304 	and.w	r3, r3, #4
 8005614:	2b04      	cmp	r3, #4
 8005616:	d122      	bne.n	800565e <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8005618:	687b      	ldr	r3, [r7, #4]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	68db      	ldr	r3, [r3, #12]
 800561e:	f003 0304 	and.w	r3, r3, #4
 8005622:	2b04      	cmp	r3, #4
 8005624:	d11b      	bne.n	800565e <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8005626:	687b      	ldr	r3, [r7, #4]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	f06f 0204 	mvn.w	r2, #4
 800562e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	2202      	movs	r2, #2
 8005634:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005636:	687b      	ldr	r3, [r7, #4]
 8005638:	681b      	ldr	r3, [r3, #0]
 800563a:	699b      	ldr	r3, [r3, #24]
 800563c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005640:	2b00      	cmp	r3, #0
 8005642:	d003      	beq.n	800564c <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005644:	6878      	ldr	r0, [r7, #4]
 8005646:	f000 fa4e 	bl	8005ae6 <HAL_TIM_IC_CaptureCallback>
 800564a:	e005      	b.n	8005658 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800564c:	6878      	ldr	r0, [r7, #4]
 800564e:	f000 fa40 	bl	8005ad2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005652:	6878      	ldr	r0, [r7, #4]
 8005654:	f000 fa51 	bl	8005afa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2200      	movs	r2, #0
 800565c:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	691b      	ldr	r3, [r3, #16]
 8005664:	f003 0308 	and.w	r3, r3, #8
 8005668:	2b08      	cmp	r3, #8
 800566a:	d122      	bne.n	80056b2 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800566c:	687b      	ldr	r3, [r7, #4]
 800566e:	681b      	ldr	r3, [r3, #0]
 8005670:	68db      	ldr	r3, [r3, #12]
 8005672:	f003 0308 	and.w	r3, r3, #8
 8005676:	2b08      	cmp	r3, #8
 8005678:	d11b      	bne.n	80056b2 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	f06f 0208 	mvn.w	r2, #8
 8005682:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	2204      	movs	r2, #4
 8005688:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	69db      	ldr	r3, [r3, #28]
 8005690:	f003 0303 	and.w	r3, r3, #3
 8005694:	2b00      	cmp	r3, #0
 8005696:	d003      	beq.n	80056a0 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005698:	6878      	ldr	r0, [r7, #4]
 800569a:	f000 fa24 	bl	8005ae6 <HAL_TIM_IC_CaptureCallback>
 800569e:	e005      	b.n	80056ac <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056a0:	6878      	ldr	r0, [r7, #4]
 80056a2:	f000 fa16 	bl	8005ad2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056a6:	6878      	ldr	r0, [r7, #4]
 80056a8:	f000 fa27 	bl	8005afa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	2200      	movs	r2, #0
 80056b0:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	691b      	ldr	r3, [r3, #16]
 80056b8:	f003 0310 	and.w	r3, r3, #16
 80056bc:	2b10      	cmp	r3, #16
 80056be:	d122      	bne.n	8005706 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 80056c0:	687b      	ldr	r3, [r7, #4]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	68db      	ldr	r3, [r3, #12]
 80056c6:	f003 0310 	and.w	r3, r3, #16
 80056ca:	2b10      	cmp	r3, #16
 80056cc:	d11b      	bne.n	8005706 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f06f 0210 	mvn.w	r2, #16
 80056d6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80056d8:	687b      	ldr	r3, [r7, #4]
 80056da:	2208      	movs	r2, #8
 80056dc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	69db      	ldr	r3, [r3, #28]
 80056e4:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80056e8:	2b00      	cmp	r3, #0
 80056ea:	d003      	beq.n	80056f4 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80056ec:	6878      	ldr	r0, [r7, #4]
 80056ee:	f000 f9fa 	bl	8005ae6 <HAL_TIM_IC_CaptureCallback>
 80056f2:	e005      	b.n	8005700 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80056f4:	6878      	ldr	r0, [r7, #4]
 80056f6:	f000 f9ec 	bl	8005ad2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80056fa:	6878      	ldr	r0, [r7, #4]
 80056fc:	f000 f9fd 	bl	8005afa <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	2200      	movs	r2, #0
 8005704:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8005706:	687b      	ldr	r3, [r7, #4]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	691b      	ldr	r3, [r3, #16]
 800570c:	f003 0301 	and.w	r3, r3, #1
 8005710:	2b01      	cmp	r3, #1
 8005712:	d10e      	bne.n	8005732 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	68db      	ldr	r3, [r3, #12]
 800571a:	f003 0301 	and.w	r3, r3, #1
 800571e:	2b01      	cmp	r3, #1
 8005720:	d107      	bne.n	8005732 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	681b      	ldr	r3, [r3, #0]
 8005726:	f06f 0201 	mvn.w	r2, #1
 800572a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800572c:	6878      	ldr	r0, [r7, #4]
 800572e:	f7fc fcd3 	bl	80020d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	691b      	ldr	r3, [r3, #16]
 8005738:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800573c:	2b80      	cmp	r3, #128	; 0x80
 800573e:	d10e      	bne.n	800575e <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	68db      	ldr	r3, [r3, #12]
 8005746:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800574a:	2b80      	cmp	r3, #128	; 0x80
 800574c:	d107      	bne.n	800575e <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800574e:	687b      	ldr	r3, [r7, #4]
 8005750:	681b      	ldr	r3, [r3, #0]
 8005752:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8005756:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005758:	6878      	ldr	r0, [r7, #4]
 800575a:	f000 fd53 	bl	8006204 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	681b      	ldr	r3, [r3, #0]
 8005762:	691b      	ldr	r3, [r3, #16]
 8005764:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005768:	2b40      	cmp	r3, #64	; 0x40
 800576a:	d10e      	bne.n	800578a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	68db      	ldr	r3, [r3, #12]
 8005772:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005776:	2b40      	cmp	r3, #64	; 0x40
 8005778:	d107      	bne.n	800578a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800577a:	687b      	ldr	r3, [r7, #4]
 800577c:	681b      	ldr	r3, [r3, #0]
 800577e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8005782:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005784:	6878      	ldr	r0, [r7, #4]
 8005786:	f000 f9c2 	bl	8005b0e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	681b      	ldr	r3, [r3, #0]
 800578e:	691b      	ldr	r3, [r3, #16]
 8005790:	f003 0320 	and.w	r3, r3, #32
 8005794:	2b20      	cmp	r3, #32
 8005796:	d10e      	bne.n	80057b6 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	68db      	ldr	r3, [r3, #12]
 800579e:	f003 0320 	and.w	r3, r3, #32
 80057a2:	2b20      	cmp	r3, #32
 80057a4:	d107      	bne.n	80057b6 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 80057a6:	687b      	ldr	r3, [r7, #4]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	f06f 0220 	mvn.w	r2, #32
 80057ae:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80057b0:	6878      	ldr	r0, [r7, #4]
 80057b2:	f000 fd1d 	bl	80061f0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80057b6:	bf00      	nop
 80057b8:	3708      	adds	r7, #8
 80057ba:	46bd      	mov	sp, r7
 80057bc:	bd80      	pop	{r7, pc}
	...

080057c0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80057c0:	b580      	push	{r7, lr}
 80057c2:	b086      	sub	sp, #24
 80057c4:	af00      	add	r7, sp, #0
 80057c6:	60f8      	str	r0, [r7, #12]
 80057c8:	60b9      	str	r1, [r7, #8]
 80057ca:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80057cc:	2300      	movs	r3, #0
 80057ce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80057d6:	2b01      	cmp	r3, #1
 80057d8:	d101      	bne.n	80057de <HAL_TIM_PWM_ConfigChannel+0x1e>
 80057da:	2302      	movs	r3, #2
 80057dc:	e0ae      	b.n	800593c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	2201      	movs	r2, #1
 80057e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	2b0c      	cmp	r3, #12
 80057ea:	f200 809f 	bhi.w	800592c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80057ee:	a201      	add	r2, pc, #4	; (adr r2, 80057f4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80057f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80057f4:	08005829 	.word	0x08005829
 80057f8:	0800592d 	.word	0x0800592d
 80057fc:	0800592d 	.word	0x0800592d
 8005800:	0800592d 	.word	0x0800592d
 8005804:	08005869 	.word	0x08005869
 8005808:	0800592d 	.word	0x0800592d
 800580c:	0800592d 	.word	0x0800592d
 8005810:	0800592d 	.word	0x0800592d
 8005814:	080058ab 	.word	0x080058ab
 8005818:	0800592d 	.word	0x0800592d
 800581c:	0800592d 	.word	0x0800592d
 8005820:	0800592d 	.word	0x0800592d
 8005824:	080058eb 	.word	0x080058eb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	68b9      	ldr	r1, [r7, #8]
 800582e:	4618      	mov	r0, r3
 8005830:	f000 fa18 	bl	8005c64 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	699a      	ldr	r2, [r3, #24]
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f042 0208 	orr.w	r2, r2, #8
 8005842:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	699a      	ldr	r2, [r3, #24]
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f022 0204 	bic.w	r2, r2, #4
 8005852:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	6999      	ldr	r1, [r3, #24]
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	691a      	ldr	r2, [r3, #16]
 800585e:	68fb      	ldr	r3, [r7, #12]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	430a      	orrs	r2, r1
 8005864:	619a      	str	r2, [r3, #24]
      break;
 8005866:	e064      	b.n	8005932 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005868:	68fb      	ldr	r3, [r7, #12]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	68b9      	ldr	r1, [r7, #8]
 800586e:	4618      	mov	r0, r3
 8005870:	f000 fa68 	bl	8005d44 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	699a      	ldr	r2, [r3, #24]
 800587a:	68fb      	ldr	r3, [r7, #12]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005882:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005884:	68fb      	ldr	r3, [r7, #12]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	699a      	ldr	r2, [r3, #24]
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005892:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005894:	68fb      	ldr	r3, [r7, #12]
 8005896:	681b      	ldr	r3, [r3, #0]
 8005898:	6999      	ldr	r1, [r3, #24]
 800589a:	68bb      	ldr	r3, [r7, #8]
 800589c:	691b      	ldr	r3, [r3, #16]
 800589e:	021a      	lsls	r2, r3, #8
 80058a0:	68fb      	ldr	r3, [r7, #12]
 80058a2:	681b      	ldr	r3, [r3, #0]
 80058a4:	430a      	orrs	r2, r1
 80058a6:	619a      	str	r2, [r3, #24]
      break;
 80058a8:	e043      	b.n	8005932 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80058aa:	68fb      	ldr	r3, [r7, #12]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	68b9      	ldr	r1, [r7, #8]
 80058b0:	4618      	mov	r0, r3
 80058b2:	f000 fabd 	bl	8005e30 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 80058b6:	68fb      	ldr	r3, [r7, #12]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	69da      	ldr	r2, [r3, #28]
 80058bc:	68fb      	ldr	r3, [r7, #12]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f042 0208 	orr.w	r2, r2, #8
 80058c4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	681b      	ldr	r3, [r3, #0]
 80058ca:	69da      	ldr	r2, [r3, #28]
 80058cc:	68fb      	ldr	r3, [r7, #12]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	f022 0204 	bic.w	r2, r2, #4
 80058d4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80058d6:	68fb      	ldr	r3, [r7, #12]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	69d9      	ldr	r1, [r3, #28]
 80058dc:	68bb      	ldr	r3, [r7, #8]
 80058de:	691a      	ldr	r2, [r3, #16]
 80058e0:	68fb      	ldr	r3, [r7, #12]
 80058e2:	681b      	ldr	r3, [r3, #0]
 80058e4:	430a      	orrs	r2, r1
 80058e6:	61da      	str	r2, [r3, #28]
      break;
 80058e8:	e023      	b.n	8005932 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80058ea:	68fb      	ldr	r3, [r7, #12]
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	68b9      	ldr	r1, [r7, #8]
 80058f0:	4618      	mov	r0, r3
 80058f2:	f000 fb11 	bl	8005f18 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80058f6:	68fb      	ldr	r3, [r7, #12]
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	69da      	ldr	r2, [r3, #28]
 80058fc:	68fb      	ldr	r3, [r7, #12]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8005904:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005906:	68fb      	ldr	r3, [r7, #12]
 8005908:	681b      	ldr	r3, [r3, #0]
 800590a:	69da      	ldr	r2, [r3, #28]
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8005914:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005916:	68fb      	ldr	r3, [r7, #12]
 8005918:	681b      	ldr	r3, [r3, #0]
 800591a:	69d9      	ldr	r1, [r3, #28]
 800591c:	68bb      	ldr	r3, [r7, #8]
 800591e:	691b      	ldr	r3, [r3, #16]
 8005920:	021a      	lsls	r2, r3, #8
 8005922:	68fb      	ldr	r3, [r7, #12]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	430a      	orrs	r2, r1
 8005928:	61da      	str	r2, [r3, #28]
      break;
 800592a:	e002      	b.n	8005932 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800592c:	2301      	movs	r3, #1
 800592e:	75fb      	strb	r3, [r7, #23]
      break;
 8005930:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005932:	68fb      	ldr	r3, [r7, #12]
 8005934:	2200      	movs	r2, #0
 8005936:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800593a:	7dfb      	ldrb	r3, [r7, #23]
}
 800593c:	4618      	mov	r0, r3
 800593e:	3718      	adds	r7, #24
 8005940:	46bd      	mov	sp, r7
 8005942:	bd80      	pop	{r7, pc}

08005944 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005944:	b580      	push	{r7, lr}
 8005946:	b084      	sub	sp, #16
 8005948:	af00      	add	r7, sp, #0
 800594a:	6078      	str	r0, [r7, #4]
 800594c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800594e:	2300      	movs	r3, #0
 8005950:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005952:	687b      	ldr	r3, [r7, #4]
 8005954:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005958:	2b01      	cmp	r3, #1
 800595a:	d101      	bne.n	8005960 <HAL_TIM_ConfigClockSource+0x1c>
 800595c:	2302      	movs	r3, #2
 800595e:	e0b4      	b.n	8005aca <HAL_TIM_ConfigClockSource+0x186>
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2201      	movs	r2, #1
 8005964:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2202      	movs	r2, #2
 800596c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	681b      	ldr	r3, [r3, #0]
 8005974:	689b      	ldr	r3, [r3, #8]
 8005976:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005978:	68bb      	ldr	r3, [r7, #8]
 800597a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800597e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005980:	68bb      	ldr	r3, [r7, #8]
 8005982:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8005986:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	681b      	ldr	r3, [r3, #0]
 800598c:	68ba      	ldr	r2, [r7, #8]
 800598e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8005990:	683b      	ldr	r3, [r7, #0]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005998:	d03e      	beq.n	8005a18 <HAL_TIM_ConfigClockSource+0xd4>
 800599a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800599e:	f200 8087 	bhi.w	8005ab0 <HAL_TIM_ConfigClockSource+0x16c>
 80059a2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059a6:	f000 8086 	beq.w	8005ab6 <HAL_TIM_ConfigClockSource+0x172>
 80059aa:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80059ae:	d87f      	bhi.n	8005ab0 <HAL_TIM_ConfigClockSource+0x16c>
 80059b0:	2b70      	cmp	r3, #112	; 0x70
 80059b2:	d01a      	beq.n	80059ea <HAL_TIM_ConfigClockSource+0xa6>
 80059b4:	2b70      	cmp	r3, #112	; 0x70
 80059b6:	d87b      	bhi.n	8005ab0 <HAL_TIM_ConfigClockSource+0x16c>
 80059b8:	2b60      	cmp	r3, #96	; 0x60
 80059ba:	d050      	beq.n	8005a5e <HAL_TIM_ConfigClockSource+0x11a>
 80059bc:	2b60      	cmp	r3, #96	; 0x60
 80059be:	d877      	bhi.n	8005ab0 <HAL_TIM_ConfigClockSource+0x16c>
 80059c0:	2b50      	cmp	r3, #80	; 0x50
 80059c2:	d03c      	beq.n	8005a3e <HAL_TIM_ConfigClockSource+0xfa>
 80059c4:	2b50      	cmp	r3, #80	; 0x50
 80059c6:	d873      	bhi.n	8005ab0 <HAL_TIM_ConfigClockSource+0x16c>
 80059c8:	2b40      	cmp	r3, #64	; 0x40
 80059ca:	d058      	beq.n	8005a7e <HAL_TIM_ConfigClockSource+0x13a>
 80059cc:	2b40      	cmp	r3, #64	; 0x40
 80059ce:	d86f      	bhi.n	8005ab0 <HAL_TIM_ConfigClockSource+0x16c>
 80059d0:	2b30      	cmp	r3, #48	; 0x30
 80059d2:	d064      	beq.n	8005a9e <HAL_TIM_ConfigClockSource+0x15a>
 80059d4:	2b30      	cmp	r3, #48	; 0x30
 80059d6:	d86b      	bhi.n	8005ab0 <HAL_TIM_ConfigClockSource+0x16c>
 80059d8:	2b20      	cmp	r3, #32
 80059da:	d060      	beq.n	8005a9e <HAL_TIM_ConfigClockSource+0x15a>
 80059dc:	2b20      	cmp	r3, #32
 80059de:	d867      	bhi.n	8005ab0 <HAL_TIM_ConfigClockSource+0x16c>
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d05c      	beq.n	8005a9e <HAL_TIM_ConfigClockSource+0x15a>
 80059e4:	2b10      	cmp	r3, #16
 80059e6:	d05a      	beq.n	8005a9e <HAL_TIM_ConfigClockSource+0x15a>
 80059e8:	e062      	b.n	8005ab0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80059ea:	687b      	ldr	r3, [r7, #4]
 80059ec:	6818      	ldr	r0, [r3, #0]
 80059ee:	683b      	ldr	r3, [r7, #0]
 80059f0:	6899      	ldr	r1, [r3, #8]
 80059f2:	683b      	ldr	r3, [r7, #0]
 80059f4:	685a      	ldr	r2, [r3, #4]
 80059f6:	683b      	ldr	r3, [r7, #0]
 80059f8:	68db      	ldr	r3, [r3, #12]
 80059fa:	f000 fb5d 	bl	80060b8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	689b      	ldr	r3, [r3, #8]
 8005a04:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005a06:	68bb      	ldr	r3, [r7, #8]
 8005a08:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8005a0c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	68ba      	ldr	r2, [r7, #8]
 8005a14:	609a      	str	r2, [r3, #8]
      break;
 8005a16:	e04f      	b.n	8005ab8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	6818      	ldr	r0, [r3, #0]
 8005a1c:	683b      	ldr	r3, [r7, #0]
 8005a1e:	6899      	ldr	r1, [r3, #8]
 8005a20:	683b      	ldr	r3, [r7, #0]
 8005a22:	685a      	ldr	r2, [r3, #4]
 8005a24:	683b      	ldr	r3, [r7, #0]
 8005a26:	68db      	ldr	r3, [r3, #12]
 8005a28:	f000 fb46 	bl	80060b8 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	689a      	ldr	r2, [r3, #8]
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005a3a:	609a      	str	r2, [r3, #8]
      break;
 8005a3c:	e03c      	b.n	8005ab8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	6818      	ldr	r0, [r3, #0]
 8005a42:	683b      	ldr	r3, [r7, #0]
 8005a44:	6859      	ldr	r1, [r3, #4]
 8005a46:	683b      	ldr	r3, [r7, #0]
 8005a48:	68db      	ldr	r3, [r3, #12]
 8005a4a:	461a      	mov	r2, r3
 8005a4c:	f000 faba 	bl	8005fc4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005a50:	687b      	ldr	r3, [r7, #4]
 8005a52:	681b      	ldr	r3, [r3, #0]
 8005a54:	2150      	movs	r1, #80	; 0x50
 8005a56:	4618      	mov	r0, r3
 8005a58:	f000 fb13 	bl	8006082 <TIM_ITRx_SetConfig>
      break;
 8005a5c:	e02c      	b.n	8005ab8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	6818      	ldr	r0, [r3, #0]
 8005a62:	683b      	ldr	r3, [r7, #0]
 8005a64:	6859      	ldr	r1, [r3, #4]
 8005a66:	683b      	ldr	r3, [r7, #0]
 8005a68:	68db      	ldr	r3, [r3, #12]
 8005a6a:	461a      	mov	r2, r3
 8005a6c:	f000 fad9 	bl	8006022 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8005a70:	687b      	ldr	r3, [r7, #4]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	2160      	movs	r1, #96	; 0x60
 8005a76:	4618      	mov	r0, r3
 8005a78:	f000 fb03 	bl	8006082 <TIM_ITRx_SetConfig>
      break;
 8005a7c:	e01c      	b.n	8005ab8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	6818      	ldr	r0, [r3, #0]
 8005a82:	683b      	ldr	r3, [r7, #0]
 8005a84:	6859      	ldr	r1, [r3, #4]
 8005a86:	683b      	ldr	r3, [r7, #0]
 8005a88:	68db      	ldr	r3, [r3, #12]
 8005a8a:	461a      	mov	r2, r3
 8005a8c:	f000 fa9a 	bl	8005fc4 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	681b      	ldr	r3, [r3, #0]
 8005a94:	2140      	movs	r1, #64	; 0x40
 8005a96:	4618      	mov	r0, r3
 8005a98:	f000 faf3 	bl	8006082 <TIM_ITRx_SetConfig>
      break;
 8005a9c:	e00c      	b.n	8005ab8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681a      	ldr	r2, [r3, #0]
 8005aa2:	683b      	ldr	r3, [r7, #0]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	4619      	mov	r1, r3
 8005aa8:	4610      	mov	r0, r2
 8005aaa:	f000 faea 	bl	8006082 <TIM_ITRx_SetConfig>
      break;
 8005aae:	e003      	b.n	8005ab8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	73fb      	strb	r3, [r7, #15]
      break;
 8005ab4:	e000      	b.n	8005ab8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005ab6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005ab8:	687b      	ldr	r3, [r7, #4]
 8005aba:	2201      	movs	r2, #1
 8005abc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	2200      	movs	r2, #0
 8005ac4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8005ac8:	7bfb      	ldrb	r3, [r7, #15]
}
 8005aca:	4618      	mov	r0, r3
 8005acc:	3710      	adds	r7, #16
 8005ace:	46bd      	mov	sp, r7
 8005ad0:	bd80      	pop	{r7, pc}

08005ad2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005ad2:	b480      	push	{r7}
 8005ad4:	b083      	sub	sp, #12
 8005ad6:	af00      	add	r7, sp, #0
 8005ad8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005ada:	bf00      	nop
 8005adc:	370c      	adds	r7, #12
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae4:	4770      	bx	lr

08005ae6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005ae6:	b480      	push	{r7}
 8005ae8:	b083      	sub	sp, #12
 8005aea:	af00      	add	r7, sp, #0
 8005aec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005aee:	bf00      	nop
 8005af0:	370c      	adds	r7, #12
 8005af2:	46bd      	mov	sp, r7
 8005af4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005af8:	4770      	bx	lr

08005afa <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005afa:	b480      	push	{r7}
 8005afc:	b083      	sub	sp, #12
 8005afe:	af00      	add	r7, sp, #0
 8005b00:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005b02:	bf00      	nop
 8005b04:	370c      	adds	r7, #12
 8005b06:	46bd      	mov	sp, r7
 8005b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b0c:	4770      	bx	lr

08005b0e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005b0e:	b480      	push	{r7}
 8005b10:	b083      	sub	sp, #12
 8005b12:	af00      	add	r7, sp, #0
 8005b14:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005b16:	bf00      	nop
 8005b18:	370c      	adds	r7, #12
 8005b1a:	46bd      	mov	sp, r7
 8005b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b20:	4770      	bx	lr
	...

08005b24 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8005b24:	b480      	push	{r7}
 8005b26:	b085      	sub	sp, #20
 8005b28:	af00      	add	r7, sp, #0
 8005b2a:	6078      	str	r0, [r7, #4]
 8005b2c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	681b      	ldr	r3, [r3, #0]
 8005b32:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	4a40      	ldr	r2, [pc, #256]	; (8005c38 <TIM_Base_SetConfig+0x114>)
 8005b38:	4293      	cmp	r3, r2
 8005b3a:	d013      	beq.n	8005b64 <TIM_Base_SetConfig+0x40>
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b42:	d00f      	beq.n	8005b64 <TIM_Base_SetConfig+0x40>
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	4a3d      	ldr	r2, [pc, #244]	; (8005c3c <TIM_Base_SetConfig+0x118>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d00b      	beq.n	8005b64 <TIM_Base_SetConfig+0x40>
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	4a3c      	ldr	r2, [pc, #240]	; (8005c40 <TIM_Base_SetConfig+0x11c>)
 8005b50:	4293      	cmp	r3, r2
 8005b52:	d007      	beq.n	8005b64 <TIM_Base_SetConfig+0x40>
 8005b54:	687b      	ldr	r3, [r7, #4]
 8005b56:	4a3b      	ldr	r2, [pc, #236]	; (8005c44 <TIM_Base_SetConfig+0x120>)
 8005b58:	4293      	cmp	r3, r2
 8005b5a:	d003      	beq.n	8005b64 <TIM_Base_SetConfig+0x40>
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	4a3a      	ldr	r2, [pc, #232]	; (8005c48 <TIM_Base_SetConfig+0x124>)
 8005b60:	4293      	cmp	r3, r2
 8005b62:	d108      	bne.n	8005b76 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005b64:	68fb      	ldr	r3, [r7, #12]
 8005b66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005b6a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005b6c:	683b      	ldr	r3, [r7, #0]
 8005b6e:	685b      	ldr	r3, [r3, #4]
 8005b70:	68fa      	ldr	r2, [r7, #12]
 8005b72:	4313      	orrs	r3, r2
 8005b74:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	4a2f      	ldr	r2, [pc, #188]	; (8005c38 <TIM_Base_SetConfig+0x114>)
 8005b7a:	4293      	cmp	r3, r2
 8005b7c:	d02b      	beq.n	8005bd6 <TIM_Base_SetConfig+0xb2>
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8005b84:	d027      	beq.n	8005bd6 <TIM_Base_SetConfig+0xb2>
 8005b86:	687b      	ldr	r3, [r7, #4]
 8005b88:	4a2c      	ldr	r2, [pc, #176]	; (8005c3c <TIM_Base_SetConfig+0x118>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d023      	beq.n	8005bd6 <TIM_Base_SetConfig+0xb2>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	4a2b      	ldr	r2, [pc, #172]	; (8005c40 <TIM_Base_SetConfig+0x11c>)
 8005b92:	4293      	cmp	r3, r2
 8005b94:	d01f      	beq.n	8005bd6 <TIM_Base_SetConfig+0xb2>
 8005b96:	687b      	ldr	r3, [r7, #4]
 8005b98:	4a2a      	ldr	r2, [pc, #168]	; (8005c44 <TIM_Base_SetConfig+0x120>)
 8005b9a:	4293      	cmp	r3, r2
 8005b9c:	d01b      	beq.n	8005bd6 <TIM_Base_SetConfig+0xb2>
 8005b9e:	687b      	ldr	r3, [r7, #4]
 8005ba0:	4a29      	ldr	r2, [pc, #164]	; (8005c48 <TIM_Base_SetConfig+0x124>)
 8005ba2:	4293      	cmp	r3, r2
 8005ba4:	d017      	beq.n	8005bd6 <TIM_Base_SetConfig+0xb2>
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	4a28      	ldr	r2, [pc, #160]	; (8005c4c <TIM_Base_SetConfig+0x128>)
 8005baa:	4293      	cmp	r3, r2
 8005bac:	d013      	beq.n	8005bd6 <TIM_Base_SetConfig+0xb2>
 8005bae:	687b      	ldr	r3, [r7, #4]
 8005bb0:	4a27      	ldr	r2, [pc, #156]	; (8005c50 <TIM_Base_SetConfig+0x12c>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d00f      	beq.n	8005bd6 <TIM_Base_SetConfig+0xb2>
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	4a26      	ldr	r2, [pc, #152]	; (8005c54 <TIM_Base_SetConfig+0x130>)
 8005bba:	4293      	cmp	r3, r2
 8005bbc:	d00b      	beq.n	8005bd6 <TIM_Base_SetConfig+0xb2>
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	4a25      	ldr	r2, [pc, #148]	; (8005c58 <TIM_Base_SetConfig+0x134>)
 8005bc2:	4293      	cmp	r3, r2
 8005bc4:	d007      	beq.n	8005bd6 <TIM_Base_SetConfig+0xb2>
 8005bc6:	687b      	ldr	r3, [r7, #4]
 8005bc8:	4a24      	ldr	r2, [pc, #144]	; (8005c5c <TIM_Base_SetConfig+0x138>)
 8005bca:	4293      	cmp	r3, r2
 8005bcc:	d003      	beq.n	8005bd6 <TIM_Base_SetConfig+0xb2>
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	4a23      	ldr	r2, [pc, #140]	; (8005c60 <TIM_Base_SetConfig+0x13c>)
 8005bd2:	4293      	cmp	r3, r2
 8005bd4:	d108      	bne.n	8005be8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005bd6:	68fb      	ldr	r3, [r7, #12]
 8005bd8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005bdc:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005bde:	683b      	ldr	r3, [r7, #0]
 8005be0:	68db      	ldr	r3, [r3, #12]
 8005be2:	68fa      	ldr	r2, [r7, #12]
 8005be4:	4313      	orrs	r3, r2
 8005be6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005be8:	68fb      	ldr	r3, [r7, #12]
 8005bea:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005bee:	683b      	ldr	r3, [r7, #0]
 8005bf0:	695b      	ldr	r3, [r3, #20]
 8005bf2:	4313      	orrs	r3, r2
 8005bf4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	68fa      	ldr	r2, [r7, #12]
 8005bfa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005bfc:	683b      	ldr	r3, [r7, #0]
 8005bfe:	689a      	ldr	r2, [r3, #8]
 8005c00:	687b      	ldr	r3, [r7, #4]
 8005c02:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005c04:	683b      	ldr	r3, [r7, #0]
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	4a0a      	ldr	r2, [pc, #40]	; (8005c38 <TIM_Base_SetConfig+0x114>)
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d003      	beq.n	8005c1c <TIM_Base_SetConfig+0xf8>
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	4a0c      	ldr	r2, [pc, #48]	; (8005c48 <TIM_Base_SetConfig+0x124>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d103      	bne.n	8005c24 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005c1c:	683b      	ldr	r3, [r7, #0]
 8005c1e:	691a      	ldr	r2, [r3, #16]
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	2201      	movs	r2, #1
 8005c28:	615a      	str	r2, [r3, #20]
}
 8005c2a:	bf00      	nop
 8005c2c:	3714      	adds	r7, #20
 8005c2e:	46bd      	mov	sp, r7
 8005c30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c34:	4770      	bx	lr
 8005c36:	bf00      	nop
 8005c38:	40010000 	.word	0x40010000
 8005c3c:	40000400 	.word	0x40000400
 8005c40:	40000800 	.word	0x40000800
 8005c44:	40000c00 	.word	0x40000c00
 8005c48:	40010400 	.word	0x40010400
 8005c4c:	40014000 	.word	0x40014000
 8005c50:	40014400 	.word	0x40014400
 8005c54:	40014800 	.word	0x40014800
 8005c58:	40001800 	.word	0x40001800
 8005c5c:	40001c00 	.word	0x40001c00
 8005c60:	40002000 	.word	0x40002000

08005c64 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005c64:	b480      	push	{r7}
 8005c66:	b087      	sub	sp, #28
 8005c68:	af00      	add	r7, sp, #0
 8005c6a:	6078      	str	r0, [r7, #4]
 8005c6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	6a1b      	ldr	r3, [r3, #32]
 8005c72:	f023 0201 	bic.w	r2, r3, #1
 8005c76:	687b      	ldr	r3, [r7, #4]
 8005c78:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6a1b      	ldr	r3, [r3, #32]
 8005c7e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005c80:	687b      	ldr	r3, [r7, #4]
 8005c82:	685b      	ldr	r3, [r3, #4]
 8005c84:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	699b      	ldr	r3, [r3, #24]
 8005c8a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005c92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005c94:	68fb      	ldr	r3, [r7, #12]
 8005c96:	f023 0303 	bic.w	r3, r3, #3
 8005c9a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	681b      	ldr	r3, [r3, #0]
 8005ca0:	68fa      	ldr	r2, [r7, #12]
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005ca6:	697b      	ldr	r3, [r7, #20]
 8005ca8:	f023 0302 	bic.w	r3, r3, #2
 8005cac:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	689b      	ldr	r3, [r3, #8]
 8005cb2:	697a      	ldr	r2, [r7, #20]
 8005cb4:	4313      	orrs	r3, r2
 8005cb6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005cb8:	687b      	ldr	r3, [r7, #4]
 8005cba:	4a20      	ldr	r2, [pc, #128]	; (8005d3c <TIM_OC1_SetConfig+0xd8>)
 8005cbc:	4293      	cmp	r3, r2
 8005cbe:	d003      	beq.n	8005cc8 <TIM_OC1_SetConfig+0x64>
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	4a1f      	ldr	r2, [pc, #124]	; (8005d40 <TIM_OC1_SetConfig+0xdc>)
 8005cc4:	4293      	cmp	r3, r2
 8005cc6:	d10c      	bne.n	8005ce2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005cc8:	697b      	ldr	r3, [r7, #20]
 8005cca:	f023 0308 	bic.w	r3, r3, #8
 8005cce:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005cd0:	683b      	ldr	r3, [r7, #0]
 8005cd2:	68db      	ldr	r3, [r3, #12]
 8005cd4:	697a      	ldr	r2, [r7, #20]
 8005cd6:	4313      	orrs	r3, r2
 8005cd8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005cda:	697b      	ldr	r3, [r7, #20]
 8005cdc:	f023 0304 	bic.w	r3, r3, #4
 8005ce0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	4a15      	ldr	r2, [pc, #84]	; (8005d3c <TIM_OC1_SetConfig+0xd8>)
 8005ce6:	4293      	cmp	r3, r2
 8005ce8:	d003      	beq.n	8005cf2 <TIM_OC1_SetConfig+0x8e>
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	4a14      	ldr	r2, [pc, #80]	; (8005d40 <TIM_OC1_SetConfig+0xdc>)
 8005cee:	4293      	cmp	r3, r2
 8005cf0:	d111      	bne.n	8005d16 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005cf2:	693b      	ldr	r3, [r7, #16]
 8005cf4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005cf8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005cfa:	693b      	ldr	r3, [r7, #16]
 8005cfc:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005d00:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	695b      	ldr	r3, [r3, #20]
 8005d06:	693a      	ldr	r2, [r7, #16]
 8005d08:	4313      	orrs	r3, r2
 8005d0a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005d0c:	683b      	ldr	r3, [r7, #0]
 8005d0e:	699b      	ldr	r3, [r3, #24]
 8005d10:	693a      	ldr	r2, [r7, #16]
 8005d12:	4313      	orrs	r3, r2
 8005d14:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	693a      	ldr	r2, [r7, #16]
 8005d1a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d1c:	687b      	ldr	r3, [r7, #4]
 8005d1e:	68fa      	ldr	r2, [r7, #12]
 8005d20:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005d22:	683b      	ldr	r3, [r7, #0]
 8005d24:	685a      	ldr	r2, [r3, #4]
 8005d26:	687b      	ldr	r3, [r7, #4]
 8005d28:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	697a      	ldr	r2, [r7, #20]
 8005d2e:	621a      	str	r2, [r3, #32]
}
 8005d30:	bf00      	nop
 8005d32:	371c      	adds	r7, #28
 8005d34:	46bd      	mov	sp, r7
 8005d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3a:	4770      	bx	lr
 8005d3c:	40010000 	.word	0x40010000
 8005d40:	40010400 	.word	0x40010400

08005d44 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005d44:	b480      	push	{r7}
 8005d46:	b087      	sub	sp, #28
 8005d48:	af00      	add	r7, sp, #0
 8005d4a:	6078      	str	r0, [r7, #4]
 8005d4c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005d4e:	687b      	ldr	r3, [r7, #4]
 8005d50:	6a1b      	ldr	r3, [r3, #32]
 8005d52:	f023 0210 	bic.w	r2, r3, #16
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d5a:	687b      	ldr	r3, [r7, #4]
 8005d5c:	6a1b      	ldr	r3, [r3, #32]
 8005d5e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	685b      	ldr	r3, [r3, #4]
 8005d64:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	699b      	ldr	r3, [r3, #24]
 8005d6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005d6c:	68fb      	ldr	r3, [r7, #12]
 8005d6e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005d72:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005d74:	68fb      	ldr	r3, [r7, #12]
 8005d76:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005d7a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005d7c:	683b      	ldr	r3, [r7, #0]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	021b      	lsls	r3, r3, #8
 8005d82:	68fa      	ldr	r2, [r7, #12]
 8005d84:	4313      	orrs	r3, r2
 8005d86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005d88:	697b      	ldr	r3, [r7, #20]
 8005d8a:	f023 0320 	bic.w	r3, r3, #32
 8005d8e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005d90:	683b      	ldr	r3, [r7, #0]
 8005d92:	689b      	ldr	r3, [r3, #8]
 8005d94:	011b      	lsls	r3, r3, #4
 8005d96:	697a      	ldr	r2, [r7, #20]
 8005d98:	4313      	orrs	r3, r2
 8005d9a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	4a22      	ldr	r2, [pc, #136]	; (8005e28 <TIM_OC2_SetConfig+0xe4>)
 8005da0:	4293      	cmp	r3, r2
 8005da2:	d003      	beq.n	8005dac <TIM_OC2_SetConfig+0x68>
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	4a21      	ldr	r2, [pc, #132]	; (8005e2c <TIM_OC2_SetConfig+0xe8>)
 8005da8:	4293      	cmp	r3, r2
 8005daa:	d10d      	bne.n	8005dc8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005dac:	697b      	ldr	r3, [r7, #20]
 8005dae:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005db2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	68db      	ldr	r3, [r3, #12]
 8005db8:	011b      	lsls	r3, r3, #4
 8005dba:	697a      	ldr	r2, [r7, #20]
 8005dbc:	4313      	orrs	r3, r2
 8005dbe:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005dc0:	697b      	ldr	r3, [r7, #20]
 8005dc2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8005dc6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005dc8:	687b      	ldr	r3, [r7, #4]
 8005dca:	4a17      	ldr	r2, [pc, #92]	; (8005e28 <TIM_OC2_SetConfig+0xe4>)
 8005dcc:	4293      	cmp	r3, r2
 8005dce:	d003      	beq.n	8005dd8 <TIM_OC2_SetConfig+0x94>
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	4a16      	ldr	r2, [pc, #88]	; (8005e2c <TIM_OC2_SetConfig+0xe8>)
 8005dd4:	4293      	cmp	r3, r2
 8005dd6:	d113      	bne.n	8005e00 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005dd8:	693b      	ldr	r3, [r7, #16]
 8005dda:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005dde:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005de0:	693b      	ldr	r3, [r7, #16]
 8005de2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005de6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005de8:	683b      	ldr	r3, [r7, #0]
 8005dea:	695b      	ldr	r3, [r3, #20]
 8005dec:	009b      	lsls	r3, r3, #2
 8005dee:	693a      	ldr	r2, [r7, #16]
 8005df0:	4313      	orrs	r3, r2
 8005df2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005df4:	683b      	ldr	r3, [r7, #0]
 8005df6:	699b      	ldr	r3, [r3, #24]
 8005df8:	009b      	lsls	r3, r3, #2
 8005dfa:	693a      	ldr	r2, [r7, #16]
 8005dfc:	4313      	orrs	r3, r2
 8005dfe:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e00:	687b      	ldr	r3, [r7, #4]
 8005e02:	693a      	ldr	r2, [r7, #16]
 8005e04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005e06:	687b      	ldr	r3, [r7, #4]
 8005e08:	68fa      	ldr	r2, [r7, #12]
 8005e0a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	685a      	ldr	r2, [r3, #4]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	697a      	ldr	r2, [r7, #20]
 8005e18:	621a      	str	r2, [r3, #32]
}
 8005e1a:	bf00      	nop
 8005e1c:	371c      	adds	r7, #28
 8005e1e:	46bd      	mov	sp, r7
 8005e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e24:	4770      	bx	lr
 8005e26:	bf00      	nop
 8005e28:	40010000 	.word	0x40010000
 8005e2c:	40010400 	.word	0x40010400

08005e30 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005e30:	b480      	push	{r7}
 8005e32:	b087      	sub	sp, #28
 8005e34:	af00      	add	r7, sp, #0
 8005e36:	6078      	str	r0, [r7, #4]
 8005e38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005e3a:	687b      	ldr	r3, [r7, #4]
 8005e3c:	6a1b      	ldr	r3, [r3, #32]
 8005e3e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8005e42:	687b      	ldr	r3, [r7, #4]
 8005e44:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6a1b      	ldr	r3, [r3, #32]
 8005e4a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e4c:	687b      	ldr	r3, [r7, #4]
 8005e4e:	685b      	ldr	r3, [r3, #4]
 8005e50:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	69db      	ldr	r3, [r3, #28]
 8005e56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005e58:	68fb      	ldr	r3, [r7, #12]
 8005e5a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005e5e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005e60:	68fb      	ldr	r3, [r7, #12]
 8005e62:	f023 0303 	bic.w	r3, r3, #3
 8005e66:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005e68:	683b      	ldr	r3, [r7, #0]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	68fa      	ldr	r2, [r7, #12]
 8005e6e:	4313      	orrs	r3, r2
 8005e70:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005e72:	697b      	ldr	r3, [r7, #20]
 8005e74:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8005e78:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005e7a:	683b      	ldr	r3, [r7, #0]
 8005e7c:	689b      	ldr	r3, [r3, #8]
 8005e7e:	021b      	lsls	r3, r3, #8
 8005e80:	697a      	ldr	r2, [r7, #20]
 8005e82:	4313      	orrs	r3, r2
 8005e84:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	4a21      	ldr	r2, [pc, #132]	; (8005f10 <TIM_OC3_SetConfig+0xe0>)
 8005e8a:	4293      	cmp	r3, r2
 8005e8c:	d003      	beq.n	8005e96 <TIM_OC3_SetConfig+0x66>
 8005e8e:	687b      	ldr	r3, [r7, #4]
 8005e90:	4a20      	ldr	r2, [pc, #128]	; (8005f14 <TIM_OC3_SetConfig+0xe4>)
 8005e92:	4293      	cmp	r3, r2
 8005e94:	d10d      	bne.n	8005eb2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005e96:	697b      	ldr	r3, [r7, #20]
 8005e98:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8005e9c:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005e9e:	683b      	ldr	r3, [r7, #0]
 8005ea0:	68db      	ldr	r3, [r3, #12]
 8005ea2:	021b      	lsls	r3, r3, #8
 8005ea4:	697a      	ldr	r2, [r7, #20]
 8005ea6:	4313      	orrs	r3, r2
 8005ea8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005eaa:	697b      	ldr	r3, [r7, #20]
 8005eac:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8005eb0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005eb2:	687b      	ldr	r3, [r7, #4]
 8005eb4:	4a16      	ldr	r2, [pc, #88]	; (8005f10 <TIM_OC3_SetConfig+0xe0>)
 8005eb6:	4293      	cmp	r3, r2
 8005eb8:	d003      	beq.n	8005ec2 <TIM_OC3_SetConfig+0x92>
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	4a15      	ldr	r2, [pc, #84]	; (8005f14 <TIM_OC3_SetConfig+0xe4>)
 8005ebe:	4293      	cmp	r3, r2
 8005ec0:	d113      	bne.n	8005eea <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005ec2:	693b      	ldr	r3, [r7, #16]
 8005ec4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005ec8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005eca:	693b      	ldr	r3, [r7, #16]
 8005ecc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005ed0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005ed2:	683b      	ldr	r3, [r7, #0]
 8005ed4:	695b      	ldr	r3, [r3, #20]
 8005ed6:	011b      	lsls	r3, r3, #4
 8005ed8:	693a      	ldr	r2, [r7, #16]
 8005eda:	4313      	orrs	r3, r2
 8005edc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005ede:	683b      	ldr	r3, [r7, #0]
 8005ee0:	699b      	ldr	r3, [r3, #24]
 8005ee2:	011b      	lsls	r3, r3, #4
 8005ee4:	693a      	ldr	r2, [r7, #16]
 8005ee6:	4313      	orrs	r3, r2
 8005ee8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005eea:	687b      	ldr	r3, [r7, #4]
 8005eec:	693a      	ldr	r2, [r7, #16]
 8005eee:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	68fa      	ldr	r2, [r7, #12]
 8005ef4:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005ef6:	683b      	ldr	r3, [r7, #0]
 8005ef8:	685a      	ldr	r2, [r3, #4]
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	697a      	ldr	r2, [r7, #20]
 8005f02:	621a      	str	r2, [r3, #32]
}
 8005f04:	bf00      	nop
 8005f06:	371c      	adds	r7, #28
 8005f08:	46bd      	mov	sp, r7
 8005f0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f0e:	4770      	bx	lr
 8005f10:	40010000 	.word	0x40010000
 8005f14:	40010400 	.word	0x40010400

08005f18 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8005f18:	b480      	push	{r7}
 8005f1a:	b087      	sub	sp, #28
 8005f1c:	af00      	add	r7, sp, #0
 8005f1e:	6078      	str	r0, [r7, #4]
 8005f20:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	6a1b      	ldr	r3, [r3, #32]
 8005f26:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f2e:	687b      	ldr	r3, [r7, #4]
 8005f30:	6a1b      	ldr	r3, [r3, #32]
 8005f32:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	685b      	ldr	r3, [r3, #4]
 8005f38:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	69db      	ldr	r3, [r3, #28]
 8005f3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8005f46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005f48:	68fb      	ldr	r3, [r7, #12]
 8005f4a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005f50:	683b      	ldr	r3, [r7, #0]
 8005f52:	681b      	ldr	r3, [r3, #0]
 8005f54:	021b      	lsls	r3, r3, #8
 8005f56:	68fa      	ldr	r2, [r7, #12]
 8005f58:	4313      	orrs	r3, r2
 8005f5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005f5c:	693b      	ldr	r3, [r7, #16]
 8005f5e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8005f62:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005f64:	683b      	ldr	r3, [r7, #0]
 8005f66:	689b      	ldr	r3, [r3, #8]
 8005f68:	031b      	lsls	r3, r3, #12
 8005f6a:	693a      	ldr	r2, [r7, #16]
 8005f6c:	4313      	orrs	r3, r2
 8005f6e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	4a12      	ldr	r2, [pc, #72]	; (8005fbc <TIM_OC4_SetConfig+0xa4>)
 8005f74:	4293      	cmp	r3, r2
 8005f76:	d003      	beq.n	8005f80 <TIM_OC4_SetConfig+0x68>
 8005f78:	687b      	ldr	r3, [r7, #4]
 8005f7a:	4a11      	ldr	r2, [pc, #68]	; (8005fc0 <TIM_OC4_SetConfig+0xa8>)
 8005f7c:	4293      	cmp	r3, r2
 8005f7e:	d109      	bne.n	8005f94 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005f80:	697b      	ldr	r3, [r7, #20]
 8005f82:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005f86:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005f88:	683b      	ldr	r3, [r7, #0]
 8005f8a:	695b      	ldr	r3, [r3, #20]
 8005f8c:	019b      	lsls	r3, r3, #6
 8005f8e:	697a      	ldr	r2, [r7, #20]
 8005f90:	4313      	orrs	r3, r2
 8005f92:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005f94:	687b      	ldr	r3, [r7, #4]
 8005f96:	697a      	ldr	r2, [r7, #20]
 8005f98:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	68fa      	ldr	r2, [r7, #12]
 8005f9e:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005fa0:	683b      	ldr	r3, [r7, #0]
 8005fa2:	685a      	ldr	r2, [r3, #4]
 8005fa4:	687b      	ldr	r3, [r7, #4]
 8005fa6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	693a      	ldr	r2, [r7, #16]
 8005fac:	621a      	str	r2, [r3, #32]
}
 8005fae:	bf00      	nop
 8005fb0:	371c      	adds	r7, #28
 8005fb2:	46bd      	mov	sp, r7
 8005fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fb8:	4770      	bx	lr
 8005fba:	bf00      	nop
 8005fbc:	40010000 	.word	0x40010000
 8005fc0:	40010400 	.word	0x40010400

08005fc4 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	b087      	sub	sp, #28
 8005fc8:	af00      	add	r7, sp, #0
 8005fca:	60f8      	str	r0, [r7, #12]
 8005fcc:	60b9      	str	r1, [r7, #8]
 8005fce:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005fd0:	68fb      	ldr	r3, [r7, #12]
 8005fd2:	6a1b      	ldr	r3, [r3, #32]
 8005fd4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fd6:	68fb      	ldr	r3, [r7, #12]
 8005fd8:	6a1b      	ldr	r3, [r3, #32]
 8005fda:	f023 0201 	bic.w	r2, r3, #1
 8005fde:	68fb      	ldr	r3, [r7, #12]
 8005fe0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	699b      	ldr	r3, [r3, #24]
 8005fe6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005fe8:	693b      	ldr	r3, [r7, #16]
 8005fea:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8005fee:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	011b      	lsls	r3, r3, #4
 8005ff4:	693a      	ldr	r2, [r7, #16]
 8005ff6:	4313      	orrs	r3, r2
 8005ff8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005ffa:	697b      	ldr	r3, [r7, #20]
 8005ffc:	f023 030a 	bic.w	r3, r3, #10
 8006000:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8006002:	697a      	ldr	r2, [r7, #20]
 8006004:	68bb      	ldr	r3, [r7, #8]
 8006006:	4313      	orrs	r3, r2
 8006008:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800600a:	68fb      	ldr	r3, [r7, #12]
 800600c:	693a      	ldr	r2, [r7, #16]
 800600e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006010:	68fb      	ldr	r3, [r7, #12]
 8006012:	697a      	ldr	r2, [r7, #20]
 8006014:	621a      	str	r2, [r3, #32]
}
 8006016:	bf00      	nop
 8006018:	371c      	adds	r7, #28
 800601a:	46bd      	mov	sp, r7
 800601c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006020:	4770      	bx	lr

08006022 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006022:	b480      	push	{r7}
 8006024:	b087      	sub	sp, #28
 8006026:	af00      	add	r7, sp, #0
 8006028:	60f8      	str	r0, [r7, #12]
 800602a:	60b9      	str	r1, [r7, #8]
 800602c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	6a1b      	ldr	r3, [r3, #32]
 8006032:	f023 0210 	bic.w	r2, r3, #16
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	699b      	ldr	r3, [r3, #24]
 800603e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8006040:	68fb      	ldr	r3, [r7, #12]
 8006042:	6a1b      	ldr	r3, [r3, #32]
 8006044:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8006046:	697b      	ldr	r3, [r7, #20]
 8006048:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800604c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	031b      	lsls	r3, r3, #12
 8006052:	697a      	ldr	r2, [r7, #20]
 8006054:	4313      	orrs	r3, r2
 8006056:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006058:	693b      	ldr	r3, [r7, #16]
 800605a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800605e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006060:	68bb      	ldr	r3, [r7, #8]
 8006062:	011b      	lsls	r3, r3, #4
 8006064:	693a      	ldr	r2, [r7, #16]
 8006066:	4313      	orrs	r3, r2
 8006068:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800606a:	68fb      	ldr	r3, [r7, #12]
 800606c:	697a      	ldr	r2, [r7, #20]
 800606e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006070:	68fb      	ldr	r3, [r7, #12]
 8006072:	693a      	ldr	r2, [r7, #16]
 8006074:	621a      	str	r2, [r3, #32]
}
 8006076:	bf00      	nop
 8006078:	371c      	adds	r7, #28
 800607a:	46bd      	mov	sp, r7
 800607c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006080:	4770      	bx	lr

08006082 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006082:	b480      	push	{r7}
 8006084:	b085      	sub	sp, #20
 8006086:	af00      	add	r7, sp, #0
 8006088:	6078      	str	r0, [r7, #4]
 800608a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	689b      	ldr	r3, [r3, #8]
 8006090:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006098:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800609a:	683a      	ldr	r2, [r7, #0]
 800609c:	68fb      	ldr	r3, [r7, #12]
 800609e:	4313      	orrs	r3, r2
 80060a0:	f043 0307 	orr.w	r3, r3, #7
 80060a4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060a6:	687b      	ldr	r3, [r7, #4]
 80060a8:	68fa      	ldr	r2, [r7, #12]
 80060aa:	609a      	str	r2, [r3, #8]
}
 80060ac:	bf00      	nop
 80060ae:	3714      	adds	r7, #20
 80060b0:	46bd      	mov	sp, r7
 80060b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b6:	4770      	bx	lr

080060b8 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80060b8:	b480      	push	{r7}
 80060ba:	b087      	sub	sp, #28
 80060bc:	af00      	add	r7, sp, #0
 80060be:	60f8      	str	r0, [r7, #12]
 80060c0:	60b9      	str	r1, [r7, #8]
 80060c2:	607a      	str	r2, [r7, #4]
 80060c4:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80060c6:	68fb      	ldr	r3, [r7, #12]
 80060c8:	689b      	ldr	r3, [r3, #8]
 80060ca:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80060d2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	021a      	lsls	r2, r3, #8
 80060d8:	687b      	ldr	r3, [r7, #4]
 80060da:	431a      	orrs	r2, r3
 80060dc:	68bb      	ldr	r3, [r7, #8]
 80060de:	4313      	orrs	r3, r2
 80060e0:	697a      	ldr	r2, [r7, #20]
 80060e2:	4313      	orrs	r3, r2
 80060e4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	697a      	ldr	r2, [r7, #20]
 80060ea:	609a      	str	r2, [r3, #8]
}
 80060ec:	bf00      	nop
 80060ee:	371c      	adds	r7, #28
 80060f0:	46bd      	mov	sp, r7
 80060f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060f6:	4770      	bx	lr

080060f8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80060f8:	b480      	push	{r7}
 80060fa:	b085      	sub	sp, #20
 80060fc:	af00      	add	r7, sp, #0
 80060fe:	6078      	str	r0, [r7, #4]
 8006100:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006102:	687b      	ldr	r3, [r7, #4]
 8006104:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006108:	2b01      	cmp	r3, #1
 800610a:	d101      	bne.n	8006110 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800610c:	2302      	movs	r3, #2
 800610e:	e05a      	b.n	80061c6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2201      	movs	r2, #1
 8006114:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006118:	687b      	ldr	r3, [r7, #4]
 800611a:	2202      	movs	r2, #2
 800611c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006120:	687b      	ldr	r3, [r7, #4]
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	685b      	ldr	r3, [r3, #4]
 8006126:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006128:	687b      	ldr	r3, [r7, #4]
 800612a:	681b      	ldr	r3, [r3, #0]
 800612c:	689b      	ldr	r3, [r3, #8]
 800612e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006130:	68fb      	ldr	r3, [r7, #12]
 8006132:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006136:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	68fa      	ldr	r2, [r7, #12]
 800613e:	4313      	orrs	r3, r2
 8006140:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006142:	687b      	ldr	r3, [r7, #4]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	68fa      	ldr	r2, [r7, #12]
 8006148:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	4a21      	ldr	r2, [pc, #132]	; (80061d4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006150:	4293      	cmp	r3, r2
 8006152:	d022      	beq.n	800619a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006154:	687b      	ldr	r3, [r7, #4]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800615c:	d01d      	beq.n	800619a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	4a1d      	ldr	r2, [pc, #116]	; (80061d8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006164:	4293      	cmp	r3, r2
 8006166:	d018      	beq.n	800619a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006168:	687b      	ldr	r3, [r7, #4]
 800616a:	681b      	ldr	r3, [r3, #0]
 800616c:	4a1b      	ldr	r2, [pc, #108]	; (80061dc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800616e:	4293      	cmp	r3, r2
 8006170:	d013      	beq.n	800619a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006172:	687b      	ldr	r3, [r7, #4]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	4a1a      	ldr	r2, [pc, #104]	; (80061e0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006178:	4293      	cmp	r3, r2
 800617a:	d00e      	beq.n	800619a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	4a18      	ldr	r2, [pc, #96]	; (80061e4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006182:	4293      	cmp	r3, r2
 8006184:	d009      	beq.n	800619a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	681b      	ldr	r3, [r3, #0]
 800618a:	4a17      	ldr	r2, [pc, #92]	; (80061e8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800618c:	4293      	cmp	r3, r2
 800618e:	d004      	beq.n	800619a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	681b      	ldr	r3, [r3, #0]
 8006194:	4a15      	ldr	r2, [pc, #84]	; (80061ec <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006196:	4293      	cmp	r3, r2
 8006198:	d10c      	bne.n	80061b4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800619a:	68bb      	ldr	r3, [r7, #8]
 800619c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80061a0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80061a2:	683b      	ldr	r3, [r7, #0]
 80061a4:	685b      	ldr	r3, [r3, #4]
 80061a6:	68ba      	ldr	r2, [r7, #8]
 80061a8:	4313      	orrs	r3, r2
 80061aa:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80061ac:	687b      	ldr	r3, [r7, #4]
 80061ae:	681b      	ldr	r3, [r3, #0]
 80061b0:	68ba      	ldr	r2, [r7, #8]
 80061b2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80061b4:	687b      	ldr	r3, [r7, #4]
 80061b6:	2201      	movs	r2, #1
 80061b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2200      	movs	r2, #0
 80061c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80061c4:	2300      	movs	r3, #0
}
 80061c6:	4618      	mov	r0, r3
 80061c8:	3714      	adds	r7, #20
 80061ca:	46bd      	mov	sp, r7
 80061cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061d0:	4770      	bx	lr
 80061d2:	bf00      	nop
 80061d4:	40010000 	.word	0x40010000
 80061d8:	40000400 	.word	0x40000400
 80061dc:	40000800 	.word	0x40000800
 80061e0:	40000c00 	.word	0x40000c00
 80061e4:	40010400 	.word	0x40010400
 80061e8:	40014000 	.word	0x40014000
 80061ec:	40001800 	.word	0x40001800

080061f0 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80061f0:	b480      	push	{r7}
 80061f2:	b083      	sub	sp, #12
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80061f8:	bf00      	nop
 80061fa:	370c      	adds	r7, #12
 80061fc:	46bd      	mov	sp, r7
 80061fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006202:	4770      	bx	lr

08006204 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006204:	b480      	push	{r7}
 8006206:	b083      	sub	sp, #12
 8006208:	af00      	add	r7, sp, #0
 800620a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800620c:	bf00      	nop
 800620e:	370c      	adds	r7, #12
 8006210:	46bd      	mov	sp, r7
 8006212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006216:	4770      	bx	lr

08006218 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b082      	sub	sp, #8
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	2b00      	cmp	r3, #0
 8006224:	d101      	bne.n	800622a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006226:	2301      	movs	r3, #1
 8006228:	e03f      	b.n	80062aa <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800622a:	687b      	ldr	r3, [r7, #4]
 800622c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006230:	b2db      	uxtb	r3, r3
 8006232:	2b00      	cmp	r3, #0
 8006234:	d106      	bne.n	8006244 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006236:	687b      	ldr	r3, [r7, #4]
 8006238:	2200      	movs	r2, #0
 800623a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800623e:	6878      	ldr	r0, [r7, #4]
 8006240:	f7fc fb80 	bl	8002944 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	2224      	movs	r2, #36	; 0x24
 8006248:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	68da      	ldr	r2, [r3, #12]
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800625a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800625c:	6878      	ldr	r0, [r7, #4]
 800625e:	f000 fddb 	bl	8006e18 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006262:	687b      	ldr	r3, [r7, #4]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	691a      	ldr	r2, [r3, #16]
 8006268:	687b      	ldr	r3, [r7, #4]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006270:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006272:	687b      	ldr	r3, [r7, #4]
 8006274:	681b      	ldr	r3, [r3, #0]
 8006276:	695a      	ldr	r2, [r3, #20]
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006280:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	68da      	ldr	r2, [r3, #12]
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006290:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	2200      	movs	r2, #0
 8006296:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	2220      	movs	r2, #32
 800629c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80062a0:	687b      	ldr	r3, [r7, #4]
 80062a2:	2220      	movs	r2, #32
 80062a4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80062a8:	2300      	movs	r3, #0
}
 80062aa:	4618      	mov	r0, r3
 80062ac:	3708      	adds	r7, #8
 80062ae:	46bd      	mov	sp, r7
 80062b0:	bd80      	pop	{r7, pc}

080062b2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80062b2:	b580      	push	{r7, lr}
 80062b4:	b08a      	sub	sp, #40	; 0x28
 80062b6:	af02      	add	r7, sp, #8
 80062b8:	60f8      	str	r0, [r7, #12]
 80062ba:	60b9      	str	r1, [r7, #8]
 80062bc:	603b      	str	r3, [r7, #0]
 80062be:	4613      	mov	r3, r2
 80062c0:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80062c2:	2300      	movs	r3, #0
 80062c4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80062c6:	68fb      	ldr	r3, [r7, #12]
 80062c8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80062cc:	b2db      	uxtb	r3, r3
 80062ce:	2b20      	cmp	r3, #32
 80062d0:	d17c      	bne.n	80063cc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 80062d2:	68bb      	ldr	r3, [r7, #8]
 80062d4:	2b00      	cmp	r3, #0
 80062d6:	d002      	beq.n	80062de <HAL_UART_Transmit+0x2c>
 80062d8:	88fb      	ldrh	r3, [r7, #6]
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d101      	bne.n	80062e2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80062de:	2301      	movs	r3, #1
 80062e0:	e075      	b.n	80063ce <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80062e2:	68fb      	ldr	r3, [r7, #12]
 80062e4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80062e8:	2b01      	cmp	r3, #1
 80062ea:	d101      	bne.n	80062f0 <HAL_UART_Transmit+0x3e>
 80062ec:	2302      	movs	r3, #2
 80062ee:	e06e      	b.n	80063ce <HAL_UART_Transmit+0x11c>
 80062f0:	68fb      	ldr	r3, [r7, #12]
 80062f2:	2201      	movs	r2, #1
 80062f4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	2200      	movs	r2, #0
 80062fc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80062fe:	68fb      	ldr	r3, [r7, #12]
 8006300:	2221      	movs	r2, #33	; 0x21
 8006302:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006306:	f7fc fc39 	bl	8002b7c <HAL_GetTick>
 800630a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800630c:	68fb      	ldr	r3, [r7, #12]
 800630e:	88fa      	ldrh	r2, [r7, #6]
 8006310:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006312:	68fb      	ldr	r3, [r7, #12]
 8006314:	88fa      	ldrh	r2, [r7, #6]
 8006316:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006318:	68fb      	ldr	r3, [r7, #12]
 800631a:	689b      	ldr	r3, [r3, #8]
 800631c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006320:	d108      	bne.n	8006334 <HAL_UART_Transmit+0x82>
 8006322:	68fb      	ldr	r3, [r7, #12]
 8006324:	691b      	ldr	r3, [r3, #16]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d104      	bne.n	8006334 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800632a:	2300      	movs	r3, #0
 800632c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800632e:	68bb      	ldr	r3, [r7, #8]
 8006330:	61bb      	str	r3, [r7, #24]
 8006332:	e003      	b.n	800633c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8006334:	68bb      	ldr	r3, [r7, #8]
 8006336:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006338:	2300      	movs	r3, #0
 800633a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800633c:	68fb      	ldr	r3, [r7, #12]
 800633e:	2200      	movs	r2, #0
 8006340:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8006344:	e02a      	b.n	800639c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006346:	683b      	ldr	r3, [r7, #0]
 8006348:	9300      	str	r3, [sp, #0]
 800634a:	697b      	ldr	r3, [r7, #20]
 800634c:	2200      	movs	r2, #0
 800634e:	2180      	movs	r1, #128	; 0x80
 8006350:	68f8      	ldr	r0, [r7, #12]
 8006352:	f000 fb1f 	bl	8006994 <UART_WaitOnFlagUntilTimeout>
 8006356:	4603      	mov	r3, r0
 8006358:	2b00      	cmp	r3, #0
 800635a:	d001      	beq.n	8006360 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800635c:	2303      	movs	r3, #3
 800635e:	e036      	b.n	80063ce <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8006360:	69fb      	ldr	r3, [r7, #28]
 8006362:	2b00      	cmp	r3, #0
 8006364:	d10b      	bne.n	800637e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006366:	69bb      	ldr	r3, [r7, #24]
 8006368:	881b      	ldrh	r3, [r3, #0]
 800636a:	461a      	mov	r2, r3
 800636c:	68fb      	ldr	r3, [r7, #12]
 800636e:	681b      	ldr	r3, [r3, #0]
 8006370:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006374:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006376:	69bb      	ldr	r3, [r7, #24]
 8006378:	3302      	adds	r3, #2
 800637a:	61bb      	str	r3, [r7, #24]
 800637c:	e007      	b.n	800638e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800637e:	69fb      	ldr	r3, [r7, #28]
 8006380:	781a      	ldrb	r2, [r3, #0]
 8006382:	68fb      	ldr	r3, [r7, #12]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006388:	69fb      	ldr	r3, [r7, #28]
 800638a:	3301      	adds	r3, #1
 800638c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800638e:	68fb      	ldr	r3, [r7, #12]
 8006390:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006392:	b29b      	uxth	r3, r3
 8006394:	3b01      	subs	r3, #1
 8006396:	b29a      	uxth	r2, r3
 8006398:	68fb      	ldr	r3, [r7, #12]
 800639a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800639c:	68fb      	ldr	r3, [r7, #12]
 800639e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80063a0:	b29b      	uxth	r3, r3
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d1cf      	bne.n	8006346 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80063a6:	683b      	ldr	r3, [r7, #0]
 80063a8:	9300      	str	r3, [sp, #0]
 80063aa:	697b      	ldr	r3, [r7, #20]
 80063ac:	2200      	movs	r2, #0
 80063ae:	2140      	movs	r1, #64	; 0x40
 80063b0:	68f8      	ldr	r0, [r7, #12]
 80063b2:	f000 faef 	bl	8006994 <UART_WaitOnFlagUntilTimeout>
 80063b6:	4603      	mov	r3, r0
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d001      	beq.n	80063c0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 80063bc:	2303      	movs	r3, #3
 80063be:	e006      	b.n	80063ce <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80063c0:	68fb      	ldr	r3, [r7, #12]
 80063c2:	2220      	movs	r2, #32
 80063c4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80063c8:	2300      	movs	r3, #0
 80063ca:	e000      	b.n	80063ce <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 80063cc:	2302      	movs	r3, #2
  }
}
 80063ce:	4618      	mov	r0, r3
 80063d0:	3720      	adds	r7, #32
 80063d2:	46bd      	mov	sp, r7
 80063d4:	bd80      	pop	{r7, pc}

080063d6 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80063d6:	b580      	push	{r7, lr}
 80063d8:	b084      	sub	sp, #16
 80063da:	af00      	add	r7, sp, #0
 80063dc:	60f8      	str	r0, [r7, #12]
 80063de:	60b9      	str	r1, [r7, #8]
 80063e0:	4613      	mov	r3, r2
 80063e2:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80063e4:	68fb      	ldr	r3, [r7, #12]
 80063e6:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80063ea:	b2db      	uxtb	r3, r3
 80063ec:	2b20      	cmp	r3, #32
 80063ee:	d11d      	bne.n	800642c <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 80063f0:	68bb      	ldr	r3, [r7, #8]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	d002      	beq.n	80063fc <HAL_UART_Receive_IT+0x26>
 80063f6:	88fb      	ldrh	r3, [r7, #6]
 80063f8:	2b00      	cmp	r3, #0
 80063fa:	d101      	bne.n	8006400 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 80063fc:	2301      	movs	r3, #1
 80063fe:	e016      	b.n	800642e <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006406:	2b01      	cmp	r3, #1
 8006408:	d101      	bne.n	800640e <HAL_UART_Receive_IT+0x38>
 800640a:	2302      	movs	r3, #2
 800640c:	e00f      	b.n	800642e <HAL_UART_Receive_IT+0x58>
 800640e:	68fb      	ldr	r3, [r7, #12]
 8006410:	2201      	movs	r2, #1
 8006412:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006416:	68fb      	ldr	r3, [r7, #12]
 8006418:	2200      	movs	r2, #0
 800641a:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 800641c:	88fb      	ldrh	r3, [r7, #6]
 800641e:	461a      	mov	r2, r3
 8006420:	68b9      	ldr	r1, [r7, #8]
 8006422:	68f8      	ldr	r0, [r7, #12]
 8006424:	f000 fb24 	bl	8006a70 <UART_Start_Receive_IT>
 8006428:	4603      	mov	r3, r0
 800642a:	e000      	b.n	800642e <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800642c:	2302      	movs	r3, #2
  }
}
 800642e:	4618      	mov	r0, r3
 8006430:	3710      	adds	r7, #16
 8006432:	46bd      	mov	sp, r7
 8006434:	bd80      	pop	{r7, pc}
	...

08006438 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006438:	b580      	push	{r7, lr}
 800643a:	b0ba      	sub	sp, #232	; 0xe8
 800643c:	af00      	add	r7, sp, #0
 800643e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	68db      	ldr	r3, [r3, #12]
 8006450:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	695b      	ldr	r3, [r3, #20]
 800645a:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 800645e:	2300      	movs	r3, #0
 8006460:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 8006464:	2300      	movs	r3, #0
 8006466:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800646a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800646e:	f003 030f 	and.w	r3, r3, #15
 8006472:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 8006476:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 800647a:	2b00      	cmp	r3, #0
 800647c:	d10f      	bne.n	800649e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800647e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006482:	f003 0320 	and.w	r3, r3, #32
 8006486:	2b00      	cmp	r3, #0
 8006488:	d009      	beq.n	800649e <HAL_UART_IRQHandler+0x66>
 800648a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800648e:	f003 0320 	and.w	r3, r3, #32
 8006492:	2b00      	cmp	r3, #0
 8006494:	d003      	beq.n	800649e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8006496:	6878      	ldr	r0, [r7, #4]
 8006498:	f000 fc03 	bl	8006ca2 <UART_Receive_IT>
      return;
 800649c:	e256      	b.n	800694c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800649e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80064a2:	2b00      	cmp	r3, #0
 80064a4:	f000 80de 	beq.w	8006664 <HAL_UART_IRQHandler+0x22c>
 80064a8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80064ac:	f003 0301 	and.w	r3, r3, #1
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d106      	bne.n	80064c2 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80064b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064b8:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80064bc:	2b00      	cmp	r3, #0
 80064be:	f000 80d1 	beq.w	8006664 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80064c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064c6:	f003 0301 	and.w	r3, r3, #1
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d00b      	beq.n	80064e6 <HAL_UART_IRQHandler+0xae>
 80064ce:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80064d2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80064d6:	2b00      	cmp	r3, #0
 80064d8:	d005      	beq.n	80064e6 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80064da:	687b      	ldr	r3, [r7, #4]
 80064dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80064de:	f043 0201 	orr.w	r2, r3, #1
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80064e6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80064ea:	f003 0304 	and.w	r3, r3, #4
 80064ee:	2b00      	cmp	r3, #0
 80064f0:	d00b      	beq.n	800650a <HAL_UART_IRQHandler+0xd2>
 80064f2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80064f6:	f003 0301 	and.w	r3, r3, #1
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	d005      	beq.n	800650a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80064fe:	687b      	ldr	r3, [r7, #4]
 8006500:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006502:	f043 0202 	orr.w	r2, r3, #2
 8006506:	687b      	ldr	r3, [r7, #4]
 8006508:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800650a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800650e:	f003 0302 	and.w	r3, r3, #2
 8006512:	2b00      	cmp	r3, #0
 8006514:	d00b      	beq.n	800652e <HAL_UART_IRQHandler+0xf6>
 8006516:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800651a:	f003 0301 	and.w	r3, r3, #1
 800651e:	2b00      	cmp	r3, #0
 8006520:	d005      	beq.n	800652e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006526:	f043 0204 	orr.w	r2, r3, #4
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800652e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006532:	f003 0308 	and.w	r3, r3, #8
 8006536:	2b00      	cmp	r3, #0
 8006538:	d011      	beq.n	800655e <HAL_UART_IRQHandler+0x126>
 800653a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800653e:	f003 0320 	and.w	r3, r3, #32
 8006542:	2b00      	cmp	r3, #0
 8006544:	d105      	bne.n	8006552 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8006546:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800654a:	f003 0301 	and.w	r3, r3, #1
 800654e:	2b00      	cmp	r3, #0
 8006550:	d005      	beq.n	800655e <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8006552:	687b      	ldr	r3, [r7, #4]
 8006554:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006556:	f043 0208 	orr.w	r2, r3, #8
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006562:	2b00      	cmp	r3, #0
 8006564:	f000 81ed 	beq.w	8006942 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8006568:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800656c:	f003 0320 	and.w	r3, r3, #32
 8006570:	2b00      	cmp	r3, #0
 8006572:	d008      	beq.n	8006586 <HAL_UART_IRQHandler+0x14e>
 8006574:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006578:	f003 0320 	and.w	r3, r3, #32
 800657c:	2b00      	cmp	r3, #0
 800657e:	d002      	beq.n	8006586 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8006580:	6878      	ldr	r0, [r7, #4]
 8006582:	f000 fb8e 	bl	8006ca2 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	681b      	ldr	r3, [r3, #0]
 800658a:	695b      	ldr	r3, [r3, #20]
 800658c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006590:	2b40      	cmp	r3, #64	; 0x40
 8006592:	bf0c      	ite	eq
 8006594:	2301      	moveq	r3, #1
 8006596:	2300      	movne	r3, #0
 8006598:	b2db      	uxtb	r3, r3
 800659a:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80065a2:	f003 0308 	and.w	r3, r3, #8
 80065a6:	2b00      	cmp	r3, #0
 80065a8:	d103      	bne.n	80065b2 <HAL_UART_IRQHandler+0x17a>
 80065aa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d04f      	beq.n	8006652 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80065b2:	6878      	ldr	r0, [r7, #4]
 80065b4:	f000 fa96 	bl	8006ae4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	695b      	ldr	r3, [r3, #20]
 80065be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80065c2:	2b40      	cmp	r3, #64	; 0x40
 80065c4:	d141      	bne.n	800664a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	681b      	ldr	r3, [r3, #0]
 80065ca:	3314      	adds	r3, #20
 80065cc:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80065d0:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80065d4:	e853 3f00 	ldrex	r3, [r3]
 80065d8:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80065dc:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80065e0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80065e4:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80065e8:	687b      	ldr	r3, [r7, #4]
 80065ea:	681b      	ldr	r3, [r3, #0]
 80065ec:	3314      	adds	r3, #20
 80065ee:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 80065f2:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 80065f6:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80065fa:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 80065fe:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8006602:	e841 2300 	strex	r3, r2, [r1]
 8006606:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800660a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800660e:	2b00      	cmp	r3, #0
 8006610:	d1d9      	bne.n	80065c6 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006616:	2b00      	cmp	r3, #0
 8006618:	d013      	beq.n	8006642 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800661e:	4a7d      	ldr	r2, [pc, #500]	; (8006814 <HAL_UART_IRQHandler+0x3dc>)
 8006620:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006622:	687b      	ldr	r3, [r7, #4]
 8006624:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006626:	4618      	mov	r0, r3
 8006628:	f7fd f972 	bl	8003910 <HAL_DMA_Abort_IT>
 800662c:	4603      	mov	r3, r0
 800662e:	2b00      	cmp	r3, #0
 8006630:	d016      	beq.n	8006660 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006632:	687b      	ldr	r3, [r7, #4]
 8006634:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006636:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006638:	687a      	ldr	r2, [r7, #4]
 800663a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800663c:	4610      	mov	r0, r2
 800663e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006640:	e00e      	b.n	8006660 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006642:	6878      	ldr	r0, [r7, #4]
 8006644:	f000 f990 	bl	8006968 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006648:	e00a      	b.n	8006660 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800664a:	6878      	ldr	r0, [r7, #4]
 800664c:	f000 f98c 	bl	8006968 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006650:	e006      	b.n	8006660 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006652:	6878      	ldr	r0, [r7, #4]
 8006654:	f000 f988 	bl	8006968 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	2200      	movs	r2, #0
 800665c:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800665e:	e170      	b.n	8006942 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006660:	bf00      	nop
    return;
 8006662:	e16e      	b.n	8006942 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006668:	2b01      	cmp	r3, #1
 800666a:	f040 814a 	bne.w	8006902 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 800666e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006672:	f003 0310 	and.w	r3, r3, #16
 8006676:	2b00      	cmp	r3, #0
 8006678:	f000 8143 	beq.w	8006902 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 800667c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006680:	f003 0310 	and.w	r3, r3, #16
 8006684:	2b00      	cmp	r3, #0
 8006686:	f000 813c 	beq.w	8006902 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800668a:	2300      	movs	r3, #0
 800668c:	60bb      	str	r3, [r7, #8]
 800668e:	687b      	ldr	r3, [r7, #4]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	60bb      	str	r3, [r7, #8]
 8006696:	687b      	ldr	r3, [r7, #4]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	60bb      	str	r3, [r7, #8]
 800669e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80066a0:	687b      	ldr	r3, [r7, #4]
 80066a2:	681b      	ldr	r3, [r3, #0]
 80066a4:	695b      	ldr	r3, [r3, #20]
 80066a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80066aa:	2b40      	cmp	r3, #64	; 0x40
 80066ac:	f040 80b4 	bne.w	8006818 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066b4:	681b      	ldr	r3, [r3, #0]
 80066b6:	685b      	ldr	r3, [r3, #4]
 80066b8:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80066bc:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	f000 8140 	beq.w	8006946 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80066c6:	687b      	ldr	r3, [r7, #4]
 80066c8:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80066ca:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80066ce:	429a      	cmp	r2, r3
 80066d0:	f080 8139 	bcs.w	8006946 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80066da:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80066e0:	69db      	ldr	r3, [r3, #28]
 80066e2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80066e6:	f000 8088 	beq.w	80067fa <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	681b      	ldr	r3, [r3, #0]
 80066ee:	330c      	adds	r3, #12
 80066f0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066f4:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80066f8:	e853 3f00 	ldrex	r3, [r3]
 80066fc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8006700:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8006704:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006708:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	330c      	adds	r3, #12
 8006712:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8006716:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800671a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800671e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8006722:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8006726:	e841 2300 	strex	r3, r2, [r1]
 800672a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800672e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8006732:	2b00      	cmp	r3, #0
 8006734:	d1d9      	bne.n	80066ea <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	681b      	ldr	r3, [r3, #0]
 800673a:	3314      	adds	r3, #20
 800673c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800673e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006740:	e853 3f00 	ldrex	r3, [r3]
 8006744:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8006746:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006748:	f023 0301 	bic.w	r3, r3, #1
 800674c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006750:	687b      	ldr	r3, [r7, #4]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	3314      	adds	r3, #20
 8006756:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800675a:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 800675e:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006760:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 8006762:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 8006766:	e841 2300 	strex	r3, r2, [r1]
 800676a:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 800676c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800676e:	2b00      	cmp	r3, #0
 8006770:	d1e1      	bne.n	8006736 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006772:	687b      	ldr	r3, [r7, #4]
 8006774:	681b      	ldr	r3, [r3, #0]
 8006776:	3314      	adds	r3, #20
 8006778:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800677a:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800677c:	e853 3f00 	ldrex	r3, [r3]
 8006780:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 8006782:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 8006784:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006788:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 800678c:	687b      	ldr	r3, [r7, #4]
 800678e:	681b      	ldr	r3, [r3, #0]
 8006790:	3314      	adds	r3, #20
 8006792:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 8006796:	66fa      	str	r2, [r7, #108]	; 0x6c
 8006798:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800679a:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 800679c:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 800679e:	e841 2300 	strex	r3, r2, [r1]
 80067a2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80067a4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	d1e3      	bne.n	8006772 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	2220      	movs	r2, #32
 80067ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80067b2:	687b      	ldr	r3, [r7, #4]
 80067b4:	2200      	movs	r2, #0
 80067b6:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	681b      	ldr	r3, [r3, #0]
 80067bc:	330c      	adds	r3, #12
 80067be:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80067c0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80067c2:	e853 3f00 	ldrex	r3, [r3]
 80067c6:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80067c8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80067ca:	f023 0310 	bic.w	r3, r3, #16
 80067ce:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80067d2:	687b      	ldr	r3, [r7, #4]
 80067d4:	681b      	ldr	r3, [r3, #0]
 80067d6:	330c      	adds	r3, #12
 80067d8:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80067dc:	65ba      	str	r2, [r7, #88]	; 0x58
 80067de:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067e0:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80067e2:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80067e4:	e841 2300 	strex	r3, r2, [r1]
 80067e8:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 80067ea:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 80067ec:	2b00      	cmp	r3, #0
 80067ee:	d1e3      	bne.n	80067b8 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80067f4:	4618      	mov	r0, r3
 80067f6:	f7fd f81b 	bl	8003830 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006802:	b29b      	uxth	r3, r3
 8006804:	1ad3      	subs	r3, r2, r3
 8006806:	b29b      	uxth	r3, r3
 8006808:	4619      	mov	r1, r3
 800680a:	6878      	ldr	r0, [r7, #4]
 800680c:	f000 f8b6 	bl	800697c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006810:	e099      	b.n	8006946 <HAL_UART_IRQHandler+0x50e>
 8006812:	bf00      	nop
 8006814:	08006bab 	.word	0x08006bab
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006820:	b29b      	uxth	r3, r3
 8006822:	1ad3      	subs	r3, r2, r3
 8006824:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800682c:	b29b      	uxth	r3, r3
 800682e:	2b00      	cmp	r3, #0
 8006830:	f000 808b 	beq.w	800694a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8006834:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8006838:	2b00      	cmp	r3, #0
 800683a:	f000 8086 	beq.w	800694a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	330c      	adds	r3, #12
 8006844:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006848:	e853 3f00 	ldrex	r3, [r3]
 800684c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800684e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006850:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006854:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	330c      	adds	r3, #12
 800685e:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8006862:	647a      	str	r2, [r7, #68]	; 0x44
 8006864:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006866:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8006868:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 800686a:	e841 2300 	strex	r3, r2, [r1]
 800686e:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8006870:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8006872:	2b00      	cmp	r3, #0
 8006874:	d1e3      	bne.n	800683e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	681b      	ldr	r3, [r3, #0]
 800687a:	3314      	adds	r3, #20
 800687c:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800687e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006880:	e853 3f00 	ldrex	r3, [r3]
 8006884:	623b      	str	r3, [r7, #32]
   return(result);
 8006886:	6a3b      	ldr	r3, [r7, #32]
 8006888:	f023 0301 	bic.w	r3, r3, #1
 800688c:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	3314      	adds	r3, #20
 8006896:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 800689a:	633a      	str	r2, [r7, #48]	; 0x30
 800689c:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800689e:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80068a0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80068a2:	e841 2300 	strex	r3, r2, [r1]
 80068a6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80068a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d1e3      	bne.n	8006876 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	2220      	movs	r2, #32
 80068b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80068b6:	687b      	ldr	r3, [r7, #4]
 80068b8:	2200      	movs	r2, #0
 80068ba:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	681b      	ldr	r3, [r3, #0]
 80068c0:	330c      	adds	r3, #12
 80068c2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068c4:	693b      	ldr	r3, [r7, #16]
 80068c6:	e853 3f00 	ldrex	r3, [r3]
 80068ca:	60fb      	str	r3, [r7, #12]
   return(result);
 80068cc:	68fb      	ldr	r3, [r7, #12]
 80068ce:	f023 0310 	bic.w	r3, r3, #16
 80068d2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	681b      	ldr	r3, [r3, #0]
 80068da:	330c      	adds	r3, #12
 80068dc:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80068e0:	61fa      	str	r2, [r7, #28]
 80068e2:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068e4:	69b9      	ldr	r1, [r7, #24]
 80068e6:	69fa      	ldr	r2, [r7, #28]
 80068e8:	e841 2300 	strex	r3, r2, [r1]
 80068ec:	617b      	str	r3, [r7, #20]
   return(result);
 80068ee:	697b      	ldr	r3, [r7, #20]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d1e3      	bne.n	80068bc <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80068f4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 80068f8:	4619      	mov	r1, r3
 80068fa:	6878      	ldr	r0, [r7, #4]
 80068fc:	f000 f83e 	bl	800697c <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8006900:	e023      	b.n	800694a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8006902:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006906:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800690a:	2b00      	cmp	r3, #0
 800690c:	d009      	beq.n	8006922 <HAL_UART_IRQHandler+0x4ea>
 800690e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006912:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8006916:	2b00      	cmp	r3, #0
 8006918:	d003      	beq.n	8006922 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800691a:	6878      	ldr	r0, [r7, #4]
 800691c:	f000 f959 	bl	8006bd2 <UART_Transmit_IT>
    return;
 8006920:	e014      	b.n	800694c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8006922:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8006926:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800692a:	2b00      	cmp	r3, #0
 800692c:	d00e      	beq.n	800694c <HAL_UART_IRQHandler+0x514>
 800692e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8006932:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006936:	2b00      	cmp	r3, #0
 8006938:	d008      	beq.n	800694c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800693a:	6878      	ldr	r0, [r7, #4]
 800693c:	f000 f999 	bl	8006c72 <UART_EndTransmit_IT>
    return;
 8006940:	e004      	b.n	800694c <HAL_UART_IRQHandler+0x514>
    return;
 8006942:	bf00      	nop
 8006944:	e002      	b.n	800694c <HAL_UART_IRQHandler+0x514>
      return;
 8006946:	bf00      	nop
 8006948:	e000      	b.n	800694c <HAL_UART_IRQHandler+0x514>
      return;
 800694a:	bf00      	nop
  }
}
 800694c:	37e8      	adds	r7, #232	; 0xe8
 800694e:	46bd      	mov	sp, r7
 8006950:	bd80      	pop	{r7, pc}
 8006952:	bf00      	nop

08006954 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006954:	b480      	push	{r7}
 8006956:	b083      	sub	sp, #12
 8006958:	af00      	add	r7, sp, #0
 800695a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800695c:	bf00      	nop
 800695e:	370c      	adds	r7, #12
 8006960:	46bd      	mov	sp, r7
 8006962:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006966:	4770      	bx	lr

08006968 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006968:	b480      	push	{r7}
 800696a:	b083      	sub	sp, #12
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8006970:	bf00      	nop
 8006972:	370c      	adds	r7, #12
 8006974:	46bd      	mov	sp, r7
 8006976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800697a:	4770      	bx	lr

0800697c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800697c:	b480      	push	{r7}
 800697e:	b083      	sub	sp, #12
 8006980:	af00      	add	r7, sp, #0
 8006982:	6078      	str	r0, [r7, #4]
 8006984:	460b      	mov	r3, r1
 8006986:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006988:	bf00      	nop
 800698a:	370c      	adds	r7, #12
 800698c:	46bd      	mov	sp, r7
 800698e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006992:	4770      	bx	lr

08006994 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8006994:	b580      	push	{r7, lr}
 8006996:	b090      	sub	sp, #64	; 0x40
 8006998:	af00      	add	r7, sp, #0
 800699a:	60f8      	str	r0, [r7, #12]
 800699c:	60b9      	str	r1, [r7, #8]
 800699e:	603b      	str	r3, [r7, #0]
 80069a0:	4613      	mov	r3, r2
 80069a2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80069a4:	e050      	b.n	8006a48 <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80069a6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80069a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80069ac:	d04c      	beq.n	8006a48 <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 80069ae:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80069b0:	2b00      	cmp	r3, #0
 80069b2:	d007      	beq.n	80069c4 <UART_WaitOnFlagUntilTimeout+0x30>
 80069b4:	f7fc f8e2 	bl	8002b7c <HAL_GetTick>
 80069b8:	4602      	mov	r2, r0
 80069ba:	683b      	ldr	r3, [r7, #0]
 80069bc:	1ad3      	subs	r3, r2, r3
 80069be:	6cba      	ldr	r2, [r7, #72]	; 0x48
 80069c0:	429a      	cmp	r2, r3
 80069c2:	d241      	bcs.n	8006a48 <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	330c      	adds	r3, #12
 80069ca:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80069cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80069ce:	e853 3f00 	ldrex	r3, [r3]
 80069d2:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 80069d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80069d6:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 80069da:	63fb      	str	r3, [r7, #60]	; 0x3c
 80069dc:	68fb      	ldr	r3, [r7, #12]
 80069de:	681b      	ldr	r3, [r3, #0]
 80069e0:	330c      	adds	r3, #12
 80069e2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80069e4:	637a      	str	r2, [r7, #52]	; 0x34
 80069e6:	633b      	str	r3, [r7, #48]	; 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80069e8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 80069ea:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80069ec:	e841 2300 	strex	r3, r2, [r1]
 80069f0:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 80069f2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80069f4:	2b00      	cmp	r3, #0
 80069f6:	d1e5      	bne.n	80069c4 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80069f8:	68fb      	ldr	r3, [r7, #12]
 80069fa:	681b      	ldr	r3, [r3, #0]
 80069fc:	3314      	adds	r3, #20
 80069fe:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a00:	697b      	ldr	r3, [r7, #20]
 8006a02:	e853 3f00 	ldrex	r3, [r3]
 8006a06:	613b      	str	r3, [r7, #16]
   return(result);
 8006a08:	693b      	ldr	r3, [r7, #16]
 8006a0a:	f023 0301 	bic.w	r3, r3, #1
 8006a0e:	63bb      	str	r3, [r7, #56]	; 0x38
 8006a10:	68fb      	ldr	r3, [r7, #12]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	3314      	adds	r3, #20
 8006a16:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8006a18:	623a      	str	r2, [r7, #32]
 8006a1a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a1c:	69f9      	ldr	r1, [r7, #28]
 8006a1e:	6a3a      	ldr	r2, [r7, #32]
 8006a20:	e841 2300 	strex	r3, r2, [r1]
 8006a24:	61bb      	str	r3, [r7, #24]
   return(result);
 8006a26:	69bb      	ldr	r3, [r7, #24]
 8006a28:	2b00      	cmp	r3, #0
 8006a2a:	d1e5      	bne.n	80069f8 <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8006a2c:	68fb      	ldr	r3, [r7, #12]
 8006a2e:	2220      	movs	r2, #32
 8006a30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8006a34:	68fb      	ldr	r3, [r7, #12]
 8006a36:	2220      	movs	r2, #32
 8006a38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006a3c:	68fb      	ldr	r3, [r7, #12]
 8006a3e:	2200      	movs	r2, #0
 8006a40:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8006a44:	2303      	movs	r3, #3
 8006a46:	e00f      	b.n	8006a68 <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a48:	68fb      	ldr	r3, [r7, #12]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	681a      	ldr	r2, [r3, #0]
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	4013      	ands	r3, r2
 8006a52:	68ba      	ldr	r2, [r7, #8]
 8006a54:	429a      	cmp	r2, r3
 8006a56:	bf0c      	ite	eq
 8006a58:	2301      	moveq	r3, #1
 8006a5a:	2300      	movne	r3, #0
 8006a5c:	b2db      	uxtb	r3, r3
 8006a5e:	461a      	mov	r2, r3
 8006a60:	79fb      	ldrb	r3, [r7, #7]
 8006a62:	429a      	cmp	r2, r3
 8006a64:	d09f      	beq.n	80069a6 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006a66:	2300      	movs	r3, #0
}
 8006a68:	4618      	mov	r0, r3
 8006a6a:	3740      	adds	r7, #64	; 0x40
 8006a6c:	46bd      	mov	sp, r7
 8006a6e:	bd80      	pop	{r7, pc}

08006a70 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006a70:	b480      	push	{r7}
 8006a72:	b085      	sub	sp, #20
 8006a74:	af00      	add	r7, sp, #0
 8006a76:	60f8      	str	r0, [r7, #12]
 8006a78:	60b9      	str	r1, [r7, #8]
 8006a7a:	4613      	mov	r3, r2
 8006a7c:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8006a7e:	68fb      	ldr	r3, [r7, #12]
 8006a80:	68ba      	ldr	r2, [r7, #8]
 8006a82:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	88fa      	ldrh	r2, [r7, #6]
 8006a88:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8006a8a:	68fb      	ldr	r3, [r7, #12]
 8006a8c:	88fa      	ldrh	r2, [r7, #6]
 8006a8e:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006a90:	68fb      	ldr	r3, [r7, #12]
 8006a92:	2200      	movs	r2, #0
 8006a94:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006a96:	68fb      	ldr	r3, [r7, #12]
 8006a98:	2222      	movs	r2, #34	; 0x22
 8006a9a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	681b      	ldr	r3, [r3, #0]
 8006aaa:	68da      	ldr	r2, [r3, #12]
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006ab4:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8006ab6:	68fb      	ldr	r3, [r7, #12]
 8006ab8:	681b      	ldr	r3, [r3, #0]
 8006aba:	695a      	ldr	r2, [r3, #20]
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	f042 0201 	orr.w	r2, r2, #1
 8006ac4:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	681b      	ldr	r3, [r3, #0]
 8006aca:	68da      	ldr	r2, [r3, #12]
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	681b      	ldr	r3, [r3, #0]
 8006ad0:	f042 0220 	orr.w	r2, r2, #32
 8006ad4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006ad6:	2300      	movs	r3, #0
}
 8006ad8:	4618      	mov	r0, r3
 8006ada:	3714      	adds	r7, #20
 8006adc:	46bd      	mov	sp, r7
 8006ade:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ae2:	4770      	bx	lr

08006ae4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006ae4:	b480      	push	{r7}
 8006ae6:	b095      	sub	sp, #84	; 0x54
 8006ae8:	af00      	add	r7, sp, #0
 8006aea:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006aec:	687b      	ldr	r3, [r7, #4]
 8006aee:	681b      	ldr	r3, [r3, #0]
 8006af0:	330c      	adds	r3, #12
 8006af2:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006af4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006af6:	e853 3f00 	ldrex	r3, [r3]
 8006afa:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8006afc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006afe:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8006b02:	64fb      	str	r3, [r7, #76]	; 0x4c
 8006b04:	687b      	ldr	r3, [r7, #4]
 8006b06:	681b      	ldr	r3, [r3, #0]
 8006b08:	330c      	adds	r3, #12
 8006b0a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8006b0c:	643a      	str	r2, [r7, #64]	; 0x40
 8006b0e:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b10:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8006b12:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8006b14:	e841 2300 	strex	r3, r2, [r1]
 8006b18:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8006b1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d1e5      	bne.n	8006aec <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b20:	687b      	ldr	r3, [r7, #4]
 8006b22:	681b      	ldr	r3, [r3, #0]
 8006b24:	3314      	adds	r3, #20
 8006b26:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b28:	6a3b      	ldr	r3, [r7, #32]
 8006b2a:	e853 3f00 	ldrex	r3, [r3]
 8006b2e:	61fb      	str	r3, [r7, #28]
   return(result);
 8006b30:	69fb      	ldr	r3, [r7, #28]
 8006b32:	f023 0301 	bic.w	r3, r3, #1
 8006b36:	64bb      	str	r3, [r7, #72]	; 0x48
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	681b      	ldr	r3, [r3, #0]
 8006b3c:	3314      	adds	r3, #20
 8006b3e:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8006b40:	62fa      	str	r2, [r7, #44]	; 0x2c
 8006b42:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b44:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8006b46:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8006b48:	e841 2300 	strex	r3, r2, [r1]
 8006b4c:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8006b4e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d1e5      	bne.n	8006b20 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006b58:	2b01      	cmp	r3, #1
 8006b5a:	d119      	bne.n	8006b90 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	681b      	ldr	r3, [r3, #0]
 8006b60:	330c      	adds	r3, #12
 8006b62:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b64:	68fb      	ldr	r3, [r7, #12]
 8006b66:	e853 3f00 	ldrex	r3, [r3]
 8006b6a:	60bb      	str	r3, [r7, #8]
   return(result);
 8006b6c:	68bb      	ldr	r3, [r7, #8]
 8006b6e:	f023 0310 	bic.w	r3, r3, #16
 8006b72:	647b      	str	r3, [r7, #68]	; 0x44
 8006b74:	687b      	ldr	r3, [r7, #4]
 8006b76:	681b      	ldr	r3, [r3, #0]
 8006b78:	330c      	adds	r3, #12
 8006b7a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8006b7c:	61ba      	str	r2, [r7, #24]
 8006b7e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006b80:	6979      	ldr	r1, [r7, #20]
 8006b82:	69ba      	ldr	r2, [r7, #24]
 8006b84:	e841 2300 	strex	r3, r2, [r1]
 8006b88:	613b      	str	r3, [r7, #16]
   return(result);
 8006b8a:	693b      	ldr	r3, [r7, #16]
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d1e5      	bne.n	8006b5c <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	2220      	movs	r2, #32
 8006b94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	2200      	movs	r2, #0
 8006b9c:	631a      	str	r2, [r3, #48]	; 0x30
}
 8006b9e:	bf00      	nop
 8006ba0:	3754      	adds	r7, #84	; 0x54
 8006ba2:	46bd      	mov	sp, r7
 8006ba4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ba8:	4770      	bx	lr

08006baa <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006baa:	b580      	push	{r7, lr}
 8006bac:	b084      	sub	sp, #16
 8006bae:	af00      	add	r7, sp, #0
 8006bb0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006bb6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006bb8:	68fb      	ldr	r3, [r7, #12]
 8006bba:	2200      	movs	r2, #0
 8006bbc:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006bbe:	68fb      	ldr	r3, [r7, #12]
 8006bc0:	2200      	movs	r2, #0
 8006bc2:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006bc4:	68f8      	ldr	r0, [r7, #12]
 8006bc6:	f7ff fecf 	bl	8006968 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006bca:	bf00      	nop
 8006bcc:	3710      	adds	r7, #16
 8006bce:	46bd      	mov	sp, r7
 8006bd0:	bd80      	pop	{r7, pc}

08006bd2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006bd2:	b480      	push	{r7}
 8006bd4:	b085      	sub	sp, #20
 8006bd6:	af00      	add	r7, sp, #0
 8006bd8:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006be0:	b2db      	uxtb	r3, r3
 8006be2:	2b21      	cmp	r3, #33	; 0x21
 8006be4:	d13e      	bne.n	8006c64 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	689b      	ldr	r3, [r3, #8]
 8006bea:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006bee:	d114      	bne.n	8006c1a <UART_Transmit_IT+0x48>
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	691b      	ldr	r3, [r3, #16]
 8006bf4:	2b00      	cmp	r3, #0
 8006bf6:	d110      	bne.n	8006c1a <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	6a1b      	ldr	r3, [r3, #32]
 8006bfc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006bfe:	68fb      	ldr	r3, [r7, #12]
 8006c00:	881b      	ldrh	r3, [r3, #0]
 8006c02:	461a      	mov	r2, r3
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	681b      	ldr	r3, [r3, #0]
 8006c08:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006c0c:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	6a1b      	ldr	r3, [r3, #32]
 8006c12:	1c9a      	adds	r2, r3, #2
 8006c14:	687b      	ldr	r3, [r7, #4]
 8006c16:	621a      	str	r2, [r3, #32]
 8006c18:	e008      	b.n	8006c2c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006c1a:	687b      	ldr	r3, [r7, #4]
 8006c1c:	6a1b      	ldr	r3, [r3, #32]
 8006c1e:	1c59      	adds	r1, r3, #1
 8006c20:	687a      	ldr	r2, [r7, #4]
 8006c22:	6211      	str	r1, [r2, #32]
 8006c24:	781a      	ldrb	r2, [r3, #0]
 8006c26:	687b      	ldr	r3, [r7, #4]
 8006c28:	681b      	ldr	r3, [r3, #0]
 8006c2a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006c30:	b29b      	uxth	r3, r3
 8006c32:	3b01      	subs	r3, #1
 8006c34:	b29b      	uxth	r3, r3
 8006c36:	687a      	ldr	r2, [r7, #4]
 8006c38:	4619      	mov	r1, r3
 8006c3a:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d10f      	bne.n	8006c60 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	681b      	ldr	r3, [r3, #0]
 8006c44:	68da      	ldr	r2, [r3, #12]
 8006c46:	687b      	ldr	r3, [r7, #4]
 8006c48:	681b      	ldr	r3, [r3, #0]
 8006c4a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006c4e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	681b      	ldr	r3, [r3, #0]
 8006c54:	68da      	ldr	r2, [r3, #12]
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	681b      	ldr	r3, [r3, #0]
 8006c5a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006c5e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006c60:	2300      	movs	r3, #0
 8006c62:	e000      	b.n	8006c66 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8006c64:	2302      	movs	r3, #2
  }
}
 8006c66:	4618      	mov	r0, r3
 8006c68:	3714      	adds	r7, #20
 8006c6a:	46bd      	mov	sp, r7
 8006c6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c70:	4770      	bx	lr

08006c72 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006c72:	b580      	push	{r7, lr}
 8006c74:	b082      	sub	sp, #8
 8006c76:	af00      	add	r7, sp, #0
 8006c78:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	681b      	ldr	r3, [r3, #0]
 8006c7e:	68da      	ldr	r2, [r3, #12]
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c88:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	2220      	movs	r2, #32
 8006c8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006c92:	6878      	ldr	r0, [r7, #4]
 8006c94:	f7ff fe5e 	bl	8006954 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006c98:	2300      	movs	r3, #0
}
 8006c9a:	4618      	mov	r0, r3
 8006c9c:	3708      	adds	r7, #8
 8006c9e:	46bd      	mov	sp, r7
 8006ca0:	bd80      	pop	{r7, pc}

08006ca2 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006ca2:	b580      	push	{r7, lr}
 8006ca4:	b08c      	sub	sp, #48	; 0x30
 8006ca6:	af00      	add	r7, sp, #0
 8006ca8:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8006cb0:	b2db      	uxtb	r3, r3
 8006cb2:	2b22      	cmp	r3, #34	; 0x22
 8006cb4:	f040 80ab 	bne.w	8006e0e <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	689b      	ldr	r3, [r3, #8]
 8006cbc:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006cc0:	d117      	bne.n	8006cf2 <UART_Receive_IT+0x50>
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	691b      	ldr	r3, [r3, #16]
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d113      	bne.n	8006cf2 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8006cca:	2300      	movs	r3, #0
 8006ccc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cd2:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	685b      	ldr	r3, [r3, #4]
 8006cda:	b29b      	uxth	r3, r3
 8006cdc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006ce0:	b29a      	uxth	r2, r3
 8006ce2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006ce4:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cea:	1c9a      	adds	r2, r3, #2
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	629a      	str	r2, [r3, #40]	; 0x28
 8006cf0:	e026      	b.n	8006d40 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cf6:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8006cf8:	2300      	movs	r3, #0
 8006cfa:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	689b      	ldr	r3, [r3, #8]
 8006d00:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006d04:	d007      	beq.n	8006d16 <UART_Receive_IT+0x74>
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	689b      	ldr	r3, [r3, #8]
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d10a      	bne.n	8006d24 <UART_Receive_IT+0x82>
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	691b      	ldr	r3, [r3, #16]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	d106      	bne.n	8006d24 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	685b      	ldr	r3, [r3, #4]
 8006d1c:	b2da      	uxtb	r2, r3
 8006d1e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d20:	701a      	strb	r2, [r3, #0]
 8006d22:	e008      	b.n	8006d36 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	681b      	ldr	r3, [r3, #0]
 8006d28:	685b      	ldr	r3, [r3, #4]
 8006d2a:	b2db      	uxtb	r3, r3
 8006d2c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8006d30:	b2da      	uxtb	r2, r3
 8006d32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006d34:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006d3a:	1c5a      	adds	r2, r3, #1
 8006d3c:	687b      	ldr	r3, [r7, #4]
 8006d3e:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006d44:	b29b      	uxth	r3, r3
 8006d46:	3b01      	subs	r3, #1
 8006d48:	b29b      	uxth	r3, r3
 8006d4a:	687a      	ldr	r2, [r7, #4]
 8006d4c:	4619      	mov	r1, r3
 8006d4e:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006d50:	2b00      	cmp	r3, #0
 8006d52:	d15a      	bne.n	8006e0a <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006d54:	687b      	ldr	r3, [r7, #4]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	68da      	ldr	r2, [r3, #12]
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	f022 0220 	bic.w	r2, r2, #32
 8006d62:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	68da      	ldr	r2, [r3, #12]
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006d72:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006d74:	687b      	ldr	r3, [r7, #4]
 8006d76:	681b      	ldr	r3, [r3, #0]
 8006d78:	695a      	ldr	r2, [r3, #20]
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	f022 0201 	bic.w	r2, r2, #1
 8006d82:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006d84:	687b      	ldr	r3, [r7, #4]
 8006d86:	2220      	movs	r2, #32
 8006d88:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d90:	2b01      	cmp	r3, #1
 8006d92:	d135      	bne.n	8006e00 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	2200      	movs	r2, #0
 8006d98:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	330c      	adds	r3, #12
 8006da0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006da2:	697b      	ldr	r3, [r7, #20]
 8006da4:	e853 3f00 	ldrex	r3, [r3]
 8006da8:	613b      	str	r3, [r7, #16]
   return(result);
 8006daa:	693b      	ldr	r3, [r7, #16]
 8006dac:	f023 0310 	bic.w	r3, r3, #16
 8006db0:	627b      	str	r3, [r7, #36]	; 0x24
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	330c      	adds	r3, #12
 8006db8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8006dba:	623a      	str	r2, [r7, #32]
 8006dbc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dbe:	69f9      	ldr	r1, [r7, #28]
 8006dc0:	6a3a      	ldr	r2, [r7, #32]
 8006dc2:	e841 2300 	strex	r3, r2, [r1]
 8006dc6:	61bb      	str	r3, [r7, #24]
   return(result);
 8006dc8:	69bb      	ldr	r3, [r7, #24]
 8006dca:	2b00      	cmp	r3, #0
 8006dcc:	d1e5      	bne.n	8006d9a <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8006dce:	687b      	ldr	r3, [r7, #4]
 8006dd0:	681b      	ldr	r3, [r3, #0]
 8006dd2:	681b      	ldr	r3, [r3, #0]
 8006dd4:	f003 0310 	and.w	r3, r3, #16
 8006dd8:	2b10      	cmp	r3, #16
 8006dda:	d10a      	bne.n	8006df2 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8006ddc:	2300      	movs	r3, #0
 8006dde:	60fb      	str	r3, [r7, #12]
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	681b      	ldr	r3, [r3, #0]
 8006de6:	60fb      	str	r3, [r7, #12]
 8006de8:	687b      	ldr	r3, [r7, #4]
 8006dea:	681b      	ldr	r3, [r3, #0]
 8006dec:	685b      	ldr	r3, [r3, #4]
 8006dee:	60fb      	str	r3, [r7, #12]
 8006df0:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8006df6:	4619      	mov	r1, r3
 8006df8:	6878      	ldr	r0, [r7, #4]
 8006dfa:	f7ff fdbf 	bl	800697c <HAL_UARTEx_RxEventCallback>
 8006dfe:	e002      	b.n	8006e06 <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8006e00:	6878      	ldr	r0, [r7, #4]
 8006e02:	f7fb fd01 	bl	8002808 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8006e06:	2300      	movs	r3, #0
 8006e08:	e002      	b.n	8006e10 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	e000      	b.n	8006e10 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8006e0e:	2302      	movs	r3, #2
  }
}
 8006e10:	4618      	mov	r0, r3
 8006e12:	3730      	adds	r7, #48	; 0x30
 8006e14:	46bd      	mov	sp, r7
 8006e16:	bd80      	pop	{r7, pc}

08006e18 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006e18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006e1c:	b09f      	sub	sp, #124	; 0x7c
 8006e1e:	af00      	add	r7, sp, #0
 8006e20:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006e22:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	691b      	ldr	r3, [r3, #16]
 8006e28:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006e2c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e2e:	68d9      	ldr	r1, [r3, #12]
 8006e30:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e32:	681a      	ldr	r2, [r3, #0]
 8006e34:	ea40 0301 	orr.w	r3, r0, r1
 8006e38:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006e3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e3c:	689a      	ldr	r2, [r3, #8]
 8006e3e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e40:	691b      	ldr	r3, [r3, #16]
 8006e42:	431a      	orrs	r2, r3
 8006e44:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e46:	695b      	ldr	r3, [r3, #20]
 8006e48:	431a      	orrs	r2, r3
 8006e4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e4c:	69db      	ldr	r3, [r3, #28]
 8006e4e:	4313      	orrs	r3, r2
 8006e50:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8006e52:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e54:	681b      	ldr	r3, [r3, #0]
 8006e56:	68db      	ldr	r3, [r3, #12]
 8006e58:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006e5c:	f021 010c 	bic.w	r1, r1, #12
 8006e60:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e62:	681a      	ldr	r2, [r3, #0]
 8006e64:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8006e66:	430b      	orrs	r3, r1
 8006e68:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006e6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e6c:	681b      	ldr	r3, [r3, #0]
 8006e6e:	695b      	ldr	r3, [r3, #20]
 8006e70:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006e74:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e76:	6999      	ldr	r1, [r3, #24]
 8006e78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e7a:	681a      	ldr	r2, [r3, #0]
 8006e7c:	ea40 0301 	orr.w	r3, r0, r1
 8006e80:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006e82:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e84:	681a      	ldr	r2, [r3, #0]
 8006e86:	4bc5      	ldr	r3, [pc, #788]	; (800719c <UART_SetConfig+0x384>)
 8006e88:	429a      	cmp	r2, r3
 8006e8a:	d004      	beq.n	8006e96 <UART_SetConfig+0x7e>
 8006e8c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006e8e:	681a      	ldr	r2, [r3, #0]
 8006e90:	4bc3      	ldr	r3, [pc, #780]	; (80071a0 <UART_SetConfig+0x388>)
 8006e92:	429a      	cmp	r2, r3
 8006e94:	d103      	bne.n	8006e9e <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006e96:	f7fd ff21 	bl	8004cdc <HAL_RCC_GetPCLK2Freq>
 8006e9a:	6778      	str	r0, [r7, #116]	; 0x74
 8006e9c:	e002      	b.n	8006ea4 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8006e9e:	f7fd ff09 	bl	8004cb4 <HAL_RCC_GetPCLK1Freq>
 8006ea2:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ea4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006ea6:	69db      	ldr	r3, [r3, #28]
 8006ea8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006eac:	f040 80b6 	bne.w	800701c <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006eb0:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006eb2:	461c      	mov	r4, r3
 8006eb4:	f04f 0500 	mov.w	r5, #0
 8006eb8:	4622      	mov	r2, r4
 8006eba:	462b      	mov	r3, r5
 8006ebc:	1891      	adds	r1, r2, r2
 8006ebe:	6439      	str	r1, [r7, #64]	; 0x40
 8006ec0:	415b      	adcs	r3, r3
 8006ec2:	647b      	str	r3, [r7, #68]	; 0x44
 8006ec4:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8006ec8:	1912      	adds	r2, r2, r4
 8006eca:	eb45 0303 	adc.w	r3, r5, r3
 8006ece:	f04f 0000 	mov.w	r0, #0
 8006ed2:	f04f 0100 	mov.w	r1, #0
 8006ed6:	00d9      	lsls	r1, r3, #3
 8006ed8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006edc:	00d0      	lsls	r0, r2, #3
 8006ede:	4602      	mov	r2, r0
 8006ee0:	460b      	mov	r3, r1
 8006ee2:	1911      	adds	r1, r2, r4
 8006ee4:	6639      	str	r1, [r7, #96]	; 0x60
 8006ee6:	416b      	adcs	r3, r5
 8006ee8:	667b      	str	r3, [r7, #100]	; 0x64
 8006eea:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006eec:	685b      	ldr	r3, [r3, #4]
 8006eee:	461a      	mov	r2, r3
 8006ef0:	f04f 0300 	mov.w	r3, #0
 8006ef4:	1891      	adds	r1, r2, r2
 8006ef6:	63b9      	str	r1, [r7, #56]	; 0x38
 8006ef8:	415b      	adcs	r3, r3
 8006efa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8006efc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8006f00:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8006f04:	f7f9 fe50 	bl	8000ba8 <__aeabi_uldivmod>
 8006f08:	4602      	mov	r2, r0
 8006f0a:	460b      	mov	r3, r1
 8006f0c:	4ba5      	ldr	r3, [pc, #660]	; (80071a4 <UART_SetConfig+0x38c>)
 8006f0e:	fba3 2302 	umull	r2, r3, r3, r2
 8006f12:	095b      	lsrs	r3, r3, #5
 8006f14:	011e      	lsls	r6, r3, #4
 8006f16:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006f18:	461c      	mov	r4, r3
 8006f1a:	f04f 0500 	mov.w	r5, #0
 8006f1e:	4622      	mov	r2, r4
 8006f20:	462b      	mov	r3, r5
 8006f22:	1891      	adds	r1, r2, r2
 8006f24:	6339      	str	r1, [r7, #48]	; 0x30
 8006f26:	415b      	adcs	r3, r3
 8006f28:	637b      	str	r3, [r7, #52]	; 0x34
 8006f2a:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8006f2e:	1912      	adds	r2, r2, r4
 8006f30:	eb45 0303 	adc.w	r3, r5, r3
 8006f34:	f04f 0000 	mov.w	r0, #0
 8006f38:	f04f 0100 	mov.w	r1, #0
 8006f3c:	00d9      	lsls	r1, r3, #3
 8006f3e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8006f42:	00d0      	lsls	r0, r2, #3
 8006f44:	4602      	mov	r2, r0
 8006f46:	460b      	mov	r3, r1
 8006f48:	1911      	adds	r1, r2, r4
 8006f4a:	65b9      	str	r1, [r7, #88]	; 0x58
 8006f4c:	416b      	adcs	r3, r5
 8006f4e:	65fb      	str	r3, [r7, #92]	; 0x5c
 8006f50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006f52:	685b      	ldr	r3, [r3, #4]
 8006f54:	461a      	mov	r2, r3
 8006f56:	f04f 0300 	mov.w	r3, #0
 8006f5a:	1891      	adds	r1, r2, r2
 8006f5c:	62b9      	str	r1, [r7, #40]	; 0x28
 8006f5e:	415b      	adcs	r3, r3
 8006f60:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006f62:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8006f66:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8006f6a:	f7f9 fe1d 	bl	8000ba8 <__aeabi_uldivmod>
 8006f6e:	4602      	mov	r2, r0
 8006f70:	460b      	mov	r3, r1
 8006f72:	4b8c      	ldr	r3, [pc, #560]	; (80071a4 <UART_SetConfig+0x38c>)
 8006f74:	fba3 1302 	umull	r1, r3, r3, r2
 8006f78:	095b      	lsrs	r3, r3, #5
 8006f7a:	2164      	movs	r1, #100	; 0x64
 8006f7c:	fb01 f303 	mul.w	r3, r1, r3
 8006f80:	1ad3      	subs	r3, r2, r3
 8006f82:	00db      	lsls	r3, r3, #3
 8006f84:	3332      	adds	r3, #50	; 0x32
 8006f86:	4a87      	ldr	r2, [pc, #540]	; (80071a4 <UART_SetConfig+0x38c>)
 8006f88:	fba2 2303 	umull	r2, r3, r2, r3
 8006f8c:	095b      	lsrs	r3, r3, #5
 8006f8e:	005b      	lsls	r3, r3, #1
 8006f90:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006f94:	441e      	add	r6, r3
 8006f96:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8006f98:	4618      	mov	r0, r3
 8006f9a:	f04f 0100 	mov.w	r1, #0
 8006f9e:	4602      	mov	r2, r0
 8006fa0:	460b      	mov	r3, r1
 8006fa2:	1894      	adds	r4, r2, r2
 8006fa4:	623c      	str	r4, [r7, #32]
 8006fa6:	415b      	adcs	r3, r3
 8006fa8:	627b      	str	r3, [r7, #36]	; 0x24
 8006faa:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006fae:	1812      	adds	r2, r2, r0
 8006fb0:	eb41 0303 	adc.w	r3, r1, r3
 8006fb4:	f04f 0400 	mov.w	r4, #0
 8006fb8:	f04f 0500 	mov.w	r5, #0
 8006fbc:	00dd      	lsls	r5, r3, #3
 8006fbe:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8006fc2:	00d4      	lsls	r4, r2, #3
 8006fc4:	4622      	mov	r2, r4
 8006fc6:	462b      	mov	r3, r5
 8006fc8:	1814      	adds	r4, r2, r0
 8006fca:	653c      	str	r4, [r7, #80]	; 0x50
 8006fcc:	414b      	adcs	r3, r1
 8006fce:	657b      	str	r3, [r7, #84]	; 0x54
 8006fd0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8006fd2:	685b      	ldr	r3, [r3, #4]
 8006fd4:	461a      	mov	r2, r3
 8006fd6:	f04f 0300 	mov.w	r3, #0
 8006fda:	1891      	adds	r1, r2, r2
 8006fdc:	61b9      	str	r1, [r7, #24]
 8006fde:	415b      	adcs	r3, r3
 8006fe0:	61fb      	str	r3, [r7, #28]
 8006fe2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006fe6:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8006fea:	f7f9 fddd 	bl	8000ba8 <__aeabi_uldivmod>
 8006fee:	4602      	mov	r2, r0
 8006ff0:	460b      	mov	r3, r1
 8006ff2:	4b6c      	ldr	r3, [pc, #432]	; (80071a4 <UART_SetConfig+0x38c>)
 8006ff4:	fba3 1302 	umull	r1, r3, r3, r2
 8006ff8:	095b      	lsrs	r3, r3, #5
 8006ffa:	2164      	movs	r1, #100	; 0x64
 8006ffc:	fb01 f303 	mul.w	r3, r1, r3
 8007000:	1ad3      	subs	r3, r2, r3
 8007002:	00db      	lsls	r3, r3, #3
 8007004:	3332      	adds	r3, #50	; 0x32
 8007006:	4a67      	ldr	r2, [pc, #412]	; (80071a4 <UART_SetConfig+0x38c>)
 8007008:	fba2 2303 	umull	r2, r3, r2, r3
 800700c:	095b      	lsrs	r3, r3, #5
 800700e:	f003 0207 	and.w	r2, r3, #7
 8007012:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	4432      	add	r2, r6
 8007018:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800701a:	e0b9      	b.n	8007190 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800701c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800701e:	461c      	mov	r4, r3
 8007020:	f04f 0500 	mov.w	r5, #0
 8007024:	4622      	mov	r2, r4
 8007026:	462b      	mov	r3, r5
 8007028:	1891      	adds	r1, r2, r2
 800702a:	6139      	str	r1, [r7, #16]
 800702c:	415b      	adcs	r3, r3
 800702e:	617b      	str	r3, [r7, #20]
 8007030:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8007034:	1912      	adds	r2, r2, r4
 8007036:	eb45 0303 	adc.w	r3, r5, r3
 800703a:	f04f 0000 	mov.w	r0, #0
 800703e:	f04f 0100 	mov.w	r1, #0
 8007042:	00d9      	lsls	r1, r3, #3
 8007044:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8007048:	00d0      	lsls	r0, r2, #3
 800704a:	4602      	mov	r2, r0
 800704c:	460b      	mov	r3, r1
 800704e:	eb12 0804 	adds.w	r8, r2, r4
 8007052:	eb43 0905 	adc.w	r9, r3, r5
 8007056:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007058:	685b      	ldr	r3, [r3, #4]
 800705a:	4618      	mov	r0, r3
 800705c:	f04f 0100 	mov.w	r1, #0
 8007060:	f04f 0200 	mov.w	r2, #0
 8007064:	f04f 0300 	mov.w	r3, #0
 8007068:	008b      	lsls	r3, r1, #2
 800706a:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800706e:	0082      	lsls	r2, r0, #2
 8007070:	4640      	mov	r0, r8
 8007072:	4649      	mov	r1, r9
 8007074:	f7f9 fd98 	bl	8000ba8 <__aeabi_uldivmod>
 8007078:	4602      	mov	r2, r0
 800707a:	460b      	mov	r3, r1
 800707c:	4b49      	ldr	r3, [pc, #292]	; (80071a4 <UART_SetConfig+0x38c>)
 800707e:	fba3 2302 	umull	r2, r3, r3, r2
 8007082:	095b      	lsrs	r3, r3, #5
 8007084:	011e      	lsls	r6, r3, #4
 8007086:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007088:	4618      	mov	r0, r3
 800708a:	f04f 0100 	mov.w	r1, #0
 800708e:	4602      	mov	r2, r0
 8007090:	460b      	mov	r3, r1
 8007092:	1894      	adds	r4, r2, r2
 8007094:	60bc      	str	r4, [r7, #8]
 8007096:	415b      	adcs	r3, r3
 8007098:	60fb      	str	r3, [r7, #12]
 800709a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800709e:	1812      	adds	r2, r2, r0
 80070a0:	eb41 0303 	adc.w	r3, r1, r3
 80070a4:	f04f 0400 	mov.w	r4, #0
 80070a8:	f04f 0500 	mov.w	r5, #0
 80070ac:	00dd      	lsls	r5, r3, #3
 80070ae:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 80070b2:	00d4      	lsls	r4, r2, #3
 80070b4:	4622      	mov	r2, r4
 80070b6:	462b      	mov	r3, r5
 80070b8:	1814      	adds	r4, r2, r0
 80070ba:	64bc      	str	r4, [r7, #72]	; 0x48
 80070bc:	414b      	adcs	r3, r1
 80070be:	64fb      	str	r3, [r7, #76]	; 0x4c
 80070c0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 80070c2:	685b      	ldr	r3, [r3, #4]
 80070c4:	4618      	mov	r0, r3
 80070c6:	f04f 0100 	mov.w	r1, #0
 80070ca:	f04f 0200 	mov.w	r2, #0
 80070ce:	f04f 0300 	mov.w	r3, #0
 80070d2:	008b      	lsls	r3, r1, #2
 80070d4:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 80070d8:	0082      	lsls	r2, r0, #2
 80070da:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 80070de:	f7f9 fd63 	bl	8000ba8 <__aeabi_uldivmod>
 80070e2:	4602      	mov	r2, r0
 80070e4:	460b      	mov	r3, r1
 80070e6:	4b2f      	ldr	r3, [pc, #188]	; (80071a4 <UART_SetConfig+0x38c>)
 80070e8:	fba3 1302 	umull	r1, r3, r3, r2
 80070ec:	095b      	lsrs	r3, r3, #5
 80070ee:	2164      	movs	r1, #100	; 0x64
 80070f0:	fb01 f303 	mul.w	r3, r1, r3
 80070f4:	1ad3      	subs	r3, r2, r3
 80070f6:	011b      	lsls	r3, r3, #4
 80070f8:	3332      	adds	r3, #50	; 0x32
 80070fa:	4a2a      	ldr	r2, [pc, #168]	; (80071a4 <UART_SetConfig+0x38c>)
 80070fc:	fba2 2303 	umull	r2, r3, r2, r3
 8007100:	095b      	lsrs	r3, r3, #5
 8007102:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8007106:	441e      	add	r6, r3
 8007108:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800710a:	4618      	mov	r0, r3
 800710c:	f04f 0100 	mov.w	r1, #0
 8007110:	4602      	mov	r2, r0
 8007112:	460b      	mov	r3, r1
 8007114:	1894      	adds	r4, r2, r2
 8007116:	603c      	str	r4, [r7, #0]
 8007118:	415b      	adcs	r3, r3
 800711a:	607b      	str	r3, [r7, #4]
 800711c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8007120:	1812      	adds	r2, r2, r0
 8007122:	eb41 0303 	adc.w	r3, r1, r3
 8007126:	f04f 0400 	mov.w	r4, #0
 800712a:	f04f 0500 	mov.w	r5, #0
 800712e:	00dd      	lsls	r5, r3, #3
 8007130:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8007134:	00d4      	lsls	r4, r2, #3
 8007136:	4622      	mov	r2, r4
 8007138:	462b      	mov	r3, r5
 800713a:	eb12 0a00 	adds.w	sl, r2, r0
 800713e:	eb43 0b01 	adc.w	fp, r3, r1
 8007142:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8007144:	685b      	ldr	r3, [r3, #4]
 8007146:	4618      	mov	r0, r3
 8007148:	f04f 0100 	mov.w	r1, #0
 800714c:	f04f 0200 	mov.w	r2, #0
 8007150:	f04f 0300 	mov.w	r3, #0
 8007154:	008b      	lsls	r3, r1, #2
 8007156:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800715a:	0082      	lsls	r2, r0, #2
 800715c:	4650      	mov	r0, sl
 800715e:	4659      	mov	r1, fp
 8007160:	f7f9 fd22 	bl	8000ba8 <__aeabi_uldivmod>
 8007164:	4602      	mov	r2, r0
 8007166:	460b      	mov	r3, r1
 8007168:	4b0e      	ldr	r3, [pc, #56]	; (80071a4 <UART_SetConfig+0x38c>)
 800716a:	fba3 1302 	umull	r1, r3, r3, r2
 800716e:	095b      	lsrs	r3, r3, #5
 8007170:	2164      	movs	r1, #100	; 0x64
 8007172:	fb01 f303 	mul.w	r3, r1, r3
 8007176:	1ad3      	subs	r3, r2, r3
 8007178:	011b      	lsls	r3, r3, #4
 800717a:	3332      	adds	r3, #50	; 0x32
 800717c:	4a09      	ldr	r2, [pc, #36]	; (80071a4 <UART_SetConfig+0x38c>)
 800717e:	fba2 2303 	umull	r2, r3, r2, r3
 8007182:	095b      	lsrs	r3, r3, #5
 8007184:	f003 020f 	and.w	r2, r3, #15
 8007188:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	4432      	add	r2, r6
 800718e:	609a      	str	r2, [r3, #8]
}
 8007190:	bf00      	nop
 8007192:	377c      	adds	r7, #124	; 0x7c
 8007194:	46bd      	mov	sp, r7
 8007196:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800719a:	bf00      	nop
 800719c:	40011000 	.word	0x40011000
 80071a0:	40011400 	.word	0x40011400
 80071a4:	51eb851f 	.word	0x51eb851f

080071a8 <FSMC_NORSRAM_Init>:
  * @param  Device Pointer to NORSRAM device instance
  * @param  Init Pointer to NORSRAM Initialization structure   
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_InitTypeDef* Init)
{ 
 80071a8:	b480      	push	{r7}
 80071aa:	b085      	sub	sp, #20
 80071ac:	af00      	add	r7, sp, #0
 80071ae:	6078      	str	r0, [r7, #4]
 80071b0:	6039      	str	r1, [r7, #0]
  uint32_t tmpr = 0U;
 80071b2:	2300      	movs	r3, #0
 80071b4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
  assert_param(IS_FSMC_CONTINOUS_CLOCK(Init->ContinuousClock));
#endif /* STM32F412Zx || STM32F412Vx || STM32F413xx || STM32F423xx */
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Init->NSBank];
 80071b6:	683b      	ldr	r3, [r7, #0]
 80071b8:	681a      	ldr	r2, [r3, #0]
 80071ba:	687b      	ldr	r3, [r7, #4]
 80071bc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80071c0:	60fb      	str	r3, [r7, #12]

#if defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  /* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,
           WAITEN, EXTMOD, ASYNCWAIT, CPSIZE and CBURSTRW bits */
  tmpr &= ((uint32_t)~(FSMC_BCR1_MBKEN     | FSMC_BCR1_MUXEN    | FSMC_BCR1_MTYP     | \
 80071c2:	68fa      	ldr	r2, [r7, #12]
 80071c4:	4b20      	ldr	r3, [pc, #128]	; (8007248 <FSMC_NORSRAM_Init+0xa0>)
 80071c6:	4013      	ands	r3, r2
 80071c8:	60fb      	str	r3, [r7, #12]
                       FSMC_BCR1_MWID      | FSMC_BCR1_FACCEN   | FSMC_BCR1_BURSTEN  | \
                       FSMC_BCR1_WAITPOL   | FSMC_BCR1_WRAPMOD  | FSMC_BCR1_WAITCFG  | \
                       FSMC_BCR1_WREN      | FSMC_BCR1_WAITEN   | FSMC_BCR1_EXTMOD   | \
                       FSMC_BCR1_ASYNCWAIT | FSMC_BCR1_CPSIZE   | FSMC_BCR1_CBURSTRW));
  /* Set NORSRAM device control parameters */
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	685a      	ldr	r2, [r3, #4]
                     Init->MemoryType           |\
 80071ce:	683b      	ldr	r3, [r7, #0]
 80071d0:	689b      	ldr	r3, [r3, #8]
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 80071d2:	431a      	orrs	r2, r3
                     Init->MemoryDataWidth      |\
 80071d4:	683b      	ldr	r3, [r7, #0]
 80071d6:	68db      	ldr	r3, [r3, #12]
                     Init->MemoryType           |\
 80071d8:	431a      	orrs	r2, r3
                     Init->BurstAccessMode      |\
 80071da:	683b      	ldr	r3, [r7, #0]
 80071dc:	691b      	ldr	r3, [r3, #16]
                     Init->MemoryDataWidth      |\
 80071de:	431a      	orrs	r2, r3
                     Init->WaitSignalPolarity   |\
 80071e0:	683b      	ldr	r3, [r7, #0]
 80071e2:	695b      	ldr	r3, [r3, #20]
                     Init->BurstAccessMode      |\
 80071e4:	431a      	orrs	r2, r3
                     Init->WrapMode             |\
 80071e6:	683b      	ldr	r3, [r7, #0]
 80071e8:	699b      	ldr	r3, [r3, #24]
                     Init->WaitSignalPolarity   |\
 80071ea:	431a      	orrs	r2, r3
                     Init->WaitSignalActive     |\
 80071ec:	683b      	ldr	r3, [r7, #0]
 80071ee:	69db      	ldr	r3, [r3, #28]
                     Init->WrapMode             |\
 80071f0:	431a      	orrs	r2, r3
                     Init->WriteOperation       |\
 80071f2:	683b      	ldr	r3, [r7, #0]
 80071f4:	6a1b      	ldr	r3, [r3, #32]
                     Init->WaitSignalActive     |\
 80071f6:	431a      	orrs	r2, r3
                     Init->WaitSignal           |\
 80071f8:	683b      	ldr	r3, [r7, #0]
 80071fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
                     Init->WriteOperation       |\
 80071fc:	431a      	orrs	r2, r3
                     Init->ExtendedMode         |\
 80071fe:	683b      	ldr	r3, [r7, #0]
 8007200:	6a9b      	ldr	r3, [r3, #40]	; 0x28
                     Init->WaitSignal           |\
 8007202:	431a      	orrs	r2, r3
                     Init->AsynchronousWait     |\
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	6adb      	ldr	r3, [r3, #44]	; 0x2c
                     Init->ExtendedMode         |\
 8007208:	431a      	orrs	r2, r3
                     Init->PageSize             |\
 800720a:	683b      	ldr	r3, [r7, #0]
 800720c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
                     Init->AsynchronousWait     |\
 800720e:	431a      	orrs	r2, r3
                     Init->WriteBurst
 8007210:	683b      	ldr	r3, [r7, #0]
 8007212:	6b1b      	ldr	r3, [r3, #48]	; 0x30
                     Init->PageSize             |\
 8007214:	4313      	orrs	r3, r2
  tmpr |= (uint32_t)(Init->DataAddressMux       |\
 8007216:	68fa      	ldr	r2, [r7, #12]
 8007218:	4313      	orrs	r3, r2
 800721a:	60fb      	str	r3, [r7, #12]
                     Init->ContinuousClock      |\
                     Init->PageSize             |\
                     Init->WriteFifo);
#endif /* STM32F405xx || STM32F415xx || STM32F407xx || STM32F417xx */ 
            
  if(Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 800721c:	683b      	ldr	r3, [r7, #0]
 800721e:	689b      	ldr	r3, [r3, #8]
 8007220:	2b08      	cmp	r3, #8
 8007222:	d103      	bne.n	800722c <FSMC_NORSRAM_Init+0x84>
  {
    tmpr |= (uint32_t)FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8007224:	68fb      	ldr	r3, [r7, #12]
 8007226:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800722a:	60fb      	str	r3, [r7, #12]
  }

  Device->BTCR[Init->NSBank] = tmpr;
 800722c:	683b      	ldr	r3, [r7, #0]
 800722e:	681a      	ldr	r2, [r3, #0]
 8007230:	687b      	ldr	r3, [r7, #4]
 8007232:	68f9      	ldr	r1, [r7, #12]
 8007234:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  {
    Device->BTCR[FSMC_NORSRAM_BANK1] |= (uint32_t)(Init->WriteFifo);
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 8007238:	2300      	movs	r3, #0
}
 800723a:	4618      	mov	r0, r3
 800723c:	3714      	adds	r7, #20
 800723e:	46bd      	mov	sp, r7
 8007240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007244:	4770      	bx	lr
 8007246:	bf00      	nop
 8007248:	fff00080 	.word	0xfff00080

0800724c <FSMC_NORSRAM_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 800724c:	b480      	push	{r7}
 800724e:	b087      	sub	sp, #28
 8007250:	af00      	add	r7, sp, #0
 8007252:	60f8      	str	r0, [r7, #12]
 8007254:	60b9      	str	r1, [r7, #8]
 8007256:	607a      	str	r2, [r7, #4]
  uint32_t tmpr = 0U;
 8007258:	2300      	movs	r3, #0
 800725a:	617b      	str	r3, [r7, #20]
  assert_param(IS_FSMC_DATA_LATENCY(Timing->DataLatency));
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
  /* Get the BTCR register value */
  tmpr = Device->BTCR[Bank + 1U];
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	1c5a      	adds	r2, r3, #1
 8007260:	68fb      	ldr	r3, [r7, #12]
 8007262:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007266:	617b      	str	r3, [r7, #20]

  /* Clear ADDSET, ADDHLD, DATAST, BUSTURN, CLKDIV, DATLAT and ACCMOD bits */
  tmpr &= ((uint32_t)~(FSMC_BTR1_ADDSET  | FSMC_BTR1_ADDHLD | FSMC_BTR1_DATAST | \
 8007268:	697b      	ldr	r3, [r7, #20]
 800726a:	f003 4340 	and.w	r3, r3, #3221225472	; 0xc0000000
 800726e:	617b      	str	r3, [r7, #20]
                       FSMC_BTR1_BUSTURN | FSMC_BTR1_CLKDIV | FSMC_BTR1_DATLAT | \
                       FSMC_BTR1_ACCMOD));
  
  /* Set FSMC_NORSRAM device timing parameters */  
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007270:	68bb      	ldr	r3, [r7, #8]
 8007272:	681a      	ldr	r2, [r3, #0]
                    ((Timing->AddressHoldTime) << 4U)          |\
 8007274:	68bb      	ldr	r3, [r7, #8]
 8007276:	685b      	ldr	r3, [r3, #4]
 8007278:	011b      	lsls	r3, r3, #4
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 800727a:	431a      	orrs	r2, r3
                    ((Timing->DataSetupTime) << 8U)            |\
 800727c:	68bb      	ldr	r3, [r7, #8]
 800727e:	689b      	ldr	r3, [r3, #8]
 8007280:	021b      	lsls	r3, r3, #8
                    ((Timing->AddressHoldTime) << 4U)          |\
 8007282:	431a      	orrs	r2, r3
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	68db      	ldr	r3, [r3, #12]
 8007288:	041b      	lsls	r3, r3, #16
                    ((Timing->DataSetupTime) << 8U)            |\
 800728a:	431a      	orrs	r2, r3
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800728c:	68bb      	ldr	r3, [r7, #8]
 800728e:	691b      	ldr	r3, [r3, #16]
 8007290:	3b01      	subs	r3, #1
 8007292:	051b      	lsls	r3, r3, #20
                    ((Timing->BusTurnAroundDuration) << 16U)   |\
 8007294:	431a      	orrs	r2, r3
                    (((Timing->DataLatency)-2U) << 24U)        |\
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	695b      	ldr	r3, [r3, #20]
 800729a:	3b02      	subs	r3, #2
 800729c:	061b      	lsls	r3, r3, #24
                    (((Timing->CLKDivision)-1U) << 20U)        |\
 800729e:	431a      	orrs	r2, r3
                    (Timing->AccessMode));
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	699b      	ldr	r3, [r3, #24]
  tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80072a4:	4313      	orrs	r3, r2
 80072a6:	697a      	ldr	r2, [r7, #20]
 80072a8:	4313      	orrs	r3, r2
 80072aa:	617b      	str	r3, [r7, #20]
  
  Device->BTCR[Bank + 1] = tmpr; 
 80072ac:	687b      	ldr	r3, [r7, #4]
 80072ae:	1c5a      	adds	r2, r3, #1
 80072b0:	68fb      	ldr	r3, [r7, #12]
 80072b2:	6979      	ldr	r1, [r7, #20]
 80072b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision)-1U) << 20U);
    Device->BTCR[FSMC_NORSRAM_BANK1 + 1U] = tmpr;
  }
#endif /* STM32F412Zx || STM32F412Vx || STM32F412Rx || STM32F413xx || STM32F423xx */

  return HAL_OK;
 80072b8:	2300      	movs	r3, #0
}
 80072ba:	4618      	mov	r0, r3
 80072bc:	371c      	adds	r7, #28
 80072be:	46bd      	mov	sp, r7
 80072c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072c4:	4770      	bx	lr
	...

080072c8 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @param  Timing Pointer to NORSRAM Timing structure
  * @param  Bank NORSRAM bank number  
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device, FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank, uint32_t ExtendedMode)
{
 80072c8:	b480      	push	{r7}
 80072ca:	b087      	sub	sp, #28
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	60f8      	str	r0, [r7, #12]
 80072d0:	60b9      	str	r1, [r7, #8]
 80072d2:	607a      	str	r2, [r7, #4]
 80072d4:	603b      	str	r3, [r7, #0]
  uint32_t tmpr = 0U;
 80072d6:	2300      	movs	r3, #0
 80072d8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if(ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80072e0:	d122      	bne.n	8007328 <FSMC_NORSRAM_Extended_Timing_Init+0x60>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));
  
    /* Get the BWTR register value */
    tmpr = Device->BWTR[Bank];
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	687a      	ldr	r2, [r7, #4]
 80072e6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80072ea:	617b      	str	r3, [r7, #20]
    
    /* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */
    tmpr &= ((uint32_t)~(FSMC_BWTR1_ADDSET  | FSMC_BWTR1_ADDHLD | FSMC_BWTR1_DATAST | \
 80072ec:	697a      	ldr	r2, [r7, #20]
 80072ee:	4b15      	ldr	r3, [pc, #84]	; (8007344 <FSMC_NORSRAM_Extended_Timing_Init+0x7c>)
 80072f0:	4013      	ands	r3, r2
 80072f2:	617b      	str	r3, [r7, #20]
                         FSMC_BWTR1_BUSTURN | FSMC_BWTR1_ACCMOD));

    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80072f4:	68bb      	ldr	r3, [r7, #8]
 80072f6:	681a      	ldr	r2, [r3, #0]
                      ((Timing->AddressHoldTime) << 4U)          |\
 80072f8:	68bb      	ldr	r3, [r7, #8]
 80072fa:	685b      	ldr	r3, [r3, #4]
 80072fc:	011b      	lsls	r3, r3, #4
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 80072fe:	431a      	orrs	r2, r3
                      ((Timing->DataSetupTime) << 8U)            |\
 8007300:	68bb      	ldr	r3, [r7, #8]
 8007302:	689b      	ldr	r3, [r3, #8]
 8007304:	021b      	lsls	r3, r3, #8
                      ((Timing->AddressHoldTime) << 4U)          |\
 8007306:	431a      	orrs	r2, r3
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8007308:	68bb      	ldr	r3, [r7, #8]
 800730a:	68db      	ldr	r3, [r3, #12]
 800730c:	041b      	lsls	r3, r3, #16
                      ((Timing->DataSetupTime) << 8U)            |\
 800730e:	431a      	orrs	r2, r3
                      (Timing->AccessMode));
 8007310:	68bb      	ldr	r3, [r7, #8]
 8007312:	699b      	ldr	r3, [r3, #24]
                      ((Timing->BusTurnAroundDuration) << 16U)   |\
 8007314:	4313      	orrs	r3, r2
    tmpr |= (uint32_t)(Timing->AddressSetupTime                  |\
 8007316:	697a      	ldr	r2, [r7, #20]
 8007318:	4313      	orrs	r3, r2
 800731a:	617b      	str	r3, [r7, #20]
    
    Device->BWTR[Bank] = tmpr;
 800731c:	68fb      	ldr	r3, [r7, #12]
 800731e:	687a      	ldr	r2, [r7, #4]
 8007320:	6979      	ldr	r1, [r7, #20]
 8007322:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8007326:	e005      	b.n	8007334 <FSMC_NORSRAM_Extended_Timing_Init+0x6c>
  }
  else                                        
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8007328:	68fb      	ldr	r3, [r7, #12]
 800732a:	687a      	ldr	r2, [r7, #4]
 800732c:	f06f 4170 	mvn.w	r1, #4026531840	; 0xf0000000
 8007330:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }   
  
  return HAL_OK;  
 8007334:	2300      	movs	r3, #0
}
 8007336:	4618      	mov	r0, r3
 8007338:	371c      	adds	r7, #28
 800733a:	46bd      	mov	sp, r7
 800733c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007340:	4770      	bx	lr
 8007342:	bf00      	nop
 8007344:	cff00000 	.word	0xcff00000

08007348 <__errno>:
 8007348:	4b01      	ldr	r3, [pc, #4]	; (8007350 <__errno+0x8>)
 800734a:	6818      	ldr	r0, [r3, #0]
 800734c:	4770      	bx	lr
 800734e:	bf00      	nop
 8007350:	20000014 	.word	0x20000014

08007354 <__libc_init_array>:
 8007354:	b570      	push	{r4, r5, r6, lr}
 8007356:	4d0d      	ldr	r5, [pc, #52]	; (800738c <__libc_init_array+0x38>)
 8007358:	4c0d      	ldr	r4, [pc, #52]	; (8007390 <__libc_init_array+0x3c>)
 800735a:	1b64      	subs	r4, r4, r5
 800735c:	10a4      	asrs	r4, r4, #2
 800735e:	2600      	movs	r6, #0
 8007360:	42a6      	cmp	r6, r4
 8007362:	d109      	bne.n	8007378 <__libc_init_array+0x24>
 8007364:	4d0b      	ldr	r5, [pc, #44]	; (8007394 <__libc_init_array+0x40>)
 8007366:	4c0c      	ldr	r4, [pc, #48]	; (8007398 <__libc_init_array+0x44>)
 8007368:	f002 fec8 	bl	800a0fc <_init>
 800736c:	1b64      	subs	r4, r4, r5
 800736e:	10a4      	asrs	r4, r4, #2
 8007370:	2600      	movs	r6, #0
 8007372:	42a6      	cmp	r6, r4
 8007374:	d105      	bne.n	8007382 <__libc_init_array+0x2e>
 8007376:	bd70      	pop	{r4, r5, r6, pc}
 8007378:	f855 3b04 	ldr.w	r3, [r5], #4
 800737c:	4798      	blx	r3
 800737e:	3601      	adds	r6, #1
 8007380:	e7ee      	b.n	8007360 <__libc_init_array+0xc>
 8007382:	f855 3b04 	ldr.w	r3, [r5], #4
 8007386:	4798      	blx	r3
 8007388:	3601      	adds	r6, #1
 800738a:	e7f2      	b.n	8007372 <__libc_init_array+0x1e>
 800738c:	0800d4ac 	.word	0x0800d4ac
 8007390:	0800d4ac 	.word	0x0800d4ac
 8007394:	0800d4ac 	.word	0x0800d4ac
 8007398:	0800d4b0 	.word	0x0800d4b0

0800739c <memset>:
 800739c:	4402      	add	r2, r0
 800739e:	4603      	mov	r3, r0
 80073a0:	4293      	cmp	r3, r2
 80073a2:	d100      	bne.n	80073a6 <memset+0xa>
 80073a4:	4770      	bx	lr
 80073a6:	f803 1b01 	strb.w	r1, [r3], #1
 80073aa:	e7f9      	b.n	80073a0 <memset+0x4>

080073ac <__cvt>:
 80073ac:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80073b0:	ec55 4b10 	vmov	r4, r5, d0
 80073b4:	2d00      	cmp	r5, #0
 80073b6:	460e      	mov	r6, r1
 80073b8:	4619      	mov	r1, r3
 80073ba:	462b      	mov	r3, r5
 80073bc:	bfbb      	ittet	lt
 80073be:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80073c2:	461d      	movlt	r5, r3
 80073c4:	2300      	movge	r3, #0
 80073c6:	232d      	movlt	r3, #45	; 0x2d
 80073c8:	700b      	strb	r3, [r1, #0]
 80073ca:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80073cc:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 80073d0:	4691      	mov	r9, r2
 80073d2:	f023 0820 	bic.w	r8, r3, #32
 80073d6:	bfbc      	itt	lt
 80073d8:	4622      	movlt	r2, r4
 80073da:	4614      	movlt	r4, r2
 80073dc:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80073e0:	d005      	beq.n	80073ee <__cvt+0x42>
 80073e2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80073e6:	d100      	bne.n	80073ea <__cvt+0x3e>
 80073e8:	3601      	adds	r6, #1
 80073ea:	2102      	movs	r1, #2
 80073ec:	e000      	b.n	80073f0 <__cvt+0x44>
 80073ee:	2103      	movs	r1, #3
 80073f0:	ab03      	add	r3, sp, #12
 80073f2:	9301      	str	r3, [sp, #4]
 80073f4:	ab02      	add	r3, sp, #8
 80073f6:	9300      	str	r3, [sp, #0]
 80073f8:	ec45 4b10 	vmov	d0, r4, r5
 80073fc:	4653      	mov	r3, sl
 80073fe:	4632      	mov	r2, r6
 8007400:	f000 fcfe 	bl	8007e00 <_dtoa_r>
 8007404:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8007408:	4607      	mov	r7, r0
 800740a:	d102      	bne.n	8007412 <__cvt+0x66>
 800740c:	f019 0f01 	tst.w	r9, #1
 8007410:	d022      	beq.n	8007458 <__cvt+0xac>
 8007412:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8007416:	eb07 0906 	add.w	r9, r7, r6
 800741a:	d110      	bne.n	800743e <__cvt+0x92>
 800741c:	783b      	ldrb	r3, [r7, #0]
 800741e:	2b30      	cmp	r3, #48	; 0x30
 8007420:	d10a      	bne.n	8007438 <__cvt+0x8c>
 8007422:	2200      	movs	r2, #0
 8007424:	2300      	movs	r3, #0
 8007426:	4620      	mov	r0, r4
 8007428:	4629      	mov	r1, r5
 800742a:	f7f9 fb4d 	bl	8000ac8 <__aeabi_dcmpeq>
 800742e:	b918      	cbnz	r0, 8007438 <__cvt+0x8c>
 8007430:	f1c6 0601 	rsb	r6, r6, #1
 8007434:	f8ca 6000 	str.w	r6, [sl]
 8007438:	f8da 3000 	ldr.w	r3, [sl]
 800743c:	4499      	add	r9, r3
 800743e:	2200      	movs	r2, #0
 8007440:	2300      	movs	r3, #0
 8007442:	4620      	mov	r0, r4
 8007444:	4629      	mov	r1, r5
 8007446:	f7f9 fb3f 	bl	8000ac8 <__aeabi_dcmpeq>
 800744a:	b108      	cbz	r0, 8007450 <__cvt+0xa4>
 800744c:	f8cd 900c 	str.w	r9, [sp, #12]
 8007450:	2230      	movs	r2, #48	; 0x30
 8007452:	9b03      	ldr	r3, [sp, #12]
 8007454:	454b      	cmp	r3, r9
 8007456:	d307      	bcc.n	8007468 <__cvt+0xbc>
 8007458:	9b03      	ldr	r3, [sp, #12]
 800745a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800745c:	1bdb      	subs	r3, r3, r7
 800745e:	4638      	mov	r0, r7
 8007460:	6013      	str	r3, [r2, #0]
 8007462:	b004      	add	sp, #16
 8007464:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007468:	1c59      	adds	r1, r3, #1
 800746a:	9103      	str	r1, [sp, #12]
 800746c:	701a      	strb	r2, [r3, #0]
 800746e:	e7f0      	b.n	8007452 <__cvt+0xa6>

08007470 <__exponent>:
 8007470:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007472:	4603      	mov	r3, r0
 8007474:	2900      	cmp	r1, #0
 8007476:	bfb8      	it	lt
 8007478:	4249      	neglt	r1, r1
 800747a:	f803 2b02 	strb.w	r2, [r3], #2
 800747e:	bfb4      	ite	lt
 8007480:	222d      	movlt	r2, #45	; 0x2d
 8007482:	222b      	movge	r2, #43	; 0x2b
 8007484:	2909      	cmp	r1, #9
 8007486:	7042      	strb	r2, [r0, #1]
 8007488:	dd2a      	ble.n	80074e0 <__exponent+0x70>
 800748a:	f10d 0407 	add.w	r4, sp, #7
 800748e:	46a4      	mov	ip, r4
 8007490:	270a      	movs	r7, #10
 8007492:	46a6      	mov	lr, r4
 8007494:	460a      	mov	r2, r1
 8007496:	fb91 f6f7 	sdiv	r6, r1, r7
 800749a:	fb07 1516 	mls	r5, r7, r6, r1
 800749e:	3530      	adds	r5, #48	; 0x30
 80074a0:	2a63      	cmp	r2, #99	; 0x63
 80074a2:	f104 34ff 	add.w	r4, r4, #4294967295
 80074a6:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80074aa:	4631      	mov	r1, r6
 80074ac:	dcf1      	bgt.n	8007492 <__exponent+0x22>
 80074ae:	3130      	adds	r1, #48	; 0x30
 80074b0:	f1ae 0502 	sub.w	r5, lr, #2
 80074b4:	f804 1c01 	strb.w	r1, [r4, #-1]
 80074b8:	1c44      	adds	r4, r0, #1
 80074ba:	4629      	mov	r1, r5
 80074bc:	4561      	cmp	r1, ip
 80074be:	d30a      	bcc.n	80074d6 <__exponent+0x66>
 80074c0:	f10d 0209 	add.w	r2, sp, #9
 80074c4:	eba2 020e 	sub.w	r2, r2, lr
 80074c8:	4565      	cmp	r5, ip
 80074ca:	bf88      	it	hi
 80074cc:	2200      	movhi	r2, #0
 80074ce:	4413      	add	r3, r2
 80074d0:	1a18      	subs	r0, r3, r0
 80074d2:	b003      	add	sp, #12
 80074d4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80074d6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80074da:	f804 2f01 	strb.w	r2, [r4, #1]!
 80074de:	e7ed      	b.n	80074bc <__exponent+0x4c>
 80074e0:	2330      	movs	r3, #48	; 0x30
 80074e2:	3130      	adds	r1, #48	; 0x30
 80074e4:	7083      	strb	r3, [r0, #2]
 80074e6:	70c1      	strb	r1, [r0, #3]
 80074e8:	1d03      	adds	r3, r0, #4
 80074ea:	e7f1      	b.n	80074d0 <__exponent+0x60>

080074ec <_printf_float>:
 80074ec:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074f0:	ed2d 8b02 	vpush	{d8}
 80074f4:	b08d      	sub	sp, #52	; 0x34
 80074f6:	460c      	mov	r4, r1
 80074f8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80074fc:	4616      	mov	r6, r2
 80074fe:	461f      	mov	r7, r3
 8007500:	4605      	mov	r5, r0
 8007502:	f001 fa69 	bl	80089d8 <_localeconv_r>
 8007506:	f8d0 a000 	ldr.w	sl, [r0]
 800750a:	4650      	mov	r0, sl
 800750c:	f7f8 fe60 	bl	80001d0 <strlen>
 8007510:	2300      	movs	r3, #0
 8007512:	930a      	str	r3, [sp, #40]	; 0x28
 8007514:	6823      	ldr	r3, [r4, #0]
 8007516:	9305      	str	r3, [sp, #20]
 8007518:	f8d8 3000 	ldr.w	r3, [r8]
 800751c:	f894 b018 	ldrb.w	fp, [r4, #24]
 8007520:	3307      	adds	r3, #7
 8007522:	f023 0307 	bic.w	r3, r3, #7
 8007526:	f103 0208 	add.w	r2, r3, #8
 800752a:	f8c8 2000 	str.w	r2, [r8]
 800752e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007532:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8007536:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800753a:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800753e:	9307      	str	r3, [sp, #28]
 8007540:	f8cd 8018 	str.w	r8, [sp, #24]
 8007544:	ee08 0a10 	vmov	s16, r0
 8007548:	4b9f      	ldr	r3, [pc, #636]	; (80077c8 <_printf_float+0x2dc>)
 800754a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800754e:	f04f 32ff 	mov.w	r2, #4294967295
 8007552:	f7f9 faeb 	bl	8000b2c <__aeabi_dcmpun>
 8007556:	bb88      	cbnz	r0, 80075bc <_printf_float+0xd0>
 8007558:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800755c:	4b9a      	ldr	r3, [pc, #616]	; (80077c8 <_printf_float+0x2dc>)
 800755e:	f04f 32ff 	mov.w	r2, #4294967295
 8007562:	f7f9 fac5 	bl	8000af0 <__aeabi_dcmple>
 8007566:	bb48      	cbnz	r0, 80075bc <_printf_float+0xd0>
 8007568:	2200      	movs	r2, #0
 800756a:	2300      	movs	r3, #0
 800756c:	4640      	mov	r0, r8
 800756e:	4649      	mov	r1, r9
 8007570:	f7f9 fab4 	bl	8000adc <__aeabi_dcmplt>
 8007574:	b110      	cbz	r0, 800757c <_printf_float+0x90>
 8007576:	232d      	movs	r3, #45	; 0x2d
 8007578:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800757c:	4b93      	ldr	r3, [pc, #588]	; (80077cc <_printf_float+0x2e0>)
 800757e:	4894      	ldr	r0, [pc, #592]	; (80077d0 <_printf_float+0x2e4>)
 8007580:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007584:	bf94      	ite	ls
 8007586:	4698      	movls	r8, r3
 8007588:	4680      	movhi	r8, r0
 800758a:	2303      	movs	r3, #3
 800758c:	6123      	str	r3, [r4, #16]
 800758e:	9b05      	ldr	r3, [sp, #20]
 8007590:	f023 0204 	bic.w	r2, r3, #4
 8007594:	6022      	str	r2, [r4, #0]
 8007596:	f04f 0900 	mov.w	r9, #0
 800759a:	9700      	str	r7, [sp, #0]
 800759c:	4633      	mov	r3, r6
 800759e:	aa0b      	add	r2, sp, #44	; 0x2c
 80075a0:	4621      	mov	r1, r4
 80075a2:	4628      	mov	r0, r5
 80075a4:	f000 f9d8 	bl	8007958 <_printf_common>
 80075a8:	3001      	adds	r0, #1
 80075aa:	f040 8090 	bne.w	80076ce <_printf_float+0x1e2>
 80075ae:	f04f 30ff 	mov.w	r0, #4294967295
 80075b2:	b00d      	add	sp, #52	; 0x34
 80075b4:	ecbd 8b02 	vpop	{d8}
 80075b8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80075bc:	4642      	mov	r2, r8
 80075be:	464b      	mov	r3, r9
 80075c0:	4640      	mov	r0, r8
 80075c2:	4649      	mov	r1, r9
 80075c4:	f7f9 fab2 	bl	8000b2c <__aeabi_dcmpun>
 80075c8:	b140      	cbz	r0, 80075dc <_printf_float+0xf0>
 80075ca:	464b      	mov	r3, r9
 80075cc:	2b00      	cmp	r3, #0
 80075ce:	bfbc      	itt	lt
 80075d0:	232d      	movlt	r3, #45	; 0x2d
 80075d2:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 80075d6:	487f      	ldr	r0, [pc, #508]	; (80077d4 <_printf_float+0x2e8>)
 80075d8:	4b7f      	ldr	r3, [pc, #508]	; (80077d8 <_printf_float+0x2ec>)
 80075da:	e7d1      	b.n	8007580 <_printf_float+0x94>
 80075dc:	6863      	ldr	r3, [r4, #4]
 80075de:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80075e2:	9206      	str	r2, [sp, #24]
 80075e4:	1c5a      	adds	r2, r3, #1
 80075e6:	d13f      	bne.n	8007668 <_printf_float+0x17c>
 80075e8:	2306      	movs	r3, #6
 80075ea:	6063      	str	r3, [r4, #4]
 80075ec:	9b05      	ldr	r3, [sp, #20]
 80075ee:	6861      	ldr	r1, [r4, #4]
 80075f0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80075f4:	2300      	movs	r3, #0
 80075f6:	9303      	str	r3, [sp, #12]
 80075f8:	ab0a      	add	r3, sp, #40	; 0x28
 80075fa:	e9cd b301 	strd	fp, r3, [sp, #4]
 80075fe:	ab09      	add	r3, sp, #36	; 0x24
 8007600:	ec49 8b10 	vmov	d0, r8, r9
 8007604:	9300      	str	r3, [sp, #0]
 8007606:	6022      	str	r2, [r4, #0]
 8007608:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800760c:	4628      	mov	r0, r5
 800760e:	f7ff fecd 	bl	80073ac <__cvt>
 8007612:	9b06      	ldr	r3, [sp, #24]
 8007614:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007616:	2b47      	cmp	r3, #71	; 0x47
 8007618:	4680      	mov	r8, r0
 800761a:	d108      	bne.n	800762e <_printf_float+0x142>
 800761c:	1cc8      	adds	r0, r1, #3
 800761e:	db02      	blt.n	8007626 <_printf_float+0x13a>
 8007620:	6863      	ldr	r3, [r4, #4]
 8007622:	4299      	cmp	r1, r3
 8007624:	dd41      	ble.n	80076aa <_printf_float+0x1be>
 8007626:	f1ab 0b02 	sub.w	fp, fp, #2
 800762a:	fa5f fb8b 	uxtb.w	fp, fp
 800762e:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007632:	d820      	bhi.n	8007676 <_printf_float+0x18a>
 8007634:	3901      	subs	r1, #1
 8007636:	465a      	mov	r2, fp
 8007638:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800763c:	9109      	str	r1, [sp, #36]	; 0x24
 800763e:	f7ff ff17 	bl	8007470 <__exponent>
 8007642:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007644:	1813      	adds	r3, r2, r0
 8007646:	2a01      	cmp	r2, #1
 8007648:	4681      	mov	r9, r0
 800764a:	6123      	str	r3, [r4, #16]
 800764c:	dc02      	bgt.n	8007654 <_printf_float+0x168>
 800764e:	6822      	ldr	r2, [r4, #0]
 8007650:	07d2      	lsls	r2, r2, #31
 8007652:	d501      	bpl.n	8007658 <_printf_float+0x16c>
 8007654:	3301      	adds	r3, #1
 8007656:	6123      	str	r3, [r4, #16]
 8007658:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800765c:	2b00      	cmp	r3, #0
 800765e:	d09c      	beq.n	800759a <_printf_float+0xae>
 8007660:	232d      	movs	r3, #45	; 0x2d
 8007662:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007666:	e798      	b.n	800759a <_printf_float+0xae>
 8007668:	9a06      	ldr	r2, [sp, #24]
 800766a:	2a47      	cmp	r2, #71	; 0x47
 800766c:	d1be      	bne.n	80075ec <_printf_float+0x100>
 800766e:	2b00      	cmp	r3, #0
 8007670:	d1bc      	bne.n	80075ec <_printf_float+0x100>
 8007672:	2301      	movs	r3, #1
 8007674:	e7b9      	b.n	80075ea <_printf_float+0xfe>
 8007676:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800767a:	d118      	bne.n	80076ae <_printf_float+0x1c2>
 800767c:	2900      	cmp	r1, #0
 800767e:	6863      	ldr	r3, [r4, #4]
 8007680:	dd0b      	ble.n	800769a <_printf_float+0x1ae>
 8007682:	6121      	str	r1, [r4, #16]
 8007684:	b913      	cbnz	r3, 800768c <_printf_float+0x1a0>
 8007686:	6822      	ldr	r2, [r4, #0]
 8007688:	07d0      	lsls	r0, r2, #31
 800768a:	d502      	bpl.n	8007692 <_printf_float+0x1a6>
 800768c:	3301      	adds	r3, #1
 800768e:	440b      	add	r3, r1
 8007690:	6123      	str	r3, [r4, #16]
 8007692:	65a1      	str	r1, [r4, #88]	; 0x58
 8007694:	f04f 0900 	mov.w	r9, #0
 8007698:	e7de      	b.n	8007658 <_printf_float+0x16c>
 800769a:	b913      	cbnz	r3, 80076a2 <_printf_float+0x1b6>
 800769c:	6822      	ldr	r2, [r4, #0]
 800769e:	07d2      	lsls	r2, r2, #31
 80076a0:	d501      	bpl.n	80076a6 <_printf_float+0x1ba>
 80076a2:	3302      	adds	r3, #2
 80076a4:	e7f4      	b.n	8007690 <_printf_float+0x1a4>
 80076a6:	2301      	movs	r3, #1
 80076a8:	e7f2      	b.n	8007690 <_printf_float+0x1a4>
 80076aa:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80076ae:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80076b0:	4299      	cmp	r1, r3
 80076b2:	db05      	blt.n	80076c0 <_printf_float+0x1d4>
 80076b4:	6823      	ldr	r3, [r4, #0]
 80076b6:	6121      	str	r1, [r4, #16]
 80076b8:	07d8      	lsls	r0, r3, #31
 80076ba:	d5ea      	bpl.n	8007692 <_printf_float+0x1a6>
 80076bc:	1c4b      	adds	r3, r1, #1
 80076be:	e7e7      	b.n	8007690 <_printf_float+0x1a4>
 80076c0:	2900      	cmp	r1, #0
 80076c2:	bfd4      	ite	le
 80076c4:	f1c1 0202 	rsble	r2, r1, #2
 80076c8:	2201      	movgt	r2, #1
 80076ca:	4413      	add	r3, r2
 80076cc:	e7e0      	b.n	8007690 <_printf_float+0x1a4>
 80076ce:	6823      	ldr	r3, [r4, #0]
 80076d0:	055a      	lsls	r2, r3, #21
 80076d2:	d407      	bmi.n	80076e4 <_printf_float+0x1f8>
 80076d4:	6923      	ldr	r3, [r4, #16]
 80076d6:	4642      	mov	r2, r8
 80076d8:	4631      	mov	r1, r6
 80076da:	4628      	mov	r0, r5
 80076dc:	47b8      	blx	r7
 80076de:	3001      	adds	r0, #1
 80076e0:	d12c      	bne.n	800773c <_printf_float+0x250>
 80076e2:	e764      	b.n	80075ae <_printf_float+0xc2>
 80076e4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80076e8:	f240 80e0 	bls.w	80078ac <_printf_float+0x3c0>
 80076ec:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80076f0:	2200      	movs	r2, #0
 80076f2:	2300      	movs	r3, #0
 80076f4:	f7f9 f9e8 	bl	8000ac8 <__aeabi_dcmpeq>
 80076f8:	2800      	cmp	r0, #0
 80076fa:	d034      	beq.n	8007766 <_printf_float+0x27a>
 80076fc:	4a37      	ldr	r2, [pc, #220]	; (80077dc <_printf_float+0x2f0>)
 80076fe:	2301      	movs	r3, #1
 8007700:	4631      	mov	r1, r6
 8007702:	4628      	mov	r0, r5
 8007704:	47b8      	blx	r7
 8007706:	3001      	adds	r0, #1
 8007708:	f43f af51 	beq.w	80075ae <_printf_float+0xc2>
 800770c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007710:	429a      	cmp	r2, r3
 8007712:	db02      	blt.n	800771a <_printf_float+0x22e>
 8007714:	6823      	ldr	r3, [r4, #0]
 8007716:	07d8      	lsls	r0, r3, #31
 8007718:	d510      	bpl.n	800773c <_printf_float+0x250>
 800771a:	ee18 3a10 	vmov	r3, s16
 800771e:	4652      	mov	r2, sl
 8007720:	4631      	mov	r1, r6
 8007722:	4628      	mov	r0, r5
 8007724:	47b8      	blx	r7
 8007726:	3001      	adds	r0, #1
 8007728:	f43f af41 	beq.w	80075ae <_printf_float+0xc2>
 800772c:	f04f 0800 	mov.w	r8, #0
 8007730:	f104 091a 	add.w	r9, r4, #26
 8007734:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007736:	3b01      	subs	r3, #1
 8007738:	4543      	cmp	r3, r8
 800773a:	dc09      	bgt.n	8007750 <_printf_float+0x264>
 800773c:	6823      	ldr	r3, [r4, #0]
 800773e:	079b      	lsls	r3, r3, #30
 8007740:	f100 8105 	bmi.w	800794e <_printf_float+0x462>
 8007744:	68e0      	ldr	r0, [r4, #12]
 8007746:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007748:	4298      	cmp	r0, r3
 800774a:	bfb8      	it	lt
 800774c:	4618      	movlt	r0, r3
 800774e:	e730      	b.n	80075b2 <_printf_float+0xc6>
 8007750:	2301      	movs	r3, #1
 8007752:	464a      	mov	r2, r9
 8007754:	4631      	mov	r1, r6
 8007756:	4628      	mov	r0, r5
 8007758:	47b8      	blx	r7
 800775a:	3001      	adds	r0, #1
 800775c:	f43f af27 	beq.w	80075ae <_printf_float+0xc2>
 8007760:	f108 0801 	add.w	r8, r8, #1
 8007764:	e7e6      	b.n	8007734 <_printf_float+0x248>
 8007766:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007768:	2b00      	cmp	r3, #0
 800776a:	dc39      	bgt.n	80077e0 <_printf_float+0x2f4>
 800776c:	4a1b      	ldr	r2, [pc, #108]	; (80077dc <_printf_float+0x2f0>)
 800776e:	2301      	movs	r3, #1
 8007770:	4631      	mov	r1, r6
 8007772:	4628      	mov	r0, r5
 8007774:	47b8      	blx	r7
 8007776:	3001      	adds	r0, #1
 8007778:	f43f af19 	beq.w	80075ae <_printf_float+0xc2>
 800777c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007780:	4313      	orrs	r3, r2
 8007782:	d102      	bne.n	800778a <_printf_float+0x29e>
 8007784:	6823      	ldr	r3, [r4, #0]
 8007786:	07d9      	lsls	r1, r3, #31
 8007788:	d5d8      	bpl.n	800773c <_printf_float+0x250>
 800778a:	ee18 3a10 	vmov	r3, s16
 800778e:	4652      	mov	r2, sl
 8007790:	4631      	mov	r1, r6
 8007792:	4628      	mov	r0, r5
 8007794:	47b8      	blx	r7
 8007796:	3001      	adds	r0, #1
 8007798:	f43f af09 	beq.w	80075ae <_printf_float+0xc2>
 800779c:	f04f 0900 	mov.w	r9, #0
 80077a0:	f104 0a1a 	add.w	sl, r4, #26
 80077a4:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80077a6:	425b      	negs	r3, r3
 80077a8:	454b      	cmp	r3, r9
 80077aa:	dc01      	bgt.n	80077b0 <_printf_float+0x2c4>
 80077ac:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80077ae:	e792      	b.n	80076d6 <_printf_float+0x1ea>
 80077b0:	2301      	movs	r3, #1
 80077b2:	4652      	mov	r2, sl
 80077b4:	4631      	mov	r1, r6
 80077b6:	4628      	mov	r0, r5
 80077b8:	47b8      	blx	r7
 80077ba:	3001      	adds	r0, #1
 80077bc:	f43f aef7 	beq.w	80075ae <_printf_float+0xc2>
 80077c0:	f109 0901 	add.w	r9, r9, #1
 80077c4:	e7ee      	b.n	80077a4 <_printf_float+0x2b8>
 80077c6:	bf00      	nop
 80077c8:	7fefffff 	.word	0x7fefffff
 80077cc:	0800d0c8 	.word	0x0800d0c8
 80077d0:	0800d0cc 	.word	0x0800d0cc
 80077d4:	0800d0d4 	.word	0x0800d0d4
 80077d8:	0800d0d0 	.word	0x0800d0d0
 80077dc:	0800d0d8 	.word	0x0800d0d8
 80077e0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80077e2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80077e4:	429a      	cmp	r2, r3
 80077e6:	bfa8      	it	ge
 80077e8:	461a      	movge	r2, r3
 80077ea:	2a00      	cmp	r2, #0
 80077ec:	4691      	mov	r9, r2
 80077ee:	dc37      	bgt.n	8007860 <_printf_float+0x374>
 80077f0:	f04f 0b00 	mov.w	fp, #0
 80077f4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80077f8:	f104 021a 	add.w	r2, r4, #26
 80077fc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80077fe:	9305      	str	r3, [sp, #20]
 8007800:	eba3 0309 	sub.w	r3, r3, r9
 8007804:	455b      	cmp	r3, fp
 8007806:	dc33      	bgt.n	8007870 <_printf_float+0x384>
 8007808:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800780c:	429a      	cmp	r2, r3
 800780e:	db3b      	blt.n	8007888 <_printf_float+0x39c>
 8007810:	6823      	ldr	r3, [r4, #0]
 8007812:	07da      	lsls	r2, r3, #31
 8007814:	d438      	bmi.n	8007888 <_printf_float+0x39c>
 8007816:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007818:	9b05      	ldr	r3, [sp, #20]
 800781a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800781c:	1ad3      	subs	r3, r2, r3
 800781e:	eba2 0901 	sub.w	r9, r2, r1
 8007822:	4599      	cmp	r9, r3
 8007824:	bfa8      	it	ge
 8007826:	4699      	movge	r9, r3
 8007828:	f1b9 0f00 	cmp.w	r9, #0
 800782c:	dc35      	bgt.n	800789a <_printf_float+0x3ae>
 800782e:	f04f 0800 	mov.w	r8, #0
 8007832:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007836:	f104 0a1a 	add.w	sl, r4, #26
 800783a:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800783e:	1a9b      	subs	r3, r3, r2
 8007840:	eba3 0309 	sub.w	r3, r3, r9
 8007844:	4543      	cmp	r3, r8
 8007846:	f77f af79 	ble.w	800773c <_printf_float+0x250>
 800784a:	2301      	movs	r3, #1
 800784c:	4652      	mov	r2, sl
 800784e:	4631      	mov	r1, r6
 8007850:	4628      	mov	r0, r5
 8007852:	47b8      	blx	r7
 8007854:	3001      	adds	r0, #1
 8007856:	f43f aeaa 	beq.w	80075ae <_printf_float+0xc2>
 800785a:	f108 0801 	add.w	r8, r8, #1
 800785e:	e7ec      	b.n	800783a <_printf_float+0x34e>
 8007860:	4613      	mov	r3, r2
 8007862:	4631      	mov	r1, r6
 8007864:	4642      	mov	r2, r8
 8007866:	4628      	mov	r0, r5
 8007868:	47b8      	blx	r7
 800786a:	3001      	adds	r0, #1
 800786c:	d1c0      	bne.n	80077f0 <_printf_float+0x304>
 800786e:	e69e      	b.n	80075ae <_printf_float+0xc2>
 8007870:	2301      	movs	r3, #1
 8007872:	4631      	mov	r1, r6
 8007874:	4628      	mov	r0, r5
 8007876:	9205      	str	r2, [sp, #20]
 8007878:	47b8      	blx	r7
 800787a:	3001      	adds	r0, #1
 800787c:	f43f ae97 	beq.w	80075ae <_printf_float+0xc2>
 8007880:	9a05      	ldr	r2, [sp, #20]
 8007882:	f10b 0b01 	add.w	fp, fp, #1
 8007886:	e7b9      	b.n	80077fc <_printf_float+0x310>
 8007888:	ee18 3a10 	vmov	r3, s16
 800788c:	4652      	mov	r2, sl
 800788e:	4631      	mov	r1, r6
 8007890:	4628      	mov	r0, r5
 8007892:	47b8      	blx	r7
 8007894:	3001      	adds	r0, #1
 8007896:	d1be      	bne.n	8007816 <_printf_float+0x32a>
 8007898:	e689      	b.n	80075ae <_printf_float+0xc2>
 800789a:	9a05      	ldr	r2, [sp, #20]
 800789c:	464b      	mov	r3, r9
 800789e:	4442      	add	r2, r8
 80078a0:	4631      	mov	r1, r6
 80078a2:	4628      	mov	r0, r5
 80078a4:	47b8      	blx	r7
 80078a6:	3001      	adds	r0, #1
 80078a8:	d1c1      	bne.n	800782e <_printf_float+0x342>
 80078aa:	e680      	b.n	80075ae <_printf_float+0xc2>
 80078ac:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80078ae:	2a01      	cmp	r2, #1
 80078b0:	dc01      	bgt.n	80078b6 <_printf_float+0x3ca>
 80078b2:	07db      	lsls	r3, r3, #31
 80078b4:	d538      	bpl.n	8007928 <_printf_float+0x43c>
 80078b6:	2301      	movs	r3, #1
 80078b8:	4642      	mov	r2, r8
 80078ba:	4631      	mov	r1, r6
 80078bc:	4628      	mov	r0, r5
 80078be:	47b8      	blx	r7
 80078c0:	3001      	adds	r0, #1
 80078c2:	f43f ae74 	beq.w	80075ae <_printf_float+0xc2>
 80078c6:	ee18 3a10 	vmov	r3, s16
 80078ca:	4652      	mov	r2, sl
 80078cc:	4631      	mov	r1, r6
 80078ce:	4628      	mov	r0, r5
 80078d0:	47b8      	blx	r7
 80078d2:	3001      	adds	r0, #1
 80078d4:	f43f ae6b 	beq.w	80075ae <_printf_float+0xc2>
 80078d8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 80078dc:	2200      	movs	r2, #0
 80078de:	2300      	movs	r3, #0
 80078e0:	f7f9 f8f2 	bl	8000ac8 <__aeabi_dcmpeq>
 80078e4:	b9d8      	cbnz	r0, 800791e <_printf_float+0x432>
 80078e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80078e8:	f108 0201 	add.w	r2, r8, #1
 80078ec:	3b01      	subs	r3, #1
 80078ee:	4631      	mov	r1, r6
 80078f0:	4628      	mov	r0, r5
 80078f2:	47b8      	blx	r7
 80078f4:	3001      	adds	r0, #1
 80078f6:	d10e      	bne.n	8007916 <_printf_float+0x42a>
 80078f8:	e659      	b.n	80075ae <_printf_float+0xc2>
 80078fa:	2301      	movs	r3, #1
 80078fc:	4652      	mov	r2, sl
 80078fe:	4631      	mov	r1, r6
 8007900:	4628      	mov	r0, r5
 8007902:	47b8      	blx	r7
 8007904:	3001      	adds	r0, #1
 8007906:	f43f ae52 	beq.w	80075ae <_printf_float+0xc2>
 800790a:	f108 0801 	add.w	r8, r8, #1
 800790e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007910:	3b01      	subs	r3, #1
 8007912:	4543      	cmp	r3, r8
 8007914:	dcf1      	bgt.n	80078fa <_printf_float+0x40e>
 8007916:	464b      	mov	r3, r9
 8007918:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800791c:	e6dc      	b.n	80076d8 <_printf_float+0x1ec>
 800791e:	f04f 0800 	mov.w	r8, #0
 8007922:	f104 0a1a 	add.w	sl, r4, #26
 8007926:	e7f2      	b.n	800790e <_printf_float+0x422>
 8007928:	2301      	movs	r3, #1
 800792a:	4642      	mov	r2, r8
 800792c:	e7df      	b.n	80078ee <_printf_float+0x402>
 800792e:	2301      	movs	r3, #1
 8007930:	464a      	mov	r2, r9
 8007932:	4631      	mov	r1, r6
 8007934:	4628      	mov	r0, r5
 8007936:	47b8      	blx	r7
 8007938:	3001      	adds	r0, #1
 800793a:	f43f ae38 	beq.w	80075ae <_printf_float+0xc2>
 800793e:	f108 0801 	add.w	r8, r8, #1
 8007942:	68e3      	ldr	r3, [r4, #12]
 8007944:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007946:	1a5b      	subs	r3, r3, r1
 8007948:	4543      	cmp	r3, r8
 800794a:	dcf0      	bgt.n	800792e <_printf_float+0x442>
 800794c:	e6fa      	b.n	8007744 <_printf_float+0x258>
 800794e:	f04f 0800 	mov.w	r8, #0
 8007952:	f104 0919 	add.w	r9, r4, #25
 8007956:	e7f4      	b.n	8007942 <_printf_float+0x456>

08007958 <_printf_common>:
 8007958:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800795c:	4616      	mov	r6, r2
 800795e:	4699      	mov	r9, r3
 8007960:	688a      	ldr	r2, [r1, #8]
 8007962:	690b      	ldr	r3, [r1, #16]
 8007964:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007968:	4293      	cmp	r3, r2
 800796a:	bfb8      	it	lt
 800796c:	4613      	movlt	r3, r2
 800796e:	6033      	str	r3, [r6, #0]
 8007970:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007974:	4607      	mov	r7, r0
 8007976:	460c      	mov	r4, r1
 8007978:	b10a      	cbz	r2, 800797e <_printf_common+0x26>
 800797a:	3301      	adds	r3, #1
 800797c:	6033      	str	r3, [r6, #0]
 800797e:	6823      	ldr	r3, [r4, #0]
 8007980:	0699      	lsls	r1, r3, #26
 8007982:	bf42      	ittt	mi
 8007984:	6833      	ldrmi	r3, [r6, #0]
 8007986:	3302      	addmi	r3, #2
 8007988:	6033      	strmi	r3, [r6, #0]
 800798a:	6825      	ldr	r5, [r4, #0]
 800798c:	f015 0506 	ands.w	r5, r5, #6
 8007990:	d106      	bne.n	80079a0 <_printf_common+0x48>
 8007992:	f104 0a19 	add.w	sl, r4, #25
 8007996:	68e3      	ldr	r3, [r4, #12]
 8007998:	6832      	ldr	r2, [r6, #0]
 800799a:	1a9b      	subs	r3, r3, r2
 800799c:	42ab      	cmp	r3, r5
 800799e:	dc26      	bgt.n	80079ee <_printf_common+0x96>
 80079a0:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80079a4:	1e13      	subs	r3, r2, #0
 80079a6:	6822      	ldr	r2, [r4, #0]
 80079a8:	bf18      	it	ne
 80079aa:	2301      	movne	r3, #1
 80079ac:	0692      	lsls	r2, r2, #26
 80079ae:	d42b      	bmi.n	8007a08 <_printf_common+0xb0>
 80079b0:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80079b4:	4649      	mov	r1, r9
 80079b6:	4638      	mov	r0, r7
 80079b8:	47c0      	blx	r8
 80079ba:	3001      	adds	r0, #1
 80079bc:	d01e      	beq.n	80079fc <_printf_common+0xa4>
 80079be:	6823      	ldr	r3, [r4, #0]
 80079c0:	68e5      	ldr	r5, [r4, #12]
 80079c2:	6832      	ldr	r2, [r6, #0]
 80079c4:	f003 0306 	and.w	r3, r3, #6
 80079c8:	2b04      	cmp	r3, #4
 80079ca:	bf08      	it	eq
 80079cc:	1aad      	subeq	r5, r5, r2
 80079ce:	68a3      	ldr	r3, [r4, #8]
 80079d0:	6922      	ldr	r2, [r4, #16]
 80079d2:	bf0c      	ite	eq
 80079d4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80079d8:	2500      	movne	r5, #0
 80079da:	4293      	cmp	r3, r2
 80079dc:	bfc4      	itt	gt
 80079de:	1a9b      	subgt	r3, r3, r2
 80079e0:	18ed      	addgt	r5, r5, r3
 80079e2:	2600      	movs	r6, #0
 80079e4:	341a      	adds	r4, #26
 80079e6:	42b5      	cmp	r5, r6
 80079e8:	d11a      	bne.n	8007a20 <_printf_common+0xc8>
 80079ea:	2000      	movs	r0, #0
 80079ec:	e008      	b.n	8007a00 <_printf_common+0xa8>
 80079ee:	2301      	movs	r3, #1
 80079f0:	4652      	mov	r2, sl
 80079f2:	4649      	mov	r1, r9
 80079f4:	4638      	mov	r0, r7
 80079f6:	47c0      	blx	r8
 80079f8:	3001      	adds	r0, #1
 80079fa:	d103      	bne.n	8007a04 <_printf_common+0xac>
 80079fc:	f04f 30ff 	mov.w	r0, #4294967295
 8007a00:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007a04:	3501      	adds	r5, #1
 8007a06:	e7c6      	b.n	8007996 <_printf_common+0x3e>
 8007a08:	18e1      	adds	r1, r4, r3
 8007a0a:	1c5a      	adds	r2, r3, #1
 8007a0c:	2030      	movs	r0, #48	; 0x30
 8007a0e:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007a12:	4422      	add	r2, r4
 8007a14:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007a18:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007a1c:	3302      	adds	r3, #2
 8007a1e:	e7c7      	b.n	80079b0 <_printf_common+0x58>
 8007a20:	2301      	movs	r3, #1
 8007a22:	4622      	mov	r2, r4
 8007a24:	4649      	mov	r1, r9
 8007a26:	4638      	mov	r0, r7
 8007a28:	47c0      	blx	r8
 8007a2a:	3001      	adds	r0, #1
 8007a2c:	d0e6      	beq.n	80079fc <_printf_common+0xa4>
 8007a2e:	3601      	adds	r6, #1
 8007a30:	e7d9      	b.n	80079e6 <_printf_common+0x8e>
	...

08007a34 <_printf_i>:
 8007a34:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007a38:	460c      	mov	r4, r1
 8007a3a:	4691      	mov	r9, r2
 8007a3c:	7e27      	ldrb	r7, [r4, #24]
 8007a3e:	990c      	ldr	r1, [sp, #48]	; 0x30
 8007a40:	2f78      	cmp	r7, #120	; 0x78
 8007a42:	4680      	mov	r8, r0
 8007a44:	469a      	mov	sl, r3
 8007a46:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007a4a:	d807      	bhi.n	8007a5c <_printf_i+0x28>
 8007a4c:	2f62      	cmp	r7, #98	; 0x62
 8007a4e:	d80a      	bhi.n	8007a66 <_printf_i+0x32>
 8007a50:	2f00      	cmp	r7, #0
 8007a52:	f000 80d8 	beq.w	8007c06 <_printf_i+0x1d2>
 8007a56:	2f58      	cmp	r7, #88	; 0x58
 8007a58:	f000 80a3 	beq.w	8007ba2 <_printf_i+0x16e>
 8007a5c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007a60:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007a64:	e03a      	b.n	8007adc <_printf_i+0xa8>
 8007a66:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007a6a:	2b15      	cmp	r3, #21
 8007a6c:	d8f6      	bhi.n	8007a5c <_printf_i+0x28>
 8007a6e:	a001      	add	r0, pc, #4	; (adr r0, 8007a74 <_printf_i+0x40>)
 8007a70:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 8007a74:	08007acd 	.word	0x08007acd
 8007a78:	08007ae1 	.word	0x08007ae1
 8007a7c:	08007a5d 	.word	0x08007a5d
 8007a80:	08007a5d 	.word	0x08007a5d
 8007a84:	08007a5d 	.word	0x08007a5d
 8007a88:	08007a5d 	.word	0x08007a5d
 8007a8c:	08007ae1 	.word	0x08007ae1
 8007a90:	08007a5d 	.word	0x08007a5d
 8007a94:	08007a5d 	.word	0x08007a5d
 8007a98:	08007a5d 	.word	0x08007a5d
 8007a9c:	08007a5d 	.word	0x08007a5d
 8007aa0:	08007bed 	.word	0x08007bed
 8007aa4:	08007b11 	.word	0x08007b11
 8007aa8:	08007bcf 	.word	0x08007bcf
 8007aac:	08007a5d 	.word	0x08007a5d
 8007ab0:	08007a5d 	.word	0x08007a5d
 8007ab4:	08007c0f 	.word	0x08007c0f
 8007ab8:	08007a5d 	.word	0x08007a5d
 8007abc:	08007b11 	.word	0x08007b11
 8007ac0:	08007a5d 	.word	0x08007a5d
 8007ac4:	08007a5d 	.word	0x08007a5d
 8007ac8:	08007bd7 	.word	0x08007bd7
 8007acc:	680b      	ldr	r3, [r1, #0]
 8007ace:	1d1a      	adds	r2, r3, #4
 8007ad0:	681b      	ldr	r3, [r3, #0]
 8007ad2:	600a      	str	r2, [r1, #0]
 8007ad4:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8007ad8:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007adc:	2301      	movs	r3, #1
 8007ade:	e0a3      	b.n	8007c28 <_printf_i+0x1f4>
 8007ae0:	6825      	ldr	r5, [r4, #0]
 8007ae2:	6808      	ldr	r0, [r1, #0]
 8007ae4:	062e      	lsls	r6, r5, #24
 8007ae6:	f100 0304 	add.w	r3, r0, #4
 8007aea:	d50a      	bpl.n	8007b02 <_printf_i+0xce>
 8007aec:	6805      	ldr	r5, [r0, #0]
 8007aee:	600b      	str	r3, [r1, #0]
 8007af0:	2d00      	cmp	r5, #0
 8007af2:	da03      	bge.n	8007afc <_printf_i+0xc8>
 8007af4:	232d      	movs	r3, #45	; 0x2d
 8007af6:	426d      	negs	r5, r5
 8007af8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007afc:	485e      	ldr	r0, [pc, #376]	; (8007c78 <_printf_i+0x244>)
 8007afe:	230a      	movs	r3, #10
 8007b00:	e019      	b.n	8007b36 <_printf_i+0x102>
 8007b02:	f015 0f40 	tst.w	r5, #64	; 0x40
 8007b06:	6805      	ldr	r5, [r0, #0]
 8007b08:	600b      	str	r3, [r1, #0]
 8007b0a:	bf18      	it	ne
 8007b0c:	b22d      	sxthne	r5, r5
 8007b0e:	e7ef      	b.n	8007af0 <_printf_i+0xbc>
 8007b10:	680b      	ldr	r3, [r1, #0]
 8007b12:	6825      	ldr	r5, [r4, #0]
 8007b14:	1d18      	adds	r0, r3, #4
 8007b16:	6008      	str	r0, [r1, #0]
 8007b18:	0628      	lsls	r0, r5, #24
 8007b1a:	d501      	bpl.n	8007b20 <_printf_i+0xec>
 8007b1c:	681d      	ldr	r5, [r3, #0]
 8007b1e:	e002      	b.n	8007b26 <_printf_i+0xf2>
 8007b20:	0669      	lsls	r1, r5, #25
 8007b22:	d5fb      	bpl.n	8007b1c <_printf_i+0xe8>
 8007b24:	881d      	ldrh	r5, [r3, #0]
 8007b26:	4854      	ldr	r0, [pc, #336]	; (8007c78 <_printf_i+0x244>)
 8007b28:	2f6f      	cmp	r7, #111	; 0x6f
 8007b2a:	bf0c      	ite	eq
 8007b2c:	2308      	moveq	r3, #8
 8007b2e:	230a      	movne	r3, #10
 8007b30:	2100      	movs	r1, #0
 8007b32:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007b36:	6866      	ldr	r6, [r4, #4]
 8007b38:	60a6      	str	r6, [r4, #8]
 8007b3a:	2e00      	cmp	r6, #0
 8007b3c:	bfa2      	ittt	ge
 8007b3e:	6821      	ldrge	r1, [r4, #0]
 8007b40:	f021 0104 	bicge.w	r1, r1, #4
 8007b44:	6021      	strge	r1, [r4, #0]
 8007b46:	b90d      	cbnz	r5, 8007b4c <_printf_i+0x118>
 8007b48:	2e00      	cmp	r6, #0
 8007b4a:	d04d      	beq.n	8007be8 <_printf_i+0x1b4>
 8007b4c:	4616      	mov	r6, r2
 8007b4e:	fbb5 f1f3 	udiv	r1, r5, r3
 8007b52:	fb03 5711 	mls	r7, r3, r1, r5
 8007b56:	5dc7      	ldrb	r7, [r0, r7]
 8007b58:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8007b5c:	462f      	mov	r7, r5
 8007b5e:	42bb      	cmp	r3, r7
 8007b60:	460d      	mov	r5, r1
 8007b62:	d9f4      	bls.n	8007b4e <_printf_i+0x11a>
 8007b64:	2b08      	cmp	r3, #8
 8007b66:	d10b      	bne.n	8007b80 <_printf_i+0x14c>
 8007b68:	6823      	ldr	r3, [r4, #0]
 8007b6a:	07df      	lsls	r7, r3, #31
 8007b6c:	d508      	bpl.n	8007b80 <_printf_i+0x14c>
 8007b6e:	6923      	ldr	r3, [r4, #16]
 8007b70:	6861      	ldr	r1, [r4, #4]
 8007b72:	4299      	cmp	r1, r3
 8007b74:	bfde      	ittt	le
 8007b76:	2330      	movle	r3, #48	; 0x30
 8007b78:	f806 3c01 	strble.w	r3, [r6, #-1]
 8007b7c:	f106 36ff 	addle.w	r6, r6, #4294967295
 8007b80:	1b92      	subs	r2, r2, r6
 8007b82:	6122      	str	r2, [r4, #16]
 8007b84:	f8cd a000 	str.w	sl, [sp]
 8007b88:	464b      	mov	r3, r9
 8007b8a:	aa03      	add	r2, sp, #12
 8007b8c:	4621      	mov	r1, r4
 8007b8e:	4640      	mov	r0, r8
 8007b90:	f7ff fee2 	bl	8007958 <_printf_common>
 8007b94:	3001      	adds	r0, #1
 8007b96:	d14c      	bne.n	8007c32 <_printf_i+0x1fe>
 8007b98:	f04f 30ff 	mov.w	r0, #4294967295
 8007b9c:	b004      	add	sp, #16
 8007b9e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007ba2:	4835      	ldr	r0, [pc, #212]	; (8007c78 <_printf_i+0x244>)
 8007ba4:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8007ba8:	6823      	ldr	r3, [r4, #0]
 8007baa:	680e      	ldr	r6, [r1, #0]
 8007bac:	061f      	lsls	r7, r3, #24
 8007bae:	f856 5b04 	ldr.w	r5, [r6], #4
 8007bb2:	600e      	str	r6, [r1, #0]
 8007bb4:	d514      	bpl.n	8007be0 <_printf_i+0x1ac>
 8007bb6:	07d9      	lsls	r1, r3, #31
 8007bb8:	bf44      	itt	mi
 8007bba:	f043 0320 	orrmi.w	r3, r3, #32
 8007bbe:	6023      	strmi	r3, [r4, #0]
 8007bc0:	b91d      	cbnz	r5, 8007bca <_printf_i+0x196>
 8007bc2:	6823      	ldr	r3, [r4, #0]
 8007bc4:	f023 0320 	bic.w	r3, r3, #32
 8007bc8:	6023      	str	r3, [r4, #0]
 8007bca:	2310      	movs	r3, #16
 8007bcc:	e7b0      	b.n	8007b30 <_printf_i+0xfc>
 8007bce:	6823      	ldr	r3, [r4, #0]
 8007bd0:	f043 0320 	orr.w	r3, r3, #32
 8007bd4:	6023      	str	r3, [r4, #0]
 8007bd6:	2378      	movs	r3, #120	; 0x78
 8007bd8:	4828      	ldr	r0, [pc, #160]	; (8007c7c <_printf_i+0x248>)
 8007bda:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007bde:	e7e3      	b.n	8007ba8 <_printf_i+0x174>
 8007be0:	065e      	lsls	r6, r3, #25
 8007be2:	bf48      	it	mi
 8007be4:	b2ad      	uxthmi	r5, r5
 8007be6:	e7e6      	b.n	8007bb6 <_printf_i+0x182>
 8007be8:	4616      	mov	r6, r2
 8007bea:	e7bb      	b.n	8007b64 <_printf_i+0x130>
 8007bec:	680b      	ldr	r3, [r1, #0]
 8007bee:	6826      	ldr	r6, [r4, #0]
 8007bf0:	6960      	ldr	r0, [r4, #20]
 8007bf2:	1d1d      	adds	r5, r3, #4
 8007bf4:	600d      	str	r5, [r1, #0]
 8007bf6:	0635      	lsls	r5, r6, #24
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	d501      	bpl.n	8007c00 <_printf_i+0x1cc>
 8007bfc:	6018      	str	r0, [r3, #0]
 8007bfe:	e002      	b.n	8007c06 <_printf_i+0x1d2>
 8007c00:	0671      	lsls	r1, r6, #25
 8007c02:	d5fb      	bpl.n	8007bfc <_printf_i+0x1c8>
 8007c04:	8018      	strh	r0, [r3, #0]
 8007c06:	2300      	movs	r3, #0
 8007c08:	6123      	str	r3, [r4, #16]
 8007c0a:	4616      	mov	r6, r2
 8007c0c:	e7ba      	b.n	8007b84 <_printf_i+0x150>
 8007c0e:	680b      	ldr	r3, [r1, #0]
 8007c10:	1d1a      	adds	r2, r3, #4
 8007c12:	600a      	str	r2, [r1, #0]
 8007c14:	681e      	ldr	r6, [r3, #0]
 8007c16:	6862      	ldr	r2, [r4, #4]
 8007c18:	2100      	movs	r1, #0
 8007c1a:	4630      	mov	r0, r6
 8007c1c:	f7f8 fae0 	bl	80001e0 <memchr>
 8007c20:	b108      	cbz	r0, 8007c26 <_printf_i+0x1f2>
 8007c22:	1b80      	subs	r0, r0, r6
 8007c24:	6060      	str	r0, [r4, #4]
 8007c26:	6863      	ldr	r3, [r4, #4]
 8007c28:	6123      	str	r3, [r4, #16]
 8007c2a:	2300      	movs	r3, #0
 8007c2c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007c30:	e7a8      	b.n	8007b84 <_printf_i+0x150>
 8007c32:	6923      	ldr	r3, [r4, #16]
 8007c34:	4632      	mov	r2, r6
 8007c36:	4649      	mov	r1, r9
 8007c38:	4640      	mov	r0, r8
 8007c3a:	47d0      	blx	sl
 8007c3c:	3001      	adds	r0, #1
 8007c3e:	d0ab      	beq.n	8007b98 <_printf_i+0x164>
 8007c40:	6823      	ldr	r3, [r4, #0]
 8007c42:	079b      	lsls	r3, r3, #30
 8007c44:	d413      	bmi.n	8007c6e <_printf_i+0x23a>
 8007c46:	68e0      	ldr	r0, [r4, #12]
 8007c48:	9b03      	ldr	r3, [sp, #12]
 8007c4a:	4298      	cmp	r0, r3
 8007c4c:	bfb8      	it	lt
 8007c4e:	4618      	movlt	r0, r3
 8007c50:	e7a4      	b.n	8007b9c <_printf_i+0x168>
 8007c52:	2301      	movs	r3, #1
 8007c54:	4632      	mov	r2, r6
 8007c56:	4649      	mov	r1, r9
 8007c58:	4640      	mov	r0, r8
 8007c5a:	47d0      	blx	sl
 8007c5c:	3001      	adds	r0, #1
 8007c5e:	d09b      	beq.n	8007b98 <_printf_i+0x164>
 8007c60:	3501      	adds	r5, #1
 8007c62:	68e3      	ldr	r3, [r4, #12]
 8007c64:	9903      	ldr	r1, [sp, #12]
 8007c66:	1a5b      	subs	r3, r3, r1
 8007c68:	42ab      	cmp	r3, r5
 8007c6a:	dcf2      	bgt.n	8007c52 <_printf_i+0x21e>
 8007c6c:	e7eb      	b.n	8007c46 <_printf_i+0x212>
 8007c6e:	2500      	movs	r5, #0
 8007c70:	f104 0619 	add.w	r6, r4, #25
 8007c74:	e7f5      	b.n	8007c62 <_printf_i+0x22e>
 8007c76:	bf00      	nop
 8007c78:	0800d0da 	.word	0x0800d0da
 8007c7c:	0800d0eb 	.word	0x0800d0eb

08007c80 <sniprintf>:
 8007c80:	b40c      	push	{r2, r3}
 8007c82:	b530      	push	{r4, r5, lr}
 8007c84:	4b17      	ldr	r3, [pc, #92]	; (8007ce4 <sniprintf+0x64>)
 8007c86:	1e0c      	subs	r4, r1, #0
 8007c88:	681d      	ldr	r5, [r3, #0]
 8007c8a:	b09d      	sub	sp, #116	; 0x74
 8007c8c:	da08      	bge.n	8007ca0 <sniprintf+0x20>
 8007c8e:	238b      	movs	r3, #139	; 0x8b
 8007c90:	602b      	str	r3, [r5, #0]
 8007c92:	f04f 30ff 	mov.w	r0, #4294967295
 8007c96:	b01d      	add	sp, #116	; 0x74
 8007c98:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007c9c:	b002      	add	sp, #8
 8007c9e:	4770      	bx	lr
 8007ca0:	f44f 7302 	mov.w	r3, #520	; 0x208
 8007ca4:	f8ad 3014 	strh.w	r3, [sp, #20]
 8007ca8:	bf14      	ite	ne
 8007caa:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007cae:	4623      	moveq	r3, r4
 8007cb0:	9304      	str	r3, [sp, #16]
 8007cb2:	9307      	str	r3, [sp, #28]
 8007cb4:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8007cb8:	9002      	str	r0, [sp, #8]
 8007cba:	9006      	str	r0, [sp, #24]
 8007cbc:	f8ad 3016 	strh.w	r3, [sp, #22]
 8007cc0:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8007cc2:	ab21      	add	r3, sp, #132	; 0x84
 8007cc4:	a902      	add	r1, sp, #8
 8007cc6:	4628      	mov	r0, r5
 8007cc8:	9301      	str	r3, [sp, #4]
 8007cca:	f001 fb33 	bl	8009334 <_svfiprintf_r>
 8007cce:	1c43      	adds	r3, r0, #1
 8007cd0:	bfbc      	itt	lt
 8007cd2:	238b      	movlt	r3, #139	; 0x8b
 8007cd4:	602b      	strlt	r3, [r5, #0]
 8007cd6:	2c00      	cmp	r4, #0
 8007cd8:	d0dd      	beq.n	8007c96 <sniprintf+0x16>
 8007cda:	9b02      	ldr	r3, [sp, #8]
 8007cdc:	2200      	movs	r2, #0
 8007cde:	701a      	strb	r2, [r3, #0]
 8007ce0:	e7d9      	b.n	8007c96 <sniprintf+0x16>
 8007ce2:	bf00      	nop
 8007ce4:	20000014 	.word	0x20000014

08007ce8 <quorem>:
 8007ce8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007cec:	6903      	ldr	r3, [r0, #16]
 8007cee:	690c      	ldr	r4, [r1, #16]
 8007cf0:	42a3      	cmp	r3, r4
 8007cf2:	4607      	mov	r7, r0
 8007cf4:	f2c0 8081 	blt.w	8007dfa <quorem+0x112>
 8007cf8:	3c01      	subs	r4, #1
 8007cfa:	f101 0814 	add.w	r8, r1, #20
 8007cfe:	f100 0514 	add.w	r5, r0, #20
 8007d02:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007d06:	9301      	str	r3, [sp, #4]
 8007d08:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8007d0c:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007d10:	3301      	adds	r3, #1
 8007d12:	429a      	cmp	r2, r3
 8007d14:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8007d18:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8007d1c:	fbb2 f6f3 	udiv	r6, r2, r3
 8007d20:	d331      	bcc.n	8007d86 <quorem+0x9e>
 8007d22:	f04f 0e00 	mov.w	lr, #0
 8007d26:	4640      	mov	r0, r8
 8007d28:	46ac      	mov	ip, r5
 8007d2a:	46f2      	mov	sl, lr
 8007d2c:	f850 2b04 	ldr.w	r2, [r0], #4
 8007d30:	b293      	uxth	r3, r2
 8007d32:	fb06 e303 	mla	r3, r6, r3, lr
 8007d36:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8007d3a:	b29b      	uxth	r3, r3
 8007d3c:	ebaa 0303 	sub.w	r3, sl, r3
 8007d40:	0c12      	lsrs	r2, r2, #16
 8007d42:	f8dc a000 	ldr.w	sl, [ip]
 8007d46:	fb06 e202 	mla	r2, r6, r2, lr
 8007d4a:	fa13 f38a 	uxtah	r3, r3, sl
 8007d4e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8007d52:	fa1f fa82 	uxth.w	sl, r2
 8007d56:	f8dc 2000 	ldr.w	r2, [ip]
 8007d5a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8007d5e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007d62:	b29b      	uxth	r3, r3
 8007d64:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007d68:	4581      	cmp	r9, r0
 8007d6a:	f84c 3b04 	str.w	r3, [ip], #4
 8007d6e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8007d72:	d2db      	bcs.n	8007d2c <quorem+0x44>
 8007d74:	f855 300b 	ldr.w	r3, [r5, fp]
 8007d78:	b92b      	cbnz	r3, 8007d86 <quorem+0x9e>
 8007d7a:	9b01      	ldr	r3, [sp, #4]
 8007d7c:	3b04      	subs	r3, #4
 8007d7e:	429d      	cmp	r5, r3
 8007d80:	461a      	mov	r2, r3
 8007d82:	d32e      	bcc.n	8007de2 <quorem+0xfa>
 8007d84:	613c      	str	r4, [r7, #16]
 8007d86:	4638      	mov	r0, r7
 8007d88:	f001 f8be 	bl	8008f08 <__mcmp>
 8007d8c:	2800      	cmp	r0, #0
 8007d8e:	db24      	blt.n	8007dda <quorem+0xf2>
 8007d90:	3601      	adds	r6, #1
 8007d92:	4628      	mov	r0, r5
 8007d94:	f04f 0c00 	mov.w	ip, #0
 8007d98:	f858 2b04 	ldr.w	r2, [r8], #4
 8007d9c:	f8d0 e000 	ldr.w	lr, [r0]
 8007da0:	b293      	uxth	r3, r2
 8007da2:	ebac 0303 	sub.w	r3, ip, r3
 8007da6:	0c12      	lsrs	r2, r2, #16
 8007da8:	fa13 f38e 	uxtah	r3, r3, lr
 8007dac:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8007db0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8007db4:	b29b      	uxth	r3, r3
 8007db6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8007dba:	45c1      	cmp	r9, r8
 8007dbc:	f840 3b04 	str.w	r3, [r0], #4
 8007dc0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8007dc4:	d2e8      	bcs.n	8007d98 <quorem+0xb0>
 8007dc6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8007dca:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007dce:	b922      	cbnz	r2, 8007dda <quorem+0xf2>
 8007dd0:	3b04      	subs	r3, #4
 8007dd2:	429d      	cmp	r5, r3
 8007dd4:	461a      	mov	r2, r3
 8007dd6:	d30a      	bcc.n	8007dee <quorem+0x106>
 8007dd8:	613c      	str	r4, [r7, #16]
 8007dda:	4630      	mov	r0, r6
 8007ddc:	b003      	add	sp, #12
 8007dde:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007de2:	6812      	ldr	r2, [r2, #0]
 8007de4:	3b04      	subs	r3, #4
 8007de6:	2a00      	cmp	r2, #0
 8007de8:	d1cc      	bne.n	8007d84 <quorem+0x9c>
 8007dea:	3c01      	subs	r4, #1
 8007dec:	e7c7      	b.n	8007d7e <quorem+0x96>
 8007dee:	6812      	ldr	r2, [r2, #0]
 8007df0:	3b04      	subs	r3, #4
 8007df2:	2a00      	cmp	r2, #0
 8007df4:	d1f0      	bne.n	8007dd8 <quorem+0xf0>
 8007df6:	3c01      	subs	r4, #1
 8007df8:	e7eb      	b.n	8007dd2 <quorem+0xea>
 8007dfa:	2000      	movs	r0, #0
 8007dfc:	e7ee      	b.n	8007ddc <quorem+0xf4>
	...

08007e00 <_dtoa_r>:
 8007e00:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007e04:	ed2d 8b02 	vpush	{d8}
 8007e08:	ec57 6b10 	vmov	r6, r7, d0
 8007e0c:	b095      	sub	sp, #84	; 0x54
 8007e0e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8007e10:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8007e14:	9105      	str	r1, [sp, #20]
 8007e16:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8007e1a:	4604      	mov	r4, r0
 8007e1c:	9209      	str	r2, [sp, #36]	; 0x24
 8007e1e:	930f      	str	r3, [sp, #60]	; 0x3c
 8007e20:	b975      	cbnz	r5, 8007e40 <_dtoa_r+0x40>
 8007e22:	2010      	movs	r0, #16
 8007e24:	f000 fddc 	bl	80089e0 <malloc>
 8007e28:	4602      	mov	r2, r0
 8007e2a:	6260      	str	r0, [r4, #36]	; 0x24
 8007e2c:	b920      	cbnz	r0, 8007e38 <_dtoa_r+0x38>
 8007e2e:	4bb2      	ldr	r3, [pc, #712]	; (80080f8 <_dtoa_r+0x2f8>)
 8007e30:	21ea      	movs	r1, #234	; 0xea
 8007e32:	48b2      	ldr	r0, [pc, #712]	; (80080fc <_dtoa_r+0x2fc>)
 8007e34:	f001 fb8e 	bl	8009554 <__assert_func>
 8007e38:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8007e3c:	6005      	str	r5, [r0, #0]
 8007e3e:	60c5      	str	r5, [r0, #12]
 8007e40:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e42:	6819      	ldr	r1, [r3, #0]
 8007e44:	b151      	cbz	r1, 8007e5c <_dtoa_r+0x5c>
 8007e46:	685a      	ldr	r2, [r3, #4]
 8007e48:	604a      	str	r2, [r1, #4]
 8007e4a:	2301      	movs	r3, #1
 8007e4c:	4093      	lsls	r3, r2
 8007e4e:	608b      	str	r3, [r1, #8]
 8007e50:	4620      	mov	r0, r4
 8007e52:	f000 fe1b 	bl	8008a8c <_Bfree>
 8007e56:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007e58:	2200      	movs	r2, #0
 8007e5a:	601a      	str	r2, [r3, #0]
 8007e5c:	1e3b      	subs	r3, r7, #0
 8007e5e:	bfb9      	ittee	lt
 8007e60:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8007e64:	9303      	strlt	r3, [sp, #12]
 8007e66:	2300      	movge	r3, #0
 8007e68:	f8c8 3000 	strge.w	r3, [r8]
 8007e6c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8007e70:	4ba3      	ldr	r3, [pc, #652]	; (8008100 <_dtoa_r+0x300>)
 8007e72:	bfbc      	itt	lt
 8007e74:	2201      	movlt	r2, #1
 8007e76:	f8c8 2000 	strlt.w	r2, [r8]
 8007e7a:	ea33 0309 	bics.w	r3, r3, r9
 8007e7e:	d11b      	bne.n	8007eb8 <_dtoa_r+0xb8>
 8007e80:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007e82:	f242 730f 	movw	r3, #9999	; 0x270f
 8007e86:	6013      	str	r3, [r2, #0]
 8007e88:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8007e8c:	4333      	orrs	r3, r6
 8007e8e:	f000 857a 	beq.w	8008986 <_dtoa_r+0xb86>
 8007e92:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007e94:	b963      	cbnz	r3, 8007eb0 <_dtoa_r+0xb0>
 8007e96:	4b9b      	ldr	r3, [pc, #620]	; (8008104 <_dtoa_r+0x304>)
 8007e98:	e024      	b.n	8007ee4 <_dtoa_r+0xe4>
 8007e9a:	4b9b      	ldr	r3, [pc, #620]	; (8008108 <_dtoa_r+0x308>)
 8007e9c:	9300      	str	r3, [sp, #0]
 8007e9e:	3308      	adds	r3, #8
 8007ea0:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8007ea2:	6013      	str	r3, [r2, #0]
 8007ea4:	9800      	ldr	r0, [sp, #0]
 8007ea6:	b015      	add	sp, #84	; 0x54
 8007ea8:	ecbd 8b02 	vpop	{d8}
 8007eac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007eb0:	4b94      	ldr	r3, [pc, #592]	; (8008104 <_dtoa_r+0x304>)
 8007eb2:	9300      	str	r3, [sp, #0]
 8007eb4:	3303      	adds	r3, #3
 8007eb6:	e7f3      	b.n	8007ea0 <_dtoa_r+0xa0>
 8007eb8:	ed9d 7b02 	vldr	d7, [sp, #8]
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	ec51 0b17 	vmov	r0, r1, d7
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8007ec8:	f7f8 fdfe 	bl	8000ac8 <__aeabi_dcmpeq>
 8007ecc:	4680      	mov	r8, r0
 8007ece:	b158      	cbz	r0, 8007ee8 <_dtoa_r+0xe8>
 8007ed0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	6013      	str	r3, [r2, #0]
 8007ed6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	f000 8551 	beq.w	8008980 <_dtoa_r+0xb80>
 8007ede:	488b      	ldr	r0, [pc, #556]	; (800810c <_dtoa_r+0x30c>)
 8007ee0:	6018      	str	r0, [r3, #0]
 8007ee2:	1e43      	subs	r3, r0, #1
 8007ee4:	9300      	str	r3, [sp, #0]
 8007ee6:	e7dd      	b.n	8007ea4 <_dtoa_r+0xa4>
 8007ee8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8007eec:	aa12      	add	r2, sp, #72	; 0x48
 8007eee:	a913      	add	r1, sp, #76	; 0x4c
 8007ef0:	4620      	mov	r0, r4
 8007ef2:	f001 f8ad 	bl	8009050 <__d2b>
 8007ef6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007efa:	4683      	mov	fp, r0
 8007efc:	2d00      	cmp	r5, #0
 8007efe:	d07c      	beq.n	8007ffa <_dtoa_r+0x1fa>
 8007f00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007f02:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8007f06:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007f0a:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8007f0e:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8007f12:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8007f16:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8007f1a:	4b7d      	ldr	r3, [pc, #500]	; (8008110 <_dtoa_r+0x310>)
 8007f1c:	2200      	movs	r2, #0
 8007f1e:	4630      	mov	r0, r6
 8007f20:	4639      	mov	r1, r7
 8007f22:	f7f8 f9b1 	bl	8000288 <__aeabi_dsub>
 8007f26:	a36e      	add	r3, pc, #440	; (adr r3, 80080e0 <_dtoa_r+0x2e0>)
 8007f28:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f2c:	f7f8 fb64 	bl	80005f8 <__aeabi_dmul>
 8007f30:	a36d      	add	r3, pc, #436	; (adr r3, 80080e8 <_dtoa_r+0x2e8>)
 8007f32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f36:	f7f8 f9a9 	bl	800028c <__adddf3>
 8007f3a:	4606      	mov	r6, r0
 8007f3c:	4628      	mov	r0, r5
 8007f3e:	460f      	mov	r7, r1
 8007f40:	f7f8 faf0 	bl	8000524 <__aeabi_i2d>
 8007f44:	a36a      	add	r3, pc, #424	; (adr r3, 80080f0 <_dtoa_r+0x2f0>)
 8007f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f4a:	f7f8 fb55 	bl	80005f8 <__aeabi_dmul>
 8007f4e:	4602      	mov	r2, r0
 8007f50:	460b      	mov	r3, r1
 8007f52:	4630      	mov	r0, r6
 8007f54:	4639      	mov	r1, r7
 8007f56:	f7f8 f999 	bl	800028c <__adddf3>
 8007f5a:	4606      	mov	r6, r0
 8007f5c:	460f      	mov	r7, r1
 8007f5e:	f7f8 fdfb 	bl	8000b58 <__aeabi_d2iz>
 8007f62:	2200      	movs	r2, #0
 8007f64:	4682      	mov	sl, r0
 8007f66:	2300      	movs	r3, #0
 8007f68:	4630      	mov	r0, r6
 8007f6a:	4639      	mov	r1, r7
 8007f6c:	f7f8 fdb6 	bl	8000adc <__aeabi_dcmplt>
 8007f70:	b148      	cbz	r0, 8007f86 <_dtoa_r+0x186>
 8007f72:	4650      	mov	r0, sl
 8007f74:	f7f8 fad6 	bl	8000524 <__aeabi_i2d>
 8007f78:	4632      	mov	r2, r6
 8007f7a:	463b      	mov	r3, r7
 8007f7c:	f7f8 fda4 	bl	8000ac8 <__aeabi_dcmpeq>
 8007f80:	b908      	cbnz	r0, 8007f86 <_dtoa_r+0x186>
 8007f82:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007f86:	f1ba 0f16 	cmp.w	sl, #22
 8007f8a:	d854      	bhi.n	8008036 <_dtoa_r+0x236>
 8007f8c:	4b61      	ldr	r3, [pc, #388]	; (8008114 <_dtoa_r+0x314>)
 8007f8e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8007f92:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007f96:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8007f9a:	f7f8 fd9f 	bl	8000adc <__aeabi_dcmplt>
 8007f9e:	2800      	cmp	r0, #0
 8007fa0:	d04b      	beq.n	800803a <_dtoa_r+0x23a>
 8007fa2:	f10a 3aff 	add.w	sl, sl, #4294967295
 8007fa6:	2300      	movs	r3, #0
 8007fa8:	930e      	str	r3, [sp, #56]	; 0x38
 8007faa:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8007fac:	1b5d      	subs	r5, r3, r5
 8007fae:	1e6b      	subs	r3, r5, #1
 8007fb0:	9304      	str	r3, [sp, #16]
 8007fb2:	bf43      	ittte	mi
 8007fb4:	2300      	movmi	r3, #0
 8007fb6:	f1c5 0801 	rsbmi	r8, r5, #1
 8007fba:	9304      	strmi	r3, [sp, #16]
 8007fbc:	f04f 0800 	movpl.w	r8, #0
 8007fc0:	f1ba 0f00 	cmp.w	sl, #0
 8007fc4:	db3b      	blt.n	800803e <_dtoa_r+0x23e>
 8007fc6:	9b04      	ldr	r3, [sp, #16]
 8007fc8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8007fcc:	4453      	add	r3, sl
 8007fce:	9304      	str	r3, [sp, #16]
 8007fd0:	2300      	movs	r3, #0
 8007fd2:	9306      	str	r3, [sp, #24]
 8007fd4:	9b05      	ldr	r3, [sp, #20]
 8007fd6:	2b09      	cmp	r3, #9
 8007fd8:	d869      	bhi.n	80080ae <_dtoa_r+0x2ae>
 8007fda:	2b05      	cmp	r3, #5
 8007fdc:	bfc4      	itt	gt
 8007fde:	3b04      	subgt	r3, #4
 8007fe0:	9305      	strgt	r3, [sp, #20]
 8007fe2:	9b05      	ldr	r3, [sp, #20]
 8007fe4:	f1a3 0302 	sub.w	r3, r3, #2
 8007fe8:	bfcc      	ite	gt
 8007fea:	2500      	movgt	r5, #0
 8007fec:	2501      	movle	r5, #1
 8007fee:	2b03      	cmp	r3, #3
 8007ff0:	d869      	bhi.n	80080c6 <_dtoa_r+0x2c6>
 8007ff2:	e8df f003 	tbb	[pc, r3]
 8007ff6:	4e2c      	.short	0x4e2c
 8007ff8:	5a4c      	.short	0x5a4c
 8007ffa:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8007ffe:	441d      	add	r5, r3
 8008000:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8008004:	2b20      	cmp	r3, #32
 8008006:	bfc1      	itttt	gt
 8008008:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800800c:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8008010:	fa09 f303 	lslgt.w	r3, r9, r3
 8008014:	fa26 f000 	lsrgt.w	r0, r6, r0
 8008018:	bfda      	itte	le
 800801a:	f1c3 0320 	rsble	r3, r3, #32
 800801e:	fa06 f003 	lslle.w	r0, r6, r3
 8008022:	4318      	orrgt	r0, r3
 8008024:	f7f8 fa6e 	bl	8000504 <__aeabi_ui2d>
 8008028:	2301      	movs	r3, #1
 800802a:	4606      	mov	r6, r0
 800802c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8008030:	3d01      	subs	r5, #1
 8008032:	9310      	str	r3, [sp, #64]	; 0x40
 8008034:	e771      	b.n	8007f1a <_dtoa_r+0x11a>
 8008036:	2301      	movs	r3, #1
 8008038:	e7b6      	b.n	8007fa8 <_dtoa_r+0x1a8>
 800803a:	900e      	str	r0, [sp, #56]	; 0x38
 800803c:	e7b5      	b.n	8007faa <_dtoa_r+0x1aa>
 800803e:	f1ca 0300 	rsb	r3, sl, #0
 8008042:	9306      	str	r3, [sp, #24]
 8008044:	2300      	movs	r3, #0
 8008046:	eba8 080a 	sub.w	r8, r8, sl
 800804a:	930d      	str	r3, [sp, #52]	; 0x34
 800804c:	e7c2      	b.n	8007fd4 <_dtoa_r+0x1d4>
 800804e:	2300      	movs	r3, #0
 8008050:	9308      	str	r3, [sp, #32]
 8008052:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008054:	2b00      	cmp	r3, #0
 8008056:	dc39      	bgt.n	80080cc <_dtoa_r+0x2cc>
 8008058:	f04f 0901 	mov.w	r9, #1
 800805c:	f8cd 9004 	str.w	r9, [sp, #4]
 8008060:	464b      	mov	r3, r9
 8008062:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8008066:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8008068:	2200      	movs	r2, #0
 800806a:	6042      	str	r2, [r0, #4]
 800806c:	2204      	movs	r2, #4
 800806e:	f102 0614 	add.w	r6, r2, #20
 8008072:	429e      	cmp	r6, r3
 8008074:	6841      	ldr	r1, [r0, #4]
 8008076:	d92f      	bls.n	80080d8 <_dtoa_r+0x2d8>
 8008078:	4620      	mov	r0, r4
 800807a:	f000 fcc7 	bl	8008a0c <_Balloc>
 800807e:	9000      	str	r0, [sp, #0]
 8008080:	2800      	cmp	r0, #0
 8008082:	d14b      	bne.n	800811c <_dtoa_r+0x31c>
 8008084:	4b24      	ldr	r3, [pc, #144]	; (8008118 <_dtoa_r+0x318>)
 8008086:	4602      	mov	r2, r0
 8008088:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800808c:	e6d1      	b.n	8007e32 <_dtoa_r+0x32>
 800808e:	2301      	movs	r3, #1
 8008090:	e7de      	b.n	8008050 <_dtoa_r+0x250>
 8008092:	2300      	movs	r3, #0
 8008094:	9308      	str	r3, [sp, #32]
 8008096:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008098:	eb0a 0903 	add.w	r9, sl, r3
 800809c:	f109 0301 	add.w	r3, r9, #1
 80080a0:	2b01      	cmp	r3, #1
 80080a2:	9301      	str	r3, [sp, #4]
 80080a4:	bfb8      	it	lt
 80080a6:	2301      	movlt	r3, #1
 80080a8:	e7dd      	b.n	8008066 <_dtoa_r+0x266>
 80080aa:	2301      	movs	r3, #1
 80080ac:	e7f2      	b.n	8008094 <_dtoa_r+0x294>
 80080ae:	2501      	movs	r5, #1
 80080b0:	2300      	movs	r3, #0
 80080b2:	9305      	str	r3, [sp, #20]
 80080b4:	9508      	str	r5, [sp, #32]
 80080b6:	f04f 39ff 	mov.w	r9, #4294967295
 80080ba:	2200      	movs	r2, #0
 80080bc:	f8cd 9004 	str.w	r9, [sp, #4]
 80080c0:	2312      	movs	r3, #18
 80080c2:	9209      	str	r2, [sp, #36]	; 0x24
 80080c4:	e7cf      	b.n	8008066 <_dtoa_r+0x266>
 80080c6:	2301      	movs	r3, #1
 80080c8:	9308      	str	r3, [sp, #32]
 80080ca:	e7f4      	b.n	80080b6 <_dtoa_r+0x2b6>
 80080cc:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80080d0:	f8cd 9004 	str.w	r9, [sp, #4]
 80080d4:	464b      	mov	r3, r9
 80080d6:	e7c6      	b.n	8008066 <_dtoa_r+0x266>
 80080d8:	3101      	adds	r1, #1
 80080da:	6041      	str	r1, [r0, #4]
 80080dc:	0052      	lsls	r2, r2, #1
 80080de:	e7c6      	b.n	800806e <_dtoa_r+0x26e>
 80080e0:	636f4361 	.word	0x636f4361
 80080e4:	3fd287a7 	.word	0x3fd287a7
 80080e8:	8b60c8b3 	.word	0x8b60c8b3
 80080ec:	3fc68a28 	.word	0x3fc68a28
 80080f0:	509f79fb 	.word	0x509f79fb
 80080f4:	3fd34413 	.word	0x3fd34413
 80080f8:	0800d109 	.word	0x0800d109
 80080fc:	0800d120 	.word	0x0800d120
 8008100:	7ff00000 	.word	0x7ff00000
 8008104:	0800d105 	.word	0x0800d105
 8008108:	0800d0fc 	.word	0x0800d0fc
 800810c:	0800d0d9 	.word	0x0800d0d9
 8008110:	3ff80000 	.word	0x3ff80000
 8008114:	0800d218 	.word	0x0800d218
 8008118:	0800d17f 	.word	0x0800d17f
 800811c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800811e:	9a00      	ldr	r2, [sp, #0]
 8008120:	601a      	str	r2, [r3, #0]
 8008122:	9b01      	ldr	r3, [sp, #4]
 8008124:	2b0e      	cmp	r3, #14
 8008126:	f200 80ad 	bhi.w	8008284 <_dtoa_r+0x484>
 800812a:	2d00      	cmp	r5, #0
 800812c:	f000 80aa 	beq.w	8008284 <_dtoa_r+0x484>
 8008130:	f1ba 0f00 	cmp.w	sl, #0
 8008134:	dd36      	ble.n	80081a4 <_dtoa_r+0x3a4>
 8008136:	4ac3      	ldr	r2, [pc, #780]	; (8008444 <_dtoa_r+0x644>)
 8008138:	f00a 030f 	and.w	r3, sl, #15
 800813c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8008140:	ed93 7b00 	vldr	d7, [r3]
 8008144:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8008148:	ea4f 172a 	mov.w	r7, sl, asr #4
 800814c:	eeb0 8a47 	vmov.f32	s16, s14
 8008150:	eef0 8a67 	vmov.f32	s17, s15
 8008154:	d016      	beq.n	8008184 <_dtoa_r+0x384>
 8008156:	4bbc      	ldr	r3, [pc, #752]	; (8008448 <_dtoa_r+0x648>)
 8008158:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800815c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8008160:	f7f8 fb74 	bl	800084c <__aeabi_ddiv>
 8008164:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008168:	f007 070f 	and.w	r7, r7, #15
 800816c:	2503      	movs	r5, #3
 800816e:	4eb6      	ldr	r6, [pc, #728]	; (8008448 <_dtoa_r+0x648>)
 8008170:	b957      	cbnz	r7, 8008188 <_dtoa_r+0x388>
 8008172:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8008176:	ec53 2b18 	vmov	r2, r3, d8
 800817a:	f7f8 fb67 	bl	800084c <__aeabi_ddiv>
 800817e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008182:	e029      	b.n	80081d8 <_dtoa_r+0x3d8>
 8008184:	2502      	movs	r5, #2
 8008186:	e7f2      	b.n	800816e <_dtoa_r+0x36e>
 8008188:	07f9      	lsls	r1, r7, #31
 800818a:	d508      	bpl.n	800819e <_dtoa_r+0x39e>
 800818c:	ec51 0b18 	vmov	r0, r1, d8
 8008190:	e9d6 2300 	ldrd	r2, r3, [r6]
 8008194:	f7f8 fa30 	bl	80005f8 <__aeabi_dmul>
 8008198:	ec41 0b18 	vmov	d8, r0, r1
 800819c:	3501      	adds	r5, #1
 800819e:	107f      	asrs	r7, r7, #1
 80081a0:	3608      	adds	r6, #8
 80081a2:	e7e5      	b.n	8008170 <_dtoa_r+0x370>
 80081a4:	f000 80a6 	beq.w	80082f4 <_dtoa_r+0x4f4>
 80081a8:	f1ca 0600 	rsb	r6, sl, #0
 80081ac:	4ba5      	ldr	r3, [pc, #660]	; (8008444 <_dtoa_r+0x644>)
 80081ae:	4fa6      	ldr	r7, [pc, #664]	; (8008448 <_dtoa_r+0x648>)
 80081b0:	f006 020f 	and.w	r2, r6, #15
 80081b4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80081b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80081bc:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80081c0:	f7f8 fa1a 	bl	80005f8 <__aeabi_dmul>
 80081c4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80081c8:	1136      	asrs	r6, r6, #4
 80081ca:	2300      	movs	r3, #0
 80081cc:	2502      	movs	r5, #2
 80081ce:	2e00      	cmp	r6, #0
 80081d0:	f040 8085 	bne.w	80082de <_dtoa_r+0x4de>
 80081d4:	2b00      	cmp	r3, #0
 80081d6:	d1d2      	bne.n	800817e <_dtoa_r+0x37e>
 80081d8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80081da:	2b00      	cmp	r3, #0
 80081dc:	f000 808c 	beq.w	80082f8 <_dtoa_r+0x4f8>
 80081e0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80081e4:	4b99      	ldr	r3, [pc, #612]	; (800844c <_dtoa_r+0x64c>)
 80081e6:	2200      	movs	r2, #0
 80081e8:	4630      	mov	r0, r6
 80081ea:	4639      	mov	r1, r7
 80081ec:	f7f8 fc76 	bl	8000adc <__aeabi_dcmplt>
 80081f0:	2800      	cmp	r0, #0
 80081f2:	f000 8081 	beq.w	80082f8 <_dtoa_r+0x4f8>
 80081f6:	9b01      	ldr	r3, [sp, #4]
 80081f8:	2b00      	cmp	r3, #0
 80081fa:	d07d      	beq.n	80082f8 <_dtoa_r+0x4f8>
 80081fc:	f1b9 0f00 	cmp.w	r9, #0
 8008200:	dd3c      	ble.n	800827c <_dtoa_r+0x47c>
 8008202:	f10a 33ff 	add.w	r3, sl, #4294967295
 8008206:	9307      	str	r3, [sp, #28]
 8008208:	2200      	movs	r2, #0
 800820a:	4b91      	ldr	r3, [pc, #580]	; (8008450 <_dtoa_r+0x650>)
 800820c:	4630      	mov	r0, r6
 800820e:	4639      	mov	r1, r7
 8008210:	f7f8 f9f2 	bl	80005f8 <__aeabi_dmul>
 8008214:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008218:	3501      	adds	r5, #1
 800821a:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800821e:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008222:	4628      	mov	r0, r5
 8008224:	f7f8 f97e 	bl	8000524 <__aeabi_i2d>
 8008228:	4632      	mov	r2, r6
 800822a:	463b      	mov	r3, r7
 800822c:	f7f8 f9e4 	bl	80005f8 <__aeabi_dmul>
 8008230:	4b88      	ldr	r3, [pc, #544]	; (8008454 <_dtoa_r+0x654>)
 8008232:	2200      	movs	r2, #0
 8008234:	f7f8 f82a 	bl	800028c <__adddf3>
 8008238:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800823c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8008240:	9303      	str	r3, [sp, #12]
 8008242:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8008244:	2b00      	cmp	r3, #0
 8008246:	d15c      	bne.n	8008302 <_dtoa_r+0x502>
 8008248:	4b83      	ldr	r3, [pc, #524]	; (8008458 <_dtoa_r+0x658>)
 800824a:	2200      	movs	r2, #0
 800824c:	4630      	mov	r0, r6
 800824e:	4639      	mov	r1, r7
 8008250:	f7f8 f81a 	bl	8000288 <__aeabi_dsub>
 8008254:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8008258:	4606      	mov	r6, r0
 800825a:	460f      	mov	r7, r1
 800825c:	f7f8 fc5c 	bl	8000b18 <__aeabi_dcmpgt>
 8008260:	2800      	cmp	r0, #0
 8008262:	f040 8296 	bne.w	8008792 <_dtoa_r+0x992>
 8008266:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800826a:	4630      	mov	r0, r6
 800826c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008270:	4639      	mov	r1, r7
 8008272:	f7f8 fc33 	bl	8000adc <__aeabi_dcmplt>
 8008276:	2800      	cmp	r0, #0
 8008278:	f040 8288 	bne.w	800878c <_dtoa_r+0x98c>
 800827c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8008280:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8008284:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008286:	2b00      	cmp	r3, #0
 8008288:	f2c0 8158 	blt.w	800853c <_dtoa_r+0x73c>
 800828c:	f1ba 0f0e 	cmp.w	sl, #14
 8008290:	f300 8154 	bgt.w	800853c <_dtoa_r+0x73c>
 8008294:	4b6b      	ldr	r3, [pc, #428]	; (8008444 <_dtoa_r+0x644>)
 8008296:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800829a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800829e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80082a0:	2b00      	cmp	r3, #0
 80082a2:	f280 80e3 	bge.w	800846c <_dtoa_r+0x66c>
 80082a6:	9b01      	ldr	r3, [sp, #4]
 80082a8:	2b00      	cmp	r3, #0
 80082aa:	f300 80df 	bgt.w	800846c <_dtoa_r+0x66c>
 80082ae:	f040 826d 	bne.w	800878c <_dtoa_r+0x98c>
 80082b2:	4b69      	ldr	r3, [pc, #420]	; (8008458 <_dtoa_r+0x658>)
 80082b4:	2200      	movs	r2, #0
 80082b6:	4640      	mov	r0, r8
 80082b8:	4649      	mov	r1, r9
 80082ba:	f7f8 f99d 	bl	80005f8 <__aeabi_dmul>
 80082be:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80082c2:	f7f8 fc1f 	bl	8000b04 <__aeabi_dcmpge>
 80082c6:	9e01      	ldr	r6, [sp, #4]
 80082c8:	4637      	mov	r7, r6
 80082ca:	2800      	cmp	r0, #0
 80082cc:	f040 8243 	bne.w	8008756 <_dtoa_r+0x956>
 80082d0:	9d00      	ldr	r5, [sp, #0]
 80082d2:	2331      	movs	r3, #49	; 0x31
 80082d4:	f805 3b01 	strb.w	r3, [r5], #1
 80082d8:	f10a 0a01 	add.w	sl, sl, #1
 80082dc:	e23f      	b.n	800875e <_dtoa_r+0x95e>
 80082de:	07f2      	lsls	r2, r6, #31
 80082e0:	d505      	bpl.n	80082ee <_dtoa_r+0x4ee>
 80082e2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80082e6:	f7f8 f987 	bl	80005f8 <__aeabi_dmul>
 80082ea:	3501      	adds	r5, #1
 80082ec:	2301      	movs	r3, #1
 80082ee:	1076      	asrs	r6, r6, #1
 80082f0:	3708      	adds	r7, #8
 80082f2:	e76c      	b.n	80081ce <_dtoa_r+0x3ce>
 80082f4:	2502      	movs	r5, #2
 80082f6:	e76f      	b.n	80081d8 <_dtoa_r+0x3d8>
 80082f8:	9b01      	ldr	r3, [sp, #4]
 80082fa:	f8cd a01c 	str.w	sl, [sp, #28]
 80082fe:	930c      	str	r3, [sp, #48]	; 0x30
 8008300:	e78d      	b.n	800821e <_dtoa_r+0x41e>
 8008302:	9900      	ldr	r1, [sp, #0]
 8008304:	980c      	ldr	r0, [sp, #48]	; 0x30
 8008306:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8008308:	4b4e      	ldr	r3, [pc, #312]	; (8008444 <_dtoa_r+0x644>)
 800830a:	ed9d 7b02 	vldr	d7, [sp, #8]
 800830e:	4401      	add	r1, r0
 8008310:	9102      	str	r1, [sp, #8]
 8008312:	9908      	ldr	r1, [sp, #32]
 8008314:	eeb0 8a47 	vmov.f32	s16, s14
 8008318:	eef0 8a67 	vmov.f32	s17, s15
 800831c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8008320:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8008324:	2900      	cmp	r1, #0
 8008326:	d045      	beq.n	80083b4 <_dtoa_r+0x5b4>
 8008328:	494c      	ldr	r1, [pc, #304]	; (800845c <_dtoa_r+0x65c>)
 800832a:	2000      	movs	r0, #0
 800832c:	f7f8 fa8e 	bl	800084c <__aeabi_ddiv>
 8008330:	ec53 2b18 	vmov	r2, r3, d8
 8008334:	f7f7 ffa8 	bl	8000288 <__aeabi_dsub>
 8008338:	9d00      	ldr	r5, [sp, #0]
 800833a:	ec41 0b18 	vmov	d8, r0, r1
 800833e:	4639      	mov	r1, r7
 8008340:	4630      	mov	r0, r6
 8008342:	f7f8 fc09 	bl	8000b58 <__aeabi_d2iz>
 8008346:	900c      	str	r0, [sp, #48]	; 0x30
 8008348:	f7f8 f8ec 	bl	8000524 <__aeabi_i2d>
 800834c:	4602      	mov	r2, r0
 800834e:	460b      	mov	r3, r1
 8008350:	4630      	mov	r0, r6
 8008352:	4639      	mov	r1, r7
 8008354:	f7f7 ff98 	bl	8000288 <__aeabi_dsub>
 8008358:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800835a:	3330      	adds	r3, #48	; 0x30
 800835c:	f805 3b01 	strb.w	r3, [r5], #1
 8008360:	ec53 2b18 	vmov	r2, r3, d8
 8008364:	4606      	mov	r6, r0
 8008366:	460f      	mov	r7, r1
 8008368:	f7f8 fbb8 	bl	8000adc <__aeabi_dcmplt>
 800836c:	2800      	cmp	r0, #0
 800836e:	d165      	bne.n	800843c <_dtoa_r+0x63c>
 8008370:	4632      	mov	r2, r6
 8008372:	463b      	mov	r3, r7
 8008374:	4935      	ldr	r1, [pc, #212]	; (800844c <_dtoa_r+0x64c>)
 8008376:	2000      	movs	r0, #0
 8008378:	f7f7 ff86 	bl	8000288 <__aeabi_dsub>
 800837c:	ec53 2b18 	vmov	r2, r3, d8
 8008380:	f7f8 fbac 	bl	8000adc <__aeabi_dcmplt>
 8008384:	2800      	cmp	r0, #0
 8008386:	f040 80b9 	bne.w	80084fc <_dtoa_r+0x6fc>
 800838a:	9b02      	ldr	r3, [sp, #8]
 800838c:	429d      	cmp	r5, r3
 800838e:	f43f af75 	beq.w	800827c <_dtoa_r+0x47c>
 8008392:	4b2f      	ldr	r3, [pc, #188]	; (8008450 <_dtoa_r+0x650>)
 8008394:	ec51 0b18 	vmov	r0, r1, d8
 8008398:	2200      	movs	r2, #0
 800839a:	f7f8 f92d 	bl	80005f8 <__aeabi_dmul>
 800839e:	4b2c      	ldr	r3, [pc, #176]	; (8008450 <_dtoa_r+0x650>)
 80083a0:	ec41 0b18 	vmov	d8, r0, r1
 80083a4:	2200      	movs	r2, #0
 80083a6:	4630      	mov	r0, r6
 80083a8:	4639      	mov	r1, r7
 80083aa:	f7f8 f925 	bl	80005f8 <__aeabi_dmul>
 80083ae:	4606      	mov	r6, r0
 80083b0:	460f      	mov	r7, r1
 80083b2:	e7c4      	b.n	800833e <_dtoa_r+0x53e>
 80083b4:	ec51 0b17 	vmov	r0, r1, d7
 80083b8:	f7f8 f91e 	bl	80005f8 <__aeabi_dmul>
 80083bc:	9b02      	ldr	r3, [sp, #8]
 80083be:	9d00      	ldr	r5, [sp, #0]
 80083c0:	930c      	str	r3, [sp, #48]	; 0x30
 80083c2:	ec41 0b18 	vmov	d8, r0, r1
 80083c6:	4639      	mov	r1, r7
 80083c8:	4630      	mov	r0, r6
 80083ca:	f7f8 fbc5 	bl	8000b58 <__aeabi_d2iz>
 80083ce:	9011      	str	r0, [sp, #68]	; 0x44
 80083d0:	f7f8 f8a8 	bl	8000524 <__aeabi_i2d>
 80083d4:	4602      	mov	r2, r0
 80083d6:	460b      	mov	r3, r1
 80083d8:	4630      	mov	r0, r6
 80083da:	4639      	mov	r1, r7
 80083dc:	f7f7 ff54 	bl	8000288 <__aeabi_dsub>
 80083e0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80083e2:	3330      	adds	r3, #48	; 0x30
 80083e4:	f805 3b01 	strb.w	r3, [r5], #1
 80083e8:	9b02      	ldr	r3, [sp, #8]
 80083ea:	429d      	cmp	r5, r3
 80083ec:	4606      	mov	r6, r0
 80083ee:	460f      	mov	r7, r1
 80083f0:	f04f 0200 	mov.w	r2, #0
 80083f4:	d134      	bne.n	8008460 <_dtoa_r+0x660>
 80083f6:	4b19      	ldr	r3, [pc, #100]	; (800845c <_dtoa_r+0x65c>)
 80083f8:	ec51 0b18 	vmov	r0, r1, d8
 80083fc:	f7f7 ff46 	bl	800028c <__adddf3>
 8008400:	4602      	mov	r2, r0
 8008402:	460b      	mov	r3, r1
 8008404:	4630      	mov	r0, r6
 8008406:	4639      	mov	r1, r7
 8008408:	f7f8 fb86 	bl	8000b18 <__aeabi_dcmpgt>
 800840c:	2800      	cmp	r0, #0
 800840e:	d175      	bne.n	80084fc <_dtoa_r+0x6fc>
 8008410:	ec53 2b18 	vmov	r2, r3, d8
 8008414:	4911      	ldr	r1, [pc, #68]	; (800845c <_dtoa_r+0x65c>)
 8008416:	2000      	movs	r0, #0
 8008418:	f7f7 ff36 	bl	8000288 <__aeabi_dsub>
 800841c:	4602      	mov	r2, r0
 800841e:	460b      	mov	r3, r1
 8008420:	4630      	mov	r0, r6
 8008422:	4639      	mov	r1, r7
 8008424:	f7f8 fb5a 	bl	8000adc <__aeabi_dcmplt>
 8008428:	2800      	cmp	r0, #0
 800842a:	f43f af27 	beq.w	800827c <_dtoa_r+0x47c>
 800842e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8008430:	1e6b      	subs	r3, r5, #1
 8008432:	930c      	str	r3, [sp, #48]	; 0x30
 8008434:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8008438:	2b30      	cmp	r3, #48	; 0x30
 800843a:	d0f8      	beq.n	800842e <_dtoa_r+0x62e>
 800843c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008440:	e04a      	b.n	80084d8 <_dtoa_r+0x6d8>
 8008442:	bf00      	nop
 8008444:	0800d218 	.word	0x0800d218
 8008448:	0800d1f0 	.word	0x0800d1f0
 800844c:	3ff00000 	.word	0x3ff00000
 8008450:	40240000 	.word	0x40240000
 8008454:	401c0000 	.word	0x401c0000
 8008458:	40140000 	.word	0x40140000
 800845c:	3fe00000 	.word	0x3fe00000
 8008460:	4baf      	ldr	r3, [pc, #700]	; (8008720 <_dtoa_r+0x920>)
 8008462:	f7f8 f8c9 	bl	80005f8 <__aeabi_dmul>
 8008466:	4606      	mov	r6, r0
 8008468:	460f      	mov	r7, r1
 800846a:	e7ac      	b.n	80083c6 <_dtoa_r+0x5c6>
 800846c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8008470:	9d00      	ldr	r5, [sp, #0]
 8008472:	4642      	mov	r2, r8
 8008474:	464b      	mov	r3, r9
 8008476:	4630      	mov	r0, r6
 8008478:	4639      	mov	r1, r7
 800847a:	f7f8 f9e7 	bl	800084c <__aeabi_ddiv>
 800847e:	f7f8 fb6b 	bl	8000b58 <__aeabi_d2iz>
 8008482:	9002      	str	r0, [sp, #8]
 8008484:	f7f8 f84e 	bl	8000524 <__aeabi_i2d>
 8008488:	4642      	mov	r2, r8
 800848a:	464b      	mov	r3, r9
 800848c:	f7f8 f8b4 	bl	80005f8 <__aeabi_dmul>
 8008490:	4602      	mov	r2, r0
 8008492:	460b      	mov	r3, r1
 8008494:	4630      	mov	r0, r6
 8008496:	4639      	mov	r1, r7
 8008498:	f7f7 fef6 	bl	8000288 <__aeabi_dsub>
 800849c:	9e02      	ldr	r6, [sp, #8]
 800849e:	9f01      	ldr	r7, [sp, #4]
 80084a0:	3630      	adds	r6, #48	; 0x30
 80084a2:	f805 6b01 	strb.w	r6, [r5], #1
 80084a6:	9e00      	ldr	r6, [sp, #0]
 80084a8:	1bae      	subs	r6, r5, r6
 80084aa:	42b7      	cmp	r7, r6
 80084ac:	4602      	mov	r2, r0
 80084ae:	460b      	mov	r3, r1
 80084b0:	d137      	bne.n	8008522 <_dtoa_r+0x722>
 80084b2:	f7f7 feeb 	bl	800028c <__adddf3>
 80084b6:	4642      	mov	r2, r8
 80084b8:	464b      	mov	r3, r9
 80084ba:	4606      	mov	r6, r0
 80084bc:	460f      	mov	r7, r1
 80084be:	f7f8 fb2b 	bl	8000b18 <__aeabi_dcmpgt>
 80084c2:	b9c8      	cbnz	r0, 80084f8 <_dtoa_r+0x6f8>
 80084c4:	4642      	mov	r2, r8
 80084c6:	464b      	mov	r3, r9
 80084c8:	4630      	mov	r0, r6
 80084ca:	4639      	mov	r1, r7
 80084cc:	f7f8 fafc 	bl	8000ac8 <__aeabi_dcmpeq>
 80084d0:	b110      	cbz	r0, 80084d8 <_dtoa_r+0x6d8>
 80084d2:	9b02      	ldr	r3, [sp, #8]
 80084d4:	07d9      	lsls	r1, r3, #31
 80084d6:	d40f      	bmi.n	80084f8 <_dtoa_r+0x6f8>
 80084d8:	4620      	mov	r0, r4
 80084da:	4659      	mov	r1, fp
 80084dc:	f000 fad6 	bl	8008a8c <_Bfree>
 80084e0:	2300      	movs	r3, #0
 80084e2:	702b      	strb	r3, [r5, #0]
 80084e4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80084e6:	f10a 0001 	add.w	r0, sl, #1
 80084ea:	6018      	str	r0, [r3, #0]
 80084ec:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80084ee:	2b00      	cmp	r3, #0
 80084f0:	f43f acd8 	beq.w	8007ea4 <_dtoa_r+0xa4>
 80084f4:	601d      	str	r5, [r3, #0]
 80084f6:	e4d5      	b.n	8007ea4 <_dtoa_r+0xa4>
 80084f8:	f8cd a01c 	str.w	sl, [sp, #28]
 80084fc:	462b      	mov	r3, r5
 80084fe:	461d      	mov	r5, r3
 8008500:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8008504:	2a39      	cmp	r2, #57	; 0x39
 8008506:	d108      	bne.n	800851a <_dtoa_r+0x71a>
 8008508:	9a00      	ldr	r2, [sp, #0]
 800850a:	429a      	cmp	r2, r3
 800850c:	d1f7      	bne.n	80084fe <_dtoa_r+0x6fe>
 800850e:	9a07      	ldr	r2, [sp, #28]
 8008510:	9900      	ldr	r1, [sp, #0]
 8008512:	3201      	adds	r2, #1
 8008514:	9207      	str	r2, [sp, #28]
 8008516:	2230      	movs	r2, #48	; 0x30
 8008518:	700a      	strb	r2, [r1, #0]
 800851a:	781a      	ldrb	r2, [r3, #0]
 800851c:	3201      	adds	r2, #1
 800851e:	701a      	strb	r2, [r3, #0]
 8008520:	e78c      	b.n	800843c <_dtoa_r+0x63c>
 8008522:	4b7f      	ldr	r3, [pc, #508]	; (8008720 <_dtoa_r+0x920>)
 8008524:	2200      	movs	r2, #0
 8008526:	f7f8 f867 	bl	80005f8 <__aeabi_dmul>
 800852a:	2200      	movs	r2, #0
 800852c:	2300      	movs	r3, #0
 800852e:	4606      	mov	r6, r0
 8008530:	460f      	mov	r7, r1
 8008532:	f7f8 fac9 	bl	8000ac8 <__aeabi_dcmpeq>
 8008536:	2800      	cmp	r0, #0
 8008538:	d09b      	beq.n	8008472 <_dtoa_r+0x672>
 800853a:	e7cd      	b.n	80084d8 <_dtoa_r+0x6d8>
 800853c:	9a08      	ldr	r2, [sp, #32]
 800853e:	2a00      	cmp	r2, #0
 8008540:	f000 80c4 	beq.w	80086cc <_dtoa_r+0x8cc>
 8008544:	9a05      	ldr	r2, [sp, #20]
 8008546:	2a01      	cmp	r2, #1
 8008548:	f300 80a8 	bgt.w	800869c <_dtoa_r+0x89c>
 800854c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800854e:	2a00      	cmp	r2, #0
 8008550:	f000 80a0 	beq.w	8008694 <_dtoa_r+0x894>
 8008554:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8008558:	9e06      	ldr	r6, [sp, #24]
 800855a:	4645      	mov	r5, r8
 800855c:	9a04      	ldr	r2, [sp, #16]
 800855e:	2101      	movs	r1, #1
 8008560:	441a      	add	r2, r3
 8008562:	4620      	mov	r0, r4
 8008564:	4498      	add	r8, r3
 8008566:	9204      	str	r2, [sp, #16]
 8008568:	f000 fb4c 	bl	8008c04 <__i2b>
 800856c:	4607      	mov	r7, r0
 800856e:	2d00      	cmp	r5, #0
 8008570:	dd0b      	ble.n	800858a <_dtoa_r+0x78a>
 8008572:	9b04      	ldr	r3, [sp, #16]
 8008574:	2b00      	cmp	r3, #0
 8008576:	dd08      	ble.n	800858a <_dtoa_r+0x78a>
 8008578:	42ab      	cmp	r3, r5
 800857a:	9a04      	ldr	r2, [sp, #16]
 800857c:	bfa8      	it	ge
 800857e:	462b      	movge	r3, r5
 8008580:	eba8 0803 	sub.w	r8, r8, r3
 8008584:	1aed      	subs	r5, r5, r3
 8008586:	1ad3      	subs	r3, r2, r3
 8008588:	9304      	str	r3, [sp, #16]
 800858a:	9b06      	ldr	r3, [sp, #24]
 800858c:	b1fb      	cbz	r3, 80085ce <_dtoa_r+0x7ce>
 800858e:	9b08      	ldr	r3, [sp, #32]
 8008590:	2b00      	cmp	r3, #0
 8008592:	f000 809f 	beq.w	80086d4 <_dtoa_r+0x8d4>
 8008596:	2e00      	cmp	r6, #0
 8008598:	dd11      	ble.n	80085be <_dtoa_r+0x7be>
 800859a:	4639      	mov	r1, r7
 800859c:	4632      	mov	r2, r6
 800859e:	4620      	mov	r0, r4
 80085a0:	f000 fbec 	bl	8008d7c <__pow5mult>
 80085a4:	465a      	mov	r2, fp
 80085a6:	4601      	mov	r1, r0
 80085a8:	4607      	mov	r7, r0
 80085aa:	4620      	mov	r0, r4
 80085ac:	f000 fb40 	bl	8008c30 <__multiply>
 80085b0:	4659      	mov	r1, fp
 80085b2:	9007      	str	r0, [sp, #28]
 80085b4:	4620      	mov	r0, r4
 80085b6:	f000 fa69 	bl	8008a8c <_Bfree>
 80085ba:	9b07      	ldr	r3, [sp, #28]
 80085bc:	469b      	mov	fp, r3
 80085be:	9b06      	ldr	r3, [sp, #24]
 80085c0:	1b9a      	subs	r2, r3, r6
 80085c2:	d004      	beq.n	80085ce <_dtoa_r+0x7ce>
 80085c4:	4659      	mov	r1, fp
 80085c6:	4620      	mov	r0, r4
 80085c8:	f000 fbd8 	bl	8008d7c <__pow5mult>
 80085cc:	4683      	mov	fp, r0
 80085ce:	2101      	movs	r1, #1
 80085d0:	4620      	mov	r0, r4
 80085d2:	f000 fb17 	bl	8008c04 <__i2b>
 80085d6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80085d8:	2b00      	cmp	r3, #0
 80085da:	4606      	mov	r6, r0
 80085dc:	dd7c      	ble.n	80086d8 <_dtoa_r+0x8d8>
 80085de:	461a      	mov	r2, r3
 80085e0:	4601      	mov	r1, r0
 80085e2:	4620      	mov	r0, r4
 80085e4:	f000 fbca 	bl	8008d7c <__pow5mult>
 80085e8:	9b05      	ldr	r3, [sp, #20]
 80085ea:	2b01      	cmp	r3, #1
 80085ec:	4606      	mov	r6, r0
 80085ee:	dd76      	ble.n	80086de <_dtoa_r+0x8de>
 80085f0:	2300      	movs	r3, #0
 80085f2:	9306      	str	r3, [sp, #24]
 80085f4:	6933      	ldr	r3, [r6, #16]
 80085f6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80085fa:	6918      	ldr	r0, [r3, #16]
 80085fc:	f000 fab2 	bl	8008b64 <__hi0bits>
 8008600:	f1c0 0020 	rsb	r0, r0, #32
 8008604:	9b04      	ldr	r3, [sp, #16]
 8008606:	4418      	add	r0, r3
 8008608:	f010 001f 	ands.w	r0, r0, #31
 800860c:	f000 8086 	beq.w	800871c <_dtoa_r+0x91c>
 8008610:	f1c0 0320 	rsb	r3, r0, #32
 8008614:	2b04      	cmp	r3, #4
 8008616:	dd7f      	ble.n	8008718 <_dtoa_r+0x918>
 8008618:	f1c0 001c 	rsb	r0, r0, #28
 800861c:	9b04      	ldr	r3, [sp, #16]
 800861e:	4403      	add	r3, r0
 8008620:	4480      	add	r8, r0
 8008622:	4405      	add	r5, r0
 8008624:	9304      	str	r3, [sp, #16]
 8008626:	f1b8 0f00 	cmp.w	r8, #0
 800862a:	dd05      	ble.n	8008638 <_dtoa_r+0x838>
 800862c:	4659      	mov	r1, fp
 800862e:	4642      	mov	r2, r8
 8008630:	4620      	mov	r0, r4
 8008632:	f000 fbfd 	bl	8008e30 <__lshift>
 8008636:	4683      	mov	fp, r0
 8008638:	9b04      	ldr	r3, [sp, #16]
 800863a:	2b00      	cmp	r3, #0
 800863c:	dd05      	ble.n	800864a <_dtoa_r+0x84a>
 800863e:	4631      	mov	r1, r6
 8008640:	461a      	mov	r2, r3
 8008642:	4620      	mov	r0, r4
 8008644:	f000 fbf4 	bl	8008e30 <__lshift>
 8008648:	4606      	mov	r6, r0
 800864a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800864c:	2b00      	cmp	r3, #0
 800864e:	d069      	beq.n	8008724 <_dtoa_r+0x924>
 8008650:	4631      	mov	r1, r6
 8008652:	4658      	mov	r0, fp
 8008654:	f000 fc58 	bl	8008f08 <__mcmp>
 8008658:	2800      	cmp	r0, #0
 800865a:	da63      	bge.n	8008724 <_dtoa_r+0x924>
 800865c:	2300      	movs	r3, #0
 800865e:	4659      	mov	r1, fp
 8008660:	220a      	movs	r2, #10
 8008662:	4620      	mov	r0, r4
 8008664:	f000 fa34 	bl	8008ad0 <__multadd>
 8008668:	9b08      	ldr	r3, [sp, #32]
 800866a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800866e:	4683      	mov	fp, r0
 8008670:	2b00      	cmp	r3, #0
 8008672:	f000 818f 	beq.w	8008994 <_dtoa_r+0xb94>
 8008676:	4639      	mov	r1, r7
 8008678:	2300      	movs	r3, #0
 800867a:	220a      	movs	r2, #10
 800867c:	4620      	mov	r0, r4
 800867e:	f000 fa27 	bl	8008ad0 <__multadd>
 8008682:	f1b9 0f00 	cmp.w	r9, #0
 8008686:	4607      	mov	r7, r0
 8008688:	f300 808e 	bgt.w	80087a8 <_dtoa_r+0x9a8>
 800868c:	9b05      	ldr	r3, [sp, #20]
 800868e:	2b02      	cmp	r3, #2
 8008690:	dc50      	bgt.n	8008734 <_dtoa_r+0x934>
 8008692:	e089      	b.n	80087a8 <_dtoa_r+0x9a8>
 8008694:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8008696:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800869a:	e75d      	b.n	8008558 <_dtoa_r+0x758>
 800869c:	9b01      	ldr	r3, [sp, #4]
 800869e:	1e5e      	subs	r6, r3, #1
 80086a0:	9b06      	ldr	r3, [sp, #24]
 80086a2:	42b3      	cmp	r3, r6
 80086a4:	bfbf      	itttt	lt
 80086a6:	9b06      	ldrlt	r3, [sp, #24]
 80086a8:	9606      	strlt	r6, [sp, #24]
 80086aa:	1af2      	sublt	r2, r6, r3
 80086ac:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 80086ae:	bfb6      	itet	lt
 80086b0:	189b      	addlt	r3, r3, r2
 80086b2:	1b9e      	subge	r6, r3, r6
 80086b4:	930d      	strlt	r3, [sp, #52]	; 0x34
 80086b6:	9b01      	ldr	r3, [sp, #4]
 80086b8:	bfb8      	it	lt
 80086ba:	2600      	movlt	r6, #0
 80086bc:	2b00      	cmp	r3, #0
 80086be:	bfb5      	itete	lt
 80086c0:	eba8 0503 	sublt.w	r5, r8, r3
 80086c4:	9b01      	ldrge	r3, [sp, #4]
 80086c6:	2300      	movlt	r3, #0
 80086c8:	4645      	movge	r5, r8
 80086ca:	e747      	b.n	800855c <_dtoa_r+0x75c>
 80086cc:	9e06      	ldr	r6, [sp, #24]
 80086ce:	9f08      	ldr	r7, [sp, #32]
 80086d0:	4645      	mov	r5, r8
 80086d2:	e74c      	b.n	800856e <_dtoa_r+0x76e>
 80086d4:	9a06      	ldr	r2, [sp, #24]
 80086d6:	e775      	b.n	80085c4 <_dtoa_r+0x7c4>
 80086d8:	9b05      	ldr	r3, [sp, #20]
 80086da:	2b01      	cmp	r3, #1
 80086dc:	dc18      	bgt.n	8008710 <_dtoa_r+0x910>
 80086de:	9b02      	ldr	r3, [sp, #8]
 80086e0:	b9b3      	cbnz	r3, 8008710 <_dtoa_r+0x910>
 80086e2:	9b03      	ldr	r3, [sp, #12]
 80086e4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80086e8:	b9a3      	cbnz	r3, 8008714 <_dtoa_r+0x914>
 80086ea:	9b03      	ldr	r3, [sp, #12]
 80086ec:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80086f0:	0d1b      	lsrs	r3, r3, #20
 80086f2:	051b      	lsls	r3, r3, #20
 80086f4:	b12b      	cbz	r3, 8008702 <_dtoa_r+0x902>
 80086f6:	9b04      	ldr	r3, [sp, #16]
 80086f8:	3301      	adds	r3, #1
 80086fa:	9304      	str	r3, [sp, #16]
 80086fc:	f108 0801 	add.w	r8, r8, #1
 8008700:	2301      	movs	r3, #1
 8008702:	9306      	str	r3, [sp, #24]
 8008704:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008706:	2b00      	cmp	r3, #0
 8008708:	f47f af74 	bne.w	80085f4 <_dtoa_r+0x7f4>
 800870c:	2001      	movs	r0, #1
 800870e:	e779      	b.n	8008604 <_dtoa_r+0x804>
 8008710:	2300      	movs	r3, #0
 8008712:	e7f6      	b.n	8008702 <_dtoa_r+0x902>
 8008714:	9b02      	ldr	r3, [sp, #8]
 8008716:	e7f4      	b.n	8008702 <_dtoa_r+0x902>
 8008718:	d085      	beq.n	8008626 <_dtoa_r+0x826>
 800871a:	4618      	mov	r0, r3
 800871c:	301c      	adds	r0, #28
 800871e:	e77d      	b.n	800861c <_dtoa_r+0x81c>
 8008720:	40240000 	.word	0x40240000
 8008724:	9b01      	ldr	r3, [sp, #4]
 8008726:	2b00      	cmp	r3, #0
 8008728:	dc38      	bgt.n	800879c <_dtoa_r+0x99c>
 800872a:	9b05      	ldr	r3, [sp, #20]
 800872c:	2b02      	cmp	r3, #2
 800872e:	dd35      	ble.n	800879c <_dtoa_r+0x99c>
 8008730:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8008734:	f1b9 0f00 	cmp.w	r9, #0
 8008738:	d10d      	bne.n	8008756 <_dtoa_r+0x956>
 800873a:	4631      	mov	r1, r6
 800873c:	464b      	mov	r3, r9
 800873e:	2205      	movs	r2, #5
 8008740:	4620      	mov	r0, r4
 8008742:	f000 f9c5 	bl	8008ad0 <__multadd>
 8008746:	4601      	mov	r1, r0
 8008748:	4606      	mov	r6, r0
 800874a:	4658      	mov	r0, fp
 800874c:	f000 fbdc 	bl	8008f08 <__mcmp>
 8008750:	2800      	cmp	r0, #0
 8008752:	f73f adbd 	bgt.w	80082d0 <_dtoa_r+0x4d0>
 8008756:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008758:	9d00      	ldr	r5, [sp, #0]
 800875a:	ea6f 0a03 	mvn.w	sl, r3
 800875e:	f04f 0800 	mov.w	r8, #0
 8008762:	4631      	mov	r1, r6
 8008764:	4620      	mov	r0, r4
 8008766:	f000 f991 	bl	8008a8c <_Bfree>
 800876a:	2f00      	cmp	r7, #0
 800876c:	f43f aeb4 	beq.w	80084d8 <_dtoa_r+0x6d8>
 8008770:	f1b8 0f00 	cmp.w	r8, #0
 8008774:	d005      	beq.n	8008782 <_dtoa_r+0x982>
 8008776:	45b8      	cmp	r8, r7
 8008778:	d003      	beq.n	8008782 <_dtoa_r+0x982>
 800877a:	4641      	mov	r1, r8
 800877c:	4620      	mov	r0, r4
 800877e:	f000 f985 	bl	8008a8c <_Bfree>
 8008782:	4639      	mov	r1, r7
 8008784:	4620      	mov	r0, r4
 8008786:	f000 f981 	bl	8008a8c <_Bfree>
 800878a:	e6a5      	b.n	80084d8 <_dtoa_r+0x6d8>
 800878c:	2600      	movs	r6, #0
 800878e:	4637      	mov	r7, r6
 8008790:	e7e1      	b.n	8008756 <_dtoa_r+0x956>
 8008792:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8008794:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8008798:	4637      	mov	r7, r6
 800879a:	e599      	b.n	80082d0 <_dtoa_r+0x4d0>
 800879c:	9b08      	ldr	r3, [sp, #32]
 800879e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	f000 80fd 	beq.w	80089a2 <_dtoa_r+0xba2>
 80087a8:	2d00      	cmp	r5, #0
 80087aa:	dd05      	ble.n	80087b8 <_dtoa_r+0x9b8>
 80087ac:	4639      	mov	r1, r7
 80087ae:	462a      	mov	r2, r5
 80087b0:	4620      	mov	r0, r4
 80087b2:	f000 fb3d 	bl	8008e30 <__lshift>
 80087b6:	4607      	mov	r7, r0
 80087b8:	9b06      	ldr	r3, [sp, #24]
 80087ba:	2b00      	cmp	r3, #0
 80087bc:	d05c      	beq.n	8008878 <_dtoa_r+0xa78>
 80087be:	6879      	ldr	r1, [r7, #4]
 80087c0:	4620      	mov	r0, r4
 80087c2:	f000 f923 	bl	8008a0c <_Balloc>
 80087c6:	4605      	mov	r5, r0
 80087c8:	b928      	cbnz	r0, 80087d6 <_dtoa_r+0x9d6>
 80087ca:	4b80      	ldr	r3, [pc, #512]	; (80089cc <_dtoa_r+0xbcc>)
 80087cc:	4602      	mov	r2, r0
 80087ce:	f240 21ea 	movw	r1, #746	; 0x2ea
 80087d2:	f7ff bb2e 	b.w	8007e32 <_dtoa_r+0x32>
 80087d6:	693a      	ldr	r2, [r7, #16]
 80087d8:	3202      	adds	r2, #2
 80087da:	0092      	lsls	r2, r2, #2
 80087dc:	f107 010c 	add.w	r1, r7, #12
 80087e0:	300c      	adds	r0, #12
 80087e2:	f000 f905 	bl	80089f0 <memcpy>
 80087e6:	2201      	movs	r2, #1
 80087e8:	4629      	mov	r1, r5
 80087ea:	4620      	mov	r0, r4
 80087ec:	f000 fb20 	bl	8008e30 <__lshift>
 80087f0:	9b00      	ldr	r3, [sp, #0]
 80087f2:	3301      	adds	r3, #1
 80087f4:	9301      	str	r3, [sp, #4]
 80087f6:	9b00      	ldr	r3, [sp, #0]
 80087f8:	444b      	add	r3, r9
 80087fa:	9307      	str	r3, [sp, #28]
 80087fc:	9b02      	ldr	r3, [sp, #8]
 80087fe:	f003 0301 	and.w	r3, r3, #1
 8008802:	46b8      	mov	r8, r7
 8008804:	9306      	str	r3, [sp, #24]
 8008806:	4607      	mov	r7, r0
 8008808:	9b01      	ldr	r3, [sp, #4]
 800880a:	4631      	mov	r1, r6
 800880c:	3b01      	subs	r3, #1
 800880e:	4658      	mov	r0, fp
 8008810:	9302      	str	r3, [sp, #8]
 8008812:	f7ff fa69 	bl	8007ce8 <quorem>
 8008816:	4603      	mov	r3, r0
 8008818:	3330      	adds	r3, #48	; 0x30
 800881a:	9004      	str	r0, [sp, #16]
 800881c:	4641      	mov	r1, r8
 800881e:	4658      	mov	r0, fp
 8008820:	9308      	str	r3, [sp, #32]
 8008822:	f000 fb71 	bl	8008f08 <__mcmp>
 8008826:	463a      	mov	r2, r7
 8008828:	4681      	mov	r9, r0
 800882a:	4631      	mov	r1, r6
 800882c:	4620      	mov	r0, r4
 800882e:	f000 fb87 	bl	8008f40 <__mdiff>
 8008832:	68c2      	ldr	r2, [r0, #12]
 8008834:	9b08      	ldr	r3, [sp, #32]
 8008836:	4605      	mov	r5, r0
 8008838:	bb02      	cbnz	r2, 800887c <_dtoa_r+0xa7c>
 800883a:	4601      	mov	r1, r0
 800883c:	4658      	mov	r0, fp
 800883e:	f000 fb63 	bl	8008f08 <__mcmp>
 8008842:	9b08      	ldr	r3, [sp, #32]
 8008844:	4602      	mov	r2, r0
 8008846:	4629      	mov	r1, r5
 8008848:	4620      	mov	r0, r4
 800884a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800884e:	f000 f91d 	bl	8008a8c <_Bfree>
 8008852:	9b05      	ldr	r3, [sp, #20]
 8008854:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008856:	9d01      	ldr	r5, [sp, #4]
 8008858:	ea43 0102 	orr.w	r1, r3, r2
 800885c:	9b06      	ldr	r3, [sp, #24]
 800885e:	430b      	orrs	r3, r1
 8008860:	9b08      	ldr	r3, [sp, #32]
 8008862:	d10d      	bne.n	8008880 <_dtoa_r+0xa80>
 8008864:	2b39      	cmp	r3, #57	; 0x39
 8008866:	d029      	beq.n	80088bc <_dtoa_r+0xabc>
 8008868:	f1b9 0f00 	cmp.w	r9, #0
 800886c:	dd01      	ble.n	8008872 <_dtoa_r+0xa72>
 800886e:	9b04      	ldr	r3, [sp, #16]
 8008870:	3331      	adds	r3, #49	; 0x31
 8008872:	9a02      	ldr	r2, [sp, #8]
 8008874:	7013      	strb	r3, [r2, #0]
 8008876:	e774      	b.n	8008762 <_dtoa_r+0x962>
 8008878:	4638      	mov	r0, r7
 800887a:	e7b9      	b.n	80087f0 <_dtoa_r+0x9f0>
 800887c:	2201      	movs	r2, #1
 800887e:	e7e2      	b.n	8008846 <_dtoa_r+0xa46>
 8008880:	f1b9 0f00 	cmp.w	r9, #0
 8008884:	db06      	blt.n	8008894 <_dtoa_r+0xa94>
 8008886:	9905      	ldr	r1, [sp, #20]
 8008888:	ea41 0909 	orr.w	r9, r1, r9
 800888c:	9906      	ldr	r1, [sp, #24]
 800888e:	ea59 0101 	orrs.w	r1, r9, r1
 8008892:	d120      	bne.n	80088d6 <_dtoa_r+0xad6>
 8008894:	2a00      	cmp	r2, #0
 8008896:	ddec      	ble.n	8008872 <_dtoa_r+0xa72>
 8008898:	4659      	mov	r1, fp
 800889a:	2201      	movs	r2, #1
 800889c:	4620      	mov	r0, r4
 800889e:	9301      	str	r3, [sp, #4]
 80088a0:	f000 fac6 	bl	8008e30 <__lshift>
 80088a4:	4631      	mov	r1, r6
 80088a6:	4683      	mov	fp, r0
 80088a8:	f000 fb2e 	bl	8008f08 <__mcmp>
 80088ac:	2800      	cmp	r0, #0
 80088ae:	9b01      	ldr	r3, [sp, #4]
 80088b0:	dc02      	bgt.n	80088b8 <_dtoa_r+0xab8>
 80088b2:	d1de      	bne.n	8008872 <_dtoa_r+0xa72>
 80088b4:	07da      	lsls	r2, r3, #31
 80088b6:	d5dc      	bpl.n	8008872 <_dtoa_r+0xa72>
 80088b8:	2b39      	cmp	r3, #57	; 0x39
 80088ba:	d1d8      	bne.n	800886e <_dtoa_r+0xa6e>
 80088bc:	9a02      	ldr	r2, [sp, #8]
 80088be:	2339      	movs	r3, #57	; 0x39
 80088c0:	7013      	strb	r3, [r2, #0]
 80088c2:	462b      	mov	r3, r5
 80088c4:	461d      	mov	r5, r3
 80088c6:	3b01      	subs	r3, #1
 80088c8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80088cc:	2a39      	cmp	r2, #57	; 0x39
 80088ce:	d050      	beq.n	8008972 <_dtoa_r+0xb72>
 80088d0:	3201      	adds	r2, #1
 80088d2:	701a      	strb	r2, [r3, #0]
 80088d4:	e745      	b.n	8008762 <_dtoa_r+0x962>
 80088d6:	2a00      	cmp	r2, #0
 80088d8:	dd03      	ble.n	80088e2 <_dtoa_r+0xae2>
 80088da:	2b39      	cmp	r3, #57	; 0x39
 80088dc:	d0ee      	beq.n	80088bc <_dtoa_r+0xabc>
 80088de:	3301      	adds	r3, #1
 80088e0:	e7c7      	b.n	8008872 <_dtoa_r+0xa72>
 80088e2:	9a01      	ldr	r2, [sp, #4]
 80088e4:	9907      	ldr	r1, [sp, #28]
 80088e6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80088ea:	428a      	cmp	r2, r1
 80088ec:	d02a      	beq.n	8008944 <_dtoa_r+0xb44>
 80088ee:	4659      	mov	r1, fp
 80088f0:	2300      	movs	r3, #0
 80088f2:	220a      	movs	r2, #10
 80088f4:	4620      	mov	r0, r4
 80088f6:	f000 f8eb 	bl	8008ad0 <__multadd>
 80088fa:	45b8      	cmp	r8, r7
 80088fc:	4683      	mov	fp, r0
 80088fe:	f04f 0300 	mov.w	r3, #0
 8008902:	f04f 020a 	mov.w	r2, #10
 8008906:	4641      	mov	r1, r8
 8008908:	4620      	mov	r0, r4
 800890a:	d107      	bne.n	800891c <_dtoa_r+0xb1c>
 800890c:	f000 f8e0 	bl	8008ad0 <__multadd>
 8008910:	4680      	mov	r8, r0
 8008912:	4607      	mov	r7, r0
 8008914:	9b01      	ldr	r3, [sp, #4]
 8008916:	3301      	adds	r3, #1
 8008918:	9301      	str	r3, [sp, #4]
 800891a:	e775      	b.n	8008808 <_dtoa_r+0xa08>
 800891c:	f000 f8d8 	bl	8008ad0 <__multadd>
 8008920:	4639      	mov	r1, r7
 8008922:	4680      	mov	r8, r0
 8008924:	2300      	movs	r3, #0
 8008926:	220a      	movs	r2, #10
 8008928:	4620      	mov	r0, r4
 800892a:	f000 f8d1 	bl	8008ad0 <__multadd>
 800892e:	4607      	mov	r7, r0
 8008930:	e7f0      	b.n	8008914 <_dtoa_r+0xb14>
 8008932:	f1b9 0f00 	cmp.w	r9, #0
 8008936:	9a00      	ldr	r2, [sp, #0]
 8008938:	bfcc      	ite	gt
 800893a:	464d      	movgt	r5, r9
 800893c:	2501      	movle	r5, #1
 800893e:	4415      	add	r5, r2
 8008940:	f04f 0800 	mov.w	r8, #0
 8008944:	4659      	mov	r1, fp
 8008946:	2201      	movs	r2, #1
 8008948:	4620      	mov	r0, r4
 800894a:	9301      	str	r3, [sp, #4]
 800894c:	f000 fa70 	bl	8008e30 <__lshift>
 8008950:	4631      	mov	r1, r6
 8008952:	4683      	mov	fp, r0
 8008954:	f000 fad8 	bl	8008f08 <__mcmp>
 8008958:	2800      	cmp	r0, #0
 800895a:	dcb2      	bgt.n	80088c2 <_dtoa_r+0xac2>
 800895c:	d102      	bne.n	8008964 <_dtoa_r+0xb64>
 800895e:	9b01      	ldr	r3, [sp, #4]
 8008960:	07db      	lsls	r3, r3, #31
 8008962:	d4ae      	bmi.n	80088c2 <_dtoa_r+0xac2>
 8008964:	462b      	mov	r3, r5
 8008966:	461d      	mov	r5, r3
 8008968:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800896c:	2a30      	cmp	r2, #48	; 0x30
 800896e:	d0fa      	beq.n	8008966 <_dtoa_r+0xb66>
 8008970:	e6f7      	b.n	8008762 <_dtoa_r+0x962>
 8008972:	9a00      	ldr	r2, [sp, #0]
 8008974:	429a      	cmp	r2, r3
 8008976:	d1a5      	bne.n	80088c4 <_dtoa_r+0xac4>
 8008978:	f10a 0a01 	add.w	sl, sl, #1
 800897c:	2331      	movs	r3, #49	; 0x31
 800897e:	e779      	b.n	8008874 <_dtoa_r+0xa74>
 8008980:	4b13      	ldr	r3, [pc, #76]	; (80089d0 <_dtoa_r+0xbd0>)
 8008982:	f7ff baaf 	b.w	8007ee4 <_dtoa_r+0xe4>
 8008986:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8008988:	2b00      	cmp	r3, #0
 800898a:	f47f aa86 	bne.w	8007e9a <_dtoa_r+0x9a>
 800898e:	4b11      	ldr	r3, [pc, #68]	; (80089d4 <_dtoa_r+0xbd4>)
 8008990:	f7ff baa8 	b.w	8007ee4 <_dtoa_r+0xe4>
 8008994:	f1b9 0f00 	cmp.w	r9, #0
 8008998:	dc03      	bgt.n	80089a2 <_dtoa_r+0xba2>
 800899a:	9b05      	ldr	r3, [sp, #20]
 800899c:	2b02      	cmp	r3, #2
 800899e:	f73f aec9 	bgt.w	8008734 <_dtoa_r+0x934>
 80089a2:	9d00      	ldr	r5, [sp, #0]
 80089a4:	4631      	mov	r1, r6
 80089a6:	4658      	mov	r0, fp
 80089a8:	f7ff f99e 	bl	8007ce8 <quorem>
 80089ac:	f100 0330 	add.w	r3, r0, #48	; 0x30
 80089b0:	f805 3b01 	strb.w	r3, [r5], #1
 80089b4:	9a00      	ldr	r2, [sp, #0]
 80089b6:	1aaa      	subs	r2, r5, r2
 80089b8:	4591      	cmp	r9, r2
 80089ba:	ddba      	ble.n	8008932 <_dtoa_r+0xb32>
 80089bc:	4659      	mov	r1, fp
 80089be:	2300      	movs	r3, #0
 80089c0:	220a      	movs	r2, #10
 80089c2:	4620      	mov	r0, r4
 80089c4:	f000 f884 	bl	8008ad0 <__multadd>
 80089c8:	4683      	mov	fp, r0
 80089ca:	e7eb      	b.n	80089a4 <_dtoa_r+0xba4>
 80089cc:	0800d17f 	.word	0x0800d17f
 80089d0:	0800d0d8 	.word	0x0800d0d8
 80089d4:	0800d0fc 	.word	0x0800d0fc

080089d8 <_localeconv_r>:
 80089d8:	4800      	ldr	r0, [pc, #0]	; (80089dc <_localeconv_r+0x4>)
 80089da:	4770      	bx	lr
 80089dc:	20000168 	.word	0x20000168

080089e0 <malloc>:
 80089e0:	4b02      	ldr	r3, [pc, #8]	; (80089ec <malloc+0xc>)
 80089e2:	4601      	mov	r1, r0
 80089e4:	6818      	ldr	r0, [r3, #0]
 80089e6:	f000 bbef 	b.w	80091c8 <_malloc_r>
 80089ea:	bf00      	nop
 80089ec:	20000014 	.word	0x20000014

080089f0 <memcpy>:
 80089f0:	440a      	add	r2, r1
 80089f2:	4291      	cmp	r1, r2
 80089f4:	f100 33ff 	add.w	r3, r0, #4294967295
 80089f8:	d100      	bne.n	80089fc <memcpy+0xc>
 80089fa:	4770      	bx	lr
 80089fc:	b510      	push	{r4, lr}
 80089fe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008a02:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008a06:	4291      	cmp	r1, r2
 8008a08:	d1f9      	bne.n	80089fe <memcpy+0xe>
 8008a0a:	bd10      	pop	{r4, pc}

08008a0c <_Balloc>:
 8008a0c:	b570      	push	{r4, r5, r6, lr}
 8008a0e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008a10:	4604      	mov	r4, r0
 8008a12:	460d      	mov	r5, r1
 8008a14:	b976      	cbnz	r6, 8008a34 <_Balloc+0x28>
 8008a16:	2010      	movs	r0, #16
 8008a18:	f7ff ffe2 	bl	80089e0 <malloc>
 8008a1c:	4602      	mov	r2, r0
 8008a1e:	6260      	str	r0, [r4, #36]	; 0x24
 8008a20:	b920      	cbnz	r0, 8008a2c <_Balloc+0x20>
 8008a22:	4b18      	ldr	r3, [pc, #96]	; (8008a84 <_Balloc+0x78>)
 8008a24:	4818      	ldr	r0, [pc, #96]	; (8008a88 <_Balloc+0x7c>)
 8008a26:	2166      	movs	r1, #102	; 0x66
 8008a28:	f000 fd94 	bl	8009554 <__assert_func>
 8008a2c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008a30:	6006      	str	r6, [r0, #0]
 8008a32:	60c6      	str	r6, [r0, #12]
 8008a34:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8008a36:	68f3      	ldr	r3, [r6, #12]
 8008a38:	b183      	cbz	r3, 8008a5c <_Balloc+0x50>
 8008a3a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008a3c:	68db      	ldr	r3, [r3, #12]
 8008a3e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8008a42:	b9b8      	cbnz	r0, 8008a74 <_Balloc+0x68>
 8008a44:	2101      	movs	r1, #1
 8008a46:	fa01 f605 	lsl.w	r6, r1, r5
 8008a4a:	1d72      	adds	r2, r6, #5
 8008a4c:	0092      	lsls	r2, r2, #2
 8008a4e:	4620      	mov	r0, r4
 8008a50:	f000 fb5a 	bl	8009108 <_calloc_r>
 8008a54:	b160      	cbz	r0, 8008a70 <_Balloc+0x64>
 8008a56:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8008a5a:	e00e      	b.n	8008a7a <_Balloc+0x6e>
 8008a5c:	2221      	movs	r2, #33	; 0x21
 8008a5e:	2104      	movs	r1, #4
 8008a60:	4620      	mov	r0, r4
 8008a62:	f000 fb51 	bl	8009108 <_calloc_r>
 8008a66:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8008a68:	60f0      	str	r0, [r6, #12]
 8008a6a:	68db      	ldr	r3, [r3, #12]
 8008a6c:	2b00      	cmp	r3, #0
 8008a6e:	d1e4      	bne.n	8008a3a <_Balloc+0x2e>
 8008a70:	2000      	movs	r0, #0
 8008a72:	bd70      	pop	{r4, r5, r6, pc}
 8008a74:	6802      	ldr	r2, [r0, #0]
 8008a76:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8008a7a:	2300      	movs	r3, #0
 8008a7c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8008a80:	e7f7      	b.n	8008a72 <_Balloc+0x66>
 8008a82:	bf00      	nop
 8008a84:	0800d109 	.word	0x0800d109
 8008a88:	0800d190 	.word	0x0800d190

08008a8c <_Bfree>:
 8008a8c:	b570      	push	{r4, r5, r6, lr}
 8008a8e:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8008a90:	4605      	mov	r5, r0
 8008a92:	460c      	mov	r4, r1
 8008a94:	b976      	cbnz	r6, 8008ab4 <_Bfree+0x28>
 8008a96:	2010      	movs	r0, #16
 8008a98:	f7ff ffa2 	bl	80089e0 <malloc>
 8008a9c:	4602      	mov	r2, r0
 8008a9e:	6268      	str	r0, [r5, #36]	; 0x24
 8008aa0:	b920      	cbnz	r0, 8008aac <_Bfree+0x20>
 8008aa2:	4b09      	ldr	r3, [pc, #36]	; (8008ac8 <_Bfree+0x3c>)
 8008aa4:	4809      	ldr	r0, [pc, #36]	; (8008acc <_Bfree+0x40>)
 8008aa6:	218a      	movs	r1, #138	; 0x8a
 8008aa8:	f000 fd54 	bl	8009554 <__assert_func>
 8008aac:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8008ab0:	6006      	str	r6, [r0, #0]
 8008ab2:	60c6      	str	r6, [r0, #12]
 8008ab4:	b13c      	cbz	r4, 8008ac6 <_Bfree+0x3a>
 8008ab6:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8008ab8:	6862      	ldr	r2, [r4, #4]
 8008aba:	68db      	ldr	r3, [r3, #12]
 8008abc:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8008ac0:	6021      	str	r1, [r4, #0]
 8008ac2:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008ac6:	bd70      	pop	{r4, r5, r6, pc}
 8008ac8:	0800d109 	.word	0x0800d109
 8008acc:	0800d190 	.word	0x0800d190

08008ad0 <__multadd>:
 8008ad0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008ad4:	690e      	ldr	r6, [r1, #16]
 8008ad6:	4607      	mov	r7, r0
 8008ad8:	4698      	mov	r8, r3
 8008ada:	460c      	mov	r4, r1
 8008adc:	f101 0014 	add.w	r0, r1, #20
 8008ae0:	2300      	movs	r3, #0
 8008ae2:	6805      	ldr	r5, [r0, #0]
 8008ae4:	b2a9      	uxth	r1, r5
 8008ae6:	fb02 8101 	mla	r1, r2, r1, r8
 8008aea:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8008aee:	0c2d      	lsrs	r5, r5, #16
 8008af0:	fb02 c505 	mla	r5, r2, r5, ip
 8008af4:	b289      	uxth	r1, r1
 8008af6:	3301      	adds	r3, #1
 8008af8:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8008afc:	429e      	cmp	r6, r3
 8008afe:	f840 1b04 	str.w	r1, [r0], #4
 8008b02:	ea4f 4815 	mov.w	r8, r5, lsr #16
 8008b06:	dcec      	bgt.n	8008ae2 <__multadd+0x12>
 8008b08:	f1b8 0f00 	cmp.w	r8, #0
 8008b0c:	d022      	beq.n	8008b54 <__multadd+0x84>
 8008b0e:	68a3      	ldr	r3, [r4, #8]
 8008b10:	42b3      	cmp	r3, r6
 8008b12:	dc19      	bgt.n	8008b48 <__multadd+0x78>
 8008b14:	6861      	ldr	r1, [r4, #4]
 8008b16:	4638      	mov	r0, r7
 8008b18:	3101      	adds	r1, #1
 8008b1a:	f7ff ff77 	bl	8008a0c <_Balloc>
 8008b1e:	4605      	mov	r5, r0
 8008b20:	b928      	cbnz	r0, 8008b2e <__multadd+0x5e>
 8008b22:	4602      	mov	r2, r0
 8008b24:	4b0d      	ldr	r3, [pc, #52]	; (8008b5c <__multadd+0x8c>)
 8008b26:	480e      	ldr	r0, [pc, #56]	; (8008b60 <__multadd+0x90>)
 8008b28:	21b5      	movs	r1, #181	; 0xb5
 8008b2a:	f000 fd13 	bl	8009554 <__assert_func>
 8008b2e:	6922      	ldr	r2, [r4, #16]
 8008b30:	3202      	adds	r2, #2
 8008b32:	f104 010c 	add.w	r1, r4, #12
 8008b36:	0092      	lsls	r2, r2, #2
 8008b38:	300c      	adds	r0, #12
 8008b3a:	f7ff ff59 	bl	80089f0 <memcpy>
 8008b3e:	4621      	mov	r1, r4
 8008b40:	4638      	mov	r0, r7
 8008b42:	f7ff ffa3 	bl	8008a8c <_Bfree>
 8008b46:	462c      	mov	r4, r5
 8008b48:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 8008b4c:	3601      	adds	r6, #1
 8008b4e:	f8c3 8014 	str.w	r8, [r3, #20]
 8008b52:	6126      	str	r6, [r4, #16]
 8008b54:	4620      	mov	r0, r4
 8008b56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008b5a:	bf00      	nop
 8008b5c:	0800d17f 	.word	0x0800d17f
 8008b60:	0800d190 	.word	0x0800d190

08008b64 <__hi0bits>:
 8008b64:	0c03      	lsrs	r3, r0, #16
 8008b66:	041b      	lsls	r3, r3, #16
 8008b68:	b9d3      	cbnz	r3, 8008ba0 <__hi0bits+0x3c>
 8008b6a:	0400      	lsls	r0, r0, #16
 8008b6c:	2310      	movs	r3, #16
 8008b6e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8008b72:	bf04      	itt	eq
 8008b74:	0200      	lsleq	r0, r0, #8
 8008b76:	3308      	addeq	r3, #8
 8008b78:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8008b7c:	bf04      	itt	eq
 8008b7e:	0100      	lsleq	r0, r0, #4
 8008b80:	3304      	addeq	r3, #4
 8008b82:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8008b86:	bf04      	itt	eq
 8008b88:	0080      	lsleq	r0, r0, #2
 8008b8a:	3302      	addeq	r3, #2
 8008b8c:	2800      	cmp	r0, #0
 8008b8e:	db05      	blt.n	8008b9c <__hi0bits+0x38>
 8008b90:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8008b94:	f103 0301 	add.w	r3, r3, #1
 8008b98:	bf08      	it	eq
 8008b9a:	2320      	moveq	r3, #32
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	4770      	bx	lr
 8008ba0:	2300      	movs	r3, #0
 8008ba2:	e7e4      	b.n	8008b6e <__hi0bits+0xa>

08008ba4 <__lo0bits>:
 8008ba4:	6803      	ldr	r3, [r0, #0]
 8008ba6:	f013 0207 	ands.w	r2, r3, #7
 8008baa:	4601      	mov	r1, r0
 8008bac:	d00b      	beq.n	8008bc6 <__lo0bits+0x22>
 8008bae:	07da      	lsls	r2, r3, #31
 8008bb0:	d424      	bmi.n	8008bfc <__lo0bits+0x58>
 8008bb2:	0798      	lsls	r0, r3, #30
 8008bb4:	bf49      	itett	mi
 8008bb6:	085b      	lsrmi	r3, r3, #1
 8008bb8:	089b      	lsrpl	r3, r3, #2
 8008bba:	2001      	movmi	r0, #1
 8008bbc:	600b      	strmi	r3, [r1, #0]
 8008bbe:	bf5c      	itt	pl
 8008bc0:	600b      	strpl	r3, [r1, #0]
 8008bc2:	2002      	movpl	r0, #2
 8008bc4:	4770      	bx	lr
 8008bc6:	b298      	uxth	r0, r3
 8008bc8:	b9b0      	cbnz	r0, 8008bf8 <__lo0bits+0x54>
 8008bca:	0c1b      	lsrs	r3, r3, #16
 8008bcc:	2010      	movs	r0, #16
 8008bce:	f013 0fff 	tst.w	r3, #255	; 0xff
 8008bd2:	bf04      	itt	eq
 8008bd4:	0a1b      	lsreq	r3, r3, #8
 8008bd6:	3008      	addeq	r0, #8
 8008bd8:	071a      	lsls	r2, r3, #28
 8008bda:	bf04      	itt	eq
 8008bdc:	091b      	lsreq	r3, r3, #4
 8008bde:	3004      	addeq	r0, #4
 8008be0:	079a      	lsls	r2, r3, #30
 8008be2:	bf04      	itt	eq
 8008be4:	089b      	lsreq	r3, r3, #2
 8008be6:	3002      	addeq	r0, #2
 8008be8:	07da      	lsls	r2, r3, #31
 8008bea:	d403      	bmi.n	8008bf4 <__lo0bits+0x50>
 8008bec:	085b      	lsrs	r3, r3, #1
 8008bee:	f100 0001 	add.w	r0, r0, #1
 8008bf2:	d005      	beq.n	8008c00 <__lo0bits+0x5c>
 8008bf4:	600b      	str	r3, [r1, #0]
 8008bf6:	4770      	bx	lr
 8008bf8:	4610      	mov	r0, r2
 8008bfa:	e7e8      	b.n	8008bce <__lo0bits+0x2a>
 8008bfc:	2000      	movs	r0, #0
 8008bfe:	4770      	bx	lr
 8008c00:	2020      	movs	r0, #32
 8008c02:	4770      	bx	lr

08008c04 <__i2b>:
 8008c04:	b510      	push	{r4, lr}
 8008c06:	460c      	mov	r4, r1
 8008c08:	2101      	movs	r1, #1
 8008c0a:	f7ff feff 	bl	8008a0c <_Balloc>
 8008c0e:	4602      	mov	r2, r0
 8008c10:	b928      	cbnz	r0, 8008c1e <__i2b+0x1a>
 8008c12:	4b05      	ldr	r3, [pc, #20]	; (8008c28 <__i2b+0x24>)
 8008c14:	4805      	ldr	r0, [pc, #20]	; (8008c2c <__i2b+0x28>)
 8008c16:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8008c1a:	f000 fc9b 	bl	8009554 <__assert_func>
 8008c1e:	2301      	movs	r3, #1
 8008c20:	6144      	str	r4, [r0, #20]
 8008c22:	6103      	str	r3, [r0, #16]
 8008c24:	bd10      	pop	{r4, pc}
 8008c26:	bf00      	nop
 8008c28:	0800d17f 	.word	0x0800d17f
 8008c2c:	0800d190 	.word	0x0800d190

08008c30 <__multiply>:
 8008c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008c34:	4614      	mov	r4, r2
 8008c36:	690a      	ldr	r2, [r1, #16]
 8008c38:	6923      	ldr	r3, [r4, #16]
 8008c3a:	429a      	cmp	r2, r3
 8008c3c:	bfb8      	it	lt
 8008c3e:	460b      	movlt	r3, r1
 8008c40:	460d      	mov	r5, r1
 8008c42:	bfbc      	itt	lt
 8008c44:	4625      	movlt	r5, r4
 8008c46:	461c      	movlt	r4, r3
 8008c48:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8008c4c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8008c50:	68ab      	ldr	r3, [r5, #8]
 8008c52:	6869      	ldr	r1, [r5, #4]
 8008c54:	eb0a 0709 	add.w	r7, sl, r9
 8008c58:	42bb      	cmp	r3, r7
 8008c5a:	b085      	sub	sp, #20
 8008c5c:	bfb8      	it	lt
 8008c5e:	3101      	addlt	r1, #1
 8008c60:	f7ff fed4 	bl	8008a0c <_Balloc>
 8008c64:	b930      	cbnz	r0, 8008c74 <__multiply+0x44>
 8008c66:	4602      	mov	r2, r0
 8008c68:	4b42      	ldr	r3, [pc, #264]	; (8008d74 <__multiply+0x144>)
 8008c6a:	4843      	ldr	r0, [pc, #268]	; (8008d78 <__multiply+0x148>)
 8008c6c:	f240 115d 	movw	r1, #349	; 0x15d
 8008c70:	f000 fc70 	bl	8009554 <__assert_func>
 8008c74:	f100 0614 	add.w	r6, r0, #20
 8008c78:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8008c7c:	4633      	mov	r3, r6
 8008c7e:	2200      	movs	r2, #0
 8008c80:	4543      	cmp	r3, r8
 8008c82:	d31e      	bcc.n	8008cc2 <__multiply+0x92>
 8008c84:	f105 0c14 	add.w	ip, r5, #20
 8008c88:	f104 0314 	add.w	r3, r4, #20
 8008c8c:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8008c90:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 8008c94:	9202      	str	r2, [sp, #8]
 8008c96:	ebac 0205 	sub.w	r2, ip, r5
 8008c9a:	3a15      	subs	r2, #21
 8008c9c:	f022 0203 	bic.w	r2, r2, #3
 8008ca0:	3204      	adds	r2, #4
 8008ca2:	f105 0115 	add.w	r1, r5, #21
 8008ca6:	458c      	cmp	ip, r1
 8008ca8:	bf38      	it	cc
 8008caa:	2204      	movcc	r2, #4
 8008cac:	9201      	str	r2, [sp, #4]
 8008cae:	9a02      	ldr	r2, [sp, #8]
 8008cb0:	9303      	str	r3, [sp, #12]
 8008cb2:	429a      	cmp	r2, r3
 8008cb4:	d808      	bhi.n	8008cc8 <__multiply+0x98>
 8008cb6:	2f00      	cmp	r7, #0
 8008cb8:	dc55      	bgt.n	8008d66 <__multiply+0x136>
 8008cba:	6107      	str	r7, [r0, #16]
 8008cbc:	b005      	add	sp, #20
 8008cbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008cc2:	f843 2b04 	str.w	r2, [r3], #4
 8008cc6:	e7db      	b.n	8008c80 <__multiply+0x50>
 8008cc8:	f8b3 a000 	ldrh.w	sl, [r3]
 8008ccc:	f1ba 0f00 	cmp.w	sl, #0
 8008cd0:	d020      	beq.n	8008d14 <__multiply+0xe4>
 8008cd2:	f105 0e14 	add.w	lr, r5, #20
 8008cd6:	46b1      	mov	r9, r6
 8008cd8:	2200      	movs	r2, #0
 8008cda:	f85e 4b04 	ldr.w	r4, [lr], #4
 8008cde:	f8d9 b000 	ldr.w	fp, [r9]
 8008ce2:	b2a1      	uxth	r1, r4
 8008ce4:	fa1f fb8b 	uxth.w	fp, fp
 8008ce8:	fb0a b101 	mla	r1, sl, r1, fp
 8008cec:	4411      	add	r1, r2
 8008cee:	f8d9 2000 	ldr.w	r2, [r9]
 8008cf2:	0c24      	lsrs	r4, r4, #16
 8008cf4:	0c12      	lsrs	r2, r2, #16
 8008cf6:	fb0a 2404 	mla	r4, sl, r4, r2
 8008cfa:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 8008cfe:	b289      	uxth	r1, r1
 8008d00:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8008d04:	45f4      	cmp	ip, lr
 8008d06:	f849 1b04 	str.w	r1, [r9], #4
 8008d0a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8008d0e:	d8e4      	bhi.n	8008cda <__multiply+0xaa>
 8008d10:	9901      	ldr	r1, [sp, #4]
 8008d12:	5072      	str	r2, [r6, r1]
 8008d14:	9a03      	ldr	r2, [sp, #12]
 8008d16:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8008d1a:	3304      	adds	r3, #4
 8008d1c:	f1b9 0f00 	cmp.w	r9, #0
 8008d20:	d01f      	beq.n	8008d62 <__multiply+0x132>
 8008d22:	6834      	ldr	r4, [r6, #0]
 8008d24:	f105 0114 	add.w	r1, r5, #20
 8008d28:	46b6      	mov	lr, r6
 8008d2a:	f04f 0a00 	mov.w	sl, #0
 8008d2e:	880a      	ldrh	r2, [r1, #0]
 8008d30:	f8be b002 	ldrh.w	fp, [lr, #2]
 8008d34:	fb09 b202 	mla	r2, r9, r2, fp
 8008d38:	4492      	add	sl, r2
 8008d3a:	b2a4      	uxth	r4, r4
 8008d3c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8008d40:	f84e 4b04 	str.w	r4, [lr], #4
 8008d44:	f851 4b04 	ldr.w	r4, [r1], #4
 8008d48:	f8be 2000 	ldrh.w	r2, [lr]
 8008d4c:	0c24      	lsrs	r4, r4, #16
 8008d4e:	fb09 2404 	mla	r4, r9, r4, r2
 8008d52:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8008d56:	458c      	cmp	ip, r1
 8008d58:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8008d5c:	d8e7      	bhi.n	8008d2e <__multiply+0xfe>
 8008d5e:	9a01      	ldr	r2, [sp, #4]
 8008d60:	50b4      	str	r4, [r6, r2]
 8008d62:	3604      	adds	r6, #4
 8008d64:	e7a3      	b.n	8008cae <__multiply+0x7e>
 8008d66:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8008d6a:	2b00      	cmp	r3, #0
 8008d6c:	d1a5      	bne.n	8008cba <__multiply+0x8a>
 8008d6e:	3f01      	subs	r7, #1
 8008d70:	e7a1      	b.n	8008cb6 <__multiply+0x86>
 8008d72:	bf00      	nop
 8008d74:	0800d17f 	.word	0x0800d17f
 8008d78:	0800d190 	.word	0x0800d190

08008d7c <__pow5mult>:
 8008d7c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008d80:	4615      	mov	r5, r2
 8008d82:	f012 0203 	ands.w	r2, r2, #3
 8008d86:	4606      	mov	r6, r0
 8008d88:	460f      	mov	r7, r1
 8008d8a:	d007      	beq.n	8008d9c <__pow5mult+0x20>
 8008d8c:	4c25      	ldr	r4, [pc, #148]	; (8008e24 <__pow5mult+0xa8>)
 8008d8e:	3a01      	subs	r2, #1
 8008d90:	2300      	movs	r3, #0
 8008d92:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8008d96:	f7ff fe9b 	bl	8008ad0 <__multadd>
 8008d9a:	4607      	mov	r7, r0
 8008d9c:	10ad      	asrs	r5, r5, #2
 8008d9e:	d03d      	beq.n	8008e1c <__pow5mult+0xa0>
 8008da0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8008da2:	b97c      	cbnz	r4, 8008dc4 <__pow5mult+0x48>
 8008da4:	2010      	movs	r0, #16
 8008da6:	f7ff fe1b 	bl	80089e0 <malloc>
 8008daa:	4602      	mov	r2, r0
 8008dac:	6270      	str	r0, [r6, #36]	; 0x24
 8008dae:	b928      	cbnz	r0, 8008dbc <__pow5mult+0x40>
 8008db0:	4b1d      	ldr	r3, [pc, #116]	; (8008e28 <__pow5mult+0xac>)
 8008db2:	481e      	ldr	r0, [pc, #120]	; (8008e2c <__pow5mult+0xb0>)
 8008db4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8008db8:	f000 fbcc 	bl	8009554 <__assert_func>
 8008dbc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008dc0:	6004      	str	r4, [r0, #0]
 8008dc2:	60c4      	str	r4, [r0, #12]
 8008dc4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8008dc8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008dcc:	b94c      	cbnz	r4, 8008de2 <__pow5mult+0x66>
 8008dce:	f240 2171 	movw	r1, #625	; 0x271
 8008dd2:	4630      	mov	r0, r6
 8008dd4:	f7ff ff16 	bl	8008c04 <__i2b>
 8008dd8:	2300      	movs	r3, #0
 8008dda:	f8c8 0008 	str.w	r0, [r8, #8]
 8008dde:	4604      	mov	r4, r0
 8008de0:	6003      	str	r3, [r0, #0]
 8008de2:	f04f 0900 	mov.w	r9, #0
 8008de6:	07eb      	lsls	r3, r5, #31
 8008de8:	d50a      	bpl.n	8008e00 <__pow5mult+0x84>
 8008dea:	4639      	mov	r1, r7
 8008dec:	4622      	mov	r2, r4
 8008dee:	4630      	mov	r0, r6
 8008df0:	f7ff ff1e 	bl	8008c30 <__multiply>
 8008df4:	4639      	mov	r1, r7
 8008df6:	4680      	mov	r8, r0
 8008df8:	4630      	mov	r0, r6
 8008dfa:	f7ff fe47 	bl	8008a8c <_Bfree>
 8008dfe:	4647      	mov	r7, r8
 8008e00:	106d      	asrs	r5, r5, #1
 8008e02:	d00b      	beq.n	8008e1c <__pow5mult+0xa0>
 8008e04:	6820      	ldr	r0, [r4, #0]
 8008e06:	b938      	cbnz	r0, 8008e18 <__pow5mult+0x9c>
 8008e08:	4622      	mov	r2, r4
 8008e0a:	4621      	mov	r1, r4
 8008e0c:	4630      	mov	r0, r6
 8008e0e:	f7ff ff0f 	bl	8008c30 <__multiply>
 8008e12:	6020      	str	r0, [r4, #0]
 8008e14:	f8c0 9000 	str.w	r9, [r0]
 8008e18:	4604      	mov	r4, r0
 8008e1a:	e7e4      	b.n	8008de6 <__pow5mult+0x6a>
 8008e1c:	4638      	mov	r0, r7
 8008e1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008e22:	bf00      	nop
 8008e24:	0800d2e0 	.word	0x0800d2e0
 8008e28:	0800d109 	.word	0x0800d109
 8008e2c:	0800d190 	.word	0x0800d190

08008e30 <__lshift>:
 8008e30:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008e34:	460c      	mov	r4, r1
 8008e36:	6849      	ldr	r1, [r1, #4]
 8008e38:	6923      	ldr	r3, [r4, #16]
 8008e3a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008e3e:	68a3      	ldr	r3, [r4, #8]
 8008e40:	4607      	mov	r7, r0
 8008e42:	4691      	mov	r9, r2
 8008e44:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8008e48:	f108 0601 	add.w	r6, r8, #1
 8008e4c:	42b3      	cmp	r3, r6
 8008e4e:	db0b      	blt.n	8008e68 <__lshift+0x38>
 8008e50:	4638      	mov	r0, r7
 8008e52:	f7ff fddb 	bl	8008a0c <_Balloc>
 8008e56:	4605      	mov	r5, r0
 8008e58:	b948      	cbnz	r0, 8008e6e <__lshift+0x3e>
 8008e5a:	4602      	mov	r2, r0
 8008e5c:	4b28      	ldr	r3, [pc, #160]	; (8008f00 <__lshift+0xd0>)
 8008e5e:	4829      	ldr	r0, [pc, #164]	; (8008f04 <__lshift+0xd4>)
 8008e60:	f240 11d9 	movw	r1, #473	; 0x1d9
 8008e64:	f000 fb76 	bl	8009554 <__assert_func>
 8008e68:	3101      	adds	r1, #1
 8008e6a:	005b      	lsls	r3, r3, #1
 8008e6c:	e7ee      	b.n	8008e4c <__lshift+0x1c>
 8008e6e:	2300      	movs	r3, #0
 8008e70:	f100 0114 	add.w	r1, r0, #20
 8008e74:	f100 0210 	add.w	r2, r0, #16
 8008e78:	4618      	mov	r0, r3
 8008e7a:	4553      	cmp	r3, sl
 8008e7c:	db33      	blt.n	8008ee6 <__lshift+0xb6>
 8008e7e:	6920      	ldr	r0, [r4, #16]
 8008e80:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8008e84:	f104 0314 	add.w	r3, r4, #20
 8008e88:	f019 091f 	ands.w	r9, r9, #31
 8008e8c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8008e90:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8008e94:	d02b      	beq.n	8008eee <__lshift+0xbe>
 8008e96:	f1c9 0e20 	rsb	lr, r9, #32
 8008e9a:	468a      	mov	sl, r1
 8008e9c:	2200      	movs	r2, #0
 8008e9e:	6818      	ldr	r0, [r3, #0]
 8008ea0:	fa00 f009 	lsl.w	r0, r0, r9
 8008ea4:	4302      	orrs	r2, r0
 8008ea6:	f84a 2b04 	str.w	r2, [sl], #4
 8008eaa:	f853 2b04 	ldr.w	r2, [r3], #4
 8008eae:	459c      	cmp	ip, r3
 8008eb0:	fa22 f20e 	lsr.w	r2, r2, lr
 8008eb4:	d8f3      	bhi.n	8008e9e <__lshift+0x6e>
 8008eb6:	ebac 0304 	sub.w	r3, ip, r4
 8008eba:	3b15      	subs	r3, #21
 8008ebc:	f023 0303 	bic.w	r3, r3, #3
 8008ec0:	3304      	adds	r3, #4
 8008ec2:	f104 0015 	add.w	r0, r4, #21
 8008ec6:	4584      	cmp	ip, r0
 8008ec8:	bf38      	it	cc
 8008eca:	2304      	movcc	r3, #4
 8008ecc:	50ca      	str	r2, [r1, r3]
 8008ece:	b10a      	cbz	r2, 8008ed4 <__lshift+0xa4>
 8008ed0:	f108 0602 	add.w	r6, r8, #2
 8008ed4:	3e01      	subs	r6, #1
 8008ed6:	4638      	mov	r0, r7
 8008ed8:	612e      	str	r6, [r5, #16]
 8008eda:	4621      	mov	r1, r4
 8008edc:	f7ff fdd6 	bl	8008a8c <_Bfree>
 8008ee0:	4628      	mov	r0, r5
 8008ee2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008ee6:	f842 0f04 	str.w	r0, [r2, #4]!
 8008eea:	3301      	adds	r3, #1
 8008eec:	e7c5      	b.n	8008e7a <__lshift+0x4a>
 8008eee:	3904      	subs	r1, #4
 8008ef0:	f853 2b04 	ldr.w	r2, [r3], #4
 8008ef4:	f841 2f04 	str.w	r2, [r1, #4]!
 8008ef8:	459c      	cmp	ip, r3
 8008efa:	d8f9      	bhi.n	8008ef0 <__lshift+0xc0>
 8008efc:	e7ea      	b.n	8008ed4 <__lshift+0xa4>
 8008efe:	bf00      	nop
 8008f00:	0800d17f 	.word	0x0800d17f
 8008f04:	0800d190 	.word	0x0800d190

08008f08 <__mcmp>:
 8008f08:	b530      	push	{r4, r5, lr}
 8008f0a:	6902      	ldr	r2, [r0, #16]
 8008f0c:	690c      	ldr	r4, [r1, #16]
 8008f0e:	1b12      	subs	r2, r2, r4
 8008f10:	d10e      	bne.n	8008f30 <__mcmp+0x28>
 8008f12:	f100 0314 	add.w	r3, r0, #20
 8008f16:	3114      	adds	r1, #20
 8008f18:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8008f1c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8008f20:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8008f24:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8008f28:	42a5      	cmp	r5, r4
 8008f2a:	d003      	beq.n	8008f34 <__mcmp+0x2c>
 8008f2c:	d305      	bcc.n	8008f3a <__mcmp+0x32>
 8008f2e:	2201      	movs	r2, #1
 8008f30:	4610      	mov	r0, r2
 8008f32:	bd30      	pop	{r4, r5, pc}
 8008f34:	4283      	cmp	r3, r0
 8008f36:	d3f3      	bcc.n	8008f20 <__mcmp+0x18>
 8008f38:	e7fa      	b.n	8008f30 <__mcmp+0x28>
 8008f3a:	f04f 32ff 	mov.w	r2, #4294967295
 8008f3e:	e7f7      	b.n	8008f30 <__mcmp+0x28>

08008f40 <__mdiff>:
 8008f40:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008f44:	460c      	mov	r4, r1
 8008f46:	4606      	mov	r6, r0
 8008f48:	4611      	mov	r1, r2
 8008f4a:	4620      	mov	r0, r4
 8008f4c:	4617      	mov	r7, r2
 8008f4e:	f7ff ffdb 	bl	8008f08 <__mcmp>
 8008f52:	1e05      	subs	r5, r0, #0
 8008f54:	d110      	bne.n	8008f78 <__mdiff+0x38>
 8008f56:	4629      	mov	r1, r5
 8008f58:	4630      	mov	r0, r6
 8008f5a:	f7ff fd57 	bl	8008a0c <_Balloc>
 8008f5e:	b930      	cbnz	r0, 8008f6e <__mdiff+0x2e>
 8008f60:	4b39      	ldr	r3, [pc, #228]	; (8009048 <__mdiff+0x108>)
 8008f62:	4602      	mov	r2, r0
 8008f64:	f240 2132 	movw	r1, #562	; 0x232
 8008f68:	4838      	ldr	r0, [pc, #224]	; (800904c <__mdiff+0x10c>)
 8008f6a:	f000 faf3 	bl	8009554 <__assert_func>
 8008f6e:	2301      	movs	r3, #1
 8008f70:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8008f74:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008f78:	bfa4      	itt	ge
 8008f7a:	463b      	movge	r3, r7
 8008f7c:	4627      	movge	r7, r4
 8008f7e:	4630      	mov	r0, r6
 8008f80:	6879      	ldr	r1, [r7, #4]
 8008f82:	bfa6      	itte	ge
 8008f84:	461c      	movge	r4, r3
 8008f86:	2500      	movge	r5, #0
 8008f88:	2501      	movlt	r5, #1
 8008f8a:	f7ff fd3f 	bl	8008a0c <_Balloc>
 8008f8e:	b920      	cbnz	r0, 8008f9a <__mdiff+0x5a>
 8008f90:	4b2d      	ldr	r3, [pc, #180]	; (8009048 <__mdiff+0x108>)
 8008f92:	4602      	mov	r2, r0
 8008f94:	f44f 7110 	mov.w	r1, #576	; 0x240
 8008f98:	e7e6      	b.n	8008f68 <__mdiff+0x28>
 8008f9a:	693e      	ldr	r6, [r7, #16]
 8008f9c:	60c5      	str	r5, [r0, #12]
 8008f9e:	6925      	ldr	r5, [r4, #16]
 8008fa0:	f107 0114 	add.w	r1, r7, #20
 8008fa4:	f104 0914 	add.w	r9, r4, #20
 8008fa8:	f100 0e14 	add.w	lr, r0, #20
 8008fac:	f107 0210 	add.w	r2, r7, #16
 8008fb0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 8008fb4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 8008fb8:	46f2      	mov	sl, lr
 8008fba:	2700      	movs	r7, #0
 8008fbc:	f859 3b04 	ldr.w	r3, [r9], #4
 8008fc0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8008fc4:	fa1f f883 	uxth.w	r8, r3
 8008fc8:	fa17 f78b 	uxtah	r7, r7, fp
 8008fcc:	0c1b      	lsrs	r3, r3, #16
 8008fce:	eba7 0808 	sub.w	r8, r7, r8
 8008fd2:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8008fd6:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8008fda:	fa1f f888 	uxth.w	r8, r8
 8008fde:	141f      	asrs	r7, r3, #16
 8008fe0:	454d      	cmp	r5, r9
 8008fe2:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8008fe6:	f84a 3b04 	str.w	r3, [sl], #4
 8008fea:	d8e7      	bhi.n	8008fbc <__mdiff+0x7c>
 8008fec:	1b2b      	subs	r3, r5, r4
 8008fee:	3b15      	subs	r3, #21
 8008ff0:	f023 0303 	bic.w	r3, r3, #3
 8008ff4:	3304      	adds	r3, #4
 8008ff6:	3415      	adds	r4, #21
 8008ff8:	42a5      	cmp	r5, r4
 8008ffa:	bf38      	it	cc
 8008ffc:	2304      	movcc	r3, #4
 8008ffe:	4419      	add	r1, r3
 8009000:	4473      	add	r3, lr
 8009002:	469e      	mov	lr, r3
 8009004:	460d      	mov	r5, r1
 8009006:	4565      	cmp	r5, ip
 8009008:	d30e      	bcc.n	8009028 <__mdiff+0xe8>
 800900a:	f10c 0203 	add.w	r2, ip, #3
 800900e:	1a52      	subs	r2, r2, r1
 8009010:	f022 0203 	bic.w	r2, r2, #3
 8009014:	3903      	subs	r1, #3
 8009016:	458c      	cmp	ip, r1
 8009018:	bf38      	it	cc
 800901a:	2200      	movcc	r2, #0
 800901c:	441a      	add	r2, r3
 800901e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8009022:	b17b      	cbz	r3, 8009044 <__mdiff+0x104>
 8009024:	6106      	str	r6, [r0, #16]
 8009026:	e7a5      	b.n	8008f74 <__mdiff+0x34>
 8009028:	f855 8b04 	ldr.w	r8, [r5], #4
 800902c:	fa17 f488 	uxtah	r4, r7, r8
 8009030:	1422      	asrs	r2, r4, #16
 8009032:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8009036:	b2a4      	uxth	r4, r4
 8009038:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800903c:	f84e 4b04 	str.w	r4, [lr], #4
 8009040:	1417      	asrs	r7, r2, #16
 8009042:	e7e0      	b.n	8009006 <__mdiff+0xc6>
 8009044:	3e01      	subs	r6, #1
 8009046:	e7ea      	b.n	800901e <__mdiff+0xde>
 8009048:	0800d17f 	.word	0x0800d17f
 800904c:	0800d190 	.word	0x0800d190

08009050 <__d2b>:
 8009050:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8009054:	4689      	mov	r9, r1
 8009056:	2101      	movs	r1, #1
 8009058:	ec57 6b10 	vmov	r6, r7, d0
 800905c:	4690      	mov	r8, r2
 800905e:	f7ff fcd5 	bl	8008a0c <_Balloc>
 8009062:	4604      	mov	r4, r0
 8009064:	b930      	cbnz	r0, 8009074 <__d2b+0x24>
 8009066:	4602      	mov	r2, r0
 8009068:	4b25      	ldr	r3, [pc, #148]	; (8009100 <__d2b+0xb0>)
 800906a:	4826      	ldr	r0, [pc, #152]	; (8009104 <__d2b+0xb4>)
 800906c:	f240 310a 	movw	r1, #778	; 0x30a
 8009070:	f000 fa70 	bl	8009554 <__assert_func>
 8009074:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8009078:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800907c:	bb35      	cbnz	r5, 80090cc <__d2b+0x7c>
 800907e:	2e00      	cmp	r6, #0
 8009080:	9301      	str	r3, [sp, #4]
 8009082:	d028      	beq.n	80090d6 <__d2b+0x86>
 8009084:	4668      	mov	r0, sp
 8009086:	9600      	str	r6, [sp, #0]
 8009088:	f7ff fd8c 	bl	8008ba4 <__lo0bits>
 800908c:	9900      	ldr	r1, [sp, #0]
 800908e:	b300      	cbz	r0, 80090d2 <__d2b+0x82>
 8009090:	9a01      	ldr	r2, [sp, #4]
 8009092:	f1c0 0320 	rsb	r3, r0, #32
 8009096:	fa02 f303 	lsl.w	r3, r2, r3
 800909a:	430b      	orrs	r3, r1
 800909c:	40c2      	lsrs	r2, r0
 800909e:	6163      	str	r3, [r4, #20]
 80090a0:	9201      	str	r2, [sp, #4]
 80090a2:	9b01      	ldr	r3, [sp, #4]
 80090a4:	61a3      	str	r3, [r4, #24]
 80090a6:	2b00      	cmp	r3, #0
 80090a8:	bf14      	ite	ne
 80090aa:	2202      	movne	r2, #2
 80090ac:	2201      	moveq	r2, #1
 80090ae:	6122      	str	r2, [r4, #16]
 80090b0:	b1d5      	cbz	r5, 80090e8 <__d2b+0x98>
 80090b2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80090b6:	4405      	add	r5, r0
 80090b8:	f8c9 5000 	str.w	r5, [r9]
 80090bc:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80090c0:	f8c8 0000 	str.w	r0, [r8]
 80090c4:	4620      	mov	r0, r4
 80090c6:	b003      	add	sp, #12
 80090c8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80090cc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80090d0:	e7d5      	b.n	800907e <__d2b+0x2e>
 80090d2:	6161      	str	r1, [r4, #20]
 80090d4:	e7e5      	b.n	80090a2 <__d2b+0x52>
 80090d6:	a801      	add	r0, sp, #4
 80090d8:	f7ff fd64 	bl	8008ba4 <__lo0bits>
 80090dc:	9b01      	ldr	r3, [sp, #4]
 80090de:	6163      	str	r3, [r4, #20]
 80090e0:	2201      	movs	r2, #1
 80090e2:	6122      	str	r2, [r4, #16]
 80090e4:	3020      	adds	r0, #32
 80090e6:	e7e3      	b.n	80090b0 <__d2b+0x60>
 80090e8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80090ec:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 80090f0:	f8c9 0000 	str.w	r0, [r9]
 80090f4:	6918      	ldr	r0, [r3, #16]
 80090f6:	f7ff fd35 	bl	8008b64 <__hi0bits>
 80090fa:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80090fe:	e7df      	b.n	80090c0 <__d2b+0x70>
 8009100:	0800d17f 	.word	0x0800d17f
 8009104:	0800d190 	.word	0x0800d190

08009108 <_calloc_r>:
 8009108:	b513      	push	{r0, r1, r4, lr}
 800910a:	434a      	muls	r2, r1
 800910c:	4611      	mov	r1, r2
 800910e:	9201      	str	r2, [sp, #4]
 8009110:	f000 f85a 	bl	80091c8 <_malloc_r>
 8009114:	4604      	mov	r4, r0
 8009116:	b118      	cbz	r0, 8009120 <_calloc_r+0x18>
 8009118:	9a01      	ldr	r2, [sp, #4]
 800911a:	2100      	movs	r1, #0
 800911c:	f7fe f93e 	bl	800739c <memset>
 8009120:	4620      	mov	r0, r4
 8009122:	b002      	add	sp, #8
 8009124:	bd10      	pop	{r4, pc}
	...

08009128 <_free_r>:
 8009128:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800912a:	2900      	cmp	r1, #0
 800912c:	d048      	beq.n	80091c0 <_free_r+0x98>
 800912e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009132:	9001      	str	r0, [sp, #4]
 8009134:	2b00      	cmp	r3, #0
 8009136:	f1a1 0404 	sub.w	r4, r1, #4
 800913a:	bfb8      	it	lt
 800913c:	18e4      	addlt	r4, r4, r3
 800913e:	f000 fa65 	bl	800960c <__malloc_lock>
 8009142:	4a20      	ldr	r2, [pc, #128]	; (80091c4 <_free_r+0x9c>)
 8009144:	9801      	ldr	r0, [sp, #4]
 8009146:	6813      	ldr	r3, [r2, #0]
 8009148:	4615      	mov	r5, r2
 800914a:	b933      	cbnz	r3, 800915a <_free_r+0x32>
 800914c:	6063      	str	r3, [r4, #4]
 800914e:	6014      	str	r4, [r2, #0]
 8009150:	b003      	add	sp, #12
 8009152:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8009156:	f000 ba5f 	b.w	8009618 <__malloc_unlock>
 800915a:	42a3      	cmp	r3, r4
 800915c:	d90b      	bls.n	8009176 <_free_r+0x4e>
 800915e:	6821      	ldr	r1, [r4, #0]
 8009160:	1862      	adds	r2, r4, r1
 8009162:	4293      	cmp	r3, r2
 8009164:	bf04      	itt	eq
 8009166:	681a      	ldreq	r2, [r3, #0]
 8009168:	685b      	ldreq	r3, [r3, #4]
 800916a:	6063      	str	r3, [r4, #4]
 800916c:	bf04      	itt	eq
 800916e:	1852      	addeq	r2, r2, r1
 8009170:	6022      	streq	r2, [r4, #0]
 8009172:	602c      	str	r4, [r5, #0]
 8009174:	e7ec      	b.n	8009150 <_free_r+0x28>
 8009176:	461a      	mov	r2, r3
 8009178:	685b      	ldr	r3, [r3, #4]
 800917a:	b10b      	cbz	r3, 8009180 <_free_r+0x58>
 800917c:	42a3      	cmp	r3, r4
 800917e:	d9fa      	bls.n	8009176 <_free_r+0x4e>
 8009180:	6811      	ldr	r1, [r2, #0]
 8009182:	1855      	adds	r5, r2, r1
 8009184:	42a5      	cmp	r5, r4
 8009186:	d10b      	bne.n	80091a0 <_free_r+0x78>
 8009188:	6824      	ldr	r4, [r4, #0]
 800918a:	4421      	add	r1, r4
 800918c:	1854      	adds	r4, r2, r1
 800918e:	42a3      	cmp	r3, r4
 8009190:	6011      	str	r1, [r2, #0]
 8009192:	d1dd      	bne.n	8009150 <_free_r+0x28>
 8009194:	681c      	ldr	r4, [r3, #0]
 8009196:	685b      	ldr	r3, [r3, #4]
 8009198:	6053      	str	r3, [r2, #4]
 800919a:	4421      	add	r1, r4
 800919c:	6011      	str	r1, [r2, #0]
 800919e:	e7d7      	b.n	8009150 <_free_r+0x28>
 80091a0:	d902      	bls.n	80091a8 <_free_r+0x80>
 80091a2:	230c      	movs	r3, #12
 80091a4:	6003      	str	r3, [r0, #0]
 80091a6:	e7d3      	b.n	8009150 <_free_r+0x28>
 80091a8:	6825      	ldr	r5, [r4, #0]
 80091aa:	1961      	adds	r1, r4, r5
 80091ac:	428b      	cmp	r3, r1
 80091ae:	bf04      	itt	eq
 80091b0:	6819      	ldreq	r1, [r3, #0]
 80091b2:	685b      	ldreq	r3, [r3, #4]
 80091b4:	6063      	str	r3, [r4, #4]
 80091b6:	bf04      	itt	eq
 80091b8:	1949      	addeq	r1, r1, r5
 80091ba:	6021      	streq	r1, [r4, #0]
 80091bc:	6054      	str	r4, [r2, #4]
 80091be:	e7c7      	b.n	8009150 <_free_r+0x28>
 80091c0:	b003      	add	sp, #12
 80091c2:	bd30      	pop	{r4, r5, pc}
 80091c4:	20000218 	.word	0x20000218

080091c8 <_malloc_r>:
 80091c8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80091ca:	1ccd      	adds	r5, r1, #3
 80091cc:	f025 0503 	bic.w	r5, r5, #3
 80091d0:	3508      	adds	r5, #8
 80091d2:	2d0c      	cmp	r5, #12
 80091d4:	bf38      	it	cc
 80091d6:	250c      	movcc	r5, #12
 80091d8:	2d00      	cmp	r5, #0
 80091da:	4606      	mov	r6, r0
 80091dc:	db01      	blt.n	80091e2 <_malloc_r+0x1a>
 80091de:	42a9      	cmp	r1, r5
 80091e0:	d903      	bls.n	80091ea <_malloc_r+0x22>
 80091e2:	230c      	movs	r3, #12
 80091e4:	6033      	str	r3, [r6, #0]
 80091e6:	2000      	movs	r0, #0
 80091e8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80091ea:	f000 fa0f 	bl	800960c <__malloc_lock>
 80091ee:	4921      	ldr	r1, [pc, #132]	; (8009274 <_malloc_r+0xac>)
 80091f0:	680a      	ldr	r2, [r1, #0]
 80091f2:	4614      	mov	r4, r2
 80091f4:	b99c      	cbnz	r4, 800921e <_malloc_r+0x56>
 80091f6:	4f20      	ldr	r7, [pc, #128]	; (8009278 <_malloc_r+0xb0>)
 80091f8:	683b      	ldr	r3, [r7, #0]
 80091fa:	b923      	cbnz	r3, 8009206 <_malloc_r+0x3e>
 80091fc:	4621      	mov	r1, r4
 80091fe:	4630      	mov	r0, r6
 8009200:	f000 f998 	bl	8009534 <_sbrk_r>
 8009204:	6038      	str	r0, [r7, #0]
 8009206:	4629      	mov	r1, r5
 8009208:	4630      	mov	r0, r6
 800920a:	f000 f993 	bl	8009534 <_sbrk_r>
 800920e:	1c43      	adds	r3, r0, #1
 8009210:	d123      	bne.n	800925a <_malloc_r+0x92>
 8009212:	230c      	movs	r3, #12
 8009214:	6033      	str	r3, [r6, #0]
 8009216:	4630      	mov	r0, r6
 8009218:	f000 f9fe 	bl	8009618 <__malloc_unlock>
 800921c:	e7e3      	b.n	80091e6 <_malloc_r+0x1e>
 800921e:	6823      	ldr	r3, [r4, #0]
 8009220:	1b5b      	subs	r3, r3, r5
 8009222:	d417      	bmi.n	8009254 <_malloc_r+0x8c>
 8009224:	2b0b      	cmp	r3, #11
 8009226:	d903      	bls.n	8009230 <_malloc_r+0x68>
 8009228:	6023      	str	r3, [r4, #0]
 800922a:	441c      	add	r4, r3
 800922c:	6025      	str	r5, [r4, #0]
 800922e:	e004      	b.n	800923a <_malloc_r+0x72>
 8009230:	6863      	ldr	r3, [r4, #4]
 8009232:	42a2      	cmp	r2, r4
 8009234:	bf0c      	ite	eq
 8009236:	600b      	streq	r3, [r1, #0]
 8009238:	6053      	strne	r3, [r2, #4]
 800923a:	4630      	mov	r0, r6
 800923c:	f000 f9ec 	bl	8009618 <__malloc_unlock>
 8009240:	f104 000b 	add.w	r0, r4, #11
 8009244:	1d23      	adds	r3, r4, #4
 8009246:	f020 0007 	bic.w	r0, r0, #7
 800924a:	1ac2      	subs	r2, r0, r3
 800924c:	d0cc      	beq.n	80091e8 <_malloc_r+0x20>
 800924e:	1a1b      	subs	r3, r3, r0
 8009250:	50a3      	str	r3, [r4, r2]
 8009252:	e7c9      	b.n	80091e8 <_malloc_r+0x20>
 8009254:	4622      	mov	r2, r4
 8009256:	6864      	ldr	r4, [r4, #4]
 8009258:	e7cc      	b.n	80091f4 <_malloc_r+0x2c>
 800925a:	1cc4      	adds	r4, r0, #3
 800925c:	f024 0403 	bic.w	r4, r4, #3
 8009260:	42a0      	cmp	r0, r4
 8009262:	d0e3      	beq.n	800922c <_malloc_r+0x64>
 8009264:	1a21      	subs	r1, r4, r0
 8009266:	4630      	mov	r0, r6
 8009268:	f000 f964 	bl	8009534 <_sbrk_r>
 800926c:	3001      	adds	r0, #1
 800926e:	d1dd      	bne.n	800922c <_malloc_r+0x64>
 8009270:	e7cf      	b.n	8009212 <_malloc_r+0x4a>
 8009272:	bf00      	nop
 8009274:	20000218 	.word	0x20000218
 8009278:	2000021c 	.word	0x2000021c

0800927c <__ssputs_r>:
 800927c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8009280:	688e      	ldr	r6, [r1, #8]
 8009282:	429e      	cmp	r6, r3
 8009284:	4682      	mov	sl, r0
 8009286:	460c      	mov	r4, r1
 8009288:	4690      	mov	r8, r2
 800928a:	461f      	mov	r7, r3
 800928c:	d838      	bhi.n	8009300 <__ssputs_r+0x84>
 800928e:	898a      	ldrh	r2, [r1, #12]
 8009290:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8009294:	d032      	beq.n	80092fc <__ssputs_r+0x80>
 8009296:	6825      	ldr	r5, [r4, #0]
 8009298:	6909      	ldr	r1, [r1, #16]
 800929a:	eba5 0901 	sub.w	r9, r5, r1
 800929e:	6965      	ldr	r5, [r4, #20]
 80092a0:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80092a4:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80092a8:	3301      	adds	r3, #1
 80092aa:	444b      	add	r3, r9
 80092ac:	106d      	asrs	r5, r5, #1
 80092ae:	429d      	cmp	r5, r3
 80092b0:	bf38      	it	cc
 80092b2:	461d      	movcc	r5, r3
 80092b4:	0553      	lsls	r3, r2, #21
 80092b6:	d531      	bpl.n	800931c <__ssputs_r+0xa0>
 80092b8:	4629      	mov	r1, r5
 80092ba:	f7ff ff85 	bl	80091c8 <_malloc_r>
 80092be:	4606      	mov	r6, r0
 80092c0:	b950      	cbnz	r0, 80092d8 <__ssputs_r+0x5c>
 80092c2:	230c      	movs	r3, #12
 80092c4:	f8ca 3000 	str.w	r3, [sl]
 80092c8:	89a3      	ldrh	r3, [r4, #12]
 80092ca:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80092ce:	81a3      	strh	r3, [r4, #12]
 80092d0:	f04f 30ff 	mov.w	r0, #4294967295
 80092d4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80092d8:	6921      	ldr	r1, [r4, #16]
 80092da:	464a      	mov	r2, r9
 80092dc:	f7ff fb88 	bl	80089f0 <memcpy>
 80092e0:	89a3      	ldrh	r3, [r4, #12]
 80092e2:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80092e6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80092ea:	81a3      	strh	r3, [r4, #12]
 80092ec:	6126      	str	r6, [r4, #16]
 80092ee:	6165      	str	r5, [r4, #20]
 80092f0:	444e      	add	r6, r9
 80092f2:	eba5 0509 	sub.w	r5, r5, r9
 80092f6:	6026      	str	r6, [r4, #0]
 80092f8:	60a5      	str	r5, [r4, #8]
 80092fa:	463e      	mov	r6, r7
 80092fc:	42be      	cmp	r6, r7
 80092fe:	d900      	bls.n	8009302 <__ssputs_r+0x86>
 8009300:	463e      	mov	r6, r7
 8009302:	4632      	mov	r2, r6
 8009304:	6820      	ldr	r0, [r4, #0]
 8009306:	4641      	mov	r1, r8
 8009308:	f000 f966 	bl	80095d8 <memmove>
 800930c:	68a3      	ldr	r3, [r4, #8]
 800930e:	6822      	ldr	r2, [r4, #0]
 8009310:	1b9b      	subs	r3, r3, r6
 8009312:	4432      	add	r2, r6
 8009314:	60a3      	str	r3, [r4, #8]
 8009316:	6022      	str	r2, [r4, #0]
 8009318:	2000      	movs	r0, #0
 800931a:	e7db      	b.n	80092d4 <__ssputs_r+0x58>
 800931c:	462a      	mov	r2, r5
 800931e:	f000 f981 	bl	8009624 <_realloc_r>
 8009322:	4606      	mov	r6, r0
 8009324:	2800      	cmp	r0, #0
 8009326:	d1e1      	bne.n	80092ec <__ssputs_r+0x70>
 8009328:	6921      	ldr	r1, [r4, #16]
 800932a:	4650      	mov	r0, sl
 800932c:	f7ff fefc 	bl	8009128 <_free_r>
 8009330:	e7c7      	b.n	80092c2 <__ssputs_r+0x46>
	...

08009334 <_svfiprintf_r>:
 8009334:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009338:	4698      	mov	r8, r3
 800933a:	898b      	ldrh	r3, [r1, #12]
 800933c:	061b      	lsls	r3, r3, #24
 800933e:	b09d      	sub	sp, #116	; 0x74
 8009340:	4607      	mov	r7, r0
 8009342:	460d      	mov	r5, r1
 8009344:	4614      	mov	r4, r2
 8009346:	d50e      	bpl.n	8009366 <_svfiprintf_r+0x32>
 8009348:	690b      	ldr	r3, [r1, #16]
 800934a:	b963      	cbnz	r3, 8009366 <_svfiprintf_r+0x32>
 800934c:	2140      	movs	r1, #64	; 0x40
 800934e:	f7ff ff3b 	bl	80091c8 <_malloc_r>
 8009352:	6028      	str	r0, [r5, #0]
 8009354:	6128      	str	r0, [r5, #16]
 8009356:	b920      	cbnz	r0, 8009362 <_svfiprintf_r+0x2e>
 8009358:	230c      	movs	r3, #12
 800935a:	603b      	str	r3, [r7, #0]
 800935c:	f04f 30ff 	mov.w	r0, #4294967295
 8009360:	e0d1      	b.n	8009506 <_svfiprintf_r+0x1d2>
 8009362:	2340      	movs	r3, #64	; 0x40
 8009364:	616b      	str	r3, [r5, #20]
 8009366:	2300      	movs	r3, #0
 8009368:	9309      	str	r3, [sp, #36]	; 0x24
 800936a:	2320      	movs	r3, #32
 800936c:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009370:	f8cd 800c 	str.w	r8, [sp, #12]
 8009374:	2330      	movs	r3, #48	; 0x30
 8009376:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8009520 <_svfiprintf_r+0x1ec>
 800937a:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800937e:	f04f 0901 	mov.w	r9, #1
 8009382:	4623      	mov	r3, r4
 8009384:	469a      	mov	sl, r3
 8009386:	f813 2b01 	ldrb.w	r2, [r3], #1
 800938a:	b10a      	cbz	r2, 8009390 <_svfiprintf_r+0x5c>
 800938c:	2a25      	cmp	r2, #37	; 0x25
 800938e:	d1f9      	bne.n	8009384 <_svfiprintf_r+0x50>
 8009390:	ebba 0b04 	subs.w	fp, sl, r4
 8009394:	d00b      	beq.n	80093ae <_svfiprintf_r+0x7a>
 8009396:	465b      	mov	r3, fp
 8009398:	4622      	mov	r2, r4
 800939a:	4629      	mov	r1, r5
 800939c:	4638      	mov	r0, r7
 800939e:	f7ff ff6d 	bl	800927c <__ssputs_r>
 80093a2:	3001      	adds	r0, #1
 80093a4:	f000 80aa 	beq.w	80094fc <_svfiprintf_r+0x1c8>
 80093a8:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80093aa:	445a      	add	r2, fp
 80093ac:	9209      	str	r2, [sp, #36]	; 0x24
 80093ae:	f89a 3000 	ldrb.w	r3, [sl]
 80093b2:	2b00      	cmp	r3, #0
 80093b4:	f000 80a2 	beq.w	80094fc <_svfiprintf_r+0x1c8>
 80093b8:	2300      	movs	r3, #0
 80093ba:	f04f 32ff 	mov.w	r2, #4294967295
 80093be:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80093c2:	f10a 0a01 	add.w	sl, sl, #1
 80093c6:	9304      	str	r3, [sp, #16]
 80093c8:	9307      	str	r3, [sp, #28]
 80093ca:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80093ce:	931a      	str	r3, [sp, #104]	; 0x68
 80093d0:	4654      	mov	r4, sl
 80093d2:	2205      	movs	r2, #5
 80093d4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80093d8:	4851      	ldr	r0, [pc, #324]	; (8009520 <_svfiprintf_r+0x1ec>)
 80093da:	f7f6 ff01 	bl	80001e0 <memchr>
 80093de:	9a04      	ldr	r2, [sp, #16]
 80093e0:	b9d8      	cbnz	r0, 800941a <_svfiprintf_r+0xe6>
 80093e2:	06d0      	lsls	r0, r2, #27
 80093e4:	bf44      	itt	mi
 80093e6:	2320      	movmi	r3, #32
 80093e8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80093ec:	0711      	lsls	r1, r2, #28
 80093ee:	bf44      	itt	mi
 80093f0:	232b      	movmi	r3, #43	; 0x2b
 80093f2:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80093f6:	f89a 3000 	ldrb.w	r3, [sl]
 80093fa:	2b2a      	cmp	r3, #42	; 0x2a
 80093fc:	d015      	beq.n	800942a <_svfiprintf_r+0xf6>
 80093fe:	9a07      	ldr	r2, [sp, #28]
 8009400:	4654      	mov	r4, sl
 8009402:	2000      	movs	r0, #0
 8009404:	f04f 0c0a 	mov.w	ip, #10
 8009408:	4621      	mov	r1, r4
 800940a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800940e:	3b30      	subs	r3, #48	; 0x30
 8009410:	2b09      	cmp	r3, #9
 8009412:	d94e      	bls.n	80094b2 <_svfiprintf_r+0x17e>
 8009414:	b1b0      	cbz	r0, 8009444 <_svfiprintf_r+0x110>
 8009416:	9207      	str	r2, [sp, #28]
 8009418:	e014      	b.n	8009444 <_svfiprintf_r+0x110>
 800941a:	eba0 0308 	sub.w	r3, r0, r8
 800941e:	fa09 f303 	lsl.w	r3, r9, r3
 8009422:	4313      	orrs	r3, r2
 8009424:	9304      	str	r3, [sp, #16]
 8009426:	46a2      	mov	sl, r4
 8009428:	e7d2      	b.n	80093d0 <_svfiprintf_r+0x9c>
 800942a:	9b03      	ldr	r3, [sp, #12]
 800942c:	1d19      	adds	r1, r3, #4
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	9103      	str	r1, [sp, #12]
 8009432:	2b00      	cmp	r3, #0
 8009434:	bfbb      	ittet	lt
 8009436:	425b      	neglt	r3, r3
 8009438:	f042 0202 	orrlt.w	r2, r2, #2
 800943c:	9307      	strge	r3, [sp, #28]
 800943e:	9307      	strlt	r3, [sp, #28]
 8009440:	bfb8      	it	lt
 8009442:	9204      	strlt	r2, [sp, #16]
 8009444:	7823      	ldrb	r3, [r4, #0]
 8009446:	2b2e      	cmp	r3, #46	; 0x2e
 8009448:	d10c      	bne.n	8009464 <_svfiprintf_r+0x130>
 800944a:	7863      	ldrb	r3, [r4, #1]
 800944c:	2b2a      	cmp	r3, #42	; 0x2a
 800944e:	d135      	bne.n	80094bc <_svfiprintf_r+0x188>
 8009450:	9b03      	ldr	r3, [sp, #12]
 8009452:	1d1a      	adds	r2, r3, #4
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	9203      	str	r2, [sp, #12]
 8009458:	2b00      	cmp	r3, #0
 800945a:	bfb8      	it	lt
 800945c:	f04f 33ff 	movlt.w	r3, #4294967295
 8009460:	3402      	adds	r4, #2
 8009462:	9305      	str	r3, [sp, #20]
 8009464:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8009530 <_svfiprintf_r+0x1fc>
 8009468:	7821      	ldrb	r1, [r4, #0]
 800946a:	2203      	movs	r2, #3
 800946c:	4650      	mov	r0, sl
 800946e:	f7f6 feb7 	bl	80001e0 <memchr>
 8009472:	b140      	cbz	r0, 8009486 <_svfiprintf_r+0x152>
 8009474:	2340      	movs	r3, #64	; 0x40
 8009476:	eba0 000a 	sub.w	r0, r0, sl
 800947a:	fa03 f000 	lsl.w	r0, r3, r0
 800947e:	9b04      	ldr	r3, [sp, #16]
 8009480:	4303      	orrs	r3, r0
 8009482:	3401      	adds	r4, #1
 8009484:	9304      	str	r3, [sp, #16]
 8009486:	f814 1b01 	ldrb.w	r1, [r4], #1
 800948a:	4826      	ldr	r0, [pc, #152]	; (8009524 <_svfiprintf_r+0x1f0>)
 800948c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009490:	2206      	movs	r2, #6
 8009492:	f7f6 fea5 	bl	80001e0 <memchr>
 8009496:	2800      	cmp	r0, #0
 8009498:	d038      	beq.n	800950c <_svfiprintf_r+0x1d8>
 800949a:	4b23      	ldr	r3, [pc, #140]	; (8009528 <_svfiprintf_r+0x1f4>)
 800949c:	bb1b      	cbnz	r3, 80094e6 <_svfiprintf_r+0x1b2>
 800949e:	9b03      	ldr	r3, [sp, #12]
 80094a0:	3307      	adds	r3, #7
 80094a2:	f023 0307 	bic.w	r3, r3, #7
 80094a6:	3308      	adds	r3, #8
 80094a8:	9303      	str	r3, [sp, #12]
 80094aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80094ac:	4433      	add	r3, r6
 80094ae:	9309      	str	r3, [sp, #36]	; 0x24
 80094b0:	e767      	b.n	8009382 <_svfiprintf_r+0x4e>
 80094b2:	fb0c 3202 	mla	r2, ip, r2, r3
 80094b6:	460c      	mov	r4, r1
 80094b8:	2001      	movs	r0, #1
 80094ba:	e7a5      	b.n	8009408 <_svfiprintf_r+0xd4>
 80094bc:	2300      	movs	r3, #0
 80094be:	3401      	adds	r4, #1
 80094c0:	9305      	str	r3, [sp, #20]
 80094c2:	4619      	mov	r1, r3
 80094c4:	f04f 0c0a 	mov.w	ip, #10
 80094c8:	4620      	mov	r0, r4
 80094ca:	f810 2b01 	ldrb.w	r2, [r0], #1
 80094ce:	3a30      	subs	r2, #48	; 0x30
 80094d0:	2a09      	cmp	r2, #9
 80094d2:	d903      	bls.n	80094dc <_svfiprintf_r+0x1a8>
 80094d4:	2b00      	cmp	r3, #0
 80094d6:	d0c5      	beq.n	8009464 <_svfiprintf_r+0x130>
 80094d8:	9105      	str	r1, [sp, #20]
 80094da:	e7c3      	b.n	8009464 <_svfiprintf_r+0x130>
 80094dc:	fb0c 2101 	mla	r1, ip, r1, r2
 80094e0:	4604      	mov	r4, r0
 80094e2:	2301      	movs	r3, #1
 80094e4:	e7f0      	b.n	80094c8 <_svfiprintf_r+0x194>
 80094e6:	ab03      	add	r3, sp, #12
 80094e8:	9300      	str	r3, [sp, #0]
 80094ea:	462a      	mov	r2, r5
 80094ec:	4b0f      	ldr	r3, [pc, #60]	; (800952c <_svfiprintf_r+0x1f8>)
 80094ee:	a904      	add	r1, sp, #16
 80094f0:	4638      	mov	r0, r7
 80094f2:	f7fd fffb 	bl	80074ec <_printf_float>
 80094f6:	1c42      	adds	r2, r0, #1
 80094f8:	4606      	mov	r6, r0
 80094fa:	d1d6      	bne.n	80094aa <_svfiprintf_r+0x176>
 80094fc:	89ab      	ldrh	r3, [r5, #12]
 80094fe:	065b      	lsls	r3, r3, #25
 8009500:	f53f af2c 	bmi.w	800935c <_svfiprintf_r+0x28>
 8009504:	9809      	ldr	r0, [sp, #36]	; 0x24
 8009506:	b01d      	add	sp, #116	; 0x74
 8009508:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800950c:	ab03      	add	r3, sp, #12
 800950e:	9300      	str	r3, [sp, #0]
 8009510:	462a      	mov	r2, r5
 8009512:	4b06      	ldr	r3, [pc, #24]	; (800952c <_svfiprintf_r+0x1f8>)
 8009514:	a904      	add	r1, sp, #16
 8009516:	4638      	mov	r0, r7
 8009518:	f7fe fa8c 	bl	8007a34 <_printf_i>
 800951c:	e7eb      	b.n	80094f6 <_svfiprintf_r+0x1c2>
 800951e:	bf00      	nop
 8009520:	0800d2ec 	.word	0x0800d2ec
 8009524:	0800d2f6 	.word	0x0800d2f6
 8009528:	080074ed 	.word	0x080074ed
 800952c:	0800927d 	.word	0x0800927d
 8009530:	0800d2f2 	.word	0x0800d2f2

08009534 <_sbrk_r>:
 8009534:	b538      	push	{r3, r4, r5, lr}
 8009536:	4d06      	ldr	r5, [pc, #24]	; (8009550 <_sbrk_r+0x1c>)
 8009538:	2300      	movs	r3, #0
 800953a:	4604      	mov	r4, r0
 800953c:	4608      	mov	r0, r1
 800953e:	602b      	str	r3, [r5, #0]
 8009540:	f7f8 ff7c 	bl	800243c <_sbrk>
 8009544:	1c43      	adds	r3, r0, #1
 8009546:	d102      	bne.n	800954e <_sbrk_r+0x1a>
 8009548:	682b      	ldr	r3, [r5, #0]
 800954a:	b103      	cbz	r3, 800954e <_sbrk_r+0x1a>
 800954c:	6023      	str	r3, [r4, #0]
 800954e:	bd38      	pop	{r3, r4, r5, pc}
 8009550:	20000570 	.word	0x20000570

08009554 <__assert_func>:
 8009554:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8009556:	4614      	mov	r4, r2
 8009558:	461a      	mov	r2, r3
 800955a:	4b09      	ldr	r3, [pc, #36]	; (8009580 <__assert_func+0x2c>)
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	4605      	mov	r5, r0
 8009560:	68d8      	ldr	r0, [r3, #12]
 8009562:	b14c      	cbz	r4, 8009578 <__assert_func+0x24>
 8009564:	4b07      	ldr	r3, [pc, #28]	; (8009584 <__assert_func+0x30>)
 8009566:	9100      	str	r1, [sp, #0]
 8009568:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800956c:	4906      	ldr	r1, [pc, #24]	; (8009588 <__assert_func+0x34>)
 800956e:	462b      	mov	r3, r5
 8009570:	f000 f80e 	bl	8009590 <fiprintf>
 8009574:	f000 faa4 	bl	8009ac0 <abort>
 8009578:	4b04      	ldr	r3, [pc, #16]	; (800958c <__assert_func+0x38>)
 800957a:	461c      	mov	r4, r3
 800957c:	e7f3      	b.n	8009566 <__assert_func+0x12>
 800957e:	bf00      	nop
 8009580:	20000014 	.word	0x20000014
 8009584:	0800d2fd 	.word	0x0800d2fd
 8009588:	0800d30a 	.word	0x0800d30a
 800958c:	0800d338 	.word	0x0800d338

08009590 <fiprintf>:
 8009590:	b40e      	push	{r1, r2, r3}
 8009592:	b503      	push	{r0, r1, lr}
 8009594:	4601      	mov	r1, r0
 8009596:	ab03      	add	r3, sp, #12
 8009598:	4805      	ldr	r0, [pc, #20]	; (80095b0 <fiprintf+0x20>)
 800959a:	f853 2b04 	ldr.w	r2, [r3], #4
 800959e:	6800      	ldr	r0, [r0, #0]
 80095a0:	9301      	str	r3, [sp, #4]
 80095a2:	f000 f88f 	bl	80096c4 <_vfiprintf_r>
 80095a6:	b002      	add	sp, #8
 80095a8:	f85d eb04 	ldr.w	lr, [sp], #4
 80095ac:	b003      	add	sp, #12
 80095ae:	4770      	bx	lr
 80095b0:	20000014 	.word	0x20000014

080095b4 <__ascii_mbtowc>:
 80095b4:	b082      	sub	sp, #8
 80095b6:	b901      	cbnz	r1, 80095ba <__ascii_mbtowc+0x6>
 80095b8:	a901      	add	r1, sp, #4
 80095ba:	b142      	cbz	r2, 80095ce <__ascii_mbtowc+0x1a>
 80095bc:	b14b      	cbz	r3, 80095d2 <__ascii_mbtowc+0x1e>
 80095be:	7813      	ldrb	r3, [r2, #0]
 80095c0:	600b      	str	r3, [r1, #0]
 80095c2:	7812      	ldrb	r2, [r2, #0]
 80095c4:	1e10      	subs	r0, r2, #0
 80095c6:	bf18      	it	ne
 80095c8:	2001      	movne	r0, #1
 80095ca:	b002      	add	sp, #8
 80095cc:	4770      	bx	lr
 80095ce:	4610      	mov	r0, r2
 80095d0:	e7fb      	b.n	80095ca <__ascii_mbtowc+0x16>
 80095d2:	f06f 0001 	mvn.w	r0, #1
 80095d6:	e7f8      	b.n	80095ca <__ascii_mbtowc+0x16>

080095d8 <memmove>:
 80095d8:	4288      	cmp	r0, r1
 80095da:	b510      	push	{r4, lr}
 80095dc:	eb01 0402 	add.w	r4, r1, r2
 80095e0:	d902      	bls.n	80095e8 <memmove+0x10>
 80095e2:	4284      	cmp	r4, r0
 80095e4:	4623      	mov	r3, r4
 80095e6:	d807      	bhi.n	80095f8 <memmove+0x20>
 80095e8:	1e43      	subs	r3, r0, #1
 80095ea:	42a1      	cmp	r1, r4
 80095ec:	d008      	beq.n	8009600 <memmove+0x28>
 80095ee:	f811 2b01 	ldrb.w	r2, [r1], #1
 80095f2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80095f6:	e7f8      	b.n	80095ea <memmove+0x12>
 80095f8:	4402      	add	r2, r0
 80095fa:	4601      	mov	r1, r0
 80095fc:	428a      	cmp	r2, r1
 80095fe:	d100      	bne.n	8009602 <memmove+0x2a>
 8009600:	bd10      	pop	{r4, pc}
 8009602:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8009606:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800960a:	e7f7      	b.n	80095fc <memmove+0x24>

0800960c <__malloc_lock>:
 800960c:	4801      	ldr	r0, [pc, #4]	; (8009614 <__malloc_lock+0x8>)
 800960e:	f000 bc17 	b.w	8009e40 <__retarget_lock_acquire_recursive>
 8009612:	bf00      	nop
 8009614:	20000578 	.word	0x20000578

08009618 <__malloc_unlock>:
 8009618:	4801      	ldr	r0, [pc, #4]	; (8009620 <__malloc_unlock+0x8>)
 800961a:	f000 bc12 	b.w	8009e42 <__retarget_lock_release_recursive>
 800961e:	bf00      	nop
 8009620:	20000578 	.word	0x20000578

08009624 <_realloc_r>:
 8009624:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009626:	4607      	mov	r7, r0
 8009628:	4614      	mov	r4, r2
 800962a:	460e      	mov	r6, r1
 800962c:	b921      	cbnz	r1, 8009638 <_realloc_r+0x14>
 800962e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8009632:	4611      	mov	r1, r2
 8009634:	f7ff bdc8 	b.w	80091c8 <_malloc_r>
 8009638:	b922      	cbnz	r2, 8009644 <_realloc_r+0x20>
 800963a:	f7ff fd75 	bl	8009128 <_free_r>
 800963e:	4625      	mov	r5, r4
 8009640:	4628      	mov	r0, r5
 8009642:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009644:	f000 fc62 	bl	8009f0c <_malloc_usable_size_r>
 8009648:	42a0      	cmp	r0, r4
 800964a:	d20f      	bcs.n	800966c <_realloc_r+0x48>
 800964c:	4621      	mov	r1, r4
 800964e:	4638      	mov	r0, r7
 8009650:	f7ff fdba 	bl	80091c8 <_malloc_r>
 8009654:	4605      	mov	r5, r0
 8009656:	2800      	cmp	r0, #0
 8009658:	d0f2      	beq.n	8009640 <_realloc_r+0x1c>
 800965a:	4631      	mov	r1, r6
 800965c:	4622      	mov	r2, r4
 800965e:	f7ff f9c7 	bl	80089f0 <memcpy>
 8009662:	4631      	mov	r1, r6
 8009664:	4638      	mov	r0, r7
 8009666:	f7ff fd5f 	bl	8009128 <_free_r>
 800966a:	e7e9      	b.n	8009640 <_realloc_r+0x1c>
 800966c:	4635      	mov	r5, r6
 800966e:	e7e7      	b.n	8009640 <_realloc_r+0x1c>

08009670 <__sfputc_r>:
 8009670:	6893      	ldr	r3, [r2, #8]
 8009672:	3b01      	subs	r3, #1
 8009674:	2b00      	cmp	r3, #0
 8009676:	b410      	push	{r4}
 8009678:	6093      	str	r3, [r2, #8]
 800967a:	da08      	bge.n	800968e <__sfputc_r+0x1e>
 800967c:	6994      	ldr	r4, [r2, #24]
 800967e:	42a3      	cmp	r3, r4
 8009680:	db01      	blt.n	8009686 <__sfputc_r+0x16>
 8009682:	290a      	cmp	r1, #10
 8009684:	d103      	bne.n	800968e <__sfputc_r+0x1e>
 8009686:	f85d 4b04 	ldr.w	r4, [sp], #4
 800968a:	f000 b94b 	b.w	8009924 <__swbuf_r>
 800968e:	6813      	ldr	r3, [r2, #0]
 8009690:	1c58      	adds	r0, r3, #1
 8009692:	6010      	str	r0, [r2, #0]
 8009694:	7019      	strb	r1, [r3, #0]
 8009696:	4608      	mov	r0, r1
 8009698:	f85d 4b04 	ldr.w	r4, [sp], #4
 800969c:	4770      	bx	lr

0800969e <__sfputs_r>:
 800969e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80096a0:	4606      	mov	r6, r0
 80096a2:	460f      	mov	r7, r1
 80096a4:	4614      	mov	r4, r2
 80096a6:	18d5      	adds	r5, r2, r3
 80096a8:	42ac      	cmp	r4, r5
 80096aa:	d101      	bne.n	80096b0 <__sfputs_r+0x12>
 80096ac:	2000      	movs	r0, #0
 80096ae:	e007      	b.n	80096c0 <__sfputs_r+0x22>
 80096b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80096b4:	463a      	mov	r2, r7
 80096b6:	4630      	mov	r0, r6
 80096b8:	f7ff ffda 	bl	8009670 <__sfputc_r>
 80096bc:	1c43      	adds	r3, r0, #1
 80096be:	d1f3      	bne.n	80096a8 <__sfputs_r+0xa>
 80096c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080096c4 <_vfiprintf_r>:
 80096c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80096c8:	460d      	mov	r5, r1
 80096ca:	b09d      	sub	sp, #116	; 0x74
 80096cc:	4614      	mov	r4, r2
 80096ce:	4698      	mov	r8, r3
 80096d0:	4606      	mov	r6, r0
 80096d2:	b118      	cbz	r0, 80096dc <_vfiprintf_r+0x18>
 80096d4:	6983      	ldr	r3, [r0, #24]
 80096d6:	b90b      	cbnz	r3, 80096dc <_vfiprintf_r+0x18>
 80096d8:	f000 fb14 	bl	8009d04 <__sinit>
 80096dc:	4b89      	ldr	r3, [pc, #548]	; (8009904 <_vfiprintf_r+0x240>)
 80096de:	429d      	cmp	r5, r3
 80096e0:	d11b      	bne.n	800971a <_vfiprintf_r+0x56>
 80096e2:	6875      	ldr	r5, [r6, #4]
 80096e4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80096e6:	07d9      	lsls	r1, r3, #31
 80096e8:	d405      	bmi.n	80096f6 <_vfiprintf_r+0x32>
 80096ea:	89ab      	ldrh	r3, [r5, #12]
 80096ec:	059a      	lsls	r2, r3, #22
 80096ee:	d402      	bmi.n	80096f6 <_vfiprintf_r+0x32>
 80096f0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80096f2:	f000 fba5 	bl	8009e40 <__retarget_lock_acquire_recursive>
 80096f6:	89ab      	ldrh	r3, [r5, #12]
 80096f8:	071b      	lsls	r3, r3, #28
 80096fa:	d501      	bpl.n	8009700 <_vfiprintf_r+0x3c>
 80096fc:	692b      	ldr	r3, [r5, #16]
 80096fe:	b9eb      	cbnz	r3, 800973c <_vfiprintf_r+0x78>
 8009700:	4629      	mov	r1, r5
 8009702:	4630      	mov	r0, r6
 8009704:	f000 f96e 	bl	80099e4 <__swsetup_r>
 8009708:	b1c0      	cbz	r0, 800973c <_vfiprintf_r+0x78>
 800970a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800970c:	07dc      	lsls	r4, r3, #31
 800970e:	d50e      	bpl.n	800972e <_vfiprintf_r+0x6a>
 8009710:	f04f 30ff 	mov.w	r0, #4294967295
 8009714:	b01d      	add	sp, #116	; 0x74
 8009716:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800971a:	4b7b      	ldr	r3, [pc, #492]	; (8009908 <_vfiprintf_r+0x244>)
 800971c:	429d      	cmp	r5, r3
 800971e:	d101      	bne.n	8009724 <_vfiprintf_r+0x60>
 8009720:	68b5      	ldr	r5, [r6, #8]
 8009722:	e7df      	b.n	80096e4 <_vfiprintf_r+0x20>
 8009724:	4b79      	ldr	r3, [pc, #484]	; (800990c <_vfiprintf_r+0x248>)
 8009726:	429d      	cmp	r5, r3
 8009728:	bf08      	it	eq
 800972a:	68f5      	ldreq	r5, [r6, #12]
 800972c:	e7da      	b.n	80096e4 <_vfiprintf_r+0x20>
 800972e:	89ab      	ldrh	r3, [r5, #12]
 8009730:	0598      	lsls	r0, r3, #22
 8009732:	d4ed      	bmi.n	8009710 <_vfiprintf_r+0x4c>
 8009734:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8009736:	f000 fb84 	bl	8009e42 <__retarget_lock_release_recursive>
 800973a:	e7e9      	b.n	8009710 <_vfiprintf_r+0x4c>
 800973c:	2300      	movs	r3, #0
 800973e:	9309      	str	r3, [sp, #36]	; 0x24
 8009740:	2320      	movs	r3, #32
 8009742:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8009746:	f8cd 800c 	str.w	r8, [sp, #12]
 800974a:	2330      	movs	r3, #48	; 0x30
 800974c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8009910 <_vfiprintf_r+0x24c>
 8009750:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8009754:	f04f 0901 	mov.w	r9, #1
 8009758:	4623      	mov	r3, r4
 800975a:	469a      	mov	sl, r3
 800975c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8009760:	b10a      	cbz	r2, 8009766 <_vfiprintf_r+0xa2>
 8009762:	2a25      	cmp	r2, #37	; 0x25
 8009764:	d1f9      	bne.n	800975a <_vfiprintf_r+0x96>
 8009766:	ebba 0b04 	subs.w	fp, sl, r4
 800976a:	d00b      	beq.n	8009784 <_vfiprintf_r+0xc0>
 800976c:	465b      	mov	r3, fp
 800976e:	4622      	mov	r2, r4
 8009770:	4629      	mov	r1, r5
 8009772:	4630      	mov	r0, r6
 8009774:	f7ff ff93 	bl	800969e <__sfputs_r>
 8009778:	3001      	adds	r0, #1
 800977a:	f000 80aa 	beq.w	80098d2 <_vfiprintf_r+0x20e>
 800977e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009780:	445a      	add	r2, fp
 8009782:	9209      	str	r2, [sp, #36]	; 0x24
 8009784:	f89a 3000 	ldrb.w	r3, [sl]
 8009788:	2b00      	cmp	r3, #0
 800978a:	f000 80a2 	beq.w	80098d2 <_vfiprintf_r+0x20e>
 800978e:	2300      	movs	r3, #0
 8009790:	f04f 32ff 	mov.w	r2, #4294967295
 8009794:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009798:	f10a 0a01 	add.w	sl, sl, #1
 800979c:	9304      	str	r3, [sp, #16]
 800979e:	9307      	str	r3, [sp, #28]
 80097a0:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80097a4:	931a      	str	r3, [sp, #104]	; 0x68
 80097a6:	4654      	mov	r4, sl
 80097a8:	2205      	movs	r2, #5
 80097aa:	f814 1b01 	ldrb.w	r1, [r4], #1
 80097ae:	4858      	ldr	r0, [pc, #352]	; (8009910 <_vfiprintf_r+0x24c>)
 80097b0:	f7f6 fd16 	bl	80001e0 <memchr>
 80097b4:	9a04      	ldr	r2, [sp, #16]
 80097b6:	b9d8      	cbnz	r0, 80097f0 <_vfiprintf_r+0x12c>
 80097b8:	06d1      	lsls	r1, r2, #27
 80097ba:	bf44      	itt	mi
 80097bc:	2320      	movmi	r3, #32
 80097be:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80097c2:	0713      	lsls	r3, r2, #28
 80097c4:	bf44      	itt	mi
 80097c6:	232b      	movmi	r3, #43	; 0x2b
 80097c8:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80097cc:	f89a 3000 	ldrb.w	r3, [sl]
 80097d0:	2b2a      	cmp	r3, #42	; 0x2a
 80097d2:	d015      	beq.n	8009800 <_vfiprintf_r+0x13c>
 80097d4:	9a07      	ldr	r2, [sp, #28]
 80097d6:	4654      	mov	r4, sl
 80097d8:	2000      	movs	r0, #0
 80097da:	f04f 0c0a 	mov.w	ip, #10
 80097de:	4621      	mov	r1, r4
 80097e0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80097e4:	3b30      	subs	r3, #48	; 0x30
 80097e6:	2b09      	cmp	r3, #9
 80097e8:	d94e      	bls.n	8009888 <_vfiprintf_r+0x1c4>
 80097ea:	b1b0      	cbz	r0, 800981a <_vfiprintf_r+0x156>
 80097ec:	9207      	str	r2, [sp, #28]
 80097ee:	e014      	b.n	800981a <_vfiprintf_r+0x156>
 80097f0:	eba0 0308 	sub.w	r3, r0, r8
 80097f4:	fa09 f303 	lsl.w	r3, r9, r3
 80097f8:	4313      	orrs	r3, r2
 80097fa:	9304      	str	r3, [sp, #16]
 80097fc:	46a2      	mov	sl, r4
 80097fe:	e7d2      	b.n	80097a6 <_vfiprintf_r+0xe2>
 8009800:	9b03      	ldr	r3, [sp, #12]
 8009802:	1d19      	adds	r1, r3, #4
 8009804:	681b      	ldr	r3, [r3, #0]
 8009806:	9103      	str	r1, [sp, #12]
 8009808:	2b00      	cmp	r3, #0
 800980a:	bfbb      	ittet	lt
 800980c:	425b      	neglt	r3, r3
 800980e:	f042 0202 	orrlt.w	r2, r2, #2
 8009812:	9307      	strge	r3, [sp, #28]
 8009814:	9307      	strlt	r3, [sp, #28]
 8009816:	bfb8      	it	lt
 8009818:	9204      	strlt	r2, [sp, #16]
 800981a:	7823      	ldrb	r3, [r4, #0]
 800981c:	2b2e      	cmp	r3, #46	; 0x2e
 800981e:	d10c      	bne.n	800983a <_vfiprintf_r+0x176>
 8009820:	7863      	ldrb	r3, [r4, #1]
 8009822:	2b2a      	cmp	r3, #42	; 0x2a
 8009824:	d135      	bne.n	8009892 <_vfiprintf_r+0x1ce>
 8009826:	9b03      	ldr	r3, [sp, #12]
 8009828:	1d1a      	adds	r2, r3, #4
 800982a:	681b      	ldr	r3, [r3, #0]
 800982c:	9203      	str	r2, [sp, #12]
 800982e:	2b00      	cmp	r3, #0
 8009830:	bfb8      	it	lt
 8009832:	f04f 33ff 	movlt.w	r3, #4294967295
 8009836:	3402      	adds	r4, #2
 8009838:	9305      	str	r3, [sp, #20]
 800983a:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8009920 <_vfiprintf_r+0x25c>
 800983e:	7821      	ldrb	r1, [r4, #0]
 8009840:	2203      	movs	r2, #3
 8009842:	4650      	mov	r0, sl
 8009844:	f7f6 fccc 	bl	80001e0 <memchr>
 8009848:	b140      	cbz	r0, 800985c <_vfiprintf_r+0x198>
 800984a:	2340      	movs	r3, #64	; 0x40
 800984c:	eba0 000a 	sub.w	r0, r0, sl
 8009850:	fa03 f000 	lsl.w	r0, r3, r0
 8009854:	9b04      	ldr	r3, [sp, #16]
 8009856:	4303      	orrs	r3, r0
 8009858:	3401      	adds	r4, #1
 800985a:	9304      	str	r3, [sp, #16]
 800985c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009860:	482c      	ldr	r0, [pc, #176]	; (8009914 <_vfiprintf_r+0x250>)
 8009862:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8009866:	2206      	movs	r2, #6
 8009868:	f7f6 fcba 	bl	80001e0 <memchr>
 800986c:	2800      	cmp	r0, #0
 800986e:	d03f      	beq.n	80098f0 <_vfiprintf_r+0x22c>
 8009870:	4b29      	ldr	r3, [pc, #164]	; (8009918 <_vfiprintf_r+0x254>)
 8009872:	bb1b      	cbnz	r3, 80098bc <_vfiprintf_r+0x1f8>
 8009874:	9b03      	ldr	r3, [sp, #12]
 8009876:	3307      	adds	r3, #7
 8009878:	f023 0307 	bic.w	r3, r3, #7
 800987c:	3308      	adds	r3, #8
 800987e:	9303      	str	r3, [sp, #12]
 8009880:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009882:	443b      	add	r3, r7
 8009884:	9309      	str	r3, [sp, #36]	; 0x24
 8009886:	e767      	b.n	8009758 <_vfiprintf_r+0x94>
 8009888:	fb0c 3202 	mla	r2, ip, r2, r3
 800988c:	460c      	mov	r4, r1
 800988e:	2001      	movs	r0, #1
 8009890:	e7a5      	b.n	80097de <_vfiprintf_r+0x11a>
 8009892:	2300      	movs	r3, #0
 8009894:	3401      	adds	r4, #1
 8009896:	9305      	str	r3, [sp, #20]
 8009898:	4619      	mov	r1, r3
 800989a:	f04f 0c0a 	mov.w	ip, #10
 800989e:	4620      	mov	r0, r4
 80098a0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80098a4:	3a30      	subs	r2, #48	; 0x30
 80098a6:	2a09      	cmp	r2, #9
 80098a8:	d903      	bls.n	80098b2 <_vfiprintf_r+0x1ee>
 80098aa:	2b00      	cmp	r3, #0
 80098ac:	d0c5      	beq.n	800983a <_vfiprintf_r+0x176>
 80098ae:	9105      	str	r1, [sp, #20]
 80098b0:	e7c3      	b.n	800983a <_vfiprintf_r+0x176>
 80098b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80098b6:	4604      	mov	r4, r0
 80098b8:	2301      	movs	r3, #1
 80098ba:	e7f0      	b.n	800989e <_vfiprintf_r+0x1da>
 80098bc:	ab03      	add	r3, sp, #12
 80098be:	9300      	str	r3, [sp, #0]
 80098c0:	462a      	mov	r2, r5
 80098c2:	4b16      	ldr	r3, [pc, #88]	; (800991c <_vfiprintf_r+0x258>)
 80098c4:	a904      	add	r1, sp, #16
 80098c6:	4630      	mov	r0, r6
 80098c8:	f7fd fe10 	bl	80074ec <_printf_float>
 80098cc:	4607      	mov	r7, r0
 80098ce:	1c78      	adds	r0, r7, #1
 80098d0:	d1d6      	bne.n	8009880 <_vfiprintf_r+0x1bc>
 80098d2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80098d4:	07d9      	lsls	r1, r3, #31
 80098d6:	d405      	bmi.n	80098e4 <_vfiprintf_r+0x220>
 80098d8:	89ab      	ldrh	r3, [r5, #12]
 80098da:	059a      	lsls	r2, r3, #22
 80098dc:	d402      	bmi.n	80098e4 <_vfiprintf_r+0x220>
 80098de:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80098e0:	f000 faaf 	bl	8009e42 <__retarget_lock_release_recursive>
 80098e4:	89ab      	ldrh	r3, [r5, #12]
 80098e6:	065b      	lsls	r3, r3, #25
 80098e8:	f53f af12 	bmi.w	8009710 <_vfiprintf_r+0x4c>
 80098ec:	9809      	ldr	r0, [sp, #36]	; 0x24
 80098ee:	e711      	b.n	8009714 <_vfiprintf_r+0x50>
 80098f0:	ab03      	add	r3, sp, #12
 80098f2:	9300      	str	r3, [sp, #0]
 80098f4:	462a      	mov	r2, r5
 80098f6:	4b09      	ldr	r3, [pc, #36]	; (800991c <_vfiprintf_r+0x258>)
 80098f8:	a904      	add	r1, sp, #16
 80098fa:	4630      	mov	r0, r6
 80098fc:	f7fe f89a 	bl	8007a34 <_printf_i>
 8009900:	e7e4      	b.n	80098cc <_vfiprintf_r+0x208>
 8009902:	bf00      	nop
 8009904:	0800d464 	.word	0x0800d464
 8009908:	0800d484 	.word	0x0800d484
 800990c:	0800d444 	.word	0x0800d444
 8009910:	0800d2ec 	.word	0x0800d2ec
 8009914:	0800d2f6 	.word	0x0800d2f6
 8009918:	080074ed 	.word	0x080074ed
 800991c:	0800969f 	.word	0x0800969f
 8009920:	0800d2f2 	.word	0x0800d2f2

08009924 <__swbuf_r>:
 8009924:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009926:	460e      	mov	r6, r1
 8009928:	4614      	mov	r4, r2
 800992a:	4605      	mov	r5, r0
 800992c:	b118      	cbz	r0, 8009936 <__swbuf_r+0x12>
 800992e:	6983      	ldr	r3, [r0, #24]
 8009930:	b90b      	cbnz	r3, 8009936 <__swbuf_r+0x12>
 8009932:	f000 f9e7 	bl	8009d04 <__sinit>
 8009936:	4b21      	ldr	r3, [pc, #132]	; (80099bc <__swbuf_r+0x98>)
 8009938:	429c      	cmp	r4, r3
 800993a:	d12b      	bne.n	8009994 <__swbuf_r+0x70>
 800993c:	686c      	ldr	r4, [r5, #4]
 800993e:	69a3      	ldr	r3, [r4, #24]
 8009940:	60a3      	str	r3, [r4, #8]
 8009942:	89a3      	ldrh	r3, [r4, #12]
 8009944:	071a      	lsls	r2, r3, #28
 8009946:	d52f      	bpl.n	80099a8 <__swbuf_r+0x84>
 8009948:	6923      	ldr	r3, [r4, #16]
 800994a:	b36b      	cbz	r3, 80099a8 <__swbuf_r+0x84>
 800994c:	6923      	ldr	r3, [r4, #16]
 800994e:	6820      	ldr	r0, [r4, #0]
 8009950:	1ac0      	subs	r0, r0, r3
 8009952:	6963      	ldr	r3, [r4, #20]
 8009954:	b2f6      	uxtb	r6, r6
 8009956:	4283      	cmp	r3, r0
 8009958:	4637      	mov	r7, r6
 800995a:	dc04      	bgt.n	8009966 <__swbuf_r+0x42>
 800995c:	4621      	mov	r1, r4
 800995e:	4628      	mov	r0, r5
 8009960:	f000 f93c 	bl	8009bdc <_fflush_r>
 8009964:	bb30      	cbnz	r0, 80099b4 <__swbuf_r+0x90>
 8009966:	68a3      	ldr	r3, [r4, #8]
 8009968:	3b01      	subs	r3, #1
 800996a:	60a3      	str	r3, [r4, #8]
 800996c:	6823      	ldr	r3, [r4, #0]
 800996e:	1c5a      	adds	r2, r3, #1
 8009970:	6022      	str	r2, [r4, #0]
 8009972:	701e      	strb	r6, [r3, #0]
 8009974:	6963      	ldr	r3, [r4, #20]
 8009976:	3001      	adds	r0, #1
 8009978:	4283      	cmp	r3, r0
 800997a:	d004      	beq.n	8009986 <__swbuf_r+0x62>
 800997c:	89a3      	ldrh	r3, [r4, #12]
 800997e:	07db      	lsls	r3, r3, #31
 8009980:	d506      	bpl.n	8009990 <__swbuf_r+0x6c>
 8009982:	2e0a      	cmp	r6, #10
 8009984:	d104      	bne.n	8009990 <__swbuf_r+0x6c>
 8009986:	4621      	mov	r1, r4
 8009988:	4628      	mov	r0, r5
 800998a:	f000 f927 	bl	8009bdc <_fflush_r>
 800998e:	b988      	cbnz	r0, 80099b4 <__swbuf_r+0x90>
 8009990:	4638      	mov	r0, r7
 8009992:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009994:	4b0a      	ldr	r3, [pc, #40]	; (80099c0 <__swbuf_r+0x9c>)
 8009996:	429c      	cmp	r4, r3
 8009998:	d101      	bne.n	800999e <__swbuf_r+0x7a>
 800999a:	68ac      	ldr	r4, [r5, #8]
 800999c:	e7cf      	b.n	800993e <__swbuf_r+0x1a>
 800999e:	4b09      	ldr	r3, [pc, #36]	; (80099c4 <__swbuf_r+0xa0>)
 80099a0:	429c      	cmp	r4, r3
 80099a2:	bf08      	it	eq
 80099a4:	68ec      	ldreq	r4, [r5, #12]
 80099a6:	e7ca      	b.n	800993e <__swbuf_r+0x1a>
 80099a8:	4621      	mov	r1, r4
 80099aa:	4628      	mov	r0, r5
 80099ac:	f000 f81a 	bl	80099e4 <__swsetup_r>
 80099b0:	2800      	cmp	r0, #0
 80099b2:	d0cb      	beq.n	800994c <__swbuf_r+0x28>
 80099b4:	f04f 37ff 	mov.w	r7, #4294967295
 80099b8:	e7ea      	b.n	8009990 <__swbuf_r+0x6c>
 80099ba:	bf00      	nop
 80099bc:	0800d464 	.word	0x0800d464
 80099c0:	0800d484 	.word	0x0800d484
 80099c4:	0800d444 	.word	0x0800d444

080099c8 <__ascii_wctomb>:
 80099c8:	b149      	cbz	r1, 80099de <__ascii_wctomb+0x16>
 80099ca:	2aff      	cmp	r2, #255	; 0xff
 80099cc:	bf85      	ittet	hi
 80099ce:	238a      	movhi	r3, #138	; 0x8a
 80099d0:	6003      	strhi	r3, [r0, #0]
 80099d2:	700a      	strbls	r2, [r1, #0]
 80099d4:	f04f 30ff 	movhi.w	r0, #4294967295
 80099d8:	bf98      	it	ls
 80099da:	2001      	movls	r0, #1
 80099dc:	4770      	bx	lr
 80099de:	4608      	mov	r0, r1
 80099e0:	4770      	bx	lr
	...

080099e4 <__swsetup_r>:
 80099e4:	4b32      	ldr	r3, [pc, #200]	; (8009ab0 <__swsetup_r+0xcc>)
 80099e6:	b570      	push	{r4, r5, r6, lr}
 80099e8:	681d      	ldr	r5, [r3, #0]
 80099ea:	4606      	mov	r6, r0
 80099ec:	460c      	mov	r4, r1
 80099ee:	b125      	cbz	r5, 80099fa <__swsetup_r+0x16>
 80099f0:	69ab      	ldr	r3, [r5, #24]
 80099f2:	b913      	cbnz	r3, 80099fa <__swsetup_r+0x16>
 80099f4:	4628      	mov	r0, r5
 80099f6:	f000 f985 	bl	8009d04 <__sinit>
 80099fa:	4b2e      	ldr	r3, [pc, #184]	; (8009ab4 <__swsetup_r+0xd0>)
 80099fc:	429c      	cmp	r4, r3
 80099fe:	d10f      	bne.n	8009a20 <__swsetup_r+0x3c>
 8009a00:	686c      	ldr	r4, [r5, #4]
 8009a02:	89a3      	ldrh	r3, [r4, #12]
 8009a04:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009a08:	0719      	lsls	r1, r3, #28
 8009a0a:	d42c      	bmi.n	8009a66 <__swsetup_r+0x82>
 8009a0c:	06dd      	lsls	r5, r3, #27
 8009a0e:	d411      	bmi.n	8009a34 <__swsetup_r+0x50>
 8009a10:	2309      	movs	r3, #9
 8009a12:	6033      	str	r3, [r6, #0]
 8009a14:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8009a18:	81a3      	strh	r3, [r4, #12]
 8009a1a:	f04f 30ff 	mov.w	r0, #4294967295
 8009a1e:	e03e      	b.n	8009a9e <__swsetup_r+0xba>
 8009a20:	4b25      	ldr	r3, [pc, #148]	; (8009ab8 <__swsetup_r+0xd4>)
 8009a22:	429c      	cmp	r4, r3
 8009a24:	d101      	bne.n	8009a2a <__swsetup_r+0x46>
 8009a26:	68ac      	ldr	r4, [r5, #8]
 8009a28:	e7eb      	b.n	8009a02 <__swsetup_r+0x1e>
 8009a2a:	4b24      	ldr	r3, [pc, #144]	; (8009abc <__swsetup_r+0xd8>)
 8009a2c:	429c      	cmp	r4, r3
 8009a2e:	bf08      	it	eq
 8009a30:	68ec      	ldreq	r4, [r5, #12]
 8009a32:	e7e6      	b.n	8009a02 <__swsetup_r+0x1e>
 8009a34:	0758      	lsls	r0, r3, #29
 8009a36:	d512      	bpl.n	8009a5e <__swsetup_r+0x7a>
 8009a38:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009a3a:	b141      	cbz	r1, 8009a4e <__swsetup_r+0x6a>
 8009a3c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009a40:	4299      	cmp	r1, r3
 8009a42:	d002      	beq.n	8009a4a <__swsetup_r+0x66>
 8009a44:	4630      	mov	r0, r6
 8009a46:	f7ff fb6f 	bl	8009128 <_free_r>
 8009a4a:	2300      	movs	r3, #0
 8009a4c:	6363      	str	r3, [r4, #52]	; 0x34
 8009a4e:	89a3      	ldrh	r3, [r4, #12]
 8009a50:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8009a54:	81a3      	strh	r3, [r4, #12]
 8009a56:	2300      	movs	r3, #0
 8009a58:	6063      	str	r3, [r4, #4]
 8009a5a:	6923      	ldr	r3, [r4, #16]
 8009a5c:	6023      	str	r3, [r4, #0]
 8009a5e:	89a3      	ldrh	r3, [r4, #12]
 8009a60:	f043 0308 	orr.w	r3, r3, #8
 8009a64:	81a3      	strh	r3, [r4, #12]
 8009a66:	6923      	ldr	r3, [r4, #16]
 8009a68:	b94b      	cbnz	r3, 8009a7e <__swsetup_r+0x9a>
 8009a6a:	89a3      	ldrh	r3, [r4, #12]
 8009a6c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8009a70:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8009a74:	d003      	beq.n	8009a7e <__swsetup_r+0x9a>
 8009a76:	4621      	mov	r1, r4
 8009a78:	4630      	mov	r0, r6
 8009a7a:	f000 fa07 	bl	8009e8c <__smakebuf_r>
 8009a7e:	89a0      	ldrh	r0, [r4, #12]
 8009a80:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8009a84:	f010 0301 	ands.w	r3, r0, #1
 8009a88:	d00a      	beq.n	8009aa0 <__swsetup_r+0xbc>
 8009a8a:	2300      	movs	r3, #0
 8009a8c:	60a3      	str	r3, [r4, #8]
 8009a8e:	6963      	ldr	r3, [r4, #20]
 8009a90:	425b      	negs	r3, r3
 8009a92:	61a3      	str	r3, [r4, #24]
 8009a94:	6923      	ldr	r3, [r4, #16]
 8009a96:	b943      	cbnz	r3, 8009aaa <__swsetup_r+0xc6>
 8009a98:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8009a9c:	d1ba      	bne.n	8009a14 <__swsetup_r+0x30>
 8009a9e:	bd70      	pop	{r4, r5, r6, pc}
 8009aa0:	0781      	lsls	r1, r0, #30
 8009aa2:	bf58      	it	pl
 8009aa4:	6963      	ldrpl	r3, [r4, #20]
 8009aa6:	60a3      	str	r3, [r4, #8]
 8009aa8:	e7f4      	b.n	8009a94 <__swsetup_r+0xb0>
 8009aaa:	2000      	movs	r0, #0
 8009aac:	e7f7      	b.n	8009a9e <__swsetup_r+0xba>
 8009aae:	bf00      	nop
 8009ab0:	20000014 	.word	0x20000014
 8009ab4:	0800d464 	.word	0x0800d464
 8009ab8:	0800d484 	.word	0x0800d484
 8009abc:	0800d444 	.word	0x0800d444

08009ac0 <abort>:
 8009ac0:	b508      	push	{r3, lr}
 8009ac2:	2006      	movs	r0, #6
 8009ac4:	f000 fa52 	bl	8009f6c <raise>
 8009ac8:	2001      	movs	r0, #1
 8009aca:	f7f8 fc3f 	bl	800234c <_exit>
	...

08009ad0 <__sflush_r>:
 8009ad0:	898a      	ldrh	r2, [r1, #12]
 8009ad2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009ad6:	4605      	mov	r5, r0
 8009ad8:	0710      	lsls	r0, r2, #28
 8009ada:	460c      	mov	r4, r1
 8009adc:	d458      	bmi.n	8009b90 <__sflush_r+0xc0>
 8009ade:	684b      	ldr	r3, [r1, #4]
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	dc05      	bgt.n	8009af0 <__sflush_r+0x20>
 8009ae4:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8009ae6:	2b00      	cmp	r3, #0
 8009ae8:	dc02      	bgt.n	8009af0 <__sflush_r+0x20>
 8009aea:	2000      	movs	r0, #0
 8009aec:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009af0:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009af2:	2e00      	cmp	r6, #0
 8009af4:	d0f9      	beq.n	8009aea <__sflush_r+0x1a>
 8009af6:	2300      	movs	r3, #0
 8009af8:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8009afc:	682f      	ldr	r7, [r5, #0]
 8009afe:	602b      	str	r3, [r5, #0]
 8009b00:	d032      	beq.n	8009b68 <__sflush_r+0x98>
 8009b02:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8009b04:	89a3      	ldrh	r3, [r4, #12]
 8009b06:	075a      	lsls	r2, r3, #29
 8009b08:	d505      	bpl.n	8009b16 <__sflush_r+0x46>
 8009b0a:	6863      	ldr	r3, [r4, #4]
 8009b0c:	1ac0      	subs	r0, r0, r3
 8009b0e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8009b10:	b10b      	cbz	r3, 8009b16 <__sflush_r+0x46>
 8009b12:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8009b14:	1ac0      	subs	r0, r0, r3
 8009b16:	2300      	movs	r3, #0
 8009b18:	4602      	mov	r2, r0
 8009b1a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8009b1c:	6a21      	ldr	r1, [r4, #32]
 8009b1e:	4628      	mov	r0, r5
 8009b20:	47b0      	blx	r6
 8009b22:	1c43      	adds	r3, r0, #1
 8009b24:	89a3      	ldrh	r3, [r4, #12]
 8009b26:	d106      	bne.n	8009b36 <__sflush_r+0x66>
 8009b28:	6829      	ldr	r1, [r5, #0]
 8009b2a:	291d      	cmp	r1, #29
 8009b2c:	d82c      	bhi.n	8009b88 <__sflush_r+0xb8>
 8009b2e:	4a2a      	ldr	r2, [pc, #168]	; (8009bd8 <__sflush_r+0x108>)
 8009b30:	40ca      	lsrs	r2, r1
 8009b32:	07d6      	lsls	r6, r2, #31
 8009b34:	d528      	bpl.n	8009b88 <__sflush_r+0xb8>
 8009b36:	2200      	movs	r2, #0
 8009b38:	6062      	str	r2, [r4, #4]
 8009b3a:	04d9      	lsls	r1, r3, #19
 8009b3c:	6922      	ldr	r2, [r4, #16]
 8009b3e:	6022      	str	r2, [r4, #0]
 8009b40:	d504      	bpl.n	8009b4c <__sflush_r+0x7c>
 8009b42:	1c42      	adds	r2, r0, #1
 8009b44:	d101      	bne.n	8009b4a <__sflush_r+0x7a>
 8009b46:	682b      	ldr	r3, [r5, #0]
 8009b48:	b903      	cbnz	r3, 8009b4c <__sflush_r+0x7c>
 8009b4a:	6560      	str	r0, [r4, #84]	; 0x54
 8009b4c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8009b4e:	602f      	str	r7, [r5, #0]
 8009b50:	2900      	cmp	r1, #0
 8009b52:	d0ca      	beq.n	8009aea <__sflush_r+0x1a>
 8009b54:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8009b58:	4299      	cmp	r1, r3
 8009b5a:	d002      	beq.n	8009b62 <__sflush_r+0x92>
 8009b5c:	4628      	mov	r0, r5
 8009b5e:	f7ff fae3 	bl	8009128 <_free_r>
 8009b62:	2000      	movs	r0, #0
 8009b64:	6360      	str	r0, [r4, #52]	; 0x34
 8009b66:	e7c1      	b.n	8009aec <__sflush_r+0x1c>
 8009b68:	6a21      	ldr	r1, [r4, #32]
 8009b6a:	2301      	movs	r3, #1
 8009b6c:	4628      	mov	r0, r5
 8009b6e:	47b0      	blx	r6
 8009b70:	1c41      	adds	r1, r0, #1
 8009b72:	d1c7      	bne.n	8009b04 <__sflush_r+0x34>
 8009b74:	682b      	ldr	r3, [r5, #0]
 8009b76:	2b00      	cmp	r3, #0
 8009b78:	d0c4      	beq.n	8009b04 <__sflush_r+0x34>
 8009b7a:	2b1d      	cmp	r3, #29
 8009b7c:	d001      	beq.n	8009b82 <__sflush_r+0xb2>
 8009b7e:	2b16      	cmp	r3, #22
 8009b80:	d101      	bne.n	8009b86 <__sflush_r+0xb6>
 8009b82:	602f      	str	r7, [r5, #0]
 8009b84:	e7b1      	b.n	8009aea <__sflush_r+0x1a>
 8009b86:	89a3      	ldrh	r3, [r4, #12]
 8009b88:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009b8c:	81a3      	strh	r3, [r4, #12]
 8009b8e:	e7ad      	b.n	8009aec <__sflush_r+0x1c>
 8009b90:	690f      	ldr	r7, [r1, #16]
 8009b92:	2f00      	cmp	r7, #0
 8009b94:	d0a9      	beq.n	8009aea <__sflush_r+0x1a>
 8009b96:	0793      	lsls	r3, r2, #30
 8009b98:	680e      	ldr	r6, [r1, #0]
 8009b9a:	bf08      	it	eq
 8009b9c:	694b      	ldreq	r3, [r1, #20]
 8009b9e:	600f      	str	r7, [r1, #0]
 8009ba0:	bf18      	it	ne
 8009ba2:	2300      	movne	r3, #0
 8009ba4:	eba6 0807 	sub.w	r8, r6, r7
 8009ba8:	608b      	str	r3, [r1, #8]
 8009baa:	f1b8 0f00 	cmp.w	r8, #0
 8009bae:	dd9c      	ble.n	8009aea <__sflush_r+0x1a>
 8009bb0:	6a21      	ldr	r1, [r4, #32]
 8009bb2:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8009bb4:	4643      	mov	r3, r8
 8009bb6:	463a      	mov	r2, r7
 8009bb8:	4628      	mov	r0, r5
 8009bba:	47b0      	blx	r6
 8009bbc:	2800      	cmp	r0, #0
 8009bbe:	dc06      	bgt.n	8009bce <__sflush_r+0xfe>
 8009bc0:	89a3      	ldrh	r3, [r4, #12]
 8009bc2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8009bc6:	81a3      	strh	r3, [r4, #12]
 8009bc8:	f04f 30ff 	mov.w	r0, #4294967295
 8009bcc:	e78e      	b.n	8009aec <__sflush_r+0x1c>
 8009bce:	4407      	add	r7, r0
 8009bd0:	eba8 0800 	sub.w	r8, r8, r0
 8009bd4:	e7e9      	b.n	8009baa <__sflush_r+0xda>
 8009bd6:	bf00      	nop
 8009bd8:	20400001 	.word	0x20400001

08009bdc <_fflush_r>:
 8009bdc:	b538      	push	{r3, r4, r5, lr}
 8009bde:	690b      	ldr	r3, [r1, #16]
 8009be0:	4605      	mov	r5, r0
 8009be2:	460c      	mov	r4, r1
 8009be4:	b913      	cbnz	r3, 8009bec <_fflush_r+0x10>
 8009be6:	2500      	movs	r5, #0
 8009be8:	4628      	mov	r0, r5
 8009bea:	bd38      	pop	{r3, r4, r5, pc}
 8009bec:	b118      	cbz	r0, 8009bf6 <_fflush_r+0x1a>
 8009bee:	6983      	ldr	r3, [r0, #24]
 8009bf0:	b90b      	cbnz	r3, 8009bf6 <_fflush_r+0x1a>
 8009bf2:	f000 f887 	bl	8009d04 <__sinit>
 8009bf6:	4b14      	ldr	r3, [pc, #80]	; (8009c48 <_fflush_r+0x6c>)
 8009bf8:	429c      	cmp	r4, r3
 8009bfa:	d11b      	bne.n	8009c34 <_fflush_r+0x58>
 8009bfc:	686c      	ldr	r4, [r5, #4]
 8009bfe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009c02:	2b00      	cmp	r3, #0
 8009c04:	d0ef      	beq.n	8009be6 <_fflush_r+0xa>
 8009c06:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8009c08:	07d0      	lsls	r0, r2, #31
 8009c0a:	d404      	bmi.n	8009c16 <_fflush_r+0x3a>
 8009c0c:	0599      	lsls	r1, r3, #22
 8009c0e:	d402      	bmi.n	8009c16 <_fflush_r+0x3a>
 8009c10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c12:	f000 f915 	bl	8009e40 <__retarget_lock_acquire_recursive>
 8009c16:	4628      	mov	r0, r5
 8009c18:	4621      	mov	r1, r4
 8009c1a:	f7ff ff59 	bl	8009ad0 <__sflush_r>
 8009c1e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8009c20:	07da      	lsls	r2, r3, #31
 8009c22:	4605      	mov	r5, r0
 8009c24:	d4e0      	bmi.n	8009be8 <_fflush_r+0xc>
 8009c26:	89a3      	ldrh	r3, [r4, #12]
 8009c28:	059b      	lsls	r3, r3, #22
 8009c2a:	d4dd      	bmi.n	8009be8 <_fflush_r+0xc>
 8009c2c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8009c2e:	f000 f908 	bl	8009e42 <__retarget_lock_release_recursive>
 8009c32:	e7d9      	b.n	8009be8 <_fflush_r+0xc>
 8009c34:	4b05      	ldr	r3, [pc, #20]	; (8009c4c <_fflush_r+0x70>)
 8009c36:	429c      	cmp	r4, r3
 8009c38:	d101      	bne.n	8009c3e <_fflush_r+0x62>
 8009c3a:	68ac      	ldr	r4, [r5, #8]
 8009c3c:	e7df      	b.n	8009bfe <_fflush_r+0x22>
 8009c3e:	4b04      	ldr	r3, [pc, #16]	; (8009c50 <_fflush_r+0x74>)
 8009c40:	429c      	cmp	r4, r3
 8009c42:	bf08      	it	eq
 8009c44:	68ec      	ldreq	r4, [r5, #12]
 8009c46:	e7da      	b.n	8009bfe <_fflush_r+0x22>
 8009c48:	0800d464 	.word	0x0800d464
 8009c4c:	0800d484 	.word	0x0800d484
 8009c50:	0800d444 	.word	0x0800d444

08009c54 <std>:
 8009c54:	2300      	movs	r3, #0
 8009c56:	b510      	push	{r4, lr}
 8009c58:	4604      	mov	r4, r0
 8009c5a:	e9c0 3300 	strd	r3, r3, [r0]
 8009c5e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8009c62:	6083      	str	r3, [r0, #8]
 8009c64:	8181      	strh	r1, [r0, #12]
 8009c66:	6643      	str	r3, [r0, #100]	; 0x64
 8009c68:	81c2      	strh	r2, [r0, #14]
 8009c6a:	6183      	str	r3, [r0, #24]
 8009c6c:	4619      	mov	r1, r3
 8009c6e:	2208      	movs	r2, #8
 8009c70:	305c      	adds	r0, #92	; 0x5c
 8009c72:	f7fd fb93 	bl	800739c <memset>
 8009c76:	4b05      	ldr	r3, [pc, #20]	; (8009c8c <std+0x38>)
 8009c78:	6263      	str	r3, [r4, #36]	; 0x24
 8009c7a:	4b05      	ldr	r3, [pc, #20]	; (8009c90 <std+0x3c>)
 8009c7c:	62a3      	str	r3, [r4, #40]	; 0x28
 8009c7e:	4b05      	ldr	r3, [pc, #20]	; (8009c94 <std+0x40>)
 8009c80:	62e3      	str	r3, [r4, #44]	; 0x2c
 8009c82:	4b05      	ldr	r3, [pc, #20]	; (8009c98 <std+0x44>)
 8009c84:	6224      	str	r4, [r4, #32]
 8009c86:	6323      	str	r3, [r4, #48]	; 0x30
 8009c88:	bd10      	pop	{r4, pc}
 8009c8a:	bf00      	nop
 8009c8c:	08009fa5 	.word	0x08009fa5
 8009c90:	08009fc7 	.word	0x08009fc7
 8009c94:	08009fff 	.word	0x08009fff
 8009c98:	0800a023 	.word	0x0800a023

08009c9c <_cleanup_r>:
 8009c9c:	4901      	ldr	r1, [pc, #4]	; (8009ca4 <_cleanup_r+0x8>)
 8009c9e:	f000 b8af 	b.w	8009e00 <_fwalk_reent>
 8009ca2:	bf00      	nop
 8009ca4:	08009bdd 	.word	0x08009bdd

08009ca8 <__sfmoreglue>:
 8009ca8:	b570      	push	{r4, r5, r6, lr}
 8009caa:	1e4a      	subs	r2, r1, #1
 8009cac:	2568      	movs	r5, #104	; 0x68
 8009cae:	4355      	muls	r5, r2
 8009cb0:	460e      	mov	r6, r1
 8009cb2:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8009cb6:	f7ff fa87 	bl	80091c8 <_malloc_r>
 8009cba:	4604      	mov	r4, r0
 8009cbc:	b140      	cbz	r0, 8009cd0 <__sfmoreglue+0x28>
 8009cbe:	2100      	movs	r1, #0
 8009cc0:	e9c0 1600 	strd	r1, r6, [r0]
 8009cc4:	300c      	adds	r0, #12
 8009cc6:	60a0      	str	r0, [r4, #8]
 8009cc8:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8009ccc:	f7fd fb66 	bl	800739c <memset>
 8009cd0:	4620      	mov	r0, r4
 8009cd2:	bd70      	pop	{r4, r5, r6, pc}

08009cd4 <__sfp_lock_acquire>:
 8009cd4:	4801      	ldr	r0, [pc, #4]	; (8009cdc <__sfp_lock_acquire+0x8>)
 8009cd6:	f000 b8b3 	b.w	8009e40 <__retarget_lock_acquire_recursive>
 8009cda:	bf00      	nop
 8009cdc:	2000057c 	.word	0x2000057c

08009ce0 <__sfp_lock_release>:
 8009ce0:	4801      	ldr	r0, [pc, #4]	; (8009ce8 <__sfp_lock_release+0x8>)
 8009ce2:	f000 b8ae 	b.w	8009e42 <__retarget_lock_release_recursive>
 8009ce6:	bf00      	nop
 8009ce8:	2000057c 	.word	0x2000057c

08009cec <__sinit_lock_acquire>:
 8009cec:	4801      	ldr	r0, [pc, #4]	; (8009cf4 <__sinit_lock_acquire+0x8>)
 8009cee:	f000 b8a7 	b.w	8009e40 <__retarget_lock_acquire_recursive>
 8009cf2:	bf00      	nop
 8009cf4:	20000577 	.word	0x20000577

08009cf8 <__sinit_lock_release>:
 8009cf8:	4801      	ldr	r0, [pc, #4]	; (8009d00 <__sinit_lock_release+0x8>)
 8009cfa:	f000 b8a2 	b.w	8009e42 <__retarget_lock_release_recursive>
 8009cfe:	bf00      	nop
 8009d00:	20000577 	.word	0x20000577

08009d04 <__sinit>:
 8009d04:	b510      	push	{r4, lr}
 8009d06:	4604      	mov	r4, r0
 8009d08:	f7ff fff0 	bl	8009cec <__sinit_lock_acquire>
 8009d0c:	69a3      	ldr	r3, [r4, #24]
 8009d0e:	b11b      	cbz	r3, 8009d18 <__sinit+0x14>
 8009d10:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8009d14:	f7ff bff0 	b.w	8009cf8 <__sinit_lock_release>
 8009d18:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8009d1c:	6523      	str	r3, [r4, #80]	; 0x50
 8009d1e:	4b13      	ldr	r3, [pc, #76]	; (8009d6c <__sinit+0x68>)
 8009d20:	4a13      	ldr	r2, [pc, #76]	; (8009d70 <__sinit+0x6c>)
 8009d22:	681b      	ldr	r3, [r3, #0]
 8009d24:	62a2      	str	r2, [r4, #40]	; 0x28
 8009d26:	42a3      	cmp	r3, r4
 8009d28:	bf04      	itt	eq
 8009d2a:	2301      	moveq	r3, #1
 8009d2c:	61a3      	streq	r3, [r4, #24]
 8009d2e:	4620      	mov	r0, r4
 8009d30:	f000 f820 	bl	8009d74 <__sfp>
 8009d34:	6060      	str	r0, [r4, #4]
 8009d36:	4620      	mov	r0, r4
 8009d38:	f000 f81c 	bl	8009d74 <__sfp>
 8009d3c:	60a0      	str	r0, [r4, #8]
 8009d3e:	4620      	mov	r0, r4
 8009d40:	f000 f818 	bl	8009d74 <__sfp>
 8009d44:	2200      	movs	r2, #0
 8009d46:	60e0      	str	r0, [r4, #12]
 8009d48:	2104      	movs	r1, #4
 8009d4a:	6860      	ldr	r0, [r4, #4]
 8009d4c:	f7ff ff82 	bl	8009c54 <std>
 8009d50:	68a0      	ldr	r0, [r4, #8]
 8009d52:	2201      	movs	r2, #1
 8009d54:	2109      	movs	r1, #9
 8009d56:	f7ff ff7d 	bl	8009c54 <std>
 8009d5a:	68e0      	ldr	r0, [r4, #12]
 8009d5c:	2202      	movs	r2, #2
 8009d5e:	2112      	movs	r1, #18
 8009d60:	f7ff ff78 	bl	8009c54 <std>
 8009d64:	2301      	movs	r3, #1
 8009d66:	61a3      	str	r3, [r4, #24]
 8009d68:	e7d2      	b.n	8009d10 <__sinit+0xc>
 8009d6a:	bf00      	nop
 8009d6c:	0800d0c4 	.word	0x0800d0c4
 8009d70:	08009c9d 	.word	0x08009c9d

08009d74 <__sfp>:
 8009d74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d76:	4607      	mov	r7, r0
 8009d78:	f7ff ffac 	bl	8009cd4 <__sfp_lock_acquire>
 8009d7c:	4b1e      	ldr	r3, [pc, #120]	; (8009df8 <__sfp+0x84>)
 8009d7e:	681e      	ldr	r6, [r3, #0]
 8009d80:	69b3      	ldr	r3, [r6, #24]
 8009d82:	b913      	cbnz	r3, 8009d8a <__sfp+0x16>
 8009d84:	4630      	mov	r0, r6
 8009d86:	f7ff ffbd 	bl	8009d04 <__sinit>
 8009d8a:	3648      	adds	r6, #72	; 0x48
 8009d8c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8009d90:	3b01      	subs	r3, #1
 8009d92:	d503      	bpl.n	8009d9c <__sfp+0x28>
 8009d94:	6833      	ldr	r3, [r6, #0]
 8009d96:	b30b      	cbz	r3, 8009ddc <__sfp+0x68>
 8009d98:	6836      	ldr	r6, [r6, #0]
 8009d9a:	e7f7      	b.n	8009d8c <__sfp+0x18>
 8009d9c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8009da0:	b9d5      	cbnz	r5, 8009dd8 <__sfp+0x64>
 8009da2:	4b16      	ldr	r3, [pc, #88]	; (8009dfc <__sfp+0x88>)
 8009da4:	60e3      	str	r3, [r4, #12]
 8009da6:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8009daa:	6665      	str	r5, [r4, #100]	; 0x64
 8009dac:	f000 f847 	bl	8009e3e <__retarget_lock_init_recursive>
 8009db0:	f7ff ff96 	bl	8009ce0 <__sfp_lock_release>
 8009db4:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8009db8:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8009dbc:	6025      	str	r5, [r4, #0]
 8009dbe:	61a5      	str	r5, [r4, #24]
 8009dc0:	2208      	movs	r2, #8
 8009dc2:	4629      	mov	r1, r5
 8009dc4:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8009dc8:	f7fd fae8 	bl	800739c <memset>
 8009dcc:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8009dd0:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8009dd4:	4620      	mov	r0, r4
 8009dd6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8009dd8:	3468      	adds	r4, #104	; 0x68
 8009dda:	e7d9      	b.n	8009d90 <__sfp+0x1c>
 8009ddc:	2104      	movs	r1, #4
 8009dde:	4638      	mov	r0, r7
 8009de0:	f7ff ff62 	bl	8009ca8 <__sfmoreglue>
 8009de4:	4604      	mov	r4, r0
 8009de6:	6030      	str	r0, [r6, #0]
 8009de8:	2800      	cmp	r0, #0
 8009dea:	d1d5      	bne.n	8009d98 <__sfp+0x24>
 8009dec:	f7ff ff78 	bl	8009ce0 <__sfp_lock_release>
 8009df0:	230c      	movs	r3, #12
 8009df2:	603b      	str	r3, [r7, #0]
 8009df4:	e7ee      	b.n	8009dd4 <__sfp+0x60>
 8009df6:	bf00      	nop
 8009df8:	0800d0c4 	.word	0x0800d0c4
 8009dfc:	ffff0001 	.word	0xffff0001

08009e00 <_fwalk_reent>:
 8009e00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8009e04:	4606      	mov	r6, r0
 8009e06:	4688      	mov	r8, r1
 8009e08:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8009e0c:	2700      	movs	r7, #0
 8009e0e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8009e12:	f1b9 0901 	subs.w	r9, r9, #1
 8009e16:	d505      	bpl.n	8009e24 <_fwalk_reent+0x24>
 8009e18:	6824      	ldr	r4, [r4, #0]
 8009e1a:	2c00      	cmp	r4, #0
 8009e1c:	d1f7      	bne.n	8009e0e <_fwalk_reent+0xe>
 8009e1e:	4638      	mov	r0, r7
 8009e20:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8009e24:	89ab      	ldrh	r3, [r5, #12]
 8009e26:	2b01      	cmp	r3, #1
 8009e28:	d907      	bls.n	8009e3a <_fwalk_reent+0x3a>
 8009e2a:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8009e2e:	3301      	adds	r3, #1
 8009e30:	d003      	beq.n	8009e3a <_fwalk_reent+0x3a>
 8009e32:	4629      	mov	r1, r5
 8009e34:	4630      	mov	r0, r6
 8009e36:	47c0      	blx	r8
 8009e38:	4307      	orrs	r7, r0
 8009e3a:	3568      	adds	r5, #104	; 0x68
 8009e3c:	e7e9      	b.n	8009e12 <_fwalk_reent+0x12>

08009e3e <__retarget_lock_init_recursive>:
 8009e3e:	4770      	bx	lr

08009e40 <__retarget_lock_acquire_recursive>:
 8009e40:	4770      	bx	lr

08009e42 <__retarget_lock_release_recursive>:
 8009e42:	4770      	bx	lr

08009e44 <__swhatbuf_r>:
 8009e44:	b570      	push	{r4, r5, r6, lr}
 8009e46:	460e      	mov	r6, r1
 8009e48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009e4c:	2900      	cmp	r1, #0
 8009e4e:	b096      	sub	sp, #88	; 0x58
 8009e50:	4614      	mov	r4, r2
 8009e52:	461d      	mov	r5, r3
 8009e54:	da07      	bge.n	8009e66 <__swhatbuf_r+0x22>
 8009e56:	2300      	movs	r3, #0
 8009e58:	602b      	str	r3, [r5, #0]
 8009e5a:	89b3      	ldrh	r3, [r6, #12]
 8009e5c:	061a      	lsls	r2, r3, #24
 8009e5e:	d410      	bmi.n	8009e82 <__swhatbuf_r+0x3e>
 8009e60:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8009e64:	e00e      	b.n	8009e84 <__swhatbuf_r+0x40>
 8009e66:	466a      	mov	r2, sp
 8009e68:	f000 f902 	bl	800a070 <_fstat_r>
 8009e6c:	2800      	cmp	r0, #0
 8009e6e:	dbf2      	blt.n	8009e56 <__swhatbuf_r+0x12>
 8009e70:	9a01      	ldr	r2, [sp, #4]
 8009e72:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8009e76:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8009e7a:	425a      	negs	r2, r3
 8009e7c:	415a      	adcs	r2, r3
 8009e7e:	602a      	str	r2, [r5, #0]
 8009e80:	e7ee      	b.n	8009e60 <__swhatbuf_r+0x1c>
 8009e82:	2340      	movs	r3, #64	; 0x40
 8009e84:	2000      	movs	r0, #0
 8009e86:	6023      	str	r3, [r4, #0]
 8009e88:	b016      	add	sp, #88	; 0x58
 8009e8a:	bd70      	pop	{r4, r5, r6, pc}

08009e8c <__smakebuf_r>:
 8009e8c:	898b      	ldrh	r3, [r1, #12]
 8009e8e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8009e90:	079d      	lsls	r5, r3, #30
 8009e92:	4606      	mov	r6, r0
 8009e94:	460c      	mov	r4, r1
 8009e96:	d507      	bpl.n	8009ea8 <__smakebuf_r+0x1c>
 8009e98:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8009e9c:	6023      	str	r3, [r4, #0]
 8009e9e:	6123      	str	r3, [r4, #16]
 8009ea0:	2301      	movs	r3, #1
 8009ea2:	6163      	str	r3, [r4, #20]
 8009ea4:	b002      	add	sp, #8
 8009ea6:	bd70      	pop	{r4, r5, r6, pc}
 8009ea8:	ab01      	add	r3, sp, #4
 8009eaa:	466a      	mov	r2, sp
 8009eac:	f7ff ffca 	bl	8009e44 <__swhatbuf_r>
 8009eb0:	9900      	ldr	r1, [sp, #0]
 8009eb2:	4605      	mov	r5, r0
 8009eb4:	4630      	mov	r0, r6
 8009eb6:	f7ff f987 	bl	80091c8 <_malloc_r>
 8009eba:	b948      	cbnz	r0, 8009ed0 <__smakebuf_r+0x44>
 8009ebc:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8009ec0:	059a      	lsls	r2, r3, #22
 8009ec2:	d4ef      	bmi.n	8009ea4 <__smakebuf_r+0x18>
 8009ec4:	f023 0303 	bic.w	r3, r3, #3
 8009ec8:	f043 0302 	orr.w	r3, r3, #2
 8009ecc:	81a3      	strh	r3, [r4, #12]
 8009ece:	e7e3      	b.n	8009e98 <__smakebuf_r+0xc>
 8009ed0:	4b0d      	ldr	r3, [pc, #52]	; (8009f08 <__smakebuf_r+0x7c>)
 8009ed2:	62b3      	str	r3, [r6, #40]	; 0x28
 8009ed4:	89a3      	ldrh	r3, [r4, #12]
 8009ed6:	6020      	str	r0, [r4, #0]
 8009ed8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009edc:	81a3      	strh	r3, [r4, #12]
 8009ede:	9b00      	ldr	r3, [sp, #0]
 8009ee0:	6163      	str	r3, [r4, #20]
 8009ee2:	9b01      	ldr	r3, [sp, #4]
 8009ee4:	6120      	str	r0, [r4, #16]
 8009ee6:	b15b      	cbz	r3, 8009f00 <__smakebuf_r+0x74>
 8009ee8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009eec:	4630      	mov	r0, r6
 8009eee:	f000 f8d1 	bl	800a094 <_isatty_r>
 8009ef2:	b128      	cbz	r0, 8009f00 <__smakebuf_r+0x74>
 8009ef4:	89a3      	ldrh	r3, [r4, #12]
 8009ef6:	f023 0303 	bic.w	r3, r3, #3
 8009efa:	f043 0301 	orr.w	r3, r3, #1
 8009efe:	81a3      	strh	r3, [r4, #12]
 8009f00:	89a0      	ldrh	r0, [r4, #12]
 8009f02:	4305      	orrs	r5, r0
 8009f04:	81a5      	strh	r5, [r4, #12]
 8009f06:	e7cd      	b.n	8009ea4 <__smakebuf_r+0x18>
 8009f08:	08009c9d 	.word	0x08009c9d

08009f0c <_malloc_usable_size_r>:
 8009f0c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009f10:	1f18      	subs	r0, r3, #4
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	bfbc      	itt	lt
 8009f16:	580b      	ldrlt	r3, [r1, r0]
 8009f18:	18c0      	addlt	r0, r0, r3
 8009f1a:	4770      	bx	lr

08009f1c <_raise_r>:
 8009f1c:	291f      	cmp	r1, #31
 8009f1e:	b538      	push	{r3, r4, r5, lr}
 8009f20:	4604      	mov	r4, r0
 8009f22:	460d      	mov	r5, r1
 8009f24:	d904      	bls.n	8009f30 <_raise_r+0x14>
 8009f26:	2316      	movs	r3, #22
 8009f28:	6003      	str	r3, [r0, #0]
 8009f2a:	f04f 30ff 	mov.w	r0, #4294967295
 8009f2e:	bd38      	pop	{r3, r4, r5, pc}
 8009f30:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009f32:	b112      	cbz	r2, 8009f3a <_raise_r+0x1e>
 8009f34:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009f38:	b94b      	cbnz	r3, 8009f4e <_raise_r+0x32>
 8009f3a:	4620      	mov	r0, r4
 8009f3c:	f000 f830 	bl	8009fa0 <_getpid_r>
 8009f40:	462a      	mov	r2, r5
 8009f42:	4601      	mov	r1, r0
 8009f44:	4620      	mov	r0, r4
 8009f46:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009f4a:	f000 b817 	b.w	8009f7c <_kill_r>
 8009f4e:	2b01      	cmp	r3, #1
 8009f50:	d00a      	beq.n	8009f68 <_raise_r+0x4c>
 8009f52:	1c59      	adds	r1, r3, #1
 8009f54:	d103      	bne.n	8009f5e <_raise_r+0x42>
 8009f56:	2316      	movs	r3, #22
 8009f58:	6003      	str	r3, [r0, #0]
 8009f5a:	2001      	movs	r0, #1
 8009f5c:	e7e7      	b.n	8009f2e <_raise_r+0x12>
 8009f5e:	2400      	movs	r4, #0
 8009f60:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8009f64:	4628      	mov	r0, r5
 8009f66:	4798      	blx	r3
 8009f68:	2000      	movs	r0, #0
 8009f6a:	e7e0      	b.n	8009f2e <_raise_r+0x12>

08009f6c <raise>:
 8009f6c:	4b02      	ldr	r3, [pc, #8]	; (8009f78 <raise+0xc>)
 8009f6e:	4601      	mov	r1, r0
 8009f70:	6818      	ldr	r0, [r3, #0]
 8009f72:	f7ff bfd3 	b.w	8009f1c <_raise_r>
 8009f76:	bf00      	nop
 8009f78:	20000014 	.word	0x20000014

08009f7c <_kill_r>:
 8009f7c:	b538      	push	{r3, r4, r5, lr}
 8009f7e:	4d07      	ldr	r5, [pc, #28]	; (8009f9c <_kill_r+0x20>)
 8009f80:	2300      	movs	r3, #0
 8009f82:	4604      	mov	r4, r0
 8009f84:	4608      	mov	r0, r1
 8009f86:	4611      	mov	r1, r2
 8009f88:	602b      	str	r3, [r5, #0]
 8009f8a:	f7f8 f9cf 	bl	800232c <_kill>
 8009f8e:	1c43      	adds	r3, r0, #1
 8009f90:	d102      	bne.n	8009f98 <_kill_r+0x1c>
 8009f92:	682b      	ldr	r3, [r5, #0]
 8009f94:	b103      	cbz	r3, 8009f98 <_kill_r+0x1c>
 8009f96:	6023      	str	r3, [r4, #0]
 8009f98:	bd38      	pop	{r3, r4, r5, pc}
 8009f9a:	bf00      	nop
 8009f9c:	20000570 	.word	0x20000570

08009fa0 <_getpid_r>:
 8009fa0:	f7f8 b9bc 	b.w	800231c <_getpid>

08009fa4 <__sread>:
 8009fa4:	b510      	push	{r4, lr}
 8009fa6:	460c      	mov	r4, r1
 8009fa8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fac:	f000 f894 	bl	800a0d8 <_read_r>
 8009fb0:	2800      	cmp	r0, #0
 8009fb2:	bfab      	itete	ge
 8009fb4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009fb6:	89a3      	ldrhlt	r3, [r4, #12]
 8009fb8:	181b      	addge	r3, r3, r0
 8009fba:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8009fbe:	bfac      	ite	ge
 8009fc0:	6563      	strge	r3, [r4, #84]	; 0x54
 8009fc2:	81a3      	strhlt	r3, [r4, #12]
 8009fc4:	bd10      	pop	{r4, pc}

08009fc6 <__swrite>:
 8009fc6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009fca:	461f      	mov	r7, r3
 8009fcc:	898b      	ldrh	r3, [r1, #12]
 8009fce:	05db      	lsls	r3, r3, #23
 8009fd0:	4605      	mov	r5, r0
 8009fd2:	460c      	mov	r4, r1
 8009fd4:	4616      	mov	r6, r2
 8009fd6:	d505      	bpl.n	8009fe4 <__swrite+0x1e>
 8009fd8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009fdc:	2302      	movs	r3, #2
 8009fde:	2200      	movs	r2, #0
 8009fe0:	f000 f868 	bl	800a0b4 <_lseek_r>
 8009fe4:	89a3      	ldrh	r3, [r4, #12]
 8009fe6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8009fea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8009fee:	81a3      	strh	r3, [r4, #12]
 8009ff0:	4632      	mov	r2, r6
 8009ff2:	463b      	mov	r3, r7
 8009ff4:	4628      	mov	r0, r5
 8009ff6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8009ffa:	f000 b817 	b.w	800a02c <_write_r>

08009ffe <__sseek>:
 8009ffe:	b510      	push	{r4, lr}
 800a000:	460c      	mov	r4, r1
 800a002:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a006:	f000 f855 	bl	800a0b4 <_lseek_r>
 800a00a:	1c43      	adds	r3, r0, #1
 800a00c:	89a3      	ldrh	r3, [r4, #12]
 800a00e:	bf15      	itete	ne
 800a010:	6560      	strne	r0, [r4, #84]	; 0x54
 800a012:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800a016:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800a01a:	81a3      	strheq	r3, [r4, #12]
 800a01c:	bf18      	it	ne
 800a01e:	81a3      	strhne	r3, [r4, #12]
 800a020:	bd10      	pop	{r4, pc}

0800a022 <__sclose>:
 800a022:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800a026:	f000 b813 	b.w	800a050 <_close_r>
	...

0800a02c <_write_r>:
 800a02c:	b538      	push	{r3, r4, r5, lr}
 800a02e:	4d07      	ldr	r5, [pc, #28]	; (800a04c <_write_r+0x20>)
 800a030:	4604      	mov	r4, r0
 800a032:	4608      	mov	r0, r1
 800a034:	4611      	mov	r1, r2
 800a036:	2200      	movs	r2, #0
 800a038:	602a      	str	r2, [r5, #0]
 800a03a:	461a      	mov	r2, r3
 800a03c:	f7f8 f9ad 	bl	800239a <_write>
 800a040:	1c43      	adds	r3, r0, #1
 800a042:	d102      	bne.n	800a04a <_write_r+0x1e>
 800a044:	682b      	ldr	r3, [r5, #0]
 800a046:	b103      	cbz	r3, 800a04a <_write_r+0x1e>
 800a048:	6023      	str	r3, [r4, #0]
 800a04a:	bd38      	pop	{r3, r4, r5, pc}
 800a04c:	20000570 	.word	0x20000570

0800a050 <_close_r>:
 800a050:	b538      	push	{r3, r4, r5, lr}
 800a052:	4d06      	ldr	r5, [pc, #24]	; (800a06c <_close_r+0x1c>)
 800a054:	2300      	movs	r3, #0
 800a056:	4604      	mov	r4, r0
 800a058:	4608      	mov	r0, r1
 800a05a:	602b      	str	r3, [r5, #0]
 800a05c:	f7f8 f9b9 	bl	80023d2 <_close>
 800a060:	1c43      	adds	r3, r0, #1
 800a062:	d102      	bne.n	800a06a <_close_r+0x1a>
 800a064:	682b      	ldr	r3, [r5, #0]
 800a066:	b103      	cbz	r3, 800a06a <_close_r+0x1a>
 800a068:	6023      	str	r3, [r4, #0]
 800a06a:	bd38      	pop	{r3, r4, r5, pc}
 800a06c:	20000570 	.word	0x20000570

0800a070 <_fstat_r>:
 800a070:	b538      	push	{r3, r4, r5, lr}
 800a072:	4d07      	ldr	r5, [pc, #28]	; (800a090 <_fstat_r+0x20>)
 800a074:	2300      	movs	r3, #0
 800a076:	4604      	mov	r4, r0
 800a078:	4608      	mov	r0, r1
 800a07a:	4611      	mov	r1, r2
 800a07c:	602b      	str	r3, [r5, #0]
 800a07e:	f7f8 f9b4 	bl	80023ea <_fstat>
 800a082:	1c43      	adds	r3, r0, #1
 800a084:	d102      	bne.n	800a08c <_fstat_r+0x1c>
 800a086:	682b      	ldr	r3, [r5, #0]
 800a088:	b103      	cbz	r3, 800a08c <_fstat_r+0x1c>
 800a08a:	6023      	str	r3, [r4, #0]
 800a08c:	bd38      	pop	{r3, r4, r5, pc}
 800a08e:	bf00      	nop
 800a090:	20000570 	.word	0x20000570

0800a094 <_isatty_r>:
 800a094:	b538      	push	{r3, r4, r5, lr}
 800a096:	4d06      	ldr	r5, [pc, #24]	; (800a0b0 <_isatty_r+0x1c>)
 800a098:	2300      	movs	r3, #0
 800a09a:	4604      	mov	r4, r0
 800a09c:	4608      	mov	r0, r1
 800a09e:	602b      	str	r3, [r5, #0]
 800a0a0:	f7f8 f9b3 	bl	800240a <_isatty>
 800a0a4:	1c43      	adds	r3, r0, #1
 800a0a6:	d102      	bne.n	800a0ae <_isatty_r+0x1a>
 800a0a8:	682b      	ldr	r3, [r5, #0]
 800a0aa:	b103      	cbz	r3, 800a0ae <_isatty_r+0x1a>
 800a0ac:	6023      	str	r3, [r4, #0]
 800a0ae:	bd38      	pop	{r3, r4, r5, pc}
 800a0b0:	20000570 	.word	0x20000570

0800a0b4 <_lseek_r>:
 800a0b4:	b538      	push	{r3, r4, r5, lr}
 800a0b6:	4d07      	ldr	r5, [pc, #28]	; (800a0d4 <_lseek_r+0x20>)
 800a0b8:	4604      	mov	r4, r0
 800a0ba:	4608      	mov	r0, r1
 800a0bc:	4611      	mov	r1, r2
 800a0be:	2200      	movs	r2, #0
 800a0c0:	602a      	str	r2, [r5, #0]
 800a0c2:	461a      	mov	r2, r3
 800a0c4:	f7f8 f9ac 	bl	8002420 <_lseek>
 800a0c8:	1c43      	adds	r3, r0, #1
 800a0ca:	d102      	bne.n	800a0d2 <_lseek_r+0x1e>
 800a0cc:	682b      	ldr	r3, [r5, #0]
 800a0ce:	b103      	cbz	r3, 800a0d2 <_lseek_r+0x1e>
 800a0d0:	6023      	str	r3, [r4, #0]
 800a0d2:	bd38      	pop	{r3, r4, r5, pc}
 800a0d4:	20000570 	.word	0x20000570

0800a0d8 <_read_r>:
 800a0d8:	b538      	push	{r3, r4, r5, lr}
 800a0da:	4d07      	ldr	r5, [pc, #28]	; (800a0f8 <_read_r+0x20>)
 800a0dc:	4604      	mov	r4, r0
 800a0de:	4608      	mov	r0, r1
 800a0e0:	4611      	mov	r1, r2
 800a0e2:	2200      	movs	r2, #0
 800a0e4:	602a      	str	r2, [r5, #0]
 800a0e6:	461a      	mov	r2, r3
 800a0e8:	f7f8 f93a 	bl	8002360 <_read>
 800a0ec:	1c43      	adds	r3, r0, #1
 800a0ee:	d102      	bne.n	800a0f6 <_read_r+0x1e>
 800a0f0:	682b      	ldr	r3, [r5, #0]
 800a0f2:	b103      	cbz	r3, 800a0f6 <_read_r+0x1e>
 800a0f4:	6023      	str	r3, [r4, #0]
 800a0f6:	bd38      	pop	{r3, r4, r5, pc}
 800a0f8:	20000570 	.word	0x20000570

0800a0fc <_init>:
 800a0fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a0fe:	bf00      	nop
 800a100:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a102:	bc08      	pop	{r3}
 800a104:	469e      	mov	lr, r3
 800a106:	4770      	bx	lr

0800a108 <_fini>:
 800a108:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a10a:	bf00      	nop
 800a10c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800a10e:	bc08      	pop	{r3}
 800a110:	469e      	mov	lr, r3
 800a112:	4770      	bx	lr
