0.6
2019.2
Nov  6 2019
21:57:16
D:/GradeFour/FPGA-1/project/3layerCNN/provivado/provivado.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/GradeFour/FPGA-1/project/3layerCNN/provivado/provivado.srcs/sources_1/ip/FCROM/sim/FCROM.v,1610027539,verilog,,D:/GradeFour/FPGA-1/project/3layerCNN/srcs/main.v,,FCROM,,,,,,,,
D:/GradeFour/FPGA-1/project/3layerCNN/provivado/provivado.srcs/sources_1/ip/IFRAM/sim/IFRAM.v,1610018565,verilog,,D:/GradeFour/FPGA-1/project/3layerCNN/provivado/provivado.srcs/sources_1/ip/FCROM/sim/FCROM.v,,IFRAM,,,,,,,,
D:/GradeFour/FPGA-1/project/3layerCNN/srcs/defines.v,1610020320,verilog,,,,,,,,,,,,
D:/GradeFour/FPGA-1/project/3layerCNN/srcs/main.v,1610030851,verilog,,D:/GradeFour/FPGA-1/project/3layerCNN/srcs/testbench.v,D:/GradeFour/FPGA-1/project/3layerCNN/srcs/defines.v,main,,,,,,,,
D:/GradeFour/FPGA-1/project/3layerCNN/srcs/testbench.v,1610024226,verilog,,,,testbench,,,,,,,,
