

================================================================
== Vitis HLS Report for 'dpu_keygen_Pipeline_VITIS_LOOP_54_7'
================================================================
* Date:           Thu Dec 29 12:27:04 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.756 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_54_7  |      256|      256|         1|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i_4 = alloca i32 1"   --->   Operation 4 'alloca' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%empty = alloca i32 1"   --->   Operation 5 'alloca' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%this_pMem_load_read = read i8192 @_ssdm_op_Read.ap_auto.i8192, i8192 %this_pMem_load"   --->   Operation 6 'read' 'this_pMem_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.46ns)   --->   "%store_ln0 = store i8192 %this_pMem_load_read, i8192 %empty"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln0 = store i9 0, i9 %i_4"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc98.i"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.75>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i = load i9 %i_4" [HLS_Final_vitis_src/dpu.cpp:54]   --->   Operation 10 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.73ns)   --->   "%icmp_ln54 = icmp_eq  i9 %i, i9 256" [HLS_Final_vitis_src/dpu.cpp:54]   --->   Operation 12 'icmp' 'icmp_ln54' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 13 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.90ns)   --->   "%add_ln54 = add i9 %i, i9 1" [HLS_Final_vitis_src/dpu.cpp:54]   --->   Operation 14 'add' 'add_ln54' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln54 = br i1 %icmp_ln54, void %for.inc98.i.split, void %VITIS_LOOP_55_8.i.exitStub" [HLS_Final_vitis_src/dpu.cpp:54]   --->   Operation 15 'br' 'br_ln54' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%p_load = load i8192 %empty" [HLS_Final_vitis_src/dpu.cpp:54]   --->   Operation 16 'load' 'p_load' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%specloopname_ln54 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [HLS_Final_vitis_src/dpu.cpp:54]   --->   Operation 17 'specloopname' 'specloopname_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln54 = trunc i9 %i" [HLS_Final_vitis_src/dpu.cpp:54]   --->   Operation 18 'trunc' 'trunc_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %trunc_ln54, i5 0" [HLS_Final_vitis_src/dpu.cpp:54]   --->   Operation 19 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln54 = zext i13 %shl_ln" [HLS_Final_vitis_src/dpu.cpp:54]   --->   Operation 20 'zext' 'zext_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node or_ln54)   --->   "%shl_ln54 = shl i8192 4294967295, i8192 %zext_ln54" [HLS_Final_vitis_src/dpu.cpp:54]   --->   Operation 21 'shl' 'shl_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.29> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node or_ln54)   --->   "%xor_ln54 = xor i8192 %shl_ln54, i8192 1090748135619415929462984244733782862448264161996232692431832786189721331849119295216264234525201987223957291796157025273109870820177184063610979765077554799078906298842192989538609825228048205159696851613591638196771886542609324560121290553901886301017900252535799917200010079600026535836800905297805880952350501630195475653911005312364560014847426035293551245843928918752768696279344088055617515694349945406677825140814900616105920256438504578013326493565836047242407382442812245131517757519164899226365743722432277368075027627883045206501792761700945699168497257879683851737049996900961120515655050115561271491492515342105748966629547032786321505730828430221664970324396138635251626409516168005427623435996308921691446181187406395310665404885739434832877428167407495370993511868756359970390117021823616749458620969857006263612082706715408157066575137281027022310927564910276759160520878304632411049364568754920967322982459184763427383790272448438018526977764941072715611580434690827459339991961414242741410599117426060556483763756314527611362658628383368621157993638020878537675545336789915694234433955666315070087213535470255670312004130725495834508357439653828936077080978550578912967907352780054935621561090795845172954115972927479877527738560008204118558930004777748727761853813510493840581861598652211605960308356405941821189714037868726219481498727603653616298856174822413033485438785324024751419417183012281078209729303537372804574372095228703622776363945290869806258422355148507571039619387449629866808188769662815778153079393179093143648340761738581819563002994422790754955061288818308430079648693232179158765918035565216157115402992120276155607873107937477466841528362987708699450152031231862594203085693838944657061346236704234026821102958954951197087076546186622796294536451620756509351018906023773821539532776208676978589731966330308893304665169436185078350641568336944530051437491311298834367265238595404904273455928723949525227184617404367854754610474377019768025576605881038077270707717942221977090385438585844095492116099852538903974655703943973086090930596963360767529964938414598185705963754561497355827813623833288906309004288017321424808663962671333528009232758350873059614118723781422101460198615747386855096896089189180441339558524822867541113212638793675567650340362970031930023397828465318547238244232028015189689660418822976000815437610652254270163595650875433851147123214227266605403581781469090806576468950587661997186505665475715792895" [HLS_Final_vitis_src/dpu.cpp:54]   --->   Operation 22 'xor' 'xor_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node or_ln54)   --->   "%and_ln54 = and i8192 %p_load, i8192 %xor_ln54" [HLS_Final_vitis_src/dpu.cpp:54]   --->   Operation 23 'and' 'and_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node or_ln54)   --->   "%shl_ln54_1 = shl i8192 41978, i8192 %zext_ln54" [HLS_Final_vitis_src/dpu.cpp:54]   --->   Operation 24 'shl' 'shl_ln54_1' <Predicate = (!icmp_ln54)> <Delay = 0.00> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.29ns) (out node of the LUT)   --->   "%or_ln54 = or i8192 %and_ln54, i8192 %shl_ln54_1" [HLS_Final_vitis_src/dpu.cpp:54]   --->   Operation 25 'or' 'or_ln54' <Predicate = (!icmp_ln54)> <Delay = 1.29> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.37> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.46ns)   --->   "%store_ln54 = store i8192 %or_ln54, i8192 %empty" [HLS_Final_vitis_src/dpu.cpp:54]   --->   Operation 26 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.46>
ST_2 : Operation 27 [1/1] (0.46ns)   --->   "%store_ln54 = store i9 %add_ln54, i9 %i_4" [HLS_Final_vitis_src/dpu.cpp:54]   --->   Operation 27 'store' 'store_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.46>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln54 = br void %for.inc98.i" [HLS_Final_vitis_src/dpu.cpp:54]   --->   Operation 28 'br' 'br_ln54' <Predicate = (!icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%p_load2 = load i8192 %empty"   --->   Operation 29 'load' 'p_load2' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i8192P0A, i8192 %p_out, i8192 %p_load2"   --->   Operation 30 'write' 'write_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 31 'ret' 'ret_ln0' <Predicate = (icmp_ln54)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ this_pMem_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i_4                   (alloca           ) [ 011]
empty                 (alloca           ) [ 011]
this_pMem_load_read   (read             ) [ 000]
store_ln0             (store            ) [ 000]
store_ln0             (store            ) [ 000]
br_ln0                (br               ) [ 000]
i                     (load             ) [ 000]
specpipeline_ln0      (specpipeline     ) [ 000]
icmp_ln54             (icmp             ) [ 011]
speclooptripcount_ln0 (speclooptripcount) [ 000]
add_ln54              (add              ) [ 000]
br_ln54               (br               ) [ 000]
p_load                (load             ) [ 000]
specloopname_ln54     (specloopname     ) [ 000]
trunc_ln54            (trunc            ) [ 000]
shl_ln                (bitconcatenate   ) [ 000]
zext_ln54             (zext             ) [ 000]
shl_ln54              (shl              ) [ 000]
xor_ln54              (xor              ) [ 000]
and_ln54              (and              ) [ 000]
shl_ln54_1            (shl              ) [ 000]
or_ln54               (or               ) [ 000]
store_ln54            (store            ) [ 000]
store_ln54            (store            ) [ 000]
br_ln54               (br               ) [ 000]
p_load2               (load             ) [ 000]
write_ln0             (write            ) [ 000]
ret_ln0               (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="this_pMem_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="this_pMem_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8192"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i13.i8.i5"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i8192P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_4_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="empty_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="1" slack="0"/>
<pin id="48" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="this_pMem_load_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="8192" slack="0"/>
<pin id="52" dir="0" index="1" bw="8192" slack="0"/>
<pin id="53" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="this_pMem_load_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="write_ln0_write_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="0" slack="0"/>
<pin id="58" dir="0" index="1" bw="8192" slack="0"/>
<pin id="59" dir="0" index="2" bw="8192" slack="0"/>
<pin id="60" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="63" class="1004" name="store_ln0_store_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="8192" slack="0"/>
<pin id="65" dir="0" index="1" bw="8192" slack="0"/>
<pin id="66" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="store_ln0_store_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="0" index="1" bw="9" slack="0"/>
<pin id="71" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="73" class="1004" name="i_load_fu_73">
<pin_list>
<pin id="74" dir="0" index="0" bw="9" slack="1"/>
<pin id="75" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="icmp_ln54_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="9" slack="0"/>
<pin id="78" dir="0" index="1" bw="9" slack="0"/>
<pin id="79" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln54/2 "/>
</bind>
</comp>

<comp id="82" class="1004" name="add_ln54_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="9" slack="0"/>
<pin id="84" dir="0" index="1" bw="1" slack="0"/>
<pin id="85" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln54/2 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_load_load_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="8192" slack="1"/>
<pin id="90" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="trunc_ln54_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="9" slack="0"/>
<pin id="93" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln54/2 "/>
</bind>
</comp>

<comp id="95" class="1004" name="shl_ln_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="13" slack="0"/>
<pin id="97" dir="0" index="1" bw="8" slack="0"/>
<pin id="98" dir="0" index="2" bw="1" slack="0"/>
<pin id="99" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="zext_ln54_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="13" slack="0"/>
<pin id="105" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln54/2 "/>
</bind>
</comp>

<comp id="107" class="1004" name="shl_ln54_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="33" slack="0"/>
<pin id="109" dir="0" index="1" bw="13" slack="0"/>
<pin id="110" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln54/2 "/>
</bind>
</comp>

<comp id="113" class="1004" name="xor_ln54_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="8192" slack="0"/>
<pin id="115" dir="0" index="1" bw="1" slack="0"/>
<pin id="116" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln54/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="and_ln54_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="8192" slack="0"/>
<pin id="121" dir="0" index="1" bw="8192" slack="0"/>
<pin id="122" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln54/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="shl_ln54_1_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="17" slack="0"/>
<pin id="127" dir="0" index="1" bw="13" slack="0"/>
<pin id="128" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="shl_ln54_1/2 "/>
</bind>
</comp>

<comp id="131" class="1004" name="or_ln54_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="8192" slack="0"/>
<pin id="133" dir="0" index="1" bw="8192" slack="0"/>
<pin id="134" dir="1" index="2" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln54/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="store_ln54_store_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8192" slack="0"/>
<pin id="139" dir="0" index="1" bw="8192" slack="1"/>
<pin id="140" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/2 "/>
</bind>
</comp>

<comp id="142" class="1004" name="store_ln54_store_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="9" slack="0"/>
<pin id="144" dir="0" index="1" bw="9" slack="1"/>
<pin id="145" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln54/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="p_load2_load_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="8192" slack="1"/>
<pin id="149" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_load2/2 "/>
</bind>
</comp>

<comp id="151" class="1005" name="i_4_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="9" slack="0"/>
<pin id="153" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_4 "/>
</bind>
</comp>

<comp id="158" class="1005" name="empty_reg_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="8192" slack="0"/>
<pin id="160" dir="1" index="1" bw="8192" slack="0"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="4" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="49"><net_src comp="4" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="54"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="40" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="67"><net_src comp="50" pin="2"/><net_sink comp="63" pin=0"/></net>

<net id="72"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="80"><net_src comp="73" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="18" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="73" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="24" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="94"><net_src comp="73" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="100"><net_src comp="30" pin="0"/><net_sink comp="95" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="102"><net_src comp="32" pin="0"/><net_sink comp="95" pin=2"/></net>

<net id="106"><net_src comp="95" pin="3"/><net_sink comp="103" pin=0"/></net>

<net id="111"><net_src comp="34" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="112"><net_src comp="103" pin="1"/><net_sink comp="107" pin=1"/></net>

<net id="117"><net_src comp="107" pin="2"/><net_sink comp="113" pin=0"/></net>

<net id="118"><net_src comp="36" pin="0"/><net_sink comp="113" pin=1"/></net>

<net id="123"><net_src comp="88" pin="1"/><net_sink comp="119" pin=0"/></net>

<net id="124"><net_src comp="113" pin="2"/><net_sink comp="119" pin=1"/></net>

<net id="129"><net_src comp="38" pin="0"/><net_sink comp="125" pin=0"/></net>

<net id="130"><net_src comp="103" pin="1"/><net_sink comp="125" pin=1"/></net>

<net id="135"><net_src comp="119" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="136"><net_src comp="125" pin="2"/><net_sink comp="131" pin=1"/></net>

<net id="141"><net_src comp="131" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="146"><net_src comp="82" pin="2"/><net_sink comp="142" pin=0"/></net>

<net id="150"><net_src comp="147" pin="1"/><net_sink comp="56" pin=2"/></net>

<net id="154"><net_src comp="42" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="156"><net_src comp="151" pin="1"/><net_sink comp="73" pin=0"/></net>

<net id="157"><net_src comp="151" pin="1"/><net_sink comp="142" pin=1"/></net>

<net id="161"><net_src comp="46" pin="1"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="63" pin=1"/></net>

<net id="163"><net_src comp="158" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="164"><net_src comp="158" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="165"><net_src comp="158" pin="1"/><net_sink comp="147" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_out | {2 }
 - Input state : 
	Port: dpu_keygen_Pipeline_VITIS_LOOP_54_7 : this_pMem_load | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln54 : 1
		add_ln54 : 1
		br_ln54 : 2
		trunc_ln54 : 1
		shl_ln : 2
		zext_ln54 : 3
		shl_ln54 : 4
		xor_ln54 : 5
		and_ln54 : 5
		shl_ln54_1 : 4
		or_ln54 : 5
		store_ln54 : 5
		store_ln54 : 2
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------------|---------|---------|
| Operation|         Functional Unit        |    FF   |   LUT   |
|----------|--------------------------------|---------|---------|
|    xor   |         xor_ln54_fu_113        |    0    |   4096  |
|----------|--------------------------------|---------|---------|
|    and   |         and_ln54_fu_119        |    0    |   4096  |
|----------|--------------------------------|---------|---------|
|    or    |         or_ln54_fu_131         |    0    |   4096  |
|----------|--------------------------------|---------|---------|
|    shl   |         shl_ln54_fu_107        |    0    |   104   |
|          |        shl_ln54_1_fu_125       |    0    |    39   |
|----------|--------------------------------|---------|---------|
|    add   |         add_ln54_fu_82         |    0    |    16   |
|----------|--------------------------------|---------|---------|
|   icmp   |         icmp_ln54_fu_76        |    0    |    11   |
|----------|--------------------------------|---------|---------|
|   read   | this_pMem_load_read_read_fu_50 |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   write  |      write_ln0_write_fu_56     |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   trunc  |        trunc_ln54_fu_91        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|bitconcatenate|          shl_ln_fu_95          |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   zext   |        zext_ln54_fu_103        |    0    |    0    |
|----------|--------------------------------|---------|---------|
|   Total  |                                |    0    |  12458  |
|----------|--------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------+--------+
|             |   FF   |
+-------------+--------+
|empty_reg_158|  8192  |
| i_4_reg_151 |    9   |
+-------------+--------+
|    Total    |  8201  |
+-------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  12458 |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  8201  |    -   |
+-----------+--------+--------+
|   Total   |  8201  |  12458 |
+-----------+--------+--------+
