Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5df790ba734f404a9bb86d9b5b3c0020 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot Upsampling_Bayes_tb_behav xil_defaultlib.Upsampling_Bayes_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's00_axis_tstrb' is not connected on this instance [E:/Code/4K-Upsampling-System-on-Zynq/src/verilog/upsampling/Upsampling_Bayes_tb.v:84]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Upsampling_Bayes_S00_AXIS_defaul...
Compiling module xil_defaultlib.Upsampling_Bayes_M00_AXIS_defaul...
Compiling module xil_defaultlib.AXIS_to_pixel_buffer
Compiling module xil_defaultlib.Super_Res
Compiling module xil_defaultlib.Upsampling_Bayes
Compiling module xil_defaultlib.Upsampling_Bayes_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot Upsampling_Bayes_tb_behav
