{'CountEq0': {'CDeps': [],
              'CLines': [],
              'Clocked': False,
              'DDeps': [['Counter']],
              'DLines': ['393:D'],
              'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f4133f56550>]},
 'Counter': {'CDeps': [[[], [], ['Reset'], [], ['CountEq0']],
                       [[], [], ['Reset'], [], ['CountEq0']],
                       [[], [], ['Reset']]],
             'CLines': [[None, None, '366:C', None, '370:C'],
                        [None, None, '366:C', None, '370:C'],
                        [None, None, '366:C']],
             'Clocked': True,
             'DDeps': [['CounterPreset'], ['Counter'], []],
             'DLines': ['372:D', '375:D', '367:D'],
             'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f63990>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f63d10>,
                             <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f63450>]},
 'CounterPreset': {'CDeps': [],
                   'CLines': [],
                   'Clocked': False,
                   'DDeps': [['TempDivider']],
                   'DLines': ['360:D'],
                   'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f4133f5ee90>]},
 'Mdc': {'CDeps': [[[], [], ['Reset']],
                   [[], [], ['Reset'], [], ['CountEq0']]],
         'CLines': [[None, None, '383:C'],
                    [None, None, '383:C', None, '387:C']],
         'Clocked': True,
         'DDeps': [[], ['Mdc']],
         'DLines': ['384:D', '388:D'],
         'Expressions': [<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f56090>,
                         <pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f4133f563d0>]},
 'MdcEn': {'CDeps': [],
           'CLines': [],
           'Clocked': False,
           'DDeps': [['CountEq0', 'Mdc']],
           'DLines': ['394:D'],
           'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f4133f56750>]},
 'MdcEn_n': {'CDeps': [],
             'CLines': [],
             'Clocked': False,
             'DDeps': [['CountEq0', 'Mdc']],
             'DLines': ['395:D'],
             'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f4133f56910>]},
 'TempDivider': {'CDeps': [],
                 'CLines': [],
                 'Clocked': False,
                 'DDeps': [['Divider', 'Divider']],
                 'DLines': ['359:D'],
                 'Expressions': [<pyverilog.vparser.ast.Assign object at 0x7f4133f5ea90>]}}
