// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
// Version: 2020.2
// Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module svd_top123_calc_angle_float_float_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ap_ce,
        A_0,
        A_1,
        ap_return_0,
        ap_return_1
);

parameter    ap_ST_fsm_pp0_stage0 = 4'd1;
parameter    ap_ST_fsm_pp0_stage1 = 4'd2;
parameter    ap_ST_fsm_pp0_stage2 = 4'd4;
parameter    ap_ST_fsm_pp0_stage3 = 4'd8;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   ap_ce;
input  [31:0] A_0;
input  [31:0] A_1;
output  [31:0] ap_return_0;
output  [31:0] ap_return_1;

reg ap_done;
reg ap_idle;
reg ap_ready;

(* fsm_encoding = "none" *) reg   [3:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_enable_reg_pp0_iter7;
reg    ap_enable_reg_pp0_iter8;
reg    ap_enable_reg_pp0_iter9;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state8_pp0_stage3_iter1;
wire    ap_block_state12_pp0_stage3_iter2;
wire    ap_block_state16_pp0_stage3_iter3;
wire    ap_block_state20_pp0_stage3_iter4;
wire    ap_block_state24_pp0_stage3_iter5;
wire    ap_block_state28_pp0_stage3_iter6;
wire    ap_block_state32_pp0_stage3_iter7;
wire    ap_block_state36_pp0_stage3_iter8;
wire    ap_block_pp0_stage3_11001;
reg   [31:0] tanThetaAdiv2_2_reg_48;
reg   [31:0] tanThetaAdiv2_2_reg_48_pp0_iter7_reg;
reg   [31:0] tanThetaAdiv2_2_reg_48_pp0_iter8_reg;
wire   [31:0] grp_fu_82_p2;
reg   [31:0] reg_111;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state5_pp0_stage0_iter1;
wire    ap_block_state9_pp0_stage0_iter2;
wire    ap_block_state13_pp0_stage0_iter3;
wire    ap_block_state17_pp0_stage0_iter4;
wire    ap_block_state21_pp0_stage0_iter5;
wire    ap_block_state25_pp0_stage0_iter6;
wire    ap_block_state29_pp0_stage0_iter7;
wire    ap_block_state33_pp0_stage0_iter8;
wire    ap_block_state37_pp0_stage0_iter9;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] or_ln106_reg_290;
reg   [0:0] or_ln106_reg_290_pp0_iter4_reg;
reg   [0:0] or_ln106_1_reg_301;
reg   [0:0] or_ln106_1_reg_301_pp0_iter4_reg;
reg   [0:0] p_Result_4_reg_344;
wire   [31:0] grp_fu_100_p2;
reg   [31:0] reg_117;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state7_pp0_stage2_iter1;
wire    ap_block_state11_pp0_stage2_iter2;
wire    ap_block_state15_pp0_stage2_iter3;
wire    ap_block_state19_pp0_stage2_iter4;
wire    ap_block_state23_pp0_stage2_iter5;
wire    ap_block_state27_pp0_stage2_iter6;
wire    ap_block_state31_pp0_stage2_iter7;
wire    ap_block_state35_pp0_stage2_iter8;
wire    ap_block_state39_pp0_stage2_iter9;
wire    ap_block_pp0_stage2_11001;
reg   [0:0] or_ln106_reg_290_pp0_iter6_reg;
reg   [0:0] or_ln106_1_reg_301_pp0_iter6_reg;
reg   [0:0] p_Result_4_reg_344_pp0_iter6_reg;
wire   [0:0] or_ln106_fu_177_p2;
reg   [0:0] or_ln106_reg_290_pp0_iter1_reg;
reg   [0:0] or_ln106_reg_290_pp0_iter2_reg;
reg   [0:0] or_ln106_reg_290_pp0_iter3_reg;
reg   [0:0] or_ln106_reg_290_pp0_iter5_reg;
reg   [0:0] or_ln106_reg_290_pp0_iter7_reg;
reg   [0:0] or_ln106_reg_290_pp0_iter8_reg;
reg   [0:0] or_ln106_reg_290_pp0_iter9_reg;
reg   [0:0] p_Result_s_reg_294;
reg   [0:0] p_Result_s_reg_294_pp0_iter1_reg;
reg   [0:0] p_Result_s_reg_294_pp0_iter2_reg;
reg   [0:0] p_Result_s_reg_294_pp0_iter3_reg;
reg   [0:0] p_Result_s_reg_294_pp0_iter4_reg;
reg   [0:0] p_Result_s_reg_294_pp0_iter5_reg;
reg   [0:0] p_Result_s_reg_294_pp0_iter6_reg;
reg   [0:0] p_Result_s_reg_294_pp0_iter7_reg;
reg   [0:0] p_Result_s_reg_294_pp0_iter8_reg;
reg   [0:0] p_Result_s_reg_294_pp0_iter9_reg;
wire   [0:0] or_ln106_1_fu_209_p2;
reg   [0:0] or_ln106_1_reg_301_pp0_iter1_reg;
reg   [0:0] or_ln106_1_reg_301_pp0_iter2_reg;
reg   [0:0] or_ln106_1_reg_301_pp0_iter3_reg;
reg   [0:0] or_ln106_1_reg_301_pp0_iter5_reg;
reg   [0:0] or_ln106_1_reg_301_pp0_iter7_reg;
reg   [0:0] or_ln106_1_reg_301_pp0_iter8_reg;
reg   [0:0] or_ln106_1_reg_301_pp0_iter9_reg;
reg   [0:0] p_Result_2_reg_305;
reg   [0:0] p_Result_2_reg_305_pp0_iter1_reg;
reg   [0:0] p_Result_2_reg_305_pp0_iter2_reg;
reg   [0:0] p_Result_2_reg_305_pp0_iter3_reg;
reg   [0:0] p_Result_2_reg_305_pp0_iter4_reg;
reg   [0:0] p_Result_2_reg_305_pp0_iter5_reg;
reg   [0:0] p_Result_2_reg_305_pp0_iter6_reg;
reg   [0:0] p_Result_2_reg_305_pp0_iter7_reg;
reg   [0:0] p_Result_2_reg_305_pp0_iter8_reg;
reg   [0:0] p_Result_2_reg_305_pp0_iter9_reg;
reg   [31:0] tanThetaA_reg_310;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state6_pp0_stage1_iter1;
wire    ap_block_state10_pp0_stage1_iter2;
wire    ap_block_state14_pp0_stage1_iter3;
wire    ap_block_state18_pp0_stage1_iter4;
wire    ap_block_state22_pp0_stage1_iter5;
wire    ap_block_state26_pp0_stage1_iter6;
wire    ap_block_state30_pp0_stage1_iter7;
wire    ap_block_state34_pp0_stage1_iter8;
wire    ap_block_state38_pp0_stage1_iter9;
wire    ap_block_pp0_stage1_11001;
reg   [31:0] tanThetaA_reg_310_pp0_iter2_reg;
reg   [31:0] tanThetaA_reg_310_pp0_iter3_reg;
reg   [31:0] tanThetaA_reg_310_pp0_iter4_reg;
wire   [31:0] grp_fu_88_p2;
reg   [31:0] mul_reg_317;
reg   [31:0] x_assign_reg_322;
wire   [31:0] grp_fu_106_p2;
reg   [31:0] tmp_reg_327;
wire   [31:0] bitcast_ln351_fu_230_p1;
reg   [31:0] cosThetaA_int_reg_337;
reg   [0:0] p_Result_4_reg_344_pp0_iter5_reg;
wire   [31:0] grp_fu_92_p2;
reg   [31:0] sinThetaA_int_reg_348;
reg   [31:0] mul3_reg_354;
reg   [31:0] x_assign_2_reg_359;
reg   [31:0] cosThetaAdiv2_int_reg_364;
wire   [31:0] select_ln244_fu_247_p3;
wire   [31:0] select_ln228_fu_254_p3;
wire   [31:0] select_ln228_1_fu_261_p3;
reg    ap_enable_reg_pp0_iter0_reg;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage2_subdone;
reg   [31:0] ap_phi_mux_tanThetaAdiv2_2_phi_fu_51_p4;
wire   [31:0] ap_phi_reg_pp0_iter6_tanThetaAdiv2_2_reg_48;
reg   [31:0] ap_phi_mux_cosThetaAdiv2_write_assign_phi_fu_61_p6;
reg   [31:0] ap_phi_reg_pp0_iter9_cosThetaAdiv2_write_assign_reg_58;
wire   [31:0] ap_phi_reg_pp0_iter0_cosThetaAdiv2_write_assign_reg_58;
reg   [31:0] ap_phi_reg_pp0_iter1_cosThetaAdiv2_write_assign_reg_58;
reg   [31:0] ap_phi_reg_pp0_iter2_cosThetaAdiv2_write_assign_reg_58;
reg   [31:0] ap_phi_reg_pp0_iter3_cosThetaAdiv2_write_assign_reg_58;
reg   [31:0] ap_phi_reg_pp0_iter4_cosThetaAdiv2_write_assign_reg_58;
reg   [31:0] ap_phi_reg_pp0_iter5_cosThetaAdiv2_write_assign_reg_58;
reg   [31:0] ap_phi_reg_pp0_iter6_cosThetaAdiv2_write_assign_reg_58;
reg   [31:0] ap_phi_reg_pp0_iter7_cosThetaAdiv2_write_assign_reg_58;
reg   [31:0] ap_phi_reg_pp0_iter8_cosThetaAdiv2_write_assign_reg_58;
reg   [31:0] ap_phi_mux_sinThetaAdiv2_write_assign_phi_fu_73_p6;
reg   [31:0] ap_phi_reg_pp0_iter9_sinThetaAdiv2_write_assign_reg_69;
wire   [31:0] ap_phi_reg_pp0_iter0_sinThetaAdiv2_write_assign_reg_69;
reg   [31:0] ap_phi_reg_pp0_iter1_sinThetaAdiv2_write_assign_reg_69;
reg   [31:0] ap_phi_reg_pp0_iter2_sinThetaAdiv2_write_assign_reg_69;
reg   [31:0] ap_phi_reg_pp0_iter3_sinThetaAdiv2_write_assign_reg_69;
reg   [31:0] ap_phi_reg_pp0_iter4_sinThetaAdiv2_write_assign_reg_69;
reg   [31:0] ap_phi_reg_pp0_iter5_sinThetaAdiv2_write_assign_reg_69;
reg   [31:0] ap_phi_reg_pp0_iter6_sinThetaAdiv2_write_assign_reg_69;
reg   [31:0] ap_phi_reg_pp0_iter7_sinThetaAdiv2_write_assign_reg_69;
reg   [31:0] ap_phi_reg_pp0_iter8_sinThetaAdiv2_write_assign_reg_69;
reg   [31:0] grp_fu_82_p0;
reg   [31:0] grp_fu_82_p1;
wire    ap_block_pp0_stage2;
wire    ap_block_pp0_stage1;
reg   [31:0] grp_fu_88_p0;
reg   [31:0] grp_fu_88_p1;
wire    ap_block_pp0_stage3;
reg   [31:0] grp_fu_100_p0;
reg   [31:0] grp_fu_100_p1;
reg   [31:0] grp_fu_106_p1;
wire   [31:0] data_V_fu_123_p1;
wire   [31:0] data_V_2_fu_137_p1;
wire   [7:0] tmp_30_fu_141_p4;
wire   [8:0] zext_ln1346_fu_151_p1;
wire   [7:0] tmp_29_fu_127_p4;
wire   [8:0] ret_fu_155_p2;
wire   [8:0] zext_ln106_fu_161_p1;
wire   [0:0] icmp_ln106_fu_165_p2;
wire   [0:0] icmp_ln106_1_fu_171_p2;
wire   [8:0] ret_1_fu_191_p2;
wire   [0:0] icmp_ln106_2_fu_197_p2;
wire   [0:0] icmp_ln106_3_fu_203_p2;
wire   [31:0] p_Result_3_fu_223_p3;
wire   [31:0] data_V_3_fu_235_p1;
reg   [1:0] grp_fu_82_opcode;
wire    ap_block_pp0_stage0_00001;
wire    ap_block_pp0_stage2_00001;
wire    ap_block_pp0_stage1_00001;
reg    grp_fu_82_ce;
reg    grp_fu_88_ce;
reg    grp_fu_92_ce;
reg    grp_fu_100_ce;
reg    grp_fu_106_ce;
reg   [3:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to9;
reg    ap_block_pp0_stage1_subdone;
reg    ap_idle_pp0_0to8;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_398;
reg    ap_condition_804;
reg    ap_condition_809;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 4'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_enable_reg_pp0_iter7 = 1'b0;
#0 ap_enable_reg_pp0_iter8 = 1'b0;
#0 ap_enable_reg_pp0_iter9 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
end

svd_top123_faddfsub_32ns_32ns_32_3_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
faddfsub_32ns_32ns_32_3_full_dsp_1_U1(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_82_p0),
    .din1(grp_fu_82_p1),
    .opcode(grp_fu_82_opcode),
    .ce(grp_fu_82_ce),
    .dout(grp_fu_82_p2)
);

svd_top123_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U2(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_88_p0),
    .din1(grp_fu_88_p1),
    .ce(grp_fu_88_ce),
    .dout(grp_fu_88_p2)
);

svd_top123_fmul_32ns_32ns_32_2_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 2 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fmul_32ns_32ns_32_2_max_dsp_1_U3(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(cosThetaA_int_reg_337),
    .din1(tanThetaA_reg_310_pp0_iter4_reg),
    .ce(grp_fu_92_ce),
    .dout(grp_fu_92_p2)
);

svd_top123_fdiv_32ns_32ns_32_6_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
fdiv_32ns_32ns_32_6_no_dsp_1_U4(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_100_p0),
    .din1(grp_fu_100_p1),
    .ce(grp_fu_100_ce),
    .dout(grp_fu_100_p2)
);

svd_top123_frsqrt_32ns_32ns_32_5_full_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 5 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
frsqrt_32ns_32ns_32_5_full_dsp_1_U5(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(32'd0),
    .din1(grp_fu_106_p1),
    .ce(grp_fu_106_ce),
    .dout(grp_fu_106_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter7 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter8 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter9 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage3_subdone) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
        end else if (((ap_enable_reg_pp0_iter8 == 1'b0) & (1'b0 == ap_block_pp0_stage2_subdone) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter9 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_809)) begin
            ap_phi_reg_pp0_iter9_cosThetaAdiv2_write_assign_reg_58 <= select_ln244_fu_247_p3;
        end else if ((1'b1 == ap_condition_804)) begin
            ap_phi_reg_pp0_iter9_cosThetaAdiv2_write_assign_reg_58 <= select_ln228_fu_254_p3;
        end else if ((1'b1 == ap_condition_398)) begin
            ap_phi_reg_pp0_iter9_cosThetaAdiv2_write_assign_reg_58 <= ap_phi_reg_pp0_iter8_cosThetaAdiv2_write_assign_reg_58;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_ce)) begin
        if ((1'b1 == ap_condition_809)) begin
            ap_phi_reg_pp0_iter9_sinThetaAdiv2_write_assign_reg_69 <= 32'd1060439283;
        end else if ((1'b1 == ap_condition_804)) begin
            ap_phi_reg_pp0_iter9_sinThetaAdiv2_write_assign_reg_69 <= select_ln228_1_fu_261_p3;
        end else if ((1'b1 == ap_condition_398)) begin
            ap_phi_reg_pp0_iter9_sinThetaAdiv2_write_assign_reg_69 <= ap_phi_reg_pp0_iter8_sinThetaAdiv2_write_assign_reg_69;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (p_Result_4_reg_344_pp0_iter6_reg == 1'd1) & (or_ln106_1_reg_301_pp0_iter6_reg == 1'd0) & (or_ln106_reg_290_pp0_iter6_reg == 1'd0)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (p_Result_4_reg_344_pp0_iter6_reg == 1'd0) & (or_ln106_1_reg_301_pp0_iter6_reg == 1'd0) & (or_ln106_reg_290_pp0_iter6_reg == 1'd0)))) begin
        tanThetaAdiv2_2_reg_48 <= reg_117;
    end else if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tanThetaAdiv2_2_reg_48 <= ap_phi_reg_pp0_iter6_tanThetaAdiv2_2_reg_48;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter1_cosThetaAdiv2_write_assign_reg_58 <= ap_phi_reg_pp0_iter0_cosThetaAdiv2_write_assign_reg_58;
        ap_phi_reg_pp0_iter1_sinThetaAdiv2_write_assign_reg_69 <= ap_phi_reg_pp0_iter0_sinThetaAdiv2_write_assign_reg_69;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter2_cosThetaAdiv2_write_assign_reg_58 <= ap_phi_reg_pp0_iter1_cosThetaAdiv2_write_assign_reg_58;
        ap_phi_reg_pp0_iter2_sinThetaAdiv2_write_assign_reg_69 <= ap_phi_reg_pp0_iter1_sinThetaAdiv2_write_assign_reg_69;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter3_cosThetaAdiv2_write_assign_reg_58 <= ap_phi_reg_pp0_iter2_cosThetaAdiv2_write_assign_reg_58;
        ap_phi_reg_pp0_iter3_sinThetaAdiv2_write_assign_reg_69 <= ap_phi_reg_pp0_iter2_sinThetaAdiv2_write_assign_reg_69;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter4_cosThetaAdiv2_write_assign_reg_58 <= ap_phi_reg_pp0_iter3_cosThetaAdiv2_write_assign_reg_58;
        ap_phi_reg_pp0_iter4_sinThetaAdiv2_write_assign_reg_69 <= ap_phi_reg_pp0_iter3_sinThetaAdiv2_write_assign_reg_69;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter5_cosThetaAdiv2_write_assign_reg_58 <= ap_phi_reg_pp0_iter4_cosThetaAdiv2_write_assign_reg_58;
        ap_phi_reg_pp0_iter5_sinThetaAdiv2_write_assign_reg_69 <= ap_phi_reg_pp0_iter4_sinThetaAdiv2_write_assign_reg_69;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter6_cosThetaAdiv2_write_assign_reg_58 <= ap_phi_reg_pp0_iter5_cosThetaAdiv2_write_assign_reg_58;
        ap_phi_reg_pp0_iter6_sinThetaAdiv2_write_assign_reg_69 <= ap_phi_reg_pp0_iter5_sinThetaAdiv2_write_assign_reg_69;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter7_cosThetaAdiv2_write_assign_reg_58 <= ap_phi_reg_pp0_iter6_cosThetaAdiv2_write_assign_reg_58;
        ap_phi_reg_pp0_iter7_sinThetaAdiv2_write_assign_reg_69 <= ap_phi_reg_pp0_iter6_sinThetaAdiv2_write_assign_reg_69;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_phi_reg_pp0_iter8_cosThetaAdiv2_write_assign_reg_58 <= ap_phi_reg_pp0_iter7_cosThetaAdiv2_write_assign_reg_58;
        ap_phi_reg_pp0_iter8_sinThetaAdiv2_write_assign_reg_69 <= ap_phi_reg_pp0_iter7_sinThetaAdiv2_write_assign_reg_69;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_ln106_1_reg_301_pp0_iter4_reg == 1'd0) & (or_ln106_reg_290_pp0_iter4_reg == 1'd0))) begin
        cosThetaA_int_reg_337 <= grp_fu_88_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (or_ln106_1_reg_301_pp0_iter8_reg == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln106_reg_290_pp0_iter8_reg == 1'd0))) begin
        cosThetaAdiv2_int_reg_364 <= grp_fu_106_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln106_1_reg_301_pp0_iter6_reg == 1'd0) & (or_ln106_reg_290_pp0_iter6_reg == 1'd0))) begin
        mul3_reg_354 <= grp_fu_88_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (or_ln106_1_reg_301_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln106_reg_290_pp0_iter1_reg == 1'd0))) begin
        mul_reg_317 <= grp_fu_88_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln106_fu_177_p2 == 1'd0))) begin
        or_ln106_1_reg_301 <= or_ln106_1_fu_209_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        or_ln106_1_reg_301_pp0_iter1_reg <= or_ln106_1_reg_301;
        or_ln106_1_reg_301_pp0_iter2_reg <= or_ln106_1_reg_301_pp0_iter1_reg;
        or_ln106_1_reg_301_pp0_iter3_reg <= or_ln106_1_reg_301_pp0_iter2_reg;
        or_ln106_1_reg_301_pp0_iter4_reg <= or_ln106_1_reg_301_pp0_iter3_reg;
        or_ln106_1_reg_301_pp0_iter5_reg <= or_ln106_1_reg_301_pp0_iter4_reg;
        or_ln106_1_reg_301_pp0_iter6_reg <= or_ln106_1_reg_301_pp0_iter5_reg;
        or_ln106_1_reg_301_pp0_iter7_reg <= or_ln106_1_reg_301_pp0_iter6_reg;
        or_ln106_1_reg_301_pp0_iter8_reg <= or_ln106_1_reg_301_pp0_iter7_reg;
        or_ln106_1_reg_301_pp0_iter9_reg <= or_ln106_1_reg_301_pp0_iter8_reg;
        or_ln106_reg_290 <= or_ln106_fu_177_p2;
        or_ln106_reg_290_pp0_iter1_reg <= or_ln106_reg_290;
        or_ln106_reg_290_pp0_iter2_reg <= or_ln106_reg_290_pp0_iter1_reg;
        or_ln106_reg_290_pp0_iter3_reg <= or_ln106_reg_290_pp0_iter2_reg;
        or_ln106_reg_290_pp0_iter4_reg <= or_ln106_reg_290_pp0_iter3_reg;
        or_ln106_reg_290_pp0_iter5_reg <= or_ln106_reg_290_pp0_iter4_reg;
        or_ln106_reg_290_pp0_iter6_reg <= or_ln106_reg_290_pp0_iter5_reg;
        or_ln106_reg_290_pp0_iter7_reg <= or_ln106_reg_290_pp0_iter6_reg;
        or_ln106_reg_290_pp0_iter8_reg <= or_ln106_reg_290_pp0_iter7_reg;
        or_ln106_reg_290_pp0_iter9_reg <= or_ln106_reg_290_pp0_iter8_reg;
        p_Result_2_reg_305_pp0_iter1_reg <= p_Result_2_reg_305;
        p_Result_2_reg_305_pp0_iter2_reg <= p_Result_2_reg_305_pp0_iter1_reg;
        p_Result_2_reg_305_pp0_iter3_reg <= p_Result_2_reg_305_pp0_iter2_reg;
        p_Result_2_reg_305_pp0_iter4_reg <= p_Result_2_reg_305_pp0_iter3_reg;
        p_Result_2_reg_305_pp0_iter5_reg <= p_Result_2_reg_305_pp0_iter4_reg;
        p_Result_2_reg_305_pp0_iter6_reg <= p_Result_2_reg_305_pp0_iter5_reg;
        p_Result_2_reg_305_pp0_iter7_reg <= p_Result_2_reg_305_pp0_iter6_reg;
        p_Result_2_reg_305_pp0_iter8_reg <= p_Result_2_reg_305_pp0_iter7_reg;
        p_Result_2_reg_305_pp0_iter9_reg <= p_Result_2_reg_305_pp0_iter8_reg;
        p_Result_s_reg_294 <= data_V_fu_123_p1[32'd31];
        p_Result_s_reg_294_pp0_iter1_reg <= p_Result_s_reg_294;
        p_Result_s_reg_294_pp0_iter2_reg <= p_Result_s_reg_294_pp0_iter1_reg;
        p_Result_s_reg_294_pp0_iter3_reg <= p_Result_s_reg_294_pp0_iter2_reg;
        p_Result_s_reg_294_pp0_iter4_reg <= p_Result_s_reg_294_pp0_iter3_reg;
        p_Result_s_reg_294_pp0_iter5_reg <= p_Result_s_reg_294_pp0_iter4_reg;
        p_Result_s_reg_294_pp0_iter6_reg <= p_Result_s_reg_294_pp0_iter5_reg;
        p_Result_s_reg_294_pp0_iter7_reg <= p_Result_s_reg_294_pp0_iter6_reg;
        p_Result_s_reg_294_pp0_iter8_reg <= p_Result_s_reg_294_pp0_iter7_reg;
        p_Result_s_reg_294_pp0_iter9_reg <= p_Result_s_reg_294_pp0_iter8_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (or_ln106_1_fu_209_p2 == 1'd1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln106_fu_177_p2 == 1'd0))) begin
        p_Result_2_reg_305 <= data_V_2_fu_137_p1[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_ln106_1_reg_301_pp0_iter4_reg == 1'd0) & (or_ln106_reg_290_pp0_iter4_reg == 1'd0))) begin
        p_Result_4_reg_344 <= data_V_3_fu_235_p1[32'd31];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        p_Result_4_reg_344_pp0_iter5_reg <= p_Result_4_reg_344;
        p_Result_4_reg_344_pp0_iter6_reg <= p_Result_4_reg_344_pp0_iter5_reg;
        tanThetaA_reg_310_pp0_iter2_reg <= tanThetaA_reg_310;
        tanThetaA_reg_310_pp0_iter3_reg <= tanThetaA_reg_310_pp0_iter2_reg;
        tanThetaA_reg_310_pp0_iter4_reg <= tanThetaA_reg_310_pp0_iter3_reg;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_4_reg_344 == 1'd1) & (or_ln106_1_reg_301_pp0_iter4_reg == 1'd0) & (or_ln106_reg_290_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage0) & (p_Result_4_reg_344 == 1'd0) & (or_ln106_1_reg_301_pp0_iter4_reg == 1'd0) & (or_ln106_reg_290_pp0_iter4_reg == 1'd0)))) begin
        reg_111 <= grp_fu_82_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_Result_4_reg_344_pp0_iter6_reg == 1'd1) & (or_ln106_1_reg_301_pp0_iter6_reg == 1'd0) & (or_ln106_reg_290_pp0_iter6_reg == 1'd0)) | ((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_Result_4_reg_344_pp0_iter6_reg == 1'd0) & (or_ln106_1_reg_301_pp0_iter6_reg == 1'd0) & (or_ln106_reg_290_pp0_iter6_reg == 1'd0)))) begin
        reg_117 <= grp_fu_100_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln106_1_reg_301_pp0_iter4_reg == 1'd0) & (or_ln106_reg_290_pp0_iter4_reg == 1'd0))) begin
        sinThetaA_int_reg_348 <= grp_fu_92_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln106_1_reg_301_pp0_iter1_reg == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_ln106_reg_290_pp0_iter1_reg == 1'd0))) begin
        tanThetaA_reg_310 <= grp_fu_100_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        tanThetaAdiv2_2_reg_48_pp0_iter7_reg <= tanThetaAdiv2_2_reg_48;
        tanThetaAdiv2_2_reg_48_pp0_iter8_reg <= tanThetaAdiv2_2_reg_48_pp0_iter7_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (or_ln106_1_reg_301_pp0_iter3_reg == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln106_reg_290_pp0_iter3_reg == 1'd0))) begin
        tmp_reg_327 <= grp_fu_106_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (or_ln106_1_reg_301_pp0_iter7_reg == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3) & (or_ln106_reg_290_pp0_iter7_reg == 1'd0))) begin
        x_assign_2_reg_359 <= grp_fu_82_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (or_ln106_1_reg_301_pp0_iter2_reg == 1'd0) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2) & (or_ln106_reg_290_pp0_iter2_reg == 1'd0))) begin
        x_assign_reg_322 <= grp_fu_82_p2;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((ap_start == 1'b0) & (1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to8 = 1'b1;
    end else begin
        ap_idle_pp0_0to8 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b0) & (ap_enable_reg_pp0_iter8 == 1'b0) & (ap_enable_reg_pp0_iter7 == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_1to9 = 1'b1;
    end else begin
        ap_idle_pp0_1to9 = 1'b0;
    end
end

always @ (*) begin
    if (((or_ln106_1_reg_301_pp0_iter9_reg == 1'd0) & (or_ln106_reg_290_pp0_iter9_reg == 1'd0))) begin
        ap_phi_mux_cosThetaAdiv2_write_assign_phi_fu_61_p6 = cosThetaAdiv2_int_reg_364;
    end else begin
        ap_phi_mux_cosThetaAdiv2_write_assign_phi_fu_61_p6 = ap_phi_reg_pp0_iter9_cosThetaAdiv2_write_assign_reg_58;
    end
end

always @ (*) begin
    if (((or_ln106_1_reg_301_pp0_iter9_reg == 1'd0) & (or_ln106_reg_290_pp0_iter9_reg == 1'd0))) begin
        ap_phi_mux_sinThetaAdiv2_write_assign_phi_fu_73_p6 = grp_fu_88_p2;
    end else begin
        ap_phi_mux_sinThetaAdiv2_write_assign_phi_fu_73_p6 = ap_phi_reg_pp0_iter9_sinThetaAdiv2_write_assign_reg_69;
    end
end

always @ (*) begin
    if ((((p_Result_4_reg_344_pp0_iter6_reg == 1'd1) & (or_ln106_1_reg_301_pp0_iter6_reg == 1'd0) & (or_ln106_reg_290_pp0_iter6_reg == 1'd0)) | ((p_Result_4_reg_344_pp0_iter6_reg == 1'd0) & (or_ln106_1_reg_301_pp0_iter6_reg == 1'd0) & (or_ln106_reg_290_pp0_iter6_reg == 1'd0)))) begin
        ap_phi_mux_tanThetaAdiv2_2_phi_fu_51_p4 = reg_117;
    end else begin
        ap_phi_mux_tanThetaAdiv2_2_phi_fu_51_p4 = ap_phi_reg_pp0_iter6_tanThetaAdiv2_2_reg_48;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_ce) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to8 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))))) begin
        grp_fu_100_ce = 1'b1;
    end else begin
        grp_fu_100_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (or_ln106_1_reg_301_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_ln106_reg_290_pp0_iter5_reg == 1'd0) & (p_Result_4_reg_344 == 1'd1))) begin
        grp_fu_100_p0 = reg_111;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (or_ln106_1_reg_301_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_ln106_reg_290_pp0_iter5_reg == 1'd0) & (p_Result_4_reg_344 == 1'd0))) begin
        grp_fu_100_p0 = sinThetaA_int_reg_348;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_100_p0 = A_1;
    end else begin
        grp_fu_100_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (or_ln106_1_reg_301_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_ln106_reg_290_pp0_iter5_reg == 1'd0) & (p_Result_4_reg_344 == 1'd1))) begin
        grp_fu_100_p1 = sinThetaA_int_reg_348;
    end else if (((ap_enable_reg_pp0_iter5 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (or_ln106_1_reg_301_pp0_iter5_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_ln106_reg_290_pp0_iter5_reg == 1'd0) & (p_Result_4_reg_344 == 1'd0))) begin
        grp_fu_100_p1 = reg_111;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_100_p1 = A_0;
    end else begin
        grp_fu_100_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))))) begin
        grp_fu_106_ce = 1'b1;
    end else begin
        grp_fu_106_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_106_p1 = x_assign_2_reg_359;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_106_p1 = x_assign_reg_322;
    end else begin
        grp_fu_106_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))))) begin
        grp_fu_82_ce = 1'b1;
    end else begin
        grp_fu_82_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage2_00001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_Result_4_reg_344 == 1'd1) & (or_ln106_1_reg_301_pp0_iter4_reg == 1'd0) & (or_ln106_reg_290_pp0_iter4_reg == 1'd0))) begin
        grp_fu_82_opcode = 2'd1;
    end else if ((((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage1_00001) & (or_ln106_1_reg_301_pp0_iter7_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_ln106_reg_290_pp0_iter7_reg == 1'd0)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage2_00001) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_Result_4_reg_344 == 1'd0) & (or_ln106_1_reg_301_pp0_iter4_reg == 1'd0) & (or_ln106_reg_290_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0_00001) & (or_ln106_1_reg_301_pp0_iter1_reg == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (or_ln106_reg_290_pp0_iter1_reg == 1'd0)))) begin
        grp_fu_82_opcode = 2'd0;
    end else begin
        grp_fu_82_opcode = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_82_p0 = mul3_reg_354;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_Result_4_reg_344 == 1'd1) & (or_ln106_1_reg_301_pp0_iter4_reg == 1'd0) & (or_ln106_reg_290_pp0_iter4_reg == 1'd0))) begin
        grp_fu_82_p0 = 32'd1065353216;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_Result_4_reg_344 == 1'd0) & (or_ln106_1_reg_301_pp0_iter4_reg == 1'd0) & (or_ln106_reg_290_pp0_iter4_reg == 1'd0))) begin
        grp_fu_82_p0 = cosThetaA_int_reg_337;
    end else if (((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_82_p0 = mul_reg_317;
    end else begin
        grp_fu_82_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_Result_4_reg_344 == 1'd1) & (or_ln106_1_reg_301_pp0_iter4_reg == 1'd0) & (or_ln106_reg_290_pp0_iter4_reg == 1'd0))) begin
        grp_fu_82_p1 = cosThetaA_int_reg_337;
    end else if ((((ap_enable_reg_pp0_iter7 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2) & (p_Result_4_reg_344 == 1'd0) & (or_ln106_1_reg_301_pp0_iter4_reg == 1'd0) & (or_ln106_reg_290_pp0_iter4_reg == 1'd0)) | ((ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        grp_fu_82_p1 = 32'd1065353216;
    end else begin
        grp_fu_82_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))))) begin
        grp_fu_88_ce = 1'b1;
    end else begin
        grp_fu_88_ce = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_88_p0 = cosThetaAdiv2_int_reg_364;
    end else if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_88_p0 = ap_phi_mux_tanThetaAdiv2_2_phi_fu_51_p4;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_88_p0 = bitcast_ln351_fu_230_p1;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_88_p0 = tanThetaA_reg_310;
    end else begin
        grp_fu_88_p0 = 'bx;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        grp_fu_88_p1 = tanThetaAdiv2_2_reg_48_pp0_iter8_reg;
    end else if (((ap_enable_reg_pp0_iter6 == 1'b1) & (1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        grp_fu_88_p1 = ap_phi_mux_tanThetaAdiv2_2_phi_fu_51_p4;
    end else if (((ap_enable_reg_pp0_iter4 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_88_p1 = tmp_reg_327;
    end else if (((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        grp_fu_88_p1 = tanThetaA_reg_310;
    end else begin
        grp_fu_88_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_ce) & (((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3)) | ((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))))) begin
        grp_fu_92_ce = 1'b1;
    end else begin
        grp_fu_92_ce = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start == 1'b0) & (ap_idle_pp0_1to9 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if (((ap_reset_idle_pp0 == 1'b0) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else if (((ap_reset_idle_pp0 == 1'b1) & (1'b0 == ap_block_pp0_stage2_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_00001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_subdone = (1'b0 == ap_ce);
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_subdone = (1'b0 == ap_ce);
end

assign ap_block_state10_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage3_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage3_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage1_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage2_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage3_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state28_pp0_stage3_iter6 = ~(1'b1 == 1'b1);

assign ap_block_state29_pp0_stage0_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state30_pp0_stage1_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state31_pp0_stage2_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state32_pp0_stage3_iter7 = ~(1'b1 == 1'b1);

assign ap_block_state33_pp0_stage0_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state34_pp0_stage1_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state35_pp0_stage2_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state36_pp0_stage3_iter8 = ~(1'b1 == 1'b1);

assign ap_block_state37_pp0_stage0_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state38_pp0_stage1_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state39_pp0_stage2_iter9 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_398 = ((ap_enable_reg_pp0_iter8 == 1'b1) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3));
end

always @ (*) begin
    ap_condition_804 = ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_ln106_reg_290_pp0_iter9_reg == 1'd1));
end

always @ (*) begin
    ap_condition_809 = ((ap_enable_reg_pp0_iter9 == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (or_ln106_1_reg_301_pp0_iter9_reg == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (or_ln106_reg_290_pp0_iter9_reg == 1'd0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_cosThetaAdiv2_write_assign_reg_58 = 'bx;

assign ap_phi_reg_pp0_iter0_sinThetaAdiv2_write_assign_reg_69 = 'bx;

assign ap_phi_reg_pp0_iter6_tanThetaAdiv2_2_reg_48 = 'bx;

assign ap_return_0 = ap_phi_mux_cosThetaAdiv2_write_assign_phi_fu_61_p6;

assign ap_return_1 = ap_phi_mux_sinThetaAdiv2_write_assign_phi_fu_73_p6;

assign bitcast_ln351_fu_230_p1 = p_Result_3_fu_223_p3;

assign data_V_2_fu_137_p1 = A_1;

assign data_V_3_fu_235_p1 = grp_fu_88_p2;

assign data_V_fu_123_p1 = A_0;

assign icmp_ln106_1_fu_171_p2 = ((tmp_30_fu_141_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln106_2_fu_197_p2 = ((ret_1_fu_191_p2 < zext_ln1346_fu_151_p1) ? 1'b1 : 1'b0);

assign icmp_ln106_3_fu_203_p2 = ((tmp_29_fu_127_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln106_fu_165_p2 = ((ret_fu_155_p2 < zext_ln106_fu_161_p1) ? 1'b1 : 1'b0);

assign or_ln106_1_fu_209_p2 = (icmp_ln106_3_fu_203_p2 | icmp_ln106_2_fu_197_p2);

assign or_ln106_fu_177_p2 = (icmp_ln106_fu_165_p2 | icmp_ln106_1_fu_171_p2);

assign p_Result_3_fu_223_p3 = {{p_Result_s_reg_294_pp0_iter3_reg}, {31'd1065353216}};

assign ret_1_fu_191_p2 = (zext_ln106_fu_161_p1 + 9'd24);

assign ret_fu_155_p2 = (zext_ln1346_fu_151_p1 + 9'd24);

assign select_ln228_1_fu_261_p3 = ((p_Result_s_reg_294_pp0_iter9_reg[0:0] == 1'b1) ? 32'd1065353216 : 32'd0);

assign select_ln228_fu_254_p3 = ((p_Result_s_reg_294_pp0_iter9_reg[0:0] == 1'b1) ? 32'd0 : 32'd1065353216);

assign select_ln244_fu_247_p3 = ((p_Result_2_reg_305_pp0_iter9_reg[0:0] == 1'b1) ? 32'd3207922931 : 32'd1060439283);

assign tmp_29_fu_127_p4 = {{data_V_fu_123_p1[30:23]}};

assign tmp_30_fu_141_p4 = {{data_V_2_fu_137_p1[30:23]}};

assign zext_ln106_fu_161_p1 = tmp_29_fu_127_p4;

assign zext_ln1346_fu_151_p1 = tmp_30_fu_141_p4;

endmodule //svd_top123_calc_angle_float_float_s
