#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:36:41 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Thu Mar 14 22:26:53 2019
# Process ID: 30167
# Current directory: /home/daniel/SPI_project/SPI_project.runs/synth_1
# Command line: vivado -log CONTROLLER.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source CONTROLLER.tcl
# Log file: /home/daniel/SPI_project/SPI_project.runs/synth_1/CONTROLLER.vds
# Journal file: /home/daniel/SPI_project/SPI_project.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source CONTROLLER.tcl -notrace
Command: synth_design -top CONTROLLER -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 30190 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1389.277 ; gain = 0.000 ; free physical = 4775 ; free virtual = 11273
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'CONTROLLER' [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/Controller.vhd:41]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/Controller.vhd:83]
WARNING: [Synth 8-614] signal 'w_spitop_sleep' is read in the process but is not in the sensitivity list [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/Controller.vhd:83]
WARNING: [Synth 8-614] signal 'w_data_from_spitop' is read in the process but is not in the sensitivity list [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/Controller.vhd:83]
WARNING: [Synth 8-614] signal 'w_shift' is read in the process but is not in the sensitivity list [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/Controller.vhd:83]
WARNING: [Synth 8-614] signal 'w_control_answer' is read in the process but is not in the sensitivity list [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/Controller.vhd:83]
INFO: [Synth 8-3491] module 'SPI_topmodule' declared at '/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_topmodule.vhd:24' bound to instance 'SPI' of component 'SPI_topmodule' [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/Controller.vhd:185]
INFO: [Synth 8-638] synthesizing module 'SPI_topmodule' [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_topmodule.vhd:48]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_topmodule.vhd:138]
WARNING: [Synth 8-614] signal 'w_busy' is read in the process but is not in the sensitivity list [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_topmodule.vhd:138]
WARNING: [Synth 8-614] signal 'w_ready' is read in the process but is not in the sensitivity list [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_topmodule.vhd:138]
WARNING: [Synth 8-614] signal 'w_reci_data' is read in the process but is not in the sensitivity list [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_topmodule.vhd:138]
WARNING: [Synth 8-614] signal 'w_cs_index' is read in the process but is not in the sensitivity list [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_topmodule.vhd:138]
WARNING: [Synth 8-614] signal 'w_shift' is read in the process but is not in the sensitivity list [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_topmodule.vhd:138]
WARNING: [Synth 8-614] signal 'w_cs_data' is read in the process but is not in the sensitivity list [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_topmodule.vhd:138]
WARNING: [Synth 8-614] signal 'w_spi_sleep' is read in the process but is not in the sensitivity list [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_topmodule.vhd:138]
WARNING: [Synth 8-614] signal 'control_answer' is read in the process but is not in the sensitivity list [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_topmodule.vhd:138]
WARNING: [Synth 8-614] signal 'data_controller_i' is read in the process but is not in the sensitivity list [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_topmodule.vhd:138]
INFO: [Synth 8-3491] module 'SPI_slave_reci' declared at '/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_slave_reci.vhd:24' bound to instance 'URECI' of component 'SPI_slave_reci' [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_topmodule.vhd:288]
INFO: [Synth 8-638] synthesizing module 'SPI_slave_reci' [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_slave_reci.vhd:42]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_slave_reci.vhd:70]
WARNING: [Synth 8-614] signal 'w_shift' is read in the process but is not in the sensitivity list [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_slave_reci.vhd:70]
INFO: [Synth 8-256] done synthesizing module 'SPI_slave_reci' (1#1) [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_slave_reci.vhd:42]
INFO: [Synth 8-3491] module 'SPI_slave_trns' declared at '/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_slave_trns.vhd:26' bound to instance 'UTRNS' of component 'SPI_slave_trns' [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_topmodule.vhd:291]
INFO: [Synth 8-638] synthesizing module 'SPI_slave_trns' [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_slave_trns.vhd:42]
WARNING: [Synth 8-614] signal 'state' is read in the process but is not in the sensitivity list [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_slave_trns.vhd:65]
WARNING: [Synth 8-614] signal 'w_data' is read in the process but is not in the sensitivity list [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_slave_trns.vhd:65]
INFO: [Synth 8-256] done synthesizing module 'SPI_slave_trns' (2#1) [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_slave_trns.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'SPI_topmodule' (3#1) [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_topmodule.vhd:48]
INFO: [Synth 8-256] done synthesizing module 'CONTROLLER' (4#1) [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/Controller.vhd:41]
WARNING: [Synth 8-3331] design SPI_topmodule has unconnected port clk
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1407.492 ; gain = 18.215 ; free physical = 4786 ; free virtual = 11284
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1407.492 ; gain = 18.215 ; free physical = 4786 ; free virtual = 11284
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1407.492 ; gain = 18.215 ; free physical = 4786 ; free virtual = 11284
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc]
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[6]'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[7]'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[8]'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[9]'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[10]'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[11]'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:208]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:208]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp6'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:209]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:209]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:211]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:211]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxp14'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:212]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:212]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:220]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:220]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn6'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:221]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:221]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:223]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:223]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'vauxn14'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:224]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:224]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RsTx'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:268]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:268]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'RsTx'. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:269]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc:269]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/daniel/SPI_project/SPI_project.srcs/constrs_1/new/Basys-3-Master_v2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/CONTROLLER_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/CONTROLLER_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1762.922 ; gain = 0.000 ; free physical = 4534 ; free virtual = 11032
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1762.922 ; gain = 0.000 ; free physical = 4535 ; free virtual = 11033
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1762.922 ; gain = 0.000 ; free physical = 4535 ; free virtual = 11033
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1762.922 ; gain = 0.000 ; free physical = 4535 ; free virtual = 11033
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1762.922 ; gain = 373.645 ; free physical = 4612 ; free virtual = 11110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1762.922 ; gain = 373.645 ; free physical = 4612 ; free virtual = 11110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1762.922 ; gain = 373.645 ; free physical = 4614 ; free virtual = 11112
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "i_index3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_miso" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_index2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_index3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "w_miso" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_index2" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "i_index3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state3" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "state" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_topmodule.vhd:166]
INFO: [Synth 8-5544] ROM "w_spi_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3936] Found unconnected internal register 'w_shift_reg' and it is trimmed from '16' to '4' bits. [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/Controller.vhd:93]
WARNING: [Synth 8-327] inferring latch for variable 'w_data_reg' [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_slave_reci.vhd:64]
WARNING: [Synth 8-327] inferring latch for variable 'w_busy_reg' [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_slave_reci.vhd:66]
WARNING: [Synth 8-327] inferring latch for variable 'w_ready_reg' [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_slave_reci.vhd:68]
WARNING: [Synth 8-327] inferring latch for variable 'w_shift_reg' [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_slave_trns.vhd:75]
WARNING: [Synth 8-327] inferring latch for variable 'w_busy_reg' [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_slave_trns.vhd:59]
WARNING: [Synth 8-327] inferring latch for variable 'w_spi_sleep_reg' [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_topmodule.vhd:136]
WARNING: [Synth 8-327] inferring latch for variable 'data_controller_o_reg' [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_topmodule.vhd:194]
WARNING: [Synth 8-327] inferring latch for variable 'w_trns_data_reg' [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_topmodule.vhd:266]
WARNING: [Synth 8-327] inferring latch for variable 'state_reg' [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_topmodule.vhd:142]
WARNING: [Synth 8-327] inferring latch for variable 'w_cs_index_reg' [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_topmodule.vhd:148]
WARNING: [Synth 8-327] inferring latch for variable 'w_shift_reg' [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_topmodule.vhd:152]
WARNING: [Synth 8-327] inferring latch for variable 'w_cs_data_reg' [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/SPI_topmodule.vhd:168]
WARNING: [Synth 8-327] inferring latch for variable 'w_control_answer_reg' [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/Controller.vhd:91]
WARNING: [Synth 8-327] inferring latch for variable 'w_data_too_spitop_reg' [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/Controller.vhd:107]
WARNING: [Synth 8-327] inferring latch for variable 'w_shift_reg' [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/Controller.vhd:93]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 1762.922 ; gain = 373.645 ; free physical = 4604 ; free virtual = 11103
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 7     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 4     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 6     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 15    
	   4 Input      1 Bit        Muxes := 13    
	   6 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CONTROLLER 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 2     
Module SPI_slave_reci 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 4     
Module SPI_slave_trns 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
	   4 Input      1 Bit        Muxes := 3     
Module SPI_topmodule 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 1     
	   6 Input     16 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 2     
	   4 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   3 Input      2 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 4     
	   6 Input      1 Bit        Muxes := 6     
	  10 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5544] ROM "SPI/UTRNS/w_miso" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "SPI/w_spi_sleep" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-3331] design CONTROLLER has unconnected port clk
INFO: [Synth 8-3886] merging instance 'w_data_too_spitop_reg[0]' (LD) to 'w_data_too_spitop_reg[1]'
INFO: [Synth 8-3886] merging instance 'w_data_too_spitop_reg[1]' (LD) to 'w_data_too_spitop_reg[2]'
INFO: [Synth 8-3886] merging instance 'w_data_too_spitop_reg[2]' (LD) to 'w_data_too_spitop_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\w_data_too_spitop_reg[3] )
INFO: [Synth 8-3886] merging instance 'w_data_too_spitop_reg[14]' (LD) to 'w_data_too_spitop_reg[12]'
INFO: [Synth 8-3886] merging instance 'w_data_too_spitop_reg[13]' (LD) to 'w_data_too_spitop_reg[15]'
INFO: [Synth 8-3886] merging instance 'w_data_too_spitop_reg[11]' (LD) to 'w_data_too_spitop_reg[9]'
INFO: [Synth 8-3886] merging instance 'w_data_too_spitop_reg[10]' (LD) to 'w_data_too_spitop_reg[8]'
INFO: [Synth 8-3886] merging instance 'w_data_too_spitop_reg[7]' (LD) to 'w_data_too_spitop_reg[5]'
INFO: [Synth 8-3886] merging instance 'w_data_too_spitop_reg[6]' (LD) to 'w_data_too_spitop_reg[4]'
WARNING: [Synth 8-3332] Sequential element (SPI/data_controller_o_reg[15]) is unused and will be removed from module CONTROLLER.
WARNING: [Synth 8-3332] Sequential element (SPI/data_controller_o_reg[14]) is unused and will be removed from module CONTROLLER.
WARNING: [Synth 8-3332] Sequential element (SPI/data_controller_o_reg[13]) is unused and will be removed from module CONTROLLER.
WARNING: [Synth 8-3332] Sequential element (SPI/data_controller_o_reg[12]) is unused and will be removed from module CONTROLLER.
WARNING: [Synth 8-3332] Sequential element (SPI/data_controller_o_reg[11]) is unused and will be removed from module CONTROLLER.
WARNING: [Synth 8-3332] Sequential element (SPI/data_controller_o_reg[10]) is unused and will be removed from module CONTROLLER.
WARNING: [Synth 8-3332] Sequential element (SPI/data_controller_o_reg[9]) is unused and will be removed from module CONTROLLER.
WARNING: [Synth 8-3332] Sequential element (SPI/data_controller_o_reg[8]) is unused and will be removed from module CONTROLLER.
WARNING: [Synth 8-3332] Sequential element (SPI/data_controller_o_reg[7]) is unused and will be removed from module CONTROLLER.
WARNING: [Synth 8-3332] Sequential element (SPI/data_controller_o_reg[6]) is unused and will be removed from module CONTROLLER.
WARNING: [Synth 8-3332] Sequential element (SPI/data_controller_o_reg[5]) is unused and will be removed from module CONTROLLER.
WARNING: [Synth 8-3332] Sequential element (SPI/data_controller_o_reg[4]) is unused and will be removed from module CONTROLLER.
WARNING: [Synth 8-3332] Sequential element (w_data_too_spitop_reg[3]) is unused and will be removed from module CONTROLLER.
WARNING: [Synth 8-3332] Sequential element (SPI/state_reg[2]) is unused and will be removed from module CONTROLLER.
WARNING: [Synth 8-3332] Sequential element (SPI/state_reg[1]) is unused and will be removed from module CONTROLLER.
WARNING: [Synth 8-3332] Sequential element (SPI/state_reg[0]) is unused and will be removed from module CONTROLLER.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1762.922 ; gain = 373.645 ; free physical = 4547 ; free virtual = 11048
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1762.922 ; gain = 373.645 ; free physical = 4463 ; free virtual = 10963
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1762.922 ; gain = 373.645 ; free physical = 4463 ; free virtual = 10963
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
Found timing loop:
     0: i_97/O (LUT2)
     1: i_97/I1 (LUT2)
     2: i_30/O (LUT6)
     3: i_30/I4 (LUT6)
     4: i_97/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/Controller.vhd:25]
Inferred a: "set_disable_timing -from I1 -to O i_97"
Found timing loop:
     0: i_96/O (LUT2)
     1: i_96/I1 (LUT2)
     2: i_52/O (LUT3)
     3: i_52/I2 (LUT3)
     4: i_96/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/Controller.vhd:25]
Inferred a: "set_disable_timing -from I1 -to O i_96"
Found timing loop:
     0: i_97/O (LUT2)
     1: i_97/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/Controller.vhd:25]
Found timing loop:
     0: i_96/O (LUT2)
     1: i_96/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/Controller.vhd:25]
Found timing loop:
     0: i_95/O (LUT2)
     1: i_95/I1 (LUT2)
     2: i_51/O (LUT3)
     3: i_51/I1 (LUT3)
     4: i_96/O (LUT2)
     5: i_96/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/Controller.vhd:25]
Inferred a: "set_disable_timing -from I1 -to O i_95"
Found timing loop:
     0: i_93/O (LUT2)
     1: i_93/I1 (LUT2)
     2: i_37/O (LUT2)
     3: i_37/I0 (LUT2)
     4: i_93/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/Controller.vhd:25]
Inferred a: "set_disable_timing -from I1 -to O i_93"
Found timing loop:
     0: i_93/O (LUT2)
     1: i_93/I0 (LUT2)
     2: i_94/O (LUT2)
     3: i_94/I1 (LUT2)
     4: i_93/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/Controller.vhd:25]
Inferred a: "set_disable_timing -from I0 -to O i_93"
Found timing loop:
     0: i_94/O (LUT2)
     1: i_94/I1 (LUT2)
     2: i_93/O (LUT2)
     3: i_93/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/Controller.vhd:25]
Inferred a: "set_disable_timing -from I1 -to O i_94"
Found timing loop:
     0: i_125/O (LUT2)
     1: i_125/I0 (LUT2)
     2: i_121/O (LUT2)
     3: i_121/I1 (LUT2)
     4: i_125/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/Controller.vhd:25]
Inferred a: "set_disable_timing -from I0 -to O i_125"
Found timing loop:
     0: i_126/O (LUT2)
     1: i_126/I1 (LUT2)
     2: i_125/O (LUT2)
     3: i_125/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/Controller.vhd:25]
Inferred a: "set_disable_timing -from I1 -to O i_126"
Found timing loop:
     0: i_126/O (LUT2)
     1: i_126/I0 (LUT2)
     2: i_39/O (LUT2)
     3: i_39/I1 (LUT2)
     4: i_126/O (LUT2)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/Controller.vhd:25]
Inferred a: "set_disable_timing -from I0 -to O i_126"
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1762.922 ; gain = 373.645 ; free physical = 4461 ; free virtual = 10962
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1762.922 ; gain = 373.645 ; free physical = 4461 ; free virtual = 10962
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1762.922 ; gain = 373.645 ; free physical = 4461 ; free virtual = 10962
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Found timing loop:
     0: w_spi_sleep_reg_i_3/O (LUT4)
     1: w_spi_sleep_reg_i_3/I1 (LUT4)
     2: w_spi_sleep_reg_i_7/O (LUT4)
     3: w_spi_sleep_reg_i_7/I2 (LUT4)
     4: w_spi_sleep_reg_i_7/O (LUT4)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/Controller.vhd:25]
Inferred a: "set_disable_timing -from I1 -to O w_spi_sleep_reg_i_3"
Found timing loop:
     0: \w_data_too_spitop_reg[15]_i_2 /O (LUT3)
     1: \w_data_too_spitop_reg[15]_i_2 /I2 (LUT3)
     2: w_control_answer_reg_i_1/O (LUT3)
     3: w_control_answer_reg_i_1/I2 (LUT3)
     4: \w_data_too_spitop_reg[15]_i_2 /O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/Controller.vhd:25]
Inferred a: "set_disable_timing -from I2 -to O \w_data_too_spitop_reg[15]_i_2 "
Found timing loop:
     0: w_control_answer_reg_i_3/O (LUT3)
     1: w_control_answer_reg_i_3/I1 (LUT3)
     2: w_control_answer_reg_i_3/O (LUT3)
CRITICAL WARNING: [Synth 8-295] found timing loop. [/home/daniel/SPI_project/SPI_project.srcs/sources_1/new/Controller.vhd:25]
Inferred a: "set_disable_timing -from I1 -to O w_control_answer_reg_i_3"
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1762.922 ; gain = 373.645 ; free physical = 4461 ; free virtual = 10962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1762.922 ; gain = 373.645 ; free physical = 4461 ; free virtual = 10962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1762.922 ; gain = 373.645 ; free physical = 4461 ; free virtual = 10962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1762.922 ; gain = 373.645 ; free physical = 4461 ; free virtual = 10962
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |BUFG  |     2|
|2     |LUT1  |     2|
|3     |LUT2  |    14|
|4     |LUT3  |    44|
|5     |LUT4  |    17|
|6     |LUT5  |     7|
|7     |LUT6  |    32|
|8     |MUXF7 |     2|
|9     |MUXF8 |     1|
|10    |FDCE  |    19|
|11    |FDPE  |    18|
|12    |FDRE  |     8|
|13    |LD    |    89|
|14    |LDC   |     1|
|15    |IBUF  |     3|
|16    |OBUF  |     1|
+------+------+------+

Report Instance Areas: 
+------+----------+---------------+------+
|      |Instance  |Module         |Cells |
+------+----------+---------------+------+
|1     |top       |               |   260|
|2     |  SPI     |SPI_topmodule  |   235|
|3     |    URECI |SPI_slave_reci |   131|
|4     |    UTRNS |SPI_slave_trns |    42|
+------+----------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1762.922 ; gain = 373.645 ; free physical = 4461 ; free virtual = 10962
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 14 critical warnings and 33 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1762.922 ; gain = 18.215 ; free physical = 4515 ; free virtual = 11015
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1762.922 ; gain = 373.645 ; free physical = 4515 ; free virtual = 11015
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 93 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1762.922 ; gain = 0.000 ; free physical = 4456 ; free virtual = 10956
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 90 instances were transformed.
  LD => LDCE: 89 instances
  LDC => LDCE: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
52 Infos, 87 Warnings, 48 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 1762.922 ; gain = 373.930 ; free physical = 4512 ; free virtual = 11012
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1762.922 ; gain = 0.000 ; free physical = 4512 ; free virtual = 11012
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/daniel/SPI_project/SPI_project.runs/synth_1/CONTROLLER.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file CONTROLLER_utilization_synth.rpt -pb CONTROLLER_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 14 22:27:11 2019...
