#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001ac9ce08e90 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ac9ce09020 .scope package, "amber48_pkg" "amber48_pkg" 3 1;
 .timescale 0 0;
P_000001ac9cd78db0 .param/l "BAU_BYTES" 1 3 8, C4<00000000000000000000000000001000>;
P_000001ac9cd78de8 .param/l "DMEM_DEPTH" 1 3 7, C4<00000000000000000000000100000000>;
P_000001ac9cd78e20 .param/l "IMEM_DEPTH" 1 3 6, C4<00000000000000000000000100000000>;
P_000001ac9cd78e58 .param/l "REG_ADDR_WIDTH" 1 3 5, C4<00000000000000000000000000000100>;
P_000001ac9cd78e90 .param/l "REG_COUNT" 1 3 4, C4<00000000000000000000000000010000>;
P_000001ac9cd78ec8 .param/l "XLEN" 1 3 3, C4<00000000000000000000000000110000>;
enum000001ac9cd8b6b0 .enum4 (4)
   "ALU_ADD" 4'b0000,
   "ALU_SUB" 4'b0001,
   "ALU_AND" 4'b0010,
   "ALU_OR" 4'b0011,
   "ALU_XOR" 4'b0100,
   "ALU_LSL" 4'b0101,
   "ALU_LSR" 4'b0110,
   "ALU_PASS" 4'b0111
 ;
enum000001ac9cd8b750 .enum4 (4)
   "BR_NONE" 4'b0000,
   "BR_UNCOND" 4'b0001,
   "BR_EQ" 4'b0010,
   "BR_NE" 4'b0011,
   "BR_LT_U" 4'b0100,
   "BR_LT_S" 4'b0101,
   "BR_GT_U" 4'b0110,
   "BR_GT_S" 4'b0111,
   "BR_ZERO" 4'b1000,
   "BR_NOT_ZERO" 4'b1001
 ;
enum000001ac9cd8b7f0 .enum4 (3)
   "TRAP_NONE" 3'b000,
   "TRAP_ILLEGAL" 3'b001,
   "TRAP_DATA_FAULT" 3'b010
 ;
S_000001ac9cd78f10 .scope module, "amber48_core_tb" "amber48_core_tb" 4 3;
 .timescale -9 -12;
v000001ac9ce68540_0 .var "clk", 0 0;
v000001ac9ce68cc0_0 .var "clk_en", 0 0;
v000001ac9ce67640_0 .net "dmem_addr", 47 0, L_000001ac9ce67aa0;  1 drivers
v000001ac9ce68180_0 .net "dmem_rdata", 47 0, v000001ac9ce63610_0;  1 drivers
v000001ac9ce675a0_0 .net "dmem_ready", 0 0, v000001ac9ce63e30_0;  1 drivers
v000001ac9ce68a40_0 .net "dmem_req", 0 0, L_000001ac9ce69550;  1 drivers
v000001ac9ce68d60_0 .net "dmem_trap", 0 0, v000001ac9ce63890_0;  1 drivers
v000001ac9ce68b80_0 .net "dmem_wdata", 47 0, L_000001ac9ce67be0;  1 drivers
v000001ac9ce67500_0 .net "dmem_we", 0 0, L_000001ac9ce687c0;  1 drivers
v000001ac9ce68220_0 .net "imem_addr", 47 0, v000001ac9ce64650_0;  1 drivers
v000001ac9ce68f40_0 .net "imem_data", 47 0, L_000001ac9ce696a0;  1 drivers
v000001ac9ce68ae0_0 .net "imem_valid", 0 0, v000001ac9ce68720_0;  1 drivers
v000001ac9ce676e0_0 .net "led_bus", 7 0, v000001ac9ce639d0_0;  1 drivers
v000001ac9ce69260_0 .net "retired", 0 0, L_000001ac9ce69e10;  1 drivers
v000001ac9ce680e0_0 .var "rst_ni", 0 0;
v000001ac9ce691c0_0 .net "trap", 0 0, L_000001ac9ce6a120;  1 drivers
v000001ac9ce682c0_0 .net "trap_cause", 2 0, L_000001ac9ce6bb00;  1 drivers
v000001ac9ce68fe0_0 .net "uart_tx_data", 7 0, v000001ac9ce63bb0_0;  1 drivers
v000001ac9ce68360_0 .net "uart_tx_valid", 0 0, v000001ac9ce63c50_0;  1 drivers
S_000001ac9cd600e0 .scope begin, "$unm_blk_88" "$unm_blk_88" 4 96, 4 96 0, S_000001ac9cd78f10;
 .timescale -9 -12;
v000001ac9cdc03f0_0 .var/2u "cycle_count", 31 0;
E_000001ac9ce02f90 .event posedge, v000001ac9cdc0df0_0;
E_000001ac9ce02290 .event anyedge, v000001ac9cdbfb30_0;
S_000001ac9cd60270 .scope module, "u_core" "amber48_core" 4 30, 5 1 0, S_000001ac9cd78f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_ni";
    .port_info 2 /INPUT 1 "clk_en_i";
    .port_info 3 /OUTPUT 48 "imem_addr_o";
    .port_info 4 /INPUT 48 "imem_data_i";
    .port_info 5 /INPUT 1 "imem_valid_i";
    .port_info 6 /OUTPUT 1 "trap_o";
    .port_info 7 /OUTPUT 3 "trap_cause_o";
    .port_info 8 /OUTPUT 1 "retired_o";
    .port_info 9 /OUTPUT 1 "dmem_req_o";
    .port_info 10 /OUTPUT 1 "dmem_we_o";
    .port_info 11 /OUTPUT 48 "dmem_addr_o";
    .port_info 12 /OUTPUT 48 "dmem_wdata_o";
    .port_info 13 /INPUT 48 "dmem_rdata_i";
    .port_info 14 /INPUT 1 "dmem_ready_i";
    .port_info 15 /INPUT 1 "dmem_trap_i";
P_000001ac9cd8d540 .param/l "PC_INCREMENT" 1 5 23, C4<000000000000000000000000000000000000000000001000>;
P_000001ac9cd8d578 .param/l "REG_ZERO" 1 5 24, C4<0000>;
L_000001ac9cdae400 .functor AND 1, L_000001ac9ce678c0, L_000001ac9ce68400, C4<1>, C4<1>;
L_000001ac9cdaef60 .functor OR 1, L_000001ac9ce69080, L_000001ac9ce68e00, C4<0>, C4<0>;
L_000001ac9cd60620 .functor AND 1, L_000001ac9cdae400, L_000001ac9cdaef60, C4<1>, C4<1>;
L_000001ac9ce69fd0 .functor AND 1, L_000001ac9cd60620, L_000001ac9ce67b40, C4<1>, C4<1>;
L_000001ac9ce69da0 .functor AND 1, L_000001ac9ce68c20, L_000001ac9ce69120, C4<1>, C4<1>;
L_000001ac9ce69cc0 .functor OR 1, L_000001ac9ce68680, L_000001ac9ce67a00, C4<0>, C4<0>;
L_000001ac9ce69550 .functor AND 1, L_000001ac9ce69da0, L_000001ac9ce69cc0, C4<1>, C4<1>;
L_000001ac9ce69b00 .functor AND 1, L_000001ac9ce69300, L_000001ac9ce67460, C4<1>, C4<1>;
L_000001ac9ce69b70 .functor AND 1, L_000001ac9ce69b00, L_000001ac9ce67dc0, C4<1>, C4<1>;
L_000001ac9ce69630 .functor OR 1, L_000001ac9ce68040, v000001ac9ce63e30_0, C4<0>, C4<0>;
L_000001ac9ce695c0 .functor AND 1, L_000001ac9ce69b70, L_000001ac9ce69630, C4<1>, C4<1>;
L_000001ac9ce69470 .functor AND 1, L_000001ac9ce6a5c0, L_000001ac9ce6b380, C4<1>, C4<1>;
L_000001ac9ce697f0 .functor AND 1, L_000001ac9ce69470, L_000001ac9ce6af20, C4<1>, C4<1>;
L_000001ac9ce69e80 .functor AND 1, L_000001ac9ce697f0, v000001ac9ce63e30_0, C4<1>, C4<1>;
L_000001ac9ce6a120 .functor AND 1, L_000001ac9ce6ab60, L_000001ac9ce6ac00, C4<1>, C4<1>;
L_000001ac9ce69e10 .functor OR 1, L_000001ac9ce695c0, L_000001ac9ce69e80, C4<0>, C4<0>;
v000001ac9cdbfd10_0 .net *"_ivl_1", 0 0, L_000001ac9ce678c0;  1 drivers
v000001ac9cdbff90_0 .net *"_ivl_11", 0 0, L_000001ac9ce68e00;  1 drivers
v000001ac9cdc0b70_0 .net *"_ivl_13", 0 0, L_000001ac9cdaef60;  1 drivers
v000001ac9ce62f00_0 .net *"_ivl_17", 0 0, L_000001ac9ce67b40;  1 drivers
v000001ac9ce61600_0 .net *"_ivl_23", 0 0, L_000001ac9ce68c20;  1 drivers
v000001ac9ce61a60_0 .net *"_ivl_25", 0 0, L_000001ac9ce67960;  1 drivers
v000001ac9ce617e0_0 .net *"_ivl_27", 0 0, L_000001ac9ce69120;  1 drivers
v000001ac9ce61ce0_0 .net *"_ivl_29", 0 0, L_000001ac9ce69da0;  1 drivers
v000001ac9ce625a0_0 .net *"_ivl_3", 0 0, L_000001ac9ce68ea0;  1 drivers
v000001ac9ce61740_0 .net *"_ivl_31", 0 0, L_000001ac9ce68680;  1 drivers
v000001ac9ce62640_0 .net *"_ivl_33", 0 0, L_000001ac9ce67a00;  1 drivers
v000001ac9ce620a0_0 .net *"_ivl_35", 0 0, L_000001ac9ce69cc0;  1 drivers
v000001ac9ce61420_0 .net *"_ivl_45", 0 0, L_000001ac9ce67c80;  1 drivers
v000001ac9ce62500_0 .net *"_ivl_47", 47 0, L_000001ac9ce68860;  1 drivers
v000001ac9ce62d20_0 .net *"_ivl_5", 0 0, L_000001ac9ce68400;  1 drivers
v000001ac9ce623c0_0 .net *"_ivl_51", 0 0, L_000001ac9ce69300;  1 drivers
v000001ac9ce626e0_0 .net *"_ivl_53", 0 0, L_000001ac9ce67460;  1 drivers
v000001ac9ce62dc0_0 .net *"_ivl_55", 0 0, L_000001ac9ce69b00;  1 drivers
v000001ac9ce628c0_0 .net *"_ivl_57", 0 0, L_000001ac9ce67d20;  1 drivers
v000001ac9ce614c0_0 .net *"_ivl_59", 0 0, L_000001ac9ce67dc0;  1 drivers
v000001ac9ce62e60_0 .net *"_ivl_61", 0 0, L_000001ac9ce69b70;  1 drivers
v000001ac9ce61ec0_0 .net *"_ivl_63", 0 0, L_000001ac9ce67fa0;  1 drivers
v000001ac9ce62780_0 .net *"_ivl_65", 0 0, L_000001ac9ce68040;  1 drivers
v000001ac9ce62fa0_0 .net *"_ivl_67", 0 0, L_000001ac9ce69630;  1 drivers
v000001ac9ce62820_0 .net *"_ivl_7", 0 0, L_000001ac9cdae400;  1 drivers
v000001ac9ce616a0_0 .net *"_ivl_71", 0 0, L_000001ac9ce6a5c0;  1 drivers
v000001ac9ce62280_0 .net *"_ivl_73", 0 0, L_000001ac9ce6b380;  1 drivers
v000001ac9ce63040_0 .net *"_ivl_75", 0 0, L_000001ac9ce69470;  1 drivers
v000001ac9ce62a00_0 .net *"_ivl_77", 0 0, L_000001ac9ce6bd80;  1 drivers
v000001ac9ce61880_0 .net *"_ivl_79", 0 0, L_000001ac9ce6af20;  1 drivers
v000001ac9ce61f60_0 .net *"_ivl_81", 0 0, L_000001ac9ce697f0;  1 drivers
v000001ac9ce61560_0 .net *"_ivl_85", 0 0, L_000001ac9ce6ab60;  1 drivers
v000001ac9ce61920_0 .net *"_ivl_87", 0 0, L_000001ac9ce6ac00;  1 drivers
v000001ac9ce62960_0 .net *"_ivl_9", 0 0, L_000001ac9ce69080;  1 drivers
v000001ac9ce619c0_0 .net "clk_en_i", 0 0, v000001ac9ce68cc0_0;  1 drivers
v000001ac9ce61e20_0 .net "clk_i", 0 0, v000001ac9ce68540_0;  1 drivers
v000001ac9ce61c40_0 .net "dmem_addr_o", 47 0, L_000001ac9ce67aa0;  alias, 1 drivers
v000001ac9ce62aa0_0 .net "dmem_rdata_i", 47 0, v000001ac9ce63610_0;  alias, 1 drivers
v000001ac9ce61b00_0 .net "dmem_ready_i", 0 0, v000001ac9ce63e30_0;  alias, 1 drivers
v000001ac9ce61ba0_0 .net "dmem_req_o", 0 0, L_000001ac9ce69550;  alias, 1 drivers
v000001ac9ce630e0_0 .net "dmem_trap_i", 0 0, v000001ac9ce63890_0;  alias, 1 drivers
v000001ac9ce62140_0 .net "dmem_wdata_o", 47 0, L_000001ac9ce67be0;  alias, 1 drivers
v000001ac9ce63180_0 .net "dmem_we_o", 0 0, L_000001ac9ce687c0;  alias, 1 drivers
v000001ac9ce632c0_0 .var "ex_stage_next", 260 0;
v000001ac9ce62000_0 .var "ex_stage_q", 260 0;
v000001ac9ce61d80_0 .var "ex_stage_result", 156 0;
v000001ac9ce621e0_0 .net "ex_stage_result_raw", 156 0, L_000001ac9cdaec50;  1 drivers
v000001ac9ce62320_0 .net "id_stage_from_decoder", 123 0, L_000001ac9cdae550;  1 drivers
v000001ac9ce62c80_0 .var "id_stage_next", 123 0;
v000001ac9ce62b40_0 .var "id_stage_q", 123 0;
v000001ac9ce62460_0 .var "if_stage_next", 96 0;
v000001ac9ce62be0_0 .var "if_stage_q", 96 0;
v000001ac9ce63220_0 .net "imem_addr_o", 47 0, v000001ac9ce64650_0;  alias, 1 drivers
v000001ac9ce64330_0 .net "imem_data_i", 47 0, L_000001ac9ce696a0;  alias, 1 drivers
v000001ac9ce64c90_0 .net "imem_valid_i", 0 0, v000001ac9ce68720_0;  alias, 1 drivers
v000001ac9ce634d0_0 .net "mem_request_pending", 0 0, L_000001ac9cd60620;  1 drivers
v000001ac9ce64830_0 .var "pc_next", 47 0;
v000001ac9ce64650_0 .var "pc_q", 47 0;
v000001ac9ce648d0_0 .net "pipeline_stall", 0 0, L_000001ac9ce69fd0;  1 drivers
v000001ac9ce64e70_0 .net "retired_o", 0 0, L_000001ac9ce69e10;  alias, 1 drivers
v000001ac9ce646f0_0 .var "rf_req", 61 0;
v000001ac9ce645b0_0 .net "rf_rs1", 47 0, v000001ac9cdbf770_0;  1 drivers
v000001ac9ce64970_0 .net "rf_rs2", 47 0, v000001ac9cdbf310_0;  1 drivers
v000001ac9ce63ed0_0 .net "rst_ni", 0 0, v000001ac9ce680e0_0;  1 drivers
v000001ac9ce63b10_0 .net "store_commit", 0 0, L_000001ac9ce69e80;  1 drivers
v000001ac9ce63430_0 .net "trap_cause_o", 2 0, L_000001ac9ce6bb00;  alias, 1 drivers
v000001ac9ce64d30_0 .net "trap_o", 0 0, L_000001ac9ce6a120;  alias, 1 drivers
v000001ac9ce64dd0_0 .net "writeback_data", 47 0, L_000001ac9ce685e0;  1 drivers
v000001ac9ce643d0_0 .net "writeback_en", 0 0, L_000001ac9ce695c0;  1 drivers
E_000001ac9ce02710/0 .event anyedge, v000001ac9ce64650_0, v000001ac9cdbf9f0_0, v000001ac9cdc0fd0_0, v000001ac9cdc07b0_0;
E_000001ac9ce02710/1 .event anyedge, v000001ac9ce64c90_0, v000001ac9ce64330_0, v000001ac9ce648d0_0, v000001ac9ce62b40_0;
E_000001ac9ce02710/2 .event anyedge, v000001ac9ce62b40_0, v000001ac9cdbf770_0, v000001ac9cdbf310_0, v000001ac9ce62b40_0;
E_000001ac9ce02710/3 .event anyedge, v000001ac9ce62b40_0, v000001ac9ce62b40_0, v000001ac9ce62b40_0, v000001ac9ce62b40_0;
E_000001ac9ce02710/4 .event anyedge, v000001ac9ce62b40_0, v000001ac9ce62b40_0, v000001ac9ce62b40_0, v000001ac9ce62b40_0;
E_000001ac9ce02710/5 .event anyedge, v000001ac9ce61d80_0, v000001ac9ce61d80_0, v000001ac9ce61d80_0, v000001ac9ce61d80_0;
E_000001ac9ce02710/6 .event anyedge, v000001ac9ce62b40_0;
E_000001ac9ce02710 .event/or E_000001ac9ce02710/0, E_000001ac9ce02710/1, E_000001ac9ce02710/2, E_000001ac9ce02710/3, E_000001ac9ce02710/4, E_000001ac9ce02710/5, E_000001ac9ce02710/6;
E_000001ac9ce02d90/0 .event anyedge, v000001ac9ce62b40_0, v000001ac9ce62b40_0, v000001ac9ce61d80_0, v000001ac9ce643d0_0;
E_000001ac9ce02d90/1 .event anyedge, v000001ac9ce64dd0_0;
E_000001ac9ce02d90 .event/or E_000001ac9ce02d90/0, E_000001ac9ce02d90/1;
E_000001ac9ce02590/0 .event anyedge, v000001ac9cdbf6d0_0, v000001ac9cdbf6d0_0, v000001ac9cdbf6d0_0, v000001ac9cdbf6d0_0;
E_000001ac9ce02590/1 .event anyedge, v000001ac9ce61b00_0, v000001ac9ce630e0_0;
E_000001ac9ce02590 .event/or E_000001ac9ce02590/0, E_000001ac9ce02590/1;
L_000001ac9ce678c0 .part v000001ac9ce62000_0, 260, 1;
L_000001ac9ce68ea0 .part v000001ac9ce62000_0, 3, 1;
L_000001ac9ce68400 .reduce/nor L_000001ac9ce68ea0;
L_000001ac9ce69080 .part v000001ac9ce62000_0, 5, 1;
L_000001ac9ce68e00 .part v000001ac9ce62000_0, 4, 1;
L_000001ac9ce67b40 .reduce/nor v000001ac9ce63e30_0;
L_000001ac9ce68c20 .part v000001ac9ce61d80_0, 156, 1;
L_000001ac9ce67960 .part v000001ac9ce61d80_0, 3, 1;
L_000001ac9ce69120 .reduce/nor L_000001ac9ce67960;
L_000001ac9ce68680 .part v000001ac9ce61d80_0, 54, 1;
L_000001ac9ce67a00 .part v000001ac9ce61d80_0, 53, 1;
L_000001ac9ce687c0 .part v000001ac9ce61d80_0, 53, 1;
L_000001ac9ce67aa0 .part v000001ac9ce61d80_0, 108, 48;
L_000001ac9ce67be0 .part v000001ac9ce61d80_0, 56, 48;
L_000001ac9ce67c80 .part v000001ac9ce61d80_0, 54, 1;
L_000001ac9ce68860 .part v000001ac9ce61d80_0, 108, 48;
L_000001ac9ce685e0 .functor MUXZ 48, L_000001ac9ce68860, v000001ac9ce63610_0, L_000001ac9ce67c80, C4<>;
L_000001ac9ce69300 .part v000001ac9ce61d80_0, 156, 1;
L_000001ac9ce67460 .part v000001ac9ce61d80_0, 55, 1;
L_000001ac9ce67d20 .part v000001ac9ce61d80_0, 3, 1;
L_000001ac9ce67dc0 .reduce/nor L_000001ac9ce67d20;
L_000001ac9ce67fa0 .part v000001ac9ce61d80_0, 54, 1;
L_000001ac9ce68040 .reduce/nor L_000001ac9ce67fa0;
L_000001ac9ce6a5c0 .part v000001ac9ce61d80_0, 156, 1;
L_000001ac9ce6b380 .part v000001ac9ce61d80_0, 53, 1;
L_000001ac9ce6bd80 .part v000001ac9ce61d80_0, 3, 1;
L_000001ac9ce6af20 .reduce/nor L_000001ac9ce6bd80;
L_000001ac9ce6ab60 .part v000001ac9ce61d80_0, 156, 1;
L_000001ac9ce6ac00 .part v000001ac9ce61d80_0, 3, 1;
L_000001ac9ce6bb00 .part v000001ac9ce61d80_0, 0, 3;
S_000001ac9cd65680 .scope module, "u_alu" "amber48_alu" 5 62, 6 1 0, S_000001ac9cd60270;
 .timescale 0 0;
    .port_info 0 /INPUT 261 "ex_i";
    .port_info 1 /OUTPUT 157 "ex_o";
L_000001ac9cdaec50 .functor BUFZ 157, v000001ac9cdc0170_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v000001ac9cdbf8b0_0 .var "branch_cmp_b", 47 0;
v000001ac9cdc07b0_0 .net "ex_i", 260 0, v000001ac9ce62000_0;  1 drivers
v000001ac9cdbf6d0_0 .net "ex_o", 156 0, L_000001ac9cdaec50;  alias, 1 drivers
v000001ac9cdc0170_0 .var "ex_r", 156 0;
v000001ac9cdc0d50_0 .var "operand_b", 47 0;
v000001ac9cdc0530_0 .var "shamt", 5 0;
v000001ac9cdbf270_0 .var "trap_active", 0 0;
E_000001ac9ce02a90/0 .event anyedge, v000001ac9cdc07b0_0, v000001ac9cdc07b0_0, v000001ac9cdc07b0_0, v000001ac9cdc07b0_0;
E_000001ac9ce02a90/1 .event anyedge, v000001ac9cdc07b0_0, v000001ac9cdc07b0_0, v000001ac9cdc07b0_0, v000001ac9cdc07b0_0;
E_000001ac9ce02a90/2 .event anyedge, v000001ac9cdc07b0_0, v000001ac9cdc07b0_0, v000001ac9cdc0d50_0, v000001ac9cdc07b0_0;
E_000001ac9ce02a90/3 .event anyedge, v000001ac9cdc07b0_0, v000001ac9cdc07b0_0, v000001ac9cdc07b0_0, v000001ac9cdc07b0_0;
E_000001ac9ce02a90 .event/or E_000001ac9ce02a90/0, E_000001ac9ce02a90/1, E_000001ac9ce02a90/2, E_000001ac9ce02a90/3;
S_000001ac9cd65810 .scope module, "u_decoder" "amber48_decoder" 5 49, 7 1 0, S_000001ac9cd60270;
 .timescale 0 0;
    .port_info 0 /INPUT 97 "fetch_i";
    .port_info 1 /OUTPUT 124 "decode_o";
P_000001ac9cdceae0 .param/l "OPCODE_ADD_IMM" 1 7 10, C4<00010001>;
P_000001ac9cdceb18 .param/l "OPCODE_ADD_REG" 1 7 9, C4<00010000>;
P_000001ac9cdceb50 .param/l "OPCODE_AND_REG" 1 7 13, C4<00100000>;
P_000001ac9cdceb88 .param/l "OPCODE_BRANCH_ALWAYS" 1 7 27, C4<01001000>;
P_000001ac9cdcebc0 .param/l "OPCODE_BRANCH_EQ" 1 7 19, C4<01000000>;
P_000001ac9cdcebf8 .param/l "OPCODE_BRANCH_GTS" 1 7 24, C4<01000101>;
P_000001ac9cdcec30 .param/l "OPCODE_BRANCH_GTU" 1 7 23, C4<01000100>;
P_000001ac9cdcec68 .param/l "OPCODE_BRANCH_LTS" 1 7 22, C4<01000011>;
P_000001ac9cdceca0 .param/l "OPCODE_BRANCH_LTU" 1 7 21, C4<01000010>;
P_000001ac9cdcecd8 .param/l "OPCODE_BRANCH_NE" 1 7 20, C4<01000001>;
P_000001ac9cdced10 .param/l "OPCODE_BRANCH_NOTZERO" 1 7 26, C4<01000111>;
P_000001ac9cdced48 .param/l "OPCODE_BRANCH_ZERO" 1 7 25, C4<01000110>;
P_000001ac9cdced80 .param/l "OPCODE_LOAD" 1 7 28, C4<01100000>;
P_000001ac9cdcedb8 .param/l "OPCODE_LSL" 1 7 17, C4<00110000>;
P_000001ac9cdcedf0 .param/l "OPCODE_LSR" 1 7 18, C4<00110001>;
P_000001ac9cdcee28 .param/l "OPCODE_OR_REG" 1 7 14, C4<00100001>;
P_000001ac9cdcee60 .param/l "OPCODE_STORE" 1 7 29, C4<01100001>;
P_000001ac9cdcee98 .param/l "OPCODE_SUB_IMM" 1 7 12, C4<00010011>;
P_000001ac9cdceed0 .param/l "OPCODE_SUB_REG" 1 7 11, C4<00010010>;
P_000001ac9cdcef08 .param/l "OPCODE_UPPER_IMM" 1 7 8, C4<00000000>;
P_000001ac9cdcef40 .param/l "OPCODE_XOR_IMM" 1 7 16, C4<00100011>;
P_000001ac9cdcef78 .param/l "OPCODE_XOR_REG" 1 7 15, C4<00100010>;
L_000001ac9cdae550 .functor BUFZ 124, v000001ac9cdbfdb0_0, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
v000001ac9cdc0fd0_0 .net "decode_o", 123 0, L_000001ac9cdae550;  alias, 1 drivers
v000001ac9cdbfdb0_0 .var "decode_r", 123 0;
v000001ac9cdbf9f0_0 .net "fetch_i", 96 0, v000001ac9ce62be0_0;  1 drivers
v000001ac9cdc0990_0 .var "imm_ext", 47 0;
v000001ac9cdbf950_0 .var "opcode", 7 0;
v000001ac9cdc05d0_0 .var "rd_field", 3 0;
v000001ac9cdc0710_0 .var "rs1_field", 3 0;
v000001ac9cdc0850_0 .var "rs2_field", 3 0;
E_000001ac9ce02bd0/0 .event anyedge, v000001ac9cdbf9f0_0, v000001ac9cdbf9f0_0, v000001ac9cdbf9f0_0, v000001ac9cdbf9f0_0;
E_000001ac9ce02bd0/1 .event anyedge, v000001ac9cdbf9f0_0, v000001ac9cdbf9f0_0, v000001ac9cdbf9f0_0, v000001ac9cdbf9f0_0;
E_000001ac9ce02bd0 .event/or E_000001ac9ce02bd0/0, E_000001ac9ce02bd0/1;
S_000001ac9cd43490 .scope module, "u_regfile" "amber48_regfile" 5 54, 8 1 0, S_000001ac9cd60270;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_ni";
    .port_info 2 /INPUT 62 "req_i";
    .port_info 3 /OUTPUT 48 "rd_a_o";
    .port_info 4 /OUTPUT 48 "rd_b_o";
P_000001ac9ce02350 .param/l "REG_ZERO" 1 8 13, C4<0000>;
v000001ac9cdc0df0_0 .net "clk_i", 0 0, v000001ac9ce68540_0;  alias, 1 drivers
v000001ac9cdc08f0_0 .var/i "idx", 31 0;
v000001ac9cdbf770_0 .var "rd_a_o", 47 0;
v000001ac9cdbf310_0 .var "rd_b_o", 47 0;
v000001ac9cdc0ad0 .array "regs", 0 15, 47 0;
v000001ac9cdbf810_0 .net "req_i", 61 0, v000001ac9ce646f0_0;  1 drivers
v000001ac9cdbfb30_0 .net "rst_ni", 0 0, v000001ac9ce680e0_0;  alias, 1 drivers
v000001ac9cdc0ad0_0 .array/port v000001ac9cdc0ad0, 0;
v000001ac9cdc0ad0_1 .array/port v000001ac9cdc0ad0, 1;
v000001ac9cdc0ad0_2 .array/port v000001ac9cdc0ad0, 2;
E_000001ac9ce02f10/0 .event anyedge, v000001ac9cdbf810_0, v000001ac9cdc0ad0_0, v000001ac9cdc0ad0_1, v000001ac9cdc0ad0_2;
v000001ac9cdc0ad0_3 .array/port v000001ac9cdc0ad0, 3;
v000001ac9cdc0ad0_4 .array/port v000001ac9cdc0ad0, 4;
v000001ac9cdc0ad0_5 .array/port v000001ac9cdc0ad0, 5;
v000001ac9cdc0ad0_6 .array/port v000001ac9cdc0ad0, 6;
E_000001ac9ce02f10/1 .event anyedge, v000001ac9cdc0ad0_3, v000001ac9cdc0ad0_4, v000001ac9cdc0ad0_5, v000001ac9cdc0ad0_6;
v000001ac9cdc0ad0_7 .array/port v000001ac9cdc0ad0, 7;
v000001ac9cdc0ad0_8 .array/port v000001ac9cdc0ad0, 8;
v000001ac9cdc0ad0_9 .array/port v000001ac9cdc0ad0, 9;
v000001ac9cdc0ad0_10 .array/port v000001ac9cdc0ad0, 10;
E_000001ac9ce02f10/2 .event anyedge, v000001ac9cdc0ad0_7, v000001ac9cdc0ad0_8, v000001ac9cdc0ad0_9, v000001ac9cdc0ad0_10;
v000001ac9cdc0ad0_11 .array/port v000001ac9cdc0ad0, 11;
v000001ac9cdc0ad0_12 .array/port v000001ac9cdc0ad0, 12;
v000001ac9cdc0ad0_13 .array/port v000001ac9cdc0ad0, 13;
v000001ac9cdc0ad0_14 .array/port v000001ac9cdc0ad0, 14;
E_000001ac9ce02f10/3 .event anyedge, v000001ac9cdc0ad0_11, v000001ac9cdc0ad0_12, v000001ac9cdc0ad0_13, v000001ac9cdc0ad0_14;
v000001ac9cdc0ad0_15 .array/port v000001ac9cdc0ad0, 15;
E_000001ac9ce02f10/4 .event anyedge, v000001ac9cdc0ad0_15, v000001ac9cdbf810_0;
E_000001ac9ce02f10 .event/or E_000001ac9ce02f10/0, E_000001ac9ce02f10/1, E_000001ac9ce02f10/2, E_000001ac9ce02f10/3, E_000001ac9ce02f10/4;
E_000001ac9ce02410/0 .event negedge, v000001ac9cdbfb30_0;
E_000001ac9ce02410/1 .event posedge, v000001ac9cdc0df0_0;
E_000001ac9ce02410 .event/or E_000001ac9ce02410/0, E_000001ac9ce02410/1;
S_000001ac9cd43620 .scope module, "u_dmem" "amber48_dmem" 4 61, 9 1 0, S_000001ac9cd78f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_ni";
    .port_info 2 /INPUT 1 "req_i";
    .port_info 3 /INPUT 1 "we_i";
    .port_info 4 /INPUT 48 "addr_i";
    .port_info 5 /INPUT 48 "wdata_i";
    .port_info 6 /OUTPUT 48 "rdata_o";
    .port_info 7 /OUTPUT 1 "ready_o";
    .port_info 8 /OUTPUT 1 "trap_o";
    .port_info 9 /OUTPUT 8 "led_o";
    .port_info 10 /OUTPUT 1 "uart_tx_valid_o";
    .port_info 11 /OUTPUT 8 "uart_tx_data_o";
P_000001ac9cd283c0 .param/l "ADDR_LSB" 1 9 21, C4<00000000000000000000000000000011>;
P_000001ac9cd283f8 .param/l "DEPTH" 0 9 5, C4<00000000000000000000000100000000>;
P_000001ac9cd28430 .param/l "HIGH_MSB" 1 9 23, C4<00000000000000000000000000001011>;
P_000001ac9cd28468 .param/l "INDEX_WIDTH" 1 9 22, C4<00000000000000000000000000001000>;
P_000001ac9cd284a0 .param/str "INIT_FILE" 0 9 4, "\000";
P_000001ac9cd284d8 .param/l "MMIO_LED_IDX" 1 9 24, C4<00000000000000000000000011111111>;
P_000001ac9cd28510 .param/l "MMIO_UART_IDX" 1 9 25, C4<00000000000000000000000011111110>;
v000001ac9ce64f10_0 .net *"_ivl_10", 31 0, L_000001ac9ce6be20;  1 drivers
L_000001ac9ce72468 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac9ce65050_0 .net *"_ivl_13", 23 0, L_000001ac9ce72468;  1 drivers
L_000001ac9ce724b0 .functor BUFT 1, C4<00000000000000000000000011111111>, C4<0>, C4<0>, C4<0>;
v000001ac9ce63750_0 .net/2u *"_ivl_14", 31 0, L_000001ac9ce724b0;  1 drivers
v000001ac9ce64ab0_0 .net *"_ivl_18", 31 0, L_000001ac9ce6a520;  1 drivers
L_000001ac9ce724f8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ac9ce64fb0_0 .net *"_ivl_21", 23 0, L_000001ac9ce724f8;  1 drivers
L_000001ac9ce72540 .functor BUFT 1, C4<00000000000000000000000011111110>, C4<0>, C4<0>, C4<0>;
v000001ac9ce63f70_0 .net/2u *"_ivl_22", 31 0, L_000001ac9ce72540;  1 drivers
v000001ac9ce637f0_0 .net *"_ivl_3", 2 0, L_000001ac9ce6a840;  1 drivers
v000001ac9ce64470_0 .net *"_ivl_7", 36 0, L_000001ac9ce6aac0;  1 drivers
v000001ac9ce650f0_0 .net "addr_i", 47 0, L_000001ac9ce67aa0;  alias, 1 drivers
v000001ac9ce63570_0 .net "addr_index", 7 0, L_000001ac9ce6a480;  1 drivers
v000001ac9ce64b50_0 .net "clk_i", 0 0, v000001ac9ce68540_0;  alias, 1 drivers
v000001ac9ce64510_0 .net "is_mmio_led", 0 0, L_000001ac9ce6bce0;  1 drivers
v000001ac9ce64bf0_0 .net "is_mmio_uart", 0 0, L_000001ac9ce6b600;  1 drivers
v000001ac9ce639d0_0 .var "led_o", 7 0;
v000001ac9ce63930_0 .var "led_q", 7 0;
v000001ac9ce65190_0 .net "misaligned", 0 0, L_000001ac9ce6b6a0;  1 drivers
v000001ac9ce64290_0 .net "out_of_bounds", 0 0, L_000001ac9ce6b1a0;  1 drivers
v000001ac9ce652d0 .array "ram", 255 0, 47 0;
v000001ac9ce63610_0 .var "rdata_o", 47 0;
v000001ac9ce63e30_0 .var "ready_o", 0 0;
v000001ac9ce65230_0 .net "req_i", 0 0, L_000001ac9ce69550;  alias, 1 drivers
v000001ac9ce636b0_0 .net "rst_ni", 0 0, v000001ac9ce680e0_0;  alias, 1 drivers
v000001ac9ce63890_0 .var "trap_o", 0 0;
v000001ac9ce63a70_0 .var "uart_q", 7 0;
v000001ac9ce63bb0_0 .var "uart_tx_data_o", 7 0;
v000001ac9ce63c50_0 .var "uart_tx_valid_o", 0 0;
v000001ac9ce63cf0_0 .net "wdata_i", 47 0, L_000001ac9ce67be0;  alias, 1 drivers
v000001ac9ce640b0_0 .net "we_i", 0 0, L_000001ac9ce687c0;  alias, 1 drivers
L_000001ac9ce6a480 .part L_000001ac9ce67aa0, 3, 8;
L_000001ac9ce6a840 .part L_000001ac9ce67aa0, 0, 3;
L_000001ac9ce6b6a0 .reduce/or L_000001ac9ce6a840;
L_000001ac9ce6aac0 .part L_000001ac9ce67aa0, 11, 37;
L_000001ac9ce6b1a0 .reduce/or L_000001ac9ce6aac0;
L_000001ac9ce6be20 .concat [ 8 24 0 0], L_000001ac9ce6a480, L_000001ac9ce72468;
L_000001ac9ce6bce0 .cmp/eq 32, L_000001ac9ce6be20, L_000001ac9ce724b0;
L_000001ac9ce6a520 .concat [ 8 24 0 0], L_000001ac9ce6a480, L_000001ac9ce724f8;
L_000001ac9ce6b600 .cmp/eq 32, L_000001ac9ce6a520, L_000001ac9ce72540;
S_000001ac9cd28550 .scope begin, "$unm_blk_66" "$unm_blk_66" 9 76, 9 76 0, S_000001ac9cd43620;
 .timescale 0 0;
v000001ac9ce64a10_0 .var "mem_rdata", 47 0;
S_000001ac9cd1b940 .scope begin, "init_zero" "init_zero" 9 42, 9 42 0, S_000001ac9cd43620;
 .timescale 0 0;
v000001ac9ce64790_0 .var/i "i", 31 0;
S_000001ac9ce66a90 .scope module, "u_imem" "amber48_imem" 4 51, 10 1 0, S_000001ac9cd78f10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_ni";
    .port_info 2 /INPUT 48 "addr_i";
    .port_info 3 /OUTPUT 48 "data_o";
    .port_info 4 /OUTPUT 1 "valid_o";
P_000001ac9cd286e0 .param/l "ADDR_LSB" 1 10 14, C4<00000000000000000000000000000011>;
P_000001ac9cd28718 .param/l "DEPTH" 0 10 5, C4<00000000000000000000000100000000>;
P_000001ac9cd28750 .param/l "INDEX_WIDTH" 1 10 15, C4<00000000000000000000000000001000>;
P_000001ac9cd28788 .param/str "INIT_FILE" 0 10 4, "build/amber48_smoke.hex";
L_000001ac9ce696a0 .functor BUFZ 48, v000001ac9ce68900_0, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000>;
v000001ac9ce63d90_0 .net "addr_i", 47 0, v000001ac9ce64650_0;  alias, 1 drivers
v000001ac9ce64010_0 .net "addr_index", 7 0, L_000001ac9ce6ba60;  1 drivers
v000001ac9ce64150_0 .net "clk_i", 0 0, v000001ac9ce68540_0;  alias, 1 drivers
v000001ac9ce641f0_0 .net "data_o", 47 0, L_000001ac9ce696a0;  alias, 1 drivers
v000001ac9ce68900_0 .var "data_q", 47 0;
v000001ac9ce67e60 .array "rom", 255 0, 47 0;
v000001ac9ce67f00_0 .net "rst_ni", 0 0, v000001ac9ce680e0_0;  alias, 1 drivers
v000001ac9ce68720_0 .var "valid_o", 0 0;
L_000001ac9ce6ba60 .part v000001ac9ce64650_0, 3, 8;
S_000001ac9cd790a0 .scope module, "reset_sync" "reset_sync" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i";
    .port_info 1 /INPUT 1 "rst_ni";
    .port_info 2 /OUTPUT 1 "rst_no";
P_000001ac9ce02550 .param/l "STAGES" 0 11 3, C4<00000000000000000000000000000010>;
o000001ac9ce12198 .functor BUFZ 1, C4<z>; HiZ drive
v000001ac9ce67780_0 .net "clk_i", 0 0, o000001ac9ce12198;  0 drivers
o000001ac9ce121c8 .functor BUFZ 1, C4<z>; HiZ drive
v000001ac9ce67820_0 .net "rst_ni", 0 0, o000001ac9ce121c8;  0 drivers
v000001ac9ce684a0_0 .net "rst_no", 0 0, L_000001ac9ce6b420;  1 drivers
v000001ac9ce689a0_0 .var "sync_ff", 1 0;
E_000001ac9ce02e10/0 .event negedge, v000001ac9ce67820_0;
E_000001ac9ce02e10/1 .event posedge, v000001ac9ce67780_0;
E_000001ac9ce02e10 .event/or E_000001ac9ce02e10/0, E_000001ac9ce02e10/1;
L_000001ac9ce6b420 .part v000001ac9ce689a0_0, 1, 1;
    .scope S_000001ac9cd65810;
T_0 ;
Ewait_0 .event/or E_000001ac9ce02bd0, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 124;
    %store/vec4 v000001ac9cdbfdb0_0, 0, 124;
    %load/vec4 v000001ac9cdbf9f0_0;
    %parti/u 8, 40, 32;
    %store/vec4 v000001ac9cdbf950_0, 0, 8;
    %load/vec4 v000001ac9cdbf9f0_0;
    %parti/u 4, 12, 32;
    %store/vec4 v000001ac9cdc05d0_0, 0, 4;
    %load/vec4 v000001ac9cdbf9f0_0;
    %parti/u 4, 20, 32;
    %store/vec4 v000001ac9cdc0710_0, 0, 4;
    %load/vec4 v000001ac9cdbf9f0_0;
    %parti/u 4, 16, 32;
    %store/vec4 v000001ac9cdc0850_0, 0, 4;
    %load/vec4 v000001ac9cdbf9f0_0;
    %parti/u 1, 39, 32;
    %replicate 32;
    %load/vec4 v000001ac9cdbf9f0_0;
    %parti/u 16, 24, 32;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001ac9cdc0990_0, 0, 48;
    %load/vec4 v000001ac9cdbf9f0_0;
    %parti/u 1, 96, 32;
    %ix/load 4, 123, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 1;
    %load/vec4 v000001ac9cdbf9f0_0;
    %parti/u 48, 48, 32;
    %ix/load 4, 75, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 48;
    %load/vec4 v000001ac9cdc0710_0;
    %ix/load 4, 71, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %load/vec4 v000001ac9cdc0850_0;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %load/vec4 v000001ac9cdc05d0_0;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %load/vec4 v000001ac9cdc0990_0;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 48;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 1;
    %pushi/vec4 0, 0, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 3;
    %load/vec4 v000001ac9cdbf950_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 8;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 8;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 8;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 8;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 8;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 49, 0, 8;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 64, 0, 8;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 65, 0, 8;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 66, 0, 8;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 67, 0, 8;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 68, 0, 8;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %dup/vec4;
    %pushi/vec4 69, 0, 8;
    %cmp/u;
    %jmp/1 T_0.16, 6;
    %dup/vec4;
    %pushi/vec4 70, 0, 8;
    %cmp/u;
    %jmp/1 T_0.17, 6;
    %dup/vec4;
    %pushi/vec4 71, 0, 8;
    %cmp/u;
    %jmp/1 T_0.18, 6;
    %dup/vec4;
    %pushi/vec4 72, 0, 8;
    %cmp/u;
    %jmp/1 T_0.19, 6;
    %dup/vec4;
    %pushi/vec4 96, 0, 8;
    %cmp/u;
    %jmp/1 T_0.20, 6;
    %dup/vec4;
    %pushi/vec4 97, 0, 8;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %load/vec4 v000001ac9cdbf9f0_0;
    %parti/u 1, 96, 32;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.24, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 1;
    %pushi/vec4 1, 0, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 3;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
T_0.24 ;
    %jmp T_0.23;
T_0.0 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 1;
    %jmp T_0.23;
T_0.1 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %jmp T_0.23;
T_0.2 ;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 1;
    %jmp T_0.23;
T_0.3 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %jmp T_0.23;
T_0.4 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 1;
    %jmp T_0.23;
T_0.5 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %jmp T_0.23;
T_0.6 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %jmp T_0.23;
T_0.7 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %jmp T_0.23;
T_0.8 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 1;
    %jmp T_0.23;
T_0.9 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %jmp T_0.23;
T_0.10 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %jmp T_0.23;
T_0.11 ;
    %pushi/vec4 2, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %jmp T_0.23;
T_0.12 ;
    %pushi/vec4 3, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %jmp T_0.23;
T_0.13 ;
    %pushi/vec4 4, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %jmp T_0.23;
T_0.14 ;
    %pushi/vec4 5, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %jmp T_0.23;
T_0.15 ;
    %pushi/vec4 6, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %jmp T_0.23;
T_0.16 ;
    %pushi/vec4 7, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %jmp T_0.23;
T_0.17 ;
    %pushi/vec4 8, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %jmp T_0.23;
T_0.18 ;
    %pushi/vec4 9, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %jmp T_0.23;
T_0.19 ;
    %pushi/vec4 1, 0, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 67, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %jmp T_0.23;
T_0.20 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 1;
    %jmp T_0.23;
T_0.21 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 1;
    %pushi/vec4 0, 0, 4;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdbfdb0_0, 4, 4;
    %jmp T_0.23;
T_0.23 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001ac9cd43490;
T_1 ;
    %wait E_000001ac9ce02410;
    %load/vec4 v000001ac9cdbfb30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ac9cdc08f0_0, 0, 32;
T_1.2 ;
    %load/vec4 v000001ac9cdc08f0_0;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 48;
    %ix/getv/s 3, v000001ac9cdc08f0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac9cdc0ad0, 0, 4;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ac9cdc08f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001ac9cdc08f0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001ac9cdbf810_0;
    %parti/u 1, 48, 32;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.6, 9;
    %load/vec4 v000001ac9cdbf810_0;
    %parti/u 4, 49, 32;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_1.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v000001ac9cdbf810_0;
    %parti/u 48, 0, 32;
    %load/vec4 v000001ac9cdbf810_0;
    %parti/u 4, 49, 32;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac9cdc0ad0, 0, 4;
T_1.4 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001ac9cd43490;
T_2 ;
Ewait_1 .event/or E_000001ac9ce02f10, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001ac9cdbf810_0;
    %parti/u 4, 57, 32;
    %cmpi/e 0, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_2.0, 8;
    %pushi/vec4 0, 0, 48;
    %jmp/1 T_2.1, 8;
T_2.0 ; End of true expr.
    %load/vec4 v000001ac9cdbf810_0;
    %parti/u 4, 57, 32;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001ac9cdc0ad0, 4;
    %jmp/0 T_2.1, 8;
 ; End of false expr.
    %blend;
T_2.1;
    %store/vec4 v000001ac9cdbf770_0, 0, 48;
    %load/vec4 v000001ac9cdbf810_0;
    %parti/u 4, 53, 32;
    %cmpi/e 0, 0, 4;
    %flag_mov 8, 4;
    %jmp/0 T_2.2, 8;
    %pushi/vec4 0, 0, 48;
    %jmp/1 T_2.3, 8;
T_2.2 ; End of true expr.
    %load/vec4 v000001ac9cdbf810_0;
    %parti/u 4, 53, 32;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v000001ac9cdc0ad0, 4;
    %jmp/0 T_2.3, 8;
 ; End of false expr.
    %blend;
T_2.3;
    %store/vec4 v000001ac9cdbf310_0, 0, 48;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001ac9cd65680;
T_3 ;
Ewait_2 .event/or E_000001ac9ce02a90, E_0x0;
    %wait Ewait_2;
    %pushi/vec4 0, 0, 157;
    %store/vec4 v000001ac9cdc0170_0, 0, 157;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 1, 260, 32;
    %ix/load 4, 156, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 1;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 4, 55, 32;
    %ix/load 4, 104, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 4;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 48, 7, 32;
    %ix/load 4, 56, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 48;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 1, 6, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 1;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 1, 5, 32;
    %ix/load 4, 54, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 1;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 1, 4, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 1;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 48, 212, 32;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 48, 64, 32;
    %add;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 48;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 1, 63, 32;
    %flag_set/vec4 8;
    %jmp/0 T_3.0, 8;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 48, 64, 32;
    %jmp/1 T_3.1, 8;
T_3.0 ; End of true expr.
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 48, 116, 32;
    %jmp/0 T_3.1, 8;
 ; End of false expr.
    %blend;
T_3.1;
    %store/vec4 v000001ac9cdc0d50_0, 0, 48;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 48, 116, 32;
    %store/vec4 v000001ac9cdbf8b0_0, 0, 48;
    %load/vec4 v000001ac9cdc0d50_0;
    %parti/s 6, 0, 2;
    %store/vec4 v000001ac9cdc0530_0, 0, 6;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 4, 112, 32;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 48, 164, 32;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 48;
    %jmp T_3.11;
T_3.2 ;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 48, 164, 32;
    %load/vec4 v000001ac9cdc0d50_0;
    %add;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 48;
    %jmp T_3.11;
T_3.3 ;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 48, 164, 32;
    %load/vec4 v000001ac9cdc0d50_0;
    %sub;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 48;
    %jmp T_3.11;
T_3.4 ;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 48, 164, 32;
    %load/vec4 v000001ac9cdc0d50_0;
    %and;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 48;
    %jmp T_3.11;
T_3.5 ;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 48, 164, 32;
    %load/vec4 v000001ac9cdc0d50_0;
    %or;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 48;
    %jmp T_3.11;
T_3.6 ;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 48, 164, 32;
    %load/vec4 v000001ac9cdc0d50_0;
    %xor;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 48;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 48, 164, 32;
    %ix/getv 4, v000001ac9cdc0530_0;
    %shiftl 4;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 48;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 48, 164, 32;
    %ix/getv 4, v000001ac9cdc0530_0;
    %shiftr 4;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 48;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 1, 63, 32;
    %flag_set/vec4 8;
    %jmp/0 T_3.12, 8;
    %load/vec4 v000001ac9cdc0d50_0;
    %jmp/1 T_3.13, 8;
T_3.12 ; End of true expr.
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 48, 164, 32;
    %jmp/0 T_3.13, 8;
 ; End of false expr.
    %blend;
T_3.13;
    %ix/load 4, 108, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 48;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 4, 59, 32;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 1;
    %jmp T_3.25;
T_3.14 ;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 1;
    %jmp T_3.25;
T_3.15 ;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 1, 260, 32;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 1;
    %jmp T_3.25;
T_3.16 ;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 48, 164, 32;
    %load/vec4 v000001ac9cdbf8b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 1;
    %jmp T_3.25;
T_3.17 ;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 48, 164, 32;
    %load/vec4 v000001ac9cdbf8b0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 1;
    %jmp T_3.25;
T_3.18 ;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 48, 164, 32;
    %load/vec4 v000001ac9cdbf8b0_0;
    %cmp/u;
    %flag_get/vec4 5;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 1;
    %jmp T_3.25;
T_3.19 ;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 48, 164, 32;
    %load/vec4 v000001ac9cdbf8b0_0;
    %cmp/s;
    %flag_get/vec4 5;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 1;
    %jmp T_3.25;
T_3.20 ;
    %load/vec4 v000001ac9cdbf8b0_0;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 48, 164, 32;
    %cmp/u;
    %flag_get/vec4 5;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 1;
    %jmp T_3.25;
T_3.21 ;
    %load/vec4 v000001ac9cdbf8b0_0;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 48, 164, 32;
    %cmp/s;
    %flag_get/vec4 5;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 1;
    %jmp T_3.25;
T_3.22 ;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 48, 164, 32;
    %pushi/vec4 0, 0, 48;
    %cmp/e;
    %flag_get/vec4 4;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 1;
    %jmp T_3.25;
T_3.23 ;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 48, 164, 32;
    %pushi/vec4 0, 0, 48;
    %cmp/ne;
    %flag_get/vec4 4;
    %ix/load 4, 52, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 1;
    %jmp T_3.25;
T_3.25 ;
    %pop/vec4 1;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 1, 3, 32;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/1 T_3.26, 8;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 3, 0, 32;
    %pushi/vec4 0, 0, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %or;
T_3.26;
    %store/vec4 v000001ac9cdbf270_0, 0, 1;
    %load/vec4 v000001ac9cdbf270_0;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 1;
    %load/vec4 v000001ac9cdbf270_0;
    %flag_set/vec4 8;
    %jmp/0 T_3.27, 8;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 3, 0, 32;
    %cmpi/ne 0, 0, 3;
    %flag_mov 9, 4;
    %jmp/0 T_3.29, 9;
    %load/vec4 v000001ac9cdc07b0_0;
    %parti/u 3, 0, 32;
    %jmp/1 T_3.30, 9;
T_3.29 ; End of true expr.
    %pushi/vec4 1, 0, 3;
    %jmp/0 T_3.30, 9;
 ; End of false expr.
    %blend;
T_3.30;
    %jmp/1 T_3.28, 8;
T_3.27 ; End of true expr.
    %pushi/vec4 0, 0, 3;
    %jmp/0 T_3.28, 8;
 ; End of false expr.
    %blend;
T_3.28;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9cdc0170_0, 4, 3;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001ac9cd60270;
T_4 ;
Ewait_3 .event/or E_000001ac9ce02590, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000001ac9ce621e0_0;
    %store/vec4 v000001ac9ce61d80_0, 0, 157;
    %load/vec4 v000001ac9ce621e0_0;
    %parti/u 1, 156, 32;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_4.4, 11;
    %load/vec4 v000001ac9ce621e0_0;
    %parti/u 1, 54, 32;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/1 T_4.5, 11;
    %load/vec4 v000001ac9ce621e0_0;
    %parti/u 1, 53, 32;
    %or;
T_4.5;
    %and;
T_4.4;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_4.3, 10;
    %load/vec4 v000001ac9ce61b00_0;
    %and;
T_4.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.2, 9;
    %load/vec4 v000001ac9ce630e0_0;
    %and;
T_4.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9ce61d80_0, 4, 1;
    %pushi/vec4 2, 0, 3;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9ce61d80_0, 4, 3;
T_4.0 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_000001ac9cd60270;
T_5 ;
Ewait_4 .event/or E_000001ac9ce02d90, E_0x0;
    %wait Ewait_4;
    %pushi/vec4 0, 0, 62;
    %store/vec4 v000001ac9ce646f0_0, 0, 62;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 61, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9ce646f0_0, 4, 1;
    %load/vec4 v000001ac9ce62b40_0;
    %parti/u 4, 71, 32;
    %ix/load 4, 57, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9ce646f0_0, 4, 4;
    %load/vec4 v000001ac9ce62b40_0;
    %parti/u 4, 67, 32;
    %ix/load 4, 53, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9ce646f0_0, 4, 4;
    %load/vec4 v000001ac9ce61d80_0;
    %parti/u 4, 104, 32;
    %ix/load 4, 49, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9ce646f0_0, 4, 4;
    %load/vec4 v000001ac9ce643d0_0;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9ce646f0_0, 4, 1;
    %load/vec4 v000001ac9ce64dd0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9ce646f0_0, 4, 48;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001ac9cd60270;
T_6 ;
Ewait_5 .event/or E_000001ac9ce02710, E_0x0;
    %wait Ewait_5;
    %load/vec4 v000001ac9ce64650_0;
    %addi 8, 0, 48;
    %store/vec4 v000001ac9ce64830_0, 0, 48;
    %load/vec4 v000001ac9ce62be0_0;
    %store/vec4 v000001ac9ce62460_0, 0, 97;
    %load/vec4 v000001ac9ce62320_0;
    %store/vec4 v000001ac9ce62c80_0, 0, 124;
    %load/vec4 v000001ac9ce62000_0;
    %store/vec4 v000001ac9ce632c0_0, 0, 261;
    %load/vec4 v000001ac9ce64c90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9ce62460_0, 4, 1;
    %load/vec4 v000001ac9ce64650_0;
    %ix/load 4, 48, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9ce62460_0, 4, 48;
    %load/vec4 v000001ac9ce64330_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9ce62460_0, 4, 48;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001ac9ce648d0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %pushi/vec4 0, 0, 97;
    %store/vec4 v000001ac9ce62460_0, 0, 97;
T_6.2 ;
T_6.1 ;
    %pushi/vec4 0, 0, 261;
    %store/vec4 v000001ac9ce632c0_0, 0, 261;
    %load/vec4 v000001ac9ce62b40_0;
    %parti/u 1, 123, 32;
    %ix/load 4, 260, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9ce632c0_0, 4, 1;
    %load/vec4 v000001ac9ce62b40_0;
    %parti/u 48, 75, 32;
    %ix/load 4, 212, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9ce632c0_0, 4, 48;
    %load/vec4 v000001ac9ce645b0_0;
    %ix/load 4, 164, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9ce632c0_0, 4, 48;
    %load/vec4 v000001ac9ce64970_0;
    %ix/load 4, 116, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9ce632c0_0, 4, 48;
    %load/vec4 v000001ac9ce62b40_0;
    %parti/u 48, 11, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9ce632c0_0, 4, 48;
    %load/vec4 v000001ac9ce62b40_0;
    %parti/u 1, 10, 32;
    %ix/load 4, 63, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9ce632c0_0, 4, 1;
    %load/vec4 v000001ac9ce62b40_0;
    %parti/u 4, 59, 32;
    %ix/load 4, 112, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9ce632c0_0, 4, 4;
    %load/vec4 v000001ac9ce62b40_0;
    %parti/u 4, 6, 32;
    %ix/load 4, 59, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9ce632c0_0, 4, 4;
    %load/vec4 v000001ac9ce62b40_0;
    %parti/u 4, 63, 32;
    %ix/load 4, 55, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9ce632c0_0, 4, 4;
    %load/vec4 v000001ac9ce64970_0;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9ce632c0_0, 4, 48;
    %load/vec4 v000001ac9ce62b40_0;
    %parti/u 1, 123, 32;
    %flag_set/vec4 11;
    %flag_get/vec4 11;
    %jmp/0 T_6.7, 11;
    %load/vec4 v000001ac9ce62b40_0;
    %parti/u 1, 3, 32;
    %nor/r;
    %and;
T_6.7;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_6.6, 10;
    %load/vec4 v000001ac9ce62b40_0;
    %parti/u 1, 4, 32;
    %nor/r;
    %and;
T_6.6;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.5, 9;
    %load/vec4 v000001ac9ce62b40_0;
    %parti/u 4, 6, 32;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_6.5;
    %flag_set/vec4 8;
    %flag_get/vec4 8;
    %jmp/0 T_6.4, 8;
    %load/vec4 v000001ac9ce62b40_0;
    %parti/u 4, 63, 32;
    %pushi/vec4 0, 0, 4;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9ce632c0_0, 4, 1;
    %load/vec4 v000001ac9ce62b40_0;
    %parti/u 1, 5, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9ce632c0_0, 4, 1;
    %load/vec4 v000001ac9ce62b40_0;
    %parti/u 1, 4, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9ce632c0_0, 4, 1;
    %load/vec4 v000001ac9ce62b40_0;
    %parti/u 1, 3, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9ce632c0_0, 4, 1;
    %load/vec4 v000001ac9ce62b40_0;
    %parti/u 3, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9ce632c0_0, 4, 3;
    %load/vec4 v000001ac9ce62b40_0;
    %parti/u 1, 10, 32;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.8, 8;
    %load/vec4 v000001ac9ce62b40_0;
    %parti/u 48, 11, 32;
    %ix/load 4, 116, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ac9ce632c0_0, 4, 48;
T_6.8 ;
    %load/vec4 v000001ac9ce61d80_0;
    %parti/u 1, 156, 32;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.12, 9;
    %load/vec4 v000001ac9ce61d80_0;
    %parti/u 1, 52, 32;
    %and;
T_6.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.10, 8;
    %load/vec4 v000001ac9ce61d80_0;
    %parti/u 48, 4, 32;
    %store/vec4 v000001ac9ce64830_0, 0, 48;
    %pushi/vec4 0, 0, 97;
    %store/vec4 v000001ac9ce62460_0, 0, 97;
    %pushi/vec4 0, 0, 124;
    %store/vec4 v000001ac9ce62c80_0, 0, 124;
T_6.10 ;
    %load/vec4 v000001ac9ce61d80_0;
    %parti/u 1, 156, 32;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.15, 9;
    %load/vec4 v000001ac9ce61d80_0;
    %parti/u 1, 3, 32;
    %and;
T_6.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.13, 8;
    %pushi/vec4 0, 0, 97;
    %store/vec4 v000001ac9ce62460_0, 0, 97;
    %pushi/vec4 0, 0, 124;
    %store/vec4 v000001ac9ce62c80_0, 0, 124;
T_6.13 ;
    %load/vec4 v000001ac9ce648d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.16, 8;
    %load/vec4 v000001ac9ce64650_0;
    %store/vec4 v000001ac9ce64830_0, 0, 48;
    %load/vec4 v000001ac9ce62be0_0;
    %store/vec4 v000001ac9ce62460_0, 0, 97;
    %load/vec4 v000001ac9ce62b40_0;
    %store/vec4 v000001ac9ce62c80_0, 0, 124;
    %load/vec4 v000001ac9ce62000_0;
    %store/vec4 v000001ac9ce632c0_0, 0, 261;
T_6.16 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001ac9cd60270;
T_7 ;
    %wait E_000001ac9ce02410;
    %load/vec4 v000001ac9ce63ed0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v000001ac9ce64650_0, 0;
    %pushi/vec4 0, 0, 97;
    %assign/vec4 v000001ac9ce62be0_0, 0;
    %pushi/vec4 0, 0, 124;
    %assign/vec4 v000001ac9ce62b40_0, 0;
    %pushi/vec4 0, 0, 261;
    %assign/vec4 v000001ac9ce62000_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000001ac9ce619c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001ac9ce64830_0;
    %assign/vec4 v000001ac9ce64650_0, 0;
    %load/vec4 v000001ac9ce62460_0;
    %assign/vec4 v000001ac9ce62be0_0, 0;
    %load/vec4 v000001ac9ce62c80_0;
    %assign/vec4 v000001ac9ce62b40_0, 0;
    %load/vec4 v000001ac9ce632c0_0;
    %assign/vec4 v000001ac9ce62000_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001ac9ce66a90;
T_8 ;
    %vpi_call/w 10 26 "$readmemh", P_000001ac9cd28788, v000001ac9ce67e60 {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001ac9ce66a90;
T_9 ;
    %wait E_000001ac9ce02410;
    %load/vec4 v000001ac9ce67f00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v000001ac9ce68900_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac9ce68720_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001ac9ce64010_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ac9ce67e60, 4;
    %assign/vec4 v000001ac9ce68900_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac9ce68720_0, 0;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001ac9cd43620;
T_10 ;
    %fork t_1, S_000001ac9cd1b940;
    %jmp t_0;
    .scope S_000001ac9cd1b940;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ac9ce64790_0, 0, 32;
T_10.0 ;
    %load/vec4 v000001ac9ce64790_0;
    %cmpi/u 256, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 48;
    %ix/getv/s 4, v000001ac9ce64790_0;
    %store/vec4a v000001ac9ce652d0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ac9ce64790_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v000001ac9ce64790_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %end;
    .scope S_000001ac9cd43620;
t_0 %join;
    %end;
    .thread T_10;
    .scope S_000001ac9cd43620;
T_11 ;
    %wait E_000001ac9ce02410;
    %load/vec4 v000001ac9ce636b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac9ce63e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac9ce63890_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v000001ac9ce63610_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ac9ce63930_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ac9ce63a70_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ac9ce639d0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001ac9ce63bb0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac9ce63c50_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac9ce63e30_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac9ce63890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001ac9ce63c50_0, 0;
    %load/vec4 v000001ac9ce65230_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001ac9ce65190_0;
    %flag_set/vec4 8;
    %jmp/1 T_11.6, 8;
    %load/vec4 v000001ac9ce64290_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_11.6;
    %jmp/0xz  T_11.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac9ce63890_0, 0;
    %pushi/vec4 0, 0, 48;
    %assign/vec4 v000001ac9ce63610_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac9ce63e30_0, 0;
    %jmp T_11.5;
T_11.4 ;
    %fork t_3, S_000001ac9cd28550;
    %jmp t_2;
    .scope S_000001ac9cd28550;
t_3 ;
    %load/vec4 v000001ac9ce63570_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001ac9ce652d0, 4;
    %store/vec4 v000001ac9ce64a10_0, 0, 48;
    %load/vec4 v000001ac9ce640b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.7, 8;
    %load/vec4 v000001ac9ce64510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.9, 8;
    %load/vec4 v000001ac9ce63cf0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v000001ac9ce63930_0, 0;
    %jmp T_11.10;
T_11.9 ;
    %load/vec4 v000001ac9ce64bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.11, 8;
    %load/vec4 v000001ac9ce63cf0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v000001ac9ce63a70_0, 0;
    %load/vec4 v000001ac9ce63cf0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v000001ac9ce63bb0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac9ce63c50_0, 0;
    %jmp T_11.12;
T_11.11 ;
    %load/vec4 v000001ac9ce63cf0_0;
    %load/vec4 v000001ac9ce63570_0;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001ac9ce652d0, 0, 4;
    %load/vec4 v000001ac9ce63cf0_0;
    %store/vec4 v000001ac9ce64a10_0, 0, 48;
T_11.12 ;
T_11.10 ;
T_11.7 ;
    %load/vec4 v000001ac9ce64510_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.13, 8;
    %pushi/vec4 0, 0, 40;
    %load/vec4 v000001ac9ce63930_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ac9ce63610_0, 0;
    %jmp T_11.14;
T_11.13 ;
    %load/vec4 v000001ac9ce64bf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.15, 8;
    %pushi/vec4 0, 0, 40;
    %load/vec4 v000001ac9ce63a70_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001ac9ce63610_0, 0;
    %jmp T_11.16;
T_11.15 ;
    %load/vec4 v000001ac9ce64a10_0;
    %assign/vec4 v000001ac9ce63610_0, 0;
T_11.16 ;
T_11.14 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001ac9ce63e30_0, 0;
    %end;
    .scope S_000001ac9cd43620;
t_2 %join;
T_11.5 ;
T_11.2 ;
    %load/vec4 v000001ac9ce63930_0;
    %assign/vec4 v000001ac9ce639d0_0, 0;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_000001ac9cd78f10;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ac9ce68540_0, 0, 1;
    %end;
    .thread T_12;
    .scope S_000001ac9cd78f10;
T_13 ;
    %delay 5000, 0;
    %load/vec4 v000001ac9ce68540_0;
    %inv;
    %store/vec4 v000001ac9ce68540_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_000001ac9cd78f10;
T_14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ac9ce680e0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ac9ce68cc0_0, 0, 1;
    %pushi/vec4 4, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001ac9ce02f90;
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001ac9ce680e0_0, 0, 1;
    %end;
    .thread T_14;
    .scope S_000001ac9cd78f10;
T_15 ;
    %wait E_000001ac9ce02f90;
    %load/vec4 v000001ac9ce68360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %vpi_call/w 4 91 "$display", "[%0t] UART TX byte: 0x%0h (%c)", $time, v000001ac9ce68fe0_0, v000001ac9ce68fe0_0 {0 0 0};
T_15.0 ;
    %jmp T_15;
    .thread T_15;
    .scope S_000001ac9cd600e0;
T_16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001ac9cdc03f0_0, 0, 32;
    %end;
    .thread T_16, $init;
    .scope S_000001ac9cd78f10;
T_17 ;
    %fork t_5, S_000001ac9cd600e0;
    %jmp t_4;
    .scope S_000001ac9cd600e0;
t_5 ;
T_17.0 ;
    %load/vec4 v000001ac9ce680e0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_17.1, 6;
    %wait E_000001ac9ce02290;
    %jmp T_17.0;
T_17.1 ;
T_17.2 ;
    %wait E_000001ac9ce02f90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ac9cdc03f0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v000001ac9cdc03f0_0, 0, 32;
    %load/vec4 v000001ac9ce691c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.3, 8;
    %vpi_call/w 4 103 "$display", "[%0t] Trap asserted (cause=%0d), ending simulation", $time, v000001ac9ce682c0_0 {0 0 0};
    %delay 20000, 0;
    %vpi_call/w 4 104 "$finish" {0 0 0};
T_17.3 ;
    %load/vec4 v000001ac9cdc03f0_0;
    %cmpi/u 2000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_17.5, 5;
    %vpi_call/w 4 107 "$fatal", 32'sb00000000000000000000000000000001, "Simulation timed out" {0 0 0};
T_17.5 ;
    %jmp T_17.2;
    %end;
    .scope S_000001ac9cd78f10;
t_4 %join;
    %end;
    .thread T_17;
    .scope S_000001ac9cd790a0;
T_18 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001ac9ce689a0_0, 0, 2;
    %end;
    .thread T_18;
    .scope S_000001ac9cd790a0;
T_19 ;
    %wait E_000001ac9ce02e10;
    %load/vec4 v000001ac9ce67820_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001ac9ce689a0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v000001ac9ce689a0_0;
    %parti/s 1, 0, 2;
    %concati/vec4 1, 0, 1;
    %assign/vec4 v000001ac9ce689a0_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
# The file index is used to find the file name in the following table.
:file_names 12;
    "N/A";
    "<interactive>";
    "-";
    "src/0.1/rtl/common/amber48_pkg.sv";
    "src/0.1/sim/tb/amber48_core_tb.sv";
    "src/0.1/rtl/core/amber48_core.sv";
    "src/0.1/rtl/core/amber48_alu.sv";
    "src/0.1/rtl/core/amber48_decoder.sv";
    "src/0.1/rtl/core/amber48_regfile.sv";
    "src/0.1/rtl/mem/amber48_dmem.sv";
    "src/0.1/rtl/mem/amber48_imem.sv";
    "src/0.1/rtl/platform/reset_sync.sv";
