<!DOCTYPE HTML>
<html lang="en" class="light sidebar-visible" dir="ltr">
    <head>
        <!-- Book generated using mdBook -->
        <meta charset="UTF-8">
        <title>Clock I/O and CMT buffers - Project Combine</title>


        <!-- Custom HTML head -->

        <meta name="description" content="">
        <meta name="viewport" content="width=device-width, initial-scale=1">
        <meta name="theme-color" content="#ffffff">

        <link rel="icon" href="../../favicon-de23e50b.svg">
        <link rel="shortcut icon" href="../../favicon-8114d1fc.png">
        <link rel="stylesheet" href="../../css/variables-8adf115d.css">
        <link rel="stylesheet" href="../../css/general-2459343d.css">
        <link rel="stylesheet" href="../../css/chrome-ae938929.css">

        <!-- Fonts -->
        <link rel="stylesheet" href="../../fonts/fonts-9644e21d.css">

        <!-- Highlight.js Stylesheets -->
        <link rel="stylesheet" id="mdbook-highlight-css" href="../../highlight-493f70e1.css">
        <link rel="stylesheet" id="mdbook-tomorrow-night-css" href="../../tomorrow-night-4c0ae647.css">
        <link rel="stylesheet" id="mdbook-ayu-highlight-css" href="../../ayu-highlight-3fdfc3ac.css">

        <!-- Custom theme stylesheets -->
        <link rel="stylesheet" href="../../custom-5e178fcf.css">


        <!-- Provide site root and default themes to javascript -->
        <script>
            const path_to_root = "../../";
            const default_light_theme = "light";
            const default_dark_theme = "navy";
        </script>
        <!-- Start loading toc.js asap -->
        <script src="../../toc-a1e2f5e9.js"></script>
    </head>
    <body>
    <div id="mdbook-help-container">
        <div id="mdbook-help-popup">
            <h2 class="mdbook-help-title">Keyboard shortcuts</h2>
            <div>
                <p>Press <kbd>←</kbd> or <kbd>→</kbd> to navigate between chapters</p>
                <p>Press <kbd>?</kbd> to show this help</p>
                <p>Press <kbd>Esc</kbd> to hide this help</p>
            </div>
        </div>
    </div>
    <div id="mdbook-body-container">
        <!-- Work around some values being stored in localStorage wrapped in quotes -->
        <script>
            try {
                let theme = localStorage.getItem('mdbook-theme');
                let sidebar = localStorage.getItem('mdbook-sidebar');

                if (theme.startsWith('"') && theme.endsWith('"')) {
                    localStorage.setItem('mdbook-theme', theme.slice(1, theme.length - 1));
                }

                if (sidebar.startsWith('"') && sidebar.endsWith('"')) {
                    localStorage.setItem('mdbook-sidebar', sidebar.slice(1, sidebar.length - 1));
                }
            } catch (e) { }
        </script>

        <!-- Set the theme before any content is loaded, prevents flash -->
        <script>
            const default_theme = window.matchMedia("(prefers-color-scheme: dark)").matches ? default_dark_theme : default_light_theme;
            let theme;
            try { theme = localStorage.getItem('mdbook-theme'); } catch(e) { }
            if (theme === null || theme === undefined) { theme = default_theme; }
            const html = document.documentElement;
            html.classList.remove('light')
            html.classList.add(theme);
            html.classList.add("js");
        </script>

        <input type="checkbox" id="mdbook-sidebar-toggle-anchor" class="hidden">

        <!-- Hide / unhide sidebar before it is displayed -->
        <script>
            let sidebar = null;
            const sidebar_toggle = document.getElementById("mdbook-sidebar-toggle-anchor");
            if (document.body.clientWidth >= 1080) {
                try { sidebar = localStorage.getItem('mdbook-sidebar'); } catch(e) { }
                sidebar = sidebar || 'visible';
            } else {
                sidebar = 'hidden';
                sidebar_toggle.checked = false;
            }
            if (sidebar === 'visible') {
                sidebar_toggle.checked = true;
            } else {
                html.classList.remove('sidebar-visible');
            }
        </script>

        <nav id="mdbook-sidebar" class="sidebar" aria-label="Table of contents">
            <!-- populated by js -->
            <mdbook-sidebar-scrollbox class="sidebar-scrollbox"></mdbook-sidebar-scrollbox>
            <noscript>
                <iframe class="sidebar-iframe-outer" src="../../toc.html"></iframe>
            </noscript>
            <div id="mdbook-sidebar-resize-handle" class="sidebar-resize-handle">
                <div class="sidebar-resize-indicator"></div>
            </div>
        </nav>

        <div id="mdbook-page-wrapper" class="page-wrapper">

            <div class="page">
                <div id="mdbook-menu-bar-hover-placeholder"></div>
                <div id="mdbook-menu-bar" class="menu-bar sticky">
                    <div class="left-buttons">
                        <label id="mdbook-sidebar-toggle" class="icon-button" for="mdbook-sidebar-toggle-anchor" title="Toggle Table of Contents" aria-label="Toggle Table of Contents" aria-controls="mdbook-sidebar">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 448 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M0 96C0 78.3 14.3 64 32 64H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32C14.3 128 0 113.7 0 96zM0 256c0-17.7 14.3-32 32-32H416c17.7 0 32 14.3 32 32s-14.3 32-32 32H32c-17.7 0-32-14.3-32-32zM448 416c0 17.7-14.3 32-32 32H32c-17.7 0-32-14.3-32-32s14.3-32 32-32H416c17.7 0 32 14.3 32 32z"/></svg></span>
                        </label>
                        <button id="mdbook-theme-toggle" class="icon-button" type="button" title="Change theme" aria-label="Change theme" aria-haspopup="true" aria-expanded="false" aria-controls="mdbook-theme-list">
                            <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M371.3 367.1c27.3-3.9 51.9-19.4 67.2-42.9L600.2 74.1c12.6-19.5 9.4-45.3-7.6-61.2S549.7-4.4 531.1 9.6L294.4 187.2c-24 18-38.2 46.1-38.4 76.1L371.3 367.1zm-19.6 25.4l-116-104.4C175.9 290.3 128 339.6 128 400c0 3.9 .2 7.8 .6 11.6c1.8 17.5-10.2 36.4-27.8 36.4H96c-17.7 0-32 14.3-32 32s14.3 32 32 32H240c61.9 0 112-50.1 112-112c0-2.5-.1-5-.2-7.5z"/></svg></span>
                        </button>
                        <ul id="mdbook-theme-list" class="theme-popup" aria-label="Themes" role="menu">
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-default_theme">Auto</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-light">Light</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-rust">Rust</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-coal">Coal</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-navy">Navy</button></li>
                            <li role="none"><button role="menuitem" class="theme" id="mdbook-theme-ayu">Ayu</button></li>
                        </ul>
                    </div>

                    <h1 class="menu-title">Project Combine</h1>

                    <div class="right-buttons">

                    </div>
                </div>


                <!-- Apply ARIA attributes after the sidebar and the sidebar toggle button are added to the DOM -->
                <script>
                    document.getElementById('mdbook-sidebar-toggle').setAttribute('aria-expanded', sidebar === 'visible');
                    document.getElementById('mdbook-sidebar').setAttribute('aria-hidden', sidebar !== 'visible');
                    Array.from(document.querySelectorAll('#mdbook-sidebar a')).forEach(function(link) {
                        link.setAttribute('tabIndex', sidebar === 'visible' ? 0 : -1);
                    });
                </script>

                <div id="mdbook-content" class="content">
                    <main>
                        <h1 id="clock-io-and-cmt-buffers"><a class="header" href="#clock-io-and-cmt-buffers">Clock I/O and CMT buffers</a></h1>
<h2 id="tile-hclk_ioi"><a class="header" href="#tile-hclk_ioi">Tile HCLK_IOI</a></h2>
<p>Cells: 4</p>
<h3 id="bel-ioclk"><a class="header" href="#bel-ioclk">Bel IOCLK</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI bel IOCLK</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-rclk"><a class="header" href="#bel-rclk">Bel RCLK</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI bel RCLK</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CKINT0</td><td>input</td><td>CELL0.IMUX.IMUX6</td></tr>

<tr><td>CKINT1</td><td>input</td><td>CELL3.IMUX.IMUX0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufr0"><a class="header" href="#bel-bufr0">Bel BUFR0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI bel BUFR0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE</td><td>input</td><td>CELL1.IMUX.IMUX6</td></tr>

<tr><td>CLR</td><td>input</td><td>CELL1.IMUX.IMUX0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufr1"><a class="header" href="#bel-bufr1">Bel BUFR1</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI bel BUFR1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>CE</td><td>input</td><td>CELL2.IMUX.IMUX6</td></tr>

<tr><td>CLR</td><td>input</td><td>CELL2.IMUX.IMUX0</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-bufio0"><a class="header" href="#bel-bufio0">Bel BUFIO0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI bel BUFIO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-bufio1"><a class="header" href="#bel-bufio1">Bel BUFIO1</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI bel BUFIO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-bufio2"><a class="header" href="#bel-bufio2">Bel BUFIO2</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI bel BUFIO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-bufio3"><a class="header" href="#bel-bufio3">Bel BUFIO3</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI bel BUFIO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-idelayctrl"><a class="header" href="#bel-idelayctrl">Bel IDELAYCTRL</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI bel IDELAYCTRL</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>DNPULSEOUT</td><td>output</td><td>CELL1.OUT18.TMIN</td></tr>

<tr><td>OUTN1</td><td>output</td><td>CELL1.OUT23.TMIN</td></tr>

<tr><td>OUTN65</td><td>output</td><td>CELL1.OUT16.TMIN</td></tr>

<tr><td>RDY</td><td>output</td><td>CELL1.OUT22.TMIN</td></tr>

<tr><td>RST</td><td>input</td><td>CELL0.IMUX.IMUX0</td></tr>

<tr><td>UPPULSEOUT</td><td>output</td><td>CELL1.OUT17.TMIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-dci"><a class="header" href="#bel-dci">Bel DCI</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI bel DCI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>DCIADDRESS0</td><td>output</td><td>CELL1.OUT8.TMIN</td></tr>

<tr><td>DCIADDRESS1</td><td>output</td><td>CELL1.OUT20.TMIN</td></tr>

<tr><td>DCIADDRESS2</td><td>output</td><td>CELL1.OUT22.TMIN</td></tr>

<tr><td>DCIDATA</td><td>output</td><td>CELL0.OUT22.TMIN</td></tr>

<tr><td>DCIDONE</td><td>output</td><td>CELL0.OUT20.TMIN</td></tr>

<tr><td>DCIIOUPDATE</td><td>output</td><td>CELL0.OUT8.TMIN</td></tr>

<tr><td>DCIREFIOUPDATE</td><td>output</td><td>CELL0.OUT15.TMIN</td></tr>

<tr><td>DCISCLK</td><td>output</td><td>CELL0.OUT20.TMIN</td></tr>

<tr><td>TSTCLK</td><td>input</td><td>CELL1.IMUX.BYP2.SITE</td></tr>

<tr><td>TSTHLN</td><td>input</td><td>CELL1.IMUX.BYP6.SITE</td></tr>

<tr><td>TSTHLP</td><td>input</td><td>CELL1.IMUX.BYP3.SITE</td></tr>

<tr><td>TSTRST</td><td>input</td><td>CELL1.IMUX.BYP0.SITE</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires"><a class="header" href="#bel-wires">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL0.IMUX.IMUX0</td><td>IDELAYCTRL.RST</td></tr>

<tr><td>CELL0.IMUX.IMUX6</td><td>RCLK.CKINT0</td></tr>

<tr><td>CELL0.OUT8.TMIN</td><td>DCI.DCIIOUPDATE</td></tr>

<tr><td>CELL0.OUT15.TMIN</td><td>DCI.DCIREFIOUPDATE</td></tr>

<tr><td>CELL0.OUT20.TMIN</td><td>DCI.DCIDONE, DCI.DCISCLK</td></tr>

<tr><td>CELL0.OUT22.TMIN</td><td>DCI.DCIDATA</td></tr>

<tr><td>CELL1.IMUX.BYP0.SITE</td><td>DCI.TSTRST</td></tr>

<tr><td>CELL1.IMUX.BYP2.SITE</td><td>DCI.TSTCLK</td></tr>

<tr><td>CELL1.IMUX.BYP3.SITE</td><td>DCI.TSTHLP</td></tr>

<tr><td>CELL1.IMUX.BYP6.SITE</td><td>DCI.TSTHLN</td></tr>

<tr><td>CELL1.IMUX.IMUX0</td><td>BUFR0.CLR</td></tr>

<tr><td>CELL1.IMUX.IMUX6</td><td>BUFR0.CE</td></tr>

<tr><td>CELL1.OUT8.TMIN</td><td>DCI.DCIADDRESS0</td></tr>

<tr><td>CELL1.OUT16.TMIN</td><td>IDELAYCTRL.OUTN65</td></tr>

<tr><td>CELL1.OUT17.TMIN</td><td>IDELAYCTRL.UPPULSEOUT</td></tr>

<tr><td>CELL1.OUT18.TMIN</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>

<tr><td>CELL1.OUT20.TMIN</td><td>DCI.DCIADDRESS1</td></tr>

<tr><td>CELL1.OUT22.TMIN</td><td>IDELAYCTRL.RDY, DCI.DCIADDRESS2</td></tr>

<tr><td>CELL1.OUT23.TMIN</td><td>IDELAYCTRL.OUTN1</td></tr>

<tr><td>CELL2.IMUX.IMUX0</td><td>BUFR1.CLR</td></tr>

<tr><td>CELL2.IMUX.IMUX6</td><td>BUFR1.CE</td></tr>

<tr><td>CELL3.IMUX.IMUX0</td><td>RCLK.CKINT1</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream"><a class="header" href="#bitstream">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="54">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
<th>F42</th>
<th>F43</th>
<th>F44</th>
<th>F45</th>
<th>F46</th>
<th>F47</th>
<th>F48</th>
<th>F49</th>
<th>F50</th>
<th>F51</th>
<th>F52</th>
<th>F53</th>
</tr>

</thead>

<tbody>
<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F8.B15">
<a href="#tile-virtex5-HCLK_IOI-BUFR1:BUFR_DIVIDE">BUFR1:BUFR_DIVIDE[1]</a>
</td>
<td title="R0.F9.B15">
<a href="#tile-virtex5-HCLK_IOI-IOCLK:BUF.RCLK3">IOCLK:BUF.RCLK3</a>
</td>
<td title="R0.F10.B15">
<a href="#tile-virtex5-HCLK_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[9]</a>
</td>
<td title="R0.F11.B15">
<a href="#tile-virtex5-HCLK_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[8]</a>
</td>
<td title="R0.F12.B15">
<a href="#tile-virtex5-HCLK_IOI-RCLK:MUX.RCLK2">RCLK:MUX.RCLK2[3]</a>
</td>
<td title="R0.F13.B15">
<a href="#tile-virtex5-HCLK_IOI-RCLK:MUX.RCLK2">RCLK:MUX.RCLK2[1]</a>
</td>
<td title="R0.F14.B15">
<a href="#tile-virtex5-HCLK_IOI-BUFR1:BUFR_DIVIDE">BUFR1:BUFR_DIVIDE[0]</a>
</td>
<td title="R0.F15.B15">
<a href="#tile-virtex5-HCLK_IOI-IOCLK:IOCLK_ENABLE">IOCLK:IOCLK_ENABLE[1]</a>
</td>
<td title="R0.F16.B15">
<a href="#tile-virtex5-HCLK_IOI-BUFR0:BUFR_DIVIDE">BUFR0:BUFR_DIVIDE[3]</a>
</td>
<td title="R0.F17.B15">
<a href="#tile-virtex5-HCLK_IOI-RCLK:MUX.RCLK1">RCLK:MUX.RCLK1[3]</a>
</td>
<td title="R0.F18.B15">
<a href="#tile-virtex5-HCLK_IOI-RCLK:MUX.RCLK0">RCLK:MUX.RCLK0[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B15">
<a href="#tile-virtex5-HCLK_IOI-BUFR1:BUFR_DIVIDE">BUFR1:BUFR_DIVIDE[2]</a>
</td>
<td>-</td>
<td title="R0.F28.B15">
<a href="#tile-virtex5-HCLK_IOI-RCLK:MUX.RCLK0">RCLK:MUX.RCLK0[2]</a>
</td>
<td title="R0.F29.B15">
<a href="#tile-virtex5-HCLK_IOI-RCLK:MUX.RCLK0">RCLK:MUX.RCLK0[1]</a>
</td>
<td title="R0.F30.B15">
<a href="#tile-virtex5-HCLK_IOI-BUFR0:MUX.I">BUFR0:MUX.I[5]</a>
</td>
<td title="R0.F31.B15">
<a href="#tile-virtex5-HCLK_IOI-BUFR0:MUX.I">BUFR0:MUX.I[6]</a>
</td>
<td title="R0.F32.B15">
<a href="#tile-virtex5-HCLK_IOI-BUFR0:MUX.I">BUFR0:MUX.I[8]</a>
</td>
<td title="R0.F33.B15">
<a href="#tile-virtex5-HCLK_IOI-BUFR0:MUX.I">BUFR0:MUX.I[7]</a>
</td>
<td title="R0.F34.B15">
<a href="#tile-virtex5-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[1]</a>
</td>
<td title="R0.F35.B15">
<a href="#tile-virtex5-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B15">
<a href="#tile-virtex5-HCLK_IOI-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[3]</a>
</td>
<td title="R0.F39.B15">
<a href="#tile-virtex5-HCLK_IOI-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F48.B15">
<a href="#tile-virtex5-HCLK_IOI-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[3]</a>
</td>
<td title="R0.F49.B15">
<a href="#tile-virtex5-HCLK_IOI-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[4]</a>
</td>
<td title="R0.F50.B15">
<a href="#tile-virtex5-HCLK_IOI-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[0]</a>
</td>
<td title="R0.F51.B15">
<a href="#tile-virtex5-HCLK_IOI-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[4]</a>
</td>
<td title="R0.F52.B15">
<a href="#tile-virtex5-HCLK_IOI-DCI:PREF">DCI:PREF[3]</a>
</td>
<td title="R0.F53.B15">
<a href="#tile-virtex5-HCLK_IOI-DCI:LVDIV2">DCI:LVDIV2[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F10.B14">
<a href="#tile-virtex5-HCLK_IOI-RCLK:MUX.RCLK1">RCLK:MUX.RCLK1[2]</a>
</td>
<td title="R0.F11.B14">
<a href="#tile-virtex5-HCLK_IOI-RCLK:MUX.RCLK1">RCLK:MUX.RCLK1[1]</a>
</td>
<td title="R0.F12.B14">
<a href="#tile-virtex5-HCLK_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[7]</a>
</td>
<td title="R0.F13.B14">
<a href="#tile-virtex5-HCLK_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[6]</a>
</td>
<td title="R0.F14.B14">
<a href="#tile-virtex5-HCLK_IOI-RCLK:MUX.RCLK1">RCLK:MUX.RCLK1[0]</a>
</td>
<td title="R0.F15.B14">
<a href="#tile-virtex5-HCLK_IOI-IOCLK:IOCLK_ENABLE">IOCLK:IOCLK_ENABLE[0]</a>
</td>
<td title="R0.F16.B14">
<a href="#tile-virtex5-HCLK_IOI-BUFR0:BUFR_DIVIDE">BUFR0:BUFR_DIVIDE[2]</a>
</td>
<td title="R0.F17.B14">
<a href="#tile-virtex5-HCLK_IOI-BUFR0:BUFR_DIVIDE">BUFR0:BUFR_DIVIDE[1]</a>
</td>
<td title="R0.F18.B14">
<a href="#tile-virtex5-HCLK_IOI-BUFR0:BUFR_DIVIDE">BUFR0:BUFR_DIVIDE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B14">
<a href="#tile-virtex5-HCLK_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[4]</a>
</td>
<td title="R0.F27.B14">
<a href="#tile-virtex5-HCLK_IOI-BUFR1:BUFR_DIVIDE">BUFR1:BUFR_DIVIDE[3]</a>
</td>
<td title="R0.F28.B14">
<a href="#tile-virtex5-HCLK_IOI-IOCLK:BUF.HCLK9">IOCLK:BUF.HCLK9</a>
</td>
<td title="R0.F29.B14">
<a href="#tile-virtex5-HCLK_IOI-RCLK:MUX.RCLK0">RCLK:MUX.RCLK0[3]</a>
</td>
<td title="R0.F30.B14">
<a href="#tile-virtex5-HCLK_IOI-BUFR0:MUX.I">BUFR0:MUX.I[4]</a>
</td>
<td title="R0.F31.B14">
<a href="#tile-virtex5-HCLK_IOI-BUFR0:MUX.I">BUFR0:MUX.I[3]</a>
</td>
<td title="R0.F32.B14">
<a href="#tile-virtex5-HCLK_IOI-BUFR0:MUX.I">BUFR0:MUX.I[0]</a>
</td>
<td title="R0.F33.B14">
<a href="#tile-virtex5-HCLK_IOI-BUFR0:MUX.I">BUFR0:MUX.I[1]</a>
</td>
<td title="R0.F34.B14">
<a href="#tile-virtex5-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[2]</a>
</td>
<td title="R0.F35.B14">
<a href="#tile-virtex5-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[3]</a>
</td>
<td title="R0.F36.B14">
<a href="#tile-virtex5-HCLK_IOI-IDELAYCTRL:MODE">IDELAYCTRL:MODE[3]</a>
</td>
<td title="R0.F37.B14">
<a href="#tile-virtex5-HCLK_IOI-IDELAYCTRL:MODE">IDELAYCTRL:MODE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F46.B14">
<a href="#tile-virtex5-HCLK_IOI-DCI:ENABLE">DCI:ENABLE</a>
</td>
<td title="R0.F47.B14">
<a href="#tile-virtex5-HCLK_IOI-DCI:CASCADE_FROM_ABOVE">DCI:CASCADE_FROM_ABOVE</a>
</td>
<td title="R0.F48.B14">
<a href="#tile-virtex5-HCLK_IOI-DCI:QUIET">DCI:QUIET</a>
</td>
<td title="R0.F49.B14">
<a href="#tile-virtex5-HCLK_IOI-DCI:TEST_ENABLE">DCI:TEST_ENABLE[0]</a>
</td>
<td title="R0.F50.B14">
<a href="#tile-virtex5-HCLK_IOI-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[1]</a>
</td>
<td title="R0.F51.B14">
<a href="#tile-virtex5-HCLK_IOI-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[2]</a>
</td>
<td title="R0.F52.B14">
<a href="#tile-virtex5-HCLK_IOI-DCI:NREF">DCI:NREF[0]</a>
</td>
<td title="R0.F53.B14">
<a href="#tile-virtex5-HCLK_IOI-DCI:PREF">DCI:PREF[2]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F9.B13">
<a href="#tile-virtex5-HCLK_IOI-IOCLK:BUF.RCLK0">IOCLK:BUF.RCLK0</a>
</td>
<td title="R0.F10.B13">
<a href="#tile-virtex5-HCLK_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[3]</a>
</td>
<td title="R0.F11.B13">
<a href="#tile-virtex5-HCLK_IOI-IOCLK:BUF.HCLK3">IOCLK:BUF.HCLK3</a>
</td>
<td title="R0.F12.B13">
<a href="#tile-virtex5-HCLK_IOI-IOCLK:BUF.HCLK4">IOCLK:BUF.HCLK4</a>
</td>
<td title="R0.F13.B13">
<a href="#tile-virtex5-HCLK_IOI-BUFR1:MUX.I">BUFR1:MUX.I[5]</a>
</td>
<td title="R0.F14.B13">
<a href="#tile-virtex5-HCLK_IOI-RCLK:MUX.RCLK3">RCLK:MUX.RCLK3[3]</a>
</td>
<td title="R0.F15.B13">
<a href="#tile-virtex5-HCLK_IOI-RCLK:MUX.RCLK2">RCLK:MUX.RCLK2[0]</a>
</td>
<td title="R0.F16.B13">
<a href="#tile-virtex5-HCLK_IOI-RCLK:MUX.RCLK3">RCLK:MUX.RCLK3[0]</a>
</td>
<td title="R0.F17.B13">
<a href="#tile-virtex5-HCLK_IOI-RCLK:MUX.RCLK3">RCLK:MUX.RCLK3[1]</a>
</td>
<td title="R0.F18.B13">
<a href="#tile-virtex5-HCLK_IOI-BUFIO2:ENABLE">BUFIO2:ENABLE</a>
</td>
<td title="R0.F19.B13">
<a href="#tile-virtex5-HCLK_IOI-BUFIO1:ENABLE">BUFIO1:ENABLE</a>
</td>
<td title="R0.F20.B13">
<a href="#tile-virtex5-HCLK_IOI-BUFR1:MUX.I">BUFR1:MUX.I[0]</a>
</td>
<td title="R0.F21.B13">
<a href="#tile-virtex5-HCLK_IOI-BUFR1:MUX.I">BUFR1:MUX.I[4]</a>
</td>
<td title="R0.F22.B13">
<a href="#tile-virtex5-HCLK_IOI-BUFR1:MUX.I">BUFR1:MUX.I[3]</a>
</td>
<td title="R0.F23.B13">
<a href="#tile-virtex5-HCLK_IOI-BUFR1:MUX.I">BUFR1:MUX.I[2]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B13">
<a href="#tile-virtex5-HCLK_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[2]</a>
</td>
<td title="R0.F27.B13">
<a href="#tile-virtex5-HCLK_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[1]</a>
</td>
<td title="R0.F28.B13">
<a href="#tile-virtex5-HCLK_IOI-IOCLK:BUF.HCLK8">IOCLK:BUF.HCLK8</a>
</td>
<td title="R0.F29.B13">
<a href="#tile-virtex5-HCLK_IOI-IOCLK:BUF.HCLK7">IOCLK:BUF.HCLK7</a>
</td>
<td title="R0.F30.B13">
<a href="#tile-virtex5-HCLK_IOI-BUFR0:MUX.I">BUFR0:MUX.I[9]</a>
</td>
<td title="R0.F31.B13">
<a href="#tile-virtex5-HCLK_IOI-BUFR0:MUX.I">BUFR0:MUX.I[2]</a>
</td>
<td title="R0.F32.B13">
<a href="#tile-virtex5-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[8]</a>
</td>
<td title="R0.F33.B13">
<a href="#tile-virtex5-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[9]</a>
</td>
<td title="R0.F34.B13">
<a href="#tile-virtex5-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[5]</a>
</td>
<td title="R0.F35.B13">
<a href="#tile-virtex5-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[4]</a>
</td>
<td title="R0.F36.B13">
<a href="#tile-virtex5-HCLK_IOI-IDELAYCTRL:MODE">IDELAYCTRL:MODE[1]</a>
</td>
<td>-</td>
<td title="R0.F38.B13">
<a href="#tile-virtex5-HCLK_IOI-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F46.B13">
<a href="#tile-virtex5-HCLK_IOI-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[0]</a>
</td>
<td title="R0.F47.B13">
<a href="#tile-virtex5-HCLK_IOI-DCI:CASCADE_FROM_BELOW">DCI:CASCADE_FROM_BELOW</a>
</td>
<td title="R0.F48.B13">
<a href="#tile-virtex5-HCLK_IOI-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[0]</a>
</td>
<td title="R0.F49.B13">
<a href="#tile-virtex5-HCLK_IOI-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[1]</a>
</td>
<td title="R0.F50.B13">
<a href="#tile-virtex5-HCLK_IOI-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[4]</a>
</td>
<td title="R0.F51.B13">
<a href="#tile-virtex5-HCLK_IOI-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[3]</a>
</td>
<td title="R0.F52.B13">
<a href="#tile-virtex5-HCLK_IOI-DCI:NREF">DCI:NREF[1]</a>
</td>
<td title="R0.F53.B13">
<a href="#tile-virtex5-HCLK_IOI-DCI:TEST_ENABLE">DCI:TEST_ENABLE[1]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F9.B12">
<a href="#tile-virtex5-HCLK_IOI-BUFR1:ENABLE">BUFR1:ENABLE</a>
</td>
<td title="R0.F10.B12">
<a href="#tile-virtex5-HCLK_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[0]</a>
</td>
<td title="R0.F11.B12">
<a href="#tile-virtex5-HCLK_IOI-BUFR1:MUX.I">BUFR1:MUX.I[8]</a>
</td>
<td title="R0.F12.B12">
<a href="#tile-virtex5-HCLK_IOI-IOCLK:BUF.RCLK1">IOCLK:BUF.RCLK1</a>
</td>
<td title="R0.F13.B12">
<a href="#tile-virtex5-HCLK_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[5]</a>
</td>
<td title="R0.F14.B12">
<a href="#tile-virtex5-HCLK_IOI-BUFIO3:ENABLE">BUFIO3:ENABLE</a>
</td>
<td title="R0.F15.B12">
<a href="#tile-virtex5-HCLK_IOI-IOCLK:BUF.HCLK1">IOCLK:BUF.HCLK1</a>
</td>
<td title="R0.F16.B12">
<a href="#tile-virtex5-HCLK_IOI-IOCLK:BUF.HCLK0">IOCLK:BUF.HCLK0</a>
</td>
<td title="R0.F17.B12">
<a href="#tile-virtex5-HCLK_IOI-IOCLK:BUF.HCLK2">IOCLK:BUF.HCLK2</a>
</td>
<td title="R0.F18.B12">
<a href="#tile-virtex5-HCLK_IOI-BUFR1:MUX.I">BUFR1:MUX.I[6]</a>
</td>
<td title="R0.F19.B12">
<a href="#tile-virtex5-HCLK_IOI-BUFIO0:ENABLE">BUFIO0:ENABLE</a>
</td>
<td title="R0.F20.B12">
<a href="#tile-virtex5-HCLK_IOI-RCLK:MUX.RCLK3">RCLK:MUX.RCLK3[2]</a>
</td>
<td title="R0.F21.B12">
<a href="#tile-virtex5-HCLK_IOI-BUFR1:MUX.I">BUFR1:MUX.I[7]</a>
</td>
<td title="R0.F22.B12">
<a href="#tile-virtex5-HCLK_IOI-BUFR1:MUX.I">BUFR1:MUX.I[10]</a>
</td>
<td title="R0.F23.B12">
<a href="#tile-virtex5-HCLK_IOI-BUFR1:MUX.I">BUFR1:MUX.I[9]</a>
</td>
<td title="R0.F24.B12">
<a href="#tile-virtex5-HCLK_IOI-BUFR1:MUX.I">BUFR1:MUX.I[1]</a>
</td>
<td>-</td>
<td title="R0.F26.B12">
<a href="#tile-virtex5-HCLK_IOI-RCLK:MUX.RCLK2">RCLK:MUX.RCLK2[2]</a>
</td>
<td title="R0.F27.B12">
<a href="#tile-virtex5-HCLK_IOI-IOCLK:BUF.RCLK2">IOCLK:BUF.RCLK2</a>
</td>
<td title="R0.F28.B12">
<a href="#tile-virtex5-HCLK_IOI-IOCLK:BUF.HCLK5">IOCLK:BUF.HCLK5</a>
</td>
<td title="R0.F29.B12">
<a href="#tile-virtex5-HCLK_IOI-IOCLK:BUF.HCLK6">IOCLK:BUF.HCLK6</a>
</td>
<td title="R0.F30.B12">
<a href="#tile-virtex5-HCLK_IOI-BUFR0:MUX.I">BUFR0:MUX.I[10]</a>
</td>
<td title="R0.F31.B12">
<a href="#tile-virtex5-HCLK_IOI-BUFR0:ENABLE">BUFR0:ENABLE</a>
</td>
<td title="R0.F32.B12">
<a href="#tile-virtex5-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[11]</a>
</td>
<td title="R0.F33.B12">
<a href="#tile-virtex5-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[10]</a>
</td>
<td title="R0.F34.B12">
<a href="#tile-virtex5-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[6]</a>
</td>
<td title="R0.F35.B12">
<a href="#tile-virtex5-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[7]</a>
</td>
<td title="R0.F36.B12">
<a href="#tile-virtex5-HCLK_IOI-IDELAYCTRL:MODE">IDELAYCTRL:MODE[0]</a>
</td>
<td>-</td>
<td title="R0.F38.B12">
<a href="#tile-virtex5-HCLK_IOI-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[1]</a>
</td>
<td title="R0.F39.B12">
<a href="#tile-virtex5-HCLK_IOI-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F46.B12">
<a href="#tile-virtex5-HCLK_IOI-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[1]</a>
</td>
<td title="R0.F47.B12">
<a href="#tile-virtex5-HCLK_IOI-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[2]</a>
</td>
<td title="R0.F48.B12">
<a href="#tile-virtex5-HCLK_IOI-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[3]</a>
</td>
<td title="R0.F49.B12">
<a href="#tile-virtex5-HCLK_IOI-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[2]</a>
</td>
<td title="R0.F50.B12">
<a href="#tile-virtex5-HCLK_IOI-DCI:PREF">DCI:PREF[1]</a>
</td>
<td title="R0.F51.B12">
<a href="#tile-virtex5-HCLK_IOI-DCI:PREF">DCI:PREF[0]</a>
</td>
<td title="R0.F52.B12">
<a href="#tile-virtex5-HCLK_IOI-DCI:LVDIV2">DCI:LVDIV2[0]</a>
</td>
<td title="R0.F53.B12">
<a href="#tile-virtex5-HCLK_IOI-DCI:LVDIV2">DCI:LVDIV2[1]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI-BUFIO0:ENABLE">BUFIO0:ENABLE</th>
<th>0.F19.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-BUFIO1:ENABLE">BUFIO1:ENABLE</th>
<th>0.F19.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-BUFIO2:ENABLE">BUFIO2:ENABLE</th>
<th>0.F18.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-BUFIO3:ENABLE">BUFIO3:ENABLE</th>
<th>0.F14.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-BUFR0:ENABLE">BUFR0:ENABLE</th>
<th>0.F31.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-BUFR1:ENABLE">BUFR1:ENABLE</th>
<th>0.F9.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-DCI:CASCADE_FROM_ABOVE">DCI:CASCADE_FROM_ABOVE</th>
<th>0.F47.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-DCI:CASCADE_FROM_BELOW">DCI:CASCADE_FROM_BELOW</th>
<th>0.F47.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-DCI:ENABLE">DCI:ENABLE</th>
<th>0.F46.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-DCI:QUIET">DCI:QUIET</th>
<th>0.F48.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-IOCLK:BUF.HCLK0">IOCLK:BUF.HCLK0</th>
<th>0.F16.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-IOCLK:BUF.HCLK1">IOCLK:BUF.HCLK1</th>
<th>0.F15.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-IOCLK:BUF.HCLK2">IOCLK:BUF.HCLK2</th>
<th>0.F17.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-IOCLK:BUF.HCLK3">IOCLK:BUF.HCLK3</th>
<th>0.F11.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-IOCLK:BUF.HCLK4">IOCLK:BUF.HCLK4</th>
<th>0.F12.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-IOCLK:BUF.HCLK5">IOCLK:BUF.HCLK5</th>
<th>0.F28.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-IOCLK:BUF.HCLK6">IOCLK:BUF.HCLK6</th>
<th>0.F29.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-IOCLK:BUF.HCLK7">IOCLK:BUF.HCLK7</th>
<th>0.F29.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-IOCLK:BUF.HCLK8">IOCLK:BUF.HCLK8</th>
<th>0.F28.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-IOCLK:BUF.HCLK9">IOCLK:BUF.HCLK9</th>
<th>0.F28.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-IOCLK:BUF.RCLK0">IOCLK:BUF.RCLK0</th>
<th>0.F9.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-IOCLK:BUF.RCLK1">IOCLK:BUF.RCLK1</th>
<th>0.F12.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-IOCLK:BUF.RCLK2">IOCLK:BUF.RCLK2</th>
<th>0.F27.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-IOCLK:BUF.RCLK3">IOCLK:BUF.RCLK3</th>
<th>0.F9.B15</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI-BUFR0:BUFR_DIVIDE">BUFR0:BUFR_DIVIDE</th>
<th>0.F16.B15</th>
<th>0.F16.B14</th>
<th>0.F17.B14</th>
<th>0.F18.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-BUFR1:BUFR_DIVIDE">BUFR1:BUFR_DIVIDE</th>
<th>0.F27.B14</th>
<th>0.F26.B15</th>
<th>0.F8.B15</th>
<th>0.F14.B15</th>
</tr>

</thead>

<tbody>
<tr><td>BYPASS</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>4</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>5</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>6</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>7</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>8</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI-BUFR0:MUX.I">BUFR0:MUX.I</th>
<th>0.F30.B12</th>
<th>0.F30.B13</th>
<th>0.F32.B15</th>
<th>0.F33.B15</th>
<th>0.F31.B15</th>
<th>0.F30.B15</th>
<th>0.F30.B14</th>
<th>0.F31.B14</th>
<th>0.F31.B13</th>
<th>0.F33.B14</th>
<th>0.F32.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-BUFR1:MUX.I">BUFR1:MUX.I</th>
<th>0.F22.B12</th>
<th>0.F23.B12</th>
<th>0.F11.B12</th>
<th>0.F21.B12</th>
<th>0.F18.B12</th>
<th>0.F13.B13</th>
<th>0.F21.B13</th>
<th>0.F22.B13</th>
<th>0.F23.B13</th>
<th>0.F24.B12</th>
<th>0.F20.B13</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>CKINT0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>CKINT1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>BUFIO0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>BUFIO1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>BUFIO2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>BUFIO3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>MGT0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>MGT1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>MGT2</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>MGT3</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>MGT4</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI-DCI:LVDIV2">DCI:LVDIV2</th>
<th>0.F53.B15</th>
<th>0.F53.B12</th>
<th>0.F52.B12</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT</th>
<th>0.F51.B15</th>
<th>0.F48.B12</th>
<th>0.F49.B12</th>
<th>0.F49.B13</th>
<th>0.F48.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT</th>
<th>0.F49.B15</th>
<th>0.F48.B15</th>
<th>0.F47.B12</th>
<th>0.F46.B12</th>
<th>0.F46.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC</th>
<th>0.F50.B13</th>
<th>0.F51.B13</th>
<th>0.F51.B14</th>
<th>0.F50.B14</th>
<th>0.F50.B15</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI-DCI:NREF">DCI:NREF</th>
<th>0.F52.B13</th>
<th>0.F52.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-DCI:TEST_ENABLE">DCI:TEST_ENABLE</th>
<th>0.F53.B13</th>
<th>0.F49.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-IOCLK:IOCLK_ENABLE">IOCLK:IOCLK_ENABLE</th>
<th>0.F15.B15</th>
<th>0.F15.B14</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI-DCI:PREF">DCI:PREF</th>
<th>0.F52.B15</th>
<th>0.F53.B14</th>
<th>0.F50.B12</th>
<th>0.F51.B12</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI-IDELAYCTRL:MODE">IDELAYCTRL:MODE</th>
<th>0.F36.B14</th>
<th>0.F37.B14</th>
<th>0.F36.B13</th>
<th>0.F36.B12</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FULL</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DEFAULT_ONLY</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK</th>
<th>0.F10.B15</th>
<th>0.F11.B15</th>
<th>0.F12.B14</th>
<th>0.F13.B14</th>
<th>0.F13.B12</th>
<th>0.F26.B14</th>
<th>0.F10.B13</th>
<th>0.F26.B13</th>
<th>0.F27.B13</th>
<th>0.F10.B12</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK7</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK9</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF</th>
<th>0.F39.B15</th>
<th>0.F38.B15</th>
<th>0.F38.B13</th>
<th>0.F38.B12</th>
<th>0.F39.B12</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>750</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>900</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1080</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1250</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS</th>
<th>0.F32.B12</th>
<th>0.F33.B12</th>
<th>0.F33.B13</th>
<th>0.F32.B13</th>
<th>0.F35.B12</th>
<th>0.F34.B12</th>
<th>0.F34.B13</th>
<th>0.F35.B13</th>
<th>0.F35.B14</th>
<th>0.F34.B14</th>
<th>0.F34.B15</th>
<th>0.F35.B15</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI-RCLK:MUX.RCLK0">RCLK:MUX.RCLK0</th>
<th>0.F29.B14</th>
<th>0.F28.B15</th>
<th>0.F29.B15</th>
<th>0.F18.B15</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-RCLK:MUX.RCLK1">RCLK:MUX.RCLK1</th>
<th>0.F17.B15</th>
<th>0.F10.B14</th>
<th>0.F11.B14</th>
<th>0.F14.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-RCLK:MUX.RCLK2">RCLK:MUX.RCLK2</th>
<th>0.F12.B15</th>
<th>0.F26.B12</th>
<th>0.F13.B15</th>
<th>0.F15.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI-RCLK:MUX.RCLK3">RCLK:MUX.RCLK3</th>
<th>0.F14.B13</th>
<th>0.F20.B12</th>
<th>0.F17.B13</th>
<th>0.F16.B13</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>VRCLK_N0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>VRCLK0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>VRCLK_N1</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>VRCLK1</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>VRCLK_S0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>VRCLK_S1</td>
<td>1</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-hclk_ioi_center"><a class="header" href="#tile-hclk_ioi_center">Tile HCLK_IOI_CENTER</a></h2>
<p>Cells: 2</p>
<h3 id="bel-ioclk-1"><a class="header" href="#bel-ioclk-1">Bel IOCLK</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_CENTER bel IOCLK</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-bufio0-1"><a class="header" href="#bel-bufio0-1">Bel BUFIO0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_CENTER bel BUFIO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-bufio1-1"><a class="header" href="#bel-bufio1-1">Bel BUFIO1</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_CENTER bel BUFIO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-bufio2-1"><a class="header" href="#bel-bufio2-1">Bel BUFIO2</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_CENTER bel BUFIO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-bufio3-1"><a class="header" href="#bel-bufio3-1">Bel BUFIO3</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_CENTER bel BUFIO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-idelayctrl-1"><a class="header" href="#bel-idelayctrl-1">Bel IDELAYCTRL</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_CENTER bel IDELAYCTRL</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>DNPULSEOUT</td><td>output</td><td>CELL1.OUT18.TMIN</td></tr>

<tr><td>OUTN1</td><td>output</td><td>CELL1.OUT23.TMIN</td></tr>

<tr><td>OUTN65</td><td>output</td><td>CELL1.OUT16.TMIN</td></tr>

<tr><td>RDY</td><td>output</td><td>CELL1.OUT22.TMIN</td></tr>

<tr><td>RST</td><td>input</td><td>CELL0.IMUX.IMUX0</td></tr>

<tr><td>UPPULSEOUT</td><td>output</td><td>CELL1.OUT17.TMIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-dci-1"><a class="header" href="#bel-dci-1">Bel DCI</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_CENTER bel DCI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>DCIADDRESS0</td><td>output</td><td>CELL1.OUT8.TMIN</td></tr>

<tr><td>DCIADDRESS1</td><td>output</td><td>CELL1.OUT20.TMIN</td></tr>

<tr><td>DCIADDRESS2</td><td>output</td><td>CELL1.OUT22.TMIN</td></tr>

<tr><td>DCIDATA</td><td>output</td><td>CELL0.OUT22.TMIN</td></tr>

<tr><td>DCIDONE</td><td>output</td><td>CELL0.OUT20.TMIN</td></tr>

<tr><td>DCIIOUPDATE</td><td>output</td><td>CELL0.OUT8.TMIN</td></tr>

<tr><td>DCIREFIOUPDATE</td><td>output</td><td>CELL0.OUT15.TMIN</td></tr>

<tr><td>DCISCLK</td><td>output</td><td>CELL0.OUT20.TMIN</td></tr>

<tr><td>TSTCLK</td><td>input</td><td>CELL1.IMUX.BYP2.SITE</td></tr>

<tr><td>TSTHLN</td><td>input</td><td>CELL1.IMUX.BYP6.SITE</td></tr>

<tr><td>TSTHLP</td><td>input</td><td>CELL1.IMUX.BYP3.SITE</td></tr>

<tr><td>TSTRST</td><td>input</td><td>CELL1.IMUX.BYP0.SITE</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-1"><a class="header" href="#bel-wires-1">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_CENTER bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL0.IMUX.IMUX0</td><td>IDELAYCTRL.RST</td></tr>

<tr><td>CELL0.OUT8.TMIN</td><td>DCI.DCIIOUPDATE</td></tr>

<tr><td>CELL0.OUT15.TMIN</td><td>DCI.DCIREFIOUPDATE</td></tr>

<tr><td>CELL0.OUT20.TMIN</td><td>DCI.DCIDONE, DCI.DCISCLK</td></tr>

<tr><td>CELL0.OUT22.TMIN</td><td>DCI.DCIDATA</td></tr>

<tr><td>CELL1.IMUX.BYP0.SITE</td><td>DCI.TSTRST</td></tr>

<tr><td>CELL1.IMUX.BYP2.SITE</td><td>DCI.TSTCLK</td></tr>

<tr><td>CELL1.IMUX.BYP3.SITE</td><td>DCI.TSTHLP</td></tr>

<tr><td>CELL1.IMUX.BYP6.SITE</td><td>DCI.TSTHLN</td></tr>

<tr><td>CELL1.OUT8.TMIN</td><td>DCI.DCIADDRESS0</td></tr>

<tr><td>CELL1.OUT16.TMIN</td><td>IDELAYCTRL.OUTN65</td></tr>

<tr><td>CELL1.OUT17.TMIN</td><td>IDELAYCTRL.UPPULSEOUT</td></tr>

<tr><td>CELL1.OUT18.TMIN</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>

<tr><td>CELL1.OUT20.TMIN</td><td>DCI.DCIADDRESS1</td></tr>

<tr><td>CELL1.OUT22.TMIN</td><td>IDELAYCTRL.RDY, DCI.DCIADDRESS2</td></tr>

<tr><td>CELL1.OUT23.TMIN</td><td>IDELAYCTRL.OUTN1</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-1"><a class="header" href="#bitstream-1">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_CENTER rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="54">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
<th>F42</th>
<th>F43</th>
<th>F44</th>
<th>F45</th>
<th>F46</th>
<th>F47</th>
<th>F48</th>
<th>F49</th>
<th>F50</th>
<th>F51</th>
<th>F52</th>
<th>F53</th>
</tr>

</thead>

<tbody>
<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F9.B15">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IOCLK:BUF.RCLK3">IOCLK:BUF.RCLK3</a>
</td>
<td title="R0.F10.B15">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[9]</a>
</td>
<td title="R0.F11.B15">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F15.B15">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IOCLK:IOCLK_ENABLE">IOCLK:IOCLK_ENABLE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F18.B15">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IOCLK:ENABLE.RCLK0">IOCLK:ENABLE.RCLK0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B15">
<a href="#tile-virtex5-HCLK_IOI_CENTER-LVDS:LVDSBIAS">LVDS:LVDSBIAS[1]</a>
</td>
<td title="R0.F35.B15">
<a href="#tile-virtex5-HCLK_IOI_CENTER-LVDS:LVDSBIAS">LVDS:LVDSBIAS[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B15">
<a href="#tile-virtex5-HCLK_IOI_CENTER-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[3]</a>
</td>
<td title="R0.F39.B15">
<a href="#tile-virtex5-HCLK_IOI_CENTER-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F48.B15">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[3]</a>
</td>
<td title="R0.F49.B15">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[4]</a>
</td>
<td title="R0.F50.B15">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[0]</a>
</td>
<td title="R0.F51.B15">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[4]</a>
</td>
<td title="R0.F52.B15">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:PREF">DCI:PREF[3]</a>
</td>
<td title="R0.F53.B15">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:LVDIV2">DCI:LVDIV2[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F12.B14">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[7]</a>
</td>
<td title="R0.F13.B14">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[6]</a>
</td>
<td title="R0.F14.B14">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IOCLK:ENABLE.RCLK1">IOCLK:ENABLE.RCLK1</a>
</td>
<td title="R0.F15.B14">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IOCLK:IOCLK_ENABLE">IOCLK:IOCLK_ENABLE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B14">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[4]</a>
</td>
<td>-</td>
<td title="R0.F28.B14">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IOCLK:BUF.HCLK9">IOCLK:BUF.HCLK9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B14">
<a href="#tile-virtex5-HCLK_IOI_CENTER-LVDS:LVDSBIAS">LVDS:LVDSBIAS[2]</a>
</td>
<td title="R0.F35.B14">
<a href="#tile-virtex5-HCLK_IOI_CENTER-LVDS:LVDSBIAS">LVDS:LVDSBIAS[3]</a>
</td>
<td title="R0.F36.B14">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IDELAYCTRL:MODE">IDELAYCTRL:MODE[3]</a>
</td>
<td title="R0.F37.B14">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IDELAYCTRL:MODE">IDELAYCTRL:MODE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F46.B14">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:ENABLE">DCI:ENABLE</a>
</td>
<td title="R0.F47.B14">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:CASCADE_FROM_ABOVE">DCI:CASCADE_FROM_ABOVE</a>
</td>
<td title="R0.F48.B14">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:QUIET">DCI:QUIET</a>
</td>
<td title="R0.F49.B14">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:TEST_ENABLE">DCI:TEST_ENABLE[0]</a>
</td>
<td title="R0.F50.B14">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[1]</a>
</td>
<td title="R0.F51.B14">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[2]</a>
</td>
<td title="R0.F52.B14">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:NREF">DCI:NREF[0]</a>
</td>
<td title="R0.F53.B14">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:PREF">DCI:PREF[2]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F9.B13">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IOCLK:BUF.RCLK0">IOCLK:BUF.RCLK0</a>
</td>
<td title="R0.F10.B13">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[3]</a>
</td>
<td title="R0.F11.B13">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IOCLK:BUF.HCLK3">IOCLK:BUF.HCLK3</a>
</td>
<td title="R0.F12.B13">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IOCLK:BUF.HCLK4">IOCLK:BUF.HCLK4</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F15.B13">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IOCLK:ENABLE.RCLK2">IOCLK:ENABLE.RCLK2</a>
</td>
<td title="R0.F16.B13">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IOCLK:ENABLE.RCLK3">IOCLK:ENABLE.RCLK3</a>
</td>
<td>-</td>
<td title="R0.F18.B13">
<a href="#tile-virtex5-HCLK_IOI_CENTER-BUFIO2:ENABLE">BUFIO2:ENABLE</a>
</td>
<td title="R0.F19.B13">
<a href="#tile-virtex5-HCLK_IOI_CENTER-BUFIO1:ENABLE">BUFIO1:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B13">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[2]</a>
</td>
<td title="R0.F27.B13">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[1]</a>
</td>
<td title="R0.F28.B13">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IOCLK:BUF.HCLK8">IOCLK:BUF.HCLK8</a>
</td>
<td title="R0.F29.B13">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IOCLK:BUF.HCLK7">IOCLK:BUF.HCLK7</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B13">
<a href="#tile-virtex5-HCLK_IOI_CENTER-LVDS:LVDSBIAS">LVDS:LVDSBIAS[8]</a>
</td>
<td title="R0.F33.B13">
<a href="#tile-virtex5-HCLK_IOI_CENTER-LVDS:LVDSBIAS">LVDS:LVDSBIAS[9]</a>
</td>
<td title="R0.F34.B13">
<a href="#tile-virtex5-HCLK_IOI_CENTER-LVDS:LVDSBIAS">LVDS:LVDSBIAS[5]</a>
</td>
<td title="R0.F35.B13">
<a href="#tile-virtex5-HCLK_IOI_CENTER-LVDS:LVDSBIAS">LVDS:LVDSBIAS[4]</a>
</td>
<td title="R0.F36.B13">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IDELAYCTRL:MODE">IDELAYCTRL:MODE[1]</a>
</td>
<td>-</td>
<td title="R0.F38.B13">
<a href="#tile-virtex5-HCLK_IOI_CENTER-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F46.B13">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[0]</a>
</td>
<td title="R0.F47.B13">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:CASCADE_FROM_BELOW">DCI:CASCADE_FROM_BELOW</a>
</td>
<td title="R0.F48.B13">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[0]</a>
</td>
<td title="R0.F49.B13">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[1]</a>
</td>
<td title="R0.F50.B13">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[4]</a>
</td>
<td title="R0.F51.B13">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[3]</a>
</td>
<td title="R0.F52.B13">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:NREF">DCI:NREF[1]</a>
</td>
<td title="R0.F53.B13">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:TEST_ENABLE">DCI:TEST_ENABLE[1]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F10.B12">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[0]</a>
</td>
<td>-</td>
<td title="R0.F12.B12">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IOCLK:BUF.RCLK1">IOCLK:BUF.RCLK1</a>
</td>
<td title="R0.F13.B12">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[5]</a>
</td>
<td title="R0.F14.B12">
<a href="#tile-virtex5-HCLK_IOI_CENTER-BUFIO3:ENABLE">BUFIO3:ENABLE</a>
</td>
<td title="R0.F15.B12">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IOCLK:BUF.HCLK1">IOCLK:BUF.HCLK1</a>
</td>
<td title="R0.F16.B12">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IOCLK:BUF.HCLK0">IOCLK:BUF.HCLK0</a>
</td>
<td title="R0.F17.B12">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IOCLK:BUF.HCLK2">IOCLK:BUF.HCLK2</a>
</td>
<td>-</td>
<td title="R0.F19.B12">
<a href="#tile-virtex5-HCLK_IOI_CENTER-BUFIO0:ENABLE">BUFIO0:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B12">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IOCLK:BUF.RCLK2">IOCLK:BUF.RCLK2</a>
</td>
<td title="R0.F28.B12">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IOCLK:BUF.HCLK5">IOCLK:BUF.HCLK5</a>
</td>
<td title="R0.F29.B12">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IOCLK:BUF.HCLK6">IOCLK:BUF.HCLK6</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B12">
<a href="#tile-virtex5-HCLK_IOI_CENTER-LVDS:LVDSBIAS">LVDS:LVDSBIAS[11]</a>
</td>
<td title="R0.F33.B12">
<a href="#tile-virtex5-HCLK_IOI_CENTER-LVDS:LVDSBIAS">LVDS:LVDSBIAS[10]</a>
</td>
<td title="R0.F34.B12">
<a href="#tile-virtex5-HCLK_IOI_CENTER-LVDS:LVDSBIAS">LVDS:LVDSBIAS[6]</a>
</td>
<td title="R0.F35.B12">
<a href="#tile-virtex5-HCLK_IOI_CENTER-LVDS:LVDSBIAS">LVDS:LVDSBIAS[7]</a>
</td>
<td title="R0.F36.B12">
<a href="#tile-virtex5-HCLK_IOI_CENTER-IDELAYCTRL:MODE">IDELAYCTRL:MODE[0]</a>
</td>
<td>-</td>
<td title="R0.F38.B12">
<a href="#tile-virtex5-HCLK_IOI_CENTER-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[1]</a>
</td>
<td title="R0.F39.B12">
<a href="#tile-virtex5-HCLK_IOI_CENTER-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F46.B12">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[1]</a>
</td>
<td title="R0.F47.B12">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[2]</a>
</td>
<td title="R0.F48.B12">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[3]</a>
</td>
<td title="R0.F49.B12">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[2]</a>
</td>
<td title="R0.F50.B12">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:PREF">DCI:PREF[1]</a>
</td>
<td title="R0.F51.B12">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:PREF">DCI:PREF[0]</a>
</td>
<td title="R0.F52.B12">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:LVDIV2">DCI:LVDIV2[0]</a>
</td>
<td title="R0.F53.B12">
<a href="#tile-virtex5-HCLK_IOI_CENTER-DCI:LVDIV2">DCI:LVDIV2[1]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_CENTER-BUFIO0:ENABLE">BUFIO0:ENABLE</th>
<th>0.F19.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CENTER-BUFIO1:ENABLE">BUFIO1:ENABLE</th>
<th>0.F19.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CENTER-BUFIO2:ENABLE">BUFIO2:ENABLE</th>
<th>0.F18.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CENTER-BUFIO3:ENABLE">BUFIO3:ENABLE</th>
<th>0.F14.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CENTER-DCI:CASCADE_FROM_ABOVE">DCI:CASCADE_FROM_ABOVE</th>
<th>0.F47.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CENTER-DCI:CASCADE_FROM_BELOW">DCI:CASCADE_FROM_BELOW</th>
<th>0.F47.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CENTER-DCI:ENABLE">DCI:ENABLE</th>
<th>0.F46.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CENTER-DCI:QUIET">DCI:QUIET</th>
<th>0.F48.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CENTER-IOCLK:BUF.HCLK0">IOCLK:BUF.HCLK0</th>
<th>0.F16.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CENTER-IOCLK:BUF.HCLK1">IOCLK:BUF.HCLK1</th>
<th>0.F15.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CENTER-IOCLK:BUF.HCLK2">IOCLK:BUF.HCLK2</th>
<th>0.F17.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CENTER-IOCLK:BUF.HCLK3">IOCLK:BUF.HCLK3</th>
<th>0.F11.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CENTER-IOCLK:BUF.HCLK4">IOCLK:BUF.HCLK4</th>
<th>0.F12.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CENTER-IOCLK:BUF.HCLK5">IOCLK:BUF.HCLK5</th>
<th>0.F28.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CENTER-IOCLK:BUF.HCLK6">IOCLK:BUF.HCLK6</th>
<th>0.F29.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CENTER-IOCLK:BUF.HCLK7">IOCLK:BUF.HCLK7</th>
<th>0.F29.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CENTER-IOCLK:BUF.HCLK8">IOCLK:BUF.HCLK8</th>
<th>0.F28.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CENTER-IOCLK:BUF.HCLK9">IOCLK:BUF.HCLK9</th>
<th>0.F28.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CENTER-IOCLK:BUF.RCLK0">IOCLK:BUF.RCLK0</th>
<th>0.F9.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CENTER-IOCLK:BUF.RCLK1">IOCLK:BUF.RCLK1</th>
<th>0.F12.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CENTER-IOCLK:BUF.RCLK2">IOCLK:BUF.RCLK2</th>
<th>0.F27.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CENTER-IOCLK:BUF.RCLK3">IOCLK:BUF.RCLK3</th>
<th>0.F9.B15</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CENTER-IOCLK:ENABLE.RCLK0">IOCLK:ENABLE.RCLK0</th>
<th>0.F18.B15</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CENTER-IOCLK:ENABLE.RCLK1">IOCLK:ENABLE.RCLK1</th>
<th>0.F14.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CENTER-IOCLK:ENABLE.RCLK2">IOCLK:ENABLE.RCLK2</th>
<th>0.F15.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CENTER-IOCLK:ENABLE.RCLK3">IOCLK:ENABLE.RCLK3</th>
<th>0.F16.B13</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_CENTER-DCI:LVDIV2">DCI:LVDIV2</th>
<th>0.F53.B15</th>
<th>0.F53.B12</th>
<th>0.F52.B12</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_CENTER-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT</th>
<th>0.F51.B15</th>
<th>0.F48.B12</th>
<th>0.F49.B12</th>
<th>0.F49.B13</th>
<th>0.F48.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CENTER-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT</th>
<th>0.F49.B15</th>
<th>0.F48.B15</th>
<th>0.F47.B12</th>
<th>0.F46.B12</th>
<th>0.F46.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CENTER-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC</th>
<th>0.F50.B13</th>
<th>0.F51.B13</th>
<th>0.F51.B14</th>
<th>0.F50.B14</th>
<th>0.F50.B15</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_CENTER-DCI:NREF">DCI:NREF</th>
<th>0.F52.B13</th>
<th>0.F52.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CENTER-DCI:TEST_ENABLE">DCI:TEST_ENABLE</th>
<th>0.F53.B13</th>
<th>0.F49.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CENTER-IOCLK:IOCLK_ENABLE">IOCLK:IOCLK_ENABLE</th>
<th>0.F15.B15</th>
<th>0.F15.B14</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_CENTER-DCI:PREF">DCI:PREF</th>
<th>0.F52.B15</th>
<th>0.F53.B14</th>
<th>0.F50.B12</th>
<th>0.F51.B12</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_CENTER-IDELAYCTRL:MODE">IDELAYCTRL:MODE</th>
<th>0.F36.B14</th>
<th>0.F37.B14</th>
<th>0.F36.B13</th>
<th>0.F36.B12</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FULL</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DEFAULT_ONLY</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_CENTER-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK</th>
<th>0.F10.B15</th>
<th>0.F11.B15</th>
<th>0.F12.B14</th>
<th>0.F13.B14</th>
<th>0.F13.B12</th>
<th>0.F26.B14</th>
<th>0.F10.B13</th>
<th>0.F26.B13</th>
<th>0.F27.B13</th>
<th>0.F10.B12</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK7</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK9</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_CENTER-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF</th>
<th>0.F39.B15</th>
<th>0.F38.B15</th>
<th>0.F38.B13</th>
<th>0.F38.B12</th>
<th>0.F39.B12</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>750</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>900</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1080</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1250</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_CENTER-LVDS:LVDSBIAS">LVDS:LVDSBIAS</th>
<th>0.F32.B12</th>
<th>0.F33.B12</th>
<th>0.F33.B13</th>
<th>0.F32.B13</th>
<th>0.F35.B12</th>
<th>0.F34.B12</th>
<th>0.F34.B13</th>
<th>0.F35.B13</th>
<th>0.F35.B14</th>
<th>0.F34.B14</th>
<th>0.F34.B15</th>
<th>0.F35.B15</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-hclk_ioi_botcen"><a class="header" href="#tile-hclk_ioi_botcen">Tile HCLK_IOI_BOTCEN</a></h2>
<p>Cells: 2</p>
<h3 id="bel-ioclk-2"><a class="header" href="#bel-ioclk-2">Bel IOCLK</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_BOTCEN bel IOCLK</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-bufio2-2"><a class="header" href="#bel-bufio2-2">Bel BUFIO2</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_BOTCEN bel BUFIO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-bufio3-2"><a class="header" href="#bel-bufio3-2">Bel BUFIO3</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_BOTCEN bel BUFIO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-idelayctrl-2"><a class="header" href="#bel-idelayctrl-2">Bel IDELAYCTRL</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_BOTCEN bel IDELAYCTRL</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>DNPULSEOUT</td><td>output</td><td>CELL1.OUT18.TMIN</td></tr>

<tr><td>OUTN1</td><td>output</td><td>CELL1.OUT23.TMIN</td></tr>

<tr><td>OUTN65</td><td>output</td><td>CELL1.OUT16.TMIN</td></tr>

<tr><td>RDY</td><td>output</td><td>CELL1.OUT22.TMIN</td></tr>

<tr><td>RST</td><td>input</td><td>CELL0.IMUX.IMUX0</td></tr>

<tr><td>UPPULSEOUT</td><td>output</td><td>CELL1.OUT17.TMIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-dci-2"><a class="header" href="#bel-dci-2">Bel DCI</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_BOTCEN bel DCI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>DCIADDRESS0</td><td>output</td><td>CELL1.OUT8.TMIN</td></tr>

<tr><td>DCIADDRESS1</td><td>output</td><td>CELL1.OUT20.TMIN</td></tr>

<tr><td>DCIADDRESS2</td><td>output</td><td>CELL1.OUT22.TMIN</td></tr>

<tr><td>DCIDATA</td><td>output</td><td>CELL0.OUT22.TMIN</td></tr>

<tr><td>DCIDONE</td><td>output</td><td>CELL0.OUT20.TMIN</td></tr>

<tr><td>DCIIOUPDATE</td><td>output</td><td>CELL0.OUT8.TMIN</td></tr>

<tr><td>DCIREFIOUPDATE</td><td>output</td><td>CELL0.OUT15.TMIN</td></tr>

<tr><td>DCISCLK</td><td>output</td><td>CELL0.OUT20.TMIN</td></tr>

<tr><td>TSTCLK</td><td>input</td><td>CELL1.IMUX.BYP2.SITE</td></tr>

<tr><td>TSTHLN</td><td>input</td><td>CELL1.IMUX.BYP6.SITE</td></tr>

<tr><td>TSTHLP</td><td>input</td><td>CELL1.IMUX.BYP3.SITE</td></tr>

<tr><td>TSTRST</td><td>input</td><td>CELL1.IMUX.BYP0.SITE</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-2"><a class="header" href="#bel-wires-2">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_BOTCEN bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL0.IMUX.IMUX0</td><td>IDELAYCTRL.RST</td></tr>

<tr><td>CELL0.OUT8.TMIN</td><td>DCI.DCIIOUPDATE</td></tr>

<tr><td>CELL0.OUT15.TMIN</td><td>DCI.DCIREFIOUPDATE</td></tr>

<tr><td>CELL0.OUT20.TMIN</td><td>DCI.DCIDONE, DCI.DCISCLK</td></tr>

<tr><td>CELL0.OUT22.TMIN</td><td>DCI.DCIDATA</td></tr>

<tr><td>CELL1.IMUX.BYP0.SITE</td><td>DCI.TSTRST</td></tr>

<tr><td>CELL1.IMUX.BYP2.SITE</td><td>DCI.TSTCLK</td></tr>

<tr><td>CELL1.IMUX.BYP3.SITE</td><td>DCI.TSTHLP</td></tr>

<tr><td>CELL1.IMUX.BYP6.SITE</td><td>DCI.TSTHLN</td></tr>

<tr><td>CELL1.OUT8.TMIN</td><td>DCI.DCIADDRESS0</td></tr>

<tr><td>CELL1.OUT16.TMIN</td><td>IDELAYCTRL.OUTN65</td></tr>

<tr><td>CELL1.OUT17.TMIN</td><td>IDELAYCTRL.UPPULSEOUT</td></tr>

<tr><td>CELL1.OUT18.TMIN</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>

<tr><td>CELL1.OUT20.TMIN</td><td>DCI.DCIADDRESS1</td></tr>

<tr><td>CELL1.OUT22.TMIN</td><td>IDELAYCTRL.RDY, DCI.DCIADDRESS2</td></tr>

<tr><td>CELL1.OUT23.TMIN</td><td>IDELAYCTRL.OUTN1</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-2"><a class="header" href="#bitstream-2">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_BOTCEN rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="54">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
<th>F42</th>
<th>F43</th>
<th>F44</th>
<th>F45</th>
<th>F46</th>
<th>F47</th>
<th>F48</th>
<th>F49</th>
<th>F50</th>
<th>F51</th>
<th>F52</th>
<th>F53</th>
</tr>

</thead>

<tbody>
<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F9.B15">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:BUF.RCLK3">IOCLK:BUF.RCLK3</a>
</td>
<td title="R0.F10.B15">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[9]</a>
</td>
<td title="R0.F11.B15">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F15.B15">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:IOCLK_ENABLE">IOCLK:IOCLK_ENABLE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F18.B15">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:ENABLE.RCLK0">IOCLK:ENABLE.RCLK0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B15">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-LVDS:LVDSBIAS">LVDS:LVDSBIAS[1]</a>
</td>
<td title="R0.F35.B15">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-LVDS:LVDSBIAS">LVDS:LVDSBIAS[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B15">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[3]</a>
</td>
<td title="R0.F39.B15">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F48.B15">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[3]</a>
</td>
<td title="R0.F49.B15">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[4]</a>
</td>
<td title="R0.F50.B15">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[0]</a>
</td>
<td title="R0.F51.B15">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[4]</a>
</td>
<td title="R0.F52.B15">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:PREF">DCI:PREF[3]</a>
</td>
<td title="R0.F53.B15">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:LVDIV2">DCI:LVDIV2[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F12.B14">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[7]</a>
</td>
<td title="R0.F13.B14">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[6]</a>
</td>
<td title="R0.F14.B14">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:ENABLE.RCLK1">IOCLK:ENABLE.RCLK1</a>
</td>
<td title="R0.F15.B14">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:IOCLK_ENABLE">IOCLK:IOCLK_ENABLE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B14">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[4]</a>
</td>
<td>-</td>
<td title="R0.F28.B14">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:BUF.HCLK9">IOCLK:BUF.HCLK9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B14">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-LVDS:LVDSBIAS">LVDS:LVDSBIAS[2]</a>
</td>
<td title="R0.F35.B14">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-LVDS:LVDSBIAS">LVDS:LVDSBIAS[3]</a>
</td>
<td title="R0.F36.B14">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IDELAYCTRL:MODE">IDELAYCTRL:MODE[3]</a>
</td>
<td title="R0.F37.B14">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IDELAYCTRL:MODE">IDELAYCTRL:MODE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F46.B14">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:ENABLE">DCI:ENABLE</a>
</td>
<td title="R0.F47.B14">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:CASCADE_FROM_ABOVE">DCI:CASCADE_FROM_ABOVE</a>
</td>
<td title="R0.F48.B14">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:QUIET">DCI:QUIET</a>
</td>
<td title="R0.F49.B14">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:TEST_ENABLE">DCI:TEST_ENABLE[0]</a>
</td>
<td title="R0.F50.B14">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[1]</a>
</td>
<td title="R0.F51.B14">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[2]</a>
</td>
<td title="R0.F52.B14">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:NREF">DCI:NREF[0]</a>
</td>
<td title="R0.F53.B14">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:PREF">DCI:PREF[2]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F9.B13">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:BUF.RCLK0">IOCLK:BUF.RCLK0</a>
</td>
<td title="R0.F10.B13">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[3]</a>
</td>
<td title="R0.F11.B13">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:BUF.HCLK3">IOCLK:BUF.HCLK3</a>
</td>
<td title="R0.F12.B13">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:BUF.HCLK4">IOCLK:BUF.HCLK4</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F15.B13">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:ENABLE.RCLK2">IOCLK:ENABLE.RCLK2</a>
</td>
<td title="R0.F16.B13">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:ENABLE.RCLK3">IOCLK:ENABLE.RCLK3</a>
</td>
<td>-</td>
<td title="R0.F18.B13">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-BUFIO2:ENABLE">BUFIO2:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B13">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[2]</a>
</td>
<td title="R0.F27.B13">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[1]</a>
</td>
<td title="R0.F28.B13">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:BUF.HCLK8">IOCLK:BUF.HCLK8</a>
</td>
<td title="R0.F29.B13">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:BUF.HCLK7">IOCLK:BUF.HCLK7</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B13">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-LVDS:LVDSBIAS">LVDS:LVDSBIAS[8]</a>
</td>
<td title="R0.F33.B13">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-LVDS:LVDSBIAS">LVDS:LVDSBIAS[9]</a>
</td>
<td title="R0.F34.B13">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-LVDS:LVDSBIAS">LVDS:LVDSBIAS[5]</a>
</td>
<td title="R0.F35.B13">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-LVDS:LVDSBIAS">LVDS:LVDSBIAS[4]</a>
</td>
<td title="R0.F36.B13">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IDELAYCTRL:MODE">IDELAYCTRL:MODE[1]</a>
</td>
<td>-</td>
<td title="R0.F38.B13">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F46.B13">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[0]</a>
</td>
<td title="R0.F47.B13">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:CASCADE_FROM_BELOW">DCI:CASCADE_FROM_BELOW</a>
</td>
<td title="R0.F48.B13">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[0]</a>
</td>
<td title="R0.F49.B13">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[1]</a>
</td>
<td title="R0.F50.B13">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[4]</a>
</td>
<td title="R0.F51.B13">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[3]</a>
</td>
<td title="R0.F52.B13">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:NREF">DCI:NREF[1]</a>
</td>
<td title="R0.F53.B13">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:TEST_ENABLE">DCI:TEST_ENABLE[1]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F10.B12">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[0]</a>
</td>
<td>-</td>
<td title="R0.F12.B12">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:BUF.RCLK1">IOCLK:BUF.RCLK1</a>
</td>
<td title="R0.F13.B12">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[5]</a>
</td>
<td title="R0.F14.B12">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-BUFIO3:ENABLE">BUFIO3:ENABLE</a>
</td>
<td title="R0.F15.B12">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:BUF.HCLK1">IOCLK:BUF.HCLK1</a>
</td>
<td title="R0.F16.B12">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:BUF.HCLK0">IOCLK:BUF.HCLK0</a>
</td>
<td title="R0.F17.B12">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:BUF.HCLK2">IOCLK:BUF.HCLK2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B12">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:BUF.RCLK2">IOCLK:BUF.RCLK2</a>
</td>
<td title="R0.F28.B12">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:BUF.HCLK5">IOCLK:BUF.HCLK5</a>
</td>
<td title="R0.F29.B12">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:BUF.HCLK6">IOCLK:BUF.HCLK6</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B12">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-LVDS:LVDSBIAS">LVDS:LVDSBIAS[11]</a>
</td>
<td title="R0.F33.B12">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-LVDS:LVDSBIAS">LVDS:LVDSBIAS[10]</a>
</td>
<td title="R0.F34.B12">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-LVDS:LVDSBIAS">LVDS:LVDSBIAS[6]</a>
</td>
<td title="R0.F35.B12">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-LVDS:LVDSBIAS">LVDS:LVDSBIAS[7]</a>
</td>
<td title="R0.F36.B12">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-IDELAYCTRL:MODE">IDELAYCTRL:MODE[0]</a>
</td>
<td>-</td>
<td title="R0.F38.B12">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[1]</a>
</td>
<td title="R0.F39.B12">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F46.B12">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[1]</a>
</td>
<td title="R0.F47.B12">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[2]</a>
</td>
<td title="R0.F48.B12">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[3]</a>
</td>
<td title="R0.F49.B12">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[2]</a>
</td>
<td title="R0.F50.B12">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:PREF">DCI:PREF[1]</a>
</td>
<td title="R0.F51.B12">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:PREF">DCI:PREF[0]</a>
</td>
<td title="R0.F52.B12">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:LVDIV2">DCI:LVDIV2[0]</a>
</td>
<td title="R0.F53.B12">
<a href="#tile-virtex5-HCLK_IOI_BOTCEN-DCI:LVDIV2">DCI:LVDIV2[1]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-BUFIO2:ENABLE">BUFIO2:ENABLE</th>
<th>0.F18.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-BUFIO3:ENABLE">BUFIO3:ENABLE</th>
<th>0.F14.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-DCI:CASCADE_FROM_ABOVE">DCI:CASCADE_FROM_ABOVE</th>
<th>0.F47.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-DCI:CASCADE_FROM_BELOW">DCI:CASCADE_FROM_BELOW</th>
<th>0.F47.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-DCI:ENABLE">DCI:ENABLE</th>
<th>0.F46.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-DCI:QUIET">DCI:QUIET</th>
<th>0.F48.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:BUF.HCLK0">IOCLK:BUF.HCLK0</th>
<th>0.F16.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:BUF.HCLK1">IOCLK:BUF.HCLK1</th>
<th>0.F15.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:BUF.HCLK2">IOCLK:BUF.HCLK2</th>
<th>0.F17.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:BUF.HCLK3">IOCLK:BUF.HCLK3</th>
<th>0.F11.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:BUF.HCLK4">IOCLK:BUF.HCLK4</th>
<th>0.F12.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:BUF.HCLK5">IOCLK:BUF.HCLK5</th>
<th>0.F28.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:BUF.HCLK6">IOCLK:BUF.HCLK6</th>
<th>0.F29.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:BUF.HCLK7">IOCLK:BUF.HCLK7</th>
<th>0.F29.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:BUF.HCLK8">IOCLK:BUF.HCLK8</th>
<th>0.F28.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:BUF.HCLK9">IOCLK:BUF.HCLK9</th>
<th>0.F28.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:BUF.RCLK0">IOCLK:BUF.RCLK0</th>
<th>0.F9.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:BUF.RCLK1">IOCLK:BUF.RCLK1</th>
<th>0.F12.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:BUF.RCLK2">IOCLK:BUF.RCLK2</th>
<th>0.F27.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:BUF.RCLK3">IOCLK:BUF.RCLK3</th>
<th>0.F9.B15</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:ENABLE.RCLK0">IOCLK:ENABLE.RCLK0</th>
<th>0.F18.B15</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:ENABLE.RCLK1">IOCLK:ENABLE.RCLK1</th>
<th>0.F14.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:ENABLE.RCLK2">IOCLK:ENABLE.RCLK2</th>
<th>0.F15.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:ENABLE.RCLK3">IOCLK:ENABLE.RCLK3</th>
<th>0.F16.B13</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-DCI:LVDIV2">DCI:LVDIV2</th>
<th>0.F53.B15</th>
<th>0.F53.B12</th>
<th>0.F52.B12</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT</th>
<th>0.F51.B15</th>
<th>0.F48.B12</th>
<th>0.F49.B12</th>
<th>0.F49.B13</th>
<th>0.F48.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT</th>
<th>0.F49.B15</th>
<th>0.F48.B15</th>
<th>0.F47.B12</th>
<th>0.F46.B12</th>
<th>0.F46.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC</th>
<th>0.F50.B13</th>
<th>0.F51.B13</th>
<th>0.F51.B14</th>
<th>0.F50.B14</th>
<th>0.F50.B15</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-DCI:NREF">DCI:NREF</th>
<th>0.F52.B13</th>
<th>0.F52.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-DCI:TEST_ENABLE">DCI:TEST_ENABLE</th>
<th>0.F53.B13</th>
<th>0.F49.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-IOCLK:IOCLK_ENABLE">IOCLK:IOCLK_ENABLE</th>
<th>0.F15.B15</th>
<th>0.F15.B14</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-DCI:PREF">DCI:PREF</th>
<th>0.F52.B15</th>
<th>0.F53.B14</th>
<th>0.F50.B12</th>
<th>0.F51.B12</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-IDELAYCTRL:MODE">IDELAYCTRL:MODE</th>
<th>0.F36.B14</th>
<th>0.F37.B14</th>
<th>0.F36.B13</th>
<th>0.F36.B12</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FULL</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DEFAULT_ONLY</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK</th>
<th>0.F10.B15</th>
<th>0.F11.B15</th>
<th>0.F12.B14</th>
<th>0.F13.B14</th>
<th>0.F13.B12</th>
<th>0.F26.B14</th>
<th>0.F10.B13</th>
<th>0.F26.B13</th>
<th>0.F27.B13</th>
<th>0.F10.B12</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK7</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK9</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF</th>
<th>0.F39.B15</th>
<th>0.F38.B15</th>
<th>0.F38.B13</th>
<th>0.F38.B12</th>
<th>0.F39.B12</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>750</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>900</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1080</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1250</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_BOTCEN-LVDS:LVDSBIAS">LVDS:LVDSBIAS</th>
<th>0.F32.B12</th>
<th>0.F33.B12</th>
<th>0.F33.B13</th>
<th>0.F32.B13</th>
<th>0.F35.B12</th>
<th>0.F34.B12</th>
<th>0.F34.B13</th>
<th>0.F35.B13</th>
<th>0.F35.B14</th>
<th>0.F34.B14</th>
<th>0.F34.B15</th>
<th>0.F35.B15</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-hclk_ioi_topcen"><a class="header" href="#tile-hclk_ioi_topcen">Tile HCLK_IOI_TOPCEN</a></h2>
<p>Cells: 2</p>
<h3 id="bel-ioclk-3"><a class="header" href="#bel-ioclk-3">Bel IOCLK</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_TOPCEN bel IOCLK</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-bufio0-2"><a class="header" href="#bel-bufio0-2">Bel BUFIO0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_TOPCEN bel BUFIO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-bufio1-2"><a class="header" href="#bel-bufio1-2">Bel BUFIO1</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_TOPCEN bel BUFIO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-idelayctrl-3"><a class="header" href="#bel-idelayctrl-3">Bel IDELAYCTRL</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_TOPCEN bel IDELAYCTRL</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>DNPULSEOUT</td><td>output</td><td>CELL0.OUT23.TMIN</td></tr>

<tr><td>OUTN1</td><td>output</td><td>CELL0.OUT20.TMIN</td></tr>

<tr><td>OUTN65</td><td>output</td><td>CELL0.OUT8.TMIN</td></tr>

<tr><td>RDY</td><td>output</td><td>CELL0.OUT22.TMIN</td></tr>

<tr><td>RST</td><td>input</td><td>CELL1.IMUX.IMUX6</td></tr>

<tr><td>UPPULSEOUT</td><td>output</td><td>CELL0.OUT15.TMIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-dci-3"><a class="header" href="#bel-dci-3">Bel DCI</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_TOPCEN bel DCI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>DCIADDRESS0</td><td>output</td><td>CELL0.OUT8.TMIN</td></tr>

<tr><td>DCIADDRESS1</td><td>output</td><td>CELL0.OUT20.TMIN</td></tr>

<tr><td>DCIADDRESS2</td><td>output</td><td>CELL0.OUT22.TMIN</td></tr>

<tr><td>DCIDATA</td><td>output</td><td>CELL0.OUT22.TMIN</td></tr>

<tr><td>DCIDONE</td><td>output</td><td>CELL0.OUT20.TMIN</td></tr>

<tr><td>DCIIOUPDATE</td><td>output</td><td>CELL0.OUT8.TMIN</td></tr>

<tr><td>DCIREFIOUPDATE</td><td>output</td><td>CELL0.OUT15.TMIN</td></tr>

<tr><td>DCISCLK</td><td>output</td><td>CELL0.OUT20.TMIN</td></tr>

<tr><td>TSTCLK</td><td>input</td><td>CELL0.IMUX.BYP2.SITE</td></tr>

<tr><td>TSTHLN</td><td>input</td><td>CELL0.IMUX.BYP6.SITE</td></tr>

<tr><td>TSTHLP</td><td>input</td><td>CELL0.IMUX.BYP3.SITE</td></tr>

<tr><td>TSTRST</td><td>input</td><td>CELL0.IMUX.BYP0.SITE</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-3"><a class="header" href="#bel-wires-3">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_TOPCEN bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL0.IMUX.BYP0.SITE</td><td>DCI.TSTRST</td></tr>

<tr><td>CELL0.IMUX.BYP2.SITE</td><td>DCI.TSTCLK</td></tr>

<tr><td>CELL0.IMUX.BYP3.SITE</td><td>DCI.TSTHLP</td></tr>

<tr><td>CELL0.IMUX.BYP6.SITE</td><td>DCI.TSTHLN</td></tr>

<tr><td>CELL0.OUT8.TMIN</td><td>IDELAYCTRL.OUTN65, DCI.DCIADDRESS0, DCI.DCIIOUPDATE</td></tr>

<tr><td>CELL0.OUT15.TMIN</td><td>IDELAYCTRL.UPPULSEOUT, DCI.DCIREFIOUPDATE</td></tr>

<tr><td>CELL0.OUT20.TMIN</td><td>IDELAYCTRL.OUTN1, DCI.DCIADDRESS1, DCI.DCIDONE, DCI.DCISCLK</td></tr>

<tr><td>CELL0.OUT22.TMIN</td><td>IDELAYCTRL.RDY, DCI.DCIADDRESS2, DCI.DCIDATA</td></tr>

<tr><td>CELL0.OUT23.TMIN</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>

<tr><td>CELL1.IMUX.IMUX6</td><td>IDELAYCTRL.RST</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-3"><a class="header" href="#bitstream-3">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_TOPCEN rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="54">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
<th>F42</th>
<th>F43</th>
<th>F44</th>
<th>F45</th>
<th>F46</th>
<th>F47</th>
<th>F48</th>
<th>F49</th>
<th>F50</th>
<th>F51</th>
<th>F52</th>
<th>F53</th>
</tr>

</thead>

<tbody>
<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F9.B15">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:BUF.RCLK3">IOCLK:BUF.RCLK3</a>
</td>
<td title="R0.F10.B15">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[9]</a>
</td>
<td title="R0.F11.B15">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F15.B15">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:IOCLK_ENABLE">IOCLK:IOCLK_ENABLE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F18.B15">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:ENABLE.RCLK0">IOCLK:ENABLE.RCLK0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B15">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-SYSMON:ENABLE">SYSMON:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B15">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-LVDS:LVDSBIAS">LVDS:LVDSBIAS[1]</a>
</td>
<td title="R0.F35.B15">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-LVDS:LVDSBIAS">LVDS:LVDSBIAS[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B15">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[3]</a>
</td>
<td title="R0.F39.B15">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F48.B15">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[3]</a>
</td>
<td title="R0.F49.B15">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[4]</a>
</td>
<td title="R0.F50.B15">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[0]</a>
</td>
<td title="R0.F51.B15">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[4]</a>
</td>
<td title="R0.F52.B15">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:PREF">DCI:PREF[3]</a>
</td>
<td title="R0.F53.B15">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:LVDIV2">DCI:LVDIV2[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F12.B14">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[7]</a>
</td>
<td title="R0.F13.B14">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[6]</a>
</td>
<td title="R0.F14.B14">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:ENABLE.RCLK1">IOCLK:ENABLE.RCLK1</a>
</td>
<td title="R0.F15.B14">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:IOCLK_ENABLE">IOCLK:IOCLK_ENABLE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B14">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[4]</a>
</td>
<td>-</td>
<td title="R0.F28.B14">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:BUF.HCLK9">IOCLK:BUF.HCLK9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B14">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-LVDS:LVDSBIAS">LVDS:LVDSBIAS[2]</a>
</td>
<td title="R0.F35.B14">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-LVDS:LVDSBIAS">LVDS:LVDSBIAS[3]</a>
</td>
<td title="R0.F36.B14">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IDELAYCTRL:MODE">IDELAYCTRL:MODE[3]</a>
</td>
<td title="R0.F37.B14">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IDELAYCTRL:MODE">IDELAYCTRL:MODE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F46.B14">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:ENABLE">DCI:ENABLE</a>
</td>
<td title="R0.F47.B14">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:CASCADE_FROM_ABOVE">DCI:CASCADE_FROM_ABOVE</a>
</td>
<td title="R0.F48.B14">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:QUIET">DCI:QUIET</a>
</td>
<td title="R0.F49.B14">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:TEST_ENABLE">DCI:TEST_ENABLE[0]</a>
</td>
<td title="R0.F50.B14">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[1]</a>
</td>
<td title="R0.F51.B14">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[2]</a>
</td>
<td title="R0.F52.B14">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:NREF">DCI:NREF[0]</a>
</td>
<td title="R0.F53.B14">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:PREF">DCI:PREF[2]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F9.B13">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:BUF.RCLK0">IOCLK:BUF.RCLK0</a>
</td>
<td title="R0.F10.B13">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[3]</a>
</td>
<td title="R0.F11.B13">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:BUF.HCLK3">IOCLK:BUF.HCLK3</a>
</td>
<td title="R0.F12.B13">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:BUF.HCLK4">IOCLK:BUF.HCLK4</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F15.B13">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:ENABLE.RCLK2">IOCLK:ENABLE.RCLK2</a>
</td>
<td title="R0.F16.B13">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:ENABLE.RCLK3">IOCLK:ENABLE.RCLK3</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B13">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-BUFIO1:ENABLE">BUFIO1:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B13">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[2]</a>
</td>
<td title="R0.F27.B13">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[1]</a>
</td>
<td title="R0.F28.B13">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:BUF.HCLK8">IOCLK:BUF.HCLK8</a>
</td>
<td title="R0.F29.B13">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:BUF.HCLK7">IOCLK:BUF.HCLK7</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B13">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-LVDS:LVDSBIAS">LVDS:LVDSBIAS[8]</a>
</td>
<td title="R0.F33.B13">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-LVDS:LVDSBIAS">LVDS:LVDSBIAS[9]</a>
</td>
<td title="R0.F34.B13">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-LVDS:LVDSBIAS">LVDS:LVDSBIAS[5]</a>
</td>
<td title="R0.F35.B13">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-LVDS:LVDSBIAS">LVDS:LVDSBIAS[4]</a>
</td>
<td title="R0.F36.B13">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IDELAYCTRL:MODE">IDELAYCTRL:MODE[1]</a>
</td>
<td>-</td>
<td title="R0.F38.B13">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F46.B13">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[0]</a>
</td>
<td title="R0.F47.B13">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:CASCADE_FROM_BELOW">DCI:CASCADE_FROM_BELOW</a>
</td>
<td title="R0.F48.B13">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[0]</a>
</td>
<td title="R0.F49.B13">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[1]</a>
</td>
<td title="R0.F50.B13">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[4]</a>
</td>
<td title="R0.F51.B13">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[3]</a>
</td>
<td title="R0.F52.B13">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:NREF">DCI:NREF[1]</a>
</td>
<td title="R0.F53.B13">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:TEST_ENABLE">DCI:TEST_ENABLE[1]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F10.B12">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[0]</a>
</td>
<td>-</td>
<td title="R0.F12.B12">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:BUF.RCLK1">IOCLK:BUF.RCLK1</a>
</td>
<td title="R0.F13.B12">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[5]</a>
</td>
<td>-</td>
<td title="R0.F15.B12">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:BUF.HCLK1">IOCLK:BUF.HCLK1</a>
</td>
<td title="R0.F16.B12">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:BUF.HCLK0">IOCLK:BUF.HCLK0</a>
</td>
<td title="R0.F17.B12">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:BUF.HCLK2">IOCLK:BUF.HCLK2</a>
</td>
<td>-</td>
<td title="R0.F19.B12">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-BUFIO0:ENABLE">BUFIO0:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B12">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:BUF.RCLK2">IOCLK:BUF.RCLK2</a>
</td>
<td title="R0.F28.B12">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:BUF.HCLK5">IOCLK:BUF.HCLK5</a>
</td>
<td title="R0.F29.B12">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:BUF.HCLK6">IOCLK:BUF.HCLK6</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B12">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-LVDS:LVDSBIAS">LVDS:LVDSBIAS[11]</a>
</td>
<td title="R0.F33.B12">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-LVDS:LVDSBIAS">LVDS:LVDSBIAS[10]</a>
</td>
<td title="R0.F34.B12">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-LVDS:LVDSBIAS">LVDS:LVDSBIAS[6]</a>
</td>
<td title="R0.F35.B12">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-LVDS:LVDSBIAS">LVDS:LVDSBIAS[7]</a>
</td>
<td title="R0.F36.B12">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-IDELAYCTRL:MODE">IDELAYCTRL:MODE[0]</a>
</td>
<td>-</td>
<td title="R0.F38.B12">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[1]</a>
</td>
<td title="R0.F39.B12">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F46.B12">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[1]</a>
</td>
<td title="R0.F47.B12">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[2]</a>
</td>
<td title="R0.F48.B12">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[3]</a>
</td>
<td title="R0.F49.B12">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[2]</a>
</td>
<td title="R0.F50.B12">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:PREF">DCI:PREF[1]</a>
</td>
<td title="R0.F51.B12">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:PREF">DCI:PREF[0]</a>
</td>
<td title="R0.F52.B12">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:LVDIV2">DCI:LVDIV2[0]</a>
</td>
<td title="R0.F53.B12">
<a href="#tile-virtex5-HCLK_IOI_TOPCEN-DCI:LVDIV2">DCI:LVDIV2[1]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-BUFIO0:ENABLE">BUFIO0:ENABLE</th>
<th>0.F19.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-BUFIO1:ENABLE">BUFIO1:ENABLE</th>
<th>0.F19.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-DCI:CASCADE_FROM_ABOVE">DCI:CASCADE_FROM_ABOVE</th>
<th>0.F47.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-DCI:CASCADE_FROM_BELOW">DCI:CASCADE_FROM_BELOW</th>
<th>0.F47.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-DCI:ENABLE">DCI:ENABLE</th>
<th>0.F46.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-DCI:QUIET">DCI:QUIET</th>
<th>0.F48.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:BUF.HCLK0">IOCLK:BUF.HCLK0</th>
<th>0.F16.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:BUF.HCLK1">IOCLK:BUF.HCLK1</th>
<th>0.F15.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:BUF.HCLK2">IOCLK:BUF.HCLK2</th>
<th>0.F17.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:BUF.HCLK3">IOCLK:BUF.HCLK3</th>
<th>0.F11.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:BUF.HCLK4">IOCLK:BUF.HCLK4</th>
<th>0.F12.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:BUF.HCLK5">IOCLK:BUF.HCLK5</th>
<th>0.F28.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:BUF.HCLK6">IOCLK:BUF.HCLK6</th>
<th>0.F29.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:BUF.HCLK7">IOCLK:BUF.HCLK7</th>
<th>0.F29.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:BUF.HCLK8">IOCLK:BUF.HCLK8</th>
<th>0.F28.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:BUF.HCLK9">IOCLK:BUF.HCLK9</th>
<th>0.F28.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:BUF.RCLK0">IOCLK:BUF.RCLK0</th>
<th>0.F9.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:BUF.RCLK1">IOCLK:BUF.RCLK1</th>
<th>0.F12.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:BUF.RCLK2">IOCLK:BUF.RCLK2</th>
<th>0.F27.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:BUF.RCLK3">IOCLK:BUF.RCLK3</th>
<th>0.F9.B15</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:ENABLE.RCLK0">IOCLK:ENABLE.RCLK0</th>
<th>0.F18.B15</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:ENABLE.RCLK1">IOCLK:ENABLE.RCLK1</th>
<th>0.F14.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:ENABLE.RCLK2">IOCLK:ENABLE.RCLK2</th>
<th>0.F15.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:ENABLE.RCLK3">IOCLK:ENABLE.RCLK3</th>
<th>0.F16.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-SYSMON:ENABLE">SYSMON:ENABLE</th>
<th>0.F27.B15</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-DCI:LVDIV2">DCI:LVDIV2</th>
<th>0.F53.B15</th>
<th>0.F53.B12</th>
<th>0.F52.B12</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT</th>
<th>0.F51.B15</th>
<th>0.F48.B12</th>
<th>0.F49.B12</th>
<th>0.F49.B13</th>
<th>0.F48.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT</th>
<th>0.F49.B15</th>
<th>0.F48.B15</th>
<th>0.F47.B12</th>
<th>0.F46.B12</th>
<th>0.F46.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC</th>
<th>0.F50.B13</th>
<th>0.F51.B13</th>
<th>0.F51.B14</th>
<th>0.F50.B14</th>
<th>0.F50.B15</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-DCI:NREF">DCI:NREF</th>
<th>0.F52.B13</th>
<th>0.F52.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-DCI:TEST_ENABLE">DCI:TEST_ENABLE</th>
<th>0.F53.B13</th>
<th>0.F49.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-IOCLK:IOCLK_ENABLE">IOCLK:IOCLK_ENABLE</th>
<th>0.F15.B15</th>
<th>0.F15.B14</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-DCI:PREF">DCI:PREF</th>
<th>0.F52.B15</th>
<th>0.F53.B14</th>
<th>0.F50.B12</th>
<th>0.F51.B12</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-IDELAYCTRL:MODE">IDELAYCTRL:MODE</th>
<th>0.F36.B14</th>
<th>0.F37.B14</th>
<th>0.F36.B13</th>
<th>0.F36.B12</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FULL</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DEFAULT_ONLY</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK</th>
<th>0.F10.B15</th>
<th>0.F11.B15</th>
<th>0.F12.B14</th>
<th>0.F13.B14</th>
<th>0.F13.B12</th>
<th>0.F26.B14</th>
<th>0.F10.B13</th>
<th>0.F26.B13</th>
<th>0.F27.B13</th>
<th>0.F10.B12</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK7</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK9</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF</th>
<th>0.F39.B15</th>
<th>0.F38.B15</th>
<th>0.F38.B13</th>
<th>0.F38.B12</th>
<th>0.F39.B12</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>750</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>900</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1080</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1250</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_TOPCEN-LVDS:LVDSBIAS">LVDS:LVDSBIAS</th>
<th>0.F32.B12</th>
<th>0.F33.B12</th>
<th>0.F33.B13</th>
<th>0.F32.B13</th>
<th>0.F35.B12</th>
<th>0.F34.B12</th>
<th>0.F34.B13</th>
<th>0.F35.B13</th>
<th>0.F35.B14</th>
<th>0.F34.B14</th>
<th>0.F34.B15</th>
<th>0.F35.B15</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-hclk_ioi_cmt"><a class="header" href="#tile-hclk_ioi_cmt">Tile HCLK_IOI_CMT</a></h2>
<p>Cells: 2</p>
<h3 id="bel-ioclk-4"><a class="header" href="#bel-ioclk-4">Bel IOCLK</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_CMT bel IOCLK</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-bufio0-3"><a class="header" href="#bel-bufio0-3">Bel BUFIO0</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_CMT bel BUFIO0</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-bufio1-3"><a class="header" href="#bel-bufio1-3">Bel BUFIO1</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_CMT bel BUFIO1</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-idelayctrl-4"><a class="header" href="#bel-idelayctrl-4">Bel IDELAYCTRL</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_CMT bel IDELAYCTRL</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>DNPULSEOUT</td><td>output</td><td>CELL0.OUT23.TMIN</td></tr>

<tr><td>OUTN1</td><td>output</td><td>CELL0.OUT20.TMIN</td></tr>

<tr><td>OUTN65</td><td>output</td><td>CELL0.OUT8.TMIN</td></tr>

<tr><td>RDY</td><td>output</td><td>CELL0.OUT22.TMIN</td></tr>

<tr><td>RST</td><td>input</td><td>CELL1.IMUX.IMUX6</td></tr>

<tr><td>UPPULSEOUT</td><td>output</td><td>CELL0.OUT15.TMIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-dci-4"><a class="header" href="#bel-dci-4">Bel DCI</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_CMT bel DCI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>DCIADDRESS0</td><td>output</td><td>CELL0.OUT8.TMIN</td></tr>

<tr><td>DCIADDRESS1</td><td>output</td><td>CELL0.OUT20.TMIN</td></tr>

<tr><td>DCIADDRESS2</td><td>output</td><td>CELL0.OUT22.TMIN</td></tr>

<tr><td>DCIDATA</td><td>output</td><td>CELL0.OUT22.TMIN</td></tr>

<tr><td>DCIDONE</td><td>output</td><td>CELL0.OUT20.TMIN</td></tr>

<tr><td>DCIIOUPDATE</td><td>output</td><td>CELL0.OUT8.TMIN</td></tr>

<tr><td>DCIREFIOUPDATE</td><td>output</td><td>CELL0.OUT15.TMIN</td></tr>

<tr><td>DCISCLK</td><td>output</td><td>CELL0.OUT20.TMIN</td></tr>

<tr><td>TSTCLK</td><td>input</td><td>CELL0.IMUX.BYP2.SITE</td></tr>

<tr><td>TSTHLN</td><td>input</td><td>CELL0.IMUX.BYP6.SITE</td></tr>

<tr><td>TSTHLP</td><td>input</td><td>CELL0.IMUX.BYP3.SITE</td></tr>

<tr><td>TSTRST</td><td>input</td><td>CELL0.IMUX.BYP0.SITE</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-4"><a class="header" href="#bel-wires-4">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_CMT bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL0.IMUX.BYP0.SITE</td><td>DCI.TSTRST</td></tr>

<tr><td>CELL0.IMUX.BYP2.SITE</td><td>DCI.TSTCLK</td></tr>

<tr><td>CELL0.IMUX.BYP3.SITE</td><td>DCI.TSTHLP</td></tr>

<tr><td>CELL0.IMUX.BYP6.SITE</td><td>DCI.TSTHLN</td></tr>

<tr><td>CELL0.OUT8.TMIN</td><td>IDELAYCTRL.OUTN65, DCI.DCIADDRESS0, DCI.DCIIOUPDATE</td></tr>

<tr><td>CELL0.OUT15.TMIN</td><td>IDELAYCTRL.UPPULSEOUT, DCI.DCIREFIOUPDATE</td></tr>

<tr><td>CELL0.OUT20.TMIN</td><td>IDELAYCTRL.OUTN1, DCI.DCIADDRESS1, DCI.DCIDONE, DCI.DCISCLK</td></tr>

<tr><td>CELL0.OUT22.TMIN</td><td>IDELAYCTRL.RDY, DCI.DCIADDRESS2, DCI.DCIDATA</td></tr>

<tr><td>CELL0.OUT23.TMIN</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>

<tr><td>CELL1.IMUX.IMUX6</td><td>IDELAYCTRL.RST</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-4"><a class="header" href="#bitstream-4">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_IOI_CMT rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="54">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
<th>F42</th>
<th>F43</th>
<th>F44</th>
<th>F45</th>
<th>F46</th>
<th>F47</th>
<th>F48</th>
<th>F49</th>
<th>F50</th>
<th>F51</th>
<th>F52</th>
<th>F53</th>
</tr>

</thead>

<tbody>
<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F9.B15">
<a href="#tile-virtex5-HCLK_IOI_CMT-IOCLK:BUF.RCLK3">IOCLK:BUF.RCLK3</a>
</td>
<td title="R0.F10.B15">
<a href="#tile-virtex5-HCLK_IOI_CMT-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[9]</a>
</td>
<td title="R0.F11.B15">
<a href="#tile-virtex5-HCLK_IOI_CMT-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F15.B15">
<a href="#tile-virtex5-HCLK_IOI_CMT-IOCLK:IOCLK_ENABLE">IOCLK:IOCLK_ENABLE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F18.B15">
<a href="#tile-virtex5-HCLK_IOI_CMT-IOCLK:ENABLE.RCLK0">IOCLK:ENABLE.RCLK0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B15">
<a href="#tile-virtex5-HCLK_IOI_CMT-LVDS:LVDSBIAS">LVDS:LVDSBIAS[1]</a>
</td>
<td title="R0.F35.B15">
<a href="#tile-virtex5-HCLK_IOI_CMT-LVDS:LVDSBIAS">LVDS:LVDSBIAS[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B15">
<a href="#tile-virtex5-HCLK_IOI_CMT-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[3]</a>
</td>
<td title="R0.F39.B15">
<a href="#tile-virtex5-HCLK_IOI_CMT-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F48.B15">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[3]</a>
</td>
<td title="R0.F49.B15">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[4]</a>
</td>
<td title="R0.F50.B15">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[0]</a>
</td>
<td title="R0.F51.B15">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[4]</a>
</td>
<td title="R0.F52.B15">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:PREF">DCI:PREF[3]</a>
</td>
<td title="R0.F53.B15">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:LVDIV2">DCI:LVDIV2[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F12.B14">
<a href="#tile-virtex5-HCLK_IOI_CMT-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[7]</a>
</td>
<td title="R0.F13.B14">
<a href="#tile-virtex5-HCLK_IOI_CMT-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[6]</a>
</td>
<td title="R0.F14.B14">
<a href="#tile-virtex5-HCLK_IOI_CMT-IOCLK:ENABLE.RCLK1">IOCLK:ENABLE.RCLK1</a>
</td>
<td title="R0.F15.B14">
<a href="#tile-virtex5-HCLK_IOI_CMT-IOCLK:IOCLK_ENABLE">IOCLK:IOCLK_ENABLE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B14">
<a href="#tile-virtex5-HCLK_IOI_CMT-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[4]</a>
</td>
<td>-</td>
<td title="R0.F28.B14">
<a href="#tile-virtex5-HCLK_IOI_CMT-IOCLK:BUF.HCLK9">IOCLK:BUF.HCLK9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B14">
<a href="#tile-virtex5-HCLK_IOI_CMT-LVDS:LVDSBIAS">LVDS:LVDSBIAS[2]</a>
</td>
<td title="R0.F35.B14">
<a href="#tile-virtex5-HCLK_IOI_CMT-LVDS:LVDSBIAS">LVDS:LVDSBIAS[3]</a>
</td>
<td title="R0.F36.B14">
<a href="#tile-virtex5-HCLK_IOI_CMT-IDELAYCTRL:MODE">IDELAYCTRL:MODE[3]</a>
</td>
<td title="R0.F37.B14">
<a href="#tile-virtex5-HCLK_IOI_CMT-IDELAYCTRL:MODE">IDELAYCTRL:MODE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F46.B14">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:ENABLE">DCI:ENABLE</a>
</td>
<td title="R0.F47.B14">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:CASCADE_FROM_ABOVE">DCI:CASCADE_FROM_ABOVE</a>
</td>
<td title="R0.F48.B14">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:QUIET">DCI:QUIET</a>
</td>
<td title="R0.F49.B14">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:TEST_ENABLE">DCI:TEST_ENABLE[0]</a>
</td>
<td title="R0.F50.B14">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[1]</a>
</td>
<td title="R0.F51.B14">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[2]</a>
</td>
<td title="R0.F52.B14">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:NREF">DCI:NREF[0]</a>
</td>
<td title="R0.F53.B14">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:PREF">DCI:PREF[2]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F9.B13">
<a href="#tile-virtex5-HCLK_IOI_CMT-IOCLK:BUF.RCLK0">IOCLK:BUF.RCLK0</a>
</td>
<td title="R0.F10.B13">
<a href="#tile-virtex5-HCLK_IOI_CMT-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[3]</a>
</td>
<td title="R0.F11.B13">
<a href="#tile-virtex5-HCLK_IOI_CMT-IOCLK:BUF.HCLK3">IOCLK:BUF.HCLK3</a>
</td>
<td title="R0.F12.B13">
<a href="#tile-virtex5-HCLK_IOI_CMT-IOCLK:BUF.HCLK4">IOCLK:BUF.HCLK4</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F15.B13">
<a href="#tile-virtex5-HCLK_IOI_CMT-IOCLK:ENABLE.RCLK2">IOCLK:ENABLE.RCLK2</a>
</td>
<td title="R0.F16.B13">
<a href="#tile-virtex5-HCLK_IOI_CMT-IOCLK:ENABLE.RCLK3">IOCLK:ENABLE.RCLK3</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F19.B13">
<a href="#tile-virtex5-HCLK_IOI_CMT-BUFIO1:ENABLE">BUFIO1:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B13">
<a href="#tile-virtex5-HCLK_IOI_CMT-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[2]</a>
</td>
<td title="R0.F27.B13">
<a href="#tile-virtex5-HCLK_IOI_CMT-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[1]</a>
</td>
<td title="R0.F28.B13">
<a href="#tile-virtex5-HCLK_IOI_CMT-IOCLK:BUF.HCLK8">IOCLK:BUF.HCLK8</a>
</td>
<td title="R0.F29.B13">
<a href="#tile-virtex5-HCLK_IOI_CMT-IOCLK:BUF.HCLK7">IOCLK:BUF.HCLK7</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B13">
<a href="#tile-virtex5-HCLK_IOI_CMT-LVDS:LVDSBIAS">LVDS:LVDSBIAS[8]</a>
</td>
<td title="R0.F33.B13">
<a href="#tile-virtex5-HCLK_IOI_CMT-LVDS:LVDSBIAS">LVDS:LVDSBIAS[9]</a>
</td>
<td title="R0.F34.B13">
<a href="#tile-virtex5-HCLK_IOI_CMT-LVDS:LVDSBIAS">LVDS:LVDSBIAS[5]</a>
</td>
<td title="R0.F35.B13">
<a href="#tile-virtex5-HCLK_IOI_CMT-LVDS:LVDSBIAS">LVDS:LVDSBIAS[4]</a>
</td>
<td title="R0.F36.B13">
<a href="#tile-virtex5-HCLK_IOI_CMT-IDELAYCTRL:MODE">IDELAYCTRL:MODE[1]</a>
</td>
<td>-</td>
<td title="R0.F38.B13">
<a href="#tile-virtex5-HCLK_IOI_CMT-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F46.B13">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[0]</a>
</td>
<td title="R0.F47.B13">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:CASCADE_FROM_BELOW">DCI:CASCADE_FROM_BELOW</a>
</td>
<td title="R0.F48.B13">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[0]</a>
</td>
<td title="R0.F49.B13">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[1]</a>
</td>
<td title="R0.F50.B13">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[4]</a>
</td>
<td title="R0.F51.B13">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[3]</a>
</td>
<td title="R0.F52.B13">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:NREF">DCI:NREF[1]</a>
</td>
<td title="R0.F53.B13">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:TEST_ENABLE">DCI:TEST_ENABLE[1]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F10.B12">
<a href="#tile-virtex5-HCLK_IOI_CMT-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[0]</a>
</td>
<td>-</td>
<td title="R0.F12.B12">
<a href="#tile-virtex5-HCLK_IOI_CMT-IOCLK:BUF.RCLK1">IOCLK:BUF.RCLK1</a>
</td>
<td title="R0.F13.B12">
<a href="#tile-virtex5-HCLK_IOI_CMT-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[5]</a>
</td>
<td>-</td>
<td title="R0.F15.B12">
<a href="#tile-virtex5-HCLK_IOI_CMT-IOCLK:BUF.HCLK1">IOCLK:BUF.HCLK1</a>
</td>
<td title="R0.F16.B12">
<a href="#tile-virtex5-HCLK_IOI_CMT-IOCLK:BUF.HCLK0">IOCLK:BUF.HCLK0</a>
</td>
<td title="R0.F17.B12">
<a href="#tile-virtex5-HCLK_IOI_CMT-IOCLK:BUF.HCLK2">IOCLK:BUF.HCLK2</a>
</td>
<td>-</td>
<td title="R0.F19.B12">
<a href="#tile-virtex5-HCLK_IOI_CMT-BUFIO0:ENABLE">BUFIO0:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B12">
<a href="#tile-virtex5-HCLK_IOI_CMT-IOCLK:BUF.RCLK2">IOCLK:BUF.RCLK2</a>
</td>
<td title="R0.F28.B12">
<a href="#tile-virtex5-HCLK_IOI_CMT-IOCLK:BUF.HCLK5">IOCLK:BUF.HCLK5</a>
</td>
<td title="R0.F29.B12">
<a href="#tile-virtex5-HCLK_IOI_CMT-IOCLK:BUF.HCLK6">IOCLK:BUF.HCLK6</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B12">
<a href="#tile-virtex5-HCLK_IOI_CMT-LVDS:LVDSBIAS">LVDS:LVDSBIAS[11]</a>
</td>
<td title="R0.F33.B12">
<a href="#tile-virtex5-HCLK_IOI_CMT-LVDS:LVDSBIAS">LVDS:LVDSBIAS[10]</a>
</td>
<td title="R0.F34.B12">
<a href="#tile-virtex5-HCLK_IOI_CMT-LVDS:LVDSBIAS">LVDS:LVDSBIAS[6]</a>
</td>
<td title="R0.F35.B12">
<a href="#tile-virtex5-HCLK_IOI_CMT-LVDS:LVDSBIAS">LVDS:LVDSBIAS[7]</a>
</td>
<td title="R0.F36.B12">
<a href="#tile-virtex5-HCLK_IOI_CMT-IDELAYCTRL:MODE">IDELAYCTRL:MODE[0]</a>
</td>
<td>-</td>
<td title="R0.F38.B12">
<a href="#tile-virtex5-HCLK_IOI_CMT-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[1]</a>
</td>
<td title="R0.F39.B12">
<a href="#tile-virtex5-HCLK_IOI_CMT-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F46.B12">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[1]</a>
</td>
<td title="R0.F47.B12">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[2]</a>
</td>
<td title="R0.F48.B12">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[3]</a>
</td>
<td title="R0.F49.B12">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[2]</a>
</td>
<td title="R0.F50.B12">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:PREF">DCI:PREF[1]</a>
</td>
<td title="R0.F51.B12">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:PREF">DCI:PREF[0]</a>
</td>
<td title="R0.F52.B12">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:LVDIV2">DCI:LVDIV2[0]</a>
</td>
<td title="R0.F53.B12">
<a href="#tile-virtex5-HCLK_IOI_CMT-DCI:LVDIV2">DCI:LVDIV2[1]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_CMT-BUFIO0:ENABLE">BUFIO0:ENABLE</th>
<th>0.F19.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CMT-BUFIO1:ENABLE">BUFIO1:ENABLE</th>
<th>0.F19.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CMT-DCI:CASCADE_FROM_ABOVE">DCI:CASCADE_FROM_ABOVE</th>
<th>0.F47.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CMT-DCI:CASCADE_FROM_BELOW">DCI:CASCADE_FROM_BELOW</th>
<th>0.F47.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CMT-DCI:ENABLE">DCI:ENABLE</th>
<th>0.F46.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CMT-DCI:QUIET">DCI:QUIET</th>
<th>0.F48.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CMT-IOCLK:BUF.HCLK0">IOCLK:BUF.HCLK0</th>
<th>0.F16.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CMT-IOCLK:BUF.HCLK1">IOCLK:BUF.HCLK1</th>
<th>0.F15.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CMT-IOCLK:BUF.HCLK2">IOCLK:BUF.HCLK2</th>
<th>0.F17.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CMT-IOCLK:BUF.HCLK3">IOCLK:BUF.HCLK3</th>
<th>0.F11.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CMT-IOCLK:BUF.HCLK4">IOCLK:BUF.HCLK4</th>
<th>0.F12.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CMT-IOCLK:BUF.HCLK5">IOCLK:BUF.HCLK5</th>
<th>0.F28.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CMT-IOCLK:BUF.HCLK6">IOCLK:BUF.HCLK6</th>
<th>0.F29.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CMT-IOCLK:BUF.HCLK7">IOCLK:BUF.HCLK7</th>
<th>0.F29.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CMT-IOCLK:BUF.HCLK8">IOCLK:BUF.HCLK8</th>
<th>0.F28.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CMT-IOCLK:BUF.HCLK9">IOCLK:BUF.HCLK9</th>
<th>0.F28.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CMT-IOCLK:BUF.RCLK0">IOCLK:BUF.RCLK0</th>
<th>0.F9.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CMT-IOCLK:BUF.RCLK1">IOCLK:BUF.RCLK1</th>
<th>0.F12.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CMT-IOCLK:BUF.RCLK2">IOCLK:BUF.RCLK2</th>
<th>0.F27.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CMT-IOCLK:BUF.RCLK3">IOCLK:BUF.RCLK3</th>
<th>0.F9.B15</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CMT-IOCLK:ENABLE.RCLK0">IOCLK:ENABLE.RCLK0</th>
<th>0.F18.B15</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CMT-IOCLK:ENABLE.RCLK1">IOCLK:ENABLE.RCLK1</th>
<th>0.F14.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CMT-IOCLK:ENABLE.RCLK2">IOCLK:ENABLE.RCLK2</th>
<th>0.F15.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CMT-IOCLK:ENABLE.RCLK3">IOCLK:ENABLE.RCLK3</th>
<th>0.F16.B13</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_CMT-DCI:LVDIV2">DCI:LVDIV2</th>
<th>0.F53.B15</th>
<th>0.F53.B12</th>
<th>0.F52.B12</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_CMT-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT</th>
<th>0.F51.B15</th>
<th>0.F48.B12</th>
<th>0.F49.B12</th>
<th>0.F49.B13</th>
<th>0.F48.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CMT-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT</th>
<th>0.F49.B15</th>
<th>0.F48.B15</th>
<th>0.F47.B12</th>
<th>0.F46.B12</th>
<th>0.F46.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CMT-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC</th>
<th>0.F50.B13</th>
<th>0.F51.B13</th>
<th>0.F51.B14</th>
<th>0.F50.B14</th>
<th>0.F50.B15</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_CMT-DCI:NREF">DCI:NREF</th>
<th>0.F52.B13</th>
<th>0.F52.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CMT-DCI:TEST_ENABLE">DCI:TEST_ENABLE</th>
<th>0.F53.B13</th>
<th>0.F49.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_IOI_CMT-IOCLK:IOCLK_ENABLE">IOCLK:IOCLK_ENABLE</th>
<th>0.F15.B15</th>
<th>0.F15.B14</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_CMT-DCI:PREF">DCI:PREF</th>
<th>0.F52.B15</th>
<th>0.F53.B14</th>
<th>0.F50.B12</th>
<th>0.F51.B12</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_CMT-IDELAYCTRL:MODE">IDELAYCTRL:MODE</th>
<th>0.F36.B14</th>
<th>0.F37.B14</th>
<th>0.F36.B13</th>
<th>0.F36.B12</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FULL</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DEFAULT_ONLY</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_CMT-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK</th>
<th>0.F10.B15</th>
<th>0.F11.B15</th>
<th>0.F12.B14</th>
<th>0.F13.B14</th>
<th>0.F13.B12</th>
<th>0.F26.B14</th>
<th>0.F10.B13</th>
<th>0.F26.B13</th>
<th>0.F27.B13</th>
<th>0.F10.B12</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK7</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK9</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_CMT-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF</th>
<th>0.F39.B15</th>
<th>0.F38.B15</th>
<th>0.F38.B13</th>
<th>0.F38.B12</th>
<th>0.F39.B12</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>750</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>900</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1080</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1250</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_IOI_CMT-LVDS:LVDSBIAS">LVDS:LVDSBIAS</th>
<th>0.F32.B12</th>
<th>0.F33.B12</th>
<th>0.F33.B13</th>
<th>0.F32.B13</th>
<th>0.F35.B12</th>
<th>0.F34.B12</th>
<th>0.F34.B13</th>
<th>0.F35.B13</th>
<th>0.F35.B14</th>
<th>0.F34.B14</th>
<th>0.F34.B15</th>
<th>0.F35.B15</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-hclk_cmt_ioi"><a class="header" href="#tile-hclk_cmt_ioi">Tile HCLK_CMT_IOI</a></h2>
<p>Cells: 2</p>
<h3 id="bel-ioclk-5"><a class="header" href="#bel-ioclk-5">Bel IOCLK</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_CMT_IOI bel IOCLK</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-bufio2-3"><a class="header" href="#bel-bufio2-3">Bel BUFIO2</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_CMT_IOI bel BUFIO2</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-bufio3-3"><a class="header" href="#bel-bufio3-3">Bel BUFIO3</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_CMT_IOI bel BUFIO3</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-idelayctrl-5"><a class="header" href="#bel-idelayctrl-5">Bel IDELAYCTRL</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_CMT_IOI bel IDELAYCTRL</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>DNPULSEOUT</td><td>output</td><td>CELL1.OUT18.TMIN</td></tr>

<tr><td>OUTN1</td><td>output</td><td>CELL1.OUT23.TMIN</td></tr>

<tr><td>OUTN65</td><td>output</td><td>CELL1.OUT16.TMIN</td></tr>

<tr><td>RDY</td><td>output</td><td>CELL1.OUT22.TMIN</td></tr>

<tr><td>RST</td><td>input</td><td>CELL0.IMUX.IMUX0</td></tr>

<tr><td>UPPULSEOUT</td><td>output</td><td>CELL1.OUT17.TMIN</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-dci-5"><a class="header" href="#bel-dci-5">Bel DCI</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_CMT_IOI bel DCI</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
<tr><td>DCIADDRESS0</td><td>output</td><td>CELL1.OUT8.TMIN</td></tr>

<tr><td>DCIADDRESS1</td><td>output</td><td>CELL1.OUT20.TMIN</td></tr>

<tr><td>DCIADDRESS2</td><td>output</td><td>CELL1.OUT22.TMIN</td></tr>

<tr><td>DCIDATA</td><td>output</td><td>CELL0.OUT22.TMIN</td></tr>

<tr><td>DCIDONE</td><td>output</td><td>CELL0.OUT20.TMIN</td></tr>

<tr><td>DCIIOUPDATE</td><td>output</td><td>CELL0.OUT8.TMIN</td></tr>

<tr><td>DCIREFIOUPDATE</td><td>output</td><td>CELL0.OUT15.TMIN</td></tr>

<tr><td>DCISCLK</td><td>output</td><td>CELL0.OUT20.TMIN</td></tr>

<tr><td>TSTCLK</td><td>input</td><td>CELL1.IMUX.BYP2.SITE</td></tr>

<tr><td>TSTHLN</td><td>input</td><td>CELL1.IMUX.BYP6.SITE</td></tr>

<tr><td>TSTHLP</td><td>input</td><td>CELL1.IMUX.BYP3.SITE</td></tr>

<tr><td>TSTRST</td><td>input</td><td>CELL1.IMUX.BYP0.SITE</td></tr>

</tbody>

</table>
</div>

<h3 id="bel-wires-5"><a class="header" href="#bel-wires-5">Bel wires</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_CMT_IOI bel wires</caption>
<thead>
<tr><th>Wire</th><th>Pins</th></tr>

</thead>

<tbody>
<tr><td>CELL0.IMUX.IMUX0</td><td>IDELAYCTRL.RST</td></tr>

<tr><td>CELL0.OUT8.TMIN</td><td>DCI.DCIIOUPDATE</td></tr>

<tr><td>CELL0.OUT15.TMIN</td><td>DCI.DCIREFIOUPDATE</td></tr>

<tr><td>CELL0.OUT20.TMIN</td><td>DCI.DCIDONE, DCI.DCISCLK</td></tr>

<tr><td>CELL0.OUT22.TMIN</td><td>DCI.DCIDATA</td></tr>

<tr><td>CELL1.IMUX.BYP0.SITE</td><td>DCI.TSTRST</td></tr>

<tr><td>CELL1.IMUX.BYP2.SITE</td><td>DCI.TSTCLK</td></tr>

<tr><td>CELL1.IMUX.BYP3.SITE</td><td>DCI.TSTHLP</td></tr>

<tr><td>CELL1.IMUX.BYP6.SITE</td><td>DCI.TSTHLN</td></tr>

<tr><td>CELL1.OUT8.TMIN</td><td>DCI.DCIADDRESS0</td></tr>

<tr><td>CELL1.OUT16.TMIN</td><td>IDELAYCTRL.OUTN65</td></tr>

<tr><td>CELL1.OUT17.TMIN</td><td>IDELAYCTRL.UPPULSEOUT</td></tr>

<tr><td>CELL1.OUT18.TMIN</td><td>IDELAYCTRL.DNPULSEOUT</td></tr>

<tr><td>CELL1.OUT20.TMIN</td><td>DCI.DCIADDRESS1</td></tr>

<tr><td>CELL1.OUT22.TMIN</td><td>IDELAYCTRL.RDY, DCI.DCIADDRESS2</td></tr>

<tr><td>CELL1.OUT23.TMIN</td><td>IDELAYCTRL.OUTN1</td></tr>

</tbody>

</table>
</div>

<h3 id="bitstream-5"><a class="header" href="#bitstream-5">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_CMT_IOI rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="54">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
<th>F42</th>
<th>F43</th>
<th>F44</th>
<th>F45</th>
<th>F46</th>
<th>F47</th>
<th>F48</th>
<th>F49</th>
<th>F50</th>
<th>F51</th>
<th>F52</th>
<th>F53</th>
</tr>

</thead>

<tbody>
<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F9.B15">
<a href="#tile-virtex5-HCLK_CMT_IOI-IOCLK:BUF.RCLK3">IOCLK:BUF.RCLK3</a>
</td>
<td title="R0.F10.B15">
<a href="#tile-virtex5-HCLK_CMT_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[9]</a>
</td>
<td title="R0.F11.B15">
<a href="#tile-virtex5-HCLK_CMT_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[8]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F15.B15">
<a href="#tile-virtex5-HCLK_CMT_IOI-IOCLK:IOCLK_ENABLE">IOCLK:IOCLK_ENABLE[1]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F18.B15">
<a href="#tile-virtex5-HCLK_CMT_IOI-IOCLK:ENABLE.RCLK0">IOCLK:ENABLE.RCLK0</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B15">
<a href="#tile-virtex5-HCLK_CMT_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[1]</a>
</td>
<td title="R0.F35.B15">
<a href="#tile-virtex5-HCLK_CMT_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[0]</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F38.B15">
<a href="#tile-virtex5-HCLK_CMT_IOI-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[3]</a>
</td>
<td title="R0.F39.B15">
<a href="#tile-virtex5-HCLK_CMT_IOI-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[4]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F48.B15">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[3]</a>
</td>
<td title="R0.F49.B15">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[4]</a>
</td>
<td title="R0.F50.B15">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[0]</a>
</td>
<td title="R0.F51.B15">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[4]</a>
</td>
<td title="R0.F52.B15">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:PREF">DCI:PREF[3]</a>
</td>
<td title="R0.F53.B15">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:LVDIV2">DCI:LVDIV2[2]</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F12.B14">
<a href="#tile-virtex5-HCLK_CMT_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[7]</a>
</td>
<td title="R0.F13.B14">
<a href="#tile-virtex5-HCLK_CMT_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[6]</a>
</td>
<td title="R0.F14.B14">
<a href="#tile-virtex5-HCLK_CMT_IOI-IOCLK:ENABLE.RCLK1">IOCLK:ENABLE.RCLK1</a>
</td>
<td title="R0.F15.B14">
<a href="#tile-virtex5-HCLK_CMT_IOI-IOCLK:IOCLK_ENABLE">IOCLK:IOCLK_ENABLE[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B14">
<a href="#tile-virtex5-HCLK_CMT_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[4]</a>
</td>
<td>-</td>
<td title="R0.F28.B14">
<a href="#tile-virtex5-HCLK_CMT_IOI-IOCLK:BUF.HCLK9">IOCLK:BUF.HCLK9</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F34.B14">
<a href="#tile-virtex5-HCLK_CMT_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[2]</a>
</td>
<td title="R0.F35.B14">
<a href="#tile-virtex5-HCLK_CMT_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[3]</a>
</td>
<td title="R0.F36.B14">
<a href="#tile-virtex5-HCLK_CMT_IOI-IDELAYCTRL:MODE">IDELAYCTRL:MODE[3]</a>
</td>
<td title="R0.F37.B14">
<a href="#tile-virtex5-HCLK_CMT_IOI-IDELAYCTRL:MODE">IDELAYCTRL:MODE[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F46.B14">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:ENABLE">DCI:ENABLE</a>
</td>
<td title="R0.F47.B14">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:CASCADE_FROM_ABOVE">DCI:CASCADE_FROM_ABOVE</a>
</td>
<td title="R0.F48.B14">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:QUIET">DCI:QUIET</a>
</td>
<td title="R0.F49.B14">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:TEST_ENABLE">DCI:TEST_ENABLE[0]</a>
</td>
<td title="R0.F50.B14">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[1]</a>
</td>
<td title="R0.F51.B14">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[2]</a>
</td>
<td title="R0.F52.B14">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:NREF">DCI:NREF[0]</a>
</td>
<td title="R0.F53.B14">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:PREF">DCI:PREF[2]</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F9.B13">
<a href="#tile-virtex5-HCLK_CMT_IOI-IOCLK:BUF.RCLK0">IOCLK:BUF.RCLK0</a>
</td>
<td title="R0.F10.B13">
<a href="#tile-virtex5-HCLK_CMT_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[3]</a>
</td>
<td title="R0.F11.B13">
<a href="#tile-virtex5-HCLK_CMT_IOI-IOCLK:BUF.HCLK3">IOCLK:BUF.HCLK3</a>
</td>
<td title="R0.F12.B13">
<a href="#tile-virtex5-HCLK_CMT_IOI-IOCLK:BUF.HCLK4">IOCLK:BUF.HCLK4</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F15.B13">
<a href="#tile-virtex5-HCLK_CMT_IOI-IOCLK:ENABLE.RCLK2">IOCLK:ENABLE.RCLK2</a>
</td>
<td title="R0.F16.B13">
<a href="#tile-virtex5-HCLK_CMT_IOI-IOCLK:ENABLE.RCLK3">IOCLK:ENABLE.RCLK3</a>
</td>
<td>-</td>
<td title="R0.F18.B13">
<a href="#tile-virtex5-HCLK_CMT_IOI-BUFIO2:ENABLE">BUFIO2:ENABLE</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F26.B13">
<a href="#tile-virtex5-HCLK_CMT_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[2]</a>
</td>
<td title="R0.F27.B13">
<a href="#tile-virtex5-HCLK_CMT_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[1]</a>
</td>
<td title="R0.F28.B13">
<a href="#tile-virtex5-HCLK_CMT_IOI-IOCLK:BUF.HCLK8">IOCLK:BUF.HCLK8</a>
</td>
<td title="R0.F29.B13">
<a href="#tile-virtex5-HCLK_CMT_IOI-IOCLK:BUF.HCLK7">IOCLK:BUF.HCLK7</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B13">
<a href="#tile-virtex5-HCLK_CMT_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[8]</a>
</td>
<td title="R0.F33.B13">
<a href="#tile-virtex5-HCLK_CMT_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[9]</a>
</td>
<td title="R0.F34.B13">
<a href="#tile-virtex5-HCLK_CMT_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[5]</a>
</td>
<td title="R0.F35.B13">
<a href="#tile-virtex5-HCLK_CMT_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[4]</a>
</td>
<td title="R0.F36.B13">
<a href="#tile-virtex5-HCLK_CMT_IOI-IDELAYCTRL:MODE">IDELAYCTRL:MODE[1]</a>
</td>
<td>-</td>
<td title="R0.F38.B13">
<a href="#tile-virtex5-HCLK_CMT_IOI-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[2]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F46.B13">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[0]</a>
</td>
<td title="R0.F47.B13">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:CASCADE_FROM_BELOW">DCI:CASCADE_FROM_BELOW</a>
</td>
<td title="R0.F48.B13">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[0]</a>
</td>
<td title="R0.F49.B13">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[1]</a>
</td>
<td title="R0.F50.B13">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[4]</a>
</td>
<td title="R0.F51.B13">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC[3]</a>
</td>
<td title="R0.F52.B13">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:NREF">DCI:NREF[1]</a>
</td>
<td title="R0.F53.B13">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:TEST_ENABLE">DCI:TEST_ENABLE[1]</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F10.B12">
<a href="#tile-virtex5-HCLK_CMT_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[0]</a>
</td>
<td>-</td>
<td title="R0.F12.B12">
<a href="#tile-virtex5-HCLK_CMT_IOI-IOCLK:BUF.RCLK1">IOCLK:BUF.RCLK1</a>
</td>
<td title="R0.F13.B12">
<a href="#tile-virtex5-HCLK_CMT_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK[5]</a>
</td>
<td title="R0.F14.B12">
<a href="#tile-virtex5-HCLK_CMT_IOI-BUFIO3:ENABLE">BUFIO3:ENABLE</a>
</td>
<td title="R0.F15.B12">
<a href="#tile-virtex5-HCLK_CMT_IOI-IOCLK:BUF.HCLK1">IOCLK:BUF.HCLK1</a>
</td>
<td title="R0.F16.B12">
<a href="#tile-virtex5-HCLK_CMT_IOI-IOCLK:BUF.HCLK0">IOCLK:BUF.HCLK0</a>
</td>
<td title="R0.F17.B12">
<a href="#tile-virtex5-HCLK_CMT_IOI-IOCLK:BUF.HCLK2">IOCLK:BUF.HCLK2</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B12">
<a href="#tile-virtex5-HCLK_CMT_IOI-IOCLK:BUF.RCLK2">IOCLK:BUF.RCLK2</a>
</td>
<td title="R0.F28.B12">
<a href="#tile-virtex5-HCLK_CMT_IOI-IOCLK:BUF.HCLK5">IOCLK:BUF.HCLK5</a>
</td>
<td title="R0.F29.B12">
<a href="#tile-virtex5-HCLK_CMT_IOI-IOCLK:BUF.HCLK6">IOCLK:BUF.HCLK6</a>
</td>
<td>-</td>
<td>-</td>
<td title="R0.F32.B12">
<a href="#tile-virtex5-HCLK_CMT_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[11]</a>
</td>
<td title="R0.F33.B12">
<a href="#tile-virtex5-HCLK_CMT_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[10]</a>
</td>
<td title="R0.F34.B12">
<a href="#tile-virtex5-HCLK_CMT_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[6]</a>
</td>
<td title="R0.F35.B12">
<a href="#tile-virtex5-HCLK_CMT_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS[7]</a>
</td>
<td title="R0.F36.B12">
<a href="#tile-virtex5-HCLK_CMT_IOI-IDELAYCTRL:MODE">IDELAYCTRL:MODE[0]</a>
</td>
<td>-</td>
<td title="R0.F38.B12">
<a href="#tile-virtex5-HCLK_CMT_IOI-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[1]</a>
</td>
<td title="R0.F39.B12">
<a href="#tile-virtex5-HCLK_CMT_IOI-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF[0]</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F46.B12">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[1]</a>
</td>
<td title="R0.F47.B12">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT[2]</a>
</td>
<td title="R0.F48.B12">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[3]</a>
</td>
<td title="R0.F49.B12">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT[2]</a>
</td>
<td title="R0.F50.B12">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:PREF">DCI:PREF[1]</a>
</td>
<td title="R0.F51.B12">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:PREF">DCI:PREF[0]</a>
</td>
<td title="R0.F52.B12">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:LVDIV2">DCI:LVDIV2[0]</a>
</td>
<td title="R0.F53.B12">
<a href="#tile-virtex5-HCLK_CMT_IOI-DCI:LVDIV2">DCI:LVDIV2[1]</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_CMT_IOI-BUFIO2:ENABLE">BUFIO2:ENABLE</th>
<th>0.F18.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT_IOI-BUFIO3:ENABLE">BUFIO3:ENABLE</th>
<th>0.F14.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT_IOI-DCI:CASCADE_FROM_ABOVE">DCI:CASCADE_FROM_ABOVE</th>
<th>0.F47.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT_IOI-DCI:CASCADE_FROM_BELOW">DCI:CASCADE_FROM_BELOW</th>
<th>0.F47.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT_IOI-DCI:ENABLE">DCI:ENABLE</th>
<th>0.F46.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT_IOI-DCI:QUIET">DCI:QUIET</th>
<th>0.F48.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT_IOI-IOCLK:BUF.HCLK0">IOCLK:BUF.HCLK0</th>
<th>0.F16.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT_IOI-IOCLK:BUF.HCLK1">IOCLK:BUF.HCLK1</th>
<th>0.F15.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT_IOI-IOCLK:BUF.HCLK2">IOCLK:BUF.HCLK2</th>
<th>0.F17.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT_IOI-IOCLK:BUF.HCLK3">IOCLK:BUF.HCLK3</th>
<th>0.F11.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT_IOI-IOCLK:BUF.HCLK4">IOCLK:BUF.HCLK4</th>
<th>0.F12.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT_IOI-IOCLK:BUF.HCLK5">IOCLK:BUF.HCLK5</th>
<th>0.F28.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT_IOI-IOCLK:BUF.HCLK6">IOCLK:BUF.HCLK6</th>
<th>0.F29.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT_IOI-IOCLK:BUF.HCLK7">IOCLK:BUF.HCLK7</th>
<th>0.F29.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT_IOI-IOCLK:BUF.HCLK8">IOCLK:BUF.HCLK8</th>
<th>0.F28.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT_IOI-IOCLK:BUF.HCLK9">IOCLK:BUF.HCLK9</th>
<th>0.F28.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT_IOI-IOCLK:BUF.RCLK0">IOCLK:BUF.RCLK0</th>
<th>0.F9.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT_IOI-IOCLK:BUF.RCLK1">IOCLK:BUF.RCLK1</th>
<th>0.F12.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT_IOI-IOCLK:BUF.RCLK2">IOCLK:BUF.RCLK2</th>
<th>0.F27.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT_IOI-IOCLK:BUF.RCLK3">IOCLK:BUF.RCLK3</th>
<th>0.F9.B15</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT_IOI-IOCLK:ENABLE.RCLK0">IOCLK:ENABLE.RCLK0</th>
<th>0.F18.B15</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT_IOI-IOCLK:ENABLE.RCLK1">IOCLK:ENABLE.RCLK1</th>
<th>0.F14.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT_IOI-IOCLK:ENABLE.RCLK2">IOCLK:ENABLE.RCLK2</th>
<th>0.F15.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT_IOI-IOCLK:ENABLE.RCLK3">IOCLK:ENABLE.RCLK3</th>
<th>0.F16.B13</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_CMT_IOI-DCI:LVDIV2">DCI:LVDIV2</th>
<th>0.F53.B15</th>
<th>0.F53.B12</th>
<th>0.F52.B12</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_CMT_IOI-DCI:NMASK_TERM_SPLIT">DCI:NMASK_TERM_SPLIT</th>
<th>0.F51.B15</th>
<th>0.F48.B12</th>
<th>0.F49.B12</th>
<th>0.F49.B13</th>
<th>0.F48.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT_IOI-DCI:PMASK_TERM_SPLIT">DCI:PMASK_TERM_SPLIT</th>
<th>0.F49.B15</th>
<th>0.F48.B15</th>
<th>0.F47.B12</th>
<th>0.F46.B12</th>
<th>0.F46.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT_IOI-DCI:PMASK_TERM_VCC">DCI:PMASK_TERM_VCC</th>
<th>0.F50.B13</th>
<th>0.F51.B13</th>
<th>0.F51.B14</th>
<th>0.F50.B14</th>
<th>0.F50.B15</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_CMT_IOI-DCI:NREF">DCI:NREF</th>
<th>0.F52.B13</th>
<th>0.F52.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT_IOI-DCI:TEST_ENABLE">DCI:TEST_ENABLE</th>
<th>0.F53.B13</th>
<th>0.F49.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT_IOI-IOCLK:IOCLK_ENABLE">IOCLK:IOCLK_ENABLE</th>
<th>0.F15.B15</th>
<th>0.F15.B14</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_CMT_IOI-DCI:PREF">DCI:PREF</th>
<th>0.F52.B15</th>
<th>0.F53.B14</th>
<th>0.F50.B12</th>
<th>0.F51.B12</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_CMT_IOI-IDELAYCTRL:MODE">IDELAYCTRL:MODE</th>
<th>0.F36.B14</th>
<th>0.F37.B14</th>
<th>0.F36.B13</th>
<th>0.F36.B12</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>FULL</td>
<td>0</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>DEFAULT_ONLY</td>
<td>1</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_CMT_IOI-IDELAYCTRL:MUX.REFCLK">IDELAYCTRL:MUX.REFCLK</th>
<th>0.F10.B15</th>
<th>0.F11.B15</th>
<th>0.F12.B14</th>
<th>0.F13.B14</th>
<th>0.F13.B12</th>
<th>0.F26.B14</th>
<th>0.F10.B13</th>
<th>0.F26.B13</th>
<th>0.F27.B13</th>
<th>0.F10.B12</th>
</tr>

</thead>

<tbody>
<tr><td>NONE</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>HCLK1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>

<tr><td>HCLK2</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK3</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK4</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK5</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK6</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK7</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK8</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>HCLK9</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_CMT_IOI-INTERNAL_VREF:VREF">INTERNAL_VREF:VREF</th>
<th>0.F39.B15</th>
<th>0.F38.B15</th>
<th>0.F38.B13</th>
<th>0.F38.B12</th>
<th>0.F39.B12</th>
</tr>

</thead>

<tbody>
<tr><td>OFF</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>

<tr><td>750</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>1</td>
</tr>

<tr><td>900</td>
<td>0</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1080</td>
<td>0</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

<tr><td>1250</td>
<td>1</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_CMT_IOI-LVDS:LVDSBIAS">LVDS:LVDSBIAS</th>
<th>0.F32.B12</th>
<th>0.F33.B12</th>
<th>0.F33.B13</th>
<th>0.F32.B13</th>
<th>0.F35.B12</th>
<th>0.F34.B12</th>
<th>0.F34.B13</th>
<th>0.F35.B13</th>
<th>0.F35.B14</th>
<th>0.F34.B14</th>
<th>0.F34.B15</th>
<th>0.F35.B15</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[11]</td>
<td>[10]</td>
<td>[9]</td>
<td>[8]</td>
<td>[7]</td>
<td>[6]</td>
<td>[5]</td>
<td>[4]</td>
<td>[3]</td>
<td>[2]</td>
<td>[1]</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>

<h2 id="tile-hclk_cmt"><a class="header" href="#tile-hclk_cmt">Tile HCLK_CMT</a></h2>
<p>Cells: 0</p>
<h3 id="bel-hclk_cmt_hclk"><a class="header" href="#bel-hclk_cmt_hclk">Bel HCLK_CMT_HCLK</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_CMT bel HCLK_CMT_HCLK</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bel-hclk_cmt_giob"><a class="header" href="#bel-hclk_cmt_giob">Bel HCLK_CMT_GIOB</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_CMT bel HCLK_CMT_GIOB</caption>
<thead>
<tr><th>Pin</th><th>Direction</th><th>Wires</th></tr>

</thead>

<tbody>
</tbody>

</table>
</div>

<h3 id="bitstream-6"><a class="header" href="#bitstream-6">Bitstream</a></h3>
<div class="table-wrapper">
<table>
<caption>virtex5 HCLK_CMT rect R0</caption>
<thead>
<tr><th rowspan="2">Bit</th><th colspan="45">Frame</th></tr>

<tr>
<th>F0</th>
<th>F1</th>
<th>F2</th>
<th>F3</th>
<th>F4</th>
<th>F5</th>
<th>F6</th>
<th>F7</th>
<th>F8</th>
<th>F9</th>
<th>F10</th>
<th>F11</th>
<th>F12</th>
<th>F13</th>
<th>F14</th>
<th>F15</th>
<th>F16</th>
<th>F17</th>
<th>F18</th>
<th>F19</th>
<th>F20</th>
<th>F21</th>
<th>F22</th>
<th>F23</th>
<th>F24</th>
<th>F25</th>
<th>F26</th>
<th>F27</th>
<th>F28</th>
<th>F29</th>
<th>F30</th>
<th>F31</th>
<th>F32</th>
<th>F33</th>
<th>F34</th>
<th>F35</th>
<th>F36</th>
<th>F37</th>
<th>F38</th>
<th>F39</th>
<th>F40</th>
<th>F41</th>
<th>F42</th>
<th>F43</th>
<th>F44</th>
</tr>

</thead>

<tbody>
<tr><td>B15</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F27.B15">
<a href="#tile-virtex5-HCLK_CMT-HCLK_CMT:DRP_MASK">HCLK_CMT:DRP_MASK</a>
</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F40.B15">
<a href="#tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.HCLK9">HCLK_CMT:BUF.HCLK9</a>
</td>
<td title="R0.F41.B15">
<a href="#tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.HCLK5">HCLK_CMT:BUF.HCLK5</a>
</td>
<td title="R0.F42.B15">
<a href="#tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.HCLK1">HCLK_CMT:BUF.HCLK1</a>
</td>
<td title="R0.F43.B15">
<a href="#tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.GIOB7">HCLK_CMT:BUF.GIOB7</a>
</td>
<td title="R0.F44.B15">
<a href="#tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.GIOB3">HCLK_CMT:BUF.GIOB3</a>
</td>
</tr>

<tr><td>B14</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F40.B14">
<a href="#tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.HCLK8">HCLK_CMT:BUF.HCLK8</a>
</td>
<td title="R0.F41.B14">
<a href="#tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.HCLK4">HCLK_CMT:BUF.HCLK4</a>
</td>
<td title="R0.F42.B14">
<a href="#tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.HCLK0">HCLK_CMT:BUF.HCLK0</a>
</td>
<td title="R0.F43.B14">
<a href="#tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.GIOB6">HCLK_CMT:BUF.GIOB6</a>
</td>
<td title="R0.F44.B14">
<a href="#tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.GIOB2">HCLK_CMT:BUF.GIOB2</a>
</td>
</tr>

<tr><td>B13</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F40.B13">
<a href="#tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.HCLK7">HCLK_CMT:BUF.HCLK7</a>
</td>
<td title="R0.F41.B13">
<a href="#tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.HCLK3">HCLK_CMT:BUF.HCLK3</a>
</td>
<td title="R0.F42.B13">
<a href="#tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.GIOB9">HCLK_CMT:BUF.GIOB9</a>
</td>
<td title="R0.F43.B13">
<a href="#tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.GIOB5">HCLK_CMT:BUF.GIOB5</a>
</td>
<td title="R0.F44.B13">
<a href="#tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.GIOB1">HCLK_CMT:BUF.GIOB1</a>
</td>
</tr>

<tr><td>B12</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td title="R0.F40.B12">
<a href="#tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.HCLK6">HCLK_CMT:BUF.HCLK6</a>
</td>
<td title="R0.F41.B12">
<a href="#tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.HCLK2">HCLK_CMT:BUF.HCLK2</a>
</td>
<td title="R0.F42.B12">
<a href="#tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.GIOB8">HCLK_CMT:BUF.GIOB8</a>
</td>
<td title="R0.F43.B12">
<a href="#tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.GIOB4">HCLK_CMT:BUF.GIOB4</a>
</td>
<td title="R0.F44.B12">
<a href="#tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.GIOB0">HCLK_CMT:BUF.GIOB0</a>
</td>
</tr>

<tr><td>B11</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B10</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B9</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B8</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B7</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B6</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B5</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B4</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B3</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B2</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B1</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

<tr><td>B0</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
<td>-</td>
</tr>

</tbody>

</table>
</div>

<div class="table-wrapper">
<table>
<thead>
<tr><th id="tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.GIOB0">HCLK_CMT:BUF.GIOB0</th>
<th>0.F44.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.GIOB1">HCLK_CMT:BUF.GIOB1</th>
<th>0.F44.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.GIOB2">HCLK_CMT:BUF.GIOB2</th>
<th>0.F44.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.GIOB3">HCLK_CMT:BUF.GIOB3</th>
<th>0.F44.B15</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.GIOB4">HCLK_CMT:BUF.GIOB4</th>
<th>0.F43.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.GIOB5">HCLK_CMT:BUF.GIOB5</th>
<th>0.F43.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.GIOB6">HCLK_CMT:BUF.GIOB6</th>
<th>0.F43.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.GIOB7">HCLK_CMT:BUF.GIOB7</th>
<th>0.F43.B15</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.GIOB8">HCLK_CMT:BUF.GIOB8</th>
<th>0.F42.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.GIOB9">HCLK_CMT:BUF.GIOB9</th>
<th>0.F42.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.HCLK0">HCLK_CMT:BUF.HCLK0</th>
<th>0.F42.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.HCLK1">HCLK_CMT:BUF.HCLK1</th>
<th>0.F42.B15</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.HCLK2">HCLK_CMT:BUF.HCLK2</th>
<th>0.F41.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.HCLK3">HCLK_CMT:BUF.HCLK3</th>
<th>0.F41.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.HCLK4">HCLK_CMT:BUF.HCLK4</th>
<th>0.F41.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.HCLK5">HCLK_CMT:BUF.HCLK5</th>
<th>0.F41.B15</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.HCLK6">HCLK_CMT:BUF.HCLK6</th>
<th>0.F40.B12</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.HCLK7">HCLK_CMT:BUF.HCLK7</th>
<th>0.F40.B13</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.HCLK8">HCLK_CMT:BUF.HCLK8</th>
<th>0.F40.B14</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT-HCLK_CMT:BUF.HCLK9">HCLK_CMT:BUF.HCLK9</th>
<th>0.F40.B15</th>
</tr>

<tr><th id="tile-virtex5-HCLK_CMT-HCLK_CMT:DRP_MASK">HCLK_CMT:DRP_MASK</th>
<th>0.F27.B15</th>
</tr>

</thead>

<tbody>
<tr><td>
non-inverted
</td>
<td>[0]</td>
</tr>

</tbody>

</table>
</div>


                    </main>

                    <nav class="nav-wrapper" aria-label="Page navigation">
                        <!-- Mobile navigation buttons -->
                            <a rel="prev" href="../../virtex5/clock/hclk.html" class="mobile-nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                            </a>

                            <a rel="next prefetch" href="../../virtex5/clock/hclk-mgt.html" class="mobile-nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                                <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                            </a>

                        <div style="clear: both"></div>
                    </nav>
                </div>
            </div>

            <nav class="nav-wide-wrapper" aria-label="Page navigation">
                    <a rel="prev" href="../../virtex5/clock/hclk.html" class="nav-chapters previous" title="Previous chapter" aria-label="Previous chapter" aria-keyshortcuts="Left">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M41.4 233.4c-12.5 12.5-12.5 32.8 0 45.3l160 160c12.5 12.5 32.8 12.5 45.3 0s12.5-32.8 0-45.3L109.3 256 246.6 118.6c12.5-12.5 12.5-32.8 0-45.3s-32.8-12.5-45.3 0l-160 160z"/></svg></span>
                    </a>

                    <a rel="next prefetch" href="../../virtex5/clock/hclk-mgt.html" class="nav-chapters next" title="Next chapter" aria-label="Next chapter" aria-keyshortcuts="Right">
                        <span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 320 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M278.6 233.4c12.5 12.5 12.5 32.8 0 45.3l-160 160c-12.5 12.5-32.8 12.5-45.3 0s-12.5-32.8 0-45.3L210.7 256 73.4 118.6c-12.5-12.5-12.5-32.8 0-45.3s32.8-12.5 45.3 0l160 160z"/></svg></span>
                    </a>
            </nav>

        </div>

        <template id=fa-eye><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 576 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M288 32c-80.8 0-145.5 36.8-192.6 80.6C48.6 156 17.3 208 2.5 243.7c-3.3 7.9-3.3 16.7 0 24.6C17.3 304 48.6 356 95.4 399.4C142.5 443.2 207.2 480 288 480s145.5-36.8 192.6-80.6c46.8-43.5 78.1-95.4 93-131.1c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C433.5 68.8 368.8 32 288 32zM432 256c0 79.5-64.5 144-144 144s-144-64.5-144-144s64.5-144 144-144s144 64.5 144 144zM288 192c0 35.3-28.7 64-64 64c-11.5 0-22.3-3-31.6-8.4c-.2 2.8-.4 5.5-.4 8.4c0 53 43 96 96 96s96-43 96-96s-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6z"/></svg></span></template>
        <template id=fa-eye-slash><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 640 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M38.8 5.1C28.4-3.1 13.3-1.2 5.1 9.2S-1.2 34.7 9.2 42.9l592 464c10.4 8.2 25.5 6.3 33.7-4.1s6.3-25.5-4.1-33.7L525.6 386.7c39.6-40.6 66.4-86.1 79.9-118.4c3.3-7.9 3.3-16.7 0-24.6c-14.9-35.7-46.2-87.7-93-131.1C465.5 68.8 400.8 32 320 32c-68.2 0-125 26.3-169.3 60.8L38.8 5.1zM223.1 149.5C248.6 126.2 282.7 112 320 112c79.5 0 144 64.5 144 144c0 24.9-6.3 48.3-17.4 68.7L408 294.5c5.2-11.8 8-24.8 8-38.5c0-53-43-96-96-96c-2.8 0-5.6 .1-8.4 .4c5.3 9.3 8.4 20.1 8.4 31.6c0 10.2-2.4 19.8-6.6 28.3l-90.3-70.8zm223.1 298L373 389.9c-16.4 6.5-34.3 10.1-53 10.1c-79.5 0-144-64.5-144-144c0-6.9 .5-13.6 1.4-20.2L83.1 161.5C60.3 191.2 44 220.8 34.5 243.7c-3.3 7.9-3.3 16.7 0 24.6c14.9 35.7 46.2 87.7 93 131.1C174.5 443.2 239.2 480 320 480c47.8 0 89.9-12.9 126.2-32.5z"/></svg></span></template>
        <template id=fa-copy><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M502.6 70.63l-61.25-61.25C435.4 3.371 427.2 0 418.7 0H255.1c-35.35 0-64 28.66-64 64l.0195 256C192 355.4 220.7 384 256 384h192c35.2 0 64-28.8 64-64V93.25C512 84.77 508.6 76.63 502.6 70.63zM464 320c0 8.836-7.164 16-16 16H255.1c-8.838 0-16-7.164-16-16L239.1 64.13c0-8.836 7.164-16 16-16h128L384 96c0 17.67 14.33 32 32 32h47.1V320zM272 448c0 8.836-7.164 16-16 16H63.1c-8.838 0-16-7.164-16-16L47.98 192.1c0-8.836 7.164-16 16-16H160V128H63.99c-35.35 0-64 28.65-64 64l.0098 256C.002 483.3 28.66 512 64 512h192c35.2 0 64-28.8 64-64v-32h-47.1L272 448z"/></svg></span></template>
        <template id=fa-play><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 384 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M73 39c-14.8-9.1-33.4-9.4-48.5-.9S0 62.6 0 80V432c0 17.4 9.4 33.4 24.5 41.9s33.7 8.1 48.5-.9L361 297c14.3-8.7 23-24.2 23-41s-8.7-32.2-23-41L73 39z"/></svg></span></template>
        <template id=fa-clock-rotate-left><span class=fa-svg><svg xmlns="http://www.w3.org/2000/svg" viewBox="0 0 512 512"><!--! Font Awesome Free 6.2.0 by @fontawesome - https://fontawesome.com License - https://fontawesome.com/license/free (Icons: CC BY 4.0, Fonts: SIL OFL 1.1, Code: MIT License) Copyright 2022 Fonticons, Inc. --><path d="M75 75L41 41C25.9 25.9 0 36.6 0 57.9V168c0 13.3 10.7 24 24 24H134.1c21.4 0 32.1-25.9 17-41l-30.8-30.8C155 85.5 203 64 256 64c106 0 192 86 192 192s-86 192-192 192c-40.8 0-78.6-12.7-109.7-34.4c-14.5-10.1-34.4-6.6-44.6 7.9s-6.6 34.4 7.9 44.6C151.2 495 201.7 512 256 512c141.4 0 256-114.6 256-256S397.4 0 256 0C185.3 0 121.3 28.7 75 75zm181 53c-13.3 0-24 10.7-24 24V256c0 6.4 2.5 12.5 7 17l72 72c9.4 9.4 24.6 9.4 33.9 0s9.4-24.6 0-33.9l-65-65V152c0-13.3-10.7-24-24-24z"/></svg></span></template>



        <script>
            window.playground_copyable = true;
        </script>



        <script src="../../clipboard-1626706a.min.js"></script>
        <script src="../../highlight-abc7f01d.js"></script>
        <script src="../../book-a0b12cfe.js"></script>

        <!-- Custom JS scripts -->



    </div>
    </body>
</html>
