<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Assn-7.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ALU.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ALU.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ALU.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ALU.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ALU.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ALU.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ALU.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_envsettings.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="ALU_summary.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ALU_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ALU_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ALU_xst.xrpt"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="KGPRISC.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="KGPRISC.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="KGPRISC.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="KGPRISC.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="KGPRISC.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="KGPRISC.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="KGPRISC.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="KGPRISC.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="KGPRISC_envsettings.html"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="KGPRISC_summary.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="KGPRISC_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="KGPRISC_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="KGPRISC_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="KGPRISC_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="adder_32_bit_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="barrel_shifter.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="barrel_shifter.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="barrel_shifter.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="barrel_shifter.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="barrel_shifter.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="barrel_shifter.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="barrel_shifter.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="barrel_shifter.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="barrel_shifter.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="barrel_shifter.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="barrel_shifter.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="barrel_shifter.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="barrel_shifter.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="barrel_shifter.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="barrel_shifter.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="barrel_shifter.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="barrel_shifter.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="barrel_shifter.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="barrel_shifter.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="barrel_shifter_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="barrel_shifter_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="barrel_shifter_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="barrel_shifter_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="barrel_shifter_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="barrel_shifter_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="barrel_shifter_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="barrel_shifter_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="barrel_shifter_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="barrel_shifter_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="barrel_shifter_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="barrel_shifter_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="barrel_shifter_summary.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="barrel_shifter_tb_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="barrel_shifter_tb_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="barrel_shifter_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="barrel_shifter_xst.xrpt"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="branch_unit_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cla_16_bit_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="cla_4_bit_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="control_unit_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="coregen.log"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="datapath.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="datapath.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="datapath.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="datapath.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="datapath.xst"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="datapath_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="instruction_decode_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="instruction_decode_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="instruction_decode_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="jump_control_tb_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="lookahead_carry_unit_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="mux_1b_2_1.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="mux_1b_2_1.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="mux_1b_2_1.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="mux_1b_2_1.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux_1b_2_1.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux_1b_2_1.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="mux_1b_2_1.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="mux_1b_2_1.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="mux_1b_2_1_summary.html"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="mux_1b_2_1_xst.xrpt"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="mux_32b_2_1.tfi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux_5b_3_1.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="mux_5b_3_1.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux_5b_3_1.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux_5b_3_1.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="mux_5b_3_1.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mux_5b_3_1.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="program_counter_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="register_file.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="register_file.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="register_file.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="register_file_isim_beh.exe"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="register_file_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1636299068" xil_pn:name="TRANEXT_compLibraries2_virtex5" xil_pn:prop_ck="5438683702708918982" xil_pn:start_ts="1636299068">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636299188" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1636299188">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636401282" xil_pn:in_ck="-8390629846662027939" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1636401282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_tb.v"/>
      <outfile xil_pn:name="KGPRISC.v"/>
      <outfile xil_pn:name="KGPRISC_tb.v"/>
      <outfile xil_pn:name="PC_increment.v"/>
      <outfile xil_pn:name="adder_32_bit.v"/>
      <outfile xil_pn:name="adder_32_bit_tb.v"/>
      <outfile xil_pn:name="barrel_shifter.v"/>
      <outfile xil_pn:name="barrel_shifter_tb.v"/>
      <outfile xil_pn:name="branch_unit.v"/>
      <outfile xil_pn:name="branch_unit_tb.v"/>
      <outfile xil_pn:name="cla_16_bit.v"/>
      <outfile xil_pn:name="cla_16_bit_tb.v"/>
      <outfile xil_pn:name="cla_4_bit.v"/>
      <outfile xil_pn:name="cla_4_bit_tb.v"/>
      <outfile xil_pn:name="control_unit.v"/>
      <outfile xil_pn:name="control_unit_tb.v"/>
      <outfile xil_pn:name="datapath.v"/>
      <outfile xil_pn:name="immediate_sign_extend.v"/>
      <outfile xil_pn:name="instruction_decode.v"/>
      <outfile xil_pn:name="jump_control.v"/>
      <outfile xil_pn:name="jump_control_tb.v"/>
      <outfile xil_pn:name="lookahead_carry_unit.v"/>
      <outfile xil_pn:name="lookahead_carry_unit_tb.v"/>
      <outfile xil_pn:name="mux_1b_2_1.v"/>
      <outfile xil_pn:name="mux_32b_2_1.v"/>
      <outfile xil_pn:name="mux_32b_3_1.v"/>
      <outfile xil_pn:name="mux_5b_3_1.v"/>
      <outfile xil_pn:name="program_counter.v"/>
      <outfile xil_pn:name="register_file.v"/>
      <outfile xil_pn:name="register_file_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1636395051" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3856087743520061055" xil_pn:start_ts="1636395051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636395051" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3609668898694727907" xil_pn:start_ts="1636395051">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636401282" xil_pn:in_ck="-5205095335073027065" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-6179077420763880946" xil_pn:start_ts="1636401282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="bram_instr_mem.ngc"/>
      <outfile xil_pn:name="bram_instr_mem.v"/>
      <outfile xil_pn:name="ipcore_dir/bram_data_mem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bram_data_mem.v"/>
    </transform>
    <transform xil_pn:end_ts="1636401282" xil_pn:in_ck="-8426108911742986532" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1636401282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.v"/>
      <outfile xil_pn:name="ALU_tb.v"/>
      <outfile xil_pn:name="KGPRISC.v"/>
      <outfile xil_pn:name="KGPRISC_tb.v"/>
      <outfile xil_pn:name="PC_increment.v"/>
      <outfile xil_pn:name="adder_32_bit.v"/>
      <outfile xil_pn:name="adder_32_bit_tb.v"/>
      <outfile xil_pn:name="barrel_shifter.v"/>
      <outfile xil_pn:name="barrel_shifter_tb.v"/>
      <outfile xil_pn:name="bram_instr_mem.v"/>
      <outfile xil_pn:name="branch_unit.v"/>
      <outfile xil_pn:name="branch_unit_tb.v"/>
      <outfile xil_pn:name="cla_16_bit.v"/>
      <outfile xil_pn:name="cla_16_bit_tb.v"/>
      <outfile xil_pn:name="cla_4_bit.v"/>
      <outfile xil_pn:name="cla_4_bit_tb.v"/>
      <outfile xil_pn:name="control_unit.v"/>
      <outfile xil_pn:name="control_unit_tb.v"/>
      <outfile xil_pn:name="datapath.v"/>
      <outfile xil_pn:name="immediate_sign_extend.v"/>
      <outfile xil_pn:name="instruction_decode.v"/>
      <outfile xil_pn:name="ipcore_dir/bram_data_mem.v"/>
      <outfile xil_pn:name="jump_control.v"/>
      <outfile xil_pn:name="jump_control_tb.v"/>
      <outfile xil_pn:name="lookahead_carry_unit.v"/>
      <outfile xil_pn:name="lookahead_carry_unit_tb.v"/>
      <outfile xil_pn:name="mux_1b_2_1.v"/>
      <outfile xil_pn:name="mux_32b_2_1.v"/>
      <outfile xil_pn:name="mux_32b_3_1.v"/>
      <outfile xil_pn:name="mux_5b_3_1.v"/>
      <outfile xil_pn:name="program_counter.v"/>
      <outfile xil_pn:name="register_file.v"/>
      <outfile xil_pn:name="register_file_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1636401286" xil_pn:in_ck="-8426108911742986532" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="4278012674866672333" xil_pn:start_ts="1636401282">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="KGPRISC_tb_beh.prj"/>
      <outfile xil_pn:name="KGPRISC_tb_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1636401287" xil_pn:in_ck="3975599148439166326" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-2551981529762827888" xil_pn:start_ts="1636401286">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="KGPRISC_tb_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1636297656" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1636297656">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636378382" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="6745592629212681160" xil_pn:start_ts="1636378382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636390243" xil_pn:in_ck="-5205095335073027065" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="-6179077420763880946" xil_pn:start_ts="1636390243">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="bram_instr_mem.ngc"/>
      <outfile xil_pn:name="bram_instr_mem.v"/>
      <outfile xil_pn:name="ipcore_dir/bram_data_mem.ngc"/>
      <outfile xil_pn:name="ipcore_dir/bram_data_mem.v"/>
    </transform>
    <transform xil_pn:end_ts="1636297656" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1636297656">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636378382" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8003114300887194198" xil_pn:start_ts="1636378382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1636297656" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="3206529612922900429" xil_pn:start_ts="1636297656">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1636378382" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="4602494656546704216" xil_pn:start_ts="1636378382">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1636390285" xil_pn:in_ck="-3004105301315929443" xil_pn:name="TRANEXT_xstsynthesize_virtex6" xil_pn:prop_ck="-4595350983513058421" xil_pn:start_ts="1636390243">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
      <outfile xil_pn:name="ALU.ngr"/>
      <outfile xil_pn:name="KGPRISC.lso"/>
      <outfile xil_pn:name="KGPRISC.ngc"/>
      <outfile xil_pn:name="KGPRISC.ngr"/>
      <outfile xil_pn:name="KGPRISC.prj"/>
      <outfile xil_pn:name="KGPRISC.stx"/>
      <outfile xil_pn:name="KGPRISC.syr"/>
      <outfile xil_pn:name="KGPRISC.xst"/>
      <outfile xil_pn:name="KGPRISC_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="barrel_shifter.ngr"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1636299097" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8536107495338272466" xil_pn:start_ts="1636299097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1636299104" xil_pn:in_ck="5738546607458875186" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6220576601834198440" xil_pn:start_ts="1636299097">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputAdded"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1636299132" xil_pn:in_ck="5738546607458875187" xil_pn:name="TRANEXT_map_virtex7" xil_pn:prop_ck="-7188367874928765557" xil_pn:start_ts="1636299104">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1636299167" xil_pn:in_ck="-2126126972815857716" xil_pn:name="TRANEXT_par_virtex5" xil_pn:prop_ck="-2283627392121029586" xil_pn:start_ts="1636299132">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1636299167" xil_pn:in_ck="5738546607458875055" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416183" xil_pn:start_ts="1636299152">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
