<stg><name>radix_sort_oct_batch.17.1</name>


<trans_list>

<trans id="134" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="135" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="136" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="137" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="138" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="5" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="141" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="142" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="143" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="9" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="4" op_0_bw="32">
<![CDATA[
entry:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="32" op_0_bw="32">
<![CDATA[
entry:1 %bucket_num = alloca i32 1

]]></Node>
<StgValue><ssdm name="bucket_num"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="32">
<![CDATA[
entry:2 %bucket_pointer = alloca i32 1

]]></Node>
<StgValue><ssdm name="bucket_pointer"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32">
<![CDATA[
entry:3 %bucket_pointer_984 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bucket_pointer_984"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="32">
<![CDATA[
entry:4 %bucket_pointer_985 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bucket_pointer_985"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="32" op_0_bw="32">
<![CDATA[
entry:5 %bucket_pointer_986 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bucket_pointer_986"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="32" op_0_bw="32">
<![CDATA[
entry:6 %bucket_pointer_987 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bucket_pointer_987"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="32" op_0_bw="32">
<![CDATA[
entry:7 %bucket_pointer_988 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bucket_pointer_988"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="32" op_0_bw="32">
<![CDATA[
entry:8 %bucket_pointer_989 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bucket_pointer_989"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="32">
<![CDATA[
entry:9 %bucket_pointer_990 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bucket_pointer_990"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32">
<![CDATA[
entry:10 %bucket_sizes = alloca i32 1

]]></Node>
<StgValue><ssdm name="bucket_sizes"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32">
<![CDATA[
entry:11 %bucket_sizes_1142 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bucket_sizes_1142"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32">
<![CDATA[
entry:12 %bucket_sizes_1143 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bucket_sizes_1143"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32">
<![CDATA[
entry:13 %bucket_sizes_1144 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bucket_sizes_1144"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32">
<![CDATA[
entry:14 %bucket_sizes_1145 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bucket_sizes_1145"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32">
<![CDATA[
entry:15 %bucket_sizes_1146 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bucket_sizes_1146"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32">
<![CDATA[
entry:16 %bucket_sizes_1147 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bucket_sizes_1147"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32">
<![CDATA[
entry:17 %bucket_sizes_1148 = alloca i32 1

]]></Node>
<StgValue><ssdm name="bucket_sizes_1148"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="64">
<![CDATA[
entry:18 %bucket_pointer_1790_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_pointer_1790_loc"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="64">
<![CDATA[
entry:19 %bucket_pointer_1791_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_pointer_1791_loc"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="64">
<![CDATA[
entry:20 %bucket_pointer_1792_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_pointer_1792_loc"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="64">
<![CDATA[
entry:21 %bucket_pointer_1793_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_pointer_1793_loc"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="64">
<![CDATA[
entry:22 %bucket_pointer_1794_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_pointer_1794_loc"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="64">
<![CDATA[
entry:23 %bucket_pointer_1795_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_pointer_1795_loc"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="64">
<![CDATA[
entry:24 %bucket_pointer_1796_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_pointer_1796_loc"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="64">
<![CDATA[
entry:25 %bucket_pointer_1797_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_pointer_1797_loc"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="64">
<![CDATA[
entry:26 %bucket_sizes_3983_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_sizes_3983_loc"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="64">
<![CDATA[
entry:27 %bucket_sizes_3984_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_sizes_3984_loc"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
entry:28 %bucket_sizes_3985_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_sizes_3985_loc"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
entry:29 %bucket_sizes_3986_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_sizes_3986_loc"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
entry:30 %bucket_sizes_3987_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_sizes_3987_loc"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
entry:31 %bucket_sizes_3988_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_sizes_3988_loc"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
entry:32 %bucket_sizes_3989_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_sizes_3989_loc"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
entry:33 %bucket_sizes_3990_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_sizes_3990_loc"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
entry:34 %bucket_sizes_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_sizes_loc"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
entry:35 %bucket_sizes_3943_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_sizes_3943_loc"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
entry:36 %bucket_sizes_3944_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_sizes_3944_loc"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="64">
<![CDATA[
entry:37 %bucket_sizes_3945_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_sizes_3945_loc"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="64">
<![CDATA[
entry:38 %bucket_sizes_3946_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_sizes_3946_loc"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="64">
<![CDATA[
entry:39 %bucket_sizes_3947_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_sizes_3947_loc"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="64">
<![CDATA[
entry:40 %bucket_sizes_3948_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_sizes_3948_loc"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="64">
<![CDATA[
entry:41 %bucket_sizes_3949_loc = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket_sizes_3949_loc"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="32" op_0_bw="64">
<![CDATA[
entry:42 %bucket = alloca i64 1

]]></Node>
<StgValue><ssdm name="bucket"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:44 %call_ln0 = call void @radix_sort_oct_batch.17.1_Pipeline_1, i32 %bucket_sizes_3949_loc, i32 %bucket_sizes_3948_loc, i32 %bucket_sizes_3947_loc, i32 %bucket_sizes_3946_loc, i32 %bucket_sizes_3945_loc, i32 %bucket_sizes_3944_loc, i32 %bucket_sizes_3943_loc, i32 %bucket_sizes_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
entry:54 %store_ln27 = store i32 0, i32 %bucket_num

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
entry:55 %store_ln27 = store i4 0, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="57" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
entry:44 %call_ln0 = call void @radix_sort_oct_batch.17.1_Pipeline_1, i32 %bucket_sizes_3949_loc, i32 %bucket_sizes_3948_loc, i32 %bucket_sizes_3947_loc, i32 %bucket_sizes_3946_loc, i32 %bucket_sizes_3945_loc, i32 %bucket_sizes_3944_loc, i32 %bucket_sizes_3943_loc, i32 %bucket_sizes_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:45 %bucket_sizes_3949_loc_load = load i32 %bucket_sizes_3949_loc

]]></Node>
<StgValue><ssdm name="bucket_sizes_3949_loc_load"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:46 %bucket_sizes_3948_loc_load = load i32 %bucket_sizes_3948_loc

]]></Node>
<StgValue><ssdm name="bucket_sizes_3948_loc_load"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:47 %bucket_sizes_3947_loc_load = load i32 %bucket_sizes_3947_loc

]]></Node>
<StgValue><ssdm name="bucket_sizes_3947_loc_load"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:48 %bucket_sizes_3946_loc_load = load i32 %bucket_sizes_3946_loc

]]></Node>
<StgValue><ssdm name="bucket_sizes_3946_loc_load"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:49 %bucket_sizes_3945_loc_load = load i32 %bucket_sizes_3945_loc

]]></Node>
<StgValue><ssdm name="bucket_sizes_3945_loc_load"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:50 %bucket_sizes_3944_loc_load = load i32 %bucket_sizes_3944_loc

]]></Node>
<StgValue><ssdm name="bucket_sizes_3944_loc_load"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:51 %bucket_sizes_3943_loc_load = load i32 %bucket_sizes_3943_loc

]]></Node>
<StgValue><ssdm name="bucket_sizes_3943_loc_load"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
entry:52 %bucket_sizes_loc_load = load i32 %bucket_sizes_loc

]]></Node>
<StgValue><ssdm name="bucket_sizes_loc_load"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:53 %call_ln0 = call void @radix_sort_oct_batch.17.1_Pipeline_initialization, i32 %bucket_sizes_3949_loc_load, i32 %bucket_sizes_3948_loc_load, i32 %bucket_sizes_3947_loc_load, i32 %bucket_sizes_3946_loc_load, i32 %bucket_sizes_3945_loc_load, i32 %bucket_sizes_3944_loc_load, i32 %bucket_sizes_3943_loc_load, i32 %bucket_sizes_loc_load, i32 %bucket, i32 %input_16, i32 %bucket_sizes_1148, i32 %bucket_sizes_1147, i32 %bucket_sizes_1146, i32 %bucket_sizes_1145, i32 %bucket_sizes_1144, i32 %bucket_sizes_1143, i32 %bucket_sizes_1142, i32 %bucket_sizes

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:43 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %input_16, void @empty_26, i32 0, i32 0, void @empty_25, i32 4294967295, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32">
<![CDATA[
entry:53 %call_ln0 = call void @radix_sort_oct_batch.17.1_Pipeline_initialization, i32 %bucket_sizes_3949_loc_load, i32 %bucket_sizes_3948_loc_load, i32 %bucket_sizes_3947_loc_load, i32 %bucket_sizes_3946_loc_load, i32 %bucket_sizes_3945_loc_load, i32 %bucket_sizes_3944_loc_load, i32 %bucket_sizes_3943_loc_load, i32 %bucket_sizes_loc_load, i32 %bucket, i32 %input_16, i32 %bucket_sizes_1148, i32 %bucket_sizes_1147, i32 %bucket_sizes_1146, i32 %bucket_sizes_1145, i32 %bucket_sizes_1144, i32 %bucket_sizes_1143, i32 %bucket_sizes_1142, i32 %bucket_sizes

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="0">
<![CDATA[
entry:56 %br_ln27 = br void %bucket_pointer_initialization.i

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="70" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
bucket_pointer_initialization.i:0 %i_109 = load i4 %i

]]></Node>
<StgValue><ssdm name="i_109"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
bucket_pointer_initialization.i:1 %icmp_ln27 = icmp_eq  i4 %i_109, i4 11

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bucket_pointer_initialization.i:2 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 11, i64 11, i64 11

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
bucket_pointer_initialization.i:3 %i_110 = add i4 %i_109, i4 1

]]></Node>
<StgValue><ssdm name="i_110"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bucket_pointer_initialization.i:4 %br_ln27 = br i1 %icmp_ln27, void %xlx_merge_loop.bucket_pointer_initialization.16_begin, void %for.inc79.i.preheader

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:0 %bucket_num_load = load i32 %bucket_num

]]></Node>
<StgValue><ssdm name="bucket_num_load"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:1 %bucket_pointer_load = load i32 %bucket_pointer

]]></Node>
<StgValue><ssdm name="bucket_pointer_load"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:2 %bucket_pointer_984_load = load i32 %bucket_pointer_984

]]></Node>
<StgValue><ssdm name="bucket_pointer_984_load"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:3 %bucket_pointer_985_load = load i32 %bucket_pointer_985

]]></Node>
<StgValue><ssdm name="bucket_pointer_985_load"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:4 %bucket_pointer_986_load = load i32 %bucket_pointer_986

]]></Node>
<StgValue><ssdm name="bucket_pointer_986_load"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:5 %bucket_pointer_987_load = load i32 %bucket_pointer_987

]]></Node>
<StgValue><ssdm name="bucket_pointer_987_load"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:6 %bucket_pointer_988_load = load i32 %bucket_pointer_988

]]></Node>
<StgValue><ssdm name="bucket_pointer_988_load"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="32">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:7 %bucket_pointer_989_load = load i32 %bucket_pointer_989

]]></Node>
<StgValue><ssdm name="bucket_pointer_989_load"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="32">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:8 %bucket_pointer_990_load = load i32 %bucket_pointer_990

]]></Node>
<StgValue><ssdm name="bucket_pointer_990_load"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:9 %bucket_sizes_load = load i32 %bucket_sizes

]]></Node>
<StgValue><ssdm name="bucket_sizes_load"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:10 %bucket_sizes_1142_load = load i32 %bucket_sizes_1142

]]></Node>
<StgValue><ssdm name="bucket_sizes_1142_load"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:11 %bucket_sizes_1143_load = load i32 %bucket_sizes_1143

]]></Node>
<StgValue><ssdm name="bucket_sizes_1143_load"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:12 %bucket_sizes_1144_load = load i32 %bucket_sizes_1144

]]></Node>
<StgValue><ssdm name="bucket_sizes_1144_load"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:13 %bucket_sizes_1145_load = load i32 %bucket_sizes_1145

]]></Node>
<StgValue><ssdm name="bucket_sizes_1145_load"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:14 %bucket_sizes_1146_load = load i32 %bucket_sizes_1146

]]></Node>
<StgValue><ssdm name="bucket_sizes_1146_load"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:15 %bucket_sizes_1147_load = load i32 %bucket_sizes_1147

]]></Node>
<StgValue><ssdm name="bucket_sizes_1147_load"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:16 %bucket_sizes_1148_load = load i32 %bucket_sizes_1148

]]></Node>
<StgValue><ssdm name="bucket_sizes_1148_load"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:19 %call_ln0 = call void @radix_sort_oct_batch.17.1_Pipeline_bucket_pointer_initialization, i32 %bucket_sizes_1148_load, i32 %bucket_sizes_1147_load, i32 %bucket_sizes_1146_load, i32 %bucket_sizes_1145_load, i32 %bucket_sizes_1144_load, i32 %bucket_sizes_1143_load, i32 %bucket_sizes_1142_load, i32 %bucket_sizes_load, i32 %bucket_pointer_990_load, i32 %bucket_pointer_989_load, i32 %bucket_pointer_988_load, i32 %bucket_pointer_987_load, i32 %bucket_pointer_986_load, i32 %bucket_pointer_985_load, i32 %bucket_pointer_984_load, i32 %bucket_pointer_load, i32 %bucket_sizes_3990_loc, i32 %bucket_sizes_3989_loc, i32 %bucket_sizes_3988_loc, i32 %bucket_sizes_3987_loc, i32 %bucket_sizes_3986_loc, i32 %bucket_sizes_3985_loc, i32 %bucket_sizes_3984_loc, i32 %bucket_sizes_3983_loc, i32 %bucket_pointer_1797_loc, i32 %bucket_pointer_1796_loc, i32 %bucket_pointer_1795_loc, i32 %bucket_pointer_1794_loc, i32 %bucket_pointer_1793_loc, i32 %bucket_pointer_1792_loc, i32 %bucket_pointer_1791_loc, i32 %bucket_pointer_1790_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:36 %bucket_num_55 = sub i32 1, i32 %bucket_num_load

]]></Node>
<StgValue><ssdm name="bucket_num_55"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="19" op_0_bw="32">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:37 %trunc_ln41 = trunc i32 %bucket_num_55

]]></Node>
<StgValue><ssdm name="trunc_ln41"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:38 %mul_ln41 = mul i19 %trunc_ln41, i19 156250

]]></Node>
<StgValue><ssdm name="mul_ln41"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="19" op_0_bw="32">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:42 %trunc_ln43 = trunc i32 %bucket_num_load

]]></Node>
<StgValue><ssdm name="trunc_ln43"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="4" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:43 %mul_ln43 = mul i19 %trunc_ln43, i19 156250

]]></Node>
<StgValue><ssdm name="mul_ln43"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:45 %store_ln27 = store i32 %bucket_num_55, i32 %bucket_num

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:46 %store_ln27 = store i4 %i_110, i4 %i

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc79.i.preheader:0 %call_ln0 = call void @radix_sort_oct_batch.17.1_Pipeline_output_bucket, i32 %bucket, i32 %multi_radix_oct_kmerge_temp0_16

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="101" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:19 %call_ln0 = call void @radix_sort_oct_batch.17.1_Pipeline_bucket_pointer_initialization, i32 %bucket_sizes_1148_load, i32 %bucket_sizes_1147_load, i32 %bucket_sizes_1146_load, i32 %bucket_sizes_1145_load, i32 %bucket_sizes_1144_load, i32 %bucket_sizes_1143_load, i32 %bucket_sizes_1142_load, i32 %bucket_sizes_load, i32 %bucket_pointer_990_load, i32 %bucket_pointer_989_load, i32 %bucket_pointer_988_load, i32 %bucket_pointer_987_load, i32 %bucket_pointer_986_load, i32 %bucket_pointer_985_load, i32 %bucket_pointer_984_load, i32 %bucket_pointer_load, i32 %bucket_sizes_3990_loc, i32 %bucket_sizes_3989_loc, i32 %bucket_sizes_3988_loc, i32 %bucket_sizes_3987_loc, i32 %bucket_sizes_3986_loc, i32 %bucket_sizes_3985_loc, i32 %bucket_sizes_3984_loc, i32 %bucket_sizes_3983_loc, i32 %bucket_pointer_1797_loc, i32 %bucket_pointer_1796_loc, i32 %bucket_pointer_1795_loc, i32 %bucket_pointer_1794_loc, i32 %bucket_pointer_1793_loc, i32 %bucket_pointer_1792_loc, i32 %bucket_pointer_1791_loc, i32 %bucket_pointer_1790_loc

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="102" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:38 %mul_ln41 = mul i19 %trunc_ln41, i19 156250

]]></Node>
<StgValue><ssdm name="mul_ln41"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="3" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:43 %mul_ln43 = mul i19 %trunc_ln43, i19 156250

]]></Node>
<StgValue><ssdm name="mul_ln43"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="104" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:38 %mul_ln41 = mul i19 %trunc_ln41, i19 156250

]]></Node>
<StgValue><ssdm name="mul_ln41"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="2" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:43 %mul_ln43 = mul i19 %trunc_ln43, i19 156250

]]></Node>
<StgValue><ssdm name="mul_ln43"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="106" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="7" op_0_bw="4">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:17 %zext_ln27 = zext i4 %i_109

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:20 %bucket_sizes_3990_loc_load = load i32 %bucket_sizes_3990_loc

]]></Node>
<StgValue><ssdm name="bucket_sizes_3990_loc_load"/></StgValue>
</operation>

<operation id="108" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:21 %bucket_sizes_3989_loc_load = load i32 %bucket_sizes_3989_loc

]]></Node>
<StgValue><ssdm name="bucket_sizes_3989_loc_load"/></StgValue>
</operation>

<operation id="109" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:22 %bucket_sizes_3988_loc_load = load i32 %bucket_sizes_3988_loc

]]></Node>
<StgValue><ssdm name="bucket_sizes_3988_loc_load"/></StgValue>
</operation>

<operation id="110" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:23 %bucket_sizes_3987_loc_load = load i32 %bucket_sizes_3987_loc

]]></Node>
<StgValue><ssdm name="bucket_sizes_3987_loc_load"/></StgValue>
</operation>

<operation id="111" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:24 %bucket_sizes_3986_loc_load = load i32 %bucket_sizes_3986_loc

]]></Node>
<StgValue><ssdm name="bucket_sizes_3986_loc_load"/></StgValue>
</operation>

<operation id="112" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:25 %bucket_sizes_3985_loc_load = load i32 %bucket_sizes_3985_loc

]]></Node>
<StgValue><ssdm name="bucket_sizes_3985_loc_load"/></StgValue>
</operation>

<operation id="113" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:26 %bucket_sizes_3984_loc_load = load i32 %bucket_sizes_3984_loc

]]></Node>
<StgValue><ssdm name="bucket_sizes_3984_loc_load"/></StgValue>
</operation>

<operation id="114" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:27 %bucket_sizes_3983_loc_load = load i32 %bucket_sizes_3983_loc

]]></Node>
<StgValue><ssdm name="bucket_sizes_3983_loc_load"/></StgValue>
</operation>

<operation id="115" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:28 %bucket_pointer_1797_loc_load = load i32 %bucket_pointer_1797_loc

]]></Node>
<StgValue><ssdm name="bucket_pointer_1797_loc_load"/></StgValue>
</operation>

<operation id="116" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:29 %bucket_pointer_1796_loc_load = load i32 %bucket_pointer_1796_loc

]]></Node>
<StgValue><ssdm name="bucket_pointer_1796_loc_load"/></StgValue>
</operation>

<operation id="117" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:30 %bucket_pointer_1795_loc_load = load i32 %bucket_pointer_1795_loc

]]></Node>
<StgValue><ssdm name="bucket_pointer_1795_loc_load"/></StgValue>
</operation>

<operation id="118" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:31 %bucket_pointer_1794_loc_load = load i32 %bucket_pointer_1794_loc

]]></Node>
<StgValue><ssdm name="bucket_pointer_1794_loc_load"/></StgValue>
</operation>

<operation id="119" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:32 %bucket_pointer_1793_loc_load = load i32 %bucket_pointer_1793_loc

]]></Node>
<StgValue><ssdm name="bucket_pointer_1793_loc_load"/></StgValue>
</operation>

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:33 %bucket_pointer_1792_loc_load = load i32 %bucket_pointer_1792_loc

]]></Node>
<StgValue><ssdm name="bucket_pointer_1792_loc_load"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:34 %bucket_pointer_1791_loc_load = load i32 %bucket_pointer_1791_loc

]]></Node>
<StgValue><ssdm name="bucket_pointer_1791_loc_load"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:35 %bucket_pointer_1790_loc_load = load i32 %bucket_pointer_1790_loc

]]></Node>
<StgValue><ssdm name="bucket_pointer_1790_loc_load"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:38 %mul_ln41 = mul i19 %trunc_ln41, i19 156250

]]></Node>
<StgValue><ssdm name="mul_ln41"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="6" op_0_bw="6" op_1_bw="4" op_2_bw="2">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:39 %p_shl_i = bitconcatenate i6 @_ssdm_op_BitConcatenate.i6.i4.i2, i4 %i_109, i2 0

]]></Node>
<StgValue><ssdm name="p_shl_i"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="7" op_0_bw="6">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:40 %p_shl_cast_i = zext i6 %p_shl_i

]]></Node>
<StgValue><ssdm name="p_shl_cast_i"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:41 %mul_i = sub i7 %p_shl_cast_i, i7 %zext_ln27

]]></Node>
<StgValue><ssdm name="mul_i"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="4">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="19" op_0_bw="19" op_1_bw="19">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:43 %mul_ln43 = mul i19 %trunc_ln43, i19 156250

]]></Node>
<StgValue><ssdm name="mul_ln43"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="19" op_18_bw="32" op_19_bw="7" op_20_bw="19" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:44 %call_ln41 = call void @radix_sort_oct_batch.17.1_Pipeline_input_bucket, i32 %bucket_sizes_3990_loc_load, i32 %bucket_sizes_3989_loc_load, i32 %bucket_sizes_3988_loc_load, i32 %bucket_sizes_3987_loc_load, i32 %bucket_sizes_3986_loc_load, i32 %bucket_sizes_3985_loc_load, i32 %bucket_sizes_3984_loc_load, i32 %bucket_sizes_3983_loc_load, i32 %bucket_pointer_1797_loc_load, i32 %bucket_pointer_1796_loc_load, i32 %bucket_pointer_1795_loc_load, i32 %bucket_pointer_1794_loc_load, i32 %bucket_pointer_1793_loc_load, i32 %bucket_pointer_1792_loc_load, i32 %bucket_pointer_1791_loc_load, i32 %bucket_pointer_1790_loc_load, i19 %mul_ln41, i32 %bucket, i7 %mul_i, i19 %mul_ln43, i32 %bucket_sizes_1148, i32 %bucket_sizes_1147, i32 %bucket_sizes_1146, i32 %bucket_sizes_1145, i32 %bucket_sizes_1144, i32 %bucket_sizes_1143, i32 %bucket_sizes_1142, i32 %bucket_sizes, i32 %bucket_pointer_990, i32 %bucket_pointer_989, i32 %bucket_pointer_988, i32 %bucket_pointer_987, i32 %bucket_pointer_986, i32 %bucket_pointer_985, i32 %bucket_pointer_984, i32 %bucket_pointer

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="129" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:18 %specloopname_ln11 = specloopname void @_ssdm_op_SpecLoopName, void @empty_71

]]></Node>
<StgValue><ssdm name="specloopname_ln11"/></StgValue>
</operation>

<operation id="130" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="19" op_18_bw="32" op_19_bw="7" op_20_bw="19" op_21_bw="32" op_22_bw="32" op_23_bw="32" op_24_bw="32" op_25_bw="32" op_26_bw="32" op_27_bw="32" op_28_bw="32" op_29_bw="32" op_30_bw="32" op_31_bw="32" op_32_bw="32" op_33_bw="32" op_34_bw="32" op_35_bw="32" op_36_bw="32" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0" op_50_bw="0" op_51_bw="0" op_52_bw="0" op_53_bw="0" op_54_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:44 %call_ln41 = call void @radix_sort_oct_batch.17.1_Pipeline_input_bucket, i32 %bucket_sizes_3990_loc_load, i32 %bucket_sizes_3989_loc_load, i32 %bucket_sizes_3988_loc_load, i32 %bucket_sizes_3987_loc_load, i32 %bucket_sizes_3986_loc_load, i32 %bucket_sizes_3985_loc_load, i32 %bucket_sizes_3984_loc_load, i32 %bucket_sizes_3983_loc_load, i32 %bucket_pointer_1797_loc_load, i32 %bucket_pointer_1796_loc_load, i32 %bucket_pointer_1795_loc_load, i32 %bucket_pointer_1794_loc_load, i32 %bucket_pointer_1793_loc_load, i32 %bucket_pointer_1792_loc_load, i32 %bucket_pointer_1791_loc_load, i32 %bucket_pointer_1790_loc_load, i19 %mul_ln41, i32 %bucket, i7 %mul_i, i19 %mul_ln43, i32 %bucket_sizes_1148, i32 %bucket_sizes_1147, i32 %bucket_sizes_1146, i32 %bucket_sizes_1145, i32 %bucket_sizes_1144, i32 %bucket_sizes_1143, i32 %bucket_sizes_1142, i32 %bucket_sizes, i32 %bucket_pointer_990, i32 %bucket_pointer_989, i32 %bucket_pointer_988, i32 %bucket_pointer_987, i32 %bucket_pointer_986, i32 %bucket_pointer_985, i32 %bucket_pointer_984, i32 %bucket_pointer

]]></Node>
<StgValue><ssdm name="call_ln41"/></StgValue>
</operation>

<operation id="131" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
xlx_merge_loop.bucket_pointer_initialization.16_begin:47 %br_ln27 = br void %bucket_pointer_initialization.i

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="132" st_id="10" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
for.inc79.i.preheader:0 %call_ln0 = call void @radix_sort_oct_batch.17.1_Pipeline_output_bucket, i32 %bucket, i32 %multi_radix_oct_kmerge_temp0_16

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="133" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="0">
<![CDATA[
for.inc79.i.preheader:1 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
