<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/PowerPC/PPCMachineScheduler.cpp Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_1854d513cb8eef295481a59a854f7656.html">PowerPC</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">PPCMachineScheduler.cpp</div>  </div>
</div><!--header-->
<div class="contents">
<a href="PPCMachineScheduler_8cpp.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===- PPCMachineScheduler.cpp - MI Scheduler for PowerPC -------------===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160; </div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPCMachineScheduler_8h.html">PPCMachineScheduler.h</a>&quot;</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="PPCMCTargetDesc_8h.html">MCTargetDesc/PPCMCTargetDesc.h</a>&quot;</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160; </div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacellvm.html">llvm</a>;</div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a> </div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<a class="code" href="PPCMachineScheduler_8cpp.html#a0d76b589d0adb272c5783624eaf92613">DisableAddiLoadHeuristic</a>(<span class="stringliteral">&quot;disable-ppc-sched-addi-load&quot;</span>,</div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;                         <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Disable scheduling addi instruction before&quot;</span> </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;                                  <span class="stringliteral">&quot;load for ppc&quot;</span>), <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>);</div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="keyword">static</span> <a class="code" href="classllvm_1_1cl_1_1opt.html">cl::opt&lt;bool&gt;</a></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;    <a class="code" href="PPCMachineScheduler_8cpp.html#acf2a22ee21e3ecdfa660b21bfa8f7479">EnableAddiHeuristic</a>(<span class="stringliteral">&quot;ppc-postra-bias-addi&quot;</span>,</div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;                        <a class="code" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(<span class="stringliteral">&quot;Enable scheduling addi instruction as early&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;                                 <span class="stringliteral">&quot;as possible post ra&quot;</span>),</div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;                        <a class="code" href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">cl::Hidden</a>, <a class="code" href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">cl::init</a>(<span class="keyword">true</span>));</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160; </div>
<div class="line"><a name="l00024"></a><span class="lineno"><a class="line" href="PPCMachineScheduler_8cpp.html#a39cb081a14bceac85a10e7a987109c1f">   24</a></span>&#160;<span class="keyword">static</span> <span class="keywordtype">bool</span> <a class="code" href="PPCMachineScheduler_8cpp.html#a39cb081a14bceac85a10e7a987109c1f">isADDIInstr</a>(<span class="keyword">const</span> GenericScheduler::SchedCandidate &amp;Cand) {</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;  <span class="keywordflow">return</span> Cand.SU-&gt;getInstr()-&gt;getOpcode() == PPC::ADDI ||</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;         Cand.SU-&gt;getInstr()-&gt;getOpcode() == PPC::ADDI8;</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;}</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160; </div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="keywordtype">bool</span> PPCPreRASchedStrategy::biasAddiLoadCandidate(SchedCandidate &amp;Cand,</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;                                                  SchedCandidate &amp;TryCand,</div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;                                                  <a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> &amp;Zone)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="PPCMachineScheduler_8cpp.html#a0d76b589d0adb272c5783624eaf92613">DisableAddiLoadHeuristic</a>)</div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160; </div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;  SchedCandidate &amp;FirstCand = Zone.<a class="code" href="classllvm_1_1SchedBoundary.html#a589e51a1ef960a2b6aaa3854ce04d77a">isTop</a>() ? TryCand : Cand;</div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;  SchedCandidate &amp;SecondCand = Zone.<a class="code" href="classllvm_1_1SchedBoundary.html#a589e51a1ef960a2b6aaa3854ce04d77a">isTop</a>() ? Cand : TryCand;</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="PPCMachineScheduler_8cpp.html#a39cb081a14bceac85a10e7a987109c1f">isADDIInstr</a>(FirstCand) &amp;&amp; SecondCand.SU-&gt;getInstr()-&gt;mayLoad()) {</div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;    TryCand.Reason = <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3ab6aae8902e724a36ed16d537784777a2">Stall</a>;</div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;  }</div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;  <span class="keywordflow">if</span> (FirstCand.SU-&gt;getInstr()-&gt;mayLoad() &amp;&amp; <a class="code" href="PPCMachineScheduler_8cpp.html#a39cb081a14bceac85a10e7a987109c1f">isADDIInstr</a>(SecondCand)) {</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;    TryCand.Reason = <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>;</div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  }</div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160; </div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;}</div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160; </div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCPreRASchedStrategy.html#a4b73638109c4ea048c148a781996272d">   49</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCPreRASchedStrategy.html#a4b73638109c4ea048c148a781996272d">PPCPreRASchedStrategy::tryCandidate</a>(<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Cand,</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;                                         <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;TryCand,</div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;                                         <a class="code" href="classllvm_1_1SchedBoundary.html">SchedBoundary</a> *Zone)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;  <span class="comment">// From GenericScheduler::tryCandidate</span></div>
<div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160; </div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <span class="comment">// Initialize the candidate if needed.</span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="keywordflow">if</span> (!Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#acdc733638a93dca6bb0eb290ec896271">isValid</a>()) {</div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> = <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3aa00a8e5741a604eb07320e981473b4e7">NodeOrder</a>;</div>
<div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;  }</div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160; </div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <span class="comment">// Bias PhysReg Defs and copies to their uses and defined respectively.</span></div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ab618de2b7dea1e1859018a1a7e8b3ee5">tryGreater</a>(<a class="code" href="namespacellvm.html#afb4b9423201406d79ba16481c90cb6cb">biasPhysReg</a>(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>, TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">AtTop</a>),</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;                 <a class="code" href="namespacellvm.html#afb4b9423201406d79ba16481c90cb6cb">biasPhysReg</a>(Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>, Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">AtTop</a>), TryCand, Cand, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3ab58c08e8fa9324ebf332e11601ec6c0d">PhysReg</a>))</div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;    <span class="keywordflow">return</span> TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>;</div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160; </div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="comment">// Avoid exceeding the target&#39;s limit.</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1GenericScheduler.html#a75edfd9bb13c765b11b0b400cbe2aaed">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a87daf83eb223263e4c8766d10aa911be">isTrackingPressure</a>() &amp;&amp;</div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;      <a class="code" href="namespacellvm.html#a62cf34ac18c5612524978166788b5c80">tryPressure</a>(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#aff9c3b403c6d4af795dd8be1c9612240">Excess</a>, Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#aff9c3b403c6d4af795dd8be1c9612240">Excess</a>, TryCand, Cand,</div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;                  <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a01d264553167fb005aba23a6d2a6e9bb">RegExcess</a>, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae9476ffbc2f3f195a2116b13f3186194">TRI</a>, <a class="code" href="classllvm_1_1GenericScheduler.html#a75edfd9bb13c765b11b0b400cbe2aaed">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>))</div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;    <span class="keywordflow">return</span> TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>;</div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160; </div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;  <span class="comment">// Avoid increasing the max critical pressure in the scheduled region.</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1GenericScheduler.html#a75edfd9bb13c765b11b0b400cbe2aaed">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a87daf83eb223263e4c8766d10aa911be">isTrackingPressure</a>() &amp;&amp;</div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;      <a class="code" href="namespacellvm.html#a62cf34ac18c5612524978166788b5c80">tryPressure</a>(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#a277da5755f2b30ebcebdba51d0de1acf">CriticalMax</a>, Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#a277da5755f2b30ebcebdba51d0de1acf">CriticalMax</a>,</div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;                  TryCand, Cand, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a974161ce84e375b6d40bd8855c29dd7f">RegCritical</a>, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae9476ffbc2f3f195a2116b13f3186194">TRI</a>, <a class="code" href="classllvm_1_1GenericScheduler.html#a75edfd9bb13c765b11b0b400cbe2aaed">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>))</div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;    <span class="keywordflow">return</span> TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>;</div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160; </div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;  <span class="comment">// We only compare a subset of features when comparing nodes between</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;  <span class="comment">// Top and Bottom boundary. Some properties are simply incomparable, in many</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;  <span class="comment">// other instances we should only override the other boundary if something</span></div>
<div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;  <span class="comment">// is a clear good pick on one boundary. Skip heuristics that are more</span></div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;  <span class="comment">// &quot;tie-breaking&quot; in nature.</span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;  <span class="keywordtype">bool</span> SameBoundary = Zone != <span class="keyword">nullptr</span>;</div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;  <span class="keywordflow">if</span> (SameBoundary) {</div>
<div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;    <span class="comment">// For loops that are acyclic path limited, aggressively schedule for</span></div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;    <span class="comment">// latency. Within an single cycle, whenever CurrMOps &gt; 0, allow normal</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;    <span class="comment">// heuristics to take precedence.</span></div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1GenericSchedulerBase.html#a3cab76d375dbb626e5179b96f84fd3dc">Rem</a>.<a class="code" href="structllvm_1_1SchedRemainder.html#aa3b3fd299929b7553fb7b6414efd8511">IsAcyclicLatencyLimited</a> &amp;&amp; !Zone-&gt;<a class="code" href="classllvm_1_1SchedBoundary.html#ac984b92ac3a64875c7f2908ef617584d">getCurrMOps</a>() &amp;&amp;</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;        <a class="code" href="namespacellvm.html#a8c9a83bf7b5f6e85f215ff07a31e0fbe">tryLatency</a>(TryCand, Cand, *Zone))</div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;      <span class="keywordflow">return</span> TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>;</div>
<div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160; </div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;    <span class="comment">// Prioritize instructions that read unbuffered resources by stall cycles.</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ae0fdc8ed1e4e4ae29b810aeffc13fb47">tryLess</a>(Zone-&gt;<a class="code" href="classllvm_1_1SchedBoundary.html#a4a674627365b72b17a9b2e0a99d40ce1">getLatencyStallCycles</a>(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>),</div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;                Zone-&gt;<a class="code" href="classllvm_1_1SchedBoundary.html#a4a674627365b72b17a9b2e0a99d40ce1">getLatencyStallCycles</a>(Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>), TryCand, Cand, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3ab6aae8902e724a36ed16d537784777a2">Stall</a>))</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;      <span class="keywordflow">return</span> TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>;</div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;  }</div>
<div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160; </div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;  <span class="comment">// Keep clustered nodes together to encourage downstream peephole</span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;  <span class="comment">// optimizations which may reduce resource requirements.</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;  <span class="comment">//</span></div>
<div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;  <span class="comment">// This is a best effort to set things up for a post-RA pass. Optimizations</span></div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;  <span class="comment">// like generating loads of multiple registers should ideally be done within</span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;  <span class="comment">// the scheduler pass by combining the loads during DAG postprocessing.</span></div>
<div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *CandNextClusterSU =</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;      Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">AtTop</a> ? <a class="code" href="classllvm_1_1GenericScheduler.html#a75edfd9bb13c765b11b0b400cbe2aaed">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#ae8a7d2f5a351f2a80d6bc781d32b1dae">getNextClusterSucc</a>() : <a class="code" href="classllvm_1_1GenericScheduler.html#a75edfd9bb13c765b11b0b400cbe2aaed">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a87100b77d9d1f05bdbd1465e9146fb6d">getNextClusterPred</a>();</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;  <span class="keyword">const</span> <a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *TryCandNextClusterSU =</div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;      TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">AtTop</a> ? <a class="code" href="classllvm_1_1GenericScheduler.html#a75edfd9bb13c765b11b0b400cbe2aaed">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#ae8a7d2f5a351f2a80d6bc781d32b1dae">getNextClusterSucc</a>() : <a class="code" href="classllvm_1_1GenericScheduler.html#a75edfd9bb13c765b11b0b400cbe2aaed">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#a87100b77d9d1f05bdbd1465e9146fb6d">getNextClusterPred</a>();</div>
<div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ab618de2b7dea1e1859018a1a7e8b3ee5">tryGreater</a>(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a> == TryCandNextClusterSU,</div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;                 Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a> == CandNextClusterSU, TryCand, Cand, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a5a905614458af47ec4a5054a53d23e1b">Cluster</a>))</div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;    <span class="keywordflow">return</span> TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>;</div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160; </div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;  <span class="keywordflow">if</span> (SameBoundary) {</div>
<div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;    <span class="comment">// Weak edges are for clustering and other constraints.</span></div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ae0fdc8ed1e4e4ae29b810aeffc13fb47">tryLess</a>(<a class="code" href="namespacellvm.html#a13933f8ac2f5e1a34cf53b2c1e1bdc5b">getWeakLeft</a>(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>, TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">AtTop</a>),</div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;                <a class="code" href="namespacellvm.html#a13933f8ac2f5e1a34cf53b2c1e1bdc5b">getWeakLeft</a>(Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>, Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">AtTop</a>), TryCand, Cand, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3aed8b719fe1a669c2fed4bacc6f46e8df">Weak</a>))</div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;      <span class="keywordflow">return</span> TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>;</div>
<div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;  }</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160; </div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;  <span class="comment">// Avoid increasing the max pressure of the entire region.</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1GenericScheduler.html#a75edfd9bb13c765b11b0b400cbe2aaed">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMILive.html#a87daf83eb223263e4c8766d10aa911be">isTrackingPressure</a>() &amp;&amp;</div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;      <a class="code" href="namespacellvm.html#a62cf34ac18c5612524978166788b5c80">tryPressure</a>(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#a589e1a7e9a8a095d8d01ff8ba32b3d14">CurrentMax</a>, Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">RPDelta</a>.<a class="code" href="structllvm_1_1RegPressureDelta.html#a589e1a7e9a8a095d8d01ff8ba32b3d14">CurrentMax</a>, TryCand,</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;                  Cand, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a01ef8d8423fe645e50ad5a179b4f4483">RegMax</a>, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae9476ffbc2f3f195a2116b13f3186194">TRI</a>, <a class="code" href="classllvm_1_1GenericScheduler.html#a75edfd9bb13c765b11b0b400cbe2aaed">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">MF</a>))</div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;    <span class="keywordflow">return</span> TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>;</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160; </div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;  <span class="keywordflow">if</span> (SameBoundary) {</div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;    <span class="comment">// Avoid critical resource consumption and balance the schedule.</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;    TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a47cc8c89db10ac27483585cd61cf4f91">initResourceDelta</a>(<a class="code" href="classllvm_1_1GenericScheduler.html#a75edfd9bb13c765b11b0b400cbe2aaed">DAG</a>, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#a9730ea0068843718868a8667f52e3680">SchedModel</a>);</div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ae0fdc8ed1e4e4ae29b810aeffc13fb47">tryLess</a>(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">ResDelta</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a3ffd08e01bba20c9af1ae13630ed7acd">CritResources</a>, Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">ResDelta</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a3ffd08e01bba20c9af1ae13630ed7acd">CritResources</a>,</div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;                TryCand, Cand, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a56637d3435d7e1953a615371cfe4d5ec">ResourceReduce</a>))</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;      <span class="keywordflow">return</span> TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>;</div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ab618de2b7dea1e1859018a1a7e8b3ee5">tryGreater</a>(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">ResDelta</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#ab660550157a92f83f7b4f2db2d2d9304">DemandedResources</a>,</div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;                   Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">ResDelta</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#ab660550157a92f83f7b4f2db2d2d9304">DemandedResources</a>, TryCand, Cand,</div>
<div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;                   <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a07409a8a5b9657af23f0a1c962f5c0c1">ResourceDemand</a>))</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;      <span class="keywordflow">return</span> TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>;</div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160; </div>
<div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;    <span class="comment">// Avoid serializing long latency dependence chains.</span></div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;    <span class="comment">// For acyclic path limited loops, latency was already checked above.</span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classllvm_1_1GenericScheduler.html#a67813956a4d16d9f7403ca4462c0d9ae">RegionPolicy</a>.<a class="code" href="structllvm_1_1MachineSchedPolicy.html#a2600398bcf6d98dea6035e652870b41a">DisableLatencyHeuristic</a> &amp;&amp; TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ae861d440b366cf033d7f2764b2b34be0">Policy</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#acd9f1ecfaa9db2800e6fe15a385b4a6f">ReduceLatency</a> &amp;&amp;</div>
<div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;        !<a class="code" href="classllvm_1_1GenericSchedulerBase.html#a3cab76d375dbb626e5179b96f84fd3dc">Rem</a>.<a class="code" href="structllvm_1_1SchedRemainder.html#aa3b3fd299929b7553fb7b6414efd8511">IsAcyclicLatencyLimited</a> &amp;&amp; <a class="code" href="namespacellvm.html#a8c9a83bf7b5f6e85f215ff07a31e0fbe">tryLatency</a>(TryCand, Cand, *Zone))</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;      <span class="keywordflow">return</span> TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>;</div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160; </div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;    <span class="comment">// Fall through to original instruction order.</span></div>
<div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;    <span class="keywordflow">if</span> ((Zone-&gt;<a class="code" href="classllvm_1_1SchedBoundary.html#a589e51a1ef960a2b6aaa3854ce04d77a">isTop</a>() &amp;&amp; TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt; Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>) ||</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;        (!Zone-&gt;<a class="code" href="classllvm_1_1SchedBoundary.html#a589e51a1ef960a2b6aaa3854ce04d77a">isTop</a>() &amp;&amp; TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &gt; Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>)) {</div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;      TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> = <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3aa00a8e5741a604eb07320e981473b4e7">NodeOrder</a>;</div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    }</div>
<div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;  }</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160; </div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;  <span class="comment">// GenericScheduler::tryCandidate end</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160; </div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;  <span class="comment">// Add powerpc specific heuristic only when TryCand isn&#39;t selected or</span></div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;  <span class="comment">// selected as node order.</span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;  <span class="keywordflow">if</span> (TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3aa00a8e5741a604eb07320e981473b4e7">NodeOrder</a> &amp;&amp; TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>)</div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160; </div>
<div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;  <span class="comment">// There are some benefits to schedule the ADDI before the load to hide the</span></div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;  <span class="comment">// latency, as RA may create a true dependency between the load and addi.</span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;  <span class="keywordflow">if</span> (SameBoundary) {</div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <span class="keywordflow">if</span> (biasAddiLoadCandidate(Cand, TryCand, *Zone))</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;      <span class="keywordflow">return</span> TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>;</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  }</div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160; </div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;  <span class="keywordflow">return</span> TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>;</div>
<div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;}</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCPostRASchedStrategy.html#ab2370ffefd96bdadc456a51ff470f626">  165</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCPostRASchedStrategy.html#ab2370ffefd96bdadc456a51ff470f626">PPCPostRASchedStrategy::biasAddiCandidate</a>(<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Cand,</div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;                                               <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;TryCand)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;  <span class="keywordflow">if</span> (!<a class="code" href="PPCMachineScheduler_8cpp.html#acf2a22ee21e3ecdfa660b21bfa8f7479">EnableAddiHeuristic</a>)</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160; </div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="PPCMachineScheduler_8cpp.html#a39cb081a14bceac85a10e7a987109c1f">isADDIInstr</a>(TryCand) &amp;&amp; !<a class="code" href="PPCMachineScheduler_8cpp.html#a39cb081a14bceac85a10e7a987109c1f">isADDIInstr</a>(Cand)) {</div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> = <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3ab6aae8902e724a36ed16d537784777a2">Stall</a>;</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;  }</div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;  <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;}</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160; </div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCPostRASchedStrategy.html#aa6664186ee0da2c7355def751d53a653">  177</a></span>&#160;<span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1PPCPostRASchedStrategy.html#aa6664186ee0da2c7355def751d53a653">PPCPostRASchedStrategy::tryCandidate</a>(<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;Cand,</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;                                          <a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">SchedCandidate</a> &amp;TryCand) {</div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="comment">// From PostGenericScheduler::tryCandidate</span></div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160; </div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;  <span class="comment">// Initialize the candidate if needed.</span></div>
<div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;  <span class="keywordflow">if</span> (!Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#acdc733638a93dca6bb0eb290ec896271">isValid</a>()) {</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> = <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3aa00a8e5741a604eb07320e981473b4e7">NodeOrder</a>;</div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;  }</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160; </div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;  <span class="comment">// Prioritize instructions that read unbuffered resources by stall cycles.</span></div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ae0fdc8ed1e4e4ae29b810aeffc13fb47">tryLess</a>(<a class="code" href="classllvm_1_1PostGenericScheduler.html#a406dc33395b3fd7b56da9a33fbccdc82">Top</a>.<a class="code" href="classllvm_1_1SchedBoundary.html#a4a674627365b72b17a9b2e0a99d40ce1">getLatencyStallCycles</a>(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>),</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;              <a class="code" href="classllvm_1_1PostGenericScheduler.html#a406dc33395b3fd7b56da9a33fbccdc82">Top</a>.<a class="code" href="classllvm_1_1SchedBoundary.html#a4a674627365b72b17a9b2e0a99d40ce1">getLatencyStallCycles</a>(Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>), TryCand, Cand, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3ab6aae8902e724a36ed16d537784777a2">Stall</a>))</div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <span class="keywordflow">return</span> TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>;</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160; </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="comment">// Keep clustered nodes together.</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ab618de2b7dea1e1859018a1a7e8b3ee5">tryGreater</a>(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a> == <a class="code" href="classllvm_1_1PostGenericScheduler.html#a228f5e150e68f65407ed303218827a0a">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#ae8a7d2f5a351f2a80d6bc781d32b1dae">getNextClusterSucc</a>(),</div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;                 Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a> == <a class="code" href="classllvm_1_1PostGenericScheduler.html#a228f5e150e68f65407ed303218827a0a">DAG</a>-&gt;<a class="code" href="classllvm_1_1ScheduleDAGMI.html#ae8a7d2f5a351f2a80d6bc781d32b1dae">getNextClusterSucc</a>(), TryCand, Cand, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a5a905614458af47ec4a5054a53d23e1b">Cluster</a>))</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <span class="keywordflow">return</span> TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>;</div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160; </div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;  <span class="comment">// Avoid critical resource consumption and balance the schedule.</span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ae0fdc8ed1e4e4ae29b810aeffc13fb47">tryLess</a>(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">ResDelta</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a3ffd08e01bba20c9af1ae13630ed7acd">CritResources</a>, Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">ResDelta</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a3ffd08e01bba20c9af1ae13630ed7acd">CritResources</a>,</div>
<div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;              TryCand, Cand, <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a56637d3435d7e1953a615371cfe4d5ec">ResourceReduce</a>))</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;    <span class="keywordflow">return</span> TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="namespacellvm.html#ab618de2b7dea1e1859018a1a7e8b3ee5">tryGreater</a>(TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">ResDelta</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#ab660550157a92f83f7b4f2db2d2d9304">DemandedResources</a>,</div>
<div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;                 Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">ResDelta</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#ab660550157a92f83f7b4f2db2d2d9304">DemandedResources</a>, TryCand, Cand,</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;                 <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a07409a8a5b9657af23f0a1c962f5c0c1">ResourceDemand</a>))</div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;    <span class="keywordflow">return</span> TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>;</div>
<div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160; </div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;  <span class="comment">// Avoid serializing long latency dependence chains.</span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;  <span class="keywordflow">if</span> (Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ae861d440b366cf033d7f2764b2b34be0">Policy</a>.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#acd9f1ecfaa9db2800e6fe15a385b4a6f">ReduceLatency</a> &amp;&amp; <a class="code" href="namespacellvm.html#a8c9a83bf7b5f6e85f215ff07a31e0fbe">tryLatency</a>(TryCand, Cand, <a class="code" href="classllvm_1_1PostGenericScheduler.html#a406dc33395b3fd7b56da9a33fbccdc82">Top</a>)) {</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;    <span class="keywordflow">return</span> TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>;</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  }</div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160; </div>
<div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;  <span class="comment">// Fall through to original instruction order.</span></div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;  <span class="keywordflow">if</span> (TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a> &lt; Cand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">SU</a>-&gt;<a class="code" href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">NodeNum</a>)</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> = <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3aa00a8e5741a604eb07320e981473b4e7">NodeOrder</a>;</div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160; </div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;  <span class="comment">// PostGenericScheduler::tryCandidate end</span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160; </div>
<div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;  <span class="comment">// Add powerpc post ra specific heuristic only when TryCand isn&#39;t selected or</span></div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;  <span class="comment">// selected as node order.</span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;  <span class="keywordflow">if</span> (TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3aa00a8e5741a604eb07320e981473b4e7">NodeOrder</a> &amp;&amp; TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>)</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160; </div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;  <span class="comment">// There are some benefits to schedule the ADDI as early as possible post ra</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;  <span class="comment">// to avoid stalled by vector instructions which take up all the hw units.</span></div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;  <span class="comment">// And ADDI is usually used to post inc the loop indvar, which matters the</span></div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="comment">// performance.</span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;  <span class="keywordflow">if</span> (<a class="code" href="classllvm_1_1PPCPostRASchedStrategy.html#ab2370ffefd96bdadc456a51ff470f626">biasAddiCandidate</a>(Cand, TryCand))</div>
<div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;    <span class="keywordflow">return</span> TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>;</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160; </div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;  <span class="keywordflow">return</span> TryCand.<a class="code" href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">Reason</a> != <a class="code" href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">NoCand</a>;</div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;}</div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160; </div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCPostRASchedStrategy.html#a7ec1332d9323fdd938250ab78617b9e0">  232</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCPostRASchedStrategy.html#a7ec1332d9323fdd938250ab78617b9e0">PPCPostRASchedStrategy::enterMBB</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) {</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;  <span class="comment">// Custom PPC PostRA specific behavior here.</span></div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;  <a class="code" href="classllvm_1_1MachineSchedStrategy.html#a2ecebd8a29fabb301a5799dc4d034667">PostGenericScheduler::enterMBB</a>(<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>);</div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;}</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160; </div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCPostRASchedStrategy.html#ac49589043856dffa0c7870bc64b458ec">  237</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCPostRASchedStrategy.html#ac49589043856dffa0c7870bc64b458ec">PPCPostRASchedStrategy::leaveMBB</a>() {</div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;  <span class="comment">// Custom PPC PostRA specific behavior here.</span></div>
<div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;  <a class="code" href="classllvm_1_1MachineSchedStrategy.html#a1767939c59515562b576fc23075ef7df">PostGenericScheduler::leaveMBB</a>();</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;}</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160; </div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCPostRASchedStrategy.html#af00cbef0e1f01812d6b3ba8a3a05cddd">  242</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classllvm_1_1PPCPostRASchedStrategy.html#af00cbef0e1f01812d6b3ba8a3a05cddd">PPCPostRASchedStrategy::initialize</a>(<a class="code" href="classllvm_1_1ScheduleDAGMI.html">ScheduleDAGMI</a> *<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5ada09b995722faae2fac3dacfddd27999">Dag</a>) {</div>
<div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;  <span class="comment">// Custom PPC PostRA specific initialization here.</span></div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;  <a class="code" href="classllvm_1_1PostGenericScheduler.html#a744ad04adf5ae507a33542ec18b0d97f">PostGenericScheduler::initialize</a>(<a class="code" href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5ada09b995722faae2fac3dacfddd27999">Dag</a>);</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;}</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160; </div>
<div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="classllvm_1_1PPCPostRASchedStrategy.html#a380e7f12bac02fcc58704de354b838dd">  247</a></span>&#160;<a class="code" href="classllvm_1_1SUnit.html">SUnit</a> *<a class="code" href="classllvm_1_1PPCPostRASchedStrategy.html#a380e7f12bac02fcc58704de354b838dd">PPCPostRASchedStrategy::pickNode</a>(<span class="keywordtype">bool</span> &amp;IsTopNode) {</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="comment">// Custom PPC PostRA specific scheduling here.</span></div>
<div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;  <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1PostGenericScheduler.html#af8a37b0efa51cfd3f6b4729e3298de7f">PostGenericScheduler::pickNode</a>(IsTopNode);</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;}</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160; </div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta_html_ab660550157a92f83f7b4f2db2d2d9304"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#ab660550157a92f83f7b4f2db2d2d9304">llvm::GenericSchedulerBase::SchedResourceDelta::DemandedResources</a></div><div class="ttdeci">unsigned DemandedResources</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00878">MachineScheduler.h:878</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3aed8b719fe1a669c2fed4bacc6f46e8df"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3aed8b719fe1a669c2fed4bacc6f46e8df">llvm::GenericSchedulerBase::Weak</a></div><div class="ttdeci">@ Weak</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00846">MachineScheduler.h:846</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae9476ffbc2f3f195a2116b13f3186194"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae9476ffbc2f3f195a2116b13f3186194">llvm::GenericSchedulerBase::TRI</a></div><div class="ttdeci">const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00942">MachineScheduler.h:942</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3aa00a8e5741a604eb07320e981473b4e7"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3aa00a8e5741a604eb07320e981473b4e7">llvm::GenericSchedulerBase::NodeOrder</a></div><div class="ttdeci">@ NodeOrder</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00848">MachineScheduler.h:848</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCPostRASchedStrategy_html_af00cbef0e1f01812d6b3ba8a3a05cddd"><div class="ttname"><a href="classllvm_1_1PPCPostRASchedStrategy.html#af00cbef0e1f01812d6b3ba8a3a05cddd">llvm::PPCPostRASchedStrategy::initialize</a></div><div class="ttdeci">void initialize(ScheduleDAGMI *Dag) override</div><div class="ttdoc">Initialize the strategy after building the DAG for a new region.</div><div class="ttdef"><b>Definition:</b> <a href="PPCMachineScheduler_8cpp_source.html#l00242">PPCMachineScheduler.cpp:242</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3a5a905614458af47ec4a5054a53d23e1b"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a5a905614458af47ec4a5054a53d23e1b">llvm::GenericSchedulerBase::Cluster</a></div><div class="ttdeci">@ Cluster</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00846">MachineScheduler.h:846</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3ab6aae8902e724a36ed16d537784777a2"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3ab6aae8902e724a36ed16d537784777a2">llvm::GenericSchedulerBase::Stall</a></div><div class="ttdeci">@ Stall</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00846">MachineScheduler.h:846</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_a9730ea0068843718868a8667f52e3680"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a9730ea0068843718868a8667f52e3680">llvm::GenericSchedulerBase::SchedModel</a></div><div class="ttdeci">const TargetSchedModel * SchedModel</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00941">MachineScheduler.h:941</a></div></div>
<div class="ttc" id="anamespacellvm_html_ab618de2b7dea1e1859018a1a7e8b3ee5"><div class="ttname"><a href="namespacellvm.html#ab618de2b7dea1e1859018a1a7e8b3ee5">llvm::tryGreater</a></div><div class="ttdeci">bool tryGreater(int TryVal, int CandVal, GenericSchedulerBase::SchedCandidate &amp;TryCand, GenericSchedulerBase::SchedCandidate &amp;Cand, GenericSchedulerBase::CandReason Reason)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03028">MachineScheduler.cpp:3028</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a81fbfdac1b8c1e736493b56b50853322"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a81fbfdac1b8c1e736493b56b50853322">llvm::GenericSchedulerBase::SchedCandidate::RPDelta</a></div><div class="ttdeci">RegPressureDelta RPDelta</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00906">MachineScheduler.h:906</a></div></div>
<div class="ttc" id="aclassllvm_1_1PostGenericScheduler_html_a744ad04adf5ae507a33542ec18b0d97f"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#a744ad04adf5ae507a33542ec18b0d97f">llvm::PostGenericScheduler::initialize</a></div><div class="ttdeci">void initialize(ScheduleDAGMI *Dag) override</div><div class="ttdoc">Initialize the strategy after building the DAG for a new region.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03702">MachineScheduler.cpp:3702</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3a974161ce84e375b6d40bd8855c29dd7f"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a974161ce84e375b6d40bd8855c29dd7f">llvm::GenericSchedulerBase::RegCritical</a></div><div class="ttdeci">@ RegCritical</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00846">MachineScheduler.h:846</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6"><div class="ttname"><a href="namespacellvm_1_1cl.html#a68075925a54790e71ca790e1d4f21a40a263ac008d8d31f13ce460395fc4cf7e6">llvm::cl::Hidden</a></div><div class="ttdeci">@ Hidden</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00138">CommandLine.h:138</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_ad9372964d55580636efe92281b42ad6c"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ad9372964d55580636efe92281b42ad6c">llvm::GenericSchedulerBase::SchedCandidate::Reason</a></div><div class="ttdeci">CandReason Reason</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00900">MachineScheduler.h:900</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCPostRASchedStrategy_html_a380e7f12bac02fcc58704de354b838dd"><div class="ttname"><a href="classllvm_1_1PPCPostRASchedStrategy.html#a380e7f12bac02fcc58704de354b838dd">llvm::PPCPostRASchedStrategy::pickNode</a></div><div class="ttdeci">SUnit * pickNode(bool &amp;IsTopNode) override</div><div class="ttdoc">Pick the next node to schedule.</div><div class="ttdef"><b>Definition:</b> <a href="PPCMachineScheduler_8cpp_source.html#l00247">PPCMachineScheduler.cpp:247</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3a07409a8a5b9657af23f0a1c962f5c0c1"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a07409a8a5b9657af23f0a1c962f5c0c1">llvm::GenericSchedulerBase::ResourceDemand</a></div><div class="ttdeci">@ ResourceDemand</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00847">MachineScheduler.h:847</a></div></div>
<div class="ttc" id="aPPCMCTargetDesc_8h_html"><div class="ttname"><a href="PPCMCTargetDesc_8h.html">PPCMCTargetDesc.h</a></div></div>
<div class="ttc" id="aPPCMachineScheduler_8h_html"><div class="ttname"><a href="PPCMachineScheduler_8h.html">PPCMachineScheduler.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCPreRASchedStrategy_html_a4b73638109c4ea048c148a781996272d"><div class="ttname"><a href="classllvm_1_1PPCPreRASchedStrategy.html#a4b73638109c4ea048c148a781996272d">llvm::PPCPreRASchedStrategy::tryCandidate</a></div><div class="ttdeci">bool tryCandidate(SchedCandidate &amp;Cand, SchedCandidate &amp;TryCand, SchedBoundary *Zone) const override</div><div class="ttdoc">Apply a set of heuristics to a new candidate.</div><div class="ttdef"><b>Definition:</b> <a href="PPCMachineScheduler_8cpp_source.html#l00049">PPCMachineScheduler.cpp:49</a></div></div>
<div class="ttc" id="anamespacellvm_1_1tgtok_html_abbc5259d649363016626e2529fabe0c5ada09b995722faae2fac3dacfddd27999"><div class="ttname"><a href="namespacellvm_1_1tgtok.html#abbc5259d649363016626e2529fabe0c5ada09b995722faae2fac3dacfddd27999">llvm::tgtok::Dag</a></div><div class="ttdeci">@ Dag</div><div class="ttdef"><b>Definition:</b> <a href="TGLexer_8h_source.html#l00050">TGLexer.h:50</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_a589e51a1ef960a2b6aaa3854ce04d77a"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a589e51a1ef960a2b6aaa3854ce04d77a">llvm::SchedBoundary::isTop</a></div><div class="ttdeci">bool isTop() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00733">MachineScheduler.h:733</a></div></div>
<div class="ttc" id="astructllvm_1_1RegPressureDelta_html_a589e1a7e9a8a095d8d01ff8ba32b3d14"><div class="ttname"><a href="structllvm_1_1RegPressureDelta.html#a589e1a7e9a8a095d8d01ff8ba32b3d14">llvm::RegPressureDelta::CurrentMax</a></div><div class="ttdeci">PressureChange CurrentMax</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00241">RegisterPressure.h:241</a></div></div>
<div class="ttc" id="anamespacellvm_html_a8c9a83bf7b5f6e85f215ff07a31e0fbe"><div class="ttname"><a href="namespacellvm.html#a8c9a83bf7b5f6e85f215ff07a31e0fbe">llvm::tryLatency</a></div><div class="ttdeci">bool tryLatency(GenericSchedulerBase::SchedCandidate &amp;TryCand, GenericSchedulerBase::SchedCandidate &amp;Cand, SchedBoundary &amp;Zone)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03044">MachineScheduler.cpp:3044</a></div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html_a3f708b119627541f144d703a1d183202"><div class="ttname"><a href="classllvm_1_1SUnit.html#a3f708b119627541f144d703a1d183202">llvm::SUnit::NodeNum</a></div><div class="ttdeci">unsigned NodeNum</div><div class="ttdoc">Entry # of node in the node vector.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00264">ScheduleDAG.h:264</a></div></div>
<div class="ttc" id="astructllvm_1_1SchedRemainder_html_aa3b3fd299929b7553fb7b6414efd8511"><div class="ttname"><a href="structllvm_1_1SchedRemainder.html#aa3b3fd299929b7553fb7b6414efd8511">llvm::SchedRemainder::IsAcyclicLatencyLimited</a></div><div class="ttdeci">bool IsAcyclicLatencyLimited</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00593">MachineScheduler.h:593</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3a01ef8d8423fe645e50ad5a179b4f4483"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a01ef8d8423fe645e50ad5a179b4f4483">llvm::GenericSchedulerBase::RegMax</a></div><div class="ttdeci">@ RegMax</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00847">MachineScheduler.h:847</a></div></div>
<div class="ttc" id="astructllvm_1_1MachineSchedPolicy_html_a2600398bcf6d98dea6035e652870b41a"><div class="ttname"><a href="structllvm_1_1MachineSchedPolicy.html#a2600398bcf6d98dea6035e652870b41a">llvm::MachineSchedPolicy::DisableLatencyHeuristic</a></div><div class="ttdeci">bool DisableLatencyHeuristic</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00195">MachineScheduler.h:195</a></div></div>
<div class="ttc" id="aPPCMachineScheduler_8cpp_html_a39cb081a14bceac85a10e7a987109c1f"><div class="ttname"><a href="PPCMachineScheduler_8cpp.html#a39cb081a14bceac85a10e7a987109c1f">isADDIInstr</a></div><div class="ttdeci">static bool isADDIInstr(const GenericScheduler::SchedCandidate &amp;Cand)</div><div class="ttdef"><b>Definition:</b> <a href="PPCMachineScheduler_8cpp_source.html#l00024">PPCMachineScheduler.cpp:24</a></div></div>
<div class="ttc" id="astructllvm_1_1RegPressureDelta_html_aff9c3b403c6d4af795dd8be1c9612240"><div class="ttname"><a href="structllvm_1_1RegPressureDelta.html#aff9c3b403c6d4af795dd8be1c9612240">llvm::RegPressureDelta::Excess</a></div><div class="ttdeci">PressureChange Excess</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00239">RegisterPressure.h:239</a></div></div>
<div class="ttc" id="aPPCMachineScheduler_8cpp_html_a0d76b589d0adb272c5783624eaf92613"><div class="ttname"><a href="PPCMachineScheduler_8cpp.html#a0d76b589d0adb272c5783624eaf92613">DisableAddiLoadHeuristic</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; DisableAddiLoadHeuristic(&quot;disable-ppc-sched-addi-load&quot;, cl::desc(&quot;Disable scheduling addi instruction before&quot; &quot;load for ppc&quot;), cl::Hidden)</div></div>
<div class="ttc" id="aclassllvm_1_1PostGenericScheduler_html_a406dc33395b3fd7b56da9a33fbccdc82"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#a406dc33395b3fd7b56da9a33fbccdc82">llvm::PostGenericScheduler::Top</a></div><div class="ttdeci">SchedBoundary Top</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l01069">MachineScheduler.h:1069</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCPostRASchedStrategy_html_a7ec1332d9323fdd938250ab78617b9e0"><div class="ttname"><a href="classllvm_1_1PPCPostRASchedStrategy.html#a7ec1332d9323fdd938250ab78617b9e0">llvm::PPCPostRASchedStrategy::enterMBB</a></div><div class="ttdeci">void enterMBB(MachineBasicBlock *MBB) override</div><div class="ttdoc">Tell the strategy that MBB is about to be processed.</div><div class="ttdef"><b>Definition:</b> <a href="PPCMachineScheduler_8cpp_source.html#l00232">PPCMachineScheduler.cpp:232</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a310a170b7d2442d12634d53db262fb92"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a310a170b7d2442d12634d53db262fb92">llvm::GenericSchedulerBase::SchedCandidate::SU</a></div><div class="ttdeci">SUnit * SU</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00897">MachineScheduler.h:897</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericScheduler_html_a67813956a4d16d9f7403ca4462c0d9ae"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a67813956a4d16d9f7403ca4462c0d9ae">llvm::GenericScheduler::RegionPolicy</a></div><div class="ttdeci">MachineSchedPolicy RegionPolicy</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l01031">MachineScheduler.h:1031</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_a3cab76d375dbb626e5179b96f84fd3dc"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#a3cab76d375dbb626e5179b96f84fd3dc">llvm::GenericSchedulerBase::Rem</a></div><div class="ttdeci">SchedRemainder Rem</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00944">MachineScheduler.h:944</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCPostRASchedStrategy_html_ac49589043856dffa0c7870bc64b458ec"><div class="ttname"><a href="classllvm_1_1PPCPostRASchedStrategy.html#ac49589043856dffa0c7870bc64b458ec">llvm::PPCPostRASchedStrategy::leaveMBB</a></div><div class="ttdeci">void leaveMBB() override</div><div class="ttdoc">Tell the strategy that current MBB is done.</div><div class="ttdef"><b>Definition:</b> <a href="PPCMachineScheduler_8cpp_source.html#l00237">PPCMachineScheduler.cpp:237</a></div></div>
<div class="ttc" id="anamespacellvm_html_ae0fdc8ed1e4e4ae29b810aeffc13fb47"><div class="ttname"><a href="namespacellvm.html#ae0fdc8ed1e4e4ae29b810aeffc13fb47">llvm::tryLess</a></div><div class="ttdeci">bool tryLess(int TryVal, int CandVal, GenericSchedulerBase::SchedCandidate &amp;TryCand, GenericSchedulerBase::SchedCandidate &amp;Cand, GenericSchedulerBase::CandReason Reason)</div><div class="ttdoc">Return true if this heuristic determines order.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03012">MachineScheduler.cpp:3012</a></div></div>
<div class="ttc" id="aclassllvm_1_1cl_1_1opt_html"><div class="ttname"><a href="classllvm_1_1cl_1_1opt.html">llvm::cl::opt&lt; bool &gt;</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html">llvm::GenericSchedulerBase::SchedCandidate</a></div><div class="ttdoc">Store the state used by GenericScheduler heuristics, required for the lifetime of one invocation of p...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00893">MachineScheduler.h:893</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a810d389a7def234e94c2631683ab0ece">llvm::GenericSchedulerBase::NoCand</a></div><div class="ttdeci">@ NoCand</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00846">MachineScheduler.h:846</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineSchedStrategy_html_a2ecebd8a29fabb301a5799dc4d034667"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#a2ecebd8a29fabb301a5799dc4d034667">llvm::MachineSchedStrategy::enterMBB</a></div><div class="ttdeci">virtual void enterMBB(MachineBasicBlock *MBB)</div><div class="ttdoc">Tell the strategy that MBB is about to be processed.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00239">MachineScheduler.h:239</a></div></div>
<div class="ttc" id="anamespacellvm_html_a62cf34ac18c5612524978166788b5c80"><div class="ttname"><a href="namespacellvm.html#a62cf34ac18c5612524978166788b5c80">llvm::tryPressure</a></div><div class="ttdeci">bool tryPressure(const PressureChange &amp;TryP, const PressureChange &amp;CandP, GenericSchedulerBase::SchedCandidate &amp;TryCand, GenericSchedulerBase::SchedCandidate &amp;Cand, GenericSchedulerBase::CandReason Reason, const TargetRegisterInfo *TRI, const MachineFunction &amp;MF)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03237">MachineScheduler.cpp:3237</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_a4a674627365b72b17a9b2e0a99d40ce1"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#a4a674627365b72b17a9b2e0a99d40ce1">llvm::SchedBoundary::getLatencyStallCycles</a></div><div class="ttdeci">unsigned getLatencyStallCycles(SUnit *SU)</div><div class="ttdoc">Get the difference between the given SUnit's ready time and the current cycle.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02239">MachineScheduler.cpp:2239</a></div></div>
<div class="ttc" id="anamespacellvm_1_1cl_html_a10a041239ae1870cfcc064bfaa79fb65"><div class="ttname"><a href="namespacellvm_1_1cl.html#a10a041239ae1870cfcc064bfaa79fb65">llvm::cl::init</a></div><div class="ttdeci">initializer&lt; Ty &gt; init(const Ty &amp;Val)</div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00445">CommandLine.h:445</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html_ac984b92ac3a64875c7f2908ef617584d"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html#ac984b92ac3a64875c7f2908ef617584d">llvm::SchedBoundary::getCurrMOps</a></div><div class="ttdeci">unsigned getCurrMOps() const</div><div class="ttdoc">Micro-ops issued in the current cycle.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00741">MachineScheduler.h:741</a></div></div>
<div class="ttc" id="astructllvm_1_1RegPressureDelta_html_a277da5755f2b30ebcebdba51d0de1acf"><div class="ttname"><a href="structllvm_1_1RegPressureDelta.html#a277da5755f2b30ebcebdba51d0de1acf">llvm::RegPressureDelta::CriticalMax</a></div><div class="ttdeci">PressureChange CriticalMax</div><div class="ttdef"><b>Definition:</b> <a href="RegisterPressure_8h_source.html#l00240">RegisterPressure.h:240</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_ae861d440b366cf033d7f2764b2b34be0"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ae861d440b366cf033d7f2764b2b34be0">llvm::GenericSchedulerBase::SchedCandidate::Policy</a></div><div class="ttdeci">CandPolicy Policy</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00894">MachineScheduler.h:894</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta_html_a3ffd08e01bba20c9af1ae13630ed7acd"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedResourceDelta.html#a3ffd08e01bba20c9af1ae13630ed7acd">llvm::GenericSchedulerBase::SchedResourceDelta::CritResources</a></div><div class="ttdeci">unsigned CritResources</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00875">MachineScheduler.h:875</a></div></div>
<div class="ttc" id="aclassllvm_1_1PostGenericScheduler_html_a228f5e150e68f65407ed303218827a0a"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#a228f5e150e68f65407ed303218827a0a">llvm::PostGenericScheduler::DAG</a></div><div class="ttdeci">ScheduleDAGMI * DAG</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l01068">MachineScheduler.h:1068</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html">llvm::ScheduleDAGMI</a></div><div class="ttdoc">ScheduleDAGMI is an implementation of ScheduleDAGInstrs that simply schedules machine instructions ac...</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00273">MachineScheduler.h:273</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericScheduler_html_a75edfd9bb13c765b11b0b400cbe2aaed"><div class="ttname"><a href="classllvm_1_1GenericScheduler.html#a75edfd9bb13c765b11b0b400cbe2aaed">llvm::GenericScheduler::DAG</a></div><div class="ttdeci">ScheduleDAGMILive * DAG</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l01029">MachineScheduler.h:1029</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAG_html_a5a3d3d075a208011a24a0918b58d7daa"><div class="ttname"><a href="classllvm_1_1ScheduleDAG.html#a5a3d3d075a208011a24a0918b58d7daa">llvm::ScheduleDAG::MF</a></div><div class="ttdeci">MachineFunction &amp; MF</div><div class="ttdoc">Machine function.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00559">ScheduleDAG.h:559</a></div></div>
<div class="ttc" id="anamespacellvm_html_afb4b9423201406d79ba16481c90cb6cb"><div class="ttname"><a href="namespacellvm.html#afb4b9423201406d79ba16481c90cb6cb">llvm::biasPhysReg</a></div><div class="ttdeci">int biasPhysReg(const SUnit *SU, bool isTop)</div><div class="ttdoc">Minimize physical register live ranges.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03287">MachineScheduler.cpp:3287</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCPostRASchedStrategy_html_aa6664186ee0da2c7355def751d53a653"><div class="ttname"><a href="classllvm_1_1PPCPostRASchedStrategy.html#aa6664186ee0da2c7355def751d53a653">llvm::PPCPostRASchedStrategy::tryCandidate</a></div><div class="ttdeci">bool tryCandidate(SchedCandidate &amp;Cand, SchedCandidate &amp;TryCand) override</div><div class="ttdoc">Apply a set of heuristics to a new candidate for PostRA scheduling.</div><div class="ttdef"><b>Definition:</b> <a href="PPCMachineScheduler_8cpp_source.html#l00177">PPCMachineScheduler.cpp:177</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_ab86856838bf1e1577210f03d35273ccb"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#ab86856838bf1e1577210f03d35273ccb">llvm::GenericSchedulerBase::SchedCandidate::ResDelta</a></div><div class="ttdeci">SchedResourceDelta ResDelta</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00909">MachineScheduler.h:909</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a47cc8c89db10ac27483585cd61cf4f91"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a47cc8c89db10ac27483585cd61cf4f91">llvm::GenericSchedulerBase::SchedCandidate::initResourceDelta</a></div><div class="ttdeci">void initResourceDelta(const ScheduleDAGMI *DAG, const TargetSchedModel *SchedModel)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l02812">MachineScheduler.cpp:2812</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineSchedStrategy_html_a1767939c59515562b576fc23075ef7df"><div class="ttname"><a href="classllvm_1_1MachineSchedStrategy.html#a1767939c59515562b576fc23075ef7df">llvm::MachineSchedStrategy::leaveMBB</a></div><div class="ttdeci">virtual void leaveMBB()</div><div class="ttdoc">Tell the strategy that current MBB is done.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00242">MachineScheduler.h:242</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1CandPolicy_html_acd9f1ecfaa9db2800e6fe15a385b4a6f"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1CandPolicy.html#acd9f1ecfaa9db2800e6fe15a385b4a6f">llvm::GenericSchedulerBase::CandPolicy::ReduceLatency</a></div><div class="ttdeci">bool ReduceLatency</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00856">MachineScheduler.h:856</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3a01d264553167fb005aba23a6d2a6e9bb"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a01d264553167fb005aba23a6d2a6e9bb">llvm::GenericSchedulerBase::RegExcess</a></div><div class="ttdeci">@ RegExcess</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00846">MachineScheduler.h:846</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_a87328c4ecbb87961dd2c970d343b9ca0"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#a87328c4ecbb87961dd2c970d343b9ca0">llvm::GenericSchedulerBase::SchedCandidate::AtTop</a></div><div class="ttdeci">bool AtTop</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00903">MachineScheduler.h:903</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_a87100b77d9d1f05bdbd1465e9146fb6d"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#a87100b77d9d1f05bdbd1465e9146fb6d">llvm::ScheduleDAGMI::getNextClusterPred</a></div><div class="ttdeci">const SUnit * getNextClusterPred() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00352">MachineScheduler.h:352</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMI_html_ae8a7d2f5a351f2a80d6bc781d32b1dae"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMI.html#ae8a7d2f5a351f2a80d6bc781d32b1dae">llvm::ScheduleDAGMI::getNextClusterSucc</a></div><div class="ttdeci">const SUnit * getNextClusterSucc() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00354">MachineScheduler.h:354</a></div></div>
<div class="ttc" id="aclassllvm_1_1ScheduleDAGMILive_html_a87daf83eb223263e4c8766d10aa911be"><div class="ttname"><a href="classllvm_1_1ScheduleDAGMILive.html#a87daf83eb223263e4c8766d10aa911be">llvm::ScheduleDAGMILive::isTrackingPressure</a></div><div class="ttdeci">bool isTrackingPressure() const</div><div class="ttdoc">Return true if register pressure tracking is enabled.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00446">MachineScheduler.h:446</a></div></div>
<div class="ttc" id="aclassllvm_1_1SchedBoundary_html"><div class="ttname"><a href="classllvm_1_1SchedBoundary.html">llvm::SchedBoundary</a></div><div class="ttdoc">Each Scheduling boundary is associated with ready queues.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00614">MachineScheduler.h:614</a></div></div>
<div class="ttc" id="aclassllvm_1_1PostGenericScheduler_html_af8a37b0efa51cfd3f6b4729e3298de7f"><div class="ttname"><a href="classllvm_1_1PostGenericScheduler.html#af8a37b0efa51cfd3f6b4729e3298de7f">llvm::PostGenericScheduler::pickNode</a></div><div class="ttdeci">SUnit * pickNode(bool &amp;IsTopNode) override</div><div class="ttdoc">Pick the next node to schedule.</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03797">MachineScheduler.cpp:3797</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3a56637d3435d7e1953a615371cfe4d5ec"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3a56637d3435d7e1953a615371cfe4d5ec">llvm::GenericSchedulerBase::ResourceReduce</a></div><div class="ttdeci">@ ResourceReduce</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00847">MachineScheduler.h:847</a></div></div>
<div class="ttc" id="aPPCMachineScheduler_8cpp_html_acf2a22ee21e3ecdfa660b21bfa8f7479"><div class="ttname"><a href="PPCMachineScheduler_8cpp.html#acf2a22ee21e3ecdfa660b21bfa8f7479">EnableAddiHeuristic</a></div><div class="ttdeci">static cl::opt&lt; bool &gt; EnableAddiHeuristic(&quot;ppc-postra-bias-addi&quot;, cl::desc(&quot;Enable scheduling addi instruction as early&quot; &quot;as possible post ra&quot;), cl::Hidden, cl::init(true))</div></div>
<div class="ttc" id="aclassllvm_1_1SUnit_html"><div class="ttname"><a href="classllvm_1_1SUnit.html">llvm::SUnit</a></div><div class="ttdoc">Scheduling unit. This is a node in the scheduling DAG.</div><div class="ttdef"><b>Definition:</b> <a href="ScheduleDAG_8h_source.html#l00242">ScheduleDAG.h:242</a></div></div>
<div class="ttc" id="anamespacellvm_html_a13933f8ac2f5e1a34cf53b2c1e1bdc5b"><div class="ttname"><a href="namespacellvm.html#a13933f8ac2f5e1a34cf53b2c1e1bdc5b">llvm::getWeakLeft</a></div><div class="ttdeci">unsigned getWeakLeft(const SUnit *SU, bool isTop)</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8cpp_source.html#l03276">MachineScheduler.cpp:3276</a></div></div>
<div class="ttc" id="astructllvm_1_1cl_1_1desc_html"><div class="ttname"><a href="structllvm_1_1cl_1_1desc.html">llvm::cl::desc</a></div><div class="ttdef"><b>Definition:</b> <a href="CommandLine_8h_source.html#l00411">CommandLine.h:411</a></div></div>
<div class="ttc" id="astructllvm_1_1GenericSchedulerBase_1_1SchedCandidate_html_acdc733638a93dca6bb0eb290ec896271"><div class="ttname"><a href="structllvm_1_1GenericSchedulerBase_1_1SchedCandidate.html#acdc733638a93dca6bb0eb290ec896271">llvm::GenericSchedulerBase::SchedCandidate::isValid</a></div><div class="ttdeci">bool isValid() const</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00923">MachineScheduler.h:923</a></div></div>
<div class="ttc" id="aclassllvm_1_1PPCPostRASchedStrategy_html_ab2370ffefd96bdadc456a51ff470f626"><div class="ttname"><a href="classllvm_1_1PPCPostRASchedStrategy.html#ab2370ffefd96bdadc456a51ff470f626">llvm::PPCPostRASchedStrategy::biasAddiCandidate</a></div><div class="ttdeci">bool biasAddiCandidate(SchedCandidate &amp;Cand, SchedCandidate &amp;TryCand) const</div><div class="ttdef"><b>Definition:</b> <a href="PPCMachineScheduler_8cpp_source.html#l00165">PPCMachineScheduler.cpp:165</a></div></div>
<div class="ttc" id="aclassllvm_1_1GenericSchedulerBase_html_ae0da1bc94e326020069c0f44170a48d3ab58c08e8fa9324ebf332e11601ec6c0d"><div class="ttname"><a href="classllvm_1_1GenericSchedulerBase.html#ae0da1bc94e326020069c0f44170a48d3ab58c08e8fa9324ebf332e11601ec6c0d">llvm::GenericSchedulerBase::PhysReg</a></div><div class="ttdeci">@ PhysReg</div><div class="ttdef"><b>Definition:</b> <a href="MachineScheduler_8h_source.html#l00846">MachineScheduler.h:846</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:16:37 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
