
STM32_COURSE_SOMSIN_5_2_DMA_ADC_peripheral.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004fe0  080000bc  080000bc  000010bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  0800509c  0800509c  0000609c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005164  08005164  0000705c  2**0
                  CONTENTS
  4 .ARM          00000008  08005164  08005164  00006164  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800516c  0800516c  0000705c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800516c  0800516c  0000616c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08005170  08005170  00006170  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  08005174  00007000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002c0  2000005c  080051d0  0000705c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000031c  080051d0  0000731c  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0000705c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e5e2  00000000  00000000  00007084  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002375  00000000  00000000  00015666  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ba8  00000000  00000000  000179e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008f4  00000000  00000000  00018588  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001877d  00000000  00000000  00018e7c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000eab0  00000000  00000000  000315f9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009efd9  00000000  00000000  000400a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000df082  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002df4  00000000  00000000  000df0c8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007e  00000000  00000000  000e1ebc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	@ (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	@ (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	@ (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000005c 	.word	0x2000005c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08005084 	.word	0x08005084

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	@ (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	@ (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	@ (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			@ (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000060 	.word	0x20000060
 8000100:	08005084 	.word	0x08005084

08000104 <__gnu_thumb1_case_shi>:
 8000104:	b403      	push	{r0, r1}
 8000106:	4671      	mov	r1, lr
 8000108:	0849      	lsrs	r1, r1, #1
 800010a:	0040      	lsls	r0, r0, #1
 800010c:	0049      	lsls	r1, r1, #1
 800010e:	5e09      	ldrsh	r1, [r1, r0]
 8000110:	0049      	lsls	r1, r1, #1
 8000112:	448e      	add	lr, r1
 8000114:	bc03      	pop	{r0, r1}
 8000116:	4770      	bx	lr

08000118 <__udivsi3>:
 8000118:	2200      	movs	r2, #0
 800011a:	0843      	lsrs	r3, r0, #1
 800011c:	428b      	cmp	r3, r1
 800011e:	d374      	bcc.n	800020a <__udivsi3+0xf2>
 8000120:	0903      	lsrs	r3, r0, #4
 8000122:	428b      	cmp	r3, r1
 8000124:	d35f      	bcc.n	80001e6 <__udivsi3+0xce>
 8000126:	0a03      	lsrs	r3, r0, #8
 8000128:	428b      	cmp	r3, r1
 800012a:	d344      	bcc.n	80001b6 <__udivsi3+0x9e>
 800012c:	0b03      	lsrs	r3, r0, #12
 800012e:	428b      	cmp	r3, r1
 8000130:	d328      	bcc.n	8000184 <__udivsi3+0x6c>
 8000132:	0c03      	lsrs	r3, r0, #16
 8000134:	428b      	cmp	r3, r1
 8000136:	d30d      	bcc.n	8000154 <__udivsi3+0x3c>
 8000138:	22ff      	movs	r2, #255	@ 0xff
 800013a:	0209      	lsls	r1, r1, #8
 800013c:	ba12      	rev	r2, r2
 800013e:	0c03      	lsrs	r3, r0, #16
 8000140:	428b      	cmp	r3, r1
 8000142:	d302      	bcc.n	800014a <__udivsi3+0x32>
 8000144:	1212      	asrs	r2, r2, #8
 8000146:	0209      	lsls	r1, r1, #8
 8000148:	d065      	beq.n	8000216 <__udivsi3+0xfe>
 800014a:	0b03      	lsrs	r3, r0, #12
 800014c:	428b      	cmp	r3, r1
 800014e:	d319      	bcc.n	8000184 <__udivsi3+0x6c>
 8000150:	e000      	b.n	8000154 <__udivsi3+0x3c>
 8000152:	0a09      	lsrs	r1, r1, #8
 8000154:	0bc3      	lsrs	r3, r0, #15
 8000156:	428b      	cmp	r3, r1
 8000158:	d301      	bcc.n	800015e <__udivsi3+0x46>
 800015a:	03cb      	lsls	r3, r1, #15
 800015c:	1ac0      	subs	r0, r0, r3
 800015e:	4152      	adcs	r2, r2
 8000160:	0b83      	lsrs	r3, r0, #14
 8000162:	428b      	cmp	r3, r1
 8000164:	d301      	bcc.n	800016a <__udivsi3+0x52>
 8000166:	038b      	lsls	r3, r1, #14
 8000168:	1ac0      	subs	r0, r0, r3
 800016a:	4152      	adcs	r2, r2
 800016c:	0b43      	lsrs	r3, r0, #13
 800016e:	428b      	cmp	r3, r1
 8000170:	d301      	bcc.n	8000176 <__udivsi3+0x5e>
 8000172:	034b      	lsls	r3, r1, #13
 8000174:	1ac0      	subs	r0, r0, r3
 8000176:	4152      	adcs	r2, r2
 8000178:	0b03      	lsrs	r3, r0, #12
 800017a:	428b      	cmp	r3, r1
 800017c:	d301      	bcc.n	8000182 <__udivsi3+0x6a>
 800017e:	030b      	lsls	r3, r1, #12
 8000180:	1ac0      	subs	r0, r0, r3
 8000182:	4152      	adcs	r2, r2
 8000184:	0ac3      	lsrs	r3, r0, #11
 8000186:	428b      	cmp	r3, r1
 8000188:	d301      	bcc.n	800018e <__udivsi3+0x76>
 800018a:	02cb      	lsls	r3, r1, #11
 800018c:	1ac0      	subs	r0, r0, r3
 800018e:	4152      	adcs	r2, r2
 8000190:	0a83      	lsrs	r3, r0, #10
 8000192:	428b      	cmp	r3, r1
 8000194:	d301      	bcc.n	800019a <__udivsi3+0x82>
 8000196:	028b      	lsls	r3, r1, #10
 8000198:	1ac0      	subs	r0, r0, r3
 800019a:	4152      	adcs	r2, r2
 800019c:	0a43      	lsrs	r3, r0, #9
 800019e:	428b      	cmp	r3, r1
 80001a0:	d301      	bcc.n	80001a6 <__udivsi3+0x8e>
 80001a2:	024b      	lsls	r3, r1, #9
 80001a4:	1ac0      	subs	r0, r0, r3
 80001a6:	4152      	adcs	r2, r2
 80001a8:	0a03      	lsrs	r3, r0, #8
 80001aa:	428b      	cmp	r3, r1
 80001ac:	d301      	bcc.n	80001b2 <__udivsi3+0x9a>
 80001ae:	020b      	lsls	r3, r1, #8
 80001b0:	1ac0      	subs	r0, r0, r3
 80001b2:	4152      	adcs	r2, r2
 80001b4:	d2cd      	bcs.n	8000152 <__udivsi3+0x3a>
 80001b6:	09c3      	lsrs	r3, r0, #7
 80001b8:	428b      	cmp	r3, r1
 80001ba:	d301      	bcc.n	80001c0 <__udivsi3+0xa8>
 80001bc:	01cb      	lsls	r3, r1, #7
 80001be:	1ac0      	subs	r0, r0, r3
 80001c0:	4152      	adcs	r2, r2
 80001c2:	0983      	lsrs	r3, r0, #6
 80001c4:	428b      	cmp	r3, r1
 80001c6:	d301      	bcc.n	80001cc <__udivsi3+0xb4>
 80001c8:	018b      	lsls	r3, r1, #6
 80001ca:	1ac0      	subs	r0, r0, r3
 80001cc:	4152      	adcs	r2, r2
 80001ce:	0943      	lsrs	r3, r0, #5
 80001d0:	428b      	cmp	r3, r1
 80001d2:	d301      	bcc.n	80001d8 <__udivsi3+0xc0>
 80001d4:	014b      	lsls	r3, r1, #5
 80001d6:	1ac0      	subs	r0, r0, r3
 80001d8:	4152      	adcs	r2, r2
 80001da:	0903      	lsrs	r3, r0, #4
 80001dc:	428b      	cmp	r3, r1
 80001de:	d301      	bcc.n	80001e4 <__udivsi3+0xcc>
 80001e0:	010b      	lsls	r3, r1, #4
 80001e2:	1ac0      	subs	r0, r0, r3
 80001e4:	4152      	adcs	r2, r2
 80001e6:	08c3      	lsrs	r3, r0, #3
 80001e8:	428b      	cmp	r3, r1
 80001ea:	d301      	bcc.n	80001f0 <__udivsi3+0xd8>
 80001ec:	00cb      	lsls	r3, r1, #3
 80001ee:	1ac0      	subs	r0, r0, r3
 80001f0:	4152      	adcs	r2, r2
 80001f2:	0883      	lsrs	r3, r0, #2
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d301      	bcc.n	80001fc <__udivsi3+0xe4>
 80001f8:	008b      	lsls	r3, r1, #2
 80001fa:	1ac0      	subs	r0, r0, r3
 80001fc:	4152      	adcs	r2, r2
 80001fe:	0843      	lsrs	r3, r0, #1
 8000200:	428b      	cmp	r3, r1
 8000202:	d301      	bcc.n	8000208 <__udivsi3+0xf0>
 8000204:	004b      	lsls	r3, r1, #1
 8000206:	1ac0      	subs	r0, r0, r3
 8000208:	4152      	adcs	r2, r2
 800020a:	1a41      	subs	r1, r0, r1
 800020c:	d200      	bcs.n	8000210 <__udivsi3+0xf8>
 800020e:	4601      	mov	r1, r0
 8000210:	4152      	adcs	r2, r2
 8000212:	4610      	mov	r0, r2
 8000214:	4770      	bx	lr
 8000216:	e7ff      	b.n	8000218 <__udivsi3+0x100>
 8000218:	b501      	push	{r0, lr}
 800021a:	2000      	movs	r0, #0
 800021c:	f000 f8f0 	bl	8000400 <__aeabi_idiv0>
 8000220:	bd02      	pop	{r1, pc}
 8000222:	46c0      	nop			@ (mov r8, r8)

08000224 <__aeabi_uidivmod>:
 8000224:	2900      	cmp	r1, #0
 8000226:	d0f7      	beq.n	8000218 <__udivsi3+0x100>
 8000228:	e776      	b.n	8000118 <__udivsi3>
 800022a:	4770      	bx	lr

0800022c <__divsi3>:
 800022c:	4603      	mov	r3, r0
 800022e:	430b      	orrs	r3, r1
 8000230:	d47f      	bmi.n	8000332 <__divsi3+0x106>
 8000232:	2200      	movs	r2, #0
 8000234:	0843      	lsrs	r3, r0, #1
 8000236:	428b      	cmp	r3, r1
 8000238:	d374      	bcc.n	8000324 <__divsi3+0xf8>
 800023a:	0903      	lsrs	r3, r0, #4
 800023c:	428b      	cmp	r3, r1
 800023e:	d35f      	bcc.n	8000300 <__divsi3+0xd4>
 8000240:	0a03      	lsrs	r3, r0, #8
 8000242:	428b      	cmp	r3, r1
 8000244:	d344      	bcc.n	80002d0 <__divsi3+0xa4>
 8000246:	0b03      	lsrs	r3, r0, #12
 8000248:	428b      	cmp	r3, r1
 800024a:	d328      	bcc.n	800029e <__divsi3+0x72>
 800024c:	0c03      	lsrs	r3, r0, #16
 800024e:	428b      	cmp	r3, r1
 8000250:	d30d      	bcc.n	800026e <__divsi3+0x42>
 8000252:	22ff      	movs	r2, #255	@ 0xff
 8000254:	0209      	lsls	r1, r1, #8
 8000256:	ba12      	rev	r2, r2
 8000258:	0c03      	lsrs	r3, r0, #16
 800025a:	428b      	cmp	r3, r1
 800025c:	d302      	bcc.n	8000264 <__divsi3+0x38>
 800025e:	1212      	asrs	r2, r2, #8
 8000260:	0209      	lsls	r1, r1, #8
 8000262:	d065      	beq.n	8000330 <__divsi3+0x104>
 8000264:	0b03      	lsrs	r3, r0, #12
 8000266:	428b      	cmp	r3, r1
 8000268:	d319      	bcc.n	800029e <__divsi3+0x72>
 800026a:	e000      	b.n	800026e <__divsi3+0x42>
 800026c:	0a09      	lsrs	r1, r1, #8
 800026e:	0bc3      	lsrs	r3, r0, #15
 8000270:	428b      	cmp	r3, r1
 8000272:	d301      	bcc.n	8000278 <__divsi3+0x4c>
 8000274:	03cb      	lsls	r3, r1, #15
 8000276:	1ac0      	subs	r0, r0, r3
 8000278:	4152      	adcs	r2, r2
 800027a:	0b83      	lsrs	r3, r0, #14
 800027c:	428b      	cmp	r3, r1
 800027e:	d301      	bcc.n	8000284 <__divsi3+0x58>
 8000280:	038b      	lsls	r3, r1, #14
 8000282:	1ac0      	subs	r0, r0, r3
 8000284:	4152      	adcs	r2, r2
 8000286:	0b43      	lsrs	r3, r0, #13
 8000288:	428b      	cmp	r3, r1
 800028a:	d301      	bcc.n	8000290 <__divsi3+0x64>
 800028c:	034b      	lsls	r3, r1, #13
 800028e:	1ac0      	subs	r0, r0, r3
 8000290:	4152      	adcs	r2, r2
 8000292:	0b03      	lsrs	r3, r0, #12
 8000294:	428b      	cmp	r3, r1
 8000296:	d301      	bcc.n	800029c <__divsi3+0x70>
 8000298:	030b      	lsls	r3, r1, #12
 800029a:	1ac0      	subs	r0, r0, r3
 800029c:	4152      	adcs	r2, r2
 800029e:	0ac3      	lsrs	r3, r0, #11
 80002a0:	428b      	cmp	r3, r1
 80002a2:	d301      	bcc.n	80002a8 <__divsi3+0x7c>
 80002a4:	02cb      	lsls	r3, r1, #11
 80002a6:	1ac0      	subs	r0, r0, r3
 80002a8:	4152      	adcs	r2, r2
 80002aa:	0a83      	lsrs	r3, r0, #10
 80002ac:	428b      	cmp	r3, r1
 80002ae:	d301      	bcc.n	80002b4 <__divsi3+0x88>
 80002b0:	028b      	lsls	r3, r1, #10
 80002b2:	1ac0      	subs	r0, r0, r3
 80002b4:	4152      	adcs	r2, r2
 80002b6:	0a43      	lsrs	r3, r0, #9
 80002b8:	428b      	cmp	r3, r1
 80002ba:	d301      	bcc.n	80002c0 <__divsi3+0x94>
 80002bc:	024b      	lsls	r3, r1, #9
 80002be:	1ac0      	subs	r0, r0, r3
 80002c0:	4152      	adcs	r2, r2
 80002c2:	0a03      	lsrs	r3, r0, #8
 80002c4:	428b      	cmp	r3, r1
 80002c6:	d301      	bcc.n	80002cc <__divsi3+0xa0>
 80002c8:	020b      	lsls	r3, r1, #8
 80002ca:	1ac0      	subs	r0, r0, r3
 80002cc:	4152      	adcs	r2, r2
 80002ce:	d2cd      	bcs.n	800026c <__divsi3+0x40>
 80002d0:	09c3      	lsrs	r3, r0, #7
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d301      	bcc.n	80002da <__divsi3+0xae>
 80002d6:	01cb      	lsls	r3, r1, #7
 80002d8:	1ac0      	subs	r0, r0, r3
 80002da:	4152      	adcs	r2, r2
 80002dc:	0983      	lsrs	r3, r0, #6
 80002de:	428b      	cmp	r3, r1
 80002e0:	d301      	bcc.n	80002e6 <__divsi3+0xba>
 80002e2:	018b      	lsls	r3, r1, #6
 80002e4:	1ac0      	subs	r0, r0, r3
 80002e6:	4152      	adcs	r2, r2
 80002e8:	0943      	lsrs	r3, r0, #5
 80002ea:	428b      	cmp	r3, r1
 80002ec:	d301      	bcc.n	80002f2 <__divsi3+0xc6>
 80002ee:	014b      	lsls	r3, r1, #5
 80002f0:	1ac0      	subs	r0, r0, r3
 80002f2:	4152      	adcs	r2, r2
 80002f4:	0903      	lsrs	r3, r0, #4
 80002f6:	428b      	cmp	r3, r1
 80002f8:	d301      	bcc.n	80002fe <__divsi3+0xd2>
 80002fa:	010b      	lsls	r3, r1, #4
 80002fc:	1ac0      	subs	r0, r0, r3
 80002fe:	4152      	adcs	r2, r2
 8000300:	08c3      	lsrs	r3, r0, #3
 8000302:	428b      	cmp	r3, r1
 8000304:	d301      	bcc.n	800030a <__divsi3+0xde>
 8000306:	00cb      	lsls	r3, r1, #3
 8000308:	1ac0      	subs	r0, r0, r3
 800030a:	4152      	adcs	r2, r2
 800030c:	0883      	lsrs	r3, r0, #2
 800030e:	428b      	cmp	r3, r1
 8000310:	d301      	bcc.n	8000316 <__divsi3+0xea>
 8000312:	008b      	lsls	r3, r1, #2
 8000314:	1ac0      	subs	r0, r0, r3
 8000316:	4152      	adcs	r2, r2
 8000318:	0843      	lsrs	r3, r0, #1
 800031a:	428b      	cmp	r3, r1
 800031c:	d301      	bcc.n	8000322 <__divsi3+0xf6>
 800031e:	004b      	lsls	r3, r1, #1
 8000320:	1ac0      	subs	r0, r0, r3
 8000322:	4152      	adcs	r2, r2
 8000324:	1a41      	subs	r1, r0, r1
 8000326:	d200      	bcs.n	800032a <__divsi3+0xfe>
 8000328:	4601      	mov	r1, r0
 800032a:	4152      	adcs	r2, r2
 800032c:	4610      	mov	r0, r2
 800032e:	4770      	bx	lr
 8000330:	e05d      	b.n	80003ee <__divsi3+0x1c2>
 8000332:	0fca      	lsrs	r2, r1, #31
 8000334:	d000      	beq.n	8000338 <__divsi3+0x10c>
 8000336:	4249      	negs	r1, r1
 8000338:	1003      	asrs	r3, r0, #32
 800033a:	d300      	bcc.n	800033e <__divsi3+0x112>
 800033c:	4240      	negs	r0, r0
 800033e:	4053      	eors	r3, r2
 8000340:	2200      	movs	r2, #0
 8000342:	469c      	mov	ip, r3
 8000344:	0903      	lsrs	r3, r0, #4
 8000346:	428b      	cmp	r3, r1
 8000348:	d32d      	bcc.n	80003a6 <__divsi3+0x17a>
 800034a:	0a03      	lsrs	r3, r0, #8
 800034c:	428b      	cmp	r3, r1
 800034e:	d312      	bcc.n	8000376 <__divsi3+0x14a>
 8000350:	22fc      	movs	r2, #252	@ 0xfc
 8000352:	0189      	lsls	r1, r1, #6
 8000354:	ba12      	rev	r2, r2
 8000356:	0a03      	lsrs	r3, r0, #8
 8000358:	428b      	cmp	r3, r1
 800035a:	d30c      	bcc.n	8000376 <__divsi3+0x14a>
 800035c:	0189      	lsls	r1, r1, #6
 800035e:	1192      	asrs	r2, r2, #6
 8000360:	428b      	cmp	r3, r1
 8000362:	d308      	bcc.n	8000376 <__divsi3+0x14a>
 8000364:	0189      	lsls	r1, r1, #6
 8000366:	1192      	asrs	r2, r2, #6
 8000368:	428b      	cmp	r3, r1
 800036a:	d304      	bcc.n	8000376 <__divsi3+0x14a>
 800036c:	0189      	lsls	r1, r1, #6
 800036e:	d03a      	beq.n	80003e6 <__divsi3+0x1ba>
 8000370:	1192      	asrs	r2, r2, #6
 8000372:	e000      	b.n	8000376 <__divsi3+0x14a>
 8000374:	0989      	lsrs	r1, r1, #6
 8000376:	09c3      	lsrs	r3, r0, #7
 8000378:	428b      	cmp	r3, r1
 800037a:	d301      	bcc.n	8000380 <__divsi3+0x154>
 800037c:	01cb      	lsls	r3, r1, #7
 800037e:	1ac0      	subs	r0, r0, r3
 8000380:	4152      	adcs	r2, r2
 8000382:	0983      	lsrs	r3, r0, #6
 8000384:	428b      	cmp	r3, r1
 8000386:	d301      	bcc.n	800038c <__divsi3+0x160>
 8000388:	018b      	lsls	r3, r1, #6
 800038a:	1ac0      	subs	r0, r0, r3
 800038c:	4152      	adcs	r2, r2
 800038e:	0943      	lsrs	r3, r0, #5
 8000390:	428b      	cmp	r3, r1
 8000392:	d301      	bcc.n	8000398 <__divsi3+0x16c>
 8000394:	014b      	lsls	r3, r1, #5
 8000396:	1ac0      	subs	r0, r0, r3
 8000398:	4152      	adcs	r2, r2
 800039a:	0903      	lsrs	r3, r0, #4
 800039c:	428b      	cmp	r3, r1
 800039e:	d301      	bcc.n	80003a4 <__divsi3+0x178>
 80003a0:	010b      	lsls	r3, r1, #4
 80003a2:	1ac0      	subs	r0, r0, r3
 80003a4:	4152      	adcs	r2, r2
 80003a6:	08c3      	lsrs	r3, r0, #3
 80003a8:	428b      	cmp	r3, r1
 80003aa:	d301      	bcc.n	80003b0 <__divsi3+0x184>
 80003ac:	00cb      	lsls	r3, r1, #3
 80003ae:	1ac0      	subs	r0, r0, r3
 80003b0:	4152      	adcs	r2, r2
 80003b2:	0883      	lsrs	r3, r0, #2
 80003b4:	428b      	cmp	r3, r1
 80003b6:	d301      	bcc.n	80003bc <__divsi3+0x190>
 80003b8:	008b      	lsls	r3, r1, #2
 80003ba:	1ac0      	subs	r0, r0, r3
 80003bc:	4152      	adcs	r2, r2
 80003be:	d2d9      	bcs.n	8000374 <__divsi3+0x148>
 80003c0:	0843      	lsrs	r3, r0, #1
 80003c2:	428b      	cmp	r3, r1
 80003c4:	d301      	bcc.n	80003ca <__divsi3+0x19e>
 80003c6:	004b      	lsls	r3, r1, #1
 80003c8:	1ac0      	subs	r0, r0, r3
 80003ca:	4152      	adcs	r2, r2
 80003cc:	1a41      	subs	r1, r0, r1
 80003ce:	d200      	bcs.n	80003d2 <__divsi3+0x1a6>
 80003d0:	4601      	mov	r1, r0
 80003d2:	4663      	mov	r3, ip
 80003d4:	4152      	adcs	r2, r2
 80003d6:	105b      	asrs	r3, r3, #1
 80003d8:	4610      	mov	r0, r2
 80003da:	d301      	bcc.n	80003e0 <__divsi3+0x1b4>
 80003dc:	4240      	negs	r0, r0
 80003de:	2b00      	cmp	r3, #0
 80003e0:	d500      	bpl.n	80003e4 <__divsi3+0x1b8>
 80003e2:	4249      	negs	r1, r1
 80003e4:	4770      	bx	lr
 80003e6:	4663      	mov	r3, ip
 80003e8:	105b      	asrs	r3, r3, #1
 80003ea:	d300      	bcc.n	80003ee <__divsi3+0x1c2>
 80003ec:	4240      	negs	r0, r0
 80003ee:	b501      	push	{r0, lr}
 80003f0:	2000      	movs	r0, #0
 80003f2:	f000 f805 	bl	8000400 <__aeabi_idiv0>
 80003f6:	bd02      	pop	{r1, pc}

080003f8 <__aeabi_idivmod>:
 80003f8:	2900      	cmp	r1, #0
 80003fa:	d0f8      	beq.n	80003ee <__divsi3+0x1c2>
 80003fc:	e716      	b.n	800022c <__divsi3>
 80003fe:	4770      	bx	lr

08000400 <__aeabi_idiv0>:
 8000400:	4770      	bx	lr
 8000402:	46c0      	nop			@ (mov r8, r8)

08000404 <__aeabi_uldivmod>:
 8000404:	2b00      	cmp	r3, #0
 8000406:	d111      	bne.n	800042c <__aeabi_uldivmod+0x28>
 8000408:	2a00      	cmp	r2, #0
 800040a:	d10f      	bne.n	800042c <__aeabi_uldivmod+0x28>
 800040c:	2900      	cmp	r1, #0
 800040e:	d100      	bne.n	8000412 <__aeabi_uldivmod+0xe>
 8000410:	2800      	cmp	r0, #0
 8000412:	d002      	beq.n	800041a <__aeabi_uldivmod+0x16>
 8000414:	2100      	movs	r1, #0
 8000416:	43c9      	mvns	r1, r1
 8000418:	0008      	movs	r0, r1
 800041a:	b407      	push	{r0, r1, r2}
 800041c:	4802      	ldr	r0, [pc, #8]	@ (8000428 <__aeabi_uldivmod+0x24>)
 800041e:	a102      	add	r1, pc, #8	@ (adr r1, 8000428 <__aeabi_uldivmod+0x24>)
 8000420:	1840      	adds	r0, r0, r1
 8000422:	9002      	str	r0, [sp, #8]
 8000424:	bd03      	pop	{r0, r1, pc}
 8000426:	46c0      	nop			@ (mov r8, r8)
 8000428:	ffffffd9 	.word	0xffffffd9
 800042c:	b403      	push	{r0, r1}
 800042e:	4668      	mov	r0, sp
 8000430:	b501      	push	{r0, lr}
 8000432:	9802      	ldr	r0, [sp, #8]
 8000434:	f000 f806 	bl	8000444 <__udivmoddi4>
 8000438:	9b01      	ldr	r3, [sp, #4]
 800043a:	469e      	mov	lr, r3
 800043c:	b002      	add	sp, #8
 800043e:	bc0c      	pop	{r2, r3}
 8000440:	4770      	bx	lr
 8000442:	46c0      	nop			@ (mov r8, r8)

08000444 <__udivmoddi4>:
 8000444:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000446:	4657      	mov	r7, sl
 8000448:	464e      	mov	r6, r9
 800044a:	4645      	mov	r5, r8
 800044c:	46de      	mov	lr, fp
 800044e:	b5e0      	push	{r5, r6, r7, lr}
 8000450:	0004      	movs	r4, r0
 8000452:	000d      	movs	r5, r1
 8000454:	4692      	mov	sl, r2
 8000456:	4699      	mov	r9, r3
 8000458:	b083      	sub	sp, #12
 800045a:	428b      	cmp	r3, r1
 800045c:	d830      	bhi.n	80004c0 <__udivmoddi4+0x7c>
 800045e:	d02d      	beq.n	80004bc <__udivmoddi4+0x78>
 8000460:	4649      	mov	r1, r9
 8000462:	4650      	mov	r0, sl
 8000464:	f000 f8ba 	bl	80005dc <__clzdi2>
 8000468:	0029      	movs	r1, r5
 800046a:	0006      	movs	r6, r0
 800046c:	0020      	movs	r0, r4
 800046e:	f000 f8b5 	bl	80005dc <__clzdi2>
 8000472:	1a33      	subs	r3, r6, r0
 8000474:	4698      	mov	r8, r3
 8000476:	3b20      	subs	r3, #32
 8000478:	d434      	bmi.n	80004e4 <__udivmoddi4+0xa0>
 800047a:	469b      	mov	fp, r3
 800047c:	4653      	mov	r3, sl
 800047e:	465a      	mov	r2, fp
 8000480:	4093      	lsls	r3, r2
 8000482:	4642      	mov	r2, r8
 8000484:	001f      	movs	r7, r3
 8000486:	4653      	mov	r3, sl
 8000488:	4093      	lsls	r3, r2
 800048a:	001e      	movs	r6, r3
 800048c:	42af      	cmp	r7, r5
 800048e:	d83b      	bhi.n	8000508 <__udivmoddi4+0xc4>
 8000490:	42af      	cmp	r7, r5
 8000492:	d100      	bne.n	8000496 <__udivmoddi4+0x52>
 8000494:	e079      	b.n	800058a <__udivmoddi4+0x146>
 8000496:	465b      	mov	r3, fp
 8000498:	1ba4      	subs	r4, r4, r6
 800049a:	41bd      	sbcs	r5, r7
 800049c:	2b00      	cmp	r3, #0
 800049e:	da00      	bge.n	80004a2 <__udivmoddi4+0x5e>
 80004a0:	e076      	b.n	8000590 <__udivmoddi4+0x14c>
 80004a2:	2200      	movs	r2, #0
 80004a4:	2300      	movs	r3, #0
 80004a6:	9200      	str	r2, [sp, #0]
 80004a8:	9301      	str	r3, [sp, #4]
 80004aa:	2301      	movs	r3, #1
 80004ac:	465a      	mov	r2, fp
 80004ae:	4093      	lsls	r3, r2
 80004b0:	9301      	str	r3, [sp, #4]
 80004b2:	2301      	movs	r3, #1
 80004b4:	4642      	mov	r2, r8
 80004b6:	4093      	lsls	r3, r2
 80004b8:	9300      	str	r3, [sp, #0]
 80004ba:	e029      	b.n	8000510 <__udivmoddi4+0xcc>
 80004bc:	4282      	cmp	r2, r0
 80004be:	d9cf      	bls.n	8000460 <__udivmoddi4+0x1c>
 80004c0:	2200      	movs	r2, #0
 80004c2:	2300      	movs	r3, #0
 80004c4:	9200      	str	r2, [sp, #0]
 80004c6:	9301      	str	r3, [sp, #4]
 80004c8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80004ca:	2b00      	cmp	r3, #0
 80004cc:	d001      	beq.n	80004d2 <__udivmoddi4+0x8e>
 80004ce:	601c      	str	r4, [r3, #0]
 80004d0:	605d      	str	r5, [r3, #4]
 80004d2:	9800      	ldr	r0, [sp, #0]
 80004d4:	9901      	ldr	r1, [sp, #4]
 80004d6:	b003      	add	sp, #12
 80004d8:	bcf0      	pop	{r4, r5, r6, r7}
 80004da:	46bb      	mov	fp, r7
 80004dc:	46b2      	mov	sl, r6
 80004de:	46a9      	mov	r9, r5
 80004e0:	46a0      	mov	r8, r4
 80004e2:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80004e4:	4642      	mov	r2, r8
 80004e6:	469b      	mov	fp, r3
 80004e8:	2320      	movs	r3, #32
 80004ea:	1a9b      	subs	r3, r3, r2
 80004ec:	4652      	mov	r2, sl
 80004ee:	40da      	lsrs	r2, r3
 80004f0:	4641      	mov	r1, r8
 80004f2:	0013      	movs	r3, r2
 80004f4:	464a      	mov	r2, r9
 80004f6:	408a      	lsls	r2, r1
 80004f8:	0017      	movs	r7, r2
 80004fa:	4642      	mov	r2, r8
 80004fc:	431f      	orrs	r7, r3
 80004fe:	4653      	mov	r3, sl
 8000500:	4093      	lsls	r3, r2
 8000502:	001e      	movs	r6, r3
 8000504:	42af      	cmp	r7, r5
 8000506:	d9c3      	bls.n	8000490 <__udivmoddi4+0x4c>
 8000508:	2200      	movs	r2, #0
 800050a:	2300      	movs	r3, #0
 800050c:	9200      	str	r2, [sp, #0]
 800050e:	9301      	str	r3, [sp, #4]
 8000510:	4643      	mov	r3, r8
 8000512:	2b00      	cmp	r3, #0
 8000514:	d0d8      	beq.n	80004c8 <__udivmoddi4+0x84>
 8000516:	07fb      	lsls	r3, r7, #31
 8000518:	0872      	lsrs	r2, r6, #1
 800051a:	431a      	orrs	r2, r3
 800051c:	4646      	mov	r6, r8
 800051e:	087b      	lsrs	r3, r7, #1
 8000520:	e00e      	b.n	8000540 <__udivmoddi4+0xfc>
 8000522:	42ab      	cmp	r3, r5
 8000524:	d101      	bne.n	800052a <__udivmoddi4+0xe6>
 8000526:	42a2      	cmp	r2, r4
 8000528:	d80c      	bhi.n	8000544 <__udivmoddi4+0x100>
 800052a:	1aa4      	subs	r4, r4, r2
 800052c:	419d      	sbcs	r5, r3
 800052e:	2001      	movs	r0, #1
 8000530:	1924      	adds	r4, r4, r4
 8000532:	416d      	adcs	r5, r5
 8000534:	2100      	movs	r1, #0
 8000536:	3e01      	subs	r6, #1
 8000538:	1824      	adds	r4, r4, r0
 800053a:	414d      	adcs	r5, r1
 800053c:	2e00      	cmp	r6, #0
 800053e:	d006      	beq.n	800054e <__udivmoddi4+0x10a>
 8000540:	42ab      	cmp	r3, r5
 8000542:	d9ee      	bls.n	8000522 <__udivmoddi4+0xde>
 8000544:	3e01      	subs	r6, #1
 8000546:	1924      	adds	r4, r4, r4
 8000548:	416d      	adcs	r5, r5
 800054a:	2e00      	cmp	r6, #0
 800054c:	d1f8      	bne.n	8000540 <__udivmoddi4+0xfc>
 800054e:	9800      	ldr	r0, [sp, #0]
 8000550:	9901      	ldr	r1, [sp, #4]
 8000552:	465b      	mov	r3, fp
 8000554:	1900      	adds	r0, r0, r4
 8000556:	4169      	adcs	r1, r5
 8000558:	2b00      	cmp	r3, #0
 800055a:	db24      	blt.n	80005a6 <__udivmoddi4+0x162>
 800055c:	002b      	movs	r3, r5
 800055e:	465a      	mov	r2, fp
 8000560:	4644      	mov	r4, r8
 8000562:	40d3      	lsrs	r3, r2
 8000564:	002a      	movs	r2, r5
 8000566:	40e2      	lsrs	r2, r4
 8000568:	001c      	movs	r4, r3
 800056a:	465b      	mov	r3, fp
 800056c:	0015      	movs	r5, r2
 800056e:	2b00      	cmp	r3, #0
 8000570:	db2a      	blt.n	80005c8 <__udivmoddi4+0x184>
 8000572:	0026      	movs	r6, r4
 8000574:	409e      	lsls	r6, r3
 8000576:	0033      	movs	r3, r6
 8000578:	0026      	movs	r6, r4
 800057a:	4647      	mov	r7, r8
 800057c:	40be      	lsls	r6, r7
 800057e:	0032      	movs	r2, r6
 8000580:	1a80      	subs	r0, r0, r2
 8000582:	4199      	sbcs	r1, r3
 8000584:	9000      	str	r0, [sp, #0]
 8000586:	9101      	str	r1, [sp, #4]
 8000588:	e79e      	b.n	80004c8 <__udivmoddi4+0x84>
 800058a:	42a3      	cmp	r3, r4
 800058c:	d8bc      	bhi.n	8000508 <__udivmoddi4+0xc4>
 800058e:	e782      	b.n	8000496 <__udivmoddi4+0x52>
 8000590:	4642      	mov	r2, r8
 8000592:	2320      	movs	r3, #32
 8000594:	2100      	movs	r1, #0
 8000596:	1a9b      	subs	r3, r3, r2
 8000598:	2200      	movs	r2, #0
 800059a:	9100      	str	r1, [sp, #0]
 800059c:	9201      	str	r2, [sp, #4]
 800059e:	2201      	movs	r2, #1
 80005a0:	40da      	lsrs	r2, r3
 80005a2:	9201      	str	r2, [sp, #4]
 80005a4:	e785      	b.n	80004b2 <__udivmoddi4+0x6e>
 80005a6:	4642      	mov	r2, r8
 80005a8:	2320      	movs	r3, #32
 80005aa:	1a9b      	subs	r3, r3, r2
 80005ac:	002a      	movs	r2, r5
 80005ae:	4646      	mov	r6, r8
 80005b0:	409a      	lsls	r2, r3
 80005b2:	0023      	movs	r3, r4
 80005b4:	40f3      	lsrs	r3, r6
 80005b6:	4644      	mov	r4, r8
 80005b8:	4313      	orrs	r3, r2
 80005ba:	002a      	movs	r2, r5
 80005bc:	40e2      	lsrs	r2, r4
 80005be:	001c      	movs	r4, r3
 80005c0:	465b      	mov	r3, fp
 80005c2:	0015      	movs	r5, r2
 80005c4:	2b00      	cmp	r3, #0
 80005c6:	dad4      	bge.n	8000572 <__udivmoddi4+0x12e>
 80005c8:	4642      	mov	r2, r8
 80005ca:	002f      	movs	r7, r5
 80005cc:	2320      	movs	r3, #32
 80005ce:	0026      	movs	r6, r4
 80005d0:	4097      	lsls	r7, r2
 80005d2:	1a9b      	subs	r3, r3, r2
 80005d4:	40de      	lsrs	r6, r3
 80005d6:	003b      	movs	r3, r7
 80005d8:	4333      	orrs	r3, r6
 80005da:	e7cd      	b.n	8000578 <__udivmoddi4+0x134>

080005dc <__clzdi2>:
 80005dc:	b510      	push	{r4, lr}
 80005de:	2900      	cmp	r1, #0
 80005e0:	d103      	bne.n	80005ea <__clzdi2+0xe>
 80005e2:	f000 f807 	bl	80005f4 <__clzsi2>
 80005e6:	3020      	adds	r0, #32
 80005e8:	e002      	b.n	80005f0 <__clzdi2+0x14>
 80005ea:	0008      	movs	r0, r1
 80005ec:	f000 f802 	bl	80005f4 <__clzsi2>
 80005f0:	bd10      	pop	{r4, pc}
 80005f2:	46c0      	nop			@ (mov r8, r8)

080005f4 <__clzsi2>:
 80005f4:	211c      	movs	r1, #28
 80005f6:	2301      	movs	r3, #1
 80005f8:	041b      	lsls	r3, r3, #16
 80005fa:	4298      	cmp	r0, r3
 80005fc:	d301      	bcc.n	8000602 <__clzsi2+0xe>
 80005fe:	0c00      	lsrs	r0, r0, #16
 8000600:	3910      	subs	r1, #16
 8000602:	0a1b      	lsrs	r3, r3, #8
 8000604:	4298      	cmp	r0, r3
 8000606:	d301      	bcc.n	800060c <__clzsi2+0x18>
 8000608:	0a00      	lsrs	r0, r0, #8
 800060a:	3908      	subs	r1, #8
 800060c:	091b      	lsrs	r3, r3, #4
 800060e:	4298      	cmp	r0, r3
 8000610:	d301      	bcc.n	8000616 <__clzsi2+0x22>
 8000612:	0900      	lsrs	r0, r0, #4
 8000614:	3904      	subs	r1, #4
 8000616:	a202      	add	r2, pc, #8	@ (adr r2, 8000620 <__clzsi2+0x2c>)
 8000618:	5c10      	ldrb	r0, [r2, r0]
 800061a:	1840      	adds	r0, r0, r1
 800061c:	4770      	bx	lr
 800061e:	46c0      	nop			@ (mov r8, r8)
 8000620:	02020304 	.word	0x02020304
 8000624:	01010101 	.word	0x01010101
	...

08000630 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000630:	b580      	push	{r7, lr}
 8000632:	b0c2      	sub	sp, #264	@ 0x108
 8000634:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000636:	f000 fb77 	bl	8000d28 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800063a:	f000 f83b 	bl	80006b4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800063e:	f000 f969 	bl	8000914 <MX_GPIO_Init>
  MX_DMA_Init();
 8000642:	f000 f949 	bl	80008d8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 8000646:	f000 f8f9 	bl	800083c <MX_USART2_UART_Init>
  MX_ADC1_Init();
 800064a:	f000 f891 	bl	8000770 <MX_ADC1_Init>
  /* USER CODE BEGIN 2 */
  HAL_ADCEx_Calibration_Start(&hadc1); // Calibrate ADC
 800064e:	4b16      	ldr	r3, [pc, #88]	@ (80006a8 <main+0x78>)
 8000650:	0018      	movs	r0, r3
 8000652:	f001 fcdd 	bl	8002010 <HAL_ADCEx_Calibration_Start>

  unsigned char string_buffer[256];
  int string_buffer_size = -1;
 8000656:	2301      	movs	r3, #1
 8000658:	425b      	negs	r3, r3
 800065a:	1d7a      	adds	r2, r7, #5
 800065c:	32ff      	adds	r2, #255	@ 0xff
 800065e:	6013      	str	r3, [r2, #0]

  volatile unsigned int ADC_value = 0;
 8000660:	2300      	movs	r3, #0
 8000662:	603b      	str	r3, [r7, #0]

  HAL_ADC_Start_DMA(&hadc1, &ADC_value, 1);
 8000664:	0039      	movs	r1, r7
 8000666:	4b10      	ldr	r3, [pc, #64]	@ (80006a8 <main+0x78>)
 8000668:	2201      	movs	r2, #1
 800066a:	0018      	movs	r0, r3
 800066c:	f000 ff28 	bl	80014c0 <HAL_ADC_Start_DMA>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  string_buffer_size = sprintf(string_buffer,"ADC = %d\r\n",ADC_value);
 8000670:	683a      	ldr	r2, [r7, #0]
 8000672:	490e      	ldr	r1, [pc, #56]	@ (80006ac <main+0x7c>)
 8000674:	1d3b      	adds	r3, r7, #4
 8000676:	0018      	movs	r0, r3
 8000678:	f004 f866 	bl	8004748 <siprintf>
 800067c:	0003      	movs	r3, r0
 800067e:	1d7a      	adds	r2, r7, #5
 8000680:	32ff      	adds	r2, #255	@ 0xff
 8000682:	6013      	str	r3, [r2, #0]
	  HAL_UART_Transmit(&huart2, string_buffer, string_buffer_size, 1000);
 8000684:	1d7b      	adds	r3, r7, #5
 8000686:	33ff      	adds	r3, #255	@ 0xff
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	b29a      	uxth	r2, r3
 800068c:	23fa      	movs	r3, #250	@ 0xfa
 800068e:	009b      	lsls	r3, r3, #2
 8000690:	1d39      	adds	r1, r7, #4
 8000692:	4807      	ldr	r0, [pc, #28]	@ (80006b0 <main+0x80>)
 8000694:	f003 f9a8 	bl	80039e8 <HAL_UART_Transmit>
	  HAL_Delay(1000);
 8000698:	23fa      	movs	r3, #250	@ 0xfa
 800069a:	009b      	lsls	r3, r3, #2
 800069c:	0018      	movs	r0, r3
 800069e:	f000 fbc9 	bl	8000e34 <HAL_Delay>
  {
 80006a2:	46c0      	nop			@ (mov r8, r8)
 80006a4:	e7e4      	b.n	8000670 <main+0x40>
 80006a6:	46c0      	nop			@ (mov r8, r8)
 80006a8:	20000078 	.word	0x20000078
 80006ac:	0800509c 	.word	0x0800509c
 80006b0:	20000138 	.word	0x20000138

080006b4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80006b4:	b590      	push	{r4, r7, lr}
 80006b6:	b093      	sub	sp, #76	@ 0x4c
 80006b8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80006ba:	2410      	movs	r4, #16
 80006bc:	193b      	adds	r3, r7, r4
 80006be:	0018      	movs	r0, r3
 80006c0:	2338      	movs	r3, #56	@ 0x38
 80006c2:	001a      	movs	r2, r3
 80006c4:	2100      	movs	r1, #0
 80006c6:	f004 f85f 	bl	8004788 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80006ca:	003b      	movs	r3, r7
 80006cc:	0018      	movs	r0, r3
 80006ce:	2310      	movs	r3, #16
 80006d0:	001a      	movs	r2, r3
 80006d2:	2100      	movs	r1, #0
 80006d4:	f004 f858 	bl	8004788 <memset>

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80006d8:	2380      	movs	r3, #128	@ 0x80
 80006da:	009b      	lsls	r3, r3, #2
 80006dc:	0018      	movs	r0, r3
 80006de:	f002 fa65 	bl	8002bac <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006e2:	193b      	adds	r3, r7, r4
 80006e4:	2202      	movs	r2, #2
 80006e6:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006e8:	193b      	adds	r3, r7, r4
 80006ea:	2280      	movs	r2, #128	@ 0x80
 80006ec:	0052      	lsls	r2, r2, #1
 80006ee:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSIDiv = RCC_HSI_DIV1;
 80006f0:	0021      	movs	r1, r4
 80006f2:	187b      	adds	r3, r7, r1
 80006f4:	2200      	movs	r2, #0
 80006f6:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006f8:	187b      	adds	r3, r7, r1
 80006fa:	2240      	movs	r2, #64	@ 0x40
 80006fc:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006fe:	187b      	adds	r3, r7, r1
 8000700:	2202      	movs	r2, #2
 8000702:	61da      	str	r2, [r3, #28]
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000704:	187b      	adds	r3, r7, r1
 8000706:	2202      	movs	r2, #2
 8000708:	621a      	str	r2, [r3, #32]
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800070a:	187b      	adds	r3, r7, r1
 800070c:	2200      	movs	r2, #0
 800070e:	625a      	str	r2, [r3, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLN = 8;
 8000710:	187b      	adds	r3, r7, r1
 8000712:	2208      	movs	r2, #8
 8000714:	629a      	str	r2, [r3, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8000716:	187b      	adds	r3, r7, r1
 8000718:	22c0      	movs	r2, #192	@ 0xc0
 800071a:	02d2      	lsls	r2, r2, #11
 800071c:	62da      	str	r2, [r3, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800071e:	187b      	adds	r3, r7, r1
 8000720:	2280      	movs	r2, #128	@ 0x80
 8000722:	0492      	lsls	r2, r2, #18
 8000724:	631a      	str	r2, [r3, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000726:	187b      	adds	r3, r7, r1
 8000728:	2280      	movs	r2, #128	@ 0x80
 800072a:	0592      	lsls	r2, r2, #22
 800072c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800072e:	187b      	adds	r3, r7, r1
 8000730:	0018      	movs	r0, r3
 8000732:	f002 fa87 	bl	8002c44 <HAL_RCC_OscConfig>
 8000736:	1e03      	subs	r3, r0, #0
 8000738:	d001      	beq.n	800073e <SystemClock_Config+0x8a>
  {
    Error_Handler();
 800073a:	f000 f93b 	bl	80009b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800073e:	003b      	movs	r3, r7
 8000740:	2207      	movs	r2, #7
 8000742:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000744:	003b      	movs	r3, r7
 8000746:	2202      	movs	r2, #2
 8000748:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800074a:	003b      	movs	r3, r7
 800074c:	2200      	movs	r2, #0
 800074e:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000750:	003b      	movs	r3, r7
 8000752:	2200      	movs	r2, #0
 8000754:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000756:	003b      	movs	r3, r7
 8000758:	2102      	movs	r1, #2
 800075a:	0018      	movs	r0, r3
 800075c:	f002 fd8c 	bl	8003278 <HAL_RCC_ClockConfig>
 8000760:	1e03      	subs	r3, r0, #0
 8000762:	d001      	beq.n	8000768 <SystemClock_Config+0xb4>
  {
    Error_Handler();
 8000764:	f000 f926 	bl	80009b4 <Error_Handler>
  }
}
 8000768:	46c0      	nop			@ (mov r8, r8)
 800076a:	46bd      	mov	sp, r7
 800076c:	b013      	add	sp, #76	@ 0x4c
 800076e:	bd90      	pop	{r4, r7, pc}

08000770 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000770:	b580      	push	{r7, lr}
 8000772:	b084      	sub	sp, #16
 8000774:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8000776:	1d3b      	adds	r3, r7, #4
 8000778:	0018      	movs	r0, r3
 800077a:	230c      	movs	r3, #12
 800077c:	001a      	movs	r2, r3
 800077e:	2100      	movs	r1, #0
 8000780:	f004 f802 	bl	8004788 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8000784:	4b2b      	ldr	r3, [pc, #172]	@ (8000834 <MX_ADC1_Init+0xc4>)
 8000786:	4a2c      	ldr	r2, [pc, #176]	@ (8000838 <MX_ADC1_Init+0xc8>)
 8000788:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV32;
 800078a:	4b2a      	ldr	r3, [pc, #168]	@ (8000834 <MX_ADC1_Init+0xc4>)
 800078c:	2280      	movs	r2, #128	@ 0x80
 800078e:	0392      	lsls	r2, r2, #14
 8000790:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000792:	4b28      	ldr	r3, [pc, #160]	@ (8000834 <MX_ADC1_Init+0xc4>)
 8000794:	2200      	movs	r2, #0
 8000796:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000798:	4b26      	ldr	r3, [pc, #152]	@ (8000834 <MX_ADC1_Init+0xc4>)
 800079a:	2200      	movs	r2, #0
 800079c:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800079e:	4b25      	ldr	r3, [pc, #148]	@ (8000834 <MX_ADC1_Init+0xc4>)
 80007a0:	2200      	movs	r2, #0
 80007a2:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80007a4:	4b23      	ldr	r3, [pc, #140]	@ (8000834 <MX_ADC1_Init+0xc4>)
 80007a6:	2204      	movs	r2, #4
 80007a8:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 80007aa:	4b22      	ldr	r3, [pc, #136]	@ (8000834 <MX_ADC1_Init+0xc4>)
 80007ac:	2200      	movs	r2, #0
 80007ae:	761a      	strb	r2, [r3, #24]
  hadc1.Init.LowPowerAutoPowerOff = DISABLE;
 80007b0:	4b20      	ldr	r3, [pc, #128]	@ (8000834 <MX_ADC1_Init+0xc4>)
 80007b2:	2200      	movs	r2, #0
 80007b4:	765a      	strb	r2, [r3, #25]
  hadc1.Init.ContinuousConvMode = ENABLE;
 80007b6:	4b1f      	ldr	r3, [pc, #124]	@ (8000834 <MX_ADC1_Init+0xc4>)
 80007b8:	2201      	movs	r2, #1
 80007ba:	769a      	strb	r2, [r3, #26]
  hadc1.Init.NbrOfConversion = 1;
 80007bc:	4b1d      	ldr	r3, [pc, #116]	@ (8000834 <MX_ADC1_Init+0xc4>)
 80007be:	2201      	movs	r2, #1
 80007c0:	61da      	str	r2, [r3, #28]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80007c2:	4b1c      	ldr	r3, [pc, #112]	@ (8000834 <MX_ADC1_Init+0xc4>)
 80007c4:	2200      	movs	r2, #0
 80007c6:	625a      	str	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80007c8:	4b1a      	ldr	r3, [pc, #104]	@ (8000834 <MX_ADC1_Init+0xc4>)
 80007ca:	2200      	movs	r2, #0
 80007cc:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DMAContinuousRequests = ENABLE;
 80007ce:	4b19      	ldr	r3, [pc, #100]	@ (8000834 <MX_ADC1_Init+0xc4>)
 80007d0:	222c      	movs	r2, #44	@ 0x2c
 80007d2:	2101      	movs	r1, #1
 80007d4:	5499      	strb	r1, [r3, r2]
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80007d6:	4b17      	ldr	r3, [pc, #92]	@ (8000834 <MX_ADC1_Init+0xc4>)
 80007d8:	2200      	movs	r2, #0
 80007da:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_1CYCLE_5;
 80007dc:	4b15      	ldr	r3, [pc, #84]	@ (8000834 <MX_ADC1_Init+0xc4>)
 80007de:	2200      	movs	r2, #0
 80007e0:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_1CYCLE_5;
 80007e2:	4b14      	ldr	r3, [pc, #80]	@ (8000834 <MX_ADC1_Init+0xc4>)
 80007e4:	2200      	movs	r2, #0
 80007e6:	639a      	str	r2, [r3, #56]	@ 0x38
  hadc1.Init.OversamplingMode = DISABLE;
 80007e8:	4b12      	ldr	r3, [pc, #72]	@ (8000834 <MX_ADC1_Init+0xc4>)
 80007ea:	223c      	movs	r2, #60	@ 0x3c
 80007ec:	2100      	movs	r1, #0
 80007ee:	5499      	strb	r1, [r3, r2]
  hadc1.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80007f0:	4b10      	ldr	r3, [pc, #64]	@ (8000834 <MX_ADC1_Init+0xc4>)
 80007f2:	2200      	movs	r2, #0
 80007f4:	64da      	str	r2, [r3, #76]	@ 0x4c
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 80007f6:	4b0f      	ldr	r3, [pc, #60]	@ (8000834 <MX_ADC1_Init+0xc4>)
 80007f8:	0018      	movs	r0, r3
 80007fa:	f000 fcb9 	bl	8001170 <HAL_ADC_Init>
 80007fe:	1e03      	subs	r3, r0, #0
 8000800:	d001      	beq.n	8000806 <MX_ADC1_Init+0x96>
  {
    Error_Handler();
 8000802:	f000 f8d7 	bl	80009b4 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000806:	1d3b      	adds	r3, r7, #4
 8000808:	2201      	movs	r2, #1
 800080a:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 800080c:	1d3b      	adds	r3, r7, #4
 800080e:	2200      	movs	r2, #0
 8000810:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 8000812:	1d3b      	adds	r3, r7, #4
 8000814:	2200      	movs	r2, #0
 8000816:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8000818:	1d3a      	adds	r2, r7, #4
 800081a:	4b06      	ldr	r3, [pc, #24]	@ (8000834 <MX_ADC1_Init+0xc4>)
 800081c:	0011      	movs	r1, r2
 800081e:	0018      	movs	r0, r3
 8000820:	f001 f814 	bl	800184c <HAL_ADC_ConfigChannel>
 8000824:	1e03      	subs	r3, r0, #0
 8000826:	d001      	beq.n	800082c <MX_ADC1_Init+0xbc>
  {
    Error_Handler();
 8000828:	f000 f8c4 	bl	80009b4 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 800082c:	46c0      	nop			@ (mov r8, r8)
 800082e:	46bd      	mov	sp, r7
 8000830:	b004      	add	sp, #16
 8000832:	bd80      	pop	{r7, pc}
 8000834:	20000078 	.word	0x20000078
 8000838:	40012400 	.word	0x40012400

0800083c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800083c:	b580      	push	{r7, lr}
 800083e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000840:	4b23      	ldr	r3, [pc, #140]	@ (80008d0 <MX_USART2_UART_Init+0x94>)
 8000842:	4a24      	ldr	r2, [pc, #144]	@ (80008d4 <MX_USART2_UART_Init+0x98>)
 8000844:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000846:	4b22      	ldr	r3, [pc, #136]	@ (80008d0 <MX_USART2_UART_Init+0x94>)
 8000848:	22e1      	movs	r2, #225	@ 0xe1
 800084a:	0252      	lsls	r2, r2, #9
 800084c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800084e:	4b20      	ldr	r3, [pc, #128]	@ (80008d0 <MX_USART2_UART_Init+0x94>)
 8000850:	2200      	movs	r2, #0
 8000852:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000854:	4b1e      	ldr	r3, [pc, #120]	@ (80008d0 <MX_USART2_UART_Init+0x94>)
 8000856:	2200      	movs	r2, #0
 8000858:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800085a:	4b1d      	ldr	r3, [pc, #116]	@ (80008d0 <MX_USART2_UART_Init+0x94>)
 800085c:	2200      	movs	r2, #0
 800085e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000860:	4b1b      	ldr	r3, [pc, #108]	@ (80008d0 <MX_USART2_UART_Init+0x94>)
 8000862:	220c      	movs	r2, #12
 8000864:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000866:	4b1a      	ldr	r3, [pc, #104]	@ (80008d0 <MX_USART2_UART_Init+0x94>)
 8000868:	2200      	movs	r2, #0
 800086a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800086c:	4b18      	ldr	r3, [pc, #96]	@ (80008d0 <MX_USART2_UART_Init+0x94>)
 800086e:	2200      	movs	r2, #0
 8000870:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000872:	4b17      	ldr	r3, [pc, #92]	@ (80008d0 <MX_USART2_UART_Init+0x94>)
 8000874:	2200      	movs	r2, #0
 8000876:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000878:	4b15      	ldr	r3, [pc, #84]	@ (80008d0 <MX_USART2_UART_Init+0x94>)
 800087a:	2200      	movs	r2, #0
 800087c:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800087e:	4b14      	ldr	r3, [pc, #80]	@ (80008d0 <MX_USART2_UART_Init+0x94>)
 8000880:	2200      	movs	r2, #0
 8000882:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000884:	4b12      	ldr	r3, [pc, #72]	@ (80008d0 <MX_USART2_UART_Init+0x94>)
 8000886:	0018      	movs	r0, r3
 8000888:	f003 f858 	bl	800393c <HAL_UART_Init>
 800088c:	1e03      	subs	r3, r0, #0
 800088e:	d001      	beq.n	8000894 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8000890:	f000 f890 	bl	80009b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000894:	4b0e      	ldr	r3, [pc, #56]	@ (80008d0 <MX_USART2_UART_Init+0x94>)
 8000896:	2100      	movs	r1, #0
 8000898:	0018      	movs	r0, r3
 800089a:	f003 fe75 	bl	8004588 <HAL_UARTEx_SetTxFifoThreshold>
 800089e:	1e03      	subs	r3, r0, #0
 80008a0:	d001      	beq.n	80008a6 <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 80008a2:	f000 f887 	bl	80009b4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80008a6:	4b0a      	ldr	r3, [pc, #40]	@ (80008d0 <MX_USART2_UART_Init+0x94>)
 80008a8:	2100      	movs	r1, #0
 80008aa:	0018      	movs	r0, r3
 80008ac:	f003 feac 	bl	8004608 <HAL_UARTEx_SetRxFifoThreshold>
 80008b0:	1e03      	subs	r3, r0, #0
 80008b2:	d001      	beq.n	80008b8 <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 80008b4:	f000 f87e 	bl	80009b4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 80008b8:	4b05      	ldr	r3, [pc, #20]	@ (80008d0 <MX_USART2_UART_Init+0x94>)
 80008ba:	0018      	movs	r0, r3
 80008bc:	f003 fe2a 	bl	8004514 <HAL_UARTEx_DisableFifoMode>
 80008c0:	1e03      	subs	r3, r0, #0
 80008c2:	d001      	beq.n	80008c8 <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 80008c4:	f000 f876 	bl	80009b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80008c8:	46c0      	nop			@ (mov r8, r8)
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}
 80008ce:	46c0      	nop			@ (mov r8, r8)
 80008d0:	20000138 	.word	0x20000138
 80008d4:	40004400 	.word	0x40004400

080008d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	b082      	sub	sp, #8
 80008dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80008de:	4b0c      	ldr	r3, [pc, #48]	@ (8000910 <MX_DMA_Init+0x38>)
 80008e0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80008e2:	4b0b      	ldr	r3, [pc, #44]	@ (8000910 <MX_DMA_Init+0x38>)
 80008e4:	2101      	movs	r1, #1
 80008e6:	430a      	orrs	r2, r1
 80008e8:	639a      	str	r2, [r3, #56]	@ 0x38
 80008ea:	4b09      	ldr	r3, [pc, #36]	@ (8000910 <MX_DMA_Init+0x38>)
 80008ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80008ee:	2201      	movs	r2, #1
 80008f0:	4013      	ands	r3, r2
 80008f2:	607b      	str	r3, [r7, #4]
 80008f4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 80008f6:	2200      	movs	r2, #0
 80008f8:	2100      	movs	r1, #0
 80008fa:	2009      	movs	r0, #9
 80008fc:	f001 fd50 	bl	80023a0 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8000900:	2009      	movs	r0, #9
 8000902:	f001 fd62 	bl	80023ca <HAL_NVIC_EnableIRQ>

}
 8000906:	46c0      	nop			@ (mov r8, r8)
 8000908:	46bd      	mov	sp, r7
 800090a:	b002      	add	sp, #8
 800090c:	bd80      	pop	{r7, pc}
 800090e:	46c0      	nop			@ (mov r8, r8)
 8000910:	40021000 	.word	0x40021000

08000914 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000914:	b590      	push	{r4, r7, lr}
 8000916:	b089      	sub	sp, #36	@ 0x24
 8000918:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800091a:	240c      	movs	r4, #12
 800091c:	193b      	adds	r3, r7, r4
 800091e:	0018      	movs	r0, r3
 8000920:	2314      	movs	r3, #20
 8000922:	001a      	movs	r2, r3
 8000924:	2100      	movs	r1, #0
 8000926:	f003 ff2f 	bl	8004788 <memset>
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800092a:	4b21      	ldr	r3, [pc, #132]	@ (80009b0 <MX_GPIO_Init+0x9c>)
 800092c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800092e:	4b20      	ldr	r3, [pc, #128]	@ (80009b0 <MX_GPIO_Init+0x9c>)
 8000930:	2104      	movs	r1, #4
 8000932:	430a      	orrs	r2, r1
 8000934:	635a      	str	r2, [r3, #52]	@ 0x34
 8000936:	4b1e      	ldr	r3, [pc, #120]	@ (80009b0 <MX_GPIO_Init+0x9c>)
 8000938:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800093a:	2204      	movs	r2, #4
 800093c:	4013      	ands	r3, r2
 800093e:	60bb      	str	r3, [r7, #8]
 8000940:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000942:	4b1b      	ldr	r3, [pc, #108]	@ (80009b0 <MX_GPIO_Init+0x9c>)
 8000944:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000946:	4b1a      	ldr	r3, [pc, #104]	@ (80009b0 <MX_GPIO_Init+0x9c>)
 8000948:	2120      	movs	r1, #32
 800094a:	430a      	orrs	r2, r1
 800094c:	635a      	str	r2, [r3, #52]	@ 0x34
 800094e:	4b18      	ldr	r3, [pc, #96]	@ (80009b0 <MX_GPIO_Init+0x9c>)
 8000950:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000952:	2220      	movs	r2, #32
 8000954:	4013      	ands	r3, r2
 8000956:	607b      	str	r3, [r7, #4]
 8000958:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800095a:	4b15      	ldr	r3, [pc, #84]	@ (80009b0 <MX_GPIO_Init+0x9c>)
 800095c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800095e:	4b14      	ldr	r3, [pc, #80]	@ (80009b0 <MX_GPIO_Init+0x9c>)
 8000960:	2101      	movs	r1, #1
 8000962:	430a      	orrs	r2, r1
 8000964:	635a      	str	r2, [r3, #52]	@ 0x34
 8000966:	4b12      	ldr	r3, [pc, #72]	@ (80009b0 <MX_GPIO_Init+0x9c>)
 8000968:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800096a:	2201      	movs	r2, #1
 800096c:	4013      	ands	r3, r2
 800096e:	603b      	str	r3, [r7, #0]
 8000970:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin, GPIO_PIN_RESET);
 8000972:	23a0      	movs	r3, #160	@ 0xa0
 8000974:	05db      	lsls	r3, r3, #23
 8000976:	2200      	movs	r2, #0
 8000978:	2120      	movs	r1, #32
 800097a:	0018      	movs	r0, r3
 800097c:	f002 f8f8 	bl	8002b70 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_GREEN_Pin */
  GPIO_InitStruct.Pin = LED_GREEN_Pin;
 8000980:	0021      	movs	r1, r4
 8000982:	187b      	adds	r3, r7, r1
 8000984:	2220      	movs	r2, #32
 8000986:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000988:	187b      	adds	r3, r7, r1
 800098a:	2201      	movs	r2, #1
 800098c:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800098e:	187b      	adds	r3, r7, r1
 8000990:	2200      	movs	r2, #0
 8000992:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000994:	187b      	adds	r3, r7, r1
 8000996:	2202      	movs	r2, #2
 8000998:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(LED_GREEN_GPIO_Port, &GPIO_InitStruct);
 800099a:	187a      	adds	r2, r7, r1
 800099c:	23a0      	movs	r3, #160	@ 0xa0
 800099e:	05db      	lsls	r3, r3, #23
 80009a0:	0011      	movs	r1, r2
 80009a2:	0018      	movs	r0, r3
 80009a4:	f001 ff80 	bl	80028a8 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80009a8:	46c0      	nop			@ (mov r8, r8)
 80009aa:	46bd      	mov	sp, r7
 80009ac:	b009      	add	sp, #36	@ 0x24
 80009ae:	bd90      	pop	{r4, r7, pc}
 80009b0:	40021000 	.word	0x40021000

080009b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80009b4:	b580      	push	{r7, lr}
 80009b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80009b8:	b672      	cpsid	i
}
 80009ba:	46c0      	nop			@ (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80009bc:	46c0      	nop			@ (mov r8, r8)
 80009be:	e7fd      	b.n	80009bc <Error_Handler+0x8>

080009c0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80009c0:	b580      	push	{r7, lr}
 80009c2:	b082      	sub	sp, #8
 80009c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80009c6:	4b11      	ldr	r3, [pc, #68]	@ (8000a0c <HAL_MspInit+0x4c>)
 80009c8:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80009ca:	4b10      	ldr	r3, [pc, #64]	@ (8000a0c <HAL_MspInit+0x4c>)
 80009cc:	2101      	movs	r1, #1
 80009ce:	430a      	orrs	r2, r1
 80009d0:	641a      	str	r2, [r3, #64]	@ 0x40
 80009d2:	4b0e      	ldr	r3, [pc, #56]	@ (8000a0c <HAL_MspInit+0x4c>)
 80009d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80009d6:	2201      	movs	r2, #1
 80009d8:	4013      	ands	r3, r2
 80009da:	607b      	str	r3, [r7, #4]
 80009dc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80009de:	4b0b      	ldr	r3, [pc, #44]	@ (8000a0c <HAL_MspInit+0x4c>)
 80009e0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80009e2:	4b0a      	ldr	r3, [pc, #40]	@ (8000a0c <HAL_MspInit+0x4c>)
 80009e4:	2180      	movs	r1, #128	@ 0x80
 80009e6:	0549      	lsls	r1, r1, #21
 80009e8:	430a      	orrs	r2, r1
 80009ea:	63da      	str	r2, [r3, #60]	@ 0x3c
 80009ec:	4b07      	ldr	r3, [pc, #28]	@ (8000a0c <HAL_MspInit+0x4c>)
 80009ee:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80009f0:	2380      	movs	r3, #128	@ 0x80
 80009f2:	055b      	lsls	r3, r3, #21
 80009f4:	4013      	ands	r3, r2
 80009f6:	603b      	str	r3, [r7, #0]
 80009f8:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_SYSCFG_StrobeDBattpinsConfig(SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE);
 80009fa:	23c0      	movs	r3, #192	@ 0xc0
 80009fc:	00db      	lsls	r3, r3, #3
 80009fe:	0018      	movs	r0, r3
 8000a00:	f000 fa3c 	bl	8000e7c <HAL_SYSCFG_StrobeDBattpinsConfig>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000a04:	46c0      	nop			@ (mov r8, r8)
 8000a06:	46bd      	mov	sp, r7
 8000a08:	b002      	add	sp, #8
 8000a0a:	bd80      	pop	{r7, pc}
 8000a0c:	40021000 	.word	0x40021000

08000a10 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8000a10:	b590      	push	{r4, r7, lr}
 8000a12:	b097      	sub	sp, #92	@ 0x5c
 8000a14:	af00      	add	r7, sp, #0
 8000a16:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a18:	2344      	movs	r3, #68	@ 0x44
 8000a1a:	18fb      	adds	r3, r7, r3
 8000a1c:	0018      	movs	r0, r3
 8000a1e:	2314      	movs	r3, #20
 8000a20:	001a      	movs	r2, r3
 8000a22:	2100      	movs	r1, #0
 8000a24:	f003 feb0 	bl	8004788 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000a28:	2410      	movs	r4, #16
 8000a2a:	193b      	adds	r3, r7, r4
 8000a2c:	0018      	movs	r0, r3
 8000a2e:	2334      	movs	r3, #52	@ 0x34
 8000a30:	001a      	movs	r2, r3
 8000a32:	2100      	movs	r1, #0
 8000a34:	f003 fea8 	bl	8004788 <memset>
  if(hadc->Instance==ADC1)
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	4a3a      	ldr	r2, [pc, #232]	@ (8000b28 <HAL_ADC_MspInit+0x118>)
 8000a3e:	4293      	cmp	r3, r2
 8000a40:	d16d      	bne.n	8000b1e <HAL_ADC_MspInit+0x10e>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8000a42:	193b      	adds	r3, r7, r4
 8000a44:	2280      	movs	r2, #128	@ 0x80
 8000a46:	01d2      	lsls	r2, r2, #7
 8000a48:	601a      	str	r2, [r3, #0]
    PeriphClkInit.AdcClockSelection = RCC_ADCCLKSOURCE_SYSCLK;
 8000a4a:	193b      	adds	r3, r7, r4
 8000a4c:	2200      	movs	r2, #0
 8000a4e:	621a      	str	r2, [r3, #32]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000a50:	193b      	adds	r3, r7, r4
 8000a52:	0018      	movs	r0, r3
 8000a54:	f002 fdba 	bl	80035cc <HAL_RCCEx_PeriphCLKConfig>
 8000a58:	1e03      	subs	r3, r0, #0
 8000a5a:	d001      	beq.n	8000a60 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8000a5c:	f7ff ffaa 	bl	80009b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 8000a60:	4b32      	ldr	r3, [pc, #200]	@ (8000b2c <HAL_ADC_MspInit+0x11c>)
 8000a62:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a64:	4b31      	ldr	r3, [pc, #196]	@ (8000b2c <HAL_ADC_MspInit+0x11c>)
 8000a66:	2180      	movs	r1, #128	@ 0x80
 8000a68:	0349      	lsls	r1, r1, #13
 8000a6a:	430a      	orrs	r2, r1
 8000a6c:	641a      	str	r2, [r3, #64]	@ 0x40
 8000a6e:	4b2f      	ldr	r3, [pc, #188]	@ (8000b2c <HAL_ADC_MspInit+0x11c>)
 8000a70:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000a72:	2380      	movs	r3, #128	@ 0x80
 8000a74:	035b      	lsls	r3, r3, #13
 8000a76:	4013      	ands	r3, r2
 8000a78:	60fb      	str	r3, [r7, #12]
 8000a7a:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a7c:	4b2b      	ldr	r3, [pc, #172]	@ (8000b2c <HAL_ADC_MspInit+0x11c>)
 8000a7e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000a80:	4b2a      	ldr	r3, [pc, #168]	@ (8000b2c <HAL_ADC_MspInit+0x11c>)
 8000a82:	2101      	movs	r1, #1
 8000a84:	430a      	orrs	r2, r1
 8000a86:	635a      	str	r2, [r3, #52]	@ 0x34
 8000a88:	4b28      	ldr	r3, [pc, #160]	@ (8000b2c <HAL_ADC_MspInit+0x11c>)
 8000a8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000a8c:	2201      	movs	r2, #1
 8000a8e:	4013      	ands	r3, r2
 8000a90:	60bb      	str	r3, [r7, #8]
 8000a92:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA0     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000a94:	2144      	movs	r1, #68	@ 0x44
 8000a96:	187b      	adds	r3, r7, r1
 8000a98:	2201      	movs	r2, #1
 8000a9a:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8000a9c:	187b      	adds	r3, r7, r1
 8000a9e:	2203      	movs	r2, #3
 8000aa0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aa2:	187b      	adds	r3, r7, r1
 8000aa4:	2200      	movs	r2, #0
 8000aa6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000aa8:	187a      	adds	r2, r7, r1
 8000aaa:	23a0      	movs	r3, #160	@ 0xa0
 8000aac:	05db      	lsls	r3, r3, #23
 8000aae:	0011      	movs	r1, r2
 8000ab0:	0018      	movs	r0, r3
 8000ab2:	f001 fef9 	bl	80028a8 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8000ab6:	4b1e      	ldr	r3, [pc, #120]	@ (8000b30 <HAL_ADC_MspInit+0x120>)
 8000ab8:	4a1e      	ldr	r2, [pc, #120]	@ (8000b34 <HAL_ADC_MspInit+0x124>)
 8000aba:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8000abc:	4b1c      	ldr	r3, [pc, #112]	@ (8000b30 <HAL_ADC_MspInit+0x120>)
 8000abe:	2205      	movs	r2, #5
 8000ac0:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ac2:	4b1b      	ldr	r3, [pc, #108]	@ (8000b30 <HAL_ADC_MspInit+0x120>)
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ac8:	4b19      	ldr	r3, [pc, #100]	@ (8000b30 <HAL_ADC_MspInit+0x120>)
 8000aca:	2200      	movs	r2, #0
 8000acc:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8000ace:	4b18      	ldr	r3, [pc, #96]	@ (8000b30 <HAL_ADC_MspInit+0x120>)
 8000ad0:	2280      	movs	r2, #128	@ 0x80
 8000ad2:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8000ad4:	4b16      	ldr	r3, [pc, #88]	@ (8000b30 <HAL_ADC_MspInit+0x120>)
 8000ad6:	2280      	movs	r2, #128	@ 0x80
 8000ad8:	0052      	lsls	r2, r2, #1
 8000ada:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8000adc:	4b14      	ldr	r3, [pc, #80]	@ (8000b30 <HAL_ADC_MspInit+0x120>)
 8000ade:	2280      	movs	r2, #128	@ 0x80
 8000ae0:	00d2      	lsls	r2, r2, #3
 8000ae2:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8000ae4:	4b12      	ldr	r3, [pc, #72]	@ (8000b30 <HAL_ADC_MspInit+0x120>)
 8000ae6:	2220      	movs	r2, #32
 8000ae8:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_HIGH;
 8000aea:	4b11      	ldr	r3, [pc, #68]	@ (8000b30 <HAL_ADC_MspInit+0x120>)
 8000aec:	2280      	movs	r2, #128	@ 0x80
 8000aee:	0192      	lsls	r2, r2, #6
 8000af0:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8000af2:	4b0f      	ldr	r3, [pc, #60]	@ (8000b30 <HAL_ADC_MspInit+0x120>)
 8000af4:	0018      	movs	r0, r3
 8000af6:	f001 fc85 	bl	8002404 <HAL_DMA_Init>
 8000afa:	1e03      	subs	r3, r0, #0
 8000afc:	d001      	beq.n	8000b02 <HAL_ADC_MspInit+0xf2>
    {
      Error_Handler();
 8000afe:	f7ff ff59 	bl	80009b4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8000b02:	687b      	ldr	r3, [r7, #4]
 8000b04:	4a0a      	ldr	r2, [pc, #40]	@ (8000b30 <HAL_ADC_MspInit+0x120>)
 8000b06:	651a      	str	r2, [r3, #80]	@ 0x50
 8000b08:	4b09      	ldr	r3, [pc, #36]	@ (8000b30 <HAL_ADC_MspInit+0x120>)
 8000b0a:	687a      	ldr	r2, [r7, #4]
 8000b0c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_COMP_IRQn, 0, 0);
 8000b0e:	2200      	movs	r2, #0
 8000b10:	2100      	movs	r1, #0
 8000b12:	200c      	movs	r0, #12
 8000b14:	f001 fc44 	bl	80023a0 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_COMP_IRQn);
 8000b18:	200c      	movs	r0, #12
 8000b1a:	f001 fc56 	bl	80023ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8000b1e:	46c0      	nop			@ (mov r8, r8)
 8000b20:	46bd      	mov	sp, r7
 8000b22:	b017      	add	sp, #92	@ 0x5c
 8000b24:	bd90      	pop	{r4, r7, pc}
 8000b26:	46c0      	nop			@ (mov r8, r8)
 8000b28:	40012400 	.word	0x40012400
 8000b2c:	40021000 	.word	0x40021000
 8000b30:	200000dc 	.word	0x200000dc
 8000b34:	40020008 	.word	0x40020008

08000b38 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000b38:	b590      	push	{r4, r7, lr}
 8000b3a:	b097      	sub	sp, #92	@ 0x5c
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b40:	2344      	movs	r3, #68	@ 0x44
 8000b42:	18fb      	adds	r3, r7, r3
 8000b44:	0018      	movs	r0, r3
 8000b46:	2314      	movs	r3, #20
 8000b48:	001a      	movs	r2, r3
 8000b4a:	2100      	movs	r1, #0
 8000b4c:	f003 fe1c 	bl	8004788 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000b50:	2410      	movs	r4, #16
 8000b52:	193b      	adds	r3, r7, r4
 8000b54:	0018      	movs	r0, r3
 8000b56:	2334      	movs	r3, #52	@ 0x34
 8000b58:	001a      	movs	r2, r3
 8000b5a:	2100      	movs	r1, #0
 8000b5c:	f003 fe14 	bl	8004788 <memset>
  if(huart->Instance==USART2)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4a22      	ldr	r2, [pc, #136]	@ (8000bf0 <HAL_UART_MspInit+0xb8>)
 8000b66:	4293      	cmp	r3, r2
 8000b68:	d13e      	bne.n	8000be8 <HAL_UART_MspInit+0xb0>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8000b6a:	193b      	adds	r3, r7, r4
 8000b6c:	2202      	movs	r2, #2
 8000b6e:	601a      	str	r2, [r3, #0]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8000b70:	193b      	adds	r3, r7, r4
 8000b72:	2200      	movs	r2, #0
 8000b74:	609a      	str	r2, [r3, #8]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8000b76:	193b      	adds	r3, r7, r4
 8000b78:	0018      	movs	r0, r3
 8000b7a:	f002 fd27 	bl	80035cc <HAL_RCCEx_PeriphCLKConfig>
 8000b7e:	1e03      	subs	r3, r0, #0
 8000b80:	d001      	beq.n	8000b86 <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8000b82:	f7ff ff17 	bl	80009b4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000b86:	4b1b      	ldr	r3, [pc, #108]	@ (8000bf4 <HAL_UART_MspInit+0xbc>)
 8000b88:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b8a:	4b1a      	ldr	r3, [pc, #104]	@ (8000bf4 <HAL_UART_MspInit+0xbc>)
 8000b8c:	2180      	movs	r1, #128	@ 0x80
 8000b8e:	0289      	lsls	r1, r1, #10
 8000b90:	430a      	orrs	r2, r1
 8000b92:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000b94:	4b17      	ldr	r3, [pc, #92]	@ (8000bf4 <HAL_UART_MspInit+0xbc>)
 8000b96:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8000b98:	2380      	movs	r3, #128	@ 0x80
 8000b9a:	029b      	lsls	r3, r3, #10
 8000b9c:	4013      	ands	r3, r2
 8000b9e:	60fb      	str	r3, [r7, #12]
 8000ba0:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000ba2:	4b14      	ldr	r3, [pc, #80]	@ (8000bf4 <HAL_UART_MspInit+0xbc>)
 8000ba4:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8000ba6:	4b13      	ldr	r3, [pc, #76]	@ (8000bf4 <HAL_UART_MspInit+0xbc>)
 8000ba8:	2101      	movs	r1, #1
 8000baa:	430a      	orrs	r2, r1
 8000bac:	635a      	str	r2, [r3, #52]	@ 0x34
 8000bae:	4b11      	ldr	r3, [pc, #68]	@ (8000bf4 <HAL_UART_MspInit+0xbc>)
 8000bb0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000bb2:	2201      	movs	r2, #1
 8000bb4:	4013      	ands	r3, r2
 8000bb6:	60bb      	str	r3, [r7, #8]
 8000bb8:	68bb      	ldr	r3, [r7, #8]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART2_TX_Pin|USART2_RX_Pin;
 8000bba:	2144      	movs	r1, #68	@ 0x44
 8000bbc:	187b      	adds	r3, r7, r1
 8000bbe:	220c      	movs	r2, #12
 8000bc0:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bc2:	187b      	adds	r3, r7, r1
 8000bc4:	2202      	movs	r2, #2
 8000bc6:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000bc8:	187b      	adds	r3, r7, r1
 8000bca:	2201      	movs	r2, #1
 8000bcc:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bce:	187b      	adds	r3, r7, r1
 8000bd0:	2200      	movs	r2, #0
 8000bd2:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF1_USART2;
 8000bd4:	187b      	adds	r3, r7, r1
 8000bd6:	2201      	movs	r2, #1
 8000bd8:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bda:	187a      	adds	r2, r7, r1
 8000bdc:	23a0      	movs	r3, #160	@ 0xa0
 8000bde:	05db      	lsls	r3, r3, #23
 8000be0:	0011      	movs	r1, r2
 8000be2:	0018      	movs	r0, r3
 8000be4:	f001 fe60 	bl	80028a8 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8000be8:	46c0      	nop			@ (mov r8, r8)
 8000bea:	46bd      	mov	sp, r7
 8000bec:	b017      	add	sp, #92	@ 0x5c
 8000bee:	bd90      	pop	{r4, r7, pc}
 8000bf0:	40004400 	.word	0x40004400
 8000bf4:	40021000 	.word	0x40021000

08000bf8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bf8:	b580      	push	{r7, lr}
 8000bfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bfc:	46c0      	nop			@ (mov r8, r8)
 8000bfe:	e7fd      	b.n	8000bfc <NMI_Handler+0x4>

08000c00 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000c00:	b580      	push	{r7, lr}
 8000c02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c04:	46c0      	nop			@ (mov r8, r8)
 8000c06:	e7fd      	b.n	8000c04 <HardFault_Handler+0x4>

08000c08 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000c08:	b580      	push	{r7, lr}
 8000c0a:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 8000c0c:	46c0      	nop			@ (mov r8, r8)
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}

08000c12 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000c12:	b580      	push	{r7, lr}
 8000c14:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000c16:	46c0      	nop			@ (mov r8, r8)
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}

08000c1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000c1c:	b580      	push	{r7, lr}
 8000c1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000c20:	f000 f8ec 	bl	8000dfc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000c24:	46c0      	nop			@ (mov r8, r8)
 8000c26:	46bd      	mov	sp, r7
 8000c28:	bd80      	pop	{r7, pc}
	...

08000c2c <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel 1 interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8000c30:	4b03      	ldr	r3, [pc, #12]	@ (8000c40 <DMA1_Channel1_IRQHandler+0x14>)
 8000c32:	0018      	movs	r0, r3
 8000c34:	f001 fcf6 	bl	8002624 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8000c38:	46c0      	nop			@ (mov r8, r8)
 8000c3a:	46bd      	mov	sp, r7
 8000c3c:	bd80      	pop	{r7, pc}
 8000c3e:	46c0      	nop			@ (mov r8, r8)
 8000c40:	200000dc 	.word	0x200000dc

08000c44 <ADC1_COMP_IRQHandler>:

/**
  * @brief This function handles ADC1, COMP1 and COMP2 interrupts (COMP interrupts through EXTI lines 17 and 18).
  */
void ADC1_COMP_IRQHandler(void)
{
 8000c44:	b580      	push	{r7, lr}
 8000c46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC1_COMP_IRQn 0 */

  /* USER CODE END ADC1_COMP_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8000c48:	4b03      	ldr	r3, [pc, #12]	@ (8000c58 <ADC1_COMP_IRQHandler+0x14>)
 8000c4a:	0018      	movs	r0, r3
 8000c4c:	f000 fcc6 	bl	80015dc <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC1_COMP_IRQn 1 */

  /* USER CODE END ADC1_COMP_IRQn 1 */
}
 8000c50:	46c0      	nop			@ (mov r8, r8)
 8000c52:	46bd      	mov	sp, r7
 8000c54:	bd80      	pop	{r7, pc}
 8000c56:	46c0      	nop			@ (mov r8, r8)
 8000c58:	20000078 	.word	0x20000078

08000c5c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000c5c:	b580      	push	{r7, lr}
 8000c5e:	b086      	sub	sp, #24
 8000c60:	af00      	add	r7, sp, #0
 8000c62:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000c64:	4a14      	ldr	r2, [pc, #80]	@ (8000cb8 <_sbrk+0x5c>)
 8000c66:	4b15      	ldr	r3, [pc, #84]	@ (8000cbc <_sbrk+0x60>)
 8000c68:	1ad3      	subs	r3, r2, r3
 8000c6a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000c6c:	697b      	ldr	r3, [r7, #20]
 8000c6e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000c70:	4b13      	ldr	r3, [pc, #76]	@ (8000cc0 <_sbrk+0x64>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d102      	bne.n	8000c7e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000c78:	4b11      	ldr	r3, [pc, #68]	@ (8000cc0 <_sbrk+0x64>)
 8000c7a:	4a12      	ldr	r2, [pc, #72]	@ (8000cc4 <_sbrk+0x68>)
 8000c7c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000c7e:	4b10      	ldr	r3, [pc, #64]	@ (8000cc0 <_sbrk+0x64>)
 8000c80:	681a      	ldr	r2, [r3, #0]
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	18d3      	adds	r3, r2, r3
 8000c86:	693a      	ldr	r2, [r7, #16]
 8000c88:	429a      	cmp	r2, r3
 8000c8a:	d207      	bcs.n	8000c9c <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000c8c:	f003 fd84 	bl	8004798 <__errno>
 8000c90:	0003      	movs	r3, r0
 8000c92:	220c      	movs	r2, #12
 8000c94:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000c96:	2301      	movs	r3, #1
 8000c98:	425b      	negs	r3, r3
 8000c9a:	e009      	b.n	8000cb0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000c9c:	4b08      	ldr	r3, [pc, #32]	@ (8000cc0 <_sbrk+0x64>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000ca2:	4b07      	ldr	r3, [pc, #28]	@ (8000cc0 <_sbrk+0x64>)
 8000ca4:	681a      	ldr	r2, [r3, #0]
 8000ca6:	687b      	ldr	r3, [r7, #4]
 8000ca8:	18d2      	adds	r2, r2, r3
 8000caa:	4b05      	ldr	r3, [pc, #20]	@ (8000cc0 <_sbrk+0x64>)
 8000cac:	601a      	str	r2, [r3, #0]

  return (void *)prev_heap_end;
 8000cae:	68fb      	ldr	r3, [r7, #12]
}
 8000cb0:	0018      	movs	r0, r3
 8000cb2:	46bd      	mov	sp, r7
 8000cb4:	b006      	add	sp, #24
 8000cb6:	bd80      	pop	{r7, pc}
 8000cb8:	20009000 	.word	0x20009000
 8000cbc:	00000400 	.word	0x00000400
 8000cc0:	200001cc 	.word	0x200001cc
 8000cc4:	20000320 	.word	0x20000320

08000cc8 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	af00      	add	r7, sp, #0
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000ccc:	46c0      	nop			@ (mov r8, r8)
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
	...

08000cd4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000cd4:	480d      	ldr	r0, [pc, #52]	@ (8000d0c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000cd6:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8000cd8:	f7ff fff6 	bl	8000cc8 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000cdc:	480c      	ldr	r0, [pc, #48]	@ (8000d10 <LoopForever+0x6>)
  ldr r1, =_edata
 8000cde:	490d      	ldr	r1, [pc, #52]	@ (8000d14 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000ce0:	4a0d      	ldr	r2, [pc, #52]	@ (8000d18 <LoopForever+0xe>)
  movs r3, #0
 8000ce2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000ce4:	e002      	b.n	8000cec <LoopCopyDataInit>

08000ce6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000ce6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000ce8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000cea:	3304      	adds	r3, #4

08000cec <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000cec:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000cee:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000cf0:	d3f9      	bcc.n	8000ce6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000cf2:	4a0a      	ldr	r2, [pc, #40]	@ (8000d1c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000cf4:	4c0a      	ldr	r4, [pc, #40]	@ (8000d20 <LoopForever+0x16>)
  movs r3, #0
 8000cf6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000cf8:	e001      	b.n	8000cfe <LoopFillZerobss>

08000cfa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000cfa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000cfc:	3204      	adds	r2, #4

08000cfe <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000cfe:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000d00:	d3fb      	bcc.n	8000cfa <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000d02:	f003 fd4f 	bl	80047a4 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8000d06:	f7ff fc93 	bl	8000630 <main>

08000d0a <LoopForever>:

LoopForever:
  b LoopForever
 8000d0a:	e7fe      	b.n	8000d0a <LoopForever>
  ldr   r0, =_estack
 8000d0c:	20009000 	.word	0x20009000
  ldr r0, =_sdata
 8000d10:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000d14:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 8000d18:	08005174 	.word	0x08005174
  ldr r2, =_sbss
 8000d1c:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000d20:	2000031c 	.word	0x2000031c

08000d24 <CEC_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000d24:	e7fe      	b.n	8000d24 <CEC_IRQHandler>
	...

08000d28 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b082      	sub	sp, #8
 8000d2c:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000d2e:	1dfb      	adds	r3, r7, #7
 8000d30:	2200      	movs	r2, #0
 8000d32:	701a      	strb	r2, [r3, #0]
#if (INSTRUCTION_CACHE_ENABLE == 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000d34:	4b0b      	ldr	r3, [pc, #44]	@ (8000d64 <HAL_Init+0x3c>)
 8000d36:	681a      	ldr	r2, [r3, #0]
 8000d38:	4b0a      	ldr	r3, [pc, #40]	@ (8000d64 <HAL_Init+0x3c>)
 8000d3a:	2180      	movs	r1, #128	@ 0x80
 8000d3c:	0049      	lsls	r1, r1, #1
 8000d3e:	430a      	orrs	r2, r1
 8000d40:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000d42:	2000      	movs	r0, #0
 8000d44:	f000 f810 	bl	8000d68 <HAL_InitTick>
 8000d48:	1e03      	subs	r3, r0, #0
 8000d4a:	d003      	beq.n	8000d54 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8000d4c:	1dfb      	adds	r3, r7, #7
 8000d4e:	2201      	movs	r2, #1
 8000d50:	701a      	strb	r2, [r3, #0]
 8000d52:	e001      	b.n	8000d58 <HAL_Init+0x30>
  }
  else
  {
  /* Init the low level hardware */
  HAL_MspInit();
 8000d54:	f7ff fe34 	bl	80009c0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000d58:	1dfb      	adds	r3, r7, #7
 8000d5a:	781b      	ldrb	r3, [r3, #0]
}
 8000d5c:	0018      	movs	r0, r3
 8000d5e:	46bd      	mov	sp, r7
 8000d60:	b002      	add	sp, #8
 8000d62:	bd80      	pop	{r7, pc}
 8000d64:	40022000 	.word	0x40022000

08000d68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000d68:	b590      	push	{r4, r7, lr}
 8000d6a:	b085      	sub	sp, #20
 8000d6c:	af00      	add	r7, sp, #0
 8000d6e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000d70:	230f      	movs	r3, #15
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	2200      	movs	r2, #0
 8000d76:	701a      	strb	r2, [r3, #0]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/ 
  if ((uint32_t)uwTickFreq != 0U)
 8000d78:	4b1d      	ldr	r3, [pc, #116]	@ (8000df0 <HAL_InitTick+0x88>)
 8000d7a:	781b      	ldrb	r3, [r3, #0]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d02b      	beq.n	8000dd8 <HAL_InitTick+0x70>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U /(uint32_t)uwTickFreq)) == 0U)
 8000d80:	4b1c      	ldr	r3, [pc, #112]	@ (8000df4 <HAL_InitTick+0x8c>)
 8000d82:	681c      	ldr	r4, [r3, #0]
 8000d84:	4b1a      	ldr	r3, [pc, #104]	@ (8000df0 <HAL_InitTick+0x88>)
 8000d86:	781b      	ldrb	r3, [r3, #0]
 8000d88:	0019      	movs	r1, r3
 8000d8a:	23fa      	movs	r3, #250	@ 0xfa
 8000d8c:	0098      	lsls	r0, r3, #2
 8000d8e:	f7ff f9c3 	bl	8000118 <__udivsi3>
 8000d92:	0003      	movs	r3, r0
 8000d94:	0019      	movs	r1, r3
 8000d96:	0020      	movs	r0, r4
 8000d98:	f7ff f9be 	bl	8000118 <__udivsi3>
 8000d9c:	0003      	movs	r3, r0
 8000d9e:	0018      	movs	r0, r3
 8000da0:	f001 fb23 	bl	80023ea <HAL_SYSTICK_Config>
 8000da4:	1e03      	subs	r3, r0, #0
 8000da6:	d112      	bne.n	8000dce <HAL_InitTick+0x66>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	2b03      	cmp	r3, #3
 8000dac:	d80a      	bhi.n	8000dc4 <HAL_InitTick+0x5c>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000dae:	6879      	ldr	r1, [r7, #4]
 8000db0:	2301      	movs	r3, #1
 8000db2:	425b      	negs	r3, r3
 8000db4:	2200      	movs	r2, #0
 8000db6:	0018      	movs	r0, r3
 8000db8:	f001 faf2 	bl	80023a0 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000dbc:	4b0e      	ldr	r3, [pc, #56]	@ (8000df8 <HAL_InitTick+0x90>)
 8000dbe:	687a      	ldr	r2, [r7, #4]
 8000dc0:	601a      	str	r2, [r3, #0]
 8000dc2:	e00d      	b.n	8000de0 <HAL_InitTick+0x78>
      }
      else
      {
        status = HAL_ERROR;
 8000dc4:	230f      	movs	r3, #15
 8000dc6:	18fb      	adds	r3, r7, r3
 8000dc8:	2201      	movs	r2, #1
 8000dca:	701a      	strb	r2, [r3, #0]
 8000dcc:	e008      	b.n	8000de0 <HAL_InitTick+0x78>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000dce:	230f      	movs	r3, #15
 8000dd0:	18fb      	adds	r3, r7, r3
 8000dd2:	2201      	movs	r2, #1
 8000dd4:	701a      	strb	r2, [r3, #0]
 8000dd6:	e003      	b.n	8000de0 <HAL_InitTick+0x78>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000dd8:	230f      	movs	r3, #15
 8000dda:	18fb      	adds	r3, r7, r3
 8000ddc:	2201      	movs	r2, #1
 8000dde:	701a      	strb	r2, [r3, #0]
  }

  /* Return function status */
  return status;
 8000de0:	230f      	movs	r3, #15
 8000de2:	18fb      	adds	r3, r7, r3
 8000de4:	781b      	ldrb	r3, [r3, #0]
}
 8000de6:	0018      	movs	r0, r3
 8000de8:	46bd      	mov	sp, r7
 8000dea:	b005      	add	sp, #20
 8000dec:	bd90      	pop	{r4, r7, pc}
 8000dee:	46c0      	nop			@ (mov r8, r8)
 8000df0:	20000008 	.word	0x20000008
 8000df4:	20000000 	.word	0x20000000
 8000df8:	20000004 	.word	0x20000004

08000dfc <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8000e00:	4b05      	ldr	r3, [pc, #20]	@ (8000e18 <HAL_IncTick+0x1c>)
 8000e02:	781b      	ldrb	r3, [r3, #0]
 8000e04:	001a      	movs	r2, r3
 8000e06:	4b05      	ldr	r3, [pc, #20]	@ (8000e1c <HAL_IncTick+0x20>)
 8000e08:	681b      	ldr	r3, [r3, #0]
 8000e0a:	18d2      	adds	r2, r2, r3
 8000e0c:	4b03      	ldr	r3, [pc, #12]	@ (8000e1c <HAL_IncTick+0x20>)
 8000e0e:	601a      	str	r2, [r3, #0]
}
 8000e10:	46c0      	nop			@ (mov r8, r8)
 8000e12:	46bd      	mov	sp, r7
 8000e14:	bd80      	pop	{r7, pc}
 8000e16:	46c0      	nop			@ (mov r8, r8)
 8000e18:	20000008 	.word	0x20000008
 8000e1c:	200001d0 	.word	0x200001d0

08000e20 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e20:	b580      	push	{r7, lr}
 8000e22:	af00      	add	r7, sp, #0
  return uwTick;
 8000e24:	4b02      	ldr	r3, [pc, #8]	@ (8000e30 <HAL_GetTick+0x10>)
 8000e26:	681b      	ldr	r3, [r3, #0]
}
 8000e28:	0018      	movs	r0, r3
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	bd80      	pop	{r7, pc}
 8000e2e:	46c0      	nop			@ (mov r8, r8)
 8000e30:	200001d0 	.word	0x200001d0

08000e34 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	b084      	sub	sp, #16
 8000e38:	af00      	add	r7, sp, #0
 8000e3a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000e3c:	f7ff fff0 	bl	8000e20 <HAL_GetTick>
 8000e40:	0003      	movs	r3, r0
 8000e42:	60bb      	str	r3, [r7, #8]
  uint32_t wait = Delay;
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	3301      	adds	r3, #1
 8000e4c:	d005      	beq.n	8000e5a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8000e4e:	4b0a      	ldr	r3, [pc, #40]	@ (8000e78 <HAL_Delay+0x44>)
 8000e50:	781b      	ldrb	r3, [r3, #0]
 8000e52:	001a      	movs	r2, r3
 8000e54:	68fb      	ldr	r3, [r7, #12]
 8000e56:	189b      	adds	r3, r3, r2
 8000e58:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000e5a:	46c0      	nop			@ (mov r8, r8)
 8000e5c:	f7ff ffe0 	bl	8000e20 <HAL_GetTick>
 8000e60:	0002      	movs	r2, r0
 8000e62:	68bb      	ldr	r3, [r7, #8]
 8000e64:	1ad3      	subs	r3, r2, r3
 8000e66:	68fa      	ldr	r2, [r7, #12]
 8000e68:	429a      	cmp	r2, r3
 8000e6a:	d8f7      	bhi.n	8000e5c <HAL_Delay+0x28>
  {
  }
}
 8000e6c:	46c0      	nop			@ (mov r8, r8)
 8000e6e:	46c0      	nop			@ (mov r8, r8)
 8000e70:	46bd      	mov	sp, r7
 8000e72:	b004      	add	sp, #16
 8000e74:	bd80      	pop	{r7, pc}
 8000e76:	46c0      	nop			@ (mov r8, r8)
 8000e78:	20000008 	.word	0x20000008

08000e7c <HAL_SYSCFG_StrobeDBattpinsConfig>:
  *         @arg @ref SYSCFG_UCPD1_STROBE
  *         @arg @ref SYSCFG_UCPD2_STROBE
  * @retval None
  */
void HAL_SYSCFG_StrobeDBattpinsConfig(uint32_t ConfigDeadBattery)
{
 8000e7c:	b580      	push	{r7, lr}
 8000e7e:	b082      	sub	sp, #8
 8000e80:	af00      	add	r7, sp, #0
 8000e82:	6078      	str	r0, [r7, #4]
  assert_param(IS_SYSCFG_DBATT_CONFIG(ConfigDeadBattery));

  /* Change strobe configuration of GPIO depending on UCPDx dead battery settings */
  MODIFY_REG(SYSCFG->CFGR1, (SYSCFG_CFGR1_UCPD1_STROBE | SYSCFG_CFGR1_UCPD2_STROBE), ConfigDeadBattery);
 8000e84:	4b06      	ldr	r3, [pc, #24]	@ (8000ea0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000e86:	681b      	ldr	r3, [r3, #0]
 8000e88:	4a06      	ldr	r2, [pc, #24]	@ (8000ea4 <HAL_SYSCFG_StrobeDBattpinsConfig+0x28>)
 8000e8a:	4013      	ands	r3, r2
 8000e8c:	0019      	movs	r1, r3
 8000e8e:	4b04      	ldr	r3, [pc, #16]	@ (8000ea0 <HAL_SYSCFG_StrobeDBattpinsConfig+0x24>)
 8000e90:	687a      	ldr	r2, [r7, #4]
 8000e92:	430a      	orrs	r2, r1
 8000e94:	601a      	str	r2, [r3, #0]
}
 8000e96:	46c0      	nop			@ (mov r8, r8)
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	b002      	add	sp, #8
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	46c0      	nop			@ (mov r8, r8)
 8000ea0:	40010000 	.word	0x40010000
 8000ea4:	fffff9ff 	.word	0xfffff9ff

08000ea8 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b082      	sub	sp, #8
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
 8000eb0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	681b      	ldr	r3, [r3, #0]
 8000eb6:	4a05      	ldr	r2, [pc, #20]	@ (8000ecc <LL_ADC_SetCommonPathInternalCh+0x24>)
 8000eb8:	401a      	ands	r2, r3
 8000eba:	683b      	ldr	r3, [r7, #0]
 8000ebc:	431a      	orrs	r2, r3
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	601a      	str	r2, [r3, #0]
}
 8000ec2:	46c0      	nop			@ (mov r8, r8)
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	b002      	add	sp, #8
 8000ec8:	bd80      	pop	{r7, pc}
 8000eca:	46c0      	nop			@ (mov r8, r8)
 8000ecc:	fe3fffff 	.word	0xfe3fffff

08000ed0 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8000ed0:	b580      	push	{r7, lr}
 8000ed2:	b082      	sub	sp, #8
 8000ed4:	af00      	add	r7, sp, #0
 8000ed6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8000ed8:	687b      	ldr	r3, [r7, #4]
 8000eda:	681a      	ldr	r2, [r3, #0]
 8000edc:	23e0      	movs	r3, #224	@ 0xe0
 8000ede:	045b      	lsls	r3, r3, #17
 8000ee0:	4013      	ands	r3, r2
}
 8000ee2:	0018      	movs	r0, r3
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	b002      	add	sp, #8
 8000ee8:	bd80      	pop	{r7, pc}

08000eea <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8000eea:	b580      	push	{r7, lr}
 8000eec:	b084      	sub	sp, #16
 8000eee:	af00      	add	r7, sp, #0
 8000ef0:	60f8      	str	r0, [r7, #12]
 8000ef2:	60b9      	str	r1, [r7, #8]
 8000ef4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8000ef6:	68fb      	ldr	r3, [r7, #12]
 8000ef8:	695b      	ldr	r3, [r3, #20]
 8000efa:	68ba      	ldr	r2, [r7, #8]
 8000efc:	2104      	movs	r1, #4
 8000efe:	400a      	ands	r2, r1
 8000f00:	2107      	movs	r1, #7
 8000f02:	4091      	lsls	r1, r2
 8000f04:	000a      	movs	r2, r1
 8000f06:	43d2      	mvns	r2, r2
 8000f08:	401a      	ands	r2, r3
 8000f0a:	68bb      	ldr	r3, [r7, #8]
 8000f0c:	2104      	movs	r1, #4
 8000f0e:	400b      	ands	r3, r1
 8000f10:	6879      	ldr	r1, [r7, #4]
 8000f12:	4099      	lsls	r1, r3
 8000f14:	000b      	movs	r3, r1
 8000f16:	431a      	orrs	r2, r3
 8000f18:	68fb      	ldr	r3, [r7, #12]
 8000f1a:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8000f1c:	46c0      	nop			@ (mov r8, r8)
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	b004      	add	sp, #16
 8000f22:	bd80      	pop	{r7, pc}

08000f24 <LL_ADC_GetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_39CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_79CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  */
__STATIC_INLINE uint32_t LL_ADC_GetSamplingTimeCommonChannels(const ADC_TypeDef *ADCx, uint32_t SamplingTimeY)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
 8000f2c:	6039      	str	r1, [r7, #0]
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000f2e:	687b      	ldr	r3, [r7, #4]
 8000f30:	695b      	ldr	r3, [r3, #20]
 8000f32:	683a      	ldr	r2, [r7, #0]
 8000f34:	2104      	movs	r1, #4
 8000f36:	400a      	ands	r2, r1
 8000f38:	2107      	movs	r1, #7
 8000f3a:	4091      	lsls	r1, r2
 8000f3c:	000a      	movs	r2, r1
 8000f3e:	401a      	ands	r2, r3
                    >> (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
 8000f40:	683b      	ldr	r3, [r7, #0]
 8000f42:	2104      	movs	r1, #4
 8000f44:	400b      	ands	r3, r1
  return (uint32_t)((READ_BIT(ADCx->SMPR, ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK)))
 8000f46:	40da      	lsrs	r2, r3
 8000f48:	0013      	movs	r3, r2
}
 8000f4a:	0018      	movs	r0, r3
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	b002      	add	sp, #8
 8000f50:	bd80      	pop	{r7, pc}

08000f52 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8000f52:	b580      	push	{r7, lr}
 8000f54:	b082      	sub	sp, #8
 8000f56:	af00      	add	r7, sp, #0
 8000f58:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	68da      	ldr	r2, [r3, #12]
 8000f5e:	23c0      	movs	r3, #192	@ 0xc0
 8000f60:	011b      	lsls	r3, r3, #4
 8000f62:	4013      	ands	r3, r2
 8000f64:	d101      	bne.n	8000f6a <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8000f66:	2301      	movs	r3, #1
 8000f68:	e000      	b.n	8000f6c <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8000f6a:	2300      	movs	r3, #0
}
 8000f6c:	0018      	movs	r0, r3
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	b002      	add	sp, #8
 8000f72:	bd80      	pop	{r7, pc}

08000f74 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000f74:	b580      	push	{r7, lr}
 8000f76:	b084      	sub	sp, #16
 8000f78:	af00      	add	r7, sp, #0
 8000f7a:	60f8      	str	r0, [r7, #12]
 8000f7c:	60b9      	str	r1, [r7, #8]
 8000f7e:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8000f80:	68fb      	ldr	r3, [r7, #12]
 8000f82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000f84:	68ba      	ldr	r2, [r7, #8]
 8000f86:	211f      	movs	r1, #31
 8000f88:	400a      	ands	r2, r1
 8000f8a:	210f      	movs	r1, #15
 8000f8c:	4091      	lsls	r1, r2
 8000f8e:	000a      	movs	r2, r1
 8000f90:	43d2      	mvns	r2, r2
 8000f92:	401a      	ands	r2, r3
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	0e9b      	lsrs	r3, r3, #26
 8000f98:	210f      	movs	r1, #15
 8000f9a:	4019      	ands	r1, r3
 8000f9c:	68bb      	ldr	r3, [r7, #8]
 8000f9e:	201f      	movs	r0, #31
 8000fa0:	4003      	ands	r3, r0
 8000fa2:	4099      	lsls	r1, r3
 8000fa4:	000b      	movs	r3, r1
 8000fa6:	431a      	orrs	r2, r3
 8000fa8:	68fb      	ldr	r3, [r7, #12]
 8000faa:	629a      	str	r2, [r3, #40]	@ 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000fac:	46c0      	nop			@ (mov r8, r8)
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	b004      	add	sp, #16
 8000fb2:	bd80      	pop	{r7, pc}

08000fb4 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000fb4:	b580      	push	{r7, lr}
 8000fb6:	b082      	sub	sp, #8
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
 8000fbc:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000fbe:	687b      	ldr	r3, [r7, #4]
 8000fc0:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8000fc2:	683b      	ldr	r3, [r7, #0]
 8000fc4:	035b      	lsls	r3, r3, #13
 8000fc6:	0b5b      	lsrs	r3, r3, #13
 8000fc8:	431a      	orrs	r2, r3
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000fce:	46c0      	nop			@ (mov r8, r8)
 8000fd0:	46bd      	mov	sp, r7
 8000fd2:	b002      	add	sp, #8
 8000fd4:	bd80      	pop	{r7, pc}

08000fd6 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8000fd6:	b580      	push	{r7, lr}
 8000fd8:	b082      	sub	sp, #8
 8000fda:	af00      	add	r7, sp, #0
 8000fdc:	6078      	str	r0, [r7, #4]
 8000fde:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8000fe4:	683a      	ldr	r2, [r7, #0]
 8000fe6:	0352      	lsls	r2, r2, #13
 8000fe8:	0b52      	lsrs	r2, r2, #13
 8000fea:	43d2      	mvns	r2, r2
 8000fec:	401a      	ands	r2, r3
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8000ff2:	46c0      	nop			@ (mov r8, r8)
 8000ff4:	46bd      	mov	sp, r7
 8000ff6:	b002      	add	sp, #8
 8000ff8:	bd80      	pop	{r7, pc}

08000ffa <LL_ADC_REG_GetDMATransfer>:
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_NONE
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_LIMITED
  *         @arg @ref LL_ADC_REG_DMA_TRANSFER_UNLIMITED
  */
__STATIC_INLINE uint32_t LL_ADC_REG_GetDMATransfer(const ADC_TypeDef *ADCx)
{
 8000ffa:	b580      	push	{r7, lr}
 8000ffc:	b082      	sub	sp, #8
 8000ffe:	af00      	add	r7, sp, #0
 8001000:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG));
 8001002:	687b      	ldr	r3, [r7, #4]
 8001004:	68db      	ldr	r3, [r3, #12]
 8001006:	2203      	movs	r2, #3
 8001008:	4013      	ands	r3, r2
}
 800100a:	0018      	movs	r0, r3
 800100c:	46bd      	mov	sp, r7
 800100e:	b002      	add	sp, #8
 8001010:	bd80      	pop	{r7, pc}
	...

08001014 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b084      	sub	sp, #16
 8001018:	af00      	add	r7, sp, #0
 800101a:	60f8      	str	r0, [r7, #12]
 800101c:	60b9      	str	r1, [r7, #8]
 800101e:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 8001020:	68fb      	ldr	r3, [r7, #12]
 8001022:	695b      	ldr	r3, [r3, #20]
 8001024:	68ba      	ldr	r2, [r7, #8]
 8001026:	0212      	lsls	r2, r2, #8
 8001028:	43d2      	mvns	r2, r2
 800102a:	401a      	ands	r2, r3
 800102c:	68bb      	ldr	r3, [r7, #8]
 800102e:	021b      	lsls	r3, r3, #8
 8001030:	6879      	ldr	r1, [r7, #4]
 8001032:	400b      	ands	r3, r1
 8001034:	4904      	ldr	r1, [pc, #16]	@ (8001048 <LL_ADC_SetChannelSamplingTime+0x34>)
 8001036:	400b      	ands	r3, r1
 8001038:	431a      	orrs	r2, r3
 800103a:	68fb      	ldr	r3, [r7, #12]
 800103c:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 800103e:	46c0      	nop			@ (mov r8, r8)
 8001040:	46bd      	mov	sp, r7
 8001042:	b004      	add	sp, #16
 8001044:	bd80      	pop	{r7, pc}
 8001046:	46c0      	nop			@ (mov r8, r8)
 8001048:	07ffff00 	.word	0x07ffff00

0800104c <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b082      	sub	sp, #8
 8001050:	af00      	add	r7, sp, #0
 8001052:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001054:	687b      	ldr	r3, [r7, #4]
 8001056:	689b      	ldr	r3, [r3, #8]
 8001058:	4a05      	ldr	r2, [pc, #20]	@ (8001070 <LL_ADC_EnableInternalRegulator+0x24>)
 800105a:	4013      	ands	r3, r2
 800105c:	2280      	movs	r2, #128	@ 0x80
 800105e:	0552      	lsls	r2, r2, #21
 8001060:	431a      	orrs	r2, r3
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8001066:	46c0      	nop			@ (mov r8, r8)
 8001068:	46bd      	mov	sp, r7
 800106a:	b002      	add	sp, #8
 800106c:	bd80      	pop	{r7, pc}
 800106e:	46c0      	nop			@ (mov r8, r8)
 8001070:	6fffffe8 	.word	0x6fffffe8

08001074 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8001074:	b580      	push	{r7, lr}
 8001076:	b082      	sub	sp, #8
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 800107c:	687b      	ldr	r3, [r7, #4]
 800107e:	689a      	ldr	r2, [r3, #8]
 8001080:	2380      	movs	r3, #128	@ 0x80
 8001082:	055b      	lsls	r3, r3, #21
 8001084:	401a      	ands	r2, r3
 8001086:	2380      	movs	r3, #128	@ 0x80
 8001088:	055b      	lsls	r3, r3, #21
 800108a:	429a      	cmp	r2, r3
 800108c:	d101      	bne.n	8001092 <LL_ADC_IsInternalRegulatorEnabled+0x1e>
 800108e:	2301      	movs	r3, #1
 8001090:	e000      	b.n	8001094 <LL_ADC_IsInternalRegulatorEnabled+0x20>
 8001092:	2300      	movs	r3, #0
}
 8001094:	0018      	movs	r0, r3
 8001096:	46bd      	mov	sp, r7
 8001098:	b002      	add	sp, #8
 800109a:	bd80      	pop	{r7, pc}

0800109c <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	689b      	ldr	r3, [r3, #8]
 80010a8:	4a04      	ldr	r2, [pc, #16]	@ (80010bc <LL_ADC_Enable+0x20>)
 80010aa:	4013      	ands	r3, r2
 80010ac:	2201      	movs	r2, #1
 80010ae:	431a      	orrs	r2, r3
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 80010b4:	46c0      	nop			@ (mov r8, r8)
 80010b6:	46bd      	mov	sp, r7
 80010b8:	b002      	add	sp, #8
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	7fffffe8 	.word	0x7fffffe8

080010c0 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 80010c0:	b580      	push	{r7, lr}
 80010c2:	b082      	sub	sp, #8
 80010c4:	af00      	add	r7, sp, #0
 80010c6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	689b      	ldr	r3, [r3, #8]
 80010cc:	4a04      	ldr	r2, [pc, #16]	@ (80010e0 <LL_ADC_Disable+0x20>)
 80010ce:	4013      	ands	r3, r2
 80010d0:	2202      	movs	r2, #2
 80010d2:	431a      	orrs	r2, r3
 80010d4:	687b      	ldr	r3, [r7, #4]
 80010d6:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 80010d8:	46c0      	nop			@ (mov r8, r8)
 80010da:	46bd      	mov	sp, r7
 80010dc:	b002      	add	sp, #8
 80010de:	bd80      	pop	{r7, pc}
 80010e0:	7fffffe8 	.word	0x7fffffe8

080010e4 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	b082      	sub	sp, #8
 80010e8:	af00      	add	r7, sp, #0
 80010ea:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	689b      	ldr	r3, [r3, #8]
 80010f0:	2201      	movs	r2, #1
 80010f2:	4013      	ands	r3, r2
 80010f4:	2b01      	cmp	r3, #1
 80010f6:	d101      	bne.n	80010fc <LL_ADC_IsEnabled+0x18>
 80010f8:	2301      	movs	r3, #1
 80010fa:	e000      	b.n	80010fe <LL_ADC_IsEnabled+0x1a>
 80010fc:	2300      	movs	r3, #0
}
 80010fe:	0018      	movs	r0, r3
 8001100:	46bd      	mov	sp, r7
 8001102:	b002      	add	sp, #8
 8001104:	bd80      	pop	{r7, pc}

08001106 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(const ADC_TypeDef *ADCx)
{
 8001106:	b580      	push	{r7, lr}
 8001108:	b082      	sub	sp, #8
 800110a:	af00      	add	r7, sp, #0
 800110c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	689b      	ldr	r3, [r3, #8]
 8001112:	2202      	movs	r2, #2
 8001114:	4013      	ands	r3, r2
 8001116:	2b02      	cmp	r3, #2
 8001118:	d101      	bne.n	800111e <LL_ADC_IsDisableOngoing+0x18>
 800111a:	2301      	movs	r3, #1
 800111c:	e000      	b.n	8001120 <LL_ADC_IsDisableOngoing+0x1a>
 800111e:	2300      	movs	r3, #0
}
 8001120:	0018      	movs	r0, r3
 8001122:	46bd      	mov	sp, r7
 8001124:	b002      	add	sp, #8
 8001126:	bd80      	pop	{r7, pc}

08001128 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 8001128:	b580      	push	{r7, lr}
 800112a:	b082      	sub	sp, #8
 800112c:	af00      	add	r7, sp, #0
 800112e:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	689b      	ldr	r3, [r3, #8]
 8001134:	4a04      	ldr	r2, [pc, #16]	@ (8001148 <LL_ADC_REG_StartConversion+0x20>)
 8001136:	4013      	ands	r3, r2
 8001138:	2204      	movs	r2, #4
 800113a:	431a      	orrs	r2, r3
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001140:	46c0      	nop			@ (mov r8, r8)
 8001142:	46bd      	mov	sp, r7
 8001144:	b002      	add	sp, #8
 8001146:	bd80      	pop	{r7, pc}
 8001148:	7fffffe8 	.word	0x7fffffe8

0800114c <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	b082      	sub	sp, #8
 8001150:	af00      	add	r7, sp, #0
 8001152:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	689b      	ldr	r3, [r3, #8]
 8001158:	2204      	movs	r2, #4
 800115a:	4013      	ands	r3, r2
 800115c:	2b04      	cmp	r3, #4
 800115e:	d101      	bne.n	8001164 <LL_ADC_REG_IsConversionOngoing+0x18>
 8001160:	2301      	movs	r3, #1
 8001162:	e000      	b.n	8001166 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8001164:	2300      	movs	r3, #0
}
 8001166:	0018      	movs	r0, r3
 8001168:	46bd      	mov	sp, r7
 800116a:	b002      	add	sp, #8
 800116c:	bd80      	pop	{r7, pc}
	...

08001170 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8001170:	b580      	push	{r7, lr}
 8001172:	b088      	sub	sp, #32
 8001174:	af00      	add	r7, sp, #0
 8001176:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001178:	231f      	movs	r3, #31
 800117a:	18fb      	adds	r3, r7, r3
 800117c:	2200      	movs	r2, #0
 800117e:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_cfgr1 = 0UL;
 8001180:	2300      	movs	r3, #0
 8001182:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_cfgr2 = 0UL;
 8001184:	2300      	movs	r3, #0
 8001186:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 8001188:	2300      	movs	r3, #0
 800118a:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	2b00      	cmp	r3, #0
 8001190:	d101      	bne.n	8001196 <HAL_ADC_Init+0x26>
  {
    return HAL_ERROR;
 8001192:	2301      	movs	r3, #1
 8001194:	e17f      	b.n	8001496 <HAL_ADC_Init+0x326>
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800119a:	2b00      	cmp	r3, #0
 800119c:	d10a      	bne.n	80011b4 <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800119e:	687b      	ldr	r3, [r7, #4]
 80011a0:	0018      	movs	r0, r3
 80011a2:	f7ff fc35 	bl	8000a10 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80011a6:	687b      	ldr	r3, [r7, #4]
 80011a8:	2200      	movs	r2, #0
 80011aa:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80011ac:	687b      	ldr	r3, [r7, #4]
 80011ae:	2254      	movs	r2, #84	@ 0x54
 80011b0:	2100      	movs	r1, #0
 80011b2:	5499      	strb	r1, [r3, r2]
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	0018      	movs	r0, r3
 80011ba:	f7ff ff5b 	bl	8001074 <LL_ADC_IsInternalRegulatorEnabled>
 80011be:	1e03      	subs	r3, r0, #0
 80011c0:	d115      	bne.n	80011ee <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	0018      	movs	r0, r3
 80011c8:	f7ff ff40 	bl	800104c <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80011cc:	4bb4      	ldr	r3, [pc, #720]	@ (80014a0 <HAL_ADC_Init+0x330>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	49b4      	ldr	r1, [pc, #720]	@ (80014a4 <HAL_ADC_Init+0x334>)
 80011d2:	0018      	movs	r0, r3
 80011d4:	f7fe ffa0 	bl	8000118 <__udivsi3>
 80011d8:	0003      	movs	r3, r0
 80011da:	3301      	adds	r3, #1
 80011dc:	005b      	lsls	r3, r3, #1
 80011de:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80011e0:	e002      	b.n	80011e8 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	3b01      	subs	r3, #1
 80011e6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80011e8:	68fb      	ldr	r3, [r7, #12]
 80011ea:	2b00      	cmp	r3, #0
 80011ec:	d1f9      	bne.n	80011e2 <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	681b      	ldr	r3, [r3, #0]
 80011f2:	0018      	movs	r0, r3
 80011f4:	f7ff ff3e 	bl	8001074 <LL_ADC_IsInternalRegulatorEnabled>
 80011f8:	1e03      	subs	r3, r0, #0
 80011fa:	d10f      	bne.n	800121c <HAL_ADC_Init+0xac>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80011fc:	687b      	ldr	r3, [r7, #4]
 80011fe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001200:	2210      	movs	r2, #16
 8001202:	431a      	orrs	r2, r3
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001208:	687b      	ldr	r3, [r7, #4]
 800120a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800120c:	2201      	movs	r2, #1
 800120e:	431a      	orrs	r2, r3
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8001214:	231f      	movs	r3, #31
 8001216:	18fb      	adds	r3, r7, r3
 8001218:	2201      	movs	r2, #1
 800121a:	701a      	strb	r2, [r3, #0]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	681b      	ldr	r3, [r3, #0]
 8001220:	0018      	movs	r0, r3
 8001222:	f7ff ff93 	bl	800114c <LL_ADC_REG_IsConversionOngoing>
 8001226:	0003      	movs	r3, r0
 8001228:	613b      	str	r3, [r7, #16]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800122e:	2210      	movs	r2, #16
 8001230:	4013      	ands	r3, r2
 8001232:	d000      	beq.n	8001236 <HAL_ADC_Init+0xc6>
 8001234:	e122      	b.n	800147c <HAL_ADC_Init+0x30c>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8001236:	693b      	ldr	r3, [r7, #16]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d000      	beq.n	800123e <HAL_ADC_Init+0xce>
 800123c:	e11e      	b.n	800147c <HAL_ADC_Init+0x30c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001242:	4a99      	ldr	r2, [pc, #612]	@ (80014a8 <HAL_ADC_Init+0x338>)
 8001244:	4013      	ands	r3, r2
 8001246:	2202      	movs	r2, #2
 8001248:	431a      	orrs	r2, r3
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	659a      	str	r2, [r3, #88]	@ 0x58
    /*  - DMA continuous request                                              */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	681b      	ldr	r3, [r3, #0]
 8001252:	0018      	movs	r0, r3
 8001254:	f7ff ff46 	bl	80010e4 <LL_ADC_IsEnabled>
 8001258:	1e03      	subs	r3, r0, #0
 800125a:	d000      	beq.n	800125e <HAL_ADC_Init+0xee>
 800125c:	e0ad      	b.n	80013ba <HAL_ADC_Init+0x24a>
      /* without needing to reconfigure all other ADC groups/channels         */
      /* parameters):                                                         */
      /*   - internal measurement paths (VrefInt, ...)                        */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 800125e:	687b      	ldr	r3, [r7, #4]
 8001260:	689a      	ldr	r2, [r3, #8]
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001262:	687b      	ldr	r3, [r7, #4]
 8001264:	7e1b      	ldrb	r3, [r3, #24]
 8001266:	039b      	lsls	r3, r3, #14
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 8001268:	431a      	orrs	r2, r3
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 800126a:	687b      	ldr	r3, [r7, #4]
 800126c:	7e5b      	ldrb	r3, [r3, #25]
 800126e:	03db      	lsls	r3, r3, #15
                    ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 8001270:	431a      	orrs	r2, r3
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	7e9b      	ldrb	r3, [r3, #26]
 8001276:	035b      	lsls	r3, r3, #13
                    ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 8001278:	431a      	orrs	r2, r3
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800127e:	2b00      	cmp	r3, #0
 8001280:	d002      	beq.n	8001288 <HAL_ADC_Init+0x118>
 8001282:	2380      	movs	r3, #128	@ 0x80
 8001284:	015b      	lsls	r3, r3, #5
 8001286:	e000      	b.n	800128a <HAL_ADC_Init+0x11a>
 8001288:	2300      	movs	r3, #0
                    ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 800128a:	431a      	orrs	r2, r3
                    hadc->Init.DataAlign                                           |
 800128c:	687b      	ldr	r3, [r7, #4]
 800128e:	68db      	ldr	r3, [r3, #12]
                    ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 8001290:	431a      	orrs	r2, r3
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	691b      	ldr	r3, [r3, #16]
 8001296:	2b00      	cmp	r3, #0
 8001298:	da04      	bge.n	80012a4 <HAL_ADC_Init+0x134>
 800129a:	687b      	ldr	r3, [r7, #4]
 800129c:	691b      	ldr	r3, [r3, #16]
 800129e:	005b      	lsls	r3, r3, #1
 80012a0:	085b      	lsrs	r3, r3, #1
 80012a2:	e001      	b.n	80012a8 <HAL_ADC_Init+0x138>
 80012a4:	2380      	movs	r3, #128	@ 0x80
 80012a6:	039b      	lsls	r3, r3, #14
                    hadc->Init.DataAlign                                           |
 80012a8:	431a      	orrs	r2, r3
                    ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	212c      	movs	r1, #44	@ 0x2c
 80012ae:	5c5b      	ldrb	r3, [r3, r1]
 80012b0:	005b      	lsls	r3, r3, #1
                    ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80012b2:	4313      	orrs	r3, r2
      tmp_cfgr1 |= (hadc->Init.Resolution                                          |
 80012b4:	69ba      	ldr	r2, [r7, #24]
 80012b6:	4313      	orrs	r3, r2
 80012b8:	61bb      	str	r3, [r7, #24]

      /* Update setting of discontinuous mode only if continuous mode is disabled */
      if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80012ba:	687b      	ldr	r3, [r7, #4]
 80012bc:	2220      	movs	r2, #32
 80012be:	5c9b      	ldrb	r3, [r3, r2]
 80012c0:	2b01      	cmp	r3, #1
 80012c2:	d115      	bne.n	80012f0 <HAL_ADC_Init+0x180>
      {
        if (hadc->Init.ContinuousConvMode == DISABLE)
 80012c4:	687b      	ldr	r3, [r7, #4]
 80012c6:	7e9b      	ldrb	r3, [r3, #26]
 80012c8:	2b00      	cmp	r3, #0
 80012ca:	d105      	bne.n	80012d8 <HAL_ADC_Init+0x168>
        {
          /* Enable the selected ADC group regular discontinuous mode */
          tmp_cfgr1 |= ADC_CFGR1_DISCEN;
 80012cc:	69bb      	ldr	r3, [r7, #24]
 80012ce:	2280      	movs	r2, #128	@ 0x80
 80012d0:	0252      	lsls	r2, r2, #9
 80012d2:	4313      	orrs	r3, r2
 80012d4:	61bb      	str	r3, [r7, #24]
 80012d6:	e00b      	b.n	80012f0 <HAL_ADC_Init+0x180>
          /* ADC regular group discontinuous was intended to be enabled,        */
          /* but ADC regular group modes continuous and sequencer discontinuous */
          /* cannot be enabled simultaneously.                                  */

          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80012dc:	2220      	movs	r2, #32
 80012de:	431a      	orrs	r2, r3
 80012e0:	687b      	ldr	r3, [r7, #4]
 80012e2:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80012e4:	687b      	ldr	r3, [r7, #4]
 80012e6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80012e8:	2201      	movs	r2, #1
 80012ea:	431a      	orrs	r2, r3
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	65da      	str	r2, [r3, #92]	@ 0x5c
      /* Enable external trigger if trigger selection is different of software  */
      /* start.                                                                 */
      /* Note: This configuration keeps the hardware feature of parameter       */
      /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
      /*       software start.                                                  */
      if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80012f0:	687b      	ldr	r3, [r7, #4]
 80012f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80012f4:	2b00      	cmp	r3, #0
 80012f6:	d00a      	beq.n	800130e <HAL_ADC_Init+0x19e>
      {
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80012fc:	23e0      	movs	r3, #224	@ 0xe0
 80012fe:	005b      	lsls	r3, r3, #1
 8001300:	401a      	ands	r2, r3
                      hadc->Init.ExternalTrigConvEdge);
 8001302:	687b      	ldr	r3, [r7, #4]
 8001304:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
        tmp_cfgr1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8001306:	4313      	orrs	r3, r2
 8001308:	69ba      	ldr	r2, [r7, #24]
 800130a:	4313      	orrs	r3, r2
 800130c:	61bb      	str	r3, [r7, #24]
      }

      /* Update ADC configuration register with previous settings */
      MODIFY_REG(hadc->Instance->CFGR1,
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	68db      	ldr	r3, [r3, #12]
 8001314:	4a65      	ldr	r2, [pc, #404]	@ (80014ac <HAL_ADC_Init+0x33c>)
 8001316:	4013      	ands	r3, r2
 8001318:	0019      	movs	r1, r3
 800131a:	687b      	ldr	r3, [r7, #4]
 800131c:	681b      	ldr	r3, [r3, #0]
 800131e:	69ba      	ldr	r2, [r7, #24]
 8001320:	430a      	orrs	r2, r1
 8001322:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_ALIGN     |
                 ADC_CFGR1_SCANDIR   |
                 ADC_CFGR1_DMACFG,
                 tmp_cfgr1);

      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001324:	687b      	ldr	r3, [r7, #4]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	0f9b      	lsrs	r3, r3, #30
 800132a:	079a      	lsls	r2, r3, #30
                    hadc->Init.TriggerFrequencyMode
 800132c:	687b      	ldr	r3, [r7, #4]
 800132e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
      tmp_cfgr2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001330:	4313      	orrs	r3, r2
 8001332:	697a      	ldr	r2, [r7, #20]
 8001334:	4313      	orrs	r3, r2
 8001336:	617b      	str	r3, [r7, #20]
                   );

      if (hadc->Init.OversamplingMode == ENABLE)
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	223c      	movs	r2, #60	@ 0x3c
 800133c:	5c9b      	ldrb	r3, [r3, r2]
 800133e:	2b01      	cmp	r3, #1
 8001340:	d111      	bne.n	8001366 <HAL_ADC_Init+0x1f6>
      {
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	685b      	ldr	r3, [r3, #4]
 8001346:	0f9b      	lsrs	r3, r3, #30
 8001348:	079a      	lsls	r2, r3, #30
                      hadc->Init.Oversampling.Ratio         |
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
                      (hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800134e:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.RightBitShift |
 8001350:	687b      	ldr	r3, [r7, #4]
 8001352:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
                      hadc->Init.Oversampling.Ratio         |
 8001354:	431a      	orrs	r2, r3
                      hadc->Init.Oversampling.TriggeredMode
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
                      hadc->Init.Oversampling.RightBitShift |
 800135a:	431a      	orrs	r2, r3
        tmp_cfgr2 |= (ADC_CFGR2_OVSE |
 800135c:	697b      	ldr	r3, [r7, #20]
 800135e:	4313      	orrs	r3, r2
 8001360:	2201      	movs	r2, #1
 8001362:	4313      	orrs	r3, r2
 8001364:	617b      	str	r3, [r7, #20]
                     );
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8001366:	687b      	ldr	r3, [r7, #4]
 8001368:	681b      	ldr	r3, [r3, #0]
 800136a:	691b      	ldr	r3, [r3, #16]
 800136c:	4a50      	ldr	r2, [pc, #320]	@ (80014b0 <HAL_ADC_Init+0x340>)
 800136e:	4013      	ands	r3, r2
 8001370:	0019      	movs	r1, r3
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	681b      	ldr	r3, [r3, #0]
 8001376:	697a      	ldr	r2, [r7, #20]
 8001378:	430a      	orrs	r2, r1
 800137a:	611a      	str	r2, [r3, #16]
                 ADC_CFGR2_TOVS,
                 tmp_cfgr2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800137c:	687b      	ldr	r3, [r7, #4]
 800137e:	685a      	ldr	r2, [r3, #4]
 8001380:	23c0      	movs	r3, #192	@ 0xc0
 8001382:	061b      	lsls	r3, r3, #24
 8001384:	429a      	cmp	r2, r3
 8001386:	d018      	beq.n	80013ba <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	685a      	ldr	r2, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 800138c:	2380      	movs	r3, #128	@ 0x80
 800138e:	05db      	lsls	r3, r3, #23
 8001390:	429a      	cmp	r2, r3
 8001392:	d012      	beq.n	80013ba <HAL_ADC_Init+0x24a>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	685a      	ldr	r2, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8001398:	2380      	movs	r3, #128	@ 0x80
 800139a:	061b      	lsls	r3, r3, #24
 800139c:	429a      	cmp	r2, r3
 800139e:	d00c      	beq.n	80013ba <HAL_ADC_Init+0x24a>
      {
        MODIFY_REG(ADC1_COMMON->CCR,
 80013a0:	4b44      	ldr	r3, [pc, #272]	@ (80014b4 <HAL_ADC_Init+0x344>)
 80013a2:	681b      	ldr	r3, [r3, #0]
 80013a4:	4a44      	ldr	r2, [pc, #272]	@ (80014b8 <HAL_ADC_Init+0x348>)
 80013a6:	4013      	ands	r3, r2
 80013a8:	0019      	movs	r1, r3
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	685a      	ldr	r2, [r3, #4]
 80013ae:	23f0      	movs	r3, #240	@ 0xf0
 80013b0:	039b      	lsls	r3, r3, #14
 80013b2:	401a      	ands	r2, r3
 80013b4:	4b3f      	ldr	r3, [pc, #252]	@ (80014b4 <HAL_ADC_Init+0x344>)
 80013b6:	430a      	orrs	r2, r1
 80013b8:	601a      	str	r2, [r3, #0]
                   hadc->Init.ClockPrescaler & ADC_CCR_PRESC);
      }
    }

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	6818      	ldr	r0, [r3, #0]
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80013c2:	001a      	movs	r2, r3
 80013c4:	2100      	movs	r1, #0
 80013c6:	f7ff fd90 	bl	8000eea <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 80013ca:	687b      	ldr	r3, [r7, #4]
 80013cc:	6818      	ldr	r0, [r3, #0]
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80013d2:	493a      	ldr	r1, [pc, #232]	@ (80014bc <HAL_ADC_Init+0x34c>)
 80013d4:	001a      	movs	r2, r3
 80013d6:	f7ff fd88 	bl	8000eea <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	691b      	ldr	r3, [r3, #16]
 80013de:	2b00      	cmp	r3, #0
 80013e0:	d109      	bne.n	80013f6 <HAL_ADC_Init+0x286>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80013e2:	687b      	ldr	r3, [r7, #4]
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80013e8:	687b      	ldr	r3, [r7, #4]
 80013ea:	681b      	ldr	r3, [r3, #0]
 80013ec:	2110      	movs	r1, #16
 80013ee:	4249      	negs	r1, r1
 80013f0:	430a      	orrs	r2, r1
 80013f2:	629a      	str	r2, [r3, #40]	@ 0x28
 80013f4:	e018      	b.n	8001428 <HAL_ADC_Init+0x2b8>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80013f6:	687b      	ldr	r3, [r7, #4]
 80013f8:	691a      	ldr	r2, [r3, #16]
 80013fa:	2380      	movs	r3, #128	@ 0x80
 80013fc:	039b      	lsls	r3, r3, #14
 80013fe:	429a      	cmp	r2, r3
 8001400:	d112      	bne.n	8001428 <HAL_ADC_Init+0x2b8>
      /*          therefore after the first call of "HAL_ADC_Init()",       */
      /*          each rank corresponding to parameter "NbrOfConversion"    */
      /*          must be set using "HAL_ADC_ConfigChannel()".              */
      /*  - Set sequencer scan length by clearing ranks above maximum rank  */
      /*    and do not modify other ranks value.                            */
      MODIFY_REG(hadc->Instance->CHSELR,
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	69db      	ldr	r3, [r3, #28]
 800140c:	3b01      	subs	r3, #1
 800140e:	009b      	lsls	r3, r3, #2
 8001410:	221c      	movs	r2, #28
 8001412:	4013      	ands	r3, r2
 8001414:	2210      	movs	r2, #16
 8001416:	4252      	negs	r2, r2
 8001418:	409a      	lsls	r2, r3
 800141a:	0011      	movs	r1, r2
 800141c:	687b      	ldr	r3, [r7, #4]
 800141e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	681b      	ldr	r3, [r3, #0]
 8001424:	430a      	orrs	r2, r1
 8001426:	629a      	str	r2, [r3, #40]	@ 0x28
      /* Nothing to do */
    }

    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	2100      	movs	r1, #0
 800142e:	0018      	movs	r0, r3
 8001430:	f7ff fd78 	bl	8000f24 <LL_ADC_GetSamplingTimeCommonChannels>
 8001434:	0002      	movs	r2, r0
        == hadc->Init.SamplingTimeCommon1)
 8001436:	687b      	ldr	r3, [r7, #4]
 8001438:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800143a:	429a      	cmp	r2, r3
 800143c:	d10b      	bne.n	8001456 <HAL_ADC_Init+0x2e6>
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	2200      	movs	r2, #0
 8001442:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001448:	2203      	movs	r2, #3
 800144a:	4393      	bics	r3, r2
 800144c:	2201      	movs	r2, #1
 800144e:	431a      	orrs	r2, r3
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	659a      	str	r2, [r3, #88]	@ 0x58
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 8001454:	e01c      	b.n	8001490 <HAL_ADC_Init+0x320>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800145a:	2212      	movs	r2, #18
 800145c:	4393      	bics	r3, r2
 800145e:	2210      	movs	r2, #16
 8001460:	431a      	orrs	r2, r3
 8001462:	687b      	ldr	r3, [r7, #4]
 8001464:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001466:	687b      	ldr	r3, [r7, #4]
 8001468:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800146a:	2201      	movs	r2, #1
 800146c:	431a      	orrs	r2, r3
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	65da      	str	r2, [r3, #92]	@ 0x5c

      tmp_hal_status = HAL_ERROR;
 8001472:	231f      	movs	r3, #31
 8001474:	18fb      	adds	r3, r7, r3
 8001476:	2201      	movs	r2, #1
 8001478:	701a      	strb	r2, [r3, #0]
    if (LL_ADC_GetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1)
 800147a:	e009      	b.n	8001490 <HAL_ADC_Init+0x320>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001480:	2210      	movs	r2, #16
 8001482:	431a      	orrs	r2, r3
 8001484:	687b      	ldr	r3, [r7, #4]
 8001486:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001488:	231f      	movs	r3, #31
 800148a:	18fb      	adds	r3, r7, r3
 800148c:	2201      	movs	r2, #1
 800148e:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 8001490:	231f      	movs	r3, #31
 8001492:	18fb      	adds	r3, r7, r3
 8001494:	781b      	ldrb	r3, [r3, #0]
}
 8001496:	0018      	movs	r0, r3
 8001498:	46bd      	mov	sp, r7
 800149a:	b008      	add	sp, #32
 800149c:	bd80      	pop	{r7, pc}
 800149e:	46c0      	nop			@ (mov r8, r8)
 80014a0:	20000000 	.word	0x20000000
 80014a4:	00030d40 	.word	0x00030d40
 80014a8:	fffffefd 	.word	0xfffffefd
 80014ac:	ffde0201 	.word	0xffde0201
 80014b0:	1ffffc02 	.word	0x1ffffc02
 80014b4:	40012708 	.word	0x40012708
 80014b8:	ffc3ffff 	.word	0xffc3ffff
 80014bc:	07ffff04 	.word	0x07ffff04

080014c0 <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80014c0:	b5b0      	push	{r4, r5, r7, lr}
 80014c2:	b086      	sub	sp, #24
 80014c4:	af00      	add	r7, sp, #0
 80014c6:	60f8      	str	r0, [r7, #12]
 80014c8:	60b9      	str	r1, [r7, #8]
 80014ca:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80014cc:	68fb      	ldr	r3, [r7, #12]
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	0018      	movs	r0, r3
 80014d2:	f7ff fe3b 	bl	800114c <LL_ADC_REG_IsConversionOngoing>
 80014d6:	1e03      	subs	r3, r0, #0
 80014d8:	d16c      	bne.n	80015b4 <HAL_ADC_Start_DMA+0xf4>
  {
    __HAL_LOCK(hadc);
 80014da:	68fb      	ldr	r3, [r7, #12]
 80014dc:	2254      	movs	r2, #84	@ 0x54
 80014de:	5c9b      	ldrb	r3, [r3, r2]
 80014e0:	2b01      	cmp	r3, #1
 80014e2:	d101      	bne.n	80014e8 <HAL_ADC_Start_DMA+0x28>
 80014e4:	2302      	movs	r3, #2
 80014e6:	e06c      	b.n	80015c2 <HAL_ADC_Start_DMA+0x102>
 80014e8:	68fb      	ldr	r3, [r7, #12]
 80014ea:	2254      	movs	r2, #84	@ 0x54
 80014ec:	2101      	movs	r1, #1
 80014ee:	5499      	strb	r1, [r3, r2]

    /* Specific case for first call occurrence of this function (DMA transfer */
    /* not activated and ADC disabled), DMA transfer must be activated        */
    /* with ADC disabled.                                                     */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) == 0UL)
 80014f0:	68fb      	ldr	r3, [r7, #12]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	68db      	ldr	r3, [r3, #12]
 80014f6:	2201      	movs	r2, #1
 80014f8:	4013      	ands	r3, r2
 80014fa:	d113      	bne.n	8001524 <HAL_ADC_Start_DMA+0x64>
    {
      if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	681b      	ldr	r3, [r3, #0]
 8001500:	0018      	movs	r0, r3
 8001502:	f7ff fdef 	bl	80010e4 <LL_ADC_IsEnabled>
 8001506:	1e03      	subs	r3, r0, #0
 8001508:	d004      	beq.n	8001514 <HAL_ADC_Start_DMA+0x54>
      {
        /* Disable ADC */
        LL_ADC_Disable(hadc->Instance);
 800150a:	68fb      	ldr	r3, [r7, #12]
 800150c:	681b      	ldr	r3, [r3, #0]
 800150e:	0018      	movs	r0, r3
 8001510:	f7ff fdd6 	bl	80010c0 <LL_ADC_Disable>
      }

      /* Enable ADC DMA mode */
      hadc->Instance->CFGR1 |= ADC_CFGR1_DMAEN;
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	681b      	ldr	r3, [r3, #0]
 8001518:	68da      	ldr	r2, [r3, #12]
 800151a:	68fb      	ldr	r3, [r7, #12]
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	2101      	movs	r1, #1
 8001520:	430a      	orrs	r2, r1
 8001522:	60da      	str	r2, [r3, #12]
    }

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 8001524:	2517      	movs	r5, #23
 8001526:	197c      	adds	r4, r7, r5
 8001528:	68fb      	ldr	r3, [r7, #12]
 800152a:	0018      	movs	r0, r3
 800152c:	f000 fb66 	bl	8001bfc <ADC_Enable>
 8001530:	0003      	movs	r3, r0
 8001532:	7023      	strb	r3, [r4, #0]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 8001534:	002c      	movs	r4, r5
 8001536:	193b      	adds	r3, r7, r4
 8001538:	781b      	ldrb	r3, [r3, #0]
 800153a:	2b00      	cmp	r3, #0
 800153c:	d13e      	bne.n	80015bc <HAL_ADC_Start_DMA+0xfc>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 800153e:	68fb      	ldr	r3, [r7, #12]
 8001540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001542:	4a22      	ldr	r2, [pc, #136]	@ (80015cc <HAL_ADC_Start_DMA+0x10c>)
 8001544:	4013      	ands	r3, r2
 8001546:	2280      	movs	r2, #128	@ 0x80
 8001548:	0052      	lsls	r2, r2, #1
 800154a:	431a      	orrs	r2, r3
 800154c:	68fb      	ldr	r3, [r7, #12]
 800154e:	659a      	str	r2, [r3, #88]	@ 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	2200      	movs	r2, #0
 8001554:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set the DMA transfer complete callback */
      hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800155a:	4a1d      	ldr	r2, [pc, #116]	@ (80015d0 <HAL_ADC_Start_DMA+0x110>)
 800155c:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the DMA half transfer complete callback */
      hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 800155e:	68fb      	ldr	r3, [r7, #12]
 8001560:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001562:	4a1c      	ldr	r2, [pc, #112]	@ (80015d4 <HAL_ADC_Start_DMA+0x114>)
 8001564:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8001566:	68fb      	ldr	r3, [r7, #12]
 8001568:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800156a:	4a1b      	ldr	r2, [pc, #108]	@ (80015d8 <HAL_ADC_Start_DMA+0x118>)
 800156c:	635a      	str	r2, [r3, #52]	@ 0x34
      /* start (in case of SW start):                                         */

      /* Clear regular group conversion flag and overrun flag */
      /* (To ensure of no unknown state from potential previous ADC           */
      /* operations)                                                          */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	221c      	movs	r2, #28
 8001574:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	2254      	movs	r2, #84	@ 0x54
 800157a:	2100      	movs	r1, #0
 800157c:	5499      	strb	r1, [r3, r2]

      /* Enable ADC overrun interrupt */
      __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	685a      	ldr	r2, [r3, #4]
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	2110      	movs	r1, #16
 800158a:	430a      	orrs	r2, r1
 800158c:	605a      	str	r2, [r3, #4]

      /* Start the DMA channel */
      tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	6d18      	ldr	r0, [r3, #80]	@ 0x50
 8001592:	68fb      	ldr	r3, [r7, #12]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	3340      	adds	r3, #64	@ 0x40
 8001598:	0019      	movs	r1, r3
 800159a:	68ba      	ldr	r2, [r7, #8]
 800159c:	193c      	adds	r4, r7, r4
 800159e:	687b      	ldr	r3, [r7, #4]
 80015a0:	f000 ffba 	bl	8002518 <HAL_DMA_Start_IT>
 80015a4:	0003      	movs	r3, r0
 80015a6:	7023      	strb	r3, [r4, #0]
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 80015a8:	68fb      	ldr	r3, [r7, #12]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	0018      	movs	r0, r3
 80015ae:	f7ff fdbb 	bl	8001128 <LL_ADC_REG_StartConversion>
 80015b2:	e003      	b.n	80015bc <HAL_ADC_Start_DMA+0xfc>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 80015b4:	2317      	movs	r3, #23
 80015b6:	18fb      	adds	r3, r7, r3
 80015b8:	2202      	movs	r2, #2
 80015ba:	701a      	strb	r2, [r3, #0]
  }

  return tmp_hal_status;
 80015bc:	2317      	movs	r3, #23
 80015be:	18fb      	adds	r3, r7, r3
 80015c0:	781b      	ldrb	r3, [r3, #0]
}
 80015c2:	0018      	movs	r0, r3
 80015c4:	46bd      	mov	sp, r7
 80015c6:	b006      	add	sp, #24
 80015c8:	bdb0      	pop	{r4, r5, r7, pc}
 80015ca:	46c0      	nop			@ (mov r8, r8)
 80015cc:	fffff0fe 	.word	0xfffff0fe
 80015d0:	08001dc5 	.word	0x08001dc5
 80015d4:	08001e8d 	.word	0x08001e8d
 80015d8:	08001eab 	.word	0x08001eab

080015dc <HAL_ADC_IRQHandler>:
  * @brief  Handle ADC interrupt request.
  * @param hadc ADC handle
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80015dc:	b580      	push	{r7, lr}
 80015de:	b086      	sub	sp, #24
 80015e0:	af00      	add	r7, sp, #0
 80015e2:	6078      	str	r0, [r7, #4]
  uint32_t overrun_error = 0UL; /* flag set if overrun occurrence has to be considered as an error */
 80015e4:	2300      	movs	r3, #0
 80015e6:	617b      	str	r3, [r7, #20]
  uint32_t tmp_isr = hadc->Instance->ISR;
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	613b      	str	r3, [r7, #16]
  uint32_t tmp_ier = hadc->Instance->IER;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	685b      	ldr	r3, [r3, #4]
 80015f6:	60fb      	str	r3, [r7, #12]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));

  /* ========== Check End of Sampling flag for ADC group regular ========== */
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	2202      	movs	r2, #2
 80015fc:	4013      	ands	r3, r2
 80015fe:	d017      	beq.n	8001630 <HAL_ADC_IRQHandler+0x54>
 8001600:	68fb      	ldr	r3, [r7, #12]
 8001602:	2202      	movs	r2, #2
 8001604:	4013      	ands	r3, r2
 8001606:	d013      	beq.n	8001630 <HAL_ADC_IRQHandler+0x54>
  {
    /* Update state machine on end of sampling status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800160c:	2210      	movs	r2, #16
 800160e:	4013      	ands	r3, r2
 8001610:	d106      	bne.n	8001620 <HAL_ADC_IRQHandler+0x44>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001616:	2280      	movs	r2, #128	@ 0x80
 8001618:	0112      	lsls	r2, r2, #4
 800161a:	431a      	orrs	r2, r3
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	659a      	str	r2, [r3, #88]	@ 0x58

    /* End Of Sampling callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->EndOfSamplingCallback(hadc);
#else
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	0018      	movs	r0, r3
 8001624:	f000 fe00 	bl	8002228 <HAL_ADCEx_EndOfSamplingCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8001628:	687b      	ldr	r3, [r7, #4]
 800162a:	681b      	ldr	r3, [r3, #0]
 800162c:	2202      	movs	r2, #2
 800162e:	601a      	str	r2, [r3, #0]
  }

  /* ====== Check ADC group regular end of unitary conversion sequence conversions ===== */
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001630:	693b      	ldr	r3, [r7, #16]
 8001632:	2204      	movs	r2, #4
 8001634:	4013      	ands	r3, r2
 8001636:	d003      	beq.n	8001640 <HAL_ADC_IRQHandler+0x64>
 8001638:	68fb      	ldr	r3, [r7, #12]
 800163a:	2204      	movs	r2, #4
 800163c:	4013      	ands	r3, r2
 800163e:	d107      	bne.n	8001650 <HAL_ADC_IRQHandler+0x74>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001640:	693b      	ldr	r3, [r7, #16]
 8001642:	2208      	movs	r2, #8
 8001644:	4013      	ands	r3, r2
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8001646:	d04d      	beq.n	80016e4 <HAL_ADC_IRQHandler+0x108>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8001648:	68fb      	ldr	r3, [r7, #12]
 800164a:	2208      	movs	r2, #8
 800164c:	4013      	ands	r3, r2
 800164e:	d049      	beq.n	80016e4 <HAL_ADC_IRQHandler+0x108>
  {
    /* Update state machine on conversion status if not in error state */
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001654:	2210      	movs	r2, #16
 8001656:	4013      	ands	r3, r2
 8001658:	d106      	bne.n	8001668 <HAL_ADC_IRQHandler+0x8c>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800165a:	687b      	ldr	r3, [r7, #4]
 800165c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800165e:	2280      	movs	r2, #128	@ 0x80
 8001660:	0092      	lsls	r2, r2, #2
 8001662:	431a      	orrs	r2, r3
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	659a      	str	r2, [r3, #88]	@ 0x58
    }

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	0018      	movs	r0, r3
 800166e:	f7ff fc70 	bl	8000f52 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001672:	1e03      	subs	r3, r0, #0
 8001674:	d02e      	beq.n	80016d4 <HAL_ADC_IRQHandler+0xf8>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	7e9b      	ldrb	r3, [r3, #26]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d12a      	bne.n	80016d4 <HAL_ADC_IRQHandler+0xf8>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	681b      	ldr	r3, [r3, #0]
 8001682:	681b      	ldr	r3, [r3, #0]
 8001684:	2208      	movs	r2, #8
 8001686:	4013      	ands	r3, r2
 8001688:	2b08      	cmp	r3, #8
 800168a:	d123      	bne.n	80016d4 <HAL_ADC_IRQHandler+0xf8>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800168c:	687b      	ldr	r3, [r7, #4]
 800168e:	681b      	ldr	r3, [r3, #0]
 8001690:	0018      	movs	r0, r3
 8001692:	f7ff fd5b 	bl	800114c <LL_ADC_REG_IsConversionOngoing>
 8001696:	1e03      	subs	r3, r0, #0
 8001698:	d110      	bne.n	80016bc <HAL_ADC_IRQHandler+0xe0>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	685a      	ldr	r2, [r3, #4]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	210c      	movs	r1, #12
 80016a6:	438a      	bics	r2, r1
 80016a8:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 80016aa:	687b      	ldr	r3, [r7, #4]
 80016ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016ae:	4a56      	ldr	r2, [pc, #344]	@ (8001808 <HAL_ADC_IRQHandler+0x22c>)
 80016b0:	4013      	ands	r3, r2
 80016b2:	2201      	movs	r2, #1
 80016b4:	431a      	orrs	r2, r3
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	659a      	str	r2, [r3, #88]	@ 0x58
 80016ba:	e00b      	b.n	80016d4 <HAL_ADC_IRQHandler+0xf8>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016c0:	2220      	movs	r2, #32
 80016c2:	431a      	orrs	r2, r3
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80016cc:	2201      	movs	r2, #1
 80016ce:	431a      	orrs	r2, r3
 80016d0:	687b      	ldr	r3, [r7, #4]
 80016d2:	65da      	str	r2, [r3, #92]	@ 0x5c
    /*       possibility to use:                                              */
    /*        " if ( __HAL_ADC_GET_FLAG(&hadc, ADC_FLAG_EOS)) "               */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80016d4:	687b      	ldr	r3, [r7, #4]
 80016d6:	0018      	movs	r0, r3
 80016d8:	f000 f898 	bl	800180c <HAL_ADC_ConvCpltCallback>
    /* Clear regular group conversion flag */
    /* Note: in case of overrun set to ADC_OVR_DATA_PRESERVED, end of         */
    /*       conversion flags clear induces the release of the preserved data.*/
    /*       Therefore, if the preserved data value is needed, it must be     */
    /*       read preliminarily into HAL_ADC_ConvCpltCallback().              */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	220c      	movs	r2, #12
 80016e2:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Analog watchdog 1 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 80016e4:	693b      	ldr	r3, [r7, #16]
 80016e6:	2280      	movs	r2, #128	@ 0x80
 80016e8:	4013      	ands	r3, r2
 80016ea:	d012      	beq.n	8001712 <HAL_ADC_IRQHandler+0x136>
 80016ec:	68fb      	ldr	r3, [r7, #12]
 80016ee:	2280      	movs	r2, #128	@ 0x80
 80016f0:	4013      	ands	r3, r2
 80016f2:	d00e      	beq.n	8001712 <HAL_ADC_IRQHandler+0x136>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80016f8:	2280      	movs	r2, #128	@ 0x80
 80016fa:	0252      	lsls	r2, r2, #9
 80016fc:	431a      	orrs	r2, r3
 80016fe:	687b      	ldr	r3, [r7, #4]
 8001700:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 1 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindowCallback(hadc);
#else
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	0018      	movs	r0, r3
 8001706:	f000 f891 	bl	800182c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	2280      	movs	r2, #128	@ 0x80
 8001710:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 2 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8001712:	693a      	ldr	r2, [r7, #16]
 8001714:	2380      	movs	r3, #128	@ 0x80
 8001716:	005b      	lsls	r3, r3, #1
 8001718:	4013      	ands	r3, r2
 800171a:	d014      	beq.n	8001746 <HAL_ADC_IRQHandler+0x16a>
 800171c:	68fa      	ldr	r2, [r7, #12]
 800171e:	2380      	movs	r3, #128	@ 0x80
 8001720:	005b      	lsls	r3, r3, #1
 8001722:	4013      	ands	r3, r2
 8001724:	d00f      	beq.n	8001746 <HAL_ADC_IRQHandler+0x16a>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8001726:	687b      	ldr	r3, [r7, #4]
 8001728:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800172a:	2280      	movs	r2, #128	@ 0x80
 800172c:	0292      	lsls	r2, r2, #10
 800172e:	431a      	orrs	r2, r3
 8001730:	687b      	ldr	r3, [r7, #4]
 8001732:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 2 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow2Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8001734:	687b      	ldr	r3, [r7, #4]
 8001736:	0018      	movs	r0, r3
 8001738:	f000 fd66 	bl	8002208 <HAL_ADCEx_LevelOutOfWindow2Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 800173c:	687b      	ldr	r3, [r7, #4]
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	2280      	movs	r2, #128	@ 0x80
 8001742:	0052      	lsls	r2, r2, #1
 8001744:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check analog watchdog 3 flag ========== */
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8001746:	693a      	ldr	r2, [r7, #16]
 8001748:	2380      	movs	r3, #128	@ 0x80
 800174a:	009b      	lsls	r3, r3, #2
 800174c:	4013      	ands	r3, r2
 800174e:	d014      	beq.n	800177a <HAL_ADC_IRQHandler+0x19e>
 8001750:	68fa      	ldr	r2, [r7, #12]
 8001752:	2380      	movs	r3, #128	@ 0x80
 8001754:	009b      	lsls	r3, r3, #2
 8001756:	4013      	ands	r3, r2
 8001758:	d00f      	beq.n	800177a <HAL_ADC_IRQHandler+0x19e>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800175e:	2280      	movs	r2, #128	@ 0x80
 8001760:	02d2      	lsls	r2, r2, #11
 8001762:	431a      	orrs	r2, r3
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Level out of window 3 callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->LevelOutOfWindow3Callback(hadc);
#else
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8001768:	687b      	ldr	r3, [r7, #4]
 800176a:	0018      	movs	r0, r3
 800176c:	f000 fd54 	bl	8002218 <HAL_ADCEx_LevelOutOfWindow3Callback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	681b      	ldr	r3, [r3, #0]
 8001774:	2280      	movs	r2, #128	@ 0x80
 8001776:	0092      	lsls	r2, r2, #2
 8001778:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check Overrun flag ========== */
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 800177a:	693b      	ldr	r3, [r7, #16]
 800177c:	2210      	movs	r2, #16
 800177e:	4013      	ands	r3, r2
 8001780:	d02b      	beq.n	80017da <HAL_ADC_IRQHandler+0x1fe>
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	2210      	movs	r2, #16
 8001786:	4013      	ands	r3, r2
 8001788:	d027      	beq.n	80017da <HAL_ADC_IRQHandler+0x1fe>
    /* overrun event is not considered as an error.                           */
    /* (cf ref manual "Managing conversions without using the DMA and without */
    /* overrun ")                                                             */
    /* Exception for usage with DMA overrun event always considered as an     */
    /* error.                                                                 */
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 800178a:	687b      	ldr	r3, [r7, #4]
 800178c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800178e:	2b00      	cmp	r3, #0
 8001790:	d102      	bne.n	8001798 <HAL_ADC_IRQHandler+0x1bc>
    {
      overrun_error = 1UL;
 8001792:	2301      	movs	r3, #1
 8001794:	617b      	str	r3, [r7, #20]
 8001796:	e008      	b.n	80017aa <HAL_ADC_IRQHandler+0x1ce>
    }
    else
    {
      /* Check DMA configuration */
      if (LL_ADC_REG_GetDMATransfer(hadc->Instance) != LL_ADC_REG_DMA_TRANSFER_NONE)
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	681b      	ldr	r3, [r3, #0]
 800179c:	0018      	movs	r0, r3
 800179e:	f7ff fc2c 	bl	8000ffa <LL_ADC_REG_GetDMATransfer>
 80017a2:	1e03      	subs	r3, r0, #0
 80017a4:	d001      	beq.n	80017aa <HAL_ADC_IRQHandler+0x1ce>
      {
        overrun_error = 1UL;
 80017a6:	2301      	movs	r3, #1
 80017a8:	617b      	str	r3, [r7, #20]
      }
    }

    if (overrun_error == 1UL)
 80017aa:	697b      	ldr	r3, [r7, #20]
 80017ac:	2b01      	cmp	r3, #1
 80017ae:	d110      	bne.n	80017d2 <HAL_ADC_IRQHandler+0x1f6>
    {
      /* Change ADC state to error state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 80017b0:	687b      	ldr	r3, [r7, #4]
 80017b2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80017b4:	2280      	movs	r2, #128	@ 0x80
 80017b6:	00d2      	lsls	r2, r2, #3
 80017b8:	431a      	orrs	r2, r3
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to overrun */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 80017be:	687b      	ldr	r3, [r7, #4]
 80017c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80017c2:	2202      	movs	r2, #2
 80017c4:	431a      	orrs	r2, r3
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	65da      	str	r2, [r3, #92]	@ 0x5c
      /*       Therefore, old ADC conversion data can be retrieved in         */
      /*       function "HAL_ADC_ErrorCallback()".                            */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->ErrorCallback(hadc);
#else
      HAL_ADC_ErrorCallback(hadc);
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	0018      	movs	r0, r3
 80017ce:	f000 f835 	bl	800183c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
    }

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 80017d2:	687b      	ldr	r3, [r7, #4]
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	2210      	movs	r2, #16
 80017d8:	601a      	str	r2, [r3, #0]
  }

  /* ========== Check channel configuration ready flag ========== */
  if (((tmp_isr & ADC_FLAG_CCRDY) == ADC_FLAG_CCRDY) && ((tmp_ier & ADC_IT_CCRDY) == ADC_IT_CCRDY))
 80017da:	693a      	ldr	r2, [r7, #16]
 80017dc:	2380      	movs	r3, #128	@ 0x80
 80017de:	019b      	lsls	r3, r3, #6
 80017e0:	4013      	ands	r3, r2
 80017e2:	d00d      	beq.n	8001800 <HAL_ADC_IRQHandler+0x224>
 80017e4:	68fa      	ldr	r2, [r7, #12]
 80017e6:	2380      	movs	r3, #128	@ 0x80
 80017e8:	019b      	lsls	r3, r3, #6
 80017ea:	4013      	ands	r3, r2
 80017ec:	d008      	beq.n	8001800 <HAL_ADC_IRQHandler+0x224>
  {
    /* Channel configuration ready callback */
    HAL_ADCEx_ChannelConfigReadyCallback(hadc);
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	0018      	movs	r0, r3
 80017f2:	f000 fd21 	bl	8002238 <HAL_ADCEx_ChannelConfigReadyCallback>

    /* Clear ADC analog watchdog flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_CCRDY);
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	2280      	movs	r2, #128	@ 0x80
 80017fc:	0192      	lsls	r2, r2, #6
 80017fe:	601a      	str	r2, [r3, #0]
  }
}
 8001800:	46c0      	nop			@ (mov r8, r8)
 8001802:	46bd      	mov	sp, r7
 8001804:	b006      	add	sp, #24
 8001806:	bd80      	pop	{r7, pc}
 8001808:	fffffefe 	.word	0xfffffefe

0800180c <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800180c:	b580      	push	{r7, lr}
 800180e:	b082      	sub	sp, #8
 8001810:	af00      	add	r7, sp, #0
 8001812:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8001814:	46c0      	nop			@ (mov r8, r8)
 8001816:	46bd      	mov	sp, r7
 8001818:	b002      	add	sp, #8
 800181a:	bd80      	pop	{r7, pc}

0800181c <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 800181c:	b580      	push	{r7, lr}
 800181e:	b082      	sub	sp, #8
 8001820:	af00      	add	r7, sp, #0
 8001822:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8001824:	46c0      	nop			@ (mov r8, r8)
 8001826:	46bd      	mov	sp, r7
 8001828:	b002      	add	sp, #8
 800182a:	bd80      	pop	{r7, pc}

0800182c <HAL_ADC_LevelOutOfWindowCallback>:
  * @brief  Analog watchdog 1 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	b082      	sub	sp, #8
 8001830:	af00      	add	r7, sp, #0
 8001832:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_LevelOutOfWindowCallback must be implemented in the user file.
  */
}
 8001834:	46c0      	nop			@ (mov r8, r8)
 8001836:	46bd      	mov	sp, r7
 8001838:	b002      	add	sp, #8
 800183a:	bd80      	pop	{r7, pc}

0800183c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 800183c:	b580      	push	{r7, lr}
 800183e:	b082      	sub	sp, #8
 8001840:	af00      	add	r7, sp, #0
 8001842:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8001844:	46c0      	nop			@ (mov r8, r8)
 8001846:	46bd      	mov	sp, r7
 8001848:	b002      	add	sp, #8
 800184a:	bd80      	pop	{r7, pc}

0800184c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 800184c:	b580      	push	{r7, lr}
 800184e:	b086      	sub	sp, #24
 8001850:	af00      	add	r7, sp, #0
 8001852:	6078      	str	r0, [r7, #4]
 8001854:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8001856:	2317      	movs	r3, #23
 8001858:	18fb      	adds	r3, r7, r3
 800185a:	2200      	movs	r2, #0
 800185c:	701a      	strb	r2, [r3, #0]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 800185e:	2300      	movs	r3, #0
 8001860:	60fb      	str	r3, [r7, #12]
    assert_param(IS_ADC_REGULAR_NB_CONV(hadc->Init.NbrOfConversion));

    assert_param(IS_ADC_REGULAR_RANK(pConfig->Rank));
  }

  __HAL_LOCK(hadc);
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	2254      	movs	r2, #84	@ 0x54
 8001866:	5c9b      	ldrb	r3, [r3, r2]
 8001868:	2b01      	cmp	r3, #1
 800186a:	d101      	bne.n	8001870 <HAL_ADC_ConfigChannel+0x24>
 800186c:	2302      	movs	r3, #2
 800186e:	e1c0      	b.n	8001bf2 <HAL_ADC_ConfigChannel+0x3a6>
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	2254      	movs	r2, #84	@ 0x54
 8001874:	2101      	movs	r1, #1
 8001876:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	0018      	movs	r0, r3
 800187e:	f7ff fc65 	bl	800114c <LL_ADC_REG_IsConversionOngoing>
 8001882:	1e03      	subs	r3, r0, #0
 8001884:	d000      	beq.n	8001888 <HAL_ADC_ConfigChannel+0x3c>
 8001886:	e1a3      	b.n	8001bd0 <HAL_ADC_ConfigChannel+0x384>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (pConfig->Rank != ADC_RANK_NONE)
 8001888:	683b      	ldr	r3, [r7, #0]
 800188a:	685b      	ldr	r3, [r3, #4]
 800188c:	2b02      	cmp	r3, #2
 800188e:	d100      	bne.n	8001892 <HAL_ADC_ConfigChannel+0x46>
 8001890:	e143      	b.n	8001b1a <HAL_ADC_ConfigChannel+0x2ce>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001892:	687b      	ldr	r3, [r7, #4]
 8001894:	691a      	ldr	r2, [r3, #16]
 8001896:	2380      	movs	r3, #128	@ 0x80
 8001898:	061b      	lsls	r3, r3, #24
 800189a:	429a      	cmp	r2, r3
 800189c:	d004      	beq.n	80018a8 <HAL_ADC_ConfigChannel+0x5c>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80018a2:	4ac1      	ldr	r2, [pc, #772]	@ (8001ba8 <HAL_ADC_ConfigChannel+0x35c>)
 80018a4:	4293      	cmp	r3, r2
 80018a6:	d108      	bne.n	80018ba <HAL_ADC_ConfigChannel+0x6e>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, pConfig->Channel);
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	681a      	ldr	r2, [r3, #0]
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	0019      	movs	r1, r3
 80018b2:	0010      	movs	r0, r2
 80018b4:	f7ff fb7e 	bl	8000fb4 <LL_ADC_REG_SetSequencerChAdd>
 80018b8:	e0c9      	b.n	8001a4e <HAL_ADC_ConfigChannel+0x202>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	685b      	ldr	r3, [r3, #4]
 80018c2:	211f      	movs	r1, #31
 80018c4:	400b      	ands	r3, r1
 80018c6:	210f      	movs	r1, #15
 80018c8:	4099      	lsls	r1, r3
 80018ca:	000b      	movs	r3, r1
 80018cc:	43db      	mvns	r3, r3
 80018ce:	4013      	ands	r3, r2
 80018d0:	0019      	movs	r1, r3
 80018d2:	683b      	ldr	r3, [r7, #0]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	035b      	lsls	r3, r3, #13
 80018d8:	0b5b      	lsrs	r3, r3, #13
 80018da:	d105      	bne.n	80018e8 <HAL_ADC_ConfigChannel+0x9c>
 80018dc:	683b      	ldr	r3, [r7, #0]
 80018de:	681b      	ldr	r3, [r3, #0]
 80018e0:	0e9b      	lsrs	r3, r3, #26
 80018e2:	221f      	movs	r2, #31
 80018e4:	4013      	ands	r3, r2
 80018e6:	e098      	b.n	8001a1a <HAL_ADC_ConfigChannel+0x1ce>
 80018e8:	683b      	ldr	r3, [r7, #0]
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	2201      	movs	r2, #1
 80018ee:	4013      	ands	r3, r2
 80018f0:	d000      	beq.n	80018f4 <HAL_ADC_ConfigChannel+0xa8>
 80018f2:	e091      	b.n	8001a18 <HAL_ADC_ConfigChannel+0x1cc>
 80018f4:	683b      	ldr	r3, [r7, #0]
 80018f6:	681b      	ldr	r3, [r3, #0]
 80018f8:	2202      	movs	r2, #2
 80018fa:	4013      	ands	r3, r2
 80018fc:	d000      	beq.n	8001900 <HAL_ADC_ConfigChannel+0xb4>
 80018fe:	e089      	b.n	8001a14 <HAL_ADC_ConfigChannel+0x1c8>
 8001900:	683b      	ldr	r3, [r7, #0]
 8001902:	681b      	ldr	r3, [r3, #0]
 8001904:	2204      	movs	r2, #4
 8001906:	4013      	ands	r3, r2
 8001908:	d000      	beq.n	800190c <HAL_ADC_ConfigChannel+0xc0>
 800190a:	e081      	b.n	8001a10 <HAL_ADC_ConfigChannel+0x1c4>
 800190c:	683b      	ldr	r3, [r7, #0]
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	2208      	movs	r2, #8
 8001912:	4013      	ands	r3, r2
 8001914:	d000      	beq.n	8001918 <HAL_ADC_ConfigChannel+0xcc>
 8001916:	e079      	b.n	8001a0c <HAL_ADC_ConfigChannel+0x1c0>
 8001918:	683b      	ldr	r3, [r7, #0]
 800191a:	681b      	ldr	r3, [r3, #0]
 800191c:	2210      	movs	r2, #16
 800191e:	4013      	ands	r3, r2
 8001920:	d000      	beq.n	8001924 <HAL_ADC_ConfigChannel+0xd8>
 8001922:	e071      	b.n	8001a08 <HAL_ADC_ConfigChannel+0x1bc>
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	2220      	movs	r2, #32
 800192a:	4013      	ands	r3, r2
 800192c:	d000      	beq.n	8001930 <HAL_ADC_ConfigChannel+0xe4>
 800192e:	e069      	b.n	8001a04 <HAL_ADC_ConfigChannel+0x1b8>
 8001930:	683b      	ldr	r3, [r7, #0]
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	2240      	movs	r2, #64	@ 0x40
 8001936:	4013      	ands	r3, r2
 8001938:	d000      	beq.n	800193c <HAL_ADC_ConfigChannel+0xf0>
 800193a:	e061      	b.n	8001a00 <HAL_ADC_ConfigChannel+0x1b4>
 800193c:	683b      	ldr	r3, [r7, #0]
 800193e:	681b      	ldr	r3, [r3, #0]
 8001940:	2280      	movs	r2, #128	@ 0x80
 8001942:	4013      	ands	r3, r2
 8001944:	d000      	beq.n	8001948 <HAL_ADC_ConfigChannel+0xfc>
 8001946:	e059      	b.n	80019fc <HAL_ADC_ConfigChannel+0x1b0>
 8001948:	683b      	ldr	r3, [r7, #0]
 800194a:	681a      	ldr	r2, [r3, #0]
 800194c:	2380      	movs	r3, #128	@ 0x80
 800194e:	005b      	lsls	r3, r3, #1
 8001950:	4013      	ands	r3, r2
 8001952:	d151      	bne.n	80019f8 <HAL_ADC_ConfigChannel+0x1ac>
 8001954:	683b      	ldr	r3, [r7, #0]
 8001956:	681a      	ldr	r2, [r3, #0]
 8001958:	2380      	movs	r3, #128	@ 0x80
 800195a:	009b      	lsls	r3, r3, #2
 800195c:	4013      	ands	r3, r2
 800195e:	d149      	bne.n	80019f4 <HAL_ADC_ConfigChannel+0x1a8>
 8001960:	683b      	ldr	r3, [r7, #0]
 8001962:	681a      	ldr	r2, [r3, #0]
 8001964:	2380      	movs	r3, #128	@ 0x80
 8001966:	00db      	lsls	r3, r3, #3
 8001968:	4013      	ands	r3, r2
 800196a:	d141      	bne.n	80019f0 <HAL_ADC_ConfigChannel+0x1a4>
 800196c:	683b      	ldr	r3, [r7, #0]
 800196e:	681a      	ldr	r2, [r3, #0]
 8001970:	2380      	movs	r3, #128	@ 0x80
 8001972:	011b      	lsls	r3, r3, #4
 8001974:	4013      	ands	r3, r2
 8001976:	d139      	bne.n	80019ec <HAL_ADC_ConfigChannel+0x1a0>
 8001978:	683b      	ldr	r3, [r7, #0]
 800197a:	681a      	ldr	r2, [r3, #0]
 800197c:	2380      	movs	r3, #128	@ 0x80
 800197e:	015b      	lsls	r3, r3, #5
 8001980:	4013      	ands	r3, r2
 8001982:	d131      	bne.n	80019e8 <HAL_ADC_ConfigChannel+0x19c>
 8001984:	683b      	ldr	r3, [r7, #0]
 8001986:	681a      	ldr	r2, [r3, #0]
 8001988:	2380      	movs	r3, #128	@ 0x80
 800198a:	019b      	lsls	r3, r3, #6
 800198c:	4013      	ands	r3, r2
 800198e:	d129      	bne.n	80019e4 <HAL_ADC_ConfigChannel+0x198>
 8001990:	683b      	ldr	r3, [r7, #0]
 8001992:	681a      	ldr	r2, [r3, #0]
 8001994:	2380      	movs	r3, #128	@ 0x80
 8001996:	01db      	lsls	r3, r3, #7
 8001998:	4013      	ands	r3, r2
 800199a:	d121      	bne.n	80019e0 <HAL_ADC_ConfigChannel+0x194>
 800199c:	683b      	ldr	r3, [r7, #0]
 800199e:	681a      	ldr	r2, [r3, #0]
 80019a0:	2380      	movs	r3, #128	@ 0x80
 80019a2:	021b      	lsls	r3, r3, #8
 80019a4:	4013      	ands	r3, r2
 80019a6:	d119      	bne.n	80019dc <HAL_ADC_ConfigChannel+0x190>
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	681a      	ldr	r2, [r3, #0]
 80019ac:	2380      	movs	r3, #128	@ 0x80
 80019ae:	025b      	lsls	r3, r3, #9
 80019b0:	4013      	ands	r3, r2
 80019b2:	d111      	bne.n	80019d8 <HAL_ADC_ConfigChannel+0x18c>
 80019b4:	683b      	ldr	r3, [r7, #0]
 80019b6:	681a      	ldr	r2, [r3, #0]
 80019b8:	2380      	movs	r3, #128	@ 0x80
 80019ba:	029b      	lsls	r3, r3, #10
 80019bc:	4013      	ands	r3, r2
 80019be:	d109      	bne.n	80019d4 <HAL_ADC_ConfigChannel+0x188>
 80019c0:	683b      	ldr	r3, [r7, #0]
 80019c2:	681a      	ldr	r2, [r3, #0]
 80019c4:	2380      	movs	r3, #128	@ 0x80
 80019c6:	02db      	lsls	r3, r3, #11
 80019c8:	4013      	ands	r3, r2
 80019ca:	d001      	beq.n	80019d0 <HAL_ADC_ConfigChannel+0x184>
 80019cc:	2312      	movs	r3, #18
 80019ce:	e024      	b.n	8001a1a <HAL_ADC_ConfigChannel+0x1ce>
 80019d0:	2300      	movs	r3, #0
 80019d2:	e022      	b.n	8001a1a <HAL_ADC_ConfigChannel+0x1ce>
 80019d4:	2311      	movs	r3, #17
 80019d6:	e020      	b.n	8001a1a <HAL_ADC_ConfigChannel+0x1ce>
 80019d8:	2310      	movs	r3, #16
 80019da:	e01e      	b.n	8001a1a <HAL_ADC_ConfigChannel+0x1ce>
 80019dc:	230f      	movs	r3, #15
 80019de:	e01c      	b.n	8001a1a <HAL_ADC_ConfigChannel+0x1ce>
 80019e0:	230e      	movs	r3, #14
 80019e2:	e01a      	b.n	8001a1a <HAL_ADC_ConfigChannel+0x1ce>
 80019e4:	230d      	movs	r3, #13
 80019e6:	e018      	b.n	8001a1a <HAL_ADC_ConfigChannel+0x1ce>
 80019e8:	230c      	movs	r3, #12
 80019ea:	e016      	b.n	8001a1a <HAL_ADC_ConfigChannel+0x1ce>
 80019ec:	230b      	movs	r3, #11
 80019ee:	e014      	b.n	8001a1a <HAL_ADC_ConfigChannel+0x1ce>
 80019f0:	230a      	movs	r3, #10
 80019f2:	e012      	b.n	8001a1a <HAL_ADC_ConfigChannel+0x1ce>
 80019f4:	2309      	movs	r3, #9
 80019f6:	e010      	b.n	8001a1a <HAL_ADC_ConfigChannel+0x1ce>
 80019f8:	2308      	movs	r3, #8
 80019fa:	e00e      	b.n	8001a1a <HAL_ADC_ConfigChannel+0x1ce>
 80019fc:	2307      	movs	r3, #7
 80019fe:	e00c      	b.n	8001a1a <HAL_ADC_ConfigChannel+0x1ce>
 8001a00:	2306      	movs	r3, #6
 8001a02:	e00a      	b.n	8001a1a <HAL_ADC_ConfigChannel+0x1ce>
 8001a04:	2305      	movs	r3, #5
 8001a06:	e008      	b.n	8001a1a <HAL_ADC_ConfigChannel+0x1ce>
 8001a08:	2304      	movs	r3, #4
 8001a0a:	e006      	b.n	8001a1a <HAL_ADC_ConfigChannel+0x1ce>
 8001a0c:	2303      	movs	r3, #3
 8001a0e:	e004      	b.n	8001a1a <HAL_ADC_ConfigChannel+0x1ce>
 8001a10:	2302      	movs	r3, #2
 8001a12:	e002      	b.n	8001a1a <HAL_ADC_ConfigChannel+0x1ce>
 8001a14:	2301      	movs	r3, #1
 8001a16:	e000      	b.n	8001a1a <HAL_ADC_ConfigChannel+0x1ce>
 8001a18:	2300      	movs	r3, #0
 8001a1a:	683a      	ldr	r2, [r7, #0]
 8001a1c:	6852      	ldr	r2, [r2, #4]
 8001a1e:	201f      	movs	r0, #31
 8001a20:	4002      	ands	r2, r0
 8001a22:	4093      	lsls	r3, r2
 8001a24:	000a      	movs	r2, r1
 8001a26:	431a      	orrs	r2, r3
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	661a      	str	r2, [r3, #96]	@ 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((pConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	089b      	lsrs	r3, r3, #2
 8001a32:	1c5a      	adds	r2, r3, #1
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	69db      	ldr	r3, [r3, #28]
 8001a38:	429a      	cmp	r2, r3
 8001a3a:	d808      	bhi.n	8001a4e <HAL_ADC_ConfigChannel+0x202>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	6818      	ldr	r0, [r3, #0]
 8001a40:	683b      	ldr	r3, [r7, #0]
 8001a42:	6859      	ldr	r1, [r3, #4]
 8001a44:	683b      	ldr	r3, [r7, #0]
 8001a46:	681b      	ldr	r3, [r3, #0]
 8001a48:	001a      	movs	r2, r3
 8001a4a:	f7ff fa93 	bl	8000f74 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	6818      	ldr	r0, [r3, #0]
 8001a52:	683b      	ldr	r3, [r7, #0]
 8001a54:	6819      	ldr	r1, [r3, #0]
 8001a56:	683b      	ldr	r3, [r7, #0]
 8001a58:	689b      	ldr	r3, [r3, #8]
 8001a5a:	001a      	movs	r2, r3
 8001a5c:	f7ff fada 	bl	8001014 <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	681b      	ldr	r3, [r3, #0]
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	db00      	blt.n	8001a6a <HAL_ADC_ConfigChannel+0x21e>
 8001a68:	e0bc      	b.n	8001be4 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001a6a:	4b50      	ldr	r3, [pc, #320]	@ (8001bac <HAL_ADC_ConfigChannel+0x360>)
 8001a6c:	0018      	movs	r0, r3
 8001a6e:	f7ff fa2f 	bl	8000ed0 <LL_ADC_GetCommonPathInternalCh>
 8001a72:	0003      	movs	r3, r0
 8001a74:	613b      	str	r3, [r7, #16]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001a76:	683b      	ldr	r3, [r7, #0]
 8001a78:	681b      	ldr	r3, [r3, #0]
 8001a7a:	4a4d      	ldr	r2, [pc, #308]	@ (8001bb0 <HAL_ADC_ConfigChannel+0x364>)
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	d122      	bne.n	8001ac6 <HAL_ADC_ConfigChannel+0x27a>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8001a80:	693a      	ldr	r2, [r7, #16]
 8001a82:	2380      	movs	r3, #128	@ 0x80
 8001a84:	041b      	lsls	r3, r3, #16
 8001a86:	4013      	ands	r3, r2
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001a88:	d11d      	bne.n	8001ac6 <HAL_ADC_ConfigChannel+0x27a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001a8a:	693b      	ldr	r3, [r7, #16]
 8001a8c:	2280      	movs	r2, #128	@ 0x80
 8001a8e:	0412      	lsls	r2, r2, #16
 8001a90:	4313      	orrs	r3, r2
 8001a92:	4a46      	ldr	r2, [pc, #280]	@ (8001bac <HAL_ADC_ConfigChannel+0x360>)
 8001a94:	0019      	movs	r1, r3
 8001a96:	0010      	movs	r0, r2
 8001a98:	f7ff fa06 	bl	8000ea8 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001a9c:	4b45      	ldr	r3, [pc, #276]	@ (8001bb4 <HAL_ADC_ConfigChannel+0x368>)
 8001a9e:	681b      	ldr	r3, [r3, #0]
 8001aa0:	4945      	ldr	r1, [pc, #276]	@ (8001bb8 <HAL_ADC_ConfigChannel+0x36c>)
 8001aa2:	0018      	movs	r0, r3
 8001aa4:	f7fe fb38 	bl	8000118 <__udivsi3>
 8001aa8:	0003      	movs	r3, r0
 8001aaa:	1c5a      	adds	r2, r3, #1
 8001aac:	0013      	movs	r3, r2
 8001aae:	005b      	lsls	r3, r3, #1
 8001ab0:	189b      	adds	r3, r3, r2
 8001ab2:	009b      	lsls	r3, r3, #2
 8001ab4:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001ab6:	e002      	b.n	8001abe <HAL_ADC_ConfigChannel+0x272>
          {
            wait_loop_index--;
 8001ab8:	68fb      	ldr	r3, [r7, #12]
 8001aba:	3b01      	subs	r3, #1
 8001abc:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 8001abe:	68fb      	ldr	r3, [r7, #12]
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d1f9      	bne.n	8001ab8 <HAL_ADC_ConfigChannel+0x26c>
        if ((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8001ac4:	e08e      	b.n	8001be4 <HAL_ADC_ConfigChannel+0x398>
          }
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8001ac6:	683b      	ldr	r3, [r7, #0]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4a3c      	ldr	r2, [pc, #240]	@ (8001bbc <HAL_ADC_ConfigChannel+0x370>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d10e      	bne.n	8001aee <HAL_ADC_ConfigChannel+0x2a2>
                 && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8001ad0:	693a      	ldr	r2, [r7, #16]
 8001ad2:	2380      	movs	r3, #128	@ 0x80
 8001ad4:	045b      	lsls	r3, r3, #17
 8001ad6:	4013      	ands	r3, r2
 8001ad8:	d109      	bne.n	8001aee <HAL_ADC_ConfigChannel+0x2a2>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001ada:	693b      	ldr	r3, [r7, #16]
 8001adc:	2280      	movs	r2, #128	@ 0x80
 8001ade:	0452      	lsls	r2, r2, #17
 8001ae0:	4313      	orrs	r3, r2
 8001ae2:	4a32      	ldr	r2, [pc, #200]	@ (8001bac <HAL_ADC_ConfigChannel+0x360>)
 8001ae4:	0019      	movs	r1, r3
 8001ae6:	0010      	movs	r0, r2
 8001ae8:	f7ff f9de 	bl	8000ea8 <LL_ADC_SetCommonPathInternalCh>
 8001aec:	e07a      	b.n	8001be4 <HAL_ADC_ConfigChannel+0x398>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001aee:	683b      	ldr	r3, [r7, #0]
 8001af0:	681b      	ldr	r3, [r3, #0]
 8001af2:	4a33      	ldr	r2, [pc, #204]	@ (8001bc0 <HAL_ADC_ConfigChannel+0x374>)
 8001af4:	4293      	cmp	r3, r2
 8001af6:	d000      	beq.n	8001afa <HAL_ADC_ConfigChannel+0x2ae>
 8001af8:	e074      	b.n	8001be4 <HAL_ADC_ConfigChannel+0x398>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8001afa:	693a      	ldr	r2, [r7, #16]
 8001afc:	2380      	movs	r3, #128	@ 0x80
 8001afe:	03db      	lsls	r3, r3, #15
 8001b00:	4013      	ands	r3, r2
        else if ((pConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8001b02:	d000      	beq.n	8001b06 <HAL_ADC_ConfigChannel+0x2ba>
 8001b04:	e06e      	b.n	8001be4 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b06:	693b      	ldr	r3, [r7, #16]
 8001b08:	2280      	movs	r2, #128	@ 0x80
 8001b0a:	03d2      	lsls	r2, r2, #15
 8001b0c:	4313      	orrs	r3, r2
 8001b0e:	4a27      	ldr	r2, [pc, #156]	@ (8001bac <HAL_ADC_ConfigChannel+0x360>)
 8001b10:	0019      	movs	r1, r3
 8001b12:	0010      	movs	r0, r2
 8001b14:	f7ff f9c8 	bl	8000ea8 <LL_ADC_SetCommonPathInternalCh>
 8001b18:	e064      	b.n	8001be4 <HAL_ADC_ConfigChannel+0x398>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	691a      	ldr	r2, [r3, #16]
 8001b1e:	2380      	movs	r3, #128	@ 0x80
 8001b20:	061b      	lsls	r3, r3, #24
 8001b22:	429a      	cmp	r2, r3
 8001b24:	d004      	beq.n	8001b30 <HAL_ADC_ConfigChannel+0x2e4>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8001b2a:	4a1f      	ldr	r2, [pc, #124]	@ (8001ba8 <HAL_ADC_ConfigChannel+0x35c>)
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d107      	bne.n	8001b40 <HAL_ADC_ConfigChannel+0x2f4>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, pConfig->Channel);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	681a      	ldr	r2, [r3, #0]
 8001b34:	683b      	ldr	r3, [r7, #0]
 8001b36:	681b      	ldr	r3, [r3, #0]
 8001b38:	0019      	movs	r1, r3
 8001b3a:	0010      	movs	r0, r2
 8001b3c:	f7ff fa4b 	bl	8000fd6 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8001b40:	683b      	ldr	r3, [r7, #0]
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	da4d      	bge.n	8001be4 <HAL_ADC_ConfigChannel+0x398>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8001b48:	4b18      	ldr	r3, [pc, #96]	@ (8001bac <HAL_ADC_ConfigChannel+0x360>)
 8001b4a:	0018      	movs	r0, r3
 8001b4c:	f7ff f9c0 	bl	8000ed0 <LL_ADC_GetCommonPathInternalCh>
 8001b50:	0003      	movs	r3, r0
 8001b52:	613b      	str	r3, [r7, #16]

        if (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	4a15      	ldr	r2, [pc, #84]	@ (8001bb0 <HAL_ADC_ConfigChannel+0x364>)
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d108      	bne.n	8001b70 <HAL_ADC_ConfigChannel+0x324>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b5e:	693b      	ldr	r3, [r7, #16]
 8001b60:	4a18      	ldr	r2, [pc, #96]	@ (8001bc4 <HAL_ADC_ConfigChannel+0x378>)
 8001b62:	4013      	ands	r3, r2
 8001b64:	4a11      	ldr	r2, [pc, #68]	@ (8001bac <HAL_ADC_ConfigChannel+0x360>)
 8001b66:	0019      	movs	r1, r3
 8001b68:	0010      	movs	r0, r2
 8001b6a:	f7ff f99d 	bl	8000ea8 <LL_ADC_SetCommonPathInternalCh>
 8001b6e:	e039      	b.n	8001be4 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VBAT)
 8001b70:	683b      	ldr	r3, [r7, #0]
 8001b72:	681b      	ldr	r3, [r3, #0]
 8001b74:	4a11      	ldr	r2, [pc, #68]	@ (8001bbc <HAL_ADC_ConfigChannel+0x370>)
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d108      	bne.n	8001b8c <HAL_ADC_ConfigChannel+0x340>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b7a:	693b      	ldr	r3, [r7, #16]
 8001b7c:	4a12      	ldr	r2, [pc, #72]	@ (8001bc8 <HAL_ADC_ConfigChannel+0x37c>)
 8001b7e:	4013      	ands	r3, r2
 8001b80:	4a0a      	ldr	r2, [pc, #40]	@ (8001bac <HAL_ADC_ConfigChannel+0x360>)
 8001b82:	0019      	movs	r1, r3
 8001b84:	0010      	movs	r0, r2
 8001b86:	f7ff f98f 	bl	8000ea8 <LL_ADC_SetCommonPathInternalCh>
 8001b8a:	e02b      	b.n	8001be4 <HAL_ADC_ConfigChannel+0x398>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (pConfig->Channel == ADC_CHANNEL_VREFINT)
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	681b      	ldr	r3, [r3, #0]
 8001b90:	4a0b      	ldr	r2, [pc, #44]	@ (8001bc0 <HAL_ADC_ConfigChannel+0x374>)
 8001b92:	4293      	cmp	r3, r2
 8001b94:	d126      	bne.n	8001be4 <HAL_ADC_ConfigChannel+0x398>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8001b96:	693b      	ldr	r3, [r7, #16]
 8001b98:	4a0c      	ldr	r2, [pc, #48]	@ (8001bcc <HAL_ADC_ConfigChannel+0x380>)
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	4a03      	ldr	r2, [pc, #12]	@ (8001bac <HAL_ADC_ConfigChannel+0x360>)
 8001b9e:	0019      	movs	r1, r3
 8001ba0:	0010      	movs	r0, r2
 8001ba2:	f7ff f981 	bl	8000ea8 <LL_ADC_SetCommonPathInternalCh>
 8001ba6:	e01d      	b.n	8001be4 <HAL_ADC_ConfigChannel+0x398>
 8001ba8:	80000004 	.word	0x80000004
 8001bac:	40012708 	.word	0x40012708
 8001bb0:	b0001000 	.word	0xb0001000
 8001bb4:	20000000 	.word	0x20000000
 8001bb8:	00030d40 	.word	0x00030d40
 8001bbc:	b8004000 	.word	0xb8004000
 8001bc0:	b4002000 	.word	0xb4002000
 8001bc4:	ff7fffff 	.word	0xff7fffff
 8001bc8:	feffffff 	.word	0xfeffffff
 8001bcc:	ffbfffff 	.word	0xffbfffff
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001bd4:	2220      	movs	r2, #32
 8001bd6:	431a      	orrs	r2, r3
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8001bdc:	2317      	movs	r3, #23
 8001bde:	18fb      	adds	r3, r7, r3
 8001be0:	2201      	movs	r2, #1
 8001be2:	701a      	strb	r2, [r3, #0]
  }

  __HAL_UNLOCK(hadc);
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2254      	movs	r2, #84	@ 0x54
 8001be8:	2100      	movs	r1, #0
 8001bea:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 8001bec:	2317      	movs	r3, #23
 8001bee:	18fb      	adds	r3, r7, r3
 8001bf0:	781b      	ldrb	r3, [r3, #0]
}
 8001bf2:	0018      	movs	r0, r3
 8001bf4:	46bd      	mov	sp, r7
 8001bf6:	b006      	add	sp, #24
 8001bf8:	bd80      	pop	{r7, pc}
 8001bfa:	46c0      	nop			@ (mov r8, r8)

08001bfc <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8001bfc:	b580      	push	{r7, lr}
 8001bfe:	b084      	sub	sp, #16
 8001c00:	af00      	add	r7, sp, #0
 8001c02:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8001c04:	2300      	movs	r3, #0
 8001c06:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	681b      	ldr	r3, [r3, #0]
 8001c0c:	0018      	movs	r0, r3
 8001c0e:	f7ff fa69 	bl	80010e4 <LL_ADC_IsEnabled>
 8001c12:	1e03      	subs	r3, r0, #0
 8001c14:	d000      	beq.n	8001c18 <ADC_Enable+0x1c>
 8001c16:	e069      	b.n	8001cec <ADC_Enable+0xf0>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	689b      	ldr	r3, [r3, #8]
 8001c1e:	4a36      	ldr	r2, [pc, #216]	@ (8001cf8 <ADC_Enable+0xfc>)
 8001c20:	4013      	ands	r3, r2
 8001c22:	d00d      	beq.n	8001c40 <ADC_Enable+0x44>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001c24:	687b      	ldr	r3, [r7, #4]
 8001c26:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001c28:	2210      	movs	r2, #16
 8001c2a:	431a      	orrs	r2, r3
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	659a      	str	r2, [r3, #88]	@ 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001c30:	687b      	ldr	r3, [r7, #4]
 8001c32:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001c34:	2201      	movs	r2, #1
 8001c36:	431a      	orrs	r2, r3
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	65da      	str	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001c3c:	2301      	movs	r3, #1
 8001c3e:	e056      	b.n	8001cee <ADC_Enable+0xf2>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	681b      	ldr	r3, [r3, #0]
 8001c44:	0018      	movs	r0, r3
 8001c46:	f7ff fa29 	bl	800109c <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR)
 8001c4a:	4b2c      	ldr	r3, [pc, #176]	@ (8001cfc <ADC_Enable+0x100>)
 8001c4c:	0018      	movs	r0, r3
 8001c4e:	f7ff f93f 	bl	8000ed0 <LL_ADC_GetCommonPathInternalCh>
 8001c52:	0002      	movs	r2, r0
 8001c54:	2380      	movs	r3, #128	@ 0x80
 8001c56:	041b      	lsls	r3, r3, #16
 8001c58:	4013      	ands	r3, r2
 8001c5a:	d00f      	beq.n	8001c7c <ADC_Enable+0x80>
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
                         * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8001c5c:	4b28      	ldr	r3, [pc, #160]	@ (8001d00 <ADC_Enable+0x104>)
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	4928      	ldr	r1, [pc, #160]	@ (8001d04 <ADC_Enable+0x108>)
 8001c62:	0018      	movs	r0, r3
 8001c64:	f7fe fa58 	bl	8000118 <__udivsi3>
 8001c68:	0003      	movs	r3, r0
 8001c6a:	3301      	adds	r3, #1
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL)
 8001c6c:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001c6e:	e002      	b.n	8001c76 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8001c70:	68bb      	ldr	r3, [r7, #8]
 8001c72:	3b01      	subs	r3, #1
 8001c74:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8001c76:	68bb      	ldr	r3, [r7, #8]
 8001c78:	2b00      	cmp	r3, #0
 8001c7a:	d1f9      	bne.n	8001c70 <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	7e5b      	ldrb	r3, [r3, #25]
 8001c80:	2b01      	cmp	r3, #1
 8001c82:	d033      	beq.n	8001cec <ADC_Enable+0xf0>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8001c84:	f7ff f8cc 	bl	8000e20 <HAL_GetTick>
 8001c88:	0003      	movs	r3, r0
 8001c8a:	60fb      	str	r3, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001c8c:	e027      	b.n	8001cde <ADC_Enable+0xe2>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	0018      	movs	r0, r3
 8001c94:	f7ff fa26 	bl	80010e4 <LL_ADC_IsEnabled>
 8001c98:	1e03      	subs	r3, r0, #0
 8001c9a:	d104      	bne.n	8001ca6 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	0018      	movs	r0, r3
 8001ca2:	f7ff f9fb 	bl	800109c <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8001ca6:	f7ff f8bb 	bl	8000e20 <HAL_GetTick>
 8001caa:	0002      	movs	r2, r0
 8001cac:	68fb      	ldr	r3, [r7, #12]
 8001cae:	1ad3      	subs	r3, r2, r3
 8001cb0:	2b02      	cmp	r3, #2
 8001cb2:	d914      	bls.n	8001cde <ADC_Enable+0xe2>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001cb4:	687b      	ldr	r3, [r7, #4]
 8001cb6:	681b      	ldr	r3, [r3, #0]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	2201      	movs	r2, #1
 8001cbc:	4013      	ands	r3, r2
 8001cbe:	2b01      	cmp	r3, #1
 8001cc0:	d00d      	beq.n	8001cde <ADC_Enable+0xe2>
          {
            /* Update ADC state machine to error */
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001cc6:	2210      	movs	r2, #16
 8001cc8:	431a      	orrs	r2, r3
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	659a      	str	r2, [r3, #88]	@ 0x58

            /* Set ADC error code to ADC peripheral internal error */
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001cce:	687b      	ldr	r3, [r7, #4]
 8001cd0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	431a      	orrs	r2, r3
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	65da      	str	r2, [r3, #92]	@ 0x5c

            return HAL_ERROR;
 8001cda:	2301      	movs	r3, #1
 8001cdc:	e007      	b.n	8001cee <ADC_Enable+0xf2>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	2201      	movs	r2, #1
 8001ce6:	4013      	ands	r3, r2
 8001ce8:	2b01      	cmp	r3, #1
 8001cea:	d1d0      	bne.n	8001c8e <ADC_Enable+0x92>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001cec:	2300      	movs	r3, #0
}
 8001cee:	0018      	movs	r0, r3
 8001cf0:	46bd      	mov	sp, r7
 8001cf2:	b004      	add	sp, #16
 8001cf4:	bd80      	pop	{r7, pc}
 8001cf6:	46c0      	nop			@ (mov r8, r8)
 8001cf8:	80000017 	.word	0x80000017
 8001cfc:	40012708 	.word	0x40012708
 8001d00:	20000000 	.word	0x20000000
 8001d04:	00030d40 	.word	0x00030d40

08001d08 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8001d08:	b580      	push	{r7, lr}
 8001d0a:	b084      	sub	sp, #16
 8001d0c:	af00      	add	r7, sp, #0
 8001d0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	0018      	movs	r0, r3
 8001d16:	f7ff f9f6 	bl	8001106 <LL_ADC_IsDisableOngoing>
 8001d1a:	0003      	movs	r3, r0
 8001d1c:	60fb      	str	r3, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	0018      	movs	r0, r3
 8001d24:	f7ff f9de 	bl	80010e4 <LL_ADC_IsEnabled>
 8001d28:	1e03      	subs	r3, r0, #0
 8001d2a:	d046      	beq.n	8001dba <ADC_Disable+0xb2>
      && (tmp_adc_is_disable_on_going == 0UL)
 8001d2c:	68fb      	ldr	r3, [r7, #12]
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d143      	bne.n	8001dba <ADC_Disable+0xb2>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8001d32:	687b      	ldr	r3, [r7, #4]
 8001d34:	681b      	ldr	r3, [r3, #0]
 8001d36:	689b      	ldr	r3, [r3, #8]
 8001d38:	2205      	movs	r2, #5
 8001d3a:	4013      	ands	r3, r2
 8001d3c:	2b01      	cmp	r3, #1
 8001d3e:	d10d      	bne.n	8001d5c <ADC_Disable+0x54>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	681b      	ldr	r3, [r3, #0]
 8001d44:	0018      	movs	r0, r3
 8001d46:	f7ff f9bb 	bl	80010c0 <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	681b      	ldr	r3, [r3, #0]
 8001d4e:	2203      	movs	r2, #3
 8001d50:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8001d52:	f7ff f865 	bl	8000e20 <HAL_GetTick>
 8001d56:	0003      	movs	r3, r0
 8001d58:	60bb      	str	r3, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001d5a:	e028      	b.n	8001dae <ADC_Disable+0xa6>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d60:	2210      	movs	r2, #16
 8001d62:	431a      	orrs	r2, r3
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	659a      	str	r2, [r3, #88]	@ 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001d6c:	2201      	movs	r2, #1
 8001d6e:	431a      	orrs	r2, r3
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	65da      	str	r2, [r3, #92]	@ 0x5c
      return HAL_ERROR;
 8001d74:	2301      	movs	r3, #1
 8001d76:	e021      	b.n	8001dbc <ADC_Disable+0xb4>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8001d78:	f7ff f852 	bl	8000e20 <HAL_GetTick>
 8001d7c:	0002      	movs	r2, r0
 8001d7e:	68bb      	ldr	r3, [r7, #8]
 8001d80:	1ad3      	subs	r3, r2, r3
 8001d82:	2b02      	cmp	r3, #2
 8001d84:	d913      	bls.n	8001dae <ADC_Disable+0xa6>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001d86:	687b      	ldr	r3, [r7, #4]
 8001d88:	681b      	ldr	r3, [r3, #0]
 8001d8a:	689b      	ldr	r3, [r3, #8]
 8001d8c:	2201      	movs	r2, #1
 8001d8e:	4013      	ands	r3, r2
 8001d90:	d00d      	beq.n	8001dae <ADC_Disable+0xa6>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001d96:	2210      	movs	r2, #16
 8001d98:	431a      	orrs	r2, r3
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001da2:	2201      	movs	r2, #1
 8001da4:	431a      	orrs	r2, r3
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 8001daa:	2301      	movs	r3, #1
 8001dac:	e006      	b.n	8001dbc <ADC_Disable+0xb4>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	689b      	ldr	r3, [r3, #8]
 8001db4:	2201      	movs	r2, #1
 8001db6:	4013      	ands	r3, r2
 8001db8:	d1de      	bne.n	8001d78 <ADC_Disable+0x70>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8001dba:	2300      	movs	r3, #0
}
 8001dbc:	0018      	movs	r0, r3
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	b004      	add	sp, #16
 8001dc2:	bd80      	pop	{r7, pc}

08001dc4 <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b084      	sub	sp, #16
 8001dc8:	af00      	add	r7, sp, #0
 8001dca:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001dcc:	687b      	ldr	r3, [r7, #4]
 8001dce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001dd0:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001dd6:	2250      	movs	r2, #80	@ 0x50
 8001dd8:	4013      	ands	r3, r2
 8001dda:	d141      	bne.n	8001e60 <ADC_DMAConvCplt+0x9c>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8001ddc:	68fb      	ldr	r3, [r7, #12]
 8001dde:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001de0:	2280      	movs	r2, #128	@ 0x80
 8001de2:	0092      	lsls	r2, r2, #2
 8001de4:	431a      	orrs	r2, r3
 8001de6:	68fb      	ldr	r3, [r7, #12]
 8001de8:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8001dea:	68fb      	ldr	r3, [r7, #12]
 8001dec:	681b      	ldr	r3, [r3, #0]
 8001dee:	0018      	movs	r0, r3
 8001df0:	f7ff f8af 	bl	8000f52 <LL_ADC_REG_IsTriggerSourceSWStart>
 8001df4:	1e03      	subs	r3, r0, #0
 8001df6:	d02e      	beq.n	8001e56 <ADC_DMAConvCplt+0x92>
        && (hadc->Init.ContinuousConvMode == DISABLE)
 8001df8:	68fb      	ldr	r3, [r7, #12]
 8001dfa:	7e9b      	ldrb	r3, [r3, #26]
 8001dfc:	2b00      	cmp	r3, #0
 8001dfe:	d12a      	bne.n	8001e56 <ADC_DMAConvCplt+0x92>
       )
    {
      /* If End of Sequence is reached, disable interrupts */
      if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	2208      	movs	r2, #8
 8001e08:	4013      	ands	r3, r2
 8001e0a:	2b08      	cmp	r3, #8
 8001e0c:	d123      	bne.n	8001e56 <ADC_DMAConvCplt+0x92>
      {
        /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit           */
        /* ADSTART==0 (no conversion on going)                                */
        if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	0018      	movs	r0, r3
 8001e14:	f7ff f99a 	bl	800114c <LL_ADC_REG_IsConversionOngoing>
 8001e18:	1e03      	subs	r3, r0, #0
 8001e1a:	d110      	bne.n	8001e3e <ADC_DMAConvCplt+0x7a>
        {
          /* Disable ADC end of single conversion interrupt on group regular */
          /* Note: Overrun interrupt was enabled with EOC interrupt in        */
          /* HAL_Start_IT(), but is not disabled here because can be used     */
          /* by overrun IRQ process below.                                    */
          __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8001e1c:	68fb      	ldr	r3, [r7, #12]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	685a      	ldr	r2, [r3, #4]
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	210c      	movs	r1, #12
 8001e28:	438a      	bics	r2, r1
 8001e2a:	605a      	str	r2, [r3, #4]

          /* Set ADC state */
          ADC_STATE_CLR_SET(hadc->State,
 8001e2c:	68fb      	ldr	r3, [r7, #12]
 8001e2e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e30:	4a15      	ldr	r2, [pc, #84]	@ (8001e88 <ADC_DMAConvCplt+0xc4>)
 8001e32:	4013      	ands	r3, r2
 8001e34:	2201      	movs	r2, #1
 8001e36:	431a      	orrs	r2, r3
 8001e38:	68fb      	ldr	r3, [r7, #12]
 8001e3a:	659a      	str	r2, [r3, #88]	@ 0x58
 8001e3c:	e00b      	b.n	8001e56 <ADC_DMAConvCplt+0x92>
                            HAL_ADC_STATE_READY);
        }
        else
        {
          /* Change ADC state to error state */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e42:	2220      	movs	r2, #32
 8001e44:	431a      	orrs	r2, r3
 8001e46:	68fb      	ldr	r3, [r7, #12]
 8001e48:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8001e4a:	68fb      	ldr	r3, [r7, #12]
 8001e4c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001e4e:	2201      	movs	r2, #1
 8001e50:	431a      	orrs	r2, r3
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8001e56:	68fb      	ldr	r3, [r7, #12]
 8001e58:	0018      	movs	r0, r3
 8001e5a:	f7ff fcd7 	bl	800180c <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8001e5e:	e00f      	b.n	8001e80 <ADC_DMAConvCplt+0xbc>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8001e60:	68fb      	ldr	r3, [r7, #12]
 8001e62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001e64:	2210      	movs	r2, #16
 8001e66:	4013      	ands	r3, r2
 8001e68:	d004      	beq.n	8001e74 <ADC_DMAConvCplt+0xb0>
      HAL_ADC_ErrorCallback(hadc);
 8001e6a:	68fb      	ldr	r3, [r7, #12]
 8001e6c:	0018      	movs	r0, r3
 8001e6e:	f7ff fce5 	bl	800183c <HAL_ADC_ErrorCallback>
}
 8001e72:	e005      	b.n	8001e80 <ADC_DMAConvCplt+0xbc>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8001e74:	68fb      	ldr	r3, [r7, #12]
 8001e76:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8001e78:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001e7a:	687a      	ldr	r2, [r7, #4]
 8001e7c:	0010      	movs	r0, r2
 8001e7e:	4798      	blx	r3
}
 8001e80:	46c0      	nop			@ (mov r8, r8)
 8001e82:	46bd      	mov	sp, r7
 8001e84:	b004      	add	sp, #16
 8001e86:	bd80      	pop	{r7, pc}
 8001e88:	fffffefe 	.word	0xfffffefe

08001e8c <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001e98:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8001e9a:	68fb      	ldr	r3, [r7, #12]
 8001e9c:	0018      	movs	r0, r3
 8001e9e:	f7ff fcbd 	bl	800181c <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001ea2:	46c0      	nop			@ (mov r8, r8)
 8001ea4:	46bd      	mov	sp, r7
 8001ea6:	b004      	add	sp, #16
 8001ea8:	bd80      	pop	{r7, pc}

08001eaa <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8001eaa:	b580      	push	{r7, lr}
 8001eac:	b084      	sub	sp, #16
 8001eae:	af00      	add	r7, sp, #0
 8001eb0:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001eb6:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001ebc:	2240      	movs	r2, #64	@ 0x40
 8001ebe:	431a      	orrs	r2, r3
 8001ec0:	68fb      	ldr	r3, [r7, #12]
 8001ec2:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8001ec4:	68fb      	ldr	r3, [r7, #12]
 8001ec6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8001ec8:	2204      	movs	r2, #4
 8001eca:	431a      	orrs	r2, r3
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	0018      	movs	r0, r3
 8001ed4:	f7ff fcb2 	bl	800183c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8001ed8:	46c0      	nop			@ (mov r8, r8)
 8001eda:	46bd      	mov	sp, r7
 8001edc:	b004      	add	sp, #16
 8001ede:	bd80      	pop	{r7, pc}

08001ee0 <LL_ADC_GetCommonClock>:
{
 8001ee0:	b580      	push	{r7, lr}
 8001ee2:	b082      	sub	sp, #8
 8001ee4:	af00      	add	r7, sp, #0
 8001ee6:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_PRESC));
 8001ee8:	687b      	ldr	r3, [r7, #4]
 8001eea:	681a      	ldr	r2, [r3, #0]
 8001eec:	23f0      	movs	r3, #240	@ 0xf0
 8001eee:	039b      	lsls	r3, r3, #14
 8001ef0:	4013      	ands	r3, r2
}
 8001ef2:	0018      	movs	r0, r3
 8001ef4:	46bd      	mov	sp, r7
 8001ef6:	b002      	add	sp, #8
 8001ef8:	bd80      	pop	{r7, pc}

08001efa <LL_ADC_GetClock>:
{
 8001efa:	b580      	push	{r7, lr}
 8001efc:	b082      	sub	sp, #8
 8001efe:	af00      	add	r7, sp, #0
 8001f00:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CFGR2, ADC_CFGR2_CKMODE));
 8001f02:	687b      	ldr	r3, [r7, #4]
 8001f04:	691b      	ldr	r3, [r3, #16]
 8001f06:	0f9b      	lsrs	r3, r3, #30
 8001f08:	079b      	lsls	r3, r3, #30
}
 8001f0a:	0018      	movs	r0, r3
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	b002      	add	sp, #8
 8001f10:	bd80      	pop	{r7, pc}

08001f12 <LL_ADC_SetCalibrationFactor>:
{
 8001f12:	b580      	push	{r7, lr}
 8001f14:	b082      	sub	sp, #8
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	6078      	str	r0, [r7, #4]
 8001f1a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CALFACT,
 8001f1c:	687b      	ldr	r3, [r7, #4]
 8001f1e:	22b4      	movs	r2, #180	@ 0xb4
 8001f20:	589b      	ldr	r3, [r3, r2]
 8001f22:	227f      	movs	r2, #127	@ 0x7f
 8001f24:	4393      	bics	r3, r2
 8001f26:	001a      	movs	r2, r3
 8001f28:	683b      	ldr	r3, [r7, #0]
 8001f2a:	431a      	orrs	r2, r3
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	21b4      	movs	r1, #180	@ 0xb4
 8001f30:	505a      	str	r2, [r3, r1]
}
 8001f32:	46c0      	nop			@ (mov r8, r8)
 8001f34:	46bd      	mov	sp, r7
 8001f36:	b002      	add	sp, #8
 8001f38:	bd80      	pop	{r7, pc}

08001f3a <LL_ADC_GetCalibrationFactor>:
{
 8001f3a:	b580      	push	{r7, lr}
 8001f3c:	b082      	sub	sp, #8
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCx->CALFACT, ADC_CALFACT_CALFACT));
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	22b4      	movs	r2, #180	@ 0xb4
 8001f46:	589b      	ldr	r3, [r3, r2]
 8001f48:	227f      	movs	r2, #127	@ 0x7f
 8001f4a:	4013      	ands	r3, r2
}
 8001f4c:	0018      	movs	r0, r3
 8001f4e:	46bd      	mov	sp, r7
 8001f50:	b002      	add	sp, #8
 8001f52:	bd80      	pop	{r7, pc}

08001f54 <LL_ADC_Enable>:
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b082      	sub	sp, #8
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	689b      	ldr	r3, [r3, #8]
 8001f60:	4a04      	ldr	r2, [pc, #16]	@ (8001f74 <LL_ADC_Enable+0x20>)
 8001f62:	4013      	ands	r3, r2
 8001f64:	2201      	movs	r2, #1
 8001f66:	431a      	orrs	r2, r3
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	609a      	str	r2, [r3, #8]
}
 8001f6c:	46c0      	nop			@ (mov r8, r8)
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	b002      	add	sp, #8
 8001f72:	bd80      	pop	{r7, pc}
 8001f74:	7fffffe8 	.word	0x7fffffe8

08001f78 <LL_ADC_Disable>:
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	689b      	ldr	r3, [r3, #8]
 8001f84:	4a04      	ldr	r2, [pc, #16]	@ (8001f98 <LL_ADC_Disable+0x20>)
 8001f86:	4013      	ands	r3, r2
 8001f88:	2202      	movs	r2, #2
 8001f8a:	431a      	orrs	r2, r3
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	609a      	str	r2, [r3, #8]
}
 8001f90:	46c0      	nop			@ (mov r8, r8)
 8001f92:	46bd      	mov	sp, r7
 8001f94:	b002      	add	sp, #8
 8001f96:	bd80      	pop	{r7, pc}
 8001f98:	7fffffe8 	.word	0x7fffffe8

08001f9c <LL_ADC_IsEnabled>:
{
 8001f9c:	b580      	push	{r7, lr}
 8001f9e:	b082      	sub	sp, #8
 8001fa0:	af00      	add	r7, sp, #0
 8001fa2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	689b      	ldr	r3, [r3, #8]
 8001fa8:	2201      	movs	r2, #1
 8001faa:	4013      	ands	r3, r2
 8001fac:	2b01      	cmp	r3, #1
 8001fae:	d101      	bne.n	8001fb4 <LL_ADC_IsEnabled+0x18>
 8001fb0:	2301      	movs	r3, #1
 8001fb2:	e000      	b.n	8001fb6 <LL_ADC_IsEnabled+0x1a>
 8001fb4:	2300      	movs	r3, #0
}
 8001fb6:	0018      	movs	r0, r3
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	b002      	add	sp, #8
 8001fbc:	bd80      	pop	{r7, pc}
	...

08001fc0 <LL_ADC_StartCalibration>:
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(ADCx->CR,
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	689b      	ldr	r3, [r3, #8]
 8001fcc:	4a05      	ldr	r2, [pc, #20]	@ (8001fe4 <LL_ADC_StartCalibration+0x24>)
 8001fce:	4013      	ands	r3, r2
 8001fd0:	2280      	movs	r2, #128	@ 0x80
 8001fd2:	0612      	lsls	r2, r2, #24
 8001fd4:	431a      	orrs	r2, r3
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	609a      	str	r2, [r3, #8]
}
 8001fda:	46c0      	nop			@ (mov r8, r8)
 8001fdc:	46bd      	mov	sp, r7
 8001fde:	b002      	add	sp, #8
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	46c0      	nop			@ (mov r8, r8)
 8001fe4:	7fffffe8 	.word	0x7fffffe8

08001fe8 <LL_ADC_IsCalibrationOnGoing>:
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b082      	sub	sp, #8
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	689b      	ldr	r3, [r3, #8]
 8001ff4:	0fdb      	lsrs	r3, r3, #31
 8001ff6:	07da      	lsls	r2, r3, #31
 8001ff8:	2380      	movs	r3, #128	@ 0x80
 8001ffa:	061b      	lsls	r3, r3, #24
 8001ffc:	429a      	cmp	r2, r3
 8001ffe:	d101      	bne.n	8002004 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8002000:	2301      	movs	r3, #1
 8002002:	e000      	b.n	8002006 <LL_ADC_IsCalibrationOnGoing+0x1e>
 8002004:	2300      	movs	r3, #0
}
 8002006:	0018      	movs	r0, r3
 8002008:	46bd      	mov	sp, r7
 800200a:	b002      	add	sp, #8
 800200c:	bd80      	pop	{r7, pc}
	...

08002010 <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8002010:	b590      	push	{r4, r7, lr}
 8002012:	b08b      	sub	sp, #44	@ 0x2c
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8002018:	2300      	movs	r3, #0
 800201a:	60fb      	str	r3, [r7, #12]
  uint32_t backup_setting_cfgr1;
  uint32_t calibration_index;
  uint32_t calibration_factor_accumulated = 0;
 800201c:	2300      	movs	r3, #0
 800201e:	623b      	str	r3, [r7, #32]
  __IO uint32_t delay_cpu_cycles;

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  __HAL_LOCK(hadc);
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2254      	movs	r2, #84	@ 0x54
 8002024:	5c9b      	ldrb	r3, [r3, r2]
 8002026:	2b01      	cmp	r3, #1
 8002028:	d101      	bne.n	800202e <HAL_ADCEx_Calibration_Start+0x1e>
 800202a:	2302      	movs	r3, #2
 800202c:	e0dd      	b.n	80021ea <HAL_ADCEx_Calibration_Start+0x1da>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	2254      	movs	r2, #84	@ 0x54
 8002032:	2101      	movs	r1, #1
 8002034:	5499      	strb	r1, [r3, r2]

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8002036:	231f      	movs	r3, #31
 8002038:	18fc      	adds	r4, r7, r3
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	0018      	movs	r0, r3
 800203e:	f7ff fe63 	bl	8001d08 <ADC_Disable>
 8002042:	0003      	movs	r3, r0
 8002044:	7023      	strb	r3, [r4, #0]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	681b      	ldr	r3, [r3, #0]
 800204a:	0018      	movs	r0, r3
 800204c:	f7ff ffa6 	bl	8001f9c <LL_ADC_IsEnabled>
 8002050:	1e03      	subs	r3, r0, #0
 8002052:	d000      	beq.n	8002056 <HAL_ADCEx_Calibration_Start+0x46>
 8002054:	e0bc      	b.n	80021d0 <HAL_ADCEx_Calibration_Start+0x1c0>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800205a:	4a66      	ldr	r2, [pc, #408]	@ (80021f4 <HAL_ADCEx_Calibration_Start+0x1e4>)
 800205c:	4013      	ands	r3, r2
 800205e:	2202      	movs	r2, #2
 8002060:	431a      	orrs	r2, r3
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	659a      	str	r2, [r3, #88]	@ 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_cfgr1 = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8002066:	687b      	ldr	r3, [r7, #4]
 8002068:	681b      	ldr	r3, [r3, #0]
 800206a:	68db      	ldr	r3, [r3, #12]
 800206c:	4a62      	ldr	r2, [pc, #392]	@ (80021f8 <HAL_ADCEx_Calibration_Start+0x1e8>)
 800206e:	4013      	ands	r3, r2
 8002070:	61bb      	str	r3, [r7, #24]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG | ADC_CFGR1_AUTOFF);
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	681b      	ldr	r3, [r3, #0]
 8002076:	68da      	ldr	r2, [r3, #12]
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	495f      	ldr	r1, [pc, #380]	@ (80021fc <HAL_ADCEx_Calibration_Start+0x1ec>)
 800207e:	400a      	ands	r2, r1
 8002080:	60da      	str	r2, [r3, #12]

    /* ADC calibration procedure */
    /* Note: Perform an averaging of 8 calibrations for optimized accuracy */
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 8002082:	2300      	movs	r3, #0
 8002084:	627b      	str	r3, [r7, #36]	@ 0x24
 8002086:	e02d      	b.n	80020e4 <HAL_ADCEx_Calibration_Start+0xd4>
    {
      /* Start ADC calibration */
      LL_ADC_StartCalibration(hadc->Instance);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	0018      	movs	r0, r3
 800208e:	f7ff ff97 	bl	8001fc0 <LL_ADC_StartCalibration>

      /* Wait for calibration completion */
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8002092:	e014      	b.n	80020be <HAL_ADCEx_Calibration_Start+0xae>
      {
        wait_loop_index++;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	3301      	adds	r3, #1
 8002098:	60fb      	str	r3, [r7, #12]
        if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 800209a:	68fb      	ldr	r3, [r7, #12]
 800209c:	4a58      	ldr	r2, [pc, #352]	@ (8002200 <HAL_ADCEx_Calibration_Start+0x1f0>)
 800209e:	4293      	cmp	r3, r2
 80020a0:	d90d      	bls.n	80020be <HAL_ADCEx_Calibration_Start+0xae>
        {
          /* Update ADC state machine to error */
          ADC_STATE_CLR_SET(hadc->State,
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80020a6:	2212      	movs	r2, #18
 80020a8:	4393      	bics	r3, r2
 80020aa:	2210      	movs	r2, #16
 80020ac:	431a      	orrs	r2, r3
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	659a      	str	r2, [r3, #88]	@ 0x58
                            HAL_ADC_STATE_BUSY_INTERNAL,
                            HAL_ADC_STATE_ERROR_INTERNAL);

          __HAL_UNLOCK(hadc);
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2254      	movs	r2, #84	@ 0x54
 80020b6:	2100      	movs	r1, #0
 80020b8:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80020ba:	2301      	movs	r3, #1
 80020bc:	e095      	b.n	80021ea <HAL_ADCEx_Calibration_Start+0x1da>
      while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 80020be:	687b      	ldr	r3, [r7, #4]
 80020c0:	681b      	ldr	r3, [r3, #0]
 80020c2:	0018      	movs	r0, r3
 80020c4:	f7ff ff90 	bl	8001fe8 <LL_ADC_IsCalibrationOnGoing>
 80020c8:	1e03      	subs	r3, r0, #0
 80020ca:	d1e3      	bne.n	8002094 <HAL_ADCEx_Calibration_Start+0x84>
        }
      }

      calibration_factor_accumulated += LL_ADC_GetCalibrationFactor(hadc->Instance);
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	0018      	movs	r0, r3
 80020d2:	f7ff ff32 	bl	8001f3a <LL_ADC_GetCalibrationFactor>
 80020d6:	0002      	movs	r2, r0
 80020d8:	6a3b      	ldr	r3, [r7, #32]
 80020da:	189b      	adds	r3, r3, r2
 80020dc:	623b      	str	r3, [r7, #32]
    for (calibration_index = 0UL; calibration_index < 8UL; calibration_index++)
 80020de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e0:	3301      	adds	r3, #1
 80020e2:	627b      	str	r3, [r7, #36]	@ 0x24
 80020e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80020e6:	2b07      	cmp	r3, #7
 80020e8:	d9ce      	bls.n	8002088 <HAL_ADCEx_Calibration_Start+0x78>
    }
    /* Compute average */
    calibration_factor_accumulated /= calibration_index;
 80020ea:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80020ec:	6a38      	ldr	r0, [r7, #32]
 80020ee:	f7fe f813 	bl	8000118 <__udivsi3>
 80020f2:	0003      	movs	r3, r0
 80020f4:	623b      	str	r3, [r7, #32]

    /* Apply calibration factor (requires ADC enable and disable process) */
    LL_ADC_Enable(hadc->Instance);
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	0018      	movs	r0, r3
 80020fc:	f7ff ff2a 	bl	8001f54 <LL_ADC_Enable>

    /* Case of ADC clocked at low frequency: Delay required between ADC enable and disable actions */
    if (LL_ADC_GetClock(hadc->Instance) == LL_ADC_CLOCK_ASYNC)
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	0018      	movs	r0, r3
 8002106:	f7ff fef8 	bl	8001efa <LL_ADC_GetClock>
 800210a:	1e03      	subs	r3, r0, #0
 800210c:	d11b      	bne.n	8002146 <HAL_ADCEx_Calibration_Start+0x136>
    {
      adc_clk_async_presc = LL_ADC_GetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800210e:	4b3d      	ldr	r3, [pc, #244]	@ (8002204 <HAL_ADCEx_Calibration_Start+0x1f4>)
 8002110:	0018      	movs	r0, r3
 8002112:	f7ff fee5 	bl	8001ee0 <LL_ADC_GetCommonClock>
 8002116:	0003      	movs	r3, r0
 8002118:	617b      	str	r3, [r7, #20]

      if (adc_clk_async_presc >= LL_ADC_CLOCK_ASYNC_DIV16)
 800211a:	697a      	ldr	r2, [r7, #20]
 800211c:	23e0      	movs	r3, #224	@ 0xe0
 800211e:	035b      	lsls	r3, r3, #13
 8002120:	429a      	cmp	r2, r3
 8002122:	d310      	bcc.n	8002146 <HAL_ADCEx_Calibration_Start+0x136>
      {
        /* Delay loop initialization and execution */
        /* Delay depends on ADC clock prescaler: Compute ADC clock asynchronous prescaler to decimal format */
        delay_cpu_cycles = (1UL << ((adc_clk_async_presc >> ADC_CCR_PRESC_Pos) - 3UL));
 8002124:	697b      	ldr	r3, [r7, #20]
 8002126:	0c9b      	lsrs	r3, r3, #18
 8002128:	3b03      	subs	r3, #3
 800212a:	2201      	movs	r2, #1
 800212c:	409a      	lsls	r2, r3
 800212e:	0013      	movs	r3, r2
 8002130:	60bb      	str	r3, [r7, #8]
        /* Divide variable by 2 to compensate partially CPU processing cycles */
        delay_cpu_cycles >>= 1UL;
 8002132:	68bb      	ldr	r3, [r7, #8]
 8002134:	085b      	lsrs	r3, r3, #1
 8002136:	60bb      	str	r3, [r7, #8]

        while (delay_cpu_cycles != 0UL)
 8002138:	e002      	b.n	8002140 <HAL_ADCEx_Calibration_Start+0x130>
        {
          delay_cpu_cycles--;
 800213a:	68bb      	ldr	r3, [r7, #8]
 800213c:	3b01      	subs	r3, #1
 800213e:	60bb      	str	r3, [r7, #8]
        while (delay_cpu_cycles != 0UL)
 8002140:	68bb      	ldr	r3, [r7, #8]
 8002142:	2b00      	cmp	r3, #0
 8002144:	d1f9      	bne.n	800213a <HAL_ADCEx_Calibration_Start+0x12a>
        }
      }
    }

    LL_ADC_SetCalibrationFactor(hadc->Instance, calibration_factor_accumulated);
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	681b      	ldr	r3, [r3, #0]
 800214a:	6a3a      	ldr	r2, [r7, #32]
 800214c:	0011      	movs	r1, r2
 800214e:	0018      	movs	r0, r3
 8002150:	f7ff fedf 	bl	8001f12 <LL_ADC_SetCalibrationFactor>
    LL_ADC_Disable(hadc->Instance);
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	0018      	movs	r0, r3
 800215a:	f7ff ff0d 	bl	8001f78 <LL_ADC_Disable>

    /* Wait for ADC effectively disabled before changing configuration */
    /* Get tick count */
    tickstart = HAL_GetTick();
 800215e:	f7fe fe5f 	bl	8000e20 <HAL_GetTick>
 8002162:	0003      	movs	r3, r0
 8002164:	613b      	str	r3, [r7, #16]

    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002166:	e01b      	b.n	80021a0 <HAL_ADCEx_Calibration_Start+0x190>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002168:	f7fe fe5a 	bl	8000e20 <HAL_GetTick>
 800216c:	0002      	movs	r2, r0
 800216e:	693b      	ldr	r3, [r7, #16]
 8002170:	1ad3      	subs	r3, r2, r3
 8002172:	2b02      	cmp	r3, #2
 8002174:	d914      	bls.n	80021a0 <HAL_ADCEx_Calibration_Start+0x190>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	681b      	ldr	r3, [r3, #0]
 800217a:	0018      	movs	r0, r3
 800217c:	f7ff ff0e 	bl	8001f9c <LL_ADC_IsEnabled>
 8002180:	1e03      	subs	r3, r0, #0
 8002182:	d00d      	beq.n	80021a0 <HAL_ADCEx_Calibration_Start+0x190>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002184:	687b      	ldr	r3, [r7, #4]
 8002186:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002188:	2210      	movs	r2, #16
 800218a:	431a      	orrs	r2, r3
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	659a      	str	r2, [r3, #88]	@ 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002194:	2201      	movs	r2, #1
 8002196:	431a      	orrs	r2, r3
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	65da      	str	r2, [r3, #92]	@ 0x5c

          return HAL_ERROR;
 800219c:	2301      	movs	r3, #1
 800219e:	e024      	b.n	80021ea <HAL_ADCEx_Calibration_Start+0x1da>
    while (LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	0018      	movs	r0, r3
 80021a6:	f7ff fef9 	bl	8001f9c <LL_ADC_IsEnabled>
 80021aa:	1e03      	subs	r3, r0, #0
 80021ac:	d1dc      	bne.n	8002168 <HAL_ADCEx_Calibration_Start+0x158>
        }
      }
    }

    /* Restore configuration after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_cfgr1);
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	68d9      	ldr	r1, [r3, #12]
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	69ba      	ldr	r2, [r7, #24]
 80021ba:	430a      	orrs	r2, r1
 80021bc:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80021be:	687b      	ldr	r3, [r7, #4]
 80021c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021c2:	2203      	movs	r2, #3
 80021c4:	4393      	bics	r3, r2
 80021c6:	2201      	movs	r2, #1
 80021c8:	431a      	orrs	r2, r3
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	659a      	str	r2, [r3, #88]	@ 0x58
 80021ce:	e005      	b.n	80021dc <HAL_ADCEx_Calibration_Start+0x1cc>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80021d4:	2210      	movs	r2, #16
 80021d6:	431a      	orrs	r2, r3
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  __HAL_UNLOCK(hadc);
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	2254      	movs	r2, #84	@ 0x54
 80021e0:	2100      	movs	r1, #0
 80021e2:	5499      	strb	r1, [r3, r2]

  return tmp_hal_status;
 80021e4:	231f      	movs	r3, #31
 80021e6:	18fb      	adds	r3, r7, r3
 80021e8:	781b      	ldrb	r3, [r3, #0]
}
 80021ea:	0018      	movs	r0, r3
 80021ec:	46bd      	mov	sp, r7
 80021ee:	b00b      	add	sp, #44	@ 0x2c
 80021f0:	bd90      	pop	{r4, r7, pc}
 80021f2:	46c0      	nop			@ (mov r8, r8)
 80021f4:	fffffefd 	.word	0xfffffefd
 80021f8:	00008003 	.word	0x00008003
 80021fc:	ffff7ffc 	.word	0xffff7ffc
 8002200:	0002f1ff 	.word	0x0002f1ff
 8002204:	40012708 	.word	0x40012708

08002208 <HAL_ADCEx_LevelOutOfWindow2Callback>:
  * @brief  Analog watchdog 2 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow2Callback(ADC_HandleTypeDef *hadc)
{
 8002208:	b580      	push	{r7, lr}
 800220a:	b082      	sub	sp, #8
 800220c:	af00      	add	r7, sp, #0
 800220e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow2Callback must be implemented in the user file.
  */
}
 8002210:	46c0      	nop			@ (mov r8, r8)
 8002212:	46bd      	mov	sp, r7
 8002214:	b002      	add	sp, #8
 8002216:	bd80      	pop	{r7, pc}

08002218 <HAL_ADCEx_LevelOutOfWindow3Callback>:
  * @brief  Analog watchdog 3 callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_LevelOutOfWindow3Callback(ADC_HandleTypeDef *hadc)
{
 8002218:	b580      	push	{r7, lr}
 800221a:	b082      	sub	sp, #8
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_LevelOutOfWindow3Callback must be implemented in the user file.
  */
}
 8002220:	46c0      	nop			@ (mov r8, r8)
 8002222:	46bd      	mov	sp, r7
 8002224:	b002      	add	sp, #8
 8002226:	bd80      	pop	{r7, pc}

08002228 <HAL_ADCEx_EndOfSamplingCallback>:
  * @brief  End Of Sampling callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_EndOfSamplingCallback(ADC_HandleTypeDef *hadc)
{
 8002228:	b580      	push	{r7, lr}
 800222a:	b082      	sub	sp, #8
 800222c:	af00      	add	r7, sp, #0
 800222e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_EndOfSamplingCallback must be implemented in the user file.
  */
}
 8002230:	46c0      	nop			@ (mov r8, r8)
 8002232:	46bd      	mov	sp, r7
 8002234:	b002      	add	sp, #8
 8002236:	bd80      	pop	{r7, pc}

08002238 <HAL_ADCEx_ChannelConfigReadyCallback>:
  * @brief  ADC channel configuration ready callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADCEx_ChannelConfigReadyCallback(ADC_HandleTypeDef *hadc)
{
 8002238:	b580      	push	{r7, lr}
 800223a:	b082      	sub	sp, #8
 800223c:	af00      	add	r7, sp, #0
 800223e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_ChannelConfigReadyCallback must be implemented in the user file.
  */
}
 8002240:	46c0      	nop			@ (mov r8, r8)
 8002242:	46bd      	mov	sp, r7
 8002244:	b002      	add	sp, #8
 8002246:	bd80      	pop	{r7, pc}

08002248 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002248:	b580      	push	{r7, lr}
 800224a:	b082      	sub	sp, #8
 800224c:	af00      	add	r7, sp, #0
 800224e:	0002      	movs	r2, r0
 8002250:	1dfb      	adds	r3, r7, #7
 8002252:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8002254:	1dfb      	adds	r3, r7, #7
 8002256:	781b      	ldrb	r3, [r3, #0]
 8002258:	2b7f      	cmp	r3, #127	@ 0x7f
 800225a:	d809      	bhi.n	8002270 <__NVIC_EnableIRQ+0x28>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800225c:	1dfb      	adds	r3, r7, #7
 800225e:	781b      	ldrb	r3, [r3, #0]
 8002260:	001a      	movs	r2, r3
 8002262:	231f      	movs	r3, #31
 8002264:	401a      	ands	r2, r3
 8002266:	4b04      	ldr	r3, [pc, #16]	@ (8002278 <__NVIC_EnableIRQ+0x30>)
 8002268:	2101      	movs	r1, #1
 800226a:	4091      	lsls	r1, r2
 800226c:	000a      	movs	r2, r1
 800226e:	601a      	str	r2, [r3, #0]
    __COMPILER_BARRIER();
  }
}
 8002270:	46c0      	nop			@ (mov r8, r8)
 8002272:	46bd      	mov	sp, r7
 8002274:	b002      	add	sp, #8
 8002276:	bd80      	pop	{r7, pc}
 8002278:	e000e100 	.word	0xe000e100

0800227c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800227c:	b590      	push	{r4, r7, lr}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	0002      	movs	r2, r0
 8002284:	6039      	str	r1, [r7, #0]
 8002286:	1dfb      	adds	r3, r7, #7
 8002288:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 800228a:	1dfb      	adds	r3, r7, #7
 800228c:	781b      	ldrb	r3, [r3, #0]
 800228e:	2b7f      	cmp	r3, #127	@ 0x7f
 8002290:	d828      	bhi.n	80022e4 <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8002292:	4a2f      	ldr	r2, [pc, #188]	@ (8002350 <__NVIC_SetPriority+0xd4>)
 8002294:	1dfb      	adds	r3, r7, #7
 8002296:	781b      	ldrb	r3, [r3, #0]
 8002298:	b25b      	sxtb	r3, r3
 800229a:	089b      	lsrs	r3, r3, #2
 800229c:	33c0      	adds	r3, #192	@ 0xc0
 800229e:	009b      	lsls	r3, r3, #2
 80022a0:	589b      	ldr	r3, [r3, r2]
 80022a2:	1dfa      	adds	r2, r7, #7
 80022a4:	7812      	ldrb	r2, [r2, #0]
 80022a6:	0011      	movs	r1, r2
 80022a8:	2203      	movs	r2, #3
 80022aa:	400a      	ands	r2, r1
 80022ac:	00d2      	lsls	r2, r2, #3
 80022ae:	21ff      	movs	r1, #255	@ 0xff
 80022b0:	4091      	lsls	r1, r2
 80022b2:	000a      	movs	r2, r1
 80022b4:	43d2      	mvns	r2, r2
 80022b6:	401a      	ands	r2, r3
 80022b8:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	019b      	lsls	r3, r3, #6
 80022be:	22ff      	movs	r2, #255	@ 0xff
 80022c0:	401a      	ands	r2, r3
 80022c2:	1dfb      	adds	r3, r7, #7
 80022c4:	781b      	ldrb	r3, [r3, #0]
 80022c6:	0018      	movs	r0, r3
 80022c8:	2303      	movs	r3, #3
 80022ca:	4003      	ands	r3, r0
 80022cc:	00db      	lsls	r3, r3, #3
 80022ce:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80022d0:	481f      	ldr	r0, [pc, #124]	@ (8002350 <__NVIC_SetPriority+0xd4>)
 80022d2:	1dfb      	adds	r3, r7, #7
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	b25b      	sxtb	r3, r3
 80022d8:	089b      	lsrs	r3, r3, #2
 80022da:	430a      	orrs	r2, r1
 80022dc:	33c0      	adds	r3, #192	@ 0xc0
 80022de:	009b      	lsls	r3, r3, #2
 80022e0:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 80022e2:	e031      	b.n	8002348 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 80022e4:	4a1b      	ldr	r2, [pc, #108]	@ (8002354 <__NVIC_SetPriority+0xd8>)
 80022e6:	1dfb      	adds	r3, r7, #7
 80022e8:	781b      	ldrb	r3, [r3, #0]
 80022ea:	0019      	movs	r1, r3
 80022ec:	230f      	movs	r3, #15
 80022ee:	400b      	ands	r3, r1
 80022f0:	3b08      	subs	r3, #8
 80022f2:	089b      	lsrs	r3, r3, #2
 80022f4:	3306      	adds	r3, #6
 80022f6:	009b      	lsls	r3, r3, #2
 80022f8:	18d3      	adds	r3, r2, r3
 80022fa:	3304      	adds	r3, #4
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	1dfa      	adds	r2, r7, #7
 8002300:	7812      	ldrb	r2, [r2, #0]
 8002302:	0011      	movs	r1, r2
 8002304:	2203      	movs	r2, #3
 8002306:	400a      	ands	r2, r1
 8002308:	00d2      	lsls	r2, r2, #3
 800230a:	21ff      	movs	r1, #255	@ 0xff
 800230c:	4091      	lsls	r1, r2
 800230e:	000a      	movs	r2, r1
 8002310:	43d2      	mvns	r2, r2
 8002312:	401a      	ands	r2, r3
 8002314:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8002316:	683b      	ldr	r3, [r7, #0]
 8002318:	019b      	lsls	r3, r3, #6
 800231a:	22ff      	movs	r2, #255	@ 0xff
 800231c:	401a      	ands	r2, r3
 800231e:	1dfb      	adds	r3, r7, #7
 8002320:	781b      	ldrb	r3, [r3, #0]
 8002322:	0018      	movs	r0, r3
 8002324:	2303      	movs	r3, #3
 8002326:	4003      	ands	r3, r0
 8002328:	00db      	lsls	r3, r3, #3
 800232a:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 800232c:	4809      	ldr	r0, [pc, #36]	@ (8002354 <__NVIC_SetPriority+0xd8>)
 800232e:	1dfb      	adds	r3, r7, #7
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	001c      	movs	r4, r3
 8002334:	230f      	movs	r3, #15
 8002336:	4023      	ands	r3, r4
 8002338:	3b08      	subs	r3, #8
 800233a:	089b      	lsrs	r3, r3, #2
 800233c:	430a      	orrs	r2, r1
 800233e:	3306      	adds	r3, #6
 8002340:	009b      	lsls	r3, r3, #2
 8002342:	18c3      	adds	r3, r0, r3
 8002344:	3304      	adds	r3, #4
 8002346:	601a      	str	r2, [r3, #0]
}
 8002348:	46c0      	nop			@ (mov r8, r8)
 800234a:	46bd      	mov	sp, r7
 800234c:	b003      	add	sp, #12
 800234e:	bd90      	pop	{r4, r7, pc}
 8002350:	e000e100 	.word	0xe000e100
 8002354:	e000ed00 	.word	0xe000ed00

08002358 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b082      	sub	sp, #8
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	1e5a      	subs	r2, r3, #1
 8002364:	2380      	movs	r3, #128	@ 0x80
 8002366:	045b      	lsls	r3, r3, #17
 8002368:	429a      	cmp	r2, r3
 800236a:	d301      	bcc.n	8002370 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 800236c:	2301      	movs	r3, #1
 800236e:	e010      	b.n	8002392 <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002370:	4b0a      	ldr	r3, [pc, #40]	@ (800239c <SysTick_Config+0x44>)
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	3a01      	subs	r2, #1
 8002376:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002378:	2301      	movs	r3, #1
 800237a:	425b      	negs	r3, r3
 800237c:	2103      	movs	r1, #3
 800237e:	0018      	movs	r0, r3
 8002380:	f7ff ff7c 	bl	800227c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002384:	4b05      	ldr	r3, [pc, #20]	@ (800239c <SysTick_Config+0x44>)
 8002386:	2200      	movs	r2, #0
 8002388:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800238a:	4b04      	ldr	r3, [pc, #16]	@ (800239c <SysTick_Config+0x44>)
 800238c:	2207      	movs	r2, #7
 800238e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002390:	2300      	movs	r3, #0
}
 8002392:	0018      	movs	r0, r3
 8002394:	46bd      	mov	sp, r7
 8002396:	b002      	add	sp, #8
 8002398:	bd80      	pop	{r7, pc}
 800239a:	46c0      	nop			@ (mov r8, r8)
 800239c:	e000e010 	.word	0xe000e010

080023a0 <HAL_NVIC_SetPriority>:
  *         with stm32g0xx devices, this parameter is a dummy value and it is ignored, because
  *         no subpriority supported in Cortex M0+ based products.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023a0:	b580      	push	{r7, lr}
 80023a2:	b084      	sub	sp, #16
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	60b9      	str	r1, [r7, #8]
 80023a8:	607a      	str	r2, [r7, #4]
 80023aa:	210f      	movs	r1, #15
 80023ac:	187b      	adds	r3, r7, r1
 80023ae:	1c02      	adds	r2, r0, #0
 80023b0:	701a      	strb	r2, [r3, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(SubPriority);

  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn, PreemptPriority);
 80023b2:	68ba      	ldr	r2, [r7, #8]
 80023b4:	187b      	adds	r3, r7, r1
 80023b6:	781b      	ldrb	r3, [r3, #0]
 80023b8:	b25b      	sxtb	r3, r3
 80023ba:	0011      	movs	r1, r2
 80023bc:	0018      	movs	r0, r3
 80023be:	f7ff ff5d 	bl	800227c <__NVIC_SetPriority>
}
 80023c2:	46c0      	nop			@ (mov r8, r8)
 80023c4:	46bd      	mov	sp, r7
 80023c6:	b004      	add	sp, #16
 80023c8:	bd80      	pop	{r7, pc}

080023ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023ca:	b580      	push	{r7, lr}
 80023cc:	b082      	sub	sp, #8
 80023ce:	af00      	add	r7, sp, #0
 80023d0:	0002      	movs	r2, r0
 80023d2:	1dfb      	adds	r3, r7, #7
 80023d4:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023d6:	1dfb      	adds	r3, r7, #7
 80023d8:	781b      	ldrb	r3, [r3, #0]
 80023da:	b25b      	sxtb	r3, r3
 80023dc:	0018      	movs	r0, r3
 80023de:	f7ff ff33 	bl	8002248 <__NVIC_EnableIRQ>
}
 80023e2:	46c0      	nop			@ (mov r8, r8)
 80023e4:	46bd      	mov	sp, r7
 80023e6:	b002      	add	sp, #8
 80023e8:	bd80      	pop	{r7, pc}

080023ea <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80023ea:	b580      	push	{r7, lr}
 80023ec:	b082      	sub	sp, #8
 80023ee:	af00      	add	r7, sp, #0
 80023f0:	6078      	str	r0, [r7, #4]
  return SysTick_Config(TicksNumb);
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	0018      	movs	r0, r3
 80023f6:	f7ff ffaf 	bl	8002358 <SysTick_Config>
 80023fa:	0003      	movs	r3, r0
}
 80023fc:	0018      	movs	r0, r3
 80023fe:	46bd      	mov	sp, r7
 8002400:	b002      	add	sp, #8
 8002402:	bd80      	pop	{r7, pc}

08002404 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002404:	b580      	push	{r7, lr}
 8002406:	b082      	sub	sp, #8
 8002408:	af00      	add	r7, sp, #0
 800240a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	2b00      	cmp	r3, #0
 8002410:	d101      	bne.n	8002416 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002412:	2301      	movs	r3, #1
 8002414:	e077      	b.n	8002506 <HAL_DMA_Init+0x102>
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	4a3d      	ldr	r2, [pc, #244]	@ (8002510 <HAL_DMA_Init+0x10c>)
 800241c:	4694      	mov	ip, r2
 800241e:	4463      	add	r3, ip
 8002420:	2114      	movs	r1, #20
 8002422:	0018      	movs	r0, r3
 8002424:	f7fd fe78 	bl	8000118 <__udivsi3>
 8002428:	0003      	movs	r3, r0
 800242a:	009a      	lsls	r2, r3, #2
 800242c:	687b      	ldr	r3, [r7, #4]
 800242e:	641a      	str	r2, [r3, #64]	@ 0x40
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002430:	687b      	ldr	r3, [r7, #4]
 8002432:	2225      	movs	r2, #37	@ 0x25
 8002434:	2102      	movs	r1, #2
 8002436:	5499      	strb	r1, [r3, r2]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	681a      	ldr	r2, [r3, #0]
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	4934      	ldr	r1, [pc, #208]	@ (8002514 <HAL_DMA_Init+0x110>)
 8002444:	400a      	ands	r2, r1
 8002446:	601a      	str	r2, [r3, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	6819      	ldr	r1, [r3, #0]
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	689a      	ldr	r2, [r3, #8]
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	68db      	ldr	r3, [r3, #12]
 8002456:	431a      	orrs	r2, r3
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	691b      	ldr	r3, [r3, #16]
 800245c:	431a      	orrs	r2, r3
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	695b      	ldr	r3, [r3, #20]
 8002462:	431a      	orrs	r2, r3
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	699b      	ldr	r3, [r3, #24]
 8002468:	431a      	orrs	r2, r3
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	69db      	ldr	r3, [r3, #28]
 800246e:	431a      	orrs	r2, r3
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6a1b      	ldr	r3, [r3, #32]
 8002474:	431a      	orrs	r2, r3
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	430a      	orrs	r2, r1
 800247c:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	0018      	movs	r0, r3
 8002482:	f000 f9c1 	bl	8002808 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	689a      	ldr	r2, [r3, #8]
 800248a:	2380      	movs	r3, #128	@ 0x80
 800248c:	01db      	lsls	r3, r3, #7
 800248e:	429a      	cmp	r2, r3
 8002490:	d102      	bne.n	8002498 <HAL_DMA_Init+0x94>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	2200      	movs	r2, #0
 8002496:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	685a      	ldr	r2, [r3, #4]
 800249c:	687b      	ldr	r3, [r7, #4]
 800249e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80024a0:	213f      	movs	r1, #63	@ 0x3f
 80024a2:	400a      	ands	r2, r1
 80024a4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80024aa:	687a      	ldr	r2, [r7, #4]
 80024ac:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80024ae:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	685b      	ldr	r3, [r3, #4]
 80024b4:	2b00      	cmp	r3, #0
 80024b6:	d011      	beq.n	80024dc <HAL_DMA_Init+0xd8>
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	685b      	ldr	r3, [r3, #4]
 80024bc:	2b04      	cmp	r3, #4
 80024be:	d80d      	bhi.n	80024dc <HAL_DMA_Init+0xd8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	0018      	movs	r0, r3
 80024c4:	f000 f9cc 	bl	8002860 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80024cc:	2200      	movs	r2, #0
 80024ce:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80024d4:	687a      	ldr	r2, [r7, #4]
 80024d6:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80024d8:	605a      	str	r2, [r3, #4]
 80024da:	e008      	b.n	80024ee <HAL_DMA_Init+0xea>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	2200      	movs	r2, #0
 80024e0:	651a      	str	r2, [r3, #80]	@ 0x50
    hdma->DMAmuxRequestGenStatus = 0U;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2200      	movs	r2, #0
 80024e6:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2200      	movs	r2, #0
 80024ec:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	2200      	movs	r2, #0
 80024f2:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	2225      	movs	r2, #37	@ 0x25
 80024f8:	2101      	movs	r1, #1
 80024fa:	5499      	strb	r1, [r3, r2]

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	2224      	movs	r2, #36	@ 0x24
 8002500:	2100      	movs	r1, #0
 8002502:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002504:	2300      	movs	r3, #0
}
 8002506:	0018      	movs	r0, r3
 8002508:	46bd      	mov	sp, r7
 800250a:	b002      	add	sp, #8
 800250c:	bd80      	pop	{r7, pc}
 800250e:	46c0      	nop			@ (mov r8, r8)
 8002510:	bffdfff8 	.word	0xbffdfff8
 8002514:	ffff800f 	.word	0xffff800f

08002518 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002518:	b580      	push	{r7, lr}
 800251a:	b086      	sub	sp, #24
 800251c:	af00      	add	r7, sp, #0
 800251e:	60f8      	str	r0, [r7, #12]
 8002520:	60b9      	str	r1, [r7, #8]
 8002522:	607a      	str	r2, [r7, #4]
 8002524:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002526:	2317      	movs	r3, #23
 8002528:	18fb      	adds	r3, r7, r3
 800252a:	2200      	movs	r2, #0
 800252c:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	2224      	movs	r2, #36	@ 0x24
 8002532:	5c9b      	ldrb	r3, [r3, r2]
 8002534:	2b01      	cmp	r3, #1
 8002536:	d101      	bne.n	800253c <HAL_DMA_Start_IT+0x24>
 8002538:	2302      	movs	r3, #2
 800253a:	e06f      	b.n	800261c <HAL_DMA_Start_IT+0x104>
 800253c:	68fb      	ldr	r3, [r7, #12]
 800253e:	2224      	movs	r2, #36	@ 0x24
 8002540:	2101      	movs	r1, #1
 8002542:	5499      	strb	r1, [r3, r2]

  if (hdma->State == HAL_DMA_STATE_READY)
 8002544:	68fb      	ldr	r3, [r7, #12]
 8002546:	2225      	movs	r2, #37	@ 0x25
 8002548:	5c9b      	ldrb	r3, [r3, r2]
 800254a:	b2db      	uxtb	r3, r3
 800254c:	2b01      	cmp	r3, #1
 800254e:	d157      	bne.n	8002600 <HAL_DMA_Start_IT+0xe8>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002550:	68fb      	ldr	r3, [r7, #12]
 8002552:	2225      	movs	r2, #37	@ 0x25
 8002554:	2102      	movs	r1, #2
 8002556:	5499      	strb	r1, [r3, r2]
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002558:	68fb      	ldr	r3, [r7, #12]
 800255a:	2200      	movs	r2, #0
 800255c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 800255e:	68fb      	ldr	r3, [r7, #12]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	68fb      	ldr	r3, [r7, #12]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	2101      	movs	r1, #1
 800256a:	438a      	bics	r2, r1
 800256c:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 800256e:	683b      	ldr	r3, [r7, #0]
 8002570:	687a      	ldr	r2, [r7, #4]
 8002572:	68b9      	ldr	r1, [r7, #8]
 8002574:	68f8      	ldr	r0, [r7, #12]
 8002576:	f000 f907 	bl	8002788 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800257e:	2b00      	cmp	r3, #0
 8002580:	d008      	beq.n	8002594 <HAL_DMA_Start_IT+0x7c>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002582:	68fb      	ldr	r3, [r7, #12]
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	681a      	ldr	r2, [r3, #0]
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	681b      	ldr	r3, [r3, #0]
 800258c:	210e      	movs	r1, #14
 800258e:	430a      	orrs	r2, r1
 8002590:	601a      	str	r2, [r3, #0]
 8002592:	e00f      	b.n	80025b4 <HAL_DMA_Start_IT+0x9c>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002594:	68fb      	ldr	r3, [r7, #12]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	681a      	ldr	r2, [r3, #0]
 800259a:	68fb      	ldr	r3, [r7, #12]
 800259c:	681b      	ldr	r3, [r3, #0]
 800259e:	2104      	movs	r1, #4
 80025a0:	438a      	bics	r2, r1
 80025a2:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80025a4:	68fb      	ldr	r3, [r7, #12]
 80025a6:	681b      	ldr	r3, [r3, #0]
 80025a8:	681a      	ldr	r2, [r3, #0]
 80025aa:	68fb      	ldr	r3, [r7, #12]
 80025ac:	681b      	ldr	r3, [r3, #0]
 80025ae:	210a      	movs	r1, #10
 80025b0:	430a      	orrs	r2, r1
 80025b2:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025b8:	681a      	ldr	r2, [r3, #0]
 80025ba:	2380      	movs	r3, #128	@ 0x80
 80025bc:	025b      	lsls	r3, r3, #9
 80025be:	4013      	ands	r3, r2
 80025c0:	d008      	beq.n	80025d4 <HAL_DMA_Start_IT+0xbc>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80025c2:	68fb      	ldr	r3, [r7, #12]
 80025c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025c6:	681a      	ldr	r2, [r3, #0]
 80025c8:	68fb      	ldr	r3, [r7, #12]
 80025ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80025cc:	2180      	movs	r1, #128	@ 0x80
 80025ce:	0049      	lsls	r1, r1, #1
 80025d0:	430a      	orrs	r2, r1
 80025d2:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80025d4:	68fb      	ldr	r3, [r7, #12]
 80025d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80025d8:	2b00      	cmp	r3, #0
 80025da:	d008      	beq.n	80025ee <HAL_DMA_Start_IT+0xd6>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80025e0:	681a      	ldr	r2, [r3, #0]
 80025e2:	68fb      	ldr	r3, [r7, #12]
 80025e4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80025e6:	2180      	movs	r1, #128	@ 0x80
 80025e8:	0049      	lsls	r1, r1, #1
 80025ea:	430a      	orrs	r2, r1
 80025ec:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	681a      	ldr	r2, [r3, #0]
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	2101      	movs	r1, #1
 80025fa:	430a      	orrs	r2, r1
 80025fc:	601a      	str	r2, [r3, #0]
 80025fe:	e00a      	b.n	8002616 <HAL_DMA_Start_IT+0xfe>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	2280      	movs	r2, #128	@ 0x80
 8002604:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002606:	68fb      	ldr	r3, [r7, #12]
 8002608:	2224      	movs	r2, #36	@ 0x24
 800260a:	2100      	movs	r1, #0
 800260c:	5499      	strb	r1, [r3, r2]

    /* Return error status */
    status = HAL_ERROR;
 800260e:	2317      	movs	r3, #23
 8002610:	18fb      	adds	r3, r7, r3
 8002612:	2201      	movs	r2, #1
 8002614:	701a      	strb	r2, [r3, #0]
  }

  return status;
 8002616:	2317      	movs	r3, #23
 8002618:	18fb      	adds	r3, r7, r3
 800261a:	781b      	ldrb	r3, [r3, #0]
}
 800261c:	0018      	movs	r0, r3
 800261e:	46bd      	mov	sp, r7
 8002620:	b006      	add	sp, #24
 8002622:	bd80      	pop	{r7, pc}

08002624 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b084      	sub	sp, #16
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
#if defined(DMA2)
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
#else
  uint32_t flag_it = DMA1->ISR;
 800262c:	4b55      	ldr	r3, [pc, #340]	@ (8002784 <HAL_DMA_IRQHandler+0x160>)
 800262e:	681b      	ldr	r3, [r3, #0]
 8002630:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */
  uint32_t source_it = hdma->Instance->CCR;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800263e:	221c      	movs	r2, #28
 8002640:	4013      	ands	r3, r2
 8002642:	2204      	movs	r2, #4
 8002644:	409a      	lsls	r2, r3
 8002646:	0013      	movs	r3, r2
 8002648:	68fa      	ldr	r2, [r7, #12]
 800264a:	4013      	ands	r3, r2
 800264c:	d027      	beq.n	800269e <HAL_DMA_IRQHandler+0x7a>
 800264e:	68bb      	ldr	r3, [r7, #8]
 8002650:	2204      	movs	r2, #4
 8002652:	4013      	ands	r3, r2
 8002654:	d023      	beq.n	800269e <HAL_DMA_IRQHandler+0x7a>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002656:	687b      	ldr	r3, [r7, #4]
 8002658:	681b      	ldr	r3, [r3, #0]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	2220      	movs	r2, #32
 800265e:	4013      	ands	r3, r2
 8002660:	d107      	bne.n	8002672 <HAL_DMA_IRQHandler+0x4e>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	681a      	ldr	r2, [r3, #0]
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	2104      	movs	r1, #4
 800266e:	438a      	bics	r2, r1
 8002670:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
#if defined(DMA2)
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
#else
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU)));
 8002672:	4b44      	ldr	r3, [pc, #272]	@ (8002784 <HAL_DMA_IRQHandler+0x160>)
 8002674:	6859      	ldr	r1, [r3, #4]
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800267a:	221c      	movs	r2, #28
 800267c:	4013      	ands	r3, r2
 800267e:	2204      	movs	r2, #4
 8002680:	409a      	lsls	r2, r3
 8002682:	4b40      	ldr	r3, [pc, #256]	@ (8002784 <HAL_DMA_IRQHandler+0x160>)
 8002684:	430a      	orrs	r2, r1
 8002686:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8002688:	687b      	ldr	r3, [r7, #4]
 800268a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800268c:	2b00      	cmp	r3, #0
 800268e:	d100      	bne.n	8002692 <HAL_DMA_IRQHandler+0x6e>
 8002690:	e073      	b.n	800277a <HAL_DMA_IRQHandler+0x156>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002696:	687a      	ldr	r2, [r7, #4]
 8002698:	0010      	movs	r0, r2
 800269a:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 800269c:	e06d      	b.n	800277a <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a2:	221c      	movs	r2, #28
 80026a4:	4013      	ands	r3, r2
 80026a6:	2202      	movs	r2, #2
 80026a8:	409a      	lsls	r2, r3
 80026aa:	0013      	movs	r3, r2
 80026ac:	68fa      	ldr	r2, [r7, #12]
 80026ae:	4013      	ands	r3, r2
 80026b0:	d02e      	beq.n	8002710 <HAL_DMA_IRQHandler+0xec>
 80026b2:	68bb      	ldr	r3, [r7, #8]
 80026b4:	2202      	movs	r2, #2
 80026b6:	4013      	ands	r3, r2
 80026b8:	d02a      	beq.n	8002710 <HAL_DMA_IRQHandler+0xec>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	681b      	ldr	r3, [r3, #0]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	2220      	movs	r2, #32
 80026c2:	4013      	ands	r3, r2
 80026c4:	d10b      	bne.n	80026de <HAL_DMA_IRQHandler+0xba>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	210a      	movs	r1, #10
 80026d2:	438a      	bics	r2, r1
 80026d4:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	2225      	movs	r2, #37	@ 0x25
 80026da:	2101      	movs	r1, #1
 80026dc:	5499      	strb	r1, [r3, r2]
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 80026de:	4b29      	ldr	r3, [pc, #164]	@ (8002784 <HAL_DMA_IRQHandler+0x160>)
 80026e0:	6859      	ldr	r1, [r3, #4]
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026e6:	221c      	movs	r2, #28
 80026e8:	4013      	ands	r3, r2
 80026ea:	2202      	movs	r2, #2
 80026ec:	409a      	lsls	r2, r3
 80026ee:	4b25      	ldr	r3, [pc, #148]	@ (8002784 <HAL_DMA_IRQHandler+0x160>)
 80026f0:	430a      	orrs	r2, r1
 80026f2:	605a      	str	r2, [r3, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	2224      	movs	r2, #36	@ 0x24
 80026f8:	2100      	movs	r1, #0
 80026fa:	5499      	strb	r1, [r3, r2]

      if (hdma->XferCpltCallback != NULL)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002700:	2b00      	cmp	r3, #0
 8002702:	d03a      	beq.n	800277a <HAL_DMA_IRQHandler+0x156>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002708:	687a      	ldr	r2, [r7, #4]
 800270a:	0010      	movs	r0, r2
 800270c:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 800270e:	e034      	b.n	800277a <HAL_DMA_IRQHandler+0x156>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8002710:	687b      	ldr	r3, [r7, #4]
 8002712:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002714:	221c      	movs	r2, #28
 8002716:	4013      	ands	r3, r2
 8002718:	2208      	movs	r2, #8
 800271a:	409a      	lsls	r2, r3
 800271c:	0013      	movs	r3, r2
 800271e:	68fa      	ldr	r2, [r7, #12]
 8002720:	4013      	ands	r3, r2
 8002722:	d02b      	beq.n	800277c <HAL_DMA_IRQHandler+0x158>
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	2208      	movs	r2, #8
 8002728:	4013      	ands	r3, r2
 800272a:	d027      	beq.n	800277c <HAL_DMA_IRQHandler+0x158>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	681a      	ldr	r2, [r3, #0]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	681b      	ldr	r3, [r3, #0]
 8002736:	210e      	movs	r1, #14
 8002738:	438a      	bics	r2, r1
 800273a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
#if defined(DMA2)
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
    __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 800273c:	4b11      	ldr	r3, [pc, #68]	@ (8002784 <HAL_DMA_IRQHandler+0x160>)
 800273e:	6859      	ldr	r1, [r3, #4]
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002744:	221c      	movs	r2, #28
 8002746:	4013      	ands	r3, r2
 8002748:	2201      	movs	r2, #1
 800274a:	409a      	lsls	r2, r3
 800274c:	4b0d      	ldr	r3, [pc, #52]	@ (8002784 <HAL_DMA_IRQHandler+0x160>)
 800274e:	430a      	orrs	r2, r1
 8002750:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2201      	movs	r2, #1
 8002756:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	2225      	movs	r2, #37	@ 0x25
 800275c:	2101      	movs	r1, #1
 800275e:	5499      	strb	r1, [r3, r2]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002760:	687b      	ldr	r3, [r7, #4]
 8002762:	2224      	movs	r2, #36	@ 0x24
 8002764:	2100      	movs	r1, #0
 8002766:	5499      	strb	r1, [r3, r2]

    if (hdma->XferErrorCallback != NULL)
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800276c:	2b00      	cmp	r3, #0
 800276e:	d005      	beq.n	800277c <HAL_DMA_IRQHandler+0x158>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002774:	687a      	ldr	r2, [r7, #4]
 8002776:	0010      	movs	r0, r2
 8002778:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800277a:	46c0      	nop			@ (mov r8, r8)
 800277c:	46c0      	nop			@ (mov r8, r8)
}
 800277e:	46bd      	mov	sp, r7
 8002780:	b004      	add	sp, #16
 8002782:	bd80      	pop	{r7, pc}
 8002784:	40020000 	.word	0x40020000

08002788 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b084      	sub	sp, #16
 800278c:	af00      	add	r7, sp, #0
 800278e:	60f8      	str	r0, [r7, #12]
 8002790:	60b9      	str	r1, [r7, #8]
 8002792:	607a      	str	r2, [r7, #4]
 8002794:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002796:	68fb      	ldr	r3, [r7, #12]
 8002798:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800279a:	68fa      	ldr	r2, [r7, #12]
 800279c:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800279e:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 80027a0:	68fb      	ldr	r3, [r7, #12]
 80027a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80027a4:	2b00      	cmp	r3, #0
 80027a6:	d004      	beq.n	80027b2 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80027ac:	68fa      	ldr	r2, [r7, #12]
 80027ae:	6d92      	ldr	r2, [r2, #88]	@ 0x58
 80027b0:	605a      	str	r2, [r3, #4]

  /* Clear all flags */
#if defined(DMA2)
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
#else
  __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_GI1 << (hdma->ChannelIndex & 0x1CU)));
 80027b2:	4b14      	ldr	r3, [pc, #80]	@ (8002804 <DMA_SetConfig+0x7c>)
 80027b4:	6859      	ldr	r1, [r3, #4]
 80027b6:	68fb      	ldr	r3, [r7, #12]
 80027b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027ba:	221c      	movs	r2, #28
 80027bc:	4013      	ands	r3, r2
 80027be:	2201      	movs	r2, #1
 80027c0:	409a      	lsls	r2, r3
 80027c2:	4b10      	ldr	r3, [pc, #64]	@ (8002804 <DMA_SetConfig+0x7c>)
 80027c4:	430a      	orrs	r2, r1
 80027c6:	605a      	str	r2, [r3, #4]
#endif /* DMA2 */

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 80027c8:	68fb      	ldr	r3, [r7, #12]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	683a      	ldr	r2, [r7, #0]
 80027ce:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80027d0:	68fb      	ldr	r3, [r7, #12]
 80027d2:	689b      	ldr	r3, [r3, #8]
 80027d4:	2b10      	cmp	r3, #16
 80027d6:	d108      	bne.n	80027ea <DMA_SetConfig+0x62>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	681b      	ldr	r3, [r3, #0]
 80027dc:	687a      	ldr	r2, [r7, #4]
 80027de:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	681b      	ldr	r3, [r3, #0]
 80027e4:	68ba      	ldr	r2, [r7, #8]
 80027e6:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80027e8:	e007      	b.n	80027fa <DMA_SetConfig+0x72>
    hdma->Instance->CPAR = SrcAddress;
 80027ea:	68fb      	ldr	r3, [r7, #12]
 80027ec:	681b      	ldr	r3, [r3, #0]
 80027ee:	68ba      	ldr	r2, [r7, #8]
 80027f0:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80027f2:	68fb      	ldr	r3, [r7, #12]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	687a      	ldr	r2, [r7, #4]
 80027f8:	60da      	str	r2, [r3, #12]
}
 80027fa:	46c0      	nop			@ (mov r8, r8)
 80027fc:	46bd      	mov	sp, r7
 80027fe:	b004      	add	sp, #16
 8002800:	bd80      	pop	{r7, pc}
 8002802:	46c0      	nop			@ (mov r8, r8)
 8002804:	40020000 	.word	0x40020000

08002808 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b084      	sub	sp, #16
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
  }
#else
  /* Associate a DMA Channel to a DMAMUX channel */
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)((uint32_t)DMAMUX1_Channel0 + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002814:	089b      	lsrs	r3, r3, #2
 8002816:	4a10      	ldr	r2, [pc, #64]	@ (8002858 <DMA_CalcDMAMUXChannelBaseAndMask+0x50>)
 8002818:	4694      	mov	ip, r2
 800281a:	4463      	add	r3, ip
 800281c:	009b      	lsls	r3, r3, #2
 800281e:	001a      	movs	r2, r3
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	681b      	ldr	r3, [r3, #0]
 8002828:	001a      	movs	r2, r3
 800282a:	23ff      	movs	r3, #255	@ 0xff
 800282c:	4013      	ands	r3, r2
 800282e:	3b08      	subs	r3, #8
 8002830:	2114      	movs	r1, #20
 8002832:	0018      	movs	r0, r3
 8002834:	f7fd fc70 	bl	8000118 <__udivsi3>
 8002838:	0003      	movs	r3, r0
 800283a:	60fb      	str	r3, [r7, #12]
#endif /* DMA2 */

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	4a07      	ldr	r2, [pc, #28]	@ (800285c <DMA_CalcDMAMUXChannelBaseAndMask+0x54>)
 8002840:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	221f      	movs	r2, #31
 8002846:	4013      	ands	r3, r2
 8002848:	2201      	movs	r2, #1
 800284a:	409a      	lsls	r2, r3
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	64da      	str	r2, [r3, #76]	@ 0x4c
}
 8002850:	46c0      	nop			@ (mov r8, r8)
 8002852:	46bd      	mov	sp, r7
 8002854:	b004      	add	sp, #16
 8002856:	bd80      	pop	{r7, pc}
 8002858:	10008200 	.word	0x10008200
 800285c:	40020880 	.word	0x40020880

08002860 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b084      	sub	sp, #16
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	685b      	ldr	r3, [r3, #4]
 800286c:	223f      	movs	r2, #63	@ 0x3f
 800286e:	4013      	ands	r3, r2
 8002870:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	4a0a      	ldr	r2, [pc, #40]	@ (80028a0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002876:	4694      	mov	ip, r2
 8002878:	4463      	add	r3, ip
 800287a:	009b      	lsls	r3, r3, #2
 800287c:	001a      	movs	r2, r3
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	651a      	str	r2, [r3, #80]	@ 0x50

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	4a07      	ldr	r2, [pc, #28]	@ (80028a4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002886:	655a      	str	r2, [r3, #84]	@ 0x54

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	3b01      	subs	r3, #1
 800288c:	2203      	movs	r2, #3
 800288e:	4013      	ands	r3, r2
 8002890:	2201      	movs	r2, #1
 8002892:	409a      	lsls	r2, r3
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	659a      	str	r2, [r3, #88]	@ 0x58
}
 8002898:	46c0      	nop			@ (mov r8, r8)
 800289a:	46bd      	mov	sp, r7
 800289c:	b004      	add	sp, #16
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	1000823f 	.word	0x1000823f
 80028a4:	40020940 	.word	0x40020940

080028a8 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b086      	sub	sp, #24
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
 80028b0:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80028b2:	2300      	movs	r3, #0
 80028b4:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80028b6:	e147      	b.n	8002b48 <HAL_GPIO_Init+0x2a0>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80028b8:	683b      	ldr	r3, [r7, #0]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	2101      	movs	r1, #1
 80028be:	697a      	ldr	r2, [r7, #20]
 80028c0:	4091      	lsls	r1, r2
 80028c2:	000a      	movs	r2, r1
 80028c4:	4013      	ands	r3, r2
 80028c6:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d100      	bne.n	80028d0 <HAL_GPIO_Init+0x28>
 80028ce:	e138      	b.n	8002b42 <HAL_GPIO_Init+0x29a>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80028d0:	683b      	ldr	r3, [r7, #0]
 80028d2:	685b      	ldr	r3, [r3, #4]
 80028d4:	2203      	movs	r2, #3
 80028d6:	4013      	ands	r3, r2
 80028d8:	2b01      	cmp	r3, #1
 80028da:	d005      	beq.n	80028e8 <HAL_GPIO_Init+0x40>
 80028dc:	683b      	ldr	r3, [r7, #0]
 80028de:	685b      	ldr	r3, [r3, #4]
 80028e0:	2203      	movs	r2, #3
 80028e2:	4013      	ands	r3, r2
 80028e4:	2b02      	cmp	r3, #2
 80028e6:	d130      	bne.n	800294a <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	689b      	ldr	r3, [r3, #8]
 80028ec:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	005b      	lsls	r3, r3, #1
 80028f2:	2203      	movs	r2, #3
 80028f4:	409a      	lsls	r2, r3
 80028f6:	0013      	movs	r3, r2
 80028f8:	43da      	mvns	r2, r3
 80028fa:	693b      	ldr	r3, [r7, #16]
 80028fc:	4013      	ands	r3, r2
 80028fe:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002900:	683b      	ldr	r3, [r7, #0]
 8002902:	68da      	ldr	r2, [r3, #12]
 8002904:	697b      	ldr	r3, [r7, #20]
 8002906:	005b      	lsls	r3, r3, #1
 8002908:	409a      	lsls	r2, r3
 800290a:	0013      	movs	r3, r2
 800290c:	693a      	ldr	r2, [r7, #16]
 800290e:	4313      	orrs	r3, r2
 8002910:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	693a      	ldr	r2, [r7, #16]
 8002916:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	685b      	ldr	r3, [r3, #4]
 800291c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800291e:	2201      	movs	r2, #1
 8002920:	697b      	ldr	r3, [r7, #20]
 8002922:	409a      	lsls	r2, r3
 8002924:	0013      	movs	r3, r2
 8002926:	43da      	mvns	r2, r3
 8002928:	693b      	ldr	r3, [r7, #16]
 800292a:	4013      	ands	r3, r2
 800292c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	685b      	ldr	r3, [r3, #4]
 8002932:	091b      	lsrs	r3, r3, #4
 8002934:	2201      	movs	r2, #1
 8002936:	401a      	ands	r2, r3
 8002938:	697b      	ldr	r3, [r7, #20]
 800293a:	409a      	lsls	r2, r3
 800293c:	0013      	movs	r3, r2
 800293e:	693a      	ldr	r2, [r7, #16]
 8002940:	4313      	orrs	r3, r2
 8002942:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	693a      	ldr	r2, [r7, #16]
 8002948:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800294a:	683b      	ldr	r3, [r7, #0]
 800294c:	685b      	ldr	r3, [r3, #4]
 800294e:	2203      	movs	r2, #3
 8002950:	4013      	ands	r3, r2
 8002952:	2b03      	cmp	r3, #3
 8002954:	d017      	beq.n	8002986 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	68db      	ldr	r3, [r3, #12]
 800295a:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800295c:	697b      	ldr	r3, [r7, #20]
 800295e:	005b      	lsls	r3, r3, #1
 8002960:	2203      	movs	r2, #3
 8002962:	409a      	lsls	r2, r3
 8002964:	0013      	movs	r3, r2
 8002966:	43da      	mvns	r2, r3
 8002968:	693b      	ldr	r3, [r7, #16]
 800296a:	4013      	ands	r3, r2
 800296c:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	689a      	ldr	r2, [r3, #8]
 8002972:	697b      	ldr	r3, [r7, #20]
 8002974:	005b      	lsls	r3, r3, #1
 8002976:	409a      	lsls	r2, r3
 8002978:	0013      	movs	r3, r2
 800297a:	693a      	ldr	r2, [r7, #16]
 800297c:	4313      	orrs	r3, r2
 800297e:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	693a      	ldr	r2, [r7, #16]
 8002984:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002986:	683b      	ldr	r3, [r7, #0]
 8002988:	685b      	ldr	r3, [r3, #4]
 800298a:	2203      	movs	r2, #3
 800298c:	4013      	ands	r3, r2
 800298e:	2b02      	cmp	r3, #2
 8002990:	d123      	bne.n	80029da <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8002992:	697b      	ldr	r3, [r7, #20]
 8002994:	08da      	lsrs	r2, r3, #3
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	3208      	adds	r2, #8
 800299a:	0092      	lsls	r2, r2, #2
 800299c:	58d3      	ldr	r3, [r2, r3]
 800299e:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80029a0:	697b      	ldr	r3, [r7, #20]
 80029a2:	2207      	movs	r2, #7
 80029a4:	4013      	ands	r3, r2
 80029a6:	009b      	lsls	r3, r3, #2
 80029a8:	220f      	movs	r2, #15
 80029aa:	409a      	lsls	r2, r3
 80029ac:	0013      	movs	r3, r2
 80029ae:	43da      	mvns	r2, r3
 80029b0:	693b      	ldr	r3, [r7, #16]
 80029b2:	4013      	ands	r3, r2
 80029b4:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80029b6:	683b      	ldr	r3, [r7, #0]
 80029b8:	691a      	ldr	r2, [r3, #16]
 80029ba:	697b      	ldr	r3, [r7, #20]
 80029bc:	2107      	movs	r1, #7
 80029be:	400b      	ands	r3, r1
 80029c0:	009b      	lsls	r3, r3, #2
 80029c2:	409a      	lsls	r2, r3
 80029c4:	0013      	movs	r3, r2
 80029c6:	693a      	ldr	r2, [r7, #16]
 80029c8:	4313      	orrs	r3, r2
 80029ca:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80029cc:	697b      	ldr	r3, [r7, #20]
 80029ce:	08da      	lsrs	r2, r3, #3
 80029d0:	687b      	ldr	r3, [r7, #4]
 80029d2:	3208      	adds	r2, #8
 80029d4:	0092      	lsls	r2, r2, #2
 80029d6:	6939      	ldr	r1, [r7, #16]
 80029d8:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	681b      	ldr	r3, [r3, #0]
 80029de:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 80029e0:	697b      	ldr	r3, [r7, #20]
 80029e2:	005b      	lsls	r3, r3, #1
 80029e4:	2203      	movs	r2, #3
 80029e6:	409a      	lsls	r2, r3
 80029e8:	0013      	movs	r3, r2
 80029ea:	43da      	mvns	r2, r3
 80029ec:	693b      	ldr	r3, [r7, #16]
 80029ee:	4013      	ands	r3, r2
 80029f0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 80029f2:	683b      	ldr	r3, [r7, #0]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	2203      	movs	r2, #3
 80029f8:	401a      	ands	r2, r3
 80029fa:	697b      	ldr	r3, [r7, #20]
 80029fc:	005b      	lsls	r3, r3, #1
 80029fe:	409a      	lsls	r2, r3
 8002a00:	0013      	movs	r3, r2
 8002a02:	693a      	ldr	r2, [r7, #16]
 8002a04:	4313      	orrs	r3, r2
 8002a06:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	693a      	ldr	r2, [r7, #16]
 8002a0c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	685a      	ldr	r2, [r3, #4]
 8002a12:	23c0      	movs	r3, #192	@ 0xc0
 8002a14:	029b      	lsls	r3, r3, #10
 8002a16:	4013      	ands	r3, r2
 8002a18:	d100      	bne.n	8002a1c <HAL_GPIO_Init+0x174>
 8002a1a:	e092      	b.n	8002b42 <HAL_GPIO_Init+0x29a>
      {
        temp = EXTI->EXTICR[position >> 2u];
 8002a1c:	4a50      	ldr	r2, [pc, #320]	@ (8002b60 <HAL_GPIO_Init+0x2b8>)
 8002a1e:	697b      	ldr	r3, [r7, #20]
 8002a20:	089b      	lsrs	r3, r3, #2
 8002a22:	3318      	adds	r3, #24
 8002a24:	009b      	lsls	r3, r3, #2
 8002a26:	589b      	ldr	r3, [r3, r2]
 8002a28:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (8u * (position & 0x03u)));
 8002a2a:	697b      	ldr	r3, [r7, #20]
 8002a2c:	2203      	movs	r2, #3
 8002a2e:	4013      	ands	r3, r2
 8002a30:	00db      	lsls	r3, r3, #3
 8002a32:	220f      	movs	r2, #15
 8002a34:	409a      	lsls	r2, r3
 8002a36:	0013      	movs	r3, r2
 8002a38:	43da      	mvns	r2, r3
 8002a3a:	693b      	ldr	r3, [r7, #16]
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (8u * (position & 0x03u)));
 8002a40:	687a      	ldr	r2, [r7, #4]
 8002a42:	23a0      	movs	r3, #160	@ 0xa0
 8002a44:	05db      	lsls	r3, r3, #23
 8002a46:	429a      	cmp	r2, r3
 8002a48:	d013      	beq.n	8002a72 <HAL_GPIO_Init+0x1ca>
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	4a45      	ldr	r2, [pc, #276]	@ (8002b64 <HAL_GPIO_Init+0x2bc>)
 8002a4e:	4293      	cmp	r3, r2
 8002a50:	d00d      	beq.n	8002a6e <HAL_GPIO_Init+0x1c6>
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	4a44      	ldr	r2, [pc, #272]	@ (8002b68 <HAL_GPIO_Init+0x2c0>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d007      	beq.n	8002a6a <HAL_GPIO_Init+0x1c2>
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	4a43      	ldr	r2, [pc, #268]	@ (8002b6c <HAL_GPIO_Init+0x2c4>)
 8002a5e:	4293      	cmp	r3, r2
 8002a60:	d101      	bne.n	8002a66 <HAL_GPIO_Init+0x1be>
 8002a62:	2303      	movs	r3, #3
 8002a64:	e006      	b.n	8002a74 <HAL_GPIO_Init+0x1cc>
 8002a66:	2305      	movs	r3, #5
 8002a68:	e004      	b.n	8002a74 <HAL_GPIO_Init+0x1cc>
 8002a6a:	2302      	movs	r3, #2
 8002a6c:	e002      	b.n	8002a74 <HAL_GPIO_Init+0x1cc>
 8002a6e:	2301      	movs	r3, #1
 8002a70:	e000      	b.n	8002a74 <HAL_GPIO_Init+0x1cc>
 8002a72:	2300      	movs	r3, #0
 8002a74:	697a      	ldr	r2, [r7, #20]
 8002a76:	2103      	movs	r1, #3
 8002a78:	400a      	ands	r2, r1
 8002a7a:	00d2      	lsls	r2, r2, #3
 8002a7c:	4093      	lsls	r3, r2
 8002a7e:	693a      	ldr	r2, [r7, #16]
 8002a80:	4313      	orrs	r3, r2
 8002a82:	613b      	str	r3, [r7, #16]
        EXTI->EXTICR[position >> 2u] = temp;
 8002a84:	4936      	ldr	r1, [pc, #216]	@ (8002b60 <HAL_GPIO_Init+0x2b8>)
 8002a86:	697b      	ldr	r3, [r7, #20]
 8002a88:	089b      	lsrs	r3, r3, #2
 8002a8a:	3318      	adds	r3, #24
 8002a8c:	009b      	lsls	r3, r3, #2
 8002a8e:	693a      	ldr	r2, [r7, #16]
 8002a90:	505a      	str	r2, [r3, r1]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8002a92:	4b33      	ldr	r3, [pc, #204]	@ (8002b60 <HAL_GPIO_Init+0x2b8>)
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	43da      	mvns	r2, r3
 8002a9c:	693b      	ldr	r3, [r7, #16]
 8002a9e:	4013      	ands	r3, r2
 8002aa0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8002aa2:	683b      	ldr	r3, [r7, #0]
 8002aa4:	685a      	ldr	r2, [r3, #4]
 8002aa6:	2380      	movs	r3, #128	@ 0x80
 8002aa8:	035b      	lsls	r3, r3, #13
 8002aaa:	4013      	ands	r3, r2
 8002aac:	d003      	beq.n	8002ab6 <HAL_GPIO_Init+0x20e>
        {
          temp |= iocurrent;
 8002aae:	693a      	ldr	r2, [r7, #16]
 8002ab0:	68fb      	ldr	r3, [r7, #12]
 8002ab2:	4313      	orrs	r3, r2
 8002ab4:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002ab6:	4b2a      	ldr	r3, [pc, #168]	@ (8002b60 <HAL_GPIO_Init+0x2b8>)
 8002ab8:	693a      	ldr	r2, [r7, #16]
 8002aba:	601a      	str	r2, [r3, #0]

        temp = EXTI->FTSR1;
 8002abc:	4b28      	ldr	r3, [pc, #160]	@ (8002b60 <HAL_GPIO_Init+0x2b8>)
 8002abe:	685b      	ldr	r3, [r3, #4]
 8002ac0:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	43da      	mvns	r2, r3
 8002ac6:	693b      	ldr	r3, [r7, #16]
 8002ac8:	4013      	ands	r3, r2
 8002aca:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	685a      	ldr	r2, [r3, #4]
 8002ad0:	2380      	movs	r3, #128	@ 0x80
 8002ad2:	039b      	lsls	r3, r3, #14
 8002ad4:	4013      	ands	r3, r2
 8002ad6:	d003      	beq.n	8002ae0 <HAL_GPIO_Init+0x238>
        {
          temp |= iocurrent;
 8002ad8:	693a      	ldr	r2, [r7, #16]
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	4313      	orrs	r3, r2
 8002ade:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8002ae0:	4b1f      	ldr	r3, [pc, #124]	@ (8002b60 <HAL_GPIO_Init+0x2b8>)
 8002ae2:	693a      	ldr	r2, [r7, #16]
 8002ae4:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002ae6:	4a1e      	ldr	r2, [pc, #120]	@ (8002b60 <HAL_GPIO_Init+0x2b8>)
 8002ae8:	2384      	movs	r3, #132	@ 0x84
 8002aea:	58d3      	ldr	r3, [r2, r3]
 8002aec:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	43da      	mvns	r2, r3
 8002af2:	693b      	ldr	r3, [r7, #16]
 8002af4:	4013      	ands	r3, r2
 8002af6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 8002af8:	683b      	ldr	r3, [r7, #0]
 8002afa:	685a      	ldr	r2, [r3, #4]
 8002afc:	2380      	movs	r3, #128	@ 0x80
 8002afe:	029b      	lsls	r3, r3, #10
 8002b00:	4013      	ands	r3, r2
 8002b02:	d003      	beq.n	8002b0c <HAL_GPIO_Init+0x264>
        {
          temp |= iocurrent;
 8002b04:	693a      	ldr	r2, [r7, #16]
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	4313      	orrs	r3, r2
 8002b0a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8002b0c:	4914      	ldr	r1, [pc, #80]	@ (8002b60 <HAL_GPIO_Init+0x2b8>)
 8002b0e:	2284      	movs	r2, #132	@ 0x84
 8002b10:	693b      	ldr	r3, [r7, #16]
 8002b12:	508b      	str	r3, [r1, r2]

        temp = EXTI->IMR1;
 8002b14:	4a12      	ldr	r2, [pc, #72]	@ (8002b60 <HAL_GPIO_Init+0x2b8>)
 8002b16:	2380      	movs	r3, #128	@ 0x80
 8002b18:	58d3      	ldr	r3, [r2, r3]
 8002b1a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002b1c:	68fb      	ldr	r3, [r7, #12]
 8002b1e:	43da      	mvns	r2, r3
 8002b20:	693b      	ldr	r3, [r7, #16]
 8002b22:	4013      	ands	r3, r2
 8002b24:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8002b26:	683b      	ldr	r3, [r7, #0]
 8002b28:	685a      	ldr	r2, [r3, #4]
 8002b2a:	2380      	movs	r3, #128	@ 0x80
 8002b2c:	025b      	lsls	r3, r3, #9
 8002b2e:	4013      	ands	r3, r2
 8002b30:	d003      	beq.n	8002b3a <HAL_GPIO_Init+0x292>
        {
          temp |= iocurrent;
 8002b32:	693a      	ldr	r2, [r7, #16]
 8002b34:	68fb      	ldr	r3, [r7, #12]
 8002b36:	4313      	orrs	r3, r2
 8002b38:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8002b3a:	4909      	ldr	r1, [pc, #36]	@ (8002b60 <HAL_GPIO_Init+0x2b8>)
 8002b3c:	2280      	movs	r2, #128	@ 0x80
 8002b3e:	693b      	ldr	r3, [r7, #16]
 8002b40:	508b      	str	r3, [r1, r2]
      }
    }

    position++;
 8002b42:	697b      	ldr	r3, [r7, #20]
 8002b44:	3301      	adds	r3, #1
 8002b46:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	681a      	ldr	r2, [r3, #0]
 8002b4c:	697b      	ldr	r3, [r7, #20]
 8002b4e:	40da      	lsrs	r2, r3
 8002b50:	1e13      	subs	r3, r2, #0
 8002b52:	d000      	beq.n	8002b56 <HAL_GPIO_Init+0x2ae>
 8002b54:	e6b0      	b.n	80028b8 <HAL_GPIO_Init+0x10>
  }
}
 8002b56:	46c0      	nop			@ (mov r8, r8)
 8002b58:	46c0      	nop			@ (mov r8, r8)
 8002b5a:	46bd      	mov	sp, r7
 8002b5c:	b006      	add	sp, #24
 8002b5e:	bd80      	pop	{r7, pc}
 8002b60:	40021800 	.word	0x40021800
 8002b64:	50000400 	.word	0x50000400
 8002b68:	50000800 	.word	0x50000800
 8002b6c:	50000c00 	.word	0x50000c00

08002b70 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b082      	sub	sp, #8
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
 8002b78:	0008      	movs	r0, r1
 8002b7a:	0011      	movs	r1, r2
 8002b7c:	1cbb      	adds	r3, r7, #2
 8002b7e:	1c02      	adds	r2, r0, #0
 8002b80:	801a      	strh	r2, [r3, #0]
 8002b82:	1c7b      	adds	r3, r7, #1
 8002b84:	1c0a      	adds	r2, r1, #0
 8002b86:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002b88:	1c7b      	adds	r3, r7, #1
 8002b8a:	781b      	ldrb	r3, [r3, #0]
 8002b8c:	2b00      	cmp	r3, #0
 8002b8e:	d004      	beq.n	8002b9a <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8002b90:	1cbb      	adds	r3, r7, #2
 8002b92:	881a      	ldrh	r2, [r3, #0]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002b98:	e003      	b.n	8002ba2 <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002b9a:	1cbb      	adds	r3, r7, #2
 8002b9c:	881a      	ldrh	r2, [r3, #0]
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8002ba2:	46c0      	nop			@ (mov r8, r8)
 8002ba4:	46bd      	mov	sp, r7
 8002ba6:	b002      	add	sp, #8
 8002ba8:	bd80      	pop	{r7, pc}
	...

08002bac <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        6 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002bac:	b580      	push	{r7, lr}
 8002bae:	b084      	sub	sp, #16
 8002bb0:	af00      	add	r7, sp, #0
 8002bb2:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Modify voltage scaling range */
  MODIFY_REG(PWR->CR1, PWR_CR1_VOS, VoltageScaling);
 8002bb4:	4b19      	ldr	r3, [pc, #100]	@ (8002c1c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	4a19      	ldr	r2, [pc, #100]	@ (8002c20 <HAL_PWREx_ControlVoltageScaling+0x74>)
 8002bba:	4013      	ands	r3, r2
 8002bbc:	0019      	movs	r1, r3
 8002bbe:	4b17      	ldr	r3, [pc, #92]	@ (8002c1c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002bc0:	687a      	ldr	r2, [r7, #4]
 8002bc2:	430a      	orrs	r2, r1
 8002bc4:	601a      	str	r2, [r3, #0]

  /* In case of Range 1 selected, we need to ensure that main regulator reaches new value */
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8002bc6:	687a      	ldr	r2, [r7, #4]
 8002bc8:	2380      	movs	r3, #128	@ 0x80
 8002bca:	009b      	lsls	r3, r3, #2
 8002bcc:	429a      	cmp	r2, r3
 8002bce:	d11f      	bne.n	8002c10 <HAL_PWREx_ControlVoltageScaling+0x64>
  {
    /* Set timeout value */
    wait_loop_index = ((PWR_VOSF_SETTING_DELAY_6_US * SystemCoreClock) / 1000000U) + 1U;
 8002bd0:	4b14      	ldr	r3, [pc, #80]	@ (8002c24 <HAL_PWREx_ControlVoltageScaling+0x78>)
 8002bd2:	681a      	ldr	r2, [r3, #0]
 8002bd4:	0013      	movs	r3, r2
 8002bd6:	005b      	lsls	r3, r3, #1
 8002bd8:	189b      	adds	r3, r3, r2
 8002bda:	005b      	lsls	r3, r3, #1
 8002bdc:	4912      	ldr	r1, [pc, #72]	@ (8002c28 <HAL_PWREx_ControlVoltageScaling+0x7c>)
 8002bde:	0018      	movs	r0, r3
 8002be0:	f7fd fa9a 	bl	8000118 <__udivsi3>
 8002be4:	0003      	movs	r3, r0
 8002be6:	3301      	adds	r3, #1
 8002be8:	60fb      	str	r3, [r7, #12]

    /* Wait until VOSF is reset */
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002bea:	e008      	b.n	8002bfe <HAL_PWREx_ControlVoltageScaling+0x52>
    {
      if (wait_loop_index != 0U)
 8002bec:	68fb      	ldr	r3, [r7, #12]
 8002bee:	2b00      	cmp	r3, #0
 8002bf0:	d003      	beq.n	8002bfa <HAL_PWREx_ControlVoltageScaling+0x4e>
      {
        wait_loop_index--;
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	3b01      	subs	r3, #1
 8002bf6:	60fb      	str	r3, [r7, #12]
 8002bf8:	e001      	b.n	8002bfe <HAL_PWREx_ControlVoltageScaling+0x52>
      }
      else
      {
        return HAL_TIMEOUT;
 8002bfa:	2303      	movs	r3, #3
 8002bfc:	e009      	b.n	8002c12 <HAL_PWREx_ControlVoltageScaling+0x66>
    while (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8002bfe:	4b07      	ldr	r3, [pc, #28]	@ (8002c1c <HAL_PWREx_ControlVoltageScaling+0x70>)
 8002c00:	695a      	ldr	r2, [r3, #20]
 8002c02:	2380      	movs	r3, #128	@ 0x80
 8002c04:	00db      	lsls	r3, r3, #3
 8002c06:	401a      	ands	r2, r3
 8002c08:	2380      	movs	r3, #128	@ 0x80
 8002c0a:	00db      	lsls	r3, r3, #3
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d0ed      	beq.n	8002bec <HAL_PWREx_ControlVoltageScaling+0x40>
      }
    }
  }

  return HAL_OK;
 8002c10:	2300      	movs	r3, #0
}
 8002c12:	0018      	movs	r0, r3
 8002c14:	46bd      	mov	sp, r7
 8002c16:	b004      	add	sp, #16
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	46c0      	nop			@ (mov r8, r8)
 8002c1c:	40007000 	.word	0x40007000
 8002c20:	fffff9ff 	.word	0xfffff9ff
 8002c24:	20000000 	.word	0x20000000
 8002c28:	000f4240 	.word	0x000f4240

08002c2c <LL_RCC_GetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_4
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  */
__STATIC_INLINE uint32_t LL_RCC_GetAPB1Prescaler(void)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE));
 8002c30:	4b03      	ldr	r3, [pc, #12]	@ (8002c40 <LL_RCC_GetAPB1Prescaler+0x14>)
 8002c32:	689a      	ldr	r2, [r3, #8]
 8002c34:	23e0      	movs	r3, #224	@ 0xe0
 8002c36:	01db      	lsls	r3, r3, #7
 8002c38:	4013      	ands	r3, r2
}
 8002c3a:	0018      	movs	r0, r3
 8002c3c:	46bd      	mov	sp, r7
 8002c3e:	bd80      	pop	{r7, pc}
 8002c40:	40021000 	.word	0x40021000

08002c44 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to LSE Off
  *         first and then to LSE On or LSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002c44:	b580      	push	{r7, lr}
 8002c46:	b088      	sub	sp, #32
 8002c48:	af00      	add	r7, sp, #0
 8002c4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	2b00      	cmp	r3, #0
 8002c50:	d101      	bne.n	8002c56 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002c52:	2301      	movs	r3, #1
 8002c54:	e2fe      	b.n	8003254 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	2201      	movs	r2, #1
 8002c5c:	4013      	ands	r3, r2
 8002c5e:	d100      	bne.n	8002c62 <HAL_RCC_OscConfig+0x1e>
 8002c60:	e07c      	b.n	8002d5c <HAL_RCC_OscConfig+0x118>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002c62:	4bc3      	ldr	r3, [pc, #780]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002c64:	689b      	ldr	r3, [r3, #8]
 8002c66:	2238      	movs	r2, #56	@ 0x38
 8002c68:	4013      	ands	r3, r2
 8002c6a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002c6c:	4bc0      	ldr	r3, [pc, #768]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002c6e:	68db      	ldr	r3, [r3, #12]
 8002c70:	2203      	movs	r2, #3
 8002c72:	4013      	ands	r3, r2
 8002c74:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSE))
 8002c76:	69bb      	ldr	r3, [r7, #24]
 8002c78:	2b10      	cmp	r3, #16
 8002c7a:	d102      	bne.n	8002c82 <HAL_RCC_OscConfig+0x3e>
 8002c7c:	697b      	ldr	r3, [r7, #20]
 8002c7e:	2b03      	cmp	r3, #3
 8002c80:	d002      	beq.n	8002c88 <HAL_RCC_OscConfig+0x44>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE))
 8002c82:	69bb      	ldr	r3, [r7, #24]
 8002c84:	2b08      	cmp	r3, #8
 8002c86:	d10b      	bne.n	8002ca0 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002c88:	4bb9      	ldr	r3, [pc, #740]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002c8a:	681a      	ldr	r2, [r3, #0]
 8002c8c:	2380      	movs	r3, #128	@ 0x80
 8002c8e:	029b      	lsls	r3, r3, #10
 8002c90:	4013      	ands	r3, r2
 8002c92:	d062      	beq.n	8002d5a <HAL_RCC_OscConfig+0x116>
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	685b      	ldr	r3, [r3, #4]
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d15e      	bne.n	8002d5a <HAL_RCC_OscConfig+0x116>
      {
        return HAL_ERROR;
 8002c9c:	2301      	movs	r3, #1
 8002c9e:	e2d9      	b.n	8003254 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	685a      	ldr	r2, [r3, #4]
 8002ca4:	2380      	movs	r3, #128	@ 0x80
 8002ca6:	025b      	lsls	r3, r3, #9
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	d107      	bne.n	8002cbc <HAL_RCC_OscConfig+0x78>
 8002cac:	4bb0      	ldr	r3, [pc, #704]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002cae:	681a      	ldr	r2, [r3, #0]
 8002cb0:	4baf      	ldr	r3, [pc, #700]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002cb2:	2180      	movs	r1, #128	@ 0x80
 8002cb4:	0249      	lsls	r1, r1, #9
 8002cb6:	430a      	orrs	r2, r1
 8002cb8:	601a      	str	r2, [r3, #0]
 8002cba:	e020      	b.n	8002cfe <HAL_RCC_OscConfig+0xba>
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	685a      	ldr	r2, [r3, #4]
 8002cc0:	23a0      	movs	r3, #160	@ 0xa0
 8002cc2:	02db      	lsls	r3, r3, #11
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d10e      	bne.n	8002ce6 <HAL_RCC_OscConfig+0xa2>
 8002cc8:	4ba9      	ldr	r3, [pc, #676]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002cca:	681a      	ldr	r2, [r3, #0]
 8002ccc:	4ba8      	ldr	r3, [pc, #672]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002cce:	2180      	movs	r1, #128	@ 0x80
 8002cd0:	02c9      	lsls	r1, r1, #11
 8002cd2:	430a      	orrs	r2, r1
 8002cd4:	601a      	str	r2, [r3, #0]
 8002cd6:	4ba6      	ldr	r3, [pc, #664]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002cd8:	681a      	ldr	r2, [r3, #0]
 8002cda:	4ba5      	ldr	r3, [pc, #660]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002cdc:	2180      	movs	r1, #128	@ 0x80
 8002cde:	0249      	lsls	r1, r1, #9
 8002ce0:	430a      	orrs	r2, r1
 8002ce2:	601a      	str	r2, [r3, #0]
 8002ce4:	e00b      	b.n	8002cfe <HAL_RCC_OscConfig+0xba>
 8002ce6:	4ba2      	ldr	r3, [pc, #648]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002ce8:	681a      	ldr	r2, [r3, #0]
 8002cea:	4ba1      	ldr	r3, [pc, #644]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002cec:	49a1      	ldr	r1, [pc, #644]	@ (8002f74 <HAL_RCC_OscConfig+0x330>)
 8002cee:	400a      	ands	r2, r1
 8002cf0:	601a      	str	r2, [r3, #0]
 8002cf2:	4b9f      	ldr	r3, [pc, #636]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002cf4:	681a      	ldr	r2, [r3, #0]
 8002cf6:	4b9e      	ldr	r3, [pc, #632]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002cf8:	499f      	ldr	r1, [pc, #636]	@ (8002f78 <HAL_RCC_OscConfig+0x334>)
 8002cfa:	400a      	ands	r2, r1
 8002cfc:	601a      	str	r2, [r3, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	685b      	ldr	r3, [r3, #4]
 8002d02:	2b00      	cmp	r3, #0
 8002d04:	d014      	beq.n	8002d30 <HAL_RCC_OscConfig+0xec>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d06:	f7fe f88b 	bl	8000e20 <HAL_GetTick>
 8002d0a:	0003      	movs	r3, r0
 8002d0c:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d0e:	e008      	b.n	8002d22 <HAL_RCC_OscConfig+0xde>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d10:	f7fe f886 	bl	8000e20 <HAL_GetTick>
 8002d14:	0002      	movs	r2, r0
 8002d16:	693b      	ldr	r3, [r7, #16]
 8002d18:	1ad3      	subs	r3, r2, r3
 8002d1a:	2b64      	cmp	r3, #100	@ 0x64
 8002d1c:	d901      	bls.n	8002d22 <HAL_RCC_OscConfig+0xde>
          {
            return HAL_TIMEOUT;
 8002d1e:	2303      	movs	r3, #3
 8002d20:	e298      	b.n	8003254 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002d22:	4b93      	ldr	r3, [pc, #588]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002d24:	681a      	ldr	r2, [r3, #0]
 8002d26:	2380      	movs	r3, #128	@ 0x80
 8002d28:	029b      	lsls	r3, r3, #10
 8002d2a:	4013      	ands	r3, r2
 8002d2c:	d0f0      	beq.n	8002d10 <HAL_RCC_OscConfig+0xcc>
 8002d2e:	e015      	b.n	8002d5c <HAL_RCC_OscConfig+0x118>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002d30:	f7fe f876 	bl	8000e20 <HAL_GetTick>
 8002d34:	0003      	movs	r3, r0
 8002d36:	613b      	str	r3, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d38:	e008      	b.n	8002d4c <HAL_RCC_OscConfig+0x108>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002d3a:	f7fe f871 	bl	8000e20 <HAL_GetTick>
 8002d3e:	0002      	movs	r2, r0
 8002d40:	693b      	ldr	r3, [r7, #16]
 8002d42:	1ad3      	subs	r3, r2, r3
 8002d44:	2b64      	cmp	r3, #100	@ 0x64
 8002d46:	d901      	bls.n	8002d4c <HAL_RCC_OscConfig+0x108>
          {
            return HAL_TIMEOUT;
 8002d48:	2303      	movs	r3, #3
 8002d4a:	e283      	b.n	8003254 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002d4c:	4b88      	ldr	r3, [pc, #544]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002d4e:	681a      	ldr	r2, [r3, #0]
 8002d50:	2380      	movs	r3, #128	@ 0x80
 8002d52:	029b      	lsls	r3, r3, #10
 8002d54:	4013      	ands	r3, r2
 8002d56:	d1f0      	bne.n	8002d3a <HAL_RCC_OscConfig+0xf6>
 8002d58:	e000      	b.n	8002d5c <HAL_RCC_OscConfig+0x118>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d5a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	2202      	movs	r2, #2
 8002d62:	4013      	ands	r3, r2
 8002d64:	d100      	bne.n	8002d68 <HAL_RCC_OscConfig+0x124>
 8002d66:	e099      	b.n	8002e9c <HAL_RCC_OscConfig+0x258>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    assert_param(IS_RCC_HSIDIV(RCC_OscInitStruct->HSIDiv));

    /* Check if HSI16 is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8002d68:	4b81      	ldr	r3, [pc, #516]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	2238      	movs	r2, #56	@ 0x38
 8002d6e:	4013      	ands	r3, r2
 8002d70:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002d72:	4b7f      	ldr	r3, [pc, #508]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002d74:	68db      	ldr	r3, [r3, #12]
 8002d76:	2203      	movs	r2, #3
 8002d78:	4013      	ands	r3, r2
 8002d7a:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_pllckcfg == RCC_PLLSOURCE_HSI))
 8002d7c:	69bb      	ldr	r3, [r7, #24]
 8002d7e:	2b10      	cmp	r3, #16
 8002d80:	d102      	bne.n	8002d88 <HAL_RCC_OscConfig+0x144>
 8002d82:	697b      	ldr	r3, [r7, #20]
 8002d84:	2b02      	cmp	r3, #2
 8002d86:	d002      	beq.n	8002d8e <HAL_RCC_OscConfig+0x14a>
        || (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI))
 8002d88:	69bb      	ldr	r3, [r7, #24]
 8002d8a:	2b00      	cmp	r3, #0
 8002d8c:	d135      	bne.n	8002dfa <HAL_RCC_OscConfig+0x1b6>
    {
      /* When HSI is used as system clock or as PLL input clock it can not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002d8e:	4b78      	ldr	r3, [pc, #480]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002d90:	681a      	ldr	r2, [r3, #0]
 8002d92:	2380      	movs	r3, #128	@ 0x80
 8002d94:	00db      	lsls	r3, r3, #3
 8002d96:	4013      	ands	r3, r2
 8002d98:	d005      	beq.n	8002da6 <HAL_RCC_OscConfig+0x162>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	68db      	ldr	r3, [r3, #12]
 8002d9e:	2b00      	cmp	r3, #0
 8002da0:	d101      	bne.n	8002da6 <HAL_RCC_OscConfig+0x162>
      {
        return HAL_ERROR;
 8002da2:	2301      	movs	r3, #1
 8002da4:	e256      	b.n	8003254 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002da6:	4b72      	ldr	r3, [pc, #456]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002da8:	685b      	ldr	r3, [r3, #4]
 8002daa:	4a74      	ldr	r2, [pc, #464]	@ (8002f7c <HAL_RCC_OscConfig+0x338>)
 8002dac:	4013      	ands	r3, r2
 8002dae:	0019      	movs	r1, r3
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	695b      	ldr	r3, [r3, #20]
 8002db4:	021a      	lsls	r2, r3, #8
 8002db6:	4b6e      	ldr	r3, [pc, #440]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002db8:	430a      	orrs	r2, r1
 8002dba:	605a      	str	r2, [r3, #4]

        if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 8002dbc:	69bb      	ldr	r3, [r7, #24]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	d112      	bne.n	8002de8 <HAL_RCC_OscConfig+0x1a4>
        {
          /* Adjust the HSI16 division factor */
          __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002dc2:	4b6b      	ldr	r3, [pc, #428]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a6e      	ldr	r2, [pc, #440]	@ (8002f80 <HAL_RCC_OscConfig+0x33c>)
 8002dc8:	4013      	ands	r3, r2
 8002dca:	0019      	movs	r1, r3
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	691a      	ldr	r2, [r3, #16]
 8002dd0:	4b67      	ldr	r3, [pc, #412]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002dd2:	430a      	orrs	r2, r1
 8002dd4:	601a      	str	r2, [r3, #0]

          /* Update the SystemCoreClock global variable with HSISYS value  */
          SystemCoreClock = (HSI_VALUE / (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos)));
 8002dd6:	4b66      	ldr	r3, [pc, #408]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	0adb      	lsrs	r3, r3, #11
 8002ddc:	2207      	movs	r2, #7
 8002dde:	4013      	ands	r3, r2
 8002de0:	4a68      	ldr	r2, [pc, #416]	@ (8002f84 <HAL_RCC_OscConfig+0x340>)
 8002de2:	40da      	lsrs	r2, r3
 8002de4:	4b68      	ldr	r3, [pc, #416]	@ (8002f88 <HAL_RCC_OscConfig+0x344>)
 8002de6:	601a      	str	r2, [r3, #0]
        }

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8002de8:	4b68      	ldr	r3, [pc, #416]	@ (8002f8c <HAL_RCC_OscConfig+0x348>)
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	0018      	movs	r0, r3
 8002dee:	f7fd ffbb 	bl	8000d68 <HAL_InitTick>
 8002df2:	1e03      	subs	r3, r0, #0
 8002df4:	d051      	beq.n	8002e9a <HAL_RCC_OscConfig+0x256>
        {
          return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e22c      	b.n	8003254 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	68db      	ldr	r3, [r3, #12]
 8002dfe:	2b00      	cmp	r3, #0
 8002e00:	d030      	beq.n	8002e64 <HAL_RCC_OscConfig+0x220>
      {
        /* Configure the HSI16 division factor */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIDiv);
 8002e02:	4b5b      	ldr	r3, [pc, #364]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002e04:	681b      	ldr	r3, [r3, #0]
 8002e06:	4a5e      	ldr	r2, [pc, #376]	@ (8002f80 <HAL_RCC_OscConfig+0x33c>)
 8002e08:	4013      	ands	r3, r2
 8002e0a:	0019      	movs	r1, r3
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	691a      	ldr	r2, [r3, #16]
 8002e10:	4b57      	ldr	r3, [pc, #348]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002e12:	430a      	orrs	r2, r1
 8002e14:	601a      	str	r2, [r3, #0]

        /* Enable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_ENABLE();
 8002e16:	4b56      	ldr	r3, [pc, #344]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002e18:	681a      	ldr	r2, [r3, #0]
 8002e1a:	4b55      	ldr	r3, [pc, #340]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002e1c:	2180      	movs	r1, #128	@ 0x80
 8002e1e:	0049      	lsls	r1, r1, #1
 8002e20:	430a      	orrs	r2, r1
 8002e22:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e24:	f7fd fffc 	bl	8000e20 <HAL_GetTick>
 8002e28:	0003      	movs	r3, r0
 8002e2a:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e2c:	e008      	b.n	8002e40 <HAL_RCC_OscConfig+0x1fc>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e2e:	f7fd fff7 	bl	8000e20 <HAL_GetTick>
 8002e32:	0002      	movs	r2, r0
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	1ad3      	subs	r3, r2, r3
 8002e38:	2b02      	cmp	r3, #2
 8002e3a:	d901      	bls.n	8002e40 <HAL_RCC_OscConfig+0x1fc>
          {
            return HAL_TIMEOUT;
 8002e3c:	2303      	movs	r3, #3
 8002e3e:	e209      	b.n	8003254 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002e40:	4b4b      	ldr	r3, [pc, #300]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002e42:	681a      	ldr	r2, [r3, #0]
 8002e44:	2380      	movs	r3, #128	@ 0x80
 8002e46:	00db      	lsls	r3, r3, #3
 8002e48:	4013      	ands	r3, r2
 8002e4a:	d0f0      	beq.n	8002e2e <HAL_RCC_OscConfig+0x1ea>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e4c:	4b48      	ldr	r3, [pc, #288]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002e4e:	685b      	ldr	r3, [r3, #4]
 8002e50:	4a4a      	ldr	r2, [pc, #296]	@ (8002f7c <HAL_RCC_OscConfig+0x338>)
 8002e52:	4013      	ands	r3, r2
 8002e54:	0019      	movs	r1, r3
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	695b      	ldr	r3, [r3, #20]
 8002e5a:	021a      	lsls	r2, r3, #8
 8002e5c:	4b44      	ldr	r3, [pc, #272]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002e5e:	430a      	orrs	r2, r1
 8002e60:	605a      	str	r2, [r3, #4]
 8002e62:	e01b      	b.n	8002e9c <HAL_RCC_OscConfig+0x258>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI16). */
        __HAL_RCC_HSI_DISABLE();
 8002e64:	4b42      	ldr	r3, [pc, #264]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002e66:	681a      	ldr	r2, [r3, #0]
 8002e68:	4b41      	ldr	r3, [pc, #260]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002e6a:	4949      	ldr	r1, [pc, #292]	@ (8002f90 <HAL_RCC_OscConfig+0x34c>)
 8002e6c:	400a      	ands	r2, r1
 8002e6e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e70:	f7fd ffd6 	bl	8000e20 <HAL_GetTick>
 8002e74:	0003      	movs	r3, r0
 8002e76:	613b      	str	r3, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e78:	e008      	b.n	8002e8c <HAL_RCC_OscConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002e7a:	f7fd ffd1 	bl	8000e20 <HAL_GetTick>
 8002e7e:	0002      	movs	r2, r0
 8002e80:	693b      	ldr	r3, [r7, #16]
 8002e82:	1ad3      	subs	r3, r2, r3
 8002e84:	2b02      	cmp	r3, #2
 8002e86:	d901      	bls.n	8002e8c <HAL_RCC_OscConfig+0x248>
          {
            return HAL_TIMEOUT;
 8002e88:	2303      	movs	r3, #3
 8002e8a:	e1e3      	b.n	8003254 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002e8c:	4b38      	ldr	r3, [pc, #224]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002e8e:	681a      	ldr	r2, [r3, #0]
 8002e90:	2380      	movs	r3, #128	@ 0x80
 8002e92:	00db      	lsls	r3, r3, #3
 8002e94:	4013      	ands	r3, r2
 8002e96:	d1f0      	bne.n	8002e7a <HAL_RCC_OscConfig+0x236>
 8002e98:	e000      	b.n	8002e9c <HAL_RCC_OscConfig+0x258>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8002e9a:	46c0      	nop			@ (mov r8, r8)
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	2208      	movs	r2, #8
 8002ea2:	4013      	ands	r3, r2
 8002ea4:	d047      	beq.n	8002f36 <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check if LSI is used as system clock */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 8002ea6:	4b32      	ldr	r3, [pc, #200]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002ea8:	689b      	ldr	r3, [r3, #8]
 8002eaa:	2238      	movs	r2, #56	@ 0x38
 8002eac:	4013      	ands	r3, r2
 8002eae:	2b18      	cmp	r3, #24
 8002eb0:	d10a      	bne.n	8002ec8 <HAL_RCC_OscConfig+0x284>
    {
      /* When LSI is used as system clock it will not be disabled */
      if ((((RCC->CSR) & RCC_CSR_LSIRDY) != 0U) && (RCC_OscInitStruct->LSIState == RCC_LSI_OFF))
 8002eb2:	4b2f      	ldr	r3, [pc, #188]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002eb4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002eb6:	2202      	movs	r2, #2
 8002eb8:	4013      	ands	r3, r2
 8002eba:	d03c      	beq.n	8002f36 <HAL_RCC_OscConfig+0x2f2>
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	699b      	ldr	r3, [r3, #24]
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d138      	bne.n	8002f36 <HAL_RCC_OscConfig+0x2f2>
      {
        return HAL_ERROR;
 8002ec4:	2301      	movs	r3, #1
 8002ec6:	e1c5      	b.n	8003254 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the LSI State */
      if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	699b      	ldr	r3, [r3, #24]
 8002ecc:	2b00      	cmp	r3, #0
 8002ece:	d019      	beq.n	8002f04 <HAL_RCC_OscConfig+0x2c0>
      {
        /* Enable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_ENABLE();
 8002ed0:	4b27      	ldr	r3, [pc, #156]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002ed2:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002ed4:	4b26      	ldr	r3, [pc, #152]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002ed6:	2101      	movs	r1, #1
 8002ed8:	430a      	orrs	r2, r1
 8002eda:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002edc:	f7fd ffa0 	bl	8000e20 <HAL_GetTick>
 8002ee0:	0003      	movs	r3, r0
 8002ee2:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is ready */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ee4:	e008      	b.n	8002ef8 <HAL_RCC_OscConfig+0x2b4>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002ee6:	f7fd ff9b 	bl	8000e20 <HAL_GetTick>
 8002eea:	0002      	movs	r2, r0
 8002eec:	693b      	ldr	r3, [r7, #16]
 8002eee:	1ad3      	subs	r3, r2, r3
 8002ef0:	2b02      	cmp	r3, #2
 8002ef2:	d901      	bls.n	8002ef8 <HAL_RCC_OscConfig+0x2b4>
          {
            return HAL_TIMEOUT;
 8002ef4:	2303      	movs	r3, #3
 8002ef6:	e1ad      	b.n	8003254 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8002ef8:	4b1d      	ldr	r3, [pc, #116]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002efa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002efc:	2202      	movs	r2, #2
 8002efe:	4013      	ands	r3, r2
 8002f00:	d0f1      	beq.n	8002ee6 <HAL_RCC_OscConfig+0x2a2>
 8002f02:	e018      	b.n	8002f36 <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Disable the Internal Low Speed oscillator (LSI). */
        __HAL_RCC_LSI_DISABLE();
 8002f04:	4b1a      	ldr	r3, [pc, #104]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002f06:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8002f08:	4b19      	ldr	r3, [pc, #100]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002f0a:	2101      	movs	r1, #1
 8002f0c:	438a      	bics	r2, r1
 8002f0e:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002f10:	f7fd ff86 	bl	8000e20 <HAL_GetTick>
 8002f14:	0003      	movs	r3, r0
 8002f16:	613b      	str	r3, [r7, #16]

        /* Wait till LSI is disabled */
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f18:	e008      	b.n	8002f2c <HAL_RCC_OscConfig+0x2e8>
        {
          if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002f1a:	f7fd ff81 	bl	8000e20 <HAL_GetTick>
 8002f1e:	0002      	movs	r2, r0
 8002f20:	693b      	ldr	r3, [r7, #16]
 8002f22:	1ad3      	subs	r3, r2, r3
 8002f24:	2b02      	cmp	r3, #2
 8002f26:	d901      	bls.n	8002f2c <HAL_RCC_OscConfig+0x2e8>
          {
            return HAL_TIMEOUT;
 8002f28:	2303      	movs	r3, #3
 8002f2a:	e193      	b.n	8003254 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8002f2c:	4b10      	ldr	r3, [pc, #64]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002f2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002f30:	2202      	movs	r2, #2
 8002f32:	4013      	ands	r3, r2
 8002f34:	d1f1      	bne.n	8002f1a <HAL_RCC_OscConfig+0x2d6>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	2204      	movs	r2, #4
 8002f3c:	4013      	ands	r3, r2
 8002f3e:	d100      	bne.n	8002f42 <HAL_RCC_OscConfig+0x2fe>
 8002f40:	e0c6      	b.n	80030d0 <HAL_RCC_OscConfig+0x48c>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f42:	231f      	movs	r3, #31
 8002f44:	18fb      	adds	r3, r7, r3
 8002f46:	2200      	movs	r2, #0
 8002f48:	701a      	strb	r2, [r3, #0]

    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* When the LSE is used as system clock, it is not allowed disable it */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8002f4a:	4b09      	ldr	r3, [pc, #36]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002f4c:	689b      	ldr	r3, [r3, #8]
 8002f4e:	2238      	movs	r2, #56	@ 0x38
 8002f50:	4013      	ands	r3, r2
 8002f52:	2b20      	cmp	r3, #32
 8002f54:	d11e      	bne.n	8002f94 <HAL_RCC_OscConfig+0x350>
    {
      if ((((RCC->BDCR) & RCC_BDCR_LSERDY) != 0U) && (RCC_OscInitStruct->LSEState == RCC_LSE_OFF))
 8002f56:	4b06      	ldr	r3, [pc, #24]	@ (8002f70 <HAL_RCC_OscConfig+0x32c>)
 8002f58:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f5a:	2202      	movs	r2, #2
 8002f5c:	4013      	ands	r3, r2
 8002f5e:	d100      	bne.n	8002f62 <HAL_RCC_OscConfig+0x31e>
 8002f60:	e0b6      	b.n	80030d0 <HAL_RCC_OscConfig+0x48c>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	689b      	ldr	r3, [r3, #8]
 8002f66:	2b00      	cmp	r3, #0
 8002f68:	d000      	beq.n	8002f6c <HAL_RCC_OscConfig+0x328>
 8002f6a:	e0b1      	b.n	80030d0 <HAL_RCC_OscConfig+0x48c>
      {
        return HAL_ERROR;
 8002f6c:	2301      	movs	r3, #1
 8002f6e:	e171      	b.n	8003254 <HAL_RCC_OscConfig+0x610>
 8002f70:	40021000 	.word	0x40021000
 8002f74:	fffeffff 	.word	0xfffeffff
 8002f78:	fffbffff 	.word	0xfffbffff
 8002f7c:	ffff80ff 	.word	0xffff80ff
 8002f80:	ffffc7ff 	.word	0xffffc7ff
 8002f84:	00f42400 	.word	0x00f42400
 8002f88:	20000000 	.word	0x20000000
 8002f8c:	20000004 	.word	0x20000004
 8002f90:	fffffeff 	.word	0xfffffeff
    }
    else
    {
      /* Update LSE configuration in Backup Domain control register    */
      /* Requires to enable write access to Backup Domain of necessary */
      if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8002f94:	4bb1      	ldr	r3, [pc, #708]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 8002f96:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002f98:	2380      	movs	r3, #128	@ 0x80
 8002f9a:	055b      	lsls	r3, r3, #21
 8002f9c:	4013      	ands	r3, r2
 8002f9e:	d101      	bne.n	8002fa4 <HAL_RCC_OscConfig+0x360>
 8002fa0:	2301      	movs	r3, #1
 8002fa2:	e000      	b.n	8002fa6 <HAL_RCC_OscConfig+0x362>
 8002fa4:	2300      	movs	r3, #0
 8002fa6:	2b00      	cmp	r3, #0
 8002fa8:	d011      	beq.n	8002fce <HAL_RCC_OscConfig+0x38a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8002faa:	4bac      	ldr	r3, [pc, #688]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 8002fac:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002fae:	4bab      	ldr	r3, [pc, #684]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 8002fb0:	2180      	movs	r1, #128	@ 0x80
 8002fb2:	0549      	lsls	r1, r1, #21
 8002fb4:	430a      	orrs	r2, r1
 8002fb6:	63da      	str	r2, [r3, #60]	@ 0x3c
 8002fb8:	4ba8      	ldr	r3, [pc, #672]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 8002fba:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8002fbc:	2380      	movs	r3, #128	@ 0x80
 8002fbe:	055b      	lsls	r3, r3, #21
 8002fc0:	4013      	ands	r3, r2
 8002fc2:	60fb      	str	r3, [r7, #12]
 8002fc4:	68fb      	ldr	r3, [r7, #12]
        pwrclkchanged = SET;
 8002fc6:	231f      	movs	r3, #31
 8002fc8:	18fb      	adds	r3, r7, r3
 8002fca:	2201      	movs	r2, #1
 8002fcc:	701a      	strb	r2, [r3, #0]
      }

      if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002fce:	4ba4      	ldr	r3, [pc, #656]	@ (8003260 <HAL_RCC_OscConfig+0x61c>)
 8002fd0:	681a      	ldr	r2, [r3, #0]
 8002fd2:	2380      	movs	r3, #128	@ 0x80
 8002fd4:	005b      	lsls	r3, r3, #1
 8002fd6:	4013      	ands	r3, r2
 8002fd8:	d11a      	bne.n	8003010 <HAL_RCC_OscConfig+0x3cc>
      {
        /* Enable write access to Backup domain */
        SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8002fda:	4ba1      	ldr	r3, [pc, #644]	@ (8003260 <HAL_RCC_OscConfig+0x61c>)
 8002fdc:	681a      	ldr	r2, [r3, #0]
 8002fde:	4ba0      	ldr	r3, [pc, #640]	@ (8003260 <HAL_RCC_OscConfig+0x61c>)
 8002fe0:	2180      	movs	r1, #128	@ 0x80
 8002fe2:	0049      	lsls	r1, r1, #1
 8002fe4:	430a      	orrs	r2, r1
 8002fe6:	601a      	str	r2, [r3, #0]

        /* Wait for Backup domain Write protection disable */
        tickstart = HAL_GetTick();
 8002fe8:	f7fd ff1a 	bl	8000e20 <HAL_GetTick>
 8002fec:	0003      	movs	r3, r0
 8002fee:	613b      	str	r3, [r7, #16]

        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8002ff0:	e008      	b.n	8003004 <HAL_RCC_OscConfig+0x3c0>
        {
          if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002ff2:	f7fd ff15 	bl	8000e20 <HAL_GetTick>
 8002ff6:	0002      	movs	r2, r0
 8002ff8:	693b      	ldr	r3, [r7, #16]
 8002ffa:	1ad3      	subs	r3, r2, r3
 8002ffc:	2b02      	cmp	r3, #2
 8002ffe:	d901      	bls.n	8003004 <HAL_RCC_OscConfig+0x3c0>
          {
            return HAL_TIMEOUT;
 8003000:	2303      	movs	r3, #3
 8003002:	e127      	b.n	8003254 <HAL_RCC_OscConfig+0x610>
        while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003004:	4b96      	ldr	r3, [pc, #600]	@ (8003260 <HAL_RCC_OscConfig+0x61c>)
 8003006:	681a      	ldr	r2, [r3, #0]
 8003008:	2380      	movs	r3, #128	@ 0x80
 800300a:	005b      	lsls	r3, r3, #1
 800300c:	4013      	ands	r3, r2
 800300e:	d0f0      	beq.n	8002ff2 <HAL_RCC_OscConfig+0x3ae>
          }
        }
      }

      /* Set the new LSE configuration -----------------------------------------*/
      __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003010:	687b      	ldr	r3, [r7, #4]
 8003012:	689b      	ldr	r3, [r3, #8]
 8003014:	2b01      	cmp	r3, #1
 8003016:	d106      	bne.n	8003026 <HAL_RCC_OscConfig+0x3e2>
 8003018:	4b90      	ldr	r3, [pc, #576]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 800301a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800301c:	4b8f      	ldr	r3, [pc, #572]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 800301e:	2101      	movs	r1, #1
 8003020:	430a      	orrs	r2, r1
 8003022:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003024:	e01c      	b.n	8003060 <HAL_RCC_OscConfig+0x41c>
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	689b      	ldr	r3, [r3, #8]
 800302a:	2b05      	cmp	r3, #5
 800302c:	d10c      	bne.n	8003048 <HAL_RCC_OscConfig+0x404>
 800302e:	4b8b      	ldr	r3, [pc, #556]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 8003030:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003032:	4b8a      	ldr	r3, [pc, #552]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 8003034:	2104      	movs	r1, #4
 8003036:	430a      	orrs	r2, r1
 8003038:	65da      	str	r2, [r3, #92]	@ 0x5c
 800303a:	4b88      	ldr	r3, [pc, #544]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 800303c:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800303e:	4b87      	ldr	r3, [pc, #540]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 8003040:	2101      	movs	r1, #1
 8003042:	430a      	orrs	r2, r1
 8003044:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003046:	e00b      	b.n	8003060 <HAL_RCC_OscConfig+0x41c>
 8003048:	4b84      	ldr	r3, [pc, #528]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 800304a:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 800304c:	4b83      	ldr	r3, [pc, #524]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 800304e:	2101      	movs	r1, #1
 8003050:	438a      	bics	r2, r1
 8003052:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003054:	4b81      	ldr	r3, [pc, #516]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 8003056:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003058:	4b80      	ldr	r3, [pc, #512]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 800305a:	2104      	movs	r1, #4
 800305c:	438a      	bics	r2, r1
 800305e:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Check the LSE State */
      if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	689b      	ldr	r3, [r3, #8]
 8003064:	2b00      	cmp	r3, #0
 8003066:	d014      	beq.n	8003092 <HAL_RCC_OscConfig+0x44e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003068:	f7fd feda 	bl	8000e20 <HAL_GetTick>
 800306c:	0003      	movs	r3, r0
 800306e:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003070:	e009      	b.n	8003086 <HAL_RCC_OscConfig+0x442>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003072:	f7fd fed5 	bl	8000e20 <HAL_GetTick>
 8003076:	0002      	movs	r2, r0
 8003078:	693b      	ldr	r3, [r7, #16]
 800307a:	1ad3      	subs	r3, r2, r3
 800307c:	4a79      	ldr	r2, [pc, #484]	@ (8003264 <HAL_RCC_OscConfig+0x620>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d901      	bls.n	8003086 <HAL_RCC_OscConfig+0x442>
          {
            return HAL_TIMEOUT;
 8003082:	2303      	movs	r3, #3
 8003084:	e0e6      	b.n	8003254 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003086:	4b75      	ldr	r3, [pc, #468]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 8003088:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800308a:	2202      	movs	r2, #2
 800308c:	4013      	ands	r3, r2
 800308e:	d0f0      	beq.n	8003072 <HAL_RCC_OscConfig+0x42e>
 8003090:	e013      	b.n	80030ba <HAL_RCC_OscConfig+0x476>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003092:	f7fd fec5 	bl	8000e20 <HAL_GetTick>
 8003096:	0003      	movs	r3, r0
 8003098:	613b      	str	r3, [r7, #16]

        /* Wait till LSE is disabled */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 800309a:	e009      	b.n	80030b0 <HAL_RCC_OscConfig+0x46c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800309c:	f7fd fec0 	bl	8000e20 <HAL_GetTick>
 80030a0:	0002      	movs	r2, r0
 80030a2:	693b      	ldr	r3, [r7, #16]
 80030a4:	1ad3      	subs	r3, r2, r3
 80030a6:	4a6f      	ldr	r2, [pc, #444]	@ (8003264 <HAL_RCC_OscConfig+0x620>)
 80030a8:	4293      	cmp	r3, r2
 80030aa:	d901      	bls.n	80030b0 <HAL_RCC_OscConfig+0x46c>
          {
            return HAL_TIMEOUT;
 80030ac:	2303      	movs	r3, #3
 80030ae:	e0d1      	b.n	8003254 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030b0:	4b6a      	ldr	r3, [pc, #424]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 80030b2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030b4:	2202      	movs	r2, #2
 80030b6:	4013      	ands	r3, r2
 80030b8:	d1f0      	bne.n	800309c <HAL_RCC_OscConfig+0x458>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 80030ba:	231f      	movs	r3, #31
 80030bc:	18fb      	adds	r3, r7, r3
 80030be:	781b      	ldrb	r3, [r3, #0]
 80030c0:	2b01      	cmp	r3, #1
 80030c2:	d105      	bne.n	80030d0 <HAL_RCC_OscConfig+0x48c>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 80030c4:	4b65      	ldr	r3, [pc, #404]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 80030c6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80030c8:	4b64      	ldr	r3, [pc, #400]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 80030ca:	4967      	ldr	r1, [pc, #412]	@ (8003268 <HAL_RCC_OscConfig+0x624>)
 80030cc:	400a      	ands	r2, r1
 80030ce:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	69db      	ldr	r3, [r3, #28]
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d100      	bne.n	80030da <HAL_RCC_OscConfig+0x496>
 80030d8:	e0bb      	b.n	8003252 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80030da:	4b60      	ldr	r3, [pc, #384]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	2238      	movs	r2, #56	@ 0x38
 80030e0:	4013      	ands	r3, r2
 80030e2:	2b10      	cmp	r3, #16
 80030e4:	d100      	bne.n	80030e8 <HAL_RCC_OscConfig+0x4a4>
 80030e6:	e07b      	b.n	80031e0 <HAL_RCC_OscConfig+0x59c>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	69db      	ldr	r3, [r3, #28]
 80030ec:	2b02      	cmp	r3, #2
 80030ee:	d156      	bne.n	800319e <HAL_RCC_OscConfig+0x55a>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
#endif /* RCC_PLLQ_SUPPORT */
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030f0:	4b5a      	ldr	r3, [pc, #360]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 80030f2:	681a      	ldr	r2, [r3, #0]
 80030f4:	4b59      	ldr	r3, [pc, #356]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 80030f6:	495d      	ldr	r1, [pc, #372]	@ (800326c <HAL_RCC_OscConfig+0x628>)
 80030f8:	400a      	ands	r2, r1
 80030fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80030fc:	f7fd fe90 	bl	8000e20 <HAL_GetTick>
 8003100:	0003      	movs	r3, r0
 8003102:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003104:	e008      	b.n	8003118 <HAL_RCC_OscConfig+0x4d4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003106:	f7fd fe8b 	bl	8000e20 <HAL_GetTick>
 800310a:	0002      	movs	r2, r0
 800310c:	693b      	ldr	r3, [r7, #16]
 800310e:	1ad3      	subs	r3, r2, r3
 8003110:	2b02      	cmp	r3, #2
 8003112:	d901      	bls.n	8003118 <HAL_RCC_OscConfig+0x4d4>
          {
            return HAL_TIMEOUT;
 8003114:	2303      	movs	r3, #3
 8003116:	e09d      	b.n	8003254 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8003118:	4b50      	ldr	r3, [pc, #320]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 800311a:	681a      	ldr	r2, [r3, #0]
 800311c:	2380      	movs	r3, #128	@ 0x80
 800311e:	049b      	lsls	r3, r3, #18
 8003120:	4013      	ands	r3, r2
 8003122:	d1f0      	bne.n	8003106 <HAL_RCC_OscConfig+0x4c2>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLQ_SUPPORT)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003124:	4b4d      	ldr	r3, [pc, #308]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 8003126:	68db      	ldr	r3, [r3, #12]
 8003128:	4a51      	ldr	r2, [pc, #324]	@ (8003270 <HAL_RCC_OscConfig+0x62c>)
 800312a:	4013      	ands	r3, r2
 800312c:	0019      	movs	r1, r3
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	6a1a      	ldr	r2, [r3, #32]
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003136:	431a      	orrs	r2, r3
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800313c:	021b      	lsls	r3, r3, #8
 800313e:	431a      	orrs	r2, r3
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003144:	431a      	orrs	r2, r3
 8003146:	687b      	ldr	r3, [r7, #4]
 8003148:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800314a:	431a      	orrs	r2, r3
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003150:	431a      	orrs	r2, r3
 8003152:	4b42      	ldr	r3, [pc, #264]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 8003154:	430a      	orrs	r2, r1
 8003156:	60da      	str	r2, [r3, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLR);
#endif /* RCC_PLLQ_SUPPORT */

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003158:	4b40      	ldr	r3, [pc, #256]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 800315a:	681a      	ldr	r2, [r3, #0]
 800315c:	4b3f      	ldr	r3, [pc, #252]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 800315e:	2180      	movs	r1, #128	@ 0x80
 8003160:	0449      	lsls	r1, r1, #17
 8003162:	430a      	orrs	r2, r1
 8003164:	601a      	str	r2, [r3, #0]

        /* Enable PLLR Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLRCLK);
 8003166:	4b3d      	ldr	r3, [pc, #244]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 8003168:	68da      	ldr	r2, [r3, #12]
 800316a:	4b3c      	ldr	r3, [pc, #240]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 800316c:	2180      	movs	r1, #128	@ 0x80
 800316e:	0549      	lsls	r1, r1, #21
 8003170:	430a      	orrs	r2, r1
 8003172:	60da      	str	r2, [r3, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003174:	f7fd fe54 	bl	8000e20 <HAL_GetTick>
 8003178:	0003      	movs	r3, r0
 800317a:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800317c:	e008      	b.n	8003190 <HAL_RCC_OscConfig+0x54c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800317e:	f7fd fe4f 	bl	8000e20 <HAL_GetTick>
 8003182:	0002      	movs	r2, r0
 8003184:	693b      	ldr	r3, [r7, #16]
 8003186:	1ad3      	subs	r3, r2, r3
 8003188:	2b02      	cmp	r3, #2
 800318a:	d901      	bls.n	8003190 <HAL_RCC_OscConfig+0x54c>
          {
            return HAL_TIMEOUT;
 800318c:	2303      	movs	r3, #3
 800318e:	e061      	b.n	8003254 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003190:	4b32      	ldr	r3, [pc, #200]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	2380      	movs	r3, #128	@ 0x80
 8003196:	049b      	lsls	r3, r3, #18
 8003198:	4013      	ands	r3, r2
 800319a:	d0f0      	beq.n	800317e <HAL_RCC_OscConfig+0x53a>
 800319c:	e059      	b.n	8003252 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800319e:	4b2f      	ldr	r3, [pc, #188]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 80031a0:	681a      	ldr	r2, [r3, #0]
 80031a2:	4b2e      	ldr	r3, [pc, #184]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 80031a4:	4931      	ldr	r1, [pc, #196]	@ (800326c <HAL_RCC_OscConfig+0x628>)
 80031a6:	400a      	ands	r2, r1
 80031a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80031aa:	f7fd fe39 	bl	8000e20 <HAL_GetTick>
 80031ae:	0003      	movs	r3, r0
 80031b0:	613b      	str	r3, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031b2:	e008      	b.n	80031c6 <HAL_RCC_OscConfig+0x582>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80031b4:	f7fd fe34 	bl	8000e20 <HAL_GetTick>
 80031b8:	0002      	movs	r2, r0
 80031ba:	693b      	ldr	r3, [r7, #16]
 80031bc:	1ad3      	subs	r3, r2, r3
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d901      	bls.n	80031c6 <HAL_RCC_OscConfig+0x582>
          {
            return HAL_TIMEOUT;
 80031c2:	2303      	movs	r3, #3
 80031c4:	e046      	b.n	8003254 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80031c6:	4b25      	ldr	r3, [pc, #148]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 80031c8:	681a      	ldr	r2, [r3, #0]
 80031ca:	2380      	movs	r3, #128	@ 0x80
 80031cc:	049b      	lsls	r3, r3, #18
 80031ce:	4013      	ands	r3, r2
 80031d0:	d1f0      	bne.n	80031b4 <HAL_RCC_OscConfig+0x570>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLQ_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN);
 80031d2:	4b22      	ldr	r3, [pc, #136]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 80031d4:	68da      	ldr	r2, [r3, #12]
 80031d6:	4b21      	ldr	r3, [pc, #132]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 80031d8:	4926      	ldr	r1, [pc, #152]	@ (8003274 <HAL_RCC_OscConfig+0x630>)
 80031da:	400a      	ands	r2, r1
 80031dc:	60da      	str	r2, [r3, #12]
 80031de:	e038      	b.n	8003252 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	69db      	ldr	r3, [r3, #28]
 80031e4:	2b01      	cmp	r3, #1
 80031e6:	d101      	bne.n	80031ec <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	e033      	b.n	8003254 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        temp_pllckcfg = RCC->PLLCFGR;
 80031ec:	4b1b      	ldr	r3, [pc, #108]	@ (800325c <HAL_RCC_OscConfig+0x618>)
 80031ee:	68db      	ldr	r3, [r3, #12]
 80031f0:	617b      	str	r3, [r7, #20]
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	2203      	movs	r2, #3
 80031f6:	401a      	ands	r2, r3
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	6a1b      	ldr	r3, [r3, #32]
 80031fc:	429a      	cmp	r2, r3
 80031fe:	d126      	bne.n	800324e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003200:	697b      	ldr	r3, [r7, #20]
 8003202:	2270      	movs	r2, #112	@ 0x70
 8003204:	401a      	ands	r2, r3
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800320a:	429a      	cmp	r2, r3
 800320c:	d11f      	bne.n	800324e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800320e:	697a      	ldr	r2, [r7, #20]
 8003210:	23fe      	movs	r3, #254	@ 0xfe
 8003212:	01db      	lsls	r3, r3, #7
 8003214:	401a      	ands	r2, r3
 8003216:	687b      	ldr	r3, [r7, #4]
 8003218:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800321a:	021b      	lsls	r3, r3, #8
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800321c:	429a      	cmp	r2, r3
 800321e:	d116      	bne.n	800324e <HAL_RCC_OscConfig+0x60a>
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8003220:	697a      	ldr	r2, [r7, #20]
 8003222:	23f8      	movs	r3, #248	@ 0xf8
 8003224:	039b      	lsls	r3, r3, #14
 8003226:	401a      	ands	r2, r3
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 800322c:	429a      	cmp	r2, r3
 800322e:	d10e      	bne.n	800324e <HAL_RCC_OscConfig+0x60a>
#if defined (RCC_PLLQ_SUPPORT)
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 8003230:	697a      	ldr	r2, [r7, #20]
 8003232:	23e0      	movs	r3, #224	@ 0xe0
 8003234:	051b      	lsls	r3, r3, #20
 8003236:	401a      	ands	r2, r3
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800323c:	429a      	cmp	r2, r3
 800323e:	d106      	bne.n	800324e <HAL_RCC_OscConfig+0x60a>
#endif /* RCC_PLLQ_SUPPORT */
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 8003240:	697b      	ldr	r3, [r7, #20]
 8003242:	0f5b      	lsrs	r3, r3, #29
 8003244:	075a      	lsls	r2, r3, #29
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
            (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800324a:	429a      	cmp	r2, r3
 800324c:	d001      	beq.n	8003252 <HAL_RCC_OscConfig+0x60e>
        {
          return HAL_ERROR;
 800324e:	2301      	movs	r3, #1
 8003250:	e000      	b.n	8003254 <HAL_RCC_OscConfig+0x610>
        }
      }
    }
  }
  return HAL_OK;
 8003252:	2300      	movs	r3, #0
}
 8003254:	0018      	movs	r0, r3
 8003256:	46bd      	mov	sp, r7
 8003258:	b008      	add	sp, #32
 800325a:	bd80      	pop	{r7, pc}
 800325c:	40021000 	.word	0x40021000
 8003260:	40007000 	.word	0x40007000
 8003264:	00001388 	.word	0x00001388
 8003268:	efffffff 	.word	0xefffffff
 800326c:	feffffff 	.word	0xfeffffff
 8003270:	11c1808c 	.word	0x11c1808c
 8003274:	eefefffc 	.word	0xeefefffc

08003278 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003278:	b580      	push	{r7, lr}
 800327a:	b084      	sub	sp, #16
 800327c:	af00      	add	r7, sp, #0
 800327e:	6078      	str	r0, [r7, #4]
 8003280:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	2b00      	cmp	r3, #0
 8003286:	d101      	bne.n	800328c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003288:	2301      	movs	r3, #1
 800328a:	e0e9      	b.n	8003460 <HAL_RCC_ClockConfig+0x1e8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800328c:	4b76      	ldr	r3, [pc, #472]	@ (8003468 <HAL_RCC_ClockConfig+0x1f0>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	2207      	movs	r2, #7
 8003292:	4013      	ands	r3, r2
 8003294:	683a      	ldr	r2, [r7, #0]
 8003296:	429a      	cmp	r2, r3
 8003298:	d91e      	bls.n	80032d8 <HAL_RCC_ClockConfig+0x60>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800329a:	4b73      	ldr	r3, [pc, #460]	@ (8003468 <HAL_RCC_ClockConfig+0x1f0>)
 800329c:	681b      	ldr	r3, [r3, #0]
 800329e:	2207      	movs	r2, #7
 80032a0:	4393      	bics	r3, r2
 80032a2:	0019      	movs	r1, r3
 80032a4:	4b70      	ldr	r3, [pc, #448]	@ (8003468 <HAL_RCC_ClockConfig+0x1f0>)
 80032a6:	683a      	ldr	r2, [r7, #0]
 80032a8:	430a      	orrs	r2, r1
 80032aa:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80032ac:	f7fd fdb8 	bl	8000e20 <HAL_GetTick>
 80032b0:	0003      	movs	r3, r0
 80032b2:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80032b4:	e009      	b.n	80032ca <HAL_RCC_ClockConfig+0x52>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032b6:	f7fd fdb3 	bl	8000e20 <HAL_GetTick>
 80032ba:	0002      	movs	r2, r0
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	1ad3      	subs	r3, r2, r3
 80032c0:	4a6a      	ldr	r2, [pc, #424]	@ (800346c <HAL_RCC_ClockConfig+0x1f4>)
 80032c2:	4293      	cmp	r3, r2
 80032c4:	d901      	bls.n	80032ca <HAL_RCC_ClockConfig+0x52>
      {
        return HAL_TIMEOUT;
 80032c6:	2303      	movs	r3, #3
 80032c8:	e0ca      	b.n	8003460 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80032ca:	4b67      	ldr	r3, [pc, #412]	@ (8003468 <HAL_RCC_ClockConfig+0x1f0>)
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	2207      	movs	r2, #7
 80032d0:	4013      	ands	r3, r2
 80032d2:	683a      	ldr	r2, [r7, #0]
 80032d4:	429a      	cmp	r2, r3
 80032d6:	d1ee      	bne.n	80032b6 <HAL_RCC_ClockConfig+0x3e>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	2202      	movs	r2, #2
 80032de:	4013      	ands	r3, r2
 80032e0:	d015      	beq.n	800330e <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	2204      	movs	r2, #4
 80032e8:	4013      	ands	r3, r2
 80032ea:	d006      	beq.n	80032fa <HAL_RCC_ClockConfig+0x82>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80032ec:	4b60      	ldr	r3, [pc, #384]	@ (8003470 <HAL_RCC_ClockConfig+0x1f8>)
 80032ee:	689a      	ldr	r2, [r3, #8]
 80032f0:	4b5f      	ldr	r3, [pc, #380]	@ (8003470 <HAL_RCC_ClockConfig+0x1f8>)
 80032f2:	21e0      	movs	r1, #224	@ 0xe0
 80032f4:	01c9      	lsls	r1, r1, #7
 80032f6:	430a      	orrs	r2, r1
 80032f8:	609a      	str	r2, [r3, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80032fa:	4b5d      	ldr	r3, [pc, #372]	@ (8003470 <HAL_RCC_ClockConfig+0x1f8>)
 80032fc:	689b      	ldr	r3, [r3, #8]
 80032fe:	4a5d      	ldr	r2, [pc, #372]	@ (8003474 <HAL_RCC_ClockConfig+0x1fc>)
 8003300:	4013      	ands	r3, r2
 8003302:	0019      	movs	r1, r3
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	689a      	ldr	r2, [r3, #8]
 8003308:	4b59      	ldr	r3, [pc, #356]	@ (8003470 <HAL_RCC_ClockConfig+0x1f8>)
 800330a:	430a      	orrs	r2, r1
 800330c:	609a      	str	r2, [r3, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	681b      	ldr	r3, [r3, #0]
 8003312:	2201      	movs	r2, #1
 8003314:	4013      	ands	r3, r2
 8003316:	d057      	beq.n	80033c8 <HAL_RCC_ClockConfig+0x150>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	685b      	ldr	r3, [r3, #4]
 800331c:	2b01      	cmp	r3, #1
 800331e:	d107      	bne.n	8003330 <HAL_RCC_ClockConfig+0xb8>
    {
      /* Check the HSE ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8003320:	4b53      	ldr	r3, [pc, #332]	@ (8003470 <HAL_RCC_ClockConfig+0x1f8>)
 8003322:	681a      	ldr	r2, [r3, #0]
 8003324:	2380      	movs	r3, #128	@ 0x80
 8003326:	029b      	lsls	r3, r3, #10
 8003328:	4013      	ands	r3, r2
 800332a:	d12b      	bne.n	8003384 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	e097      	b.n	8003460 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	685b      	ldr	r3, [r3, #4]
 8003334:	2b02      	cmp	r3, #2
 8003336:	d107      	bne.n	8003348 <HAL_RCC_ClockConfig+0xd0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8003338:	4b4d      	ldr	r3, [pc, #308]	@ (8003470 <HAL_RCC_ClockConfig+0x1f8>)
 800333a:	681a      	ldr	r2, [r3, #0]
 800333c:	2380      	movs	r3, #128	@ 0x80
 800333e:	049b      	lsls	r3, r3, #18
 8003340:	4013      	ands	r3, r2
 8003342:	d11f      	bne.n	8003384 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003344:	2301      	movs	r3, #1
 8003346:	e08b      	b.n	8003460 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* HSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8003348:	687b      	ldr	r3, [r7, #4]
 800334a:	685b      	ldr	r3, [r3, #4]
 800334c:	2b00      	cmp	r3, #0
 800334e:	d107      	bne.n	8003360 <HAL_RCC_ClockConfig+0xe8>
    {
      /* Check the HSI ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8003350:	4b47      	ldr	r3, [pc, #284]	@ (8003470 <HAL_RCC_ClockConfig+0x1f8>)
 8003352:	681a      	ldr	r2, [r3, #0]
 8003354:	2380      	movs	r3, #128	@ 0x80
 8003356:	00db      	lsls	r3, r3, #3
 8003358:	4013      	ands	r3, r2
 800335a:	d113      	bne.n	8003384 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 800335c:	2301      	movs	r3, #1
 800335e:	e07f      	b.n	8003460 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    /* LSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_LSI)
 8003360:	687b      	ldr	r3, [r7, #4]
 8003362:	685b      	ldr	r3, [r3, #4]
 8003364:	2b03      	cmp	r3, #3
 8003366:	d106      	bne.n	8003376 <HAL_RCC_ClockConfig+0xfe>
    {
      /* Check the LSI ready flag */
      if (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8003368:	4b41      	ldr	r3, [pc, #260]	@ (8003470 <HAL_RCC_ClockConfig+0x1f8>)
 800336a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800336c:	2202      	movs	r2, #2
 800336e:	4013      	ands	r3, r2
 8003370:	d108      	bne.n	8003384 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003372:	2301      	movs	r3, #1
 8003374:	e074      	b.n	8003460 <HAL_RCC_ClockConfig+0x1e8>
    }
    /* LSE is selected as System Clock Source */
    else
    {
      /* Check the LSE ready flag */
      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003376:	4b3e      	ldr	r3, [pc, #248]	@ (8003470 <HAL_RCC_ClockConfig+0x1f8>)
 8003378:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800337a:	2202      	movs	r2, #2
 800337c:	4013      	ands	r3, r2
 800337e:	d101      	bne.n	8003384 <HAL_RCC_ClockConfig+0x10c>
      {
        return HAL_ERROR;
 8003380:	2301      	movs	r3, #1
 8003382:	e06d      	b.n	8003460 <HAL_RCC_ClockConfig+0x1e8>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8003384:	4b3a      	ldr	r3, [pc, #232]	@ (8003470 <HAL_RCC_ClockConfig+0x1f8>)
 8003386:	689b      	ldr	r3, [r3, #8]
 8003388:	2207      	movs	r2, #7
 800338a:	4393      	bics	r3, r2
 800338c:	0019      	movs	r1, r3
 800338e:	687b      	ldr	r3, [r7, #4]
 8003390:	685a      	ldr	r2, [r3, #4]
 8003392:	4b37      	ldr	r3, [pc, #220]	@ (8003470 <HAL_RCC_ClockConfig+0x1f8>)
 8003394:	430a      	orrs	r2, r1
 8003396:	609a      	str	r2, [r3, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003398:	f7fd fd42 	bl	8000e20 <HAL_GetTick>
 800339c:	0003      	movs	r3, r0
 800339e:	60fb      	str	r3, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033a0:	e009      	b.n	80033b6 <HAL_RCC_ClockConfig+0x13e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033a2:	f7fd fd3d 	bl	8000e20 <HAL_GetTick>
 80033a6:	0002      	movs	r2, r0
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	1ad3      	subs	r3, r2, r3
 80033ac:	4a2f      	ldr	r2, [pc, #188]	@ (800346c <HAL_RCC_ClockConfig+0x1f4>)
 80033ae:	4293      	cmp	r3, r2
 80033b0:	d901      	bls.n	80033b6 <HAL_RCC_ClockConfig+0x13e>
      {
        return HAL_TIMEOUT;
 80033b2:	2303      	movs	r3, #3
 80033b4:	e054      	b.n	8003460 <HAL_RCC_ClockConfig+0x1e8>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80033b6:	4b2e      	ldr	r3, [pc, #184]	@ (8003470 <HAL_RCC_ClockConfig+0x1f8>)
 80033b8:	689b      	ldr	r3, [r3, #8]
 80033ba:	2238      	movs	r2, #56	@ 0x38
 80033bc:	401a      	ands	r2, r3
 80033be:	687b      	ldr	r3, [r7, #4]
 80033c0:	685b      	ldr	r3, [r3, #4]
 80033c2:	00db      	lsls	r3, r3, #3
 80033c4:	429a      	cmp	r2, r3
 80033c6:	d1ec      	bne.n	80033a2 <HAL_RCC_ClockConfig+0x12a>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80033c8:	4b27      	ldr	r3, [pc, #156]	@ (8003468 <HAL_RCC_ClockConfig+0x1f0>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	2207      	movs	r2, #7
 80033ce:	4013      	ands	r3, r2
 80033d0:	683a      	ldr	r2, [r7, #0]
 80033d2:	429a      	cmp	r2, r3
 80033d4:	d21e      	bcs.n	8003414 <HAL_RCC_ClockConfig+0x19c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80033d6:	4b24      	ldr	r3, [pc, #144]	@ (8003468 <HAL_RCC_ClockConfig+0x1f0>)
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	2207      	movs	r2, #7
 80033dc:	4393      	bics	r3, r2
 80033de:	0019      	movs	r1, r3
 80033e0:	4b21      	ldr	r3, [pc, #132]	@ (8003468 <HAL_RCC_ClockConfig+0x1f0>)
 80033e2:	683a      	ldr	r2, [r7, #0]
 80033e4:	430a      	orrs	r2, r1
 80033e6:	601a      	str	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80033e8:	f7fd fd1a 	bl	8000e20 <HAL_GetTick>
 80033ec:	0003      	movs	r3, r0
 80033ee:	60fb      	str	r3, [r7, #12]

    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 80033f0:	e009      	b.n	8003406 <HAL_RCC_ClockConfig+0x18e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80033f2:	f7fd fd15 	bl	8000e20 <HAL_GetTick>
 80033f6:	0002      	movs	r2, r0
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	1ad3      	subs	r3, r2, r3
 80033fc:	4a1b      	ldr	r2, [pc, #108]	@ (800346c <HAL_RCC_ClockConfig+0x1f4>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d901      	bls.n	8003406 <HAL_RCC_ClockConfig+0x18e>
      {
        return HAL_TIMEOUT;
 8003402:	2303      	movs	r3, #3
 8003404:	e02c      	b.n	8003460 <HAL_RCC_ClockConfig+0x1e8>
    while ((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8003406:	4b18      	ldr	r3, [pc, #96]	@ (8003468 <HAL_RCC_ClockConfig+0x1f0>)
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	2207      	movs	r2, #7
 800340c:	4013      	ands	r3, r2
 800340e:	683a      	ldr	r2, [r7, #0]
 8003410:	429a      	cmp	r2, r3
 8003412:	d1ee      	bne.n	80033f2 <HAL_RCC_ClockConfig+0x17a>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	2204      	movs	r2, #4
 800341a:	4013      	ands	r3, r2
 800341c:	d009      	beq.n	8003432 <HAL_RCC_ClockConfig+0x1ba>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 800341e:	4b14      	ldr	r3, [pc, #80]	@ (8003470 <HAL_RCC_ClockConfig+0x1f8>)
 8003420:	689b      	ldr	r3, [r3, #8]
 8003422:	4a15      	ldr	r2, [pc, #84]	@ (8003478 <HAL_RCC_ClockConfig+0x200>)
 8003424:	4013      	ands	r3, r2
 8003426:	0019      	movs	r1, r3
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	68da      	ldr	r2, [r3, #12]
 800342c:	4b10      	ldr	r3, [pc, #64]	@ (8003470 <HAL_RCC_ClockConfig+0x1f8>)
 800342e:	430a      	orrs	r2, r1
 8003430:	609a      	str	r2, [r3, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = (HAL_RCC_GetSysClockFreq() >> ((AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos]) & 0x1FU));
 8003432:	f000 f829 	bl	8003488 <HAL_RCC_GetSysClockFreq>
 8003436:	0001      	movs	r1, r0
 8003438:	4b0d      	ldr	r3, [pc, #52]	@ (8003470 <HAL_RCC_ClockConfig+0x1f8>)
 800343a:	689b      	ldr	r3, [r3, #8]
 800343c:	0a1b      	lsrs	r3, r3, #8
 800343e:	220f      	movs	r2, #15
 8003440:	401a      	ands	r2, r3
 8003442:	4b0e      	ldr	r3, [pc, #56]	@ (800347c <HAL_RCC_ClockConfig+0x204>)
 8003444:	0092      	lsls	r2, r2, #2
 8003446:	58d3      	ldr	r3, [r2, r3]
 8003448:	221f      	movs	r2, #31
 800344a:	4013      	ands	r3, r2
 800344c:	000a      	movs	r2, r1
 800344e:	40da      	lsrs	r2, r3
 8003450:	4b0b      	ldr	r3, [pc, #44]	@ (8003480 <HAL_RCC_ClockConfig+0x208>)
 8003452:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8003454:	4b0b      	ldr	r3, [pc, #44]	@ (8003484 <HAL_RCC_ClockConfig+0x20c>)
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	0018      	movs	r0, r3
 800345a:	f7fd fc85 	bl	8000d68 <HAL_InitTick>
 800345e:	0003      	movs	r3, r0
}
 8003460:	0018      	movs	r0, r3
 8003462:	46bd      	mov	sp, r7
 8003464:	b004      	add	sp, #16
 8003466:	bd80      	pop	{r7, pc}
 8003468:	40022000 	.word	0x40022000
 800346c:	00001388 	.word	0x00001388
 8003470:	40021000 	.word	0x40021000
 8003474:	fffff0ff 	.word	0xfffff0ff
 8003478:	ffff8fff 	.word	0xffff8fff
 800347c:	080050a8 	.word	0x080050a8
 8003480:	20000000 	.word	0x20000000
 8003484:	20000004 	.word	0x20000004

08003488 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003488:	b580      	push	{r7, lr}
 800348a:	b086      	sub	sp, #24
 800348c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm, hsidiv;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 800348e:	4b3c      	ldr	r3, [pc, #240]	@ (8003580 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003490:	689b      	ldr	r3, [r3, #8]
 8003492:	2238      	movs	r2, #56	@ 0x38
 8003494:	4013      	ands	r3, r2
 8003496:	d10f      	bne.n	80034b8 <HAL_RCC_GetSysClockFreq+0x30>
  {
    /* HSISYS can be derived for HSI16 */
    hsidiv = (1UL << ((READ_BIT(RCC->CR, RCC_CR_HSIDIV)) >> RCC_CR_HSIDIV_Pos));
 8003498:	4b39      	ldr	r3, [pc, #228]	@ (8003580 <HAL_RCC_GetSysClockFreq+0xf8>)
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	0adb      	lsrs	r3, r3, #11
 800349e:	2207      	movs	r2, #7
 80034a0:	4013      	ands	r3, r2
 80034a2:	2201      	movs	r2, #1
 80034a4:	409a      	lsls	r2, r3
 80034a6:	0013      	movs	r3, r2
 80034a8:	603b      	str	r3, [r7, #0]

    /* HSI used as system clock source */
    sysclockfreq = (HSI_VALUE / hsidiv);
 80034aa:	6839      	ldr	r1, [r7, #0]
 80034ac:	4835      	ldr	r0, [pc, #212]	@ (8003584 <HAL_RCC_GetSysClockFreq+0xfc>)
 80034ae:	f7fc fe33 	bl	8000118 <__udivsi3>
 80034b2:	0003      	movs	r3, r0
 80034b4:	613b      	str	r3, [r7, #16]
 80034b6:	e05d      	b.n	8003574 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80034b8:	4b31      	ldr	r3, [pc, #196]	@ (8003580 <HAL_RCC_GetSysClockFreq+0xf8>)
 80034ba:	689b      	ldr	r3, [r3, #8]
 80034bc:	2238      	movs	r2, #56	@ 0x38
 80034be:	4013      	ands	r3, r2
 80034c0:	2b08      	cmp	r3, #8
 80034c2:	d102      	bne.n	80034ca <HAL_RCC_GetSysClockFreq+0x42>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80034c4:	4b30      	ldr	r3, [pc, #192]	@ (8003588 <HAL_RCC_GetSysClockFreq+0x100>)
 80034c6:	613b      	str	r3, [r7, #16]
 80034c8:	e054      	b.n	8003574 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80034ca:	4b2d      	ldr	r3, [pc, #180]	@ (8003580 <HAL_RCC_GetSysClockFreq+0xf8>)
 80034cc:	689b      	ldr	r3, [r3, #8]
 80034ce:	2238      	movs	r2, #56	@ 0x38
 80034d0:	4013      	ands	r3, r2
 80034d2:	2b10      	cmp	r3, #16
 80034d4:	d138      	bne.n	8003548 <HAL_RCC_GetSysClockFreq+0xc0>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC);
 80034d6:	4b2a      	ldr	r3, [pc, #168]	@ (8003580 <HAL_RCC_GetSysClockFreq+0xf8>)
 80034d8:	68db      	ldr	r3, [r3, #12]
 80034da:	2203      	movs	r2, #3
 80034dc:	4013      	ands	r3, r2
 80034de:	60fb      	str	r3, [r7, #12]
    pllm = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80034e0:	4b27      	ldr	r3, [pc, #156]	@ (8003580 <HAL_RCC_GetSysClockFreq+0xf8>)
 80034e2:	68db      	ldr	r3, [r3, #12]
 80034e4:	091b      	lsrs	r3, r3, #4
 80034e6:	2207      	movs	r2, #7
 80034e8:	4013      	ands	r3, r2
 80034ea:	3301      	adds	r3, #1
 80034ec:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	2b03      	cmp	r3, #3
 80034f2:	d10d      	bne.n	8003510 <HAL_RCC_GetSysClockFreq+0x88>
    {
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80034f4:	68b9      	ldr	r1, [r7, #8]
 80034f6:	4824      	ldr	r0, [pc, #144]	@ (8003588 <HAL_RCC_GetSysClockFreq+0x100>)
 80034f8:	f7fc fe0e 	bl	8000118 <__udivsi3>
 80034fc:	0003      	movs	r3, r0
 80034fe:	0019      	movs	r1, r3
 8003500:	4b1f      	ldr	r3, [pc, #124]	@ (8003580 <HAL_RCC_GetSysClockFreq+0xf8>)
 8003502:	68db      	ldr	r3, [r3, #12]
 8003504:	0a1b      	lsrs	r3, r3, #8
 8003506:	227f      	movs	r2, #127	@ 0x7f
 8003508:	4013      	ands	r3, r2
 800350a:	434b      	muls	r3, r1
 800350c:	617b      	str	r3, [r7, #20]
        break;
 800350e:	e00d      	b.n	800352c <HAL_RCC_GetSysClockFreq+0xa4>

      case RCC_PLLSOURCE_HSI:  /* HSI16 used as PLL clock source */
      default:                 /* HSI16 used as PLL clock source */
        pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) ;
 8003510:	68b9      	ldr	r1, [r7, #8]
 8003512:	481c      	ldr	r0, [pc, #112]	@ (8003584 <HAL_RCC_GetSysClockFreq+0xfc>)
 8003514:	f7fc fe00 	bl	8000118 <__udivsi3>
 8003518:	0003      	movs	r3, r0
 800351a:	0019      	movs	r1, r3
 800351c:	4b18      	ldr	r3, [pc, #96]	@ (8003580 <HAL_RCC_GetSysClockFreq+0xf8>)
 800351e:	68db      	ldr	r3, [r3, #12]
 8003520:	0a1b      	lsrs	r3, r3, #8
 8003522:	227f      	movs	r2, #127	@ 0x7f
 8003524:	4013      	ands	r3, r2
 8003526:	434b      	muls	r3, r1
 8003528:	617b      	str	r3, [r7, #20]
        break;
 800352a:	46c0      	nop			@ (mov r8, r8)
    }
    pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U);
 800352c:	4b14      	ldr	r3, [pc, #80]	@ (8003580 <HAL_RCC_GetSysClockFreq+0xf8>)
 800352e:	68db      	ldr	r3, [r3, #12]
 8003530:	0f5b      	lsrs	r3, r3, #29
 8003532:	2207      	movs	r2, #7
 8003534:	4013      	ands	r3, r2
 8003536:	3301      	adds	r3, #1
 8003538:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco / pllr;
 800353a:	6879      	ldr	r1, [r7, #4]
 800353c:	6978      	ldr	r0, [r7, #20]
 800353e:	f7fc fdeb 	bl	8000118 <__udivsi3>
 8003542:	0003      	movs	r3, r0
 8003544:	613b      	str	r3, [r7, #16]
 8003546:	e015      	b.n	8003574 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSE)
 8003548:	4b0d      	ldr	r3, [pc, #52]	@ (8003580 <HAL_RCC_GetSysClockFreq+0xf8>)
 800354a:	689b      	ldr	r3, [r3, #8]
 800354c:	2238      	movs	r2, #56	@ 0x38
 800354e:	4013      	ands	r3, r2
 8003550:	2b20      	cmp	r3, #32
 8003552:	d103      	bne.n	800355c <HAL_RCC_GetSysClockFreq+0xd4>
  {
    /* LSE used as system clock source */
    sysclockfreq = LSE_VALUE;
 8003554:	2380      	movs	r3, #128	@ 0x80
 8003556:	021b      	lsls	r3, r3, #8
 8003558:	613b      	str	r3, [r7, #16]
 800355a:	e00b      	b.n	8003574 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_LSI)
 800355c:	4b08      	ldr	r3, [pc, #32]	@ (8003580 <HAL_RCC_GetSysClockFreq+0xf8>)
 800355e:	689b      	ldr	r3, [r3, #8]
 8003560:	2238      	movs	r2, #56	@ 0x38
 8003562:	4013      	ands	r3, r2
 8003564:	2b18      	cmp	r3, #24
 8003566:	d103      	bne.n	8003570 <HAL_RCC_GetSysClockFreq+0xe8>
  {
    /* LSI used as system clock source */
    sysclockfreq = LSI_VALUE;
 8003568:	23fa      	movs	r3, #250	@ 0xfa
 800356a:	01db      	lsls	r3, r3, #7
 800356c:	613b      	str	r3, [r7, #16]
 800356e:	e001      	b.n	8003574 <HAL_RCC_GetSysClockFreq+0xec>
  }
  else
  {
    sysclockfreq = 0U;
 8003570:	2300      	movs	r3, #0
 8003572:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8003574:	693b      	ldr	r3, [r7, #16]
}
 8003576:	0018      	movs	r0, r3
 8003578:	46bd      	mov	sp, r7
 800357a:	b006      	add	sp, #24
 800357c:	bd80      	pop	{r7, pc}
 800357e:	46c0      	nop			@ (mov r8, r8)
 8003580:	40021000 	.word	0x40021000
 8003584:	00f42400 	.word	0x00f42400
 8003588:	007a1200 	.word	0x007a1200

0800358c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800358c:	b580      	push	{r7, lr}
 800358e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003590:	4b02      	ldr	r3, [pc, #8]	@ (800359c <HAL_RCC_GetHCLKFreq+0x10>)
 8003592:	681b      	ldr	r3, [r3, #0]
}
 8003594:	0018      	movs	r0, r3
 8003596:	46bd      	mov	sp, r7
 8003598:	bd80      	pop	{r7, pc}
 800359a:	46c0      	nop			@ (mov r8, r8)
 800359c:	20000000 	.word	0x20000000

080035a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035a0:	b5b0      	push	{r4, r5, r7, lr}
 80035a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 80035a4:	f7ff fff2 	bl	800358c <HAL_RCC_GetHCLKFreq>
 80035a8:	0004      	movs	r4, r0
 80035aa:	f7ff fb3f 	bl	8002c2c <LL_RCC_GetAPB1Prescaler>
 80035ae:	0003      	movs	r3, r0
 80035b0:	0b1a      	lsrs	r2, r3, #12
 80035b2:	4b05      	ldr	r3, [pc, #20]	@ (80035c8 <HAL_RCC_GetPCLK1Freq+0x28>)
 80035b4:	0092      	lsls	r2, r2, #2
 80035b6:	58d3      	ldr	r3, [r2, r3]
 80035b8:	221f      	movs	r2, #31
 80035ba:	4013      	ands	r3, r2
 80035bc:	40dc      	lsrs	r4, r3
 80035be:	0023      	movs	r3, r4
}
 80035c0:	0018      	movs	r0, r3
 80035c2:	46bd      	mov	sp, r7
 80035c4:	bdb0      	pop	{r4, r5, r7, pc}
 80035c6:	46c0      	nop			@ (mov r8, r8)
 80035c8:	080050e8 	.word	0x080050e8

080035cc <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80035cc:	b580      	push	{r7, lr}
 80035ce:	b086      	sub	sp, #24
 80035d0:	af00      	add	r7, sp, #0
 80035d2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret    = HAL_OK;   /* Intermediate status */
 80035d4:	2313      	movs	r3, #19
 80035d6:	18fb      	adds	r3, r7, r3
 80035d8:	2200      	movs	r2, #0
 80035da:	701a      	strb	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80035dc:	2312      	movs	r3, #18
 80035de:	18fb      	adds	r3, r7, r3
 80035e0:	2200      	movs	r2, #0
 80035e2:	701a      	strb	r2, [r3, #0]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80035e4:	687b      	ldr	r3, [r7, #4]
 80035e6:	681a      	ldr	r2, [r3, #0]
 80035e8:	2380      	movs	r3, #128	@ 0x80
 80035ea:	029b      	lsls	r3, r3, #10
 80035ec:	4013      	ands	r3, r2
 80035ee:	d100      	bne.n	80035f2 <HAL_RCCEx_PeriphCLKConfig+0x26>
 80035f0:	e0a3      	b.n	800373a <HAL_RCCEx_PeriphCLKConfig+0x16e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80035f2:	2011      	movs	r0, #17
 80035f4:	183b      	adds	r3, r7, r0
 80035f6:	2200      	movs	r2, #0
 80035f8:	701a      	strb	r2, [r3, #0]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80035fa:	4bc3      	ldr	r3, [pc, #780]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80035fc:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80035fe:	2380      	movs	r3, #128	@ 0x80
 8003600:	055b      	lsls	r3, r3, #21
 8003602:	4013      	ands	r3, r2
 8003604:	d110      	bne.n	8003628 <HAL_RCCEx_PeriphCLKConfig+0x5c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003606:	4bc0      	ldr	r3, [pc, #768]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003608:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800360a:	4bbf      	ldr	r3, [pc, #764]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800360c:	2180      	movs	r1, #128	@ 0x80
 800360e:	0549      	lsls	r1, r1, #21
 8003610:	430a      	orrs	r2, r1
 8003612:	63da      	str	r2, [r3, #60]	@ 0x3c
 8003614:	4bbc      	ldr	r3, [pc, #752]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003616:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003618:	2380      	movs	r3, #128	@ 0x80
 800361a:	055b      	lsls	r3, r3, #21
 800361c:	4013      	ands	r3, r2
 800361e:	60bb      	str	r3, [r7, #8]
 8003620:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003622:	183b      	adds	r3, r7, r0
 8003624:	2201      	movs	r2, #1
 8003626:	701a      	strb	r2, [r3, #0]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003628:	4bb8      	ldr	r3, [pc, #736]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800362a:	681a      	ldr	r2, [r3, #0]
 800362c:	4bb7      	ldr	r3, [pc, #732]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800362e:	2180      	movs	r1, #128	@ 0x80
 8003630:	0049      	lsls	r1, r1, #1
 8003632:	430a      	orrs	r2, r1
 8003634:	601a      	str	r2, [r3, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8003636:	f7fd fbf3 	bl	8000e20 <HAL_GetTick>
 800363a:	0003      	movs	r3, r0
 800363c:	60fb      	str	r3, [r7, #12]

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800363e:	e00b      	b.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003640:	f7fd fbee 	bl	8000e20 <HAL_GetTick>
 8003644:	0002      	movs	r2, r0
 8003646:	68fb      	ldr	r3, [r7, #12]
 8003648:	1ad3      	subs	r3, r2, r3
 800364a:	2b02      	cmp	r3, #2
 800364c:	d904      	bls.n	8003658 <HAL_RCCEx_PeriphCLKConfig+0x8c>
      {
        ret = HAL_TIMEOUT;
 800364e:	2313      	movs	r3, #19
 8003650:	18fb      	adds	r3, r7, r3
 8003652:	2203      	movs	r2, #3
 8003654:	701a      	strb	r2, [r3, #0]
        break;
 8003656:	e005      	b.n	8003664 <HAL_RCCEx_PeriphCLKConfig+0x98>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8003658:	4bac      	ldr	r3, [pc, #688]	@ (800390c <HAL_RCCEx_PeriphCLKConfig+0x340>)
 800365a:	681a      	ldr	r2, [r3, #0]
 800365c:	2380      	movs	r3, #128	@ 0x80
 800365e:	005b      	lsls	r3, r3, #1
 8003660:	4013      	ands	r3, r2
 8003662:	d0ed      	beq.n	8003640 <HAL_RCCEx_PeriphCLKConfig+0x74>
      }
    }

    if (ret == HAL_OK)
 8003664:	2313      	movs	r3, #19
 8003666:	18fb      	adds	r3, r7, r3
 8003668:	781b      	ldrb	r3, [r3, #0]
 800366a:	2b00      	cmp	r3, #0
 800366c:	d154      	bne.n	8003718 <HAL_RCCEx_PeriphCLKConfig+0x14c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800366e:	4ba6      	ldr	r3, [pc, #664]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003670:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003672:	23c0      	movs	r3, #192	@ 0xc0
 8003674:	009b      	lsls	r3, r3, #2
 8003676:	4013      	ands	r3, r2
 8003678:	617b      	str	r3, [r7, #20]

      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 800367a:	697b      	ldr	r3, [r7, #20]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d019      	beq.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003684:	697a      	ldr	r2, [r7, #20]
 8003686:	429a      	cmp	r2, r3
 8003688:	d014      	beq.n	80036b4 <HAL_RCCEx_PeriphCLKConfig+0xe8>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 800368a:	4b9f      	ldr	r3, [pc, #636]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800368c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800368e:	4aa0      	ldr	r2, [pc, #640]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 8003690:	4013      	ands	r3, r2
 8003692:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8003694:	4b9c      	ldr	r3, [pc, #624]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003696:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8003698:	4b9b      	ldr	r3, [pc, #620]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800369a:	2180      	movs	r1, #128	@ 0x80
 800369c:	0249      	lsls	r1, r1, #9
 800369e:	430a      	orrs	r2, r1
 80036a0:	65da      	str	r2, [r3, #92]	@ 0x5c
        __HAL_RCC_BACKUPRESET_RELEASE();
 80036a2:	4b99      	ldr	r3, [pc, #612]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80036a4:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 80036a6:	4b98      	ldr	r3, [pc, #608]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80036a8:	499a      	ldr	r1, [pc, #616]	@ (8003914 <HAL_RCCEx_PeriphCLKConfig+0x348>)
 80036aa:	400a      	ands	r2, r1
 80036ac:	65da      	str	r2, [r3, #92]	@ 0x5c
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80036ae:	4b96      	ldr	r3, [pc, #600]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80036b0:	697a      	ldr	r2, [r7, #20]
 80036b2:	65da      	str	r2, [r3, #92]	@ 0x5c
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80036b4:	697b      	ldr	r3, [r7, #20]
 80036b6:	2201      	movs	r2, #1
 80036b8:	4013      	ands	r3, r2
 80036ba:	d016      	beq.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x11e>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80036bc:	f7fd fbb0 	bl	8000e20 <HAL_GetTick>
 80036c0:	0003      	movs	r3, r0
 80036c2:	60fb      	str	r3, [r7, #12]

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036c4:	e00c      	b.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x114>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80036c6:	f7fd fbab 	bl	8000e20 <HAL_GetTick>
 80036ca:	0002      	movs	r2, r0
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	1ad3      	subs	r3, r2, r3
 80036d0:	4a91      	ldr	r2, [pc, #580]	@ (8003918 <HAL_RCCEx_PeriphCLKConfig+0x34c>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d904      	bls.n	80036e0 <HAL_RCCEx_PeriphCLKConfig+0x114>
          {
            ret = HAL_TIMEOUT;
 80036d6:	2313      	movs	r3, #19
 80036d8:	18fb      	adds	r3, r7, r3
 80036da:	2203      	movs	r2, #3
 80036dc:	701a      	strb	r2, [r3, #0]
            break;
 80036de:	e004      	b.n	80036ea <HAL_RCCEx_PeriphCLKConfig+0x11e>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80036e0:	4b89      	ldr	r3, [pc, #548]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80036e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036e4:	2202      	movs	r2, #2
 80036e6:	4013      	ands	r3, r2
 80036e8:	d0ed      	beq.n	80036c6 <HAL_RCCEx_PeriphCLKConfig+0xfa>
          }
        }
      }

      if (ret == HAL_OK)
 80036ea:	2313      	movs	r3, #19
 80036ec:	18fb      	adds	r3, r7, r3
 80036ee:	781b      	ldrb	r3, [r3, #0]
 80036f0:	2b00      	cmp	r3, #0
 80036f2:	d10a      	bne.n	800370a <HAL_RCCEx_PeriphCLKConfig+0x13e>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80036f4:	4b84      	ldr	r3, [pc, #528]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80036f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036f8:	4a85      	ldr	r2, [pc, #532]	@ (8003910 <HAL_RCCEx_PeriphCLKConfig+0x344>)
 80036fa:	4013      	ands	r3, r2
 80036fc:	0019      	movs	r1, r3
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003702:	4b81      	ldr	r3, [pc, #516]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003704:	430a      	orrs	r2, r1
 8003706:	65da      	str	r2, [r3, #92]	@ 0x5c
 8003708:	e00c      	b.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800370a:	2312      	movs	r3, #18
 800370c:	18fb      	adds	r3, r7, r3
 800370e:	2213      	movs	r2, #19
 8003710:	18ba      	adds	r2, r7, r2
 8003712:	7812      	ldrb	r2, [r2, #0]
 8003714:	701a      	strb	r2, [r3, #0]
 8003716:	e005      	b.n	8003724 <HAL_RCCEx_PeriphCLKConfig+0x158>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8003718:	2312      	movs	r3, #18
 800371a:	18fb      	adds	r3, r7, r3
 800371c:	2213      	movs	r2, #19
 800371e:	18ba      	adds	r2, r7, r2
 8003720:	7812      	ldrb	r2, [r2, #0]
 8003722:	701a      	strb	r2, [r3, #0]
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003724:	2311      	movs	r3, #17
 8003726:	18fb      	adds	r3, r7, r3
 8003728:	781b      	ldrb	r3, [r3, #0]
 800372a:	2b01      	cmp	r3, #1
 800372c:	d105      	bne.n	800373a <HAL_RCCEx_PeriphCLKConfig+0x16e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800372e:	4b76      	ldr	r3, [pc, #472]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003730:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003732:	4b75      	ldr	r3, [pc, #468]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003734:	4979      	ldr	r1, [pc, #484]	@ (800391c <HAL_RCCEx_PeriphCLKConfig+0x350>)
 8003736:	400a      	ands	r2, r1
 8003738:	63da      	str	r2, [r3, #60]	@ 0x3c
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	681b      	ldr	r3, [r3, #0]
 800373e:	2201      	movs	r2, #1
 8003740:	4013      	ands	r3, r2
 8003742:	d009      	beq.n	8003758 <HAL_RCCEx_PeriphCLKConfig+0x18c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8003744:	4b70      	ldr	r3, [pc, #448]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003746:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003748:	2203      	movs	r2, #3
 800374a:	4393      	bics	r3, r2
 800374c:	0019      	movs	r1, r3
 800374e:	687b      	ldr	r3, [r7, #4]
 8003750:	685a      	ldr	r2, [r3, #4]
 8003752:	4b6d      	ldr	r3, [pc, #436]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003754:	430a      	orrs	r2, r1
 8003756:	655a      	str	r2, [r3, #84]	@ 0x54
  }

#if defined(RCC_CCIPR_USART2SEL)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	2202      	movs	r2, #2
 800375e:	4013      	ands	r3, r2
 8003760:	d009      	beq.n	8003776 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8003762:	4b69      	ldr	r3, [pc, #420]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003764:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003766:	220c      	movs	r2, #12
 8003768:	4393      	bics	r3, r2
 800376a:	0019      	movs	r1, r3
 800376c:	687b      	ldr	r3, [r7, #4]
 800376e:	689a      	ldr	r2, [r3, #8]
 8003770:	4b65      	ldr	r3, [pc, #404]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003772:	430a      	orrs	r2, r1
 8003774:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_USART3SEL */

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	2210      	movs	r2, #16
 800377c:	4013      	ands	r3, r2
 800377e:	d009      	beq.n	8003794 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8003780:	4b61      	ldr	r3, [pc, #388]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003782:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003784:	4a66      	ldr	r2, [pc, #408]	@ (8003920 <HAL_RCCEx_PeriphCLKConfig+0x354>)
 8003786:	4013      	ands	r3, r2
 8003788:	0019      	movs	r1, r3
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	68da      	ldr	r2, [r3, #12]
 800378e:	4b5e      	ldr	r3, [pc, #376]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003790:	430a      	orrs	r2, r1
 8003792:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* LPUART2 */

#if defined(RCC_CCIPR_LPTIM1SEL)
  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	681a      	ldr	r2, [r3, #0]
 8003798:	2380      	movs	r3, #128	@ 0x80
 800379a:	009b      	lsls	r3, r3, #2
 800379c:	4013      	ands	r3, r2
 800379e:	d009      	beq.n	80037b4 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
  {
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80037a0:	4b59      	ldr	r3, [pc, #356]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80037a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037a4:	4a5f      	ldr	r2, [pc, #380]	@ (8003924 <HAL_RCCEx_PeriphCLKConfig+0x358>)
 80037a6:	4013      	ands	r3, r2
 80037a8:	0019      	movs	r1, r3
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	699a      	ldr	r2, [r3, #24]
 80037ae:	4b56      	ldr	r3, [pc, #344]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80037b0:	430a      	orrs	r2, r1
 80037b2:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM1SEL */

#if defined(RCC_CCIPR_LPTIM2SEL)
  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 80037b4:	687b      	ldr	r3, [r7, #4]
 80037b6:	681a      	ldr	r2, [r3, #0]
 80037b8:	2380      	movs	r3, #128	@ 0x80
 80037ba:	00db      	lsls	r3, r3, #3
 80037bc:	4013      	ands	r3, r2
 80037be:	d009      	beq.n	80037d4 <HAL_RCCEx_PeriphCLKConfig+0x208>
  {
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 80037c0:	4b51      	ldr	r3, [pc, #324]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80037c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037c4:	4a58      	ldr	r2, [pc, #352]	@ (8003928 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80037c6:	4013      	ands	r3, r2
 80037c8:	0019      	movs	r1, r3
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	69da      	ldr	r2, [r3, #28]
 80037ce:	4b4e      	ldr	r3, [pc, #312]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80037d0:	430a      	orrs	r2, r1
 80037d2:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* RCC_CCIPR_LPTIM2SEL */

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	2220      	movs	r2, #32
 80037da:	4013      	ands	r3, r2
 80037dc:	d009      	beq.n	80037f2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80037de:	4b4a      	ldr	r3, [pc, #296]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80037e0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037e2:	4a52      	ldr	r2, [pc, #328]	@ (800392c <HAL_RCCEx_PeriphCLKConfig+0x360>)
 80037e4:	4013      	ands	r3, r2
 80037e6:	0019      	movs	r1, r3
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	691a      	ldr	r2, [r3, #16]
 80037ec:	4b46      	ldr	r3, [pc, #280]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80037ee:	430a      	orrs	r2, r1
 80037f0:	655a      	str	r2, [r3, #84]	@ 0x54
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* RNG */
  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	681a      	ldr	r2, [r3, #0]
 80037f6:	2380      	movs	r3, #128	@ 0x80
 80037f8:	01db      	lsls	r3, r3, #7
 80037fa:	4013      	ands	r3, r2
 80037fc:	d015      	beq.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80037fe:	4b42      	ldr	r3, [pc, #264]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003800:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003802:	009b      	lsls	r3, r3, #2
 8003804:	0899      	lsrs	r1, r3, #2
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	6a1a      	ldr	r2, [r3, #32]
 800380a:	4b3f      	ldr	r3, [pc, #252]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800380c:	430a      	orrs	r2, r1
 800380e:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLADC)
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	6a1a      	ldr	r2, [r3, #32]
 8003814:	2380      	movs	r3, #128	@ 0x80
 8003816:	05db      	lsls	r3, r3, #23
 8003818:	429a      	cmp	r2, r3
 800381a:	d106      	bne.n	800382a <HAL_RCCEx_PeriphCLKConfig+0x25e>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 800381c:	4b3a      	ldr	r3, [pc, #232]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800381e:	68da      	ldr	r2, [r3, #12]
 8003820:	4b39      	ldr	r3, [pc, #228]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003822:	2180      	movs	r1, #128	@ 0x80
 8003824:	0249      	lsls	r1, r1, #9
 8003826:	430a      	orrs	r2, r1
 8003828:	60da      	str	r2, [r3, #12]
    }
  }

#if defined(CEC)
  /*-------------------------- CEC clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 800382a:	687b      	ldr	r3, [r7, #4]
 800382c:	681a      	ldr	r2, [r3, #0]
 800382e:	2380      	movs	r3, #128	@ 0x80
 8003830:	031b      	lsls	r3, r3, #12
 8003832:	4013      	ands	r3, r2
 8003834:	d009      	beq.n	800384a <HAL_RCCEx_PeriphCLKConfig+0x27e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8003836:	4b34      	ldr	r3, [pc, #208]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003838:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800383a:	2240      	movs	r2, #64	@ 0x40
 800383c:	4393      	bics	r3, r2
 800383e:	0019      	movs	r1, r3
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003844:	4b30      	ldr	r3, [pc, #192]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003846:	430a      	orrs	r2, r1
 8003848:	655a      	str	r2, [r3, #84]	@ 0x54
  }
#endif /* CEC */

#if defined(RCC_CCIPR_TIM1SEL)
  /*-------------------------- TIM1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	2380      	movs	r3, #128	@ 0x80
 8003850:	039b      	lsls	r3, r3, #14
 8003852:	4013      	ands	r3, r2
 8003854:	d016      	beq.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));

    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8003856:	4b2c      	ldr	r3, [pc, #176]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003858:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800385a:	4a35      	ldr	r2, [pc, #212]	@ (8003930 <HAL_RCCEx_PeriphCLKConfig+0x364>)
 800385c:	4013      	ands	r3, r2
 800385e:	0019      	movs	r1, r3
 8003860:	687b      	ldr	r3, [r7, #4]
 8003862:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8003864:	4b28      	ldr	r3, [pc, #160]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003866:	430a      	orrs	r2, r1
 8003868:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim1ClockSelection == RCC_TIM1CLKSOURCE_PLL)
 800386a:	687b      	ldr	r3, [r7, #4]
 800386c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800386e:	2380      	movs	r3, #128	@ 0x80
 8003870:	03db      	lsls	r3, r3, #15
 8003872:	429a      	cmp	r2, r3
 8003874:	d106      	bne.n	8003884 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 8003876:	4b24      	ldr	r3, [pc, #144]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003878:	68da      	ldr	r2, [r3, #12]
 800387a:	4b23      	ldr	r3, [pc, #140]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 800387c:	2180      	movs	r1, #128	@ 0x80
 800387e:	0449      	lsls	r1, r1, #17
 8003880:	430a      	orrs	r2, r1
 8003882:	60da      	str	r2, [r3, #12]
  }
#endif /* RCC_CCIPR_TIM1SEL */

#if defined(RCC_CCIPR_TIM15SEL)
  /*-------------------------- TIM15 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	2380      	movs	r3, #128	@ 0x80
 800388a:	03db      	lsls	r3, r3, #15
 800388c:	4013      	ands	r3, r2
 800388e:	d016      	beq.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));

    /* Configure the TIM15 clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 8003890:	4b1d      	ldr	r3, [pc, #116]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 8003892:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003894:	4a27      	ldr	r2, [pc, #156]	@ (8003934 <HAL_RCCEx_PeriphCLKConfig+0x368>)
 8003896:	4013      	ands	r3, r2
 8003898:	0019      	movs	r1, r3
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800389e:	4b1a      	ldr	r3, [pc, #104]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80038a0:	430a      	orrs	r2, r1
 80038a2:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->Tim15ClockSelection == RCC_TIM15CLKSOURCE_PLL)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80038a8:	2380      	movs	r3, #128	@ 0x80
 80038aa:	045b      	lsls	r3, r3, #17
 80038ac:	429a      	cmp	r2, r3
 80038ae:	d106      	bne.n	80038be <HAL_RCCEx_PeriphCLKConfig+0x2f2>
    {
      /* Enable PLLQCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
 80038b0:	4b15      	ldr	r3, [pc, #84]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80038b2:	68da      	ldr	r2, [r3, #12]
 80038b4:	4b14      	ldr	r3, [pc, #80]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80038b6:	2180      	movs	r1, #128	@ 0x80
 80038b8:	0449      	lsls	r1, r1, #17
 80038ba:	430a      	orrs	r2, r1
 80038bc:	60da      	str	r2, [r3, #12]
    }
  }
#endif /* RCC_CCIPR_TIM15SEL */

  /*-------------------------- I2S1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S1) == RCC_PERIPHCLK_I2S1)
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	681a      	ldr	r2, [r3, #0]
 80038c2:	2380      	movs	r3, #128	@ 0x80
 80038c4:	011b      	lsls	r3, r3, #4
 80038c6:	4013      	ands	r3, r2
 80038c8:	d016      	beq.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x32c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S1CLKSOURCE(PeriphClkInit->I2s1ClockSelection));

    /* Configure the I2S1 clock source */
    __HAL_RCC_I2S1_CONFIG(PeriphClkInit->I2s1ClockSelection);
 80038ca:	4b0f      	ldr	r3, [pc, #60]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80038cc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038ce:	4a1a      	ldr	r2, [pc, #104]	@ (8003938 <HAL_RCCEx_PeriphCLKConfig+0x36c>)
 80038d0:	4013      	ands	r3, r2
 80038d2:	0019      	movs	r1, r3
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	695a      	ldr	r2, [r3, #20]
 80038d8:	4b0b      	ldr	r3, [pc, #44]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80038da:	430a      	orrs	r2, r1
 80038dc:	655a      	str	r2, [r3, #84]	@ 0x54

    if (PeriphClkInit->I2s1ClockSelection == RCC_I2S1CLKSOURCE_PLL)
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	695a      	ldr	r2, [r3, #20]
 80038e2:	2380      	movs	r3, #128	@ 0x80
 80038e4:	01db      	lsls	r3, r3, #7
 80038e6:	429a      	cmp	r2, r3
 80038e8:	d106      	bne.n	80038f8 <HAL_RCCEx_PeriphCLKConfig+0x32c>
    {
      /* Enable PLLPCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLPCLK);
 80038ea:	4b07      	ldr	r3, [pc, #28]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80038ec:	68da      	ldr	r2, [r3, #12]
 80038ee:	4b06      	ldr	r3, [pc, #24]	@ (8003908 <HAL_RCCEx_PeriphCLKConfig+0x33c>)
 80038f0:	2180      	movs	r1, #128	@ 0x80
 80038f2:	0249      	lsls	r1, r1, #9
 80038f4:	430a      	orrs	r2, r1
 80038f6:	60da      	str	r2, [r3, #12]
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLLQCLK);
    }
  }
#endif /* FDCAN1 || FDCAN2 */

  return status;
 80038f8:	2312      	movs	r3, #18
 80038fa:	18fb      	adds	r3, r7, r3
 80038fc:	781b      	ldrb	r3, [r3, #0]
}
 80038fe:	0018      	movs	r0, r3
 8003900:	46bd      	mov	sp, r7
 8003902:	b006      	add	sp, #24
 8003904:	bd80      	pop	{r7, pc}
 8003906:	46c0      	nop			@ (mov r8, r8)
 8003908:	40021000 	.word	0x40021000
 800390c:	40007000 	.word	0x40007000
 8003910:	fffffcff 	.word	0xfffffcff
 8003914:	fffeffff 	.word	0xfffeffff
 8003918:	00001388 	.word	0x00001388
 800391c:	efffffff 	.word	0xefffffff
 8003920:	fffff3ff 	.word	0xfffff3ff
 8003924:	fff3ffff 	.word	0xfff3ffff
 8003928:	ffcfffff 	.word	0xffcfffff
 800392c:	ffffcfff 	.word	0xffffcfff
 8003930:	ffbfffff 	.word	0xffbfffff
 8003934:	feffffff 	.word	0xfeffffff
 8003938:	ffff3fff 	.word	0xffff3fff

0800393c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800393c:	b580      	push	{r7, lr}
 800393e:	b082      	sub	sp, #8
 8003940:	af00      	add	r7, sp, #0
 8003942:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2b00      	cmp	r3, #0
 8003948:	d101      	bne.n	800394e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800394a:	2301      	movs	r3, #1
 800394c:	e046      	b.n	80039dc <HAL_UART_Init+0xa0>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2288      	movs	r2, #136	@ 0x88
 8003952:	589b      	ldr	r3, [r3, r2]
 8003954:	2b00      	cmp	r3, #0
 8003956:	d107      	bne.n	8003968 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2284      	movs	r2, #132	@ 0x84
 800395c:	2100      	movs	r1, #0
 800395e:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	0018      	movs	r0, r3
 8003964:	f7fd f8e8 	bl	8000b38 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2288      	movs	r2, #136	@ 0x88
 800396c:	2124      	movs	r1, #36	@ 0x24
 800396e:	5099      	str	r1, [r3, r2]

  __HAL_UART_DISABLE(huart);
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	681a      	ldr	r2, [r3, #0]
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	681b      	ldr	r3, [r3, #0]
 800397a:	2101      	movs	r1, #1
 800397c:	438a      	bics	r2, r1
 800397e:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003984:	2b00      	cmp	r3, #0
 8003986:	d003      	beq.n	8003990 <HAL_UART_Init+0x54>
  {
    UART_AdvFeatureConfig(huart);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	0018      	movs	r0, r3
 800398c:	f000 fb8e 	bl	80040ac <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	0018      	movs	r0, r3
 8003994:	f000 f8cc 	bl	8003b30 <UART_SetConfig>
 8003998:	0003      	movs	r3, r0
 800399a:	2b01      	cmp	r3, #1
 800399c:	d101      	bne.n	80039a2 <HAL_UART_Init+0x66>
  {
    return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e01c      	b.n	80039dc <HAL_UART_Init+0xa0>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	681b      	ldr	r3, [r3, #0]
 80039a6:	685a      	ldr	r2, [r3, #4]
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	681b      	ldr	r3, [r3, #0]
 80039ac:	490d      	ldr	r1, [pc, #52]	@ (80039e4 <HAL_UART_Init+0xa8>)
 80039ae:	400a      	ands	r2, r1
 80039b0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	689a      	ldr	r2, [r3, #8]
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	212a      	movs	r1, #42	@ 0x2a
 80039be:	438a      	bics	r2, r1
 80039c0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	681b      	ldr	r3, [r3, #0]
 80039c6:	681a      	ldr	r2, [r3, #0]
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	2101      	movs	r1, #1
 80039ce:	430a      	orrs	r2, r1
 80039d0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	0018      	movs	r0, r3
 80039d6:	f000 fc1d 	bl	8004214 <UART_CheckIdleState>
 80039da:	0003      	movs	r3, r0
}
 80039dc:	0018      	movs	r0, r3
 80039de:	46bd      	mov	sp, r7
 80039e0:	b002      	add	sp, #8
 80039e2:	bd80      	pop	{r7, pc}
 80039e4:	ffffb7ff 	.word	0xffffb7ff

080039e8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80039e8:	b580      	push	{r7, lr}
 80039ea:	b08a      	sub	sp, #40	@ 0x28
 80039ec:	af02      	add	r7, sp, #8
 80039ee:	60f8      	str	r0, [r7, #12]
 80039f0:	60b9      	str	r1, [r7, #8]
 80039f2:	603b      	str	r3, [r7, #0]
 80039f4:	1dbb      	adds	r3, r7, #6
 80039f6:	801a      	strh	r2, [r3, #0]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80039f8:	68fb      	ldr	r3, [r7, #12]
 80039fa:	2288      	movs	r2, #136	@ 0x88
 80039fc:	589b      	ldr	r3, [r3, r2]
 80039fe:	2b20      	cmp	r3, #32
 8003a00:	d000      	beq.n	8003a04 <HAL_UART_Transmit+0x1c>
 8003a02:	e090      	b.n	8003b26 <HAL_UART_Transmit+0x13e>
  {
    if ((pData == NULL) || (Size == 0U))
 8003a04:	68bb      	ldr	r3, [r7, #8]
 8003a06:	2b00      	cmp	r3, #0
 8003a08:	d003      	beq.n	8003a12 <HAL_UART_Transmit+0x2a>
 8003a0a:	1dbb      	adds	r3, r7, #6
 8003a0c:	881b      	ldrh	r3, [r3, #0]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d101      	bne.n	8003a16 <HAL_UART_Transmit+0x2e>
    {
      return  HAL_ERROR;
 8003a12:	2301      	movs	r3, #1
 8003a14:	e088      	b.n	8003b28 <HAL_UART_Transmit+0x140>
    }

    /* In case of 9bits/No Parity transfer, pData buffer provided as input parameter
       should be aligned on a u16 frontier, as data to be filled into TDR will be
       handled through a u16 cast. */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	689a      	ldr	r2, [r3, #8]
 8003a1a:	2380      	movs	r3, #128	@ 0x80
 8003a1c:	015b      	lsls	r3, r3, #5
 8003a1e:	429a      	cmp	r2, r3
 8003a20:	d109      	bne.n	8003a36 <HAL_UART_Transmit+0x4e>
 8003a22:	68fb      	ldr	r3, [r7, #12]
 8003a24:	691b      	ldr	r3, [r3, #16]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d105      	bne.n	8003a36 <HAL_UART_Transmit+0x4e>
    {
      if ((((uint32_t)pData) & 1U) != 0U)
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	2201      	movs	r2, #1
 8003a2e:	4013      	ands	r3, r2
 8003a30:	d001      	beq.n	8003a36 <HAL_UART_Transmit+0x4e>
      {
        return  HAL_ERROR;
 8003a32:	2301      	movs	r3, #1
 8003a34:	e078      	b.n	8003b28 <HAL_UART_Transmit+0x140>
      }
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003a36:	68fb      	ldr	r3, [r7, #12]
 8003a38:	2290      	movs	r2, #144	@ 0x90
 8003a3a:	2100      	movs	r1, #0
 8003a3c:	5099      	str	r1, [r3, r2]
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	2288      	movs	r2, #136	@ 0x88
 8003a42:	2121      	movs	r1, #33	@ 0x21
 8003a44:	5099      	str	r1, [r3, r2]

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8003a46:	f7fd f9eb 	bl	8000e20 <HAL_GetTick>
 8003a4a:	0003      	movs	r3, r0
 8003a4c:	617b      	str	r3, [r7, #20]

    huart->TxXferSize  = Size;
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	1dba      	adds	r2, r7, #6
 8003a52:	2154      	movs	r1, #84	@ 0x54
 8003a54:	8812      	ldrh	r2, [r2, #0]
 8003a56:	525a      	strh	r2, [r3, r1]
    huart->TxXferCount = Size;
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	1dba      	adds	r2, r7, #6
 8003a5c:	2156      	movs	r1, #86	@ 0x56
 8003a5e:	8812      	ldrh	r2, [r2, #0]
 8003a60:	525a      	strh	r2, [r3, r1]

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	689a      	ldr	r2, [r3, #8]
 8003a66:	2380      	movs	r3, #128	@ 0x80
 8003a68:	015b      	lsls	r3, r3, #5
 8003a6a:	429a      	cmp	r2, r3
 8003a6c:	d108      	bne.n	8003a80 <HAL_UART_Transmit+0x98>
 8003a6e:	68fb      	ldr	r3, [r7, #12]
 8003a70:	691b      	ldr	r3, [r3, #16]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d104      	bne.n	8003a80 <HAL_UART_Transmit+0x98>
    {
      pdata8bits  = NULL;
 8003a76:	2300      	movs	r3, #0
 8003a78:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8003a7a:	68bb      	ldr	r3, [r7, #8]
 8003a7c:	61bb      	str	r3, [r7, #24]
 8003a7e:	e003      	b.n	8003a88 <HAL_UART_Transmit+0xa0>
    }
    else
    {
      pdata8bits  = pData;
 8003a80:	68bb      	ldr	r3, [r7, #8]
 8003a82:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003a84:	2300      	movs	r3, #0
 8003a86:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8003a88:	e030      	b.n	8003aec <HAL_UART_Transmit+0x104>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8003a8a:	697a      	ldr	r2, [r7, #20]
 8003a8c:	68f8      	ldr	r0, [r7, #12]
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	9300      	str	r3, [sp, #0]
 8003a92:	0013      	movs	r3, r2
 8003a94:	2200      	movs	r2, #0
 8003a96:	2180      	movs	r1, #128	@ 0x80
 8003a98:	f000 fc66 	bl	8004368 <UART_WaitOnFlagUntilTimeout>
 8003a9c:	1e03      	subs	r3, r0, #0
 8003a9e:	d005      	beq.n	8003aac <HAL_UART_Transmit+0xc4>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	2288      	movs	r2, #136	@ 0x88
 8003aa4:	2120      	movs	r1, #32
 8003aa6:	5099      	str	r1, [r3, r2]

        return HAL_TIMEOUT;
 8003aa8:	2303      	movs	r3, #3
 8003aaa:	e03d      	b.n	8003b28 <HAL_UART_Transmit+0x140>
      }
      if (pdata8bits == NULL)
 8003aac:	69fb      	ldr	r3, [r7, #28]
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d10b      	bne.n	8003aca <HAL_UART_Transmit+0xe2>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003ab2:	69bb      	ldr	r3, [r7, #24]
 8003ab4:	881b      	ldrh	r3, [r3, #0]
 8003ab6:	001a      	movs	r2, r3
 8003ab8:	68fb      	ldr	r3, [r7, #12]
 8003aba:	681b      	ldr	r3, [r3, #0]
 8003abc:	05d2      	lsls	r2, r2, #23
 8003abe:	0dd2      	lsrs	r2, r2, #23
 8003ac0:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003ac2:	69bb      	ldr	r3, [r7, #24]
 8003ac4:	3302      	adds	r3, #2
 8003ac6:	61bb      	str	r3, [r7, #24]
 8003ac8:	e007      	b.n	8003ada <HAL_UART_Transmit+0xf2>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 8003aca:	69fb      	ldr	r3, [r7, #28]
 8003acc:	781a      	ldrb	r2, [r3, #0]
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003ad4:	69fb      	ldr	r3, [r7, #28]
 8003ad6:	3301      	adds	r3, #1
 8003ad8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	2256      	movs	r2, #86	@ 0x56
 8003ade:	5a9b      	ldrh	r3, [r3, r2]
 8003ae0:	b29b      	uxth	r3, r3
 8003ae2:	3b01      	subs	r3, #1
 8003ae4:	b299      	uxth	r1, r3
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	2256      	movs	r2, #86	@ 0x56
 8003aea:	5299      	strh	r1, [r3, r2]
    while (huart->TxXferCount > 0U)
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	2256      	movs	r2, #86	@ 0x56
 8003af0:	5a9b      	ldrh	r3, [r3, r2]
 8003af2:	b29b      	uxth	r3, r3
 8003af4:	2b00      	cmp	r3, #0
 8003af6:	d1c8      	bne.n	8003a8a <HAL_UART_Transmit+0xa2>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8003af8:	697a      	ldr	r2, [r7, #20]
 8003afa:	68f8      	ldr	r0, [r7, #12]
 8003afc:	683b      	ldr	r3, [r7, #0]
 8003afe:	9300      	str	r3, [sp, #0]
 8003b00:	0013      	movs	r3, r2
 8003b02:	2200      	movs	r2, #0
 8003b04:	2140      	movs	r1, #64	@ 0x40
 8003b06:	f000 fc2f 	bl	8004368 <UART_WaitOnFlagUntilTimeout>
 8003b0a:	1e03      	subs	r3, r0, #0
 8003b0c:	d005      	beq.n	8003b1a <HAL_UART_Transmit+0x132>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003b0e:	68fb      	ldr	r3, [r7, #12]
 8003b10:	2288      	movs	r2, #136	@ 0x88
 8003b12:	2120      	movs	r1, #32
 8003b14:	5099      	str	r1, [r3, r2]

      return HAL_TIMEOUT;
 8003b16:	2303      	movs	r3, #3
 8003b18:	e006      	b.n	8003b28 <HAL_UART_Transmit+0x140>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	2288      	movs	r2, #136	@ 0x88
 8003b1e:	2120      	movs	r1, #32
 8003b20:	5099      	str	r1, [r3, r2]

    return HAL_OK;
 8003b22:	2300      	movs	r3, #0
 8003b24:	e000      	b.n	8003b28 <HAL_UART_Transmit+0x140>
  }
  else
  {
    return HAL_BUSY;
 8003b26:	2302      	movs	r3, #2
  }
}
 8003b28:	0018      	movs	r0, r3
 8003b2a:	46bd      	mov	sp, r7
 8003b2c:	b008      	add	sp, #32
 8003b2e:	bd80      	pop	{r7, pc}

08003b30 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003b30:	b5b0      	push	{r4, r5, r7, lr}
 8003b32:	b090      	sub	sp, #64	@ 0x40
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6278      	str	r0, [r7, #36]	@ 0x24
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8003b38:	231a      	movs	r3, #26
 8003b3a:	2220      	movs	r2, #32
 8003b3c:	189b      	adds	r3, r3, r2
 8003b3e:	19db      	adds	r3, r3, r7
 8003b40:	2200      	movs	r2, #0
 8003b42:	701a      	strb	r2, [r3, #0]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8003b44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b46:	689a      	ldr	r2, [r3, #8]
 8003b48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b4a:	691b      	ldr	r3, [r3, #16]
 8003b4c:	431a      	orrs	r2, r3
 8003b4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b50:	695b      	ldr	r3, [r3, #20]
 8003b52:	431a      	orrs	r2, r3
 8003b54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b56:	69db      	ldr	r3, [r3, #28]
 8003b58:	4313      	orrs	r3, r2
 8003b5a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8003b5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	4aaf      	ldr	r2, [pc, #700]	@ (8003e20 <UART_SetConfig+0x2f0>)
 8003b64:	4013      	ands	r3, r2
 8003b66:	0019      	movs	r1, r3
 8003b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b6a:	681a      	ldr	r2, [r3, #0]
 8003b6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003b6e:	430b      	orrs	r3, r1
 8003b70:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8003b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	685b      	ldr	r3, [r3, #4]
 8003b78:	4aaa      	ldr	r2, [pc, #680]	@ (8003e24 <UART_SetConfig+0x2f4>)
 8003b7a:	4013      	ands	r3, r2
 8003b7c:	0018      	movs	r0, r3
 8003b7e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b80:	68d9      	ldr	r1, [r3, #12]
 8003b82:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b84:	681a      	ldr	r2, [r3, #0]
 8003b86:	0003      	movs	r3, r0
 8003b88:	430b      	orrs	r3, r1
 8003b8a:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003b8c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b8e:	699b      	ldr	r3, [r3, #24]
 8003b90:	63fb      	str	r3, [r7, #60]	@ 0x3c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8003b92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4aa4      	ldr	r2, [pc, #656]	@ (8003e28 <UART_SetConfig+0x2f8>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d004      	beq.n	8003ba6 <UART_SetConfig+0x76>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003b9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b9e:	6a1b      	ldr	r3, [r3, #32]
 8003ba0:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8003ba2:	4313      	orrs	r3, r2
 8003ba4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003ba6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	689b      	ldr	r3, [r3, #8]
 8003bac:	4a9f      	ldr	r2, [pc, #636]	@ (8003e2c <UART_SetConfig+0x2fc>)
 8003bae:	4013      	ands	r3, r2
 8003bb0:	0019      	movs	r1, r3
 8003bb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bb4:	681a      	ldr	r2, [r3, #0]
 8003bb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003bb8:	430b      	orrs	r3, r1
 8003bba:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003bbc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bbe:	681b      	ldr	r3, [r3, #0]
 8003bc0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bc2:	220f      	movs	r2, #15
 8003bc4:	4393      	bics	r3, r2
 8003bc6:	0018      	movs	r0, r3
 8003bc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bca:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 8003bcc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bce:	681a      	ldr	r2, [r3, #0]
 8003bd0:	0003      	movs	r3, r0
 8003bd2:	430b      	orrs	r3, r1
 8003bd4:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8003bd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bd8:	681b      	ldr	r3, [r3, #0]
 8003bda:	4a95      	ldr	r2, [pc, #596]	@ (8003e30 <UART_SetConfig+0x300>)
 8003bdc:	4293      	cmp	r3, r2
 8003bde:	d131      	bne.n	8003c44 <UART_SetConfig+0x114>
 8003be0:	4b94      	ldr	r3, [pc, #592]	@ (8003e34 <UART_SetConfig+0x304>)
 8003be2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003be4:	2203      	movs	r2, #3
 8003be6:	4013      	ands	r3, r2
 8003be8:	2b03      	cmp	r3, #3
 8003bea:	d01d      	beq.n	8003c28 <UART_SetConfig+0xf8>
 8003bec:	d823      	bhi.n	8003c36 <UART_SetConfig+0x106>
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	d00c      	beq.n	8003c0c <UART_SetConfig+0xdc>
 8003bf2:	d820      	bhi.n	8003c36 <UART_SetConfig+0x106>
 8003bf4:	2b00      	cmp	r3, #0
 8003bf6:	d002      	beq.n	8003bfe <UART_SetConfig+0xce>
 8003bf8:	2b01      	cmp	r3, #1
 8003bfa:	d00e      	beq.n	8003c1a <UART_SetConfig+0xea>
 8003bfc:	e01b      	b.n	8003c36 <UART_SetConfig+0x106>
 8003bfe:	231b      	movs	r3, #27
 8003c00:	2220      	movs	r2, #32
 8003c02:	189b      	adds	r3, r3, r2
 8003c04:	19db      	adds	r3, r3, r7
 8003c06:	2200      	movs	r2, #0
 8003c08:	701a      	strb	r2, [r3, #0]
 8003c0a:	e0b4      	b.n	8003d76 <UART_SetConfig+0x246>
 8003c0c:	231b      	movs	r3, #27
 8003c0e:	2220      	movs	r2, #32
 8003c10:	189b      	adds	r3, r3, r2
 8003c12:	19db      	adds	r3, r3, r7
 8003c14:	2202      	movs	r2, #2
 8003c16:	701a      	strb	r2, [r3, #0]
 8003c18:	e0ad      	b.n	8003d76 <UART_SetConfig+0x246>
 8003c1a:	231b      	movs	r3, #27
 8003c1c:	2220      	movs	r2, #32
 8003c1e:	189b      	adds	r3, r3, r2
 8003c20:	19db      	adds	r3, r3, r7
 8003c22:	2204      	movs	r2, #4
 8003c24:	701a      	strb	r2, [r3, #0]
 8003c26:	e0a6      	b.n	8003d76 <UART_SetConfig+0x246>
 8003c28:	231b      	movs	r3, #27
 8003c2a:	2220      	movs	r2, #32
 8003c2c:	189b      	adds	r3, r3, r2
 8003c2e:	19db      	adds	r3, r3, r7
 8003c30:	2208      	movs	r2, #8
 8003c32:	701a      	strb	r2, [r3, #0]
 8003c34:	e09f      	b.n	8003d76 <UART_SetConfig+0x246>
 8003c36:	231b      	movs	r3, #27
 8003c38:	2220      	movs	r2, #32
 8003c3a:	189b      	adds	r3, r3, r2
 8003c3c:	19db      	adds	r3, r3, r7
 8003c3e:	2210      	movs	r2, #16
 8003c40:	701a      	strb	r2, [r3, #0]
 8003c42:	e098      	b.n	8003d76 <UART_SetConfig+0x246>
 8003c44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	4a7b      	ldr	r2, [pc, #492]	@ (8003e38 <UART_SetConfig+0x308>)
 8003c4a:	4293      	cmp	r3, r2
 8003c4c:	d131      	bne.n	8003cb2 <UART_SetConfig+0x182>
 8003c4e:	4b79      	ldr	r3, [pc, #484]	@ (8003e34 <UART_SetConfig+0x304>)
 8003c50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003c52:	220c      	movs	r2, #12
 8003c54:	4013      	ands	r3, r2
 8003c56:	2b0c      	cmp	r3, #12
 8003c58:	d01d      	beq.n	8003c96 <UART_SetConfig+0x166>
 8003c5a:	d823      	bhi.n	8003ca4 <UART_SetConfig+0x174>
 8003c5c:	2b08      	cmp	r3, #8
 8003c5e:	d00c      	beq.n	8003c7a <UART_SetConfig+0x14a>
 8003c60:	d820      	bhi.n	8003ca4 <UART_SetConfig+0x174>
 8003c62:	2b00      	cmp	r3, #0
 8003c64:	d002      	beq.n	8003c6c <UART_SetConfig+0x13c>
 8003c66:	2b04      	cmp	r3, #4
 8003c68:	d00e      	beq.n	8003c88 <UART_SetConfig+0x158>
 8003c6a:	e01b      	b.n	8003ca4 <UART_SetConfig+0x174>
 8003c6c:	231b      	movs	r3, #27
 8003c6e:	2220      	movs	r2, #32
 8003c70:	189b      	adds	r3, r3, r2
 8003c72:	19db      	adds	r3, r3, r7
 8003c74:	2200      	movs	r2, #0
 8003c76:	701a      	strb	r2, [r3, #0]
 8003c78:	e07d      	b.n	8003d76 <UART_SetConfig+0x246>
 8003c7a:	231b      	movs	r3, #27
 8003c7c:	2220      	movs	r2, #32
 8003c7e:	189b      	adds	r3, r3, r2
 8003c80:	19db      	adds	r3, r3, r7
 8003c82:	2202      	movs	r2, #2
 8003c84:	701a      	strb	r2, [r3, #0]
 8003c86:	e076      	b.n	8003d76 <UART_SetConfig+0x246>
 8003c88:	231b      	movs	r3, #27
 8003c8a:	2220      	movs	r2, #32
 8003c8c:	189b      	adds	r3, r3, r2
 8003c8e:	19db      	adds	r3, r3, r7
 8003c90:	2204      	movs	r2, #4
 8003c92:	701a      	strb	r2, [r3, #0]
 8003c94:	e06f      	b.n	8003d76 <UART_SetConfig+0x246>
 8003c96:	231b      	movs	r3, #27
 8003c98:	2220      	movs	r2, #32
 8003c9a:	189b      	adds	r3, r3, r2
 8003c9c:	19db      	adds	r3, r3, r7
 8003c9e:	2208      	movs	r2, #8
 8003ca0:	701a      	strb	r2, [r3, #0]
 8003ca2:	e068      	b.n	8003d76 <UART_SetConfig+0x246>
 8003ca4:	231b      	movs	r3, #27
 8003ca6:	2220      	movs	r2, #32
 8003ca8:	189b      	adds	r3, r3, r2
 8003caa:	19db      	adds	r3, r3, r7
 8003cac:	2210      	movs	r2, #16
 8003cae:	701a      	strb	r2, [r3, #0]
 8003cb0:	e061      	b.n	8003d76 <UART_SetConfig+0x246>
 8003cb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	4a61      	ldr	r2, [pc, #388]	@ (8003e3c <UART_SetConfig+0x30c>)
 8003cb8:	4293      	cmp	r3, r2
 8003cba:	d106      	bne.n	8003cca <UART_SetConfig+0x19a>
 8003cbc:	231b      	movs	r3, #27
 8003cbe:	2220      	movs	r2, #32
 8003cc0:	189b      	adds	r3, r3, r2
 8003cc2:	19db      	adds	r3, r3, r7
 8003cc4:	2200      	movs	r2, #0
 8003cc6:	701a      	strb	r2, [r3, #0]
 8003cc8:	e055      	b.n	8003d76 <UART_SetConfig+0x246>
 8003cca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a5c      	ldr	r2, [pc, #368]	@ (8003e40 <UART_SetConfig+0x310>)
 8003cd0:	4293      	cmp	r3, r2
 8003cd2:	d106      	bne.n	8003ce2 <UART_SetConfig+0x1b2>
 8003cd4:	231b      	movs	r3, #27
 8003cd6:	2220      	movs	r2, #32
 8003cd8:	189b      	adds	r3, r3, r2
 8003cda:	19db      	adds	r3, r3, r7
 8003cdc:	2200      	movs	r2, #0
 8003cde:	701a      	strb	r2, [r3, #0]
 8003ce0:	e049      	b.n	8003d76 <UART_SetConfig+0x246>
 8003ce2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ce4:	681b      	ldr	r3, [r3, #0]
 8003ce6:	4a50      	ldr	r2, [pc, #320]	@ (8003e28 <UART_SetConfig+0x2f8>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d13e      	bne.n	8003d6a <UART_SetConfig+0x23a>
 8003cec:	4b51      	ldr	r3, [pc, #324]	@ (8003e34 <UART_SetConfig+0x304>)
 8003cee:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003cf0:	23c0      	movs	r3, #192	@ 0xc0
 8003cf2:	011b      	lsls	r3, r3, #4
 8003cf4:	4013      	ands	r3, r2
 8003cf6:	22c0      	movs	r2, #192	@ 0xc0
 8003cf8:	0112      	lsls	r2, r2, #4
 8003cfa:	4293      	cmp	r3, r2
 8003cfc:	d027      	beq.n	8003d4e <UART_SetConfig+0x21e>
 8003cfe:	22c0      	movs	r2, #192	@ 0xc0
 8003d00:	0112      	lsls	r2, r2, #4
 8003d02:	4293      	cmp	r3, r2
 8003d04:	d82a      	bhi.n	8003d5c <UART_SetConfig+0x22c>
 8003d06:	2280      	movs	r2, #128	@ 0x80
 8003d08:	0112      	lsls	r2, r2, #4
 8003d0a:	4293      	cmp	r3, r2
 8003d0c:	d011      	beq.n	8003d32 <UART_SetConfig+0x202>
 8003d0e:	2280      	movs	r2, #128	@ 0x80
 8003d10:	0112      	lsls	r2, r2, #4
 8003d12:	4293      	cmp	r3, r2
 8003d14:	d822      	bhi.n	8003d5c <UART_SetConfig+0x22c>
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d004      	beq.n	8003d24 <UART_SetConfig+0x1f4>
 8003d1a:	2280      	movs	r2, #128	@ 0x80
 8003d1c:	00d2      	lsls	r2, r2, #3
 8003d1e:	4293      	cmp	r3, r2
 8003d20:	d00e      	beq.n	8003d40 <UART_SetConfig+0x210>
 8003d22:	e01b      	b.n	8003d5c <UART_SetConfig+0x22c>
 8003d24:	231b      	movs	r3, #27
 8003d26:	2220      	movs	r2, #32
 8003d28:	189b      	adds	r3, r3, r2
 8003d2a:	19db      	adds	r3, r3, r7
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	701a      	strb	r2, [r3, #0]
 8003d30:	e021      	b.n	8003d76 <UART_SetConfig+0x246>
 8003d32:	231b      	movs	r3, #27
 8003d34:	2220      	movs	r2, #32
 8003d36:	189b      	adds	r3, r3, r2
 8003d38:	19db      	adds	r3, r3, r7
 8003d3a:	2202      	movs	r2, #2
 8003d3c:	701a      	strb	r2, [r3, #0]
 8003d3e:	e01a      	b.n	8003d76 <UART_SetConfig+0x246>
 8003d40:	231b      	movs	r3, #27
 8003d42:	2220      	movs	r2, #32
 8003d44:	189b      	adds	r3, r3, r2
 8003d46:	19db      	adds	r3, r3, r7
 8003d48:	2204      	movs	r2, #4
 8003d4a:	701a      	strb	r2, [r3, #0]
 8003d4c:	e013      	b.n	8003d76 <UART_SetConfig+0x246>
 8003d4e:	231b      	movs	r3, #27
 8003d50:	2220      	movs	r2, #32
 8003d52:	189b      	adds	r3, r3, r2
 8003d54:	19db      	adds	r3, r3, r7
 8003d56:	2208      	movs	r2, #8
 8003d58:	701a      	strb	r2, [r3, #0]
 8003d5a:	e00c      	b.n	8003d76 <UART_SetConfig+0x246>
 8003d5c:	231b      	movs	r3, #27
 8003d5e:	2220      	movs	r2, #32
 8003d60:	189b      	adds	r3, r3, r2
 8003d62:	19db      	adds	r3, r3, r7
 8003d64:	2210      	movs	r2, #16
 8003d66:	701a      	strb	r2, [r3, #0]
 8003d68:	e005      	b.n	8003d76 <UART_SetConfig+0x246>
 8003d6a:	231b      	movs	r3, #27
 8003d6c:	2220      	movs	r2, #32
 8003d6e:	189b      	adds	r3, r3, r2
 8003d70:	19db      	adds	r3, r3, r7
 8003d72:	2210      	movs	r2, #16
 8003d74:	701a      	strb	r2, [r3, #0]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8003d76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	4a2b      	ldr	r2, [pc, #172]	@ (8003e28 <UART_SetConfig+0x2f8>)
 8003d7c:	4293      	cmp	r3, r2
 8003d7e:	d000      	beq.n	8003d82 <UART_SetConfig+0x252>
 8003d80:	e0a9      	b.n	8003ed6 <UART_SetConfig+0x3a6>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8003d82:	231b      	movs	r3, #27
 8003d84:	2220      	movs	r2, #32
 8003d86:	189b      	adds	r3, r3, r2
 8003d88:	19db      	adds	r3, r3, r7
 8003d8a:	781b      	ldrb	r3, [r3, #0]
 8003d8c:	2b08      	cmp	r3, #8
 8003d8e:	d015      	beq.n	8003dbc <UART_SetConfig+0x28c>
 8003d90:	dc18      	bgt.n	8003dc4 <UART_SetConfig+0x294>
 8003d92:	2b04      	cmp	r3, #4
 8003d94:	d00d      	beq.n	8003db2 <UART_SetConfig+0x282>
 8003d96:	dc15      	bgt.n	8003dc4 <UART_SetConfig+0x294>
 8003d98:	2b00      	cmp	r3, #0
 8003d9a:	d002      	beq.n	8003da2 <UART_SetConfig+0x272>
 8003d9c:	2b02      	cmp	r3, #2
 8003d9e:	d005      	beq.n	8003dac <UART_SetConfig+0x27c>
 8003da0:	e010      	b.n	8003dc4 <UART_SetConfig+0x294>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003da2:	f7ff fbfd 	bl	80035a0 <HAL_RCC_GetPCLK1Freq>
 8003da6:	0003      	movs	r3, r0
 8003da8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003daa:	e014      	b.n	8003dd6 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003dac:	4b25      	ldr	r3, [pc, #148]	@ (8003e44 <UART_SetConfig+0x314>)
 8003dae:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003db0:	e011      	b.n	8003dd6 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003db2:	f7ff fb69 	bl	8003488 <HAL_RCC_GetSysClockFreq>
 8003db6:	0003      	movs	r3, r0
 8003db8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003dba:	e00c      	b.n	8003dd6 <UART_SetConfig+0x2a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003dbc:	2380      	movs	r3, #128	@ 0x80
 8003dbe:	021b      	lsls	r3, r3, #8
 8003dc0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003dc2:	e008      	b.n	8003dd6 <UART_SetConfig+0x2a6>
      default:
        pclk = 0U;
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8003dc8:	231a      	movs	r3, #26
 8003dca:	2220      	movs	r2, #32
 8003dcc:	189b      	adds	r3, r3, r2
 8003dce:	19db      	adds	r3, r3, r7
 8003dd0:	2201      	movs	r2, #1
 8003dd2:	701a      	strb	r2, [r3, #0]
        break;
 8003dd4:	46c0      	nop			@ (mov r8, r8)
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8003dd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003dd8:	2b00      	cmp	r3, #0
 8003dda:	d100      	bne.n	8003dde <UART_SetConfig+0x2ae>
 8003ddc:	e14b      	b.n	8004076 <UART_SetConfig+0x546>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003dde:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003de0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003de2:	4b19      	ldr	r3, [pc, #100]	@ (8003e48 <UART_SetConfig+0x318>)
 8003de4:	0052      	lsls	r2, r2, #1
 8003de6:	5ad3      	ldrh	r3, [r2, r3]
 8003de8:	0019      	movs	r1, r3
 8003dea:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003dec:	f7fc f994 	bl	8000118 <__udivsi3>
 8003df0:	0003      	movs	r3, r0
 8003df2:	62bb      	str	r3, [r7, #40]	@ 0x28

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003df4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003df6:	685a      	ldr	r2, [r3, #4]
 8003df8:	0013      	movs	r3, r2
 8003dfa:	005b      	lsls	r3, r3, #1
 8003dfc:	189b      	adds	r3, r3, r2
 8003dfe:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003e00:	429a      	cmp	r2, r3
 8003e02:	d305      	bcc.n	8003e10 <UART_SetConfig+0x2e0>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003e04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e06:	685b      	ldr	r3, [r3, #4]
 8003e08:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003e0a:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003e0c:	429a      	cmp	r2, r3
 8003e0e:	d91d      	bls.n	8003e4c <UART_SetConfig+0x31c>
      {
        ret = HAL_ERROR;
 8003e10:	231a      	movs	r3, #26
 8003e12:	2220      	movs	r2, #32
 8003e14:	189b      	adds	r3, r3, r2
 8003e16:	19db      	adds	r3, r3, r7
 8003e18:	2201      	movs	r2, #1
 8003e1a:	701a      	strb	r2, [r3, #0]
 8003e1c:	e12b      	b.n	8004076 <UART_SetConfig+0x546>
 8003e1e:	46c0      	nop			@ (mov r8, r8)
 8003e20:	cfff69f3 	.word	0xcfff69f3
 8003e24:	ffffcfff 	.word	0xffffcfff
 8003e28:	40008000 	.word	0x40008000
 8003e2c:	11fff4ff 	.word	0x11fff4ff
 8003e30:	40013800 	.word	0x40013800
 8003e34:	40021000 	.word	0x40021000
 8003e38:	40004400 	.word	0x40004400
 8003e3c:	40004800 	.word	0x40004800
 8003e40:	40004c00 	.word	0x40004c00
 8003e44:	00f42400 	.word	0x00f42400
 8003e48:	08005108 	.word	0x08005108
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003e4c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e4e:	61bb      	str	r3, [r7, #24]
 8003e50:	2300      	movs	r3, #0
 8003e52:	61fb      	str	r3, [r7, #28]
 8003e54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e56:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e58:	4b92      	ldr	r3, [pc, #584]	@ (80040a4 <UART_SetConfig+0x574>)
 8003e5a:	0052      	lsls	r2, r2, #1
 8003e5c:	5ad3      	ldrh	r3, [r2, r3]
 8003e5e:	613b      	str	r3, [r7, #16]
 8003e60:	2300      	movs	r3, #0
 8003e62:	617b      	str	r3, [r7, #20]
 8003e64:	693a      	ldr	r2, [r7, #16]
 8003e66:	697b      	ldr	r3, [r7, #20]
 8003e68:	69b8      	ldr	r0, [r7, #24]
 8003e6a:	69f9      	ldr	r1, [r7, #28]
 8003e6c:	f7fc faca 	bl	8000404 <__aeabi_uldivmod>
 8003e70:	0002      	movs	r2, r0
 8003e72:	000b      	movs	r3, r1
 8003e74:	0e11      	lsrs	r1, r2, #24
 8003e76:	021d      	lsls	r5, r3, #8
 8003e78:	430d      	orrs	r5, r1
 8003e7a:	0214      	lsls	r4, r2, #8
 8003e7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e7e:	685b      	ldr	r3, [r3, #4]
 8003e80:	085b      	lsrs	r3, r3, #1
 8003e82:	60bb      	str	r3, [r7, #8]
 8003e84:	2300      	movs	r3, #0
 8003e86:	60fb      	str	r3, [r7, #12]
 8003e88:	68b8      	ldr	r0, [r7, #8]
 8003e8a:	68f9      	ldr	r1, [r7, #12]
 8003e8c:	1900      	adds	r0, r0, r4
 8003e8e:	4169      	adcs	r1, r5
 8003e90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	603b      	str	r3, [r7, #0]
 8003e96:	2300      	movs	r3, #0
 8003e98:	607b      	str	r3, [r7, #4]
 8003e9a:	683a      	ldr	r2, [r7, #0]
 8003e9c:	687b      	ldr	r3, [r7, #4]
 8003e9e:	f7fc fab1 	bl	8000404 <__aeabi_uldivmod>
 8003ea2:	0002      	movs	r2, r0
 8003ea4:	000b      	movs	r3, r1
 8003ea6:	0013      	movs	r3, r2
 8003ea8:	633b      	str	r3, [r7, #48]	@ 0x30
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8003eaa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003eac:	23c0      	movs	r3, #192	@ 0xc0
 8003eae:	009b      	lsls	r3, r3, #2
 8003eb0:	429a      	cmp	r2, r3
 8003eb2:	d309      	bcc.n	8003ec8 <UART_SetConfig+0x398>
 8003eb4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003eb6:	2380      	movs	r3, #128	@ 0x80
 8003eb8:	035b      	lsls	r3, r3, #13
 8003eba:	429a      	cmp	r2, r3
 8003ebc:	d204      	bcs.n	8003ec8 <UART_SetConfig+0x398>
        {
          huart->Instance->BRR = usartdiv;
 8003ebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003ec4:	60da      	str	r2, [r3, #12]
 8003ec6:	e0d6      	b.n	8004076 <UART_SetConfig+0x546>
        }
        else
        {
          ret = HAL_ERROR;
 8003ec8:	231a      	movs	r3, #26
 8003eca:	2220      	movs	r2, #32
 8003ecc:	189b      	adds	r3, r3, r2
 8003ece:	19db      	adds	r3, r3, r7
 8003ed0:	2201      	movs	r2, #1
 8003ed2:	701a      	strb	r2, [r3, #0]
 8003ed4:	e0cf      	b.n	8004076 <UART_SetConfig+0x546>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8003ed6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed8:	69da      	ldr	r2, [r3, #28]
 8003eda:	2380      	movs	r3, #128	@ 0x80
 8003edc:	021b      	lsls	r3, r3, #8
 8003ede:	429a      	cmp	r2, r3
 8003ee0:	d000      	beq.n	8003ee4 <UART_SetConfig+0x3b4>
 8003ee2:	e070      	b.n	8003fc6 <UART_SetConfig+0x496>
  {
    switch (clocksource)
 8003ee4:	231b      	movs	r3, #27
 8003ee6:	2220      	movs	r2, #32
 8003ee8:	189b      	adds	r3, r3, r2
 8003eea:	19db      	adds	r3, r3, r7
 8003eec:	781b      	ldrb	r3, [r3, #0]
 8003eee:	2b08      	cmp	r3, #8
 8003ef0:	d015      	beq.n	8003f1e <UART_SetConfig+0x3ee>
 8003ef2:	dc18      	bgt.n	8003f26 <UART_SetConfig+0x3f6>
 8003ef4:	2b04      	cmp	r3, #4
 8003ef6:	d00d      	beq.n	8003f14 <UART_SetConfig+0x3e4>
 8003ef8:	dc15      	bgt.n	8003f26 <UART_SetConfig+0x3f6>
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d002      	beq.n	8003f04 <UART_SetConfig+0x3d4>
 8003efe:	2b02      	cmp	r3, #2
 8003f00:	d005      	beq.n	8003f0e <UART_SetConfig+0x3de>
 8003f02:	e010      	b.n	8003f26 <UART_SetConfig+0x3f6>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003f04:	f7ff fb4c 	bl	80035a0 <HAL_RCC_GetPCLK1Freq>
 8003f08:	0003      	movs	r3, r0
 8003f0a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003f0c:	e014      	b.n	8003f38 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003f0e:	4b66      	ldr	r3, [pc, #408]	@ (80040a8 <UART_SetConfig+0x578>)
 8003f10:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003f12:	e011      	b.n	8003f38 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003f14:	f7ff fab8 	bl	8003488 <HAL_RCC_GetSysClockFreq>
 8003f18:	0003      	movs	r3, r0
 8003f1a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003f1c:	e00c      	b.n	8003f38 <UART_SetConfig+0x408>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003f1e:	2380      	movs	r3, #128	@ 0x80
 8003f20:	021b      	lsls	r3, r3, #8
 8003f22:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003f24:	e008      	b.n	8003f38 <UART_SetConfig+0x408>
      default:
        pclk = 0U;
 8003f26:	2300      	movs	r3, #0
 8003f28:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 8003f2a:	231a      	movs	r3, #26
 8003f2c:	2220      	movs	r2, #32
 8003f2e:	189b      	adds	r3, r3, r2
 8003f30:	19db      	adds	r3, r3, r7
 8003f32:	2201      	movs	r2, #1
 8003f34:	701a      	strb	r2, [r3, #0]
        break;
 8003f36:	46c0      	nop			@ (mov r8, r8)
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8003f38:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d100      	bne.n	8003f40 <UART_SetConfig+0x410>
 8003f3e:	e09a      	b.n	8004076 <UART_SetConfig+0x546>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003f40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f42:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003f44:	4b57      	ldr	r3, [pc, #348]	@ (80040a4 <UART_SetConfig+0x574>)
 8003f46:	0052      	lsls	r2, r2, #1
 8003f48:	5ad3      	ldrh	r3, [r2, r3]
 8003f4a:	0019      	movs	r1, r3
 8003f4c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8003f4e:	f7fc f8e3 	bl	8000118 <__udivsi3>
 8003f52:	0003      	movs	r3, r0
 8003f54:	005a      	lsls	r2, r3, #1
 8003f56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f58:	685b      	ldr	r3, [r3, #4]
 8003f5a:	085b      	lsrs	r3, r3, #1
 8003f5c:	18d2      	adds	r2, r2, r3
 8003f5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f60:	685b      	ldr	r3, [r3, #4]
 8003f62:	0019      	movs	r1, r3
 8003f64:	0010      	movs	r0, r2
 8003f66:	f7fc f8d7 	bl	8000118 <__udivsi3>
 8003f6a:	0003      	movs	r3, r0
 8003f6c:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003f6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f70:	2b0f      	cmp	r3, #15
 8003f72:	d921      	bls.n	8003fb8 <UART_SetConfig+0x488>
 8003f74:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003f76:	2380      	movs	r3, #128	@ 0x80
 8003f78:	025b      	lsls	r3, r3, #9
 8003f7a:	429a      	cmp	r2, r3
 8003f7c:	d21c      	bcs.n	8003fb8 <UART_SetConfig+0x488>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003f7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f80:	b29a      	uxth	r2, r3
 8003f82:	200e      	movs	r0, #14
 8003f84:	2420      	movs	r4, #32
 8003f86:	1903      	adds	r3, r0, r4
 8003f88:	19db      	adds	r3, r3, r7
 8003f8a:	210f      	movs	r1, #15
 8003f8c:	438a      	bics	r2, r1
 8003f8e:	801a      	strh	r2, [r3, #0]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8003f90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f92:	085b      	lsrs	r3, r3, #1
 8003f94:	b29b      	uxth	r3, r3
 8003f96:	2207      	movs	r2, #7
 8003f98:	4013      	ands	r3, r2
 8003f9a:	b299      	uxth	r1, r3
 8003f9c:	1903      	adds	r3, r0, r4
 8003f9e:	19db      	adds	r3, r3, r7
 8003fa0:	1902      	adds	r2, r0, r4
 8003fa2:	19d2      	adds	r2, r2, r7
 8003fa4:	8812      	ldrh	r2, [r2, #0]
 8003fa6:	430a      	orrs	r2, r1
 8003fa8:	801a      	strh	r2, [r3, #0]
        huart->Instance->BRR = brrtemp;
 8003faa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	1902      	adds	r2, r0, r4
 8003fb0:	19d2      	adds	r2, r2, r7
 8003fb2:	8812      	ldrh	r2, [r2, #0]
 8003fb4:	60da      	str	r2, [r3, #12]
 8003fb6:	e05e      	b.n	8004076 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 8003fb8:	231a      	movs	r3, #26
 8003fba:	2220      	movs	r2, #32
 8003fbc:	189b      	adds	r3, r3, r2
 8003fbe:	19db      	adds	r3, r3, r7
 8003fc0:	2201      	movs	r2, #1
 8003fc2:	701a      	strb	r2, [r3, #0]
 8003fc4:	e057      	b.n	8004076 <UART_SetConfig+0x546>
      }
    }
  }
  else
  {
    switch (clocksource)
 8003fc6:	231b      	movs	r3, #27
 8003fc8:	2220      	movs	r2, #32
 8003fca:	189b      	adds	r3, r3, r2
 8003fcc:	19db      	adds	r3, r3, r7
 8003fce:	781b      	ldrb	r3, [r3, #0]
 8003fd0:	2b08      	cmp	r3, #8
 8003fd2:	d015      	beq.n	8004000 <UART_SetConfig+0x4d0>
 8003fd4:	dc18      	bgt.n	8004008 <UART_SetConfig+0x4d8>
 8003fd6:	2b04      	cmp	r3, #4
 8003fd8:	d00d      	beq.n	8003ff6 <UART_SetConfig+0x4c6>
 8003fda:	dc15      	bgt.n	8004008 <UART_SetConfig+0x4d8>
 8003fdc:	2b00      	cmp	r3, #0
 8003fde:	d002      	beq.n	8003fe6 <UART_SetConfig+0x4b6>
 8003fe0:	2b02      	cmp	r3, #2
 8003fe2:	d005      	beq.n	8003ff0 <UART_SetConfig+0x4c0>
 8003fe4:	e010      	b.n	8004008 <UART_SetConfig+0x4d8>
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003fe6:	f7ff fadb 	bl	80035a0 <HAL_RCC_GetPCLK1Freq>
 8003fea:	0003      	movs	r3, r0
 8003fec:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003fee:	e014      	b.n	800401a <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003ff0:	4b2d      	ldr	r3, [pc, #180]	@ (80040a8 <UART_SetConfig+0x578>)
 8003ff2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003ff4:	e011      	b.n	800401a <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003ff6:	f7ff fa47 	bl	8003488 <HAL_RCC_GetSysClockFreq>
 8003ffa:	0003      	movs	r3, r0
 8003ffc:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8003ffe:	e00c      	b.n	800401a <UART_SetConfig+0x4ea>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8004000:	2380      	movs	r3, #128	@ 0x80
 8004002:	021b      	lsls	r3, r3, #8
 8004004:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8004006:	e008      	b.n	800401a <UART_SetConfig+0x4ea>
      default:
        pclk = 0U;
 8004008:	2300      	movs	r3, #0
 800400a:	637b      	str	r3, [r7, #52]	@ 0x34
        ret = HAL_ERROR;
 800400c:	231a      	movs	r3, #26
 800400e:	2220      	movs	r2, #32
 8004010:	189b      	adds	r3, r3, r2
 8004012:	19db      	adds	r3, r3, r7
 8004014:	2201      	movs	r2, #1
 8004016:	701a      	strb	r2, [r3, #0]
        break;
 8004018:	46c0      	nop			@ (mov r8, r8)
    }

    if (pclk != 0U)
 800401a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800401c:	2b00      	cmp	r3, #0
 800401e:	d02a      	beq.n	8004076 <UART_SetConfig+0x546>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8004020:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004022:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004024:	4b1f      	ldr	r3, [pc, #124]	@ (80040a4 <UART_SetConfig+0x574>)
 8004026:	0052      	lsls	r2, r2, #1
 8004028:	5ad3      	ldrh	r3, [r2, r3]
 800402a:	0019      	movs	r1, r3
 800402c:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 800402e:	f7fc f873 	bl	8000118 <__udivsi3>
 8004032:	0003      	movs	r3, r0
 8004034:	001a      	movs	r2, r3
 8004036:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004038:	685b      	ldr	r3, [r3, #4]
 800403a:	085b      	lsrs	r3, r3, #1
 800403c:	18d2      	adds	r2, r2, r3
 800403e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004040:	685b      	ldr	r3, [r3, #4]
 8004042:	0019      	movs	r1, r3
 8004044:	0010      	movs	r0, r2
 8004046:	f7fc f867 	bl	8000118 <__udivsi3>
 800404a:	0003      	movs	r3, r0
 800404c:	633b      	str	r3, [r7, #48]	@ 0x30
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800404e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004050:	2b0f      	cmp	r3, #15
 8004052:	d90a      	bls.n	800406a <UART_SetConfig+0x53a>
 8004054:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004056:	2380      	movs	r3, #128	@ 0x80
 8004058:	025b      	lsls	r3, r3, #9
 800405a:	429a      	cmp	r2, r3
 800405c:	d205      	bcs.n	800406a <UART_SetConfig+0x53a>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800405e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004060:	b29a      	uxth	r2, r3
 8004062:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	60da      	str	r2, [r3, #12]
 8004068:	e005      	b.n	8004076 <UART_SetConfig+0x546>
      }
      else
      {
        ret = HAL_ERROR;
 800406a:	231a      	movs	r3, #26
 800406c:	2220      	movs	r2, #32
 800406e:	189b      	adds	r3, r3, r2
 8004070:	19db      	adds	r3, r3, r7
 8004072:	2201      	movs	r2, #1
 8004074:	701a      	strb	r2, [r3, #0]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8004076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004078:	226a      	movs	r2, #106	@ 0x6a
 800407a:	2101      	movs	r1, #1
 800407c:	5299      	strh	r1, [r3, r2]
  huart->NbRxDataToProcess = 1;
 800407e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004080:	2268      	movs	r2, #104	@ 0x68
 8004082:	2101      	movs	r1, #1
 8004084:	5299      	strh	r1, [r3, r2]

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8004086:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004088:	2200      	movs	r2, #0
 800408a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800408c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800408e:	2200      	movs	r2, #0
 8004090:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8004092:	231a      	movs	r3, #26
 8004094:	2220      	movs	r2, #32
 8004096:	189b      	adds	r3, r3, r2
 8004098:	19db      	adds	r3, r3, r7
 800409a:	781b      	ldrb	r3, [r3, #0]
}
 800409c:	0018      	movs	r0, r3
 800409e:	46bd      	mov	sp, r7
 80040a0:	b010      	add	sp, #64	@ 0x40
 80040a2:	bdb0      	pop	{r4, r5, r7, pc}
 80040a4:	08005108 	.word	0x08005108
 80040a8:	00f42400 	.word	0x00f42400

080040ac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80040ac:	b580      	push	{r7, lr}
 80040ae:	b082      	sub	sp, #8
 80040b0:	af00      	add	r7, sp, #0
 80040b2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80040b4:	687b      	ldr	r3, [r7, #4]
 80040b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040b8:	2208      	movs	r2, #8
 80040ba:	4013      	ands	r3, r2
 80040bc:	d00b      	beq.n	80040d6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	681b      	ldr	r3, [r3, #0]
 80040c2:	685b      	ldr	r3, [r3, #4]
 80040c4:	4a4a      	ldr	r2, [pc, #296]	@ (80041f0 <UART_AdvFeatureConfig+0x144>)
 80040c6:	4013      	ands	r3, r2
 80040c8:	0019      	movs	r1, r3
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80040ce:	687b      	ldr	r3, [r7, #4]
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	430a      	orrs	r2, r1
 80040d4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040da:	2201      	movs	r2, #1
 80040dc:	4013      	ands	r3, r2
 80040de:	d00b      	beq.n	80040f8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	685b      	ldr	r3, [r3, #4]
 80040e6:	4a43      	ldr	r2, [pc, #268]	@ (80041f4 <UART_AdvFeatureConfig+0x148>)
 80040e8:	4013      	ands	r3, r2
 80040ea:	0019      	movs	r1, r3
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	681b      	ldr	r3, [r3, #0]
 80040f4:	430a      	orrs	r2, r1
 80040f6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040fc:	2202      	movs	r2, #2
 80040fe:	4013      	ands	r3, r2
 8004100:	d00b      	beq.n	800411a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	4a3b      	ldr	r2, [pc, #236]	@ (80041f8 <UART_AdvFeatureConfig+0x14c>)
 800410a:	4013      	ands	r3, r2
 800410c:	0019      	movs	r1, r3
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004112:	687b      	ldr	r3, [r7, #4]
 8004114:	681b      	ldr	r3, [r3, #0]
 8004116:	430a      	orrs	r2, r1
 8004118:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800411e:	2204      	movs	r2, #4
 8004120:	4013      	ands	r3, r2
 8004122:	d00b      	beq.n	800413c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	4a34      	ldr	r2, [pc, #208]	@ (80041fc <UART_AdvFeatureConfig+0x150>)
 800412c:	4013      	ands	r3, r2
 800412e:	0019      	movs	r1, r3
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	430a      	orrs	r2, r1
 800413a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004140:	2210      	movs	r2, #16
 8004142:	4013      	ands	r3, r2
 8004144:	d00b      	beq.n	800415e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	689b      	ldr	r3, [r3, #8]
 800414c:	4a2c      	ldr	r2, [pc, #176]	@ (8004200 <UART_AdvFeatureConfig+0x154>)
 800414e:	4013      	ands	r3, r2
 8004150:	0019      	movs	r1, r3
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	681b      	ldr	r3, [r3, #0]
 800415a:	430a      	orrs	r2, r1
 800415c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004162:	2220      	movs	r2, #32
 8004164:	4013      	ands	r3, r2
 8004166:	d00b      	beq.n	8004180 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	689b      	ldr	r3, [r3, #8]
 800416e:	4a25      	ldr	r2, [pc, #148]	@ (8004204 <UART_AdvFeatureConfig+0x158>)
 8004170:	4013      	ands	r3, r2
 8004172:	0019      	movs	r1, r3
 8004174:	687b      	ldr	r3, [r7, #4]
 8004176:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	430a      	orrs	r2, r1
 800417e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004184:	2240      	movs	r2, #64	@ 0x40
 8004186:	4013      	ands	r3, r2
 8004188:	d01d      	beq.n	80041c6 <UART_AdvFeatureConfig+0x11a>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	685b      	ldr	r3, [r3, #4]
 8004190:	4a1d      	ldr	r2, [pc, #116]	@ (8004208 <UART_AdvFeatureConfig+0x15c>)
 8004192:	4013      	ands	r3, r2
 8004194:	0019      	movs	r1, r3
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	430a      	orrs	r2, r1
 80041a0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80041a6:	2380      	movs	r3, #128	@ 0x80
 80041a8:	035b      	lsls	r3, r3, #13
 80041aa:	429a      	cmp	r2, r3
 80041ac:	d10b      	bne.n	80041c6 <UART_AdvFeatureConfig+0x11a>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	685b      	ldr	r3, [r3, #4]
 80041b4:	4a15      	ldr	r2, [pc, #84]	@ (800420c <UART_AdvFeatureConfig+0x160>)
 80041b6:	4013      	ands	r3, r2
 80041b8:	0019      	movs	r1, r3
 80041ba:	687b      	ldr	r3, [r7, #4]
 80041bc:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	681b      	ldr	r3, [r3, #0]
 80041c2:	430a      	orrs	r2, r1
 80041c4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80041c6:	687b      	ldr	r3, [r7, #4]
 80041c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80041ca:	2280      	movs	r2, #128	@ 0x80
 80041cc:	4013      	ands	r3, r2
 80041ce:	d00b      	beq.n	80041e8 <UART_AdvFeatureConfig+0x13c>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	681b      	ldr	r3, [r3, #0]
 80041d4:	685b      	ldr	r3, [r3, #4]
 80041d6:	4a0e      	ldr	r2, [pc, #56]	@ (8004210 <UART_AdvFeatureConfig+0x164>)
 80041d8:	4013      	ands	r3, r2
 80041da:	0019      	movs	r1, r3
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	681b      	ldr	r3, [r3, #0]
 80041e4:	430a      	orrs	r2, r1
 80041e6:	605a      	str	r2, [r3, #4]
  }
}
 80041e8:	46c0      	nop			@ (mov r8, r8)
 80041ea:	46bd      	mov	sp, r7
 80041ec:	b002      	add	sp, #8
 80041ee:	bd80      	pop	{r7, pc}
 80041f0:	ffff7fff 	.word	0xffff7fff
 80041f4:	fffdffff 	.word	0xfffdffff
 80041f8:	fffeffff 	.word	0xfffeffff
 80041fc:	fffbffff 	.word	0xfffbffff
 8004200:	ffffefff 	.word	0xffffefff
 8004204:	ffffdfff 	.word	0xffffdfff
 8004208:	ffefffff 	.word	0xffefffff
 800420c:	ff9fffff 	.word	0xff9fffff
 8004210:	fff7ffff 	.word	0xfff7ffff

08004214 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b092      	sub	sp, #72	@ 0x48
 8004218:	af02      	add	r7, sp, #8
 800421a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2290      	movs	r2, #144	@ 0x90
 8004220:	2100      	movs	r1, #0
 8004222:	5099      	str	r1, [r3, r2]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8004224:	f7fc fdfc 	bl	8000e20 <HAL_GetTick>
 8004228:	0003      	movs	r3, r0
 800422a:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	2208      	movs	r2, #8
 8004234:	4013      	ands	r3, r2
 8004236:	2b08      	cmp	r3, #8
 8004238:	d12d      	bne.n	8004296 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800423a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800423c:	2280      	movs	r2, #128	@ 0x80
 800423e:	0391      	lsls	r1, r2, #14
 8004240:	6878      	ldr	r0, [r7, #4]
 8004242:	4a47      	ldr	r2, [pc, #284]	@ (8004360 <UART_CheckIdleState+0x14c>)
 8004244:	9200      	str	r2, [sp, #0]
 8004246:	2200      	movs	r2, #0
 8004248:	f000 f88e 	bl	8004368 <UART_WaitOnFlagUntilTimeout>
 800424c:	1e03      	subs	r3, r0, #0
 800424e:	d022      	beq.n	8004296 <UART_CheckIdleState+0x82>
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004250:	f3ef 8310 	mrs	r3, PRIMASK
 8004254:	627b      	str	r3, [r7, #36]	@ 0x24
  return(result);
 8004256:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8004258:	63bb      	str	r3, [r7, #56]	@ 0x38
 800425a:	2301      	movs	r3, #1
 800425c:	62bb      	str	r3, [r7, #40]	@ 0x28
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800425e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004260:	f383 8810 	msr	PRIMASK, r3
}
 8004264:	46c0      	nop			@ (mov r8, r8)
 8004266:	687b      	ldr	r3, [r7, #4]
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	681a      	ldr	r2, [r3, #0]
 800426c:	687b      	ldr	r3, [r7, #4]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	2180      	movs	r1, #128	@ 0x80
 8004272:	438a      	bics	r2, r1
 8004274:	601a      	str	r2, [r3, #0]
 8004276:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004278:	62fb      	str	r3, [r7, #44]	@ 0x2c
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800427a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800427c:	f383 8810 	msr	PRIMASK, r3
}
 8004280:	46c0      	nop			@ (mov r8, r8)

      huart->gState = HAL_UART_STATE_READY;
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2288      	movs	r2, #136	@ 0x88
 8004286:	2120      	movs	r1, #32
 8004288:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 800428a:	687b      	ldr	r3, [r7, #4]
 800428c:	2284      	movs	r2, #132	@ 0x84
 800428e:	2100      	movs	r1, #0
 8004290:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8004292:	2303      	movs	r3, #3
 8004294:	e060      	b.n	8004358 <UART_CheckIdleState+0x144>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8004296:	687b      	ldr	r3, [r7, #4]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	681b      	ldr	r3, [r3, #0]
 800429c:	2204      	movs	r2, #4
 800429e:	4013      	ands	r3, r2
 80042a0:	2b04      	cmp	r3, #4
 80042a2:	d146      	bne.n	8004332 <UART_CheckIdleState+0x11e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80042a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80042a6:	2280      	movs	r2, #128	@ 0x80
 80042a8:	03d1      	lsls	r1, r2, #15
 80042aa:	6878      	ldr	r0, [r7, #4]
 80042ac:	4a2c      	ldr	r2, [pc, #176]	@ (8004360 <UART_CheckIdleState+0x14c>)
 80042ae:	9200      	str	r2, [sp, #0]
 80042b0:	2200      	movs	r2, #0
 80042b2:	f000 f859 	bl	8004368 <UART_WaitOnFlagUntilTimeout>
 80042b6:	1e03      	subs	r3, r0, #0
 80042b8:	d03b      	beq.n	8004332 <UART_CheckIdleState+0x11e>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042ba:	f3ef 8310 	mrs	r3, PRIMASK
 80042be:	60fb      	str	r3, [r7, #12]
  return(result);
 80042c0:	68fb      	ldr	r3, [r7, #12]
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80042c2:	637b      	str	r3, [r7, #52]	@ 0x34
 80042c4:	2301      	movs	r3, #1
 80042c6:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	f383 8810 	msr	PRIMASK, r3
}
 80042ce:	46c0      	nop			@ (mov r8, r8)
 80042d0:	687b      	ldr	r3, [r7, #4]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	681a      	ldr	r2, [r3, #0]
 80042d6:	687b      	ldr	r3, [r7, #4]
 80042d8:	681b      	ldr	r3, [r3, #0]
 80042da:	4922      	ldr	r1, [pc, #136]	@ (8004364 <UART_CheckIdleState+0x150>)
 80042dc:	400a      	ands	r2, r1
 80042de:	601a      	str	r2, [r3, #0]
 80042e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042e2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042e4:	697b      	ldr	r3, [r7, #20]
 80042e6:	f383 8810 	msr	PRIMASK, r3
}
 80042ea:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80042ec:	f3ef 8310 	mrs	r3, PRIMASK
 80042f0:	61bb      	str	r3, [r7, #24]
  return(result);
 80042f2:	69bb      	ldr	r3, [r7, #24]
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80042f4:	633b      	str	r3, [r7, #48]	@ 0x30
 80042f6:	2301      	movs	r3, #1
 80042f8:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80042fa:	69fb      	ldr	r3, [r7, #28]
 80042fc:	f383 8810 	msr	PRIMASK, r3
}
 8004300:	46c0      	nop			@ (mov r8, r8)
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	689a      	ldr	r2, [r3, #8]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	2101      	movs	r1, #1
 800430e:	438a      	bics	r2, r1
 8004310:	609a      	str	r2, [r3, #8]
 8004312:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004314:	623b      	str	r3, [r7, #32]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004316:	6a3b      	ldr	r3, [r7, #32]
 8004318:	f383 8810 	msr	PRIMASK, r3
}
 800431c:	46c0      	nop			@ (mov r8, r8)

      huart->RxState = HAL_UART_STATE_READY;
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	228c      	movs	r2, #140	@ 0x8c
 8004322:	2120      	movs	r1, #32
 8004324:	5099      	str	r1, [r3, r2]

      __HAL_UNLOCK(huart);
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	2284      	movs	r2, #132	@ 0x84
 800432a:	2100      	movs	r1, #0
 800432c:	5499      	strb	r1, [r3, r2]

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800432e:	2303      	movs	r3, #3
 8004330:	e012      	b.n	8004358 <UART_CheckIdleState+0x144>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	2288      	movs	r2, #136	@ 0x88
 8004336:	2120      	movs	r1, #32
 8004338:	5099      	str	r1, [r3, r2]
  huart->RxState = HAL_UART_STATE_READY;
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	228c      	movs	r2, #140	@ 0x8c
 800433e:	2120      	movs	r1, #32
 8004340:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004342:	687b      	ldr	r3, [r7, #4]
 8004344:	2200      	movs	r2, #0
 8004346:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	2200      	movs	r2, #0
 800434c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	2284      	movs	r2, #132	@ 0x84
 8004352:	2100      	movs	r1, #0
 8004354:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004356:	2300      	movs	r3, #0
}
 8004358:	0018      	movs	r0, r3
 800435a:	46bd      	mov	sp, r7
 800435c:	b010      	add	sp, #64	@ 0x40
 800435e:	bd80      	pop	{r7, pc}
 8004360:	01ffffff 	.word	0x01ffffff
 8004364:	fffffedf 	.word	0xfffffedf

08004368 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8004368:	b580      	push	{r7, lr}
 800436a:	b084      	sub	sp, #16
 800436c:	af00      	add	r7, sp, #0
 800436e:	60f8      	str	r0, [r7, #12]
 8004370:	60b9      	str	r1, [r7, #8]
 8004372:	603b      	str	r3, [r7, #0]
 8004374:	1dfb      	adds	r3, r7, #7
 8004376:	701a      	strb	r2, [r3, #0]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004378:	e051      	b.n	800441e <UART_WaitOnFlagUntilTimeout+0xb6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800437a:	69bb      	ldr	r3, [r7, #24]
 800437c:	3301      	adds	r3, #1
 800437e:	d04e      	beq.n	800441e <UART_WaitOnFlagUntilTimeout+0xb6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004380:	f7fc fd4e 	bl	8000e20 <HAL_GetTick>
 8004384:	0002      	movs	r2, r0
 8004386:	683b      	ldr	r3, [r7, #0]
 8004388:	1ad3      	subs	r3, r2, r3
 800438a:	69ba      	ldr	r2, [r7, #24]
 800438c:	429a      	cmp	r2, r3
 800438e:	d302      	bcc.n	8004396 <UART_WaitOnFlagUntilTimeout+0x2e>
 8004390:	69bb      	ldr	r3, [r7, #24]
 8004392:	2b00      	cmp	r3, #0
 8004394:	d101      	bne.n	800439a <UART_WaitOnFlagUntilTimeout+0x32>
      {

        return HAL_TIMEOUT;
 8004396:	2303      	movs	r3, #3
 8004398:	e051      	b.n	800443e <UART_WaitOnFlagUntilTimeout+0xd6>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800439a:	68fb      	ldr	r3, [r7, #12]
 800439c:	681b      	ldr	r3, [r3, #0]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	2204      	movs	r2, #4
 80043a2:	4013      	ands	r3, r2
 80043a4:	d03b      	beq.n	800441e <UART_WaitOnFlagUntilTimeout+0xb6>
 80043a6:	68bb      	ldr	r3, [r7, #8]
 80043a8:	2b80      	cmp	r3, #128	@ 0x80
 80043aa:	d038      	beq.n	800441e <UART_WaitOnFlagUntilTimeout+0xb6>
 80043ac:	68bb      	ldr	r3, [r7, #8]
 80043ae:	2b40      	cmp	r3, #64	@ 0x40
 80043b0:	d035      	beq.n	800441e <UART_WaitOnFlagUntilTimeout+0xb6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	69db      	ldr	r3, [r3, #28]
 80043b8:	2208      	movs	r2, #8
 80043ba:	4013      	ands	r3, r2
 80043bc:	2b08      	cmp	r3, #8
 80043be:	d111      	bne.n	80043e4 <UART_WaitOnFlagUntilTimeout+0x7c>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80043c0:	68fb      	ldr	r3, [r7, #12]
 80043c2:	681b      	ldr	r3, [r3, #0]
 80043c4:	2208      	movs	r2, #8
 80043c6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	0018      	movs	r0, r3
 80043cc:	f000 f83c 	bl	8004448 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80043d0:	68fb      	ldr	r3, [r7, #12]
 80043d2:	2290      	movs	r2, #144	@ 0x90
 80043d4:	2108      	movs	r1, #8
 80043d6:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	2284      	movs	r2, #132	@ 0x84
 80043dc:	2100      	movs	r1, #0
 80043de:	5499      	strb	r1, [r3, r2]

          return HAL_ERROR;
 80043e0:	2301      	movs	r3, #1
 80043e2:	e02c      	b.n	800443e <UART_WaitOnFlagUntilTimeout+0xd6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	681b      	ldr	r3, [r3, #0]
 80043e8:	69da      	ldr	r2, [r3, #28]
 80043ea:	2380      	movs	r3, #128	@ 0x80
 80043ec:	011b      	lsls	r3, r3, #4
 80043ee:	401a      	ands	r2, r3
 80043f0:	2380      	movs	r3, #128	@ 0x80
 80043f2:	011b      	lsls	r3, r3, #4
 80043f4:	429a      	cmp	r2, r3
 80043f6:	d112      	bne.n	800441e <UART_WaitOnFlagUntilTimeout+0xb6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80043f8:	68fb      	ldr	r3, [r7, #12]
 80043fa:	681b      	ldr	r3, [r3, #0]
 80043fc:	2280      	movs	r2, #128	@ 0x80
 80043fe:	0112      	lsls	r2, r2, #4
 8004400:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004402:	68fb      	ldr	r3, [r7, #12]
 8004404:	0018      	movs	r0, r3
 8004406:	f000 f81f 	bl	8004448 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2290      	movs	r2, #144	@ 0x90
 800440e:	2120      	movs	r1, #32
 8004410:	5099      	str	r1, [r3, r2]

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004412:	68fb      	ldr	r3, [r7, #12]
 8004414:	2284      	movs	r2, #132	@ 0x84
 8004416:	2100      	movs	r1, #0
 8004418:	5499      	strb	r1, [r3, r2]

          return HAL_TIMEOUT;
 800441a:	2303      	movs	r3, #3
 800441c:	e00f      	b.n	800443e <UART_WaitOnFlagUntilTimeout+0xd6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800441e:	68fb      	ldr	r3, [r7, #12]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	69db      	ldr	r3, [r3, #28]
 8004424:	68ba      	ldr	r2, [r7, #8]
 8004426:	4013      	ands	r3, r2
 8004428:	68ba      	ldr	r2, [r7, #8]
 800442a:	1ad3      	subs	r3, r2, r3
 800442c:	425a      	negs	r2, r3
 800442e:	4153      	adcs	r3, r2
 8004430:	b2db      	uxtb	r3, r3
 8004432:	001a      	movs	r2, r3
 8004434:	1dfb      	adds	r3, r7, #7
 8004436:	781b      	ldrb	r3, [r3, #0]
 8004438:	429a      	cmp	r2, r3
 800443a:	d09e      	beq.n	800437a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800443c:	2300      	movs	r3, #0
}
 800443e:	0018      	movs	r0, r3
 8004440:	46bd      	mov	sp, r7
 8004442:	b004      	add	sp, #16
 8004444:	bd80      	pop	{r7, pc}
	...

08004448 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b08e      	sub	sp, #56	@ 0x38
 800444c:	af00      	add	r7, sp, #0
 800444e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004450:	f3ef 8310 	mrs	r3, PRIMASK
 8004454:	617b      	str	r3, [r7, #20]
  return(result);
 8004456:	697b      	ldr	r3, [r7, #20]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8004458:	637b      	str	r3, [r7, #52]	@ 0x34
 800445a:	2301      	movs	r3, #1
 800445c:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800445e:	69bb      	ldr	r3, [r7, #24]
 8004460:	f383 8810 	msr	PRIMASK, r3
}
 8004464:	46c0      	nop			@ (mov r8, r8)
 8004466:	687b      	ldr	r3, [r7, #4]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	681a      	ldr	r2, [r3, #0]
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	4926      	ldr	r1, [pc, #152]	@ (800450c <UART_EndRxTransfer+0xc4>)
 8004472:	400a      	ands	r2, r1
 8004474:	601a      	str	r2, [r3, #0]
 8004476:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004478:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800447a:	69fb      	ldr	r3, [r7, #28]
 800447c:	f383 8810 	msr	PRIMASK, r3
}
 8004480:	46c0      	nop			@ (mov r8, r8)
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004482:	f3ef 8310 	mrs	r3, PRIMASK
 8004486:	623b      	str	r3, [r7, #32]
  return(result);
 8004488:	6a3b      	ldr	r3, [r7, #32]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800448a:	633b      	str	r3, [r7, #48]	@ 0x30
 800448c:	2301      	movs	r3, #1
 800448e:	627b      	str	r3, [r7, #36]	@ 0x24
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8004490:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004492:	f383 8810 	msr	PRIMASK, r3
}
 8004496:	46c0      	nop			@ (mov r8, r8)
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	689a      	ldr	r2, [r3, #8]
 800449e:	687b      	ldr	r3, [r7, #4]
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	491b      	ldr	r1, [pc, #108]	@ (8004510 <UART_EndRxTransfer+0xc8>)
 80044a4:	400a      	ands	r2, r1
 80044a6:	609a      	str	r2, [r3, #8]
 80044a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044aa:	62bb      	str	r3, [r7, #40]	@ 0x28
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044ae:	f383 8810 	msr	PRIMASK, r3
}
 80044b2:	46c0      	nop			@ (mov r8, r8)

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80044b8:	2b01      	cmp	r3, #1
 80044ba:	d118      	bne.n	80044ee <UART_EndRxTransfer+0xa6>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80044bc:	f3ef 8310 	mrs	r3, PRIMASK
 80044c0:	60bb      	str	r3, [r7, #8]
  return(result);
 80044c2:	68bb      	ldr	r3, [r7, #8]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80044c4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80044c6:	2301      	movs	r3, #1
 80044c8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	f383 8810 	msr	PRIMASK, r3
}
 80044d0:	46c0      	nop			@ (mov r8, r8)
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	681b      	ldr	r3, [r3, #0]
 80044d6:	681a      	ldr	r2, [r3, #0]
 80044d8:	687b      	ldr	r3, [r7, #4]
 80044da:	681b      	ldr	r3, [r3, #0]
 80044dc:	2110      	movs	r1, #16
 80044de:	438a      	bics	r2, r1
 80044e0:	601a      	str	r2, [r3, #0]
 80044e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80044e4:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	f383 8810 	msr	PRIMASK, r3
}
 80044ec:	46c0      	nop			@ (mov r8, r8)
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80044ee:	687b      	ldr	r3, [r7, #4]
 80044f0:	228c      	movs	r2, #140	@ 0x8c
 80044f2:	2120      	movs	r1, #32
 80044f4:	5099      	str	r1, [r3, r2]
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80044f6:	687b      	ldr	r3, [r7, #4]
 80044f8:	2200      	movs	r2, #0
 80044fa:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	2200      	movs	r2, #0
 8004500:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8004502:	46c0      	nop			@ (mov r8, r8)
 8004504:	46bd      	mov	sp, r7
 8004506:	b00e      	add	sp, #56	@ 0x38
 8004508:	bd80      	pop	{r7, pc}
 800450a:	46c0      	nop			@ (mov r8, r8)
 800450c:	fffffedf 	.word	0xfffffedf
 8004510:	effffffe 	.word	0xeffffffe

08004514 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8004514:	b580      	push	{r7, lr}
 8004516:	b084      	sub	sp, #16
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	2284      	movs	r2, #132	@ 0x84
 8004520:	5c9b      	ldrb	r3, [r3, r2]
 8004522:	2b01      	cmp	r3, #1
 8004524:	d101      	bne.n	800452a <HAL_UARTEx_DisableFifoMode+0x16>
 8004526:	2302      	movs	r3, #2
 8004528:	e027      	b.n	800457a <HAL_UARTEx_DisableFifoMode+0x66>
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	2284      	movs	r2, #132	@ 0x84
 800452e:	2101      	movs	r1, #1
 8004530:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	2288      	movs	r2, #136	@ 0x88
 8004536:	2124      	movs	r1, #36	@ 0x24
 8004538:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	681b      	ldr	r3, [r3, #0]
 8004540:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	681a      	ldr	r2, [r3, #0]
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	2101      	movs	r1, #1
 800454e:	438a      	bics	r2, r1
 8004550:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	4a0b      	ldr	r2, [pc, #44]	@ (8004584 <HAL_UARTEx_DisableFifoMode+0x70>)
 8004556:	4013      	ands	r3, r2
 8004558:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	2200      	movs	r2, #0
 800455e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	68fa      	ldr	r2, [r7, #12]
 8004566:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8004568:	687b      	ldr	r3, [r7, #4]
 800456a:	2288      	movs	r2, #136	@ 0x88
 800456c:	2120      	movs	r1, #32
 800456e:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2284      	movs	r2, #132	@ 0x84
 8004574:	2100      	movs	r1, #0
 8004576:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8004578:	2300      	movs	r3, #0
}
 800457a:	0018      	movs	r0, r3
 800457c:	46bd      	mov	sp, r7
 800457e:	b004      	add	sp, #16
 8004580:	bd80      	pop	{r7, pc}
 8004582:	46c0      	nop			@ (mov r8, r8)
 8004584:	dfffffff 	.word	0xdfffffff

08004588 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004588:	b580      	push	{r7, lr}
 800458a:	b084      	sub	sp, #16
 800458c:	af00      	add	r7, sp, #0
 800458e:	6078      	str	r0, [r7, #4]
 8004590:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	2284      	movs	r2, #132	@ 0x84
 8004596:	5c9b      	ldrb	r3, [r3, r2]
 8004598:	2b01      	cmp	r3, #1
 800459a:	d101      	bne.n	80045a0 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800459c:	2302      	movs	r3, #2
 800459e:	e02e      	b.n	80045fe <HAL_UARTEx_SetTxFifoThreshold+0x76>
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	2284      	movs	r2, #132	@ 0x84
 80045a4:	2101      	movs	r1, #1
 80045a6:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 80045a8:	687b      	ldr	r3, [r7, #4]
 80045aa:	2288      	movs	r2, #136	@ 0x88
 80045ac:	2124      	movs	r1, #36	@ 0x24
 80045ae:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	681b      	ldr	r3, [r3, #0]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	681a      	ldr	r2, [r3, #0]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	2101      	movs	r1, #1
 80045c4:	438a      	bics	r2, r1
 80045c6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	689b      	ldr	r3, [r3, #8]
 80045ce:	00db      	lsls	r3, r3, #3
 80045d0:	08d9      	lsrs	r1, r3, #3
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	683a      	ldr	r2, [r7, #0]
 80045d8:	430a      	orrs	r2, r1
 80045da:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	0018      	movs	r0, r3
 80045e0:	f000 f854 	bl	800468c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	68fa      	ldr	r2, [r7, #12]
 80045ea:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	2288      	movs	r2, #136	@ 0x88
 80045f0:	2120      	movs	r1, #32
 80045f2:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	2284      	movs	r2, #132	@ 0x84
 80045f8:	2100      	movs	r1, #0
 80045fa:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 80045fc:	2300      	movs	r3, #0
}
 80045fe:	0018      	movs	r0, r3
 8004600:	46bd      	mov	sp, r7
 8004602:	b004      	add	sp, #16
 8004604:	bd80      	pop	{r7, pc}
	...

08004608 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8004608:	b580      	push	{r7, lr}
 800460a:	b084      	sub	sp, #16
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
 8004610:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	2284      	movs	r2, #132	@ 0x84
 8004616:	5c9b      	ldrb	r3, [r3, r2]
 8004618:	2b01      	cmp	r3, #1
 800461a:	d101      	bne.n	8004620 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800461c:	2302      	movs	r3, #2
 800461e:	e02f      	b.n	8004680 <HAL_UARTEx_SetRxFifoThreshold+0x78>
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	2284      	movs	r2, #132	@ 0x84
 8004624:	2101      	movs	r1, #1
 8004626:	5499      	strb	r1, [r3, r2]

  huart->gState = HAL_UART_STATE_BUSY;
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	2288      	movs	r2, #136	@ 0x88
 800462c:	2124      	movs	r1, #36	@ 0x24
 800462e:	5099      	str	r1, [r3, r2]

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8004630:	687b      	ldr	r3, [r7, #4]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	681b      	ldr	r3, [r3, #0]
 8004636:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	681a      	ldr	r2, [r3, #0]
 800463e:	687b      	ldr	r3, [r7, #4]
 8004640:	681b      	ldr	r3, [r3, #0]
 8004642:	2101      	movs	r1, #1
 8004644:	438a      	bics	r2, r1
 8004646:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	681b      	ldr	r3, [r3, #0]
 800464c:	689b      	ldr	r3, [r3, #8]
 800464e:	4a0e      	ldr	r2, [pc, #56]	@ (8004688 <HAL_UARTEx_SetRxFifoThreshold+0x80>)
 8004650:	4013      	ands	r3, r2
 8004652:	0019      	movs	r1, r3
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	683a      	ldr	r2, [r7, #0]
 800465a:	430a      	orrs	r2, r1
 800465c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800465e:	687b      	ldr	r3, [r7, #4]
 8004660:	0018      	movs	r0, r3
 8004662:	f000 f813 	bl	800468c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	68fa      	ldr	r2, [r7, #12]
 800466c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800466e:	687b      	ldr	r3, [r7, #4]
 8004670:	2288      	movs	r2, #136	@ 0x88
 8004672:	2120      	movs	r1, #32
 8004674:	5099      	str	r1, [r3, r2]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	2284      	movs	r2, #132	@ 0x84
 800467a:	2100      	movs	r1, #0
 800467c:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 800467e:	2300      	movs	r3, #0
}
 8004680:	0018      	movs	r0, r3
 8004682:	46bd      	mov	sp, r7
 8004684:	b004      	add	sp, #16
 8004686:	bd80      	pop	{r7, pc}
 8004688:	f1ffffff 	.word	0xf1ffffff

0800468c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800468c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800468e:	b085      	sub	sp, #20
 8004690:	af00      	add	r7, sp, #0
 8004692:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8004694:	687b      	ldr	r3, [r7, #4]
 8004696:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8004698:	2b00      	cmp	r3, #0
 800469a:	d108      	bne.n	80046ae <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800469c:	687b      	ldr	r3, [r7, #4]
 800469e:	226a      	movs	r2, #106	@ 0x6a
 80046a0:	2101      	movs	r1, #1
 80046a2:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = 1U;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	2268      	movs	r2, #104	@ 0x68
 80046a8:	2101      	movs	r1, #1
 80046aa:	5299      	strh	r1, [r3, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 80046ac:	e043      	b.n	8004736 <UARTEx_SetNbDataToProcess+0xaa>
    rx_fifo_depth = RX_FIFO_DEPTH;
 80046ae:	260f      	movs	r6, #15
 80046b0:	19bb      	adds	r3, r7, r6
 80046b2:	2208      	movs	r2, #8
 80046b4:	701a      	strb	r2, [r3, #0]
    tx_fifo_depth = TX_FIFO_DEPTH;
 80046b6:	200e      	movs	r0, #14
 80046b8:	183b      	adds	r3, r7, r0
 80046ba:	2208      	movs	r2, #8
 80046bc:	701a      	strb	r2, [r3, #0]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	689b      	ldr	r3, [r3, #8]
 80046c4:	0e5b      	lsrs	r3, r3, #25
 80046c6:	b2da      	uxtb	r2, r3
 80046c8:	240d      	movs	r4, #13
 80046ca:	193b      	adds	r3, r7, r4
 80046cc:	2107      	movs	r1, #7
 80046ce:	400a      	ands	r2, r1
 80046d0:	701a      	strb	r2, [r3, #0]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	689b      	ldr	r3, [r3, #8]
 80046d8:	0f5b      	lsrs	r3, r3, #29
 80046da:	b2da      	uxtb	r2, r3
 80046dc:	250c      	movs	r5, #12
 80046de:	197b      	adds	r3, r7, r5
 80046e0:	2107      	movs	r1, #7
 80046e2:	400a      	ands	r2, r1
 80046e4:	701a      	strb	r2, [r3, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80046e6:	183b      	adds	r3, r7, r0
 80046e8:	781b      	ldrb	r3, [r3, #0]
 80046ea:	197a      	adds	r2, r7, r5
 80046ec:	7812      	ldrb	r2, [r2, #0]
 80046ee:	4914      	ldr	r1, [pc, #80]	@ (8004740 <UARTEx_SetNbDataToProcess+0xb4>)
 80046f0:	5c8a      	ldrb	r2, [r1, r2]
 80046f2:	435a      	muls	r2, r3
 80046f4:	0010      	movs	r0, r2
                               (uint16_t)denominator[tx_fifo_threshold];
 80046f6:	197b      	adds	r3, r7, r5
 80046f8:	781b      	ldrb	r3, [r3, #0]
 80046fa:	4a12      	ldr	r2, [pc, #72]	@ (8004744 <UARTEx_SetNbDataToProcess+0xb8>)
 80046fc:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80046fe:	0019      	movs	r1, r3
 8004700:	f7fb fd94 	bl	800022c <__divsi3>
 8004704:	0003      	movs	r3, r0
 8004706:	b299      	uxth	r1, r3
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	226a      	movs	r2, #106	@ 0x6a
 800470c:	5299      	strh	r1, [r3, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800470e:	19bb      	adds	r3, r7, r6
 8004710:	781b      	ldrb	r3, [r3, #0]
 8004712:	193a      	adds	r2, r7, r4
 8004714:	7812      	ldrb	r2, [r2, #0]
 8004716:	490a      	ldr	r1, [pc, #40]	@ (8004740 <UARTEx_SetNbDataToProcess+0xb4>)
 8004718:	5c8a      	ldrb	r2, [r1, r2]
 800471a:	435a      	muls	r2, r3
 800471c:	0010      	movs	r0, r2
                               (uint16_t)denominator[rx_fifo_threshold];
 800471e:	193b      	adds	r3, r7, r4
 8004720:	781b      	ldrb	r3, [r3, #0]
 8004722:	4a08      	ldr	r2, [pc, #32]	@ (8004744 <UARTEx_SetNbDataToProcess+0xb8>)
 8004724:	5cd3      	ldrb	r3, [r2, r3]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8004726:	0019      	movs	r1, r3
 8004728:	f7fb fd80 	bl	800022c <__divsi3>
 800472c:	0003      	movs	r3, r0
 800472e:	b299      	uxth	r1, r3
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2268      	movs	r2, #104	@ 0x68
 8004734:	5299      	strh	r1, [r3, r2]
}
 8004736:	46c0      	nop			@ (mov r8, r8)
 8004738:	46bd      	mov	sp, r7
 800473a:	b005      	add	sp, #20
 800473c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800473e:	46c0      	nop			@ (mov r8, r8)
 8004740:	08005120 	.word	0x08005120
 8004744:	08005128 	.word	0x08005128

08004748 <siprintf>:
 8004748:	b40e      	push	{r1, r2, r3}
 800474a:	b500      	push	{lr}
 800474c:	490b      	ldr	r1, [pc, #44]	@ (800477c <siprintf+0x34>)
 800474e:	b09c      	sub	sp, #112	@ 0x70
 8004750:	ab1d      	add	r3, sp, #116	@ 0x74
 8004752:	9002      	str	r0, [sp, #8]
 8004754:	9006      	str	r0, [sp, #24]
 8004756:	9107      	str	r1, [sp, #28]
 8004758:	9104      	str	r1, [sp, #16]
 800475a:	4809      	ldr	r0, [pc, #36]	@ (8004780 <siprintf+0x38>)
 800475c:	4909      	ldr	r1, [pc, #36]	@ (8004784 <siprintf+0x3c>)
 800475e:	cb04      	ldmia	r3!, {r2}
 8004760:	9105      	str	r1, [sp, #20]
 8004762:	6800      	ldr	r0, [r0, #0]
 8004764:	a902      	add	r1, sp, #8
 8004766:	9301      	str	r3, [sp, #4]
 8004768:	f000 f99e 	bl	8004aa8 <_svfiprintf_r>
 800476c:	2200      	movs	r2, #0
 800476e:	9b02      	ldr	r3, [sp, #8]
 8004770:	701a      	strb	r2, [r3, #0]
 8004772:	b01c      	add	sp, #112	@ 0x70
 8004774:	bc08      	pop	{r3}
 8004776:	b003      	add	sp, #12
 8004778:	4718      	bx	r3
 800477a:	46c0      	nop			@ (mov r8, r8)
 800477c:	7fffffff 	.word	0x7fffffff
 8004780:	2000000c 	.word	0x2000000c
 8004784:	ffff0208 	.word	0xffff0208

08004788 <memset>:
 8004788:	0003      	movs	r3, r0
 800478a:	1882      	adds	r2, r0, r2
 800478c:	4293      	cmp	r3, r2
 800478e:	d100      	bne.n	8004792 <memset+0xa>
 8004790:	4770      	bx	lr
 8004792:	7019      	strb	r1, [r3, #0]
 8004794:	3301      	adds	r3, #1
 8004796:	e7f9      	b.n	800478c <memset+0x4>

08004798 <__errno>:
 8004798:	4b01      	ldr	r3, [pc, #4]	@ (80047a0 <__errno+0x8>)
 800479a:	6818      	ldr	r0, [r3, #0]
 800479c:	4770      	bx	lr
 800479e:	46c0      	nop			@ (mov r8, r8)
 80047a0:	2000000c 	.word	0x2000000c

080047a4 <__libc_init_array>:
 80047a4:	b570      	push	{r4, r5, r6, lr}
 80047a6:	2600      	movs	r6, #0
 80047a8:	4c0c      	ldr	r4, [pc, #48]	@ (80047dc <__libc_init_array+0x38>)
 80047aa:	4d0d      	ldr	r5, [pc, #52]	@ (80047e0 <__libc_init_array+0x3c>)
 80047ac:	1b64      	subs	r4, r4, r5
 80047ae:	10a4      	asrs	r4, r4, #2
 80047b0:	42a6      	cmp	r6, r4
 80047b2:	d109      	bne.n	80047c8 <__libc_init_array+0x24>
 80047b4:	2600      	movs	r6, #0
 80047b6:	f000 fc65 	bl	8005084 <_init>
 80047ba:	4c0a      	ldr	r4, [pc, #40]	@ (80047e4 <__libc_init_array+0x40>)
 80047bc:	4d0a      	ldr	r5, [pc, #40]	@ (80047e8 <__libc_init_array+0x44>)
 80047be:	1b64      	subs	r4, r4, r5
 80047c0:	10a4      	asrs	r4, r4, #2
 80047c2:	42a6      	cmp	r6, r4
 80047c4:	d105      	bne.n	80047d2 <__libc_init_array+0x2e>
 80047c6:	bd70      	pop	{r4, r5, r6, pc}
 80047c8:	00b3      	lsls	r3, r6, #2
 80047ca:	58eb      	ldr	r3, [r5, r3]
 80047cc:	4798      	blx	r3
 80047ce:	3601      	adds	r6, #1
 80047d0:	e7ee      	b.n	80047b0 <__libc_init_array+0xc>
 80047d2:	00b3      	lsls	r3, r6, #2
 80047d4:	58eb      	ldr	r3, [r5, r3]
 80047d6:	4798      	blx	r3
 80047d8:	3601      	adds	r6, #1
 80047da:	e7f2      	b.n	80047c2 <__libc_init_array+0x1e>
 80047dc:	0800516c 	.word	0x0800516c
 80047e0:	0800516c 	.word	0x0800516c
 80047e4:	08005170 	.word	0x08005170
 80047e8:	0800516c 	.word	0x0800516c

080047ec <__retarget_lock_acquire_recursive>:
 80047ec:	4770      	bx	lr

080047ee <__retarget_lock_release_recursive>:
 80047ee:	4770      	bx	lr

080047f0 <_free_r>:
 80047f0:	b570      	push	{r4, r5, r6, lr}
 80047f2:	0005      	movs	r5, r0
 80047f4:	1e0c      	subs	r4, r1, #0
 80047f6:	d010      	beq.n	800481a <_free_r+0x2a>
 80047f8:	3c04      	subs	r4, #4
 80047fa:	6823      	ldr	r3, [r4, #0]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	da00      	bge.n	8004802 <_free_r+0x12>
 8004800:	18e4      	adds	r4, r4, r3
 8004802:	0028      	movs	r0, r5
 8004804:	f000 f8e0 	bl	80049c8 <__malloc_lock>
 8004808:	4a1d      	ldr	r2, [pc, #116]	@ (8004880 <_free_r+0x90>)
 800480a:	6813      	ldr	r3, [r2, #0]
 800480c:	2b00      	cmp	r3, #0
 800480e:	d105      	bne.n	800481c <_free_r+0x2c>
 8004810:	6063      	str	r3, [r4, #4]
 8004812:	6014      	str	r4, [r2, #0]
 8004814:	0028      	movs	r0, r5
 8004816:	f000 f8df 	bl	80049d8 <__malloc_unlock>
 800481a:	bd70      	pop	{r4, r5, r6, pc}
 800481c:	42a3      	cmp	r3, r4
 800481e:	d908      	bls.n	8004832 <_free_r+0x42>
 8004820:	6820      	ldr	r0, [r4, #0]
 8004822:	1821      	adds	r1, r4, r0
 8004824:	428b      	cmp	r3, r1
 8004826:	d1f3      	bne.n	8004810 <_free_r+0x20>
 8004828:	6819      	ldr	r1, [r3, #0]
 800482a:	685b      	ldr	r3, [r3, #4]
 800482c:	1809      	adds	r1, r1, r0
 800482e:	6021      	str	r1, [r4, #0]
 8004830:	e7ee      	b.n	8004810 <_free_r+0x20>
 8004832:	001a      	movs	r2, r3
 8004834:	685b      	ldr	r3, [r3, #4]
 8004836:	2b00      	cmp	r3, #0
 8004838:	d001      	beq.n	800483e <_free_r+0x4e>
 800483a:	42a3      	cmp	r3, r4
 800483c:	d9f9      	bls.n	8004832 <_free_r+0x42>
 800483e:	6811      	ldr	r1, [r2, #0]
 8004840:	1850      	adds	r0, r2, r1
 8004842:	42a0      	cmp	r0, r4
 8004844:	d10b      	bne.n	800485e <_free_r+0x6e>
 8004846:	6820      	ldr	r0, [r4, #0]
 8004848:	1809      	adds	r1, r1, r0
 800484a:	1850      	adds	r0, r2, r1
 800484c:	6011      	str	r1, [r2, #0]
 800484e:	4283      	cmp	r3, r0
 8004850:	d1e0      	bne.n	8004814 <_free_r+0x24>
 8004852:	6818      	ldr	r0, [r3, #0]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	1841      	adds	r1, r0, r1
 8004858:	6011      	str	r1, [r2, #0]
 800485a:	6053      	str	r3, [r2, #4]
 800485c:	e7da      	b.n	8004814 <_free_r+0x24>
 800485e:	42a0      	cmp	r0, r4
 8004860:	d902      	bls.n	8004868 <_free_r+0x78>
 8004862:	230c      	movs	r3, #12
 8004864:	602b      	str	r3, [r5, #0]
 8004866:	e7d5      	b.n	8004814 <_free_r+0x24>
 8004868:	6820      	ldr	r0, [r4, #0]
 800486a:	1821      	adds	r1, r4, r0
 800486c:	428b      	cmp	r3, r1
 800486e:	d103      	bne.n	8004878 <_free_r+0x88>
 8004870:	6819      	ldr	r1, [r3, #0]
 8004872:	685b      	ldr	r3, [r3, #4]
 8004874:	1809      	adds	r1, r1, r0
 8004876:	6021      	str	r1, [r4, #0]
 8004878:	6063      	str	r3, [r4, #4]
 800487a:	6054      	str	r4, [r2, #4]
 800487c:	e7ca      	b.n	8004814 <_free_r+0x24>
 800487e:	46c0      	nop			@ (mov r8, r8)
 8004880:	20000318 	.word	0x20000318

08004884 <sbrk_aligned>:
 8004884:	b570      	push	{r4, r5, r6, lr}
 8004886:	4e0f      	ldr	r6, [pc, #60]	@ (80048c4 <sbrk_aligned+0x40>)
 8004888:	000d      	movs	r5, r1
 800488a:	6831      	ldr	r1, [r6, #0]
 800488c:	0004      	movs	r4, r0
 800488e:	2900      	cmp	r1, #0
 8004890:	d102      	bne.n	8004898 <sbrk_aligned+0x14>
 8004892:	f000 fb99 	bl	8004fc8 <_sbrk_r>
 8004896:	6030      	str	r0, [r6, #0]
 8004898:	0029      	movs	r1, r5
 800489a:	0020      	movs	r0, r4
 800489c:	f000 fb94 	bl	8004fc8 <_sbrk_r>
 80048a0:	1c43      	adds	r3, r0, #1
 80048a2:	d103      	bne.n	80048ac <sbrk_aligned+0x28>
 80048a4:	2501      	movs	r5, #1
 80048a6:	426d      	negs	r5, r5
 80048a8:	0028      	movs	r0, r5
 80048aa:	bd70      	pop	{r4, r5, r6, pc}
 80048ac:	2303      	movs	r3, #3
 80048ae:	1cc5      	adds	r5, r0, #3
 80048b0:	439d      	bics	r5, r3
 80048b2:	42a8      	cmp	r0, r5
 80048b4:	d0f8      	beq.n	80048a8 <sbrk_aligned+0x24>
 80048b6:	1a29      	subs	r1, r5, r0
 80048b8:	0020      	movs	r0, r4
 80048ba:	f000 fb85 	bl	8004fc8 <_sbrk_r>
 80048be:	3001      	adds	r0, #1
 80048c0:	d1f2      	bne.n	80048a8 <sbrk_aligned+0x24>
 80048c2:	e7ef      	b.n	80048a4 <sbrk_aligned+0x20>
 80048c4:	20000314 	.word	0x20000314

080048c8 <_malloc_r>:
 80048c8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80048ca:	2203      	movs	r2, #3
 80048cc:	1ccb      	adds	r3, r1, #3
 80048ce:	4393      	bics	r3, r2
 80048d0:	3308      	adds	r3, #8
 80048d2:	0005      	movs	r5, r0
 80048d4:	001f      	movs	r7, r3
 80048d6:	2b0c      	cmp	r3, #12
 80048d8:	d234      	bcs.n	8004944 <_malloc_r+0x7c>
 80048da:	270c      	movs	r7, #12
 80048dc:	42b9      	cmp	r1, r7
 80048de:	d833      	bhi.n	8004948 <_malloc_r+0x80>
 80048e0:	0028      	movs	r0, r5
 80048e2:	f000 f871 	bl	80049c8 <__malloc_lock>
 80048e6:	4e37      	ldr	r6, [pc, #220]	@ (80049c4 <_malloc_r+0xfc>)
 80048e8:	6833      	ldr	r3, [r6, #0]
 80048ea:	001c      	movs	r4, r3
 80048ec:	2c00      	cmp	r4, #0
 80048ee:	d12f      	bne.n	8004950 <_malloc_r+0x88>
 80048f0:	0039      	movs	r1, r7
 80048f2:	0028      	movs	r0, r5
 80048f4:	f7ff ffc6 	bl	8004884 <sbrk_aligned>
 80048f8:	0004      	movs	r4, r0
 80048fa:	1c43      	adds	r3, r0, #1
 80048fc:	d15f      	bne.n	80049be <_malloc_r+0xf6>
 80048fe:	6834      	ldr	r4, [r6, #0]
 8004900:	9400      	str	r4, [sp, #0]
 8004902:	9b00      	ldr	r3, [sp, #0]
 8004904:	2b00      	cmp	r3, #0
 8004906:	d14a      	bne.n	800499e <_malloc_r+0xd6>
 8004908:	2c00      	cmp	r4, #0
 800490a:	d052      	beq.n	80049b2 <_malloc_r+0xea>
 800490c:	6823      	ldr	r3, [r4, #0]
 800490e:	0028      	movs	r0, r5
 8004910:	18e3      	adds	r3, r4, r3
 8004912:	9900      	ldr	r1, [sp, #0]
 8004914:	9301      	str	r3, [sp, #4]
 8004916:	f000 fb57 	bl	8004fc8 <_sbrk_r>
 800491a:	9b01      	ldr	r3, [sp, #4]
 800491c:	4283      	cmp	r3, r0
 800491e:	d148      	bne.n	80049b2 <_malloc_r+0xea>
 8004920:	6823      	ldr	r3, [r4, #0]
 8004922:	0028      	movs	r0, r5
 8004924:	1aff      	subs	r7, r7, r3
 8004926:	0039      	movs	r1, r7
 8004928:	f7ff ffac 	bl	8004884 <sbrk_aligned>
 800492c:	3001      	adds	r0, #1
 800492e:	d040      	beq.n	80049b2 <_malloc_r+0xea>
 8004930:	6823      	ldr	r3, [r4, #0]
 8004932:	19db      	adds	r3, r3, r7
 8004934:	6023      	str	r3, [r4, #0]
 8004936:	6833      	ldr	r3, [r6, #0]
 8004938:	685a      	ldr	r2, [r3, #4]
 800493a:	2a00      	cmp	r2, #0
 800493c:	d133      	bne.n	80049a6 <_malloc_r+0xde>
 800493e:	9b00      	ldr	r3, [sp, #0]
 8004940:	6033      	str	r3, [r6, #0]
 8004942:	e019      	b.n	8004978 <_malloc_r+0xb0>
 8004944:	2b00      	cmp	r3, #0
 8004946:	dac9      	bge.n	80048dc <_malloc_r+0x14>
 8004948:	230c      	movs	r3, #12
 800494a:	602b      	str	r3, [r5, #0]
 800494c:	2000      	movs	r0, #0
 800494e:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004950:	6821      	ldr	r1, [r4, #0]
 8004952:	1bc9      	subs	r1, r1, r7
 8004954:	d420      	bmi.n	8004998 <_malloc_r+0xd0>
 8004956:	290b      	cmp	r1, #11
 8004958:	d90a      	bls.n	8004970 <_malloc_r+0xa8>
 800495a:	19e2      	adds	r2, r4, r7
 800495c:	6027      	str	r7, [r4, #0]
 800495e:	42a3      	cmp	r3, r4
 8004960:	d104      	bne.n	800496c <_malloc_r+0xa4>
 8004962:	6032      	str	r2, [r6, #0]
 8004964:	6863      	ldr	r3, [r4, #4]
 8004966:	6011      	str	r1, [r2, #0]
 8004968:	6053      	str	r3, [r2, #4]
 800496a:	e005      	b.n	8004978 <_malloc_r+0xb0>
 800496c:	605a      	str	r2, [r3, #4]
 800496e:	e7f9      	b.n	8004964 <_malloc_r+0x9c>
 8004970:	6862      	ldr	r2, [r4, #4]
 8004972:	42a3      	cmp	r3, r4
 8004974:	d10e      	bne.n	8004994 <_malloc_r+0xcc>
 8004976:	6032      	str	r2, [r6, #0]
 8004978:	0028      	movs	r0, r5
 800497a:	f000 f82d 	bl	80049d8 <__malloc_unlock>
 800497e:	0020      	movs	r0, r4
 8004980:	2207      	movs	r2, #7
 8004982:	300b      	adds	r0, #11
 8004984:	1d23      	adds	r3, r4, #4
 8004986:	4390      	bics	r0, r2
 8004988:	1ac2      	subs	r2, r0, r3
 800498a:	4298      	cmp	r0, r3
 800498c:	d0df      	beq.n	800494e <_malloc_r+0x86>
 800498e:	1a1b      	subs	r3, r3, r0
 8004990:	50a3      	str	r3, [r4, r2]
 8004992:	e7dc      	b.n	800494e <_malloc_r+0x86>
 8004994:	605a      	str	r2, [r3, #4]
 8004996:	e7ef      	b.n	8004978 <_malloc_r+0xb0>
 8004998:	0023      	movs	r3, r4
 800499a:	6864      	ldr	r4, [r4, #4]
 800499c:	e7a6      	b.n	80048ec <_malloc_r+0x24>
 800499e:	9c00      	ldr	r4, [sp, #0]
 80049a0:	6863      	ldr	r3, [r4, #4]
 80049a2:	9300      	str	r3, [sp, #0]
 80049a4:	e7ad      	b.n	8004902 <_malloc_r+0x3a>
 80049a6:	001a      	movs	r2, r3
 80049a8:	685b      	ldr	r3, [r3, #4]
 80049aa:	42a3      	cmp	r3, r4
 80049ac:	d1fb      	bne.n	80049a6 <_malloc_r+0xde>
 80049ae:	2300      	movs	r3, #0
 80049b0:	e7da      	b.n	8004968 <_malloc_r+0xa0>
 80049b2:	230c      	movs	r3, #12
 80049b4:	0028      	movs	r0, r5
 80049b6:	602b      	str	r3, [r5, #0]
 80049b8:	f000 f80e 	bl	80049d8 <__malloc_unlock>
 80049bc:	e7c6      	b.n	800494c <_malloc_r+0x84>
 80049be:	6007      	str	r7, [r0, #0]
 80049c0:	e7da      	b.n	8004978 <_malloc_r+0xb0>
 80049c2:	46c0      	nop			@ (mov r8, r8)
 80049c4:	20000318 	.word	0x20000318

080049c8 <__malloc_lock>:
 80049c8:	b510      	push	{r4, lr}
 80049ca:	4802      	ldr	r0, [pc, #8]	@ (80049d4 <__malloc_lock+0xc>)
 80049cc:	f7ff ff0e 	bl	80047ec <__retarget_lock_acquire_recursive>
 80049d0:	bd10      	pop	{r4, pc}
 80049d2:	46c0      	nop			@ (mov r8, r8)
 80049d4:	20000310 	.word	0x20000310

080049d8 <__malloc_unlock>:
 80049d8:	b510      	push	{r4, lr}
 80049da:	4802      	ldr	r0, [pc, #8]	@ (80049e4 <__malloc_unlock+0xc>)
 80049dc:	f7ff ff07 	bl	80047ee <__retarget_lock_release_recursive>
 80049e0:	bd10      	pop	{r4, pc}
 80049e2:	46c0      	nop			@ (mov r8, r8)
 80049e4:	20000310 	.word	0x20000310

080049e8 <__ssputs_r>:
 80049e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80049ea:	688e      	ldr	r6, [r1, #8]
 80049ec:	b085      	sub	sp, #20
 80049ee:	001f      	movs	r7, r3
 80049f0:	000c      	movs	r4, r1
 80049f2:	680b      	ldr	r3, [r1, #0]
 80049f4:	9002      	str	r0, [sp, #8]
 80049f6:	9203      	str	r2, [sp, #12]
 80049f8:	42be      	cmp	r6, r7
 80049fa:	d830      	bhi.n	8004a5e <__ssputs_r+0x76>
 80049fc:	210c      	movs	r1, #12
 80049fe:	5e62      	ldrsh	r2, [r4, r1]
 8004a00:	2190      	movs	r1, #144	@ 0x90
 8004a02:	00c9      	lsls	r1, r1, #3
 8004a04:	420a      	tst	r2, r1
 8004a06:	d028      	beq.n	8004a5a <__ssputs_r+0x72>
 8004a08:	2003      	movs	r0, #3
 8004a0a:	6921      	ldr	r1, [r4, #16]
 8004a0c:	1a5b      	subs	r3, r3, r1
 8004a0e:	9301      	str	r3, [sp, #4]
 8004a10:	6963      	ldr	r3, [r4, #20]
 8004a12:	4343      	muls	r3, r0
 8004a14:	9801      	ldr	r0, [sp, #4]
 8004a16:	0fdd      	lsrs	r5, r3, #31
 8004a18:	18ed      	adds	r5, r5, r3
 8004a1a:	1c7b      	adds	r3, r7, #1
 8004a1c:	181b      	adds	r3, r3, r0
 8004a1e:	106d      	asrs	r5, r5, #1
 8004a20:	42ab      	cmp	r3, r5
 8004a22:	d900      	bls.n	8004a26 <__ssputs_r+0x3e>
 8004a24:	001d      	movs	r5, r3
 8004a26:	0552      	lsls	r2, r2, #21
 8004a28:	d528      	bpl.n	8004a7c <__ssputs_r+0x94>
 8004a2a:	0029      	movs	r1, r5
 8004a2c:	9802      	ldr	r0, [sp, #8]
 8004a2e:	f7ff ff4b 	bl	80048c8 <_malloc_r>
 8004a32:	1e06      	subs	r6, r0, #0
 8004a34:	d02c      	beq.n	8004a90 <__ssputs_r+0xa8>
 8004a36:	9a01      	ldr	r2, [sp, #4]
 8004a38:	6921      	ldr	r1, [r4, #16]
 8004a3a:	f000 fae2 	bl	8005002 <memcpy>
 8004a3e:	89a2      	ldrh	r2, [r4, #12]
 8004a40:	4b18      	ldr	r3, [pc, #96]	@ (8004aa4 <__ssputs_r+0xbc>)
 8004a42:	401a      	ands	r2, r3
 8004a44:	2380      	movs	r3, #128	@ 0x80
 8004a46:	4313      	orrs	r3, r2
 8004a48:	81a3      	strh	r3, [r4, #12]
 8004a4a:	9b01      	ldr	r3, [sp, #4]
 8004a4c:	6126      	str	r6, [r4, #16]
 8004a4e:	18f6      	adds	r6, r6, r3
 8004a50:	6026      	str	r6, [r4, #0]
 8004a52:	003e      	movs	r6, r7
 8004a54:	6165      	str	r5, [r4, #20]
 8004a56:	1aed      	subs	r5, r5, r3
 8004a58:	60a5      	str	r5, [r4, #8]
 8004a5a:	42be      	cmp	r6, r7
 8004a5c:	d900      	bls.n	8004a60 <__ssputs_r+0x78>
 8004a5e:	003e      	movs	r6, r7
 8004a60:	0032      	movs	r2, r6
 8004a62:	9903      	ldr	r1, [sp, #12]
 8004a64:	6820      	ldr	r0, [r4, #0]
 8004a66:	f000 fa9b 	bl	8004fa0 <memmove>
 8004a6a:	2000      	movs	r0, #0
 8004a6c:	68a3      	ldr	r3, [r4, #8]
 8004a6e:	1b9b      	subs	r3, r3, r6
 8004a70:	60a3      	str	r3, [r4, #8]
 8004a72:	6823      	ldr	r3, [r4, #0]
 8004a74:	199b      	adds	r3, r3, r6
 8004a76:	6023      	str	r3, [r4, #0]
 8004a78:	b005      	add	sp, #20
 8004a7a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a7c:	002a      	movs	r2, r5
 8004a7e:	9802      	ldr	r0, [sp, #8]
 8004a80:	f000 fac8 	bl	8005014 <_realloc_r>
 8004a84:	1e06      	subs	r6, r0, #0
 8004a86:	d1e0      	bne.n	8004a4a <__ssputs_r+0x62>
 8004a88:	6921      	ldr	r1, [r4, #16]
 8004a8a:	9802      	ldr	r0, [sp, #8]
 8004a8c:	f7ff feb0 	bl	80047f0 <_free_r>
 8004a90:	230c      	movs	r3, #12
 8004a92:	2001      	movs	r0, #1
 8004a94:	9a02      	ldr	r2, [sp, #8]
 8004a96:	4240      	negs	r0, r0
 8004a98:	6013      	str	r3, [r2, #0]
 8004a9a:	89a2      	ldrh	r2, [r4, #12]
 8004a9c:	3334      	adds	r3, #52	@ 0x34
 8004a9e:	4313      	orrs	r3, r2
 8004aa0:	81a3      	strh	r3, [r4, #12]
 8004aa2:	e7e9      	b.n	8004a78 <__ssputs_r+0x90>
 8004aa4:	fffffb7f 	.word	0xfffffb7f

08004aa8 <_svfiprintf_r>:
 8004aa8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004aaa:	b0a1      	sub	sp, #132	@ 0x84
 8004aac:	9003      	str	r0, [sp, #12]
 8004aae:	001d      	movs	r5, r3
 8004ab0:	898b      	ldrh	r3, [r1, #12]
 8004ab2:	000f      	movs	r7, r1
 8004ab4:	0016      	movs	r6, r2
 8004ab6:	061b      	lsls	r3, r3, #24
 8004ab8:	d511      	bpl.n	8004ade <_svfiprintf_r+0x36>
 8004aba:	690b      	ldr	r3, [r1, #16]
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d10e      	bne.n	8004ade <_svfiprintf_r+0x36>
 8004ac0:	2140      	movs	r1, #64	@ 0x40
 8004ac2:	f7ff ff01 	bl	80048c8 <_malloc_r>
 8004ac6:	6038      	str	r0, [r7, #0]
 8004ac8:	6138      	str	r0, [r7, #16]
 8004aca:	2800      	cmp	r0, #0
 8004acc:	d105      	bne.n	8004ada <_svfiprintf_r+0x32>
 8004ace:	230c      	movs	r3, #12
 8004ad0:	9a03      	ldr	r2, [sp, #12]
 8004ad2:	6013      	str	r3, [r2, #0]
 8004ad4:	2001      	movs	r0, #1
 8004ad6:	4240      	negs	r0, r0
 8004ad8:	e0cf      	b.n	8004c7a <_svfiprintf_r+0x1d2>
 8004ada:	2340      	movs	r3, #64	@ 0x40
 8004adc:	617b      	str	r3, [r7, #20]
 8004ade:	2300      	movs	r3, #0
 8004ae0:	ac08      	add	r4, sp, #32
 8004ae2:	6163      	str	r3, [r4, #20]
 8004ae4:	3320      	adds	r3, #32
 8004ae6:	7663      	strb	r3, [r4, #25]
 8004ae8:	3310      	adds	r3, #16
 8004aea:	76a3      	strb	r3, [r4, #26]
 8004aec:	9507      	str	r5, [sp, #28]
 8004aee:	0035      	movs	r5, r6
 8004af0:	782b      	ldrb	r3, [r5, #0]
 8004af2:	2b00      	cmp	r3, #0
 8004af4:	d001      	beq.n	8004afa <_svfiprintf_r+0x52>
 8004af6:	2b25      	cmp	r3, #37	@ 0x25
 8004af8:	d148      	bne.n	8004b8c <_svfiprintf_r+0xe4>
 8004afa:	1bab      	subs	r3, r5, r6
 8004afc:	9305      	str	r3, [sp, #20]
 8004afe:	42b5      	cmp	r5, r6
 8004b00:	d00b      	beq.n	8004b1a <_svfiprintf_r+0x72>
 8004b02:	0032      	movs	r2, r6
 8004b04:	0039      	movs	r1, r7
 8004b06:	9803      	ldr	r0, [sp, #12]
 8004b08:	f7ff ff6e 	bl	80049e8 <__ssputs_r>
 8004b0c:	3001      	adds	r0, #1
 8004b0e:	d100      	bne.n	8004b12 <_svfiprintf_r+0x6a>
 8004b10:	e0ae      	b.n	8004c70 <_svfiprintf_r+0x1c8>
 8004b12:	6963      	ldr	r3, [r4, #20]
 8004b14:	9a05      	ldr	r2, [sp, #20]
 8004b16:	189b      	adds	r3, r3, r2
 8004b18:	6163      	str	r3, [r4, #20]
 8004b1a:	782b      	ldrb	r3, [r5, #0]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d100      	bne.n	8004b22 <_svfiprintf_r+0x7a>
 8004b20:	e0a6      	b.n	8004c70 <_svfiprintf_r+0x1c8>
 8004b22:	2201      	movs	r2, #1
 8004b24:	2300      	movs	r3, #0
 8004b26:	4252      	negs	r2, r2
 8004b28:	6062      	str	r2, [r4, #4]
 8004b2a:	a904      	add	r1, sp, #16
 8004b2c:	3254      	adds	r2, #84	@ 0x54
 8004b2e:	1852      	adds	r2, r2, r1
 8004b30:	1c6e      	adds	r6, r5, #1
 8004b32:	6023      	str	r3, [r4, #0]
 8004b34:	60e3      	str	r3, [r4, #12]
 8004b36:	60a3      	str	r3, [r4, #8]
 8004b38:	7013      	strb	r3, [r2, #0]
 8004b3a:	65a3      	str	r3, [r4, #88]	@ 0x58
 8004b3c:	4b54      	ldr	r3, [pc, #336]	@ (8004c90 <_svfiprintf_r+0x1e8>)
 8004b3e:	2205      	movs	r2, #5
 8004b40:	0018      	movs	r0, r3
 8004b42:	7831      	ldrb	r1, [r6, #0]
 8004b44:	9305      	str	r3, [sp, #20]
 8004b46:	f000 fa51 	bl	8004fec <memchr>
 8004b4a:	1c75      	adds	r5, r6, #1
 8004b4c:	2800      	cmp	r0, #0
 8004b4e:	d11f      	bne.n	8004b90 <_svfiprintf_r+0xe8>
 8004b50:	6822      	ldr	r2, [r4, #0]
 8004b52:	06d3      	lsls	r3, r2, #27
 8004b54:	d504      	bpl.n	8004b60 <_svfiprintf_r+0xb8>
 8004b56:	2353      	movs	r3, #83	@ 0x53
 8004b58:	a904      	add	r1, sp, #16
 8004b5a:	185b      	adds	r3, r3, r1
 8004b5c:	2120      	movs	r1, #32
 8004b5e:	7019      	strb	r1, [r3, #0]
 8004b60:	0713      	lsls	r3, r2, #28
 8004b62:	d504      	bpl.n	8004b6e <_svfiprintf_r+0xc6>
 8004b64:	2353      	movs	r3, #83	@ 0x53
 8004b66:	a904      	add	r1, sp, #16
 8004b68:	185b      	adds	r3, r3, r1
 8004b6a:	212b      	movs	r1, #43	@ 0x2b
 8004b6c:	7019      	strb	r1, [r3, #0]
 8004b6e:	7833      	ldrb	r3, [r6, #0]
 8004b70:	2b2a      	cmp	r3, #42	@ 0x2a
 8004b72:	d016      	beq.n	8004ba2 <_svfiprintf_r+0xfa>
 8004b74:	0035      	movs	r5, r6
 8004b76:	2100      	movs	r1, #0
 8004b78:	200a      	movs	r0, #10
 8004b7a:	68e3      	ldr	r3, [r4, #12]
 8004b7c:	782a      	ldrb	r2, [r5, #0]
 8004b7e:	1c6e      	adds	r6, r5, #1
 8004b80:	3a30      	subs	r2, #48	@ 0x30
 8004b82:	2a09      	cmp	r2, #9
 8004b84:	d950      	bls.n	8004c28 <_svfiprintf_r+0x180>
 8004b86:	2900      	cmp	r1, #0
 8004b88:	d111      	bne.n	8004bae <_svfiprintf_r+0x106>
 8004b8a:	e017      	b.n	8004bbc <_svfiprintf_r+0x114>
 8004b8c:	3501      	adds	r5, #1
 8004b8e:	e7af      	b.n	8004af0 <_svfiprintf_r+0x48>
 8004b90:	9b05      	ldr	r3, [sp, #20]
 8004b92:	6822      	ldr	r2, [r4, #0]
 8004b94:	1ac0      	subs	r0, r0, r3
 8004b96:	2301      	movs	r3, #1
 8004b98:	4083      	lsls	r3, r0
 8004b9a:	4313      	orrs	r3, r2
 8004b9c:	002e      	movs	r6, r5
 8004b9e:	6023      	str	r3, [r4, #0]
 8004ba0:	e7cc      	b.n	8004b3c <_svfiprintf_r+0x94>
 8004ba2:	9b07      	ldr	r3, [sp, #28]
 8004ba4:	1d19      	adds	r1, r3, #4
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	9107      	str	r1, [sp, #28]
 8004baa:	2b00      	cmp	r3, #0
 8004bac:	db01      	blt.n	8004bb2 <_svfiprintf_r+0x10a>
 8004bae:	930b      	str	r3, [sp, #44]	@ 0x2c
 8004bb0:	e004      	b.n	8004bbc <_svfiprintf_r+0x114>
 8004bb2:	425b      	negs	r3, r3
 8004bb4:	60e3      	str	r3, [r4, #12]
 8004bb6:	2302      	movs	r3, #2
 8004bb8:	4313      	orrs	r3, r2
 8004bba:	6023      	str	r3, [r4, #0]
 8004bbc:	782b      	ldrb	r3, [r5, #0]
 8004bbe:	2b2e      	cmp	r3, #46	@ 0x2e
 8004bc0:	d10c      	bne.n	8004bdc <_svfiprintf_r+0x134>
 8004bc2:	786b      	ldrb	r3, [r5, #1]
 8004bc4:	2b2a      	cmp	r3, #42	@ 0x2a
 8004bc6:	d134      	bne.n	8004c32 <_svfiprintf_r+0x18a>
 8004bc8:	9b07      	ldr	r3, [sp, #28]
 8004bca:	3502      	adds	r5, #2
 8004bcc:	1d1a      	adds	r2, r3, #4
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	9207      	str	r2, [sp, #28]
 8004bd2:	2b00      	cmp	r3, #0
 8004bd4:	da01      	bge.n	8004bda <_svfiprintf_r+0x132>
 8004bd6:	2301      	movs	r3, #1
 8004bd8:	425b      	negs	r3, r3
 8004bda:	9309      	str	r3, [sp, #36]	@ 0x24
 8004bdc:	4e2d      	ldr	r6, [pc, #180]	@ (8004c94 <_svfiprintf_r+0x1ec>)
 8004bde:	2203      	movs	r2, #3
 8004be0:	0030      	movs	r0, r6
 8004be2:	7829      	ldrb	r1, [r5, #0]
 8004be4:	f000 fa02 	bl	8004fec <memchr>
 8004be8:	2800      	cmp	r0, #0
 8004bea:	d006      	beq.n	8004bfa <_svfiprintf_r+0x152>
 8004bec:	2340      	movs	r3, #64	@ 0x40
 8004bee:	1b80      	subs	r0, r0, r6
 8004bf0:	4083      	lsls	r3, r0
 8004bf2:	6822      	ldr	r2, [r4, #0]
 8004bf4:	3501      	adds	r5, #1
 8004bf6:	4313      	orrs	r3, r2
 8004bf8:	6023      	str	r3, [r4, #0]
 8004bfa:	7829      	ldrb	r1, [r5, #0]
 8004bfc:	2206      	movs	r2, #6
 8004bfe:	4826      	ldr	r0, [pc, #152]	@ (8004c98 <_svfiprintf_r+0x1f0>)
 8004c00:	1c6e      	adds	r6, r5, #1
 8004c02:	7621      	strb	r1, [r4, #24]
 8004c04:	f000 f9f2 	bl	8004fec <memchr>
 8004c08:	2800      	cmp	r0, #0
 8004c0a:	d038      	beq.n	8004c7e <_svfiprintf_r+0x1d6>
 8004c0c:	4b23      	ldr	r3, [pc, #140]	@ (8004c9c <_svfiprintf_r+0x1f4>)
 8004c0e:	2b00      	cmp	r3, #0
 8004c10:	d122      	bne.n	8004c58 <_svfiprintf_r+0x1b0>
 8004c12:	2207      	movs	r2, #7
 8004c14:	9b07      	ldr	r3, [sp, #28]
 8004c16:	3307      	adds	r3, #7
 8004c18:	4393      	bics	r3, r2
 8004c1a:	3308      	adds	r3, #8
 8004c1c:	9307      	str	r3, [sp, #28]
 8004c1e:	6963      	ldr	r3, [r4, #20]
 8004c20:	9a04      	ldr	r2, [sp, #16]
 8004c22:	189b      	adds	r3, r3, r2
 8004c24:	6163      	str	r3, [r4, #20]
 8004c26:	e762      	b.n	8004aee <_svfiprintf_r+0x46>
 8004c28:	4343      	muls	r3, r0
 8004c2a:	0035      	movs	r5, r6
 8004c2c:	2101      	movs	r1, #1
 8004c2e:	189b      	adds	r3, r3, r2
 8004c30:	e7a4      	b.n	8004b7c <_svfiprintf_r+0xd4>
 8004c32:	2300      	movs	r3, #0
 8004c34:	200a      	movs	r0, #10
 8004c36:	0019      	movs	r1, r3
 8004c38:	3501      	adds	r5, #1
 8004c3a:	6063      	str	r3, [r4, #4]
 8004c3c:	782a      	ldrb	r2, [r5, #0]
 8004c3e:	1c6e      	adds	r6, r5, #1
 8004c40:	3a30      	subs	r2, #48	@ 0x30
 8004c42:	2a09      	cmp	r2, #9
 8004c44:	d903      	bls.n	8004c4e <_svfiprintf_r+0x1a6>
 8004c46:	2b00      	cmp	r3, #0
 8004c48:	d0c8      	beq.n	8004bdc <_svfiprintf_r+0x134>
 8004c4a:	9109      	str	r1, [sp, #36]	@ 0x24
 8004c4c:	e7c6      	b.n	8004bdc <_svfiprintf_r+0x134>
 8004c4e:	4341      	muls	r1, r0
 8004c50:	0035      	movs	r5, r6
 8004c52:	2301      	movs	r3, #1
 8004c54:	1889      	adds	r1, r1, r2
 8004c56:	e7f1      	b.n	8004c3c <_svfiprintf_r+0x194>
 8004c58:	aa07      	add	r2, sp, #28
 8004c5a:	9200      	str	r2, [sp, #0]
 8004c5c:	0021      	movs	r1, r4
 8004c5e:	003a      	movs	r2, r7
 8004c60:	4b0f      	ldr	r3, [pc, #60]	@ (8004ca0 <_svfiprintf_r+0x1f8>)
 8004c62:	9803      	ldr	r0, [sp, #12]
 8004c64:	e000      	b.n	8004c68 <_svfiprintf_r+0x1c0>
 8004c66:	bf00      	nop
 8004c68:	9004      	str	r0, [sp, #16]
 8004c6a:	9b04      	ldr	r3, [sp, #16]
 8004c6c:	3301      	adds	r3, #1
 8004c6e:	d1d6      	bne.n	8004c1e <_svfiprintf_r+0x176>
 8004c70:	89bb      	ldrh	r3, [r7, #12]
 8004c72:	980d      	ldr	r0, [sp, #52]	@ 0x34
 8004c74:	065b      	lsls	r3, r3, #25
 8004c76:	d500      	bpl.n	8004c7a <_svfiprintf_r+0x1d2>
 8004c78:	e72c      	b.n	8004ad4 <_svfiprintf_r+0x2c>
 8004c7a:	b021      	add	sp, #132	@ 0x84
 8004c7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004c7e:	aa07      	add	r2, sp, #28
 8004c80:	9200      	str	r2, [sp, #0]
 8004c82:	0021      	movs	r1, r4
 8004c84:	003a      	movs	r2, r7
 8004c86:	4b06      	ldr	r3, [pc, #24]	@ (8004ca0 <_svfiprintf_r+0x1f8>)
 8004c88:	9803      	ldr	r0, [sp, #12]
 8004c8a:	f000 f87b 	bl	8004d84 <_printf_i>
 8004c8e:	e7eb      	b.n	8004c68 <_svfiprintf_r+0x1c0>
 8004c90:	08005130 	.word	0x08005130
 8004c94:	08005136 	.word	0x08005136
 8004c98:	0800513a 	.word	0x0800513a
 8004c9c:	00000000 	.word	0x00000000
 8004ca0:	080049e9 	.word	0x080049e9

08004ca4 <_printf_common>:
 8004ca4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004ca6:	0016      	movs	r6, r2
 8004ca8:	9301      	str	r3, [sp, #4]
 8004caa:	688a      	ldr	r2, [r1, #8]
 8004cac:	690b      	ldr	r3, [r1, #16]
 8004cae:	000c      	movs	r4, r1
 8004cb0:	9000      	str	r0, [sp, #0]
 8004cb2:	4293      	cmp	r3, r2
 8004cb4:	da00      	bge.n	8004cb8 <_printf_common+0x14>
 8004cb6:	0013      	movs	r3, r2
 8004cb8:	0022      	movs	r2, r4
 8004cba:	6033      	str	r3, [r6, #0]
 8004cbc:	3243      	adds	r2, #67	@ 0x43
 8004cbe:	7812      	ldrb	r2, [r2, #0]
 8004cc0:	2a00      	cmp	r2, #0
 8004cc2:	d001      	beq.n	8004cc8 <_printf_common+0x24>
 8004cc4:	3301      	adds	r3, #1
 8004cc6:	6033      	str	r3, [r6, #0]
 8004cc8:	6823      	ldr	r3, [r4, #0]
 8004cca:	069b      	lsls	r3, r3, #26
 8004ccc:	d502      	bpl.n	8004cd4 <_printf_common+0x30>
 8004cce:	6833      	ldr	r3, [r6, #0]
 8004cd0:	3302      	adds	r3, #2
 8004cd2:	6033      	str	r3, [r6, #0]
 8004cd4:	6822      	ldr	r2, [r4, #0]
 8004cd6:	2306      	movs	r3, #6
 8004cd8:	0015      	movs	r5, r2
 8004cda:	401d      	ands	r5, r3
 8004cdc:	421a      	tst	r2, r3
 8004cde:	d027      	beq.n	8004d30 <_printf_common+0x8c>
 8004ce0:	0023      	movs	r3, r4
 8004ce2:	3343      	adds	r3, #67	@ 0x43
 8004ce4:	781b      	ldrb	r3, [r3, #0]
 8004ce6:	1e5a      	subs	r2, r3, #1
 8004ce8:	4193      	sbcs	r3, r2
 8004cea:	6822      	ldr	r2, [r4, #0]
 8004cec:	0692      	lsls	r2, r2, #26
 8004cee:	d430      	bmi.n	8004d52 <_printf_common+0xae>
 8004cf0:	0022      	movs	r2, r4
 8004cf2:	9901      	ldr	r1, [sp, #4]
 8004cf4:	9800      	ldr	r0, [sp, #0]
 8004cf6:	9d08      	ldr	r5, [sp, #32]
 8004cf8:	3243      	adds	r2, #67	@ 0x43
 8004cfa:	47a8      	blx	r5
 8004cfc:	3001      	adds	r0, #1
 8004cfe:	d025      	beq.n	8004d4c <_printf_common+0xa8>
 8004d00:	2206      	movs	r2, #6
 8004d02:	6823      	ldr	r3, [r4, #0]
 8004d04:	2500      	movs	r5, #0
 8004d06:	4013      	ands	r3, r2
 8004d08:	2b04      	cmp	r3, #4
 8004d0a:	d105      	bne.n	8004d18 <_printf_common+0x74>
 8004d0c:	6833      	ldr	r3, [r6, #0]
 8004d0e:	68e5      	ldr	r5, [r4, #12]
 8004d10:	1aed      	subs	r5, r5, r3
 8004d12:	43eb      	mvns	r3, r5
 8004d14:	17db      	asrs	r3, r3, #31
 8004d16:	401d      	ands	r5, r3
 8004d18:	68a3      	ldr	r3, [r4, #8]
 8004d1a:	6922      	ldr	r2, [r4, #16]
 8004d1c:	4293      	cmp	r3, r2
 8004d1e:	dd01      	ble.n	8004d24 <_printf_common+0x80>
 8004d20:	1a9b      	subs	r3, r3, r2
 8004d22:	18ed      	adds	r5, r5, r3
 8004d24:	2600      	movs	r6, #0
 8004d26:	42b5      	cmp	r5, r6
 8004d28:	d120      	bne.n	8004d6c <_printf_common+0xc8>
 8004d2a:	2000      	movs	r0, #0
 8004d2c:	e010      	b.n	8004d50 <_printf_common+0xac>
 8004d2e:	3501      	adds	r5, #1
 8004d30:	68e3      	ldr	r3, [r4, #12]
 8004d32:	6832      	ldr	r2, [r6, #0]
 8004d34:	1a9b      	subs	r3, r3, r2
 8004d36:	42ab      	cmp	r3, r5
 8004d38:	ddd2      	ble.n	8004ce0 <_printf_common+0x3c>
 8004d3a:	0022      	movs	r2, r4
 8004d3c:	2301      	movs	r3, #1
 8004d3e:	9901      	ldr	r1, [sp, #4]
 8004d40:	9800      	ldr	r0, [sp, #0]
 8004d42:	9f08      	ldr	r7, [sp, #32]
 8004d44:	3219      	adds	r2, #25
 8004d46:	47b8      	blx	r7
 8004d48:	3001      	adds	r0, #1
 8004d4a:	d1f0      	bne.n	8004d2e <_printf_common+0x8a>
 8004d4c:	2001      	movs	r0, #1
 8004d4e:	4240      	negs	r0, r0
 8004d50:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 8004d52:	2030      	movs	r0, #48	@ 0x30
 8004d54:	18e1      	adds	r1, r4, r3
 8004d56:	3143      	adds	r1, #67	@ 0x43
 8004d58:	7008      	strb	r0, [r1, #0]
 8004d5a:	0021      	movs	r1, r4
 8004d5c:	1c5a      	adds	r2, r3, #1
 8004d5e:	3145      	adds	r1, #69	@ 0x45
 8004d60:	7809      	ldrb	r1, [r1, #0]
 8004d62:	18a2      	adds	r2, r4, r2
 8004d64:	3243      	adds	r2, #67	@ 0x43
 8004d66:	3302      	adds	r3, #2
 8004d68:	7011      	strb	r1, [r2, #0]
 8004d6a:	e7c1      	b.n	8004cf0 <_printf_common+0x4c>
 8004d6c:	0022      	movs	r2, r4
 8004d6e:	2301      	movs	r3, #1
 8004d70:	9901      	ldr	r1, [sp, #4]
 8004d72:	9800      	ldr	r0, [sp, #0]
 8004d74:	9f08      	ldr	r7, [sp, #32]
 8004d76:	321a      	adds	r2, #26
 8004d78:	47b8      	blx	r7
 8004d7a:	3001      	adds	r0, #1
 8004d7c:	d0e6      	beq.n	8004d4c <_printf_common+0xa8>
 8004d7e:	3601      	adds	r6, #1
 8004d80:	e7d1      	b.n	8004d26 <_printf_common+0x82>
	...

08004d84 <_printf_i>:
 8004d84:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004d86:	b08b      	sub	sp, #44	@ 0x2c
 8004d88:	9206      	str	r2, [sp, #24]
 8004d8a:	000a      	movs	r2, r1
 8004d8c:	3243      	adds	r2, #67	@ 0x43
 8004d8e:	9307      	str	r3, [sp, #28]
 8004d90:	9005      	str	r0, [sp, #20]
 8004d92:	9203      	str	r2, [sp, #12]
 8004d94:	7e0a      	ldrb	r2, [r1, #24]
 8004d96:	000c      	movs	r4, r1
 8004d98:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8004d9a:	2a78      	cmp	r2, #120	@ 0x78
 8004d9c:	d809      	bhi.n	8004db2 <_printf_i+0x2e>
 8004d9e:	2a62      	cmp	r2, #98	@ 0x62
 8004da0:	d80b      	bhi.n	8004dba <_printf_i+0x36>
 8004da2:	2a00      	cmp	r2, #0
 8004da4:	d100      	bne.n	8004da8 <_printf_i+0x24>
 8004da6:	e0bc      	b.n	8004f22 <_printf_i+0x19e>
 8004da8:	497b      	ldr	r1, [pc, #492]	@ (8004f98 <_printf_i+0x214>)
 8004daa:	9104      	str	r1, [sp, #16]
 8004dac:	2a58      	cmp	r2, #88	@ 0x58
 8004dae:	d100      	bne.n	8004db2 <_printf_i+0x2e>
 8004db0:	e090      	b.n	8004ed4 <_printf_i+0x150>
 8004db2:	0025      	movs	r5, r4
 8004db4:	3542      	adds	r5, #66	@ 0x42
 8004db6:	702a      	strb	r2, [r5, #0]
 8004db8:	e022      	b.n	8004e00 <_printf_i+0x7c>
 8004dba:	0010      	movs	r0, r2
 8004dbc:	3863      	subs	r0, #99	@ 0x63
 8004dbe:	2815      	cmp	r0, #21
 8004dc0:	d8f7      	bhi.n	8004db2 <_printf_i+0x2e>
 8004dc2:	f7fb f99f 	bl	8000104 <__gnu_thumb1_case_shi>
 8004dc6:	0016      	.short	0x0016
 8004dc8:	fff6001f 	.word	0xfff6001f
 8004dcc:	fff6fff6 	.word	0xfff6fff6
 8004dd0:	001ffff6 	.word	0x001ffff6
 8004dd4:	fff6fff6 	.word	0xfff6fff6
 8004dd8:	fff6fff6 	.word	0xfff6fff6
 8004ddc:	003600a1 	.word	0x003600a1
 8004de0:	fff60080 	.word	0xfff60080
 8004de4:	00b2fff6 	.word	0x00b2fff6
 8004de8:	0036fff6 	.word	0x0036fff6
 8004dec:	fff6fff6 	.word	0xfff6fff6
 8004df0:	0084      	.short	0x0084
 8004df2:	0025      	movs	r5, r4
 8004df4:	681a      	ldr	r2, [r3, #0]
 8004df6:	3542      	adds	r5, #66	@ 0x42
 8004df8:	1d11      	adds	r1, r2, #4
 8004dfa:	6019      	str	r1, [r3, #0]
 8004dfc:	6813      	ldr	r3, [r2, #0]
 8004dfe:	702b      	strb	r3, [r5, #0]
 8004e00:	2301      	movs	r3, #1
 8004e02:	e0a0      	b.n	8004f46 <_printf_i+0x1c2>
 8004e04:	6818      	ldr	r0, [r3, #0]
 8004e06:	6809      	ldr	r1, [r1, #0]
 8004e08:	1d02      	adds	r2, r0, #4
 8004e0a:	060d      	lsls	r5, r1, #24
 8004e0c:	d50b      	bpl.n	8004e26 <_printf_i+0xa2>
 8004e0e:	6806      	ldr	r6, [r0, #0]
 8004e10:	601a      	str	r2, [r3, #0]
 8004e12:	2e00      	cmp	r6, #0
 8004e14:	da03      	bge.n	8004e1e <_printf_i+0x9a>
 8004e16:	232d      	movs	r3, #45	@ 0x2d
 8004e18:	9a03      	ldr	r2, [sp, #12]
 8004e1a:	4276      	negs	r6, r6
 8004e1c:	7013      	strb	r3, [r2, #0]
 8004e1e:	4b5e      	ldr	r3, [pc, #376]	@ (8004f98 <_printf_i+0x214>)
 8004e20:	270a      	movs	r7, #10
 8004e22:	9304      	str	r3, [sp, #16]
 8004e24:	e018      	b.n	8004e58 <_printf_i+0xd4>
 8004e26:	6806      	ldr	r6, [r0, #0]
 8004e28:	601a      	str	r2, [r3, #0]
 8004e2a:	0649      	lsls	r1, r1, #25
 8004e2c:	d5f1      	bpl.n	8004e12 <_printf_i+0x8e>
 8004e2e:	b236      	sxth	r6, r6
 8004e30:	e7ef      	b.n	8004e12 <_printf_i+0x8e>
 8004e32:	6808      	ldr	r0, [r1, #0]
 8004e34:	6819      	ldr	r1, [r3, #0]
 8004e36:	c940      	ldmia	r1!, {r6}
 8004e38:	0605      	lsls	r5, r0, #24
 8004e3a:	d402      	bmi.n	8004e42 <_printf_i+0xbe>
 8004e3c:	0640      	lsls	r0, r0, #25
 8004e3e:	d500      	bpl.n	8004e42 <_printf_i+0xbe>
 8004e40:	b2b6      	uxth	r6, r6
 8004e42:	6019      	str	r1, [r3, #0]
 8004e44:	4b54      	ldr	r3, [pc, #336]	@ (8004f98 <_printf_i+0x214>)
 8004e46:	270a      	movs	r7, #10
 8004e48:	9304      	str	r3, [sp, #16]
 8004e4a:	2a6f      	cmp	r2, #111	@ 0x6f
 8004e4c:	d100      	bne.n	8004e50 <_printf_i+0xcc>
 8004e4e:	3f02      	subs	r7, #2
 8004e50:	0023      	movs	r3, r4
 8004e52:	2200      	movs	r2, #0
 8004e54:	3343      	adds	r3, #67	@ 0x43
 8004e56:	701a      	strb	r2, [r3, #0]
 8004e58:	6863      	ldr	r3, [r4, #4]
 8004e5a:	60a3      	str	r3, [r4, #8]
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	db03      	blt.n	8004e68 <_printf_i+0xe4>
 8004e60:	2104      	movs	r1, #4
 8004e62:	6822      	ldr	r2, [r4, #0]
 8004e64:	438a      	bics	r2, r1
 8004e66:	6022      	str	r2, [r4, #0]
 8004e68:	2e00      	cmp	r6, #0
 8004e6a:	d102      	bne.n	8004e72 <_printf_i+0xee>
 8004e6c:	9d03      	ldr	r5, [sp, #12]
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d00c      	beq.n	8004e8c <_printf_i+0x108>
 8004e72:	9d03      	ldr	r5, [sp, #12]
 8004e74:	0030      	movs	r0, r6
 8004e76:	0039      	movs	r1, r7
 8004e78:	f7fb f9d4 	bl	8000224 <__aeabi_uidivmod>
 8004e7c:	9b04      	ldr	r3, [sp, #16]
 8004e7e:	3d01      	subs	r5, #1
 8004e80:	5c5b      	ldrb	r3, [r3, r1]
 8004e82:	702b      	strb	r3, [r5, #0]
 8004e84:	0033      	movs	r3, r6
 8004e86:	0006      	movs	r6, r0
 8004e88:	429f      	cmp	r7, r3
 8004e8a:	d9f3      	bls.n	8004e74 <_printf_i+0xf0>
 8004e8c:	2f08      	cmp	r7, #8
 8004e8e:	d109      	bne.n	8004ea4 <_printf_i+0x120>
 8004e90:	6823      	ldr	r3, [r4, #0]
 8004e92:	07db      	lsls	r3, r3, #31
 8004e94:	d506      	bpl.n	8004ea4 <_printf_i+0x120>
 8004e96:	6862      	ldr	r2, [r4, #4]
 8004e98:	6923      	ldr	r3, [r4, #16]
 8004e9a:	429a      	cmp	r2, r3
 8004e9c:	dc02      	bgt.n	8004ea4 <_printf_i+0x120>
 8004e9e:	2330      	movs	r3, #48	@ 0x30
 8004ea0:	3d01      	subs	r5, #1
 8004ea2:	702b      	strb	r3, [r5, #0]
 8004ea4:	9b03      	ldr	r3, [sp, #12]
 8004ea6:	1b5b      	subs	r3, r3, r5
 8004ea8:	6123      	str	r3, [r4, #16]
 8004eaa:	9b07      	ldr	r3, [sp, #28]
 8004eac:	0021      	movs	r1, r4
 8004eae:	9300      	str	r3, [sp, #0]
 8004eb0:	9805      	ldr	r0, [sp, #20]
 8004eb2:	9b06      	ldr	r3, [sp, #24]
 8004eb4:	aa09      	add	r2, sp, #36	@ 0x24
 8004eb6:	f7ff fef5 	bl	8004ca4 <_printf_common>
 8004eba:	3001      	adds	r0, #1
 8004ebc:	d148      	bne.n	8004f50 <_printf_i+0x1cc>
 8004ebe:	2001      	movs	r0, #1
 8004ec0:	4240      	negs	r0, r0
 8004ec2:	b00b      	add	sp, #44	@ 0x2c
 8004ec4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004ec6:	2220      	movs	r2, #32
 8004ec8:	6809      	ldr	r1, [r1, #0]
 8004eca:	430a      	orrs	r2, r1
 8004ecc:	6022      	str	r2, [r4, #0]
 8004ece:	2278      	movs	r2, #120	@ 0x78
 8004ed0:	4932      	ldr	r1, [pc, #200]	@ (8004f9c <_printf_i+0x218>)
 8004ed2:	9104      	str	r1, [sp, #16]
 8004ed4:	0021      	movs	r1, r4
 8004ed6:	3145      	adds	r1, #69	@ 0x45
 8004ed8:	700a      	strb	r2, [r1, #0]
 8004eda:	6819      	ldr	r1, [r3, #0]
 8004edc:	6822      	ldr	r2, [r4, #0]
 8004ede:	c940      	ldmia	r1!, {r6}
 8004ee0:	0610      	lsls	r0, r2, #24
 8004ee2:	d402      	bmi.n	8004eea <_printf_i+0x166>
 8004ee4:	0650      	lsls	r0, r2, #25
 8004ee6:	d500      	bpl.n	8004eea <_printf_i+0x166>
 8004ee8:	b2b6      	uxth	r6, r6
 8004eea:	6019      	str	r1, [r3, #0]
 8004eec:	07d3      	lsls	r3, r2, #31
 8004eee:	d502      	bpl.n	8004ef6 <_printf_i+0x172>
 8004ef0:	2320      	movs	r3, #32
 8004ef2:	4313      	orrs	r3, r2
 8004ef4:	6023      	str	r3, [r4, #0]
 8004ef6:	2e00      	cmp	r6, #0
 8004ef8:	d001      	beq.n	8004efe <_printf_i+0x17a>
 8004efa:	2710      	movs	r7, #16
 8004efc:	e7a8      	b.n	8004e50 <_printf_i+0xcc>
 8004efe:	2220      	movs	r2, #32
 8004f00:	6823      	ldr	r3, [r4, #0]
 8004f02:	4393      	bics	r3, r2
 8004f04:	6023      	str	r3, [r4, #0]
 8004f06:	e7f8      	b.n	8004efa <_printf_i+0x176>
 8004f08:	681a      	ldr	r2, [r3, #0]
 8004f0a:	680d      	ldr	r5, [r1, #0]
 8004f0c:	1d10      	adds	r0, r2, #4
 8004f0e:	6949      	ldr	r1, [r1, #20]
 8004f10:	6018      	str	r0, [r3, #0]
 8004f12:	6813      	ldr	r3, [r2, #0]
 8004f14:	062e      	lsls	r6, r5, #24
 8004f16:	d501      	bpl.n	8004f1c <_printf_i+0x198>
 8004f18:	6019      	str	r1, [r3, #0]
 8004f1a:	e002      	b.n	8004f22 <_printf_i+0x19e>
 8004f1c:	066d      	lsls	r5, r5, #25
 8004f1e:	d5fb      	bpl.n	8004f18 <_printf_i+0x194>
 8004f20:	8019      	strh	r1, [r3, #0]
 8004f22:	2300      	movs	r3, #0
 8004f24:	9d03      	ldr	r5, [sp, #12]
 8004f26:	6123      	str	r3, [r4, #16]
 8004f28:	e7bf      	b.n	8004eaa <_printf_i+0x126>
 8004f2a:	681a      	ldr	r2, [r3, #0]
 8004f2c:	1d11      	adds	r1, r2, #4
 8004f2e:	6019      	str	r1, [r3, #0]
 8004f30:	6815      	ldr	r5, [r2, #0]
 8004f32:	2100      	movs	r1, #0
 8004f34:	0028      	movs	r0, r5
 8004f36:	6862      	ldr	r2, [r4, #4]
 8004f38:	f000 f858 	bl	8004fec <memchr>
 8004f3c:	2800      	cmp	r0, #0
 8004f3e:	d001      	beq.n	8004f44 <_printf_i+0x1c0>
 8004f40:	1b40      	subs	r0, r0, r5
 8004f42:	6060      	str	r0, [r4, #4]
 8004f44:	6863      	ldr	r3, [r4, #4]
 8004f46:	6123      	str	r3, [r4, #16]
 8004f48:	2300      	movs	r3, #0
 8004f4a:	9a03      	ldr	r2, [sp, #12]
 8004f4c:	7013      	strb	r3, [r2, #0]
 8004f4e:	e7ac      	b.n	8004eaa <_printf_i+0x126>
 8004f50:	002a      	movs	r2, r5
 8004f52:	6923      	ldr	r3, [r4, #16]
 8004f54:	9906      	ldr	r1, [sp, #24]
 8004f56:	9805      	ldr	r0, [sp, #20]
 8004f58:	9d07      	ldr	r5, [sp, #28]
 8004f5a:	47a8      	blx	r5
 8004f5c:	3001      	adds	r0, #1
 8004f5e:	d0ae      	beq.n	8004ebe <_printf_i+0x13a>
 8004f60:	6823      	ldr	r3, [r4, #0]
 8004f62:	079b      	lsls	r3, r3, #30
 8004f64:	d415      	bmi.n	8004f92 <_printf_i+0x20e>
 8004f66:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8004f68:	68e0      	ldr	r0, [r4, #12]
 8004f6a:	4298      	cmp	r0, r3
 8004f6c:	daa9      	bge.n	8004ec2 <_printf_i+0x13e>
 8004f6e:	0018      	movs	r0, r3
 8004f70:	e7a7      	b.n	8004ec2 <_printf_i+0x13e>
 8004f72:	0022      	movs	r2, r4
 8004f74:	2301      	movs	r3, #1
 8004f76:	9906      	ldr	r1, [sp, #24]
 8004f78:	9805      	ldr	r0, [sp, #20]
 8004f7a:	9e07      	ldr	r6, [sp, #28]
 8004f7c:	3219      	adds	r2, #25
 8004f7e:	47b0      	blx	r6
 8004f80:	3001      	adds	r0, #1
 8004f82:	d09c      	beq.n	8004ebe <_printf_i+0x13a>
 8004f84:	3501      	adds	r5, #1
 8004f86:	68e3      	ldr	r3, [r4, #12]
 8004f88:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8004f8a:	1a9b      	subs	r3, r3, r2
 8004f8c:	42ab      	cmp	r3, r5
 8004f8e:	dcf0      	bgt.n	8004f72 <_printf_i+0x1ee>
 8004f90:	e7e9      	b.n	8004f66 <_printf_i+0x1e2>
 8004f92:	2500      	movs	r5, #0
 8004f94:	e7f7      	b.n	8004f86 <_printf_i+0x202>
 8004f96:	46c0      	nop			@ (mov r8, r8)
 8004f98:	08005141 	.word	0x08005141
 8004f9c:	08005152 	.word	0x08005152

08004fa0 <memmove>:
 8004fa0:	b510      	push	{r4, lr}
 8004fa2:	4288      	cmp	r0, r1
 8004fa4:	d806      	bhi.n	8004fb4 <memmove+0x14>
 8004fa6:	2300      	movs	r3, #0
 8004fa8:	429a      	cmp	r2, r3
 8004faa:	d008      	beq.n	8004fbe <memmove+0x1e>
 8004fac:	5ccc      	ldrb	r4, [r1, r3]
 8004fae:	54c4      	strb	r4, [r0, r3]
 8004fb0:	3301      	adds	r3, #1
 8004fb2:	e7f9      	b.n	8004fa8 <memmove+0x8>
 8004fb4:	188b      	adds	r3, r1, r2
 8004fb6:	4298      	cmp	r0, r3
 8004fb8:	d2f5      	bcs.n	8004fa6 <memmove+0x6>
 8004fba:	3a01      	subs	r2, #1
 8004fbc:	d200      	bcs.n	8004fc0 <memmove+0x20>
 8004fbe:	bd10      	pop	{r4, pc}
 8004fc0:	5c8b      	ldrb	r3, [r1, r2]
 8004fc2:	5483      	strb	r3, [r0, r2]
 8004fc4:	e7f9      	b.n	8004fba <memmove+0x1a>
	...

08004fc8 <_sbrk_r>:
 8004fc8:	2300      	movs	r3, #0
 8004fca:	b570      	push	{r4, r5, r6, lr}
 8004fcc:	4d06      	ldr	r5, [pc, #24]	@ (8004fe8 <_sbrk_r+0x20>)
 8004fce:	0004      	movs	r4, r0
 8004fd0:	0008      	movs	r0, r1
 8004fd2:	602b      	str	r3, [r5, #0]
 8004fd4:	f7fb fe42 	bl	8000c5c <_sbrk>
 8004fd8:	1c43      	adds	r3, r0, #1
 8004fda:	d103      	bne.n	8004fe4 <_sbrk_r+0x1c>
 8004fdc:	682b      	ldr	r3, [r5, #0]
 8004fde:	2b00      	cmp	r3, #0
 8004fe0:	d000      	beq.n	8004fe4 <_sbrk_r+0x1c>
 8004fe2:	6023      	str	r3, [r4, #0]
 8004fe4:	bd70      	pop	{r4, r5, r6, pc}
 8004fe6:	46c0      	nop			@ (mov r8, r8)
 8004fe8:	2000030c 	.word	0x2000030c

08004fec <memchr>:
 8004fec:	b2c9      	uxtb	r1, r1
 8004fee:	1882      	adds	r2, r0, r2
 8004ff0:	4290      	cmp	r0, r2
 8004ff2:	d101      	bne.n	8004ff8 <memchr+0xc>
 8004ff4:	2000      	movs	r0, #0
 8004ff6:	4770      	bx	lr
 8004ff8:	7803      	ldrb	r3, [r0, #0]
 8004ffa:	428b      	cmp	r3, r1
 8004ffc:	d0fb      	beq.n	8004ff6 <memchr+0xa>
 8004ffe:	3001      	adds	r0, #1
 8005000:	e7f6      	b.n	8004ff0 <memchr+0x4>

08005002 <memcpy>:
 8005002:	2300      	movs	r3, #0
 8005004:	b510      	push	{r4, lr}
 8005006:	429a      	cmp	r2, r3
 8005008:	d100      	bne.n	800500c <memcpy+0xa>
 800500a:	bd10      	pop	{r4, pc}
 800500c:	5ccc      	ldrb	r4, [r1, r3]
 800500e:	54c4      	strb	r4, [r0, r3]
 8005010:	3301      	adds	r3, #1
 8005012:	e7f8      	b.n	8005006 <memcpy+0x4>

08005014 <_realloc_r>:
 8005014:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005016:	0006      	movs	r6, r0
 8005018:	000c      	movs	r4, r1
 800501a:	0015      	movs	r5, r2
 800501c:	2900      	cmp	r1, #0
 800501e:	d105      	bne.n	800502c <_realloc_r+0x18>
 8005020:	0011      	movs	r1, r2
 8005022:	f7ff fc51 	bl	80048c8 <_malloc_r>
 8005026:	0004      	movs	r4, r0
 8005028:	0020      	movs	r0, r4
 800502a:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
 800502c:	2a00      	cmp	r2, #0
 800502e:	d103      	bne.n	8005038 <_realloc_r+0x24>
 8005030:	f7ff fbde 	bl	80047f0 <_free_r>
 8005034:	2400      	movs	r4, #0
 8005036:	e7f7      	b.n	8005028 <_realloc_r+0x14>
 8005038:	f000 f81b 	bl	8005072 <_malloc_usable_size_r>
 800503c:	0007      	movs	r7, r0
 800503e:	4285      	cmp	r5, r0
 8005040:	d802      	bhi.n	8005048 <_realloc_r+0x34>
 8005042:	0843      	lsrs	r3, r0, #1
 8005044:	42ab      	cmp	r3, r5
 8005046:	d3ef      	bcc.n	8005028 <_realloc_r+0x14>
 8005048:	0029      	movs	r1, r5
 800504a:	0030      	movs	r0, r6
 800504c:	f7ff fc3c 	bl	80048c8 <_malloc_r>
 8005050:	9001      	str	r0, [sp, #4]
 8005052:	2800      	cmp	r0, #0
 8005054:	d0ee      	beq.n	8005034 <_realloc_r+0x20>
 8005056:	002a      	movs	r2, r5
 8005058:	42bd      	cmp	r5, r7
 800505a:	d900      	bls.n	800505e <_realloc_r+0x4a>
 800505c:	003a      	movs	r2, r7
 800505e:	0021      	movs	r1, r4
 8005060:	9801      	ldr	r0, [sp, #4]
 8005062:	f7ff ffce 	bl	8005002 <memcpy>
 8005066:	0021      	movs	r1, r4
 8005068:	0030      	movs	r0, r6
 800506a:	f7ff fbc1 	bl	80047f0 <_free_r>
 800506e:	9c01      	ldr	r4, [sp, #4]
 8005070:	e7da      	b.n	8005028 <_realloc_r+0x14>

08005072 <_malloc_usable_size_r>:
 8005072:	1f0b      	subs	r3, r1, #4
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	1f18      	subs	r0, r3, #4
 8005078:	2b00      	cmp	r3, #0
 800507a:	da01      	bge.n	8005080 <_malloc_usable_size_r+0xe>
 800507c:	580b      	ldr	r3, [r1, r0]
 800507e:	18c0      	adds	r0, r0, r3
 8005080:	4770      	bx	lr
	...

08005084 <_init>:
 8005084:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005086:	46c0      	nop			@ (mov r8, r8)
 8005088:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800508a:	bc08      	pop	{r3}
 800508c:	469e      	mov	lr, r3
 800508e:	4770      	bx	lr

08005090 <_fini>:
 8005090:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005092:	46c0      	nop			@ (mov r8, r8)
 8005094:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005096:	bc08      	pop	{r3}
 8005098:	469e      	mov	lr, r3
 800509a:	4770      	bx	lr
