v 20070626 1
C 40000 40000 0 0 0 title-B.sym
{
T 50000 40700 5 10 1 1 0 0 1
description=GNUCAP tutorial schematic
T 54000 40100 5 10 1 1 0 0 1
author=Bert Timmerman
T 54000 40400 5 10 1 1 0 0 1
revision=20090601
T 50100 40400 5 10 1 1 0 0 1
file=eg2.sch
T 50100 40100 5 10 1 1 0 0 1
page=1
T 51600 40100 5 10 1 1 0 0 1
pages=1
}
C 45100 45500 1 90 0 resistor-2.sym
{
T 44750 45900 5 10 0 0 90 0 1
device=RESISTOR
T 44800 45700 5 10 1 1 90 0 1
refdes=R1
T 45300 45700 5 10 1 1 90 0 1
value=220
}
N 45000 46700 45000 46400 4
N 43400 45300 43400 45100 4
C 43100 45300 1 0 0 vdc-1.sym
{
T 43800 45950 5 10 1 1 0 0 1
refdes=V1
T 43800 46150 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 43800 46350 5 10 0 0 0 0 1
footprint=none
T 43800 45750 5 10 1 1 0 0 1
value=DC 10V
}
N 43400 46500 43400 46700 4
N 45000 45100 43400 45100 4
{
T 43200 45100 5 10 1 1 0 0 1
netname=1
}
C 45400 46600 1 0 0 resistor-2.sym
{
T 45800 46950 5 10 0 0 0 0 1
device=RESISTOR
T 45600 46900 5 10 1 1 0 0 1
refdes=R2
T 45600 46400 5 10 1 1 0 0 1
value=4k7
}
N 43400 46700 45400 46700 4
{
T 43200 46700 5 10 1 1 0 0 1
netname=2
}
N 46300 46700 46500 46700 4
{
T 46300 46800 5 10 1 1 0 0 1
netname=3
}
C 44900 43500 1 0 0 gnd-1.sym
C 45100 44000 1 90 0 resistor-2.sym
{
T 44750 44400 5 10 0 0 90 0 1
device=RESISTOR
T 44800 44200 5 10 1 1 90 0 1
refdes=R5
T 45300 44200 5 10 1 1 90 0 1
value=22k
}
N 45000 44900 45000 45500 4
N 45000 44000 45000 43800 4
N 46500 45300 46500 43800 4
C 46900 48200 1 0 0 resistor-2.sym
{
T 47300 48550 5 10 0 0 0 0 1
device=RESISTOR
T 47100 48500 5 10 1 1 0 0 1
refdes=R3
T 47100 48000 5 10 1 1 0 0 1
value=3k3
}
C 48200 47100 1 90 0 resistor-2.sym
{
T 47850 47500 5 10 0 0 90 0 1
device=RESISTOR
T 47900 47300 5 10 1 1 90 0 1
refdes=R4
T 48400 47300 5 10 1 1 90 0 1
value=10k
}
C 49400 45500 1 90 0 resistor-2.sym
{
T 49050 45900 5 10 0 0 90 0 1
device=RESISTOR
T 49100 45700 5 10 1 1 90 0 1
refdes=R6
T 49600 45700 5 10 1 1 90 0 1
value=15k
}
C 46200 46900 1 0 0 vdc-1.sym
{
T 46900 47550 5 10 1 1 0 0 1
refdes=V2
T 46900 47750 5 10 0 0 0 0 1
device=VOLTAGE_SOURCE
T 46900 47950 5 10 0 0 0 0 1
footprint=none
T 46900 47350 5 10 1 1 0 0 1
value=DC 5V
}
N 46500 46500 46500 46900 4
N 46500 48100 46500 48300 4
N 46900 48300 46500 48300 4
{
T 46300 48400 5 10 1 1 0 0 1
netname=4
}
N 48100 48300 48100 48000 4
N 46500 46700 48100 46700 4
N 48100 46700 48100 47100 4
N 47800 48300 49300 48300 4
{
T 47900 48400 5 10 1 1 0 0 1
netname=5
}
N 49300 48300 49300 46400 4
N 49300 45500 49300 43800 4
N 45000 43800 49300 43800 4
{
T 44800 43800 5 10 1 1 0 0 1
netname=0
}
C 46800 46500 1 180 0 vdc-1.sym
{
T 46900 45950 5 10 1 1 0 0 1
refdes=V3
T 46100 45650 5 10 0 0 180 0 1
device=VOLTAGE_SOURCE
T 46100 45450 5 10 0 0 180 0 1
footprint=none
T 46900 45750 5 10 1 1 0 0 1
value=DC 3V
}
