# Generated by Yosys 0.55+46 (git sha1 aa1daa702, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)
autoidx 1
attribute \top 1
module \flipflop
  wire input 1 \clk
  wire input 3 \d
  wire output 4 \q
  wire input 2 \rst_n
end
