[2021-09-09 10:02:59,457]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-09-09 10:02:59,457]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 10:02:59,731]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; ".

Peak memory: 14360576 bytes

[2021-09-09 10:02:59,731]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 10:02:59,853]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34562048 bytes

[2021-09-09 10:02:59,854]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-09 10:02:59,855]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 10:02:59,878]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :40
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :40
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():40
		max delay       :4
		max area        :40
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 7024640 bytes

[2021-09-09 10:02:59,879]mapper_test.py:220:[INFO]: area: 40 level: 4
[2021-09-09 12:02:13,829]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-09-09 12:02:13,830]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 12:02:14,099]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; ".

Peak memory: 14381056 bytes

[2021-09-09 12:02:14,100]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 12:02:14,224]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34865152 bytes

[2021-09-09 12:02:14,226]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-09 12:02:14,226]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 12:02:16,071]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :40
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :44
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():40
		max delay       :4
		max area        :40
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 15208448 bytes

[2021-09-09 12:02:16,072]mapper_test.py:220:[INFO]: area: 40 level: 4
[2021-09-09 13:32:16,423]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-09-09 13:32:16,423]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 13:32:16,727]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.aig; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; balance; rewrite; rewrite -z; balance; rewrite -z; balance; balance; rewrite; refactor; balance; rewrite; rewrite -z; balance; refactor -z; rewrite -z; balance; write_aiger -s /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; ".

Peak memory: 14176256 bytes

[2021-09-09 13:32:16,728]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 13:32:16,850]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34705408 bytes

[2021-09-09 13:32:16,851]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-09 13:32:16,852]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 13:32:18,644]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :40
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :44
score:100
	Report mapping result:
		klut_size()     :59
		klut.num_gates():40
		max delay       :4
		max area        :40
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :4
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :26
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 15249408 bytes

[2021-09-09 13:32:18,645]mapper_test.py:220:[INFO]: area: 40 level: 4
[2021-09-09 15:07:14,987]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-09-09 15:07:14,988]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:07:14,988]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:07:15,120]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34955264 bytes

[2021-09-09 15:07:15,121]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-09 15:07:15,122]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:07:17,121]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 15319040 bytes

[2021-09-09 15:07:17,122]mapper_test.py:220:[INFO]: area: 43 level: 4
[2021-09-09 15:36:18,798]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-09-09 15:36:18,799]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 15:36:18,799]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 15:36:18,934]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34590720 bytes

[2021-09-09 15:36:18,935]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-09 15:36:18,936]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 15:36:20,906]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 15282176 bytes

[2021-09-09 15:36:20,906]mapper_test.py:220:[INFO]: area: 43 level: 4
[2021-09-09 16:14:22,579]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-09-09 16:14:22,579]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:14:22,579]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:14:22,712]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34492416 bytes

[2021-09-09 16:14:22,713]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-09 16:14:22,713]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:14:24,718]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 15118336 bytes

[2021-09-09 16:14:24,719]mapper_test.py:220:[INFO]: area: 43 level: 4
[2021-09-09 16:49:05,725]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-09-09 16:49:05,726]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 16:49:05,726]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 16:49:05,852]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34521088 bytes

[2021-09-09 16:49:05,853]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-09 16:49:05,854]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 16:49:07,755]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 15220736 bytes

[2021-09-09 16:49:07,755]mapper_test.py:220:[INFO]: area: 43 level: 4
[2021-09-09 17:25:26,957]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-09-09 17:25:26,957]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-09 17:25:26,958]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-09 17:25:27,093]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34820096 bytes

[2021-09-09 17:25:27,094]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-09 17:25:27,095]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-09 17:25:29,054]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 15179776 bytes

[2021-09-09 17:25:29,055]mapper_test.py:220:[INFO]: area: 43 level: 4
[2021-09-13 23:30:23,790]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-09-13 23:30:23,791]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:30:23,791]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:30:23,966]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34185216 bytes

[2021-09-13 23:30:23,968]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-13 23:30:23,968]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:30:25,734]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 12525568 bytes

[2021-09-13 23:30:25,735]mapper_test.py:220:[INFO]: area: 43 level: 4
[2021-09-13 23:42:27,893]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-09-13 23:42:27,894]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-13 23:42:27,894]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-13 23:42:28,053]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 33980416 bytes

[2021-09-13 23:42:28,054]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-13 23:42:28,055]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-13 23:42:28,090]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 6873088 bytes

[2021-09-13 23:42:28,091]mapper_test.py:220:[INFO]: area: 43 level: 4
[2021-09-14 09:00:14,723]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-09-14 09:00:14,724]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:00:14,724]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:00:14,846]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34410496 bytes

[2021-09-14 09:00:14,847]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-14 09:00:14,847]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:00:16,546]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 15298560 bytes

[2021-09-14 09:00:16,546]mapper_test.py:220:[INFO]: area: 43 level: 4
[2021-09-14 09:21:26,802]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-09-14 09:21:26,802]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-14 09:21:26,803]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-14 09:21:26,969]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34525184 bytes

[2021-09-14 09:21:26,971]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-14 09:21:26,971]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-14 09:21:27,007]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 7086080 bytes

[2021-09-14 09:21:27,008]mapper_test.py:220:[INFO]: area: 43 level: 4
[2021-09-15 15:33:39,162]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-09-15 15:33:39,162]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:33:39,162]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:33:39,276]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34615296 bytes

[2021-09-15 15:33:39,278]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-15 15:33:39,278]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:33:40,843]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:3
area :51
score:100
	Report mapping result:
		klut_size()     :70
		klut.num_gates():51
		max delay       :3
		max area        :51
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :12
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :17
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 14163968 bytes

[2021-09-15 15:33:40,843]mapper_test.py:220:[INFO]: area: 51 level: 3
[2021-09-15 15:54:48,245]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-09-15 15:54:48,245]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-15 15:54:48,246]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-15 15:54:48,362]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34197504 bytes

[2021-09-15 15:54:48,363]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-15 15:54:48,364]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-15 15:54:48,394]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 6557696 bytes

[2021-09-15 15:54:48,395]mapper_test.py:220:[INFO]: area: 43 level: 4
[2021-09-18 14:04:07,598]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-09-18 14:04:07,600]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 14:04:07,601]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 14:04:07,720]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34156544 bytes

[2021-09-18 14:04:07,721]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-18 14:04:07,721]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 14:04:09,314]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 11866112 bytes

[2021-09-18 14:04:09,314]mapper_test.py:220:[INFO]: area: 43 level: 4
[2021-09-18 16:28:42,052]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-09-18 16:28:42,052]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-18 16:28:42,052]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-18 16:28:42,173]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34193408 bytes

[2021-09-18 16:28:42,174]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-18 16:28:42,174]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-18 16:28:43,833]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 11689984 bytes

[2021-09-18 16:28:43,834]mapper_test.py:220:[INFO]: area: 43 level: 4
[2021-09-22 08:59:03,979]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-09-22 08:59:03,979]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 08:59:03,980]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 08:59:04,094]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34377728 bytes

[2021-09-22 08:59:04,095]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-22 08:59:04,095]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 08:59:04,946]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 11190272 bytes

[2021-09-22 08:59:04,947]mapper_test.py:220:[INFO]: area: 43 level: 4
[2021-09-22 11:27:21,617]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-09-22 11:27:21,617]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-22 11:27:21,618]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-22 11:27:21,753]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34295808 bytes

[2021-09-22 11:27:21,754]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-22 11:27:21,754]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-22 11:27:23,357]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 12300288 bytes

[2021-09-22 11:27:23,358]mapper_test.py:220:[INFO]: area: 43 level: 4
[2021-09-23 16:46:24,861]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-09-23 16:46:24,861]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 16:46:24,861]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 16:46:25,024]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34291712 bytes

[2021-09-23 16:46:25,026]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-23 16:46:25,026]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 16:46:26,719]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
balancing!
	current map manager:
		current min nodes:96
		current min depth:7
rewriting!
	current map manager:
		current min nodes:96
		current min depth:7
balancing!
	current map manager:
		current min nodes:96
		current min depth:7
rewriting!
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 11685888 bytes

[2021-09-23 16:46:26,720]mapper_test.py:220:[INFO]: area: 43 level: 4
[2021-09-23 17:09:24,304]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-09-23 17:09:24,304]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 17:09:24,304]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 17:09:24,473]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34402304 bytes

[2021-09-23 17:09:24,474]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-23 17:09:24,474]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 17:09:26,083]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
balancing!
	current map manager:
		current min nodes:96
		current min depth:7
rewriting!
	current map manager:
		current min nodes:96
		current min depth:7
balancing!
	current map manager:
		current min nodes:96
		current min depth:7
rewriting!
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 12369920 bytes

[2021-09-23 17:09:26,083]mapper_test.py:220:[INFO]: area: 43 level: 4
[2021-09-23 18:11:01,225]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-09-23 18:11:01,225]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-23 18:11:01,225]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-23 18:11:01,336]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34185216 bytes

[2021-09-23 18:11:01,338]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-23 18:11:01,338]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-23 18:11:02,964]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
balancing!
	current map manager:
		current min nodes:96
		current min depth:7
rewriting!
	current map manager:
		current min nodes:96
		current min depth:7
balancing!
	current map manager:
		current min nodes:96
		current min depth:7
rewriting!
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 11513856 bytes

[2021-09-23 18:11:02,965]mapper_test.py:220:[INFO]: area: 43 level: 4
[2021-09-27 16:38:08,294]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-09-27 16:38:08,295]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 16:38:08,295]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 16:38:08,457]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34308096 bytes

[2021-09-27 16:38:08,458]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-27 16:38:08,458]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 16:38:10,122]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
balancing!
	current map manager:
		current min nodes:96
		current min depth:7
rewriting!
	current map manager:
		current min nodes:96
		current min depth:7
balancing!
	current map manager:
		current min nodes:96
		current min depth:7
rewriting!
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 12156928 bytes

[2021-09-27 16:38:10,123]mapper_test.py:220:[INFO]: area: 43 level: 4
[2021-09-27 17:44:52,275]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-09-27 17:44:52,275]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-27 17:44:52,276]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-27 17:44:52,455]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34177024 bytes

[2021-09-27 17:44:52,456]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-27 17:44:52,456]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-27 17:44:54,047]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
balancing!
	current map manager:
		current min nodes:96
		current min depth:7
rewriting!
	current map manager:
		current min nodes:96
		current min depth:7
balancing!
	current map manager:
		current min nodes:96
		current min depth:7
rewriting!
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 12136448 bytes

[2021-09-27 17:44:54,047]mapper_test.py:220:[INFO]: area: 43 level: 4
[2021-09-28 02:11:06,732]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-09-28 02:11:06,732]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 02:11:06,732]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 02:11:06,898]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34222080 bytes

[2021-09-28 02:11:06,899]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-28 02:11:06,899]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 02:11:08,506]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 12075008 bytes

[2021-09-28 02:11:08,506]mapper_test.py:220:[INFO]: area: 43 level: 4
[2021-09-28 16:50:30,916]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-09-28 16:50:30,917]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 16:50:30,917]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 16:50:31,032]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34349056 bytes

[2021-09-28 16:50:31,033]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-28 16:50:31,034]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 16:50:32,637]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 12460032 bytes

[2021-09-28 16:50:32,637]mapper_test.py:220:[INFO]: area: 43 level: 4
[2021-09-28 17:29:33,603]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-09-28 17:29:33,604]mapper_test.py:96:[INFO]: run ABC opt...
[2021-09-28 17:29:33,604]mapper_test.py:136:[INFO]: run abc mapping...
[2021-09-28 17:29:33,772]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34201600 bytes

[2021-09-28 17:29:33,774]mapper_test.py:156:[INFO]: area: 34 level: 4
[2021-09-28 17:29:33,774]mapper_test.py:196:[INFO]: run iFPGA flow...
[2021-09-28 17:29:35,403]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 12500992 bytes

[2021-09-28 17:29:35,403]mapper_test.py:220:[INFO]: area: 43 level: 4
[2021-10-09 10:42:42,251]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-10-09 10:42:42,251]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 10:42:42,251]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 10:42:42,360]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34467840 bytes

[2021-10-09 10:42:42,361]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-09 10:42:42,362]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 10:42:42,407]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 6930432 bytes

[2021-10-09 10:42:42,408]mapper_test.py:224:[INFO]: area: 43 level: 4
[2021-10-09 11:25:14,857]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-10-09 11:25:14,857]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 11:25:14,857]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 11:25:14,973]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34160640 bytes

[2021-10-09 11:25:14,974]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-09 11:25:14,974]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 11:25:15,013]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 6987776 bytes

[2021-10-09 11:25:15,014]mapper_test.py:224:[INFO]: area: 43 level: 4
[2021-10-09 16:32:59,565]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-10-09 16:32:59,565]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:32:59,565]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:32:59,677]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34578432 bytes

[2021-10-09 16:32:59,679]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-09 16:32:59,679]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:33:00,488]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 11137024 bytes

[2021-10-09 16:33:00,488]mapper_test.py:224:[INFO]: area: 43 level: 4
[2021-10-09 16:50:07,116]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-10-09 16:50:07,116]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-09 16:50:07,116]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-09 16:50:07,279]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34082816 bytes

[2021-10-09 16:50:07,280]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-09 16:50:07,280]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-09 16:50:08,086]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 11206656 bytes

[2021-10-09 16:50:08,086]mapper_test.py:224:[INFO]: area: 43 level: 4
[2021-10-12 11:00:51,674]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-10-12 11:00:51,674]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:00:51,675]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:00:51,789]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34340864 bytes

[2021-10-12 11:00:51,790]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-12 11:00:51,790]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:00:53,489]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 11444224 bytes

[2021-10-12 11:00:53,489]mapper_test.py:224:[INFO]: area: 43 level: 4
[2021-10-12 11:19:31,005]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-10-12 11:19:31,005]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 11:19:31,006]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 11:19:31,125]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 33947648 bytes

[2021-10-12 11:19:31,126]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-12 11:19:31,126]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 11:19:31,174]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 6627328 bytes

[2021-10-12 11:19:31,175]mapper_test.py:224:[INFO]: area: 43 level: 4
[2021-10-12 13:36:20,145]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-10-12 13:36:20,145]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 13:36:20,145]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 13:36:20,321]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34525184 bytes

[2021-10-12 13:36:20,322]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-12 13:36:20,322]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 13:36:22,020]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 11333632 bytes

[2021-10-12 13:36:22,021]mapper_test.py:224:[INFO]: area: 43 level: 4
[2021-10-12 15:07:00,338]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-10-12 15:07:00,338]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 15:07:00,339]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 15:07:00,498]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34140160 bytes

[2021-10-12 15:07:00,499]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-12 15:07:00,500]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 15:07:02,163]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 11128832 bytes

[2021-10-12 15:07:02,163]mapper_test.py:224:[INFO]: area: 43 level: 4
[2021-10-12 18:51:57,678]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-10-12 18:51:57,679]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-12 18:51:57,679]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-12 18:51:57,841]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34140160 bytes

[2021-10-12 18:51:57,842]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-12 18:51:57,842]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-12 18:51:59,511]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 11444224 bytes

[2021-10-12 18:51:59,512]mapper_test.py:224:[INFO]: area: 43 level: 4
[2021-10-18 11:45:29,925]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-10-18 11:45:29,927]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 11:45:29,927]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 11:45:30,046]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34168832 bytes

[2021-10-18 11:45:30,047]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-18 11:45:30,048]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 11:45:31,718]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 11448320 bytes

[2021-10-18 11:45:31,719]mapper_test.py:224:[INFO]: area: 43 level: 4
[2021-10-18 12:04:19,992]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-10-18 12:04:19,992]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-18 12:04:19,993]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-18 12:04:20,115]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34238464 bytes

[2021-10-18 12:04:20,116]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-18 12:04:20,117]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-18 12:04:20,143]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 6021120 bytes

[2021-10-18 12:04:20,144]mapper_test.py:224:[INFO]: area: 43 level: 4
[2021-10-19 14:12:16,748]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-10-19 14:12:16,749]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-19 14:12:16,749]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-19 14:12:16,870]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34140160 bytes

[2021-10-19 14:12:16,871]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-19 14:12:16,871]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-19 14:12:16,898]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 6086656 bytes

[2021-10-19 14:12:16,899]mapper_test.py:224:[INFO]: area: 43 level: 4
[2021-10-22 13:34:35,491]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-10-22 13:34:35,491]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:34:35,491]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:34:35,611]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34533376 bytes

[2021-10-22 13:34:35,612]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-22 13:34:35,612]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:34:35,665]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 8880128 bytes

[2021-10-22 13:34:35,666]mapper_test.py:224:[INFO]: area: 43 level: 4
[2021-10-22 13:55:28,221]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-10-22 13:55:28,221]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 13:55:28,222]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 13:55:28,335]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34193408 bytes

[2021-10-22 13:55:28,336]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-22 13:55:28,336]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 13:55:28,390]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 8851456 bytes

[2021-10-22 13:55:28,391]mapper_test.py:224:[INFO]: area: 43 level: 4
[2021-10-22 14:02:37,552]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-10-22 14:02:37,552]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:02:37,552]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:02:37,675]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34299904 bytes

[2021-10-22 14:02:37,676]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-22 14:02:37,677]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:02:37,703]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 6033408 bytes

[2021-10-22 14:02:37,704]mapper_test.py:224:[INFO]: area: 43 level: 4
[2021-10-22 14:05:58,363]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-10-22 14:05:58,363]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-22 14:05:58,364]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-22 14:05:58,529]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34377728 bytes

[2021-10-22 14:05:58,530]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-22 14:05:58,530]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-22 14:05:58,557]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 5894144 bytes

[2021-10-22 14:05:58,558]mapper_test.py:224:[INFO]: area: 43 level: 4
[2021-10-23 13:34:56,671]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-10-23 13:34:56,671]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-23 13:34:56,671]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-23 13:34:56,836]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34193408 bytes

[2021-10-23 13:34:56,837]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-23 13:34:56,838]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-23 13:34:58,606]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :55
score:100
	Report mapping result:
		klut_size()     :74
		klut.num_gates():55
		max delay       :4
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :17
		LUT fanins:3	 numbers :22
		LUT fanins:4	 numbers :16
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 11526144 bytes

[2021-10-23 13:34:58,607]mapper_test.py:224:[INFO]: area: 55 level: 4
[2021-10-24 17:46:36,666]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-10-24 17:46:36,666]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 17:46:36,667]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 17:46:36,782]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34148352 bytes

[2021-10-24 17:46:36,783]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-24 17:46:36,783]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 17:46:38,454]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :55
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 11448320 bytes

[2021-10-24 17:46:38,455]mapper_test.py:224:[INFO]: area: 43 level: 4
[2021-10-24 18:07:02,402]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-10-24 18:07:02,402]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-24 18:07:02,402]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-24 18:07:02,516]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34398208 bytes

[2021-10-24 18:07:02,518]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-24 18:07:02,518]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-24 18:07:04,150]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
	current map manager:
		current min nodes:96
		current min depth:7
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :43
score:100
process set_nodes_refs()
process derive_final_mapping()
delay:4
area :52
score:100
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the lut file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.lut.v
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 11460608 bytes

[2021-10-24 18:07:04,150]mapper_test.py:224:[INFO]: area: 43 level: 4
[2021-10-26 10:25:51,235]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-10-26 10:25:51,236]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 10:25:51,236]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 10:25:51,405]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34426880 bytes

[2021-10-26 10:25:51,407]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-26 10:25:51,407]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 10:25:51,432]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	current map manager:
		current min nodes:96
		current min depth:8
	Report mapping result:
		klut_size()     :59
		klut.num_gates():40
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :17
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 5869568 bytes

[2021-10-26 10:25:51,432]mapper_test.py:224:[INFO]: area: 40 level: 4
[2021-10-26 11:04:55,862]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-10-26 11:04:55,862]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:04:55,862]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:04:56,017]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34213888 bytes

[2021-10-26 11:04:56,018]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-26 11:04:56,019]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:04:57,681]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	Report mapping result:
		klut_size()     :59
		klut.num_gates():40
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :17
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 11378688 bytes

[2021-10-26 11:04:57,681]mapper_test.py:224:[INFO]: area: 40 level: 4
[2021-10-26 11:25:35,941]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-10-26 11:25:35,941]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 11:25:35,941]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 11:25:36,055]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34181120 bytes

[2021-10-26 11:25:36,056]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-26 11:25:36,056]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 11:25:37,697]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	Report mapping result:
		klut_size()     :64
		klut.num_gates():45
		max delay       :4
		max area        :55
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :10
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :19
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 11239424 bytes

[2021-10-26 11:25:37,697]mapper_test.py:224:[INFO]: area: 45 level: 4
[2021-10-26 12:23:41,616]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-10-26 12:23:41,616]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 12:23:41,616]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 12:23:41,732]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34455552 bytes

[2021-10-26 12:23:41,733]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-26 12:23:41,734]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 12:23:43,383]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 11206656 bytes

[2021-10-26 12:23:43,383]mapper_test.py:224:[INFO]: area: 43 level: 4
[2021-10-26 14:13:19,581]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-10-26 14:13:19,582]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-26 14:13:19,582]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-26 14:13:19,700]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34242560 bytes

[2021-10-26 14:13:19,702]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-26 14:13:19,702]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-26 14:13:19,724]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	Report mapping result:
		klut_size()     :59
		klut.num_gates():40
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :16
		LUT fanins:4	 numbers :17
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 5840896 bytes

[2021-10-26 14:13:19,724]mapper_test.py:224:[INFO]: area: 40 level: 4
[2021-10-29 16:10:24,899]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-10-29 16:10:24,899]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-10-29 16:10:24,899]mapper_test.py:139:[INFO]: run abc mapping...
[2021-10-29 16:10:25,017]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34164736 bytes

[2021-10-29 16:10:25,018]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-10-29 16:10:25,018]mapper_test.py:200:[INFO]: run iFPGA flow...
[2021-10-29 16:10:25,036]mapper_test.py:54:[DEBUG]:         ifpga (Identification FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for visualization
and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	Report mapping result:
		klut_size()     :80
		klut.num_gates():61
		max delay       :4
		max area        :61
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :25
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
Peak memory: 5861376 bytes

[2021-10-29 16:10:25,037]mapper_test.py:224:[INFO]: area: 61 level: 4
[2021-11-03 09:52:17,808]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-11-03 09:52:17,808]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 09:52:17,808]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 09:52:17,926]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34295808 bytes

[2021-11-03 09:52:17,927]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-03 09:52:17,928]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 09:52:17,956]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	Report mapping result:
		klut_size()     :80
		klut.num_gates():61
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :18
		LUT fanins:4	 numbers :25
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig_output.v
	Peak memory: 6230016 bytes

[2021-11-03 09:52:17,957]mapper_test.py:226:[INFO]: area: 61 level: 4
[2021-11-03 10:04:28,743]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-11-03 10:04:28,743]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 10:04:28,744]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 10:04:28,868]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34365440 bytes

[2021-11-03 10:04:28,870]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-03 10:04:28,870]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 10:04:28,903]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	Report mapping result:
		klut_size()     :78
		klut.num_gates():59
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :20
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig_output.v
	Peak memory: 5967872 bytes

[2021-11-03 10:04:28,903]mapper_test.py:226:[INFO]: area: 59 level: 4
[2021-11-03 13:44:28,502]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-11-03 13:44:28,503]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:44:28,503]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:44:28,625]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34205696 bytes

[2021-11-03 13:44:28,626]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-03 13:44:28,626]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:44:28,658]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	Report mapping result:
		klut_size()     :78
		klut.num_gates():59
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :20
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig_output.v
	Peak memory: 5959680 bytes

[2021-11-03 13:44:28,659]mapper_test.py:226:[INFO]: area: 59 level: 4
[2021-11-03 13:50:43,816]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-11-03 13:50:43,816]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-03 13:50:43,817]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-03 13:50:43,932]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34025472 bytes

[2021-11-03 13:50:43,933]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-03 13:50:43,934]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-03 13:50:43,957]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	Report mapping result:
		klut_size()     :78
		klut.num_gates():59
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :18
		LUT fanins:3	 numbers :21
		LUT fanins:4	 numbers :20
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig_output.v
	Peak memory: 5910528 bytes

[2021-11-03 13:50:43,958]mapper_test.py:226:[INFO]: area: 59 level: 4
[2021-11-04 15:57:40,991]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-11-04 15:57:40,991]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-04 15:57:40,992]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-04 15:57:41,109]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34054144 bytes

[2021-11-04 15:57:41,110]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-04 15:57:41,110]mapper_test.py:201:[INFO]: run iFPGA flow...
[2021-11-04 15:57:41,133]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
	Report mapping result:
		klut_size()     :61
		klut.num_gates():42
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :16
	INFO: generate the LUT file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig_output.v
	Peak memory: 5890048 bytes

[2021-11-04 15:57:41,134]mapper_test.py:226:[INFO]: area: 42 level: 4
[2021-11-16 12:28:30,204]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-11-16 12:28:30,204]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 12:28:30,204]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 12:28:30,320]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34242560 bytes

[2021-11-16 12:28:30,322]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-16 12:28:30,322]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 12:28:30,340]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
Mapping time: 0.001496 secs
	Report mapping result:
		klut_size()     :61
		klut.num_gates():42
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
	Peak memory: 5853184 bytes

[2021-11-16 12:28:30,341]mapper_test.py:228:[INFO]: area: 42 level: 4
[2021-11-16 14:17:27,611]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-11-16 14:17:27,612]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:17:27,612]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:17:27,732]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34320384 bytes

[2021-11-16 14:17:27,733]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-16 14:17:27,734]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:17:27,754]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
Mapping time: 0.002175 secs
	Report mapping result:
		klut_size()     :61
		klut.num_gates():42
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
	Peak memory: 5971968 bytes

[2021-11-16 14:17:27,755]mapper_test.py:228:[INFO]: area: 42 level: 4
[2021-11-16 14:23:48,436]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-11-16 14:23:48,436]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-16 14:23:48,436]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-16 14:23:48,614]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34275328 bytes

[2021-11-16 14:23:48,616]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-16 14:23:48,616]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-16 14:23:48,647]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
Mapping time: 0.001913 secs
	Report mapping result:
		klut_size()     :61
		klut.num_gates():42
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
	Peak memory: 5914624 bytes

[2021-11-16 14:23:48,648]mapper_test.py:228:[INFO]: area: 42 level: 4
[2021-11-17 16:36:27,032]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-11-17 16:36:27,032]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-17 16:36:27,033]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-17 16:36:27,151]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34586624 bytes

[2021-11-17 16:36:27,152]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-17 16:36:27,152]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-17 16:36:27,173]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
Mapping time: 0.001253 secs
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
	Peak memory: 5947392 bytes

[2021-11-17 16:36:27,173]mapper_test.py:228:[INFO]: area: 43 level: 4
[2021-11-18 10:19:03,769]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-11-18 10:19:03,769]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-18 10:19:03,770]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-18 10:19:03,894]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34332672 bytes

[2021-11-18 10:19:03,895]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-18 10:19:03,896]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-18 10:19:03,930]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
Mapping time: 0.004858 secs
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
	Peak memory: 6111232 bytes

[2021-11-18 10:19:03,930]mapper_test.py:228:[INFO]: area: 43 level: 4
[2021-11-23 16:11:54,422]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-11-23 16:11:54,423]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:11:54,423]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:11:54,547]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34156544 bytes

[2021-11-23 16:11:54,548]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-23 16:11:54,548]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:11:54,571]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
Mapping time: 0.003696 secs
	Report mapping result:
		klut_size()     :60
		klut.num_gates():41
		max delay       :4
		max area        :41
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :17
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
	Peak memory: 6127616 bytes

[2021-11-23 16:11:54,572]mapper_test.py:228:[INFO]: area: 41 level: 4
[2021-11-23 16:42:52,853]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-11-23 16:42:52,853]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-23 16:42:52,854]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-23 16:42:52,977]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34017280 bytes

[2021-11-23 16:42:52,978]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-23 16:42:52,978]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-23 16:42:53,001]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
Mapping time: 0.003892 secs
	Report mapping result:
		klut_size()     :60
		klut.num_gates():41
		max delay       :4
		max area        :41
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :14
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :17
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
	Peak memory: 6074368 bytes

[2021-11-23 16:42:53,001]mapper_test.py:228:[INFO]: area: 41 level: 4
[2021-11-24 11:39:05,991]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-11-24 11:39:05,992]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 11:39:05,992]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 11:39:06,161]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34074624 bytes

[2021-11-24 11:39:06,162]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-24 11:39:06,162]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 11:39:06,189]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
Mapping time: 0.000103 secs
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
	Peak memory: 5902336 bytes

[2021-11-24 11:39:06,190]mapper_test.py:228:[INFO]: area: 43 level: 4
[2021-11-24 12:02:20,283]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-11-24 12:02:20,283]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:02:20,283]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:02:20,401]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34271232 bytes

[2021-11-24 12:02:20,402]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-24 12:02:20,403]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:02:20,429]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
Mapping time: 9.9e-05 secs
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
	Peak memory: 5750784 bytes

[2021-11-24 12:02:20,429]mapper_test.py:228:[INFO]: area: 43 level: 4
[2021-11-24 12:06:06,414]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-11-24 12:06:06,414]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:06:06,414]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:06:06,579]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34209792 bytes

[2021-11-24 12:06:06,580]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-24 12:06:06,581]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:06:06,606]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
Mapping time: 0.001239 secs
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
	Peak memory: 5758976 bytes

[2021-11-24 12:06:06,607]mapper_test.py:228:[INFO]: area: 43 level: 4
[2021-11-24 12:11:42,641]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-11-24 12:11:42,641]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:11:42,642]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:11:42,757]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34312192 bytes

[2021-11-24 12:11:42,758]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-24 12:11:42,759]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:11:42,784]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
[i] total time =  0.00 secs
Mapping time: 0.00039 secs
	Report mapping result:
		klut_size()     :52
		klut.num_gates():33
		max delay       :4
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :7
		LUT fanins:3	 numbers :10
		LUT fanins:4	 numbers :16
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
	Peak memory: 5627904 bytes

[2021-11-24 12:11:42,784]mapper_test.py:228:[INFO]: area: 33 level: 4
[2021-11-24 12:58:05,307]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-11-24 12:58:05,308]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 12:58:05,308]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 12:58:05,426]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34369536 bytes

[2021-11-24 12:58:05,427]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-24 12:58:05,428]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 12:58:05,454]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
Mapping time: 0.001245 secs
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
	Peak memory: 5894144 bytes

[2021-11-24 12:58:05,455]mapper_test.py:228:[INFO]: area: 43 level: 4
[2021-11-24 13:11:57,397]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-11-24 13:11:57,398]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:11:57,398]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:11:57,553]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34340864 bytes

[2021-11-24 13:11:57,555]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-24 13:11:57,555]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:11:59,230]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
Mapping time: 0.001234 secs
Mapping time: 0.001505 secs
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
	Peak memory: 11272192 bytes

[2021-11-24 13:11:59,230]mapper_test.py:228:[INFO]: area: 43 level: 4
[2021-11-24 13:34:50,388]mapper_test.py:79:[INFO]: run case "s298_comb"
[2021-11-24 13:34:50,388]mapper_test.py:97:[INFO]: skip ABC opt...
[2021-11-24 13:34:50,388]mapper_test.py:139:[INFO]: run abc mapping...
[2021-11-24 13:34:50,509]mapper_test.py:54:[DEBUG]: ABC command line: "read /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig; read_lut /home/niliwei/tmp/fpga-map-tool/test/mapper_test/lutlib/lut4.lib; if -v -K 4; sweep;write_verilog /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.abc.v; print_gates; print_level".

K = 4. Memory (bytes): Truth =    0. Cut =   48. Obj =  128. Set =  528. CutMin = no
Node =      78.  Ch =     0.  Total mem =    0.02 MB. Peak cut mem =    0.01 MB.
P:  Del =    4.00.  Ar =      43.0.  Edge =      135.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      40.0.  Edge =      136.  Cut =      291.  T =     0.00 sec
P:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
E:  Del =    4.00.  Ar =      36.0.  Edge =      115.  Cut =      291.  T =     0.00 sec
F:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      114.  Cut =      284.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      105.  Cut =      277.  T =     0.00 sec
A:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
E:  Del =    4.00.  Ar =      34.0.  Edge =      104.  Cut =      281.  T =     0.00 sec
Total time =     0.00 sec
Const        =        2      5.56 %
Buffer       =        0      0.00 %
Inverter     =        0      0.00 %
And          =       14     38.89 %
Or           =        0      0.00 %
Other        =       20     55.56 %
TOTAL        =       36    100.00 %
Level =    0.  COs =    2.    12.5 %
Level =    1.  COs =    4.    37.5 %
Level =    2.  COs =    1.    43.8 %
Level =    3.  COs =    4.    68.8 %
Level =    4.  COs =    5.   100.0 %
Peak memory: 34316288 bytes

[2021-11-24 13:34:50,510]mapper_test.py:160:[INFO]: area: 34 level: 4
[2021-11-24 13:34:50,510]mapper_test.py:204:[INFO]: run iFPGA flow...
[2021-11-24 13:34:52,217]mapper_test.py:54:[DEBUG]:         ifpga (Identifical FPGA program)       
FPGA Logical Synthesis tools.For now ,the architecture is based on our iEDA program.
We supprot the AIG file IO ,and the result will be writed into dot file for
visualization and verilog file for the gate-level netlist.

	INFO: read the aig file SUCCESS, path from: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.opt.aig
Mapping time: 9.7e-05 secs
Mapping time: 0.00011 secs
	Report mapping result:
		klut_size()     :62
		klut.num_gates():43
		max delay       :4
		max area        :43
	LUTs statics:
		LUT fanins:1	 numbers :0
		LUT fanins:2	 numbers :9
		LUT fanins:3	 numbers :19
		LUT fanins:4	 numbers :15
	INFO: generate the verilog file SUCCESS, path: /home/niliwei/tmp/fpga-map-tool/test/mapper_test/output/result-with-resyn-resyn2-x10s/s298_comb/s298_comb.ifpga.v
	Peak memory: 11153408 bytes

[2021-11-24 13:34:52,217]mapper_test.py:228:[INFO]: area: 43 level: 4
