// Seed: 4230958394
module module_0 (
    output supply1 id_0,
    output tri id_1,
    output supply1 id_2
);
  logic id_4;
  ;
  assign id_0 = id_4;
  assign id_0 = id_4 - -1;
  always @(-1) begin : LABEL_0
    #1
    @(id_4) begin : LABEL_1
      id_4 <= id_4;
    end
  end
  always begin : LABEL_2
    $clog2(62);
    ;
    `define pp_5 0
    `define pp_6 0
  end
endmodule
module module_1 #(
    parameter id_1  = 32'd4,
    parameter id_11 = 32'd29,
    parameter id_3  = 32'd49
) (
    output tri   id_0,
    input  tri0  _id_1,
    output wand  id_2,
    input  tri1  _id_3,
    input  tri0  id_4,
    inout  logic id_5,
    input  wor   id_6,
    input  tri   id_7
);
  logic id_9;
  assign id_2 = -1'd0;
  always id_5 = 1'b0;
  wire id_10;
  logic _id_11 = id_4;
  wire id_12;
  wire [id_3 : id_1] id_13;
  logic id_14;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0
  );
  assign modCall_1.id_2 = 0;
  assign id_2 = -1;
  rtran (id_10);
  wire [1 'b0 &&  1 : id_11] id_15;
endmodule
