
*** Running vivado
    with args -log Nbitdec.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Nbitdec.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source Nbitdec.tcl -notrace
Command: synth_design -top Nbitdec -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6988
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1109.270 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-1565] actual for formal port rst is neither a static name nor a globally static expression [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/Nbitdec.vhd:98]
INFO: [Synth 8-638] synthesizing module 'Nbitdec' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/Nbitdec.vhd:44]
	Parameter N bound to: 5 - type: integer 
INFO: [Synth 8-3491] module 'dec2x4' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/dec2x4.vhd:34' bound to instance 'D2x4' of component 'dec2x4' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/Nbitdec.vhd:96]
INFO: [Synth 8-638] synthesizing module 'dec2x4' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/dec2x4.vhd:43]
INFO: [Synth 8-226] default block is never used [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/dec2x4.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'dec2x4' (1#1) [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/dec2x4.vhd:43]
INFO: [Synth 8-3491] module 'dec2x4' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/dec2x4.vhd:34' bound to instance 'D2x4' of component 'dec2x4' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/Nbitdec.vhd:96]
INFO: [Synth 8-3491] module 'dec2x4' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/dec2x4.vhd:34' bound to instance 'D2x4' of component 'dec2x4' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/Nbitdec.vhd:96]
INFO: [Synth 8-3491] module 'dec2x4' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/dec2x4.vhd:34' bound to instance 'D2x4' of component 'dec2x4' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/Nbitdec.vhd:96]
INFO: [Synth 8-3491] module 'dec2x4' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/dec2x4.vhd:34' bound to instance 'D2x4' of component 'dec2x4' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/Nbitdec.vhd:96]
INFO: [Synth 8-3491] module 'dec2x4' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/dec2x4.vhd:34' bound to instance 'D2x4' of component 'dec2x4' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/Nbitdec.vhd:96]
INFO: [Synth 8-3491] module 'dec2x4' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/dec2x4.vhd:34' bound to instance 'D2x4' of component 'dec2x4' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/Nbitdec.vhd:96]
INFO: [Synth 8-3491] module 'dec2x4' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/dec2x4.vhd:34' bound to instance 'D2x4' of component 'dec2x4' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/Nbitdec.vhd:96]
INFO: [Synth 8-3491] module 'dec2x4' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/dec2x4.vhd:34' bound to instance 'D2x4' of component 'dec2x4' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/Nbitdec.vhd:96]
INFO: [Synth 8-3491] module 'dec2x4' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/dec2x4.vhd:34' bound to instance 'D2x4' of component 'dec2x4' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/Nbitdec.vhd:96]
INFO: [Synth 8-3491] module 'dec2x4' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/dec2x4.vhd:34' bound to instance 'D2x4' of component 'dec2x4' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/Nbitdec.vhd:96]
INFO: [Synth 8-3491] module 'dec2x4' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/dec2x4.vhd:34' bound to instance 'D2x4' of component 'dec2x4' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/Nbitdec.vhd:96]
INFO: [Synth 8-3491] module 'dec2x4' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/dec2x4.vhd:34' bound to instance 'D2x4' of component 'dec2x4' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/Nbitdec.vhd:96]
INFO: [Synth 8-3491] module 'dec2x4' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/dec2x4.vhd:34' bound to instance 'D2x4' of component 'dec2x4' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/Nbitdec.vhd:96]
INFO: [Synth 8-3491] module 'dec2x4' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/dec2x4.vhd:34' bound to instance 'D2x4' of component 'dec2x4' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/Nbitdec.vhd:96]
INFO: [Synth 8-3491] module 'dec2x4' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/dec2x4.vhd:34' bound to instance 'D2x4' of component 'dec2x4' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/Nbitdec.vhd:96]
INFO: [Synth 8-3491] module 'dec2x4' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/dec2x4.vhd:34' bound to instance 'D2x4' of component 'dec2x4' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/Nbitdec.vhd:96]
INFO: [Synth 8-3491] module 'dec2x4' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/dec2x4.vhd:34' bound to instance 'D2x4' of component 'dec2x4' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/Nbitdec.vhd:96]
INFO: [Synth 8-3491] module 'dec2x4' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/dec2x4.vhd:34' bound to instance 'D2x4' of component 'dec2x4' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/Nbitdec.vhd:96]
INFO: [Synth 8-3491] module 'dec2x4' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/dec2x4.vhd:34' bound to instance 'D2x4' of component 'dec2x4' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/Nbitdec.vhd:96]
INFO: [Synth 8-3491] module 'dec2x4' declared at 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/dec2x4.vhd:34' bound to instance 'D2x4' of component 'dec2x4' [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/Nbitdec.vhd:96]
INFO: [Synth 8-256] done synthesizing module 'Nbitdec' (2#1) [C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.srcs/sources_1/new/Nbitdec.vhd:44]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1109.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1109.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1109.270 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1109.270 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 21    
+---Muxes : 
	   4 Input    4 Bit        Muxes := 21    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1109.270 ; gain = 0.000
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1109.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1109.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1109.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1109.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1109.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1109.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1109.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1109.270 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |     9|
|3     |LUT2 |     8|
|4     |FDCE |    41|
|5     |FDPE |     1|
|6     |IBUF |     7|
|7     |OBUF |    32|
+------+-----+------+

Report Instance Areas: 
+------+-----------------------------------+---------+------+
|      |Instance                           |Module   |Cells |
+------+-----------------------------------+---------+------+
|1     |top                                |         |    99|
|2     |  \GEN_LAYERS[0].GEN_DECS[0].D2x4  |dec2x4   |     3|
|3     |  \GEN_LAYERS[1].GEN_DECS[0].D2x4  |dec2x4_0 |    10|
|4     |  \GEN_LAYERS[1].GEN_DECS[1].D2x4  |dec2x4_1 |    10|
|5     |  \GEN_LAYERS[2].GEN_DECS[0].D2x4  |dec2x4_2 |     6|
|6     |  \GEN_LAYERS[2].GEN_DECS[1].D2x4  |dec2x4_3 |     4|
|7     |  \GEN_LAYERS[2].GEN_DECS[2].D2x4  |dec2x4_4 |     4|
|8     |  \GEN_LAYERS[2].GEN_DECS[3].D2x4  |dec2x4_5 |     4|
|9     |  \GEN_LAYERS[2].GEN_DECS[4].D2x4  |dec2x4_6 |     4|
|10    |  \GEN_LAYERS[2].GEN_DECS[5].D2x4  |dec2x4_7 |     4|
|11    |  \GEN_LAYERS[2].GEN_DECS[6].D2x4  |dec2x4_8 |     4|
|12    |  \GEN_LAYERS[2].GEN_DECS[7].D2x4  |dec2x4_9 |     6|
+------+-----------------------------------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1109.270 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1109.270 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1109.270 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1109.270 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1180.785 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
36 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1180.785 ; gain = 71.516
INFO: [Common 17-1381] The checkpoint 'C:/Users/Lauri/Desktop/Spring2021/4304VHDL/Labs/Lab2/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL/ECE4304L_Lab2_VHDL.runs/synth_1/Nbitdec.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Nbitdec_utilization_synth.rpt -pb Nbitdec_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Feb 16 00:17:39 2021...
