{"vcs1":{"timestamp_begin":1684315858.257106319, "rt":1.42, "ut":0.39, "st":0.22}}
{"vcselab":{"timestamp_begin":1684315859.771417294, "rt":1.23, "ut":0.45, "st":0.17}}
{"link":{"timestamp_begin":1684315861.077672018, "rt":0.44, "ut":0.20, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684315857.620236004}
{"VCS_COMP_START_TIME": 1684315857.620236004}
{"VCS_COMP_END_TIME": 1684315863.783917085}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330632}}
{"stitch_vcselab": {"peak_mem": 211888}}
