--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml SpartanHome.twx SpartanHome.ncd -o SpartanHome.twr
SpartanHome.pcf -ucf SpartanHome_const.ucf

Design file:              SpartanHome.ncd
Physical constraint file: SpartanHome.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 4719 paths analyzed, 425 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   8.467ns.
--------------------------------------------------------------------------------

Paths for end point lcd_display/E (SLICE_X34Y80.SR), 239 paths
--------------------------------------------------------------------------------
Slack (setup path):     11.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd_display/count_0 (FF)
  Destination:          lcd_display/E (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.467ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd_display/count_0 to lcd_display/E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y75.YQ      Tcko                  0.652   lcd_display/count<1>
                                                       lcd_display/count_0
    SLICE_X31Y75.F2      net (fanout=1)        0.461   lcd_display/count<0>
    SLICE_X31Y75.COUT    Topcyf                1.162   lcd_display/count_addsub0000<0>
                                                       lcd_display/Madd_count_addsub0000_lut<0>_INV_0
                                                       lcd_display/Madd_count_addsub0000_cy<0>
                                                       lcd_display/Madd_count_addsub0000_cy<1>
    SLICE_X31Y76.CIN     net (fanout=1)        0.000   lcd_display/Madd_count_addsub0000_cy<1>
    SLICE_X31Y76.COUT    Tbyp                  0.118   lcd_display/count_addsub0000<2>
                                                       lcd_display/Madd_count_addsub0000_cy<2>
                                                       lcd_display/Madd_count_addsub0000_cy<3>
    SLICE_X31Y77.CIN     net (fanout=1)        0.000   lcd_display/Madd_count_addsub0000_cy<3>
    SLICE_X31Y77.COUT    Tbyp                  0.118   lcd_display/count_addsub0000<4>
                                                       lcd_display/Madd_count_addsub0000_cy<4>
                                                       lcd_display/Madd_count_addsub0000_cy<5>
    SLICE_X31Y78.CIN     net (fanout=1)        0.000   lcd_display/Madd_count_addsub0000_cy<5>
    SLICE_X31Y78.COUT    Tbyp                  0.118   lcd_display/count_addsub0000<6>
                                                       lcd_display/Madd_count_addsub0000_cy<6>
                                                       lcd_display/Madd_count_addsub0000_cy<7>
    SLICE_X31Y79.CIN     net (fanout=1)        0.000   lcd_display/Madd_count_addsub0000_cy<7>
    SLICE_X31Y79.COUT    Tbyp                  0.118   lcd_display/count_addsub0000<8>
                                                       lcd_display/Madd_count_addsub0000_cy<8>
                                                       lcd_display/Madd_count_addsub0000_cy<9>
    SLICE_X31Y80.CIN     net (fanout=1)        0.000   lcd_display/Madd_count_addsub0000_cy<9>
    SLICE_X31Y80.Y       Tciny                 0.869   lcd_display/count_addsub0000<10>
                                                       lcd_display/Madd_count_addsub0000_cy<10>
                                                       lcd_display/Madd_count_addsub0000_xor<11>
    SLICE_X32Y81.F4      net (fanout=2)        0.409   lcd_display/count_addsub0000<11>
    SLICE_X32Y81.X       Tilo                  0.759   N15
                                                       lcd_display/Mcompar_E_cmp_lt0000_lut<5>_SW0
    SLICE_X29Y79.G4      net (fanout=1)        0.615   N15
    SLICE_X29Y79.COUT    Topcyg                1.001   lcd_display/Mcompar_E_cmp_lt0000_cy<5>
                                                       lcd_display/Mcompar_E_cmp_lt0000_lut<5>
                                                       lcd_display/Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X29Y80.CIN     net (fanout=1)        0.000   lcd_display/Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X29Y80.COUT    Tbyp                  0.118   lcd_display/Mcompar_E_cmp_lt0000_cy<7>
                                                       lcd_display/Mcompar_E_cmp_lt0000_cy<6>
                                                       lcd_display/Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X34Y80.SR      net (fanout=1)        1.039   lcd_display/Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X34Y80.CLK     Tsrck                 0.910   lcd_display/E1
                                                       lcd_display/E
    -------------------------------------------------  ---------------------------
    Total                                      8.467ns (5.943ns logic, 2.524ns route)
                                                       (70.2% logic, 29.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.682ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd_display/count_1 (FF)
  Destination:          lcd_display/E (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.318ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd_display/count_1 to lcd_display/E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y75.XQ      Tcko                  0.592   lcd_display/count<1>
                                                       lcd_display/count_1
    SLICE_X31Y75.G1      net (fanout=1)        0.533   lcd_display/count<1>
    SLICE_X31Y75.COUT    Topcyg                1.001   lcd_display/count_addsub0000<0>
                                                       lcd_display/count<1>_rt
                                                       lcd_display/Madd_count_addsub0000_cy<1>
    SLICE_X31Y76.CIN     net (fanout=1)        0.000   lcd_display/Madd_count_addsub0000_cy<1>
    SLICE_X31Y76.COUT    Tbyp                  0.118   lcd_display/count_addsub0000<2>
                                                       lcd_display/Madd_count_addsub0000_cy<2>
                                                       lcd_display/Madd_count_addsub0000_cy<3>
    SLICE_X31Y77.CIN     net (fanout=1)        0.000   lcd_display/Madd_count_addsub0000_cy<3>
    SLICE_X31Y77.COUT    Tbyp                  0.118   lcd_display/count_addsub0000<4>
                                                       lcd_display/Madd_count_addsub0000_cy<4>
                                                       lcd_display/Madd_count_addsub0000_cy<5>
    SLICE_X31Y78.CIN     net (fanout=1)        0.000   lcd_display/Madd_count_addsub0000_cy<5>
    SLICE_X31Y78.COUT    Tbyp                  0.118   lcd_display/count_addsub0000<6>
                                                       lcd_display/Madd_count_addsub0000_cy<6>
                                                       lcd_display/Madd_count_addsub0000_cy<7>
    SLICE_X31Y79.CIN     net (fanout=1)        0.000   lcd_display/Madd_count_addsub0000_cy<7>
    SLICE_X31Y79.COUT    Tbyp                  0.118   lcd_display/count_addsub0000<8>
                                                       lcd_display/Madd_count_addsub0000_cy<8>
                                                       lcd_display/Madd_count_addsub0000_cy<9>
    SLICE_X31Y80.CIN     net (fanout=1)        0.000   lcd_display/Madd_count_addsub0000_cy<9>
    SLICE_X31Y80.Y       Tciny                 0.869   lcd_display/count_addsub0000<10>
                                                       lcd_display/Madd_count_addsub0000_cy<10>
                                                       lcd_display/Madd_count_addsub0000_xor<11>
    SLICE_X32Y81.F4      net (fanout=2)        0.409   lcd_display/count_addsub0000<11>
    SLICE_X32Y81.X       Tilo                  0.759   N15
                                                       lcd_display/Mcompar_E_cmp_lt0000_lut<5>_SW0
    SLICE_X29Y79.G4      net (fanout=1)        0.615   N15
    SLICE_X29Y79.COUT    Topcyg                1.001   lcd_display/Mcompar_E_cmp_lt0000_cy<5>
                                                       lcd_display/Mcompar_E_cmp_lt0000_lut<5>
                                                       lcd_display/Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X29Y80.CIN     net (fanout=1)        0.000   lcd_display/Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X29Y80.COUT    Tbyp                  0.118   lcd_display/Mcompar_E_cmp_lt0000_cy<7>
                                                       lcd_display/Mcompar_E_cmp_lt0000_cy<6>
                                                       lcd_display/Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X34Y80.SR      net (fanout=1)        1.039   lcd_display/Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X34Y80.CLK     Tsrck                 0.910   lcd_display/E1
                                                       lcd_display/E
    -------------------------------------------------  ---------------------------
    Total                                      8.318ns (5.722ns logic, 2.596ns route)
                                                       (68.8% logic, 31.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     11.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd_display/count_2 (FF)
  Destination:          lcd_display/E (FF)
  Requirement:          20.000ns
  Data Path Delay:      8.252ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd_display/count_2 to lcd_display/E
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y76.YQ      Tcko                  0.652   lcd_display/count<3>
                                                       lcd_display/count_2
    SLICE_X31Y76.F4      net (fanout=1)        0.364   lcd_display/count<2>
    SLICE_X31Y76.COUT    Topcyf                1.162   lcd_display/count_addsub0000<2>
                                                       lcd_display/count<2>_rt
                                                       lcd_display/Madd_count_addsub0000_cy<2>
                                                       lcd_display/Madd_count_addsub0000_cy<3>
    SLICE_X31Y77.CIN     net (fanout=1)        0.000   lcd_display/Madd_count_addsub0000_cy<3>
    SLICE_X31Y77.COUT    Tbyp                  0.118   lcd_display/count_addsub0000<4>
                                                       lcd_display/Madd_count_addsub0000_cy<4>
                                                       lcd_display/Madd_count_addsub0000_cy<5>
    SLICE_X31Y78.CIN     net (fanout=1)        0.000   lcd_display/Madd_count_addsub0000_cy<5>
    SLICE_X31Y78.COUT    Tbyp                  0.118   lcd_display/count_addsub0000<6>
                                                       lcd_display/Madd_count_addsub0000_cy<6>
                                                       lcd_display/Madd_count_addsub0000_cy<7>
    SLICE_X31Y79.CIN     net (fanout=1)        0.000   lcd_display/Madd_count_addsub0000_cy<7>
    SLICE_X31Y79.COUT    Tbyp                  0.118   lcd_display/count_addsub0000<8>
                                                       lcd_display/Madd_count_addsub0000_cy<8>
                                                       lcd_display/Madd_count_addsub0000_cy<9>
    SLICE_X31Y80.CIN     net (fanout=1)        0.000   lcd_display/Madd_count_addsub0000_cy<9>
    SLICE_X31Y80.Y       Tciny                 0.869   lcd_display/count_addsub0000<10>
                                                       lcd_display/Madd_count_addsub0000_cy<10>
                                                       lcd_display/Madd_count_addsub0000_xor<11>
    SLICE_X32Y81.F4      net (fanout=2)        0.409   lcd_display/count_addsub0000<11>
    SLICE_X32Y81.X       Tilo                  0.759   N15
                                                       lcd_display/Mcompar_E_cmp_lt0000_lut<5>_SW0
    SLICE_X29Y79.G4      net (fanout=1)        0.615   N15
    SLICE_X29Y79.COUT    Topcyg                1.001   lcd_display/Mcompar_E_cmp_lt0000_cy<5>
                                                       lcd_display/Mcompar_E_cmp_lt0000_lut<5>
                                                       lcd_display/Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X29Y80.CIN     net (fanout=1)        0.000   lcd_display/Mcompar_E_cmp_lt0000_cy<5>
    SLICE_X29Y80.COUT    Tbyp                  0.118   lcd_display/Mcompar_E_cmp_lt0000_cy<7>
                                                       lcd_display/Mcompar_E_cmp_lt0000_cy<6>
                                                       lcd_display/Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X34Y80.SR      net (fanout=1)        1.039   lcd_display/Mcompar_E_cmp_lt0000_cy<7>
    SLICE_X34Y80.CLK     Tsrck                 0.910   lcd_display/E1
                                                       lcd_display/E
    -------------------------------------------------  ---------------------------
    Total                                      8.252ns (5.825ns logic, 2.427ns route)
                                                       (70.6% logic, 29.4% route)

--------------------------------------------------------------------------------

Paths for end point lcd_display/divider_1hz/clkout (SLICE_X40Y37.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.537ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd_display/divider_1hz/count_9 (FF)
  Destination:          lcd_display/divider_1hz/clkout (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.450ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.108 - 0.121)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd_display/divider_1hz/count_9 to lcd_display/divider_1hz/clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y39.YQ      Tcko                  0.587   lcd_display/divider_1hz/count<8>
                                                       lcd_display/divider_1hz/count_9
    SLICE_X31Y41.G1      net (fanout=3)        1.375   lcd_display/divider_1hz/count<9>
    SLICE_X31Y41.COUT    Topcyg                1.001   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<1>1
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_lut<1>1
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<1>_0
    SLICE_X31Y42.CIN     net (fanout=1)        0.000   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<1>1
    SLICE_X31Y42.COUT    Tbyp                  0.118   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<3>1
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<2>_0
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<3>_0
    SLICE_X31Y43.CIN     net (fanout=1)        0.000   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<3>1
    SLICE_X31Y43.COUT    Tbyp                  0.118   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<5>1
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<4>_0
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<5>_0
    SLICE_X31Y44.CIN     net (fanout=1)        0.000   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<5>1
    SLICE_X31Y44.COUT    Tbyp                  0.118   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<7>1
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<6>_0
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<7>_0
    SLICE_X31Y45.CIN     net (fanout=1)        0.000   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<7>1
    SLICE_X31Y45.COUT    Tbyp                  0.118   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<9>1
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<8>_0
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<9>_0
    SLICE_X31Y46.CIN     net (fanout=1)        0.000   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<9>1
    SLICE_X31Y46.XB      Tcinxb                0.404   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<10>1
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<10>_0
    SLICE_X40Y37.SR      net (fanout=1)        1.701   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<10>1
    SLICE_X40Y37.CLK     Tsrck                 0.910   lcd_display/divider_1hz/clkout
                                                       lcd_display/divider_1hz/clkout
    -------------------------------------------------  ---------------------------
    Total                                      6.450ns (3.374ns logic, 3.076ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.923ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd_display/divider_1hz/count_11 (FF)
  Destination:          lcd_display/divider_1hz/clkout (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.063ns (Levels of Logic = 5)
  Clock Path Skew:      -0.014ns (0.108 - 0.122)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd_display/divider_1hz/count_11 to lcd_display/divider_1hz/clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y40.YQ      Tcko                  0.587   lcd_display/divider_1hz/count<10>
                                                       lcd_display/divider_1hz/count_11
    SLICE_X31Y42.F4      net (fanout=3)        0.945   lcd_display/divider_1hz/count<11>
    SLICE_X31Y42.COUT    Topcyf                1.162   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<3>1
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_lut<2>1
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<2>_0
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<3>_0
    SLICE_X31Y43.CIN     net (fanout=1)        0.000   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<3>1
    SLICE_X31Y43.COUT    Tbyp                  0.118   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<5>1
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<4>_0
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<5>_0
    SLICE_X31Y44.CIN     net (fanout=1)        0.000   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<5>1
    SLICE_X31Y44.COUT    Tbyp                  0.118   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<7>1
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<6>_0
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<7>_0
    SLICE_X31Y45.CIN     net (fanout=1)        0.000   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<7>1
    SLICE_X31Y45.COUT    Tbyp                  0.118   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<9>1
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<8>_0
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<9>_0
    SLICE_X31Y46.CIN     net (fanout=1)        0.000   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<9>1
    SLICE_X31Y46.XB      Tcinxb                0.404   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<10>1
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<10>_0
    SLICE_X40Y37.SR      net (fanout=1)        1.701   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<10>1
    SLICE_X40Y37.CLK     Tsrck                 0.910   lcd_display/divider_1hz/clkout
                                                       lcd_display/divider_1hz/clkout
    -------------------------------------------------  ---------------------------
    Total                                      6.063ns (3.417ns logic, 2.646ns route)
                                                       (56.4% logic, 43.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     14.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lcd_display/divider_1hz/count_6 (FF)
  Destination:          lcd_display/divider_1hz/clkout (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.976ns (Levels of Logic = 6)
  Clock Path Skew:      -0.013ns (0.108 - 0.121)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: lcd_display/divider_1hz/count_6 to lcd_display/divider_1hz/clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y38.XQ      Tcko                  0.591   lcd_display/divider_1hz/count<6>
                                                       lcd_display/divider_1hz/count_6
    SLICE_X31Y41.F3      net (fanout=3)        0.736   lcd_display/divider_1hz/count<6>
    SLICE_X31Y41.COUT    Topcyf                1.162   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<1>1
                                                       lcd_display/divider_1hz/count<6>_rt.1
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<0>_0
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<1>_0
    SLICE_X31Y42.CIN     net (fanout=1)        0.000   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<1>1
    SLICE_X31Y42.COUT    Tbyp                  0.118   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<3>1
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<2>_0
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<3>_0
    SLICE_X31Y43.CIN     net (fanout=1)        0.000   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<3>1
    SLICE_X31Y43.COUT    Tbyp                  0.118   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<5>1
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<4>_0
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<5>_0
    SLICE_X31Y44.CIN     net (fanout=1)        0.000   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<5>1
    SLICE_X31Y44.COUT    Tbyp                  0.118   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<7>1
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<6>_0
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<7>_0
    SLICE_X31Y45.CIN     net (fanout=1)        0.000   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<7>1
    SLICE_X31Y45.COUT    Tbyp                  0.118   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<9>1
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<8>_0
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<9>_0
    SLICE_X31Y46.CIN     net (fanout=1)        0.000   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<9>1
    SLICE_X31Y46.XB      Tcinxb                0.404   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<10>1
                                                       lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<10>_0
    SLICE_X40Y37.SR      net (fanout=1)        1.701   lcd_display/divider_1hz/Mcompar_count_cmp_lt0000_cy<10>1
    SLICE_X40Y37.CLK     Tsrck                 0.910   lcd_display/divider_1hz/clkout
                                                       lcd_display/divider_1hz/clkout
    -------------------------------------------------  ---------------------------
    Total                                      5.976ns (3.539ns logic, 2.437ns route)
                                                       (59.2% logic, 40.8% route)

--------------------------------------------------------------------------------

Paths for end point timer_ctrl/divider_1hz/clkout (SLICE_X36Y68.SR), 20 paths
--------------------------------------------------------------------------------
Slack (setup path):     13.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_ctrl/divider_1hz/count_12 (FF)
  Destination:          timer_ctrl/divider_1hz/clkout (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.436ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: timer_ctrl/divider_1hz/count_12 to timer_ctrl/divider_1hz/clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y77.XQ      Tcko                  0.591   timer_ctrl/divider_1hz/count<12>
                                                       timer_ctrl/divider_1hz/count_12
    SLICE_X25Y76.F1      net (fanout=3)        1.174   timer_ctrl/divider_1hz/count<12>
    SLICE_X25Y76.COUT    Topcyf                1.162   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<3>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_lut<2>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<2>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<3>
    SLICE_X25Y77.CIN     net (fanout=1)        0.000   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<3>
    SLICE_X25Y77.COUT    Tbyp                  0.118   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<5>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<4>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<5>
    SLICE_X25Y78.CIN     net (fanout=1)        0.000   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<5>
    SLICE_X25Y78.COUT    Tbyp                  0.118   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<7>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<6>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<7>
    SLICE_X25Y79.CIN     net (fanout=1)        0.000   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<7>
    SLICE_X25Y79.COUT    Tbyp                  0.118   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<9>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<8>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<9>
    SLICE_X25Y80.CIN     net (fanout=1)        0.000   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<9>
    SLICE_X25Y80.XB      Tcinxb                0.404   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<10>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<10>
    SLICE_X36Y68.SR      net (fanout=1)        1.841   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<10>
    SLICE_X36Y68.CLK     Tsrck                 0.910   timer_ctrl/divider_1hz/clkout
                                                       timer_ctrl/divider_1hz/clkout
    -------------------------------------------------  ---------------------------
    Total                                      6.436ns (3.421ns logic, 3.015ns route)
                                                       (53.2% logic, 46.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_ctrl/divider_1hz/count_13 (FF)
  Destination:          timer_ctrl/divider_1hz/clkout (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.347ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: timer_ctrl/divider_1hz/count_13 to timer_ctrl/divider_1hz/clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y77.YQ      Tcko                  0.587   timer_ctrl/divider_1hz/count<12>
                                                       timer_ctrl/divider_1hz/count_13
    SLICE_X25Y76.F2      net (fanout=3)        1.089   timer_ctrl/divider_1hz/count<13>
    SLICE_X25Y76.COUT    Topcyf                1.162   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<3>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_lut<2>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<2>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<3>
    SLICE_X25Y77.CIN     net (fanout=1)        0.000   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<3>
    SLICE_X25Y77.COUT    Tbyp                  0.118   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<5>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<4>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<5>
    SLICE_X25Y78.CIN     net (fanout=1)        0.000   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<5>
    SLICE_X25Y78.COUT    Tbyp                  0.118   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<7>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<6>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<7>
    SLICE_X25Y79.CIN     net (fanout=1)        0.000   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<7>
    SLICE_X25Y79.COUT    Tbyp                  0.118   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<9>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<8>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<9>
    SLICE_X25Y80.CIN     net (fanout=1)        0.000   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<9>
    SLICE_X25Y80.XB      Tcinxb                0.404   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<10>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<10>
    SLICE_X36Y68.SR      net (fanout=1)        1.841   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<10>
    SLICE_X36Y68.CLK     Tsrck                 0.910   timer_ctrl/divider_1hz/clkout
                                                       timer_ctrl/divider_1hz/clkout
    -------------------------------------------------  ---------------------------
    Total                                      6.347ns (3.417ns logic, 2.930ns route)
                                                       (53.8% logic, 46.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.721ns (requirement - (data path - clock path skew + uncertainty))
  Source:               timer_ctrl/divider_1hz/count_11 (FF)
  Destination:          timer_ctrl/divider_1hz/clkout (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.279ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: timer_ctrl/divider_1hz/count_11 to timer_ctrl/divider_1hz/clkout
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y76.YQ      Tcko                  0.587   timer_ctrl/divider_1hz/count<10>
                                                       timer_ctrl/divider_1hz/count_11
    SLICE_X25Y76.F3      net (fanout=3)        1.021   timer_ctrl/divider_1hz/count<11>
    SLICE_X25Y76.COUT    Topcyf                1.162   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<3>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_lut<2>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<2>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<3>
    SLICE_X25Y77.CIN     net (fanout=1)        0.000   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<3>
    SLICE_X25Y77.COUT    Tbyp                  0.118   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<5>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<4>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<5>
    SLICE_X25Y78.CIN     net (fanout=1)        0.000   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<5>
    SLICE_X25Y78.COUT    Tbyp                  0.118   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<7>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<6>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<7>
    SLICE_X25Y79.CIN     net (fanout=1)        0.000   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<7>
    SLICE_X25Y79.COUT    Tbyp                  0.118   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<9>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<8>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<9>
    SLICE_X25Y80.CIN     net (fanout=1)        0.000   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<9>
    SLICE_X25Y80.XB      Tcinxb                0.404   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<10>
                                                       timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<10>
    SLICE_X36Y68.SR      net (fanout=1)        1.841   timer_ctrl/divider_1hz/Mcompar_clkout_cmp_lt0000_cy<10>
    SLICE_X36Y68.CLK     Tsrck                 0.910   timer_ctrl/divider_1hz/clkout
                                                       timer_ctrl/divider_1hz/clkout
    -------------------------------------------------  ---------------------------
    Total                                      6.279ns (3.417ns logic, 2.862ns route)
                                                       (54.4% logic, 45.6% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point timer_ctrl/divider_1hz/count_4 (SLICE_X21Y73.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               timer_ctrl/divider_1hz/count_4 (FF)
  Destination:          timer_ctrl/divider_1hz/count_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: timer_ctrl/divider_1hz/count_4 to timer_ctrl/divider_1hz/count_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y73.XQ      Tcko                  0.473   timer_ctrl/divider_1hz/count<4>
                                                       timer_ctrl/divider_1hz/count_4
    SLICE_X21Y73.F4      net (fanout=2)        0.333   timer_ctrl/divider_1hz/count<4>
    SLICE_X21Y73.CLK     Tckf        (-Th)    -0.801   timer_ctrl/divider_1hz/count<4>
                                                       timer_ctrl/divider_1hz/count<4>_rt
                                                       timer_ctrl/divider_1hz/Mcount_count_xor<4>
                                                       timer_ctrl/divider_1hz/count_4
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point timer_ctrl/divider_1hz/count_8 (SLICE_X21Y75.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               timer_ctrl/divider_1hz/count_8 (FF)
  Destination:          timer_ctrl/divider_1hz/count_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: timer_ctrl/divider_1hz/count_8 to timer_ctrl/divider_1hz/count_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y75.XQ      Tcko                  0.473   timer_ctrl/divider_1hz/count<8>
                                                       timer_ctrl/divider_1hz/count_8
    SLICE_X21Y75.F4      net (fanout=3)        0.333   timer_ctrl/divider_1hz/count<8>
    SLICE_X21Y75.CLK     Tckf        (-Th)    -0.801   timer_ctrl/divider_1hz/count<8>
                                                       timer_ctrl/divider_1hz/count<8>_rt
                                                       timer_ctrl/divider_1hz/Mcount_count_xor<8>
                                                       timer_ctrl/divider_1hz/count_8
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Paths for end point timer_ctrl/divider_1hz/count_20 (SLICE_X21Y81.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.607ns (requirement - (clock path skew + uncertainty - data path))
  Source:               timer_ctrl/divider_1hz/count_20 (FF)
  Destination:          timer_ctrl/divider_1hz/count_20 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: timer_ctrl/divider_1hz/count_20 to timer_ctrl/divider_1hz/count_20
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y81.XQ      Tcko                  0.473   timer_ctrl/divider_1hz/count<20>
                                                       timer_ctrl/divider_1hz/count_20
    SLICE_X21Y81.F4      net (fanout=3)        0.333   timer_ctrl/divider_1hz/count<20>
    SLICE_X21Y81.CLK     Tckf        (-Th)    -0.801   timer_ctrl/divider_1hz/count<20>
                                                       timer_ctrl/divider_1hz/count<20>_rt
                                                       timer_ctrl/divider_1hz/Mcount_count_xor<20>
                                                       timer_ctrl/divider_1hz/count_20
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (1.274ns logic, 0.333ns route)
                                                       (79.3% logic, 20.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: divider_beep/count<0>/CLK
  Logical resource: divider_beep/count_0/CK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.826ns (Tch)
  Physical resource: divider_beep/count<0>/CLK
  Logical resource: divider_beep/count_0/CK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.348ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.652ns (605.327MHz) (Tcp)
  Physical resource: divider_beep/count<0>/CLK
  Logical resource: divider_beep/count_0/CK
  Location pin: SLICE_X0Y54.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.467|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4719 paths, 0 nets, and 641 connections

Design statistics:
   Minimum period:   8.467ns{1}   (Maximum frequency: 118.106MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 14 10:42:15 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 178 MB



