--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2743 paths analyzed, 483 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.544ns.
--------------------------------------------------------------------------------
Slack:                  13.456ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.913ns (Levels of Logic = 3)
  Clock Path Skew:      -0.596ns (0.295 - 0.891)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y21.Q4     Tickq                 1.778   tester/M_mode_q
                                                       tester/M_mode_q
    SLICE_X12Y32.C1      net (fanout=19)       2.230   tester/M_mode_q
    SLICE_X12Y32.C       Tilo                  0.255   tester/M_state_q_FSM_FFd2-In1
                                                       tester/M_state_q_FSM_FFd2-In5_SW1
    SLICE_X12Y32.B5      net (fanout=1)        0.416   tester/N22
    SLICE_X12Y32.B       Tilo                  0.254   tester/M_state_q_FSM_FFd2-In1
                                                       tester/M_state_q_FSM_FFd2-In5
    SLICE_X12Y31.B3      net (fanout=1)        0.641   tester/M_state_q_FSM_FFd2-In6
    SLICE_X12Y31.CLK     Tas                   0.339   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd2-In7
                                                       tester/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.913ns (2.626ns logic, 3.287ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Slack:                  13.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.851ns (Levels of Logic = 3)
  Clock Path Skew:      -0.596ns (0.295 - 0.891)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y21.Q4     Tickq                 1.778   tester/M_mode_q
                                                       tester/M_mode_q
    SLICE_X12Y32.D3      net (fanout=19)       2.051   tester/M_mode_q
    SLICE_X12Y32.D       Tilo                  0.254   tester/M_state_q_FSM_FFd2-In1
                                                       tester/M_state_q_FSM_FFd2-In1
    SLICE_X12Y32.B1      net (fanout=1)        0.534   tester/M_state_q_FSM_FFd2-In1
    SLICE_X12Y32.B       Tilo                  0.254   tester/M_state_q_FSM_FFd2-In1
                                                       tester/M_state_q_FSM_FFd2-In5
    SLICE_X12Y31.B3      net (fanout=1)        0.641   tester/M_state_q_FSM_FFd2-In6
    SLICE_X12Y31.CLK     Tas                   0.339   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd2-In7
                                                       tester/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.851ns (2.625ns logic, 3.226ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Slack:                  13.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.816ns (Levels of Logic = 3)
  Clock Path Skew:      -0.596ns (0.295 - 0.891)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y21.Q4     Tickq                 1.778   tester/M_mode_q
                                                       tester/M_mode_q
    SLICE_X12Y32.A2      net (fanout=19)       2.407   tester/M_mode_q
    SLICE_X12Y32.A       Tilo                  0.254   tester/M_state_q_FSM_FFd2-In1
                                                       tester/M_state_q_FSM_FFd2-In5_SW0
    SLICE_X12Y32.B6      net (fanout=1)        0.143   tester/N21
    SLICE_X12Y32.B       Tilo                  0.254   tester/M_state_q_FSM_FFd2-In1
                                                       tester/M_state_q_FSM_FFd2-In5
    SLICE_X12Y31.B3      net (fanout=1)        0.641   tester/M_state_q_FSM_FFd2-In6
    SLICE_X12Y31.CLK     Tas                   0.339   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd2-In7
                                                       tester/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.816ns (2.625ns logic, 3.191ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Slack:                  13.602ns (requirement - (data path - clock path skew + uncertainty))
  Source:               io_button_centre_button_conditioner/M_ctr_q_5 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.296ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.682 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: io_button_centre_button_conditioner/M_ctr_q_5 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y39.BQ       Tcko                  0.525   io_button_centre_button_conditioner/M_ctr_q[7]
                                                       io_button_centre_button_conditioner/M_ctr_q_5
    SLICE_X1Y39.B1       net (fanout=2)        0.803   io_button_centre_button_conditioner/M_ctr_q[5]
    SLICE_X1Y39.B        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_button_conditioner/out1
    SLICE_X1Y39.A2       net (fanout=3)        1.210   out
    SLICE_X1Y39.A        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_edge_detector/out1
    SLICE_X12Y20.C4      net (fanout=2)        2.817   M_io_button_centre_edge_detector_out
    SLICE_X12Y20.CLK     Tas                   0.423   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In4_G
                                                       tester/M_state_q_FSM_FFd4-In4
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.296ns (1.466ns logic, 4.830ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  13.638ns (requirement - (data path - clock path skew + uncertainty))
  Source:               io_button_centre_button_conditioner/M_ctr_q_5 (FF)
  Destination:          tester/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.265ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.687 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: io_button_centre_button_conditioner/M_ctr_q_5 to tester/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y39.BQ       Tcko                  0.525   io_button_centre_button_conditioner/M_ctr_q[7]
                                                       io_button_centre_button_conditioner/M_ctr_q_5
    SLICE_X1Y39.B1       net (fanout=2)        0.803   io_button_centre_button_conditioner/M_ctr_q[5]
    SLICE_X1Y39.B        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_button_conditioner/out1
    SLICE_X1Y39.A2       net (fanout=3)        1.210   out
    SLICE_X1Y39.A        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_edge_detector/out1
    SLICE_X12Y31.A5      net (fanout=2)        2.069   M_io_button_centre_edge_detector_out
    SLICE_X12Y31.A       Tilo                  0.254   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd2-In11
    SLICE_X12Y31.C1      net (fanout=2)        0.547   tester/M_state_q_FSM_FFd2-In11
    SLICE_X12Y31.CLK     Tas                   0.339   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3-In3
                                                       tester/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.265ns (1.636ns logic, 4.629ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  13.839ns (requirement - (data path - clock path skew + uncertainty))
  Source:               io_button_centre_button_conditioner/M_ctr_q_3 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.057ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (0.682 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: io_button_centre_button_conditioner/M_ctr_q_3 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y38.DQ       Tcko                  0.525   io_button_centre_button_conditioner/M_ctr_q[3]
                                                       io_button_centre_button_conditioner/M_ctr_q_3
    SLICE_X1Y39.B3       net (fanout=2)        0.564   io_button_centre_button_conditioner/M_ctr_q[3]
    SLICE_X1Y39.B        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_button_conditioner/out1
    SLICE_X1Y39.A2       net (fanout=3)        1.210   out
    SLICE_X1Y39.A        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_edge_detector/out1
    SLICE_X12Y20.C4      net (fanout=2)        2.817   M_io_button_centre_edge_detector_out
    SLICE_X12Y20.CLK     Tas                   0.423   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In4_G
                                                       tester/M_state_q_FSM_FFd4-In4
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.057ns (1.466ns logic, 4.591ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  13.851ns (requirement - (data path - clock path skew + uncertainty))
  Source:               io_button_centre_button_conditioner/M_ctr_q_7 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.047ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.682 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: io_button_centre_button_conditioner/M_ctr_q_7 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y39.DQ       Tcko                  0.525   io_button_centre_button_conditioner/M_ctr_q[7]
                                                       io_button_centre_button_conditioner/M_ctr_q_7
    SLICE_X1Y39.B2       net (fanout=2)        0.554   io_button_centre_button_conditioner/M_ctr_q[7]
    SLICE_X1Y39.B        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_button_conditioner/out1
    SLICE_X1Y39.A2       net (fanout=3)        1.210   out
    SLICE_X1Y39.A        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_edge_detector/out1
    SLICE_X12Y20.C4      net (fanout=2)        2.817   M_io_button_centre_edge_detector_out
    SLICE_X12Y20.CLK     Tas                   0.423   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In4_G
                                                       tester/M_state_q_FSM_FFd4-In4
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      6.047ns (1.466ns logic, 4.581ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack:                  13.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               io_button_centre_button_conditioner/M_ctr_q_3 (FF)
  Destination:          tester/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.026ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.687 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: io_button_centre_button_conditioner/M_ctr_q_3 to tester/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y38.DQ       Tcko                  0.525   io_button_centre_button_conditioner/M_ctr_q[3]
                                                       io_button_centre_button_conditioner/M_ctr_q_3
    SLICE_X1Y39.B3       net (fanout=2)        0.564   io_button_centre_button_conditioner/M_ctr_q[3]
    SLICE_X1Y39.B        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_button_conditioner/out1
    SLICE_X1Y39.A2       net (fanout=3)        1.210   out
    SLICE_X1Y39.A        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_edge_detector/out1
    SLICE_X12Y31.A5      net (fanout=2)        2.069   M_io_button_centre_edge_detector_out
    SLICE_X12Y31.A       Tilo                  0.254   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd2-In11
    SLICE_X12Y31.C1      net (fanout=2)        0.547   tester/M_state_q_FSM_FFd2-In11
    SLICE_X12Y31.CLK     Tas                   0.339   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3-In3
                                                       tester/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.026ns (1.636ns logic, 4.390ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------
Slack:                  13.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               io_button_centre_button_conditioner/M_ctr_q_7 (FF)
  Destination:          tester/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.016ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.687 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: io_button_centre_button_conditioner/M_ctr_q_7 to tester/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y39.DQ       Tcko                  0.525   io_button_centre_button_conditioner/M_ctr_q[7]
                                                       io_button_centre_button_conditioner/M_ctr_q_7
    SLICE_X1Y39.B2       net (fanout=2)        0.554   io_button_centre_button_conditioner/M_ctr_q[7]
    SLICE_X1Y39.B        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_button_conditioner/out1
    SLICE_X1Y39.A2       net (fanout=3)        1.210   out
    SLICE_X1Y39.A        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_edge_detector/out1
    SLICE_X12Y31.A5      net (fanout=2)        2.069   M_io_button_centre_edge_detector_out
    SLICE_X12Y31.A       Tilo                  0.254   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd2-In11
    SLICE_X12Y31.C1      net (fanout=2)        0.547   tester/M_state_q_FSM_FFd2-In11
    SLICE_X12Y31.CLK     Tas                   0.339   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3-In3
                                                       tester/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      6.016ns (1.636ns logic, 4.380ns route)
                                                       (27.2% logic, 72.8% route)

--------------------------------------------------------------------------------
Slack:                  13.961ns (requirement - (data path - clock path skew + uncertainty))
  Source:               io_button_centre_button_conditioner/M_ctr_q_4 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.937ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.682 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: io_button_centre_button_conditioner/M_ctr_q_4 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y39.AQ       Tcko                  0.525   io_button_centre_button_conditioner/M_ctr_q[7]
                                                       io_button_centre_button_conditioner/M_ctr_q_4
    SLICE_X1Y39.B5       net (fanout=2)        0.444   io_button_centre_button_conditioner/M_ctr_q[4]
    SLICE_X1Y39.B        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_button_conditioner/out1
    SLICE_X1Y39.A2       net (fanout=3)        1.210   out
    SLICE_X1Y39.A        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_edge_detector/out1
    SLICE_X12Y20.C4      net (fanout=2)        2.817   M_io_button_centre_edge_detector_out
    SLICE_X12Y20.CLK     Tas                   0.423   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In4_G
                                                       tester/M_state_q_FSM_FFd4-In4
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.937ns (1.466ns logic, 4.471ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack:                  13.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               io_button_centre_button_conditioner/M_ctr_q_4 (FF)
  Destination:          tester/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.906ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.687 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: io_button_centre_button_conditioner/M_ctr_q_4 to tester/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y39.AQ       Tcko                  0.525   io_button_centre_button_conditioner/M_ctr_q[7]
                                                       io_button_centre_button_conditioner/M_ctr_q_4
    SLICE_X1Y39.B5       net (fanout=2)        0.444   io_button_centre_button_conditioner/M_ctr_q[4]
    SLICE_X1Y39.B        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_button_conditioner/out1
    SLICE_X1Y39.A2       net (fanout=3)        1.210   out
    SLICE_X1Y39.A        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_edge_detector/out1
    SLICE_X12Y31.A5      net (fanout=2)        2.069   M_io_button_centre_edge_detector_out
    SLICE_X12Y31.A       Tilo                  0.254   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd2-In11
    SLICE_X12Y31.C1      net (fanout=2)        0.547   tester/M_state_q_FSM_FFd2-In11
    SLICE_X12Y31.CLK     Tas                   0.339   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3-In3
                                                       tester/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.906ns (1.636ns logic, 4.270ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack:                  14.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               io_button_centre_button_conditioner/M_ctr_q_5 (FF)
  Destination:          tester/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.868ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.687 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: io_button_centre_button_conditioner/M_ctr_q_5 to tester/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y39.BQ       Tcko                  0.525   io_button_centre_button_conditioner/M_ctr_q[7]
                                                       io_button_centre_button_conditioner/M_ctr_q_5
    SLICE_X1Y39.B1       net (fanout=2)        0.803   io_button_centre_button_conditioner/M_ctr_q[5]
    SLICE_X1Y39.B        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_button_conditioner/out1
    SLICE_X1Y39.A2       net (fanout=3)        1.210   out
    SLICE_X1Y39.A        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_edge_detector/out1
    SLICE_X12Y31.A5      net (fanout=2)        2.069   M_io_button_centre_edge_detector_out
    SLICE_X12Y31.A       Tilo                  0.254   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd2-In11
    SLICE_X12Y31.B6      net (fanout=2)        0.150   tester/M_state_q_FSM_FFd2-In11
    SLICE_X12Y31.CLK     Tas                   0.339   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd2-In7
                                                       tester/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.868ns (1.636ns logic, 4.232ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack:                  14.036ns (requirement - (data path - clock path skew + uncertainty))
  Source:               io_button_left_button_conditioner/M_ctr_q_5 (FF)
  Destination:          tester/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.904ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.687 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: io_button_left_button_conditioner/M_ctr_q_5 to tester/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.BQ      Tcko                  0.525   io_button_left_button_conditioner/M_ctr_q[7]
                                                       io_button_left_button_conditioner/M_ctr_q_5
    SLICE_X12Y34.C4      net (fanout=2)        1.299   io_button_left_button_conditioner/M_ctr_q[5]
    SLICE_X12Y34.C       Tilo                  0.255   M_io_button_left_edge_detector_out
                                                       io_button_left_button_conditioner/out1
    SLICE_X12Y33.A1      net (fanout=3)        1.603   out_1
    SLICE_X12Y33.A       Tilo                  0.254   M_last_q_0
                                                       io_button_left_button_conditioner/out4
    SLICE_X12Y33.C1      net (fanout=3)        0.553   M_io_button_left_button_conditioner_out
    SLICE_X12Y33.C       Tilo                  0.255   M_last_q_0
                                                       tester/M_state_q_FSM_FFd3-In2
    SLICE_X12Y31.C3      net (fanout=1)        0.821   tester/M_state_q_FSM_FFd3-In2
    SLICE_X12Y31.CLK     Tas                   0.339   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3-In3
                                                       tester/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.904ns (1.628ns logic, 4.276ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack:                  14.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               io_button_centre_button_conditioner/M_ctr_q_6 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.856ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.682 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: io_button_centre_button_conditioner/M_ctr_q_6 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y39.CQ       Tcko                  0.525   io_button_centre_button_conditioner/M_ctr_q[7]
                                                       io_button_centre_button_conditioner/M_ctr_q_6
    SLICE_X1Y39.B4       net (fanout=2)        0.363   io_button_centre_button_conditioner/M_ctr_q[6]
    SLICE_X1Y39.B        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_button_conditioner/out1
    SLICE_X1Y39.A2       net (fanout=3)        1.210   out
    SLICE_X1Y39.A        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_edge_detector/out1
    SLICE_X12Y20.C4      net (fanout=2)        2.817   M_io_button_centre_edge_detector_out
    SLICE_X12Y20.CLK     Tas                   0.423   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In4_G
                                                       tester/M_state_q_FSM_FFd4-In4
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.856ns (1.466ns logic, 4.390ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack:                  14.066ns (requirement - (data path - clock path skew + uncertainty))
  Source:               io_button_centre_button_conditioner/M_ctr_q_2 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.830ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (0.682 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: io_button_centre_button_conditioner/M_ctr_q_2 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y38.CQ       Tcko                  0.525   io_button_centre_button_conditioner/M_ctr_q[3]
                                                       io_button_centre_button_conditioner/M_ctr_q_2
    SLICE_X1Y39.B6       net (fanout=2)        0.337   io_button_centre_button_conditioner/M_ctr_q[2]
    SLICE_X1Y39.B        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_button_conditioner/out1
    SLICE_X1Y39.A2       net (fanout=3)        1.210   out
    SLICE_X1Y39.A        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_edge_detector/out1
    SLICE_X12Y20.C4      net (fanout=2)        2.817   M_io_button_centre_edge_detector_out
    SLICE_X12Y20.CLK     Tas                   0.423   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In4_G
                                                       tester/M_state_q_FSM_FFd4-In4
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.830ns (1.466ns logic, 4.364ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack:                  14.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               io_button_centre_button_conditioner/M_ctr_q_6 (FF)
  Destination:          tester/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.825ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.687 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: io_button_centre_button_conditioner/M_ctr_q_6 to tester/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y39.CQ       Tcko                  0.525   io_button_centre_button_conditioner/M_ctr_q[7]
                                                       io_button_centre_button_conditioner/M_ctr_q_6
    SLICE_X1Y39.B4       net (fanout=2)        0.363   io_button_centre_button_conditioner/M_ctr_q[6]
    SLICE_X1Y39.B        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_button_conditioner/out1
    SLICE_X1Y39.A2       net (fanout=3)        1.210   out
    SLICE_X1Y39.A        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_edge_detector/out1
    SLICE_X12Y31.A5      net (fanout=2)        2.069   M_io_button_centre_edge_detector_out
    SLICE_X12Y31.A       Tilo                  0.254   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd2-In11
    SLICE_X12Y31.C1      net (fanout=2)        0.547   tester/M_state_q_FSM_FFd2-In11
    SLICE_X12Y31.CLK     Tas                   0.339   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3-In3
                                                       tester/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.825ns (1.636ns logic, 4.189ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack:                  14.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               io_button_centre_button_conditioner/M_ctr_q_8 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.800ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.682 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: io_button_centre_button_conditioner/M_ctr_q_8 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y40.AQ       Tcko                  0.525   io_button_centre_button_conditioner/M_ctr_q[11]
                                                       io_button_centre_button_conditioner/M_ctr_q_8
    SLICE_X1Y40.A1       net (fanout=2)        0.748   io_button_centre_button_conditioner/M_ctr_q[8]
    SLICE_X1Y40.A        Tilo                  0.259   M_io_button_centre_button_conditioner_out_inv
                                                       io_button_centre_button_conditioner/out3
    SLICE_X1Y39.A1       net (fanout=3)        0.769   out2
    SLICE_X1Y39.A        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_edge_detector/out1
    SLICE_X12Y20.C4      net (fanout=2)        2.817   M_io_button_centre_edge_detector_out
    SLICE_X12Y20.CLK     Tas                   0.423   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In4_G
                                                       tester/M_state_q_FSM_FFd4-In4
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.800ns (1.466ns logic, 4.334ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack:                  14.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               io_button_centre_button_conditioner/M_ctr_q_2 (FF)
  Destination:          tester/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.799ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.687 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: io_button_centre_button_conditioner/M_ctr_q_2 to tester/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y38.CQ       Tcko                  0.525   io_button_centre_button_conditioner/M_ctr_q[3]
                                                       io_button_centre_button_conditioner/M_ctr_q_2
    SLICE_X1Y39.B6       net (fanout=2)        0.337   io_button_centre_button_conditioner/M_ctr_q[2]
    SLICE_X1Y39.B        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_button_conditioner/out1
    SLICE_X1Y39.A2       net (fanout=3)        1.210   out
    SLICE_X1Y39.A        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_edge_detector/out1
    SLICE_X12Y31.A5      net (fanout=2)        2.069   M_io_button_centre_edge_detector_out
    SLICE_X12Y31.A       Tilo                  0.254   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd2-In11
    SLICE_X12Y31.C1      net (fanout=2)        0.547   tester/M_state_q_FSM_FFd2-In11
    SLICE_X12Y31.CLK     Tas                   0.339   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3-In3
                                                       tester/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.799ns (1.636ns logic, 4.163ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack:                  14.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               io_button_centre_button_conditioner/M_ctr_q_8 (FF)
  Destination:          tester/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.769ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.687 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: io_button_centre_button_conditioner/M_ctr_q_8 to tester/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y40.AQ       Tcko                  0.525   io_button_centre_button_conditioner/M_ctr_q[11]
                                                       io_button_centre_button_conditioner/M_ctr_q_8
    SLICE_X1Y40.A1       net (fanout=2)        0.748   io_button_centre_button_conditioner/M_ctr_q[8]
    SLICE_X1Y40.A        Tilo                  0.259   M_io_button_centre_button_conditioner_out_inv
                                                       io_button_centre_button_conditioner/out3
    SLICE_X1Y39.A1       net (fanout=3)        0.769   out2
    SLICE_X1Y39.A        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_edge_detector/out1
    SLICE_X12Y31.A5      net (fanout=2)        2.069   M_io_button_centre_edge_detector_out
    SLICE_X12Y31.A       Tilo                  0.254   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd2-In11
    SLICE_X12Y31.C1      net (fanout=2)        0.547   tester/M_state_q_FSM_FFd2-In11
    SLICE_X12Y31.CLK     Tas                   0.339   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3-In3
                                                       tester/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.769ns (1.636ns logic, 4.133ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack:                  14.224ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tester/M_mode_q (FF)
  Destination:          tester/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.145ns (Levels of Logic = 2)
  Clock Path Skew:      -0.596ns (0.295 - 0.891)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: tester/M_mode_q to tester/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    ILOGIC_X12Y21.Q4     Tickq                 1.778   tester/M_mode_q
                                                       tester/M_mode_q
    SLICE_X12Y33.B3      net (fanout=19)       2.325   tester/M_mode_q
    SLICE_X12Y33.B       Tilo                  0.254   M_last_q_0
                                                       tester/M_state_q_FSM_FFd2-In6
    SLICE_X12Y31.B5      net (fanout=1)        0.449   tester/M_state_q_FSM_FFd2-In7
    SLICE_X12Y31.CLK     Tas                   0.339   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd2-In7
                                                       tester/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.145ns (2.371ns logic, 2.774ns route)
                                                       (46.1% logic, 53.9% route)

--------------------------------------------------------------------------------
Slack:                  14.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               io_button_left_button_conditioner/M_ctr_q_5 (FF)
  Destination:          tester/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.675ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.687 - 0.712)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: io_button_left_button_conditioner/M_ctr_q_5 to tester/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y36.BQ      Tcko                  0.525   io_button_left_button_conditioner/M_ctr_q[7]
                                                       io_button_left_button_conditioner/M_ctr_q_5
    SLICE_X12Y34.C4      net (fanout=2)        1.299   io_button_left_button_conditioner/M_ctr_q[5]
    SLICE_X12Y34.C       Tilo                  0.255   M_io_button_left_edge_detector_out
                                                       io_button_left_button_conditioner/out1
    SLICE_X12Y33.A1      net (fanout=3)        1.603   out_1
    SLICE_X12Y33.A       Tilo                  0.254   M_last_q_0
                                                       io_button_left_button_conditioner/out4
    SLICE_X12Y32.B4      net (fanout=3)        0.505   M_io_button_left_button_conditioner_out
    SLICE_X12Y32.B       Tilo                  0.254   tester/M_state_q_FSM_FFd2-In1
                                                       tester/M_state_q_FSM_FFd2-In5
    SLICE_X12Y31.B3      net (fanout=1)        0.641   tester/M_state_q_FSM_FFd2-In6
    SLICE_X12Y31.CLK     Tas                   0.339   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd2-In7
                                                       tester/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.675ns (1.627ns logic, 4.048ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  14.265ns (requirement - (data path - clock path skew + uncertainty))
  Source:               io_button_centre_button_conditioner/M_ctr_q_18 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.628ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.682 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: io_button_centre_button_conditioner/M_ctr_q_18 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y42.CQ       Tcko                  0.525   io_button_centre_button_conditioner/M_ctr_q[19]
                                                       io_button_centre_button_conditioner/M_ctr_q_18
    SLICE_X1Y39.D1       net (fanout=2)        0.973   io_button_centre_button_conditioner/M_ctr_q[18]
    SLICE_X1Y39.D        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_button_conditioner/out2
    SLICE_X1Y39.A3       net (fanout=3)        0.372   out1
    SLICE_X1Y39.A        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_edge_detector/out1
    SLICE_X12Y20.C4      net (fanout=2)        2.817   M_io_button_centre_edge_detector_out
    SLICE_X12Y20.CLK     Tas                   0.423   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In4_G
                                                       tester/M_state_q_FSM_FFd4-In4
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.628ns (1.466ns logic, 4.162ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack:                  14.268ns (requirement - (data path - clock path skew + uncertainty))
  Source:               io_button_centre_button_conditioner/M_ctr_q_19 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.625ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.682 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: io_button_centre_button_conditioner/M_ctr_q_19 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y42.DQ       Tcko                  0.525   io_button_centre_button_conditioner/M_ctr_q[19]
                                                       io_button_centre_button_conditioner/M_ctr_q_19
    SLICE_X1Y39.D2       net (fanout=2)        0.970   io_button_centre_button_conditioner/M_ctr_q[19]
    SLICE_X1Y39.D        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_button_conditioner/out2
    SLICE_X1Y39.A3       net (fanout=3)        0.372   out1
    SLICE_X1Y39.A        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_edge_detector/out1
    SLICE_X12Y20.C4      net (fanout=2)        2.817   M_io_button_centre_edge_detector_out
    SLICE_X12Y20.CLK     Tas                   0.423   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In4_G
                                                       tester/M_state_q_FSM_FFd4-In4
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.625ns (1.466ns logic, 4.159ns route)
                                                       (26.1% logic, 73.9% route)

--------------------------------------------------------------------------------
Slack:                  14.272ns (requirement - (data path - clock path skew + uncertainty))
  Source:               io_button_centre_button_conditioner/M_ctr_q_3 (FF)
  Destination:          tester/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.629ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.687 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: io_button_centre_button_conditioner/M_ctr_q_3 to tester/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y38.DQ       Tcko                  0.525   io_button_centre_button_conditioner/M_ctr_q[3]
                                                       io_button_centre_button_conditioner/M_ctr_q_3
    SLICE_X1Y39.B3       net (fanout=2)        0.564   io_button_centre_button_conditioner/M_ctr_q[3]
    SLICE_X1Y39.B        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_button_conditioner/out1
    SLICE_X1Y39.A2       net (fanout=3)        1.210   out
    SLICE_X1Y39.A        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_edge_detector/out1
    SLICE_X12Y31.A5      net (fanout=2)        2.069   M_io_button_centre_edge_detector_out
    SLICE_X12Y31.A       Tilo                  0.254   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd2-In11
    SLICE_X12Y31.B6      net (fanout=2)        0.150   tester/M_state_q_FSM_FFd2-In11
    SLICE_X12Y31.CLK     Tas                   0.339   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd2-In7
                                                       tester/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.629ns (1.636ns logic, 3.993ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  14.284ns (requirement - (data path - clock path skew + uncertainty))
  Source:               io_button_centre_button_conditioner/M_ctr_q_7 (FF)
  Destination:          tester/M_state_q_FSM_FFd2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.619ns (Levels of Logic = 4)
  Clock Path Skew:      -0.062ns (0.687 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: io_button_centre_button_conditioner/M_ctr_q_7 to tester/M_state_q_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y39.DQ       Tcko                  0.525   io_button_centre_button_conditioner/M_ctr_q[7]
                                                       io_button_centre_button_conditioner/M_ctr_q_7
    SLICE_X1Y39.B2       net (fanout=2)        0.554   io_button_centre_button_conditioner/M_ctr_q[7]
    SLICE_X1Y39.B        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_button_conditioner/out1
    SLICE_X1Y39.A2       net (fanout=3)        1.210   out
    SLICE_X1Y39.A        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_edge_detector/out1
    SLICE_X12Y31.A5      net (fanout=2)        2.069   M_io_button_centre_edge_detector_out
    SLICE_X12Y31.A       Tilo                  0.254   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd2-In11
    SLICE_X12Y31.B6      net (fanout=2)        0.150   tester/M_state_q_FSM_FFd2-In11
    SLICE_X12Y31.CLK     Tas                   0.339   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd2-In7
                                                       tester/M_state_q_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      5.619ns (1.636ns logic, 3.983ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack:                  14.291ns (requirement - (data path - clock path skew + uncertainty))
  Source:               io_button_centre_button_conditioner/M_ctr_q_13 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.605ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (0.682 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: io_button_centre_button_conditioner/M_ctr_q_13 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y41.BQ       Tcko                  0.525   io_button_centre_button_conditioner/M_ctr_q[15]
                                                       io_button_centre_button_conditioner/M_ctr_q_13
    SLICE_X1Y40.A3       net (fanout=2)        0.553   io_button_centre_button_conditioner/M_ctr_q[13]
    SLICE_X1Y40.A        Tilo                  0.259   M_io_button_centre_button_conditioner_out_inv
                                                       io_button_centre_button_conditioner/out3
    SLICE_X1Y39.A1       net (fanout=3)        0.769   out2
    SLICE_X1Y39.A        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_edge_detector/out1
    SLICE_X12Y20.C4      net (fanout=2)        2.817   M_io_button_centre_edge_detector_out
    SLICE_X12Y20.CLK     Tas                   0.423   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In4_G
                                                       tester/M_state_q_FSM_FFd4-In4
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.605ns (1.466ns logic, 4.139ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  14.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               io_button_centre_button_conditioner/M_ctr_q_10 (FF)
  Destination:          tester/M_state_q_FSM_FFd4 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.605ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.682 - 0.749)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: io_button_centre_button_conditioner/M_ctr_q_10 to tester/M_state_q_FSM_FFd4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y40.CQ       Tcko                  0.525   io_button_centre_button_conditioner/M_ctr_q[11]
                                                       io_button_centre_button_conditioner/M_ctr_q_10
    SLICE_X1Y40.A2       net (fanout=2)        0.553   io_button_centre_button_conditioner/M_ctr_q[10]
    SLICE_X1Y40.A        Tilo                  0.259   M_io_button_centre_button_conditioner_out_inv
                                                       io_button_centre_button_conditioner/out3
    SLICE_X1Y39.A1       net (fanout=3)        0.769   out2
    SLICE_X1Y39.A        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_edge_detector/out1
    SLICE_X12Y20.C4      net (fanout=2)        2.817   M_io_button_centre_edge_detector_out
    SLICE_X12Y20.CLK     Tas                   0.423   M_state_q_FSM_FFd4
                                                       tester/M_state_q_FSM_FFd4-In4_G
                                                       tester/M_state_q_FSM_FFd4-In4
                                                       tester/M_state_q_FSM_FFd4
    -------------------------------------------------  ---------------------------
    Total                                      5.605ns (1.466ns logic, 4.139ns route)
                                                       (26.2% logic, 73.8% route)

--------------------------------------------------------------------------------
Slack:                  14.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               io_button_centre_button_conditioner/M_ctr_q_18 (FF)
  Destination:          tester/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.597ns (Levels of Logic = 4)
  Clock Path Skew:      -0.067ns (0.687 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: io_button_centre_button_conditioner/M_ctr_q_18 to tester/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y42.CQ       Tcko                  0.525   io_button_centre_button_conditioner/M_ctr_q[19]
                                                       io_button_centre_button_conditioner/M_ctr_q_18
    SLICE_X1Y39.D1       net (fanout=2)        0.973   io_button_centre_button_conditioner/M_ctr_q[18]
    SLICE_X1Y39.D        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_button_conditioner/out2
    SLICE_X1Y39.A3       net (fanout=3)        0.372   out1
    SLICE_X1Y39.A        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_edge_detector/out1
    SLICE_X12Y31.A5      net (fanout=2)        2.069   M_io_button_centre_edge_detector_out
    SLICE_X12Y31.A       Tilo                  0.254   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd2-In11
    SLICE_X12Y31.C1      net (fanout=2)        0.547   tester/M_state_q_FSM_FFd2-In11
    SLICE_X12Y31.CLK     Tas                   0.339   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3-In3
                                                       tester/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.597ns (1.636ns logic, 3.961ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  14.304ns (requirement - (data path - clock path skew + uncertainty))
  Source:               io_button_centre_button_conditioner/M_ctr_q_19 (FF)
  Destination:          tester/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.594ns (Levels of Logic = 4)
  Clock Path Skew:      -0.067ns (0.687 - 0.754)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: io_button_centre_button_conditioner/M_ctr_q_19 to tester/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y42.DQ       Tcko                  0.525   io_button_centre_button_conditioner/M_ctr_q[19]
                                                       io_button_centre_button_conditioner/M_ctr_q_19
    SLICE_X1Y39.D2       net (fanout=2)        0.970   io_button_centre_button_conditioner/M_ctr_q[19]
    SLICE_X1Y39.D        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_button_conditioner/out2
    SLICE_X1Y39.A3       net (fanout=3)        0.372   out1
    SLICE_X1Y39.A        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_edge_detector/out1
    SLICE_X12Y31.A5      net (fanout=2)        2.069   M_io_button_centre_edge_detector_out
    SLICE_X12Y31.A       Tilo                  0.254   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd2-In11
    SLICE_X12Y31.C1      net (fanout=2)        0.547   tester/M_state_q_FSM_FFd2-In11
    SLICE_X12Y31.CLK     Tas                   0.339   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3-In3
                                                       tester/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.594ns (1.636ns logic, 3.958ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack:                  14.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               io_button_centre_button_conditioner/M_ctr_q_13 (FF)
  Destination:          tester/M_state_q_FSM_FFd3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.574ns (Levels of Logic = 4)
  Clock Path Skew:      -0.064ns (0.687 - 0.751)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: io_button_centre_button_conditioner/M_ctr_q_13 to tester/M_state_q_FSM_FFd3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y41.BQ       Tcko                  0.525   io_button_centre_button_conditioner/M_ctr_q[15]
                                                       io_button_centre_button_conditioner/M_ctr_q_13
    SLICE_X1Y40.A3       net (fanout=2)        0.553   io_button_centre_button_conditioner/M_ctr_q[13]
    SLICE_X1Y40.A        Tilo                  0.259   M_io_button_centre_button_conditioner_out_inv
                                                       io_button_centre_button_conditioner/out3
    SLICE_X1Y39.A1       net (fanout=3)        0.769   out2
    SLICE_X1Y39.A        Tilo                  0.259   io_button_centre_edge_detector/M_last_q
                                                       io_button_centre_edge_detector/out1
    SLICE_X12Y31.A5      net (fanout=2)        2.069   M_io_button_centre_edge_detector_out
    SLICE_X12Y31.A       Tilo                  0.254   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd2-In11
    SLICE_X12Y31.C1      net (fanout=2)        0.547   tester/M_state_q_FSM_FFd2-In11
    SLICE_X12Y31.CLK     Tas                   0.339   M_state_q_FSM_FFd3
                                                       tester/M_state_q_FSM_FFd3-In3
                                                       tester/M_state_q_FSM_FFd3
    -------------------------------------------------  ---------------------------
    Total                                      5.574ns (1.636ns logic, 3.938ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: tester/M_mode_q/CLK0
  Logical resource: tester/M_mode_q/CLK0
  Location pin: ILOGIC_X12Y21.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: tester/M_mode_q/SR
  Logical resource: tester/M_mode_q/SR
  Location pin: ILOGIC_X12Y21.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: tester/M_test_q/CLK0
  Logical resource: tester/M_test_q/CLK0
  Location pin: ILOGIC_X12Y20.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: tester/M_test_q/SR
  Logical resource: tester/M_test_q/SR
  Location pin: ILOGIC_X12Y20.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: io_button_right_button_conditioner/M_sync_out/CLK
  Logical resource: io_button_centre_button_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: io_button_right_button_conditioner/M_sync_out/CLK
  Logical resource: io_button_left_button_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: io_button_right_button_conditioner/M_sync_out/CLK
  Logical resource: io_button_right_button_conditioner/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_button_left_button_conditioner/M_ctr_q[3]/CLK
  Logical resource: io_button_left_button_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_button_left_button_conditioner/M_ctr_q[3]/CLK
  Logical resource: io_button_left_button_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_button_left_button_conditioner/M_ctr_q[3]/CLK
  Logical resource: io_button_left_button_conditioner/M_ctr_q_2/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_button_left_button_conditioner/M_ctr_q[3]/CLK
  Logical resource: io_button_left_button_conditioner/M_ctr_q_3/CK
  Location pin: SLICE_X12Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_button_left_button_conditioner/M_ctr_q[7]/CLK
  Logical resource: io_button_left_button_conditioner/M_ctr_q_4/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_button_left_button_conditioner/M_ctr_q[7]/CLK
  Logical resource: io_button_left_button_conditioner/M_ctr_q_5/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_button_left_button_conditioner/M_ctr_q[7]/CLK
  Logical resource: io_button_left_button_conditioner/M_ctr_q_6/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_button_left_button_conditioner/M_ctr_q[7]/CLK
  Logical resource: io_button_left_button_conditioner/M_ctr_q_7/CK
  Location pin: SLICE_X12Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_button_left_button_conditioner/M_ctr_q[11]/CLK
  Logical resource: io_button_left_button_conditioner/M_ctr_q_8/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_button_left_button_conditioner/M_ctr_q[11]/CLK
  Logical resource: io_button_left_button_conditioner/M_ctr_q_9/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_button_left_button_conditioner/M_ctr_q[11]/CLK
  Logical resource: io_button_left_button_conditioner/M_ctr_q_10/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_button_left_button_conditioner/M_ctr_q[11]/CLK
  Logical resource: io_button_left_button_conditioner/M_ctr_q_11/CK
  Location pin: SLICE_X12Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_button_left_button_conditioner/M_ctr_q[15]/CLK
  Logical resource: io_button_left_button_conditioner/M_ctr_q_12/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_button_left_button_conditioner/M_ctr_q[15]/CLK
  Logical resource: io_button_left_button_conditioner/M_ctr_q_13/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_button_left_button_conditioner/M_ctr_q[15]/CLK
  Logical resource: io_button_left_button_conditioner/M_ctr_q_14/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_button_left_button_conditioner/M_ctr_q[15]/CLK
  Logical resource: io_button_left_button_conditioner/M_ctr_q_15/CK
  Location pin: SLICE_X12Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_button_left_button_conditioner/M_ctr_q[19]/CLK
  Logical resource: io_button_left_button_conditioner/M_ctr_q_16/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_button_left_button_conditioner/M_ctr_q[19]/CLK
  Logical resource: io_button_left_button_conditioner/M_ctr_q_17/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_button_left_button_conditioner/M_ctr_q[19]/CLK
  Logical resource: io_button_left_button_conditioner/M_ctr_q_18/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_button_left_button_conditioner/M_ctr_q[19]/CLK
  Logical resource: io_button_left_button_conditioner/M_ctr_q_19/CK
  Location pin: SLICE_X12Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_button_centre_button_conditioner/M_ctr_q[3]/CLK
  Logical resource: io_button_centre_button_conditioner/M_ctr_q_0/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: io_button_centre_button_conditioner/M_ctr_q[3]/CLK
  Logical resource: io_button_centre_button_conditioner/M_ctr_q_1/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.544|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 2743 paths, 0 nets, and 375 connections

Design statistics:
   Minimum period:   6.544ns{1}   (Maximum frequency: 152.812MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Oct 12 01:14:17 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 211 MB



