diff '--color=auto' -urp Tensile-rocm-4.5.2.orig/Tensile/Common.py Tensile-rocm-4.5.2/Tensile/Common.py
--- Tensile-rocm-4.5.2.orig/Tensile/Common.py	2024-07-19 22:36:08.417352777 -0700
+++ Tensile-rocm-4.5.2/Tensile/Common.py	2024-07-19 22:36:56.940577525 -0700
@@ -200,7 +200,7 @@ globalParameters["ShortNames"] = False
 globalParameters["MergeFiles"] = True             # F=store every solution and kernel in separate file; T=store all solutions in single file
 
 globalParameters["MaxFileName"] = 64              # If a file name would be longer than this, shorten it with a hash.
-globalParameters["SupportedISA"] = [(8,0,3), (9,0,0), (9,0,6), (9,0,8), (9,0,10), (10,1,0), (10,1,1), (10,1,2), (10,3,0)] # assembly kernels writer supports these architectures
+globalParameters["SupportedISA"] = [(8,0,3), (9,0,0), (9,0,6), (9,0,8), (9,0,10), (10,1,0), (10,1,1), (10,1,2), (10,3,0),(10,3,1)] # assembly kernels writer supports these architectures
 
 globalParameters["GenerateManifestAndExit"] = False               # Output manifest file with list of expected library objects and exit
 globalParameters["ClientBuildPath"] = "0_Build"                   # subdirectory for host code build directory
@@ -268,7 +268,7 @@ architectureMap = {
   'gfx906':'vega20', 'gfx906:xnack+':'vega20', 'gfx906:xnack-':'vega20',
   'gfx908':'arcturus','gfx908:xnack+':'arcturus', 'gfx908:xnack-':'arcturus',
   'gfx90a':'aldebaran', 'gfx90a:xnack+':'aldebaran', 'gfx90a:xnack-':'aldebaran',
-  'gfx1010':'navi10', 'gfx1011':'navi11', 'gfx1012':'navi12', 'gfx1030':'navi21'
+  'gfx1010':'navi10', 'gfx1011':'navi11', 'gfx1012':'navi12', 'gfx1030':'navi21', 'gfx1031':'navi22'
 }
 
 def getArchitectureName(gfxName):
Only in Tensile-rocm-4.5.2/Tensile: Common.py.orig
Only in Tensile-rocm-4.5.2/Tensile: Common.py.rej
diff '--color=auto' -urp Tensile-rocm-4.5.2.orig/Tensile/KernelWriterAssembly.py Tensile-rocm-4.5.2/Tensile/KernelWriterAssembly.py
--- Tensile-rocm-4.5.2.orig/Tensile/KernelWriterAssembly.py	2021-09-23 13:37:23.000000000 -0700
+++ Tensile-rocm-4.5.2/Tensile/KernelWriterAssembly.py	2024-07-19 22:36:22.637125625 -0700
@@ -2254,7 +2254,7 @@ class KernelWriterAssembly(KernelWriter)
 
     # integer i8x4
     elif kernel["ProblemType"]["DataType"].isInt8x4():
-      if self.version == (9,0,6) or self.version == (9,0,8) or self.version == (9,0,10) or self.version == (10,3,0):
+      if self.version == (9,0,6) or self.version == (9,0,8) or self.version == (9,0,10) or self.version == (10,3,0) or self.version == (10,3,1):
         for b in range(0, kernel["ThreadTile1"]):
           for a in range(0, kernel["ThreadTile0"]):
             for iui in range(0, innerUnroll):
Only in Tensile-rocm-4.5.2/Tensile: KernelWriterAssembly.py.orig
diff '--color=auto' -urp Tensile-rocm-4.5.2.orig/Tensile/Source/CMakeLists.txt Tensile-rocm-4.5.2/Tensile/Source/CMakeLists.txt
--- Tensile-rocm-4.5.2.orig/Tensile/Source/CMakeLists.txt	2021-09-23 13:37:23.000000000 -0700
+++ Tensile-rocm-4.5.2/Tensile/Source/CMakeLists.txt	2024-07-19 22:37:32.788004569 -0700
@@ -51,7 +51,7 @@ if(TENSILE_NEW_CLIENT)
     endif()
 
     if(CMAKE_CXX_COMPILER STREQUAL "hipcc")
-      set(TENSILE_GPU_ARCHS gfx803 gfx900 gfx906:xnack- gfx908:xnack- gfx90a:xnack- gfx1010 gfx1011 gfx1012 gfx1030 CACHE STRING "GPU architectures")
+      set(TENSILE_GPU_ARCHS gfx803 gfx900 gfx906:xnack- gfx908:xnack- gfx90a:xnack- gfx1010 gfx1011 gfx1012 gfx1030 gfx1031 CACHE STRING "GPU architectures")
     else()
       set(TENSILE_GPU_ARCHS gfx803 gfx900 gfx906 gfx908 gfx90a CACHE STRING "GPU architectures")
     endif()
Only in Tensile-rocm-4.5.2/Tensile/Source: CMakeLists.txt.orig
Only in Tensile-rocm-4.5.2/Tensile/Source: CMakeLists.txt.rej
diff '--color=auto' -urp Tensile-rocm-4.5.2.orig/Tensile/Source/lib/include/Tensile/AMDGPU.hpp Tensile-rocm-4.5.2/Tensile/Source/lib/include/Tensile/AMDGPU.hpp
--- Tensile-rocm-4.5.2.orig/Tensile/Source/lib/include/Tensile/AMDGPU.hpp	2021-09-23 13:37:23.000000000 -0700
+++ Tensile-rocm-4.5.2/Tensile/Source/lib/include/Tensile/AMDGPU.hpp	2024-07-19 22:36:22.637125625 -0700
@@ -62,7 +62,8 @@ namespace Tensile
             gfx1010 = 1010,
             gfx1011 = 1011,
             gfx1012 = 1012,
-            gfx1030 = 1030
+            gfx1030 = 1030,
+            gfx1031 = 1031
         };
 
         AMDGPU();
diff '--color=auto' -urp Tensile-rocm-4.5.2.orig/Tensile/Source/lib/include/Tensile/Serialization/Predicates.hpp Tensile-rocm-4.5.2/Tensile/Source/lib/include/Tensile/Serialization/Predicates.hpp
--- Tensile-rocm-4.5.2.orig/Tensile/Source/lib/include/Tensile/Serialization/Predicates.hpp	2021-09-23 13:37:23.000000000 -0700
+++ Tensile-rocm-4.5.2/Tensile/Source/lib/include/Tensile/Serialization/Predicates.hpp	2024-07-19 22:36:22.637125625 -0700
@@ -215,6 +215,7 @@ namespace Tensile
                 iot::enumCase(io, value, "gfx1011", AMDGPU::Processor::gfx1011);
                 iot::enumCase(io, value, "gfx1012", AMDGPU::Processor::gfx1012);
                 iot::enumCase(io, value, "gfx1030", AMDGPU::Processor::gfx1030);
+                iot::enumCase(io, value, "gfx1031", AMDGPU::Processor::gfx1031);
             }
         };
     } // namespace Serialization
diff '--color=auto' -urp Tensile-rocm-4.5.2.orig/Tensile/Source/lib/source/AMDGPU.cpp Tensile-rocm-4.5.2/Tensile/Source/lib/source/AMDGPU.cpp
--- Tensile-rocm-4.5.2.orig/Tensile/Source/lib/source/AMDGPU.cpp	2021-09-23 13:37:23.000000000 -0700
+++ Tensile-rocm-4.5.2/Tensile/Source/lib/source/AMDGPU.cpp	2024-07-19 22:36:22.637125625 -0700
@@ -82,6 +82,8 @@ namespace Tensile
             return stream << "gfx1012";
         case AMDGPU::Processor::gfx1030:
             return stream << "gfx1030";
+        case AMDGPU::Processor::gfx1031:
+            return stream << "gfx1031";
         }
         return stream;
     }
diff '--color=auto' -urp Tensile-rocm-4.5.2.orig/pytest.ini Tensile-rocm-4.5.2/pytest.ini
--- Tensile-rocm-4.5.2.orig/pytest.ini	2021-09-23 13:37:23.000000000 -0700
+++ Tensile-rocm-4.5.2/pytest.ini	2024-07-19 22:36:22.629125753 -0700
@@ -89,6 +89,7 @@ markers =
  xfail-gfx1011: architecture
  xfail-gfx1012: architecture
  xfail-gfx1030: architecture
+ xfail-gfx1031: architecture
  skip-gfx000:  architecture
  skip-gfx900:  architecture
  skip-gfx906:  architecture
@@ -98,3 +99,4 @@ markers =
  skip-gfx1011: architecture
  skip-gfx1012: architecture
  skip-gfx1030: architecture
+ skip-gfx1031: architecture
Only in Tensile-rocm-4.5.2: pytest.ini.orig
