// GRIMOIRE
// Copyright (C) 2026 Ian Ernst
//
// This program is free software: you can redistribute it and/or modify
// it under the terms of the GNU General Public License as published by
// the Free Software Foundation, either version 3 of the License, or
// (at your option) any later version.
//
// This program is distributed in the hope that it will be useful,
// but WITHOUT ANY WARRANTY; without even the implied warranty of
// MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
// GNU General Public License for more details.
//
// You should have received a copy of the GNU General Public License
// along with this program.  If not, see <https://www.gnu.org/licenses/>.
//
// SPDX-License-Identifier: GPL-3.0-or-later

// =====================================================================
//  cpu_experts.cpp -- see b70/cpu_experts.hpp.
//
//  Host code only.  The whole file is hidden from the SYCL device pass
//  (x86 intrinsics have no meaning there); the functions carry their own
//  avx2/fma target so the rest of the engine keeps its baseline ISA.
// =====================================================================
#include "b70/cpu_experts.hpp"
#include "b70/formats.hpp"

#ifndef __SYCL_DEVICE_ONLY__
#include <immintrin.h>
#include <algorithm>
#include <chrono>
#include <cmath>

namespace b70 {
namespace {

// E4M3 value * 0.5: the shuffle table below holds E2M1 values times two
// (so they are exact int8), and the half goes back in with the scale.
struct E4M3Half {
    float v[256];
    E4M3Half() { for (int i = 0; i < 256; ++i) v[i] = 0.5f * e4m3_to_f32(uint8_t(i)); }
};
const float* e4m3_half() { static const E4M3Half t; return t.v; }

__attribute__((target("avx2,fma")))
inline float hsum8(__m256 v) {
    __m128 lo = _mm_add_ps(_mm256_castps256_ps128(v), _mm256_extractf128_ps(v, 1));
    __m128 sh = _mm_movehdup_ps(lo);
    __m128 s  = _mm_add_ps(lo, sh);
    sh = _mm_movehl_ps(sh, s);
    s  = _mm_add_ss(s, sh);
    return _mm_cvtss_f32(s);
}

} // namespace

// 64 elements per step: 32 payload bytes -> low/high nibbles -> int8 via
// pshufb -> interleaved back into element order by unpack (per 128-bit
// lane: unpacklo gives elements 0..15 / 32..47, unpackhi 16..31 / 48..63),
// four 16-element blocks, each scaled once by its E4M3 scale.
__attribute__((target("avx2,fma")))
float cpu_nvfp4_dot(const uint8_t* pay, const uint8_t* scl, const float* x, int K) {
    const __m256i lut = _mm256_setr_epi8(0, 1, 2, 3, 4, 6, 8, 12, 0, -1, -2, -3, -4, -6, -8, -12,
                                         0, 1, 2, 3, 4, 6, 8, 12, 0, -1, -2, -3, -4, -6, -8, -12);
    const __m256i m4 = _mm256_set1_epi8(0x0F);
    const float* sc = e4m3_half();
    __m256 acc0 = _mm256_setzero_ps(), acc1 = _mm256_setzero_ps();
    for (int k = 0; k < K; k += 64) {
        const __m256i v  = _mm256_loadu_si256(reinterpret_cast<const __m256i*>(pay + k / 2));
        const __m256i wl = _mm256_shuffle_epi8(lut, _mm256_and_si256(v, m4));
        const __m256i wh = _mm256_shuffle_epi8(lut, _mm256_and_si256(_mm256_srli_epi16(v, 4), m4));
        const __m256i e0 = _mm256_unpacklo_epi8(wl, wh);
        const __m256i e1 = _mm256_unpackhi_epi8(wl, wh);
        const float* xk = x + k;
        const uint8_t* s = scl + k / 16;
#define B70_NV_BLOCK(b128, off, sidx, acc) {                                            \
            const __m128i bb = (b128);                                                 \
            const __m256 f0 = _mm256_cvtepi32_ps(_mm256_cvtepi8_epi32(bb));            \
            const __m256 f1 = _mm256_cvtepi32_ps(_mm256_cvtepi8_epi32(_mm_srli_si128(bb, 8))); \
            const __m256 p  = _mm256_fmadd_ps(f1, _mm256_loadu_ps(xk + (off) + 8),     \
                                              _mm256_mul_ps(f0, _mm256_loadu_ps(xk + (off)))); \
            acc = _mm256_fmadd_ps(p, _mm256_set1_ps(sc[s[sidx]]), acc); }
        B70_NV_BLOCK(_mm256_castsi256_si128(e0), 0, 0, acc0)
        B70_NV_BLOCK(_mm256_castsi256_si128(e1), 16, 1, acc1)
        B70_NV_BLOCK(_mm256_extracti128_si256(e0, 1), 32, 2, acc0)
        B70_NV_BLOCK(_mm256_extracti128_si256(e1, 1), 48, 3, acc1)
#undef B70_NV_BLOCK
    }
    return hsum8(_mm256_add_ps(acc0, acc1));
}

void CpuExperts::start(int threads) {
    stop();
    if (threads <= 0) threads = std::max(1, int(std::thread::hardware_concurrency()) - 1);
    nthreads_ = threads;
    quit_ = false;
    for (int t = 1; t < threads; ++t) workers_.emplace_back(&CpuExperts::worker, this, t);
}

void CpuExperts::stop() {
    if (!workers_.empty()) {
        quit_ = true;
        gen_.fetch_add(1, std::memory_order_release);
        for (auto& t : workers_) t.join();
        workers_.clear();
    }
    nthreads_ = 0;
}

// Spin while calls arrive every few hundred microseconds (decode), yield
// for a while after the last one, then back off to short sleeps so an idle
// server does not burn a core per worker.
void CpuExperts::worker(int tid) {
    using clk = std::chrono::steady_clock;
    uint64_t seen = gen_.load(std::memory_order_acquire);
    auto last = clk::now();
    for (;;) {
        uint64_t g;
        int spins = 0;
        while ((g = gen_.load(std::memory_order_acquire)) == seen) {
            if (++spins < 4096) { _mm_pause(); continue; }
            spins = 0;
            if (clk::now() - last < std::chrono::milliseconds(50)) std::this_thread::yield();
            else std::this_thread::sleep_for(std::chrono::microseconds(200));
        }
        seen = g;
        if (quit_.load(std::memory_order_acquire)) return;
        (*job_)(tid);
        last = clk::now();
        left_.fetch_sub(1, std::memory_order_acq_rel);
    }
}

void CpuExperts::run(const std::function<void(int)>& job) {
    job_ = &job;
    left_.store(nthreads_ - 1, std::memory_order_relaxed);
    gen_.fetch_add(1, std::memory_order_release);
    job(0);
    while (left_.load(std::memory_order_acquire) > 0) _mm_pause();
}

void CpuExperts::ffn(const NvExpertLayout& L, const uint8_t* const* blocks, const float* w,
                     int n, const float* x, float* y) {
    const int H = L.H, I = L.I;
    if (n <= 0 || nthreads_ <= 0) { std::fill(y, y + H, 0.0f); return; }
    h_.resize(size_t(n) * I);
    float* hb = h_.data();
    // Work is handed out in small chunks from a shared counter, not split
    // evenly: the Tower's cores are 6 P + 10 E, and an even split left the
    // P-cores idle behind the E-cores (0.76 ms/layer = 28 GB/s measured).
    // Pass 1: one item = 16 (gate row, up row) pairs of one expert, which
    // also applies silu(g) * u, so no serial step sits between the passes.
    constexpr int P1 = 16, P2 = 32;
    const int per_e = I / P1, n1 = n * per_e, n2 = (H + P2 - 1) / P2;
    std::atomic<int> next{0};
    run([&](int) {
        for (int c; (c = next.fetch_add(1, std::memory_order_relaxed)) < n1;) {
            const int j = c / per_e, i0 = (c % per_e) * P1;
            const uint8_t* b = blocks[j];
            const float* g3 = reinterpret_cast<const float*>(b + L.gsc);
            for (int i = i0; i < i0 + P1; ++i) {
                const float gv = g3[0] * cpu_nvfp4_dot(b + L.gu_p + size_t(i) * (H / 2),
                                                       b + L.gu_s + size_t(i) * (H / 16), x, H);
                const float uv = g3[1] * cpu_nvfp4_dot(b + L.gu_p + size_t(I + i) * (H / 2),
                                                       b + L.gu_s + size_t(I + i) * (H / 16), x, H);
                hb[size_t(j) * I + i] = gv / (1.0f + std::exp(-gv)) * uv;
            }
        }
    });
    // Pass 2: one item = 32 outputs, all experts, one expert's rows at a time.
    next.store(0, std::memory_order_relaxed);
    run([&](int) {
        for (int c; (c = next.fetch_add(1, std::memory_order_relaxed)) < n2;) {
            const int o0 = c * P2, o1 = std::min(H, o0 + P2);
            float acc[P2] = {};
            for (int j = 0; j < n; ++j) {
                const uint8_t* b = blocks[j];
                const float f = w[j] * reinterpret_cast<const float*>(b + L.gsc)[2];
                const float* hj = hb + size_t(j) * I;
                for (int o = o0; o < o1; ++o)
                    acc[o - o0] += f * cpu_nvfp4_dot(b + L.dn_p + size_t(o) * (I / 2),
                                                     b + L.dn_s + size_t(o) * (I / 16), hj, I);
            }
            for (int o = o0; o < o1; ++o) y[o] = acc[o - o0];
        }
    });
}

} // namespace b70
#endif // !__SYCL_DEVICE_ONLY__
