<?xml version="1.0" ?>

<sfrfile>
	<header>

Copyright 2009 Altium BV

	</header>
	<group name="per_vga32_ili9320" description="32-bit VGA ILI9320 Controller">
		<sfr name="REFR_REG"	offset="0"	size="32" description="Control Register">
			<bitfield name="RR"	start="1" end="1" access="rw" description="Refresh Repeatedly Bit">
				<value value="0" description="Disabled"/>
				<value value="1" description="Enabled"/>
			</bitfield>
			<bitfield name="RO"	start="0" end="0" access="rw" description="Refresh Once Bit">
				<value value="0" description="Disabled"/>
				<value value="1" description="Enabled"/>
			</bitfield>
		</sfr>
		<sfr name="ARP_REG"	offset="4"	size="32" description="Status Register"/>
		<sfr name="WPULSE_REG"	offset="8"	size="32" description="Horizontal Timing Register">
			<bitfield name="WR"	start="7" end="4" access="rw" description="Write Pulse High"/>
			<bitfield name="WL"	start="3" end="0" access="rw" description="Write Pulse Low"/>
		</sfr>
		<sfr name="VMBA_REG"	offset="12"	size="32" description="Vertical Timing Register"/>
		<sfr name="PIX_REG"	offset="16"	size="32" description="Horizontal And Vertical Length Register"/>
		<sfr name="GRAM_REG"	offset="20"	size="32" description="Video Memory Base Address Register"/>
		<sfr name="VERSION"	offset="28"	size="32" description="Version Register">
			<bitfield name="LITTLEENDIAN"			start="8" end="8" access="rw" description="Little Endian Mode">
				<value value="0" description="Big Endian"/>
				<value value="1" description="Little Endian"/>
			</bitfield>
			<bitfield name="MAJORVERSION"			start="7" end="4" access="rw" description="Major Version">
			</bitfield>
			<bitfield name="MINORVERSION"			start="3" end="0" access="rw" description="Minor Version">
			</bitfield>
		</sfr>	</group>
</sfrfile>
