
*** Running vivado
    with args -log top_cpu_7seg.vds -m64 -mode batch -messageDb vivado.pb -notrace -source top_cpu_7seg.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source top_cpu_7seg.tcl -notrace
Command: synth_design -top top_cpu_7seg -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3208 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 304.891 ; gain = 97.313
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top_cpu_7seg' [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/top_cpu_7seg.v:23]
INFO: [Synth 8-638] synthesizing module 'seg7x16' [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/seg7x16.v:22]
INFO: [Synth 8-155] case statement is not full and has no default [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/seg7x16.v:87]
INFO: [Synth 8-256] done synthesizing module 'seg7x16' (1#1) [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/seg7x16.v:22]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_1' [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.runs/synth_1/.Xil/Vivado-8792-DESKTOP-KQ0V594/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_1' (2#1) [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.runs/synth_1/.Xil/Vivado-8792-DESKTOP-KQ0V594/realtime/clk_wiz_1_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'sccomp_dataflow' [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/sccomp_dataflow.v:23]
INFO: [Synth 8-638] synthesizing module 'cpu' [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-638] synthesizing module 'imem_devide' [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:123]
INFO: [Synth 8-638] synthesizing module 'extend' [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/extend.v:23]
	Parameter sWIDTH bound to: 16 - type: integer 
	Parameter tWIDTH bound to: 32 - type: integer 
	Parameter EXTNUM bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extend' (3#1) [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-638] synthesizing module 'extend__parameterized0' [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/extend.v:23]
	Parameter sWIDTH bound to: 5 - type: integer 
	Parameter tWIDTH bound to: 32 - type: integer 
	Parameter EXTNUM bound to: 27 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extend__parameterized0' (3#1) [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-638] synthesizing module 'extend__parameterized1' [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/extend.v:23]
	Parameter sWIDTH bound to: 18 - type: integer 
	Parameter tWIDTH bound to: 32 - type: integer 
	Parameter EXTNUM bound to: 14 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extend__parameterized1' (3#1) [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/extend.v:23]
INFO: [Synth 8-256] done synthesizing module 'imem_devide' (4#1) [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:123]
INFO: [Synth 8-638] synthesizing module 'add' [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/add.v:23]
INFO: [Synth 8-256] done synthesizing module 'add' (5#1) [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/add.v:23]
INFO: [Synth 8-638] synthesizing module 'pc_hier' [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/pc_hier.v:23]
INFO: [Synth 8-638] synthesizing module 'PC' [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-256] done synthesizing module 'PC' (6#1) [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'NPC' [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/NPC.v:23]
INFO: [Synth 8-256] done synthesizing module 'NPC' (7#1) [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/NPC.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX4' [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/MUX4.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX4' (8#1) [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/MUX4.v:23]
INFO: [Synth 8-256] done synthesizing module 'pc_hier' (9#1) [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/pc_hier.v:23]
INFO: [Synth 8-638] synthesizing module 'cu' [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cu.v:22]
INFO: [Synth 8-256] done synthesizing module 'cu' (10#1) [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cu.v:22]
INFO: [Synth 8-638] synthesizing module 'MUX4__parameterized0' [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/MUX4.v:23]
	Parameter WIDTH bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX4__parameterized0' (10#1) [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/MUX4.v:23]
INFO: [Synth 8-638] synthesizing module 'Regfiles' [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/RegFile.v:23]
	Parameter ADDRWIDTH bound to: 5 - type: integer 
	Parameter DATAWIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Regfiles' (11#1) [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/RegFile.v:23]
INFO: [Synth 8-638] synthesizing module 'MUX' [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/MUX.v:23]
	Parameter WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'MUX' (12#1) [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/MUX.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/ALU.v:38]
	Parameter N bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'ALU' (13#1) [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/ALU.v:38]
INFO: [Synth 8-638] synthesizing module 'dist_mem_gen_0' [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.runs/synth_1/.Xil/Vivado-8792-DESKTOP-KQ0V594/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'dist_mem_gen_0' (14#1) [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.runs/synth_1/.Xil/Vivado-8792-DESKTOP-KQ0V594/realtime/dist_mem_gen_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'cpu' (15#1) [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:23]
INFO: [Synth 8-638] synthesizing module 'dmem' [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/dram.v:23]
INFO: [Synth 8-256] done synthesizing module 'dmem' (16#1) [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/dram.v:23]
INFO: [Synth 8-256] done synthesizing module 'sccomp_dataflow' (17#1) [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/sccomp_dataflow.v:23]
INFO: [Synth 8-256] done synthesizing module 'top_cpu_7seg' (18#1) [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/top_cpu_7seg.v:23]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[31]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[30]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[29]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[28]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[27]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[26]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[25]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[24]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[23]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[22]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[21]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[20]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[19]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[18]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[17]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[16]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[15]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[14]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[13]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[12]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[11]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[10]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[9]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[8]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[7]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[1]
WARNING: [Synth 8-3331] design dmem has unconnected port addr[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 342.988 ; gain = 135.410
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin MUX4_0:iData3[4] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:99]
WARNING: [Synth 8-3295] tying undriven pin MUX4_0:iData3[3] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:99]
WARNING: [Synth 8-3295] tying undriven pin MUX4_0:iData3[2] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:99]
WARNING: [Synth 8-3295] tying undriven pin MUX4_0:iData3[1] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:99]
WARNING: [Synth 8-3295] tying undriven pin MUX4_0:iData3[0] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:99]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[31] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[30] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[29] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[28] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[27] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[26] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[25] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[24] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[23] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[22] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[21] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[20] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[19] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[18] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[17] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[16] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[15] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[14] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[13] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[12] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[11] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[10] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[9] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[8] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[7] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[6] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[5] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[4] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[3] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[2] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[1] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
WARNING: [Synth 8-3295] tying undriven pin MUX4_1:iData3[0] to constant 0 [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:100]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 342.988 ; gain = 135.410
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_1' instantiated as 'clk100_25' [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/top_cpu_7seg.v:56]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'dist_mem_gen_0' instantiated as 'cpu/sccpu/dist_mem_gen_0_0' [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/cpu.v:113]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.runs/synth_1/.Xil/Vivado-8792-DESKTOP-KQ0V594/dcp/dist_mem_gen_0_in_context.xdc] for cell 'cpu/sccpu/dist_mem_gen_0_0'
Finished Parsing XDC File [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.runs/synth_1/.Xil/Vivado-8792-DESKTOP-KQ0V594/dcp/dist_mem_gen_0_in_context.xdc] for cell 'cpu/sccpu/dist_mem_gen_0_0'
Parsing XDC File [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.runs/synth_1/.Xil/Vivado-8792-DESKTOP-KQ0V594/dcp_2/clk_wiz_1_in_context.xdc] for cell 'clk100_25'
Finished Parsing XDC File [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.runs/synth_1/.Xil/Vivado-8792-DESKTOP-KQ0V594/dcp_2/clk_wiz_1_in_context.xdc] for cell 'clk100_25'
Parsing XDC File [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/constrs_1/new/icf.xdc]
Finished Parsing XDC File [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/constrs_1/new/icf.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/constrs_1/new/icf.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_cpu_7seg_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_cpu_7seg_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 659.793 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 659.793 ; gain = 452.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 659.793 ; gain = 452.215
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk. (constraint file  D:/vivado_code/fpga/cpu31_190424/cpu31_190424.runs/synth_1/.Xil/Vivado-8792-DESKTOP-KQ0V594/dcp_2/clk_wiz_1_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk. (constraint file  D:/vivado_code/fpga/cpu31_190424/cpu31_190424.runs/synth_1/.Xil/Vivado-8792-DESKTOP-KQ0V594/dcp_2/clk_wiz_1_in_context.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:20 . Memory (MB): peak = 659.793 ; gain = 452.215
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "o_seg_r" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ram_reg[31]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'temp_reg' [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/ALU.v:49]
WARNING: [Synth 8-327] inferring latch for variable 'overflow_reg' [D:/vivado_code/fpga/cpu31_190424/cpu31_190424.srcs/sources_1/new/ALU.v:61]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 659.793 ; gain = 452.215
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 2     
	   2 Input     32 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 101   
	   4 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
	   4 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 128   
	  15 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module seg7x16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      8 Bit        Muxes := 1     
	   8 Input      8 Bit        Muxes := 1     
Module extend 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module extend__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module extend__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module add 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module NPC 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
Module MUX4 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input     32 Bit        Muxes := 1     
Module MUX4__parameterized0 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      5 Bit        Muxes := 1     
Module Regfiles 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 96    
	   2 Input      1 Bit        Muxes := 96    
Module MUX 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     33 Bit       Adders := 2     
	   3 Input     33 Bit       Adders := 2     
+---XORs : 
	   2 Input     33 Bit         XORs := 1     
	   2 Input      1 Bit         XORs := 1     
+---Muxes : 
	  15 Input      1 Bit        Muxes := 2     
Module dmem 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 659.793 ; gain = 452.215
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 659.793 ; gain = 452.215
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 659.793 ; gain = 452.215

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\seg7x16_0/o_seg_r_reg[7] )
WARNING: [Synth 8-3332] Sequential element (cpu/sccpu/ALU_0/temp_reg[32]) is unused and will be removed from module top_cpu_7seg.
WARNING: [Synth 8-3332] Sequential element (cpu/sccpu/ALU_0/overflow_reg) is unused and will be removed from module top_cpu_7seg.
WARNING: [Synth 8-3332] Sequential element (seg7x16_0/o_seg_r_reg[7]) is unused and will be removed from module top_cpu_7seg.
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][26]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][18]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][22]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][30]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][14]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][24]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][16]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][20]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][28]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][25]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][17]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][21]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][29]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][13]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][23]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][31]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][31]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][27]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][15]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][27]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][19]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][27]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][27]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][0]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][1]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][2]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][3]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][4]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][5]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][6]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][7]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][8]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][9]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][10]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][12]'
INFO: [Synth 8-3886] merging instance 'cpu/sccpu/cpu_ref/array_reg_reg[0][11]' (FDE_1) to 'cpu/sccpu/cpu_ref/array_reg_reg[0][12]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\cpu/sccpu/cpu_ref /\array_reg_reg[0][12] )
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][31]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][30]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][29]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][28]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][27]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][26]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][25]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][24]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][23]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][22]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][21]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][20]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][19]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][18]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][17]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][16]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][15]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][14]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][13]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][12]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][11]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][10]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][9]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][8]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][7]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][6]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][5]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][4]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][3]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][2]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][1]) is unused and will be removed from module Regfiles.
WARNING: [Synth 8-3332] Sequential element (array_reg_reg[0][0]) is unused and will be removed from module Regfiles.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 659.793 ; gain = 452.215
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 659.793 ; gain = 452.215

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'clk100_25/clk_out1' to pin 'clk100_25/bbstub_clk_out1/O'
INFO: [Synth 8-5820] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:39 ; elapsed = 00:00:44 . Memory (MB): peak = 667.727 ; gain = 460.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:44 ; elapsed = 00:00:49 . Memory (MB): peak = 761.727 ; gain = 554.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 761.727 ; gain = 554.148
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 761.727 ; gain = 554.148

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:46 ; elapsed = 00:00:51 . Memory (MB): peak = 761.727 ; gain = 554.148
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 761.727 ; gain = 554.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:47 ; elapsed = 00:00:52 . Memory (MB): peak = 761.727 ; gain = 554.148
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 761.727 ; gain = 554.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:53 . Memory (MB): peak = 761.727 ; gain = 554.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 761.727 ; gain = 554.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 761.727 ; gain = 554.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |clk_wiz_1      |         1|
|2     |dist_mem_gen_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+---------------+------+
|      |Cell           |Count |
+------+---------------+------+
|1     |clk_wiz_1      |     1|
|2     |dist_mem_gen_0 |     1|
|3     |BUFG           |     1|
|4     |CARRY4         |    60|
|5     |LUT1           |   155|
|6     |LUT2           |   180|
|7     |LUT3           |   129|
|8     |LUT4           |   124|
|9     |LUT5           |   202|
|10    |LUT6           |  1185|
|11    |MUXF7          |   438|
|12    |MUXF8          |    25|
|13    |FDCE           |    81|
|14    |FDPE           |     8|
|15    |FDRE           |  2048|
|16    |LD             |    36|
|17    |IBUF           |     1|
|18    |OBUF           |    16|
+------+---------------+------+

Report Instance Areas: 
+------+----------------+----------------+------+
|      |Instance        |Module          |Cells |
+------+----------------+----------------+------+
|1     |top             |                |  4722|
|2     |  cpu           |sccomp_dataflow |  4552|
|3     |    dmem_0      |dmem            |  1442|
|4     |    sccpu       |cpu             |  3110|
|5     |      ALU_0     |ALU             |   170|
|6     |      add_0     |add             |     8|
|7     |      cpu_ref   |Regfiles        |  2698|
|8     |      pc_hier_0 |pc_hier         |   200|
|9     |        NPC_0   |NPC             |   131|
|10    |        PC_0    |PC              |    69|
|11    |  seg7x16_0     |seg7x16         |   150|
+------+----------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 761.727 ; gain = 554.148
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 37 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 761.727 ; gain = 209.625
Synthesis Optimization Complete : Time (s): cpu = 00:00:48 ; elapsed = 00:00:53 . Memory (MB): peak = 761.727 ; gain = 554.148
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 97 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 3 inverter(s) to 2048 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  LD => LDCE: 36 instances

INFO: [Common 17-83] Releasing license: Synthesis
124 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 761.727 ; gain = 530.148
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 761.727 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 25 01:37:02 2019...
