module pipe_MEM(
    input  wire        clk,
    input  wire        reset, 

    input  wire        from_allowin,   // IDå‘¨æœŸå…è®¸æ•°æ®è¿›å…¥
    input  wire        from_valid,     // preIFæ•°æ®å¯ä»¥å‘å‡º

    input  wire [31:0] from_pc, 
    input  wire [ 4:0] load_op_EX,    // ç”¨ä¸MEMé˜¶æ®µå¤„ç†å†…å­˜è¯»æ•°æ?
    input  wire [31:0] alu_result_EX, // ç”¨äºMEMé˜¶æ®µè®¡ç®—ç»“æœ

    input  wire        rf_we_EX,
    input  wire [ 4:0] rf_waddr_EX,
    input  wire        res_from_mem_EX,   // ä¹‹åè¦å†™è¿›å¯„å­˜å™¨çš„ç»“æœæ˜¯å¦æ¥è‡ªå†…å­?

    input  wire [31:0] data_sram_rdata,   // è¯»æ•°æ?

    input  wire [13:0] csr_num_EX,
    input  wire        csr_en_EX,
    input  wire        csr_we_EX,
    input  wire [31:0] csr_wmask_EX,
    input  wire [31:0] csr_wdata_EX,

    input  wire        eret_flush_EX,        // eretæŒ‡ä»¤å‘åæ¨é??
    input  wire        flush_WB,        // eretæŒ‡ä»¤ï¼Œæ¸…ç©ºæµæ°´çº¿

    input  wire        wb_ex_EX,     // å¼‚å¸¸ä¿¡å·
    input  wire [5:0]  wb_ecode_EX,  // å¼‚å¸¸ç±»å‹ä¸?çº§ä»£ç ?
    input  wire [8:0]  wb_esubcode_EX, // å¼‚å¸¸ç±»å‹äºŒçº§ä»£ç 

    output wire        to_valid,       // IFæ•°æ®å¯ä»¥å‘å‡º
    output wire        to_allowin,     // å…è®¸preIFé˜¶æ®µçš„æ•°æ®è¿›å…? 

    output reg         rf_we,           // ç”¨äºè¯»å†™å¯¹æ¯”
    output reg  [ 4:0] rf_waddr,
    output wire [31:0] rf_wdata,        // ç”¨äºMEMé˜¶æ®µè®¡ç®—ï¿??

    output reg [13:0] csr_num,
    output reg        csr_en,
    output reg        csr_we,
    output reg [31:0] csr_wmask,
    output reg [31:0] csr_wdata,

    output  reg        eret_flush,   // ä¹‹åè¦å†™è¿›å¯„å­˜å™¨çš„ç»“æœæ˜¯å¦æ¥è‡ªå†…å­?

    output reg         wb_ex,     // å¼‚å¸¸ä¿¡å·
    output reg  [5:0]  wb_ecode,  // å¼‚å¸¸ç±»å‹ä¸?çº§ä»£ç ?
    output reg  [8:0]  wb_esubcode, // å¼‚å¸¸ç±»å‹äºŒçº§ä»£ç 

    output reg [31:0]  PC
);

    wire ready_go;              // æ•°æ®å¤„ç†å®Œæˆä¿¡å·
    reg valid;
    assign ready_go = valid;    // å½“å‰æ•°æ®æ˜¯validå¹¶ä¸”è¯»åå†™å†²çªå®Œï¿??
    assign to_allowin = !valid || ready_go && from_allowin; 
    assign to_valid = valid & ready_go & ~flush_WB;
      
    always @(posedge clk) begin
        if (reset) begin
            valid <= 1'b0;
        end
        else if(to_allowin) begin // å¦‚æœå½“å‰é˜¶æ®µå…è®¸æ•°æ®è¿›å…¥ï¼Œåˆ™æ•°æ®æ˜¯å¦æœ‰æ•ˆå°±å–å†³äºä¸Šä¸€é˜¶æ®µæ•°æ®æ˜¯å¦å¯ä»¥å‘å‡º
            valid <= from_valid;
        end
    end

    wire data_allowin; // æ‹‰æ‰‹æˆåŠŸï¼Œæ•°æ®å¯ä»¥è¿›ï¿??
    assign data_allowin = from_valid && to_allowin;
    always @(posedge clk) begin
        if (reset) begin
            PC <= 32'b0;
        end
        else if(data_allowin) begin
            PC <= from_pc;
        end
    end

    wire [ 7:0] mem_byte;
    wire [15:0] mem_halfword;
    wire [31:0] mem_result;         // ä»å†…å­˜ä¸­è¯»å‡ºçš„æ•°æ?
    wire [31:0] final_result;
    
    reg  [ 4:0] load_op;
    reg  [31:0] alu_result;
    always @(posedge clk) begin
        if (reset) begin
            load_op    <= 5'b0;
            alu_result <= 32'b0;
        end
        else if(data_allowin) begin
            load_op    <= load_op_EX;
            alu_result <= alu_result_EX;
        end
    end

    reg res_from_mem;
    always @(posedge clk) begin
        if (reset) begin
            rf_waddr <= 5'b0;
            rf_we <= 1'b0;
            res_from_mem <= 1'b0;
        end
        else if(data_allowin) begin
            rf_waddr <= rf_waddr_EX;
            rf_we <= rf_we_EX;
            res_from_mem <= res_from_mem_EX;
        end
    end

    always @(posedge clk) begin
        if (reset) begin
            csr_num <= 14'b0;
            csr_en <= 1'b0;
            csr_we <= 1'b0;
            csr_wmask <= 32'b0;
            csr_wdata <= 32'b0;
            eret_flush <= 1'b0;
        end
        else if(data_allowin) begin
            csr_num <= csr_num_EX;
            csr_en <= csr_en_EX;
            csr_we <= csr_we_EX;
            csr_wmask <= csr_wmask_EX;
            csr_wdata <= csr_wdata_EX;
            eret_flush <= eret_flush_EX;
        end
    end

    always @(posedge clk) begin
        if (reset) begin
            wb_ex <= 1'b0;
            wb_ecode <= 6'b0;
            wb_esubcode <= 9'b0;
        end
        else if(data_allowin) begin
            wb_ex <= wb_ex_EX;
            wb_ecode <= wb_ecode_EX;
            wb_esubcode <= wb_esubcode_EX;
        end
    end

    assign mem_byte     = {8{alu_result[1:0]==2'b00}} & data_sram_rdata[ 7: 0] |
                          {8{alu_result[1:0]==2'b01}} & data_sram_rdata[15: 8] |
                          {8{alu_result[1:0]==2'b10}} & data_sram_rdata[23:16] |
                          {8{alu_result[1:0]==2'b11}} & data_sram_rdata[31:24];
    assign mem_halfword = {16{alu_result[1:0]==2'b00}} & data_sram_rdata[15:0] |
                          {16{alu_result[1:0]==2'b10}} & data_sram_rdata[31:16];

    assign mem_result   = {32{load_op[4]}} & {{24{mem_byte[7]}}, mem_byte} |  // ld.b
                          {32{load_op[3]}} & {{24'b0}, mem_byte} |            // ld.bu
                          {32{load_op[2]}} & {{16{mem_halfword[15]}}, mem_halfword} | // ld.h
                          {32{load_op[1]}} & {{16'b0}, mem_halfword} |        // ld.hu
                          {32{load_op[0]}} & data_sram_rdata;                 // ld.w

    assign rf_wdata = res_from_mem ? mem_result : alu_result;
endmodule

