{"vcs1":{"timestamp_begin":1731767602.796041630, "rt":2.13, "ut":0.45, "st":0.29}}
{"vcselab":{"timestamp_begin":1731767605.003289462, "rt":1.40, "ut":0.26, "st":0.17}}
{"link":{"timestamp_begin":1731767606.484155579, "rt":0.37, "ut":0.13, "st":0.17}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1731767602.195164573}
{"VCS_COMP_START_TIME": 1731767602.195164573}
{"VCS_COMP_END_TIME": 1731767608.455046198}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 333860}}
{"stitch_vcselab": {"peak_mem": 223432}}
