
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -5.95

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -0.10

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.10

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.21 source latency sa03_sr[2]$_DFF_P_/CK ^
  -0.19 target latency text_out[26]$_DFF_P_/CK ^
   0.00 CRPR
--------------
   0.02 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: text_in[123] (input port clocked by clk)
Endpoint: text_in_r[123]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.16    0.16 ^ input external delay
     1    2.04    0.00    0.00    0.16 ^ text_in[123] (in)
                                         text_in[123] (net)
                  0.00    0.00    0.16 ^ input156/A (BUF_X1)
     1    1.76    0.01    0.02    0.18 ^ input156/Z (BUF_X1)
                                         net243 (net)
                  0.01    0.00    0.18 ^ _29397_/B (MUX2_X1)
     1    1.28    0.01    0.03    0.22 ^ _29397_/Z (MUX2_X1)
                                         _00515_ (net)
                  0.01    0.00    0.22 ^ text_in_r[123]$_DFFE_PP_/D (DFF_X2)
                                  0.22   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   21.97    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   56.94    0.04    0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    0.07 ^ clkbuf_3_4__f_clk/A (CLKBUF_X3)
    12   47.36    0.04    0.08    0.15 ^ clkbuf_3_4__f_clk/Z (CLKBUF_X3)
                                         clknet_3_4__leaf_clk (net)
                  0.04    0.00    0.16 ^ clkbuf_leaf_71_clk/A (CLKBUF_X3)
     7    9.95    0.01    0.05    0.20 ^ clkbuf_leaf_71_clk/Z (CLKBUF_X3)
                                         clknet_leaf_71_clk (net)
                  0.01    0.00    0.20 ^ text_in_r[123]$_DFFE_PP_/CK (DFF_X2)
                          0.00    0.20   clock reconvergence pessimism
                          0.01    0.21   library hold time
                                  0.21   data required time
-----------------------------------------------------------------------------
                                  0.21   data required time
                                 -0.22   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sa32_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa11_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   21.97    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   56.94    0.04    0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    0.07 ^ clkbuf_3_7__f_clk/A (CLKBUF_X3)
     9   43.98    0.04    0.08    0.15 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00    0.15 ^ clkbuf_leaf_39_clk/A (CLKBUF_X3)
     5   12.83    0.01    0.05    0.20 ^ clkbuf_leaf_39_clk/Z (CLKBUF_X3)
                                         clknet_leaf_39_clk (net)
                  0.01    0.00    0.20 ^ sa32_sr[1]$_DFF_P_/CK (DFF_X2)
     4   16.43    0.02    0.13    0.33 ^ sa32_sr[1]$_DFF_P_/Q (DFF_X2)
                                         sa31_sub[1] (net)
                  0.02    0.00    0.33 ^ _22539_/A (XNOR2_X2)
     3    9.22    0.03    0.05    0.38 ^ _22539_/ZN (XNOR2_X2)
                                         _13167_ (net)
                  0.03    0.00    0.38 ^ _22540_/B (XNOR2_X2)
     1    4.07    0.02    0.04    0.42 ^ _22540_/ZN (XNOR2_X2)
                                         _13168_ (net)
                  0.02    0.00    0.42 ^ _22542_/A (XNOR2_X2)
     2    8.16    0.03    0.05    0.47 ^ _22542_/ZN (XNOR2_X2)
                                         _13170_ (net)
                  0.03    0.00    0.47 ^ _22543_/S (MUX2_X2)
     3   16.14    0.02    0.09    0.56 v _22543_/Z (MUX2_X2)
                                         _13171_ (net)
                  0.02    0.00    0.56 v _22547_/A1 (NOR2_X4)
     5   19.89    0.03    0.04    0.60 ^ _22547_/ZN (NOR2_X4)
                                         _13175_ (net)
                  0.03    0.00    0.61 ^ _22661_/A (BUF_X8)
     6   34.45    0.01    0.03    0.64 ^ _22661_/Z (BUF_X8)
                                         _13284_ (net)
                  0.01    0.00    0.64 ^ _22765_/A (BUF_X16)
     5   36.63    0.01    0.02    0.66 ^ _22765_/Z (BUF_X16)
                                         _13388_ (net)
                  0.01    0.00    0.66 ^ _22853_/A (BUF_X32)
    16   50.37    0.01    0.02    0.68 ^ _22853_/Z (BUF_X32)
                                         _14987_ (net)
                  0.01    0.00    0.69 ^ _29684_/B (HA_X1)
     2    4.58    0.03    0.06    0.74 ^ _29684_/S (HA_X1)
                                         _14989_ (net)
                  0.03    0.00    0.74 ^ _22682_/A (BUF_X4)
     5   38.68    0.02    0.04    0.79 ^ _22682_/Z (BUF_X4)
                                         _13305_ (net)
                  0.02    0.00    0.79 ^ _22709_/A (INV_X8)
     5   13.30    0.01    0.01    0.80 v _22709_/ZN (INV_X8)
                                         _13332_ (net)
                  0.01    0.00    0.80 v _23190_/A (MUX2_X1)
     1    1.32    0.01    0.06    0.86 v _23190_/Z (MUX2_X1)
                                         _13805_ (net)
                  0.01    0.00    0.86 v _23191_/B (MUX2_X1)
     1    1.35    0.01    0.06    0.92 v _23191_/Z (MUX2_X1)
                                         _13806_ (net)
                  0.01    0.00    0.92 v _23193_/A (MUX2_X1)
     1    3.13    0.01    0.06    0.98 v _23193_/Z (MUX2_X1)
                                         _13808_ (net)
                  0.01    0.00    0.98 v _23200_/B1 (AOI222_X2)
     1    1.77    0.04    0.07    1.05 ^ _23200_/ZN (AOI222_X2)
                                         _13815_ (net)
                  0.04    0.00    1.05 ^ _23213_/A2 (NAND3_X1)
     1    1.22    0.01    0.03    1.07 v _23213_/ZN (NAND3_X1)
                                         _00087_ (net)
                  0.01    0.00    1.07 v sa11_sr[7]$_DFF_P_/D (DFF_X2)
                                  1.07   data arrival time

                          0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock source latency
     1   21.97    0.00    0.00    0.82 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.82 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   56.94    0.04    0.07    0.89 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    0.90 ^ clkbuf_3_5__f_clk/A (CLKBUF_X3)
    15   41.02    0.03    0.07    0.97 ^ clkbuf_3_5__f_clk/Z (CLKBUF_X3)
                                         clknet_3_5__leaf_clk (net)
                  0.03    0.00    0.97 ^ clkbuf_leaf_67_clk/A (CLKBUF_X3)
     6   10.89    0.01    0.05    1.02 ^ clkbuf_leaf_67_clk/Z (CLKBUF_X3)
                                         clknet_leaf_67_clk (net)
                  0.01    0.00    1.02 ^ sa11_sr[7]$_DFF_P_/CK (DFF_X2)
                          0.00    1.02   clock reconvergence pessimism
                         -0.04    0.98   library setup time
                                  0.98   data required time
-----------------------------------------------------------------------------
                                  0.98   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                 -0.10   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sa32_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa11_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   21.97    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   56.94    0.04    0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    0.07 ^ clkbuf_3_7__f_clk/A (CLKBUF_X3)
     9   43.98    0.04    0.08    0.15 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
                                         clknet_3_7__leaf_clk (net)
                  0.04    0.00    0.15 ^ clkbuf_leaf_39_clk/A (CLKBUF_X3)
     5   12.83    0.01    0.05    0.20 ^ clkbuf_leaf_39_clk/Z (CLKBUF_X3)
                                         clknet_leaf_39_clk (net)
                  0.01    0.00    0.20 ^ sa32_sr[1]$_DFF_P_/CK (DFF_X2)
     4   16.43    0.02    0.13    0.33 ^ sa32_sr[1]$_DFF_P_/Q (DFF_X2)
                                         sa31_sub[1] (net)
                  0.02    0.00    0.33 ^ _22539_/A (XNOR2_X2)
     3    9.22    0.03    0.05    0.38 ^ _22539_/ZN (XNOR2_X2)
                                         _13167_ (net)
                  0.03    0.00    0.38 ^ _22540_/B (XNOR2_X2)
     1    4.07    0.02    0.04    0.42 ^ _22540_/ZN (XNOR2_X2)
                                         _13168_ (net)
                  0.02    0.00    0.42 ^ _22542_/A (XNOR2_X2)
     2    8.16    0.03    0.05    0.47 ^ _22542_/ZN (XNOR2_X2)
                                         _13170_ (net)
                  0.03    0.00    0.47 ^ _22543_/S (MUX2_X2)
     3   16.14    0.02    0.09    0.56 v _22543_/Z (MUX2_X2)
                                         _13171_ (net)
                  0.02    0.00    0.56 v _22547_/A1 (NOR2_X4)
     5   19.89    0.03    0.04    0.60 ^ _22547_/ZN (NOR2_X4)
                                         _13175_ (net)
                  0.03    0.00    0.61 ^ _22661_/A (BUF_X8)
     6   34.45    0.01    0.03    0.64 ^ _22661_/Z (BUF_X8)
                                         _13284_ (net)
                  0.01    0.00    0.64 ^ _22765_/A (BUF_X16)
     5   36.63    0.01    0.02    0.66 ^ _22765_/Z (BUF_X16)
                                         _13388_ (net)
                  0.01    0.00    0.66 ^ _22853_/A (BUF_X32)
    16   50.37    0.01    0.02    0.68 ^ _22853_/Z (BUF_X32)
                                         _14987_ (net)
                  0.01    0.00    0.69 ^ _29684_/B (HA_X1)
     2    4.58    0.03    0.06    0.74 ^ _29684_/S (HA_X1)
                                         _14989_ (net)
                  0.03    0.00    0.74 ^ _22682_/A (BUF_X4)
     5   38.68    0.02    0.04    0.79 ^ _22682_/Z (BUF_X4)
                                         _13305_ (net)
                  0.02    0.00    0.79 ^ _22709_/A (INV_X8)
     5   13.30    0.01    0.01    0.80 v _22709_/ZN (INV_X8)
                                         _13332_ (net)
                  0.01    0.00    0.80 v _23190_/A (MUX2_X1)
     1    1.32    0.01    0.06    0.86 v _23190_/Z (MUX2_X1)
                                         _13805_ (net)
                  0.01    0.00    0.86 v _23191_/B (MUX2_X1)
     1    1.35    0.01    0.06    0.92 v _23191_/Z (MUX2_X1)
                                         _13806_ (net)
                  0.01    0.00    0.92 v _23193_/A (MUX2_X1)
     1    3.13    0.01    0.06    0.98 v _23193_/Z (MUX2_X1)
                                         _13808_ (net)
                  0.01    0.00    0.98 v _23200_/B1 (AOI222_X2)
     1    1.77    0.04    0.07    1.05 ^ _23200_/ZN (AOI222_X2)
                                         _13815_ (net)
                  0.04    0.00    1.05 ^ _23213_/A2 (NAND3_X1)
     1    1.22    0.01    0.03    1.07 v _23213_/ZN (NAND3_X1)
                                         _00087_ (net)
                  0.01    0.00    1.07 v sa11_sr[7]$_DFF_P_/D (DFF_X2)
                                  1.07   data arrival time

                          0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock source latency
     1   21.97    0.00    0.00    0.82 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.82 ^ clkbuf_0_clk/A (CLKBUF_X3)
     8   56.94    0.04    0.07    0.89 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    0.90 ^ clkbuf_3_5__f_clk/A (CLKBUF_X3)
    15   41.02    0.03    0.07    0.97 ^ clkbuf_3_5__f_clk/Z (CLKBUF_X3)
                                         clknet_3_5__leaf_clk (net)
                  0.03    0.00    0.97 ^ clkbuf_leaf_67_clk/A (CLKBUF_X3)
     6   10.89    0.01    0.05    1.02 ^ clkbuf_leaf_67_clk/Z (CLKBUF_X3)
                                         clknet_leaf_67_clk (net)
                  0.01    0.00    1.02 ^ sa11_sr[7]$_DFF_P_/CK (DFF_X2)
                          0.00    1.02   clock reconvergence pessimism
                         -0.04    0.98   library setup time
                                  0.98   data required time
-----------------------------------------------------------------------------
                                  0.98   data required time
                                 -1.07   data arrival time
-----------------------------------------------------------------------------
                                 -0.10   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.08974689990282059

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4520

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
4.036107540130615

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
11.482199668884277

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.3515

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 143

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: sa32_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa11_sr[7]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.08    0.15 ^ clkbuf_3_7__f_clk/Z (CLKBUF_X3)
   0.05    0.20 ^ clkbuf_leaf_39_clk/Z (CLKBUF_X3)
   0.00    0.20 ^ sa32_sr[1]$_DFF_P_/CK (DFF_X2)
   0.13    0.33 ^ sa32_sr[1]$_DFF_P_/Q (DFF_X2)
   0.05    0.38 ^ _22539_/ZN (XNOR2_X2)
   0.04    0.42 ^ _22540_/ZN (XNOR2_X2)
   0.05    0.47 ^ _22542_/ZN (XNOR2_X2)
   0.09    0.56 v _22543_/Z (MUX2_X2)
   0.04    0.60 ^ _22547_/ZN (NOR2_X4)
   0.04    0.64 ^ _22661_/Z (BUF_X8)
   0.02    0.66 ^ _22765_/Z (BUF_X16)
   0.02    0.68 ^ _22853_/Z (BUF_X32)
   0.06    0.74 ^ _29684_/S (HA_X1)
   0.04    0.79 ^ _22682_/Z (BUF_X4)
   0.01    0.80 v _22709_/ZN (INV_X8)
   0.06    0.86 v _23190_/Z (MUX2_X1)
   0.06    0.92 v _23191_/Z (MUX2_X1)
   0.06    0.98 v _23193_/Z (MUX2_X1)
   0.07    1.05 ^ _23200_/ZN (AOI222_X2)
   0.03    1.07 v _23213_/ZN (NAND3_X1)
   0.00    1.07 v sa11_sr[7]$_DFF_P_/D (DFF_X2)
           1.07   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock source latency
   0.00    0.82 ^ clk (in)
   0.07    0.89 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.08    0.97 ^ clkbuf_3_5__f_clk/Z (CLKBUF_X3)
   0.05    1.02 ^ clkbuf_leaf_67_clk/Z (CLKBUF_X3)
   0.00    1.02 ^ sa11_sr[7]$_DFF_P_/CK (DFF_X2)
   0.00    1.02   clock reconvergence pessimism
  -0.04    0.98   library setup time
           0.98   data required time
---------------------------------------------------------
           0.98   data required time
          -1.07   data arrival time
---------------------------------------------------------
          -0.10   slack (VIOLATED)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u2.d[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][14]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.08    0.15 ^ clkbuf_3_0__f_clk/Z (CLKBUF_X3)
   0.05    0.19 ^ clkbuf_leaf_8_clk/Z (CLKBUF_X3)
   0.00    0.19 ^ u0.u2.d[6]$_DFF_P_/CK (DFF_X1)
   0.08    0.27 ^ u0.u2.d[6]$_DFF_P_/QN (DFF_X1)
   0.02    0.29 v _15912_/Z (XOR2_X2)
   0.02    0.31 ^ _16011_/ZN (AOI21_X1)
   0.00    0.31 ^ u0.w[1][14]$_DFF_P_/D (DFF_X1)
           0.31   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.07    0.07 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.08    0.15 ^ clkbuf_3_3__f_clk/Z (CLKBUF_X3)
   0.05    0.20 ^ clkbuf_leaf_9_clk/Z (CLKBUF_X3)
   0.00    0.20 ^ u0.w[1][14]$_DFF_P_/CK (DFF_X1)
   0.00    0.20   clock reconvergence pessimism
   0.01    0.21   library hold time
           0.21   data required time
---------------------------------------------------------
           0.21   data required time
          -0.31   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.1945

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.2025

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.0747

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-0.0990

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-9.211873

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.51e-03   1.40e-03   4.73e-05   1.10e-02   2.4%
Combinational          2.26e-01   2.23e-01   7.19e-04   4.49e-01  96.8%
Clock                  1.77e-03   2.04e-03   5.35e-06   3.81e-03   0.8%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.37e-01   2.26e-01   7.72e-04   4.64e-01 100.0%
                          51.1%      48.7%       0.2%
