Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Apr 26 12:15:14 2019
| Host         : DELLLAPTOPMAES running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Controller_control_sets_placed.rpt
| Design       : Controller
| Device       : xc7a100t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    22 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      3 |            1 |
|      6 |            1 |
|     13 |            1 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              10 |            6 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           18 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------+---------------+----------------------------------------------+------------------+----------------+
|              Clock Signal             | Enable Signal |               Set/Reset Signal               | Slice Load Count | Bel Load Count |
+---------------------------------------+---------------+----------------------------------------------+------------------+----------------+
|  generateClocks[0].clk/CLK_reg_0_BUFG |               |                                              |                1 |              1 |
|  wiz/inst/CLK10MHZ                    |               |                                              |                2 |              3 |
|  generateClocks[1].clk/CLK            |               |                                              |                3 |              6 |
|  wiz/inst/CLK10MHZ                    |               | generateClocks[1].clk/CLK_0                  |                4 |             13 |
|  wiz/inst/CLK10MHZ                    |               | generateClocks[0].clk/CLK                    |                6 |             22 |
|  generateClocks[0].clk/CLK_reg_0_BUFG |               | generateCounters[0].cntr/counter[29]_i_1_n_0 |                8 |             29 |
+---------------------------------------+---------------+----------------------------------------------+------------------+----------------+


