{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1612634107470 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612634107470 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 06 18:55:07 2021 " "Processing started: Sat Feb 06 18:55:07 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612634107470 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612634107470 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Clock100MHz -c Clock100MHz " "Command: quartus_map --read_settings_files=on --write_settings_files=off Clock100MHz -c Clock100MHz" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612634107470 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1612634108000 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1612634108000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pll100.v 1 1 " "Found 1 design units, including 1 entities, in source file pll100.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll100 " "Found entity 1: pll100" {  } { { "pll100.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/pll100.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612634118365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612634118365 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/counter.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612634118365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612634118365 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock100mhz.v 1 1 " "Using design file clock100mhz.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Clock100MHz " "Found entity 1: Clock100MHz" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612634118458 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1612634118458 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Clock100MHz " "Elaborating entity \"Clock100MHz\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1612634118458 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led_value clock100mhz.v(127) " "Verilog HDL Always Construct warning at clock100mhz.v(127): inferring latch(es) for variable \"led_value\", which holds its previous value in one or more paths through the always construct" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 127 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1612634118458 "|Clock100MHz"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR\[9..2\] clock100mhz.v(22) " "Output port \"LEDR\[9..2\]\" at clock100mhz.v(22) has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612634118458 "|Clock100MHz"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX0 clock100mhz.v(25) " "Output port \"HEX0\" at clock100mhz.v(25) has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 25 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612634118458 "|Clock100MHz"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX1 clock100mhz.v(26) " "Output port \"HEX1\" at clock100mhz.v(26) has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 26 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612634118458 "|Clock100MHz"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NET_TX_D clock100mhz.v(67) " "Output port \"NET_TX_D\" at clock100mhz.v(67) has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 67 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612634118458 "|Clock100MHz"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUDIO_DIN_MFP1 clock100mhz.v(30) " "Output port \"AUDIO_DIN_MFP1\" at clock100mhz.v(30) has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612634118458 "|Clock100MHz"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUDIO_MCLK clock100mhz.v(33) " "Output port \"AUDIO_MCLK\" at clock100mhz.v(33) has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 33 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612634118458 "|Clock100MHz"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUDIO_SCL_SS_n clock100mhz.v(36) " "Output port \"AUDIO_SCL_SS_n\" at clock100mhz.v(36) has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 36 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612634118458 "|Clock100MHz"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUDIO_SCLK_MFP3 clock100mhz.v(37) " "Output port \"AUDIO_SCLK_MFP3\" at clock100mhz.v(37) has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 37 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612634118458 "|Clock100MHz"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "AUDIO_SPI_SELECT clock100mhz.v(39) " "Output port \"AUDIO_SPI_SELECT\" at clock100mhz.v(39) has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 39 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612634118458 "|Clock100MHz"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_SCLK clock100mhz.v(44) " "Output port \"DAC_SCLK\" at clock100mhz.v(44) has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 44 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612634118458 "|Clock100MHz"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "DAC_SYNC_n clock100mhz.v(45) " "Output port \"DAC_SYNC_n\" at clock100mhz.v(45) has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 45 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612634118458 "|Clock100MHz"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_DCLK clock100mhz.v(49) " "Output port \"FLASH_DCLK\" at clock100mhz.v(49) has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 49 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612634118458 "|Clock100MHz"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_NCSO clock100mhz.v(50) " "Output port \"FLASH_NCSO\" at clock100mhz.v(50) has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 50 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612634118458 "|Clock100MHz"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "FLASH_RESET_n clock100mhz.v(51) " "Output port \"FLASH_RESET_n\" at clock100mhz.v(51) has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 51 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612634118458 "|Clock100MHz"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NET_GTX_CLK clock100mhz.v(54) " "Output port \"NET_GTX_CLK\" at clock100mhz.v(54) has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 54 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612634118458 "|Clock100MHz"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NET_MDC clock100mhz.v(57) " "Output port \"NET_MDC\" at clock100mhz.v(57) has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 57 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612634118458 "|Clock100MHz"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NET_RST_N clock100mhz.v(59) " "Output port \"NET_RST_N\" at clock100mhz.v(59) has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 59 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612634118458 "|Clock100MHz"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NET_TX_EN clock100mhz.v(68) " "Output port \"NET_TX_EN\" at clock100mhz.v(68) has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 68 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612634118458 "|Clock100MHz"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "NET_TX_ER clock100mhz.v(69) " "Output port \"NET_TX_ER\" at clock100mhz.v(69) has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 69 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612634118458 "|Clock100MHz"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "PM_I2C_SCL clock100mhz.v(72) " "Output port \"PM_I2C_SCL\" at clock100mhz.v(72) has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 72 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612634118458 "|Clock100MHz"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "RH_TEMP_I2C_SCL clock100mhz.v(83) " "Output port \"RH_TEMP_I2C_SCL\" at clock100mhz.v(83) has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 83 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612634118458 "|Clock100MHz"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_RESET_n clock100mhz.v(87) " "Output port \"UART_RESET_n\" at clock100mhz.v(87) has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 87 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612634118458 "|Clock100MHz"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_TX clock100mhz.v(89) " "Output port \"UART_TX\" at clock100mhz.v(89) has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 89 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1612634118458 "|Clock100MHz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_value\[0\] clock100mhz.v(127) " "Inferred latch for \"led_value\[0\]\" at clock100mhz.v(127)" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612634118458 "|Clock100MHz"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led_value\[1\] clock100mhz.v(127) " "Inferred latch for \"led_value\[1\]\" at clock100mhz.v(127)" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 127 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1612634118458 "|Clock100MHz"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll100 pll100:pll1 " "Elaborating entity \"pll100\" for hierarchy \"pll100:pll1\"" {  } { { "clock100mhz.v" "pll1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612634118505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll pll100:pll1\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"pll100:pll1\|altpll:altpll_component\"" {  } { { "pll100.v" "altpll_component" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/pll100.v" 95 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612634118568 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pll100:pll1\|altpll:altpll_component " "Elaborated megafunction instantiation \"pll100:pll1\|altpll:altpll_component\"" {  } { { "pll100.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/pll100.v" 95 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612634118568 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pll100:pll1\|altpll:altpll_component " "Instantiated megafunction \"pll100:pll1\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=pll100 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=pll100\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118568 ""}  } { { "pll100.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/pll100.v" 95 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612634118568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll100_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll100_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 pll100_altpll " "Found entity 1: pll100_altpll" {  } { { "db/pll100_altpll.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/db/pll100_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612634118630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612634118630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pll100_altpll pll100:pll1\|altpll:altpll_component\|pll100_altpll:auto_generated " "Elaborating entity \"pll100_altpll\" for hierarchy \"pll100:pll1\|altpll:altpll_component\|pll100_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612634118630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:c1 " "Elaborating entity \"counter\" for hierarchy \"counter:c1\"" {  } { { "clock100mhz.v" "c1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 124 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612634118646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter:c1\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter:c1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "LPM_COUNTER_component" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/counter.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612634118677 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter:c1\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"counter:c1\|lpm_counter:LPM_COUNTER_component\"" {  } { { "counter.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/counter.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612634118677 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter:c1\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"counter:c1\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_modulus 100000000 " "Parameter \"lpm_modulus\" = \"100000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118677 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 27 " "Parameter \"lpm_width\" = \"27\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1612634118677 ""}  } { { "counter.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/counter.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1612634118677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612634118739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612634118739 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_kri counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated " "Elaborating entity \"cntr_kri\" for hierarchy \"counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612634118739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5tb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5tb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5tb " "Found entity 1: cmpr_5tb" {  } { { "db/cmpr_5tb.tdf" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/db/cmpr_5tb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1612634118786 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1612634118786 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_5tb counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|cmpr_5tb:cmpr1 " "Elaborating entity \"cmpr_5tb\" for hierarchy \"counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|cmpr_5tb:cmpr1\"" {  } { { "db/cntr_kri.tdf" "cmpr1" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/db/cntr_kri.tdf" 170 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612634118786 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIOGPIO\[5\] " "Inserted always-enabled tri-state buffer between \"GPIOGPIO\[5\]\" and its non-tri-state driver." {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 93 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Design Software" 0 -1 1612634119396 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Analysis & Synthesis" 0 -1 1612634119396 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidirectional pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDIO_BCLK " "bidirectional pin \"AUDIO_BCLK\" has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 29 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612634119396 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDIO_GPIO_MFP5 " "bidirectional pin \"AUDIO_GPIO_MFP5\" has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 32 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612634119396 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDIO_RESET_n " "bidirectional pin \"AUDIO_RESET_n\" has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 35 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612634119396 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDIO_SDA_MOSI " "bidirectional pin \"AUDIO_SDA_MOSI\" has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 38 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612634119396 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "AUDIO_WCLK " "bidirectional pin \"AUDIO_WCLK\" has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 40 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612634119396 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "DAC_DATA " "bidirectional pin \"DAC_DATA\" has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 43 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612634119396 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DATA\[0\] " "bidirectional pin \"FLASH_DATA\[0\]\" has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612634119396 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DATA\[1\] " "bidirectional pin \"FLASH_DATA\[1\]\" has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612634119396 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DATA\[2\] " "bidirectional pin \"FLASH_DATA\[2\]\" has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612634119396 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "FLASH_DATA\[3\] " "bidirectional pin \"FLASH_DATA\[3\]\" has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 48 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612634119396 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "NET_MDIO " "bidirectional pin \"NET_MDIO\" has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 58 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612634119396 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PM_I2C_SDA " "bidirectional pin \"PM_I2C_SDA\" has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 73 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612634119396 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK " "bidirectional pin \"PS2_CLK\" has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 76 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612634119396 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_CLK2 " "bidirectional pin \"PS2_CLK2\" has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 77 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612634119396 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT " "bidirectional pin \"PS2_DAT\" has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 78 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612634119396 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "PS2_DAT2 " "bidirectional pin \"PS2_DAT2\" has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 79 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612634119396 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "RH_TEMP_I2C_SDA " "bidirectional pin \"RH_TEMP_I2C_SDA\" has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 84 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612634119396 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[0\] " "bidirectional pin \"GPIOGPIO\[0\]\" has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612634119396 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[1\] " "bidirectional pin \"GPIOGPIO\[1\]\" has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612634119396 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[2\] " "bidirectional pin \"GPIOGPIO\[2\]\" has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612634119396 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[3\] " "bidirectional pin \"GPIOGPIO\[3\]\" has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612634119396 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[4\] " "bidirectional pin \"GPIOGPIO\[4\]\" has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612634119396 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[6\] " "bidirectional pin \"GPIOGPIO\[6\]\" has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612634119396 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIOGPIO\[7\] " "bidirectional pin \"GPIOGPIO\[7\]\" has no driver" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 93 -1 0 } }  } 0 13040 "bidirectional pin \"%1!s!\" has no driver" 0 0 "Design Software" 0 -1 1612634119396 ""}  } {  } 0 13039 "The following bidirectional pins have no drivers" 0 0 "Analysis & Synthesis" 0 -1 1612634119396 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIOGPIO\[5\]~synth " "Node \"GPIOGPIO\[5\]~synth\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 93 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634119411 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1612634119411 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_DIN_MFP1 GND " "Pin \"AUDIO_DIN_MFP1\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 30 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|AUDIO_DIN_MFP1"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_MCLK GND " "Pin \"AUDIO_MCLK\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 33 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|AUDIO_MCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_SCL_SS_n GND " "Pin \"AUDIO_SCL_SS_n\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|AUDIO_SCL_SS_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_SCLK_MFP3 GND " "Pin \"AUDIO_SCLK_MFP3\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|AUDIO_SCLK_MFP3"} { "Warning" "WMLS_MLS_STUCK_PIN" "AUDIO_SPI_SELECT GND " "Pin \"AUDIO_SPI_SELECT\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|AUDIO_SPI_SELECT"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_SCLK GND " "Pin \"DAC_SCLK\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 44 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|DAC_SCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_SYNC_n GND " "Pin \"DAC_SYNC_n\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 45 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|DAC_SYNC_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_DCLK GND " "Pin \"FLASH_DCLK\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 49 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|FLASH_DCLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_NCSO GND " "Pin \"FLASH_NCSO\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 50 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|FLASH_NCSO"} { "Warning" "WMLS_MLS_STUCK_PIN" "FLASH_RESET_n GND " "Pin \"FLASH_RESET_n\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 51 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|FLASH_RESET_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET_GTX_CLK GND " "Pin \"NET_GTX_CLK\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 54 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|NET_GTX_CLK"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET_MDC GND " "Pin \"NET_MDC\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 57 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|NET_MDC"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET_RST_N GND " "Pin \"NET_RST_N\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 59 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|NET_RST_N"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET_TX_D\[0\] GND " "Pin \"NET_TX_D\[0\]\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|NET_TX_D[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET_TX_D\[1\] GND " "Pin \"NET_TX_D\[1\]\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|NET_TX_D[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET_TX_D\[2\] GND " "Pin \"NET_TX_D\[2\]\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|NET_TX_D[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET_TX_D\[3\] GND " "Pin \"NET_TX_D\[3\]\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 67 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|NET_TX_D[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET_TX_EN GND " "Pin \"NET_TX_EN\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 68 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|NET_TX_EN"} { "Warning" "WMLS_MLS_STUCK_PIN" "NET_TX_ER GND " "Pin \"NET_TX_ER\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 69 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|NET_TX_ER"} { "Warning" "WMLS_MLS_STUCK_PIN" "PM_I2C_SCL GND " "Pin \"PM_I2C_SCL\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 72 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|PM_I2C_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "RH_TEMP_I2C_SCL GND " "Pin \"RH_TEMP_I2C_SCL\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 83 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|RH_TEMP_I2C_SCL"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_RESET_n GND " "Pin \"UART_RESET_n\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 87 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|UART_RESET_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "UART_TX GND " "Pin \"UART_TX\" is stuck at GND" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 89 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1612634119411 "|Clock100MHz|UART_TX"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1612634119411 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1612634119489 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1612634120474 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1612634120474 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "35 " "Design contains 35 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ADC_CLK_10 " "No output dependent on input pin \"ADC_CLK_10\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|ADC_CLK_10"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK2_50 " "No output dependent on input pin \"MAX10_CLK2_50\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|MAX10_CLK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MAX10_CLK3_50 " "No output dependent on input pin \"MAX10_CLK3_50\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|MAX10_CLK3_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FPGA_RESET_n " "No output dependent on input pin \"FPGA_RESET_n\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 15 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|FPGA_RESET_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[4\] " "No output dependent on input pin \"KEY\[4\]\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|KEY[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 19 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUDIO_DOUT_MFP2 " "No output dependent on input pin \"AUDIO_DOUT_MFP2\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 31 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|AUDIO_DOUT_MFP2"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "AUDIO_MISO_MFP4 " "No output dependent on input pin \"AUDIO_MISO_MFP4\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 34 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|AUDIO_MISO_MFP4"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET_INT_n " "No output dependent on input pin \"NET_INT_n\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 55 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|NET_INT_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET_LINK100 " "No output dependent on input pin \"NET_LINK100\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 56 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|NET_LINK100"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET_RX_CLK " "No output dependent on input pin \"NET_RX_CLK\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 60 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|NET_RX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET_RX_COL " "No output dependent on input pin \"NET_RX_COL\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|NET_RX_COL"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET_RX_CRS " "No output dependent on input pin \"NET_RX_CRS\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 62 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|NET_RX_CRS"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET_RX_D\[0\] " "No output dependent on input pin \"NET_RX_D\[0\]\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|NET_RX_D[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET_RX_D\[1\] " "No output dependent on input pin \"NET_RX_D\[1\]\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|NET_RX_D[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET_RX_D\[2\] " "No output dependent on input pin \"NET_RX_D\[2\]\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|NET_RX_D[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET_RX_D\[3\] " "No output dependent on input pin \"NET_RX_D\[3\]\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 63 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|NET_RX_D[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET_RX_DV " "No output dependent on input pin \"NET_RX_DV\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 64 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|NET_RX_DV"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET_RX_ER " "No output dependent on input pin \"NET_RX_ER\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|NET_RX_ER"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "NET_TX_CLK " "No output dependent on input pin \"NET_TX_CLK\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 66 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|NET_TX_CLK"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RH_TEMP_DRDY_n " "No output dependent on input pin \"RH_TEMP_DRDY_n\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 82 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|RH_TEMP_DRDY_n"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "UART_RX " "No output dependent on input pin \"UART_RX\"" {  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 88 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1612634120599 "|Clock100MHz|UART_RX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1612634120599 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "156 " "Implemented 156 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "36 " "Implemented 36 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1612634120599 ""} { "Info" "ICUT_CUT_TM_OPINS" "47 " "Implemented 47 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1612634120599 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "25 " "Implemented 25 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1612634120599 ""} { "Info" "ICUT_CUT_TM_LCELLS" "47 " "Implemented 47 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1612634120599 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1612634120599 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1612634120599 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 137 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 137 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4808 " "Peak virtual memory: 4808 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612634120677 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 06 18:55:20 2021 " "Processing ended: Sat Feb 06 18:55:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612634120677 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612634120677 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612634120677 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1612634120677 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1612634122169 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612634122169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 06 18:55:21 2021 " "Processing started: Sat Feb 06 18:55:21 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612634122169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1612634122169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Clock100MHz -c Clock100MHz " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Clock100MHz -c Clock100MHz" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1612634122169 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1612634122346 ""}
{ "Info" "0" "" "Project  = Clock100MHz" {  } {  } 0 0 "Project  = Clock100MHz" 0 0 "Fitter" 0 0 1612634122346 ""}
{ "Info" "0" "" "Revision = Clock100MHz" {  } {  } 0 0 "Revision = Clock100MHz" 0 0 "Fitter" 0 0 1612634122346 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1612634122502 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1612634122502 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Clock100MHz 10M50DAF484C6GES " "Selected device 10M50DAF484C6GES for design \"Clock100MHz\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1612634122502 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1612634122565 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1612634122565 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll100:pll1\|altpll:altpll_component\|pll100_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"pll100:pll1\|altpll:altpll_component\|pll100_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll100:pll1\|altpll:altpll_component\|pll100_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for pll100:pll1\|altpll:altpll_component\|pll100_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll100_altpll.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/db/pll100_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1612634122643 ""}  } { { "db/pll100_altpll.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/db/pll100_altpll.v" 46 -1 0 } } { "" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1612634122643 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1612634122815 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1612634122815 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1612634123002 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 394 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612634123002 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 396 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612634123002 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 398 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612634123002 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 400 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612634123002 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 402 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612634123002 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 404 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612634123002 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 406 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612634123002 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 408 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1612634123002 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1612634123002 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1612634123002 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1612634123002 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1612634123002 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1612634123002 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1612634123002 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1612634124078 ""}
{ "Info" "ISTA_SDC_FOUND" "Clock100MHz.SDC " "Reading SDC File: 'Clock100MHz.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1612634124078 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1612634124078 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1612634124078 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1612634124078 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] " "Node: counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch led_value\[1\] counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] " "Latch led_value\[1\] is being clocked by counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612634124078 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1612634124078 "|Clock100MHz|counter:c1|lpm_counter:LPM_COUNTER_component|cntr_kri:auto_generated|counter_reg_bit[0]"}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1612634124094 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1612634124094 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 7 clocks " "Found 7 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612634124094 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612634124094 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000   ADC_CLK_10 " " 100.000   ADC_CLK_10" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612634124094 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK1_50 " "  20.000 MAX10_CLK1_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612634124094 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK2_50 " "  20.000 MAX10_CLK2_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612634124094 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 MAX10_CLK3_50 " "  20.000 MAX10_CLK3_50" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612634124094 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000   NET_RX_CLK " "   8.000   NET_RX_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612634124094 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   8.000   NET_TX_CLK " "   8.000   NET_TX_CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612634124094 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1612634124094 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1612634124094 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll100:pll1\|altpll:altpll_component\|pll100_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll100:pll1\|altpll:altpll_component\|pll100_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612634124110 ""}  } { { "db/pll100_altpll.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/db/pll100_altpll.v" 81 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 213 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612634124110 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Equal0~8  " "Automatically promoted node Equal0~8 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1612634124110 ""}  } { { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 127 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 245 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1612634124110 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1612634124657 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1612634124672 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1612634124672 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1612634124672 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1612634124672 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1612634124672 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1612634124672 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1612634124672 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1612634124672 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1612634124672 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1612634124672 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "pll100:pll1\|altpll:altpll_component\|pll100_altpll:auto_generated\|pll1 clk\[0\] GPIOGPIO\[5\]~output " "PLL \"pll100:pll1\|altpll:altpll_component\|pll100_altpll:auto_generated\|pll1\" output port clk\[0\] feeds output pin \"GPIOGPIO\[5\]~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/pll100_altpll.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/db/pll100_altpll.v" 46 -1 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "pll100.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/pll100.v" 95 0 0 } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 119 0 0 } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 93 -1 0 } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1612634124875 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612634124907 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1612634125016 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1612634126750 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612634126828 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1612634126860 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1612634127469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612634127469 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1612634128328 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X67_Y33 X78_Y43 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X67_Y33 to location X78_Y43" {  } { { "loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X67_Y33 to location X78_Y43"} { { 12 { 0 ""} 67 33 12 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1612634129860 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1612634129860 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1612634130063 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1612634130063 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1612634130063 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612634130063 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.09 " "Total time spent on timing analysis during the Fitter is 0.09 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1612634130313 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1612634130328 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1612634130328 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1612634130798 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1612634130798 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Fitter" 0 -1 1612634130798 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1612634131328 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1612634132110 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "26 MAX 10 " "26 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ADC_CLK_10 3.3-V LVTTL M9 " "Pin ADC_CLK_10 uses I/O standard 3.3-V LVTTL at M9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { ADC_CLK_10 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CLK_10" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 9 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK2_50 3.3-V LVTTL V9 " "Pin MAX10_CLK2_50 uses I/O standard 3.3-V LVTTL at V9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK2_50 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK2_50" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 11 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FPGA_RESET_n 3.3-V LVTTL D9 " "Pin FPGA_RESET_n uses I/O standard 3.3-V LVTTL at D9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FPGA_RESET_n } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_RESET_n" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 15 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "NET_RX_CLK 3.3-V LVTTL J10 " "Pin NET_RX_CLK uses I/O standard 3.3-V LVTTL at J10" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { NET_RX_CLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET_RX_CLK" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 60 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 107 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "NET_TX_CLK 3.3-V LVTTL E11 " "Pin NET_TX_CLK uses I/O standard 3.3-V LVTTL at E11" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { NET_TX_CLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET_TX_CLK" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 66 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RH_TEMP_DRDY_n 3.3-V LVTTL Y19 " "Pin RH_TEMP_DRDY_n uses I/O standard 3.3-V LVTTL at Y19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RH_TEMP_DRDY_n } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RH_TEMP_DRDY_n" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 82 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 121 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DAC_DATA 3.3-V LVTTL A2 " "Pin DAC_DATA uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DAC_DATA } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DATA" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[0\] 3.3-V LVTTL AB18 " "Pin FLASH_DATA\[0\] uses I/O standard 3.3-V LVTTL at AB18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[0\]" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[1\] 3.3-V LVTTL AA19 " "Pin FLASH_DATA\[1\] uses I/O standard 3.3-V LVTTL at AA19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[1\]" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[2\] 3.3-V LVTTL AB19 " "Pin FLASH_DATA\[2\] uses I/O standard 3.3-V LVTTL at AB19" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[2\]" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FLASH_DATA\[3\] 3.3-V LVTTL AA20 " "Pin FLASH_DATA\[3\] uses I/O standard 3.3-V LVTTL at AA20" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[3\]" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PM_I2C_SDA 3.3-V LVTTL E9 " "Pin PM_I2C_SDA uses I/O standard 3.3-V LVTTL at E9" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PM_I2C_SDA } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PM_I2C_SDA" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK 3.3-V LVTTL V3 " "Pin PS2_CLK uses I/O standard 3.3-V LVTTL at V3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_CLK2 3.3-V LVTTL U1 " "Pin PS2_CLK2 uses I/O standard 3.3-V LVTTL at U1" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT 3.3-V LVTTL P3 " "Pin PS2_DAT uses I/O standard 3.3-V LVTTL at P3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "PS2_DAT2 3.3-V LVTTL R3 " "Pin PS2_DAT2 uses I/O standard 3.3-V LVTTL at R3" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RH_TEMP_I2C_SDA 3.3-V LVTTL W18 " "Pin RH_TEMP_I2C_SDA uses I/O standard 3.3-V LVTTL at W18" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RH_TEMP_I2C_SDA } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RH_TEMP_I2C_SDA" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOGPIO\[0\] 3.3-V LVTTL Y17 " "Pin GPIOGPIO\[0\] uses I/O standard 3.3-V LVTTL at Y17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIOGPIO[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[0\]" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOGPIO\[1\] 3.3-V LVTTL AA17 " "Pin GPIOGPIO\[1\] uses I/O standard 3.3-V LVTTL at AA17" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIOGPIO[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[1\]" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOGPIO\[2\] 3.3-V LVTTL V16 " "Pin GPIOGPIO\[2\] uses I/O standard 3.3-V LVTTL at V16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIOGPIO[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[2\]" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOGPIO\[3\] 3.3-V LVTTL W15 " "Pin GPIOGPIO\[3\] uses I/O standard 3.3-V LVTTL at W15" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIOGPIO[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[3\]" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOGPIO\[4\] 3.3-V LVTTL AB16 " "Pin GPIOGPIO\[4\] uses I/O standard 3.3-V LVTTL at AB16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIOGPIO[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[4\]" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOGPIO\[6\] 3.3-V LVTTL Y16 " "Pin GPIOGPIO\[6\] uses I/O standard 3.3-V LVTTL at Y16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIOGPIO[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[6\]" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOGPIO\[7\] 3.3-V LVTTL W16 " "Pin GPIOGPIO\[7\] uses I/O standard 3.3-V LVTTL at W16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIOGPIO[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[7\]" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "GPIOGPIO\[5\] 3.3-V LVTTL AA16 " "Pin GPIOGPIO\[5\] uses I/O standard 3.3-V LVTTL at AA16" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIOGPIO[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[5\]" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAX10_CLK1_50 3.3-V LVTTL N5 " "Pin MAX10_CLK1_50 uses I/O standard 3.3-V LVTTL at N5" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { MAX10_CLK1_50 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "MAX10_CLK1_50" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 10 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1612634132594 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1612634132594 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "25 " "Following 25 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_BCLK a permanently disabled " "Pin AUDIO_BCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { AUDIO_BCLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_BCLK" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 29 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_GPIO_MFP5 a permanently disabled " "Pin AUDIO_GPIO_MFP5 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { AUDIO_GPIO_MFP5 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_GPIO_MFP5" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 32 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_RESET_n a permanently disabled " "Pin AUDIO_RESET_n has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { AUDIO_RESET_n } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_RESET_n" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 35 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_SDA_MOSI a permanently disabled " "Pin AUDIO_SDA_MOSI has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { AUDIO_SDA_MOSI } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_SDA_MOSI" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 38 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUDIO_WCLK a permanently disabled " "Pin AUDIO_WCLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { AUDIO_WCLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_WCLK" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 40 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "DAC_DATA a permanently disabled " "Pin DAC_DATA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { DAC_DATA } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_DATA" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 43 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DATA\[0\] a permanently disabled " "Pin FLASH_DATA\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[0\]" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DATA\[1\] a permanently disabled " "Pin FLASH_DATA\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[1\]" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DATA\[2\] a permanently disabled " "Pin FLASH_DATA\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[2\]" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "FLASH_DATA\[3\] a permanently disabled " "Pin FLASH_DATA\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { FLASH_DATA[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FLASH_DATA\[3\]" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "NET_MDIO a permanently disabled " "Pin NET_MDIO has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { NET_MDIO } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "NET_MDIO" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PM_I2C_SDA a permanently disabled " "Pin PM_I2C_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PM_I2C_SDA } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PM_I2C_SDA" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK a permanently disabled " "Pin PS2_CLK has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_CLK } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 76 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_CLK2 a permanently disabled " "Pin PS2_CLK2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_CLK2 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 77 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT a permanently disabled " "Pin PS2_DAT has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_DAT } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 78 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "PS2_DAT2 a permanently disabled " "Pin PS2_DAT2 has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { PS2_DAT2 } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 79 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "RH_TEMP_I2C_SDA a permanently disabled " "Pin RH_TEMP_I2C_SDA has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { RH_TEMP_I2C_SDA } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RH_TEMP_I2C_SDA" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 84 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 123 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOGPIO\[0\] a permanently disabled " "Pin GPIOGPIO\[0\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIOGPIO[0] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[0\]" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOGPIO\[1\] a permanently disabled " "Pin GPIOGPIO\[1\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIOGPIO[1] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[1\]" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOGPIO\[2\] a permanently disabled " "Pin GPIOGPIO\[2\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIOGPIO[2] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[2\]" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOGPIO\[3\] a permanently disabled " "Pin GPIOGPIO\[3\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIOGPIO[3] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[3\]" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOGPIO\[4\] a permanently disabled " "Pin GPIOGPIO\[4\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIOGPIO[4] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[4\]" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOGPIO\[6\] a permanently disabled " "Pin GPIOGPIO\[6\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIOGPIO[6] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[6\]" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOGPIO\[7\] a permanently disabled " "Pin GPIOGPIO\[7\] has a permanently disabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIOGPIO[7] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[7\]" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612634132594 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIOGPIO\[5\] a permanently enabled " "Pin GPIOGPIO\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/20.1/quartus/bin64/pin_planner.ppl" { GPIOGPIO[5] } } } { "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/20.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIOGPIO\[5\]" } } } } { "clock100mhz.v" "" { Text "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/clock100mhz.v" 93 0 0 } } { "temporary_test_loc" "" { Generic "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1612634132594 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1612634132594 ""}
{ "Warning" "WFIOMGR_INCONSISTENT_VCCIO_ACROSS_MULTIPLE_BANKS_OF_CONFIGURAION_PINS" "2 Internal Configuration 2 " "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in 2 banks in 'Internal Configuration' configuration scheme and there are 2 different VCCIOs." {  } {  } 0 169202 "Inconsistent VCCIO across multiple banks of configuration pins. The configuration pins are contained in %1!d! banks in '%2!s!' configuration scheme and there are %3!d! different VCCIOs." 0 0 "Fitter" 0 -1 1612634132594 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/Clock100MHz.fit.smsg " "Generated suppressed messages file C:/Salukat/Purificador/SoftwareDevelopment/Max_10_NEEK/Clock100MHz/Clock100MHz.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1612634132672 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 11 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5922 " "Peak virtual memory: 5922 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612634133344 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 06 18:55:33 2021 " "Processing ended: Sat Feb 06 18:55:33 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612634133344 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612634133344 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612634133344 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1612634133344 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1612634135089 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612634135089 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 06 18:55:34 2021 " "Processing started: Sat Feb 06 18:55:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612634135089 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1612634135089 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Clock100MHz -c Clock100MHz " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Clock100MHz -c Clock100MHz" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1612634135089 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1612634135495 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1612634137258 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1612634137445 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4694 " "Peak virtual memory: 4694 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612634138664 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 06 18:55:38 2021 " "Processing ended: Sat Feb 06 18:55:38 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612634138664 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612634138664 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612634138664 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1612634138664 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1612634139336 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1612634140725 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1612634140725 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 06 18:55:40 2021 " "Processing started: Sat Feb 06 18:55:40 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1612634140725 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1612634140725 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Clock100MHz -c Clock100MHz " "Command: quartus_sta Clock100MHz -c Clock100MHz" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1612634140725 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1612634140913 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1612634141194 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1612634141194 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1612634141256 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1612634141256 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "The Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1612634141553 ""}
{ "Info" "ISTA_SDC_FOUND" "Clock100MHz.SDC " "Reading SDC File: 'Clock100MHz.SDC'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1612634141616 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll1\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1612634141616 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612634141616 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1612634141616 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] " "Node: counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch led_value\[1\] counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] " "Latch led_value\[1\] is being clocked by counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612634141631 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612634141631 "|Clock100MHz|counter:c1|lpm_counter:LPM_COUNTER_component|cntr_kri:auto_generated|counter_reg_bit[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612634141631 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1612634141631 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1612634141663 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1612634141678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.716 " "Worst-case setup slack is 4.716" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634141678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634141678 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.716               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.716               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634141678 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612634141678 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.643 " "Worst-case hold slack is 0.643" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634141694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634141694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.643               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.643               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634141694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612634141694 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612634141709 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612634141725 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.000 " "Worst-case minimum pulse width slack is 4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634141772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634141772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 NET_RX_CLK  " "    4.000               0.000 NET_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634141772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 NET_TX_CLK  " "    4.000               0.000 NET_TX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634141772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.775               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.775               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634141772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.792               0.000 MAX10_CLK1_50  " "    9.792               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634141772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634141772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK3_50  " "   16.000               0.000 MAX10_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634141772 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634141772 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612634141772 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1612634141897 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1612634141944 ""}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "10M50DAF484C6GES " "Timing characteristics of device 10M50DAF484C6GES are preliminary" {  } {  } 0 334000 "Timing characteristics of device %1!s! are preliminary" 0 0 "Timing Analyzer" 0 -1 1612634141944 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1612634142475 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] " "Node: counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch led_value\[1\] counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] " "Latch led_value\[1\] is being clocked by counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612634142538 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612634142538 "|Clock100MHz|counter:c1|lpm_counter:LPM_COUNTER_component|cntr_kri:auto_generated|counter_reg_bit[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612634142538 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 5.201 " "Worst-case setup slack is 5.201" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142569 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.201               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    5.201               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142569 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612634142569 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.558 " "Worst-case hold slack is 0.558" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142584 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.558               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.558               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142584 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612634142584 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612634142600 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612634142616 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.000 " "Worst-case minimum pulse width slack is 4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 NET_RX_CLK  " "    4.000               0.000 NET_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 NET_TX_CLK  " "    4.000               0.000 NET_TX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.723               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.723               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.802               0.000 MAX10_CLK1_50  " "    9.802               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK3_50  " "   16.000               0.000 MAX10_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142616 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142616 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612634142616 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1612634142663 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] " "Node: counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Latch led_value\[1\] counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\] " "Latch led_value\[1\] is being clocked by counter:c1\|lpm_counter:LPM_COUNTER_component\|cntr_kri:auto_generated\|counter_reg_bit\[0\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Design Software" 0 -1 1612634142819 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Timing Analyzer" 0 -1 1612634142819 "|Clock100MHz|counter:c1|lpm_counter:LPM_COUNTER_component|cntr_kri:auto_generated|counter_reg_bit[0]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1612634142819 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 7.455 " "Worst-case setup slack is 7.455" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142834 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    7.455               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    7.455               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142834 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612634142834 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.308 " "Worst-case hold slack is 0.308" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.308               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.308               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612634142850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612634142866 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1612634142866 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.000 " "Worst-case minimum pulse width slack is 4.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 NET_RX_CLK  " "    4.000               0.000 NET_RX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.000               0.000 NET_TX_CLK  " "    4.000               0.000 NET_TX_CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.806               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.806               0.000 pll1\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.532               0.000 MAX10_CLK1_50  " "    9.532               0.000 MAX10_CLK1_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK2_50  " "   16.000               0.000 MAX10_CLK2_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.000               0.000 MAX10_CLK3_50  " "   16.000               0.000 MAX10_CLK3_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.000               0.000 ADC_CLK_10  " "   96.000               0.000 ADC_CLK_10 " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1612634142881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1612634142881 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1612634144413 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1612634144413 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 6 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1612634144585 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 06 18:55:44 2021 " "Processing ended: Sat Feb 06 18:55:44 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1612634144585 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1612634144585 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1612634144585 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1612634144585 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 155 s " "Quartus Prime Full Compilation was successful. 0 errors, 155 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1612634145350 ""}
