TimeQuest Timing Analyzer report for de2_media_computer
Fri Apr 06 20:45:47 2018
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 15. Slow 1200mV 85C Model Setup: 'altera_reserved_tck'
 16. Slow 1200mV 85C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Hold: 'altera_reserved_tck'
 18. Slow 1200mV 85C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 19. Slow 1200mV 85C Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'
 21. Slow 1200mV 85C Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 22. Slow 1200mV 85C Model Removal: 'altera_reserved_tck'
 23. Slow 1200mV 85C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 24. Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'
 25. Slow 1200mV 85C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 26. Slow 1200mV 85C Model Minimum Pulse Width: 'TD_CLK27'
 27. Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'
 28. Setup Times
 29. Hold Times
 30. Clock to Output Times
 31. Minimum Clock to Output Times
 32. Output Enable Times
 33. Minimum Output Enable Times
 34. Output Disable Times
 35. Minimum Output Disable Times
 36. MTBF Summary
 37. Synchronizer Summary
 38. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 39. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 40. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 41. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 42. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 43. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 44. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 45. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 46. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 47. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
 48. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
 49. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
 50. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
 51. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
 52. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
 53. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
 54. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
 55. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
 56. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
 57. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
 58. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
 59. Slow 1200mV 0C Model Fmax Summary
 60. Slow 1200mV 0C Model Setup Summary
 61. Slow 1200mV 0C Model Hold Summary
 62. Slow 1200mV 0C Model Recovery Summary
 63. Slow 1200mV 0C Model Removal Summary
 64. Slow 1200mV 0C Model Minimum Pulse Width Summary
 65. Slow 1200mV 0C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 66. Slow 1200mV 0C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 67. Slow 1200mV 0C Model Setup: 'altera_reserved_tck'
 68. Slow 1200mV 0C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 69. Slow 1200mV 0C Model Hold: 'altera_reserved_tck'
 70. Slow 1200mV 0C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 71. Slow 1200mV 0C Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 72. Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'
 73. Slow 1200mV 0C Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 74. Slow 1200mV 0C Model Removal: 'altera_reserved_tck'
 75. Slow 1200mV 0C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
 76. Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
 77. Slow 1200mV 0C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
 78. Slow 1200mV 0C Model Minimum Pulse Width: 'TD_CLK27'
 79. Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
 80. Setup Times
 81. Hold Times
 82. Clock to Output Times
 83. Minimum Clock to Output Times
 84. Output Enable Times
 85. Minimum Output Enable Times
 86. Output Disable Times
 87. Minimum Output Disable Times
 88. MTBF Summary
 89. Synchronizer Summary
 90. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
 91. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
 92. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
 93. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
 94. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
 95. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
 96. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
 97. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
 98. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
 99. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
100. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
101. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
102. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
103. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
104. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
105. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
106. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
107. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
108. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
109. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
110. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
111. Fast 1200mV 0C Model Setup Summary
112. Fast 1200mV 0C Model Hold Summary
113. Fast 1200mV 0C Model Recovery Summary
114. Fast 1200mV 0C Model Removal Summary
115. Fast 1200mV 0C Model Minimum Pulse Width Summary
116. Fast 1200mV 0C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
117. Fast 1200mV 0C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
118. Fast 1200mV 0C Model Setup: 'altera_reserved_tck'
119. Fast 1200mV 0C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
120. Fast 1200mV 0C Model Hold: 'altera_reserved_tck'
121. Fast 1200mV 0C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
122. Fast 1200mV 0C Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
123. Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'
124. Fast 1200mV 0C Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
125. Fast 1200mV 0C Model Removal: 'altera_reserved_tck'
126. Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'
127. Fast 1200mV 0C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'
128. Fast 1200mV 0C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'
129. Fast 1200mV 0C Model Minimum Pulse Width: 'TD_CLK27'
130. Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'
131. Setup Times
132. Hold Times
133. Clock to Output Times
134. Minimum Clock to Output Times
135. Output Enable Times
136. Minimum Output Enable Times
137. Output Disable Times
138. Minimum Output Disable Times
139. MTBF Summary
140. Synchronizer Summary
141. Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
142. Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
143. Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
144. Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
145. Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
146. Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
147. Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
148. Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
149. Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
150. Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
151. Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
152. Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
153. Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
154. Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
155. Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
156. Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
157. Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
158. Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
159. Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
160. Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
161. Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
162. Multicorner Timing Analysis Summary
163. Setup Times
164. Hold Times
165. Clock to Output Times
166. Minimum Clock to Output Times
167. Board Trace Model Assignments
168. Input Transition Times
169. Signal Integrity Metrics (Slow 1200mv 0c Model)
170. Signal Integrity Metrics (Slow 1200mv 85c Model)
171. Signal Integrity Metrics (Fast 1200mv 0c Model)
172. Setup Transfers
173. Hold Transfers
174. Recovery Transfers
175. Removal Transfers
176. Report TCCS
177. Report RSKM
178. Unconstrained Paths
179. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; de2_media_computer                                                ;
; Device Family      ; Cyclone IV E                                                      ;
; Device Name        ; EP4CE115F29C8                                                     ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.23        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  23.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------+
; SDC File List                                                                                    ;
+--------------------------------------------------------------+--------+--------------------------+
; SDC File Path                                                ; Status ; Read at                  ;
+--------------------------------------------------------------+--------+--------------------------+
; DE2_115_Media_Computer.sdc                                   ; OK     ; Fri Apr 06 20:45:12 2018 ;
; nios_system/synthesis/submodules/altera_reset_controller.sdc ; OK     ; Fri Apr 06 20:45:12 2018 ;
; nios_system/synthesis/submodules/nios_system_CPU.sdc         ; OK     ; Fri Apr 06 20:45:12 2018 ;
+--------------------------------------------------------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; Clock Name                                                                  ; Type      ; Period  ; Frequency ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                                                        ; Targets                                                                         ;
+-----------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+
; altera_reserved_tck                                                         ; Base      ; 100.000 ; 10.0 MHz  ; 0.000  ; 50.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                               ; { altera_reserved_tck }                                                         ;
; CLOCK_50                                                                    ; Base      ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                               ; { CLOCK_50 }                                                                    ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Generated ; 20.000  ; 50.0 MHz  ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] } ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ; Generated ; 20.000  ; 50.0 MHz  ; -3.000 ; 7.000  ; 50.00      ; 1         ; 1           ; -54.0 ;        ;           ;            ; false    ; CLOCK_50 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] } ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Generated ; 40.000  ; 25.0 MHz  ; 20.000 ; 40.000 ; 50.00      ; 2         ; 1           ; 180.0 ;        ;           ;            ; false    ; CLOCK_50 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0] ; { NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] } ;
; TD_CLK27                                                                    ; Base      ; 37.037  ; 27.0 MHz  ; 0.000  ; 18.518 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                                               ; { TD_CLK27 }                                                                    ;
+-----------------------------------------------------------------------------+-----------+---------+-----------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+-------------------------------------------------------------------------------+---------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                                                ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                  ; Note ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
; 75.09 MHz  ; 75.09 MHz       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;      ;
; 101.81 MHz ; 101.81 MHz      ; altera_reserved_tck                                                         ;      ;
; 133.58 MHz ; 133.58 MHz      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                                  ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.002  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 32.514 ; 0.000         ;
; altera_reserved_tck                                                         ; 45.089 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                                  ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.359 ; 0.000         ;
; altera_reserved_tck                                                         ; 0.443 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.445 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery Summary                                                               ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 4.535  ; 0.000         ;
; altera_reserved_tck                                                         ; 47.775 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal Summary                                                               ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 1.584 ; 0.000         ;
; altera_reserved_tck                                                         ; 1.628 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                                    ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.572  ; 0.000         ;
; CLOCK_50                                                                    ; 9.891  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.674 ; 0.000         ;
; TD_CLK27                                                                    ; 33.037 ; 0.000         ;
; altera_reserved_tck                                                         ; 49.509 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                           ; To Node                                                                                                                                                                       ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 6.002 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[1]                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 3.851      ;
; 6.185 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[29]                                                                              ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 3.668      ;
; 6.246 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 3.612      ;
; 6.487 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30]                                                                              ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 3.366      ;
; 6.546 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[5]                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 3.307      ;
; 6.565 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 3.293      ;
; 6.585 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[11]                                                                              ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 3.266      ;
; 6.678 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[26]                                                                              ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 3.175      ;
; 6.683 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[11]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 13.242     ;
; 6.683 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[12]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 13.242     ;
; 6.683 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[13]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 13.242     ;
; 6.683 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[14]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 13.242     ;
; 6.683 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[15]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 13.242     ;
; 6.683 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[16]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 13.242     ;
; 6.683 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[17]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 13.242     ;
; 6.683 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[18]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 13.242     ;
; 6.684 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[26]                                                                              ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 3.169      ;
; 6.692 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.226     ;
; 6.692 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.226     ;
; 6.692 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.226     ;
; 6.692 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.226     ;
; 6.692 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.226     ;
; 6.692 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.083     ; 13.226     ;
; 6.721 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[3]                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 3.130      ;
; 6.732 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[11]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 13.189     ;
; 6.732 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[12]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 13.189     ;
; 6.732 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[13]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 13.189     ;
; 6.732 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[14]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 13.189     ;
; 6.732 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[15]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 13.189     ;
; 6.732 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[16]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 13.189     ;
; 6.732 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[17]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 13.189     ;
; 6.732 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[18]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.080     ; 13.189     ;
; 6.733 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[20]                                                                              ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 3.120      ;
; 6.741 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18]                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 13.173     ;
; 6.741 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18]                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 13.173     ;
; 6.741 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18]                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 13.173     ;
; 6.741 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18]                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 13.173     ;
; 6.741 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18]                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 13.173     ;
; 6.741 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18]                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.087     ; 13.173     ;
; 6.742 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[5]                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 3.111      ;
; 6.779 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 3.079      ;
; 6.796 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[11]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 13.139     ;
; 6.796 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[12]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 13.139     ;
; 6.796 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[13]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 13.139     ;
; 6.796 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[14]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 13.139     ;
; 6.796 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[15]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 13.139     ;
; 6.796 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[16]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 13.139     ;
; 6.796 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[17]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 13.139     ;
; 6.796 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[18]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 13.139     ;
; 6.804 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[11]                                                                              ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 3.047      ;
; 6.805 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19]                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 13.123     ;
; 6.805 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19]                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 13.123     ;
; 6.805 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19]                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 13.123     ;
; 6.805 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19]                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 13.123     ;
; 6.805 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19]                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 13.123     ;
; 6.805 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19]                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.073     ; 13.123     ;
; 6.817 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[1]                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 3.036      ;
; 6.820 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[0]                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 3.033      ;
; 6.820 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.145     ; 3.036      ;
; 6.844 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 3.014      ;
; 6.866 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 2.992      ;
; 6.874 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 2.984      ;
; 6.878 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 2.980      ;
; 6.888 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.143     ; 2.970      ;
; 6.894 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27]                                                                              ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 2.957      ;
; 6.905 ; nios_system:NiosII|nios_system_CPU:cpu|A_slow_inst_sel                                                                              ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_traceon ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 12.994     ;
; 6.906 ; nios_system:NiosII|nios_system_CPU:cpu|A_slow_inst_sel                                                                              ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_goto1   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.102     ; 12.993     ;
; 6.919 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27]                                                                              ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 2.932      ;
; 6.946 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_0[11]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.979     ;
; 6.946 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_0[12]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.979     ;
; 6.946 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_0[13]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.979     ;
; 6.946 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_0[14]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.979     ;
; 6.946 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_0[15]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.979     ;
; 6.946 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_0[16]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.979     ;
; 6.946 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_0[17]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.979     ;
; 6.946 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_0[18]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.076     ; 12.979     ;
; 6.948 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[4]                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 2.905      ;
; 6.954 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_0[52]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.969     ;
; 6.954 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_0[53]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.969     ;
; 6.954 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_0[61]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.969     ;
; 6.954 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_0[2]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.969     ;
; 6.954 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_0[32]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.969     ;
; 6.954 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_0[33]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.969     ;
; 6.954 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_0[34]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.969     ;
; 6.954 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_0[35]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.969     ;
; 6.960 ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|rd_address ; nios_system:NiosII|nios_system_SDRAM:sdram|m_addr[7]                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.161     ; 12.750     ;
; 6.972 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[52]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.951     ;
; 6.972 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[53]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.951     ;
; 6.972 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[61]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.951     ;
; 6.972 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[2]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.951     ;
; 6.972 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[32]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.951     ;
; 6.972 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[33]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.951     ;
; 6.972 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[34]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.951     ;
; 6.972 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[35]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.078     ; 12.951     ;
; 6.976 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_0[44]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.948     ;
; 6.976 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_0[45]                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.948     ;
; 6.976 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_0[0]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.948     ;
; 6.976 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_0[5]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.948     ;
; 6.976 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_0[7]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.948     ;
; 6.976 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21]                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_0[9]                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 12.948     ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                     ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 32.514 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.416     ; 7.071      ;
; 32.514 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.416     ; 7.071      ;
; 32.785 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.420     ; 6.796      ;
; 32.867 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 7.049      ;
; 32.922 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.416     ; 6.663      ;
; 32.923 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.416     ; 6.662      ;
; 33.076 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.418     ; 6.507      ;
; 33.077 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.418     ; 6.506      ;
; 33.088 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.418     ; 6.495      ;
; 33.148 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.420     ; 6.433      ;
; 33.148 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.420     ; 6.433      ;
; 33.148 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.420     ; 6.433      ;
; 33.148 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.420     ; 6.433      ;
; 33.148 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.420     ; 6.433      ;
; 33.148 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.420     ; 6.433      ;
; 33.148 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.420     ; 6.433      ;
; 33.257 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.420     ; 6.324      ;
; 33.367 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.418     ; 6.216      ;
; 33.367 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.418     ; 6.216      ;
; 33.367 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.418     ; 6.216      ;
; 33.455 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 6.508      ;
; 33.482 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.418     ; 6.101      ;
; 33.484 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.418     ; 6.099      ;
; 33.767 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 6.149      ;
; 34.145 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.424     ; 5.432      ;
; 34.202 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.435     ; 5.364      ;
; 34.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.435     ; 5.351      ;
; 34.291 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.435     ; 5.275      ;
; 34.315 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.435     ; 5.251      ;
; 34.362 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.424     ; 5.215      ;
; 34.386 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.424     ; 5.191      ;
; 34.399 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.424     ; 5.178      ;
; 34.415 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.424     ; 5.162      ;
; 34.470 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.435     ; 5.096      ;
; 34.527 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.424     ; 5.050      ;
; 34.528 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.435     ; 5.038      ;
; 34.538 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.424     ; 5.039      ;
; 34.540 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.424     ; 5.037      ;
; 34.577 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.435     ; 4.989      ;
; 34.580 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.424     ; 4.997      ;
; 34.585 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                         ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.043     ; 5.240      ;
; 34.611 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.435     ; 4.955      ;
; 34.635 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 5.277      ;
; 34.635 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 5.277      ;
; 34.707 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.424     ; 4.870      ;
; 34.710 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.424     ; 4.867      ;
; 34.712 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 5.200      ;
; 34.721 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.424     ; 4.856      ;
; 34.781 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 5.131      ;
; 34.814 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.046     ; 5.008      ;
; 34.835 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.435     ; 4.731      ;
; 34.838 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.435     ; 4.728      ;
; 34.841 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 5.075      ;
; 34.841 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 5.075      ;
; 34.841 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 5.075      ;
; 34.841 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 5.075      ;
; 34.841 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 5.075      ;
; 34.841 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 5.075      ;
; 34.841 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 5.075      ;
; 34.841 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 5.075      ;
; 34.841 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 5.075      ;
; 34.841 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.085     ; 5.075      ;
; 34.871 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.424     ; 4.706      ;
; 34.874 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.424     ; 4.703      ;
; 34.879 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.435     ; 4.687      ;
; 34.894 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.087     ; 5.020      ;
; 34.906 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.093     ; 5.002      ;
; 35.043 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.869      ;
; 35.044 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.868      ;
; 35.062 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                         ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.050     ; 4.756      ;
; 35.063 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.849      ;
; 35.063 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.849      ;
; 35.063 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.849      ;
; 35.063 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.849      ;
; 35.063 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.849      ;
; 35.063 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.849      ;
; 35.063 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.849      ;
; 35.063 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.849      ;
; 35.063 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.849      ;
; 35.063 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.849      ;
; 35.075 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.837      ;
; 35.075 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.837      ;
; 35.075 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.837      ;
; 35.075 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.837      ;
; 35.075 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.837      ;
; 35.075 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.837      ;
; 35.075 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.837      ;
; 35.075 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.837      ;
; 35.075 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.837      ;
; 35.075 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.837      ;
; 35.100 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.812      ;
; 35.100 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.812      ;
; 35.100 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.812      ;
; 35.100 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.812      ;
; 35.100 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.812      ;
; 35.100 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.812      ;
; 35.100 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.812      ;
; 35.100 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.812      ;
; 35.100 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.812      ;
; 35.100 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.089     ; 4.812      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.089 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.200      ; 5.112      ;
; 45.260 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.194      ; 4.935      ;
; 45.307 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 4.849      ;
; 45.514 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 4.683      ;
; 45.809 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 4.388      ;
; 45.898 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.148      ; 4.251      ;
; 46.355 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.162      ; 3.808      ;
; 46.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 3.657      ;
; 46.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.156      ; 3.520      ;
; 46.676 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.196      ; 3.521      ;
; 46.726 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.157      ; 3.432      ;
; 46.798 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.184      ; 3.387      ;
; 46.840 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 3.353      ;
; 46.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 3.319      ;
; 46.872 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.155      ; 3.284      ;
; 46.977 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 3.216      ;
; 47.142 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 3.045      ;
; 47.175 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.178      ; 3.004      ;
; 47.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.189      ; 2.507      ;
; 47.960 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.192      ; 2.233      ;
; 48.080 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 2.112      ;
; 48.344 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.190      ; 1.847      ;
; 48.899 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 1.288      ;
; 90.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 9.177      ;
; 90.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 9.121      ;
; 91.102 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 8.846      ;
; 91.195 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 8.763      ;
; 91.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 8.746      ;
; 91.219 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 8.739      ;
; 91.251 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 8.707      ;
; 91.397 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 8.561      ;
; 91.404 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 8.554      ;
; 91.533 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 8.415      ;
; 91.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 8.419      ;
; 91.540 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 8.408      ;
; 91.547 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 8.411      ;
; 91.569 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 8.389      ;
; 91.718 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 8.230      ;
; 91.774 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 8.176      ;
; 91.850 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 8.107      ;
; 91.860 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 8.088      ;
; 91.889 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 8.068      ;
; 91.998 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 7.960      ;
; 92.001 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 7.955      ;
; 92.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 7.954      ;
; 92.005 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.916      ;
; 92.028 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 7.928      ;
; 92.039 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 7.917      ;
; 92.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 7.916      ;
; 92.044 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 7.912      ;
; 92.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 7.876      ;
; 92.085 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 7.872      ;
; 92.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 7.870      ;
; 92.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 7.869      ;
; 92.088 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 7.869      ;
; 92.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 7.846      ;
; 92.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 7.776      ;
; 92.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.745      ;
; 92.210 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 7.746      ;
; 92.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.738      ;
; 92.245 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 7.711      ;
; 92.253 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 7.703      ;
; 92.260 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.661      ;
; 92.269 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 7.687      ;
; 92.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 7.686      ;
; 92.275 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 7.682      ;
; 92.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 7.673      ;
; 92.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 7.672      ;
; 92.303 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.053     ; 7.645      ;
; 92.322 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.624      ;
; 92.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.623      ;
; 92.349 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.597      ;
; 92.363 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.558      ;
; 92.377 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 7.579      ;
; 92.390 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.560      ;
; 92.402 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 7.545      ;
; 92.408 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 7.539      ;
; 92.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 7.538      ;
; 92.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 7.541      ;
; 92.419 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.502      ;
; 92.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.509      ;
; 92.460 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.499      ;
; 92.531 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.415      ;
; 92.532 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.418      ;
; 92.572 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.349      ;
; 92.574 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.372      ;
; 92.590 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.356      ;
; 92.596 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.054     ; 7.351      ;
; 92.616 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.051     ; 7.334      ;
; 92.630 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.329      ;
; 92.648 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.311      ;
; 92.656 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.303      ;
; 92.690 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.269      ;
; 92.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.055     ; 7.248      ;
; 92.715 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 7.206      ;
; 92.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 7.168      ;
; 92.811 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.148      ;
; 92.812 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.147      ;
; 92.816 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.143      ;
; 92.818 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.141      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.359 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_im_addr[1]                                                                                                                                                                      ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_address_reg0               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.493      ; 1.106      ;
; 0.376 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 1.132      ;
; 0.380 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_im_addr[2]                                                                                                                                                                      ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_address_reg0               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.493      ; 1.127      ;
; 0.388 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 1.144      ;
; 0.389 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_im_addr[5]                                                                                                                                                                      ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_address_reg0               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.493      ; 1.136      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 1.148      ;
; 0.393 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[4]                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.143      ;
; 0.398 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[2]                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.148      ;
; 0.399 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 1.155      ;
; 0.400 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[8]                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.150      ;
; 0.400 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 1.156      ;
; 0.401 ; nios_system:NiosII|nios_system_CPU:cpu|i_readdata_d1[6]                                                                                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.153      ;
; 0.402 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 1.158      ;
; 0.406 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_im_addr[4]                                                                                                                                                                      ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_address_reg0               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.493      ; 1.153      ;
; 0.410 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_im_addr[6]                                                                                                                                                                      ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_address_reg0               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.493      ; 1.157      ;
; 0.413 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[14]                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~portb_datain_reg0                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 1.161      ;
; 0.414 ; nios_system:NiosII|nios_system_CPU:cpu|i_readdata_d1[7]                                                                                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.166      ;
; 0.417 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.495      ; 1.166      ;
; 0.417 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.502      ; 1.173      ;
; 0.420 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[13]                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~portb_datain_reg0                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 1.168      ;
; 0.422 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[9]                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.172      ;
; 0.427 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                                                                                                       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 1.095      ;
; 0.431 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|cntr_1rf:cntr1|counter_reg_bit[4] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.182      ;
; 0.431 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|cntr_1rf:cntr1|counter_reg_bit[4] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0~porta_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.181      ;
; 0.431 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[1]                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.181      ;
; 0.431 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_im_addr[0]                                                                                                                                                                      ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_address_reg0               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.493      ; 1.178      ;
; 0.433 ; nios_system:NiosII|nios_system_CPU:cpu|i_readdata_d1[20]                                                                                                                                                                                                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.498      ; 1.185      ;
; 0.434 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[3]                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.184      ;
; 0.435 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_jtag_addr[4]                                                                                                                                                                    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~portb_address_reg0               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.180      ;
; 0.435 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[12]                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~portb_datain_reg0                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.494      ; 1.183      ;
; 0.437 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_jtag_addr[0]                                                                                                                                                                    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~portb_address_reg0               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.182      ;
; 0.439 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[6]                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.189      ;
; 0.439 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|cntr_tqf:cntr1|counter_reg_bit[3] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.183      ;
; 0.439 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|cntr_tqf:cntr1|counter_reg_bit[3] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0~porta_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.489      ; 1.182      ;
; 0.440 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[0]                               ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.185      ;
; 0.441 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|cntr_0rf:cntr1|counter_reg_bit[4]                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.192      ;
; 0.441 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|cntr_0rf:cntr1|counter_reg_bit[4]                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.496      ; 1.191      ;
; 0.441 ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|rd_address                                                                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|rd_address                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.746      ;
; 0.441 ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|timeout_occurred                                                                                                                                                                                                                                                                    ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|timeout_occurred                                                                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.746      ;
; 0.441 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_state.000100000                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_SDRAM:sdram|m_state.000100000                                                                                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|pending_frametype[0]                                                                                                                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|pending_frametype[0]                                                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|pending_frametype[1]                                                                                                                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|pending_frametype[1]                                                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|pending_frametype[3]                                                                                                                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|pending_frametype[3]                                                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|initialize_lcd_display                                                                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|initialize_lcd_display                                                                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|trc_ctrl_reg[0]                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|trc_ctrl_reg[0]                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|d_write~reg0                                                                                                                                                                                                                                                                                              ; nios_system:NiosII|nios_system_CPU:cpu|d_write~reg0                                                                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_rd                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_rd                                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                                                                                                                                  ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                              ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_non_empty                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|a_fefifo_7cf:fifo_state|b_full                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_wrap                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_wrap                                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|cntr_rqf:cntr1|counter_reg_bit[1] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.491      ; 1.187      ;
; 0.442 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|cntr_rqf:cntr1|counter_reg_bit[1] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~porta_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.490      ; 1.186      ;
; 0.442 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                            ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][80]                                                                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                     ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][89]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_break                                                                                                                                                                      ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_break                                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|trigbrktype                                                                                                                                                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|trigbrktype                                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_ram_wr                                                                                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_ram_wr                                                                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetlatch                                                                                                                                                                    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetlatch                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|dbrk_hit1_latch                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|dbrk_hit1_latch                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_error                                                                                                                                                                 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_error                                                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|woverflow                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|woverflow                                                                                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                           ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|ac                                                                                                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|ac                                                                                                                                                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_SDRAM:sdram|active_cs_n                                                                                                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|active_cs_n                                                                                                                                                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entries[0]                                                                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entries[0]                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entries[1]                                                                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entries[1]                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                                                                                                                                                                                                               ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[1]                                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                                                                                                                                                                                                               ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|pending_response_count[2]                                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                                                                   ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                     ; nios_system:NiosII|altera_avalon_sc_fifo:cpu_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|wr_address                                                                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|wr_address                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_next.010000000                                                                                                                                                                                                                                                                                      ; nios_system:NiosII|nios_system_SDRAM:sdram|m_next.010000000                                                                                                                                                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[0]                                                                                                                                                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[1]                                                                                                                                                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[2]                                                                                                                                                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                              ; nios_system:NiosII|nios_system_SDRAM:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                    ; nios_system:NiosII|altera_avalon_sc_fifo:vga_pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[29]                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~portb_datain_reg0                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.501      ; 1.197      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|break_on_reset                                                                                                                                                                ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|break_on_reset                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|jtag_break                                                                                                                                                                    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|jtag_break                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|d_read~reg0                                                                                                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|d_read~reg0                                                                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][43]                                                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                     ; nios_system:NiosII|altera_avalon_sc_fifo:vga_pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                     ; nios_system:NiosII|altera_avalon_sc_fifo:vga_pixel_buffer_avalon_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                               ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][70]                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                               ; nios_system:NiosII|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[0][70]                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                                                                      ; nios_system:NiosII|altera_merlin_master_translator:cpu_data_master_translator|read_accepted                                                                                                                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                                 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
; 0.442 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.000                                                                                                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.000                                                                                                                                                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.746      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.443 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.443 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.444 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.746      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.746      ;
; 0.448 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 0.746      ;
; 0.456 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.758      ;
; 0.456 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.758      ;
; 0.456 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.758      ;
; 0.457 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.758      ;
; 0.476 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.000                                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.779      ;
; 0.477 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.010                                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.780      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.778      ;
; 0.491 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.793      ;
; 0.491 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.793      ;
; 0.491 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.793      ;
; 0.491 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.794      ;
; 0.491 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.793      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.794      ;
; 0.492 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.794      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.794      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.794      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.793      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.793      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.793      ;
; 0.492 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.794      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.794      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.795      ;
; 0.493 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.795      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.795      ;
; 0.494 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.796      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.795      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.795      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.795      ;
; 0.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.797      ;
; 0.496 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.796      ;
; 0.496 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.796      ;
; 0.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.797      ;
; 0.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.801      ;
; 0.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.801      ;
; 0.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.801      ;
; 0.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.801      ;
; 0.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.801      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.802      ;
; 0.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.802      ;
; 0.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.803      ;
; 0.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.808      ;
; 0.508 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.809      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.811      ;
; 0.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.811      ;
; 0.515 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.818      ;
; 0.516 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.819      ;
; 0.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.819      ;
; 0.517 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.819      ;
; 0.517 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.820      ;
; 0.517 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.820      ;
; 0.518 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.819      ;
; 0.519 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.821      ;
; 0.533 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.835      ;
; 0.554 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.856      ;
; 0.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.926      ;
; 0.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.935      ;
; 0.633 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.934      ;
; 0.634 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.936      ;
; 0.634 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.936      ;
; 0.634 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 0.934      ;
; 0.634 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.936      ;
; 0.635 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.938      ;
; 0.636 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.938      ;
; 0.637 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.938      ;
; 0.644 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.945      ;
; 0.656 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.959      ;
; 0.657 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.960      ;
; 0.658 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.961      ;
; 0.658 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.960      ;
; 0.660 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.961      ;
; 0.660 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 0.962      ;
; 0.667 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.968      ;
; 0.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.972      ;
; 0.684 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.985      ;
; 0.689 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 0.992      ;
; 0.690 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 0.991      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.445 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.445 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.746      ;
; 0.446 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.446 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.746      ;
; 0.492 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.793      ;
; 0.492 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.793      ;
; 0.494 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.795      ;
; 0.512 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.418      ; 1.184      ;
; 0.534 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.420      ; 1.208      ;
; 0.542 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.843      ;
; 0.550 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.851      ;
; 0.550 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.420      ; 1.224      ;
; 0.560 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.418      ; 1.232      ;
; 0.617 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.918      ;
; 0.621 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.922      ;
; 0.622 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.923      ;
; 0.622 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.923      ;
; 0.624 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.925      ;
; 0.625 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.926      ;
; 0.625 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.926      ;
; 0.626 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.927      ;
; 0.633 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.934      ;
; 0.634 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.935      ;
; 0.660 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.961      ;
; 0.664 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.965      ;
; 0.665 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.966      ;
; 0.678 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.979      ;
; 0.684 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 0.984      ;
; 0.686 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 0.985      ;
; 0.690 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.991      ;
; 0.693 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 0.994      ;
; 0.713 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.014      ;
; 0.714 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.015      ;
; 0.716 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.017      ;
; 0.725 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.025      ;
; 0.728 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.028      ;
; 0.728 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.028      ;
; 0.731 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.031      ;
; 0.733 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.034      ;
; 0.737 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.038      ;
; 0.739 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.040      ;
; 0.741 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.042      ;
; 0.744 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.045      ;
; 0.745 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.046      ;
; 0.745 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.046      ;
; 0.747 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.048      ;
; 0.747 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.048      ;
; 0.749 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.050      ;
; 0.750 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.051      ;
; 0.751 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.050      ;
; 0.751 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.052      ;
; 0.753 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.054      ;
; 0.754 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.055      ;
; 0.755 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.056      ;
; 0.755 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.056      ;
; 0.764 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.063      ;
; 0.765 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.066      ;
; 0.766 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.067      ;
; 0.768 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.069      ;
; 0.769 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.070      ;
; 0.771 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.072      ;
; 0.772 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.073      ;
; 0.772 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.073      ;
; 0.778 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.079      ;
; 0.781 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.082      ;
; 0.781 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.082      ;
; 0.782 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.082      ;
; 0.793 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.094      ;
; 0.841 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.418      ; 1.513      ;
; 0.870 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.170      ;
; 0.870 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.170      ;
; 0.872 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.172      ;
; 0.874 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.174      ;
; 0.875 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.175      ;
; 0.876 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.176      ;
; 0.877 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.177      ;
; 0.885 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.186      ;
; 0.886 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.187      ;
; 0.888 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.189      ;
; 0.888 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.189      ;
; 0.889 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.190      ;
; 0.889 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.190      ;
; 0.898 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.088      ; 1.198      ;
; 0.949 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.250      ;
; 0.966 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.269      ;
; 0.967 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.091      ; 1.270      ;
; 0.972 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.271      ;
; 1.007 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.087      ; 1.306      ;
; 1.008 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.089      ; 1.309      ;
; 1.015 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.420      ; 1.689      ;
; 1.025 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.076      ; 1.313      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                  ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 4.535  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 5.289      ;
; 4.535  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 5.289      ;
; 4.535  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 5.289      ;
; 4.535  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 5.289      ;
; 4.535  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 5.289      ;
; 4.535  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 5.289      ;
; 4.535  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 5.287      ;
; 4.535  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 5.287      ;
; 4.535  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 5.287      ;
; 4.535  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 5.289      ;
; 4.535  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 5.289      ;
; 4.535  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 5.289      ;
; 4.535  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 5.289      ;
; 4.535  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 5.289      ;
; 4.535  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 5.289      ;
; 4.535  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 5.289      ;
; 4.535  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 5.289      ;
; 4.535  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 5.289      ;
; 4.535  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 5.289      ;
; 4.535  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 5.287      ;
; 4.535  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 5.287      ;
; 4.535  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 5.287      ;
; 4.535  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 5.287      ;
; 4.535  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.179     ; 5.287      ;
; 4.547  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 5.277      ;
; 4.547  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 5.277      ;
; 4.547  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 5.277      ;
; 4.547  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 5.277      ;
; 4.547  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 5.277      ;
; 4.547  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 5.277      ;
; 4.547  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 5.277      ;
; 4.547  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 5.277      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT16 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT17 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT16 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT17 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT23                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT24                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT25                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT26                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT27                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT28                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT29                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT30                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT31                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT32                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT33                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT34                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT35                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT18                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT19                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT20                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT21                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT22                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT17                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT16                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT15                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT14                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT13                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT12                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT11                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT10                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT9                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT8                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT7                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT6                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT5                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
; 13.989 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT4                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.282     ; 5.481      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                         ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 47.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 2.417      ;
; 47.775 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.191      ; 2.417      ;
; 48.212 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.186      ; 1.975      ;
; 95.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.457      ;
; 95.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.457      ;
; 95.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.457      ;
; 95.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.457      ;
; 95.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.457      ;
; 95.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.457      ;
; 95.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.457      ;
; 95.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.457      ;
; 95.418 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.126     ; 4.457      ;
; 95.799 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.128     ; 4.074      ;
; 95.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.055      ;
; 95.831 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.115     ; 4.055      ;
; 95.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.053      ;
; 95.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.053      ;
; 95.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.053      ;
; 95.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.053      ;
; 95.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.053      ;
; 95.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.053      ;
; 95.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.053      ;
; 95.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.053      ;
; 95.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.053      ;
; 95.832 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 4.053      ;
; 96.283 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.118     ; 3.600      ;
; 96.653 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.259      ;
; 96.653 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.259      ;
; 96.653 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.259      ;
; 96.653 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 3.259      ;
; 97.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.823      ;
; 97.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.823      ;
; 97.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.823      ;
; 97.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.823      ;
; 97.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.823      ;
; 97.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.823      ;
; 97.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.823      ;
; 97.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.823      ;
; 97.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.823      ;
; 97.438 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.101     ; 2.462      ;
; 97.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.449      ;
; 97.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.449      ;
; 97.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.449      ;
; 97.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.449      ;
; 97.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.449      ;
; 97.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.449      ;
; 97.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.449      ;
; 97.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.415      ;
; 97.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.415      ;
; 97.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.415      ;
; 97.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.415      ;
; 97.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.415      ;
; 97.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.415      ;
; 97.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.415      ;
; 97.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.415      ;
; 97.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.415      ;
; 97.487 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.099     ; 2.415      ;
; 97.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.417      ;
; 97.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.417      ;
; 97.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.417      ;
; 97.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.411      ;
; 97.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.411      ;
; 97.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.411      ;
; 97.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.411      ;
; 97.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.411      ;
; 97.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.411      ;
; 97.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.411      ;
; 97.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.411      ;
; 97.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.411      ;
; 97.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.089     ; 2.411      ;
; 97.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.395      ;
; 97.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.395      ;
; 97.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.395      ;
; 97.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.395      ;
; 97.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.395      ;
; 97.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.395      ;
; 97.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.395      ;
; 97.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.395      ;
; 97.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.395      ;
; 97.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.395      ;
; 97.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.395      ;
; 97.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.395      ;
; 97.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.395      ;
; 97.521 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.085     ; 2.395      ;
; 97.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.332      ;
; 97.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.332      ;
; 97.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.332      ;
; 97.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.332      ;
; 97.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.081     ; 2.332      ;
; 97.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.314      ;
; 97.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.314      ;
; 97.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.314      ;
; 97.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.314      ;
; 97.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.314      ;
; 97.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.314      ;
; 97.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.314      ;
; 97.604 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.083     ; 2.314      ;
; 97.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.084      ;
; 97.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.084      ;
; 97.820 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.097     ; 2.084      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 1.584 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 2.234      ;
; 1.584 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 2.234      ;
; 1.584 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 2.234      ;
; 1.584 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 2.235      ;
; 1.584 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 2.235      ;
; 1.584 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 2.235      ;
; 1.592 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a8                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.258      ;
; 1.592 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a7                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.258      ;
; 1.592 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a6                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.258      ;
; 1.592 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a5                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.258      ;
; 1.592 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a4                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.258      ;
; 1.592 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a3                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.258      ;
; 1.592 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a2                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.258      ;
; 1.592 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a1                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.258      ;
; 1.592 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.455      ; 2.258      ;
; 1.605 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a5                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 2.262      ;
; 1.605 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a4                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 2.262      ;
; 1.605 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a3                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 2.262      ;
; 1.605 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a2                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 2.262      ;
; 1.605 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a1                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 2.262      ;
; 1.605 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a0                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.446      ; 2.262      ;
; 1.608 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 2.266      ;
; 1.608 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 2.266      ;
; 1.608 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.447      ; 2.266      ;
; 1.759 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a3                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 2.431      ;
; 1.759 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a2                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 2.431      ;
; 1.759 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a1                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 2.431      ;
; 1.759 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a0                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.461      ; 2.431      ;
; 1.895 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a6                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 2.547      ;
; 1.895 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a5                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 2.547      ;
; 1.895 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a4                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 2.547      ;
; 1.895 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a3                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 2.547      ;
; 1.895 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a2                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 2.547      ;
; 1.895 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a1                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 2.547      ;
; 1.895 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 2.547      ;
; 1.910 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 2.571      ;
; 1.910 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 2.571      ;
; 1.910 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.450      ; 2.571      ;
; 1.932 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 2.594      ;
; 1.932 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 2.594      ;
; 1.932 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.451      ; 2.594      ;
; 1.944 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|dffe4                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a1                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 2.614      ;
; 1.944 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|dffe4                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.459      ; 2.614      ;
; 1.965 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 2.617      ;
; 1.965 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 2.617      ;
; 1.965 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.441      ; 2.617      ;
; 2.118 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a5                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 2.781      ;
; 2.118 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a4                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 2.781      ;
; 2.118 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a3                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 2.781      ;
; 2.118 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a2                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 2.781      ;
; 2.118 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a1                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 2.781      ;
; 2.118 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.452      ; 2.781      ;
; 2.296 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a39                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 2.945      ;
; 2.296 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a38                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 2.945      ;
; 2.296 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a37                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 2.945      ;
; 2.296 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a36                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 2.945      ;
; 2.296 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a35                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 2.945      ;
; 2.296 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a34                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 2.945      ;
; 2.296 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a33                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 2.945      ;
; 2.296 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a32                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 2.945      ;
; 2.296 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a31                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 2.945      ;
; 2.296 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a30                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 2.945      ;
; 2.296 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a29                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 2.945      ;
; 2.296 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a28                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.438      ; 2.945      ;
; 2.331 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 2.996      ;
; 2.331 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 2.996      ;
; 2.331 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.454      ; 2.996      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a47                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a46                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a45                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a44                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a43                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a42                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a41                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a40                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a27                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a26                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a25                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a24                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a23                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a22                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a21                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a20                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a19                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a18                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a17                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a16                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a15                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a14                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a13                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a12                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a11                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a10                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a9                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a8                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a7                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a6                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a5                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a4                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
; 2.421 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a3                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.414      ; 3.046      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                         ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.931      ;
; 1.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.931      ;
; 1.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.931      ;
; 1.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.091      ; 1.931      ;
; 1.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.963      ;
; 1.666 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 1.963      ;
; 1.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.966      ;
; 1.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.966      ;
; 1.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.966      ;
; 1.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.966      ;
; 1.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.966      ;
; 1.671 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 1.966      ;
; 1.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.987      ;
; 1.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.987      ;
; 1.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.987      ;
; 1.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.987      ;
; 1.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.987      ;
; 1.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.987      ;
; 1.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.987      ;
; 1.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.987      ;
; 1.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.987      ;
; 1.694 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 1.987      ;
; 1.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.194      ;
; 1.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.194      ;
; 1.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.194      ;
; 1.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.194      ;
; 1.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.194      ;
; 1.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.194      ;
; 1.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.194      ;
; 1.886 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.096      ; 2.194      ;
; 1.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.207      ;
; 1.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.207      ;
; 1.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.207      ;
; 1.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.207      ;
; 1.897 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.207      ;
; 1.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.274      ;
; 1.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.274      ;
; 1.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.274      ;
; 1.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.274      ;
; 1.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.274      ;
; 1.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.274      ;
; 1.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.274      ;
; 1.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.274      ;
; 1.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.274      ;
; 1.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.274      ;
; 1.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.274      ;
; 1.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.274      ;
; 1.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.274      ;
; 1.968 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.094      ; 2.274      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.285      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.285      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.285      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.285      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.296      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.296      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.296      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.296      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.296      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.296      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.296      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.296      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.296      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.090      ; 2.296      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.285      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.285      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.285      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.285      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.285      ;
; 1.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.079      ; 2.285      ;
; 2.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.304      ;
; 2.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.304      ;
; 2.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.092      ; 2.304      ;
; 2.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.321      ;
; 2.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.321      ;
; 2.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.321      ;
; 2.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.321      ;
; 2.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.321      ;
; 2.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.321      ;
; 2.021 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 2.321      ;
; 2.059 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.077      ; 2.348      ;
; 2.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.682      ;
; 2.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.682      ;
; 2.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.682      ;
; 2.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.682      ;
; 2.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.682      ;
; 2.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.682      ;
; 2.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.682      ;
; 2.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.682      ;
; 2.389 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.682      ;
; 2.631 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.932      ;
; 2.631 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.932      ;
; 2.631 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.932      ;
; 2.631 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.089      ; 2.932      ;
; 2.973 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.113      ; 3.298      ;
; 3.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.668      ;
; 3.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.668      ;
; 3.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.668      ;
; 3.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.668      ;
; 3.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.668      ;
; 3.341 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.115      ; 3.668      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                             ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                           ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                            ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.572 ; 9.973        ; 0.401          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                     ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------+
; 9.891  ; 9.891        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                      ;
; 9.897  ; 9.897        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.897  ; 9.897        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 9.897  ; 9.897        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 9.897  ; 9.897        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.916  ; 9.916        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                      ;
; 10.083 ; 10.083       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.102 ; 10.102       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 10.102 ; 10.102       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 10.102 ; 10.102       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 10.102 ; 10.102       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 10.109 ; 10.109       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                      ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                       ; Clock Edge ; Target                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                          ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                          ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                          ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                          ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                          ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                          ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                          ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                          ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                         ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                         ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                           ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                           ;
; 19.674 ; 19.894       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                           ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;
; 19.675 ; 19.895       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                            ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                         ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                         ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                         ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                         ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                         ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                         ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                           ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                           ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                           ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                           ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                           ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;
; 19.676 ; 19.896       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;
; 19.677 ; 19.897       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.677 ; 19.897       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; 19.677 ; 19.897       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; 19.677 ; 19.897       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; 19.678 ; 19.898       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ;
; 19.678 ; 19.898       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ;
; 19.678 ; 19.898       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                  ;
; 19.678 ; 19.898       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ;
; 19.678 ; 19.898       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ;
; 19.678 ; 19.898       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ;
; 19.678 ; 19.898       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ;
; 19.678 ; 19.898       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ;
; 19.678 ; 19.898       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ;
; 19.678 ; 19.898       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ;
; 19.678 ; 19.898       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ;
; 19.678 ; 19.898       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ;
; 19.678 ; 19.898       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ;
; 19.678 ; 19.898       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ;
; 19.678 ; 19.898       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ;
; 19.678 ; 19.898       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ;
; 19.678 ; 19.898       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ;
; 19.678 ; 19.898       ; 0.220          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ;
; 19.737 ; 19.972       ; 0.235          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 19.792 ; 20.027       ; 0.235          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 19.808 ; 19.961       ; 0.153          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_BLANK                                                                                                         ;
; 19.808 ; 19.961       ; 0.153          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[0]                                                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'TD_CLK27'                                 ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 33.037 ; 37.037       ; 4.000          ; Port Rate ; TD_CLK27 ; Rise       ; TD_CLK27 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.509 ; 49.729       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                   ;
; 49.510 ; 49.730       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ;
; 49.510 ; 49.730       ; 0.220          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                               ;
; 49.566 ; 49.754       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                  ;
; 49.566 ; 49.754       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                  ;
; 49.566 ; 49.754       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                  ;
; 49.566 ; 49.754       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                  ;
; 49.566 ; 49.754       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ;
; 49.566 ; 49.754       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                   ;
; 49.566 ; 49.754       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ;
; 49.566 ; 49.754       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                   ;
; 49.566 ; 49.754       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                   ;
; 49.566 ; 49.754       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                   ;
; 49.566 ; 49.754       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                   ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[12]                                                                                                                                                                                                                                                           ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                    ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                    ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                    ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                    ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                               ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                               ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                               ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                               ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                               ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                               ;
; 49.567 ; 49.755       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[10]                                                                                                                                                                                                                                                           ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[11]                                                                                                                                                                                                                                                           ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[6]                                                                                                                                                                                                                                                            ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[7]                                                                                                                                                                                                                                                            ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                            ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                            ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                                                                                 ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                            ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                                                                                                                                                                                                                            ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                                                                                                                                                                                                                            ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                                                                                                                                                                                                                            ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                                                                                                                                                                                                                            ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                                                                            ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                            ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                            ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                            ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                                                                              ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                                                                              ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                                                                                                                                                                                                                              ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                                                                                                                                                                                                                              ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                    ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                    ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                    ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                    ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                         ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                         ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                         ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                         ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                        ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                        ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                        ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                        ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                         ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                         ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                         ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                         ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                         ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                                                                                                                                                                                                                         ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                                                                                                                                                                                                                         ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                                                                                                                                                                                                                         ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                         ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                         ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                        ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                        ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                        ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                        ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                        ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                        ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                        ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                        ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                        ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                        ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                     ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                     ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                     ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                     ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                     ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                  ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                  ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                  ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                  ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                  ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                                                                                                                                                                                                                                  ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                                                                                                                                                                                                                                  ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                                                                                                                                                                                                                                  ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                                  ;
; 49.568 ; 49.756       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                                                                  ;
; 49.569 ; 49.757       ; 0.188          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.000                                                   ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                          ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 1.491 ; 1.598 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.444 ; 1.551 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.425 ; 1.532 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.418 ; 1.525 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.452 ; 1.559 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.408 ; 1.515 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.430 ; 1.537 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.440 ; 1.547 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.408 ; 1.515 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.438 ; 1.545 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.448 ; 1.555 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.452 ; 1.559 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.466 ; 1.573 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.432 ; 1.539 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.491 ; 1.598 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.474 ; 1.581 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.468 ; 1.575 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.405 ; 1.512 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.414 ; 1.521 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.420 ; 1.527 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.427 ; 1.534 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.417 ; 1.524 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.455 ; 1.562 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.415 ; 1.522 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.402 ; 1.509 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.408 ; 1.515 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.367 ; 1.474 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.397 ; 1.504 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.397 ; 1.504 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.378 ; 1.485 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.382 ; 1.489 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.408 ; 1.515 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.425 ; 1.532 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 6.109 ; 6.299 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 5.102 ; 5.359 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 5.474 ; 5.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 5.300 ; 5.607 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 5.017 ; 5.279 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 6.109 ; 6.299 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 5.550 ; 5.748 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 5.402 ; 5.587 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 5.050 ; 5.301 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 1.518 ; 1.625 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 1.409 ; 1.514 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 1.387 ; 1.492 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 1.411 ; 1.516 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 1.411 ; 1.516 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 1.390 ; 1.495 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 1.402 ; 1.507 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 1.402 ; 1.507 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 1.399 ; 1.504 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 1.504 ; 1.611 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 1.476 ; 1.583 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 1.518 ; 1.625 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 1.512 ; 1.619 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 1.444 ; 1.551 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 1.398 ; 1.503 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 1.390 ; 1.495 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 1.398 ; 1.503 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.799 ; 4.289 ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; 8.978 ; 9.130 ; Rise       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -0.662 ; -0.769 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.740 ; -0.847 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.721 ; -0.828 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.712 ; -0.819 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.748 ; -0.855 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.702 ; -0.809 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.725 ; -0.832 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.735 ; -0.842 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.702 ; -0.809 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.734 ; -0.841 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.744 ; -0.851 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.747 ; -0.854 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.763 ; -0.870 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.727 ; -0.834 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.788 ; -0.895 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.770 ; -0.877 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.764 ; -0.871 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.701 ; -0.808 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.710 ; -0.817 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.715 ; -0.822 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.723 ; -0.830 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.713 ; -0.820 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.753 ; -0.860 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.711 ; -0.818 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.697 ; -0.804 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.704 ; -0.811 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.662 ; -0.769 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.692 ; -0.799 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.692 ; -0.799 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.672 ; -0.779 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.677 ; -0.784 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.702 ; -0.809 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.720 ; -0.827 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; -4.098 ; -4.337 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; -4.181 ; -4.415 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; -4.472 ; -4.718 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; -4.371 ; -4.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; -4.098 ; -4.337 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; -5.082 ; -5.238 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; -4.612 ; -4.789 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; -4.469 ; -4.634 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; -4.130 ; -4.358 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -0.689 ; -0.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -0.711 ; -0.815 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -0.689 ; -0.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -0.713 ; -0.817 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -0.713 ; -0.817 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -0.692 ; -0.796 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -0.704 ; -0.808 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -0.704 ; -0.808 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -0.702 ; -0.806 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -0.800 ; -0.907 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -0.772 ; -0.879 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -0.816 ; -0.923 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -0.809 ; -0.916 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -0.740 ; -0.847 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -0.700 ; -0.804 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -0.692 ; -0.796 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -0.700 ; -0.804 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.052  ; 0.747  ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; -1.879 ; -2.183 ; Rise       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.687  ; 3.570  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.667  ; 3.550  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.596  ; 3.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.431  ; 3.328  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.687  ; 3.570  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.606  ; 3.489  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.621  ; 3.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.468  ; 3.365  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.492  ; 3.389  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.627  ; 3.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.619  ; 3.502  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.513  ; 3.410  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.645  ; 3.528  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.631  ; 3.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.664  ; 3.547  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.441  ; 3.338  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.664  ; 3.547  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.615  ; 3.498  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.684  ; 3.567  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.722  ; 3.605  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.629  ; 3.512  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.688  ; 3.571  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.697  ; 3.580  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.681  ; 3.564  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.687  ; 3.570  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.704  ; 3.587  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.714  ; 3.597  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.707  ; 3.590  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.655  ; 3.538  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.665  ; 3.548  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.722  ; 3.605  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.626  ; 3.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.702  ; 3.585  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.701  ; 3.584  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.500  ; 3.397  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.685  ; 3.568  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.648  ; 3.531  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.639  ; 3.522  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.674  ; 3.557  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.666  ; 3.549  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.656  ; 3.539  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.616  ; 3.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.658  ; 3.541  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.632  ; 3.515  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.625  ; 3.508  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.667  ; 3.550  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.697  ; 3.580  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.697  ; 3.580  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.677  ; 3.560  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.672  ; 3.555  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.707  ; 3.590  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.709  ; 3.592  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.699  ; 3.582  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.699  ; 3.582  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.625  ; 3.508  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.659  ; 3.542  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.488  ; 3.385  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.631  ; 3.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.610  ; 3.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_BLON            ; CLOCK_50            ; 3.642  ; 3.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 5.705  ; 5.253  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 3.626  ; 3.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 3.690  ; 3.573  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 3.690  ; 3.573  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 3.620  ; 3.503  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 3.633  ; 3.516  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 3.625  ; 3.508  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 3.632  ; 3.515  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 5.705  ; 5.253  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_EN              ; CLOCK_50            ; 3.616  ; 3.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_ON              ; CLOCK_50            ; 5.659  ; 5.207  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RS              ; CLOCK_50            ; 3.680  ; 3.563  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RW              ; CLOCK_50            ; 3.690  ; 3.573  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 5.729  ; 5.277  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 3.523  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 3.522  ; 3.411  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 3.550  ; 3.439  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 3.519  ; 3.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 3.667  ; 3.550  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 3.543  ; 3.432  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 3.667  ; 3.550  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 3.675  ; 3.558  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 3.551  ; 3.440  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 5.715  ; 5.263  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 3.702  ; 3.585  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 3.677  ; 3.560  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 5.729  ; 5.277  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 3.681  ; 3.564  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 3.636  ; 3.519  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 5.713  ; 5.252  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 3.550  ; 3.439  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 3.508  ; 3.397  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 3.508  ; 3.397  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 5.658  ; 5.206  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 3.548  ; 3.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 3.689  ; 3.572  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.581  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.563  ; 3.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.579  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.579  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.560  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.568  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.568  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.550  ; 3.439  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.689  ; 3.572  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.677  ; 3.560  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.653  ; 3.536  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.660  ; 3.543  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.689  ; 3.572  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 3.572  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.560  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 3.572  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 3.543  ; 3.432  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 3.543  ; 3.432  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 3.687  ; 3.570  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 3.538  ; 3.427  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.203 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.290 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 23.547 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 23.537 ; 23.426 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 23.547 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 23.513 ; 23.402 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 23.540 ; 23.429 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 23.540 ; 23.429 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 23.531 ; 23.420 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 23.493 ; 23.382 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 23.531 ; 23.420 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 23.478 ; 23.367 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 23.198 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 23.537 ; 23.426 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 23.503 ; 23.392 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 23.482 ; 23.371 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 23.513 ; 23.402 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 23.472 ; 23.361 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 23.527 ; 23.416 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.537 ; 23.426 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 23.485 ; 23.374 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 23.523 ; 23.412 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 23.477 ; 23.366 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 23.511 ; 23.400 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 23.480 ; 23.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 23.488 ; 23.377 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 23.511 ; 23.400 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 23.480 ; 23.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 23.485 ; 23.374 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 23.498 ; 23.387 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 23.503 ; 23.392 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 23.485 ; 23.374 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 23.542 ; 23.431 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.983 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 14.804 ; 15.077 ; Fall       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.899  ; 2.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.132  ; 3.015  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.064  ; 2.947  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.899  ; 2.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.153  ; 3.036  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.074  ; 2.957  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.089  ; 2.972  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.935  ; 2.832  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.959  ; 2.856  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.094  ; 2.977  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.086  ; 2.969  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.979  ; 2.876  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.112  ; 2.995  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.099  ; 2.982  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.909  ; 2.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.909  ; 2.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.129  ; 3.012  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.083  ; 2.966  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.149  ; 3.032  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.967  ; 2.864  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.096  ; 2.979  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.155  ; 3.038  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.162  ; 3.045  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.148  ; 3.031  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.152  ; 3.035  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.170  ; 3.053  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.180  ; 3.063  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.172  ; 3.055  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.122  ; 3.005  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.132  ; 3.015  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.188  ; 3.071  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.094  ; 2.977  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.168  ; 3.051  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.169  ; 3.052  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.967  ; 2.864  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.152  ; 3.035  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.115  ; 2.998  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.106  ; 2.989  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.140  ; 3.023  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.133  ; 3.016  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.123  ; 3.006  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.085  ; 2.968  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.125  ; 3.008  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.098  ; 2.981  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.092  ; 2.975  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.133  ; 3.016  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.163  ; 3.046  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.163  ; 3.046  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.142  ; 3.025  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.138  ; 3.021  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.172  ; 3.055  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.175  ; 3.058  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.954  ; 2.851  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.165  ; 3.048  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.093  ; 2.976  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.126  ; 3.009  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.954  ; 2.851  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.098  ; 2.981  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.078  ; 2.961  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_BLON            ; CLOCK_50            ; 3.108  ; 2.991  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 3.088  ; 2.971  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 3.095  ; 2.978  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 3.157  ; 3.040  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 3.157  ; 3.040  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 3.088  ; 2.971  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 3.102  ; 2.985  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 3.094  ; 2.977  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 3.100  ; 2.983  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 5.171  ; 4.719  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_EN              ; CLOCK_50            ; 3.085  ; 2.968  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_ON              ; CLOCK_50            ; 5.128  ; 4.676  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RS              ; CLOCK_50            ; 3.147  ; 3.030  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RW              ; CLOCK_50            ; 3.157  ; 3.040  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 2.974  ; 2.862  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 2.989  ; 2.877  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 2.988  ; 2.876  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 3.017  ; 2.905  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 2.985  ; 2.873  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 3.133  ; 3.016  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 3.009  ; 2.897  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 3.133  ; 3.016  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 3.141  ; 3.024  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 3.017  ; 2.905  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 5.181  ; 4.729  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 3.168  ; 3.051  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 3.144  ; 3.027  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 5.195  ; 4.743  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 3.149  ; 3.032  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 3.104  ; 2.987  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 5.180  ; 4.718  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 3.017  ; 2.905  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 2.974  ; 2.862  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 2.974  ; 2.862  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 5.126  ; 4.674  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 3.015  ; 2.903  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 3.017  ; 2.905  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.047  ; 2.935  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.029  ; 2.917  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.045  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.045  ; 2.933  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.026  ; 2.914  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.034  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.034  ; 2.922  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.017  ; 2.905  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.156  ; 3.039  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.144  ; 3.027  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.122  ; 3.005  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.128  ; 3.011  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.156  ; 3.039  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 3.038  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.026  ; 2.914  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 3.038  ; 2.926  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 3.009  ; 2.897  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 3.009  ; 2.897  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 3.153  ; 3.036  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 3.005  ; 2.893  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.715 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.804 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 22.961 ; 22.849 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 23.004 ; 22.892 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 23.014 ; 22.902 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 22.981 ; 22.869 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 23.007 ; 22.895 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 23.007 ; 22.895 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 22.997 ; 22.885 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 22.961 ; 22.849 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 22.997 ; 22.885 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 22.946 ; 22.834 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.590 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 22.940 ; 22.828 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 22.970 ; 22.858 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 22.950 ; 22.838 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 22.980 ; 22.868 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 22.940 ; 22.828 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 22.995 ; 22.883 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.005 ; 22.893 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 22.953 ; 22.841 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 22.991 ; 22.879 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 22.944 ; 22.832 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 22.947 ; 22.835 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 22.947 ; 22.835 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 22.956 ; 22.844 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 22.979 ; 22.867 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 22.947 ; 22.835 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 22.953 ; 22.841 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 22.965 ; 22.853 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 22.970 ; 22.858 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 22.953 ; 22.841 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 23.009 ; 22.897 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.379 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 12.369 ; 12.655 ; Fall       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                  ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.337 ; 3.184 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.497 ; 3.319 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.536 ; 3.358 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.545 ; 3.367 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.519 ; 3.341 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.545 ; 3.367 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.542 ; 3.364 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.542 ; 3.364 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.555 ; 3.377 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.513 ; 3.335 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.513 ; 3.335 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.540 ; 3.362 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.484 ; 3.306 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.540 ; 3.362 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.509 ; 3.331 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.337 ; 3.184 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.513 ; 3.335 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.526 ; 3.348 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.517 ; 3.339 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.532 ; 3.354 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.524 ; 3.346 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.524 ; 3.346 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.484 ; 3.306 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.526 ; 3.348 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.520 ; 3.342 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.513 ; 3.335 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.555 ; 3.377 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.555 ; 3.377 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.555 ; 3.377 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.555 ; 3.377 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.550 ; 3.372 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.555 ; 3.377 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.547 ; 3.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; 5.692 ; 5.514 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 6.904 ; 6.726 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 5.692 ; 5.514 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 5.692 ; 5.514 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 6.211 ; 6.033 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 6.883 ; 6.705 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 6.517 ; 6.339 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 6.905 ; 6.727 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 7.927 ; 7.411 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 7.072 ; 6.894 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 8.323 ; 8.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 7.340 ; 7.170 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 7.794 ; 7.624 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 7.794 ; 7.624 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 8.326 ; 8.156 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 8.334 ; 8.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 8.334 ; 8.164 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 7.517 ; 7.347 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 8.091 ; 7.913 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 8.467 ; 8.289 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 7.665 ; 7.487 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 7.072 ; 6.894 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 7.780 ; 7.602 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 7.805 ; 7.635 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 8.326 ; 8.156 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 7.805 ; 7.635 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                          ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.807 ; 2.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.967 ; 2.789 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.006 ; 2.828 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.013 ; 2.835 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.989 ; 2.811 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.013 ; 2.835 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.011 ; 2.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.011 ; 2.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.023 ; 2.845 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.983 ; 2.805 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.983 ; 2.805 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.009 ; 2.831 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.955 ; 2.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.009 ; 2.831 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.980 ; 2.802 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.807 ; 2.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.983 ; 2.805 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.996 ; 2.818 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.987 ; 2.809 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.001 ; 2.823 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.994 ; 2.816 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.994 ; 2.816 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.956 ; 2.778 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.996 ; 2.818 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.989 ; 2.811 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.983 ; 2.805 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.024 ; 2.846 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.024 ; 2.846 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.024 ; 2.846 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.023 ; 2.845 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.019 ; 2.841 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.023 ; 2.845 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.016 ; 2.838 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; 4.657 ; 4.479 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 5.821 ; 5.643 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 4.657 ; 4.479 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 4.657 ; 4.479 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 5.156 ; 4.978 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 5.801 ; 5.623 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 5.450 ; 5.272 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 5.822 ; 5.644 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 6.886 ; 6.370 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 6.312 ; 6.134 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 7.471 ; 7.301 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.527 ; 6.357 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.963 ; 6.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.963 ; 6.793 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 7.474 ; 7.304 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 7.482 ; 7.312 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 7.482 ; 7.312 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.698 ; 6.528 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 7.289 ; 7.111 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 7.650 ; 7.472 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.881 ; 6.703 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.312 ; 6.134 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.992 ; 6.814 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.973 ; 6.803 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 7.474 ; 7.304 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.973 ; 6.803 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                         ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.263     ; 3.416     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.398     ; 3.576     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.437     ; 3.615     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.446     ; 3.624     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.420     ; 3.598     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.446     ; 3.624     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.443     ; 3.621     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.443     ; 3.621     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.456     ; 3.634     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.414     ; 3.592     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.414     ; 3.592     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.441     ; 3.619     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.385     ; 3.563     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.441     ; 3.619     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.410     ; 3.588     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.263     ; 3.416     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.414     ; 3.592     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.427     ; 3.605     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.418     ; 3.596     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.433     ; 3.611     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.425     ; 3.603     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.425     ; 3.603     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.385     ; 3.563     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.427     ; 3.605     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.421     ; 3.599     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.414     ; 3.592     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.456     ; 3.634     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.456     ; 3.634     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.456     ; 3.634     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.456     ; 3.634     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.451     ; 3.629     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.456     ; 3.634     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.448     ; 3.626     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; 5.453     ; 5.631     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 6.679     ; 6.857     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 5.453     ; 5.631     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 5.453     ; 5.631     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 6.005     ; 6.183     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 6.656     ; 6.834     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 6.316     ; 6.494     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 6.680     ; 6.858     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 7.400     ; 7.916     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 6.761     ; 6.939     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 7.866     ; 8.036     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 7.014     ; 7.184     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 7.433     ; 7.603     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 7.433     ; 7.603     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 7.870     ; 8.040     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 7.879     ; 8.049     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 7.879     ; 8.049     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 7.114     ; 7.284     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 7.663     ; 7.841     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 8.006     ; 8.184     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 7.278     ; 7.456     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.761     ; 6.939     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 7.385     ; 7.563     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 7.445     ; 7.615     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 7.870     ; 8.040     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 7.445     ; 7.615     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                 ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.730     ; 2.883     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.865     ; 3.043     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.904     ; 3.082     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.911     ; 3.089     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.887     ; 3.065     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.911     ; 3.089     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.909     ; 3.087     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.909     ; 3.087     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.921     ; 3.099     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.881     ; 3.059     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.881     ; 3.059     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.907     ; 3.085     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.853     ; 3.031     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.907     ; 3.085     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.878     ; 3.056     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.730     ; 2.883     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.881     ; 3.059     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.894     ; 3.072     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.885     ; 3.063     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.899     ; 3.077     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.892     ; 3.070     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.892     ; 3.070     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.854     ; 3.032     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.894     ; 3.072     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.887     ; 3.065     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.881     ; 3.059     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.922     ; 3.100     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.922     ; 3.100     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.922     ; 3.100     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.921     ; 3.099     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.917     ; 3.095     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.921     ; 3.099     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.914     ; 3.092     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; 4.370     ; 4.548     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 5.547     ; 5.725     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 4.370     ; 4.548     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 4.370     ; 4.548     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 4.901     ; 5.079     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 5.525     ; 5.703     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 5.199     ; 5.377     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 5.548     ; 5.726     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 6.309     ; 6.825     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 6.006     ; 6.184     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 7.025     ; 7.195     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.207     ; 6.377     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.610     ; 6.780     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.610     ; 6.780     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 7.029     ; 7.199     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 7.038     ; 7.208     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 7.038     ; 7.208     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.303     ; 6.473     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.871     ; 7.049     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 7.201     ; 7.379     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.502     ; 6.680     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.006     ; 6.184     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.605     ; 6.783     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.621     ; 6.791     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 7.029     ; 7.199     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.621     ; 6.791     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 21
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 37.857 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                      ; Synchronization Node                                                                                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                              ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                        ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 37.857                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.026       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 18.831       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                                           ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 38.028                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.026       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.002       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                        ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 38.044                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.028       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.016       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 55.482                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 18.844       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 18.844       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 17.794       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 55.591                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.029       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 19.030       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 17.532       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 55.592                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.030       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 19.027       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 17.535       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 55.812                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.029       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 19.029       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 17.754       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.276                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.028       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 19.029       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 18.219       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.281                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.027       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 19.026       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 18.228       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.465                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.026       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 19.030       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 18.409       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.714                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.027       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 18.844       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 18.843       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 107.639                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 38.292       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 34.712       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 34.635       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 107.727                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 38.311       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 34.781       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 34.635       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 108.138                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 38.323       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 35.180       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 34.635       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 109.226                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 38.480       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 36.111       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 34.635       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 112.447                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 38.819       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 37.271       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.357       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 112.522                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.030       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 37.135       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.357       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.110                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.032       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 37.721       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.357       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.215                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 38.822       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 38.036       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.357       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 195.318                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 98.816       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 96.502       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 196.676                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 98.819       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 97.857       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+-------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                 ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                                  ; Note ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
; 78.72 MHz  ; 78.72 MHz       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;      ;
; 110.57 MHz ; 110.57 MHz      ; altera_reserved_tck                                                         ;      ;
; 145.29 MHz ; 145.29 MHz      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;      ;
+------------+-----------------+-----------------------------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                                   ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.153  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 33.117 ; 0.000         ;
; altera_reserved_tck                                                         ; 45.478 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                                   ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.338 ; 0.000         ;
; altera_reserved_tck                                                         ; 0.393 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.394 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery Summary                                                                ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 4.955  ; 0.000         ;
; altera_reserved_tck                                                         ; 48.067 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal Summary                                                                ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 1.442 ; 0.000         ;
; altera_reserved_tck                                                         ; 1.461 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                                     ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.585  ; 0.000         ;
; CLOCK_50                                                                    ; 9.882  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.682 ; 0.000         ;
; TD_CLK27                                                                    ; 33.037 ; 0.000         ;
; altera_reserved_tck                                                         ; 49.384 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                  ;
+-------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                              ; To Node                                                                                                                              ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 6.153 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[1]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 3.701      ;
; 6.337 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[29] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 3.517      ;
; 6.439 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 3.424      ;
; 6.646 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 3.208      ;
; 6.700 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[5]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 3.154      ;
; 6.729 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 3.134      ;
; 6.737 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[11] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 3.115      ;
; 6.811 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[26] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 3.043      ;
; 6.818 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[26] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 3.036      ;
; 6.855 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[3]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 2.997      ;
; 6.882 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[20] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 2.973      ;
; 6.897 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[5]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 2.957      ;
; 6.959 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[11] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 2.893      ;
; 6.959 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.138     ; 2.905      ;
; 6.960 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[1]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 2.894      ;
; 6.975 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 2.888      ;
; 6.975 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[0]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 2.880      ;
; 7.025 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 2.838      ;
; 7.031 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 2.821      ;
; 7.050 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 2.813      ;
; 7.051 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 2.810      ;
; 7.059 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 2.804      ;
; 7.062 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 2.790      ;
; 7.063 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 2.800      ;
; 7.088 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[4]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 2.767      ;
; 7.120 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[29] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 2.734      ;
; 7.121 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 2.733      ;
; 7.138 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[31] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 2.714      ;
; 7.140 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[3]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 2.712      ;
; 7.143 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[7]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 2.709      ;
; 7.151 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[13] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 2.703      ;
; 7.189 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[20] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 2.666      ;
; 7.194 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 2.669      ;
; 7.208 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 2.646      ;
; 7.232 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.138     ; 2.632      ;
; 7.248 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[4]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 2.607      ;
; 7.251 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[0]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 2.604      ;
; 7.251 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 2.612      ;
; 7.284 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 2.577      ;
; 7.287 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 2.574      ;
; 7.295 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[6]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 2.559      ;
; 7.296 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[11] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 12.642     ;
; 7.296 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[12] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 12.642     ;
; 7.296 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[13] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 12.642     ;
; 7.296 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[14] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 12.642     ;
; 7.296 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[15] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 12.642     ;
; 7.296 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[16] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 12.642     ;
; 7.296 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[17] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 12.642     ;
; 7.296 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[18] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.064     ; 12.642     ;
; 7.297 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 2.564      ;
; 7.324 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 2.539      ;
; 7.324 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 2.537      ;
; 7.326 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 2.537      ;
; 7.327 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 2.534      ;
; 7.354 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[11] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 12.582     ;
; 7.354 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[12] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 12.582     ;
; 7.354 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[13] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 12.582     ;
; 7.354 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[14] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 12.582     ;
; 7.354 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[15] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 12.582     ;
; 7.354 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[16] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 12.582     ;
; 7.354 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[17] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 12.582     ;
; 7.354 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[18] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.066     ; 12.582     ;
; 7.354 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 2.509      ;
; 7.356 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[24] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 2.499      ;
; 7.367 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[28] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 2.488      ;
; 7.381 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[16] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 2.474      ;
; 7.395 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[14] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 2.459      ;
; 7.404 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[8]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 2.451      ;
; 7.411 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[11] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 12.539     ;
; 7.411 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[12] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 12.539     ;
; 7.411 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[13] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 12.539     ;
; 7.411 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[14] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 12.539     ;
; 7.411 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[15] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 12.539     ;
; 7.411 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[16] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 12.539     ;
; 7.411 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[17] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 12.539     ;
; 7.411 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[19] ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|entry_1[18] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.052     ; 12.539     ;
; 7.411 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[31] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 2.441      ;
; 7.426 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[9]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 2.428      ;
; 7.430 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[7]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 2.422      ;
; 7.446 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21] ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.484     ;
; 7.446 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21] ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.484     ;
; 7.446 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21] ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.484     ;
; 7.446 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21] ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.484     ;
; 7.446 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21] ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.484     ;
; 7.446 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[21] ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.072     ; 12.484     ;
; 7.448 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[23] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 2.404      ;
; 7.460 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 2.401      ;
; 7.461 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[5]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 2.393      ;
; 7.466 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[24] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.147     ; 2.389      ;
; 7.479 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[5]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.148     ; 2.375      ;
; 7.480 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.139     ; 2.383      ;
; 7.504 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.424     ;
; 7.504 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.424     ;
; 7.504 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.424     ;
; 7.504 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.424     ;
; 7.504 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.424     ;
; 7.504 ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[18] ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.074     ; 12.424     ;
; 7.504 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.141     ; 2.357      ;
; 7.518 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[11] ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.150     ; 2.334      ;
; 7.520 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]     ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.138     ; 2.344      ;
+-------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                     ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 33.117 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.366     ; 6.519      ;
; 33.117 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.366     ; 6.519      ;
; 33.152 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 6.775      ;
; 33.376 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.370     ; 6.256      ;
; 33.520 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.366     ; 6.116      ;
; 33.521 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.366     ; 6.115      ;
; 33.675 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.368     ; 5.959      ;
; 33.677 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.368     ; 5.957      ;
; 33.684 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.368     ; 5.950      ;
; 33.744 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.370     ; 5.888      ;
; 33.744 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.370     ; 5.888      ;
; 33.744 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.370     ; 5.888      ;
; 33.744 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.370     ; 5.888      ;
; 33.744 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.370     ; 5.888      ;
; 33.744 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.370     ; 5.888      ;
; 33.744 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.370     ; 5.888      ;
; 33.834 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.370     ; 5.798      ;
; 33.915 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.368     ; 5.719      ;
; 33.915 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.368     ; 5.719      ;
; 33.915 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.368     ; 5.719      ;
; 34.014 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 5.952      ;
; 34.041 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.368     ; 5.593      ;
; 34.042 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.368     ; 5.592      ;
; 34.061 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.075     ; 5.866      ;
; 34.597 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.374     ; 5.031      ;
; 34.654 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 4.961      ;
; 34.658 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 4.957      ;
; 34.724 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 4.891      ;
; 34.755 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 4.860      ;
; 34.795 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                         ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 5.041      ;
; 34.816 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 4.809      ;
; 34.825 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 4.800      ;
; 34.834 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 4.791      ;
; 34.857 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 4.768      ;
; 34.902 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 4.713      ;
; 34.923 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.000      ;
; 34.923 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 5.000      ;
; 34.949 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 4.974      ;
; 34.954 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 4.671      ;
; 34.964 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 4.651      ;
; 34.966 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 4.659      ;
; 34.966 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 4.659      ;
; 34.995 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 4.620      ;
; 35.007 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 4.618      ;
; 35.015 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 4.908      ;
; 35.051 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 4.564      ;
; 35.076 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 4.755      ;
; 35.131 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.798      ;
; 35.131 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.798      ;
; 35.131 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.798      ;
; 35.131 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.798      ;
; 35.131 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.798      ;
; 35.131 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.798      ;
; 35.131 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.798      ;
; 35.131 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.798      ;
; 35.131 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.798      ;
; 35.131 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.798      ;
; 35.139 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 4.486      ;
; 35.141 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 4.484      ;
; 35.151 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 4.474      ;
; 35.182 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.083     ; 4.737      ;
; 35.231 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.077     ; 4.694      ;
; 35.256 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 4.359      ;
; 35.259 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 4.356      ;
; 35.267 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                         ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.049     ; 4.559      ;
; 35.290 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 4.335      ;
; 35.292 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.377     ; 4.333      ;
; 35.301 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.387     ; 4.314      ;
; 35.326 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 4.597      ;
; 35.327 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.079     ; 4.596      ;
; 35.444 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.478      ;
; 35.444 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.478      ;
; 35.444 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.478      ;
; 35.444 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.478      ;
; 35.444 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.478      ;
; 35.444 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.478      ;
; 35.444 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.478      ;
; 35.444 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.478      ;
; 35.444 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.478      ;
; 35.444 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.478      ;
; 35.447 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.475      ;
; 35.447 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.475      ;
; 35.447 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.475      ;
; 35.447 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.475      ;
; 35.447 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.475      ;
; 35.447 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.475      ;
; 35.447 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.475      ;
; 35.447 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.475      ;
; 35.447 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.475      ;
; 35.447 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.080     ; 4.475      ;
; 35.451 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.478      ;
; 35.451 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.478      ;
; 35.451 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.478      ;
; 35.451 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.478      ;
; 35.451 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.478      ;
; 35.451 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.478      ;
; 35.451 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.478      ;
; 35.451 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.478      ;
; 35.451 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.478      ;
; 35.451 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.073     ; 4.478      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 45.478 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.336      ; 4.860      ;
; 45.647 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.330      ; 4.685      ;
; 45.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 4.600      ;
; 45.987 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.332      ; 4.347      ;
; 46.242 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.332      ; 4.092      ;
; 46.261 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.284      ; 4.025      ;
; 46.665 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.301      ; 3.638      ;
; 46.888 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 3.435      ;
; 46.952 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.297      ; 3.347      ;
; 47.026 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.332      ; 3.308      ;
; 47.040 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 3.258      ;
; 47.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.321      ; 3.210      ;
; 47.179 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.296      ; 3.119      ;
; 47.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 3.131      ;
; 47.239 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.327      ; 3.090      ;
; 47.304 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 3.027      ;
; 47.437 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.323      ; 2.888      ;
; 47.479 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.314      ; 2.837      ;
; 47.943 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.326      ; 2.385      ;
; 48.216 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.329      ; 2.115      ;
; 48.329 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.328      ; 2.001      ;
; 48.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.327      ; 1.734      ;
; 49.123 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.323      ; 1.202      ;
; 91.122 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 8.844      ;
; 91.321 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 8.645      ;
; 91.440 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 8.518      ;
; 91.559 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 8.407      ;
; 91.583 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 8.383      ;
; 91.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 8.255      ;
; 91.711 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 8.255      ;
; 91.753 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 8.213      ;
; 91.875 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 8.091      ;
; 91.877 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 8.081      ;
; 91.881 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 8.085      ;
; 91.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 8.057      ;
; 92.034 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 7.932      ;
; 92.071 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 7.887      ;
; 92.099 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.861      ;
; 92.134 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 7.832      ;
; 92.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 7.771      ;
; 92.199 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 7.759      ;
; 92.303 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 7.663      ;
; 92.364 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 7.601      ;
; 92.365 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 7.600      ;
; 92.366 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 7.599      ;
; 92.406 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 7.559      ;
; 92.412 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 7.553      ;
; 92.413 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 7.552      ;
; 92.415 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 7.550      ;
; 92.507 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.426      ;
; 92.512 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 7.445      ;
; 92.536 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.424      ;
; 92.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 7.415      ;
; 92.551 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 7.414      ;
; 92.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 7.413      ;
; 92.556 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 7.409      ;
; 92.558 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 7.407      ;
; 92.560 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.400      ;
; 92.567 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 7.398      ;
; 92.578 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.355      ;
; 92.585 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 7.380      ;
; 92.587 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 7.378      ;
; 92.588 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 7.377      ;
; 92.608 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 7.357      ;
; 92.621 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.044     ; 7.337      ;
; 92.670 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 7.295      ;
; 92.682 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 7.275      ;
; 92.683 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 7.274      ;
; 92.684 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 7.273      ;
; 92.698 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 7.267      ;
; 92.724 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 7.233      ;
; 92.730 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.230      ;
; 92.731 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 7.226      ;
; 92.733 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 7.224      ;
; 92.734 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 7.231      ;
; 92.745 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 7.220      ;
; 92.762 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 7.203      ;
; 92.786 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 7.182      ;
; 92.858 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 7.102      ;
; 92.868 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 7.089      ;
; 92.874 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 7.083      ;
; 92.878 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.037     ; 7.087      ;
; 92.885 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 7.072      ;
; 92.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 7.067      ;
; 92.906 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 7.051      ;
; 92.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.018      ;
; 92.915 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 7.018      ;
; 92.964 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 7.004      ;
; 92.979 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 6.989      ;
; 93.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.045     ; 6.941      ;
; 93.079 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.069     ; 6.854      ;
; 93.081 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 6.879      ;
; 93.086 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 6.882      ;
; 93.100 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 6.868      ;
; 93.104 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 6.856      ;
; 93.111 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 6.857      ;
; 93.113 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 6.855      ;
; 93.171 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.043     ; 6.788      ;
; 93.232 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 6.736      ;
; 93.233 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 6.735      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                              ; To Node                                                                                                                                                                                                                                                                                                                                                      ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.338 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_im_addr[1]                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.003      ;
; 0.356 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_im_addr[2]                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.021      ;
; 0.362 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.037      ;
; 0.366 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_im_addr[5]                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.031      ;
; 0.373 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.048      ;
; 0.375 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.050      ;
; 0.377 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[4]                                                                                   ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.046      ;
; 0.380 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_im_addr[4]                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.045      ;
; 0.381 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_im_addr[6]                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.435      ; 1.046      ;
; 0.381 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.056      ;
; 0.382 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.057      ;
; 0.383 ; nios_system:NiosII|nios_system_CPU:cpu|i_readdata_d1[6]                                                                                                                                                                ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.440      ; 1.053      ;
; 0.384 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[2]                                                                                   ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.053      ;
; 0.384 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[8]                                                                                   ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.439      ; 1.053      ;
; 0.385 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[3]                                                                                                                                                           ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.445      ; 1.060      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                        ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_0_WAIT_POWER_UP                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_initialization:Char_LCD_Init|s_lcd_initialize.LCD_INIT_STATE_3_DONE                                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                   ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_3_END                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_rd                                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_rd                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                      ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[2]                                                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                      ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_1_counter[3]                                                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                        ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|address_reg[1]                                                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                   ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][9]                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                            ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter|address_reg[1]                                                                                                                                                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                  ; nios_system:NiosII|altera_avalon_sc_fifo:char_lcd_16x2_avalon_lcd_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_break                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_dbrk:the_nios_system_CPU_nios2_oci_dbrk|dbrk_break                                                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|trigbrktype                                         ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|trigbrktype                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[0]                                    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|break_readreg[0]                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_ram_wr                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|jtag_ram_wr                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetlatch                                          ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|resetlatch                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|dbrk_hit0_latch                                     ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|dbrk_hit0_latch                                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|dbrk_hit1_latch                                     ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|dbrk_hit1_latch                                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_error                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_error                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                       ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|rd_address                                                                                    ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|rd_address                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|active_cs_n                                                                                                                                                                 ; nios_system:NiosII|nios_system_SDRAM:sdram|active_cs_n                                                                                                                                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                         ; nios_system:NiosII|altera_merlin_traffic_limiter:limiter|has_pending_responses                                                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|wr_address                                                                                    ; nios_system:NiosII|nios_system_SDRAM:sdram|nios_system_SDRAM_input_efifo_module:the_nios_system_SDRAM_input_efifo_module|wr_address                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_cmd[2]                                                                                                                                                                    ; nios_system:NiosII|nios_system_SDRAM:sdram|i_cmd[2]                                                                                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[0]                                                                                                                                                                   ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[0]                                                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[1]                                                                                                                                                                   ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[1]                                                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[2]                                                                                                                                                                   ; nios_system:NiosII|nios_system_SDRAM:sdram|i_refs[2]                                                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_cmd[0]                                                                                                                                                                    ; nios_system:NiosII|nios_system_SDRAM:sdram|i_cmd[0]                                                                                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_cmd[1]                                                                                                                                                                    ; nios_system:NiosII|nios_system_SDRAM:sdram|i_cmd[1]                                                                                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                       ; nios_system:NiosII|altera_avalon_sc_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|cntr_6pf:cntr1|counter_reg_bit[0]                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                        ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_buffer_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem[1][10]                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_single_step_mode                              ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_avalon_reg:the_nios_system_CPU_nios2_avalon_reg|oci_single_step_mode                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|timeout_occurred                                                                                                                                          ; nios_system:NiosII|nios_system_Interval_Timer:interval_timer|timeout_occurred                                                                                                                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|break_on_reset                                      ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|break_on_reset                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|jtag_break                                          ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|jtag_break                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.000                                                                                                                                                                  ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.000                                                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.000                                                                                                                                                                 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.000                                                                                                                                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[0]                                                                                                                                                                  ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[0]                                                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[2]                                                                                                                                                                  ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[2]                                                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[1]                                                                                                                                                                  ; nios_system:NiosII|nios_system_SDRAM:sdram|i_count[1]                                                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.101                                                                                                                                                                  ; nios_system:NiosII|nios_system_SDRAM:sdram|i_next.101                                                                                                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.101                                                                                                                                                                 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_state.101                                                                                                                                                                                                                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|init_done                                                                                                                                                                   ; nios_system:NiosII|nios_system_SDRAM:sdram|init_done                                                                                                                                                                                                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|ack_refresh_request                                                                                                                                                         ; nios_system:NiosII|nios_system_SDRAM:sdram|ack_refresh_request                                                                                                                                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|refresh_request                                                                                                                                                             ; nios_system:NiosII|nios_system_SDRAM:sdram|refresh_request                                                                                                                                                                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|m_state.000100000                                                                                                                                                           ; nios_system:NiosII|nios_system_SDRAM:sdram|m_state.000100000                                                                                                                                                                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_SDRAM:sdram|i_cmd[3]                                                                                                                                                                    ; nios_system:NiosII|nios_system_SDRAM:sdram|i_cmd[3]                                                                                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.391 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_go                                          ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_go                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.083      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[1]                                                                                                                                                                    ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[1]                                                                                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[2]                                                                                                                                                                    ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_cnt[2]                                                                                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8]    ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[8]                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7]    ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[7]                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[5]    ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[5]                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[3]    ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[3]                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[1]    ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[1]                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0]    ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|low_addressa[0]                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[2]                                                                                      ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_0_counter[2]                                                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE                                                                                  ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_4_IDLE                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION                                                                             ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_0_OPERATION                                                                                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE                                                                                ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_1_ENABLE                                                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|initialize_lcd_display                                                                                                                                      ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|initialize_lcd_display                                                                                                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                     ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_3_CHECK_BUSY                                                                                                                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                     ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_1_INITIALIZE                                                                                                                                                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_5_TRANSFER                                                                                                                       ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|s_lcd_controller.LCD_STATE_5_TRANSFER                                                                                                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                      ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|state_2_counter[2]                                                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                  ; nios_system:NiosII|nios_system_Char_LCD_16x2:char_lcd_16x2|altera_up_character_lcd_communication:Char_LCD_Comm|s_lcd.LCD_STATE_2_HOLD                                                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|trigger_state                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_break:the_nios_system_CPU_nios2_oci_break|trigger_state                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|d_write~reg0                                                                                                                                                                    ; nios_system:NiosII|nios_system_CPU:cpu|d_write~reg0                                                                                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_stall                                                                                                                                                                ; nios_system:NiosII|nios_system_CPU:cpu|A_ci_multi_stall                                                                                                                                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                              ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[0]                                                                                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[1]                                                                                                                                              ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|count[1]                                                                                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                               ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_002|use_reg                                                                                                                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                        ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|s_pixel_buffer.STATE_3_MAX_PENDING_READS_STALL                                                                                                                                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                            ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|s_pixel_buffer.STATE_1_WAIT_FOR_LAST_PIXEL                                                                                                                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_cmd_xbar_mux_006:cmd_xbar_mux_006|prev_request[1]                                                                                                                                       ; nios_system:NiosII|nios_system_cmd_xbar_mux_006:cmd_xbar_mux_006|prev_request[1]                                                                                                                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|count[0]                                                                                                                                              ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|count[0]                                                                                                                                                                                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|use_reg                                                                                                                                               ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|use_reg                                                                                                                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|endofpacket_reg                                                                                                                                       ; nios_system:NiosII|altera_merlin_width_adapter:width_adapter_001|endofpacket_reg                                                                                                                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_cmd_xbar_mux_006:cmd_xbar_mux_006|prev_request[0]                                                                                                                                       ; nios_system:NiosII|nios_system_cmd_xbar_mux_006:cmd_xbar_mux_006|prev_request[0]                                                                                                                                                                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                                    ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|s_pixel_buffer.STATE_2_READ_BUFFER                                                                                                                                                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|reading_first_pixel_in_image                                                                                                                          ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|reading_first_pixel_in_image                                                                                                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[0]                                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
; 0.392 ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                      ; nios_system:NiosII|altera_avalon_sc_fifo:vga_char_buffer_avalon_char_control_slave_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.669      ;
+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.393 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.669      ;
; 0.398 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 0.669      ;
; 0.408 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.684      ;
; 0.409 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.684      ;
; 0.409 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.684      ;
; 0.409 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.684      ;
; 0.440 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.000                                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.717      ;
; 0.441 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.010                                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.718      ;
; 0.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.717      ;
; 0.461 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.738      ;
; 0.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.737      ;
; 0.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.737      ;
; 0.462 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.737      ;
; 0.462 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.737      ;
; 0.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.738      ;
; 0.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.737      ;
; 0.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.737      ;
; 0.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.737      ;
; 0.462 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.737      ;
; 0.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.738      ;
; 0.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.739      ;
; 0.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.738      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.739      ;
; 0.464 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.739      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.739      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.739      ;
; 0.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.739      ;
; 0.465 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.740      ;
; 0.465 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.740      ;
; 0.465 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.741      ;
; 0.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.741      ;
; 0.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.743      ;
; 0.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.743      ;
; 0.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.744      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.746      ;
; 0.470 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.745      ;
; 0.471 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.746      ;
; 0.475 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.750      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.752      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.752      ;
; 0.477 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.752      ;
; 0.481 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.758      ;
; 0.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.759      ;
; 0.483 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.759      ;
; 0.483 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.759      ;
; 0.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.759      ;
; 0.484 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.759      ;
; 0.484 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.760      ;
; 0.486 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.761      ;
; 0.494 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.769      ;
; 0.520 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.796      ;
; 0.580 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.855      ;
; 0.590 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.865      ;
; 0.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.867      ;
; 0.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.867      ;
; 0.591 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.866      ;
; 0.591 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.867      ;
; 0.593 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.868      ;
; 0.593 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.870      ;
; 0.593 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.869      ;
; 0.594 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                      ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.869      ;
; 0.595 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.870      ;
; 0.610 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.887      ;
; 0.611 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.888      ;
; 0.611 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.887      ;
; 0.613 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.888      ;
; 0.613 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.889      ;
; 0.613 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.889      ;
; 0.620 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.896      ;
; 0.620 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.895      ;
; 0.621 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 0.898      ;
; 0.622 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[10]                                                                                                                                                                                                           ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 0.898      ;
; 0.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 0.899      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.394 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.394 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.669      ;
; 0.395 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.395 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.669      ;
; 0.396 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.396 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.669      ;
; 0.462 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.737      ;
; 0.463 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.737      ;
; 0.464 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.738      ;
; 0.483 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.368      ; 1.081      ;
; 0.497 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.370      ; 1.097      ;
; 0.511 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.785      ;
; 0.515 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.789      ;
; 0.516 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.370      ; 1.116      ;
; 0.523 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.368      ; 1.121      ;
; 0.571 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.846      ;
; 0.583 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.858      ;
; 0.584 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.859      ;
; 0.585 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.860      ;
; 0.587 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.862      ;
; 0.588 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.863      ;
; 0.588 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.863      ;
; 0.588 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.863      ;
; 0.591 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.866      ;
; 0.591 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.866      ;
; 0.608 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.881      ;
; 0.613 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.887      ;
; 0.614 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.888      ;
; 0.616 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.890      ;
; 0.617 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.891      ;
; 0.618 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.890      ;
; 0.639 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.913      ;
; 0.641 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.915      ;
; 0.645 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.919      ;
; 0.646 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.920      ;
; 0.664 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.938      ;
; 0.668 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.940      ;
; 0.682 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.955      ;
; 0.682 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.956      ;
; 0.683 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 0.955      ;
; 0.686 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.959      ;
; 0.686 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.959      ;
; 0.687 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.961      ;
; 0.688 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.962      ;
; 0.690 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.965      ;
; 0.690 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 0.963      ;
; 0.692 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.966      ;
; 0.695 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.969      ;
; 0.696 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.970      ;
; 0.697 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.972      ;
; 0.697 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.972      ;
; 0.698 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.972      ;
; 0.702 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.977      ;
; 0.702 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.977      ;
; 0.703 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.978      ;
; 0.704 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.979      ;
; 0.706 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.981      ;
; 0.706 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.980      ;
; 0.710 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.984      ;
; 0.711 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.986      ;
; 0.712 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.987      ;
; 0.717 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.991      ;
; 0.717 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.991      ;
; 0.718 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.992      ;
; 0.720 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 0.995      ;
; 0.724 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 0.998      ;
; 0.727 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.001      ;
; 0.729 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.002      ;
; 0.730 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.004      ;
; 0.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.011      ;
; 0.777 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.368      ; 1.375      ;
; 0.823 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.096      ;
; 0.823 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.096      ;
; 0.825 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.098      ;
; 0.827 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.102      ;
; 0.827 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.102      ;
; 0.828 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.101      ;
; 0.829 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.102      ;
; 0.830 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.103      ;
; 0.830 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.105      ;
; 0.830 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.105      ;
; 0.830 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.105      ;
; 0.831 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.104      ;
; 0.831 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.106      ;
; 0.845 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.118      ;
; 0.861 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.080      ; 1.136      ;
; 0.888 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.164      ;
; 0.895 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.077      ; 1.167      ;
; 0.898 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.174      ;
; 0.916 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.067      ; 1.178      ;
; 0.928 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.078      ; 1.201      ;
; 0.933 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.207      ;
; 0.945 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.079      ; 1.219      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                  ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 4.955  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 4.869      ;
; 4.955  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 4.869      ;
; 4.955  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 4.869      ;
; 4.955  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 4.869      ;
; 4.955  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 4.869      ;
; 4.955  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 4.869      ;
; 4.955  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.180     ; 4.867      ;
; 4.955  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.180     ; 4.867      ;
; 4.955  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.180     ; 4.867      ;
; 4.955  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 4.869      ;
; 4.955  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 4.869      ;
; 4.955  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 4.869      ;
; 4.955  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 4.869      ;
; 4.955  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 4.869      ;
; 4.955  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 4.869      ;
; 4.955  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 4.869      ;
; 4.955  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 4.869      ;
; 4.955  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 4.869      ;
; 4.955  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.178     ; 4.869      ;
; 4.955  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.180     ; 4.867      ;
; 4.955  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.180     ; 4.867      ;
; 4.955  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.180     ; 4.867      ;
; 4.955  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.180     ; 4.867      ;
; 4.955  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.180     ; 4.867      ;
; 4.965  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 4.860      ;
; 4.965  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 4.860      ;
; 4.965  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 4.860      ;
; 4.965  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 4.860      ;
; 4.965  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 4.860      ;
; 4.965  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 4.860      ;
; 4.965  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 4.860      ;
; 4.965  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.177     ; 4.860      ;
; 14.452 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 5.050      ;
; 14.452 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT1  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 5.050      ;
; 14.452 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT2  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 5.050      ;
; 14.452 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT3  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 5.050      ;
; 14.452 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAA_REGOUT4  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 5.050      ;
; 14.452 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAB_REGOUT0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 5.050      ;
; 14.452 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAB_REGOUT1  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 5.050      ;
; 14.452 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAB_REGOUT2  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 5.050      ;
; 14.452 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAB_REGOUT3  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 5.050      ;
; 14.452 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult7~OBSERVABLEDATAB_REGOUT4  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 5.050      ;
; 14.452 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out8                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 5.050      ;
; 14.452 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out8~DATAOUT1                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 5.050      ;
; 14.452 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out8~DATAOUT2                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 5.050      ;
; 14.452 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out8~DATAOUT3                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 5.050      ;
; 14.452 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out8~DATAOUT4                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 5.050      ;
; 14.452 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out8~DATAOUT5                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 5.050      ;
; 14.452 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out8~DATAOUT6                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 5.050      ;
; 14.452 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out8~DATAOUT7                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 5.050      ;
; 14.452 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out8~DATAOUT8                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 5.050      ;
; 14.452 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out8~DATAOUT9                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 5.050      ;
; 14.452 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out8~DATAOUT10                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 5.050      ;
; 14.452 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out8~DATAOUT11                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.267     ; 5.050      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT1  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT2  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT3  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT4  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT5  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT6  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT7  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT8  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT9  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT10 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT11 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT12 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT13 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT14 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT15 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT16 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAA_REGOUT17 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT1  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT2  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT3  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT4  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT5  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT6  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT7  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT8  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT9  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT10 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT11 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT12 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT13 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT14 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT15 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT16 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult1~OBSERVABLEDATAB_REGOUT17 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT23                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT24                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT25                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT26                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT27                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT28                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT29                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT30                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT31                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
; 14.453 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out2~DATAOUT32                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.268     ; 5.048      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.328      ; 2.263      ;
; 48.067 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.328      ; 2.263      ;
; 48.483 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.323      ; 1.842      ;
; 95.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.246      ;
; 95.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.246      ;
; 95.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.246      ;
; 95.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.246      ;
; 95.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.246      ;
; 95.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.246      ;
; 95.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.246      ;
; 95.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.246      ;
; 95.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.114     ; 4.246      ;
; 96.016 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.116     ; 3.870      ;
; 96.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.842      ;
; 96.060 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.100     ; 3.842      ;
; 96.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.837      ;
; 96.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.837      ;
; 96.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.837      ;
; 96.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.837      ;
; 96.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.837      ;
; 96.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.837      ;
; 96.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.837      ;
; 96.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.837      ;
; 96.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.837      ;
; 96.063 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.102     ; 3.837      ;
; 96.482 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.107     ; 3.413      ;
; 96.826 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.096      ;
; 96.826 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.096      ;
; 96.826 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.096      ;
; 96.826 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 3.096      ;
; 97.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.660      ;
; 97.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.660      ;
; 97.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.660      ;
; 97.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.660      ;
; 97.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.660      ;
; 97.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.660      ;
; 97.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.660      ;
; 97.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.660      ;
; 97.255 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.087     ; 2.660      ;
; 97.625 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.091     ; 2.286      ;
; 97.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.294      ;
; 97.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.294      ;
; 97.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.294      ;
; 97.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.294      ;
; 97.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.294      ;
; 97.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.294      ;
; 97.626 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.082     ; 2.294      ;
; 97.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.263      ;
; 97.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.263      ;
; 97.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.263      ;
; 97.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.263      ;
; 97.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.263      ;
; 97.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.263      ;
; 97.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.263      ;
; 97.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.263      ;
; 97.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.263      ;
; 97.651 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.088     ; 2.263      ;
; 97.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.263      ;
; 97.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.263      ;
; 97.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.078     ; 2.263      ;
; 97.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.254      ;
; 97.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.254      ;
; 97.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.254      ;
; 97.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.254      ;
; 97.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.254      ;
; 97.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.254      ;
; 97.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.254      ;
; 97.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.254      ;
; 97.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.254      ;
; 97.668 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.080     ; 2.254      ;
; 97.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.235      ;
; 97.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.235      ;
; 97.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.235      ;
; 97.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.235      ;
; 97.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.235      ;
; 97.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.235      ;
; 97.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.235      ;
; 97.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.235      ;
; 97.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.235      ;
; 97.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.235      ;
; 97.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.235      ;
; 97.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.235      ;
; 97.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.235      ;
; 97.691 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.076     ; 2.235      ;
; 97.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.188      ;
; 97.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.188      ;
; 97.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.188      ;
; 97.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.188      ;
; 97.742 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.072     ; 2.188      ;
; 97.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.167      ;
; 97.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.167      ;
; 97.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.167      ;
; 97.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.167      ;
; 97.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.167      ;
; 97.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.167      ;
; 97.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.167      ;
; 97.761 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.074     ; 2.167      ;
; 97.990 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.926      ;
; 97.990 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.926      ;
; 97.990 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.086     ; 1.926      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 1.442 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.021      ;
; 1.442 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.021      ;
; 1.442 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.389      ; 2.021      ;
; 1.444 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.021      ;
; 1.444 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.021      ;
; 1.444 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.387      ; 2.021      ;
; 1.444 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a8                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.039      ;
; 1.444 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a7                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.039      ;
; 1.444 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a6                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.039      ;
; 1.444 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a5                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.039      ;
; 1.444 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a4                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.039      ;
; 1.444 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a3                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.039      ;
; 1.444 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a2                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.039      ;
; 1.444 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a1                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.039      ;
; 1.444 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.039      ;
; 1.457 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a5                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.043      ;
; 1.457 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a4                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.043      ;
; 1.457 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a3                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.043      ;
; 1.457 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a2                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.043      ;
; 1.457 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a1                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.043      ;
; 1.457 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a0                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.043      ;
; 1.462 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.048      ;
; 1.462 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.048      ;
; 1.462 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.396      ; 2.048      ;
; 1.589 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a3                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 2.190      ;
; 1.589 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a2                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 2.190      ;
; 1.589 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a1                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 2.190      ;
; 1.589 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a0                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.411      ; 2.190      ;
; 1.722 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a6                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.300      ;
; 1.722 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a5                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.300      ;
; 1.722 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a4                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.300      ;
; 1.722 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a3                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.300      ;
; 1.722 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a2                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.300      ;
; 1.722 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a1                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.300      ;
; 1.722 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.388      ; 2.300      ;
; 1.730 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 2.318      ;
; 1.730 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 2.318      ;
; 1.730 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.398      ; 2.318      ;
; 1.747 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 2.340      ;
; 1.747 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 2.340      ;
; 1.747 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.403      ; 2.340      ;
; 1.764 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|dffe4                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a1                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.359      ;
; 1.764 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|dffe4                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.405      ; 2.359      ;
; 1.782 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 2.366      ;
; 1.782 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 2.366      ;
; 1.782 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.394      ; 2.366      ;
; 1.918 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a5                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 2.507      ;
; 1.918 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a4                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 2.507      ;
; 1.918 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a3                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 2.507      ;
; 1.918 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a2                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 2.507      ;
; 1.918 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a1                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 2.507      ;
; 1.918 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.399      ; 2.507      ;
; 2.082 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a39                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 2.655      ;
; 2.082 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a38                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 2.655      ;
; 2.082 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a37                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 2.655      ;
; 2.082 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a36                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 2.655      ;
; 2.082 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a35                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 2.655      ;
; 2.082 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a34                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 2.655      ;
; 2.082 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a33                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 2.655      ;
; 2.082 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a32                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 2.655      ;
; 2.082 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a31                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 2.655      ;
; 2.082 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a30                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 2.655      ;
; 2.082 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a29                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 2.655      ;
; 2.082 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a28                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.383      ; 2.655      ;
; 2.100 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.692      ;
; 2.100 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.692      ;
; 2.100 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.402      ; 2.692      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a47                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a46                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a45                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a44                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a43                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a42                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a41                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a40                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a27                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a26                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a25                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a24                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a23                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a22                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a21                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a20                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a19                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a18                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a17                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a16                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a15                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a14                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a13                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a12                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a11                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a10                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a9                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a8                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a7                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a6                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a5                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a4                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
; 2.194 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a3                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.362      ; 2.746      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.738      ;
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.738      ;
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.738      ;
; 1.461 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.082      ; 1.738      ;
; 1.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.770      ;
; 1.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.076      ; 1.770      ;
; 1.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.773      ;
; 1.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.773      ;
; 1.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.773      ;
; 1.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.773      ;
; 1.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.773      ;
; 1.504 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.773      ;
; 1.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.798      ;
; 1.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.798      ;
; 1.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.798      ;
; 1.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.798      ;
; 1.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.798      ;
; 1.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.798      ;
; 1.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.798      ;
; 1.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.798      ;
; 1.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.798      ;
; 1.529 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.074      ; 1.798      ;
; 1.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.970      ;
; 1.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.970      ;
; 1.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.970      ;
; 1.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.970      ;
; 1.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.970      ;
; 1.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.970      ;
; 1.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.970      ;
; 1.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.086      ; 1.970      ;
; 1.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.982      ;
; 1.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.982      ;
; 1.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.982      ;
; 1.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.982      ;
; 1.699 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.088      ; 1.982      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.045      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.045      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.045      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.045      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.045      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.045      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.045      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.045      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.045      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.045      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.045      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.045      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.045      ;
; 1.765 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.085      ; 2.045      ;
; 1.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.059      ;
; 1.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.059      ;
; 1.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.059      ;
; 1.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.059      ;
; 1.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.059      ;
; 1.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.059      ;
; 1.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.059      ;
; 1.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.059      ;
; 1.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.059      ;
; 1.783 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.081      ; 2.059      ;
; 1.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.056      ;
; 1.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.056      ;
; 1.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.056      ;
; 1.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.056      ;
; 1.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.056      ;
; 1.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.056      ;
; 1.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.056      ;
; 1.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.056      ;
; 1.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.056      ;
; 1.789 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.072      ; 2.056      ;
; 1.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.069      ;
; 1.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.069      ;
; 1.791 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.083      ; 2.069      ;
; 1.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.086      ;
; 1.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.086      ;
; 1.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.086      ;
; 1.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.086      ;
; 1.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.086      ;
; 1.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.086      ;
; 1.813 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.078      ; 2.086      ;
; 1.856 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.069      ; 2.120      ;
; 2.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.422      ;
; 2.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.422      ;
; 2.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.422      ;
; 2.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.422      ;
; 2.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.422      ;
; 2.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.422      ;
; 2.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.422      ;
; 2.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.422      ;
; 2.154 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.073      ; 2.422      ;
; 2.345 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.620      ;
; 2.345 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.620      ;
; 2.345 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.620      ;
; 2.345 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.080      ; 2.620      ;
; 2.661 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.098      ; 2.954      ;
; 2.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 3.296      ;
; 2.996 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.105      ; 3.296      ;
; 3.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.297      ;
; 3.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.297      ;
; 3.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.297      ;
; 3.000 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.102      ; 3.297      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                              ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                          ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[0]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[10]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[11]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[12]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[13]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[14]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[15]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[16]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[17]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[18]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[19]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[1]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[20]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[21]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[22]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[23]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[24]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[25]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[26]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[27]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[28]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[29]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[2]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[30]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[31]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[3]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[4]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[5]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[6]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[7]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[8]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src1[9]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[0]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[10]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[11]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[12]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[13]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[14]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[15]                                                                                                                                                                                                                                                                           ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                              ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[1]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[2]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[3]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[4]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[5]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[6]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[7]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[8]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[9]                                                                                                                                                                                                                                                                            ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                               ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[13] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[14] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[15] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[16] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[17] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[18] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[19] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[1]  ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[20] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[21] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[22] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[23] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[24] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[25] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[26] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[27] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[28] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[29] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[2]  ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[30] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[31] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[3]  ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[4]  ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[5]  ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[6]  ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[7]  ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[8]  ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_1|altera_mult_add_q1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[9]  ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[0]  ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[10] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[11] ;
; 9.585 ; 9.967        ; 0.382          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_mult_cell:the_nios_system_CPU_mult_cell|altera_mult_add:the_altmult_add_part_2|altera_mult_add_s1u2:auto_generated|altera_mult_add_rtl:altera_mult_add_rtl1|ama_multiplier_function:multiplier_block|ama_register_function:multiplier_register_block_0|data_out_wire[12] ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------+
; 9.882  ; 9.882        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.882  ; 9.882        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 9.882  ; 9.882        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 9.882  ; 9.882        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.904  ; 9.904        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                      ;
; 9.920  ; 9.920        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                      ;
; 10.079 ; 10.079       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.096 ; 10.096       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                      ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 10.115 ; 10.115       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                       ; Clock Edge ; Target                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;
; 19.682 ; 19.898       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                  ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ;
; 19.683 ; 19.899       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                            ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                          ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                          ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                          ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                          ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                          ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                          ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                          ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                          ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                         ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                         ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                         ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                         ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                         ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                         ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                         ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                         ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                           ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                           ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                           ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                           ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                           ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                           ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                           ;
; 19.684 ; 19.900       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                           ;
; 19.759 ; 19.989       ; 0.230          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 19.780 ; 20.010       ; 0.230          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 19.812 ; 19.962       ; 0.150          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[5]                                                                                                          ;
; 19.812 ; 19.962       ; 0.150          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'TD_CLK27'                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 33.037 ; 37.037       ; 4.000          ; Port Rate ; TD_CLK27 ; Rise       ; TD_CLK27 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                    ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 49.384 ; 49.600       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                                                                                   ;
; 49.385 ; 49.601       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ;
; 49.385 ; 49.601       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0                                                                                                                                                                                                               ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                     ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                     ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                     ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                     ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                     ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                    ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                    ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[2]                                                                                                                                                                                                                                    ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                    ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                               ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                               ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                               ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                               ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                               ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                               ;
; 49.428 ; 49.612       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10]                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11]                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12]                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13]                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14]                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16]                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17]                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18]                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[1]                                                        ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21]                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22]                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24]                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25]                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27]                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28]                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29]                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[2]                                                        ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30]                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32]                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33]                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34]                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[36]                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[37]                                                       ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                        ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                        ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[6]                                                        ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]                                                        ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]                                                        ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                   ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req                                                                                                                                                                                                               ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]                                                                                                                                                                                                               ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_valid                                                                                                                                                                                                            ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                    ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                    ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                    ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                    ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                         ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                         ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                         ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                                                                                                                                                                                                                         ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                                                                                                                                                                                                                        ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                                                                                                                                                                                                                        ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                                                                                                                                                                                                                        ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                        ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                        ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                        ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                        ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                        ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                        ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                        ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                        ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                        ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                        ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                        ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                   ;
; 49.429 ; 49.613       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                   ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.000                                                   ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.010                                                   ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.100                                                   ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0]                                                    ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                    ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]                                                        ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15]                                                       ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[35]                                                       ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ;
; 49.430 ; 49.614       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+---------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                          ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 1.286 ; 1.380 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.238 ; 1.332 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.226 ; 1.320 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.214 ; 1.308 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.248 ; 1.342 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.204 ; 1.298 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.227 ; 1.321 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.237 ; 1.331 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.206 ; 1.300 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.232 ; 1.326 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.242 ; 1.336 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.250 ; 1.344 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.261 ; 1.355 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.230 ; 1.324 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.286 ; 1.380 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.268 ; 1.362 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.262 ; 1.356 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.201 ; 1.295 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.213 ; 1.307 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.217 ; 1.311 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.226 ; 1.320 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.216 ; 1.310 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.252 ; 1.346 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.211 ; 1.305 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.200 ; 1.294 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.202 ; 1.296 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.166 ; 1.260 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.196 ; 1.290 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.196 ; 1.290 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.176 ; 1.270 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.177 ; 1.271 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.206 ; 1.300 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.223 ; 1.317 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 5.450 ; 5.431 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 4.507 ; 4.576 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 4.858 ; 4.933 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 4.683 ; 4.810 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 4.420 ; 4.504 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 5.450 ; 5.431 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 4.936 ; 4.931 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 4.802 ; 4.777 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 4.453 ; 4.521 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 1.316 ; 1.410 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 1.212 ; 1.306 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 1.190 ; 1.284 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 1.215 ; 1.309 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 1.215 ; 1.309 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 1.194 ; 1.288 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 1.206 ; 1.300 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 1.206 ; 1.300 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 1.206 ; 1.300 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 1.298 ; 1.392 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 1.272 ; 1.366 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 1.316 ; 1.410 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 1.308 ; 1.402 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 1.240 ; 1.334 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 1.201 ; 1.295 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 1.194 ; 1.288 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 1.201 ; 1.295 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.704 ; 4.354 ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; 8.775 ; 8.975 ; Rise       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -0.538 ; -0.633 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.613 ; -0.708 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.599 ; -0.694 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.587 ; -0.682 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.622 ; -0.717 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.577 ; -0.672 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.601 ; -0.696 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.611 ; -0.706 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.579 ; -0.674 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.606 ; -0.701 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.616 ; -0.711 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.623 ; -0.718 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.637 ; -0.732 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.603 ; -0.698 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.661 ; -0.756 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.643 ; -0.738 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.636 ; -0.731 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.575 ; -0.670 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.588 ; -0.683 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.591 ; -0.686 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.600 ; -0.695 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.590 ; -0.685 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.628 ; -0.723 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.585 ; -0.680 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.574 ; -0.669 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.576 ; -0.671 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.538 ; -0.633 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.568 ; -0.663 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.568 ; -0.663 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.549 ; -0.644 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.550 ; -0.645 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.579 ; -0.674 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.597 ; -0.692 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; -3.603 ; -3.675 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; -3.688 ; -3.744 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; -3.959 ; -4.014 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; -3.857 ; -3.970 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; -3.603 ; -3.675 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; -4.527 ; -4.492 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; -4.100 ; -4.087 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; -3.970 ; -3.938 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; -3.635 ; -3.691 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -0.569 ; -0.664 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -0.592 ; -0.687 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -0.569 ; -0.664 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -0.594 ; -0.689 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -0.594 ; -0.689 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -0.573 ; -0.668 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -0.586 ; -0.681 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -0.586 ; -0.681 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -0.585 ; -0.680 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -0.673 ; -0.768 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -0.647 ; -0.742 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -0.692 ; -0.787 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -0.684 ; -0.779 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -0.613 ; -0.708 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -0.580 ; -0.675 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -0.573 ; -0.668 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -0.580 ; -0.675 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.827  ; 0.391  ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; -1.981 ; -2.459 ; Rise       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.370  ; 3.246  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.350  ; 3.226  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.282  ; 3.158  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.172  ; 3.086  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.370  ; 3.246  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.292  ; 3.168  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.308  ; 3.184  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.209  ; 3.123  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.234  ; 3.148  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.312  ; 3.188  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.306  ; 3.182  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.256  ; 3.170  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.333  ; 3.209  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.318  ; 3.194  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.349  ; 3.225  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.182  ; 3.096  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.349  ; 3.225  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.299  ; 3.175  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.369  ; 3.245  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.406  ; 3.282  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.316  ; 3.192  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.370  ; 3.246  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.382  ; 3.258  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.367  ; 3.243  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.372  ; 3.248  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.388  ; 3.264  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.398  ; 3.274  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.390  ; 3.266  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.343  ; 3.219  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.353  ; 3.229  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.406  ; 3.282  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.312  ; 3.188  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.386  ; 3.262  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.388  ; 3.264  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.243  ; 3.157  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.373  ; 3.249  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.334  ; 3.210  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.321  ; 3.197  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.358  ; 3.234  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.349  ; 3.225  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.339  ; 3.215  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.301  ; 3.177  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.344  ; 3.220  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.315  ; 3.191  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.313  ; 3.189  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.351  ; 3.227  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.381  ; 3.257  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.381  ; 3.257  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.360  ; 3.236  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.359  ; 3.235  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.390  ; 3.266  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.392  ; 3.268  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.382  ; 3.258  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.382  ; 3.258  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.309  ; 3.185  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.341  ; 3.217  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.227  ; 3.141  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.317  ; 3.193  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.295  ; 3.171  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_BLON            ; CLOCK_50            ; 3.325  ; 3.201  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 5.133  ; 4.677  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 3.311  ; 3.187  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 3.375  ; 3.251  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 3.375  ; 3.251  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 3.308  ; 3.184  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 3.318  ; 3.194  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 3.310  ; 3.186  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 3.317  ; 3.193  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 5.133  ; 4.677  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_EN              ; CLOCK_50            ; 3.301  ; 3.177  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_ON              ; CLOCK_50            ; 5.089  ; 4.633  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RS              ; CLOCK_50            ; 3.365  ; 3.241  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RW              ; CLOCK_50            ; 3.375  ; 3.251  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 5.159  ; 4.703  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 3.253  ; 3.158  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 3.256  ; 3.161  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 3.281  ; 3.186  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 3.252  ; 3.157  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 3.354  ; 3.230  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 3.277  ; 3.182  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 3.354  ; 3.230  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 3.361  ; 3.237  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 3.284  ; 3.189  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 5.145  ; 4.689  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 3.389  ; 3.265  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 3.362  ; 3.238  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 5.159  ; 4.703  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 3.368  ; 3.244  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 3.322  ; 3.198  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 5.133  ; 4.657  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 3.284  ; 3.189  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 3.240  ; 3.145  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 3.240  ; 3.145  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 5.087  ; 4.631  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 3.278  ; 3.183  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 3.376  ; 3.252  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.314  ; 3.219  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.297  ; 3.202  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.312  ; 3.217  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.312  ; 3.217  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.293  ; 3.198  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.300  ; 3.205  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.300  ; 3.205  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.281  ; 3.186  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.376  ; 3.252  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.362  ; 3.238  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.337  ; 3.213  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.345  ; 3.221  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.376  ; 3.252  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 3.306  ; 3.211  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.293  ; 3.198  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 3.306  ; 3.211  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 3.277  ; 3.182  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 3.277  ; 3.182  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 3.374  ; 3.250  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 3.268  ; 3.173  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.126 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.213 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 23.283 ; 23.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 23.273 ; 23.178 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 23.283 ; 23.188 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 23.245 ; 23.150 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 23.276 ; 23.181 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 23.276 ; 23.181 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 23.268 ; 23.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 23.225 ; 23.130 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 23.268 ; 23.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 23.214 ; 23.119 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 23.014 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 23.271 ; 23.176 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 23.238 ; 23.143 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 23.214 ; 23.119 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 23.248 ; 23.153 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 23.204 ; 23.109 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 23.261 ; 23.166 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.271 ; 23.176 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 23.218 ; 23.123 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 23.255 ; 23.160 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 23.213 ; 23.118 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 23.247 ; 23.152 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 23.215 ; 23.120 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 23.224 ; 23.129 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 23.247 ; 23.152 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 23.215 ; 23.120 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 23.218 ; 23.123 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 23.234 ; 23.139 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 23.238 ; 23.143 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 23.218 ; 23.123 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 23.279 ; 23.184 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.778 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 13.959 ; 13.903 ; Fall       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 2.707  ; 2.620  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 2.882  ; 2.757  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 2.817  ; 2.692  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 2.707  ; 2.620  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 2.903  ; 2.778  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 2.827  ; 2.702  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 2.842  ; 2.717  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 2.743  ; 2.656  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 2.767  ; 2.680  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 2.846  ; 2.721  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 2.840  ; 2.715  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 2.788  ; 2.701  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 2.866  ; 2.741  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 2.852  ; 2.727  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 2.717  ; 2.630  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 2.717  ; 2.630  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 2.881  ; 2.756  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 2.833  ; 2.708  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 2.901  ; 2.776  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 2.777  ; 2.690  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 2.850  ; 2.725  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 2.902  ; 2.777  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 2.914  ; 2.789  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 2.900  ; 2.775  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 2.904  ; 2.779  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 2.921  ; 2.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 2.931  ; 2.806  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 2.922  ; 2.797  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 2.876  ; 2.751  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 2.886  ; 2.761  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 2.938  ; 2.813  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 2.847  ; 2.722  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 2.918  ; 2.793  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 2.922  ; 2.797  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 2.777  ; 2.690  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 2.906  ; 2.781  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 2.867  ; 2.742  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 2.855  ; 2.730  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 2.891  ; 2.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 2.882  ; 2.757  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 2.872  ; 2.747  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 2.836  ; 2.711  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 2.877  ; 2.752  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 2.848  ; 2.723  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 2.846  ; 2.721  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 2.882  ; 2.757  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 2.912  ; 2.787  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 2.912  ; 2.787  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 2.892  ; 2.767  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 2.891  ; 2.766  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 2.922  ; 2.797  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 2.925  ; 2.800  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 2.760  ; 2.673  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 2.915  ; 2.790  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 2.843  ; 2.718  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 2.875  ; 2.750  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 2.760  ; 2.673  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 2.850  ; 2.725  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 2.830  ; 2.705  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_BLON            ; CLOCK_50            ; 2.858  ; 2.733  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 2.842  ; 2.717  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 2.846  ; 2.721  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 2.908  ; 2.783  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 2.908  ; 2.783  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 2.842  ; 2.717  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 2.853  ; 2.728  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 2.846  ; 2.721  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 2.852  ; 2.727  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 4.666  ; 4.209  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_EN              ; CLOCK_50            ; 2.836  ; 2.711  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_ON              ; CLOCK_50            ; 4.624  ; 4.167  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RS              ; CLOCK_50            ; 2.898  ; 2.773  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RW              ; CLOCK_50            ; 2.908  ; 2.783  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 2.774  ; 2.679  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 2.787  ; 2.692  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 2.789  ; 2.694  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 2.814  ; 2.719  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 2.785  ; 2.690  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 2.887  ; 2.762  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 2.810  ; 2.715  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 2.887  ; 2.762  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 2.894  ; 2.769  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 2.818  ; 2.723  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 4.677  ; 4.220  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 2.921  ; 2.796  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 2.896  ; 2.771  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 4.693  ; 4.236  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 2.902  ; 2.777  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 2.857  ; 2.732  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 4.667  ; 4.191  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 2.817  ; 2.722  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 2.774  ; 2.679  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 2.774  ; 2.679  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 4.621  ; 4.164  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 2.811  ; 2.716  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 2.814  ; 2.719  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 2.848  ; 2.753  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 2.830  ; 2.735  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 2.845  ; 2.750  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 2.845  ; 2.750  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 2.826  ; 2.731  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 2.834  ; 2.739  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 2.834  ; 2.739  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 2.814  ; 2.719  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 2.910  ; 2.785  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 2.896  ; 2.771  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 2.872  ; 2.747  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 2.880  ; 2.755  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 2.908  ; 2.783  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 2.839  ; 2.744  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 2.826  ; 2.731  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 2.839  ; 2.744  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 2.810  ; 2.715  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 2.810  ; 2.715  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 2.907  ; 2.782  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 2.801  ; 2.706  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.597 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.685 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 22.759 ; 22.664 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 22.807 ; 22.712 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 22.817 ; 22.722 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 22.779 ; 22.684 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 22.810 ; 22.715 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 22.810 ; 22.715 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 22.801 ; 22.706 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 22.759 ; 22.664 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 22.801 ; 22.706 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 22.748 ; 22.653 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 22.458 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 22.738 ; 22.643 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 22.772 ; 22.677 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 22.748 ; 22.653 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 22.782 ; 22.687 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 22.738 ; 22.643 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 22.795 ; 22.700 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 22.805 ; 22.710 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 22.752 ; 22.657 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 22.789 ; 22.694 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 22.747 ; 22.652 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 22.749 ; 22.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 22.749 ; 22.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 22.758 ; 22.663 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 22.781 ; 22.686 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 22.749 ; 22.654 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 22.752 ; 22.657 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 22.768 ; 22.673 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 22.772 ; 22.677 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 22.752 ; 22.657 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 22.812 ; 22.717 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.226 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 11.574 ; 11.539 ; Fall       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                  ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.095 ; 2.945 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.192 ; 3.007 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.226 ; 3.041 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.238 ; 3.053 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.213 ; 3.028 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.238 ; 3.053 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.234 ; 3.049 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.234 ; 3.049 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.246 ; 3.061 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.209 ; 3.024 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.209 ; 3.024 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.232 ; 3.047 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.178 ; 2.993 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.232 ; 3.047 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.204 ; 3.019 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.095 ; 2.945 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.209 ; 3.024 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.220 ; 3.035 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.207 ; 3.022 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.224 ; 3.039 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.215 ; 3.030 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.215 ; 3.030 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.177 ; 2.992 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.220 ; 3.035 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.211 ; 3.026 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.209 ; 3.024 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.247 ; 3.062 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.247 ; 3.062 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.247 ; 3.062 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.246 ; 3.061 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.245 ; 3.060 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.246 ; 3.061 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.238 ; 3.053 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; 5.301 ; 5.116 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 6.456 ; 6.271 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 5.301 ; 5.116 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 5.301 ; 5.116 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 5.770 ; 5.585 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 6.435 ; 6.250 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 6.088 ; 5.903 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 6.457 ; 6.272 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 7.254 ; 6.730 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 6.673 ; 6.488 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 7.937 ; 7.771 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.991 ; 6.825 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 7.412 ; 7.246 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 7.412 ; 7.246 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 7.940 ; 7.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 7.949 ; 7.783 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 7.949 ; 7.783 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 7.155 ; 6.989 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 7.660 ; 7.475 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 8.022 ; 7.837 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 7.257 ; 7.072 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.673 ; 6.488 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 7.362 ; 7.177 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 7.422 ; 7.256 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 7.940 ; 7.774 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 7.422 ; 7.256 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                          ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.631 ; 2.481 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.728 ; 2.543 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.760 ; 2.575 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.772 ; 2.587 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.748 ; 2.563 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.772 ; 2.587 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.769 ; 2.584 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.769 ; 2.584 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.780 ; 2.595 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.744 ; 2.559 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.744 ; 2.559 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.766 ; 2.581 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.715 ; 2.530 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.766 ; 2.581 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.740 ; 2.555 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.631 ; 2.481 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.744 ; 2.559 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.755 ; 2.570 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.743 ; 2.558 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.759 ; 2.574 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.750 ; 2.565 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.750 ; 2.565 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.714 ; 2.529 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.755 ; 2.570 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.746 ; 2.561 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.744 ; 2.559 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.780 ; 2.595 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.780 ; 2.595 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.780 ; 2.595 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.780 ; 2.595 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.779 ; 2.594 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.780 ; 2.595 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.773 ; 2.588 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; 4.367 ; 4.182 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 5.476 ; 5.291 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 4.367 ; 4.182 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 4.367 ; 4.182 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 4.817 ; 4.632 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 5.456 ; 5.271 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 5.122 ; 4.937 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 5.477 ; 5.292 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 6.314 ; 5.790 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 5.990 ; 5.805 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 7.157 ; 6.991 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.249 ; 6.083 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.653 ; 6.487 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.653 ; 6.487 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 7.161 ; 6.995 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 7.169 ; 7.003 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 7.169 ; 7.003 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.406 ; 6.240 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.938 ; 6.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 7.285 ; 7.100 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.551 ; 6.366 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.990 ; 5.805 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.651 ; 6.466 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.663 ; 6.497 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 7.161 ; 6.995 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.663 ; 6.497 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                         ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 3.021     ; 3.171     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 3.083     ; 3.268     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 3.117     ; 3.302     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 3.129     ; 3.314     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 3.104     ; 3.289     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 3.129     ; 3.314     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 3.125     ; 3.310     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 3.125     ; 3.310     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 3.137     ; 3.322     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 3.100     ; 3.285     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 3.100     ; 3.285     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 3.123     ; 3.308     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 3.069     ; 3.254     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 3.123     ; 3.308     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 3.095     ; 3.280     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 3.021     ; 3.171     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 3.100     ; 3.285     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 3.111     ; 3.296     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 3.098     ; 3.283     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 3.115     ; 3.300     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 3.106     ; 3.291     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 3.106     ; 3.291     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 3.068     ; 3.253     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 3.111     ; 3.296     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 3.102     ; 3.287     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 3.100     ; 3.285     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 3.138     ; 3.323     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 3.138     ; 3.323     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 3.138     ; 3.323     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 3.137     ; 3.322     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 3.136     ; 3.321     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 3.137     ; 3.322     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 3.129     ; 3.314     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; 4.926     ; 5.111     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 6.027     ; 6.212     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 4.926     ; 5.111     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 4.926     ; 5.111     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 5.425     ; 5.610     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 6.004     ; 6.189     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 5.700     ; 5.885     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 6.028     ; 6.213     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 6.596     ; 7.120     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 6.075     ; 6.260     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 7.134     ; 7.300     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 6.361     ; 6.527     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.748     ; 6.914     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.748     ; 6.914     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 7.138     ; 7.304     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 7.137     ; 7.303     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 7.137     ; 7.303     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 6.458     ; 6.624     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.885     ; 7.070     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 7.192     ; 7.377     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 6.536     ; 6.721     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 6.075     ; 6.260     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 6.632     ; 6.817     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.760     ; 6.926     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 7.138     ; 7.304     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.760     ; 6.926     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                 ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 2.554     ; 2.704     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 2.616     ; 2.801     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 2.648     ; 2.833     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 2.660     ; 2.845     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 2.636     ; 2.821     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 2.660     ; 2.845     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 2.657     ; 2.842     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 2.657     ; 2.842     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 2.668     ; 2.853     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 2.632     ; 2.817     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 2.632     ; 2.817     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 2.654     ; 2.839     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 2.603     ; 2.788     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 2.654     ; 2.839     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 2.628     ; 2.813     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 2.554     ; 2.704     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 2.632     ; 2.817     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 2.643     ; 2.828     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 2.631     ; 2.816     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 2.647     ; 2.832     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 2.638     ; 2.823     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 2.638     ; 2.823     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 2.602     ; 2.787     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 2.643     ; 2.828     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 2.634     ; 2.819     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 2.632     ; 2.817     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 2.668     ; 2.853     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 2.668     ; 2.853     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 2.668     ; 2.853     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 2.668     ; 2.853     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 2.667     ; 2.852     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 2.668     ; 2.853     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 2.661     ; 2.846     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; 3.963     ; 4.148     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 5.021     ; 5.206     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 3.963     ; 4.148     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 3.963     ; 4.148     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 4.443     ; 4.628     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 4.998     ; 5.183     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 4.707     ; 4.892     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 5.021     ; 5.206     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 5.625     ; 6.149     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 5.409     ; 5.594     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 6.380     ; 6.546     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 5.638     ; 5.804     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 6.009     ; 6.175     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 6.009     ; 6.175     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 6.384     ; 6.550     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 6.383     ; 6.549     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 6.383     ; 6.549     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 5.731     ; 5.897     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 6.186     ; 6.371     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 6.482     ; 6.667     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 5.851     ; 6.036     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 5.409     ; 5.594     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 5.944     ; 6.129     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 6.021     ; 6.187     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 6.384     ; 6.550     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 6.021     ; 6.187     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 21
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 38.067 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                      ; Synchronization Node                                                                                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                              ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                        ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 38.067                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.123       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 18.944       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                                           ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 38.215                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.122       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.093       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                        ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 38.239                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.125       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.114       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 55.840                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 18.954       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 18.954       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 17.932       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 55.962                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.125       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 19.126       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 17.711       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 55.962                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.126       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 19.123       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 17.713       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.129                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.125       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 19.125       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 17.879       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.627                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.125       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 19.126       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 18.376       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.632                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.124       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 19.124       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 18.384       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 56.807                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.123       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 19.127       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 18.557       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 57.033                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.124       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 18.954       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 18.955       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 108.252                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 38.380       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 34.949       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 34.923       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 108.343                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 38.405       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 35.015       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 34.923       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 108.868                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 38.417       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 35.528       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 34.923       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 109.813                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 38.555       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 36.335       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 34.923       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 112.936                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 38.918       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 37.450       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.568       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.018                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.128       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 37.322       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.568       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.589                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.129       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 37.892       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.568       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 113.642                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 38.922       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 38.152       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 36.568       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 195.629                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 98.915       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 96.714       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 196.923                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 98.918       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 98.005       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                                   ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8.330  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 36.833 ; 0.000         ;
; altera_reserved_tck                                                         ; 48.200 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                                   ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.102 ; 0.000         ;
; altera_reserved_tck                                                         ; 0.181 ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.183 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery Summary                                                                ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 7.524  ; 0.000         ;
; altera_reserved_tck                                                         ; 49.325 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal Summary                                                                ;
+-----------------------------------------------------------------------------+-------+---------------+
; Clock                                                                       ; Slack ; End Point TNS ;
+-----------------------------------------------------------------------------+-------+---------------+
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.675 ; 0.000         ;
; altera_reserved_tck                                                         ; 0.675 ; 0.000         ;
+-----------------------------------------------------------------------------+-------+---------------+


+------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                                     ;
+-----------------------------------------------------------------------------+--------+---------------+
; Clock                                                                       ; Slack  ; End Point TNS ;
+-----------------------------------------------------------------------------+--------+---------------+
; CLOCK_50                                                                    ; 9.400  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 9.750  ; 0.000         ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 19.754 ; 0.000         ;
; TD_CLK27                                                                    ; 33.037 ; 0.000         ;
; altera_reserved_tck                                                         ; 49.303 ; 0.000         ;
+-----------------------------------------------------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                               ; To Node                                                 ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 8.330 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[1]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.631      ;
; 8.376 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[29]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.585      ;
; 8.439 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.527      ;
; 8.503 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.458      ;
; 8.503 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[5]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.458      ;
; 8.520 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.446      ;
; 8.568 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[11]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.391      ;
; 8.588 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[26]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.373      ;
; 8.590 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[26]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.371      ;
; 8.596 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[5]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.365      ;
; 8.600 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.368      ;
; 8.620 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.346      ;
; 8.625 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[3]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.334      ;
; 8.642 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[20]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.321      ;
; 8.648 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[0]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.315      ;
; 8.648 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.318      ;
; 8.652 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[11]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.307      ;
; 8.655 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[1]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.306      ;
; 8.665 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.301      ;
; 8.667 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.297      ;
; 8.670 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.296      ;
; 8.671 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.288      ;
; 8.674 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.292      ;
; 8.684 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[27]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.275      ;
; 8.714 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[3]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.245      ;
; 8.716 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[29]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.245      ;
; 8.721 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[4]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.242      ;
; 8.722 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[7]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.237      ;
; 8.734 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.232      ;
; 8.736 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.225      ;
; 8.740 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[30]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.221      ;
; 8.743 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.223      ;
; 8.748 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.216      ;
; 8.751 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.213      ;
; 8.751 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.213      ;
; 8.761 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[20]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.202      ;
; 8.764 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.202      ;
; 8.765 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[31]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.194      ;
; 8.766 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[4]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.197      ;
; 8.772 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.194      ;
; 8.777 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.187      ;
; 8.778 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.190      ;
; 8.780 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[6]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.181      ;
; 8.780 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.184      ;
; 8.785 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[0]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.178      ;
; 8.786 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.180      ;
; 8.786 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[13]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.175      ;
; 8.788 ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17] ; nios_system:NiosII|nios_system_CPU:cpu|A_rot[17]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.127      ;
; 8.789 ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17] ; nios_system:NiosII|nios_system_CPU:cpu|A_rot[1]         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.072     ; 1.126      ;
; 8.813 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[24]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.150      ;
; 8.818 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[5]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.143      ;
; 8.824 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[28]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.139      ;
; 8.829 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.135      ;
; 8.836 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[5]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.125      ;
; 8.836 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.132      ;
; 8.838 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[8]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.125      ;
; 8.846 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.120      ;
; 8.850 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.023     ; 1.114      ;
; 8.850 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 1.116      ;
; 8.863 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[24]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.100      ;
; 8.868 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[31]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.091      ;
; 8.872 ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; nios_system:NiosII|nios_system_CPU:cpu|A_rot[5]         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 1.045      ;
; 8.873 ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; nios_system:NiosII|nios_system_CPU:cpu|A_rot[21]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.070     ; 1.044      ;
; 8.874 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[16]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.089      ;
; 8.883 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[2]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.078      ;
; 8.885 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[0]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.078      ;
; 8.886 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[11]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.073      ;
; 8.887 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[7]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.072      ;
; 8.888 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[11]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.071      ;
; 8.888 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[2]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.073      ;
; 8.889 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[14]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.072      ;
; 8.895 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[1]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.066      ;
; 8.897 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[1]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.064      ;
; 8.900 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[28]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.063      ;
; 8.905 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[26]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.056      ;
; 8.906 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[23]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.053      ;
; 8.907 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[26]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.054      ;
; 8.920 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[12]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.043      ;
; 8.921 ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]  ; nios_system:NiosII|nios_system_CPU:cpu|A_rot[6]         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 1.004      ;
; 8.921 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[12]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.042      ;
; 8.922 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[9]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.039      ;
; 8.928 ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]  ; nios_system:NiosII|nios_system_CPU:cpu|A_rot[22]        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.062     ; 0.997      ;
; 8.943 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[29]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.018      ;
; 8.946 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[6]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.015      ;
; 8.948 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[8]   ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.024     ; 1.015      ;
; 8.955 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[29]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.026     ; 1.006      ;
; 8.955 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_step1[15]  ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.028     ; 1.004      ;
; 8.957 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[2]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.019     ; 1.011      ;
; 8.962 ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25] ; nios_system:NiosII|nios_system_CPU:cpu|A_rot[9]         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.064     ; 0.961      ;
; 8.969 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 0.997      ;
; 8.969 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 0.997      ;
; 8.969 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 0.997      ;
; 8.969 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 0.997      ;
; 8.969 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 0.997      ;
; 8.969 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 0.997      ;
; 8.969 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 0.997      ;
; 8.969 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 0.997      ;
; 8.969 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 0.997      ;
; 8.969 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 0.997      ;
; 8.969 ; nios_system:NiosII|nios_system_CPU:cpu|M_rot_rn[3]      ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.021     ; 0.997      ;
+-------+---------------------------------------------------------+---------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                     ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 36.833 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 3.118      ;
; 37.029 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.193     ; 2.765      ;
; 37.029 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.193     ; 2.765      ;
; 37.137 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.197     ; 2.653      ;
; 37.169 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.193     ; 2.625      ;
; 37.170 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.193     ; 2.624      ;
; 37.249 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.036     ; 2.702      ;
; 37.250 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.195     ; 2.542      ;
; 37.251 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.195     ; 2.541      ;
; 37.255 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.195     ; 2.537      ;
; 37.261 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.197     ; 2.529      ;
; 37.261 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.197     ; 2.529      ;
; 37.261 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.197     ; 2.529      ;
; 37.261 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.197     ; 2.529      ;
; 37.261 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.197     ; 2.529      ;
; 37.261 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.197     ; 2.529      ;
; 37.261 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.197     ; 2.529      ;
; 37.323 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.197     ; 2.467      ;
; 37.346 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.195     ; 2.446      ;
; 37.346 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.195     ; 2.446      ;
; 37.346 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.195     ; 2.446      ;
; 37.353 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.617      ;
; 37.412 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.195     ; 2.380      ;
; 37.414 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.195     ; 2.378      ;
; 37.566 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                         ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[2]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; 0.011      ; 2.384      ;
; 37.635 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.213     ; 2.139      ;
; 37.641 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.199     ; 2.147      ;
; 37.645 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_VS                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; 0.005      ; 2.299      ;
; 37.665 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.282      ;
; 37.677 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.270      ;
; 37.688 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.213     ; 2.086      ;
; 37.705 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.242      ;
; 37.705 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.242      ;
; 37.731 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.213     ; 2.043      ;
; 37.737 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.213     ; 2.037      ;
; 37.751 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.202     ; 2.034      ;
; 37.758 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.202     ; 2.027      ;
; 37.760 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.202     ; 2.025      ;
; 37.772 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.202     ; 2.013      ;
; 37.788 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                         ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_G[6]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; 0.005      ; 2.156      ;
; 37.792 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.038     ; 2.157      ;
; 37.797 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.213     ; 1.977      ;
; 37.808 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.044     ; 2.135      ;
; 37.813 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.213     ; 1.961      ;
; 37.813 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.202     ; 1.972      ;
; 37.817 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.202     ; 1.968      ;
; 37.820 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.202     ; 1.965      ;
; 37.834 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.202     ; 1.951      ;
; 37.835 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.213     ; 1.939      ;
; 37.838 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|VGA_B[7]                                                                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; 0.006      ; 2.107      ;
; 37.840 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.107      ;
; 37.841 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.040     ; 2.106      ;
; 37.860 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.213     ; 1.914      ;
; 37.863 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 2.091      ;
; 37.863 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 2.091      ;
; 37.863 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 2.091      ;
; 37.863 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 2.091      ;
; 37.863 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 2.091      ;
; 37.863 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 2.091      ;
; 37.863 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 2.091      ;
; 37.863 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 2.091      ;
; 37.863 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 2.091      ;
; 37.863 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.033     ; 2.091      ;
; 37.865 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.083      ;
; 37.865 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.083      ;
; 37.865 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.083      ;
; 37.865 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.083      ;
; 37.865 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.083      ;
; 37.865 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.083      ;
; 37.865 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.083      ;
; 37.865 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.083      ;
; 37.865 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.083      ;
; 37.865 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.083      ;
; 37.872 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.076      ;
; 37.872 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.076      ;
; 37.872 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.076      ;
; 37.872 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.076      ;
; 37.872 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.076      ;
; 37.872 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.076      ;
; 37.872 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.076      ;
; 37.872 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.076      ;
; 37.872 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.076      ;
; 37.872 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.076      ;
; 37.884 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.064      ;
; 37.884 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.064      ;
; 37.884 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.064      ;
; 37.884 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.064      ;
; 37.884 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.064      ;
; 37.884 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.064      ;
; 37.884 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.064      ;
; 37.884 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.064      ;
; 37.884 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.064      ;
; 37.884 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.064      ;
; 37.896 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.052      ;
; 37.896 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.052      ;
; 37.896 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.052      ;
; 37.896 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.052      ;
; 37.896 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.052      ;
; 37.896 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.052      ;
; 37.896 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 40.000       ; -0.039     ; 2.052      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                                                                                                                                    ; To Node                                                                                                                                                                                                                                                                       ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 48.200 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.454      ; 2.241      ;
; 48.229 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.412      ; 2.170      ;
; 48.283 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.448      ; 2.152      ;
; 48.385 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 2.052      ;
; 48.469 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.401      ; 1.919      ;
; 48.515 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.922      ;
; 48.689 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.420      ; 1.718      ;
; 48.825 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.600      ;
; 48.834 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.414      ; 1.567      ;
; 48.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.415      ; 1.561      ;
; 48.907 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.450      ; 1.530      ;
; 48.909 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.438      ; 1.516      ;
; 48.921 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.412      ; 1.478      ;
; 48.974 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.459      ;
; 48.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.444      ; 1.437      ;
; 49.022 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 1.411      ;
; 49.087 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 1.340      ;
; 49.108 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.432      ; 1.311      ;
; 49.316 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.443      ; 1.114      ;
; 49.469 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.446      ; 0.964      ;
; 49.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 0.923      ;
; 49.642 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 0.790      ;
; 49.892 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]                                                                                                                                                     ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.441      ; 0.536      ;
; 95.859 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 4.134      ;
; 95.919 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 4.074      ;
; 95.986 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.998      ;
; 96.002 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 3.991      ;
; 96.017 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 3.976      ;
; 96.077 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 3.916      ;
; 96.092 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 3.901      ;
; 96.129 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 3.864      ;
; 96.129 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.855      ;
; 96.144 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.840      ;
; 96.164 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 3.829      ;
; 96.174 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 3.819      ;
; 96.239 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 3.754      ;
; 96.256 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.728      ;
; 96.270 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 3.723      ;
; 96.284 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.001     ; 3.702      ;
; 96.301 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.683      ;
; 96.323 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 3.670      ;
; 96.382 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.004      ; 3.609      ;
; 96.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.004      ; 3.608      ;
; 96.383 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.004      ; 3.608      ;
; 96.395 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 3.598      ;
; 96.398 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 3.595      ;
; 96.416 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 3.577      ;
; 96.422 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 3.571      ;
; 96.424 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 3.569      ;
; 96.427 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.001     ; 3.559      ;
; 96.442 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.001     ; 3.544      ;
; 96.450 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.534      ;
; 96.463 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.004      ; 3.528      ;
; 96.464 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.004      ; 3.527      ;
; 96.472 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[14] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.489      ;
; 96.478 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.004      ; 3.513      ;
; 96.495 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 3.498      ;
; 96.496 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.004      ; 3.495      ;
; 96.497 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.004      ; 3.494      ;
; 96.499 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 3.494      ;
; 96.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 3.493      ;
; 96.500 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.004      ; 3.491      ;
; 96.501 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 3.492      ;
; 96.509 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.005     ; 3.473      ;
; 96.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.005     ; 3.472      ;
; 96.510 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.005     ; 3.472      ;
; 96.522 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[30] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.462      ;
; 96.525 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[22] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.459      ;
; 96.528 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.004      ; 3.463      ;
; 96.543 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[32] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.441      ;
; 96.549 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.435      ;
; 96.550 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.004      ; 3.441      ;
; 96.552 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.409      ;
; 96.554 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.001     ; 3.432      ;
; 96.562 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.004      ; 3.429      ;
; 96.597 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.004      ; 3.394      ;
; 96.599 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.001     ; 3.387      ;
; 96.605 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[28] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.005     ; 3.377      ;
; 96.610 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.006      ; 3.383      ;
; 96.612 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 3.382      ;
; 96.622 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[33] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.003     ; 3.362      ;
; 96.623 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[25] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.005     ; 3.359      ;
; 96.624 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[29] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.005     ; 3.358      ;
; 96.628 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[11] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.333      ;
; 96.631 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.004      ; 3.360      ;
; 96.643 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[12] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.318      ;
; 96.650 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 3.344      ;
; 96.677 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.005     ; 3.305      ;
; 96.679 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 3.315      ;
; 96.700 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 3.294      ;
; 96.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[10] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.244      ;
; 96.738 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[21] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 3.256      ;
; 96.739 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.002     ; 3.246      ;
; 96.748 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[34] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.001     ; 3.238      ;
; 96.760 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 3.234      ;
; 96.764 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 3.230      ;
; 96.764 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[18] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; 0.007      ; 3.230      ;
; 96.781 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.001     ; 3.205      ;
; 96.792 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[13] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.026     ; 3.169      ;
; 96.806 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                               ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20] ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.002     ; 3.179      ;
+--------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                                                                                                                                                    ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.102 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_im_addr[1]                                                                                                                                                                      ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_address_reg0               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.442      ;
; 0.111 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_im_addr[2]                                                                                                                                                                      ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_address_reg0               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.451      ;
; 0.115 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_im_addr[5]                                                                                                                                                                      ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_address_reg0               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.455      ;
; 0.123 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_im_addr[4]                                                                                                                                                                      ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_address_reg0               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.463      ;
; 0.125 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_im_addr[6]                                                                                                                                                                      ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_address_reg0               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.465      ;
; 0.125 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[6]                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.467      ;
; 0.126 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[1]                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.468      ;
; 0.130 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[2]                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.472      ;
; 0.132 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[3]                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.474      ;
; 0.134 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[4]                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.467      ;
; 0.135 ; nios_system:NiosII|nios_system_CPU:cpu|i_readdata_d1[6]                                                                                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.475      ;
; 0.135 ; nios_system:NiosII|nios_system_CPU:cpu|i_readdata_d1[7]                                                                                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.475      ;
; 0.136 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[4]                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.478      ;
; 0.136 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[5]                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.478      ;
; 0.136 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[7]                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.478      ;
; 0.138 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[3]                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.477      ;
; 0.138 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[2]                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.471      ;
; 0.141 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_im_addr[0]                                                                                                                                                                      ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_address_reg0               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.481      ;
; 0.142 ; nios_system:NiosII|nios_system_CPU:cpu|i_readdata_d1[20]                                                                                                                                                                                                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_datain_reg0                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.482      ;
; 0.143 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[2]                                                                                                                       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.441      ;
; 0.143 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[8]                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.476      ;
; 0.144 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|cntr_1rf:cntr1|counter_reg_bit[4] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.485      ;
; 0.144 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_jtag_addr[4]                                                                                                                                                                    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~portb_address_reg0               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.482      ;
; 0.144 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[14]                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~portb_datain_reg0                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.475      ;
; 0.145 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_itrace:the_nios_system_CPU_nios2_oci_itrace|itm[10]                                                                                                                                                                     ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_datain_reg0                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.252      ; 0.501      ;
; 0.145 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|cntr_1rf:cntr1|counter_reg_bit[4] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0~porta_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.484      ;
; 0.145 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[9]                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.478      ;
; 0.145 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[12]                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~portb_datain_reg0                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.476      ;
; 0.146 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_jtag_addr[0]                                                                                                                                                                    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~portb_address_reg0               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.484      ;
; 0.149 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|cntr_0rf:cntr1|counter_reg_bit[4]                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.491      ;
; 0.149 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[1]                                                              ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~portb_datain_reg0                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.488      ;
; 0.149 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[13]                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~portb_datain_reg0                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.480      ;
; 0.150 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|cntr_0rf:cntr1|counter_reg_bit[4]                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.490      ;
; 0.150 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[3]                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.483      ;
; 0.150 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_jtag_addr[3]                                                                                                                                                                    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~portb_address_reg0               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.489      ;
; 0.150 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[29]                                                             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~portb_datain_reg0                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.492      ;
; 0.150 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|cntr_tqf:cntr1|counter_reg_bit[3] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.483      ;
; 0.151 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|cntr_1rf:cntr1|counter_reg_bit[2] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.492      ;
; 0.151 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|cntr_vqf:cntr1|counter_reg_bit[1]                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.493      ;
; 0.151 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|cntr_tqf:cntr1|counter_reg_bit[3] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0~porta_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.482      ;
; 0.152 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.491      ;
; 0.152 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|cntr_mqf:cntr1|counter_reg_bit[0] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.483      ;
; 0.152 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|cntr_1rf:cntr1|counter_reg_bit[2] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0~porta_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.491      ;
; 0.152 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[3]                                                                                                                       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.450      ;
; 0.152 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|cntr_vqf:cntr1|counter_reg_bit[1]                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.492      ;
; 0.152 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_jtag_addr[1]                                                                                                                                                                    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~portb_address_reg0               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.491      ;
; 0.152 ; nios_system:NiosII|nios_system_CPU:cpu|i_readdata_d1[25]                                                                                                                                                                                                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a9~porta_datain_reg0                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.491      ;
; 0.153 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[1]                                                                                                                                                                                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.475      ;
; 0.153 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|cntr_mqf:cntr1|counter_reg_bit[0] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~porta_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.482      ;
; 0.153 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[0]                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.489      ;
; 0.154 ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|delayed_y_position[5]                                                                                                                                                                                                                                                             ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.485      ;
; 0.154 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|cntr_vqf:cntr1|counter_reg_bit[2]                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.496      ;
; 0.154 ; nios_system:NiosII|nios_system_CPU:cpu|i_readdata_d1[27]                                                                                                                                                                                                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.495      ;
; 0.154 ; nios_system:NiosII|nios_system_CPU:cpu|ic_fill_valid_bits[0]                                                                                                                                                                                                                                                                                     ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_tag_module:nios_system_CPU_ic_tag|altsyncram:the_altsyncram|altsyncram_ieh1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                        ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.496      ;
; 0.154 ; nios_system:NiosII|nios_system_CPU:cpu|i_readdata_d1[1]                                                                                                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_datain_reg0                                                                                                                                                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.490      ;
; 0.155 ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[4]                                                                                                           ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_bh81:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.484      ;
; 0.155 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|cntr_1rf:cntr1|counter_reg_bit[0] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.496      ;
; 0.155 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:rd_ptr_count|counter_reg_bit[5]                                                                                                                       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~portb_address_reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.194      ; 0.453      ;
; 0.155 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.491      ;
; 0.155 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|cntr_vqf:cntr1|counter_reg_bit[2]                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.495      ;
; 0.155 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[1]                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.488      ;
; 0.155 ; nios_system:NiosII|nios_system_CPU:cpu|i_readdata_d1[28]                                                                                                                                                                                                                                                                                         ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a11~porta_datain_reg0                                                                                                                                                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.237      ; 0.496      ;
; 0.156 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[4]                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.495      ;
; 0.156 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|cntr_rqf:cntr1|counter_reg_bit[1] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.490      ;
; 0.156 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|cntr_1rf:cntr1|counter_reg_bit[0] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0~porta_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.495      ;
; 0.156 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|cntr_cpf:cntr1|counter_reg_bit[1]                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.486      ;
; 0.157 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|cntr_rqf:cntr1|counter_reg_bit[1] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~porta_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.489      ;
; 0.157 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|cntr_qqf:cntr1|counter_reg_bit[1] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.490      ;
; 0.157 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.232      ; 0.493      ;
; 0.157 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|cntr_pqf:cntr1|counter_reg_bit[1]                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.486      ;
; 0.157 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3]                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.499      ;
; 0.157 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|jdo[8]                                                              ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~portb_datain_reg0                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.499      ;
; 0.157 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|cntr_cpf:cntr1|counter_reg_bit[1]                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 0.485      ;
; 0.158 ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|cntr_0ab:wr_ptr|counter_reg_bit[1]                                                                                                                                                                          ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.485      ;
; 0.158 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[0]                                                                                                                                                                                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.480      ;
; 0.158 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|cntr_oqf:cntr1|counter_reg_bit[0] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.489      ;
; 0.158 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|cntr_qqf:cntr1|counter_reg_bit[1] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a0~porta_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.489      ;
; 0.158 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|cntr_pqf:cntr1|counter_reg_bit[1]                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.485      ;
; 0.158 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|cntr_vqf:cntr1|counter_reg_bit[3]                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.498      ;
; 0.159 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[1]                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.498      ;
; 0.159 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|cntr_1ob:wr_ptr|counter_reg_bit[2]                                                                                                                             ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.235      ; 0.498      ;
; 0.159 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|cntr_0rf:cntr1|counter_reg_bit[1]                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.238      ; 0.501      ;
; 0.159 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|cntr_rqf:cntr1|counter_reg_bit[2] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.493      ;
; 0.159 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|cntr_oqf:cntr1|counter_reg_bit[0] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~porta_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.488      ;
; 0.159 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[0]                               ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.489      ;
; 0.160 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|cntr_sqf:cntr1|counter_reg_bit[0] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.494      ;
; 0.160 ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[8]                                                                                                           ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_bh81:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.489      ;
; 0.160 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|cntr_0rf:cntr1|counter_reg_bit[1]                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.236      ; 0.500      ;
; 0.160 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|cntr_rqf:cntr1|counter_reg_bit[0] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.230      ; 0.494      ;
; 0.160 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|cntr_rqf:cntr1|counter_reg_bit[2] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~porta_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.492      ;
; 0.160 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[1]                               ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a0~porta_datain_reg0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.490      ;
; 0.160 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|cntr_pqf:cntr1|counter_reg_bit[3]                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.489      ;
; 0.160 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|delay_exp_bias[6]                                                                                                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_datain_reg0                                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.493      ;
; 0.160 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|trc_jtag_addr[6]                                                                                                                                                                    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~portb_address_reg0               ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.234      ; 0.498      ;
; 0.161 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|cntr_sqf:cntr1|counter_reg_bit[0] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a0~porta_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.493      ;
; 0.161 ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|cntr_2ab:wr_ptr|counter_reg_bit[6]                                                                                                           ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_bh81:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.225      ; 0.490      ;
; 0.161 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|wrptr_g[2]                                                                                                                                                                                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.218      ; 0.483      ;
; 0.161 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|cntr_rqf:cntr1|counter_reg_bit[0] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~porta_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.493      ;
; 0.161 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|cntr_oqf:cntr1|counter_reg_bit[1] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.227      ; 0.492      ;
; 0.161 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|cntr_qqf:cntr1|counter_reg_bit[4] ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a0~portb_address_reg0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.229      ; 0.494      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'altera_reserved_tck'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                                           ; To Node                                                                                                                                                                                                                                                                                                                             ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.181 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[31]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[7]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.181 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate                                                                                                                                                                                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled                                                                                                                                                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.182 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[1]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                           ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.307      ;
; 0.188 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.313      ;
; 0.189 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.313      ;
; 0.189 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.000                                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[0]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|DRsize.010                                                   ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[15]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[9]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[8]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[1]                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.191 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.315      ;
; 0.192 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[4]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[1]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.316      ;
; 0.192 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.317      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.317      ;
; 0.193 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[13]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.318      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.319      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.194 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.318      ;
; 0.196 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.320      ;
; 0.197 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.321      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.322      ;
; 0.198 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.322      ;
; 0.199 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[17]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[16]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[20]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[19]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.325      ;
; 0.199 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[9]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[8]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.324      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.324      ;
; 0.200 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                               ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[5]                                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[24]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[23]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.326      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.201 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.325      ;
; 0.203 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.327      ;
; 0.205 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.329      ;
; 0.218 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.342      ;
; 0.236 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.360      ;
; 0.248 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[3]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KIFI3548:TPOO7242|HENC6638[2]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.372      ;
; 0.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.374      ;
; 0.249 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                                                                                                                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.373      ;
; 0.250 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.374      ;
; 0.250 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.374      ;
; 0.251 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]                                                                                                                                                                                                               ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.375      ;
; 0.252 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|ir_out[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.377      ;
; 0.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.376      ;
; 0.252 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                                                                                                                                                                                                                         ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.376      ;
; 0.254 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                        ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                                                                                                                                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.378      ;
; 0.259 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[3]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.384      ;
; 0.260 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[5]                                                        ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[4]                                                        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.385      ;
; 0.260 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[27]                                                       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|sr[26]                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.386      ;
; 0.261 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[10]                                                                                                                                                                                                                                   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.385      ;
; 0.261 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.385      ;
; 0.262 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]                                                                                                                                                                                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.388      ;
; 0.262 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                                                                                                                                                                                                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.386      ;
; 0.263 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.388      ;
; 0.263 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                                                                                                                                                                                                                            ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.387      ;
; 0.263 ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]                                                                                                                                                                                                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]                                                                                                                                                                                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.387      ;
; 0.265 ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.041      ; 0.390      ;
+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                      ; To Node                                                                                                                                                                        ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.183 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.183 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.307      ;
; 0.184 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.184 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.307      ;
; 0.190 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.190 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.314      ;
; 0.191 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 0.490      ;
; 0.193 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.197      ; 0.494      ;
; 0.206 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.197      ; 0.507      ;
; 0.210 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 0.509      ;
; 0.215 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.339      ;
; 0.217 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.341      ;
; 0.249 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.372      ;
; 0.250 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.373      ;
; 0.250 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.373      ;
; 0.253 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.377      ;
; 0.253 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.377      ;
; 0.253 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.377      ;
; 0.256 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.380      ;
; 0.257 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.381      ;
; 0.258 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.382      ;
; 0.258 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.382      ;
; 0.260 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.384      ;
; 0.260 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.383      ;
; 0.262 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.384      ;
; 0.263 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.387      ;
; 0.265 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.389      ;
; 0.272 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.396      ;
; 0.272 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.396      ;
; 0.273 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.397      ;
; 0.276 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.400      ;
; 0.277 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.401      ;
; 0.277 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.401      ;
; 0.285 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.407      ;
; 0.291 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.415      ;
; 0.293 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.415      ;
; 0.295 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.419      ;
; 0.295 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.419      ;
; 0.296 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.420      ;
; 0.298 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.421      ;
; 0.299 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.423      ;
; 0.300 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.424      ;
; 0.300 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.424      ;
; 0.301 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.424      ;
; 0.301 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                  ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.424      ;
; 0.302 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.425      ;
; 0.302 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.425      ;
; 0.305 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.428      ;
; 0.305 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.428      ;
; 0.305 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.429      ;
; 0.306 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.429      ;
; 0.307 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.430      ;
; 0.307 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.431      ;
; 0.308 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.431      ;
; 0.308 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.431      ;
; 0.309 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.432      ;
; 0.310 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.433      ;
; 0.310 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.433      ;
; 0.311 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.435      ;
; 0.311 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.435      ;
; 0.312 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.436      ;
; 0.313 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.436      ;
; 0.313 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.436      ;
; 0.315 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.439      ;
; 0.316 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.440      ;
; 0.316 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.440      ;
; 0.320 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.444      ;
; 0.337 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 0.636      ;
; 0.361 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.038      ; 0.483      ;
; 0.362 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.486      ;
; 0.362 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.486      ;
; 0.363 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.487      ;
; 0.364 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.488      ;
; 0.365 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                            ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.488      ;
; 0.365 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.489      ;
; 0.365 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.488      ;
; 0.366 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.489      ;
; 0.366 ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.490      ;
; 0.369 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.492      ;
; 0.369 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.492      ;
; 0.370 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.493      ;
; 0.372 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.495      ;
; 0.373 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.496      ;
; 0.379 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.505      ;
; 0.382 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.039      ; 0.505      ;
; 0.382 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.042      ; 0.508      ;
; 0.395 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.040      ; 0.519      ;
; 0.398 ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.519      ;
; 0.414 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.195      ; 0.713      ;
; 0.423 ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000        ; 0.027      ; 0.534      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                    ; To Node                                                                                                                                                                                                  ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 7.524  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[9]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 2.404      ;
; 7.524  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[26]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 2.404      ;
; 7.524  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[10]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 2.404      ;
; 7.524  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[21]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 2.404      ;
; 7.524  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[5]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 2.404      ;
; 7.524  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[25]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 2.404      ;
; 7.524  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[15]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.402      ;
; 7.524  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[27]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.402      ;
; 7.524  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[11]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.402      ;
; 7.524  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[13]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 2.404      ;
; 7.524  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[29]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 2.404      ;
; 7.524  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[22]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 2.404      ;
; 7.524  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[6]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 2.404      ;
; 7.524  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[30]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 2.404      ;
; 7.524  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[14]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 2.404      ;
; 7.524  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[17]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 2.404      ;
; 7.524  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[1]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 2.404      ;
; 7.524  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[2]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 2.404      ;
; 7.524  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[18]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.059     ; 2.404      ;
; 7.524  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[23]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.402      ;
; 7.524  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[7]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.402      ;
; 7.524  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[19]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.402      ;
; 7.524  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[3]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.402      ;
; 7.524  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[31]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.061     ; 2.402      ;
; 7.534  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[16]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.396      ;
; 7.534  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[0]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.396      ;
; 7.534  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[4]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.396      ;
; 7.534  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[20]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.396      ;
; 7.534  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[8]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.396      ;
; 7.534  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[28]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.396      ;
; 7.534  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[12]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.396      ;
; 7.534  ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|Mn_rot_step2[24]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 10.000       ; -0.057     ; 2.396      ;
; 17.246 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|d_readdata_d1[6]                                                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.651      ;
; 17.246 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|d_readdata_d1[30]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.651      ;
; 17.246 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|d_readdata_d1[14]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.651      ;
; 17.246 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|d_readdata_d1[22]                                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.090     ; 2.651      ;
; 17.260 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[12]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 2.650      ;
; 17.260 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|nios_system_CPU:cpu|A_mem_baddr[24]                                                                                                                                                   ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.077     ; 2.650      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT12 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT13 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT14 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT15 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT16 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT17 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAA_REGOUT0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAA_REGOUT1  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAA_REGOUT2  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAA_REGOUT3  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAA_REGOUT4  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT1  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT2  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT3  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT4  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT5  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT6  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT7  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT8  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT9  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT10 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult5~OBSERVABLEDATAB_REGOUT11 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT5                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT6                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT7                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT8                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT9                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT10                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT11                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT12                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT13                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT14                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT15                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT16                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT17                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT18                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT19                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT20                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT21                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT22                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT23                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT1                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT2                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT3                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_out6~DATAOUT4                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.123     ; 2.487      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT0  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 2.486      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT1  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 2.486      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT2  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 2.486      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT3  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 2.486      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT4  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 2.486      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT5  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 2.486      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT6  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 2.486      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT7  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 2.486      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT8  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 2.486      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT9  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 2.486      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT10 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 2.486      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT11 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 2.486      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT12 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 2.486      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT13 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 2.486      ;
; 17.262 ; nios_system:NiosII|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_njt:auto_generated|mac_mult3~OBSERVABLEDATAA_REGOUT14 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 20.000       ; -0.124     ; 2.486      ;
+--------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'altera_reserved_tck'                                                                                                                                                                                                                                                                          ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                        ; To Node                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 49.325 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate         ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.107      ;
; 49.325 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0        ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.445      ; 1.107      ;
; 49.539 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                            ; altera_reserved_tck ; altera_reserved_tck ; 50.000       ; 0.440      ; 0.888      ;
; 97.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.053      ;
; 97.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.053      ;
; 97.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.053      ;
; 97.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.053      ;
; 97.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.053      ;
; 97.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.053      ;
; 97.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.053      ;
; 97.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.053      ;
; 97.861 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.073     ; 2.053      ;
; 98.018 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.075     ; 1.894      ;
; 98.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.891      ;
; 98.048 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.891      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.888      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.888      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.888      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.888      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.888      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.888      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.888      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.888      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.888      ;
; 98.051 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.888      ;
; 98.243 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.065     ; 1.679      ;
; 98.527 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.420      ;
; 98.527 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.420      ;
; 98.527 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.420      ;
; 98.527 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.420      ;
; 98.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.265      ;
; 98.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.265      ;
; 98.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.265      ;
; 98.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.265      ;
; 98.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.265      ;
; 98.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.265      ;
; 98.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.265      ;
; 98.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.265      ;
; 98.674 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.048     ; 1.265      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.119      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.119      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.119      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.119      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.119      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.119      ;
; 98.826 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.042     ; 1.119      ;
; 98.836 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.052     ; 1.099      ;
; 98.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.097      ;
; 98.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.097      ;
; 98.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.097      ;
; 98.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.097      ;
; 98.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.097      ;
; 98.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.097      ;
; 98.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.097      ;
; 98.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.097      ;
; 98.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.097      ;
; 98.841 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.049     ; 1.097      ;
; 98.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.107      ;
; 98.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.107      ;
; 98.842 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.038     ; 1.107      ;
; 98.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.101      ;
; 98.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.101      ;
; 98.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.101      ;
; 98.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.101      ;
; 98.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.101      ;
; 98.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.101      ;
; 98.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.101      ;
; 98.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.101      ;
; 98.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.101      ;
; 98.846 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.040     ; 1.101      ;
; 98.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.086      ;
; 98.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.086      ;
; 98.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.086      ;
; 98.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.086      ;
; 98.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.086      ;
; 98.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.086      ;
; 98.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.086      ;
; 98.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.086      ;
; 98.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.086      ;
; 98.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.086      ;
; 98.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.086      ;
; 98.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.086      ;
; 98.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.086      ;
; 98.865 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.036     ; 1.086      ;
; 98.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.054      ;
; 98.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.054      ;
; 98.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.054      ;
; 98.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.054      ;
; 98.901 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.032     ; 1.054      ;
; 98.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.046      ;
; 98.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.046      ;
; 98.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.046      ;
; 98.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.046      ;
; 98.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.046      ;
; 98.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.046      ;
; 98.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.046      ;
; 98.907 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.034     ; 1.046      ;
; 98.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.948      ;
; 98.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.948      ;
; 98.992 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 100.000      ; -0.047     ; 0.948      ;
+--------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                                                                                                                                                                            ; To Node                                                                                                                                                                                                                                                                                                                                                 ; Launch Clock                                                                ; Latch Clock                                                                 ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+
; 0.675 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a8                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.988      ;
; 0.675 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a7                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.988      ;
; 0.675 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a6                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.988      ;
; 0.675 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a5                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.988      ;
; 0.675 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a4                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.988      ;
; 0.675 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a3                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.988      ;
; 0.675 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a2                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.988      ;
; 0.675 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a1                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.988      ;
; 0.675 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|dffe4                                                                                                                              ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0                                                                                                                              ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.223      ; 0.988      ;
; 0.680 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.205      ; 0.975      ;
; 0.680 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.978      ;
; 0.680 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.978      ;
; 0.680 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|altshift_taps:rom_out_dffe_rtl_0|shift_taps_p5n:auto_generated|altsyncram_t1b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.208      ; 0.978      ;
; 0.689 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a5                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.990      ;
; 0.689 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a4                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.990      ;
; 0.689 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a3                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.990      ;
; 0.689 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a2                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.990      ;
; 0.689 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a1                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.990      ;
; 0.689 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|dffe4                                                                                                                  ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a0                                                                                                                  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.211      ; 0.990      ;
; 0.691 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.993      ;
; 0.691 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.993      ;
; 0.691 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 0.993      ;
; 0.755 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a3                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 1.065      ;
; 0.755 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a2                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 1.065      ;
; 0.755 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a1                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 1.065      ;
; 0.755 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|dffe4                                                                                                                             ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:sign_node_ff0_rtl_0|shift_taps_v5n:auto_generated|altsyncram_6va1:altsyncram2|ram_block5a0                                                                                                                             ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.220      ; 1.065      ;
; 0.818 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a6                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.115      ;
; 0.818 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a5                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.115      ;
; 0.818 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a4                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.115      ;
; 0.818 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a3                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.115      ;
; 0.818 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a2                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.115      ;
; 0.818 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a1                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.115      ;
; 0.818 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|dffe4                                                                                                                         ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0                                                                                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.207      ; 1.115      ;
; 0.822 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.127      ;
; 0.822 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.127      ;
; 0.822 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.215      ; 1.127      ;
; 0.836 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|dffe4                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a1                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 1.150      ;
; 0.836 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|dffe4                                                                                                                                 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0                                                                                                                                 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.224      ; 1.150      ;
; 0.838 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 1.144      ;
; 0.838 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 1.144      ;
; 0.838 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 1.144      ;
; 0.847 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 1.147      ;
; 0.847 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 1.147      ;
; 0.847 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.210      ; 1.147      ;
; 0.921 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a5                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 1.227      ;
; 0.921 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a4                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 1.227      ;
; 0.921 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a3                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 1.227      ;
; 0.921 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a2                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 1.227      ;
; 0.921 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a1                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 1.227      ;
; 0.921 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|dffe4                                                                                                                    ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0                                                                                                                    ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.216      ; 1.227      ;
; 0.984 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a39                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 1.286      ;
; 0.984 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a38                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 1.286      ;
; 0.984 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a37                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 1.286      ;
; 0.984 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a36                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 1.286      ;
; 0.984 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a35                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 1.286      ;
; 0.984 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a34                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 1.286      ;
; 0.984 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a33                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 1.286      ;
; 0.984 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a32                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 1.286      ;
; 0.984 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a31                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 1.286      ;
; 0.984 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a30                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 1.286      ;
; 0.984 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a29                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 1.286      ;
; 0.984 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a28                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.212      ; 1.286      ;
; 1.005 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a2 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 1.317      ;
; 1.005 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a1 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 1.317      ;
; 1.005 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|dffe4 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a0 ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 1.317      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a47                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a46                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a45                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a44                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a43                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a42                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a41                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a40                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a27                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a26                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a25                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a24                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a23                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a22                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a21                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a20                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a19                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a18                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a17                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a16                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a15                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a14                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a13                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a12                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a11                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a10                                                                                                                          ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a9                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a8                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a7                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a6                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a5                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a4                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
; 1.034 ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|dffe6                                                                                                                           ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a3                                                                                                                           ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000        ; 0.196      ; 1.320      ;
+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'altera_reserved_tck'                                                                                                                                                                                                                                                                          ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; Slack ; From Node                                                                                        ; To Node                                                                                                                      ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+
; 0.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.801      ;
; 0.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.801      ;
; 0.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                               ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.801      ;
; 0.675 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.801      ;
; 0.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.821      ;
; 0.701 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.036      ; 0.821      ;
; 0.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.825      ;
; 0.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.825      ;
; 0.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.825      ;
; 0.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.825      ;
; 0.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.825      ;
; 0.707 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.034      ; 0.825      ;
; 0.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.834      ;
; 0.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.834      ;
; 0.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.834      ;
; 0.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.834      ;
; 0.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.834      ;
; 0.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.834      ;
; 0.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.834      ;
; 0.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.834      ;
; 0.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[2][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.834      ;
; 0.717 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[2][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.033      ; 0.834      ;
; 0.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.926      ;
; 0.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_valid     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.929      ;
; 0.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled   ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.929      ;
; 0.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.929      ;
; 0.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.929      ;
; 0.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.926      ;
; 0.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.926      ;
; 0.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.926      ;
; 0.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.926      ;
; 0.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.926      ;
; 0.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.926      ;
; 0.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 0.926      ;
; 0.796 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.049      ; 0.929      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.950      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.950      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.950      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[10]    ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.950      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.950      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.950      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.950      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.950      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.950      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.950      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.950      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.950      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.950      ;
; 0.822 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.044      ; 0.950      ;
; 0.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.961      ;
; 0.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.961      ;
; 0.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.963      ;
; 0.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.963      ;
; 0.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.042      ; 0.963      ;
; 0.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.961      ;
; 0.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.961      ;
; 0.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.961      ;
; 0.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.961      ;
; 0.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.961      ;
; 0.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.961      ;
; 0.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.961      ;
; 0.837 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 0.961      ;
; 0.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][0]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.963      ;
; 0.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][0]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.963      ;
; 0.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][1]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.963      ;
; 0.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][1]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.963      ;
; 0.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][2]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.963      ;
; 0.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][2]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.963      ;
; 0.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][3]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.963      ;
; 0.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][3]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.963      ;
; 0.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[3][4]                                           ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.963      ;
; 0.848 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[3][4]                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.031      ; 0.963      ;
; 0.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.973      ;
; 0.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.973      ;
; 0.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.973      ;
; 0.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.973      ;
; 0.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.973      ;
; 0.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.973      ;
; 0.851 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                            ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]        ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.038      ; 0.973      ;
; 0.882 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                   ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|KNOR6738                                                                          ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.028      ; 0.994      ;
; 0.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.110      ;
; 0.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[4]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.110      ;
; 0.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.110      ;
; 0.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.110      ;
; 0.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|LCFH1028[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.110      ;
; 0.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[3]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.110      ;
; 0.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[2]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.110      ;
; 0.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[1]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.110      ;
; 0.994 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8] ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|PUDL0439:ESUL0435|YROJ4113[0]                                                     ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.032      ; 1.110      ;
; 1.098 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[2]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.222      ;
; 1.098 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.222      ;
; 1.098 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[0]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.222      ;
; 1.098 ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[3]                                           ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|VKSG2550[1]                                                                       ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.040      ; 1.222      ;
; 1.290 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.046      ; 1.420      ;
; 1.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.613      ;
; 1.466 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                            ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.063      ; 1.613      ;
; 1.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.613      ;
; 1.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.613      ;
; 1.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.613      ;
; 1.467 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0] ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                 ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.062      ; 1.613      ;
+-------+--------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'CLOCK_50'                                                                                                                      ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                                                                                ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------+
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 9.400  ; 9.400        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 9.448  ; 9.448        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                      ;
; 9.451  ; 9.451        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.000 ; 10.000       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                      ;
; 10.000 ; 10.000       ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~input|i                                                                      ;
; 10.549 ; 10.549       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|inclk[0]         ;
; 10.552 ; 10.552       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~input|o                                                                      ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]           ;
; 10.599 ; 10.599       ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|observablevcoout ;
; 16.000 ; 20.000       ; 4.000          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                                                                              ;
+--------+--------------+----------------+------------------+----------+------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                         ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack ; Actual Width ; Required Width ; Type            ; Clock                                                                       ; Clock Edge ; Target                                                                                                                                                                                                                                                                                                                                                                     ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a9~porta_address_reg0                                                                                                                                                                                     ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a9~porta_we_reg                                                                                                                                                                                           ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2181:auto_generated|ram_block1a0~porta_address_reg0                                                   ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2181:auto_generated|ram_block1a0~porta_we_reg                                                         ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2181:auto_generated|ram_block1a16~porta_address_reg0                                                  ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_ocimem:the_nios_system_CPU_nios2_ocimem|nios_system_CPU_ociram_sp_ram_module:nios_system_CPU_ociram_sp_ram|altsyncram:the_altsyncram|altsyncram_2181:auto_generated|ram_block1a16~porta_we_reg                                                        ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                           ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_r:the_nios_system_JTAG_UART_scfifo_r|scfifo:rfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                 ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a3~porta_address_reg0                                                                                                                                                                                                                ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a3~porta_we_reg                                                                                                                                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a4~porta_address_reg0                                                                                                                                                                                                                ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a4~porta_we_reg                                                                                                                                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a5~porta_address_reg0                                                                                                                                                                                                                ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a5~porta_we_reg                                                                                                                                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                                                                ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                                                                      ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|ram_block1a0~porta_address_reg0                                                                                                                                                                               ;
; 9.750 ; 9.980        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_Buffer:vga_pixel_buffer|scfifo:Image_Buffer|scfifo_p4a1:auto_generated|a_dpfifo_es31:dpfifo|altsyncram_lh81:FIFOram|ram_block1a0~porta_we_reg                                                                                                                                                                                     ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                    ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                              ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                         ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|altshift_taps:rom_out_dffe_rtl_0|shift_taps_u5n:auto_generated|altsyncram_42b1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|altshift_taps:rom_out_dffe_rtl_0|shift_taps_r5n:auto_generated|altsyncram_12b1:altsyncram2|ram_block5a0~porta_address_reg0 ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0                    ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a1                    ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|altshift_taps:rom_out_dffe_rtl_0|shift_taps_s5n:auto_generated|altsyncram_o1b1:altsyncram2|ram_block5a2                    ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|altshift_taps:input_is_infinity_dffe_0_rtl_0|shift_taps_f4n:auto_generated|altsyncram_7va1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                  ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                     ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                           ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a11~porta_address_reg0                                                                                                                                                                                    ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a11~porta_we_reg                                                                                                                                                                                          ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_address_reg0                                                                                                                                                                                     ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_ic_data_module:nios_system_CPU_ic_data|altsyncram:the_altsyncram|altsyncram_cjd1:auto_generated|ram_block1a6~porta_we_reg                                                                                                                                                                                           ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_address_reg0               ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a0~porta_we_reg                     ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_address_reg0               ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_im:the_nios_system_CPU_nios2_oci_im|nios_system_CPU_traceram_lpm_dram_bdp_component_module:nios_system_CPU_traceram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_0a02:auto_generated|ram_block1a7~porta_we_reg                     ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_7gg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                     ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_a_module:nios_system_CPU_register_bank_a|altsyncram:the_altsyncram|altsyncram_7gg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                           ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_8gg1:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                     ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_register_bank_b_module:nios_system_CPU_register_bank_b|altsyncram:the_altsyncram|altsyncram_8gg1:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                           ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_address_reg0                                                                                                           ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|nios_system_JTAG_UART_scfifo_w:the_nios_system_JTAG_UART_scfifo_w|scfifo:wfifo|scfifo_jr21:auto_generated|a_dpfifo_q131:dpfifo|dpram_nl21:FIFOram|altsyncram_r1m1:altsyncram1|ram_block2a0~porta_we_reg                                                                                                                 ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altera_up_video_128_character_rom:Character_Rom|altsyncram:character_data_rom|altsyncram_0ai1:auto_generated|q_a[0]                                                                                                                                                                                         ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|q_a[3]                                                                                                                                                                                                                                         ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|q_a[4]                                                                                                                                                                                                                                         ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|q_a[5]                                                                                                                                                                                                                                         ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|q_a[6]                                                                                                                                                                                                                                         ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a0~porta_address_reg0                                                                                                                                                                                                                ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a0~porta_we_reg                                                                                                                                                                                                                      ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a1~porta_address_reg0                                                                                                                                                                                                                ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a1~porta_we_reg                                                                                                                                                                                                                      ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a2~porta_address_reg0                                                                                                                                                                                                                ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Char_Buffer:vga_char_buffer|altsyncram:Char_Buffer_Memory|altsyncram_m672:auto_generated|ram_block1a2~porta_we_reg                                                                                                                                                                                                                      ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~porta_address_reg0                                                                                                                                                                                                ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~porta_we_reg                                                                                                                                                                                                      ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_bh81:FIFOram|ram_block1a2~porta_address_reg0                                                                                                                ;
; 9.751 ; 9.981        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|nios_system_VGA_Pixel_Scaler:vga_pixel_scaler|altera_up_video_scaler_multiply_height:Multiply_Height|scfifo:Multiply_Height_FIFO|scfifo_ci31:auto_generated|a_dpfifo_v931:dpfifo|altsyncram_bh81:FIFOram|ram_block1a2~porta_we_reg                                                                                                                      ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0                                                                                                                                       ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                    ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a1                                                                                                                                       ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a2                                                                                                                                       ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a3                                                                                                                                       ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a4                                                                                                                                       ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:input_is_nan_dffe1_rtl_0|shift_taps_d4n:auto_generated|altsyncram_0va1:altsyncram2|ram_block5a5                                                                                                                                       ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|altshift_taps:sign_dffe31_rtl_0|shift_taps_06n:auto_generated|altsyncram_b961:altsyncram4|ram_block7a0~porta_address_reg0                                                                                                                           ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:and_or_dffe_rtl_0|shift_taps_m5n:auto_generated|altsyncram_a2b1:altsyncram2|ram_block5a0~porta_address_reg0                                                                                                                                 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0                                                                                                                                                 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                              ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a1                                                                                                                                                 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a2                                                                                                                                                 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a3                                                                                                                                                 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a4                                                                                                                                                 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a5                                                                                                                                                 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a6                                                                                                                                                 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a7                                                                                                                                                 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_56n:auto_generated|altsyncram_m2b1:altsyncram2|ram_block5a8                                                                                                                                                 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0                                                                                                                                            ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a0~portb_address_reg0                                                                                                                         ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a1                                                                                                                                            ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a2                                                                                                                                            ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a3                                                                                                                                            ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a4                                                                                                                                            ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a5                                                                                                                                            ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:sign_div_pipeline0c_rtl_0|shift_taps_t5n:auto_generated|altsyncram_62b1:altsyncram2|ram_block5a6                                                                                                                                            ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a0                    ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a1                    ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|altshift_taps:rom_out_dffe_rtl_0|shift_taps_q5n:auto_generated|altsyncram_02b1:altsyncram2|ram_block5a2                    ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0                    ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a0~portb_address_reg0 ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a1                    ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|altshift_taps:rom_out_dffe_rtl_0|shift_taps_o5n:auto_generated|altsyncram_s1b1:altsyncram2|ram_block5a2                    ;
; 9.752 ; 9.982        ; 0.230          ; Low Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; Rise       ; nios_system:NiosII|fpoint_wrapper:cpu_fpoint|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|altshift_taps:rom_out_dffe_rtl_0|shift_taps_n5n:auto_generated|altsyncram_b2b1:altsyncram2|ram_block5a0                    ;
+-------+--------------+----------------+-----------------+-----------------------------------------------------------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]'                                                                                                                                                                                                               ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                                                                       ; Clock Edge ; Target                                                                                                                                                                         ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 19.754 ; 19.984       ; 0.230          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]                                ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]                                ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                               ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|blanking_pulse                                                       ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hblanking_pulse                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[10]                                                    ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[1]                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[2]                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[3]                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[4]                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[5]                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[6]                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[7]                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[8]                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|pixel_counter[9]                                                     ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vblanking_pulse                                                      ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blank                                                            ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[0]                                                          ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[1]                                                          ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[2]                                                          ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[3]                                                          ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[4]                                                          ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[5]                                                          ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[6]                                                          ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_blue[7]                                                          ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[0]                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[1]                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[2]                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[3]                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[4]                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[5]                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[6]                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_green[7]                                                         ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[0]                                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[1]                                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[2]                                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[3]                                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[4]                                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[5]                                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[6]                                                           ;
; 19.780 ; 19.996       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_red[7]                                                           ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_hsync_pulse                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|early_vsync_pulse                                                    ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|end_of_active_frame                                                  ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|hsync_pulse                                                          ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[10]                                                     ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[1]                                                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[2]                                                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[3]                                                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[4]                                                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[5]                                                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[6]                                                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[7]                                                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[8]                                                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|line_counter[9]                                                      ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_h_sync                                                           ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vga_v_sync                                                           ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|altera_up_avalon_video_vga_timing:VGA_Timing|vsync_pulse                                                          ;
; 19.781 ; 19.997       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Controller:vga_controller|s_mode                                                                                                            ;
; 19.781 ; 20.011       ; 0.230          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|altsyncram_pou:fifo_ram|ram_block11a0~portb_address_reg0    ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a0                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a1                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a2                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a3                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a4                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a5                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a6                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|counter5a7                      ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|parity6                         ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[0]                 ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|a_graycounter_qn6:rdptr_g1p|sub_parity7a[1]                 ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;
; 19.782 ; 19.998       ; 0.216          ; High Pulse Width ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; 19.815 ; 19.999       ; 0.184          ; Low Pulse Width  ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; Rise       ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
+--------+--------------+----------------+------------------+-----------------------------------------------------------------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'TD_CLK27'                                  ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; Slack  ; Actual Width ; Required Width ; Type      ; Clock    ; Clock Edge ; Target   ;
+--------+--------------+----------------+-----------+----------+------------+----------+
; 33.037 ; 37.037       ; 4.000          ; Port Rate ; TD_CLK27 ; Rise       ; TD_CLK27 ;
+--------+--------------+----------------+-----------+----------+------------+----------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'altera_reserved_tck'                                                                                                                                                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock               ; Clock Edge ; Target                                                                                                                       ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------+
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|jupdate         ;
; 49.303 ; 49.519       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tdo~reg0        ;
; 49.304 ; 49.520       ; 0.216          ; High Pulse Width ; altera_reserved_tck ; Fall       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                            ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                            ;
; 49.346 ; 49.530       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                            ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[0]        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[1]        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[9]        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read            ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|read_req        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|state           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|tck_t_dav       ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[0]     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[10]    ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[1]     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[2]     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[3]     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[4]     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[5]     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[6]     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[7]     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[8]     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|td_shift[9]     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|user_saw_rvalid ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[0]        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[1]        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[2]        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[3]        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[4]        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[5]        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[6]        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|wdata[7]        ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_stalled   ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|write_valid     ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                             ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                             ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                             ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                             ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]                                  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[1]                                  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[2]                                  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[3]                                  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]                                 ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[1]                                 ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[2]                                 ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                 ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][3]                                                  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][4]                                                  ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[0]                                                 ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                 ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                 ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                 ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                 ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                 ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                 ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                 ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                 ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                 ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                              ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][0]                                           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][1]                                           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][2]                                           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][3]                                           ;
; 49.347 ; 49.531       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|shadow_irf_reg[1][4]                                           ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[2]        ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[3]        ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[4]        ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[5]        ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[6]        ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[7]        ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; nios_system:NiosII|nios_system_JTAG_UART:jtag_uart|alt_jtag_atlantic:nios_system_JTAG_UART_alt_jtag_atlantic|count[8]        ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                        ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                           ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[1]                                           ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[2]                                           ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                           ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[2]                                                ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                    ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                    ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                    ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[3]                                                    ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                    ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[5]                                                    ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[6]                                                    ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                               ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                               ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[3]~reg0                                               ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|reset_ena_reg                                                  ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                             ;
; 49.348 ; 49.532       ; 0.184          ; Low Pulse Width  ; altera_reserved_tck ; Rise       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[1]                             ;
+--------+--------------+----------------+------------------+---------------------+------------+------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                          ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 0.768 ; 1.319 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 0.718 ; 1.269 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 0.708 ; 1.259 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 0.698 ; 1.249 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 0.728 ; 1.279 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 0.688 ; 1.239 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 0.712 ; 1.263 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 0.722 ; 1.273 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 0.691 ; 1.242 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 0.714 ; 1.265 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 0.724 ; 1.275 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 0.735 ; 1.286 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 0.742 ; 1.293 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 0.715 ; 1.266 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 0.768 ; 1.319 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 0.748 ; 1.299 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 0.744 ; 1.295 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 0.680 ; 1.231 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 0.691 ; 1.242 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 0.695 ; 1.246 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 0.703 ; 1.254 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 0.693 ; 1.244 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 0.728 ; 1.279 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 0.690 ; 1.241 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 0.677 ; 1.228 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 0.684 ; 1.235 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 0.651 ; 1.202 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 0.681 ; 1.232 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 0.681 ; 1.232 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 0.661 ; 1.212 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 0.663 ; 1.214 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 0.691 ; 1.242 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 0.706 ; 1.257 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 2.873 ; 3.670 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 2.411 ; 3.193 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 2.571 ; 3.374 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 2.532 ; 3.350 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 2.370 ; 3.143 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 2.873 ; 3.670 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 2.625 ; 3.411 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 2.515 ; 3.305 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 2.378 ; 3.154 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 0.796 ; 1.347 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 0.723 ; 1.272 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 0.702 ; 1.251 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 0.725 ; 1.274 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 0.725 ; 1.274 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 0.704 ; 1.253 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 0.716 ; 1.265 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 0.716 ; 1.265 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 0.712 ; 1.261 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 0.778 ; 1.329 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 0.753 ; 1.304 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 0.796 ; 1.347 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 0.789 ; 1.340 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 0.721 ; 1.272 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 0.713 ; 1.262 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 0.704 ; 1.253 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 0.713 ; 1.262 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.574 ; 1.939 ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; 3.619 ; 4.083 ; Rise       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -0.328 ; -0.879 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.398 ; -0.949 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.386 ; -0.937 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.376 ; -0.927 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.407 ; -0.958 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.366 ; -0.917 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.390 ; -0.941 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.400 ; -0.951 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.369 ; -0.920 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.393 ; -0.944 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.403 ; -0.954 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.413 ; -0.964 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.422 ; -0.973 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.393 ; -0.944 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.447 ; -0.998 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.428 ; -0.979 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.423 ; -0.974 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.358 ; -0.909 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.370 ; -0.921 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.374 ; -0.925 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.381 ; -0.932 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.371 ; -0.922 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.408 ; -0.959 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.368 ; -0.919 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.356 ; -0.907 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.363 ; -0.914 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.328 ; -0.879 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.358 ; -0.909 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.358 ; -0.909 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.339 ; -0.890 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.341 ; -0.892 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.369 ; -0.920 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.384 ; -0.935 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; -1.945 ; -2.704 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; -1.985 ; -2.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; -2.113 ; -2.893 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; -2.102 ; -2.905 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; -1.945 ; -2.704 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; -2.402 ; -3.177 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; -2.191 ; -2.963 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; -2.085 ; -2.861 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; -1.952 ; -2.714 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -0.381 ; -0.930 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -0.403 ; -0.952 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -0.381 ; -0.930 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -0.405 ; -0.954 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -0.405 ; -0.954 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -0.384 ; -0.933 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -0.396 ; -0.945 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -0.396 ; -0.945 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -0.392 ; -0.941 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -0.458 ; -1.009 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -0.432 ; -0.983 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -0.477 ; -1.028 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -0.470 ; -1.021 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -0.400 ; -0.951 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -0.392 ; -0.941 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -0.384 ; -0.933 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -0.392 ; -0.941 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 0.708  ; 0.275  ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; -0.643 ; -1.018 ; Rise       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.783  ; 1.711  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.755  ; 1.683  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.692  ; 1.620  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.604  ; 1.553  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.783  ; 1.711  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.702  ; 1.630  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.717  ; 1.645  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.642  ; 1.591  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.667  ; 1.616  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.722  ; 1.650  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.716  ; 1.644  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.683  ; 1.632  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.741  ; 1.669  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.727  ; 1.655  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.754  ; 1.682  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.614  ; 1.563  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.754  ; 1.682  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.709  ; 1.637  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.774  ; 1.702  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.811  ; 1.739  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.726  ; 1.654  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.778  ; 1.706  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.788  ; 1.716  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.777  ; 1.705  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.778  ; 1.706  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.794  ; 1.722  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.804  ; 1.732  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.795  ; 1.723  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.751  ; 1.679  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.761  ; 1.689  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.811  ; 1.739  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.722  ; 1.650  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.791  ; 1.719  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.797  ; 1.725  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.676  ; 1.625  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.781  ; 1.709  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.746  ; 1.674  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.734  ; 1.662  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.770  ; 1.698  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.763  ; 1.691  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.753  ; 1.681  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.716  ; 1.644  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.756  ; 1.684  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.728  ; 1.656  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.721  ; 1.649  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.756  ; 1.684  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.786  ; 1.714  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.786  ; 1.714  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.765  ; 1.693  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.763  ; 1.691  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.795  ; 1.723  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.800  ; 1.728  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.790  ; 1.718  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.790  ; 1.718  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.719  ; 1.647  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.754  ; 1.682  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.663  ; 1.612  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.727  ; 1.655  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.704  ; 1.632  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_BLON            ; CLOCK_50            ; 1.738  ; 1.666  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 3.178  ; 2.907  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 1.726  ; 1.654  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 1.789  ; 1.717  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 1.789  ; 1.717  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 1.723  ; 1.651  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 1.732  ; 1.660  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 1.725  ; 1.653  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 1.732  ; 1.660  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 3.178  ; 2.907  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_EN              ; CLOCK_50            ; 1.716  ; 1.644  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_ON              ; CLOCK_50            ; 3.136  ; 2.865  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RS              ; CLOCK_50            ; 1.779  ; 1.707  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RW              ; CLOCK_50            ; 1.789  ; 1.717  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 3.201  ; 2.930  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 1.691  ; 1.636  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 1.689  ; 1.634  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 1.719  ; 1.664  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 1.686  ; 1.631  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 1.763  ; 1.691  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 1.710  ; 1.655  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 1.763  ; 1.691  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 1.771  ; 1.699  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 1.718  ; 1.663  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 3.182  ; 2.911  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 1.799  ; 1.727  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 1.772  ; 1.700  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 3.201  ; 2.930  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 1.777  ; 1.705  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 1.732  ; 1.660  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 3.185  ; 2.891  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 1.720  ; 1.665  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 1.675  ; 1.620  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 1.675  ; 1.620  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 3.129  ; 2.858  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 1.715  ; 1.660  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 1.786  ; 1.714  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 1.748  ; 1.693  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 1.730  ; 1.675  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 1.746  ; 1.691  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 1.746  ; 1.691  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 1.727  ; 1.672  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 1.735  ; 1.680  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 1.735  ; 1.680  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 1.719  ; 1.664  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 1.786  ; 1.714  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 1.772  ; 1.700  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 1.747  ; 1.675  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 1.754  ; 1.682  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 1.784  ; 1.712  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 1.739  ; 1.684  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 1.727  ; 1.672  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 1.739  ; 1.684  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 1.710  ; 1.655  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 1.710  ; 1.655  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 1.783  ; 1.711  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 1.705  ; 1.650  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.647 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.700 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 21.726 ; 21.671 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 21.716 ; 21.661 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 21.726 ; 21.671 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 21.687 ; 21.632 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 21.718 ; 21.663 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 21.718 ; 21.663 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 21.705 ; 21.650 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 21.667 ; 21.612 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 21.705 ; 21.650 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 21.650 ; 21.595 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.523 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 21.713 ; 21.658 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 21.677 ; 21.622 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 21.655 ; 21.600 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 21.687 ; 21.632 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 21.645 ; 21.590 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 21.703 ; 21.648 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 21.713 ; 21.658 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 21.661 ; 21.606 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 21.697 ; 21.642 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 21.656 ; 21.601 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 21.686 ; 21.631 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 21.653 ; 21.598 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 21.660 ; 21.605 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 21.686 ; 21.631 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 21.653 ; 21.598 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 21.661 ; 21.606 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 21.677 ; 21.622 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 21.677 ; 21.622 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 21.661 ; 21.606 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 21.715 ; 21.660 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.497 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 7.157  ; 7.694  ; Fall       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.350  ; 1.300  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.498  ; 1.427  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.437  ; 1.366  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.350  ; 1.300  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.527  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.447  ; 1.376  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.461  ; 1.390  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.386  ; 1.336  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.411  ; 1.361  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.466  ; 1.395  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.461  ; 1.390  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.426  ; 1.376  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.485  ; 1.414  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.471  ; 1.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.360  ; 1.310  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.360  ; 1.310  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.497  ; 1.426  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.454  ; 1.383  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.517  ; 1.446  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.421  ; 1.371  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.471  ; 1.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.521  ; 1.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.531  ; 1.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.521  ; 1.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.521  ; 1.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.537  ; 1.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.547  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.538  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.495  ; 1.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.505  ; 1.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.554  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.467  ; 1.396  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.534  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.541  ; 1.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.421  ; 1.371  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.489  ; 1.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.478  ; 1.407  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.514  ; 1.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.506  ; 1.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.496  ; 1.425  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.461  ; 1.390  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.499  ; 1.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.472  ; 1.401  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.465  ; 1.394  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.498  ; 1.427  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.528  ; 1.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.528  ; 1.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.508  ; 1.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.506  ; 1.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.538  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.543  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.407  ; 1.357  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.533  ; 1.462  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.464  ; 1.393  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.498  ; 1.427  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.407  ; 1.357  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.471  ; 1.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.450  ; 1.379  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_BLON            ; CLOCK_50            ; 1.482  ; 1.411  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 1.467  ; 1.396  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 1.471  ; 1.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 1.532  ; 1.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 1.532  ; 1.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 1.467  ; 1.396  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 1.478  ; 1.407  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 1.471  ; 1.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 1.477  ; 1.406  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 2.922  ; 2.652  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_EN              ; CLOCK_50            ; 1.461  ; 1.390  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_ON              ; CLOCK_50            ; 2.881  ; 2.611  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RS              ; CLOCK_50            ; 1.522  ; 1.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RW              ; CLOCK_50            ; 1.532  ; 1.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 1.419  ; 1.364  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 1.435  ; 1.380  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 1.432  ; 1.377  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 1.463  ; 1.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 1.430  ; 1.375  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 1.506  ; 1.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 1.453  ; 1.398  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 1.506  ; 1.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 1.514  ; 1.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 1.462  ; 1.407  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 2.925  ; 2.655  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 1.542  ; 1.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 1.516  ; 1.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 2.945  ; 2.675  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 1.521  ; 1.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 1.477  ; 1.406  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 2.929  ; 2.635  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 1.463  ; 1.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 1.419  ; 1.364  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 1.419  ; 1.364  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 2.874  ; 2.604  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 1.463  ; 1.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 1.492  ; 1.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 1.473  ; 1.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 1.490  ; 1.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 1.490  ; 1.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 1.471  ; 1.416  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 1.479  ; 1.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 1.479  ; 1.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 1.463  ; 1.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 1.531  ; 1.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 1.516  ; 1.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 1.493  ; 1.422  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 1.500  ; 1.429  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 1.528  ; 1.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 1.482  ; 1.427  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 1.471  ; 1.416  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 1.482  ; 1.427  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 1.453  ; 1.398  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 1.453  ; 1.398  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 1.526  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 1.449  ; 1.394  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.887 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.941 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 21.411 ; 21.356 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 21.460 ; 21.405 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 21.470 ; 21.415 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 21.431 ; 21.376 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 21.462 ; 21.407 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 21.462 ; 21.407 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 21.448 ; 21.393 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 21.411 ; 21.356 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 21.448 ; 21.393 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 21.395 ; 21.340 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.236 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 21.389 ; 21.334 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 21.421 ; 21.366 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 21.399 ; 21.344 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 21.431 ; 21.376 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 21.389 ; 21.334 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 21.447 ; 21.392 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 21.457 ; 21.402 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 21.405 ; 21.350 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 21.441 ; 21.386 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 21.400 ; 21.345 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 21.398 ; 21.343 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 21.398 ; 21.343 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 21.405 ; 21.350 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 21.430 ; 21.375 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 21.398 ; 21.343 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 21.405 ; 21.350 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 21.421 ; 21.366 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 21.421 ; 21.366 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 21.405 ; 21.350 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 21.459 ; 21.404 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.208 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.945  ; 6.478  ; Fall       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Output Enable Times                                                                                                                  ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.589 ; 1.524 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.669 ; 1.576 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.701 ; 1.608 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.711 ; 1.618 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.690 ; 1.597 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.711 ; 1.618 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.707 ; 1.614 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.707 ; 1.614 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.718 ; 1.625 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.684 ; 1.591 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.684 ; 1.591 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.704 ; 1.611 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.655 ; 1.562 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.704 ; 1.611 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.680 ; 1.587 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.589 ; 1.524 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.684 ; 1.591 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.699 ; 1.606 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.687 ; 1.594 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.703 ; 1.610 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.696 ; 1.603 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.696 ; 1.603 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.659 ; 1.566 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.699 ; 1.606 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.691 ; 1.598 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.684 ; 1.591 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.719 ; 1.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.719 ; 1.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.719 ; 1.626 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.718 ; 1.625 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.716 ; 1.623 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.718 ; 1.625 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.713 ; 1.620 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; 2.553 ; 2.460 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 3.096 ; 3.003 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 2.553 ; 2.460 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 2.553 ; 2.460 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 2.811 ; 2.718 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 3.076 ; 2.983 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 2.926 ; 2.833 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 3.096 ; 3.003 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 4.097 ; 3.797 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 3.140 ; 3.047 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.647 ; 3.573 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.247 ; 3.173 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.447 ; 3.373 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.447 ; 3.373 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.649 ; 3.575 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.645 ; 3.571 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.645 ; 3.571 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.300 ; 3.226 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.541 ; 3.448 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.700 ; 3.607 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.365 ; 3.272 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.140 ; 3.047 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.419 ; 3.326 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.455 ; 3.381 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.649 ; 3.575 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.455 ; 3.381 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Enable Times                                                                                                          ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.335 ; 1.270 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.415 ; 1.322 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.445 ; 1.352 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.455 ; 1.362 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.435 ; 1.342 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.455 ; 1.362 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.451 ; 1.358 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.451 ; 1.358 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.462 ; 1.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.429 ; 1.336 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.429 ; 1.336 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.448 ; 1.355 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.401 ; 1.308 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.448 ; 1.355 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.425 ; 1.332 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.335 ; 1.270 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.429 ; 1.336 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.443 ; 1.350 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.432 ; 1.339 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.448 ; 1.355 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.440 ; 1.347 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.440 ; 1.347 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.405 ; 1.312 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.443 ; 1.350 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.436 ; 1.343 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.429 ; 1.336 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.462 ; 1.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.462 ; 1.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.462 ; 1.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.462 ; 1.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.460 ; 1.367 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.462 ; 1.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.457 ; 1.364 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; 2.088 ; 1.995 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 2.608 ; 2.515 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 2.088 ; 1.995 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 2.088 ; 1.995 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 2.335 ; 2.242 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 2.590 ; 2.497 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 2.446 ; 2.353 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 2.609 ; 2.516 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 3.627 ; 3.327 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 2.791 ; 2.698 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.268 ; 3.194 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 2.884 ; 2.810 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.077 ; 3.003 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.077 ; 3.003 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.271 ; 3.197 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.267 ; 3.193 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.267 ; 3.193 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 2.935 ; 2.861 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.177 ; 3.084 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.329 ; 3.236 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.007 ; 2.914 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.791 ; 2.698 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.059 ; 2.966 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.084 ; 3.010 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.271 ; 3.197 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.084 ; 3.010 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-------+-------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Output Disable Times                                                                                                                         ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.556     ; 1.621     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.608     ; 1.701     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.640     ; 1.733     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.650     ; 1.743     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.629     ; 1.722     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.650     ; 1.743     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.646     ; 1.739     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.646     ; 1.739     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.657     ; 1.750     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.623     ; 1.716     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.623     ; 1.716     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.643     ; 1.736     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.594     ; 1.687     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.643     ; 1.736     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.619     ; 1.712     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.556     ; 1.621     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.623     ; 1.716     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.638     ; 1.731     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.626     ; 1.719     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.642     ; 1.735     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.635     ; 1.728     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.635     ; 1.728     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.598     ; 1.691     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.638     ; 1.731     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.630     ; 1.723     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.623     ; 1.716     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.658     ; 1.751     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.658     ; 1.751     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.658     ; 1.751     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.657     ; 1.750     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.655     ; 1.748     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.657     ; 1.750     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.652     ; 1.745     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; 2.556     ; 2.649     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 3.199     ; 3.292     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 2.556     ; 2.649     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 2.556     ; 2.649     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 2.861     ; 2.954     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 3.177     ; 3.270     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 3.004     ; 3.097     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 3.199     ; 3.292     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 3.925     ; 4.225     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 3.250     ; 3.343     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.833     ; 3.907     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.393     ; 3.467     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.620     ; 3.694     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.620     ; 3.694     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.836     ; 3.910     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.835     ; 3.909     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.835     ; 3.909     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.443     ; 3.517     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.708     ; 3.801     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.881     ; 3.974     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.508     ; 3.601     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 3.250     ; 3.343     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.568     ; 3.661     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.629     ; 3.703     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.836     ; 3.910     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.629     ; 3.703     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Output Disable Times                                                                                                                 ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; Data Port    ; Clock Port ; 0 to Hi-Z ; 1 to Hi-Z ; Clock Edge ; Clock Reference                                                             ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]   ; CLOCK_50   ; 1.301     ; 1.366     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]  ; CLOCK_50   ; 1.353     ; 1.446     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]  ; CLOCK_50   ; 1.383     ; 1.476     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]  ; CLOCK_50   ; 1.393     ; 1.486     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]  ; CLOCK_50   ; 1.373     ; 1.466     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]  ; CLOCK_50   ; 1.393     ; 1.486     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]  ; CLOCK_50   ; 1.389     ; 1.482     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]  ; CLOCK_50   ; 1.389     ; 1.482     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]  ; CLOCK_50   ; 1.400     ; 1.493     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]  ; CLOCK_50   ; 1.367     ; 1.460     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]  ; CLOCK_50   ; 1.367     ; 1.460     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10] ; CLOCK_50   ; 1.386     ; 1.479     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11] ; CLOCK_50   ; 1.339     ; 1.432     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12] ; CLOCK_50   ; 1.386     ; 1.479     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13] ; CLOCK_50   ; 1.363     ; 1.456     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14] ; CLOCK_50   ; 1.301     ; 1.366     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15] ; CLOCK_50   ; 1.367     ; 1.460     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16] ; CLOCK_50   ; 1.381     ; 1.474     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17] ; CLOCK_50   ; 1.370     ; 1.463     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18] ; CLOCK_50   ; 1.386     ; 1.479     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19] ; CLOCK_50   ; 1.378     ; 1.471     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20] ; CLOCK_50   ; 1.378     ; 1.471     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21] ; CLOCK_50   ; 1.343     ; 1.436     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22] ; CLOCK_50   ; 1.381     ; 1.474     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23] ; CLOCK_50   ; 1.374     ; 1.467     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24] ; CLOCK_50   ; 1.367     ; 1.460     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25] ; CLOCK_50   ; 1.400     ; 1.493     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26] ; CLOCK_50   ; 1.400     ; 1.493     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27] ; CLOCK_50   ; 1.400     ; 1.493     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28] ; CLOCK_50   ; 1.400     ; 1.493     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29] ; CLOCK_50   ; 1.398     ; 1.491     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30] ; CLOCK_50   ; 1.400     ; 1.493     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31] ; CLOCK_50   ; 1.395     ; 1.488     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]  ; CLOCK_50   ; 2.059     ; 2.152     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0] ; CLOCK_50   ; 2.676     ; 2.769     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1] ; CLOCK_50   ; 2.059     ; 2.152     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2] ; CLOCK_50   ; 2.059     ; 2.152     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3] ; CLOCK_50   ; 2.352     ; 2.445     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4] ; CLOCK_50   ; 2.655     ; 2.748     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5] ; CLOCK_50   ; 2.489     ; 2.582     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6] ; CLOCK_50   ; 2.677     ; 2.770     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7] ; CLOCK_50   ; 3.423     ; 3.723     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]   ; CLOCK_50   ; 2.893     ; 2.986     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]  ; CLOCK_50   ; 3.444     ; 3.518     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]  ; CLOCK_50   ; 3.021     ; 3.095     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]  ; CLOCK_50   ; 3.239     ; 3.313     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]  ; CLOCK_50   ; 3.239     ; 3.313     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]  ; CLOCK_50   ; 3.447     ; 3.521     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]  ; CLOCK_50   ; 3.446     ; 3.520     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]  ; CLOCK_50   ; 3.446     ; 3.520     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]  ; CLOCK_50   ; 3.069     ; 3.143     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]  ; CLOCK_50   ; 3.334     ; 3.427     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]  ; CLOCK_50   ; 3.499     ; 3.592     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10] ; CLOCK_50   ; 3.142     ; 3.235     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11] ; CLOCK_50   ; 2.893     ; 2.986     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12] ; CLOCK_50   ; 3.199     ; 3.292     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13] ; CLOCK_50   ; 3.249     ; 3.323     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14] ; CLOCK_50   ; 3.447     ; 3.521     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15] ; CLOCK_50   ; 3.249     ; 3.323     ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
+--------------+------------+-----------+-----------+------------+-----------------------------------------------------------------------------+


----------------
; MTBF Summary ;
----------------
Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

Number of Synchronizer Chains Found: 21
Shortest Synchronizer Chain: 2 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
Worst Case Available Settling Time: 39.061 ns

Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8



+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Synchronizer Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; Source Node                                                                                                                                                                      ; Synchronization Node                                                                                                                                                                                                                                                                                                                     ; Typical MTBF (Years)   ; Included in Design MTBF ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ; Greater than 1 Billion ; Yes                     ;
; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                              ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1                                                                                                            ; Greater than 1 Billion ; Yes                     ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                            ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4]                                                                                                                                                           ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1       ; Greater than 1 Billion ; Yes                     ;
; nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                            ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1       ; Greater than 1 Billion ; Yes                     ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+-------------------------+


Synchronizer Chain #1: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                        ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 39.061                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|din_s1  ;                        ;              ;                  ; 19.570       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3|dreg[0] ;                        ;              ;                  ; 19.491       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #2: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                         ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                                           ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                        ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                           ;
+-------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                    ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                    ; 39.136                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                             ;                        ;              ;                  ;              ;
;  pzdyqx:nabboc|pzdyqx_impl:pzdyqx_impl_inst|NJQG9082                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|din_s1  ;                        ;              ;                  ; 19.570       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0] ;                        ;              ;                  ; 19.566       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #3: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                        ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                                   ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                      ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                                   ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                      ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                       ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                               ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                               ; 39.139                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                                  ; 1.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                       ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                      ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                               ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                        ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                          ;                        ;              ;                  ;              ;
;  sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[2]~reg0                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|din_s1  ;                        ;              ;                  ; 19.572       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_sysclk:the_nios_system_CPU_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer4|dreg[0] ;                        ;              ;                  ; 19.567       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #4: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 58.047                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[4]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[4] ;                        ;              ;                  ; 19.498       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[4] ;                        ;              ;                  ; 19.500       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[4]                                              ;                        ;              ;                  ; 19.049       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #5: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 58.095                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[7]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[7] ;                        ;              ;                  ; 19.574       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[7] ;                        ;              ;                  ; 19.570       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[7]                                              ;                        ;              ;                  ; 18.951       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #6: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 58.102                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[6]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[6] ;                        ;              ;                  ; 19.573       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[6] ;                        ;              ;                  ; 19.574       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[6]                                              ;                        ;              ;                  ; 18.955       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #7: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 58.178                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[5]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[5] ;                        ;              ;                  ; 19.571       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[5] ;                        ;              ;                  ; 19.573       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[5]                                              ;                        ;              ;                  ; 19.034       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #8: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 58.373                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[1]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[1] ;                        ;              ;                  ; 19.571       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[1] ;                        ;              ;                  ; 19.569       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[1]                                              ;                        ;              ;                  ; 19.233       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #9: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 58.374                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[2]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[2] ;                        ;              ;                  ; 19.571       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[2] ;                        ;              ;                  ; 19.573       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[2]                                              ;                        ;              ;                  ; 19.230       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #10: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 58.454                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[3]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[3] ;                        ;              ;                  ; 19.569       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[3] ;                        ;              ;                  ; 19.572       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[3]                                              ;                        ;              ;                  ; 19.313       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #11: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 58.567                 ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 3.125                  ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdptr_g[0]                                                  ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a[0] ;                        ;              ;                  ; 19.571       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_36d:ws_dgrp|dffpipe_2v8:dffpipe16|dffe18a[0] ;                        ;              ;                  ; 19.499       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|ws_dgrp_reg[0]                                              ;                        ;              ;                  ; 19.497       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #12: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 114.613                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[1]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[1] ;                        ;              ;                  ; 39.243       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[1] ;                        ;              ;                  ; 37.665       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.705       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #13: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 114.627                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[0]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[0] ;                        ;              ;                  ; 39.245       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[0] ;                        ;              ;                  ; 37.677       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.705       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #14: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 114.905                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[3]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[3] ;                        ;              ;                  ; 39.253       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[3] ;                        ;              ;                  ; 37.947       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.705       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #15: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 115.310                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[2]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[2] ;                        ;              ;                  ; 39.300       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[2] ;                        ;              ;                  ; 38.305       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_lsb_aeb                                       ;                        ;              ;                  ; 37.705       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #16: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.778                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[6]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[6] ;                        ;              ;                  ; 39.574       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[6] ;                        ;              ;                  ; 38.759       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.445       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #17: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 116.786                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[7]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[7] ;                        ;              ;                  ; 39.507       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[7] ;                        ;              ;                  ; 38.834       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.445       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #18: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 117.032                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[5]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[5] ;                        ;              ;                  ; 39.574       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[5] ;                        ;              ;                  ; 39.013       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.445       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #19: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                          ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                          ;
; Synchronization Node    ; nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                         ;
; Included in Design MTBF ; Yes                                                                                                                                                                            ;
+-------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                        ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                           ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                            ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                    ; 3                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                    ; 117.126                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                       ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                    ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                    ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                           ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2]                                                                                                    ;                        ; 40.000       ; 25.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                             ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|delayed_wrptr_g[4]                                          ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                       ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a[4] ;                        ;              ;                  ; 39.509       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|alt_synch_pipe_26d:rs_dgwp|dffpipe_1v8:dffpipe12|dffe14a[4] ;                        ;              ;                  ; 39.172       ;
;  nios_system:NiosII|nios_system_VGA_Dual_Clock_FIFO:vga_dual_clock_fifo|dcfifo:Data_FIFO|dcfifo_nsj1:auto_generated|rdemp_eq_comp_msb_aeb                                       ;                        ;              ;                  ; 38.445       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #20: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                   ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 198.012                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_nios2_oci_debug:the_nios_system_CPU_nios2_oci_debug|monitor_ready                                                                                                                                                    ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|din_s1  ;                        ;              ;                  ; 99.505       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer2|dreg[0] ;                        ;              ;                  ; 98.507       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



Synchronizer Chain #21: Typical MTBF is Greater than 1 Billion Years
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Chain Summary                                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                ; Value                                                                                                                                                                                                                                                                                                                              ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source Node             ; nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                              ;
; Synchronization Node    ; nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1 ;
; Typical MTBF (years)    ; Greater than 1 Billion                                                                                                                                                                                                                                                                                                             ;
; Included in Design MTBF ; Yes                                                                                                                                                                                                                                                                                                                                ;
+-------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Statistics                                                                                                                                                                                                                                                                                                                                                                                                     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Property                                                                                                                                                                                                                                                                                                                             ; Value                  ; Clock Period ; Active Edge Rate ; Output Slack ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+
; Method of Synchronizer Identification                                                                                                                                                                                                                                                                                                ; User Specified         ;              ;                  ;              ;
; Typical MTBF (years)                                                                                                                                                                                                                                                                                                                 ; Greater than 1 Billion ;              ;                  ;              ;
; Number of Synchronization Registers in Chain                                                                                                                                                                                                                                                                                         ; 2                      ;              ;                  ;              ;
; Available Settling Time (ns)                                                                                                                                                                                                                                                                                                         ; 198.610                ;              ;                  ;              ;
; Data Toggle Rate Used in MTBF Calculation (millions of transitions / sec)                                                                                                                                                                                                                                                            ; 6.25                   ;              ;                  ;              ;
; Source Clock                                                                                                                                                                                                                                                                                                                         ;                        ;              ;                  ;              ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0]                                                                                                                                                                                                                                                         ;                        ; 20.000       ; 50.0 MHz         ;              ;
; Synchronization Clock                                                                                                                                                                                                                                                                                                                ;                        ;              ;                  ;              ;
;  altera_reserved_tck                                                                                                                                                                                                                                                                                                                 ;                        ; 100.000      ; 10.0 MHz         ;              ;
; Asynchronous Source                                                                                                                                                                                                                                                                                                                  ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|hbreak_enabled                                                                                                                                                                                                                                                                               ;                        ;              ;                  ;              ;
; Synchronization Registers                                                                                                                                                                                                                                                                                                            ;                        ;              ;                  ;              ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|din_s1  ;                        ;              ;                  ; 99.507       ;
;  nios_system:NiosII|nios_system_CPU:cpu|nios_system_CPU_nios2_oci:the_nios_system_CPU_nios2_oci|nios_system_CPU_jtag_debug_module_wrapper:the_nios_system_CPU_jtag_debug_module_wrapper|nios_system_CPU_jtag_debug_module_tck:the_nios_system_CPU_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1|dreg[0] ;                        ;              ;                  ; 99.103       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------+--------------+------------------+--------------+



+------------------------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                                      ;
+------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                                                        ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                                             ; 6.002  ; 0.102 ; 4.535    ; 0.675   ; 9.400               ;
;  CLOCK_50                                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 9.400               ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6.002  ; 0.102 ; 4.535    ; 0.675   ; 9.572               ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 32.514 ; 0.183 ; N/A      ; N/A     ; 19.674              ;
;  TD_CLK27                                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 33.037              ;
;  altera_reserved_tck                                                         ; 45.089 ; 0.181 ; 47.775   ; 0.675   ; 49.303              ;
; Design-wide TNS                                                              ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
;  NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  TD_CLK27                                                                    ; N/A    ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  altera_reserved_tck                                                         ; 0.000  ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------------------------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                                                          ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise  ; Fall  ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; 1.491 ; 1.598 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.444 ; 1.551 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.425 ; 1.532 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.418 ; 1.525 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.452 ; 1.559 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.408 ; 1.515 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.430 ; 1.537 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.440 ; 1.547 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.408 ; 1.515 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.438 ; 1.545 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.448 ; 1.555 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.452 ; 1.559 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.466 ; 1.573 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.432 ; 1.539 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.491 ; 1.598 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.474 ; 1.581 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.468 ; 1.575 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.405 ; 1.512 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.414 ; 1.521 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.420 ; 1.527 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.427 ; 1.534 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.417 ; 1.524 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.455 ; 1.562 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.415 ; 1.522 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.402 ; 1.509 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.408 ; 1.515 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.367 ; 1.474 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.397 ; 1.504 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.397 ; 1.504 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.378 ; 1.485 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.382 ; 1.489 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.408 ; 1.515 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.425 ; 1.532 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 6.109 ; 6.299 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 5.102 ; 5.359 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 5.474 ; 5.757 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 5.300 ; 5.607 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 5.017 ; 5.279 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 6.109 ; 6.299 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 5.550 ; 5.748 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 5.402 ; 5.587 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 5.050 ; 5.301 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 1.518 ; 1.625 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 1.409 ; 1.514 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 1.387 ; 1.492 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 1.411 ; 1.516 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 1.411 ; 1.516 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 1.390 ; 1.495 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 1.402 ; 1.507 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 1.402 ; 1.507 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 1.399 ; 1.504 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 1.504 ; 1.611 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 1.476 ; 1.583 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 1.518 ; 1.625 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 1.512 ; 1.619 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 1.444 ; 1.551 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 1.398 ; 1.503 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 1.390 ; 1.495 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 1.398 ; 1.503 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 3.799 ; 4.354 ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; 8.978 ; 9.130 ; Rise       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+-------+-------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; DRAM_DQ[*]          ; CLOCK_50            ; -0.328 ; -0.633 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; -0.398 ; -0.708 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; -0.386 ; -0.694 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; -0.376 ; -0.682 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; -0.407 ; -0.717 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; -0.366 ; -0.672 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; -0.390 ; -0.696 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; -0.400 ; -0.706 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; -0.369 ; -0.674 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; -0.393 ; -0.701 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; -0.403 ; -0.711 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; -0.413 ; -0.718 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; -0.422 ; -0.732 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; -0.393 ; -0.698 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; -0.447 ; -0.756 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; -0.428 ; -0.738 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; -0.423 ; -0.731 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; -0.358 ; -0.670 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; -0.370 ; -0.683 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; -0.374 ; -0.686 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; -0.381 ; -0.695 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; -0.371 ; -0.685 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; -0.408 ; -0.723 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; -0.368 ; -0.680 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; -0.356 ; -0.669 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; -0.363 ; -0.671 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; -0.328 ; -0.633 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; -0.358 ; -0.663 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; -0.358 ; -0.663 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; -0.339 ; -0.644 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; -0.341 ; -0.645 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; -0.369 ; -0.674 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; -0.384 ; -0.692 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; -1.945 ; -2.704 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; -1.985 ; -2.753 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; -2.113 ; -2.893 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; -2.102 ; -2.905 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; -1.945 ; -2.704 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; -2.402 ; -3.177 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; -2.191 ; -2.963 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; -2.085 ; -2.861 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; -1.952 ; -2.714 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; -0.381 ; -0.664 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; -0.403 ; -0.687 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; -0.381 ; -0.664 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; -0.405 ; -0.689 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; -0.405 ; -0.689 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; -0.384 ; -0.668 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; -0.396 ; -0.681 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; -0.396 ; -0.681 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; -0.392 ; -0.680 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; -0.458 ; -0.768 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; -0.432 ; -0.742 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; -0.477 ; -0.787 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; -0.470 ; -0.779 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; -0.400 ; -0.708 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; -0.392 ; -0.675 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; -0.384 ; -0.668 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; -0.392 ; -0.675 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; altera_reserved_tdi ; altera_reserved_tck ; 1.052  ; 0.747  ; Rise       ; altera_reserved_tck                                                         ;
; altera_reserved_tms ; altera_reserved_tck ; -0.643 ; -1.018 ; Rise       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                                                                  ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 3.687  ; 3.570  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 3.667  ; 3.550  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 3.596  ; 3.479  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 3.431  ; 3.328  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 3.687  ; 3.570  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 3.606  ; 3.489  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 3.621  ; 3.504  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 3.468  ; 3.365  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 3.492  ; 3.389  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 3.627  ; 3.510  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 3.619  ; 3.502  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 3.513  ; 3.410  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 3.645  ; 3.528  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 3.631  ; 3.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 3.664  ; 3.547  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 3.441  ; 3.338  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 3.664  ; 3.547  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 3.615  ; 3.498  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 3.684  ; 3.567  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 3.722  ; 3.605  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 3.629  ; 3.512  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 3.688  ; 3.571  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 3.697  ; 3.580  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 3.681  ; 3.564  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 3.687  ; 3.570  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 3.704  ; 3.587  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 3.714  ; 3.597  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 3.707  ; 3.590  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 3.655  ; 3.538  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 3.665  ; 3.548  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 3.722  ; 3.605  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 3.626  ; 3.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 3.702  ; 3.585  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 3.701  ; 3.584  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 3.500  ; 3.397  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 3.685  ; 3.568  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 3.648  ; 3.531  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 3.639  ; 3.522  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 3.674  ; 3.557  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 3.666  ; 3.549  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 3.656  ; 3.539  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 3.616  ; 3.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 3.658  ; 3.541  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 3.632  ; 3.515  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 3.625  ; 3.508  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 3.667  ; 3.550  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 3.697  ; 3.580  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 3.697  ; 3.580  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 3.677  ; 3.560  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 3.672  ; 3.555  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 3.707  ; 3.590  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 3.709  ; 3.592  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 3.699  ; 3.582  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 3.699  ; 3.582  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 3.625  ; 3.508  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 3.659  ; 3.542  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 3.488  ; 3.385  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 3.631  ; 3.514  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 3.610  ; 3.493  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_BLON            ; CLOCK_50            ; 3.642  ; 3.525  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 5.705  ; 5.253  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 3.626  ; 3.509  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 3.690  ; 3.573  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 3.690  ; 3.573  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 3.620  ; 3.503  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 3.633  ; 3.516  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 3.625  ; 3.508  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 3.632  ; 3.515  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 5.705  ; 5.253  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_EN              ; CLOCK_50            ; 3.616  ; 3.499  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_ON              ; CLOCK_50            ; 5.659  ; 5.207  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RS              ; CLOCK_50            ; 3.680  ; 3.563  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RW              ; CLOCK_50            ; 3.690  ; 3.573  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 5.729  ; 5.277  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 3.523  ; 3.412  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 3.522  ; 3.411  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 3.550  ; 3.439  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 3.519  ; 3.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 3.667  ; 3.550  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 3.543  ; 3.432  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 3.667  ; 3.550  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 3.675  ; 3.558  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 3.551  ; 3.440  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 5.715  ; 5.263  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 3.702  ; 3.585  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 3.677  ; 3.560  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 5.729  ; 5.277  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 3.681  ; 3.564  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 3.636  ; 3.519  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 5.713  ; 5.252  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 3.550  ; 3.439  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 3.508  ; 3.397  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 3.508  ; 3.397  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 5.658  ; 5.206  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 3.548  ; 3.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 3.689  ; 3.572  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 3.581  ; 3.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 3.563  ; 3.452  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 3.579  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 3.579  ; 3.468  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 3.560  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 3.568  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 3.568  ; 3.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 3.550  ; 3.439  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 3.689  ; 3.572  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 3.677  ; 3.560  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 3.653  ; 3.536  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 3.660  ; 3.543  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 3.689  ; 3.572  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 3.572  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 3.560  ; 3.449  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 3.572  ; 3.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 3.543  ; 3.432  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 3.543  ; 3.432  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 3.687  ; 3.570  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 3.538  ; 3.427  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.126 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.213 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 23.547 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 23.537 ; 23.426 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 23.547 ; 23.436 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 23.513 ; 23.402 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 23.540 ; 23.429 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 23.540 ; 23.429 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 23.531 ; 23.420 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 23.493 ; 23.382 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 23.531 ; 23.420 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 23.478 ; 23.367 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 23.198 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 23.537 ; 23.426 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 23.503 ; 23.392 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 23.482 ; 23.371 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 23.513 ; 23.402 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 23.472 ; 23.361 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 23.527 ; 23.416 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 23.537 ; 23.426 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 23.485 ; 23.374 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 23.523 ; 23.412 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 23.477 ; 23.366 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 23.511 ; 23.400 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 23.480 ; 23.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 23.488 ; 23.377 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 23.511 ; 23.400 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 23.480 ; 23.369 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 23.485 ; 23.374 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 23.498 ; 23.387 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 23.503 ; 23.392 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 23.485 ; 23.374 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 23.542 ; 23.431 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 22.983 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 14.804 ; 15.077 ; Fall       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                                                          ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; Data Port           ; Clock Port          ; Rise   ; Fall   ; Clock Edge ; Clock Reference                                                             ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+
; DRAM_ADDR[*]        ; CLOCK_50            ; 1.350  ; 1.300  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[0]       ; CLOCK_50            ; 1.498  ; 1.427  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[1]       ; CLOCK_50            ; 1.437  ; 1.366  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[2]       ; CLOCK_50            ; 1.350  ; 1.300  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[3]       ; CLOCK_50            ; 1.527  ; 1.456  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[4]       ; CLOCK_50            ; 1.447  ; 1.376  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[5]       ; CLOCK_50            ; 1.461  ; 1.390  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[6]       ; CLOCK_50            ; 1.386  ; 1.336  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[7]       ; CLOCK_50            ; 1.411  ; 1.361  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[8]       ; CLOCK_50            ; 1.466  ; 1.395  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[9]       ; CLOCK_50            ; 1.461  ; 1.390  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[10]      ; CLOCK_50            ; 1.426  ; 1.376  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[11]      ; CLOCK_50            ; 1.485  ; 1.414  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_ADDR[12]      ; CLOCK_50            ; 1.471  ; 1.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_BA[*]          ; CLOCK_50            ; 1.360  ; 1.310  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[0]         ; CLOCK_50            ; 1.360  ; 1.310  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_BA[1]         ; CLOCK_50            ; 1.497  ; 1.426  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CAS_N          ; CLOCK_50            ; 1.454  ; 1.383  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CS_N           ; CLOCK_50            ; 1.517  ; 1.446  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQ[*]          ; CLOCK_50            ; 1.421  ; 1.371  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[0]         ; CLOCK_50            ; 1.471  ; 1.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[1]         ; CLOCK_50            ; 1.521  ; 1.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[2]         ; CLOCK_50            ; 1.531  ; 1.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[3]         ; CLOCK_50            ; 1.521  ; 1.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[4]         ; CLOCK_50            ; 1.521  ; 1.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[5]         ; CLOCK_50            ; 1.537  ; 1.466  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[6]         ; CLOCK_50            ; 1.547  ; 1.476  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[7]         ; CLOCK_50            ; 1.538  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[8]         ; CLOCK_50            ; 1.495  ; 1.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[9]         ; CLOCK_50            ; 1.505  ; 1.434  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[10]        ; CLOCK_50            ; 1.554  ; 1.483  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[11]        ; CLOCK_50            ; 1.467  ; 1.396  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[12]        ; CLOCK_50            ; 1.534  ; 1.463  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[13]        ; CLOCK_50            ; 1.541  ; 1.470  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[14]        ; CLOCK_50            ; 1.421  ; 1.371  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[15]        ; CLOCK_50            ; 1.525  ; 1.454  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[16]        ; CLOCK_50            ; 1.489  ; 1.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[17]        ; CLOCK_50            ; 1.478  ; 1.407  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[18]        ; CLOCK_50            ; 1.514  ; 1.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[19]        ; CLOCK_50            ; 1.506  ; 1.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[20]        ; CLOCK_50            ; 1.496  ; 1.425  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[21]        ; CLOCK_50            ; 1.461  ; 1.390  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[22]        ; CLOCK_50            ; 1.499  ; 1.428  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[23]        ; CLOCK_50            ; 1.472  ; 1.401  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[24]        ; CLOCK_50            ; 1.465  ; 1.394  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[25]        ; CLOCK_50            ; 1.498  ; 1.427  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[26]        ; CLOCK_50            ; 1.528  ; 1.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[27]        ; CLOCK_50            ; 1.528  ; 1.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[28]        ; CLOCK_50            ; 1.508  ; 1.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[29]        ; CLOCK_50            ; 1.506  ; 1.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[30]        ; CLOCK_50            ; 1.538  ; 1.467  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQ[31]        ; CLOCK_50            ; 1.543  ; 1.472  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_DQM[*]         ; CLOCK_50            ; 1.407  ; 1.357  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[0]        ; CLOCK_50            ; 1.533  ; 1.462  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[1]        ; CLOCK_50            ; 1.464  ; 1.393  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[2]        ; CLOCK_50            ; 1.498  ; 1.427  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  DRAM_DQM[3]        ; CLOCK_50            ; 1.407  ; 1.357  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_RAS_N          ; CLOCK_50            ; 1.471  ; 1.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_WE_N           ; CLOCK_50            ; 1.450  ; 1.379  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_BLON            ; CLOCK_50            ; 1.482  ; 1.411  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_DATA[*]         ; CLOCK_50            ; 1.467  ; 1.396  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[0]        ; CLOCK_50            ; 1.471  ; 1.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[1]        ; CLOCK_50            ; 1.532  ; 1.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[2]        ; CLOCK_50            ; 1.532  ; 1.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[3]        ; CLOCK_50            ; 1.467  ; 1.396  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[4]        ; CLOCK_50            ; 1.478  ; 1.407  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[5]        ; CLOCK_50            ; 1.471  ; 1.400  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[6]        ; CLOCK_50            ; 1.477  ; 1.406  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  LCD_DATA[7]        ; CLOCK_50            ; 2.922  ; 2.652  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_EN              ; CLOCK_50            ; 1.461  ; 1.390  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_ON              ; CLOCK_50            ; 2.881  ; 2.611  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RS              ; CLOCK_50            ; 1.522  ; 1.451  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; LCD_RW              ; CLOCK_50            ; 1.532  ; 1.461  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_ADDR[*]        ; CLOCK_50            ; 1.419  ; 1.364  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[0]       ; CLOCK_50            ; 1.435  ; 1.380  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[1]       ; CLOCK_50            ; 1.432  ; 1.377  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[2]       ; CLOCK_50            ; 1.463  ; 1.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[3]       ; CLOCK_50            ; 1.430  ; 1.375  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[4]       ; CLOCK_50            ; 1.506  ; 1.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[5]       ; CLOCK_50            ; 1.453  ; 1.398  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[6]       ; CLOCK_50            ; 1.506  ; 1.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[7]       ; CLOCK_50            ; 1.514  ; 1.443  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[8]       ; CLOCK_50            ; 1.462  ; 1.407  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[9]       ; CLOCK_50            ; 2.925  ; 2.655  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[10]      ; CLOCK_50            ; 1.542  ; 1.471  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[11]      ; CLOCK_50            ; 1.516  ; 1.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[12]      ; CLOCK_50            ; 2.945  ; 2.675  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[13]      ; CLOCK_50            ; 1.521  ; 1.450  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[14]      ; CLOCK_50            ; 1.477  ; 1.406  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[15]      ; CLOCK_50            ; 2.929  ; 2.635  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[16]      ; CLOCK_50            ; 1.463  ; 1.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[17]      ; CLOCK_50            ; 1.419  ; 1.364  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[18]      ; CLOCK_50            ; 1.419  ; 1.364  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_ADDR[19]      ; CLOCK_50            ; 2.874  ; 2.604  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_CE_N           ; CLOCK_50            ; 1.459  ; 1.404  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_DQ[*]          ; CLOCK_50            ; 1.463  ; 1.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[0]         ; CLOCK_50            ; 1.492  ; 1.437  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[1]         ; CLOCK_50            ; 1.473  ; 1.418  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[2]         ; CLOCK_50            ; 1.490  ; 1.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[3]         ; CLOCK_50            ; 1.490  ; 1.435  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[4]         ; CLOCK_50            ; 1.471  ; 1.416  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[5]         ; CLOCK_50            ; 1.479  ; 1.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[6]         ; CLOCK_50            ; 1.479  ; 1.424  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[7]         ; CLOCK_50            ; 1.463  ; 1.408  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[8]         ; CLOCK_50            ; 1.531  ; 1.460  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[9]         ; CLOCK_50            ; 1.516  ; 1.445  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[10]        ; CLOCK_50            ; 1.493  ; 1.422  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[11]        ; CLOCK_50            ; 1.500  ; 1.429  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[12]        ; CLOCK_50            ; 1.528  ; 1.457  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[13]        ; CLOCK_50            ; 1.482  ; 1.427  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[14]        ; CLOCK_50            ; 1.471  ; 1.416  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
;  SRAM_DQ[15]        ; CLOCK_50            ; 1.482  ; 1.427  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_LB_N           ; CLOCK_50            ; 1.453  ; 1.398  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_OE_N           ; CLOCK_50            ; 1.453  ; 1.398  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_UB_N           ; CLOCK_50            ; 1.526  ; 1.455  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; SRAM_WE_N           ; CLOCK_50            ; 1.449  ; 1.394  ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ;
; DRAM_CLK            ; CLOCK_50            ; -2.887 ;        ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; DRAM_CLK            ; CLOCK_50            ;        ; -2.941 ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[1] ;
; VGA_B[*]            ; CLOCK_50            ; 21.411 ; 21.356 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[0]           ; CLOCK_50            ; 21.460 ; 21.405 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[1]           ; CLOCK_50            ; 21.470 ; 21.415 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[2]           ; CLOCK_50            ; 21.431 ; 21.376 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[3]           ; CLOCK_50            ; 21.462 ; 21.407 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[4]           ; CLOCK_50            ; 21.462 ; 21.407 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[5]           ; CLOCK_50            ; 21.448 ; 21.393 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[6]           ; CLOCK_50            ; 21.411 ; 21.356 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_B[7]           ; CLOCK_50            ; 21.448 ; 21.393 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_BLANK_N         ; CLOCK_50            ; 21.395 ; 21.340 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ;        ; 21.236 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_G[*]            ; CLOCK_50            ; 21.389 ; 21.334 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[0]           ; CLOCK_50            ; 21.421 ; 21.366 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[1]           ; CLOCK_50            ; 21.399 ; 21.344 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[2]           ; CLOCK_50            ; 21.431 ; 21.376 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[3]           ; CLOCK_50            ; 21.389 ; 21.334 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[4]           ; CLOCK_50            ; 21.447 ; 21.392 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[5]           ; CLOCK_50            ; 21.457 ; 21.402 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[6]           ; CLOCK_50            ; 21.405 ; 21.350 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_G[7]           ; CLOCK_50            ; 21.441 ; 21.386 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_HS              ; CLOCK_50            ; 21.400 ; 21.345 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_R[*]            ; CLOCK_50            ; 21.398 ; 21.343 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[0]           ; CLOCK_50            ; 21.398 ; 21.343 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[1]           ; CLOCK_50            ; 21.405 ; 21.350 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[2]           ; CLOCK_50            ; 21.430 ; 21.375 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[3]           ; CLOCK_50            ; 21.398 ; 21.343 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[4]           ; CLOCK_50            ; 21.405 ; 21.350 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[5]           ; CLOCK_50            ; 21.421 ; 21.366 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[6]           ; CLOCK_50            ; 21.421 ; 21.366 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
;  VGA_R[7]           ; CLOCK_50            ; 21.405 ; 21.350 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_VS              ; CLOCK_50            ; 21.459 ; 21.404 ; Rise       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; VGA_CLK             ; CLOCK_50            ; 21.208 ;        ; Fall       ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ;
; altera_reserved_tdo ; altera_reserved_tck ; 5.945  ; 6.478  ; Fall       ; altera_reserved_tck                                                         ;
+---------------------+---------------------+--------+--------+------------+-----------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; LEDG[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDG[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[7]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[8]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[9]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[10]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[11]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[12]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[13]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[14]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[15]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[16]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LEDR[17]            ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX0[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX1[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[2]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[3]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[4]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[5]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX2[6]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[0]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[1]             ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_OE_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_KBCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_KBDAT           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_MSCLK           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; PS2_MSDAT           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; TD_CLK27                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[1]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[2]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; KEY[3]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[0]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[1]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[2]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[3]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[4]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[5]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[6]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[7]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[8]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[9]                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[10]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[11]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[12]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[13]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[14]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[15]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[16]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; SW[17]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; UART_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCDAT              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; IRDA_RXD                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_DATA[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_HS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; TD_VS                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_INT[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[1]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[3]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[4]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[5]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[6]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[7]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[8]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[9]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[10]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[11]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[12]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[13]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[14]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[15]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[17]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[19]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[20]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[21]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[22]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[23]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[24]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[25]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[26]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[27]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[28]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[29]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[30]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[31]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[32]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[33]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[34]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[35]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_KBCLK               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_KBDAT               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_MSCLK               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; PS2_MSDAT               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_BCLK                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_ADCLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; AUD_DACLRCK             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; I2C_SDAT                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_CMD                  ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[0]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[1]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[2]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SD_DAT[3]               ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[0]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[1]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[2]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[3]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[4]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[5]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[6]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; FL_DQ[7]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; OTG_DATA[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[0]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[2]                 ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[16]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; GPIO[18]                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; SRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[0]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[1]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[2]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[3]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[4]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[5]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[6]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[7]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[8]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[9]              ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[10]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[11]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[12]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[13]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[14]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[15]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[16]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[17]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[18]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[19]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[20]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[21]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[22]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[23]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[24]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[25]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[26]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[27]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[28]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[29]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[30]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; DRAM_DQ[31]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; LCD_DATA[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; KEY[0]                  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; altera_reserved_tms     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tck     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; altera_reserved_tdi     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.33 V              ; -0.00425 V          ; 0.168 V                              ; 0.058 V                              ; 3.12e-09 s                  ; 2.87e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.33 V             ; -0.00425 V         ; 0.168 V                             ; 0.058 V                             ; 3.12e-09 s                 ; 2.87e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.8e-09 V                    ; 2.37 V              ; -0.00373 V          ; 0.104 V                              ; 0.011 V                              ; 4.34e-10 s                  ; 3.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.8e-09 V                   ; 2.37 V             ; -0.00373 V         ; 0.104 V                             ; 0.011 V                             ; 4.34e-10 s                 ; 3.82e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.33 V              ; -0.00421 V          ; 0.165 V                              ; 0.078 V                              ; 3.11e-09 s                  ; 2.85e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.33 V             ; -0.00421 V         ; 0.165 V                             ; 0.078 V                             ; 3.11e-09 s                 ; 2.85e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.36 V              ; -0.00737 V          ; 0.209 V                              ; 0.012 V                              ; 5.22e-10 s                  ; 5.33e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.36 V             ; -0.00737 V         ; 0.209 V                             ; 0.012 V                             ; 5.22e-10 s                 ; 5.33e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.07e-09 V                   ; 2.38 V              ; -0.0073 V           ; 0.097 V                              ; 0.018 V                              ; 4.24e-10 s                  ; 3.65e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 2.07e-09 V                  ; 2.38 V             ; -0.0073 V          ; 0.097 V                             ; 0.018 V                             ; 4.24e-10 s                 ; 3.65e-10 s                 ; No                        ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; OTG_OE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; PS2_KBCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; PS2_KBDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; PS2_MSCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; PS2_MSDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.51e-08 V                   ; 3.1 V               ; -0.011 V            ; 0.126 V                              ; 0.257 V                              ; 7.07e-10 s                  ; 1.62e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 2.51e-08 V                  ; 3.1 V              ; -0.011 V           ; 0.126 V                             ; 0.257 V                             ; 7.07e-10 s                 ; 1.62e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.33 V              ; -0.00229 V          ; 0.111 V                              ; 0.057 V                              ; 3.78e-09 s                  ; 3.5e-09 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.33 V             ; -0.00229 V         ; 0.111 V                             ; 0.057 V                             ; 3.78e-09 s                 ; 3.5e-09 s                  ; Yes                       ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.85e-07 V                   ; 2.35 V              ; -0.0123 V           ; 0.144 V                              ; 0.042 V                              ; 4.81e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.85e-07 V                  ; 2.35 V             ; -0.0123 V          ; 0.144 V                             ; 0.042 V                             ; 4.81e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.33 V              ; -0.0022 V           ; 0.088 V                              ; 0.056 V                              ; 3.76e-09 s                  ; 3.48e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.33 V             ; -0.0022 V          ; 0.088 V                             ; 0.056 V                             ; 3.76e-09 s                 ; 3.48e-09 s                 ; Yes                       ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.34 V              ; -0.00869 V          ; 0.14 V                               ; 0.046 V                              ; 6.89e-10 s                  ; 6.56e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.34 V             ; -0.00869 V         ; 0.14 V                              ; 0.046 V                             ; 6.89e-10 s                 ; 6.56e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.93e-07 V                   ; 2.35 V              ; -0.00834 V          ; 0.127 V                              ; 0.035 V                              ; 4.7e-10 s                   ; 4.64e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.93e-07 V                  ; 2.35 V             ; -0.00834 V         ; 0.127 V                             ; 0.035 V                             ; 4.7e-10 s                  ; 4.64e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; OTG_OE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; PS2_KBCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; PS2_KBDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; PS2_MSCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; PS2_MSDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.98e-06 V                   ; 3.09 V              ; -0.00132 V          ; 0.062 V                              ; 0.096 V                              ; 8.94e-10 s                  ; 2.09e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 1.98e-06 V                  ; 3.09 V             ; -0.00132 V         ; 0.062 V                             ; 0.096 V                             ; 8.94e-10 s                 ; 2.09e-09 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; LEDG[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDG[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[7]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[8]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[9]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[10]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[11]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[12]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[13]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[14]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[15]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; LEDR[16]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; LEDR[17]            ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.64 V              ; -0.0113 V           ; 0.208 V                              ; 0.179 V                              ; 2.38e-09 s                  ; 2.23e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.64 V             ; -0.0113 V          ; 0.208 V                             ; 0.179 V                             ; 2.38e-09 s                 ; 2.23e-09 s                 ; No                        ; Yes                       ;
; HEX0[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX0[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX0[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX1[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX1[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX1[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; HEX2[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[2]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[3]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[4]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[5]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX2[6]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[0]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; HEX3[1]             ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; HEX3[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX3[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX3[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX4[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX5[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX5[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX6[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; HEX6[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; HEX7[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[13]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[14]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_ADDR[15]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_ADDR[16]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[17]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[18]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_ADDR[19]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; SRAM_CE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_OE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_UB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_LB_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; UART_TXD            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; DRAM_ADDR[0]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[1]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[2]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[3]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[4]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[5]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[6]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[7]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[8]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[9]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[10]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[11]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_ADDR[12]       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_BA[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_BA[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_RAS_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_CKE            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_CS_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_WE_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQM[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; AUD_XCK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACDAT          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; VGA_CLK             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_HS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_BLANK_N         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_SYNC_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_R[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; LCD_ON              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; LCD_BLON            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_EN              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RS              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_RW              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CLK              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; FL_ADDR[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_ADDR[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_CE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_OE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_WE_N             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; TD_RESET_N          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_ADDR[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; OTG_ADDR[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_CS_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_OE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_RST_N           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_WE_N            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[1]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[3]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[4]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[5]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[6]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[7]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[8]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[9]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[10]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[11]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[12]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[13]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[14]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[15]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[17]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[19]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[20]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[21]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[22]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[23]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[24]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[25]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[26]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[27]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[28]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[29]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[30]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[31]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[32]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[33]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[34]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[35]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; PS2_KBCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_KBDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; PS2_MSCLK           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; PS2_MSDAT           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_BCLK            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_ADCLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; AUD_DACLRCK         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; I2C_SDAT            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_CMD              ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[0]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[1]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[2]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SD_DAT[3]           ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[0]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[1]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[2]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[3]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[4]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[5]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[6]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; FL_DQ[7]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; OTG_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; OTG_DATA[8]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[9]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[10]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[11]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[12]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[13]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[14]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; OTG_DATA[15]        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; GPIO[0]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[2]             ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[16]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; GPIO[18]            ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; SRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; SRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; DRAM_DQ[0]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[1]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[2]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[3]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[4]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[5]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[6]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[7]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[8]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[9]          ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[10]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[11]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[12]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[13]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[14]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[15]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[16]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[17]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[18]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[19]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[20]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[21]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[22]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[23]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[24]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[25]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[26]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[27]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[28]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[29]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[30]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; DRAM_DQ[31]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[0]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[1]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[2]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[3]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[4]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[5]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[6]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; LCD_DATA[7]         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 4.9e-07 V                    ; 3.52 V              ; -0.0234 V           ; 0.372 V                              ; 0.263 V                              ; 5.16e-10 s                  ; 1.44e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 4.9e-07 V                   ; 3.52 V             ; -0.0234 V          ; 0.372 V                             ; 0.263 V                             ; 5.16e-10 s                 ; 1.44e-09 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
+---------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                         ; altera_reserved_tck                                                         ; 2331       ; 0          ; 35       ; 2        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                         ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 413602     ; 64         ; 224      ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8          ; 0          ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 8          ; 0          ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 897        ; 0          ; 0        ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                                                            ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths   ; FR Paths   ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+----------+----------+
; altera_reserved_tck                                                         ; altera_reserved_tck                                                         ; 2331       ; 0          ; 35       ; 2        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; altera_reserved_tck                                                         ; false path ; 0          ; 0        ; 0        ;
; altera_reserved_tck                                                         ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; false path ; false path ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 413602     ; 64         ; 224      ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 8          ; 0          ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 8          ; 0          ; 0        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 897        ; 0          ; 0        ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+------------+------------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                         ; altera_reserved_tck                                                         ; 116      ; 0        ; 3        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6385     ; 0        ; 32       ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 3        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                                                     ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                                  ; To Clock                                                                    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
; altera_reserved_tck                                                         ; altera_reserved_tck                                                         ; 116      ; 0        ; 3        ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; 6385     ; 0        ; 32       ; 0        ;
; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] ; NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] ; 3        ; 0        ; 0        ; 0        ;
+-----------------------------------------------------------------------------+-----------------------------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 58    ; 58   ;
; Unconstrained Input Port Paths  ; 129   ; 129  ;
; Unconstrained Output Ports      ; 139   ; 139  ;
; Unconstrained Output Port Paths ; 211   ; 211  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Warning (125092): Tcl Script File Ethernet_PLL.qip not found
    Info (125063): set_global_assignment -name QIP_FILE Ethernet_PLL.qip
Warning (125092): Tcl Script File ddio_out.qip not found
    Info (125063): set_global_assignment -name QIP_FILE ddio_out.qip
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri Apr 06 20:44:56 2018
Info: Command: quartus_sta de2_115_media_computer -c de2_media_computer
Info: qsta_default_script.tcl version: #1
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity GHVD5181
        Info (332166): set_disable_timing [get_cells -hierarchical QXXQ6833_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_0]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_1]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_2]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_3]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_4]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_5]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_6]
        Info (332166): set_disable_timing [get_cells -hierarchical JEQQ5299_7]
        Info (332166): set_disable_timing [get_cells -hierarchical BITP7563_0]
    Info (332165): Entity alt_jtag_atlantic
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read}] -to [get_registers {*|alt_jtag_atlantic:*|read1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info (332166): set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|tck_t_dav}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write}] -to [get_registers {*|alt_jtag_atlantic:*|write1*}] 
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info (332166): set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity dcfifo_nsj1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_2v8:dffpipe16|dffe17a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_1v8:dffpipe12|dffe13a* 
    Info (332165): Entity pzdyqx_impl
        Info (332166): set_false_path -from [get_keepers {altera_reserved_tdi}] -to [get_keepers {pzdyqx*}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 10MHz   
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'DE2_115_Media_Computer.sdc'
Warning (332174): Ignored filter at de2_115_media_computer.sdc(52): NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|inclk[0] could not be matched with a pin
Warning (332174): Ignored filter at de2_115_media_computer.sdc(52): NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1] could not be matched with a pin
Warning (332049): Ignored create_generated_clock at de2_115_media_computer.sdc(52): Argument <targets> is an empty collection
    Info (332050): create_generated_clock -name {NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]} -source [get_pins {NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|inclk[0]}] -duty_cycle 50.000 -multiply_by 14 -divide_by 31 -master_clock {TD_CLK27} [get_pins {NiosII|external_clocks|DE_Clock_Generator_Audio|auto_generated|pll1|clk[1]}] 
Warning (332049): Ignored create_generated_clock at de2_115_media_computer.sdc(52): Argument -source is an empty collection
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'nios_system/synthesis/submodules/nios_system_CPU.sdc'
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 6.002
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.002         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    32.514         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    45.089         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.359
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.359         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.443         0.000 altera_reserved_tck 
    Info (332119):     0.445         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 4.535
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.535         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    47.775         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.584
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.584         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     1.628         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.572
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.572         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     9.891         0.000 CLOCK_50 
    Info (332119):    19.674         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    33.037         0.000 TD_CLK27 
    Info (332119):    49.509         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 21
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 37.857 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.153
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     6.153         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    33.117         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    45.478         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.338
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.338         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.393         0.000 altera_reserved_tck 
    Info (332119):     0.394         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 4.955
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     4.955         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    48.067         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 1.442
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.442         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     1.461         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.585
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.585         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     9.882         0.000 CLOCK_50 
    Info (332119):    19.682         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    33.037         0.000 TD_CLK27 
    Info (332119):    49.384         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 21
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 38.067 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332146): Worst-case setup slack is 8.330
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     8.330         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    36.833         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    48.200         0.000 altera_reserved_tck 
Info (332146): Worst-case hold slack is 0.102
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.102         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.181         0.000 altera_reserved_tck 
    Info (332119):     0.183         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
Info (332146): Worst-case recovery slack is 7.524
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     7.524         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    49.325         0.000 altera_reserved_tck 
Info (332146): Worst-case removal slack is 0.675
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.675         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):     0.675         0.000 altera_reserved_tck 
Info (332146): Worst-case minimum pulse width slack is 9.400
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     9.400         0.000 CLOCK_50 
    Info (332119):     9.750         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[0] 
    Info (332119):    19.754         0.000 NiosII|external_clocks|DE_Clock_Generator_System|auto_generated|pll1|clk[2] 
    Info (332119):    33.037         0.000 TD_CLK27 
    Info (332119):    49.303         0.000 altera_reserved_tck 
Info (332114): Report Metastability: Found 21 synchronizer chains.
    Info (332114): Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.

    Info (332114): Number of Synchronizer Chains Found: 21
    Info (332114): Shortest Synchronizer Chain: 2 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 0.000
    Info (332114): Worst Case Available Settling Time: 39.061 ns
    Info (332114): 
    Info (332114): Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions.
    Info (332114):   - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 10.8
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 842 megabytes
    Info: Processing ended: Fri Apr 06 20:45:47 2018
    Info: Elapsed time: 00:00:51
    Info: Total CPU time (on all processors): 00:00:49


