
==========================================================================
cts final report_tns
--------------------------------------------------------------------------
tns -52.18

==========================================================================
cts final report_wns
--------------------------------------------------------------------------
wns -0.21

==========================================================================
cts final report_worst_slack
--------------------------------------------------------------------------
worst slack -0.21

==========================================================================
cts final report_clock_skew
--------------------------------------------------------------------------
Clock clk
   0.33 source latency fdct_zigzag.dct_mod.ddin[6]$_DFFE_PN0P_/CK ^
  -0.26 target latency fdct_zigzag.dct_mod.dct_block_5.dct_unit_6.macu.mult_res[6]$_DFFE_PP_/CK ^
   0.00 CRPR
--------------
   0.07 setup skew


==========================================================================
cts final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: rle.rz3.den$_DFFE_PN0P_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.24    0.24 ^ input external delay
     1    1.02    0.00    0.00    0.24 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.24 ^ hold143/A (CLKBUF_X1)
     1    0.85    0.01    0.02    0.26 ^ hold143/Z (CLKBUF_X1)
                                         net208 (net)
                  0.01    0.00    0.26 ^ hold139/A (CLKBUF_X1)
     1    0.82    0.01    0.02    0.29 ^ hold139/Z (CLKBUF_X1)
                                         net204 (net)
                  0.01    0.00    0.29 ^ hold144/A (CLKBUF_X1)
     1    0.87    0.01    0.03    0.31 ^ hold144/Z (CLKBUF_X1)
                                         net209 (net)
                  0.01    0.00    0.31 ^ hold137/A (CLKBUF_X1)
     1    0.81    0.01    0.02    0.34 ^ hold137/Z (CLKBUF_X1)
                                         net202 (net)
                  0.01    0.00    0.34 ^ hold145/A (CLKBUF_X1)
     1    0.86    0.01    0.03    0.36 ^ hold145/Z (CLKBUF_X1)
                                         net210 (net)
                  0.01    0.00    0.36 ^ hold140/A (CLKBUF_X1)
     1    0.83    0.01    0.02    0.39 ^ hold140/Z (CLKBUF_X1)
                                         net205 (net)
                  0.01    0.00    0.39 ^ hold146/A (CLKBUF_X1)
     1    3.51    0.01    0.03    0.42 ^ hold146/Z (CLKBUF_X1)
                                         net211 (net)
                  0.01    0.00    0.42 ^ input18/A (BUF_X4)
     1    1.67    0.00    0.02    0.44 ^ input18/Z (BUF_X4)
                                         net32 (net)
                  0.00    0.00    0.44 ^ hold147/A (CLKBUF_X1)
     1    1.84    0.01    0.03    0.47 ^ hold147/Z (CLKBUF_X1)
                                         net212 (net)
                  0.01    0.00    0.47 ^ hold141/A (CLKBUF_X1)
     1    3.51    0.01    0.03    0.50 ^ hold141/Z (CLKBUF_X1)
                                         net206 (net)
                  0.01    0.00    0.50 ^ hold138/A (CLKBUF_X3)
     1    3.67    0.01    0.03    0.53 ^ hold138/Z (CLKBUF_X3)
                                         net203 (net)
                  0.01    0.00    0.53 ^ hold142/A (CLKBUF_X3)
    30   74.74    0.06    0.08    0.61 ^ hold142/Z (CLKBUF_X3)
                                         net207 (net)
                  0.06    0.00    0.62 ^ rle.rz3.den$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.62   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   49.14    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   54.35    0.04    0.07    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    0.09 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
    16   89.05    0.07    0.11    0.20 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.07    0.00    0.20 ^ clkbuf_6_46_0_clk/A (CLKBUF_X3)
    18   45.14    0.04    0.08    0.28 ^ clkbuf_6_46_0_clk/Z (CLKBUF_X3)
                                         clknet_6_46_0_clk (net)
                  0.04    0.00    0.28 ^ clkbuf_leaf_182_clk/A (CLKBUF_X3)
    11   18.91    0.02    0.05    0.34 ^ clkbuf_leaf_182_clk/Z (CLKBUF_X3)
                                         clknet_leaf_182_clk (net)
                  0.02    0.00    0.34 ^ rle.rz3.den$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.34   clock reconvergence pessimism
                          0.26    0.59   library removal time
                                  0.59   data required time
-----------------------------------------------------------------------------
                                  0.59   data required time
                                 -0.62   data arrival time
-----------------------------------------------------------------------------
                                  0.03   slack (MET)


Startpoint: din[7] (input port clocked by clk)
Endpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.24    0.24 ^ input external delay
     1    1.18    0.00    0.00    0.24 ^ din[7] (in)
                                         din[7] (net)
                  0.00    0.00    0.24 ^ hold168/A (CLKBUF_X1)
     1    1.74    0.01    0.03    0.27 ^ hold168/Z (CLKBUF_X1)
                                         net233 (net)
                  0.01    0.00    0.27 ^ input8/A (CLKBUF_X2)
     1   10.64    0.01    0.04    0.30 ^ input8/Z (CLKBUF_X2)
                                         net22 (net)
                  0.01    0.00    0.30 ^ _111215_/A2 (NAND2_X1)
     1    2.08    0.01    0.02    0.32 v _111215_/ZN (NAND2_X1)
                                         _035488_ (net)
                  0.01    0.00    0.32 v _111216_/A (OAI21_X1)
     1    1.24    0.01    0.02    0.34 ^ _111216_/ZN (OAI21_X1)
                                         _003058_ (net)
                  0.01    0.00    0.34 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/D (DFFR_X2)
                                  0.34   data arrival time

                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   49.14    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   54.35    0.04    0.07    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    0.09 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
    16   89.05    0.07    0.11    0.20 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.07    0.00    0.20 ^ clkbuf_6_35_0_clk/A (CLKBUF_X3)
    15   39.59    0.03    0.08    0.28 ^ clkbuf_6_35_0_clk/Z (CLKBUF_X3)
                                         clknet_6_35_0_clk (net)
                  0.03    0.00    0.28 ^ clkbuf_leaf_127_clk/A (CLKBUF_X3)
     8   10.26    0.01    0.04    0.33 ^ clkbuf_leaf_127_clk/Z (CLKBUF_X3)
                                         clknet_leaf_127_clk (net)
                  0.01    0.00    0.33 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CK (DFFR_X2)
                          0.00    0.33   clock reconvergence pessimism
                          0.01    0.33   library hold time
                                  0.33   data required time
-----------------------------------------------------------------------------
                                  0.33   data required time
                                 -0.34   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (MET)



==========================================================================
cts final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.dep[1]$_DFFE_PN0P_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.24    0.24 ^ input external delay
     1    1.02    0.00    0.00    0.24 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.24 ^ hold143/A (CLKBUF_X1)
     1    0.85    0.01    0.02    0.26 ^ hold143/Z (CLKBUF_X1)
                                         net208 (net)
                  0.01    0.00    0.26 ^ hold139/A (CLKBUF_X1)
     1    0.82    0.01    0.02    0.29 ^ hold139/Z (CLKBUF_X1)
                                         net204 (net)
                  0.01    0.00    0.29 ^ hold144/A (CLKBUF_X1)
     1    0.87    0.01    0.03    0.31 ^ hold144/Z (CLKBUF_X1)
                                         net209 (net)
                  0.01    0.00    0.31 ^ hold137/A (CLKBUF_X1)
     1    0.81    0.01    0.02    0.34 ^ hold137/Z (CLKBUF_X1)
                                         net202 (net)
                  0.01    0.00    0.34 ^ hold145/A (CLKBUF_X1)
     1    0.86    0.01    0.03    0.36 ^ hold145/Z (CLKBUF_X1)
                                         net210 (net)
                  0.01    0.00    0.36 ^ hold140/A (CLKBUF_X1)
     1    0.83    0.01    0.02    0.39 ^ hold140/Z (CLKBUF_X1)
                                         net205 (net)
                  0.01    0.00    0.39 ^ hold146/A (CLKBUF_X1)
     1    3.51    0.01    0.03    0.42 ^ hold146/Z (CLKBUF_X1)
                                         net211 (net)
                  0.01    0.00    0.42 ^ input18/A (BUF_X4)
     1    1.67    0.00    0.02    0.44 ^ input18/Z (BUF_X4)
                                         net32 (net)
                  0.00    0.00    0.44 ^ hold147/A (CLKBUF_X1)
     1    1.84    0.01    0.03    0.47 ^ hold147/Z (CLKBUF_X1)
                                         net212 (net)
                  0.01    0.00    0.47 ^ hold141/A (CLKBUF_X1)
     1    3.51    0.01    0.03    0.50 ^ hold141/Z (CLKBUF_X1)
                                         net206 (net)
                  0.01    0.00    0.50 ^ hold138/A (CLKBUF_X3)
     1    3.67    0.01    0.03    0.53 ^ hold138/Z (CLKBUF_X3)
                                         net203 (net)
                  0.01    0.00    0.53 ^ hold142/A (CLKBUF_X3)
    30   74.74    0.06    0.08    0.61 ^ hold142/Z (CLKBUF_X3)
                                         net207 (net)
                  0.06    0.00    0.62 ^ max_length50/A (BUF_X4)
    36  116.09    0.04    0.05    0.66 ^ max_length50/Z (BUF_X4)
                                         net64 (net)
                  0.11    0.08    0.74 ^ qnr.dep[1]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.74   data arrival time

                          1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock source latency
     1   49.14    0.00    0.00    1.20 ^ clk (in)
                                         clk (net)
                  0.01    0.01    1.21 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   54.35    0.04    0.07    1.28 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    1.29 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
    16   89.05    0.07    0.11    1.40 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.07    0.01    1.40 ^ clkbuf_6_32_0_clk/A (CLKBUF_X3)
    14   39.28    0.03    0.08    1.48 ^ clkbuf_6_32_0_clk/Z (CLKBUF_X3)
                                         clknet_6_32_0_clk (net)
                  0.03    0.00    1.48 ^ clkbuf_leaf_100_clk/A (CLKBUF_X3)
     9   12.16    0.01    0.05    1.53 ^ clkbuf_leaf_100_clk/Z (CLKBUF_X3)
                                         clknet_leaf_100_clk (net)
                  0.01    0.00    1.53 ^ qnr.dep[1]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    1.53   clock reconvergence pessimism
                          0.04    1.57   library recovery time
                                  1.57   data required time
-----------------------------------------------------------------------------
                                  1.57   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_3.dct_unit_7.macu.mult_res[16]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   49.14    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   54.35    0.04    0.07    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    0.09 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
    16   89.05    0.07    0.11    0.20 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.07    0.00    0.20 ^ clkbuf_6_35_0_clk/A (CLKBUF_X3)
    15   39.59    0.03    0.08    0.28 ^ clkbuf_6_35_0_clk/Z (CLKBUF_X3)
                                         clknet_6_35_0_clk (net)
                  0.03    0.00    0.28 ^ clkbuf_leaf_127_clk/A (CLKBUF_X3)
     8   10.26    0.01    0.04    0.33 ^ clkbuf_leaf_127_clk/Z (CLKBUF_X3)
                                         clknet_leaf_127_clk (net)
                  0.01    0.00    0.33 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CK (DFFR_X2)
     1   12.48    0.02    0.14    0.47 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (DFFR_X2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.02    0.00    0.47 ^ rebuffer6/A (BUF_X16)
     6   60.44    0.01    0.02    0.49 ^ rebuffer6/Z (BUF_X16)
                                         net71 (net)
                  0.04    0.03    0.53 ^ _068764_/A (BUF_X32)
     5   90.36    0.01    0.03    0.55 ^ _068764_/Z (BUF_X32)
                                         _004529_ (net)
                  0.02    0.02    0.57 ^ _068765_/A (INV_X32)
     3   55.46    0.01    0.01    0.58 v _068765_/ZN (INV_X32)
                                         _004530_ (net)
                  0.01    0.00    0.58 v _068766_/A (BUF_X32)
     6  122.90    0.01    0.02    0.60 v _068766_/Z (BUF_X32)
                                         _004531_ (net)
                  0.01    0.01    0.61 v _068767_/A (BUF_X32)
    11  151.09    0.01    0.02    0.64 v _068767_/Z (BUF_X32)
                                         _004532_ (net)
                  0.03    0.02    0.66 v _069152_/A (BUF_X32)
     6   95.02    0.01    0.03    0.69 v _069152_/Z (BUF_X32)
                                         _004684_ (net)
                  0.10    0.08    0.77 v _072669_/A (BUF_X8)
    10   47.82    0.01    0.06    0.83 v _072669_/Z (BUF_X8)
                                         _005978_ (net)
                  0.01    0.00    0.84 v _073757_/A1 (OR2_X1)
     1    3.75    0.01    0.05    0.89 v _073757_/ZN (OR2_X1)
                                         _057796_ (net)
                  0.01    0.00    0.89 v _120922_/A (FA_X1)
     1    3.96    0.02    0.10    0.99 v _120922_/S (FA_X1)
                                         _057799_ (net)
                  0.02    0.00    0.99 v _120924_/A (FA_X1)
     1    3.79    0.02    0.11    1.10 v _120924_/S (FA_X1)
                                         _057806_ (net)
                  0.02    0.00    1.10 v _120926_/B (FA_X1)
     1    4.06    0.02    0.13    1.23 ^ _120926_/S (FA_X1)
                                         _057813_ (net)
                  0.02    0.00    1.23 ^ _120927_/A (FA_X1)
     1    1.58    0.01    0.09    1.31 v _120927_/S (FA_X1)
                                         _057816_ (net)
                  0.01    0.00    1.31 v _078745_/A (INV_X1)
     1    3.61    0.01    0.02    1.33 ^ _078745_/ZN (INV_X1)
                                         _068012_ (net)
                  0.01    0.00    1.33 ^ _124820_/B (HA_X1)
     1    1.15    0.02    0.04    1.38 ^ _124820_/S (HA_X1)
                                         _068014_ (net)
                  0.02    0.00    1.38 ^ _095514_/A (BUF_X1)
     5    9.21    0.02    0.04    1.42 ^ _095514_/Z (BUF_X1)
                                         _021257_ (net)
                  0.02    0.00    1.42 ^ _095516_/A (INV_X1)
     2    3.20    0.01    0.01    1.43 v _095516_/ZN (INV_X1)
                                         _021259_ (net)
                  0.01    0.00    1.43 v _095563_/A2 (NOR3_X1)
     2    3.50    0.04    0.06    1.49 ^ _095563_/ZN (NOR3_X1)
                                         _021302_ (net)
                  0.04    0.00    1.49 ^ _095565_/A1 (NAND3_X1)
     1    1.85    0.02    0.03    1.52 v _095565_/ZN (NAND3_X1)
                                         _021304_ (net)
                  0.02    0.00    1.52 v _095566_/A3 (NAND3_X1)
     3    5.92    0.02    0.03    1.55 ^ _095566_/ZN (NAND3_X1)
                                         _021305_ (net)
                  0.02    0.00    1.55 ^ _095567_/A (INV_X1)
     2    3.11    0.01    0.01    1.56 v _095567_/ZN (INV_X1)
                                         _021306_ (net)
                  0.01    0.00    1.56 v _095587_/B1 (OAI21_X1)
     2    2.85    0.02    0.03    1.60 ^ _095587_/ZN (OAI21_X1)
                                         _021324_ (net)
                  0.02    0.00    1.60 ^ _095588_/A1 (OR2_X1)
     1    6.50    0.02    0.04    1.64 ^ _095588_/ZN (OR2_X1)
                                         _021325_ (net)
                  0.02    0.00    1.64 ^ _095590_/A1 (NAND3_X4)
     1   18.59    0.02    0.03    1.66 v _095590_/ZN (NAND3_X4)
                                         _021327_ (net)
                  0.02    0.01    1.67 v _095592_/A (OAI21_X1)
     1    1.29    0.02    0.02    1.69 ^ _095592_/ZN (OAI21_X1)
                                         _001594_ (net)
                  0.02    0.00    1.69 ^ fdct_zigzag.dct_mod.dct_block_3.dct_unit_7.macu.mult_res[16]$_DFFE_PP_/D (DFF_X1)
                                  1.69   data arrival time

                          1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock source latency
     1   49.14    0.00    0.00    1.20 ^ clk (in)
                                         clk (net)
                  0.01    0.01    1.21 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   54.35    0.04    0.07    1.28 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    1.29 ^ clkbuf_2_0_0_clk/A (CLKBUF_X3)
    16   83.82    0.06    0.11    1.39 ^ clkbuf_2_0_0_clk/Z (CLKBUF_X3)
                                         clknet_2_0_0_clk (net)
                  0.06    0.00    1.40 ^ clkbuf_6_7_0_clk/A (CLKBUF_X3)
    13   34.72    0.03    0.07    1.47 ^ clkbuf_6_7_0_clk/Z (CLKBUF_X3)
                                         clknet_6_7_0_clk (net)
                  0.03    0.00    1.47 ^ clkbuf_leaf_572_clk/A (CLKBUF_X3)
     9   13.26    0.01    0.05    1.52 ^ clkbuf_leaf_572_clk/Z (CLKBUF_X3)
                                         clknet_leaf_572_clk (net)
                  0.01    0.00    1.52 ^ fdct_zigzag.dct_mod.dct_block_3.dct_unit_7.macu.mult_res[16]$_DFFE_PP_/CK (DFF_X1)
                          0.00    1.52   clock reconvergence pessimism
                         -0.03    1.48   library setup time
                                  1.48   data required time
-----------------------------------------------------------------------------
                                  1.48   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                 -0.21   slack (VIOLATED)



==========================================================================
cts final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst (input port clocked by clk)
Endpoint: qnr.dep[1]$_DFFE_PN0P_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          0.24    0.24 ^ input external delay
     1    1.02    0.00    0.00    0.24 ^ rst (in)
                                         rst (net)
                  0.00    0.00    0.24 ^ hold143/A (CLKBUF_X1)
     1    0.85    0.01    0.02    0.26 ^ hold143/Z (CLKBUF_X1)
                                         net208 (net)
                  0.01    0.00    0.26 ^ hold139/A (CLKBUF_X1)
     1    0.82    0.01    0.02    0.29 ^ hold139/Z (CLKBUF_X1)
                                         net204 (net)
                  0.01    0.00    0.29 ^ hold144/A (CLKBUF_X1)
     1    0.87    0.01    0.03    0.31 ^ hold144/Z (CLKBUF_X1)
                                         net209 (net)
                  0.01    0.00    0.31 ^ hold137/A (CLKBUF_X1)
     1    0.81    0.01    0.02    0.34 ^ hold137/Z (CLKBUF_X1)
                                         net202 (net)
                  0.01    0.00    0.34 ^ hold145/A (CLKBUF_X1)
     1    0.86    0.01    0.03    0.36 ^ hold145/Z (CLKBUF_X1)
                                         net210 (net)
                  0.01    0.00    0.36 ^ hold140/A (CLKBUF_X1)
     1    0.83    0.01    0.02    0.39 ^ hold140/Z (CLKBUF_X1)
                                         net205 (net)
                  0.01    0.00    0.39 ^ hold146/A (CLKBUF_X1)
     1    3.51    0.01    0.03    0.42 ^ hold146/Z (CLKBUF_X1)
                                         net211 (net)
                  0.01    0.00    0.42 ^ input18/A (BUF_X4)
     1    1.67    0.00    0.02    0.44 ^ input18/Z (BUF_X4)
                                         net32 (net)
                  0.00    0.00    0.44 ^ hold147/A (CLKBUF_X1)
     1    1.84    0.01    0.03    0.47 ^ hold147/Z (CLKBUF_X1)
                                         net212 (net)
                  0.01    0.00    0.47 ^ hold141/A (CLKBUF_X1)
     1    3.51    0.01    0.03    0.50 ^ hold141/Z (CLKBUF_X1)
                                         net206 (net)
                  0.01    0.00    0.50 ^ hold138/A (CLKBUF_X3)
     1    3.67    0.01    0.03    0.53 ^ hold138/Z (CLKBUF_X3)
                                         net203 (net)
                  0.01    0.00    0.53 ^ hold142/A (CLKBUF_X3)
    30   74.74    0.06    0.08    0.61 ^ hold142/Z (CLKBUF_X3)
                                         net207 (net)
                  0.06    0.00    0.62 ^ max_length50/A (BUF_X4)
    36  116.09    0.04    0.05    0.66 ^ max_length50/Z (BUF_X4)
                                         net64 (net)
                  0.11    0.08    0.74 ^ qnr.dep[1]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.74   data arrival time

                          1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock source latency
     1   49.14    0.00    0.00    1.20 ^ clk (in)
                                         clk (net)
                  0.01    0.01    1.21 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   54.35    0.04    0.07    1.28 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    1.29 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
    16   89.05    0.07    0.11    1.40 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.07    0.01    1.40 ^ clkbuf_6_32_0_clk/A (CLKBUF_X3)
    14   39.28    0.03    0.08    1.48 ^ clkbuf_6_32_0_clk/Z (CLKBUF_X3)
                                         clknet_6_32_0_clk (net)
                  0.03    0.00    1.48 ^ clkbuf_leaf_100_clk/A (CLKBUF_X3)
     9   12.16    0.01    0.05    1.53 ^ clkbuf_leaf_100_clk/Z (CLKBUF_X3)
                                         clknet_leaf_100_clk (net)
                  0.01    0.00    1.53 ^ qnr.dep[1]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    1.53   clock reconvergence pessimism
                          0.04    1.57   library recovery time
                                  1.57   data required time
-----------------------------------------------------------------------------
                                  1.57   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  0.83   slack (MET)


Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_3.dct_unit_7.macu.mult_res[16]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock source latency
     1   49.14    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.01    0.01    0.01 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   54.35    0.04    0.07    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    0.09 ^ clkbuf_2_2_0_clk/A (CLKBUF_X3)
    16   89.05    0.07    0.11    0.20 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
                                         clknet_2_2_0_clk (net)
                  0.07    0.00    0.20 ^ clkbuf_6_35_0_clk/A (CLKBUF_X3)
    15   39.59    0.03    0.08    0.28 ^ clkbuf_6_35_0_clk/Z (CLKBUF_X3)
                                         clknet_6_35_0_clk (net)
                  0.03    0.00    0.28 ^ clkbuf_leaf_127_clk/A (CLKBUF_X3)
     8   10.26    0.01    0.04    0.33 ^ clkbuf_leaf_127_clk/Z (CLKBUF_X3)
                                         clknet_leaf_127_clk (net)
                  0.01    0.00    0.33 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CK (DFFR_X2)
     1   12.48    0.02    0.14    0.47 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (DFFR_X2)
                                         fdct_zigzag.dct_mod.dct_block_0.dct_unit_0.ddin[8] (net)
                  0.02    0.00    0.47 ^ rebuffer6/A (BUF_X16)
     6   60.44    0.01    0.02    0.49 ^ rebuffer6/Z (BUF_X16)
                                         net71 (net)
                  0.04    0.03    0.53 ^ _068764_/A (BUF_X32)
     5   90.36    0.01    0.03    0.55 ^ _068764_/Z (BUF_X32)
                                         _004529_ (net)
                  0.02    0.02    0.57 ^ _068765_/A (INV_X32)
     3   55.46    0.01    0.01    0.58 v _068765_/ZN (INV_X32)
                                         _004530_ (net)
                  0.01    0.00    0.58 v _068766_/A (BUF_X32)
     6  122.90    0.01    0.02    0.60 v _068766_/Z (BUF_X32)
                                         _004531_ (net)
                  0.01    0.01    0.61 v _068767_/A (BUF_X32)
    11  151.09    0.01    0.02    0.64 v _068767_/Z (BUF_X32)
                                         _004532_ (net)
                  0.03    0.02    0.66 v _069152_/A (BUF_X32)
     6   95.02    0.01    0.03    0.69 v _069152_/Z (BUF_X32)
                                         _004684_ (net)
                  0.10    0.08    0.77 v _072669_/A (BUF_X8)
    10   47.82    0.01    0.06    0.83 v _072669_/Z (BUF_X8)
                                         _005978_ (net)
                  0.01    0.00    0.84 v _073757_/A1 (OR2_X1)
     1    3.75    0.01    0.05    0.89 v _073757_/ZN (OR2_X1)
                                         _057796_ (net)
                  0.01    0.00    0.89 v _120922_/A (FA_X1)
     1    3.96    0.02    0.10    0.99 v _120922_/S (FA_X1)
                                         _057799_ (net)
                  0.02    0.00    0.99 v _120924_/A (FA_X1)
     1    3.79    0.02    0.11    1.10 v _120924_/S (FA_X1)
                                         _057806_ (net)
                  0.02    0.00    1.10 v _120926_/B (FA_X1)
     1    4.06    0.02    0.13    1.23 ^ _120926_/S (FA_X1)
                                         _057813_ (net)
                  0.02    0.00    1.23 ^ _120927_/A (FA_X1)
     1    1.58    0.01    0.09    1.31 v _120927_/S (FA_X1)
                                         _057816_ (net)
                  0.01    0.00    1.31 v _078745_/A (INV_X1)
     1    3.61    0.01    0.02    1.33 ^ _078745_/ZN (INV_X1)
                                         _068012_ (net)
                  0.01    0.00    1.33 ^ _124820_/B (HA_X1)
     1    1.15    0.02    0.04    1.38 ^ _124820_/S (HA_X1)
                                         _068014_ (net)
                  0.02    0.00    1.38 ^ _095514_/A (BUF_X1)
     5    9.21    0.02    0.04    1.42 ^ _095514_/Z (BUF_X1)
                                         _021257_ (net)
                  0.02    0.00    1.42 ^ _095516_/A (INV_X1)
     2    3.20    0.01    0.01    1.43 v _095516_/ZN (INV_X1)
                                         _021259_ (net)
                  0.01    0.00    1.43 v _095563_/A2 (NOR3_X1)
     2    3.50    0.04    0.06    1.49 ^ _095563_/ZN (NOR3_X1)
                                         _021302_ (net)
                  0.04    0.00    1.49 ^ _095565_/A1 (NAND3_X1)
     1    1.85    0.02    0.03    1.52 v _095565_/ZN (NAND3_X1)
                                         _021304_ (net)
                  0.02    0.00    1.52 v _095566_/A3 (NAND3_X1)
     3    5.92    0.02    0.03    1.55 ^ _095566_/ZN (NAND3_X1)
                                         _021305_ (net)
                  0.02    0.00    1.55 ^ _095567_/A (INV_X1)
     2    3.11    0.01    0.01    1.56 v _095567_/ZN (INV_X1)
                                         _021306_ (net)
                  0.01    0.00    1.56 v _095587_/B1 (OAI21_X1)
     2    2.85    0.02    0.03    1.60 ^ _095587_/ZN (OAI21_X1)
                                         _021324_ (net)
                  0.02    0.00    1.60 ^ _095588_/A1 (OR2_X1)
     1    6.50    0.02    0.04    1.64 ^ _095588_/ZN (OR2_X1)
                                         _021325_ (net)
                  0.02    0.00    1.64 ^ _095590_/A1 (NAND3_X4)
     1   18.59    0.02    0.03    1.66 v _095590_/ZN (NAND3_X4)
                                         _021327_ (net)
                  0.02    0.01    1.67 v _095592_/A (OAI21_X1)
     1    1.29    0.02    0.02    1.69 ^ _095592_/ZN (OAI21_X1)
                                         _001594_ (net)
                  0.02    0.00    1.69 ^ fdct_zigzag.dct_mod.dct_block_3.dct_unit_7.macu.mult_res[16]$_DFFE_PP_/D (DFF_X1)
                                  1.69   data arrival time

                          1.20    1.20   clock clk (rise edge)
                          0.00    1.20   clock source latency
     1   49.14    0.00    0.00    1.20 ^ clk (in)
                                         clk (net)
                  0.01    0.01    1.21 ^ clkbuf_0_clk/A (CLKBUF_X3)
     4   54.35    0.04    0.07    1.28 ^ clkbuf_0_clk/Z (CLKBUF_X3)
                                         clknet_0_clk (net)
                  0.04    0.00    1.29 ^ clkbuf_2_0_0_clk/A (CLKBUF_X3)
    16   83.82    0.06    0.11    1.39 ^ clkbuf_2_0_0_clk/Z (CLKBUF_X3)
                                         clknet_2_0_0_clk (net)
                  0.06    0.00    1.40 ^ clkbuf_6_7_0_clk/A (CLKBUF_X3)
    13   34.72    0.03    0.07    1.47 ^ clkbuf_6_7_0_clk/Z (CLKBUF_X3)
                                         clknet_6_7_0_clk (net)
                  0.03    0.00    1.47 ^ clkbuf_leaf_572_clk/A (CLKBUF_X3)
     9   13.26    0.01    0.05    1.52 ^ clkbuf_leaf_572_clk/Z (CLKBUF_X3)
                                         clknet_leaf_572_clk (net)
                  0.01    0.00    1.52 ^ fdct_zigzag.dct_mod.dct_block_3.dct_unit_7.macu.mult_res[16]$_DFFE_PP_/CK (DFF_X1)
                          0.00    1.52   clock reconvergence pessimism
                         -0.03    1.48   library setup time
                                  1.48   data required time
-----------------------------------------------------------------------------
                                  1.48   data required time
                                 -1.69   data arrival time
-----------------------------------------------------------------------------
                                 -0.21   slack (VIOLATED)



==========================================================================
cts final report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
cts final max_slew_check_slack
--------------------------------------------------------------------------
0.08155250549316406

==========================================================================
cts final max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
cts final max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4108

==========================================================================
cts final max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
cts final max_capacitance_check_slack
--------------------------------------------------------------------------
2.2343897819519043

==========================================================================
cts final max_capacitance_check_limit
--------------------------------------------------------------------------
25.253299713134766

==========================================================================
cts final max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0885

==========================================================================
cts final max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
cts final max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
cts final max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
cts final setup_violation_count
--------------------------------------------------------------------------
setup violation count 548

==========================================================================
cts final hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
cts final report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by clk)
Endpoint: fdct_zigzag.dct_mod.dct_block_3.dct_unit_7.macu.mult_res[16]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.11    0.20 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
   0.08    0.28 ^ clkbuf_6_35_0_clk/Z (CLKBUF_X3)
   0.05    0.33 ^ clkbuf_leaf_127_clk/Z (CLKBUF_X3)
   0.00    0.33 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/CK (DFFR_X2)
   0.14    0.47 ^ fdct_zigzag.dct_mod.ddin[7]$_DFFE_PN0P_/Q (DFFR_X2)
   0.02    0.49 ^ rebuffer6/Z (BUF_X16)
   0.06    0.55 ^ _068764_/Z (BUF_X32)
   0.03    0.58 v _068765_/ZN (INV_X32)
   0.02    0.60 v _068766_/Z (BUF_X32)
   0.03    0.64 v _068767_/Z (BUF_X32)
   0.06    0.69 v _069152_/Z (BUF_X32)
   0.14    0.83 v _072669_/Z (BUF_X8)
   0.05    0.89 v _073757_/ZN (OR2_X1)
   0.10    0.99 v _120922_/S (FA_X1)
   0.11    1.10 v _120924_/S (FA_X1)
   0.13    1.23 ^ _120926_/S (FA_X1)
   0.09    1.31 v _120927_/S (FA_X1)
   0.02    1.33 ^ _078745_/ZN (INV_X1)
   0.04    1.38 ^ _124820_/S (HA_X1)
   0.04    1.42 ^ _095514_/Z (BUF_X1)
   0.01    1.43 v _095516_/ZN (INV_X1)
   0.06    1.49 ^ _095563_/ZN (NOR3_X1)
   0.03    1.52 v _095565_/ZN (NAND3_X1)
   0.03    1.55 ^ _095566_/ZN (NAND3_X1)
   0.01    1.56 v _095567_/ZN (INV_X1)
   0.03    1.60 ^ _095587_/ZN (OAI21_X1)
   0.04    1.64 ^ _095588_/ZN (OR2_X1)
   0.03    1.66 v _095590_/ZN (NAND3_X4)
   0.03    1.69 ^ _095592_/ZN (OAI21_X1)
   0.00    1.69 ^ fdct_zigzag.dct_mod.dct_block_3.dct_unit_7.macu.mult_res[16]$_DFFE_PP_/D (DFF_X1)
           1.69   data arrival time

   1.20    1.20   clock clk (rise edge)
   0.00    1.20   clock source latency
   0.00    1.20 ^ clk (in)
   0.08    1.28 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.11    1.39 ^ clkbuf_2_0_0_clk/Z (CLKBUF_X3)
   0.08    1.47 ^ clkbuf_6_7_0_clk/Z (CLKBUF_X3)
   0.05    1.52 ^ clkbuf_leaf_572_clk/Z (CLKBUF_X3)
   0.00    1.52 ^ fdct_zigzag.dct_mod.dct_block_3.dct_unit_7.macu.mult_res[16]$_DFFE_PP_/CK (DFF_X1)
   0.00    1.52   clock reconvergence pessimism
  -0.03    1.48   library setup time
           1.48   data required time
---------------------------------------------------------
           1.48   data required time
          -1.69   data arrival time
---------------------------------------------------------
          -0.21   slack (VIOLATED)



==========================================================================
cts final report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dqnr_doe$_DFFE_PP_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: rle.ddstrb$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.11    0.20 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
   0.08    0.28 ^ clkbuf_6_41_0_clk/Z (CLKBUF_X3)
   0.05    0.33 ^ clkbuf_leaf_128_clk/Z (CLKBUF_X3)
   0.00    0.33 ^ dqnr_doe$_DFFE_PP_/CK (DFF_X1)
   0.09    0.41 v dqnr_doe$_DFFE_PP_/Q (DFF_X1)
   0.00    0.41 v rle.ddstrb$_DFF_P_/D (DFF_X2)
           0.41   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.08    0.08 ^ clkbuf_0_clk/Z (CLKBUF_X3)
   0.11    0.20 ^ clkbuf_2_2_0_clk/Z (CLKBUF_X3)
   0.08    0.28 ^ clkbuf_6_41_0_clk/Z (CLKBUF_X3)
   0.05    0.33 ^ clkbuf_leaf_128_clk/Z (CLKBUF_X3)
   0.00    0.33 ^ rle.ddstrb$_DFF_P_/CK (DFF_X2)
   0.00    0.33   clock reconvergence pessimism
   0.00    0.33   library hold time
           0.33   data required time
---------------------------------------------------------
           0.33   data required time
          -0.41   data arrival time
---------------------------------------------------------
           0.08   slack (MET)



==========================================================================
cts final critical path target clock latency max path
--------------------------------------------------------------------------
0.3277

==========================================================================
cts final critical path target clock latency min path
--------------------------------------------------------------------------
0.3372

==========================================================================
cts final critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
cts final critical path delay
--------------------------------------------------------------------------
1.6939

==========================================================================
cts final critical path slack
--------------------------------------------------------------------------
-0.2093

==========================================================================
cts final slack div critical path delay
--------------------------------------------------------------------------
-12.356101

==========================================================================
cts final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.94e-02   1.36e-02   3.92e-04   6.34e-02  14.2%
Combinational          1.80e-01   1.79e-01   1.88e-03   3.61e-01  81.1%
Clock                  9.52e-03   1.10e-02   5.12e-05   2.06e-02   4.6%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.39e-01   2.04e-01   2.32e-03   4.45e-01 100.0%
                          53.7%      45.8%       0.5%
