INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dkruger/git/ru/ECE231-DigitalLogicDesign/verilog/ALU8_bit_simple/ALU8_bit_simple.srcs/sources_1/new/alu_8bit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_8bit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/dkruger/git/ru/ECE231-DigitalLogicDesign/verilog/ALU8_bit_simple/ALU8_bit_simple.srcs/sim_1/new/alu8bit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu8bit_tb
ERROR: [VRFC 10-1247] port connections cannot be mixed ordered and named [/home/dkruger/git/ru/ECE231-DigitalLogicDesign/verilog/ALU8_bit_simple/ALU8_bit_simple.srcs/sim_1/new/alu8bit_tb.sv:14]
ERROR: [VRFC 10-2953] 'out' is not a function [/home/dkruger/git/ru/ECE231-DigitalLogicDesign/verilog/ALU8_bit_simple/ALU8_bit_simple.srcs/sim_1/new/alu8bit_tb.sv:18]
ERROR: [VRFC 10-8530] module 'alu8bit_tb' is ignored due to previous errors [/home/dkruger/git/ru/ECE231-DigitalLogicDesign/verilog/ALU8_bit_simple/ALU8_bit_simple.srcs/sim_1/new/alu8bit_tb.sv:8]
