
*** Running vivado
    with args -log design_1_fourbit_adder_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_fourbit_adder_0_0.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_fourbit_adder_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1323.316 ; gain = 0.023 ; free physical = 164 ; free virtual = 4724
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/fpga/Desktop/test/export_final'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2023.2/data/ip'.
INFO: [IP_Flow 19-6924] IPCACHE: Running cache check for IP inst: design_1_fourbit_adder_0_0
Command: synth_design -top design_1_fourbit_adder_0_0 -part xc7a100tcsg324-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 34772
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 2066.008 ; gain = 402.715 ; free physical = 151 ; free virtual = 3793
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_fourbit_adder_0_0' [/home/fpga/Desktop/test/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_fourbit_adder_0_0/synth/design_1_fourbit_adder_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'fourbit_adder' [/home/fpga/Desktop/test/project_final/project_final.gen/sources_1/bd/design_1/ipshared/5153/hdl/verilog/fourbit_adder.v:9]
INFO: [Synth 8-6155] done synthesizing module 'fourbit_adder' (0#1) [/home/fpga/Desktop/test/project_final/project_final.gen/sources_1/bd/design_1/ipshared/5153/hdl/verilog/fourbit_adder.v:9]
INFO: [Synth 8-6155] done synthesizing module 'design_1_fourbit_adder_0_0' (0#1) [/home/fpga/Desktop/test/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_fourbit_adder_0_0/synth/design_1_fourbit_adder_0_0.v:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2141.945 ; gain = 478.652 ; free physical = 157 ; free virtual = 3613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2159.758 ; gain = 496.465 ; free physical = 155 ; free virtual = 3610
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2159.758 ; gain = 496.465 ; free physical = 155 ; free virtual = 3610
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2159.758 ; gain = 0.000 ; free physical = 155 ; free virtual = 3611
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/fpga/Desktop/test/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_fourbit_adder_0_0/constraints/fourbit_adder_ooc.xdc] for cell 'inst'
Finished Parsing XDC File [/home/fpga/Desktop/test/project_final/project_final.gen/sources_1/bd/design_1/ip/design_1_fourbit_adder_0_0/constraints/fourbit_adder_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/fpga/Desktop/test/project_final/project_final.runs/design_1_fourbit_adder_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/fpga/Desktop/test/project_final/project_final.runs/design_1_fourbit_adder_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2241.492 ; gain = 0.000 ; free physical = 181 ; free virtual = 3626
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2241.527 ; gain = 0.000 ; free physical = 179 ; free virtual = 3626
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2241.527 ; gain = 578.234 ; free physical = 170 ; free virtual = 3623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2241.527 ; gain = 578.234 ; free physical = 170 ; free virtual = 3623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for inst. (constraint file  /home/fpga/Desktop/test/project_final/project_final.runs/design_1_fourbit_adder_0_0_synth_1/dont_touch.xdc, line 9).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2241.527 ; gain = 578.234 ; free physical = 170 ; free virtual = 3623
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:14 . Memory (MB): peak = 2241.527 ; gain = 578.234 ; free physical = 168 ; free virtual = 3622
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
	   3 Input      1 Bit         XORs := 3     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:15 . Memory (MB): peak = 2241.527 ; gain = 578.234 ; free physical = 157 ; free virtual = 3612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2241.527 ; gain = 578.234 ; free physical = 152 ; free virtual = 3613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2241.527 ; gain = 578.234 ; free physical = 152 ; free virtual = 3613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2241.527 ; gain = 578.234 ; free physical = 152 ; free virtual = 3613
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2241.527 ; gain = 578.234 ; free physical = 143 ; free virtual = 3612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2241.527 ; gain = 578.234 ; free physical = 143 ; free virtual = 3612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2241.527 ; gain = 578.234 ; free physical = 143 ; free virtual = 3612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2241.527 ; gain = 578.234 ; free physical = 143 ; free virtual = 3612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2241.527 ; gain = 578.234 ; free physical = 143 ; free virtual = 3612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2241.527 ; gain = 578.234 ; free physical = 143 ; free virtual = 3612
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT2 |     1|
|2     |LUT3 |     2|
|3     |LUT4 |     1|
|4     |LUT6 |     2|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2241.527 ; gain = 578.234 ; free physical = 143 ; free virtual = 3612
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:20 . Memory (MB): peak = 2241.527 ; gain = 496.465 ; free physical = 143 ; free virtual = 3612
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:22 . Memory (MB): peak = 2241.527 ; gain = 578.234 ; free physical = 143 ; free virtual = 3612
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2241.527 ; gain = 0.000 ; free physical = 142 ; free virtual = 3612
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2241.527 ; gain = 0.000 ; free physical = 138 ; free virtual = 3611
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 23097a0b
INFO: [Common 17-83] Releasing license: Synthesis
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:26 . Memory (MB): peak = 2241.527 ; gain = 918.211 ; free physical = 138 ; free virtual = 3611
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1858.197; main = 1477.013; forked = 381.270
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3234.660; main = 2241.496; forked = 993.164
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2265.504 ; gain = 0.000 ; free physical = 426 ; free virtual = 3899
INFO: [Common 17-1381] The checkpoint '/home/fpga/Desktop/test/project_final/project_final.runs/design_1_fourbit_adder_0_0_synth_1/design_1_fourbit_adder_0_0.dcp' has been generated.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP design_1_fourbit_adder_0_0, cache-ID = 3f821b9ba7588980
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2265.504 ; gain = 0.000 ; free physical = 388 ; free virtual = 3866
INFO: [Common 17-1381] The checkpoint '/home/fpga/Desktop/test/project_final/project_final.runs/design_1_fourbit_adder_0_0_synth_1/design_1_fourbit_adder_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_fourbit_adder_0_0_utilization_synth.rpt -pb design_1_fourbit_adder_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Mar 11 18:04:18 2024...
