# Projects/Components Quick Status

**Last Updated:** 2025-10-25
**Purpose:** High-level status overview of all projects in the components area

---

## Project Status Legend

- **Production Ready** - Complete RTL, comprehensive tests, fully documented, ready for integration
- **Active Development** - Functional RTL with tests, ongoing feature additions and validation
- **Specification Complete** - PRD/specification finalized, ready for or beginning implementation
- **Early Specification** - Initial architecture defined, detailed specification in progress
- **Placeholder** - Reserved for future development, minimal or no implementation

---

## Component Summary

| Project | Status | RTL Files | Test Files | Priority |
|---------|--------|-----------|------------|----------|
| **converters** | Production Ready | 7 | 7 | High |
| **apb_hpet** | Production Ready | 14 | 1 | High |
| **apb_xbar** | Production Ready | 12 | 4 | High |
| **stream** | Active Development | 13 | 9 | High |
| **rapids** | Active Development | 14 | 23 | High |
| **bridge** | Specification Complete | 1 | 1 | Medium |
| **delta** | Active Development | 1 | 0 | Medium |
| **hive** | Early Specification | 0 | 0 | Low |

---

## Detailed Project Status

### 1. Converters - Data Width and Protocol Conversion

**Status:** Production Ready
**Version:** 1.2
**Location:** `projects/components/converters/`

**What it does:**
- Provides bidirectional data width conversion (upsize/downsize) for AXI streams
- Converts between different protocols (AXI4-to-APB, PeakRDL-to-CMD/RSP)
- Enables seamless integration between components with different data widths or protocols

**Key Features:**
- Generic building blocks: `axi_data_upsize` and `axi_data_dnsize` modules
- Flexible width ratios (2:1, 4:1, 8:1, 16:1, etc.)
- Optional dual-buffer mode for 100% throughput (downsize path)
- Configurable sideband signal handling (WSTRB slice, RRESP broadcast)
- AXI4-to-APB bridge with address/data width adaptation
- PeakRDL register interface adapter

**Documentation:**
- `README.md` - Comprehensive overview with usage examples
- `DUAL_BUFFER_IMPLEMENTATION.md` - Deep dive on high-throughput mode
- `ANALYSIS_APB_CONVERTER.md` - Design validation vs. protocol converters

**Use Cases:**
- Connect 128-bit AXI master to 32-bit AXI slave
- Bridge AXI4 system to APB peripherals
- Adapt register interfaces to custom protocols

---

### 2. APB HPET - High Precision Event Timer

**Status:** Production Ready (5/6 configurations passing)
**Version:** 1.0
**Location:** `projects/components/apb_hpet/`

**What it does:**
- Multi-timer peripheral with 64-bit main counter and comparators
- Provides high-precision event timing and periodic interrupt generation
- APB peripheral interface for CPU control

**Key Features:**
- 64-bit main counter with configurable period (femtoseconds resolution)
- Multiple comparators with periodic/one-shot modes
- Interrupt generation on comparator match
- Legacy replacement timer support
- APB register interface for configuration and status

**Documentation:**
- `PRD.md` - Complete product requirements
- `CLAUDE.md` - AI-specific integration guidance
- `docs/HPET_Specification_v0.25.pdf` - Formal specification

**Use Cases:**
- System timers for embedded processors
- High-precision event scheduling
- Periodic interrupt generation
- Legacy timer replacement

---

### 3. APB Crossbar (apb_xbar) - APB Interconnect

**Status:** Production Ready (all tests passing)
**Version:** 1.0
**Location:** `projects/components/apb_xbar/`

**What it does:**
- Connects M APB masters to N APB slaves with address decode and arbitration
- Provides pre-generated crossbars (1x1, 2x1, 1x4, 2x4) and Python generator for custom sizes
- Enables multi-master peripheral systems with fair arbitration

**Key Features:**
- Pre-generated modules for common configurations
- Python generator for custom MxN crossbars (up to 16x16)
- Per-slave round-robin arbitration
- Grant persistence during transactions
- Fixed 64KB address space per slave
- Thin variant for minimal overhead

**Documentation:**
- `README.md` - Quick start and usage guide
- `PRD.md` - Complete specification
- `CLAUDE.md` - Integration patterns and best practices

**Use Cases:**
- CPU + DMA to peripheral interconnect
- Multi-core processor peripheral sharing
- Hierarchical peripheral bus systems

---

### 4. STREAM - Scatter-Gather Transfer Rapid Engine for AXI Memory

**Status:** Active Development (~80% complete)
**Version:** 1.0
**Location:** `projects/components/stream/`

**What it does:**
- Tutorial-focused descriptor-based DMA engine for memory-to-memory transfers
- Demonstrates streaming pipeline architecture with AXI read/write engines
- Educational reference for scatter-gather DMA design

**Key Features:**
- Descriptor-driven scatter-gather transfers
- Separate AXI read and write engines (NO FSM - streaming pipelines)
- SRAM buffering with flow control
- Performance profiler for bandwidth monitoring
- APB register interface for descriptor submission

**Documentation:**
- `PRD.md` - Product requirements and architecture
- `CLAUDE.md` - Implementation guidance
- `docs/stream_spec/` - Complete specification with block diagrams

**Use Cases:**
- Memory-to-memory DMA transfers
- Scatter-gather I/O operations
- Educational DMA engine reference

**Current Focus:**
- Performance profiler validation
- APB descriptor interface implementation
- Comprehensive testing and documentation

---

### 5. RAPIDS - Rapid AXI Programmable In-band Descriptor System

**Status:** Active Development (~80% test coverage)
**Version:** 1.0
**Location:** `projects/components/rapids/`

**What it does:**
- Custom DMA-style accelerator with network interfaces for descriptor injection
- Demonstrates inband descriptor delivery via AXI-Stream packets
- Production-grade accelerator with scheduler and dual data paths

**Key Features:**
- Scheduler group for descriptor management and task scheduling
- Sink data path (network → memory via AXI write)
- Source data path (memory → network via AXI read)
- Inband descriptor delivery via CDA packets (from HIVE control plane)
- Credit-based flow control
- MonBus integration for performance monitoring

**Documentation:**
- `PRD.md` - Complete product requirements
- `CLAUDE.md` - Implementation guidance and known issues
- `docs/rapids_spec/` - Detailed specification

**Use Cases:**
- Network-attached accelerators
- DMA with inband control
- Distributed computing data movers

**Current Focus:**
- Scheduler credit counter bug fixes
- Comprehensive test coverage
- Integration with HIVE control plane

---

### 6. Bridge - AXI4 Full Crossbar Generator

**Status:** Specification Complete - Ready for Implementation
**Version:** 1.0
**Location:** `projects/components/bridge/`

**What it does:**
- Python-based generator for parameterized AXI4 full crossbars
- Connects multiple AXI4 masters to multiple AXI4 slaves with complete 5-channel routing
- Enables high-performance memory-mapped interconnects

**Key Features:**
- Python code generation for custom MxN topologies
- Complete AXI4 implementation (AW, W, B, AR, R channels)
- ID-based response routing with distributed RAM tracking
- Per-slave round-robin arbitration with burst-aware grant locking
- Performance modeling (analytical + simulation)
- Flat crossbar topology

**Documentation:**
- `PRD.md` - Complete specification
- `CLAUDE.md` - Implementation guidance and testbench architecture

**Use Cases:**
- Multi-core processor interconnects
- Accelerator to memory fabric
- High-performance SoC interconnect

**Next Steps:**
- RTL generator implementation
- Initial 2x2 crossbar validation
- Comprehensive testing infrastructure

---

### 7. Delta - AXI-Stream Crossbar Generator / Network-on-Chip

**Status:** Active Development (v0.3 - Early PoC)
**Version:** 1.0
**Location:** `projects/components/delta/`

**What it does:**
- **Delta Network:** 4x4 mesh Network-on-Chip with intelligent packet routing
- **Delta AXIS Crossbar:** Python-based generator for AXI-Stream crossbars (older project)

**Key Features (Delta Network - NEW):**
- 4x4 mesh topology with 5-port routers (N/S/E/W/Local)
- XY dimension-ordered routing (deadlock-free)
- Virtual channels for QoS
- Four packet types (DATA, DESC, CONFIG, STATUS)
- Virtual tiles for external entities (RAPIDS=16, HIVE-C=17)
- Integration with RAPIDS DMA and HIVE control plane

**Key Features (AXIS Crossbar - older):**
- Python RTL generation
- Flat and tree topologies
- Performance modeling

**Documentation:**
- `README.md` - Quick start (AXIS crossbar)
- `PRD.md` - Requirements (AXIS crossbar)
- `docs/delta_spec/` - Complete NoC specification (Delta Network)

**Use Cases:**
- Network-on-Chip for multi-tile systems
- Distributed computing interconnect
- Educational NoC reference
- Simple AXI-Stream routing (AXIS crossbar)

**Current Focus:**
- Router architecture implementation
- Packet routing validation
- Integration with RAPIDS/HIVE ecosystem

---

### 8. HIVE - Hierarchical Intelligent Vector Environment

**Status:** Early Specification Phase
**Version:** 0.1
**Location:** `projects/components/hive/`

**What it does:**
- Distributed control and monitoring subsystem for RAPIDS/Delta Network
- Demonstrates hierarchical RISC-V processor architecture (1 master + 16 monitors)
- Enables dynamic network reconfiguration and distributed monitoring

**Key Features:**
- HIVE-C master controller (VexRiscv RV32IM core)
- 16 SERV monitors (SERV RV32I bit-serial cores, one per tile)
- Control network (star topology for HIVE-C ↔ SERV communication)
- Configuration manager (4 virtual routing contexts with atomic switching)
- Inband descriptor delivery to RAPIDS via CDA packets
- Per-tile traffic monitoring and congestion detection

**Documentation:**
- `PRD.md` - Product requirements overview
- `CLAUDE.md` - Architecture guidance
- `docs/hive_spec/` - Detailed specification

**Use Cases:**
- Distributed control system architecture
- Network reconfiguration coordination
- Performance monitoring aggregation
- Educational RISC-V integration reference

**Next Steps:**
- HIVE-C controller RTL implementation
- SERV monitor integration
- Control network design
- Configuration manager implementation

---

## Project Relationships

### Integration Hierarchy

```
HIVE (Control Plane)
  ├─ Controls: RAPIDS DMA (via CDA descriptors)
  ├─ Monitors: Delta Network (16 SERV monitors)
  └─ Reconfigures: Delta routing modes

Delta Network (Data Plane)
  ├─ Routes: RAPIDS DMA traffic (Virtual Tile 16)
  ├─ Routes: HIVE-C commands (Virtual Tile 17)
  └─ Connects: 16 compute tiles

RAPIDS (Accelerator)
  ├─ Uses: Delta Network (inband descriptors)
  ├─ Controlled by: HIVE-C (descriptor injection)
  └─ Example: Accelerator with network interface

STREAM (Tutorial DMA)
  ├─ Simpler cousin of RAPIDS
  ├─ Educational reference
  └─ Standalone usage

Converters (Infrastructure)
  ├─ Used by: All projects requiring width/protocol adaptation
  └─ Example: RAPIDS may use for AXI width conversion

APB Crossbar (Peripheral Interconnect)
  ├─ Used by: Any project with APB peripherals
  └─ Example: HPET connects via APB crossbar

APB HPET (Peripheral)
  ├─ Example APB peripheral
  └─ Can be controlled by any APB master

Bridge (Memory Interconnect)
  ├─ Used by: Multi-master systems
  └─ Example: Connect RAPIDS + CPU to memory
```

---

## Development Priority

**Tier 1 (Production Ready / Active):**
- converters - Production infrastructure (DONE)
- apb_hpet - Production peripheral (DONE)
- apb_xbar - Production interconnect (DONE)
- stream - Tutorial DMA (80% complete)
- rapids - Production accelerator (80% complete)

**Tier 2 (Implementation Phase):**
- bridge - Crossbar generator (specification complete)
- delta - NoC infrastructure (early PoC)

**Tier 3 (Early Specification):**
- hive - Control plane (specification phase)

---

## Resource Requirements (NexysA7 100T Target)

| Project | LUTs | BRAMs | DSPs | Notes |
|---------|------|-------|------|-------|
| **converters** | ~200 | 0 | 0 | Per converter instance |
| **apb_hpet** | ~800 | 0 | 0 | Full timer with 3 comparators |
| **apb_xbar** | ~100/slave | 0 | 0 | 2x4 crossbar ~400 LUTs |
| **stream** | ~3000 | 8 | 0 | Full DMA engine |
| **rapids** | ~5000 | 16 | 0 | Full accelerator |
| **bridge** | TBD | TBD | 0 | Estimate: ~500 LUTs/slave |
| **delta** | TBD | TBD | 0 | 4x4 mesh estimate: ~15000 LUTs |
| **hive** | ~9000 | 24 | 0 | HIVE-C + 16 SERV monitors |

---

## Quick Commands

```bash
# View project status
cat projects/components/PROJECT_QUICK_STATUS.md

# Check individual project details
cat projects/components/{project}/PRD.md
cat projects/components/{project}/CLAUDE.md
cat projects/components/{project}/README.md

# Run project tests
cd projects/components/{project}/dv/tests
pytest test_*.py -v

# Lint project RTL
cd projects/components/{project}/rtl
make lint-all

# View component master Makefile
cat projects/components/Makefile
```

---

## Contact and Contributions

**Repository:** https://github.com/sean-galloway/RTLDesignSherpa
**Maintainer:** RTL Design Sherpa Project
**License:** MIT

For detailed technical information on each project, see the individual `PRD.md` and `CLAUDE.md` files in each project directory.

---

**Version:** 1.0
**Last Updated:** 2025-10-25
**Maintained By:** RTL Design Sherpa Project
