

================================================================
== Vivado HLS Report for 'dense'
================================================================
* Date:           Tue Jan 23 20:53:11 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dense
* Solution:       no_directive
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  64213|  64213|  64213|  64213|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- memset_dense_array  |      9|      9|         1|          -|          -|    10|    no    |
        |- Dense_Loop          |  64020|  64020|      6402|          -|          -|    10|    no    |
        | + Flat_Loop          |   6400|   6400|         4|          -|          -|  1600|    no    |
        |- Sum_Loop            |     70|     70|         7|          -|          -|    10|    no    |
        |- Prediction_Loop     |    110|    110|        11|          -|          -|    10|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 4 8 
4 --> 5 3 
5 --> 6 
6 --> 7 
7 --> 4 
8 --> 9 15 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 8 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 15 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.32>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1600 x float]* %flat_array) nounwind, !map !14"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !20"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([6 x i8]* @dense_str) nounwind"   --->   Operation 28 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (2.32ns)   --->   "%dense_array = alloca [10 x float], align 16" [dense/dense.cpp:10]   --->   Operation 29 'alloca' 'dense_array' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 30 [1/1] (1.76ns)   --->   "br label %meminst"   --->   Operation 30 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 2.32>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%phi_ln10 = phi i4 [ 0, %0 ], [ %add_ln10, %meminst ]" [dense/dense.cpp:10]   --->   Operation 31 'phi' 'phi_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (1.73ns)   --->   "%add_ln10 = add i4 %phi_ln10, 1" [dense/dense.cpp:10]   --->   Operation 32 'add' 'add_ln10' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i4 %phi_ln10 to i64" [dense/dense.cpp:10]   --->   Operation 33 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%dense_array_addr = getelementptr [10 x float]* %dense_array, i64 0, i64 %zext_ln10" [dense/dense.cpp:10]   --->   Operation 34 'getelementptr' 'dense_array_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (2.32ns)   --->   "store float 0.000000e+00, float* %dense_array_addr, align 4" [dense/dense.cpp:10]   --->   Operation 35 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 36 [1/1] (1.30ns)   --->   "%icmp_ln10 = icmp eq i4 %phi_ln10, -7" [dense/dense.cpp:10]   --->   Operation 36 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memset_dense_array_s)"   --->   Operation 37 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 38 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %.preheader8.preheader, label %meminst" [dense/dense.cpp:10]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.76ns)   --->   "br label %.preheader8" [dense/dense.cpp:13]   --->   Operation 40 'br' <Predicate = (icmp_ln10)> <Delay = 1.76>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%d_0 = phi i4 [ %d, %Dense_Loop_end ], [ 0, %.preheader8.preheader ]"   --->   Operation 41 'phi' 'd_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %d_0, -6" [dense/dense.cpp:13]   --->   Operation 42 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 43 'speclooptripcount' 'empty_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.73ns)   --->   "%d = add i4 %d_0, 1" [dense/dense.cpp:13]   --->   Operation 44 'add' 'd' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %.preheader1.preheader, label %Dense_Loop_begin" [dense/dense.cpp:13]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str) nounwind" [dense/dense.cpp:14]   --->   Operation 46 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str) nounwind" [dense/dense.cpp:14]   --->   Operation 47 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln20 = zext i4 %d_0 to i64" [dense/dense.cpp:20]   --->   Operation 48 'zext' 'zext_ln20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i4 %d_0 to i15" [dense/dense.cpp:18]   --->   Operation 49 'zext' 'zext_ln18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.76ns)   --->   "br label %1" [dense/dense.cpp:18]   --->   Operation 50 'br' <Predicate = (!icmp_ln13)> <Delay = 1.76>
ST_3 : Operation 51 [1/1] (1.76ns)   --->   "br label %.preheader1" [dense/dense.cpp:29]   --->   Operation 51 'br' <Predicate = (icmp_ln13)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 7.12>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%f_0 = phi i11 [ 0, %Dense_Loop_begin ], [ %f, %2 ]"   --->   Operation 52 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ 0.000000e+00, %Dense_Loop_begin ], [ %w_sum, %2 ]"   --->   Operation 53 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (1.88ns)   --->   "%icmp_ln18 = icmp eq i11 %f_0, -448" [dense/dense.cpp:18]   --->   Operation 54 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1600, i64 1600, i64 1600) nounwind"   --->   Operation 55 'speclooptripcount' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (1.63ns)   --->   "%f = add i11 %f_0, 1" [dense/dense.cpp:18]   --->   Operation 56 'add' 'f' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Dense_Loop_end, label %2" [dense/dense.cpp:18]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln20_1 = zext i11 %f_0 to i64" [dense/dense.cpp:20]   --->   Operation 58 'zext' 'zext_ln20_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_3 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %f_0, i3 0)" [dense/dense.cpp:20]   --->   Operation 59 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln20_2 = zext i14 %tmp_3 to i15" [dense/dense.cpp:20]   --->   Operation 60 'zext' 'zext_ln20_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_6 = call i12 @_ssdm_op_BitConcatenate.i12.i11.i1(i11 %f_0, i1 false)" [dense/dense.cpp:20]   --->   Operation 61 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%zext_ln20_3 = zext i12 %tmp_6 to i15" [dense/dense.cpp:20]   --->   Operation 62 'zext' 'zext_ln20_3' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln20 = add i15 %zext_ln20_3, %zext_ln20_2" [dense/dense.cpp:20]   --->   Operation 63 'add' 'add_ln20' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 64 [1/1] (3.87ns) (root node of TernaryAdder)   --->   "%add_ln20_1 = add i15 %add_ln20, %zext_ln18" [dense/dense.cpp:20]   --->   Operation 64 'add' 'add_ln20_1' <Predicate = (!icmp_ln18)> <Delay = 3.87> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.93> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln20_4 = zext i15 %add_ln20_1 to i64" [dense/dense.cpp:20]   --->   Operation 65 'zext' 'zext_ln20_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%dense_weights_addr = getelementptr [16000 x float]* @dense_weights, i64 0, i64 %zext_ln20_4" [dense/dense.cpp:20]   --->   Operation 66 'getelementptr' 'dense_weights_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 67 [2/2] (3.25ns)   --->   "%dense_weights_load = load float* %dense_weights_addr, align 4" [dense/dense.cpp:20]   --->   Operation 67 'load' 'dense_weights_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16000> <ROM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%flat_array_addr = getelementptr [1600 x float]* %flat_array, i64 0, i64 %zext_ln20_1" [dense/dense.cpp:20]   --->   Operation 68 'getelementptr' 'flat_array_addr' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 69 [2/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [dense/dense.cpp:20]   --->   Operation 69 'load' 'flat_array_load' <Predicate = (!icmp_ln18)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 70 [1/1] (0.00ns)   --->   "%dense_array_addr_2 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln20" [dense/dense.cpp:23]   --->   Operation 70 'getelementptr' 'dense_array_addr_2' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 71 [1/1] (2.32ns)   --->   "store float %w_sum_0, float* %dense_array_addr_2, align 4" [dense/dense.cpp:23]   --->   Operation 71 'store' <Predicate = (icmp_ln18)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str, i32 %tmp_1) nounwind" [dense/dense.cpp:24]   --->   Operation 72 'specregionend' 'empty_5' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "br label %.preheader8" [dense/dense.cpp:13]   --->   Operation 73 'br' <Predicate = (icmp_ln18)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 15.6>
ST_5 : Operation 74 [1/2] (3.25ns)   --->   "%dense_weights_load = load float* %dense_weights_addr, align 4" [dense/dense.cpp:20]   --->   Operation 74 'load' 'dense_weights_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16000> <ROM>
ST_5 : Operation 75 [1/2] (3.25ns)   --->   "%flat_array_load = load float* %flat_array_addr, align 4" [dense/dense.cpp:20]   --->   Operation 75 'load' 'flat_array_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 76 [2/2] (12.3ns)   --->   "%tmp_2 = fmul float %dense_weights_load, %flat_array_load" [dense/dense.cpp:20]   --->   Operation 76 'fmul' 'tmp_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 34.9>
ST_6 : Operation 77 [1/2] (12.3ns)   --->   "%tmp_2 = fmul float %dense_weights_load, %flat_array_load" [dense/dense.cpp:20]   --->   Operation 77 'fmul' 'tmp_2' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [2/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_0, %tmp_2" [dense/dense.cpp:20]   --->   Operation 78 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 22.5>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str1) nounwind" [dense/dense.cpp:19]   --->   Operation 79 'specloopname' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 80 [1/2] (22.5ns)   --->   "%w_sum = fadd float %w_sum_0, %tmp_2" [dense/dense.cpp:20]   --->   Operation 80 'fadd' 'w_sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 81 [1/1] (0.00ns)   --->   "br label %1" [dense/dense.cpp:18]   --->   Operation 81 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 2.32>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "%sum_0 = phi float [ %sum, %3 ], [ 0.000000e+00, %.preheader1.preheader ]"   --->   Operation 82 'phi' 'sum_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %3 ], [ 0, %.preheader1.preheader ]"   --->   Operation 83 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (1.30ns)   --->   "%icmp_ln29 = icmp eq i4 %i_0, -6" [dense/dense.cpp:29]   --->   Operation 84 'icmp' 'icmp_ln29' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 85 [1/1] (0.00ns)   --->   "%empty_6 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 85 'speclooptripcount' 'empty_6' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 86 [1/1] (1.73ns)   --->   "%i = add i4 %i_0, 1" [dense/dense.cpp:29]   --->   Operation 86 'add' 'i' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %icmp_ln29, label %.preheader.preheader, label %3" [dense/dense.cpp:29]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln31 = zext i4 %i_0 to i64" [dense/dense.cpp:31]   --->   Operation 88 'zext' 'zext_ln31' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (0.00ns)   --->   "%dense_array_addr_1 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln31" [dense/dense.cpp:31]   --->   Operation 89 'getelementptr' 'dense_array_addr_1' <Predicate = (!icmp_ln29)> <Delay = 0.00>
ST_8 : Operation 90 [2/2] (2.32ns)   --->   "%dense_array_load = load float* %dense_array_addr_1, align 4" [dense/dense.cpp:31]   --->   Operation 90 'load' 'dense_array_load' <Predicate = (!icmp_ln29)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 91 [1/1] (1.76ns)   --->   "br label %.preheader" [dense/dense.cpp:35]   --->   Operation 91 'br' <Predicate = (icmp_ln29)> <Delay = 1.76>

State 9 <SV = 4> <Delay = 23.2>
ST_9 : Operation 92 [1/2] (2.32ns)   --->   "%dense_array_load = load float* %dense_array_addr_1, align 4" [dense/dense.cpp:31]   --->   Operation 92 'load' 'dense_array_load' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_9 : Operation 93 [4/4] (20.8ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense/dense.cpp:31]   --->   Operation 93 'fexp' 'tmp' <Predicate = true> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 5> <Delay = 20.8>
ST_10 : Operation 94 [3/4] (20.8ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense/dense.cpp:31]   --->   Operation 94 'fexp' 'tmp' <Predicate = true> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 6> <Delay = 20.8>
ST_11 : Operation 95 [2/4] (20.8ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense/dense.cpp:31]   --->   Operation 95 'fexp' 'tmp' <Predicate = true> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 7> <Delay = 20.8>
ST_12 : Operation 96 [1/4] (20.8ns)   --->   "%tmp = call float @llvm.exp.f32(float %dense_array_load)" [dense/dense.cpp:31]   --->   Operation 96 'fexp' 'tmp' <Predicate = true> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 8> <Delay = 22.5>
ST_13 : Operation 97 [2/2] (22.5ns)   --->   "%sum = fadd float %sum_0, %tmp" [dense/dense.cpp:31]   --->   Operation 97 'fadd' 'sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 9> <Delay = 22.5>
ST_14 : Operation 98 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [dense/dense.cpp:30]   --->   Operation 98 'specloopname' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 99 [1/2] (22.5ns)   --->   "%sum = fadd float %sum_0, %tmp" [dense/dense.cpp:31]   --->   Operation 99 'fadd' 'sum' <Predicate = true> <Delay = 22.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 1> <II = 1> <Delay = 22.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 100 [1/1] (0.00ns)   --->   "br label %.preheader1" [dense/dense.cpp:29]   --->   Operation 100 'br' <Predicate = true> <Delay = 0.00>

State 15 <SV = 4> <Delay = 2.32>
ST_15 : Operation 101 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ %j, %4 ], [ 0, %.preheader.preheader ]"   --->   Operation 101 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 102 [1/1] (1.30ns)   --->   "%icmp_ln35 = icmp eq i4 %j_0, -6" [dense/dense.cpp:35]   --->   Operation 102 'icmp' 'icmp_ln35' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 103 [1/1] (0.00ns)   --->   "%empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 103 'speclooptripcount' 'empty_7' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 104 [1/1] (1.73ns)   --->   "%j = add i4 %j_0, 1" [dense/dense.cpp:35]   --->   Operation 104 'add' 'j' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 105 [1/1] (0.00ns)   --->   "br i1 %icmp_ln35, label %5, label %4" [dense/dense.cpp:35]   --->   Operation 105 'br' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln37 = zext i4 %j_0 to i64" [dense/dense.cpp:37]   --->   Operation 106 'zext' 'zext_ln37' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_15 : Operation 107 [1/1] (0.00ns)   --->   "%dense_array_addr_3 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln37" [dense/dense.cpp:37]   --->   Operation 107 'getelementptr' 'dense_array_addr_3' <Predicate = (!icmp_ln35)> <Delay = 0.00>
ST_15 : Operation 108 [2/2] (2.32ns)   --->   "%dense_array_load_1 = load float* %dense_array_addr_3, align 4" [dense/dense.cpp:37]   --->   Operation 108 'load' 'dense_array_load_1' <Predicate = (!icmp_ln35)> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_15 : Operation 109 [1/1] (0.00ns)   --->   "ret void" [dense/dense.cpp:39]   --->   Operation 109 'ret' <Predicate = (icmp_ln35)> <Delay = 0.00>

State 16 <SV = 5> <Delay = 23.2>
ST_16 : Operation 110 [1/2] (2.32ns)   --->   "%dense_array_load_1 = load float* %dense_array_addr_3, align 4" [dense/dense.cpp:37]   --->   Operation 110 'load' 'dense_array_load_1' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_16 : Operation 111 [4/4] (20.8ns)   --->   "%tmp_4 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense/dense.cpp:37]   --->   Operation 111 'fexp' 'tmp_4' <Predicate = true> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 6> <Delay = 20.8>
ST_17 : Operation 112 [3/4] (20.8ns)   --->   "%tmp_4 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense/dense.cpp:37]   --->   Operation 112 'fexp' 'tmp_4' <Predicate = true> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 7> <Delay = 20.8>
ST_18 : Operation 113 [2/4] (20.8ns)   --->   "%tmp_4 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense/dense.cpp:37]   --->   Operation 113 'fexp' 'tmp_4' <Predicate = true> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 8> <Delay = 20.8>
ST_19 : Operation 114 [1/4] (20.8ns)   --->   "%tmp_4 = call float @llvm.exp.f32(float %dense_array_load_1)" [dense/dense.cpp:37]   --->   Operation 114 'fexp' 'tmp_4' <Predicate = true> <Delay = 20.8> <Core = "FExp">   --->   Core 127 'FExp' <Latency = 3> <II = 1> <Delay = 20.8> <FuncUnit> <Opcode : 'fexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 9> <Delay = 23.6>
ST_20 : Operation 115 [6/6] (23.6ns)   --->   "%tmp_5 = fdiv float %tmp_4, %sum_0" [dense/dense.cpp:37]   --->   Operation 115 'fdiv' 'tmp_5' <Predicate = true> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 10> <Delay = 23.6>
ST_21 : Operation 116 [5/6] (23.6ns)   --->   "%tmp_5 = fdiv float %tmp_4, %sum_0" [dense/dense.cpp:37]   --->   Operation 116 'fdiv' 'tmp_5' <Predicate = true> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 11> <Delay = 23.6>
ST_22 : Operation 117 [4/6] (23.6ns)   --->   "%tmp_5 = fdiv float %tmp_4, %sum_0" [dense/dense.cpp:37]   --->   Operation 117 'fdiv' 'tmp_5' <Predicate = true> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 12> <Delay = 23.6>
ST_23 : Operation 118 [3/6] (23.6ns)   --->   "%tmp_5 = fdiv float %tmp_4, %sum_0" [dense/dense.cpp:37]   --->   Operation 118 'fdiv' 'tmp_5' <Predicate = true> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 13> <Delay = 23.6>
ST_24 : Operation 119 [2/6] (23.6ns)   --->   "%tmp_5 = fdiv float %tmp_4, %sum_0" [dense/dense.cpp:37]   --->   Operation 119 'fdiv' 'tmp_5' <Predicate = true> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 14> <Delay = 25.9>
ST_25 : Operation 120 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([16 x i8]* @p_str3) nounwind" [dense/dense.cpp:36]   --->   Operation 120 'specloopname' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 121 [1/6] (23.6ns)   --->   "%tmp_5 = fdiv float %tmp_4, %sum_0" [dense/dense.cpp:37]   --->   Operation 121 'fdiv' 'tmp_5' <Predicate = true> <Delay = 23.6> <Core = "FDiv">   --->   Core 107 'FDiv' <Latency = 5> <II = 1> <Delay = 23.6> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 122 [1/1] (0.00ns)   --->   "%prediction_addr = getelementptr [10 x float]* %prediction, i64 0, i64 %zext_ln37" [dense/dense.cpp:37]   --->   Operation 122 'getelementptr' 'prediction_addr' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 123 [1/1] (2.32ns)   --->   "store float %tmp_5, float* %prediction_addr, align 4" [dense/dense.cpp:37]   --->   Operation 123 'store' <Predicate = true> <Delay = 2.32> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_25 : Operation 124 [1/1] (0.00ns)   --->   "br label %.preheader" [dense/dense.cpp:35]   --->   Operation 124 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ flat_array]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ prediction]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ dense_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000]
specbitsmap_ln0    (specbitsmap      ) [ 00000000000000000000000000]
spectopmodule_ln0  (spectopmodule    ) [ 00000000000000000000000000]
dense_array        (alloca           ) [ 00111111111111111111111111]
br_ln0             (br               ) [ 01100000000000000000000000]
phi_ln10           (phi              ) [ 00100000000000000000000000]
add_ln10           (add              ) [ 01100000000000000000000000]
zext_ln10          (zext             ) [ 00000000000000000000000000]
dense_array_addr   (getelementptr    ) [ 00000000000000000000000000]
store_ln10         (store            ) [ 00000000000000000000000000]
icmp_ln10          (icmp             ) [ 00100000000000000000000000]
specloopname_ln0   (specloopname     ) [ 00000000000000000000000000]
empty              (speclooptripcount) [ 00000000000000000000000000]
br_ln10            (br               ) [ 01100000000000000000000000]
br_ln13            (br               ) [ 00111111000000000000000000]
d_0                (phi              ) [ 00010000000000000000000000]
icmp_ln13          (icmp             ) [ 00011111000000000000000000]
empty_3            (speclooptripcount) [ 00000000000000000000000000]
d                  (add              ) [ 00111111000000000000000000]
br_ln13            (br               ) [ 00000000000000000000000000]
specloopname_ln14  (specloopname     ) [ 00000000000000000000000000]
tmp_1              (specregionbegin  ) [ 00001111000000000000000000]
zext_ln20          (zext             ) [ 00001111000000000000000000]
zext_ln18          (zext             ) [ 00001111000000000000000000]
br_ln18            (br               ) [ 00011111000000000000000000]
br_ln29            (br               ) [ 00011111111111100000000000]
f_0                (phi              ) [ 00001000000000000000000000]
w_sum_0            (phi              ) [ 00001111000000000000000000]
icmp_ln18          (icmp             ) [ 00011111000000000000000000]
empty_4            (speclooptripcount) [ 00000000000000000000000000]
f                  (add              ) [ 00011111000000000000000000]
br_ln18            (br               ) [ 00000000000000000000000000]
zext_ln20_1        (zext             ) [ 00000000000000000000000000]
tmp_3              (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln20_2        (zext             ) [ 00000000000000000000000000]
tmp_6              (bitconcatenate   ) [ 00000000000000000000000000]
zext_ln20_3        (zext             ) [ 00000000000000000000000000]
add_ln20           (add              ) [ 00000000000000000000000000]
add_ln20_1         (add              ) [ 00000000000000000000000000]
zext_ln20_4        (zext             ) [ 00000000000000000000000000]
dense_weights_addr (getelementptr    ) [ 00000100000000000000000000]
flat_array_addr    (getelementptr    ) [ 00000100000000000000000000]
dense_array_addr_2 (getelementptr    ) [ 00000000000000000000000000]
store_ln23         (store            ) [ 00000000000000000000000000]
empty_5            (specregionend    ) [ 00000000000000000000000000]
br_ln13            (br               ) [ 00111111000000000000000000]
dense_weights_load (load             ) [ 00000010000000000000000000]
flat_array_load    (load             ) [ 00000010000000000000000000]
tmp_2              (fmul             ) [ 00000001000000000000000000]
specloopname_ln19  (specloopname     ) [ 00000000000000000000000000]
w_sum              (fadd             ) [ 00011111000000000000000000]
br_ln18            (br               ) [ 00011111000000000000000000]
sum_0              (phi              ) [ 00000000111111111111111111]
i_0                (phi              ) [ 00000000100000000000000000]
icmp_ln29          (icmp             ) [ 00000000111111100000000000]
empty_6            (speclooptripcount) [ 00000000000000000000000000]
i                  (add              ) [ 00010000111111100000000000]
br_ln29            (br               ) [ 00000000000000000000000000]
zext_ln31          (zext             ) [ 00000000000000000000000000]
dense_array_addr_1 (getelementptr    ) [ 00000000010000000000000000]
br_ln35            (br               ) [ 00000000111111111111111111]
dense_array_load   (load             ) [ 00000000001110000000000000]
tmp                (fexp             ) [ 00000000000001100000000000]
specloopname_ln30  (specloopname     ) [ 00000000000000000000000000]
sum                (fadd             ) [ 00010000111111100000000000]
br_ln29            (br               ) [ 00010000111111100000000000]
j_0                (phi              ) [ 00000000000000010000000000]
icmp_ln35          (icmp             ) [ 00000000000000011111111111]
empty_7            (speclooptripcount) [ 00000000000000000000000000]
j                  (add              ) [ 00000000100000011111111111]
br_ln35            (br               ) [ 00000000000000000000000000]
zext_ln37          (zext             ) [ 00000000000000001111111111]
dense_array_addr_3 (getelementptr    ) [ 00000000000000001000000000]
ret_ln39           (ret              ) [ 00000000000000000000000000]
dense_array_load_1 (load             ) [ 00000000000000000111000000]
tmp_4              (fexp             ) [ 00000000000000000000111111]
specloopname_ln36  (specloopname     ) [ 00000000000000000000000000]
tmp_5              (fdiv             ) [ 00000000000000000000000000]
prediction_addr    (getelementptr    ) [ 00000000000000000000000000]
store_ln37         (store            ) [ 00000000000000000000000000]
br_ln35            (br               ) [ 00000000100000011111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="flat_array">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="flat_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="prediction">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="prediction"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="dense_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="dense_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="memset_dense_array_s"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i14.i11.i3"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i11.i1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.exp.f32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="dense_array_alloca_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="dense_array/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="dense_array_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="4" slack="0"/>
<pin id="72" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr/2 "/>
</bind>
</comp>

<comp id="74" class="1004" name="grp_access_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="4" slack="0"/>
<pin id="76" dir="0" index="1" bw="32" slack="0"/>
<pin id="77" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="78" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln10/2 store_ln23/4 dense_array_load/8 dense_array_load_1/15 "/>
</bind>
</comp>

<comp id="81" class="1004" name="dense_weights_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="15" slack="0"/>
<pin id="85" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_weights_addr/4 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_access_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="14" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="92" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="dense_weights_load/4 "/>
</bind>
</comp>

<comp id="94" class="1004" name="flat_array_addr_gep_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="32" slack="0"/>
<pin id="96" dir="0" index="1" bw="1" slack="0"/>
<pin id="97" dir="0" index="2" bw="11" slack="0"/>
<pin id="98" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="flat_array_addr/4 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="11" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="flat_array_load/4 "/>
</bind>
</comp>

<comp id="107" class="1004" name="dense_array_addr_2_gep_fu_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="109" dir="0" index="1" bw="1" slack="0"/>
<pin id="110" dir="0" index="2" bw="4" slack="1"/>
<pin id="111" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr_2/4 "/>
</bind>
</comp>

<comp id="114" class="1004" name="dense_array_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="4" slack="0"/>
<pin id="118" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr_1/8 "/>
</bind>
</comp>

<comp id="121" class="1004" name="dense_array_addr_3_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="4" slack="0"/>
<pin id="125" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="dense_array_addr_3/15 "/>
</bind>
</comp>

<comp id="128" class="1004" name="prediction_addr_gep_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="0" index="1" bw="1" slack="0"/>
<pin id="131" dir="0" index="2" bw="4" slack="10"/>
<pin id="132" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="prediction_addr/25 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln37_access_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="4" slack="0"/>
<pin id="137" dir="0" index="1" bw="32" slack="0"/>
<pin id="138" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/25 "/>
</bind>
</comp>

<comp id="141" class="1005" name="phi_ln10_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="4" slack="1"/>
<pin id="143" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="phi_ln10 (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="phi_ln10_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="4" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_ln10/2 "/>
</bind>
</comp>

<comp id="152" class="1005" name="d_0_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="4" slack="1"/>
<pin id="154" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="d_0 (phireg) "/>
</bind>
</comp>

<comp id="156" class="1004" name="d_0_phi_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="4" slack="0"/>
<pin id="158" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="1" slack="1"/>
<pin id="160" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="161" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="d_0/3 "/>
</bind>
</comp>

<comp id="163" class="1005" name="f_0_reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="11" slack="1"/>
<pin id="165" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="167" class="1004" name="f_0_phi_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="170" dir="0" index="2" bw="11" slack="0"/>
<pin id="171" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="172" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/4 "/>
</bind>
</comp>

<comp id="174" class="1005" name="w_sum_0_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="1"/>
<pin id="176" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_0 (phireg) "/>
</bind>
</comp>

<comp id="178" class="1004" name="w_sum_0_phi_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="1"/>
<pin id="180" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="181" dir="0" index="2" bw="32" slack="1"/>
<pin id="182" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="183" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_0/4 "/>
</bind>
</comp>

<comp id="187" class="1005" name="sum_0_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="1"/>
<pin id="189" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum_0 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="sum_0_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="32" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="32" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sum_0/8 "/>
</bind>
</comp>

<comp id="199" class="1005" name="i_0_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="1"/>
<pin id="201" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="i_0_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="4" slack="0"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="1" slack="1"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/8 "/>
</bind>
</comp>

<comp id="210" class="1005" name="j_0_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="4" slack="1"/>
<pin id="212" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="j_0_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="4" slack="0"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="1" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/15 "/>
</bind>
</comp>

<comp id="221" class="1004" name="grp_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="32" slack="2"/>
<pin id="223" dir="0" index="1" bw="32" slack="0"/>
<pin id="224" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum/6 sum/13 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="32" slack="0"/>
<pin id="229" dir="0" index="1" bw="32" slack="0"/>
<pin id="230" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_2/5 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="32" slack="1"/>
<pin id="236" dir="0" index="1" bw="32" slack="6"/>
<pin id="237" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fdiv(16) " fcode="fdiv"/>
<opset="tmp_5/20 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="0"/>
<pin id="243" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fexp(507) " fcode="fexp"/>
<opset="tmp/9 tmp_4/16 "/>
</bind>
</comp>

<comp id="246" class="1005" name="reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="32" slack="1"/>
<pin id="248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_load dense_array_load_1 "/>
</bind>
</comp>

<comp id="251" class="1005" name="reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="32" slack="1"/>
<pin id="253" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp tmp_4 "/>
</bind>
</comp>

<comp id="257" class="1004" name="add_ln10_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="4" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="zext_ln10_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="4" slack="0"/>
<pin id="265" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="icmp_ln10_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="4" slack="0"/>
<pin id="270" dir="0" index="1" bw="4" slack="0"/>
<pin id="271" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln10/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln13_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="4" slack="0"/>
<pin id="276" dir="0" index="1" bw="4" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln13/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="d_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="4" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="zext_ln20_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="4" slack="0"/>
<pin id="288" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20/3 "/>
</bind>
</comp>

<comp id="290" class="1004" name="zext_ln18_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="4" slack="0"/>
<pin id="292" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/3 "/>
</bind>
</comp>

<comp id="294" class="1004" name="icmp_ln18_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="11" slack="0"/>
<pin id="296" dir="0" index="1" bw="10" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="f_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="11" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/4 "/>
</bind>
</comp>

<comp id="306" class="1004" name="zext_ln20_1_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="11" slack="0"/>
<pin id="308" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_1/4 "/>
</bind>
</comp>

<comp id="311" class="1004" name="tmp_3_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="14" slack="0"/>
<pin id="313" dir="0" index="1" bw="11" slack="0"/>
<pin id="314" dir="0" index="2" bw="1" slack="0"/>
<pin id="315" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="319" class="1004" name="zext_ln20_2_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="14" slack="0"/>
<pin id="321" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_2/4 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_6_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="12" slack="0"/>
<pin id="325" dir="0" index="1" bw="11" slack="0"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="zext_ln20_3_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="12" slack="0"/>
<pin id="333" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_3/4 "/>
</bind>
</comp>

<comp id="335" class="1004" name="add_ln20_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="12" slack="0"/>
<pin id="337" dir="0" index="1" bw="14" slack="0"/>
<pin id="338" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/4 "/>
</bind>
</comp>

<comp id="341" class="1004" name="add_ln20_1_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="15" slack="0"/>
<pin id="343" dir="0" index="1" bw="4" slack="1"/>
<pin id="344" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20_1/4 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln20_4_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="15" slack="0"/>
<pin id="348" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln20_4/4 "/>
</bind>
</comp>

<comp id="351" class="1004" name="icmp_ln29_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="4" slack="0"/>
<pin id="353" dir="0" index="1" bw="4" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln29/8 "/>
</bind>
</comp>

<comp id="357" class="1004" name="i_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="4" slack="0"/>
<pin id="359" dir="0" index="1" bw="1" slack="0"/>
<pin id="360" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/8 "/>
</bind>
</comp>

<comp id="363" class="1004" name="zext_ln31_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="4" slack="0"/>
<pin id="365" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln31/8 "/>
</bind>
</comp>

<comp id="368" class="1004" name="icmp_ln35_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="0"/>
<pin id="370" dir="0" index="1" bw="4" slack="0"/>
<pin id="371" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln35/15 "/>
</bind>
</comp>

<comp id="374" class="1004" name="j_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/15 "/>
</bind>
</comp>

<comp id="380" class="1004" name="zext_ln37_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln37/15 "/>
</bind>
</comp>

<comp id="385" class="1005" name="add_ln10_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="4" slack="0"/>
<pin id="387" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="add_ln10 "/>
</bind>
</comp>

<comp id="396" class="1005" name="d_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="401" class="1005" name="zext_ln20_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="64" slack="1"/>
<pin id="403" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln20 "/>
</bind>
</comp>

<comp id="406" class="1005" name="zext_ln18_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="15" slack="1"/>
<pin id="408" dir="1" index="1" bw="15" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln18 "/>
</bind>
</comp>

<comp id="414" class="1005" name="f_reg_414">
<pin_list>
<pin id="415" dir="0" index="0" bw="11" slack="0"/>
<pin id="416" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="419" class="1005" name="dense_weights_addr_reg_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="14" slack="1"/>
<pin id="421" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="dense_weights_addr "/>
</bind>
</comp>

<comp id="424" class="1005" name="flat_array_addr_reg_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="11" slack="1"/>
<pin id="426" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_addr "/>
</bind>
</comp>

<comp id="429" class="1005" name="dense_weights_load_reg_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="32" slack="1"/>
<pin id="431" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dense_weights_load "/>
</bind>
</comp>

<comp id="434" class="1005" name="flat_array_load_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="32" slack="1"/>
<pin id="436" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="flat_array_load "/>
</bind>
</comp>

<comp id="439" class="1005" name="tmp_2_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="32" slack="1"/>
<pin id="441" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="444" class="1005" name="w_sum_reg_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="32" slack="1"/>
<pin id="446" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum "/>
</bind>
</comp>

<comp id="452" class="1005" name="i_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="4" slack="0"/>
<pin id="454" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="457" class="1005" name="dense_array_addr_1_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="4" slack="1"/>
<pin id="459" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_addr_1 "/>
</bind>
</comp>

<comp id="462" class="1005" name="sum_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="32" slack="1"/>
<pin id="464" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sum "/>
</bind>
</comp>

<comp id="470" class="1005" name="j_reg_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="4" slack="0"/>
<pin id="472" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="475" class="1005" name="zext_ln37_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="10"/>
<pin id="477" dir="1" index="1" bw="64" slack="10"/>
</pin_list>
<bind>
<opset="zext_ln37 "/>
</bind>
</comp>

<comp id="480" class="1005" name="dense_array_addr_3_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="4" slack="1"/>
<pin id="482" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="dense_array_addr_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="67"><net_src comp="12" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="18" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="79"><net_src comp="20" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="86"><net_src comp="4" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="18" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="81" pin="3"/><net_sink comp="88" pin=0"/></net>

<net id="99"><net_src comp="0" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="18" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="106"><net_src comp="94" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="107" pin=1"/></net>

<net id="113"><net_src comp="107" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="119"><net_src comp="18" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="120"><net_src comp="114" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="126"><net_src comp="18" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="127"><net_src comp="121" pin="3"/><net_sink comp="74" pin=0"/></net>

<net id="133"><net_src comp="2" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="18" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="128" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="144"><net_src comp="14" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="155"><net_src comp="14" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="162"><net_src comp="152" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="166"><net_src comp="38" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="173"><net_src comp="163" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="177"><net_src comp="20" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="178" pin="4"/><net_sink comp="74" pin=1"/></net>

<net id="186"><net_src comp="178" pin="4"/><net_sink comp="174" pin=0"/></net>

<net id="190"><net_src comp="20" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="198"><net_src comp="191" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="202"><net_src comp="14" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="213"><net_src comp="14" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="225"><net_src comp="174" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="226"><net_src comp="187" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="227" pin="2"/><net_sink comp="221" pin=1"/></net>

<net id="232"><net_src comp="88" pin="3"/><net_sink comp="227" pin=0"/></net>

<net id="233"><net_src comp="101" pin="3"/><net_sink comp="227" pin=1"/></net>

<net id="238"><net_src comp="234" pin="2"/><net_sink comp="135" pin=1"/></net>

<net id="239"><net_src comp="187" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="58" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="74" pin="3"/><net_sink comp="240" pin=1"/></net>

<net id="249"><net_src comp="74" pin="3"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="240" pin=1"/></net>

<net id="254"><net_src comp="240" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="256"><net_src comp="251" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="261"><net_src comp="145" pin="4"/><net_sink comp="257" pin=0"/></net>

<net id="262"><net_src comp="16" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="266"><net_src comp="145" pin="4"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="272"><net_src comp="145" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="22" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="278"><net_src comp="156" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="32" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="284"><net_src comp="156" pin="4"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="16" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="156" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="293"><net_src comp="156" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="298"><net_src comp="167" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="40" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="167" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="44" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="309"><net_src comp="167" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="310"><net_src comp="306" pin="1"/><net_sink comp="94" pin=2"/></net>

<net id="316"><net_src comp="46" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="167" pin="4"/><net_sink comp="311" pin=1"/></net>

<net id="318"><net_src comp="48" pin="0"/><net_sink comp="311" pin=2"/></net>

<net id="322"><net_src comp="311" pin="3"/><net_sink comp="319" pin=0"/></net>

<net id="328"><net_src comp="50" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="167" pin="4"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="52" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="334"><net_src comp="323" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="339"><net_src comp="331" pin="1"/><net_sink comp="335" pin=0"/></net>

<net id="340"><net_src comp="319" pin="1"/><net_sink comp="335" pin=1"/></net>

<net id="345"><net_src comp="335" pin="2"/><net_sink comp="341" pin=0"/></net>

<net id="349"><net_src comp="341" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="350"><net_src comp="346" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="355"><net_src comp="203" pin="4"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="32" pin="0"/><net_sink comp="351" pin=1"/></net>

<net id="361"><net_src comp="203" pin="4"/><net_sink comp="357" pin=0"/></net>

<net id="362"><net_src comp="16" pin="0"/><net_sink comp="357" pin=1"/></net>

<net id="366"><net_src comp="203" pin="4"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="372"><net_src comp="214" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="32" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="214" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="16" pin="0"/><net_sink comp="374" pin=1"/></net>

<net id="383"><net_src comp="214" pin="4"/><net_sink comp="380" pin=0"/></net>

<net id="384"><net_src comp="380" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="388"><net_src comp="257" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="399"><net_src comp="280" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="404"><net_src comp="286" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="107" pin=2"/></net>

<net id="409"><net_src comp="290" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="341" pin=1"/></net>

<net id="417"><net_src comp="300" pin="2"/><net_sink comp="414" pin=0"/></net>

<net id="418"><net_src comp="414" pin="1"/><net_sink comp="167" pin=2"/></net>

<net id="422"><net_src comp="81" pin="3"/><net_sink comp="419" pin=0"/></net>

<net id="423"><net_src comp="419" pin="1"/><net_sink comp="88" pin=0"/></net>

<net id="427"><net_src comp="94" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="428"><net_src comp="424" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="432"><net_src comp="88" pin="3"/><net_sink comp="429" pin=0"/></net>

<net id="433"><net_src comp="429" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="437"><net_src comp="101" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="442"><net_src comp="227" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="221" pin=1"/></net>

<net id="447"><net_src comp="221" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="448"><net_src comp="444" pin="1"/><net_sink comp="178" pin=2"/></net>

<net id="455"><net_src comp="357" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="460"><net_src comp="114" pin="3"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="74" pin=0"/></net>

<net id="465"><net_src comp="221" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="466"><net_src comp="462" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="473"><net_src comp="374" pin="2"/><net_sink comp="470" pin=0"/></net>

<net id="474"><net_src comp="470" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="478"><net_src comp="380" pin="1"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="483"><net_src comp="121" pin="3"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="74" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: prediction | {25 }
 - Input state : 
	Port: dense : flat_array | {4 5 }
	Port: dense : dense_weights | {4 5 }
  - Chain level:
	State 1
	State 2
		add_ln10 : 1
		zext_ln10 : 1
		dense_array_addr : 2
		store_ln10 : 3
		icmp_ln10 : 1
		br_ln10 : 2
	State 3
		icmp_ln13 : 1
		d : 1
		br_ln13 : 2
		zext_ln20 : 1
		zext_ln18 : 1
	State 4
		icmp_ln18 : 1
		f : 1
		br_ln18 : 2
		zext_ln20_1 : 1
		tmp_3 : 1
		zext_ln20_2 : 2
		tmp_6 : 1
		zext_ln20_3 : 2
		add_ln20 : 3
		add_ln20_1 : 4
		zext_ln20_4 : 5
		dense_weights_addr : 6
		dense_weights_load : 7
		flat_array_addr : 2
		flat_array_load : 3
		store_ln23 : 1
	State 5
		tmp_2 : 1
	State 6
		w_sum : 1
	State 7
	State 8
		icmp_ln29 : 1
		i : 1
		br_ln29 : 2
		zext_ln31 : 1
		dense_array_addr_1 : 2
		dense_array_load : 3
	State 9
		tmp : 1
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
		icmp_ln35 : 1
		j : 1
		br_ln35 : 2
		zext_ln37 : 1
		dense_array_addr_3 : 2
		dense_array_load_1 : 3
	State 16
		tmp_4 : 1
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
		store_ln37 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |  DSP48E |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   fdiv   |     grp_fu_234     |    0    |   268   |   978   |
|----------|--------------------|---------|---------|---------|
|   fexp   |     grp_fu_240     |    7    |   144   |   866   |
|----------|--------------------|---------|---------|---------|
|   fadd   |     grp_fu_221     |    2    |   177   |   385   |
|----------|--------------------|---------|---------|---------|
|   fmul   |     grp_fu_227     |    3    |   128   |   320   |
|----------|--------------------|---------|---------|---------|
|          |   add_ln10_fu_257  |    0    |    0    |    13   |
|          |      d_fu_280      |    0    |    0    |    13   |
|          |      f_fu_300      |    0    |    0    |    13   |
|    add   |   add_ln20_fu_335  |    0    |    0    |    15   |
|          |  add_ln20_1_fu_341 |    0    |    0    |    15   |
|          |      i_fu_357      |    0    |    0    |    13   |
|          |      j_fu_374      |    0    |    0    |    13   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln10_fu_268  |    0    |    0    |    9    |
|          |  icmp_ln13_fu_274  |    0    |    0    |    9    |
|   icmp   |  icmp_ln18_fu_294  |    0    |    0    |    13   |
|          |  icmp_ln29_fu_351  |    0    |    0    |    9    |
|          |  icmp_ln35_fu_368  |    0    |    0    |    9    |
|----------|--------------------|---------|---------|---------|
|          |  zext_ln10_fu_263  |    0    |    0    |    0    |
|          |  zext_ln20_fu_286  |    0    |    0    |    0    |
|          |  zext_ln18_fu_290  |    0    |    0    |    0    |
|          | zext_ln20_1_fu_306 |    0    |    0    |    0    |
|   zext   | zext_ln20_2_fu_319 |    0    |    0    |    0    |
|          | zext_ln20_3_fu_331 |    0    |    0    |    0    |
|          | zext_ln20_4_fu_346 |    0    |    0    |    0    |
|          |  zext_ln31_fu_363  |    0    |    0    |    0    |
|          |  zext_ln37_fu_380  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|bitconcatenate|    tmp_3_fu_311    |    0    |    0    |    0    |
|          |    tmp_6_fu_323    |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    12   |   717   |   2693  |
|----------|--------------------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |  URAM  |
+-------------+--------+--------+--------+--------+
| dense_array |    0   |   64   |    5   |    0   |
|dense_weights|   32   |    0   |    0   |    -   |
+-------------+--------+--------+--------+--------+
|    Total    |   32   |   64   |    5   |    0   |
+-------------+--------+--------+--------+--------+

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|     add_ln10_reg_385     |    4   |
|        d_0_reg_152       |    4   |
|         d_reg_396        |    4   |
|dense_array_addr_1_reg_457|    4   |
|dense_array_addr_3_reg_480|    4   |
|dense_weights_addr_reg_419|   14   |
|dense_weights_load_reg_429|   32   |
|        f_0_reg_163       |   11   |
|         f_reg_414        |   11   |
|  flat_array_addr_reg_424 |   11   |
|  flat_array_load_reg_434 |   32   |
|        i_0_reg_199       |    4   |
|         i_reg_452        |    4   |
|        j_0_reg_210       |    4   |
|         j_reg_470        |    4   |
|     phi_ln10_reg_141     |    4   |
|          reg_246         |   32   |
|          reg_251         |   32   |
|       sum_0_reg_187      |   32   |
|        sum_reg_462       |   32   |
|       tmp_2_reg_439      |   32   |
|      w_sum_0_reg_174     |   32   |
|       w_sum_reg_444      |   32   |
|     zext_ln18_reg_406    |   15   |
|     zext_ln20_reg_401    |   64   |
|     zext_ln37_reg_475    |   64   |
+--------------------------+--------+
|           Total          |   518  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_74 |  p0  |   6  |   4  |   24   ||    33   |
|  grp_access_fu_74 |  p1  |   2  |  32  |   64   ||    9    |
|  grp_access_fu_88 |  p0  |   2  |  14  |   28   ||    9    |
| grp_access_fu_101 |  p0  |   2  |  11  |   22   ||    9    |
|  w_sum_0_reg_174  |  p0  |   2  |  32  |   64   ||    9    |
|   sum_0_reg_187   |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_221    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_221    |  p1  |   3  |  32  |   96   ||    15   |
|     grp_fu_227    |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_227    |  p1  |   2  |  32  |   64   ||    9    |
|     grp_fu_240    |  p1  |   2  |  32  |   64   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   618  || 19.6877 ||   129   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    -   |   12   |    -   |   717  |  2693  |    -   |
|   Memory  |   32   |    -   |    -   |   64   |    5   |    0   |
|Multiplexer|    -   |    -   |   19   |    -   |   129  |    -   |
|  Register |    -   |    -   |    -   |   518  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   32   |   12   |   19   |  1299  |  2827  |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
