--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1618 paths analyzed, 142 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.483ns.
--------------------------------------------------------------------------------
Slack:                  3.517ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_22 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.328ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (1.574 - 1.694)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_22 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y75.CQ      Tcko                  0.456   df/count<23>
                                                       df/count_22
    SLICE_X73Y75.D3      net (fanout=2)        0.940   df/count<22>
    SLICE_X73Y75.D       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>1
                                                       df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X73Y73.B1      net (fanout=1)        0.976   df/count[31]_GND_5_o_equal_2_o<31>1
    SLICE_X73Y73.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X73Y72.B1      net (fanout=2)        0.829   df/count[31]_GND_5_o_equal_2_o
    SLICE_X73Y72.BMUX    Tilo                  0.360   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.685   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      6.328ns (1.898ns logic, 4.430ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack:                  3.544ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_4 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.299ns (Levels of Logic = 3)
  Clock Path Skew:      -0.122ns (1.574 - 1.696)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_4 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y73.CQ      Tcko                  0.456   df/count<4>
                                                       df/count_4
    SLICE_X73Y70.A1      net (fanout=2)        1.106   df/count<4>
    SLICE_X73Y70.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>2
                                                       df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X73Y73.B3      net (fanout=1)        0.781   df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X73Y73.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X73Y72.B1      net (fanout=2)        0.829   df/count[31]_GND_5_o_equal_2_o
    SLICE_X73Y72.BMUX    Tilo                  0.360   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.685   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      6.299ns (1.898ns logic, 4.401ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack:                  3.596ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_23 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.249ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (1.574 - 1.694)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_23 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y75.DQ      Tcko                  0.456   df/count<23>
                                                       df/count_23
    SLICE_X73Y75.D2      net (fanout=2)        0.861   df/count<23>
    SLICE_X73Y75.D       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>1
                                                       df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X73Y73.B1      net (fanout=1)        0.976   df/count[31]_GND_5_o_equal_2_o<31>1
    SLICE_X73Y73.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X73Y72.B1      net (fanout=2)        0.829   df/count[31]_GND_5_o_equal_2_o
    SLICE_X73Y72.BMUX    Tilo                  0.360   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.685   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      6.249ns (1.898ns logic, 4.351ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack:                  3.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_28 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.195ns (Levels of Logic = 3)
  Clock Path Skew:      -0.123ns (1.574 - 1.697)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_28 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y77.AQ      Tcko                  0.456   df/count<31>
                                                       df/count_28
    SLICE_X73Y76.A2      net (fanout=2)        0.813   df/count<28>
    SLICE_X73Y76.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>4
                                                       df/count[31]_GND_5_o_equal_2_o<31>5
    SLICE_X73Y73.B2      net (fanout=1)        0.970   df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X73Y73.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X73Y72.B1      net (fanout=2)        0.829   df/count[31]_GND_5_o_equal_2_o
    SLICE_X73Y72.BMUX    Tilo                  0.360   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.685   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      6.195ns (1.898ns logic, 4.297ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack:                  3.766ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_25 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.077ns (Levels of Logic = 3)
  Clock Path Skew:      -0.122ns (1.574 - 1.696)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_25 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y76.BQ      Tcko                  0.456   df/count<27>
                                                       df/count_25
    SLICE_X73Y76.A3      net (fanout=2)        0.695   df/count<25>
    SLICE_X73Y76.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>4
                                                       df/count[31]_GND_5_o_equal_2_o<31>5
    SLICE_X73Y73.B2      net (fanout=1)        0.970   df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X73Y73.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X73Y72.B1      net (fanout=2)        0.829   df/count[31]_GND_5_o_equal_2_o
    SLICE_X73Y72.BMUX    Tilo                  0.360   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.685   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      6.077ns (1.898ns logic, 4.179ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  3.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_20 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.074ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (1.574 - 1.694)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_20 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y75.AQ      Tcko                  0.456   df/count<23>
                                                       df/count_20
    SLICE_X73Y75.D1      net (fanout=2)        0.686   df/count<20>
    SLICE_X73Y75.D       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>1
                                                       df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X73Y73.B1      net (fanout=1)        0.976   df/count[31]_GND_5_o_equal_2_o<31>1
    SLICE_X73Y73.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X73Y72.B1      net (fanout=2)        0.829   df/count[31]_GND_5_o_equal_2_o
    SLICE_X73Y72.BMUX    Tilo                  0.360   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.685   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      6.074ns (1.898ns logic, 4.176ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------
Slack:                  3.782ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_27 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.061ns (Levels of Logic = 3)
  Clock Path Skew:      -0.122ns (1.574 - 1.696)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_27 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y76.DQ      Tcko                  0.456   df/count<27>
                                                       df/count_27
    SLICE_X73Y76.A1      net (fanout=2)        0.679   df/count<27>
    SLICE_X73Y76.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>4
                                                       df/count[31]_GND_5_o_equal_2_o<31>5
    SLICE_X73Y73.B2      net (fanout=1)        0.970   df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X73Y73.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X73Y72.B1      net (fanout=2)        0.829   df/count[31]_GND_5_o_equal_2_o
    SLICE_X73Y72.BMUX    Tilo                  0.360   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.685   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      6.061ns (1.898ns logic, 4.163ns route)
                                                       (31.3% logic, 68.7% route)

--------------------------------------------------------------------------------
Slack:                  3.828ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_10 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.014ns (Levels of Logic = 3)
  Clock Path Skew:      -0.123ns (1.574 - 1.697)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_10 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y72.CQ      Tcko                  0.456   df/count<11>
                                                       df/count_10
    SLICE_X73Y72.A2      net (fanout=2)        0.859   df/count<10>
    SLICE_X73Y72.A       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X73Y73.B4      net (fanout=1)        0.743   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X73Y73.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X73Y72.B1      net (fanout=2)        0.829   df/count[31]_GND_5_o_equal_2_o
    SLICE_X73Y72.BMUX    Tilo                  0.360   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.685   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      6.014ns (1.898ns logic, 4.116ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  3.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_5 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.003ns (Levels of Logic = 3)
  Clock Path Skew:      -0.126ns (1.574 - 1.700)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_5 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y71.BQ      Tcko                  0.456   df/count<7>
                                                       df/count_5
    SLICE_X73Y70.A2      net (fanout=2)        0.810   df/count<5>
    SLICE_X73Y70.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>2
                                                       df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X73Y73.B3      net (fanout=1)        0.781   df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X73Y73.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X73Y72.B1      net (fanout=2)        0.829   df/count[31]_GND_5_o_equal_2_o
    SLICE_X73Y72.BMUX    Tilo                  0.360   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.685   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      6.003ns (1.898ns logic, 4.105ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  3.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_18 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      6.004ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (1.574 - 1.694)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_18 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y74.CQ      Tcko                  0.456   df/count<19>
                                                       df/count_18
    SLICE_X73Y75.D4      net (fanout=2)        0.616   df/count<18>
    SLICE_X73Y75.D       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>1
                                                       df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X73Y73.B1      net (fanout=1)        0.976   df/count[31]_GND_5_o_equal_2_o<31>1
    SLICE_X73Y73.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X73Y72.B1      net (fanout=2)        0.829   df/count[31]_GND_5_o_equal_2_o
    SLICE_X73Y72.BMUX    Tilo                  0.360   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.685   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      6.004ns (1.898ns logic, 4.106ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  3.864ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_7 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.975ns (Levels of Logic = 3)
  Clock Path Skew:      -0.126ns (1.574 - 1.700)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_7 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y71.DQ      Tcko                  0.456   df/count<7>
                                                       df/count_7
    SLICE_X73Y72.A1      net (fanout=2)        0.820   df/count<7>
    SLICE_X73Y72.A       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X73Y73.B4      net (fanout=1)        0.743   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X73Y73.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X73Y72.B1      net (fanout=2)        0.829   df/count[31]_GND_5_o_equal_2_o
    SLICE_X73Y72.BMUX    Tilo                  0.360   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.685   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.975ns (1.898ns logic, 4.077ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  3.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_29 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.969ns (Levels of Logic = 3)
  Clock Path Skew:      -0.123ns (1.574 - 1.697)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_29 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y77.BQ      Tcko                  0.456   df/count<31>
                                                       df/count_29
    SLICE_X73Y76.A4      net (fanout=2)        0.587   df/count<29>
    SLICE_X73Y76.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>4
                                                       df/count[31]_GND_5_o_equal_2_o<31>5
    SLICE_X73Y73.B2      net (fanout=1)        0.970   df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X73Y73.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X73Y72.B1      net (fanout=2)        0.829   df/count[31]_GND_5_o_equal_2_o
    SLICE_X73Y72.BMUX    Tilo                  0.360   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.685   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.969ns (1.898ns logic, 4.071ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack:                  3.950ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_1 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.888ns (Levels of Logic = 3)
  Clock Path Skew:      -0.127ns (1.574 - 1.701)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_1 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y70.BQ      Tcko                  0.456   df/count<3>
                                                       df/count_1
    SLICE_X73Y70.A3      net (fanout=2)        0.695   df/count<1>
    SLICE_X73Y70.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>2
                                                       df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X73Y73.B3      net (fanout=1)        0.781   df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X73Y73.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X73Y72.B1      net (fanout=2)        0.829   df/count[31]_GND_5_o_equal_2_o
    SLICE_X73Y72.BMUX    Tilo                  0.360   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.685   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.888ns (1.898ns logic, 3.990ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  3.992ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_9 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.850ns (Levels of Logic = 3)
  Clock Path Skew:      -0.123ns (1.574 - 1.697)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_9 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y72.BQ      Tcko                  0.456   df/count<11>
                                                       df/count_9
    SLICE_X73Y72.A3      net (fanout=2)        0.695   df/count<9>
    SLICE_X73Y72.A       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X73Y73.B4      net (fanout=1)        0.743   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X73Y73.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X73Y72.B1      net (fanout=2)        0.829   df/count[31]_GND_5_o_equal_2_o
    SLICE_X73Y72.BMUX    Tilo                  0.360   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.685   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.850ns (1.898ns logic, 3.952ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------
Slack:                  4.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_19 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.832ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (1.574 - 1.694)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_19 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y74.DQ      Tcko                  0.456   df/count<19>
                                                       df/count_19
    SLICE_X73Y75.D5      net (fanout=2)        0.444   df/count<19>
    SLICE_X73Y75.D       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>1
                                                       df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X73Y73.B1      net (fanout=1)        0.976   df/count[31]_GND_5_o_equal_2_o<31>1
    SLICE_X73Y73.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X73Y72.B1      net (fanout=2)        0.829   df/count[31]_GND_5_o_equal_2_o
    SLICE_X73Y72.BMUX    Tilo                  0.360   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.685   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.832ns (1.898ns logic, 3.934ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  4.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_3 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.782ns (Levels of Logic = 3)
  Clock Path Skew:      -0.127ns (1.574 - 1.701)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_3 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y70.DQ      Tcko                  0.456   df/count<3>
                                                       df/count_3
    SLICE_X73Y70.A4      net (fanout=2)        0.589   df/count<3>
    SLICE_X73Y70.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>2
                                                       df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X73Y73.B3      net (fanout=1)        0.781   df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X73Y73.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X73Y72.B1      net (fanout=2)        0.829   df/count[31]_GND_5_o_equal_2_o
    SLICE_X73Y72.BMUX    Tilo                  0.360   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.685   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.782ns (1.898ns logic, 3.884ns route)
                                                       (32.8% logic, 67.2% route)

--------------------------------------------------------------------------------
Slack:                  4.098ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.744ns (Levels of Logic = 3)
  Clock Path Skew:      -0.123ns (1.574 - 1.697)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y72.DQ      Tcko                  0.456   df/count<11>
                                                       df/count_11
    SLICE_X73Y72.A4      net (fanout=2)        0.589   df/count<11>
    SLICE_X73Y72.A       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X73Y73.B4      net (fanout=1)        0.743   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X73Y73.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X73Y72.B1      net (fanout=2)        0.829   df/count[31]_GND_5_o_equal_2_o
    SLICE_X73Y72.BMUX    Tilo                  0.360   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.685   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.744ns (1.898ns logic, 3.846ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack:                  4.174ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_30 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.668ns (Levels of Logic = 3)
  Clock Path Skew:      -0.123ns (1.574 - 1.697)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_30 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y77.CQ      Tcko                  0.456   df/count<31>
                                                       df/count_30
    SLICE_X73Y73.C4      net (fanout=2)        0.756   df/count<30>
    SLICE_X73Y73.CMUX    Tilo                  0.356   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>6
    SLICE_X73Y73.B5      net (fanout=1)        0.268   df/count[31]_GND_5_o_equal_2_o<31>5
    SLICE_X73Y73.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X73Y72.B1      net (fanout=2)        0.829   df/count[31]_GND_5_o_equal_2_o
    SLICE_X73Y72.BMUX    Tilo                  0.360   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.685   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.668ns (2.130ns logic, 3.538ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack:                  4.185ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_24 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.658ns (Levels of Logic = 3)
  Clock Path Skew:      -0.122ns (1.574 - 1.696)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_24 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y76.AQ      Tcko                  0.456   df/count<27>
                                                       df/count_24
    SLICE_X73Y76.A5      net (fanout=2)        0.276   df/count<24>
    SLICE_X73Y76.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>4
                                                       df/count[31]_GND_5_o_equal_2_o<31>5
    SLICE_X73Y73.B2      net (fanout=1)        0.970   df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X73Y73.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X73Y72.B1      net (fanout=2)        0.829   df/count[31]_GND_5_o_equal_2_o
    SLICE_X73Y72.BMUX    Tilo                  0.360   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.685   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.658ns (1.898ns logic, 3.760ns route)
                                                       (33.5% logic, 66.5% route)

--------------------------------------------------------------------------------
Slack:                  4.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_21 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.555ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (1.574 - 1.694)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_21 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y75.BQ      Tcko                  0.456   df/count<23>
                                                       df/count_21
    SLICE_X73Y75.D6      net (fanout=2)        0.167   df/count<21>
    SLICE_X73Y75.D       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>1
                                                       df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X73Y73.B1      net (fanout=1)        0.976   df/count[31]_GND_5_o_equal_2_o<31>1
    SLICE_X73Y73.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X73Y72.B1      net (fanout=2)        0.829   df/count[31]_GND_5_o_equal_2_o
    SLICE_X73Y72.BMUX    Tilo                  0.360   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.685   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.555ns (1.898ns logic, 3.657ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  4.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_26 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.550ns (Levels of Logic = 3)
  Clock Path Skew:      -0.122ns (1.574 - 1.696)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_26 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y76.CQ      Tcko                  0.456   df/count<27>
                                                       df/count_26
    SLICE_X73Y76.A6      net (fanout=2)        0.168   df/count<26>
    SLICE_X73Y76.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>4
                                                       df/count[31]_GND_5_o_equal_2_o<31>5
    SLICE_X73Y73.B2      net (fanout=1)        0.970   df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X73Y73.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X73Y72.B1      net (fanout=2)        0.829   df/count[31]_GND_5_o_equal_2_o
    SLICE_X73Y72.BMUX    Tilo                  0.360   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.685   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.550ns (1.898ns logic, 3.652ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------
Slack:                  4.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_17 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.513ns (Levels of Logic = 3)
  Clock Path Skew:      -0.120ns (1.574 - 1.694)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_17 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y74.BQ      Tcko                  0.456   df/count<19>
                                                       df/count_17
    SLICE_X73Y73.A2      net (fanout=2)        0.810   df/count<17>
    SLICE_X73Y73.A       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>1
    SLICE_X73Y73.B6      net (fanout=1)        0.291   df/count[31]_GND_5_o_equal_2_o<31>
    SLICE_X73Y73.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X73Y72.B1      net (fanout=2)        0.829   df/count[31]_GND_5_o_equal_2_o
    SLICE_X73Y72.BMUX    Tilo                  0.360   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.685   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.513ns (1.898ns logic, 3.615ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  4.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_0 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.469ns (Levels of Logic = 3)
  Clock Path Skew:      -0.127ns (1.574 - 1.701)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_0 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y70.AQ      Tcko                  0.456   df/count<3>
                                                       df/count_0
    SLICE_X73Y70.A5      net (fanout=2)        0.276   df/count<0>
    SLICE_X73Y70.A       Tilo                  0.124   df/count[31]_GND_5_o_equal_2_o<31>2
                                                       df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X73Y73.B3      net (fanout=1)        0.781   df/count[31]_GND_5_o_equal_2_o<31>2
    SLICE_X73Y73.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X73Y72.B1      net (fanout=2)        0.829   df/count[31]_GND_5_o_equal_2_o
    SLICE_X73Y72.BMUX    Tilo                  0.360   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.685   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.469ns (1.898ns logic, 3.571ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack:                  4.374ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_31 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.468ns (Levels of Logic = 3)
  Clock Path Skew:      -0.123ns (1.574 - 1.697)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_31 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y77.DQ      Tcko                  0.456   df/count<31>
                                                       df/count_31
    SLICE_X73Y73.C5      net (fanout=2)        0.589   df/count<31>
    SLICE_X73Y73.CMUX    Tilo                  0.323   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>6
    SLICE_X73Y73.B5      net (fanout=1)        0.268   df/count[31]_GND_5_o_equal_2_o<31>5
    SLICE_X73Y73.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X73Y72.B1      net (fanout=2)        0.829   df/count[31]_GND_5_o_equal_2_o
    SLICE_X73Y72.BMUX    Tilo                  0.360   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.685   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.468ns (2.097ns logic, 3.371ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack:                  4.375ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_6 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.464ns (Levels of Logic = 3)
  Clock Path Skew:      -0.126ns (1.574 - 1.700)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_6 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X72Y71.CQ      Tcko                  0.456   df/count<7>
                                                       df/count_6
    SLICE_X73Y72.A6      net (fanout=2)        0.309   df/count<6>
    SLICE_X73Y72.A       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_5_o_equal_2_o<31>4
    SLICE_X73Y73.B4      net (fanout=1)        0.743   df/count[31]_GND_5_o_equal_2_o<31>3
    SLICE_X73Y73.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_5_o_equal_2_o<31>7
    SLICE_X73Y72.B1      net (fanout=2)        0.829   df/count[31]_GND_5_o_equal_2_o
    SLICE_X73Y72.BMUX    Tilo                  0.360   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y100.D1     net (fanout=1)        1.685   df/clkout_rstpot
    OLOGIC_X1Y100.CLK    Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.464ns (1.898ns logic, 3.566ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: df/clkout_1/CLK
  Logical resource: df/clkout_1/CK
  Location pin: OLOGIC_X1Y100.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: df/clkout_1/SR
  Logical resource: df/clkout_1/SR
  Location pin: OLOGIC_X1Y100.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: df/led/CLK
  Logical resource: df/led/CK
  Location pin: OLOGIC_X1Y51.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X72Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X72Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X72Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X72Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X72Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_1/CK
  Location pin: SLICE_X72Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X72Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X72Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X72Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X72Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X72Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X72Y70.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_5/CK
  Location pin: SLICE_X72Y71.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_5/CK
  Location pin: SLICE_X72Y71.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_5/CK
  Location pin: SLICE_X72Y71.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X72Y71.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X72Y71.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X72Y71.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X72Y71.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X72Y71.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X72Y71.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.483|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1618 paths, 0 nets, and 102 connections

Design statistics:
   Minimum period:   6.483ns{1}   (Maximum frequency: 154.250MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 21 20:21:11 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 773 MB



