vhdl work "register.vhd"
vhdl work "mux_3to1_16bit.vhd"
vhdl work "demux_3to1_16bit.vhd"
vhdl work "demo_rom.vhd"
vhdl work "control.vhd"
vhdl work "ALU.vhd"
verilog work "cpu.vf"
vhdl work "cpu_tb.vhd"
verilog work "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v"
