Release 10.1.03 - xst K.39 (nt)
Copyright (c) 1995-2008 Xilinx, Inc.  All rights reserved.
--> PMSPEC -- Overriding Xilinx file <C:/Programme/Xilinx/10.1/EDK/virtex2p/data/virtex2p.acd> with local file <C:/Programme/Xilinx/10.1/ISE/virtex2p/data/virtex2p.acd>

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input Format                       : MIXED
Input File Name                    : "opb_bram_if_cntlr_1_bram_wrapper_xst.prj"

---- Target Parameters
Target Device                      : xc2vp30ff896-6
Output File Name                   : "../implementation/opb_bram_if_cntlr_1_bram_wrapper.ngc"

---- Source Options
Top Module Name                    : opb_bram_if_cntlr_1_bram_wrapper

---- Target Options
Add IO Buffers                     : NO

---- General Options
Optimization Goal                  : speed
Netlist Hierarchy                  : as_optimized
Optimization Effort                : 1
Hierarchy Separator                : /

---- Other Options
Cores Search Directories           : {../implementation/opb_bram_if_cntlr_1_bram_wrapper}

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "//afs/tu-chemnitz.de/home/urz/r/rutho/HSC/1/Lab1_Files/Prak1/PPC_ML310_Tutorial_10_1/hdl/elaborate/opb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/opb_bram_if_cntlr_1_bram_elaborate.vhd" in Library opb_bram_if_cntlr_1_bram_elaborate_v1_00_a.
Entity <opb_bram_if_cntlr_1_bram_elaborate> compiled.
Entity <opb_bram_if_cntlr_1_bram_elaborate> (Architecture <STRUCTURE>) compiled.
Compiling vhdl file "//afs/tu-chemnitz.de/home/urz/r/rutho/HSC/1/Lab1_Files/Prak1/PPC_ML310_Tutorial_10_1/hdl/opb_bram_if_cntlr_1_bram_wrapper.vhd" in Library work.
Entity <opb_bram_if_cntlr_1_bram_wrapper> compiled.
Entity <opb_bram_if_cntlr_1_bram_wrapper> (Architecture <STRUCTURE>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <opb_bram_if_cntlr_1_bram_wrapper> in library <work> (architecture <STRUCTURE>).

Analyzing hierarchy for entity <opb_bram_if_cntlr_1_bram_elaborate> in library <opb_bram_if_cntlr_1_bram_elaborate_v1_00_a> (architecture <STRUCTURE>) with generics.
	C_FAMILY = "virtex2p"
	C_MEMSIZE = 8192
	C_NUM_WE = 4
	C_PORT_AWIDTH = 32
	C_PORT_DWIDTH = 32


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <opb_bram_if_cntlr_1_bram_wrapper> in library <work> (Architecture <STRUCTURE>).
    Set user-defined property "KEEP_HIERARCHY =  yes" for unit <opb_bram_if_cntlr_1_bram_wrapper>.
    Set user-defined property "KEEP_HIERARCHY =  yes" for unit <opb_bram_if_cntlr_1_bram_elaborate>.
Entity <opb_bram_if_cntlr_1_bram_wrapper> analyzed. Unit <opb_bram_if_cntlr_1_bram_wrapper> generated.

Analyzing generic Entity <opb_bram_if_cntlr_1_bram_elaborate> in library <opb_bram_if_cntlr_1_bram_elaborate_v1_00_a> (Architecture <STRUCTURE>).
	C_FAMILY = "virtex2p"
	C_MEMSIZE = 8192
	C_NUM_WE = 4
	C_PORT_AWIDTH = 32
	C_PORT_DWIDTH = 32
WARNING:Xst:753 - "//afs/tu-chemnitz.de/home/urz/r/rutho/HSC/1/Lab1_Files/Prak1/PPC_ML310_Tutorial_10_1/hdl/elaborate/opb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/opb_bram_if_cntlr_1_bram_elaborate.vhd" line 87: Unconnected output port 'DOPA' of component 'RAMB16_S9_S9'.
WARNING:Xst:753 - "//afs/tu-chemnitz.de/home/urz/r/rutho/HSC/1/Lab1_Files/Prak1/PPC_ML310_Tutorial_10_1/hdl/elaborate/opb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/opb_bram_if_cntlr_1_bram_elaborate.vhd" line 87: Unconnected output port 'DOPB' of component 'RAMB16_S9_S9'.
WARNING:Xst:2211 - "//afs/tu-chemnitz.de/home/urz/r/rutho/HSC/1/Lab1_Files/Prak1/PPC_ML310_Tutorial_10_1/hdl/elaborate/opb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/opb_bram_if_cntlr_1_bram_elaborate.vhd" line 87: Instantiating black box module <RAMB16_S9_S9>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <ramb16_s9_s9_0> in unit <opb_bram_if_cntlr_1_bram_elaborate>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <ramb16_s9_s9_0> in unit <opb_bram_if_cntlr_1_bram_elaborate>.
WARNING:Xst:753 - "//afs/tu-chemnitz.de/home/urz/r/rutho/HSC/1/Lab1_Files/Prak1/PPC_ML310_Tutorial_10_1/hdl/elaborate/opb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/opb_bram_if_cntlr_1_bram_elaborate.vhd" line 113: Unconnected output port 'DOPA' of component 'RAMB16_S9_S9'.
WARNING:Xst:753 - "//afs/tu-chemnitz.de/home/urz/r/rutho/HSC/1/Lab1_Files/Prak1/PPC_ML310_Tutorial_10_1/hdl/elaborate/opb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/opb_bram_if_cntlr_1_bram_elaborate.vhd" line 113: Unconnected output port 'DOPB' of component 'RAMB16_S9_S9'.
WARNING:Xst:2211 - "//afs/tu-chemnitz.de/home/urz/r/rutho/HSC/1/Lab1_Files/Prak1/PPC_ML310_Tutorial_10_1/hdl/elaborate/opb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/opb_bram_if_cntlr_1_bram_elaborate.vhd" line 113: Instantiating black box module <RAMB16_S9_S9>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <ramb16_s9_s9_1> in unit <opb_bram_if_cntlr_1_bram_elaborate>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <ramb16_s9_s9_1> in unit <opb_bram_if_cntlr_1_bram_elaborate>.
WARNING:Xst:753 - "//afs/tu-chemnitz.de/home/urz/r/rutho/HSC/1/Lab1_Files/Prak1/PPC_ML310_Tutorial_10_1/hdl/elaborate/opb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/opb_bram_if_cntlr_1_bram_elaborate.vhd" line 139: Unconnected output port 'DOPA' of component 'RAMB16_S9_S9'.
WARNING:Xst:753 - "//afs/tu-chemnitz.de/home/urz/r/rutho/HSC/1/Lab1_Files/Prak1/PPC_ML310_Tutorial_10_1/hdl/elaborate/opb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/opb_bram_if_cntlr_1_bram_elaborate.vhd" line 139: Unconnected output port 'DOPB' of component 'RAMB16_S9_S9'.
WARNING:Xst:2211 - "//afs/tu-chemnitz.de/home/urz/r/rutho/HSC/1/Lab1_Files/Prak1/PPC_ML310_Tutorial_10_1/hdl/elaborate/opb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/opb_bram_if_cntlr_1_bram_elaborate.vhd" line 139: Instantiating black box module <RAMB16_S9_S9>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <ramb16_s9_s9_2> in unit <opb_bram_if_cntlr_1_bram_elaborate>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <ramb16_s9_s9_2> in unit <opb_bram_if_cntlr_1_bram_elaborate>.
WARNING:Xst:753 - "//afs/tu-chemnitz.de/home/urz/r/rutho/HSC/1/Lab1_Files/Prak1/PPC_ML310_Tutorial_10_1/hdl/elaborate/opb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/opb_bram_if_cntlr_1_bram_elaborate.vhd" line 165: Unconnected output port 'DOPA' of component 'RAMB16_S9_S9'.
WARNING:Xst:753 - "//afs/tu-chemnitz.de/home/urz/r/rutho/HSC/1/Lab1_Files/Prak1/PPC_ML310_Tutorial_10_1/hdl/elaborate/opb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/opb_bram_if_cntlr_1_bram_elaborate.vhd" line 165: Unconnected output port 'DOPB' of component 'RAMB16_S9_S9'.
WARNING:Xst:2211 - "//afs/tu-chemnitz.de/home/urz/r/rutho/HSC/1/Lab1_Files/Prak1/PPC_ML310_Tutorial_10_1/hdl/elaborate/opb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/opb_bram_if_cntlr_1_bram_elaborate.vhd" line 165: Instantiating black box module <RAMB16_S9_S9>.
    Set user-defined property "WRITE_MODE_A =  WRITE_FIRST" for instance <ramb16_s9_s9_3> in unit <opb_bram_if_cntlr_1_bram_elaborate>.
    Set user-defined property "WRITE_MODE_B =  WRITE_FIRST" for instance <ramb16_s9_s9_3> in unit <opb_bram_if_cntlr_1_bram_elaborate>.
Entity <opb_bram_if_cntlr_1_bram_elaborate> analyzed. Unit <opb_bram_if_cntlr_1_bram_elaborate> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <opb_bram_if_cntlr_1_bram_elaborate>.
    Related source file is "//afs/tu-chemnitz.de/home/urz/r/rutho/HSC/1/Lab1_Files/Prak1/PPC_ML310_Tutorial_10_1/hdl/elaborate/opb_bram_if_cntlr_1_bram_elaborate_v1_00_a/hdl/vhdl/opb_bram_if_cntlr_1_bram_elaborate.vhd".
WARNING:Xst:647 - Input <BRAM_Addr_A<0:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BRAM_Addr_A<30:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BRAM_Addr_B<0:18>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <BRAM_Addr_B<30:31>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
Unit <opb_bram_if_cntlr_1_bram_elaborate> synthesized.


Synthesizing Unit <opb_bram_if_cntlr_1_bram_wrapper>.
    Related source file is "//afs/tu-chemnitz.de/home/urz/r/rutho/HSC/1/Lab1_Files/Prak1/PPC_ML310_Tutorial_10_1/hdl/opb_bram_if_cntlr_1_bram_wrapper.vhd".
Unit <opb_bram_if_cntlr_1_bram_wrapper> synthesized.


=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '2vp30.nph' in environment C:\Programme\Xilinx\10.1\ISE;C:\Programme\Xilinx\10.1\EDK.

=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <opb_bram_if_cntlr_1_bram_wrapper> ...

Optimizing unit <opb_bram_if_cntlr_1_bram_elaborate> ...

Mapping all equations...
Building and optimizing final netlist ...

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
Top Level Output File Name         : ../implementation/opb_bram_if_cntlr_1_bram_wrapper.ngc
Output Format                      : ngc
Optimization Goal                  : speed
Keep Hierarchy                     : no

Design Statistics
# IOs                              : 206

Cell Usage :
# BELS                             : 1
#      GND                         : 1
# RAMS                             : 4
#      RAMB16_S9_S9                : 4
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 2vp30ff896-6 

 Number of Slices:                        0  out of  13696     0%  
 Number of IOs:                         206
 Number of bonded IOBs:                   0  out of    556     0%  
 Number of BRAMs:                         4  out of    136     2%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)                        | Load  |
-----------------------------------+----------------------------------------------+-------+
BRAM_Clk_A                         | NONE(opb_bram_if_cntlr_1_bram/ramb16_s9_s9_0)| 4     |
BRAM_Clk_B                         | NONE(opb_bram_if_cntlr_1_bram/ramb16_s9_s9_0)| 4     |
-----------------------------------+----------------------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 0.343ns
   Maximum output required time after clock: 0.000ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BRAM_Clk_A'
  Total number of paths / destination ports: 88 / 88
-------------------------------------------------------------------------
Offset:              0.343ns (Levels of Logic = 1)
  Source:            BRAM_WEN_A<0> (PAD)
  Destination:       opb_bram_if_cntlr_1_bram/ramb16_s9_s9_0 (RAM)
  Destination Clock: BRAM_Clk_A rising

  Data Path: BRAM_WEN_A<0> to opb_bram_if_cntlr_1_bram/ramb16_s9_s9_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'opb_bram_if_cntlr_1_bram'
     RAMB16_S9_S9:WEA          0.343          ramb16_s9_s9_0
    ----------------------------------------
    Total                      0.343ns (0.343ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'BRAM_Clk_B'
  Total number of paths / destination ports: 88 / 88
-------------------------------------------------------------------------
Offset:              0.343ns (Levels of Logic = 1)
  Source:            BRAM_WEN_B<0> (PAD)
  Destination:       opb_bram_if_cntlr_1_bram/ramb16_s9_s9_0 (RAM)
  Destination Clock: BRAM_Clk_B rising

  Data Path: BRAM_WEN_B<0> to opb_bram_if_cntlr_1_bram/ramb16_s9_s9_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     begin scope: 'opb_bram_if_cntlr_1_bram'
     RAMB16_S9_S9:WEB          0.343          ramb16_s9_s9_0
    ----------------------------------------
    Total                      0.343ns (0.343ns logic, 0.000ns route)
                                       (100.0% logic, 0.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BRAM_Clk_B'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.000ns (Levels of Logic = 1)
  Source:            opb_bram_if_cntlr_1_bram/ramb16_s9_s9_0 (RAM)
  Destination:       BRAM_Din_B<0> (PAD)
  Source Clock:      BRAM_Clk_B rising

  Data Path: opb_bram_if_cntlr_1_bram/ramb16_s9_s9_0 to BRAM_Din_B<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S9_S9:CLKB->DOB7    0   0.000   0.000  ramb16_s9_s9_0 (BRAM_Din_B<0>)
     end scope: 'opb_bram_if_cntlr_1_bram'
    ----------------------------------------
    Total                      0.000ns (0.000ns logic, 0.000ns route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'BRAM_Clk_A'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.000ns (Levels of Logic = 1)
  Source:            opb_bram_if_cntlr_1_bram/ramb16_s9_s9_0 (RAM)
  Destination:       BRAM_Din_A<0> (PAD)
  Source Clock:      BRAM_Clk_A rising

  Data Path: opb_bram_if_cntlr_1_bram/ramb16_s9_s9_0 to BRAM_Din_A<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB16_S9_S9:CLKA->DOA7    0   0.000   0.000  ramb16_s9_s9_0 (BRAM_Din_A<0>)
     end scope: 'opb_bram_if_cntlr_1_bram'
    ----------------------------------------
    Total                      0.000ns (0.000ns logic, 0.000ns route)

=========================================================================


Total REAL time to Xst completion: 27.00 secs
Total CPU time to Xst completion: 27.00 secs
 
--> 

Total memory usage is 192440 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   16 (   0 filtered)
Number of infos    :    1 (   0 filtered)

