{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 17 14:55:10 2023 " "Info: Processing started: Wed May 17 14:55:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Memory_game -c Memory_game --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Memory_game -c Memory_game --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "OSC_50 " "Info: Assuming node \"OSC_50\" is an undefined clock" {  } { { "sim_beta.bdf" "" { Schematic "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/sim_beta.bdf" { { 64 512 680 80 "OSC_50" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "OSC_50" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "clk_div_two:inst9\|clk_int " "Info: Detected ripple clock \"clk_div_two:inst9\|clk_int\" as buffer" {  } { { "clk_div_two.vhd" "" { Text "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/clk_div_two.vhd" 27 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_div_two:inst9\|clk_int" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "OSC_50 memory Video_Memory:inst3\|altsyncram:altsyncram_component\|altsyncram_q9l1:auto_generated\|altsyncram_cel1:altsyncram1\|ram_block2a1~porta_address_reg0 register VGA_SYNC:inst4\|green_out 163.16 MHz 6.129 ns Internal " "Info: Clock \"OSC_50\" has Internal fmax of 163.16 MHz between source memory \"Video_Memory:inst3\|altsyncram:altsyncram_component\|altsyncram_q9l1:auto_generated\|altsyncram_cel1:altsyncram1\|ram_block2a1~porta_address_reg0\" and destination register \"VGA_SYNC:inst4\|green_out\" (period= 6.129 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.892 ns + Longest memory register " "Info: + Longest memory to register delay is 5.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Video_Memory:inst3\|altsyncram:altsyncram_component\|altsyncram_q9l1:auto_generated\|altsyncram_cel1:altsyncram1\|ram_block2a1~porta_address_reg0 1 MEM M4K_X13_Y17 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X13_Y17; Fanout = 1; MEM Node = 'Video_Memory:inst3\|altsyncram:altsyncram_component\|altsyncram_q9l1:auto_generated\|altsyncram_cel1:altsyncram1\|ram_block2a1~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|ram_block2a1~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_cel1.tdf" "" { Text "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/db/altsyncram_cel1.tdf" 84 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns Video_Memory:inst3\|altsyncram:altsyncram_component\|altsyncram_q9l1:auto_generated\|altsyncram_cel1:altsyncram1\|ram_block2a1 2 MEM M4K_X13_Y17 1 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X13_Y17; Fanout = 1; MEM Node = 'Video_Memory:inst3\|altsyncram:altsyncram_component\|altsyncram_q9l1:auto_generated\|altsyncram_cel1:altsyncram1\|ram_block2a1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|ram_block2a1~porta_address_reg0 Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|ram_block2a1 } "NODE_NAME" } } { "db/altsyncram_cel1.tdf" "" { Text "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/db/altsyncram_cel1.tdf" 84 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.749 ns) + CELL(0.275 ns) 5.017 ns Video_Memory:inst3\|altsyncram:altsyncram_component\|altsyncram_q9l1:auto_generated\|altsyncram_cel1:altsyncram1\|mux_lib:mux5\|_~10 3 COMB LCCOMB_X25_Y22_N12 1 " "Info: 3: + IC(1.749 ns) + CELL(0.275 ns) = 5.017 ns; Loc. = LCCOMB_X25_Y22_N12; Fanout = 1; COMB Node = 'Video_Memory:inst3\|altsyncram:altsyncram_component\|altsyncram_q9l1:auto_generated\|altsyncram_cel1:altsyncram1\|mux_lib:mux5\|_~10'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.024 ns" { Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|ram_block2a1 Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|mux_lib:mux5|_~10 } "NODE_NAME" } } { "db/altsyncram_cel1.tdf" "" { Text "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/db/altsyncram_cel1.tdf" 52 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.150 ns) 5.415 ns Video_Memory:inst3\|altsyncram:altsyncram_component\|altsyncram_q9l1:auto_generated\|altsyncram_cel1:altsyncram1\|mux_lib:mux5\|_~11 4 COMB LCCOMB_X25_Y22_N22 1 " "Info: 4: + IC(0.248 ns) + CELL(0.150 ns) = 5.415 ns; Loc. = LCCOMB_X25_Y22_N22; Fanout = 1; COMB Node = 'Video_Memory:inst3\|altsyncram:altsyncram_component\|altsyncram_q9l1:auto_generated\|altsyncram_cel1:altsyncram1\|mux_lib:mux5\|_~11'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.398 ns" { Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|mux_lib:mux5|_~10 Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|mux_lib:mux5|_~11 } "NODE_NAME" } } { "db/altsyncram_cel1.tdf" "" { Text "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/db/altsyncram_cel1.tdf" 52 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 5.808 ns VGA_SYNC:inst4\|green_out~0 5 COMB LCCOMB_X25_Y22_N20 1 " "Info: 5: + IC(0.243 ns) + CELL(0.150 ns) = 5.808 ns; Loc. = LCCOMB_X25_Y22_N20; Fanout = 1; COMB Node = 'VGA_SYNC:inst4\|green_out~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.393 ns" { Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|mux_lib:mux5|_~11 VGA_SYNC:inst4|green_out~0 } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/VGA_SYNC.VHD" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.892 ns VGA_SYNC:inst4\|green_out 6 REG LCFF_X25_Y22_N21 6 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 5.892 ns; Loc. = LCFF_X25_Y22_N21; Fanout = 6; REG Node = 'VGA_SYNC:inst4\|green_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { VGA_SYNC:inst4|green_out~0 VGA_SYNC:inst4|green_out } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/VGA_SYNC.VHD" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.652 ns ( 61.98 % ) " "Info: Total cell delay = 3.652 ns ( 61.98 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.240 ns ( 38.02 % ) " "Info: Total interconnect delay = 2.240 ns ( 38.02 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.892 ns" { Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|ram_block2a1~porta_address_reg0 Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|ram_block2a1 Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|mux_lib:mux5|_~10 Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|mux_lib:mux5|_~11 VGA_SYNC:inst4|green_out~0 VGA_SYNC:inst4|green_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.892 ns" { Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|ram_block2a1~porta_address_reg0 {} Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|ram_block2a1 {} Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|mux_lib:mux5|_~10 {} Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|mux_lib:mux5|_~11 {} VGA_SYNC:inst4|green_out~0 {} VGA_SYNC:inst4|green_out {} } { 0.000ns 0.000ns 1.749ns 0.248ns 0.243ns 0.000ns } { 0.000ns 2.993ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.064 ns - Smallest " "Info: - Smallest clock skew is -0.064 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 6.739 ns + Shortest register " "Info: + Shortest clock path from clock \"OSC_50\" to destination register is 6.739 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "sim_beta.bdf" "" { Schematic "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/sim_beta.bdf" { { 64 512 680 80 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.787 ns) 3.296 ns clk_div_two:inst9\|clk_int 2 REG LCFF_X29_Y22_N5 2 " "Info: 2: + IC(1.510 ns) + CELL(0.787 ns) = 3.296 ns; Loc. = LCFF_X29_Y22_N5; Fanout = 2; REG Node = 'clk_div_two:inst9\|clk_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.297 ns" { OSC_50 clk_div_two:inst9|clk_int } "NODE_NAME" } } { "clk_div_two.vhd" "" { Text "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/clk_div_two.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.000 ns) 5.169 ns clk_video:inst5\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk 3 COMB CLKCTRL_G0 463 " "Info: 3: + IC(1.873 ns) + CELL(0.000 ns) = 5.169 ns; Loc. = CLKCTRL_G0; Fanout = 463; COMB Node = 'clk_video:inst5\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { clk_div_two:inst9|clk_int clk_video:inst5|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "clk_video.vhd" "" { Text "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/clk_video.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.033 ns) + CELL(0.537 ns) 6.739 ns VGA_SYNC:inst4\|green_out 4 REG LCFF_X25_Y22_N21 6 " "Info: 4: + IC(1.033 ns) + CELL(0.537 ns) = 6.739 ns; Loc. = LCFF_X25_Y22_N21; Fanout = 6; REG Node = 'VGA_SYNC:inst4\|green_out'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.570 ns" { clk_video:inst5|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk VGA_SYNC:inst4|green_out } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/VGA_SYNC.VHD" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.47 % ) " "Info: Total cell delay = 2.323 ns ( 34.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.416 ns ( 65.53 % ) " "Info: Total interconnect delay = 4.416 ns ( 65.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.739 ns" { OSC_50 clk_div_two:inst9|clk_int clk_video:inst5|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk VGA_SYNC:inst4|green_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.739 ns" { OSC_50 {} OSC_50~combout {} clk_div_two:inst9|clk_int {} clk_video:inst5|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} VGA_SYNC:inst4|green_out {} } { 0.000ns 0.000ns 1.510ns 1.873ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 source 6.803 ns - Longest memory " "Info: - Longest clock path from clock \"OSC_50\" to source memory is 6.803 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "sim_beta.bdf" "" { Schematic "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/sim_beta.bdf" { { 64 512 680 80 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.787 ns) 3.296 ns clk_div_two:inst9\|clk_int 2 REG LCFF_X29_Y22_N5 2 " "Info: 2: + IC(1.510 ns) + CELL(0.787 ns) = 3.296 ns; Loc. = LCFF_X29_Y22_N5; Fanout = 2; REG Node = 'clk_div_two:inst9\|clk_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.297 ns" { OSC_50 clk_div_two:inst9|clk_int } "NODE_NAME" } } { "clk_div_two.vhd" "" { Text "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/clk_div_two.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.000 ns) 5.169 ns clk_video:inst5\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk 3 COMB CLKCTRL_G0 463 " "Info: 3: + IC(1.873 ns) + CELL(0.000 ns) = 5.169 ns; Loc. = CLKCTRL_G0; Fanout = 463; COMB Node = 'clk_video:inst5\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { clk_div_two:inst9|clk_int clk_video:inst5|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "clk_video.vhd" "" { Text "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/clk_video.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(0.661 ns) 6.803 ns Video_Memory:inst3\|altsyncram:altsyncram_component\|altsyncram_q9l1:auto_generated\|altsyncram_cel1:altsyncram1\|ram_block2a1~porta_address_reg0 4 MEM M4K_X13_Y17 1 " "Info: 4: + IC(0.973 ns) + CELL(0.661 ns) = 6.803 ns; Loc. = M4K_X13_Y17; Fanout = 1; MEM Node = 'Video_Memory:inst3\|altsyncram:altsyncram_component\|altsyncram_q9l1:auto_generated\|altsyncram_cel1:altsyncram1\|ram_block2a1~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.634 ns" { clk_video:inst5|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|ram_block2a1~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_cel1.tdf" "" { Text "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/db/altsyncram_cel1.tdf" 84 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.447 ns ( 35.97 % ) " "Info: Total cell delay = 2.447 ns ( 35.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.356 ns ( 64.03 % ) " "Info: Total interconnect delay = 4.356 ns ( 64.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.803 ns" { OSC_50 clk_div_two:inst9|clk_int clk_video:inst5|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|ram_block2a1~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.803 ns" { OSC_50 {} OSC_50~combout {} clk_div_two:inst9|clk_int {} clk_video:inst5|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|ram_block2a1~porta_address_reg0 {} } { 0.000ns 0.000ns 1.510ns 1.873ns 0.973ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.739 ns" { OSC_50 clk_div_two:inst9|clk_int clk_video:inst5|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk VGA_SYNC:inst4|green_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.739 ns" { OSC_50 {} OSC_50~combout {} clk_div_two:inst9|clk_int {} clk_video:inst5|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} VGA_SYNC:inst4|green_out {} } { 0.000ns 0.000ns 1.510ns 1.873ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.803 ns" { OSC_50 clk_div_two:inst9|clk_int clk_video:inst5|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|ram_block2a1~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.803 ns" { OSC_50 {} OSC_50~combout {} clk_div_two:inst9|clk_int {} clk_video:inst5|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|ram_block2a1~porta_address_reg0 {} } { 0.000ns 0.000ns 1.510ns 1.873ns 0.973ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_cel1.tdf" "" { Text "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/db/altsyncram_cel1.tdf" 84 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "VGA_SYNC.VHD" "" { Text "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/VGA_SYNC.VHD" 39 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.892 ns" { Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|ram_block2a1~porta_address_reg0 Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|ram_block2a1 Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|mux_lib:mux5|_~10 Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|mux_lib:mux5|_~11 VGA_SYNC:inst4|green_out~0 VGA_SYNC:inst4|green_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.892 ns" { Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|ram_block2a1~porta_address_reg0 {} Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|ram_block2a1 {} Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|mux_lib:mux5|_~10 {} Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|mux_lib:mux5|_~11 {} VGA_SYNC:inst4|green_out~0 {} VGA_SYNC:inst4|green_out {} } { 0.000ns 0.000ns 1.749ns 0.248ns 0.243ns 0.000ns } { 0.000ns 2.993ns 0.275ns 0.150ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.739 ns" { OSC_50 clk_div_two:inst9|clk_int clk_video:inst5|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk VGA_SYNC:inst4|green_out } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.739 ns" { OSC_50 {} OSC_50~combout {} clk_div_two:inst9|clk_int {} clk_video:inst5|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} VGA_SYNC:inst4|green_out {} } { 0.000ns 0.000ns 1.510ns 1.873ns 1.033ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.803 ns" { OSC_50 clk_div_two:inst9|clk_int clk_video:inst5|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|ram_block2a1~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.803 ns" { OSC_50 {} OSC_50~combout {} clk_div_two:inst9|clk_int {} clk_video:inst5|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} Video_Memory:inst3|altsyncram:altsyncram_component|altsyncram_q9l1:auto_generated|altsyncram_cel1:altsyncram1|ram_block2a1~porta_address_reg0 {} } { 0.000ns 0.000ns 1.510ns 1.873ns 0.973ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sim_logica_game:inst\|Boards_Memory:inst8\|keycode_anterior\[6\] KEY\[0\] OSC_50 7.360 ns register " "Info: tsu for register \"sim_logica_game:inst\|Boards_Memory:inst8\|keycode_anterior\[6\]\" (data pin = \"KEY\[0\]\", clock pin = \"OSC_50\") is 7.360 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.063 ns + Longest pin register " "Info: + Longest pin to register delay is 10.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 508 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 508; PIN Node = 'KEY\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "sim_beta.bdf" "" { Schematic "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/sim_beta.bdf" { { 96 512 680 112 "KEY\[0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.151 ns) + CELL(0.437 ns) 8.450 ns sim_logica_game:inst\|Boards_Memory:inst8\|keycode_anterior\[7\]~0 2 COMB LCCOMB_X33_Y25_N22 8 " "Info: 2: + IC(7.151 ns) + CELL(0.437 ns) = 8.450 ns; Loc. = LCCOMB_X33_Y25_N22; Fanout = 8; COMB Node = 'sim_logica_game:inst\|Boards_Memory:inst8\|keycode_anterior\[7\]~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.588 ns" { KEY[0] sim_logica_game:inst|Boards_Memory:inst8|keycode_anterior[7]~0 } "NODE_NAME" } } { "Boards_Memory.vhd" "" { Text "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/Boards_Memory.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.953 ns) + CELL(0.660 ns) 10.063 ns sim_logica_game:inst\|Boards_Memory:inst8\|keycode_anterior\[6\] 3 REG LCFF_X30_Y26_N5 1 " "Info: 3: + IC(0.953 ns) + CELL(0.660 ns) = 10.063 ns; Loc. = LCFF_X30_Y26_N5; Fanout = 1; REG Node = 'sim_logica_game:inst\|Boards_Memory:inst8\|keycode_anterior\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.613 ns" { sim_logica_game:inst|Boards_Memory:inst8|keycode_anterior[7]~0 sim_logica_game:inst|Boards_Memory:inst8|keycode_anterior[6] } "NODE_NAME" } } { "Boards_Memory.vhd" "" { Text "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/Boards_Memory.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.959 ns ( 19.47 % ) " "Info: Total cell delay = 1.959 ns ( 19.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.104 ns ( 80.53 % ) " "Info: Total interconnect delay = 8.104 ns ( 80.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.063 ns" { KEY[0] sim_logica_game:inst|Boards_Memory:inst8|keycode_anterior[7]~0 sim_logica_game:inst|Boards_Memory:inst8|keycode_anterior[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.063 ns" { KEY[0] {} KEY[0]~combout {} sim_logica_game:inst|Boards_Memory:inst8|keycode_anterior[7]~0 {} sim_logica_game:inst|Boards_Memory:inst8|keycode_anterior[6] {} } { 0.000ns 0.000ns 7.151ns 0.953ns } { 0.000ns 0.862ns 0.437ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Boards_Memory.vhd" "" { Text "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/Boards_Memory.vhd" 54 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 2.667 ns - Shortest register " "Info: - Shortest clock path from clock \"OSC_50\" to destination register is 2.667 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "sim_beta.bdf" "" { Schematic "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/sim_beta.bdf" { { 64 512 680 80 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns OSC_50~clkctrl 2 COMB CLKCTRL_G2 1145 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1145; COMB Node = 'OSC_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { OSC_50 OSC_50~clkctrl } "NODE_NAME" } } { "sim_beta.bdf" "" { Schematic "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/sim_beta.bdf" { { 64 512 680 80 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.667 ns sim_logica_game:inst\|Boards_Memory:inst8\|keycode_anterior\[6\] 3 REG LCFF_X30_Y26_N5 1 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.667 ns; Loc. = LCFF_X30_Y26_N5; Fanout = 1; REG Node = 'sim_logica_game:inst\|Boards_Memory:inst8\|keycode_anterior\[6\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.550 ns" { OSC_50~clkctrl sim_logica_game:inst|Boards_Memory:inst8|keycode_anterior[6] } "NODE_NAME" } } { "Boards_Memory.vhd" "" { Text "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/Boards_Memory.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.59 % ) " "Info: Total cell delay = 1.536 ns ( 57.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.131 ns ( 42.41 % ) " "Info: Total interconnect delay = 1.131 ns ( 42.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { OSC_50 OSC_50~clkctrl sim_logica_game:inst|Boards_Memory:inst8|keycode_anterior[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} sim_logica_game:inst|Boards_Memory:inst8|keycode_anterior[6] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.063 ns" { KEY[0] sim_logica_game:inst|Boards_Memory:inst8|keycode_anterior[7]~0 sim_logica_game:inst|Boards_Memory:inst8|keycode_anterior[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.063 ns" { KEY[0] {} KEY[0]~combout {} sim_logica_game:inst|Boards_Memory:inst8|keycode_anterior[7]~0 {} sim_logica_game:inst|Boards_Memory:inst8|keycode_anterior[6] {} } { 0.000ns 0.000ns 7.151ns 0.953ns } { 0.000ns 0.862ns 0.437ns 0.660ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.667 ns" { OSC_50 OSC_50~clkctrl sim_logica_game:inst|Boards_Memory:inst8|keycode_anterior[6] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.667 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} sim_logica_game:inst|Boards_Memory:inst8|keycode_anterior[6] {} } { 0.000ns 0.000ns 0.118ns 1.013ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "OSC_50 VGA_SYNC VGA_SYNC:inst4\|video_on_v 12.886 ns register " "Info: tco from clock \"OSC_50\" to destination pin \"VGA_SYNC\" through register \"VGA_SYNC:inst4\|video_on_v\" is 12.886 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 source 6.744 ns + Longest register " "Info: + Longest clock path from clock \"OSC_50\" to source register is 6.744 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "sim_beta.bdf" "" { Schematic "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/sim_beta.bdf" { { 64 512 680 80 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.510 ns) + CELL(0.787 ns) 3.296 ns clk_div_two:inst9\|clk_int 2 REG LCFF_X29_Y22_N5 2 " "Info: 2: + IC(1.510 ns) + CELL(0.787 ns) = 3.296 ns; Loc. = LCFF_X29_Y22_N5; Fanout = 2; REG Node = 'clk_div_two:inst9\|clk_int'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.297 ns" { OSC_50 clk_div_two:inst9|clk_int } "NODE_NAME" } } { "clk_div_two.vhd" "" { Text "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/clk_div_two.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.873 ns) + CELL(0.000 ns) 5.169 ns clk_video:inst5\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk 3 COMB CLKCTRL_G0 463 " "Info: 3: + IC(1.873 ns) + CELL(0.000 ns) = 5.169 ns; Loc. = CLKCTRL_G0; Fanout = 463; COMB Node = 'clk_video:inst5\|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component\|wire_clkctrl1_outclk'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.873 ns" { clk_div_two:inst9|clk_int clk_video:inst5|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk } "NODE_NAME" } } { "clk_video.vhd" "" { Text "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/clk_video.vhd" 58 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.038 ns) + CELL(0.537 ns) 6.744 ns VGA_SYNC:inst4\|video_on_v 4 REG LCFF_X25_Y20_N25 1 " "Info: 4: + IC(1.038 ns) + CELL(0.537 ns) = 6.744 ns; Loc. = LCFF_X25_Y20_N25; Fanout = 1; REG Node = 'VGA_SYNC:inst4\|video_on_v'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.575 ns" { clk_video:inst5|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk VGA_SYNC:inst4|video_on_v } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/VGA_SYNC.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 34.45 % ) " "Info: Total cell delay = 2.323 ns ( 34.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.421 ns ( 65.55 % ) " "Info: Total interconnect delay = 4.421 ns ( 65.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.744 ns" { OSC_50 clk_div_two:inst9|clk_int clk_video:inst5|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk VGA_SYNC:inst4|video_on_v } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.744 ns" { OSC_50 {} OSC_50~combout {} clk_div_two:inst9|clk_int {} clk_video:inst5|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} VGA_SYNC:inst4|video_on_v {} } { 0.000ns 0.000ns 1.510ns 1.873ns 1.038ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "VGA_SYNC.VHD" "" { Text "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/VGA_SYNC.VHD" 41 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.892 ns + Longest register pin " "Info: + Longest register to pin delay is 5.892 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VGA_SYNC:inst4\|video_on_v 1 REG LCFF_X25_Y20_N25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y20_N25; Fanout = 1; REG Node = 'VGA_SYNC:inst4\|video_on_v'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { VGA_SYNC:inst4|video_on_v } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/VGA_SYNC.VHD" 41 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.310 ns) + CELL(0.271 ns) 0.581 ns VGA_SYNC:inst4\|vga_sync 2 COMB LCCOMB_X25_Y20_N20 5 " "Info: 2: + IC(0.310 ns) + CELL(0.271 ns) = 0.581 ns; Loc. = LCCOMB_X25_Y20_N20; Fanout = 5; COMB Node = 'VGA_SYNC:inst4\|vga_sync'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.581 ns" { VGA_SYNC:inst4|video_on_v VGA_SYNC:inst4|vga_sync } "NODE_NAME" } } { "VGA_SYNC.VHD" "" { Text "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/VGA_SYNC.VHD" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.503 ns) + CELL(2.808 ns) 5.892 ns VGA_SYNC 3 PIN PIN_B7 0 " "Info: 3: + IC(2.503 ns) + CELL(2.808 ns) = 5.892 ns; Loc. = PIN_B7; Fanout = 0; PIN Node = 'VGA_SYNC'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.311 ns" { VGA_SYNC:inst4|vga_sync VGA_SYNC } "NODE_NAME" } } { "sim_beta.bdf" "" { Schematic "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/sim_beta.bdf" { { 488 2968 3144 504 "VGA_SYNC" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.079 ns ( 52.26 % ) " "Info: Total cell delay = 3.079 ns ( 52.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.813 ns ( 47.74 % ) " "Info: Total interconnect delay = 2.813 ns ( 47.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.892 ns" { VGA_SYNC:inst4|video_on_v VGA_SYNC:inst4|vga_sync VGA_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.892 ns" { VGA_SYNC:inst4|video_on_v {} VGA_SYNC:inst4|vga_sync {} VGA_SYNC {} } { 0.000ns 0.310ns 2.503ns } { 0.000ns 0.271ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.744 ns" { OSC_50 clk_div_two:inst9|clk_int clk_video:inst5|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk VGA_SYNC:inst4|video_on_v } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.744 ns" { OSC_50 {} OSC_50~combout {} clk_div_two:inst9|clk_int {} clk_video:inst5|clk_video_altclkctrl_6df:clk_video_altclkctrl_6df_component|wire_clkctrl1_outclk {} VGA_SYNC:inst4|video_on_v {} } { 0.000ns 0.000ns 1.510ns 1.873ns 1.038ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.892 ns" { VGA_SYNC:inst4|video_on_v VGA_SYNC:inst4|vga_sync VGA_SYNC } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.892 ns" { VGA_SYNC:inst4|video_on_v {} VGA_SYNC:inst4|vga_sync {} VGA_SYNC {} } { 0.000ns 0.310ns 2.503ns } { 0.000ns 0.271ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "rx_module2:inst19\|rx_data\[0\] UART_RXD OSC_50 -3.769 ns register " "Info: th for register \"rx_module2:inst19\|rx_data\[0\]\" (data pin = \"UART_RXD\", clock pin = \"OSC_50\") is -3.769 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "OSC_50 destination 2.660 ns + Longest register " "Info: + Longest clock path from clock \"OSC_50\" to destination register is 2.660 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns OSC_50 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'OSC_50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { OSC_50 } "NODE_NAME" } } { "sim_beta.bdf" "" { Schematic "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/sim_beta.bdf" { { 64 512 680 80 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns OSC_50~clkctrl 2 COMB CLKCTRL_G2 1145 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 1145; COMB Node = 'OSC_50~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { OSC_50 OSC_50~clkctrl } "NODE_NAME" } } { "sim_beta.bdf" "" { Schematic "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/sim_beta.bdf" { { 64 512 680 80 "OSC_50" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.006 ns) + CELL(0.537 ns) 2.660 ns rx_module2:inst19\|rx_data\[0\] 3 REG LCFF_X42_Y25_N13 3 " "Info: 3: + IC(1.006 ns) + CELL(0.537 ns) = 2.660 ns; Loc. = LCFF_X42_Y25_N13; Fanout = 3; REG Node = 'rx_module2:inst19\|rx_data\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.543 ns" { OSC_50~clkctrl rx_module2:inst19|rx_data[0] } "NODE_NAME" } } { "rx_module2.vhd" "" { Text "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/rx_module2.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.74 % ) " "Info: Total cell delay = 1.536 ns ( 57.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.124 ns ( 42.26 % ) " "Info: Total interconnect delay = 1.124 ns ( 42.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { OSC_50 OSC_50~clkctrl rx_module2:inst19|rx_data[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} rx_module2:inst19|rx_data[0] {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "rx_module2.vhd" "" { Text "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/rx_module2.vhd" 34 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.695 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.695 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.882 ns) 0.882 ns UART_RXD 1 PIN PIN_C25 14 " "Info: 1: + IC(0.000 ns) + CELL(0.882 ns) = 0.882 ns; Loc. = PIN_C25; Fanout = 14; PIN Node = 'UART_RXD'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { UART_RXD } "NODE_NAME" } } { "sim_beta.bdf" "" { Schematic "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/sim_beta.bdf" { { -288 -112 56 -272 "UART_RXD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.579 ns) + CELL(0.150 ns) 6.611 ns rx_module2:inst19\|rx_data\[0\]~2 2 COMB LCCOMB_X42_Y25_N12 1 " "Info: 2: + IC(5.579 ns) + CELL(0.150 ns) = 6.611 ns; Loc. = LCCOMB_X42_Y25_N12; Fanout = 1; COMB Node = 'rx_module2:inst19\|rx_data\[0\]~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.729 ns" { UART_RXD rx_module2:inst19|rx_data[0]~2 } "NODE_NAME" } } { "rx_module2.vhd" "" { Text "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/rx_module2.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.695 ns rx_module2:inst19\|rx_data\[0\] 3 REG LCFF_X42_Y25_N13 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 6.695 ns; Loc. = LCFF_X42_Y25_N13; Fanout = 3; REG Node = 'rx_module2:inst19\|rx_data\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { rx_module2:inst19|rx_data[0]~2 rx_module2:inst19|rx_data[0] } "NODE_NAME" } } { "rx_module2.vhd" "" { Text "C:/Users/marc.ibanyez/Desktop/ESDC-versi-beta/rx_module2.vhd" 34 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.116 ns ( 16.67 % ) " "Info: Total cell delay = 1.116 ns ( 16.67 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.579 ns ( 83.33 % ) " "Info: Total interconnect delay = 5.579 ns ( 83.33 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.695 ns" { UART_RXD rx_module2:inst19|rx_data[0]~2 rx_module2:inst19|rx_data[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.695 ns" { UART_RXD {} UART_RXD~combout {} rx_module2:inst19|rx_data[0]~2 {} rx_module2:inst19|rx_data[0] {} } { 0.000ns 0.000ns 5.579ns 0.000ns } { 0.000ns 0.882ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.660 ns" { OSC_50 OSC_50~clkctrl rx_module2:inst19|rx_data[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.660 ns" { OSC_50 {} OSC_50~combout {} OSC_50~clkctrl {} rx_module2:inst19|rx_data[0] {} } { 0.000ns 0.000ns 0.118ns 1.006ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.695 ns" { UART_RXD rx_module2:inst19|rx_data[0]~2 rx_module2:inst19|rx_data[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.695 ns" { UART_RXD {} UART_RXD~combout {} rx_module2:inst19|rx_data[0]~2 {} rx_module2:inst19|rx_data[0] {} } { 0.000ns 0.000ns 5.579ns 0.000ns } { 0.000ns 0.882ns 0.150ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "184 " "Info: Peak virtual memory: 184 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed May 17 14:55:11 2023 " "Info: Processing ended: Wed May 17 14:55:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
