

        *** GPGPU-Sim Simulator Version 3.2.2  [build 17315] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    0 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_n_clusters                      60 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_num_groups                       2 # number of containers (application equal partitions)
-gpgpu_mode3                            0 # 3 apps or not
-gpgpu_sms_app1                        30 # core partitioning
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpu_char                               0 # gpu char activated
-gpu_app                                1 # gpu mul app code activated
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                1000000000 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 60
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7
GPGPU-Sim uArch:    8   9  10  11  12  13  14  15
GPGPU-Sim uArch:   16  17  18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29  30  31
GPGPU-Sim uArch:   32  33  34  35  36  37  38  39
GPGPU-Sim uArch:   40  41  42  43  44  45  46  47
GPGPU-Sim uArch:   48  49  50  51  52  53  54  55
GPGPU-Sim uArch:   56  57  58  59  60  61  62  63
GPGPU-Sim uArch:   64  65  66  67  68  69  70  71
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 60
GPGPU-Sim uArch:    0   1   2   3   4   5   6   7
GPGPU-Sim uArch:    8   9  10  11  12  13  14  15
GPGPU-Sim uArch:   16  17  18  19  20  21  22  23
GPGPU-Sim uArch:   24  25  26  27  28  29  30  31
GPGPU-Sim uArch:   32  33  34  35  36  37  38  39
GPGPU-Sim uArch:   40  41  42  43  44  45  46  47
GPGPU-Sim uArch:   48  49  50  51  52  53  54  55
GPGPU-Sim uArch:   56  57  58  59  60  61  62  63
GPGPU-Sim uArch:   64  65  66  67  68  69  70  71
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'main.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for main.cu, capability = compute_20
GPGPU-Sim PTX: allocating constant region for "__cudart_i2opi_f" from 0x100 to 0x118 (global memory space) 1
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_3212" from 0x0 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_6040" from 0x80 to 0x9c
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z15myfriend_kernelPii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15myfriend_kernelPii'...
GPGPU-Sim PTX: Finding dominators for '_Z15myfriend_kernelPii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15myfriend_kernelPii'...
GPGPU-Sim PTX: Finding postdominators for '_Z15myfriend_kernelPii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15myfriend_kernelPii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15myfriend_kernelPii'...
GPGPU-Sim PTX: reconvergence points for _Z15myfriend_kernelPii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x018 (_1.ptx:65) @%p1 bra $Lt_0_35586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb30 (_1.ptx:579) ld.param.u64 %rd14, [__cudaparm__Z15myfriend_kernelPii_a];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0b0 (_1.ptx:87) @%p3 bra $Lt_0_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x600 (_1.ptx:338) @!%p2 bra $Lt_0_30210;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0c8 (_1.ptx:92) bra.uni $LDWendi___isinff_177_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x600 (_1.ptx:338) @!%p2 bra $Lt_0_30210;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @!%p4 bra $Lt_0_25090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x518 (_1.ptx:297) mov.f32 %f19, %f8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x198 (_1.ptx:129) @%p5 bra $Lt_0_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a0 (_1.ptx:132) st.local.u32 [__cuda___cuda_result_3212+24], %r18;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x218 (_1.ptx:149) @%p6 bra $Lt_0_26626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x268 (_1.ptx:165) shr.u32 %r17, %r18, 30;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2a0 (_1.ptx:174) @%p7 bra $Lt_0_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:190) add.u32 %r51, %r17, %r48;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2c8 (_1.ptx:181) bra.uni $Lt_0_27138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:190) add.u32 %r51, %r17, %r48;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x320 (_1.ptx:198) @%p9 bra $Lt_0_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x360 (_1.ptx:213) mov.s32 %r59, %r17;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x378 (_1.ptx:216) @%p10 bra $Lt_0_35842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d8 (_1.ptx:240) mul.lo.u32 %r32, %r18, -921707870;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3c0 (_1.ptx:231) @%p11 bra $Lt_0_28674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c8 (_1.ptx:233) bra.uni $Lt_0_28162;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x3c8 (_1.ptx:233) bra.uni $Lt_0_28162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3d8 (_1.ptx:240) mul.lo.u32 %r32, %r18, -921707870;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x400 (_1.ptx:246) @%p12 bra $Lt_0_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x430 (_1.ptx:259) mov.u32 %r69, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x4a8 (_1.ptx:275) bra.uni $LDWendi___internal_fmad_177_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x518 (_1.ptx:297) mov.f32 %f19, %f8;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x540 (_1.ptx:302) @%p13 bra $Lt_0_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d0 (_1.ptx:328) neg.f32 %f36, %f29;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x590 (_1.ptx:314) bra.uni $Lt_0_29698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d0 (_1.ptx:328) neg.f32 %f36, %f29;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x600 (_1.ptx:338) @!%p2 bra $Lt_0_30210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae8 (_1.ptx:567) cvt.rn.f32.s32 %f64, %r5;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x618 (_1.ptx:343) bra.uni $LDWendi___isinff_177_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xae8 (_1.ptx:567) cvt.rn.f32.s32 %f64, %r5;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x630 (_1.ptx:348) @!%p15 bra $Lt_0_30722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa68 (_1.ptx:548) mov.f32 %f51, %f40;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x6e8 (_1.ptx:380) @%p16 bra $Lt_0_31746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f0 (_1.ptx:383) st.local.u32 [__cuda___cuda_result_6040+24], %r90;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x768 (_1.ptx:400) @%p17 bra $Lt_0_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b8 (_1.ptx:416) shr.u32 %r89, %r90, 30;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x7f0 (_1.ptx:425) @%p18 bra $Lt_0_33026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_1.ptx:441) add.u32 %r122, %r89, %r119;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x818 (_1.ptx:432) bra.uni $Lt_0_32770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_1.ptx:441) add.u32 %r122, %r89, %r119;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x870 (_1.ptx:449) @%p20 bra $Lt_0_33282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b0 (_1.ptx:464) mov.s32 %r130, %r89;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x8c8 (_1.ptx:467) @%p21 bra $Lt_0_36098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x928 (_1.ptx:491) mul.lo.u32 %r104, %r90, -921707870;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x910 (_1.ptx:482) @%p22 bra $Lt_0_34306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x918 (_1.ptx:484) bra.uni $Lt_0_33794;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x918 (_1.ptx:484) bra.uni $Lt_0_33794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x928 (_1.ptx:491) mul.lo.u32 %r104, %r90, -921707870;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x950 (_1.ptx:497) @%p23 bra $Lt_0_34818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x980 (_1.ptx:510) mov.u32 %r140, 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x9f8 (_1.ptx:526) bra.uni $LDWendi___internal_fmad_177_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa68 (_1.ptx:548) mov.f32 %f51, %f40;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0xb18 (_1.ptx:573) @%p24 bra $Lt_0_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb20 (_1.ptx:574) bra.uni $Lt_0_23810;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0xb20 (_1.ptx:574) bra.uni $Lt_0_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xb30 (_1.ptx:579) ld.param.u64 %rd14, [__cudaparm__Z15myfriend_kernelPii_a];
GPGPU-Sim PTX: ... end of reconvergence points for _Z15myfriend_kernelPii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15myfriend_kernelPii'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_3284" from 0x0 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_60112" from 0x80 to 0x9c
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z18mystreaming_kernelPii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18mystreaming_kernelPii'...
GPGPU-Sim PTX: Finding dominators for '_Z18mystreaming_kernelPii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18mystreaming_kernelPii'...
GPGPU-Sim PTX: Finding postdominators for '_Z18mystreaming_kernelPii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18mystreaming_kernelPii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18mystreaming_kernelPii'...
GPGPU-Sim PTX: reconvergence points for _Z18mystreaming_kernelPii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xb80 (_1.ptx:605) @%p1 bra $Lt_1_35586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_1.ptx:1119) ld.param.u64 %rd14, [__cudaparm__Z18mystreaming_kernelPii_a];
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xc18 (_1.ptx:627) @%p3 bra $Lt_1_24578;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1168 (_1.ptx:878) @!%p2 bra $Lt_1_30210;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xc30 (_1.ptx:632) bra.uni $LDWendi___isinff_178_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1168 (_1.ptx:878) @!%p2 bra $Lt_1_30210;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xc48 (_1.ptx:637) @!%p4 bra $Lt_1_25090;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1080 (_1.ptx:837) mov.f32 %f19, %f8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xd00 (_1.ptx:669) @%p5 bra $Lt_1_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd08 (_1.ptx:672) st.local.u32 [__cuda___cuda_result_3284+24], %r18;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xd80 (_1.ptx:689) @%p6 bra $Lt_1_26626;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xdd0 (_1.ptx:705) shr.u32 %r17, %r18, 30;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xe08 (_1.ptx:714) @%p7 bra $Lt_1_27394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe50 (_1.ptx:730) add.u32 %r51, %r17, %r48;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xe30 (_1.ptx:721) bra.uni $Lt_1_27138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe50 (_1.ptx:730) add.u32 %r51, %r17, %r48;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xe88 (_1.ptx:738) @%p9 bra $Lt_1_27650;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xec8 (_1.ptx:753) mov.s32 %r59, %r17;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xee0 (_1.ptx:756) @%p10 bra $Lt_1_35842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf40 (_1.ptx:780) mul.lo.u32 %r32, %r18, -921707870;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xf28 (_1.ptx:771) @%p11 bra $Lt_1_28674;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf30 (_1.ptx:773) bra.uni $Lt_1_28162;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xf30 (_1.ptx:773) bra.uni $Lt_1_28162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf40 (_1.ptx:780) mul.lo.u32 %r32, %r18, -921707870;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xf68 (_1.ptx:786) @%p12 bra $Lt_1_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf98 (_1.ptx:799) mov.u32 %r69, 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x1010 (_1.ptx:815) bra.uni $LDWendi___internal_fmad_178_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1080 (_1.ptx:837) mov.f32 %f19, %f8;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x10a8 (_1.ptx:842) @%p13 bra $Lt_1_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1138 (_1.ptx:868) neg.f32 %f36, %f29;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x10f8 (_1.ptx:854) bra.uni $Lt_1_29698;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1138 (_1.ptx:868) neg.f32 %f36, %f29;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x1168 (_1.ptx:878) @!%p2 bra $Lt_1_30210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1650 (_1.ptx:1107) cvt.rn.f32.s32 %f64, %r5;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x1180 (_1.ptx:883) bra.uni $LDWendi___isinff_178_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1650 (_1.ptx:1107) cvt.rn.f32.s32 %f64, %r5;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x1198 (_1.ptx:888) @!%p15 bra $Lt_1_30722;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15d0 (_1.ptx:1088) mov.f32 %f51, %f40;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x1250 (_1.ptx:920) @%p16 bra $Lt_1_31746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1258 (_1.ptx:923) st.local.u32 [__cuda___cuda_result_60112+24], %r90;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x12d0 (_1.ptx:940) @%p17 bra $Lt_1_32258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1320 (_1.ptx:956) shr.u32 %r89, %r90, 30;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x1358 (_1.ptx:965) @%p18 bra $Lt_1_33026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_1.ptx:981) add.u32 %r122, %r89, %r119;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x1380 (_1.ptx:972) bra.uni $Lt_1_32770;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_1.ptx:981) add.u32 %r122, %r89, %r119;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x13d8 (_1.ptx:989) @%p20 bra $Lt_1_33282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1418 (_1.ptx:1004) mov.s32 %r130, %r89;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x1430 (_1.ptx:1007) @%p21 bra $Lt_1_36098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1490 (_1.ptx:1031) mul.lo.u32 %r104, %r90, -921707870;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x1478 (_1.ptx:1022) @%p22 bra $Lt_1_34306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1480 (_1.ptx:1024) bra.uni $Lt_1_33794;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x1480 (_1.ptx:1024) bra.uni $Lt_1_33794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1490 (_1.ptx:1031) mul.lo.u32 %r104, %r90, -921707870;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x14b8 (_1.ptx:1037) @%p23 bra $Lt_1_34818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14e8 (_1.ptx:1050) mov.u32 %r140, 0;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x1560 (_1.ptx:1066) bra.uni $LDWendi___internal_fmad_178_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x15d0 (_1.ptx:1088) mov.f32 %f51, %f40;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1680 (_1.ptx:1113) @%p24 bra $Lt_1_24322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1688 (_1.ptx:1114) bra.uni $Lt_1_23810;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1688 (_1.ptx:1114) bra.uni $Lt_1_23810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_1.ptx:1119) ld.param.u64 %rd14, [__cudaparm__Z18mystreaming_kernelPii_a];
GPGPU-Sim PTX: ... end of reconvergence points for _Z18mystreaming_kernelPii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18mystreaming_kernelPii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_bamliX"
Running: cat _ptx_bamliX | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Q6Qibw
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Q6Qibw --output-file  /dev/null 2> _ptx_bamliXinfo"
GPGPU-Sim PTX: Kernel '_Z18mystreaming_kernelPii' : regs=23, lmem=4, smem=0, cmem=124
GPGPU-Sim PTX: Kernel '_Z15myfriend_kernelPii' : regs=23, lmem=4, smem=0, cmem=120
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_bamliX _ptx2_Q6Qibw _ptx_bamliXinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z18mystreaming_kernelPii : hostFun 0x0x4136d5, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFunction _Z15myfriend_kernelPii : hostFun 0x0x413635, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'SPMV/main_spmv.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for SPMV/main_spmv.cu, capability = compute_20
GPGPU-Sim PTX: allocating global region for "tex_x_float" from 0x118 to 0x11c (global memory space)
GPGPU-Sim PTX: allocating constant region for "jds_ptr_int" from 0x180 to 0x4fa0 (global memory space) 2
GPGPU-Sim PTX: allocating constant region for "sh_zcnt_int" from 0x5000 to 0x9e20 (global memory space) 3
GPGPU-Sim PTX: instruction assembly for function '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: reconvergence points for _Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1718 (_2.ptx:79) @%p1 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa8 (_2.ptx:233) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1858 (_2.ptx:125) @%p2 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a48 (_2.ptx:217) fma.rn.f32 %f20, %f1, %f7, %f8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18a8 (_2.ptx:138) @%p3 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c0 (_2.ptx:190) mov.u32 %r41, %r27;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x19a8 (_2.ptx:182) @%p4 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b0 (_2.ptx:184) bra.uni $Lt_0_4354;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x19b0 (_2.ptx:184) bra.uni $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19c0 (_2.ptx:190) mov.u32 %r41, %r27;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1a38 (_2.ptx:210) bra.uni $Lt_0_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1a48 (_2.ptx:217) fma.rn.f32 %f20, %f1, %f7, %f8;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1aa0 (_2.ptx:230) @%p5 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1aa8 (_2.ptx:233) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding dominators for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'...
GPGPU-Sim PTX: reconvergence points for _Z8spmv_jdsPfPKfPKiS3_S1_S3_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1af8 (_2.ptx:263) @%p1 bra $Lt_1_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e08 (_2.ptx:397) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1c10 (_2.ptx:303) @%p2 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da8 (_2.ptx:381) fma.rn.f32 %f6, %f1, %f2, %f3;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1c60 (_2.ptx:316) @%p3 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d50 (_2.ptx:363) fma.rn.f32 %f3, %f1, %f2, %f3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1d38 (_2.ptx:354) @%p4 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d40 (_2.ptx:356) bra.uni $Lt_1_4354;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1d40 (_2.ptx:356) bra.uni $Lt_1_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1d50 (_2.ptx:363) fma.rn.f32 %f3, %f1, %f2, %f3;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1d98 (_2.ptx:374) bra.uni $Lt_1_3842;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1da8 (_2.ptx:381) fma.rn.f32 %f6, %f1, %f2, %f3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1e00 (_2.ptx:394) @%p5 bra $Lt_1_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e08 (_2.ptx:397) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z8spmv_jdsPfPKfPKiS3_S1_S3_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _2.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_cC3zj5"
Running: cat _ptx_cC3zj5 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_d1OSrE
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_d1OSrE --output-file  /dev/null 2> _ptx_cC3zj5info"
GPGPU-Sim PTX: Kernel '_Z8spmv_jdsPfPKfPKiS3_S1_S3_i' : regs=22, lmem=0, smem=0, cmem=40092
GPGPU-Sim PTX: Kernel '_Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i' : regs=21, lmem=0, smem=0, cmem=40088
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_cC3zj5 _ptx2_d1OSrE _ptx_cC3zj5info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z8spmv_jdsPfPKfPKiS3_S1_S3_i : hostFun 0x0x415376, fat_cubin_handle = 2
GPGPU-Sim PTX: __cudaRegisterFunction _Z16spmv_jds_texturePfPKfPKiS3_S1_S3_i : hostFun 0x0x4151bb, fat_cubin_handle = 2
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 1
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6d1640; deviceAddress = jds_ptr_int; deviceName = jds_ptr_int
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 20000 bytes
GPGPU-Sim PTX registering constant jds_ptr_int (20000 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6d6460; deviceAddress = sh_zcnt_int; deviceName = sh_zcnt_int
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 20000 bytes
GPGPU-Sim PTX registering constant sh_zcnt_int (20000 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'RAY/rayTracing.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for RAY/rayTracing.cu, capability = compute_20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z18intersectionSphere5Rayon6float3f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z18intersectionSphere5Rayon6float3f" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z18intersectionSphere5Rayon6float3f" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z18intersectionSphere5Rayon6float3f" from 0x28 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z16intersectionPlan5Rayon6float3S0_" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16intersectionPlan5Rayon6float3S0_" from 0x4 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16intersectionPlan5Rayon6float3S0_" from 0x1c to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16intersectionPlan5Rayon6float3S0_" from 0x28 to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z10getNormale6float3S_" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z10getNormale6float3S_" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z10getNormale6float3S_" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z11getNormaleP6float3" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z11getNormaleP6float3" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z3mul10matrice3x46float3" from 0x0 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z3mul10matrice3x46float3" from 0xc to 0x3c
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z3mul10matrice3x46float3" from 0x3c to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z3mul10matrice3x46float4" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z3mul10matrice3x46float4" from 0x10 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z3mul10matrice3x46float4" from 0x40 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z14rgbaFloatToInt6float4" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z14rgbaFloatToInt6float4" from 0x4 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z12notShadowRayP4Node6float3S1_f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z12notShadowRayP4Node6float3S1_f" from 0x4 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z12notShadowRayP4Node6float3S1_f" from 0xc to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z12notShadowRayP4Node6float3S1_f" from 0x18 to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z12notShadowRayP4Node6float3S1_f" from 0x24 to 0x28
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15float2int_pow20f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15float2int_pow20f" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z15float2int_pow50f" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z15float2int_pow50f" from 0x4 to 0x8
GPGPU-Sim PTX: instruction assembly for function '_Z18intersectionSphere5Rayon6float3f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'...
GPGPU-Sim PTX: reconvergence points for _Z18intersectionSphere5Rayon6float3f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1f40 (_3.ptx:114) @%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fb0 (_3.ptx:134) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1f50 (_3.ptx:116) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fb0 (_3.ptx:134) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1f70 (_3.ptx:121) @!%p3 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fb0 (_3.ptx:134) mov.f32 %f39, %f32;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1f80 (_3.ptx:123) bra.uni $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1fb0 (_3.ptx:134) mov.f32 %f39, %f32;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18intersectionSphere5Rayon6float3f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18intersectionSphere5Rayon6float3f'.
GPGPU-Sim PTX: instruction assembly for function '_Z16intersectionPlan5Rayon6float3S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'...
GPGPU-Sim PTX: reconvergence points for _Z16intersectionPlan5Rayon6float3S0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2010 (_3.ptx:155) @!%p1 bra $Lt_1_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2058 (_3.ptx:168) mov.f32 %f14, %f9;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x2020 (_3.ptx:157) bra.uni $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2058 (_3.ptx:168) mov.f32 %f14, %f9;
GPGPU-Sim PTX: ... end of reconvergence points for _Z16intersectionPlan5Rayon6float3S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16intersectionPlan5Rayon6float3S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z10getNormale6float3S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10getNormale6float3S_'...
GPGPU-Sim PTX: reconvergence points for _Z10getNormale6float3S_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10getNormale6float3S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10getNormale6float3S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11getNormaleP6float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11getNormaleP6float3'...
GPGPU-Sim PTX: reconvergence points for _Z11getNormaleP6float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z11getNormaleP6float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11getNormaleP6float3'.
GPGPU-Sim PTX: instruction assembly for function '_Z3mul10matrice3x46float3'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding dominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding postdominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3mul10matrice3x46float3'...
GPGPU-Sim PTX: reconvergence points for _Z3mul10matrice3x46float3...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3mul10matrice3x46float3
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3mul10matrice3x46float3'.
GPGPU-Sim PTX: instruction assembly for function '_Z3mul10matrice3x46float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding dominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z3mul10matrice3x46float4'...
GPGPU-Sim PTX: reconvergence points for _Z3mul10matrice3x46float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z3mul10matrice3x46float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z3mul10matrice3x46float4'.
GPGPU-Sim PTX: instruction assembly for function '_Z14rgbaFloatToInt6float4'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14rgbaFloatToInt6float4'...
GPGPU-Sim PTX: reconvergence points for _Z14rgbaFloatToInt6float4...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14rgbaFloatToInt6float4
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14rgbaFloatToInt6float4'.
GPGPU-Sim PTX: allocating global region for "cnode" from 0x180 to 0x220 (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12notShadowRayP4Node6float3S1_f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'...
GPGPU-Sim PTX: reconvergence points for _Z12notShadowRayP4Node6float3S1_f...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2688 (_3.ptx:432) @%p1 bra $Lt_7_8450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2878 (_3.ptx:520) mov.f32 %f58, 0f00000000;    // 0
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x26a8 (_3.ptx:438) @!%p2 bra $Lt_7_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2708 (_3.ptx:457) mov.f32 %f28, %f20;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x26b8 (_3.ptx:441) bra.uni $Lt_7_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2708 (_3.ptx:457) mov.f32 %f28, %f20;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x2710 (_3.ptx:458) bra.uni $Lt_7_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2878 (_3.ptx:520) mov.f32 %f58, 0f00000000;    // 0
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x2800 (_3.ptx:491) @%p5 bra $Lt_7_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2870 (_3.ptx:516) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x2810 (_3.ptx:494) bra.uni $Lt_7_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2870 (_3.ptx:516) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x2830 (_3.ptx:500) @!%p6 bra $Lt_7_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2870 (_3.ptx:516) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2840 (_3.ptx:503) bra.uni $Lt_7_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2870 (_3.ptx:516) mov.f32 %f28, %f51;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2888 (_3.ptx:522) @!%p7 bra $Lt_7_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2938 (_3.ptx:550) add.s32 %r1, %r1, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x2928 (_3.ptx:543) @!%p8 bra $Lt_7_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2938 (_3.ptx:550) add.s32 %r1, %r1, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x2958 (_3.ptx:554) @%p9 bra $Lt_7_10754;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b0 (_3.ptx:569) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x2980 (_3.ptx:560) @%p10 bra $L_7_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b0 (_3.ptx:569) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x2988 (_3.ptx:561) bra.uni $L_7_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x29b0 (_3.ptx:569) selp.s32 %r10, 1, 0, %p11;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12notShadowRayP4Node6float3S1_f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12notShadowRayP4Node6float3S1_f'.
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow20f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow20f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow20f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow20f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow20f'.
GPGPU-Sim PTX: instruction assembly for function '_Z15float2int_pow50f'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15float2int_pow50f'...
GPGPU-Sim PTX: reconvergence points for _Z15float2int_pow50f...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15float2int_pow50f
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15float2int_pow50f'.
GPGPU-Sim PTX: allocating constant region for "MView" from 0x280 to 0x2b0 (global memory space) 4
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_40945_9_non_const_pile_32240" from 0x0 to 0x50
GPGPU-Sim PTX: instruction assembly for function '_Z6renderPjP4Nodejjff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6renderPjP4Nodejjff'...
GPGPU-Sim PTX: reconvergence points for _Z6renderPjP4Nodejjff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x2e00 (_3.ptx:746) @%p1 bra $Lt_10_44034;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x43c0 (_3.ptx:1652) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3078 (_3.ptx:835) @%p2 bra $Lt_10_45570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3208 (_3.ptx:910) mov.f32 %f108, 0f00000000;   // 0
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x3098 (_3.ptx:841) @!%p3 bra $Lt_10_46082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30e0 (_3.ptx:857) mov.f32 %f87, %f82;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x30a8 (_3.ptx:844) bra.uni $Lt_10_45826;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x30e0 (_3.ptx:857) mov.f32 %f87, %f82;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x30e8 (_3.ptx:858) bra.uni $Lt_10_45314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3208 (_3.ptx:910) mov.f32 %f108, 0f00000000;   // 0
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x3190 (_3.ptx:882) @%p6 bra $Lt_10_46594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3200 (_3.ptx:907) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x31a0 (_3.ptx:885) bra.uni $Lt_10_46850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3200 (_3.ptx:907) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x31c0 (_3.ptx:891) @!%p7 bra $Lt_10_47106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3200 (_3.ptx:907) mov.f32 %f87, %f101;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x31d0 (_3.ptx:894) bra.uni $Lt_10_46850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3200 (_3.ptx:907) mov.f32 %f87, %f101;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x3248 (_3.ptx:918) @%p8 bra $Lt_10_47362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3260 (_3.ptx:926) add.s32 %r25, %r25, 1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x3280 (_3.ptx:930) @%p9 bra $Lt_10_45058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3288 (_3.ptx:932) mov.f32 %f109, 0f00000000;   // 0
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x32d0 (_3.ptx:941) @%p10 bra $Lt_10_48130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4190 (_3.ptx:1572) add.s32 %r23, %r23, 1;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x3380 (_3.ptx:967) @%p11 bra $Lt_10_48898;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3408 (_3.ptx:990) sub.f32 %f136, %f21, %f119;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x33a0 (_3.ptx:973) bra.uni $Lt_10_48642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3408 (_3.ptx:990) sub.f32 %f136, %f21, %f119;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x3480 (_3.ptx:1005) @!%p12 bra $Lt_10_49410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34c0 (_3.ptx:1020) mov.f32 %f153, 0f3d4ccccd;   // 0.05
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x34a0 (_3.ptx:1011) bra.uni $Lt_10_49154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x34c0 (_3.ptx:1020) mov.f32 %f153, 0f3d4ccccd;   // 0.05
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x35c8 (_3.ptx:1054) @!%p13 bra $Lt_10_58114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40d0 (_3.ptx:1543) add.f32 %f399, %f126, %f126;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x3610 (_3.ptx:1068) @%p14 bra $Lt_10_49922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3800 (_3.ptx:1157) mov.f32 %f221, 0f00000000;   // 0
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x3630 (_3.ptx:1074) @!%p15 bra $Lt_10_50434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3688 (_3.ptx:1093) mov.f32 %f190, %f183;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x3640 (_3.ptx:1077) bra.uni $Lt_10_50178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3688 (_3.ptx:1093) mov.f32 %f190, %f183;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x3690 (_3.ptx:1094) bra.uni $Lt_10_49666;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3800 (_3.ptx:1157) mov.f32 %f221, 0f00000000;   // 0
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x3788 (_3.ptx:1128) @%p18 bra $Lt_10_50946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37f8 (_3.ptx:1153) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x3798 (_3.ptx:1131) bra.uni $Lt_10_51202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37f8 (_3.ptx:1153) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x37b8 (_3.ptx:1137) @!%p19 bra $Lt_10_51458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37f8 (_3.ptx:1153) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x37c8 (_3.ptx:1140) bra.uni $Lt_10_51202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x37f8 (_3.ptx:1153) mov.f32 %f190, %f214;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x3810 (_3.ptx:1159) @!%p20 bra $Lt_10_58370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3878 (_3.ptx:1178) add.s32 %r50, %r50, 1;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x3868 (_3.ptx:1171) @!%p21 bra $Lt_10_58370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3878 (_3.ptx:1178) add.s32 %r50, %r50, 1;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x3898 (_3.ptx:1182) @%p22 bra $Lt_10_58882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38d0 (_3.ptx:1196) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x38b0 (_3.ptx:1186) @%p23 bra $L_10_42498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38d0 (_3.ptx:1196) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x38b8 (_3.ptx:1188) bra.uni $L_10_43266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x38d0 (_3.ptx:1196) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x38d0 (_3.ptx:1196) @!%p23 bra $Lt_10_58114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x40d0 (_3.ptx:1543) add.f32 %f399, %f126, %f126;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x3a18 (_3.ptx:1241) @!%p24 bra $Lt_10_51714;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x3a28 (_3.ptx:1245) bra.uni $LDWendi___isnanf_187_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x3a48 (_3.ptx:1252) @!%p25 bra $Lt_10_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x3a50 (_3.ptx:1254) bra.uni $Lt_10_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3a70 (_3.ptx:1264) mov.f32 %f272, 0f7f800000;   // ((1.0F)/(0.0F))
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x3a68 (_3.ptx:1260) bra.uni $LDWendi___isnanf_187_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x3a80 (_3.ptx:1266) @!%p26 bra $Lt_10_52226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x3a90 (_3.ptx:1270) bra.uni $LDWendi___isnanf_187_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x3aa8 (_3.ptx:1275) @!%p27 bra $Lt_10_52738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x3b08 (_3.ptx:1289) bra.uni $LDWendi___isnanf_187_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x3b20 (_3.ptx:1294) @!%p29 bra $Lt_10_53250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x3b70 (_3.ptx:1306) @!%p30 bra $Lt_10_53762;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3b90 (_3.ptx:1315) mov.f32 %f268, %f284;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x3b98 (_3.ptx:1316) bra.uni $LDWendi___isnanf_187_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x3bb0 (_3.ptx:1322) @!%p31 bra $Lt_10_59394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x3bd8 (_3.ptx:1328) @!%p32 bra $Lt_10_59394;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x3bf0 (_3.ptx:1333) bra.uni $LDWendi___isnanf_187_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4090 (_3.ptx:1529) mov.f32 %f394, 0f3f4ccccd;   // 0.8
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x3c28 (_3.ptx:1344) @%p33 bra $Lt_10_54530;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c70 (_3.ptx:1361) sub.s32 %r64, %r64, 127;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x3c60 (_3.ptx:1354) bra.uni $Lt_10_54274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3c70 (_3.ptx:1361) sub.s32 %r64, %r64, 127;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x3ca8 (_3.ptx:1369) @!%p34 bra $Lt_10_54786;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3cc8 (_3.ptx:1379) mov.f32 %f302, 0fbf800000;   // -1
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x3f00 (_3.ptx:1459) @%p35 bra $Lt_10_55298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3f28 (_3.ptx:1470) mov.f32 %f367, %f365;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x3fe8 (_3.ptx:1495) @!%p38 bra $Lt_10_55810;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x3ff8 (_3.ptx:1502) mov.f32 %f284, %f386;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x4068 (_3.ptx:1516) @%p39 bra $Lt_10_56322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4088 (_3.ptx:1525) mov.f32 %f268, %f284;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x41a8 (_3.ptx:1575) @%p40 bra $L_10_42242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41c0 (_3.ptx:1581) sub.s32 %r86, %r24, 1;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x41b8 (_3.ptx:1578) @%p41 bra $L_10_41474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x41c0 (_3.ptx:1581) sub.s32 %r86, %r24, 1;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x41e0 (_3.ptx:1585) @%p42 bra $Lt_10_56834;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d8 (_3.ptx:1621) ld.global.u32 %r92, [%rd4+0];
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x42d0 (_3.ptx:1618) @%p43 bra $Lt_10_57346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x42d8 (_3.ptx:1621) ld.global.u32 %r92, [%rd4+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z6renderPjP4Nodejjff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6renderPjP4Nodejjff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_mpsQJd"
Running: cat _ptx_mpsQJd | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_3kgQ1M
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_3kgQ1M --output-file  /dev/null 2> _ptx_mpsQJdinfo"
GPGPU-Sim PTX: Kernel '_Z6renderPjP4Nodejjff' : regs=63, lmem=4, smem=0, cmem=168
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_mpsQJd _ptx2_3kgQ1M _ptx_mpsQJdinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6renderPjP4Nodejjff : hostFun 0x0x4186a6, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6db560; deviceAddress = MView; deviceName = MView
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 48 bytes
GPGPU-Sim PTX registering constant MView (48 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6db5a0; deviceAddress = cnode; deviceName = cnode
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 160 bytes
GPGPU-Sim PTX registering constant cnode (160 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'BP/backprop_cuda.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for BP/backprop_cuda.cu, capability = compute_20
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34825_34_non_const_input_node40" from 0x0 to 0x40 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_34826_34_non_const_weight_matrix104" from 0x80 to 0x480 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'...
GPGPU-Sim PTX: reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4410 (_4.ptx:74) @!%p1 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4458 (_4.ptx:86) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4558 (_4.ptx:123) @!%p2 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4658 (_4.ptx:166) ld.shared.f32 %f17, [%rd14+0];
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x45b0 (_4.ptx:137) @%p3 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4630 (_4.ptx:158) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4650 (_4.ptx:163) @%p4 bra $Lt_0_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4658 (_4.ptx:166) ld.shared.f32 %f17, [%rd14+0];
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4670 (_4.ptx:170) @!%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x46d8 (_4.ptx:186) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z22bpnn_layerforward_CUDAPfS_S_S_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z22bpnn_layerforward_CUDAPfS_S_S_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x48f8 (_4.ptx:275) @%p1 bra $Lt_1_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x49c8 (_4.ptx:305) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z24bpnn_adjust_weights_cudaPfiS_iS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_sRcrCm"
Running: cat _ptx_sRcrCm | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_u3r3cW
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_u3r3cW --output-file  /dev/null 2> _ptx_sRcrCminfo"
GPGPU-Sim PTX: Kernel '_Z24bpnn_adjust_weights_cudaPfiS_iS_S_' : regs=22, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: Kernel '_Z22bpnn_layerforward_CUDAPfS_S_S_ii' : regs=13, lmem=0, smem=1088, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_sRcrCm _ptx2_u3r3cW _ptx_sRcrCminfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z24bpnn_adjust_weights_cudaPfiS_iS_S_ : hostFun 0x0x41ac6e, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFunction _Z22bpnn_layerforward_CUDAPfS_S_S_ii : hostFun 0x0x41aae6, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'SAD/main_sad.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for SAD/main_sad.cu, capability = compute_20
GPGPU-Sim PTX: allocating shared region for "sad_loc" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "sad_loc_8b" from 0x0 to 0x0 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "frame_loc" from 0x0 to 0x20 (shared memory space)
GPGPU-Sim PTX: allocating global region for "ref" from 0x118 to 0x11c (global memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z11mb_sad_calcPtS_ii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: Finding dominators for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11mb_sad_calcPtS_ii'...
GPGPU-Sim PTX: reconvergence points for _Z11mb_sad_calcPtS_ii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x4a10 (_5.ptx:75) @%p1 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bc0 (_5.ptx:134) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x4ab8 (_5.ptx:96) @%p2 bra $Lt_0_9986;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b88 (_5.ptx:124) mov.u64 %rd1, frame_loc;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x4b90 (_5.ptx:125) bra.uni $Lt_0_9474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bc0 (_5.ptx:134) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x4c50 (_5.ptx:152) @%p3 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5238 (_5.ptx:384) bar.sync 0;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x4d40 (_5.ptx:184) @%p6 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5238 (_5.ptx:384) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x51b8 (_5.ptx:355) @%p8 bra $Lt_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x51c0 (_5.ptx:358) cvt.u64.u32 %rd13, %r96;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x5208 (_5.ptx:370) @%p9 bra $Lt_0_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5220 (_5.ptx:378) add.u32 %r96, %r96, 3;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x5230 (_5.ptx:380) @%p10 bra $Lt_0_11522;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5238 (_5.ptx:384) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x5258 (_5.ptx:388) @%p11 bra $Lt_0_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5440 (_5.ptx:457) exit;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x52d0 (_5.ptx:403) @%p12 bra $Lt_0_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5440 (_5.ptx:457) exit;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x52f0 (_5.ptx:408) @%p13 bra $Lt_0_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5440 (_5.ptx:457) exit;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x5438 (_5.ptx:452) @%p14 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5440 (_5.ptx:457) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11mb_sad_calcPtS_ii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11mb_sad_calcPtS_ii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17larger_sad_calc_8Ptii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding dominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17larger_sad_calc_8Ptii'...
GPGPU-Sim PTX: reconvergence points for _Z17larger_sad_calc_8Ptii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5468 (_5.ptx:477) @%p1 bra $Lt_1_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5588 (_5.ptx:517) cvt.s32.u32 %r26, %tid.x;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x55a8 (_5.ptx:521) @%p2 bra $Lt_1_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57f8 (_5.ptx:608) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x57f0 (_5.ptx:605) @%p3 bra $Lt_1_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57f8 (_5.ptx:608) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17larger_sad_calc_8Ptii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17larger_sad_calc_8Ptii'.
GPGPU-Sim PTX: instruction assembly for function '_Z18larger_sad_calc_16Ptii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: Finding dominators for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: Finding postdominators for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18larger_sad_calc_16Ptii'...
GPGPU-Sim PTX: reconvergence points for _Z18larger_sad_calc_16Ptii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5820 (_5.ptx:627) @%p1 bra $Lt_2_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a40 (_5.ptx:708) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5a38 (_5.ptx:705) @%p2 bra $Lt_2_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a40 (_5.ptx:708) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18larger_sad_calc_16Ptii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18larger_sad_calc_16Ptii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_aYyXSv"
Running: cat _ptx_aYyXSv | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_wmTSy5
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_wmTSy5 --output-file  /dev/null 2> _ptx_aYyXSvinfo"
GPGPU-Sim PTX: Kernel '_Z18larger_sad_calc_16Ptii' : regs=16, lmem=0, smem=0, cmem=52
GPGPU-Sim PTX: Kernel '_Z17larger_sad_calc_8Ptii' : regs=16, lmem=0, smem=0, cmem=48
GPGPU-Sim PTX: Kernel '_Z11mb_sad_calcPtS_ii' : regs=32, lmem=0, smem=32, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_aYyXSv _ptx2_wmTSy5 _ptx_aYyXSvinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z18larger_sad_calc_16Ptii : hostFun 0x0x41cd07, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFunction _Z17larger_sad_calc_8Ptii : hostFun 0x0x41cc36, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFunction _Z11mb_sad_calcPtS_ii : hostFun 0x0x41cb56, fat_cubin_handle = 5
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'LUD/cuda/lud.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for LUD/cuda/lud.cu, capability = compute_20
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40777_33_non_const_shadow16" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_diagonalPfii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_diagonalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_diagonalPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x5e28 (_6.ptx:199) @!%p1 bra $Lt_0_7682;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f60 (_6.ptx:253) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x5e40 (_6.ptx:203) @%p2 bra $Lt_0_11010;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f38 (_6.ptx:245) mul.lo.u64 %rd66, %rd54, 68;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x5ef8 (_6.ptx:231) @%p3 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f00 (_6.ptx:233) bra.uni $Lt_0_8194;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x5f00 (_6.ptx:233) bra.uni $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f38 (_6.ptx:245) mul.lo.u64 %rd66, %rd54, 68;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5f68 (_6.ptx:254) @!%p1 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6040 (_6.ptx:291) bar.sync 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5f88 (_6.ptx:259) @%p4 bra $Lt_0_9730;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6040 (_6.ptx:291) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x6038 (_6.ptx:286) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6040 (_6.ptx:291) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x6068 (_6.ptx:296) @%p6 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6070 (_6.ptx:298) add.s32 %r47, %r1, 1;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_diagonalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_diagonalPfii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40819_33_non_const_peri_row1056" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40818_33_non_const_dia2080" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40820_33_non_const_peri_col3104" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13lud_perimeterPfii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13lud_perimeterPfii'...
GPGPU-Sim PTX: reconvergence points for _Z13lud_perimeterPfii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x6410 (_6.ptx:442) @!%p1 bra $Lt_1_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f80 (_6.ptx:841) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x69d8 (_6.ptx:639) bra.uni $Lt_1_12802;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f80 (_6.ptx:841) bar.sync 0;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x6f88 (_6.ptx:842) @!%p1 bra $Lt_1_13570;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7208 (_6.ptx:947) bar.sync 0;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x6fa8 (_6.ptx:848) @%p2 bra $Lt_1_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7070 (_6.ptx:880) add.s32 %r117, %r117, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x7068 (_6.ptx:877) @%p3 bra $Lt_1_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7070 (_6.ptx:880) add.s32 %r117, %r117, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x7088 (_6.ptx:883) @%p4 bra $Lt_1_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7090 (_6.ptx:884) bra.uni $Lt_1_13314;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x7090 (_6.ptx:884) bra.uni $Lt_1_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7208 (_6.ptx:947) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x70d8 (_6.ptx:896) @%p5 bra $Lt_1_18690;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71c0 (_6.ptx:936) ld.shared.f32 %f57, [%rd169+0];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x7188 (_6.ptx:923) @%p6 bra $Lt_1_17154;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7190 (_6.ptx:925) bra.uni $Lt_1_16642;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x7190 (_6.ptx:925) bra.uni $Lt_1_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71c0 (_6.ptx:936) ld.shared.f32 %f57, [%rd169+0];
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x7200 (_6.ptx:944) @%p7 bra $Lt_1_16386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7208 (_6.ptx:947) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x7210 (_6.ptx:948) @!%p1 bra $Lt_1_18178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x79b8 (_6.ptx:1224) exit;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x7600 (_6.ptx:1085) bra.uni $Lt_1_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x79b8 (_6.ptx:1224) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13lud_perimeterPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13lud_perimeterPfii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40929_33_non_const_peri_col4144" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_40928_33_non_const_peri_row5168" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z12lud_internalPfii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12lud_internalPfii'...
GPGPU-Sim PTX: reconvergence points for _Z12lud_internalPfii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z12lud_internalPfii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12lud_internalPfii'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_ASAenF"
Running: cat _ptx_ASAenF | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_lXIBbf
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_lXIBbf --output-file  /dev/null 2> _ptx_ASAenFinfo"
GPGPU-Sim PTX: Kernel '_Z12lud_internalPfii' : regs=14, lmem=0, smem=2048, cmem=52
GPGPU-Sim PTX: Kernel '_Z13lud_perimeterPfii' : regs=23, lmem=0, smem=3072, cmem=56
GPGPU-Sim PTX: Kernel '_Z12lud_diagonalPfii' : regs=24, lmem=0, smem=1024, cmem=48
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_ASAenF _ptx2_lXIBbf _ptx_ASAenFinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_internalPfii : hostFun 0x0x41e8a0, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z13lud_perimeterPfii : hostFun 0x0x41e7cf, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12lud_diagonalPfii : hostFun 0x0x41e6fe, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'FFT/fft.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for FFT/fft.cu, capability = compute_20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z8GPU_FFT2R6float2S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z8GPU_FFT2R6float2S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z8GPU_FFT4R6float2S0_S0_S0_" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z8GPU_FFT4R6float2S0_S0_S0_" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z8GPU_FFT4R6float2S0_S0_S0_" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z8GPU_FFT4R6float2S0_S0_S0_" from 0x18 to 0x20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaretf__Z10GPU_expandiii" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z10GPU_expandiii" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z10GPU_expandiii" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z10GPU_expandiii" from 0xc to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z16GPU_FftIterationiiP6float2S0_i" from 0x0 to 0x4
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z16GPU_FftIterationiiP6float2S0_i" from 0x4 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf3__Z16GPU_FftIterationiiP6float2S0_i" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf4__Z16GPU_FftIterationiiP6float2S0_i" from 0x10 to 0x18
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf5__Z16GPU_FftIterationiiP6float2S0_i" from 0x18 to 0x1c
GPGPU-Sim PTX: instruction assembly for function '_Z8GPU_FFT2R6float2S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8GPU_FFT2R6float2S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z8GPU_FFT2R6float2S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8GPU_FFT2R6float2S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z8GPU_FFT2R6float2S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8GPU_FFT2R6float2S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8GPU_FFT2R6float2S0_'...
GPGPU-Sim PTX: reconvergence points for _Z8GPU_FFT2R6float2S0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z8GPU_FFT2R6float2S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8GPU_FFT2R6float2S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z8GPU_FFT4R6float2S0_S0_S0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z8GPU_FFT4R6float2S0_S0_S0_'...
GPGPU-Sim PTX: Finding dominators for '_Z8GPU_FFT4R6float2S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z8GPU_FFT4R6float2S0_S0_S0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z8GPU_FFT4R6float2S0_S0_S0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z8GPU_FFT4R6float2S0_S0_S0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z8GPU_FFT4R6float2S0_S0_S0_'...
GPGPU-Sim PTX: reconvergence points for _Z8GPU_FFT4R6float2S0_S0_S0_...
GPGPU-Sim PTX: ... end of reconvergence points for _Z8GPU_FFT4R6float2S0_S0_S0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z8GPU_FFT4R6float2S0_S0_S0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z10GPU_expandiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z10GPU_expandiii'...
GPGPU-Sim PTX: Finding dominators for '_Z10GPU_expandiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z10GPU_expandiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z10GPU_expandiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z10GPU_expandiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z10GPU_expandiii'...
GPGPU-Sim PTX: reconvergence points for _Z10GPU_expandiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z10GPU_expandiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z10GPU_expandiii'.
GPGPU-Sim PTX: Warning __cudart_i2opi_f was declared previous at _1.ptx:48 skipping new declaration
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_40626_10_non_const_v_320" from 0x20 to 0x30
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_4816" from 0x80 to 0x9c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_7644" from 0x100 to 0x11c
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z16GPU_FftIterationiiP6float2S0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z16GPU_FftIterationiiP6float2S0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z16GPU_FftIterationiiP6float2S0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z16GPU_FftIterationiiP6float2S0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z16GPU_FftIterationiiP6float2S0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z16GPU_FftIterationiiP6float2S0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z16GPU_FftIterationiiP6float2S0_i'...
GPGPU-Sim PTX: reconvergence points for _Z16GPU_FftIterationiiP6float2S0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8080 (_7.ptx:229) @!%p1 bra $Lt_3_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85d8 (_7.ptx:483) selp.s32 %r93, 1, 0, %p1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8098 (_7.ptx:234) bra.uni $LDWendi___isinff_180_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85d8 (_7.ptx:483) selp.s32 %r93, 1, 0, %p1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x80b0 (_7.ptx:239) @!%p2 bra $Lt_3_26882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84e8 (_7.ptx:441) add.s32 %r88, %r64, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8168 (_7.ptx:271) @%p3 bra $Lt_3_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8170 (_7.ptx:274) st.local.u32 [__cuda___cuda_result_4816+24], %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x81e8 (_7.ptx:291) @%p4 bra $Lt_3_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8238 (_7.ptx:307) shr.u32 %r22, %r23, 30;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x8270 (_7.ptx:316) @%p5 bra $Lt_3_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82b8 (_7.ptx:332) add.u32 %r56, %r22, %r53;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x8298 (_7.ptx:323) bra.uni $Lt_3_28930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x82b8 (_7.ptx:332) add.u32 %r56, %r22, %r53;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x82f0 (_7.ptx:340) @%p7 bra $Lt_3_29442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8330 (_7.ptx:355) mov.s32 %r64, %r22;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x8348 (_7.ptx:358) @%p8 bra $Lt_3_37890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83a8 (_7.ptx:382) mul.lo.u32 %r37, %r23, -921707870;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x8390 (_7.ptx:373) @%p9 bra $Lt_3_30466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8398 (_7.ptx:375) bra.uni $Lt_3_29954;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x8398 (_7.ptx:375) bra.uni $Lt_3_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83a8 (_7.ptx:382) mul.lo.u32 %r37, %r23, -921707870;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x83d0 (_7.ptx:388) @%p10 bra $Lt_3_30978;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8400 (_7.ptx:401) mov.u32 %r74, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x8478 (_7.ptx:417) bra.uni $LDWendi___internal_fmad_180_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84e8 (_7.ptx:441) add.s32 %r88, %r64, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x8518 (_7.ptx:447) @%p11 bra $Lt_3_31746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85a8 (_7.ptx:473) neg.f32 %f39, %f32;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x8568 (_7.ptx:459) bra.uni $Lt_3_31490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85a8 (_7.ptx:473) neg.f32 %f39, %f32;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x8610 (_7.ptx:490) @%p13 bra $Lt_3_32002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b60 (_7.ptx:743) mul.f32 %f73, %f42, %f3;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x8628 (_7.ptx:495) bra.uni $LDWendi___isinff_180_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b60 (_7.ptx:743) mul.f32 %f73, %f42, %f3;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x8640 (_7.ptx:500) @!%p14 bra $Lt_3_32514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a78 (_7.ptx:702) mov.f32 %f55, %f44;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x86f8 (_7.ptx:532) @%p15 bra $Lt_3_33538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8700 (_7.ptx:535) st.local.u32 [__cuda___cuda_result_7644+24], %r101;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x8778 (_7.ptx:552) @%p16 bra $Lt_3_34050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87c8 (_7.ptx:568) shr.u32 %r100, %r101, 30;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x8800 (_7.ptx:577) @%p17 bra $Lt_3_34818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8848 (_7.ptx:593) add.u32 %r133, %r100, %r130;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x8828 (_7.ptx:584) bra.uni $Lt_3_34562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8848 (_7.ptx:593) add.u32 %r133, %r100, %r130;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x8880 (_7.ptx:601) @%p19 bra $Lt_3_35074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x88c0 (_7.ptx:616) mov.s32 %r141, %r100;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x88d8 (_7.ptx:619) @%p20 bra $Lt_3_38146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8938 (_7.ptx:643) mul.lo.u32 %r115, %r101, -921707870;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x8920 (_7.ptx:634) @%p21 bra $Lt_3_36098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8928 (_7.ptx:636) bra.uni $Lt_3_35586;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x8928 (_7.ptx:636) bra.uni $Lt_3_35586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8938 (_7.ptx:643) mul.lo.u32 %r115, %r101, -921707870;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x8960 (_7.ptx:649) @%p22 bra $Lt_3_36610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8990 (_7.ptx:662) mov.u32 %r151, 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x8a08 (_7.ptx:678) bra.uni $LDWendi___internal_fmad_180_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a78 (_7.ptx:702) mov.f32 %f55, %f44;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x8aa0 (_7.ptx:707) @%p23 bra $Lt_3_37378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b30 (_7.ptx:733) neg.f32 %f72, %f65;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x8af0 (_7.ptx:719) bra.uni $Lt_3_37122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8b30 (_7.ptx:733) neg.f32 %f72, %f65;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x8bb8 (_7.ptx:754) @%p25 bra $Lt_3_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8bc0 (_7.ptx:756) ld.local.f32 %f78, [__cuda___cuda_local_var_40626_10_non_const_v_320+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z16GPU_FftIterationiiP6float2S0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z16GPU_FftIterationiiP6float2S0_i'.
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_local_var_40626_10_non_const_v_32104" from 0x0 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_48120" from 0x80 to 0x9c
GPGPU-Sim PTX: allocating stack frame region for .local "__cuda___cuda_result_76148" from 0x100 to 0x11c
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: Warning -- ignoring pragma 'nounroll'
GPGPU-Sim PTX: instruction assembly for function '_Z14GPU_FFT_GlobaliP6float2S0_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14GPU_FFT_GlobaliP6float2S0_i'...
GPGPU-Sim PTX: Finding dominators for '_Z14GPU_FFT_GlobaliP6float2S0_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14GPU_FFT_GlobaliP6float2S0_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z14GPU_FFT_GlobaliP6float2S0_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14GPU_FFT_GlobaliP6float2S0_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14GPU_FFT_GlobaliP6float2S0_i'...
GPGPU-Sim PTX: reconvergence points for _Z14GPU_FFT_GlobaliP6float2S0_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8dc8 (_7.ptx:849) @!%p1 bra $Lt_4_26370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9320 (_7.ptx:1103) selp.s32 %r92, 1, 0, %p1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8de0 (_7.ptx:854) bra.uni $LDWendi___isinff_181_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9320 (_7.ptx:1103) selp.s32 %r92, 1, 0, %p1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x8df8 (_7.ptx:859) @!%p2 bra $Lt_4_26882;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9230 (_7.ptx:1061) add.s32 %r87, %r63, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x8eb0 (_7.ptx:891) @%p3 bra $Lt_4_27906;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8eb8 (_7.ptx:894) st.local.u32 [__cuda___cuda_result_48120+24], %r22;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x8f30 (_7.ptx:911) @%p4 bra $Lt_4_28418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f80 (_7.ptx:927) shr.u32 %r21, %r22, 30;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x8fb8 (_7.ptx:936) @%p5 bra $Lt_4_29186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9000 (_7.ptx:952) add.u32 %r55, %r21, %r52;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x8fe0 (_7.ptx:943) bra.uni $Lt_4_28930;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9000 (_7.ptx:952) add.u32 %r55, %r21, %r52;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x9038 (_7.ptx:960) @%p7 bra $Lt_4_29442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9078 (_7.ptx:975) mov.s32 %r63, %r21;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x9090 (_7.ptx:978) @%p8 bra $Lt_4_37890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x90f0 (_7.ptx:1002) mul.lo.u32 %r36, %r22, -921707870;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x90d8 (_7.ptx:993) @%p9 bra $Lt_4_30466;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x90e0 (_7.ptx:995) bra.uni $Lt_4_29954;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x90e0 (_7.ptx:995) bra.uni $Lt_4_29954;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x90f0 (_7.ptx:1002) mul.lo.u32 %r36, %r22, -921707870;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x9118 (_7.ptx:1008) @%p10 bra $Lt_4_30978;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9148 (_7.ptx:1021) mov.u32 %r73, 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x91c0 (_7.ptx:1037) bra.uni $LDWendi___internal_fmad_181_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9230 (_7.ptx:1061) add.s32 %r87, %r63, 1;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x9260 (_7.ptx:1067) @%p11 bra $Lt_4_31746;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x92f0 (_7.ptx:1093) neg.f32 %f39, %f32;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x92b0 (_7.ptx:1079) bra.uni $Lt_4_31490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x92f0 (_7.ptx:1093) neg.f32 %f39, %f32;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x9358 (_7.ptx:1110) @%p13 bra $Lt_4_32002;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x98a8 (_7.ptx:1363) mul.f32 %f73, %f42, %f3;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x9370 (_7.ptx:1115) bra.uni $LDWendi___isinff_181_1;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x98a8 (_7.ptx:1363) mul.f32 %f73, %f42, %f3;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x9388 (_7.ptx:1120) @!%p14 bra $Lt_4_32514;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x97c0 (_7.ptx:1322) mov.f32 %f55, %f44;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x9440 (_7.ptx:1152) @%p15 bra $Lt_4_33538;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9448 (_7.ptx:1155) st.local.u32 [__cuda___cuda_result_76148+24], %r100;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x94c0 (_7.ptx:1172) @%p16 bra $Lt_4_34050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9510 (_7.ptx:1188) shr.u32 %r99, %r100, 30;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x9548 (_7.ptx:1197) @%p17 bra $Lt_4_34818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9590 (_7.ptx:1213) add.u32 %r132, %r99, %r129;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x9570 (_7.ptx:1204) bra.uni $Lt_4_34562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9590 (_7.ptx:1213) add.u32 %r132, %r99, %r129;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0x95c8 (_7.ptx:1221) @%p19 bra $Lt_4_35074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9608 (_7.ptx:1236) mov.s32 %r140, %r99;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0x9620 (_7.ptx:1239) @%p20 bra $Lt_4_38146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9680 (_7.ptx:1263) mul.lo.u32 %r114, %r100, -921707870;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0x9668 (_7.ptx:1254) @%p21 bra $Lt_4_36098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9670 (_7.ptx:1256) bra.uni $Lt_4_35586;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0x9670 (_7.ptx:1256) bra.uni $Lt_4_35586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9680 (_7.ptx:1263) mul.lo.u32 %r114, %r100, -921707870;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0x96a8 (_7.ptx:1269) @%p22 bra $Lt_4_36610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x96d8 (_7.ptx:1282) mov.u32 %r150, 0;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0x9750 (_7.ptx:1298) bra.uni $LDWendi___internal_fmad_181_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x97c0 (_7.ptx:1322) mov.f32 %f55, %f44;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x97e8 (_7.ptx:1327) @%p23 bra $Lt_4_37378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9878 (_7.ptx:1353) neg.f32 %f72, %f65;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x9838 (_7.ptx:1339) bra.uni $Lt_4_37122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9878 (_7.ptx:1353) neg.f32 %f72, %f65;
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x9908 (_7.ptx:1375) @%p25 bra $Lt_4_26114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9910 (_7.ptx:1377) ld.local.f32 %f78, [__cuda___cuda_local_var_40626_10_non_const_v_32104+0];
GPGPU-Sim PTX: ... end of reconvergence points for _Z14GPU_FFT_GlobaliP6float2S0_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14GPU_FFT_GlobaliP6float2S0_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _7.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_m7AeiP"
Running: cat _ptx_m7AeiP | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_tS2Sop
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_tS2Sop --output-file  /dev/null 2> _ptx_m7AeiPinfo"
GPGPU-Sim PTX: Kernel '_Z14GPU_FFT_GlobaliP6float2S0_i' : regs=34, lmem=4, smem=0, cmem=128
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_m7AeiP _ptx2_tS2Sop _ptx_m7AeiPinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z14GPU_FFT_GlobaliP6float2S0_i : hostFun 0x0x420151, fat_cubin_handle = 7
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'LPS/laplace3d.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for LPS/laplace3d.cu, capability = compute_20
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_29160_33_non_const_u132" from 0x0 to 0x990 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z13GPU_laplace3diiiiPfS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'...
GPGPU-Sim PTX: reconvergence points for _Z13GPU_laplace3diiiiPfS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x9a48 (_8.ptx:80) @!%p1 bra $Lt_0_14338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c08 (_8.ptx:150) add.s32 %r56, %r36, %r3;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x9a60 (_8.ptx:83) @%p2 bra $Lt_0_14850;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b00 (_8.ptx:110) add.s32 %r29, %r15, 1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9a80 (_8.ptx:89) bra.uni $Lt_0_14594;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9b00 (_8.ptx:110) add.s32 %r29, %r15, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x9be0 (_8.ptx:142) bra.uni $Lt_0_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9c08 (_8.ptx:150) add.s32 %r56, %r36, %r3;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x9c60 (_8.ptx:161) @%p5 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9cd8 (_8.ptx:178) mov.u64 %rd1, __cuda___cuda_local_var_29160_33_non_const_u132;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x9cf0 (_8.ptx:181) @!%p6 bra $Lt_0_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d50 (_8.ptx:195) ld.param.s32 %r71, [__cudaparm__Z13GPU_laplace3diiiiPfS__NZ];
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x9d68 (_8.ptx:198) @%p7 bra $Lt_0_16130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa0a8 (_8.ptx:346) exit;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x9dd8 (_8.ptx:214) @%p8 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e70 (_8.ptx:243) @!%p6 bra $Lt_0_18434;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x9e38 (_8.ptx:231) @%p9 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9e70 (_8.ptx:243) @!%p6 bra $Lt_0_18434;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x9e70 (_8.ptx:243) @!%p6 bra $Lt_0_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f18 (_8.ptx:274) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x9ee0 (_8.ptx:261) @%p10 bra $Lt_0_18434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f18 (_8.ptx:274) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x9f30 (_8.ptx:277) @%p11 bra $Lt_0_18946;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa088 (_8.ptx:340) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x9f48 (_8.ptx:282) @%p12 bra $Lt_0_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa058 (_8.ptx:331) ld.param.u64 %rd35, [__cudaparm__Z13GPU_laplace3diiiiPfS__d_u2];
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x9f58 (_8.ptx:285) @%p13 bra $Lt_0_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa058 (_8.ptx:331) ld.param.u64 %rd35, [__cudaparm__Z13GPU_laplace3diiiiPfS__d_u2];
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x9f70 (_8.ptx:289) @%p14 bra $Lt_0_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa058 (_8.ptx:331) ld.param.u64 %rd35, [__cudaparm__Z13GPU_laplace3diiiiPfS__d_u2];
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x9f80 (_8.ptx:292) @%p15 bra $Lt_0_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa058 (_8.ptx:331) ld.param.u64 %rd35, [__cudaparm__Z13GPU_laplace3diiiiPfS__d_u2];
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x9f98 (_8.ptx:296) @%p16 bra $Lt_0_20738;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa058 (_8.ptx:331) ld.param.u64 %rd35, [__cudaparm__Z13GPU_laplace3diiiiPfS__d_u2];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x9fa8 (_8.ptx:299) @%p17 bra $L_0_12546;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa058 (_8.ptx:331) ld.param.u64 %rd35, [__cudaparm__Z13GPU_laplace3diiiiPfS__d_u2];
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x9fd0 (_8.ptx:308) bra.uni $L_0_12290;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa058 (_8.ptx:331) ld.param.u64 %rd35, [__cudaparm__Z13GPU_laplace3diiiiPfS__d_u2];
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0xa0a0 (_8.ptx:343) @%p18 bra $Lt_0_16642;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa0a8 (_8.ptx:346) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13GPU_laplace3diiiiPfS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13GPU_laplace3diiiiPfS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _8.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_BEshFZ"
Running: cat _ptx_BEshFZ | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_Fd4GVz
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_Fd4GVz --output-file  /dev/null 2> _ptx_BEshFZinfo"
GPGPU-Sim PTX: Kernel '_Z13GPU_laplace3diiiiPfS_' : regs=17, lmem=0, smem=2448, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_BEshFZ _ptx2_Fd4GVz _ptx_BEshFZinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z13GPU_laplace3diiiiPfS_ : hostFun 0x0x42264e, fat_cubin_handle = 8
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'NN/NN.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for NN/NN.cu, capability = compute_20
GPGPU-Sim PTX: allocating constant region for "kernelTemplate" from 0x180 to 0x1e4 (global memory space) 5
GPGPU-Sim PTX: instruction assembly for function '_Z17executeFirstLayerPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17executeFirstLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z17executeFirstLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa1b0 (_9.ptx:98) @%p1 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa1b8 (_9.ptx:100) cvt.f64.f32 %fd1, %f1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa1f8 (_9.ptx:108) @!%p2 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa358 (_9.ptx:160) cvt.f64.f32 %fd5, %f29;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa2e0 (_9.ptx:140) bra.uni $Lt_0_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa358 (_9.ptx:160) cvt.f64.f32 %fd5, %f29;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17executeFirstLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17executeFirstLayerPfS_S_'.
GPGPU-Sim PTX: allocating constant region for "kernelTemplate2" from 0x200 to 0x264 (global memory space) 6
GPGPU-Sim PTX: instruction assembly for function '_Z18executeSecondLayerPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18executeSecondLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z18executeSecondLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa550 (_9.ptx:249) @%p1 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa558 (_9.ptx:251) cvt.f64.f32 %fd1, %f1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa598 (_9.ptx:259) @!%p2 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa6f8 (_9.ptx:311) cvt.f64.f32 %fd5, %f44;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa680 (_9.ptx:291) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa6f8 (_9.ptx:311) cvt.f64.f32 %fd5, %f44;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18executeSecondLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18executeSecondLayerPfS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17executeThirdLayerPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17executeThirdLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z17executeThirdLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa838 (_9.ptx:371) @%p1 bra $Lt_2_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa840 (_9.ptx:373) cvt.f64.f32 %fd1, %f1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xa880 (_9.ptx:381) @!%p2 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa9e0 (_9.ptx:433) cvt.f64.f32 %fd5, %f29;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xa968 (_9.ptx:413) bra.uni $Lt_2_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa9e0 (_9.ptx:433) cvt.f64.f32 %fd5, %f29;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17executeThirdLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17executeThirdLayerPfS_S_'.
GPGPU-Sim PTX: instruction assembly for function '_Z18executeFourthLayerPfS_S_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding dominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding postdominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18executeFourthLayerPfS_S_'...
GPGPU-Sim PTX: reconvergence points for _Z18executeFourthLayerPfS_S_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xab00 (_9.ptx:489) @%p1 bra $Lt_3_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xab08 (_9.ptx:491) cvt.f64.f32 %fd1, %f1;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab48 (_9.ptx:499) @!%p2 bra $Lt_3_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaca8 (_9.ptx:551) cvt.f64.f32 %fd5, %f29;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xac30 (_9.ptx:531) bra.uni $Lt_3_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xaca8 (_9.ptx:551) cvt.f64.f32 %fd5, %f29;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18executeFourthLayerPfS_S_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18executeFourthLayerPfS_S_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _9.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_lNH1ha"
Running: cat _ptx_lNH1ha | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_SW4nEK
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_SW4nEK --output-file  /dev/null 2> _ptx_lNH1hainfo"
GPGPU-Sim PTX: Kernel '_Z18executeFourthLayerPfS_S_' : regs=12, lmem=0, smem=0, cmem=292
GPGPU-Sim PTX: Kernel '_Z17executeThirdLayerPfS_S_' : regs=12, lmem=0, smem=0, cmem=288
GPGPU-Sim PTX: Kernel '_Z18executeSecondLayerPfS_S_' : regs=22, lmem=0, smem=0, cmem=288
GPGPU-Sim PTX: Kernel '_Z17executeFirstLayerPfS_S_' : regs=17, lmem=0, smem=0, cmem=288
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_lNH1ha _ptx2_SW4nEK _ptx_lNH1hainfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z18executeFourthLayerPfS_S_ : hostFun 0x0x425231, fat_cubin_handle = 9
GPGPU-Sim PTX: __cudaRegisterFunction _Z17executeThirdLayerPfS_S_ : hostFun 0x0x425159, fat_cubin_handle = 9
GPGPU-Sim PTX: __cudaRegisterFunction _Z18executeSecondLayerPfS_S_ : hostFun 0x0x425081, fat_cubin_handle = 9
GPGPU-Sim PTX: __cudaRegisterFunction _Z17executeFirstLayerPfS_S_ : hostFun 0x0x424fa9, fat_cubin_handle = 9
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6db9e0; deviceAddress = kernelTemplate; deviceName = kernelTemplate
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 100 bytes
GPGPU-Sim PTX registering constant kernelTemplate (100 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dba60; deviceAddress = kernelTemplate2; deviceName = kernelTemplate2
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 100 bytes
GPGPU-Sim PTX registering constant kernelTemplate2 (100 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'JPEG/dct8x8.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for JPEG/dct8x8.cu, capability = compute_20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z30CUDAsubroutineInplaceDCTvectorPfi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z30CUDAsubroutineInplaceDCTvectorPfi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z31CUDAsubroutineInplaceIDCTvectorPfi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z31CUDAsubroutineInplaceIDCTvectorPfi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z19CUDAshortInplaceDCTPsi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z19CUDAshortInplaceDCTPsi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z19CUDAshortInplaceDCTPj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z20CUDAshortInplaceIDCTPsi" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z20CUDAshortInplaceIDCTPsi" from 0x8 to 0xc
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z20CUDAshortInplaceIDCTPj" from 0x0 to 0x8
GPGPU-Sim PTX: allocating constant region for "C_a" from 0x118 to 0x11c (global memory space) 7
GPGPU-Sim PTX: allocating constant region for "C_b" from 0x11c to 0x120 (global memory space) 8
GPGPU-Sim PTX: allocating constant region for "C_c" from 0x120 to 0x124 (global memory space) 9
GPGPU-Sim PTX: allocating constant region for "C_d" from 0x124 to 0x128 (global memory space) 10
GPGPU-Sim PTX: allocating constant region for "C_e" from 0x128 to 0x12c (global memory space) 11
GPGPU-Sim PTX: allocating constant region for "C_f" from 0x12c to 0x130 (global memory space) 12
GPGPU-Sim PTX: allocating constant region for "C_norm" from 0x130 to 0x134 (global memory space) 13
GPGPU-Sim PTX: instruction assembly for function '_Z30CUDAsubroutineInplaceDCTvectorPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z30CUDAsubroutineInplaceDCTvectorPfi'...
GPGPU-Sim PTX: reconvergence points for _Z30CUDAsubroutineInplaceDCTvectorPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z30CUDAsubroutineInplaceDCTvectorPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z30CUDAsubroutineInplaceDCTvectorPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'...
GPGPU-Sim PTX: reconvergence points for _Z31CUDAsubroutineInplaceIDCTvectorPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z31CUDAsubroutineInplaceIDCTvectorPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z31CUDAsubroutineInplaceIDCTvectorPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAshortInplaceDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAshortInplaceDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAshortInplaceDCTPsi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAshortInplaceDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAshortInplaceDCTPsi'.
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAshortInplaceDCTPj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAshortInplaceDCTPj'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAshortInplaceDCTPj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAshortInplaceDCTPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAshortInplaceDCTPj'.
GPGPU-Sim PTX: instruction assembly for function '_Z20CUDAshortInplaceIDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z20CUDAshortInplaceIDCTPsi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20CUDAshortInplaceIDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPsi'.
GPGPU-Sim PTX: instruction assembly for function '_Z20CUDAshortInplaceIDCTPj'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding dominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding postdominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPj'...
GPGPU-Sim PTX: reconvergence points for _Z20CUDAshortInplaceIDCTPj...
GPGPU-Sim PTX: ... end of reconvergence points for _Z20CUDAshortInplaceIDCTPj
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z20CUDAshortInplaceIDCTPj'.
GPGPU-Sim PTX: allocating global region for "TexSrc" from 0x134 to 0x138 (global memory space)
GPGPU-Sim PTX: allocating shared region for "CurBlockLocal1" from 0x0 to 0x100 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "CurBlockLocal2" from 0x100 to 0x200 (shared memory space)
GPGPU-Sim PTX: allocating constant region for "DCTv8matrix" from 0x180 to 0x280 (global memory space) 14
GPGPU-Sim PTX: instruction assembly for function '_Z14CUDAkernel1DCTPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding dominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14CUDAkernel1DCTPfiii'...
GPGPU-Sim PTX: reconvergence points for _Z14CUDAkernel1DCTPfiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14CUDAkernel1DCTPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14CUDAkernel1DCTPfiii'.
GPGPU-Sim PTX: instruction assembly for function '_Z15CUDAkernel1IDCTPfiii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding dominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding postdominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15CUDAkernel1IDCTPfiii'...
GPGPU-Sim PTX: reconvergence points for _Z15CUDAkernel1IDCTPfiii...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15CUDAkernel1IDCTPfiii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15CUDAkernel1IDCTPfiii'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_38833_32_non_const_block572" from 0x200 to 0xa40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14CUDAkernel2DCTPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14CUDAkernel2DCTPfi'...
GPGPU-Sim PTX: reconvergence points for _Z14CUDAkernel2DCTPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z14CUDAkernel2DCTPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14CUDAkernel2DCTPfi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_38963_32_non_const_block2700" from 0x200 to 0xa40 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z15CUDAkernel2IDCTPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15CUDAkernel2IDCTPfi'...
GPGPU-Sim PTX: reconvergence points for _Z15CUDAkernel2IDCTPfi...
GPGPU-Sim PTX: ... end of reconvergence points for _Z15CUDAkernel2IDCTPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15CUDAkernel2IDCTPfi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_39496_32_non_const_block4828" from 0x200 to 0xa80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z18CUDAkernelShortDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18CUDAkernelShortDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z18CUDAkernelShortDCTPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd8d8 (_10.ptx:1859) @!%p1 bra $Lt_10_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xd9b0 (_10.ptx:1904) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xe1d8 (_10.ptx:2206) @!%p1 bra $Lt_10_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe2a8 (_10.ptx:2248) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18CUDAkernelShortDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18CUDAkernelShortDCTPsi'.
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_39638_32_non_const_block7020" from 0x200 to 0xa80 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z19CUDAkernelShortIDCTPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z19CUDAkernelShortIDCTPsi'...
GPGPU-Sim PTX: reconvergence points for _Z19CUDAkernelShortIDCTPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe398 (_10.ptx:2293) @!%p1 bra $Lt_11_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xe470 (_10.ptx:2338) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xec90 (_10.ptx:2640) @!%p1 bra $Lt_11_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xed60 (_10.ptx:2682) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z19CUDAkernelShortIDCTPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z19CUDAkernelShortIDCTPsi'.
GPGPU-Sim PTX: allocating constant region for "Q" from 0x280 to 0x300 (global memory space) 15
GPGPU-Sim PTX: instruction assembly for function '_Z27CUDAkernelQuantizationFloatPfi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding dominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding postdominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27CUDAkernelQuantizationFloatPfi'...
GPGPU-Sim PTX: reconvergence points for _Z27CUDAkernelQuantizationFloatPfi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xee90 (_10.ptx:2738) @!%p2 bra $Lt_12_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xeea0 (_10.ptx:2743) mul.f32 %f11, %f2, %f9;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27CUDAkernelQuantizationFloatPfi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27CUDAkernelQuantizationFloatPfi'.
GPGPU-Sim PTX: instruction assembly for function '_Z27CUDAkernelQuantizationShortPsi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding dominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding postdominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z27CUDAkernelQuantizationShortPsi'...
GPGPU-Sim PTX: reconvergence points for _Z27CUDAkernelQuantizationShortPsi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xef88 (_10.ptx:2787) @%p1 bra $Lt_13_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xefd0 (_10.ptx:2804) bar.sync 0;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xefb0 (_10.ptx:2795) bra.uni $Lt_13_1026;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xefd0 (_10.ptx:2804) bar.sync 0;
GPGPU-Sim PTX: ... end of reconvergence points for _Z27CUDAkernelQuantizationShortPsi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z27CUDAkernelQuantizationShortPsi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _10.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_xW4Bal"
Running: cat _ptx_xW4Bal | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_XkrSGV
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_XkrSGV --output-file  /dev/null 2> _ptx_xW4Balinfo"
GPGPU-Sim PTX: Kernel '_Z27CUDAkernelQuantizationShortPsi' : regs=9, lmem=0, smem=0, cmem=460
GPGPU-Sim PTX: Kernel '_Z27CUDAkernelQuantizationFloatPfi' : regs=17, lmem=0, smem=0, cmem=456
GPGPU-Sim PTX: Kernel '_Z19CUDAkernelShortIDCTPsi' : regs=23, lmem=0, smem=2176, cmem=456
GPGPU-Sim PTX: Kernel '_Z18CUDAkernelShortDCTPsi' : regs=25, lmem=0, smem=2176, cmem=464
GPGPU-Sim PTX: Kernel '_Z15CUDAkernel2IDCTPfi' : regs=23, lmem=0, smem=2112, cmem=456
GPGPU-Sim PTX: Kernel '_Z14CUDAkernel2DCTPfi' : regs=24, lmem=0, smem=2112, cmem=456
GPGPU-Sim PTX: Kernel '_Z15CUDAkernel1IDCTPfiii' : regs=20, lmem=0, smem=512, cmem=464
GPGPU-Sim PTX: Kernel '_Z14CUDAkernel1DCTPfiii' : regs=14, lmem=0, smem=512, cmem=464
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_xW4Bal _ptx2_XkrSGV _ptx_xW4Balinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z27CUDAkernelQuantizationShortPsi : hostFun 0x0x42766c, fat_cubin_handle = 10
GPGPU-Sim PTX: __cudaRegisterFunction _Z27CUDAkernelQuantizationFloatPfi : hostFun 0x0x4275cc, fat_cubin_handle = 10
GPGPU-Sim PTX: __cudaRegisterFunction _Z19CUDAkernelShortIDCTPsi : hostFun 0x0x42752c, fat_cubin_handle = 10
GPGPU-Sim PTX: __cudaRegisterFunction _Z18CUDAkernelShortDCTPsi : hostFun 0x0x42748c, fat_cubin_handle = 10
GPGPU-Sim PTX: __cudaRegisterFunction _Z15CUDAkernel2IDCTPfi : hostFun 0x0x4273ec, fat_cubin_handle = 10
GPGPU-Sim PTX: __cudaRegisterFunction _Z14CUDAkernel2DCTPfi : hostFun 0x0x42734c, fat_cubin_handle = 10
GPGPU-Sim PTX: __cudaRegisterFunction _Z15CUDAkernel1IDCTPfiii : hostFun 0x0x42729a, fat_cubin_handle = 10
GPGPU-Sim PTX: __cudaRegisterFunction _Z14CUDAkernel1DCTPfiii : hostFun 0x0x42718e, fat_cubin_handle = 10
GPGPU-Sim PTX: in __cudaRegisterTexture:
GPGPU-Sim PTX:   int dim = 2
GPGPU-Sim PTX:   int norm = 0
GPGPU-Sim PTX:   int ext = 0
GPGPU-Sim PTX:   Execution warning: Not finished implementing "void __cudaRegisterTexture(void**, const textureReference*, const void**, const char*, int, int, int)"
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dbbc0; deviceAddress = DCTv8matrix; deviceName = DCTv8matrix
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 256 bytes
GPGPU-Sim PTX registering constant DCTv8matrix (256 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dbec0; deviceAddress = C_a; deviceName = C_a
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_a (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dbec4; deviceAddress = C_b; deviceName = C_b
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_b (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dbec8; deviceAddress = C_c; deviceName = C_c
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_c (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dbecc; deviceAddress = C_d; deviceName = C_d
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_d (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dbed0; deviceAddress = C_e; deviceName = C_e
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_e (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dbed4; deviceAddress = C_f; deviceName = C_f
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_f (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dbed8; deviceAddress = C_norm; deviceName = C_norm
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering constant C_norm (4 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6dbee0; deviceAddress = Q; deviceName = Q
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 128 bytes
GPGPU-Sim PTX registering constant Q (128 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'BFS2/bfs.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for BFS2/bfs.cu, capability = compute_20
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xf020 (_11.ptx:71) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf1b0 (_11.ptx:135) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf058 (_11.ptx:78) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf1b0 (_11.ptx:135) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xf0b0 (_11.ptx:91) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf1b0 (_11.ptx:135) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xf110 (_11.ptx:106) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf190 (_11.ptx:128) add.s32 %r10, %r10, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xf1a8 (_11.ptx:131) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf1b0 (_11.ptx:135) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xf1e8 (_11.ptx:157) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf290 (_11.ptx:185) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf220 (_11.ptx:164) @%p2 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf290 (_11.ptx:185) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _11.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_T9k1uw"
Running: cat _ptx_T9k1uw | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_dfjbj7
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_dfjbj7 --output-file  /dev/null 2> _ptx_T9k1uwinfo"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=72
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=16, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_T9k1uw _ptx2_dfjbj7 _ptx_T9k1uwinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x429c3e, fat_cubin_handle = 11
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x429adc, fat_cubin_handle = 11
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'GUPS/CudaRandomAccess.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for GUPS/CudaRandomAccess.cu, capability = compute_20
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf1__Z_intrinsic_atom_global_xor_nf_i64" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__cudaparmf2__Z_intrinsic_atom_global_xor_nf_i64" from 0x8 to 0x10
GPGPU-Sim PTX: instruction assembly for function '_Z_intrinsic_atom_global_xor_nf_i64'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z_intrinsic_atom_global_xor_nf_i64'...
GPGPU-Sim PTX: Finding dominators for '_Z_intrinsic_atom_global_xor_nf_i64'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z_intrinsic_atom_global_xor_nf_i64'...
GPGPU-Sim PTX: Finding postdominators for '_Z_intrinsic_atom_global_xor_nf_i64'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z_intrinsic_atom_global_xor_nf_i64'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z_intrinsic_atom_global_xor_nf_i64'...
GPGPU-Sim PTX: reconvergence points for _Z_intrinsic_atom_global_xor_nf_i64...
GPGPU-Sim PTX: ... end of reconvergence points for _Z_intrinsic_atom_global_xor_nf_i64
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z_intrinsic_atom_global_xor_nf_i64'.
GPGPU-Sim PTX: instruction assembly for function '_Z18RandomAccessUpdateyPyS_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z18RandomAccessUpdateyPyS_'...
GPGPU-Sim PTX: Finding dominators for '_Z18RandomAccessUpdateyPyS_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z18RandomAccessUpdateyPyS_'...
GPGPU-Sim PTX: Finding postdominators for '_Z18RandomAccessUpdateyPyS_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z18RandomAccessUpdateyPyS_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z18RandomAccessUpdateyPyS_'...
GPGPU-Sim PTX: reconvergence points for _Z18RandomAccessUpdateyPyS_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xf378 (_12.ptx:103) @%p1 bra $Lt_1_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf440 (_12.ptx:134) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf438 (_12.ptx:131) @%p3 bra $Lt_1_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf440 (_12.ptx:134) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z18RandomAccessUpdateyPyS_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z18RandomAccessUpdateyPyS_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _12.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_JvtNaI"
Running: cat _ptx_JvtNaI | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_0NNq2i
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_0NNq2i --output-file  /dev/null 2> _ptx_JvtNaIinfo"
GPGPU-Sim PTX: Kernel '_Z18RandomAccessUpdateyPyS_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_JvtNaI _ptx2_0NNq2i _ptx_JvtNaIinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z18RandomAccessUpdateyPyS_ : hostFun 0x0x42bae6, fat_cubin_handle = 12
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for '3DS/threeDS.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for 3DS/threeDS.cu, capability = compute_20
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_38288_32_non_const_s_data40" from 0x0 to 0x1200 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function 'stencil_3D_order8'...   done.
GPGPU-Sim PTX: finding reconvergence points for 'stencil_3D_order8'...
GPGPU-Sim PTX: Finding dominators for 'stencil_3D_order8'...
GPGPU-Sim PTX: Finding immediate dominators for 'stencil_3D_order8'...
GPGPU-Sim PTX: Finding postdominators for 'stencil_3D_order8'...
GPGPU-Sim PTX: Finding immediate postdominators for 'stencil_3D_order8'...
GPGPU-Sim PTX: pre-decoding instructions for 'stencil_3D_order8'...
GPGPU-Sim PTX: reconvergence points for stencil_3D_order8...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xf620 (_13.ptx:132) @%p1 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa78 (_13.ptx:298) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xf7d0 (_13.ptx:198) @!%p2 bra $Lt_0_3586;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf868 (_13.ptx:222) @!%p3 bra $Lt_0_4098;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xf868 (_13.ptx:222) @!%p3 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xf8b8 (_13.ptx:238) st.shared.f32 [%rd32+1568], %f4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xfa70 (_13.ptx:295) @%p4 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfa78 (_13.ptx:298) exit;
GPGPU-Sim PTX: ... end of reconvergence points for stencil_3D_order8
GPGPU-Sim PTX: ... done pre-decoding instructions for 'stencil_3D_order8'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _13.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_s1I9WT"
Running: cat _ptx_s1I9WT | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_QpXTRu
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_QpXTRu --output-file  /dev/null 2> _ptx_s1I9WTinfo"
GPGPU-Sim PTX: Kernel 'stencil_3D_order8' : regs=31, lmem=0, smem=4608, cmem=72
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_s1I9WT _ptx2_QpXTRu _ptx_s1I9WTinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction stencil_3D_order8 : hostFun 0x0x42d908, fat_cubin_handle = 13
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'HS/hotspot.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for HS/hotspot.cu, capability = compute_20
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_38356_39_non_const_temp_on_cuda72" from 0x0 to 0x400 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_38357_39_non_const_power_on_cuda1096" from 0x400 to 0x800 (shared memory space)
GPGPU-Sim PTX: allocating shared region for "__cuda___cuda_local_var_38358_39_non_const_temp_t2120" from 0x800 to 0xc00 (shared memory space)
GPGPU-Sim PTX: instruction assembly for function '_Z14calculate_tempiPfS_S_iiiiffffff'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'...
GPGPU-Sim PTX: reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xfae0 (_14.ptx:89) @%p1 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc18 (_14.ptx:132) mov.u64 %rd1, __cuda___cuda_local_var_38356_39_non_const_temp_on_cuda72;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xfb00 (_14.ptx:93) @%p2 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc18 (_14.ptx:132) mov.u64 %rd1, __cuda___cuda_local_var_38356_39_non_const_temp_on_cuda72;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfb48 (_14.ptx:102) @%p3 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc18 (_14.ptx:132) mov.u64 %rd1, __cuda___cuda_local_var_38356_39_non_const_temp_on_cuda72;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xfb68 (_14.ptx:106) @%p4 bra $Lt_0_15106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xfc18 (_14.ptx:132) mov.u64 %rd1, __cuda___cuda_local_var_38356_39_non_const_temp_on_cuda72;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0xfc40 (_14.ptx:138) @%p5 bra $Lt_0_15618;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10130 (_14.ptx:325) @!%p20 bra $Lt_0_14082;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0xfe08 (_14.ptx:198) @%p10 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10048 (_14.ptx:284) bar.sync 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0xfe28 (_14.ptx:203) @%p11 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10048 (_14.ptx:284) bar.sync 0;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0xfe38 (_14.ptx:206) @%p12 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10048 (_14.ptx:284) bar.sync 0;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0xfe48 (_14.ptx:209) @%p13 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10048 (_14.ptx:284) bar.sync 0;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0xfe58 (_14.ptx:212) @%p14 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10048 (_14.ptx:284) bar.sync 0;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0xfe68 (_14.ptx:215) @%p15 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10048 (_14.ptx:284) bar.sync 0;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0xfe78 (_14.ptx:218) @%p16 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10048 (_14.ptx:284) bar.sync 0;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0xfe88 (_14.ptx:221) @%p17 bra $Lt_0_17410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10048 (_14.ptx:284) bar.sync 0;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x10058 (_14.ptx:287) @%p18 bra $Lt_0_17922;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10130 (_14.ptx:325) @!%p20 bra $Lt_0_14082;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x10080 (_14.ptx:293) @!%p19 bra $Lt_0_13314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100d0 (_14.ptx:308) bar.sync 0;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x100e8 (_14.ptx:312) @%p23 bra $Lt_0_13058;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10130 (_14.ptx:325) @!%p20 bra $Lt_0_14082;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x100f0 (_14.ptx:313) bra.uni $Lt_0_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10130 (_14.ptx:325) @!%p20 bra $Lt_0_14082;
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x10118 (_14.ptx:319) bra.uni $Lt_0_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10130 (_14.ptx:325) @!%p20 bra $Lt_0_14082;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x10130 (_14.ptx:325) @!%p20 bra $Lt_0_14082;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x101e0 (_14.ptx:350) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14calculate_tempiPfS_S_iiiiffffff
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14calculate_tempiPfS_S_iiiiffffff'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _14.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_WWmgR5"
Running: cat _ptx_WWmgR5 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_eO2DQG
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_eO2DQG --output-file  /dev/null 2> _ptx_WWmgR5info"
GPGPU-Sim PTX: Kernel '_Z14calculate_tempiPfS_S_iiiiffffff' : regs=35, lmem=0, smem=3072, cmem=108
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_WWmgR5 _ptx2_eO2DQG _ptx_WWmgR5info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z14calculate_tempiPfS_S_iiiiffffff : hostFun 0x0x42f832, fat_cubin_handle = 14
GPGPU-Sim PTX: __cudaRegisterFatBinary found PTX versions for 'BLK/BlackScholes.cu', capability = compute_20
GPGPU-Sim PTX: Loading PTX for BLK/BlackScholes.cu, capability = compute_20
GPGPU-Sim PTX: instruction assembly for function '_Z15BlackScholesGPUPfS_S_S_S_ffi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15BlackScholesGPUPfS_S_S_S_ffi'...
GPGPU-Sim PTX: Finding dominators for '_Z15BlackScholesGPUPfS_S_S_S_ffi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15BlackScholesGPUPfS_S_S_S_ffi'...
GPGPU-Sim PTX: Finding postdominators for '_Z15BlackScholesGPUPfS_S_S_S_ffi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15BlackScholesGPUPfS_S_S_S_ffi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15BlackScholesGPUPfS_S_S_S_ffi'...
GPGPU-Sim PTX: reconvergence points for _Z15BlackScholesGPUPfS_S_S_S_ffi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x10228 (_15.ptx:74) @%p1 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x105e0 (_15.ptx:198) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x105d8 (_15.ptx:195) @%p4 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x105e0 (_15.ptx:198) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15BlackScholesGPUPfS_S_S_S_ffi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15BlackScholesGPUPfS_S_S_S_ffi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _15.ptx
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_wc0FWh"
Running: cat _ptx_wc0FWh | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_mliJ2S
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_mliJ2S --output-file  /dev/null 2> _ptx_wc0FWhinfo"
GPGPU-Sim PTX: Kernel '_Z15BlackScholesGPUPfS_S_S_S_ffi' : regs=49, lmem=0, smem=0, cmem=116
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_wc0FWh _ptx2_mliJ2S _ptx_wc0FWhinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15BlackScholesGPUPfS_S_S_S_ffi : hostFun 0x0x431525, fat_cubin_handle = 15
In main: creating thread 0
In main: creating thread 1
GPGPU-Sim PTX: cudaStreamCreate
pyramidHeight: 2
gridSize: [512, 512]
border:[2, 2]
blockGrid:[43, 43]
targetBlock:[12, 12]
Start computing the transient temperature
I am in for loop 

GPGPU-Sim PTX: cudaLaunch for 0x0x42f832 (mode=performance simulation) on stream 1
GPGPU-Sim PTX: pushing kernel '_Z14calculate_tempiPfS_S_iiiiffffff' to stream 1, gridDim= (43,43,1) blockDim = (16,16,1) 
hello from loop
kernel '_Z14calculate_tempiPfS_S_iiiiffffff' transfer to GPU hardware scheduler
GPGPU-Sim PTX: cudaStreamCreate
sizeof(starts) = 524288
GPGPU-Sim PTX: cudaLaunch for 0x0x42bae6 (mode=performance simulation) on stream 2
GPGPU-Sim PTX: pushing kernel '_Z18RandomAccessUpdateyPyS_' to stream 2, gridDim= (512,1,1) blockDim = (128,1,1) 
kernel '_Z18RandomAccessUpdateyPyS_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader:  0, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader:  2, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader:  4, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader:  6, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader:  8, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader: 10, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader: 12, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader: 14, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader: 16, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader: 18, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader: 20, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader: 22, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader: 24, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader: 26, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 28 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader: 28, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 31 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 31, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 33 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 33, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 35 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 35, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 37 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 37, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 39 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 39, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 41 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 41, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 43 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 43, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 45 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 45, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 47 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 47, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 49 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 49, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 51 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 51, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 53 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 53, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 55 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 55, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 57 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 57, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 59 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 59, cta: 0 initialized @(1,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader:  0, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader:  1, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  2, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  4, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader:  5, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  6, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  8, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader:  9, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 10, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 12, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader: 13, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 14, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 16, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader: 17, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 18, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 20, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader: 21, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 22, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 24, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader: 25, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 26, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 28, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 29 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader: 29, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 30 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 30, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 31, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 33, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 34 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 34, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 35, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 37, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 38 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 38, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 39, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 41, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 42 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 42, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 43, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 45, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 46 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 46, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 47, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 49, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 50 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 50, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 51, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 53, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 54 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 54, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 55, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 57, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 58 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 58, cta: 0 initialized @(2,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 59, cta: 1 initialized @(2,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader:  0, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  1, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  2, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader:  3, cta: 0 initialized @(3,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  4, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  5, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  6, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  8, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  9, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 10, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader: 11, cta: 0 initialized @(3,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 12, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 13, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 14, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 16, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 17, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 18, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader: 19, cta: 0 initialized @(3,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 20, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 21, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 22, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 24, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 25, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 26, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader: 27, cta: 0 initialized @(3,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 28, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 29, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 30, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 31, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 32 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 32, cta: 0 initialized @(3,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 33, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 34, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 35, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 37, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 38, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 39, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 40 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 40, cta: 0 initialized @(3,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 41, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 42, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 43, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 45, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 46, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 47, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 48 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 48, cta: 0 initialized @(3,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 49, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 50, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 51, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 53, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 54, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 55, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 56 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 56, cta: 0 initialized @(3,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 57, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 58, cta: 1 initialized @(3,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 59, cta: 2 initialized @(3,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader:  1, cta: 2 initialized @(4,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  3, cta: 1 initialized @(4,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  5, cta: 2 initialized @(4,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader:  7, cta: 0 initialized @(4,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  9, cta: 2 initialized @(4,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 11, cta: 1 initialized @(4,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 13, cta: 2 initialized @(4,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 17, cta: 2 initialized @(4,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 19, cta: 1 initialized @(4,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 21, cta: 2 initialized @(4,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader: 23, cta: 0 initialized @(4,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 25, cta: 2 initialized @(4,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 27, cta: 1 initialized @(4,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 29, cta: 2 initialized @(4,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 30, cta: 2 initialized @(4,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 31, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 32, cta: 1 initialized @(4,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 33, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 34, cta: 2 initialized @(4,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 35, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 36 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 36, cta: 0 initialized @(4,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 37, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 38, cta: 2 initialized @(4,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 39, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 40, cta: 1 initialized @(4,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 41, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 42, cta: 2 initialized @(4,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 43, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 45, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 46, cta: 2 initialized @(4,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 47, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 48, cta: 1 initialized @(4,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 49, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 50, cta: 2 initialized @(4,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 51, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 52 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 52, cta: 0 initialized @(4,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 53, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 54, cta: 2 initialized @(4,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 55, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 56, cta: 1 initialized @(4,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 57, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 58, cta: 2 initialized @(4,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 59, cta: 3 initialized @(4,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader:  3, cta: 2 initialized @(5,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader:  7, cta: 1 initialized @(5,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 11, cta: 2 initialized @(5,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z14calculate_tempiPfS_S_iiiiffffff'
GPGPU-Sim uArch: Shader: 15, cta: 0 initialized @(5,0), ACTIVE=1, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 19, cta: 2 initialized @(5,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 23, cta: 1 initialized @(5,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 27, cta: 2 initialized @(5,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 30, cta: 3 initialized @(5,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 31, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 32, cta: 2 initialized @(5,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 33, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 34, cta: 3 initialized @(5,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 35, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 36, cta: 1 initialized @(5,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 37, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 38, cta: 3 initialized @(5,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 39, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 40, cta: 2 initialized @(5,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 41, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 42, cta: 3 initialized @(5,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 43, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader 44 bind to kernel 2 '_Z18RandomAccessUpdateyPyS_'
GPGPU-Sim uArch: Shader: 44, cta: 0 initialized @(5,0), ACTIVE=1, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 45, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 46, cta: 3 initialized @(5,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 47, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 48, cta: 2 initialized @(5,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 49, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 50, cta: 3 initialized @(5,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 51, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 52, cta: 1 initialized @(5,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 53, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 54, cta: 3 initialized @(5,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 55, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 56, cta: 2 initialized @(5,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 57, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 58, cta: 3 initialized @(5,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 59, cta: 4 initialized @(5,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader:  7, cta: 2 initialized @(6,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 15, cta: 1 initialized @(6,0), ACTIVE=2, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 23, cta: 2 initialized @(6,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 30, cta: 4 initialized @(6,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 31, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 32, cta: 3 initialized @(6,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 33, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 34, cta: 4 initialized @(6,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 35, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 36, cta: 2 initialized @(6,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 37, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 38, cta: 4 initialized @(6,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 39, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 40, cta: 3 initialized @(6,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 41, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 42, cta: 4 initialized @(6,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 43, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 44, cta: 1 initialized @(6,0), ACTIVE=2, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 45, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 46, cta: 4 initialized @(6,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 47, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 48, cta: 3 initialized @(6,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 49, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 50, cta: 4 initialized @(6,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 51, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 52, cta: 2 initialized @(6,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 53, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 54, cta: 4 initialized @(6,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 55, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 56, cta: 3 initialized @(6,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 57, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 58, cta: 4 initialized @(6,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 59, cta: 5 initialized @(6,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 15, cta: 2 initialized @(7,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 30, cta: 5 initialized @(7,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 31, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 32, cta: 4 initialized @(7,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 33, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 34, cta: 5 initialized @(7,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 35, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 36, cta: 3 initialized @(7,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 37, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 38, cta: 5 initialized @(7,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 39, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 40, cta: 4 initialized @(7,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 41, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 42, cta: 5 initialized @(7,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 43, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 44, cta: 2 initialized @(7,0), ACTIVE=3, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 45, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 46, cta: 5 initialized @(7,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 47, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 48, cta: 4 initialized @(7,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 49, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 50, cta: 5 initialized @(7,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 51, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 52, cta: 3 initialized @(7,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 53, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 54, cta: 5 initialized @(7,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 55, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 56, cta: 4 initialized @(7,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 57, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 58, cta: 5 initialized @(7,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 59, cta: 6 initialized @(7,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 30, cta: 6 initialized @(8,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 31, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 32, cta: 5 initialized @(8,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 33, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 34, cta: 6 initialized @(8,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 35, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 36, cta: 4 initialized @(8,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 37, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 38, cta: 6 initialized @(8,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 39, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 40, cta: 5 initialized @(8,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 41, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 42, cta: 6 initialized @(8,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 43, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 44, cta: 3 initialized @(8,0), ACTIVE=4, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 45, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 46, cta: 6 initialized @(8,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 47, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 48, cta: 5 initialized @(8,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 49, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 50, cta: 6 initialized @(8,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 51, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 52, cta: 4 initialized @(8,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 53, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 54, cta: 6 initialized @(8,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 55, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 56, cta: 5 initialized @(8,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 57, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 58, cta: 6 initialized @(8,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 59, cta: 7 initialized @(8,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 30, cta: 7 initialized @(9,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 32, cta: 6 initialized @(9,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 34, cta: 7 initialized @(9,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 36, cta: 5 initialized @(9,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 38, cta: 7 initialized @(9,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 40, cta: 6 initialized @(9,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 42, cta: 7 initialized @(9,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 44, cta: 4 initialized @(9,0), ACTIVE=5, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 46, cta: 7 initialized @(9,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 48, cta: 6 initialized @(9,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 50, cta: 7 initialized @(9,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 52, cta: 5 initialized @(9,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 54, cta: 7 initialized @(9,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 56, cta: 6 initialized @(9,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 58, cta: 7 initialized @(9,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 32, cta: 7 initialized @(10,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 36, cta: 6 initialized @(10,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 40, cta: 7 initialized @(10,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 44, cta: 5 initialized @(10,0), ACTIVE=6, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 48, cta: 7 initialized @(10,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 52, cta: 6 initialized @(10,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 56, cta: 7 initialized @(10,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 36, cta: 7 initialized @(11,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 44, cta: 6 initialized @(11,0), ACTIVE=7, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 52, cta: 7 initialized @(11,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: Shader: 44, cta: 7 initialized @(12,0), ACTIVE=8, KERNEL=2, STREAM=2
GPGPU-Sim uArch: cycles simulated: 500  inst.: 30720 (ipc=61.4) sim_rate=15360 (inst/sec) elapsed = 0:0:00:02 / Sat Sep  9 20:45:08 2017
gpu_sim_insn_1 = 0 (ipc= 0.0, lat=) 
gpu_sim_insn_2 = 30720 (ipc=61.6, lat=) 
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,0,0) tid=(15,3,0)
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(5,1,0) tid=(15,11,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(196,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(172,0,0) tid=(63,0,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(169,0,0) tid=(95,0,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(17,1,0) tid=(15,11,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(18,0,0) tid=(15,11,0)
GPGPU-Sim uArch: cycles simulated: 1000  inst.: 645056 (ipc=645.1) sim_rate=215018 (inst/sec) elapsed = 0:0:00:03 / Sat Sep  9 20:45:09 2017
gpu_sim_insn_1 = 367680 (ipc=368.0, lat=) 
gpu_sim_insn_2 = 277376 (ipc=277.7, lat=) 
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(39,0,0) tid=(71,0,0)
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(12,1,0) tid=(15,5,0)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(177,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 953372 (ipc=635.6) sim_rate=238343 (inst/sec) elapsed = 0:0:00:04 / Sat Sep  9 20:45:10 2017
gpu_sim_insn_1 = 607292 (ipc=405.1, lat=) 
gpu_sim_insn_2 = 346080 (ipc=230.9, lat=) 
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(86,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(18,0,0) tid=(3,6,0)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(94,0,0) tid=(91,0,0)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(32,1,0) tid=(11,11,0)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(17,0,0) tid=(63,0,0)
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 1398556 (ipc=699.3) sim_rate=279711 (inst/sec) elapsed = 0:0:00:05 / Sat Sep  9 20:45:11 2017
gpu_sim_insn_1 = 830524 (ipc=415.5, lat=) 
gpu_sim_insn_2 = 568032 (ipc=284.2, lat=) 
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(27,0,0) tid=(27,0,0)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(93,0,0) tid=(83,0,0)
GPGPU-Sim uArch: cycles simulated: 2500  inst.: 1635840 (ipc=654.3) sim_rate=272640 (inst/sec) elapsed = 0:0:00:06 / Sat Sep  9 20:45:12 2017
gpu_sim_insn_1 = 870240 (ipc=348.2, lat=) 
gpu_sim_insn_2 = 765600 (ipc=306.4, lat=) 
GPGPU-Sim uArch: cycles simulated: 3000  inst.: 1667464 (ipc=555.8) sim_rate=238209 (inst/sec) elapsed = 0:0:00:07 / Sat Sep  9 20:45:13 2017
gpu_sim_insn_1 = 900040 (ipc=300.1, lat=) 
gpu_sim_insn_2 = 767424 (ipc=255.9, lat=) 
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(41,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 3500  inst.: 1704316 (ipc=486.9) sim_rate=213039 (inst/sec) elapsed = 0:0:00:08 / Sat Sep  9 20:45:14 2017
gpu_sim_insn_1 = 935548 (ipc=267.4, lat=) 
gpu_sim_insn_2 = 768768 (ipc=219.7, lat=) 
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(19,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 1816836 (ipc=403.7) sim_rate=201870 (inst/sec) elapsed = 0:0:00:09 / Sat Sep  9 20:45:15 2017
gpu_sim_insn_1 = 1037956 (ipc=230.7, lat=) 
gpu_sim_insn_2 = 778880 (ipc=173.1, lat=) 
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(15,0,0) tid=(15,6,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(34,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 5000  inst.: 1970064 (ipc=394.0) sim_rate=197006 (inst/sec) elapsed = 0:0:00:10 / Sat Sep  9 20:45:16 2017
gpu_sim_insn_1 = 1186704 (ipc=237.4, lat=) 
gpu_sim_insn_2 = 783360 (ipc=156.7, lat=) 
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(12,0,0) tid=(3,5,0)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(1,2,0) tid=(15,8,0)
GPGPU-Sim uArch: cycles simulated: 5500  inst.: 2214976 (ipc=402.7) sim_rate=201361 (inst/sec) elapsed = 0:0:00:11 / Sat Sep  9 20:45:17 2017
gpu_sim_insn_1 = 1426688 (ipc=259.4, lat=) 
gpu_sim_insn_2 = 788288 (ipc=143.4, lat=) 
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(16,1,0) tid=(11,1,0)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(20,1,0) tid=(7,14,0)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(1,2,0) tid=(11,12,0)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(22,0,0) tid=(15,11,0)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(40,1,0) tid=(7,12,0)
GPGPU-Sim uArch: cycles simulated: 6000  inst.: 2665990 (ipc=444.3) sim_rate=222165 (inst/sec) elapsed = 0:0:00:12 / Sat Sep  9 20:45:18 2017
gpu_sim_insn_1 = 1867622 (ipc=311.3, lat=) 
gpu_sim_insn_2 = 798368 (ipc=133.1, lat=) 
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(11,1,0) tid=(3,1,0)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(35,0,0) tid=(8,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(22,1,0) tid=(13,3,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(21,1,0) tid=(9,14,0)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(35,1,0) tid=(13,8,0)
GPGPU-Sim uArch: cycles simulated: 6500  inst.: 3156541 (ipc=485.6) sim_rate=242810 (inst/sec) elapsed = 0:0:00:13 / Sat Sep  9 20:45:19 2017
gpu_sim_insn_1 = 2349693 (ipc=361.5, lat=) 
gpu_sim_insn_2 = 806848 (ipc=124.1, lat=) 
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(26,0,0) tid=(2,1,0)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(26,0,0) tid=(5,15,0)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(8,1,0) tid=(13,9,0)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(41,1,0) tid=(5,7,0)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(4,0,0) tid=(10,5,0)
GPGPU-Sim uArch: cycles simulated: 7000  inst.: 3562676 (ipc=509.0) sim_rate=254476 (inst/sec) elapsed = 0:0:00:14 / Sat Sep  9 20:45:20 2017
gpu_sim_insn_1 = 2750868 (ipc=393.0, lat=) 
gpu_sim_insn_2 = 811808 (ipc=116.0, lat=) 
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(8,1,0) tid=(15,14,0)
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(38,1,0) tid=(6,9,0)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(9,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 7500  inst.: 3865589 (ipc=515.4) sim_rate=257705 (inst/sec) elapsed = 0:0:00:15 / Sat Sep  9 20:45:21 2017
gpu_sim_insn_1 = 3045461 (ipc=406.1, lat=) 
gpu_sim_insn_2 = 820128 (ipc=109.4, lat=) 
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(22,0,0) tid=(4,14,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(23,1,0) tid=(11,3,0)
GPGPU-Sim PTX: WARNING (_14.ptx:292) ** reading undefined register '%p22' (cuid:0). Setting to 0X00000000. This is okay if you are simulating the native ISA
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(3,0,0) tid=(0,11,0)
GPGPU-Sim uArch: cycles simulated: 8000  inst.: 4180043 (ipc=522.5) sim_rate=261252 (inst/sec) elapsed = 0:0:00:16 / Sat Sep  9 20:45:22 2017
gpu_sim_insn_1 = 3346443 (ipc=418.4, lat=) 
gpu_sim_insn_2 = 833600 (ipc=104.2, lat=) 
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(19,1,0) tid=(7,6,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(41,0,0) tid=(8,12,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(17,1,0) tid=(9,12,0)
GPGPU-Sim uArch: cycles simulated: 8500  inst.: 4480202 (ipc=527.1) sim_rate=263541 (inst/sec) elapsed = 0:0:00:17 / Sat Sep  9 20:45:23 2017
gpu_sim_insn_1 = 3639210 (ipc=428.2, lat=) 
gpu_sim_insn_2 = 840992 (ipc=99.0, lat=) 
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(42,0,0) tid=(7,11,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(27,1,0) tid=(1,12,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(23,0,0) tid=(7,7,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(20,0,0) tid=(8,13,0)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(16,1,0) tid=(5,5,0)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(30,1,0) tid=(7,8,0)
GPGPU-Sim uArch: cycles simulated: 9000  inst.: 4922968 (ipc=547.0) sim_rate=273498 (inst/sec) elapsed = 0:0:00:18 / Sat Sep  9 20:45:24 2017
gpu_sim_insn_1 = 4068984 (ipc=452.2, lat=) 
gpu_sim_insn_2 = 853984 (ipc=94.9, lat=) 
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(42,0,0) tid=(3,8,0)
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(30,1,0) tid=(11,9,0)
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(31,0,0) tid=(7,10,0)
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(7,1,0) tid=(12,13,0)
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(5,0,0) tid=(3,13,0)
GPGPU-Sim uArch: cycles simulated: 9500  inst.: 5385598 (ipc=566.9) sim_rate=283452 (inst/sec) elapsed = 0:0:00:19 / Sat Sep  9 20:45:25 2017
gpu_sim_insn_1 = 4522494 (ipc=476.1, lat=) 
gpu_sim_insn_2 = 863104 (ipc=90.9, lat=) 
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(13,0,0) tid=(19,0,0)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(6,1,0) tid=(9,10,0)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(32,1,0) tid=(13,5,0)
GPGPU-Sim uArch: cycles simulated: 10000  inst.: 5737842 (ipc=573.8) sim_rate=286892 (inst/sec) elapsed = 0:0:00:20 / Sat Sep  9 20:45:26 2017
gpu_sim_insn_1 = 4863922 (ipc=486.4, lat=) 
gpu_sim_insn_2 = 873920 (ipc=87.4, lat=) 
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(38,1,0) tid=(9,12,0)
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(2,0,0) tid=(13,6,0)
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(9,0,0) tid=(3,13,0)
GPGPU-Sim uArch: cycles simulated: 10500  inst.: 6001882 (ipc=571.6) sim_rate=285803 (inst/sec) elapsed = 0:0:00:21 / Sat Sep  9 20:45:27 2017
gpu_sim_insn_1 = 5122042 (ipc=487.9, lat=) 
gpu_sim_insn_2 = 879840 (ipc=83.8, lat=) 
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(8,1,0) tid=(11,12,0)
GPGPU-Sim uArch: cycles simulated: 11000  inst.: 6133906 (ipc=557.6) sim_rate=278813 (inst/sec) elapsed = 0:0:00:22 / Sat Sep  9 20:45:28 2017
gpu_sim_insn_1 = 5246898 (ipc=477.0, lat=) 
gpu_sim_insn_2 = 887008 (ipc=80.6, lat=) 
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(2,2,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11175,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  2, cta: 0 initialized @(11176,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 24 finished CTA #0 (11181,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 24, cta: 0 initialized @(11182,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 6 finished CTA #0 (11225,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  6, cta: 0 initialized @(11226,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 16 finished CTA #0 (11235,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 16, cta: 0 initialized @(11236,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11238,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  5, cta: 0 initialized @(11239,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11284,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  0, cta: 0 initialized @(11285,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11323,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  4, cta: 0 initialized @(11324,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 5 finished CTA #1 (11326,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  5, cta: 1 initialized @(11327,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 28 finished CTA #0 (11433,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 28, cta: 0 initialized @(11434,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: cycles simulated: 11500  inst.: 6224578 (ipc=541.3) sim_rate=270633 (inst/sec) elapsed = 0:0:00:23 / Sat Sep  9 20:45:29 2017
gpu_sim_insn_1 = 5335426 (ipc=464.0, lat=) 
gpu_sim_insn_2 = 889152 (ipc=77.3, lat=) 
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(11,2,0) tid=(3,8,0)
GPGPU-Sim uArch: Shader 20 finished CTA #0 (11591,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 20, cta: 0 initialized @(11592,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 18 finished CTA #0 (11593,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 18, cta: 0 initialized @(11594,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 22 finished CTA #0 (11668,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 22, cta: 0 initialized @(11669,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 24 finished CTA #1 (11697,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 24, cta: 1 initialized @(11698,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 21 finished CTA #0 (11703,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 21, cta: 0 initialized @(11704,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 0 finished CTA #1 (11712,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  0, cta: 1 initialized @(11713,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 2 finished CTA #1 (11781,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  2, cta: 1 initialized @(11782,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 28 finished CTA #1 (11861,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 28, cta: 1 initialized @(11862,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 6 finished CTA #2 (11893,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  6, cta: 2 initialized @(11894,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 19 finished CTA #0 (11916,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 19, cta: 0 initialized @(11917,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11928,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 10, cta: 0 initialized @(11929,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 16 finished CTA #1 (11938,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 16, cta: 1 initialized @(11939,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 6 finished CTA #1 (11974,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  6, cta: 1 initialized @(11975,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 17 finished CTA #0 (11986,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 17, cta: 0 initialized @(11987,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: cycles simulated: 12000  inst.: 6284914 (ipc=523.7) sim_rate=261871 (inst/sec) elapsed = 0:0:00:24 / Sat Sep  9 20:45:30 2017
gpu_sim_insn_1 = 5393874 (ipc=449.5, lat=) 
gpu_sim_insn_2 = 891040 (ipc=74.3, lat=) 
GPGPU-Sim uArch: Shader 16 finished CTA #2 (12004,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 16, cta: 2 initialized @(12005,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 24 finished CTA #2 (12018,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 24, cta: 2 initialized @(12019,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 14 finished CTA #0 (12047,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 14, cta: 0 initialized @(12048,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 22 finished CTA #1 (12080,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 22, cta: 1 initialized @(12081,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 28 finished CTA #2 (12093,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 28, cta: 2 initialized @(12094,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12129,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  1, cta: 0 initialized @(12130,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 18 finished CTA #1 (12178,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 18, cta: 1 initialized @(12179,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 21 finished CTA #1 (12179,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 21, cta: 1 initialized @(12180,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 18 finished CTA #2 (12193,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 18, cta: 2 initialized @(12194,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 26 finished CTA #0 (12195,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 26, cta: 0 initialized @(12196,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(23,2,0) tid=(3,13,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12252,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  8, cta: 0 initialized @(12253,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 23 finished CTA #0 (12280,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 23, cta: 0 initialized @(12281,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 25 finished CTA #0 (12317,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 25, cta: 0 initialized @(12318,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 12 finished CTA #0 (12366,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 12, cta: 0 initialized @(12367,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12369,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 13, cta: 0 initialized @(12370,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 20 finished CTA #1 (12393,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 20, cta: 1 initialized @(12394,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 21 finished CTA #2 (12401,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 21, cta: 2 initialized @(12402,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 17 finished CTA #1 (12430,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 17, cta: 1 initialized @(12431,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 5 finished CTA #2 (12440,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  5, cta: 2 initialized @(12441,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12468,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  7, cta: 0 initialized @(12469,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 2 finished CTA #2 (12484,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  2, cta: 2 initialized @(12485,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 20 finished CTA #2 (12516,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 20, cta: 2 initialized @(12517,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12531,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  3, cta: 0 initialized @(12532,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 15 finished CTA #0 (12536,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 15, cta: 0 initialized @(12537,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12592,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  9, cta: 0 initialized @(12593,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 27 finished CTA #0 (12600,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 27, cta: 0 initialized @(12601,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 19 finished CTA #1 (12634,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 19, cta: 1 initialized @(12635,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 22 finished CTA #2 (12716,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 22, cta: 2 initialized @(12717,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 0 finished CTA #2 (12741,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  0, cta: 2 initialized @(12742,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(29,2,0) tid=(3,10,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (12760,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 12, cta: 1 initialized @(12761,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 14 finished CTA #1 (12768,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 14, cta: 1 initialized @(12769,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 3 finished CTA #1 (12873,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  3, cta: 1 initialized @(12874,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 13 finished CTA #1 (12919,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 13, cta: 1 initialized @(12920,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 4 finished CTA #1 (12979,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  4, cta: 1 initialized @(12980,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 8 finished CTA #1 (12983,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  8, cta: 1 initialized @(12984,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 1 finished CTA #1 (12987,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  1, cta: 1 initialized @(12988,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12988,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 11, cta: 0 initialized @(12989,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 19 finished CTA #2 (12989,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 19, cta: 2 initialized @(12990,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 29 finished CTA #0 (12991,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 29, cta: 0 initialized @(12992,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 3 finished CTA #2 (12997,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  3, cta: 2 initialized @(12998,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: cycles simulated: 13000  inst.: 6493090 (ipc=499.5) sim_rate=259723 (inst/sec) elapsed = 0:0:00:25 / Sat Sep  9 20:45:31 2017
gpu_sim_insn_1 = 5597026 (ipc=430.6, lat=) 
gpu_sim_insn_2 = 896064 (ipc=68.9, lat=) 
GPGPU-Sim uArch: Shader 15 finished CTA #1 (13000,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 15, cta: 1 initialized @(13001,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 23 finished CTA #1 (13004,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 23, cta: 1 initialized @(13005,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13034,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 12, cta: 2 initialized @(13035,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 14 finished CTA #2 (13054,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 14, cta: 2 initialized @(13055,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 1 finished CTA #2 (13067,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  1, cta: 2 initialized @(13068,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 17 finished CTA #2 (13073,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 17, cta: 2 initialized @(13074,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 10 finished CTA #1 (13079,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 10, cta: 1 initialized @(13080,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(20,3,0) tid=(3,14,0)
GPGPU-Sim uArch: Shader 27 finished CTA #1 (13106,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 27, cta: 1 initialized @(13107,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 26 finished CTA #1 (13118,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 26, cta: 1 initialized @(13119,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 15 finished CTA #2 (13128,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 15, cta: 2 initialized @(13129,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 13 finished CTA #2 (13174,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 13, cta: 2 initialized @(13175,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 4 finished CTA #2 (13181,0), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (13181,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  4, cta: 2 initialized @(13182,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 10, cta: 2 initialized @(13182,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 27 finished CTA #2 (13205,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 27, cta: 2 initialized @(13206,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 9 finished CTA #1 (13258,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  9, cta: 1 initialized @(13259,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 11 finished CTA #1 (13346,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 11, cta: 1 initialized @(13347,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 25 finished CTA #2 (13390,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 25, cta: 2 initialized @(13391,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 25 finished CTA #1 (13403,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 25, cta: 1 initialized @(13404,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 26 finished CTA #2 (13407,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 26, cta: 2 initialized @(13408,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: cycles simulated: 13500  inst.: 6591374 (ipc=488.2) sim_rate=253514 (inst/sec) elapsed = 0:0:00:26 / Sat Sep  9 20:45:32 2017
gpu_sim_insn_1 = 5689678 (ipc=421.5, lat=) 
gpu_sim_insn_2 = 901696 (ipc=66.8, lat=) 
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(24,2,0) tid=(11,6,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (13517,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  9, cta: 2 initialized @(13518,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13552,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 11, cta: 2 initialized @(13553,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 23 finished CTA #2 (13729,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 23, cta: 2 initialized @(13730,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 29 finished CTA #1 (13737,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 29, cta: 1 initialized @(13738,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 7 finished CTA #1 (13900,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  7, cta: 1 initialized @(13901,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(5,3,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 29 finished CTA #2 (13937,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 29, cta: 2 initialized @(13938,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: cycles simulated: 14000  inst.: 6706622 (ipc=479.0) sim_rate=248393 (inst/sec) elapsed = 0:0:00:27 / Sat Sep  9 20:45:33 2017
gpu_sim_insn_1 = 5802270 (ipc=414.5, lat=) 
gpu_sim_insn_2 = 904352 (ipc=64.6, lat=) 
GPGPU-Sim uArch: Shader 7 finished CTA #2 (14073,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  7, cta: 2 initialized @(14074,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(20,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (14339,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  8, cta: 2 initialized @(14340,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: cycles simulated: 14500  inst.: 6838822 (ipc=471.6) sim_rate=244243 (inst/sec) elapsed = 0:0:00:28 / Sat Sep  9 20:45:34 2017
gpu_sim_insn_1 = 5931174 (ipc=409.1, lat=) 
gpu_sim_insn_2 = 907648 (ipc=62.6, lat=) 
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(31,3,0) tid=(7,9,0)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(13,2,0) tid=(9,6,0)
GPGPU-Sim uArch: cycles simulated: 15000  inst.: 7030630 (ipc=468.7) sim_rate=242435 (inst/sec) elapsed = 0:0:00:29 / Sat Sep  9 20:45:35 2017
gpu_sim_insn_1 = 6120518 (ipc=408.1, lat=) 
gpu_sim_insn_2 = 910112 (ipc=60.7, lat=) 
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(36,3,0) tid=(15,8,0)
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(14,2,0) tid=(11,14,0)
GPGPU-Sim uArch: cycles simulated: 15500  inst.: 7165272 (ipc=462.3) sim_rate=238842 (inst/sec) elapsed = 0:0:00:30 / Sat Sep  9 20:45:36 2017
gpu_sim_insn_1 = 6250552 (ipc=403.3, lat=) 
gpu_sim_insn_2 = 914720 (ipc=59.0, lat=) 
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(9,2,0) tid=(14,0,0)
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(5,2,0) tid=(11,1,0)
GPGPU-Sim uArch: cycles simulated: 16000  inst.: 7350632 (ipc=459.4) sim_rate=237117 (inst/sec) elapsed = 0:0:00:31 / Sat Sep  9 20:45:37 2017
gpu_sim_insn_1 = 6432712 (ipc=402.1, lat=) 
gpu_sim_insn_2 = 917920 (ipc=57.4, lat=) 
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(37,3,0) tid=(11,15,0)
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(24,2,0) tid=(9,6,0)
GPGPU-Sim uArch: cycles simulated: 16500  inst.: 7586262 (ipc=459.8) sim_rate=237070 (inst/sec) elapsed = 0:0:00:32 / Sat Sep  9 20:45:38 2017
gpu_sim_insn_1 = 6663798 (ipc=403.9, lat=) 
gpu_sim_insn_2 = 922464 (ipc=55.9, lat=) 
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(19,2,0) tid=(9,2,0)
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(23,2,0) tid=(15,5,0)
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(16,2,0) tid=(13,4,0)
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(30,2,0) tid=(14,1,0)
GPGPU-Sim uArch: cycles simulated: 17000  inst.: 7922096 (ipc=466.0) sim_rate=240063 (inst/sec) elapsed = 0:0:00:33 / Sat Sep  9 20:45:39 2017
gpu_sim_insn_1 = 6995056 (ipc=411.5, lat=) 
gpu_sim_insn_2 = 927040 (ipc=54.5, lat=) 
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(4,2,0) tid=(1,13,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(7,4,0) tid=(8,15,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(37,2,0) tid=(14,9,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(8,2,0) tid=(8,3,0)
GPGPU-Sim uArch: cycles simulated: 17500  inst.: 8266682 (ipc=472.4) sim_rate=243137 (inst/sec) elapsed = 0:0:00:34 / Sat Sep  9 20:45:40 2017
gpu_sim_insn_1 = 7334298 (ipc=419.1, lat=) 
gpu_sim_insn_2 = 932384 (ipc=53.3, lat=) 
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(4,3,0) tid=(1,4,0)
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(26,2,0) tid=(5,3,0)
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(8,3,0) tid=(5,12,0)
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(18,2,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 18000  inst.: 8675389 (ipc=482.0) sim_rate=247868 (inst/sec) elapsed = 0:0:00:35 / Sat Sep  9 20:45:41 2017
gpu_sim_insn_1 = 7735837 (ipc=429.8, lat=) 
gpu_sim_insn_2 = 939552 (ipc=52.2, lat=) 
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(2,3,0) tid=(10,6,0)
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(13,2,0) tid=(2,3,0)
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(20,3,0) tid=(9,5,0)
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(37,2,0) tid=(11,10,0)
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(16,3,0) tid=(13,8,0)
GPGPU-Sim uArch: cycles simulated: 18500  inst.: 9160244 (ipc=495.1) sim_rate=247574 (inst/sec) elapsed = 0:0:00:37 / Sat Sep  9 20:45:43 2017
gpu_sim_insn_1 = 8216308 (ipc=444.1, lat=) 
gpu_sim_insn_2 = 943936 (ipc=51.0, lat=) 
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(1,3,0) tid=(6,1,0)
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(27,3,0) tid=(9,4,0)
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(31,3,0) tid=(4,6,0)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(4,3,0) tid=(6,3,0)
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(18,2,0) tid=(10,8,0)
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(0,3,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 19000  inst.: 9664286 (ipc=508.6) sim_rate=254323 (inst/sec) elapsed = 0:0:00:38 / Sat Sep  9 20:45:44 2017
gpu_sim_insn_1 = 8712542 (ipc=458.6, lat=) 
gpu_sim_insn_2 = 951744 (ipc=50.1, lat=) 
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19010,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  5, cta: 0 initialized @(19011,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 22 finished CTA #0 (19070,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 22, cta: 0 initialized @(19071,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(15,3,0) tid=(14,12,0)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(37,2,0) tid=(7,8,0)
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(8,4,0) tid=(13,2,0)
GPGPU-Sim uArch: Shader 18 finished CTA #0 (19358,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 18, cta: 0 initialized @(19359,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 16 finished CTA #0 (19373,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 16, cta: 0 initialized @(19374,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19383,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  0, cta: 0 initialized @(19384,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(0,4,0) tid=(10,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19397,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  6, cta: 0 initialized @(19398,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(3,3,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 19500  inst.: 10144209 (ipc=520.2) sim_rate=260107 (inst/sec) elapsed = 0:0:00:39 / Sat Sep  9 20:45:45 2017
gpu_sim_insn_1 = 9190033 (ipc=471.3, lat=) 
gpu_sim_insn_2 = 954176 (ipc=48.9, lat=) 
GPGPU-Sim uArch: Shader 28 finished CTA #0 (19562,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 28, cta: 0 initialized @(19563,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 20 finished CTA #0 (19564,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 20, cta: 0 initialized @(19565,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(14,3,0) tid=(6,10,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19645,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  2, cta: 0 initialized @(19646,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 5 finished CTA #1 (19656,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  5, cta: 1 initialized @(19657,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(35,2,0) tid=(10,15,0)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(4,3,0) tid=(2,13,0)
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(39,3,0) tid=(11,2,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (19963,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  1, cta: 0 initialized @(19964,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(0,4,0) tid=(10,14,0)
GPGPU-Sim uArch: cycles simulated: 20000  inst.: 10587017 (ipc=529.4) sim_rate=258219 (inst/sec) elapsed = 0:0:00:41 / Sat Sep  9 20:45:47 2017
gpu_sim_insn_1 = 9626313 (ipc=481.3, lat=) 
gpu_sim_insn_2 = 960704 (ipc=48.0, lat=) 
GPGPU-Sim uArch: Shader 22 finished CTA #1 (20026,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 22, cta: 1 initialized @(20027,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(1,4,0) tid=(15,12,0)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(0,4,0) tid=(12,12,0)
GPGPU-Sim uArch: Shader 21 finished CTA #0 (20269,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 21, cta: 0 initialized @(20270,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(26,3,0) tid=(15,13,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (20468,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 14, cta: 0 initialized @(20469,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 18 finished CTA #1 (20473,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 18, cta: 1 initialized @(20474,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 16 finished CTA #1 (20483,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 16, cta: 1 initialized @(20484,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: cycles simulated: 20500  inst.: 10940241 (ipc=533.7) sim_rate=260481 (inst/sec) elapsed = 0:0:00:42 / Sat Sep  9 20:45:48 2017
gpu_sim_insn_1 = 9976305 (ipc=486.7, lat=) 
gpu_sim_insn_2 = 963936 (ipc=47.0, lat=) 
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20501,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  4, cta: 0 initialized @(20502,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(31,3,0) tid=(11,4,0)
GPGPU-Sim uArch: Shader 24 finished CTA #0 (20520,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 24, cta: 0 initialized @(20521,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 10 finished CTA #0 (20569,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 10, cta: 0 initialized @(20570,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 26 finished CTA #0 (20598,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 26, cta: 0 initialized @(20599,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(10,3,0) tid=(10,13,0)
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(6,4,0) tid=(8,9,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (20804,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  9, cta: 0 initialized @(20805,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20806,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  8, cta: 0 initialized @(20807,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 20 finished CTA #1 (20844,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 20, cta: 1 initialized @(20845,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 7 finished CTA #0 (20878,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  7, cta: 0 initialized @(20879,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 2 finished CTA #1 (20914,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  2, cta: 1 initialized @(20915,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(81,0,0) tid=(24,0,0)
GPGPU-Sim uArch: Shader 19 finished CTA #0 (20919,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 19, cta: 0 initialized @(20920,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 17 finished CTA #0 (20950,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 17, cta: 0 initialized @(20951,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: cycles simulated: 21000  inst.: 11280124 (ipc=537.1) sim_rate=262328 (inst/sec) elapsed = 0:0:00:43 / Sat Sep  9 20:45:49 2017
gpu_sim_insn_1 = 10310172 (ipc=491.0, lat=) 
gpu_sim_insn_2 = 969952 (ipc=46.2, lat=) 
GPGPU-Sim uArch: Shader 27 finished CTA #0 (21001,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 27, cta: 0 initialized @(21002,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 15 finished CTA #0 (21008,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 15, cta: 0 initialized @(21009,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21013,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 13, cta: 0 initialized @(21014,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 21 finished CTA #1 (21043,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 21, cta: 1 initialized @(21044,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(29,4,0) tid=(3,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (21067,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 14, cta: 1 initialized @(21068,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21085,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  3, cta: 0 initialized @(21086,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21174,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  6, cta: 2 initialized @(21175,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(25,3,0) tid=(11,12,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21191,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 12, cta: 0 initialized @(21192,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 24 finished CTA #1 (21233,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 24, cta: 1 initialized @(21234,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 28 finished CTA #1 (21257,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 28, cta: 1 initialized @(21258,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(35,4,0) tid=(9,13,0)
GPGPU-Sim uArch: cycles simulated: 21500  inst.: 11586178 (ipc=538.9) sim_rate=263322 (inst/sec) elapsed = 0:0:00:44 / Sat Sep  9 20:45:50 2017
gpu_sim_insn_1 = 10611522 (ipc=493.6, lat=) 
gpu_sim_insn_2 = 974656 (ipc=45.3, lat=) 
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(2,3,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 15 finished CTA #1 (21556,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 15, cta: 1 initialized @(21557,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 26 finished CTA #1 (21595,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 26, cta: 1 initialized @(21596,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 24 finished CTA #2 (21731,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 24, cta: 2 initialized @(21732,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 29 finished CTA #0 (21791,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 29, cta: 0 initialized @(21792,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 10 finished CTA #1 (21794,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 10, cta: 1 initialized @(21795,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 3 finished CTA #1 (21838,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  3, cta: 1 initialized @(21839,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 25 finished CTA #0 (21842,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 25, cta: 0 initialized @(21843,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 27 finished CTA #1 (21853,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 27, cta: 1 initialized @(21854,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 23 finished CTA #0 (21855,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 23, cta: 0 initialized @(21856,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(41,4,0) tid=(1,8,0)
GPGPU-Sim uArch: Shader 23 finished CTA #1 (21993,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 23, cta: 1 initialized @(21994,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: cycles simulated: 22000  inst.: 11743308 (ipc=533.8) sim_rate=260962 (inst/sec) elapsed = 0:0:00:45 / Sat Sep  9 20:45:51 2017
gpu_sim_insn_1 = 10765356 (ipc=489.4, lat=) 
gpu_sim_insn_2 = 977952 (ipc=44.5, lat=) 
GPGPU-Sim uArch: Shader 1 finished CTA #1 (22042,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  1, cta: 1 initialized @(22043,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(8,5,0) tid=(11,8,0)
GPGPU-Sim uArch: Shader 16 finished CTA #2 (22090,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 16, cta: 2 initialized @(22091,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 11 finished CTA #0 (22099,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 11, cta: 0 initialized @(22100,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 17 finished CTA #1 (22124,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 17, cta: 1 initialized @(22125,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 9 finished CTA #1 (22226,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  9, cta: 1 initialized @(22227,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 28 finished CTA #2 (22273,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 28, cta: 2 initialized @(22274,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(11,4,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 18 finished CTA #2 (22406,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 18, cta: 2 initialized @(22407,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 8 finished CTA #1 (22428,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  8, cta: 1 initialized @(22429,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: cycles simulated: 22500  inst.: 11922090 (ipc=529.9) sim_rate=259175 (inst/sec) elapsed = 0:0:00:46 / Sat Sep  9 20:45:52 2017
gpu_sim_insn_1 = 10938122 (ipc=486.2, lat=) 
gpu_sim_insn_2 = 983968 (ipc=43.7, lat=) 
GPGPU-Sim uArch: Shader 0 finished CTA #1 (22565,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  0, cta: 1 initialized @(22566,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(6,5,0) tid=(5,10,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (22651,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 13, cta: 1 initialized @(22652,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 19 finished CTA #1 (22813,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 19, cta: 1 initialized @(22814,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 4 finished CTA #1 (22887,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  4, cta: 1 initialized @(22888,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 7 finished CTA #1 (22905,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  7, cta: 1 initialized @(22906,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(18,5,0) tid=(5,8,0)
GPGPU-Sim uArch: cycles simulated: 23000  inst.: 12090750 (ipc=525.7) sim_rate=257250 (inst/sec) elapsed = 0:0:00:47 / Sat Sep  9 20:45:53 2017
gpu_sim_insn_1 = 11103230 (ipc=482.8, lat=) 
gpu_sim_insn_2 = 987520 (ipc=42.9, lat=) 
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(9,5,0) tid=(9,8,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (23329,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 11, cta: 1 initialized @(23330,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(8,4,0) tid=(5,13,0)
GPGPU-Sim uArch: Shader 29 finished CTA #1 (23452,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 29, cta: 1 initialized @(23453,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: cycles simulated: 23500  inst.: 12262476 (ipc=521.8) sim_rate=255468 (inst/sec) elapsed = 0:0:00:48 / Sat Sep  9 20:45:54 2017
gpu_sim_insn_1 = 11270252 (ipc=479.6, lat=) 
gpu_sim_insn_2 = 992224 (ipc=42.2, lat=) 
GPGPU-Sim uArch: Shader 9 finished CTA #2 (23534,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  9, cta: 2 initialized @(23535,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 25 finished CTA #2 (23669,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 25, cta: 2 initialized @(23670,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 6 finished CTA #1 (23670,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  6, cta: 1 initialized @(23671,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 22 finished CTA #2 (23701,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 22, cta: 2 initialized @(23702,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(26,4,0) tid=(9,14,0)
GPGPU-Sim uArch: cycles simulated: 24000  inst.: 12386548 (ipc=516.1) sim_rate=252786 (inst/sec) elapsed = 0:0:00:49 / Sat Sep  9 20:45:55 2017
gpu_sim_insn_1 = 11390068 (ipc=474.6, lat=) 
gpu_sim_insn_2 = 996480 (ipc=41.5, lat=) 
GPGPU-Sim uArch: Shader 11 finished CTA #2 (24006,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 11, cta: 2 initialized @(24007,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 15 finished CTA #2 (24010,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 15, cta: 2 initialized @(24011,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 12 finished CTA #1 (24047,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 12, cta: 1 initialized @(24048,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 5 finished CTA #2 (24148,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  5, cta: 2 initialized @(24149,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(14,4,0) tid=(6,1,0)
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(5,4,0) tid=(11,12,0)
GPGPU-Sim uArch: cycles simulated: 24500  inst.: 12581244 (ipc=513.5) sim_rate=251624 (inst/sec) elapsed = 0:0:00:50 / Sat Sep  9 20:45:56 2017
gpu_sim_insn_1 = 11581628 (ipc=472.7, lat=) 
gpu_sim_insn_2 = 999616 (ipc=40.8, lat=) 
GPGPU-Sim uArch: Shader 26 finished CTA #2 (24502,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 26, cta: 2 initialized @(24503,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 10 finished CTA #2 (24509,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 10, cta: 2 initialized @(24510,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(27,4,0) tid=(1,3,0)
GPGPU-Sim uArch: Shader 25 finished CTA #1 (24715,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 25, cta: 1 initialized @(24716,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 17 finished CTA #2 (24721,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 17, cta: 2 initialized @(24722,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 2 finished CTA #2 (24740,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  2, cta: 2 initialized @(24741,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(26,3,0) tid=(13,4,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (24783,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  0, cta: 2 initialized @(24784,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 27 finished CTA #2 (24826,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 27, cta: 2 initialized @(24827,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(14,5,0) tid=(11,15,0)
GPGPU-Sim uArch: Shader 20 finished CTA #2 (24930,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 20, cta: 2 initialized @(24931,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 8 finished CTA #2 (24955,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  8, cta: 2 initialized @(24956,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: cycles simulated: 25000  inst.: 12870060 (ipc=514.8) sim_rate=252354 (inst/sec) elapsed = 0:0:00:51 / Sat Sep  9 20:45:57 2017
gpu_sim_insn_1 = 11864460 (ipc=474.6, lat=) 
gpu_sim_insn_2 = 1005600 (ipc=40.2, lat=) 
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(23,4,0) tid=(13,14,0)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(0,6,0) tid=(15,8,0)
GPGPU-Sim uArch: Shader 21 finished CTA #2 (25218,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 21, cta: 2 initialized @(25219,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(0,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(37,5,0) tid=(2,4,0)
GPGPU-Sim uArch: cycles simulated: 25500  inst.: 13179301 (ipc=516.8) sim_rate=253448 (inst/sec) elapsed = 0:0:00:52 / Sat Sep  9 20:45:58 2017
gpu_sim_insn_1 = 12168517 (ipc=477.2, lat=) 
gpu_sim_insn_2 = 1010784 (ipc=39.6, lat=) 
GPGPU-Sim uArch: Shader 13 finished CTA #2 (25568,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 13, cta: 2 initialized @(25569,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(0,5,0) tid=(7,8,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (25687,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  4, cta: 2 initialized @(25688,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 7 finished CTA #2 (25737,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  7, cta: 2 initialized @(25738,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(23,3,0) tid=(11,4,0)
GPGPU-Sim uArch: Shader 23 finished CTA #2 (25789,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 23, cta: 2 initialized @(25790,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(3,6,0) tid=(6,15,0)
GPGPU-Sim uArch: cycles simulated: 26000  inst.: 13511943 (ipc=519.7) sim_rate=250221 (inst/sec) elapsed = 0:0:00:54 / Sat Sep  9 20:46:00 2017
gpu_sim_insn_1 = 12496967 (ipc=480.7, lat=) 
gpu_sim_insn_2 = 1014976 (ipc=39.0, lat=) 
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(2,5,0) tid=(1,10,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (26166,0), 2 CTAs running
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(8,5,0) tid=(3,2,0)
GPGPU-Sim uArch: Shader:  1, cta: 2 initialized @(26167,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(14,4,0) tid=(6,7,0)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(13,5,0) tid=(6,4,0)
GPGPU-Sim uArch: cycles simulated: 26500  inst.: 13859561 (ipc=523.0) sim_rate=251992 (inst/sec) elapsed = 0:0:00:55 / Sat Sep  9 20:46:01 2017
gpu_sim_insn_1 = 12839689 (ipc=484.5, lat=) 
gpu_sim_insn_2 = 1019872 (ipc=38.5, lat=) 
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(4,5,0) tid=(3,9,0)
GPGPU-Sim uArch: Shader 19 finished CTA #2 (26631,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 19, cta: 2 initialized @(26632,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(15,5,0) tid=(15,4,0)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(42,4,0) tid=(0,3,0)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(32,0,0) tid=(30,0,0)
GPGPU-Sim uArch: cycles simulated: 27000  inst.: 14208931 (ipc=526.3) sim_rate=253730 (inst/sec) elapsed = 0:0:00:56 / Sat Sep  9 20:46:02 2017
gpu_sim_insn_1 = 13183523 (ipc=488.3, lat=) 
gpu_sim_insn_2 = 1025408 (ipc=38.0, lat=) 
GPGPU-Sim uArch: Shader 16 finished CTA #0 (27038,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 16, cta: 0 initialized @(27039,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(19,5,0) tid=(9,4,0)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(20,5,0) tid=(4,11,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (27290,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 12, cta: 2 initialized @(27291,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(14,5,0) tid=(1,3,0)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(34,5,0) tid=(12,13,0)
GPGPU-Sim uArch: cycles simulated: 27500  inst.: 14629823 (ipc=532.0) sim_rate=256663 (inst/sec) elapsed = 0:0:00:57 / Sat Sep  9 20:46:03 2017
gpu_sim_insn_1 = 13599775 (ipc=494.6, lat=) 
gpu_sim_insn_2 = 1030048 (ipc=37.5, lat=) 
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(4,5,0) tid=(1,11,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (27540,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 14, cta: 2 initialized @(27541,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(35,5,0) tid=(3,10,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(5,5,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 24 finished CTA #0 (27794,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 24, cta: 0 initialized @(27795,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(6,5,0) tid=(8,9,0)
GPGPU-Sim uArch: Shader 29 finished CTA #2 (27936,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 29, cta: 2 initialized @(27937,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(41,5,0) tid=(7,13,0)
GPGPU-Sim uArch: cycles simulated: 28000  inst.: 15033828 (ipc=536.9) sim_rate=259203 (inst/sec) elapsed = 0:0:00:58 / Sat Sep  9 20:46:04 2017
gpu_sim_insn_1 = 14001092 (ipc=500.1, lat=) 
gpu_sim_insn_2 = 1032736 (ipc=36.9, lat=) 
GPGPU-Sim uArch: Shader 27 finished CTA #0 (28008,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 27, cta: 0 initialized @(28009,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 10 finished CTA #0 (28035,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 10, cta: 0 initialized @(28036,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(39,4,0) tid=(1,3,0)
GPGPU-Sim uArch: Shader 28 finished CTA #0 (28195,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 28, cta: 0 initialized @(28196,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(41,5,0) tid=(9,10,0)
GPGPU-Sim uArch: Shader 20 finished CTA #0 (28272,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 20, cta: 0 initialized @(28273,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 26 finished CTA #0 (28282,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 26, cta: 0 initialized @(28283,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(29,5,0) tid=(6,4,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (28306,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  6, cta: 0 initialized @(28307,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(36,5,0) tid=(6,8,0)
GPGPU-Sim uArch: Shader 15 finished CTA #0 (28450,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 15, cta: 0 initialized @(28451,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(12,4,0) tid=(6,8,0)
GPGPU-Sim uArch: cycles simulated: 28500  inst.: 15497971 (ipc=543.8) sim_rate=258299 (inst/sec) elapsed = 0:0:01:00 / Sat Sep  9 20:46:06 2017
gpu_sim_insn_1 = 14461011 (ipc=507.4, lat=) 
gpu_sim_insn_2 = 1036960 (ipc=36.4, lat=) 
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(13,6,0) tid=(10,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (28632,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  5, cta: 0 initialized @(28633,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 3 finished CTA #2 (28661,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  3, cta: 2 initialized @(28662,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 4 finished CTA #0 (28662,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  4, cta: 0 initialized @(28663,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 18 finished CTA #0 (28693,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 18, cta: 0 initialized @(28694,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(42,4,0) tid=(3,10,0)
GPGPU-Sim uArch: Shader 22 finished CTA #0 (28710,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 22, cta: 0 initialized @(28711,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 21 finished CTA #0 (28750,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 21, cta: 0 initialized @(28751,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(4,5,0) tid=(10,5,0)
GPGPU-Sim uArch: Shader 22 finished CTA #1 (28829,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 22, cta: 1 initialized @(28830,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 0 finished CTA #0 (28856,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  0, cta: 0 initialized @(28857,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 24 finished CTA #1 (28884,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 24, cta: 1 initialized @(28885,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 17 finished CTA #0 (28904,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 17, cta: 0 initialized @(28905,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(38,4,0) tid=(2,12,0)
GPGPU-Sim uArch: cycles simulated: 29000  inst.: 15896948 (ipc=548.2) sim_rate=260605 (inst/sec) elapsed = 0:0:01:01 / Sat Sep  9 20:46:07 2017
gpu_sim_insn_1 = 14856116 (ipc=512.3, lat=) 
gpu_sim_insn_2 = 1040832 (ipc=35.9, lat=) 
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(3,6,0) tid=(4,9,0)
GPGPU-Sim uArch: Shader 28 finished CTA #1 (29154,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 28, cta: 1 initialized @(29155,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 18 finished CTA #1 (29251,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 18, cta: 1 initialized @(29252,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(19,6,0) tid=(7,6,0)
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(27,6,0) tid=(11,2,0)
GPGPU-Sim uArch: cycles simulated: 29500  inst.: 16158270 (ipc=547.7) sim_rate=260617 (inst/sec) elapsed = 0:0:01:02 / Sat Sep  9 20:46:08 2017
gpu_sim_insn_1 = 15113406 (ipc=512.3, lat=) 
gpu_sim_insn_2 = 1044864 (ipc=35.4, lat=) 
GPGPU-Sim uArch: Shader 2 finished CTA #0 (29512,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  2, cta: 0 initialized @(29513,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 16 finished CTA #1 (29554,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 16, cta: 1 initialized @(29555,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 26 finished CTA #1 (29563,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 26, cta: 1 initialized @(29564,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 6 finished CTA #2 (29616,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  6, cta: 2 initialized @(29617,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(16,5,0) tid=(6,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (29687,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  5, cta: 1 initialized @(29688,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(25,6,0) tid=(10,15,0)
GPGPU-Sim uArch: Shader 20 finished CTA #1 (29925,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 20, cta: 1 initialized @(29926,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 27 finished CTA #1 (29953,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 27, cta: 1 initialized @(29954,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: cycles simulated: 30000  inst.: 16386343 (ipc=546.2) sim_rate=260100 (inst/sec) elapsed = 0:0:01:03 / Sat Sep  9 20:46:09 2017
gpu_sim_insn_1 = 15337831 (ipc=511.3, lat=) 
gpu_sim_insn_2 = 1048512 (ipc=35.0, lat=) 
check point 1 
 TH: 30 
gpu_ipc:     546.2114
membw0: 0.07945, ipc1: 511 
 membw1: 0.3048, ipc2: 34 
lowCstream: 2, high M stream: 2 
core 30 halted
core 31 halted
core 32 halted
core 33 halted
core 34 halted
core 35 halted
core 36 halted
core 37 halted
core 38 halted
core 39 halted
GPGPU-Sim uArch: Shader 10 finished CTA #1 (30038,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 10, cta: 1 initialized @(30039,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(31,6,0) tid=(12,5,0)
GPGPU-Sim uArch: Shader 15 finished CTA #1 (30063,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 15, cta: 1 initialized @(30064,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 2 finished CTA #1 (30131,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  2, cta: 1 initialized @(30132,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 19 finished CTA #0 (30173,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 19, cta: 0 initialized @(30174,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(39,6,0) tid=(2,1,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (30275,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  7, cta: 0 initialized @(30276,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 9 finished CTA #0 (30279,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  9, cta: 0 initialized @(30280,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 8 finished CTA #0 (30327,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  8, cta: 0 initialized @(30328,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 4 finished CTA #1 (30343,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  4, cta: 1 initialized @(30344,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 21 finished CTA #1 (30420,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 21, cta: 1 initialized @(30421,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 11 finished CTA #0 (30423,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 11, cta: 0 initialized @(30424,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(2,7,0) tid=(3,13,0)
GPGPU-Sim uArch: cycles simulated: 30500  inst.: 16639797 (ipc=545.6) sim_rate=259996 (inst/sec) elapsed = 0:0:01:04 / Sat Sep  9 20:46:10 2017
gpu_sim_insn_1 = 15588245 (ipc=511.1, lat=) 
gpu_sim_insn_2 = 1051552 (ipc=34.5, lat=) 
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(2,6,0) tid=(8,15,0)
GPGPU-Sim uArch: Shader 29 finished CTA #0 (30682,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 29, cta: 0 initialized @(30683,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(39,4,0) tid=(5,14,0)
GPGPU-Sim uArch: Shader 25 finished CTA #0 (30778,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 25, cta: 0 initialized @(30779,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(1,6,0) tid=(9,11,0)
GPGPU-Sim uArch: cycles simulated: 31000  inst.: 16944026 (ipc=546.6) sim_rate=260677 (inst/sec) elapsed = 0:0:01:05 / Sat Sep  9 20:46:11 2017
gpu_sim_insn_1 = 15889722 (ipc=512.6, lat=) 
gpu_sim_insn_2 = 1054304 (ipc=34.0, lat=) 
GPGPU-Sim uArch: Shader 13 finished CTA #0 (31005,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 13, cta: 0 initialized @(31006,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 17 finished CTA #1 (31017,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 17, cta: 1 initialized @(31018,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 7 finished CTA #1 (31035,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  7, cta: 1 initialized @(31036,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(5,6,0) tid=(10,10,0)
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(13,5,0) tid=(13,12,0)
GPGPU-Sim uArch: Shader 23 finished CTA #0 (31335,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 23, cta: 0 initialized @(31336,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 9 finished CTA #1 (31338,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  9, cta: 1 initialized @(31339,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: cycles simulated: 31500  inst.: 17129608 (ipc=543.8) sim_rate=259539 (inst/sec) elapsed = 0:0:01:06 / Sat Sep  9 20:46:12 2017
gpu_sim_insn_1 = 16072456 (ipc=510.3, lat=) 
gpu_sim_insn_2 = 1057152 (ipc=33.6, lat=) 
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(9,7,0) tid=(11,11,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (31601,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  7, cta: 2 initialized @(31602,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 1 finished CTA #0 (31604,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  1, cta: 0 initialized @(31605,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 24 finished CTA #2 (31608,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 24, cta: 2 initialized @(31609,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 1 finished CTA #1 (31669,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  1, cta: 1 initialized @(31670,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 25 finished CTA #2 (31715,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 25, cta: 2 initialized @(31716,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 4 finished CTA #2 (31732,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (31732,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  4, cta: 2 initialized @(31733,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader: 12, cta: 0 initialized @(31733,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 16 finished CTA #2 (31792,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 16, cta: 2 initialized @(31793,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(18,7,0) tid=(5,5,0)
GPGPU-Sim uArch: Shader 22 finished CTA #2 (31825,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 22, cta: 2 initialized @(31826,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 8 finished CTA #1 (31949,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  8, cta: 1 initialized @(31950,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 14 finished CTA #0 (31974,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 14, cta: 0 initialized @(31975,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(6,6,0) tid=(1,12,0)
GPGPU-Sim uArch: cycles simulated: 32000  inst.: 17347318 (ipc=542.1) sim_rate=255107 (inst/sec) elapsed = 0:0:01:08 / Sat Sep  9 20:46:14 2017
gpu_sim_insn_1 = 16286838 (ipc=509.0, lat=) 
gpu_sim_insn_2 = 1060480 (ipc=33.1, lat=) 
GPGPU-Sim uArch: Shader 12 finished CTA #1 (32046,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 12, cta: 1 initialized @(32047,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 13 finished CTA #1 (32106,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 13, cta: 1 initialized @(32107,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 23 finished CTA #1 (32125,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 23, cta: 1 initialized @(32126,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(9,6,0) tid=(14,4,0)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (32173,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  8, cta: 2 initialized @(32174,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 29 finished CTA #1 (32176,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 29, cta: 1 initialized @(32177,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 21 finished CTA #2 (32244,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 21, cta: 2 initialized @(32245,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(16,7,0) tid=(13,7,0)
GPGPU-Sim uArch: Shader 28 finished CTA #2 (32288,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 28, cta: 2 initialized @(32289,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 18 finished CTA #2 (32312,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 18, cta: 2 initialized @(32313,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 9 finished CTA #2 (32382,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  9, cta: 2 initialized @(32383,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(31,5,0) tid=(9,3,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (32458,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  0, cta: 1 initialized @(32459,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: cycles simulated: 32500  inst.: 17653518 (ipc=543.2) sim_rate=255848 (inst/sec) elapsed = 0:0:01:09 / Sat Sep  9 20:46:15 2017
gpu_sim_insn_1 = 16588718 (ipc=510.4, lat=) 
gpu_sim_insn_2 = 1064800 (ipc=32.8, lat=) 
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(23,6,0) tid=(1,11,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (32626,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 11, cta: 1 initialized @(32627,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(4,7,0) tid=(5,7,0)
GPGPU-Sim uArch: Shader 26 finished CTA #2 (32846,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 26, cta: 2 initialized @(32847,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 5 finished CTA #2 (32925,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  5, cta: 2 initialized @(32926,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(25,6,0) tid=(5,10,0)
GPGPU-Sim uArch: cycles simulated: 33000  inst.: 17915610 (ipc=542.9) sim_rate=255937 (inst/sec) elapsed = 0:0:01:10 / Sat Sep  9 20:46:16 2017
gpu_sim_insn_1 = 16847674 (ipc=510.6, lat=) 
gpu_sim_insn_2 = 1067936 (ipc=32.4, lat=) 
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(19,6,0) tid=(5,1,0)
GPGPU-Sim uArch: Shader 27 finished CTA #2 (33232,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 27, cta: 2 initialized @(33233,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 19 finished CTA #1 (33305,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 19, cta: 1 initialized @(33306,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(27,6,0) tid=(9,4,0)
GPGPU-Sim uArch: Shader 15 finished CTA #2 (33397,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 15, cta: 2 initialized @(33398,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(26,7,0) tid=(3,4,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (33460,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 10, cta: 2 initialized @(33461,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: cycles simulated: 33500  inst.: 18211046 (ipc=543.6) sim_rate=256493 (inst/sec) elapsed = 0:0:01:11 / Sat Sep  9 20:46:17 2017
gpu_sim_insn_1 = 17139910 (ipc=511.7, lat=) 
gpu_sim_insn_2 = 1071136 (ipc=32.0, lat=) 
GPGPU-Sim uArch: Shader 14 finished CTA #1 (33526,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 14, cta: 1 initialized @(33527,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 3 finished CTA #0 (33551,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  3, cta: 0 initialized @(33552,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(11,6,0) tid=(6,10,0)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(32,6,0) tid=(13,14,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (33781,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  0, cta: 2 initialized @(33782,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 6 finished CTA #1 (33797,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  6, cta: 1 initialized @(33798,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(2,7,0) tid=(12,12,0)
GPGPU-Sim uArch: cycles simulated: 34000  inst.: 18495274 (ipc=544.0) sim_rate=256878 (inst/sec) elapsed = 0:0:01:12 / Sat Sep  9 20:46:18 2017
gpu_sim_insn_1 = 17420650 (ipc=512.4, lat=) 
gpu_sim_insn_2 = 1074624 (ipc=31.6, lat=) 
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(0,7,0) tid=(10,7,0)
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(1,7,0) tid=(4,7,0)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(35,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 34500  inst.: 18751293 (ipc=543.5) sim_rate=256867 (inst/sec) elapsed = 0:0:01:13 / Sat Sep  9 20:46:19 2017
gpu_sim_insn_1 = 17672221 (ipc=512.3, lat=) 
gpu_sim_insn_2 = 1079072 (ipc=31.3, lat=) 
GPGPU-Sim uArch: Shader 20 finished CTA #2 (34560,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 20, cta: 2 initialized @(34561,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(23,6,0) tid=(2,4,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(5,7,0) tid=(11,7,0)
GPGPU-Sim uArch: Shader 25 finished CTA #1 (34811,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 25, cta: 1 initialized @(34812,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 2 finished CTA #2 (34859,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  2, cta: 2 initialized @(34860,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 17 finished CTA #2 (34871,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 17, cta: 2 initialized @(34872,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(11,6,0) tid=(4,5,0)
GPGPU-Sim uArch: cycles simulated: 35000  inst.: 19063470 (ipc=544.7) sim_rate=254179 (inst/sec) elapsed = 0:0:01:15 / Sat Sep  9 20:46:21 2017
gpu_sim_insn_1 = 17981582 (ipc=513.8, lat=) 
gpu_sim_insn_2 = 1081888 (ipc=30.9, lat=) 
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(11,6,0) tid=(7,7,0)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(42,6,0) tid=(13,8,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(11,6,0) tid=(10,10,0)
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(98,0,0) tid=(79,0,0)
GPGPU-Sim uArch: cycles simulated: 35500  inst.: 19425260 (ipc=547.2) sim_rate=255595 (inst/sec) elapsed = 0:0:01:16 / Sat Sep  9 20:46:22 2017
gpu_sim_insn_1 = 18340716 (ipc=516.7, lat=) 
gpu_sim_insn_2 = 1084544 (ipc=30.6, lat=) 
GPGPU-Sim uArch: Shader 11 finished CTA #2 (35508,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 11, cta: 2 initialized @(35509,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 13 finished CTA #2 (35512,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 13, cta: 2 initialized @(35513,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(1,7,0) tid=(12,10,0)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(25,7,0) tid=(13,6,0)
GPGPU-Sim uArch: Shader 23 finished CTA #2 (35722,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 23, cta: 2 initialized @(35723,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(25,7,0) tid=(14,14,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (35855,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  5, cta: 0 initialized @(35856,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(35,7,0) tid=(9,1,0)
GPGPU-Sim uArch: Shader 24 finished CTA #0 (35987,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 24, cta: 0 initialized @(35988,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: cycles simulated: 36000  inst.: 19811887 (ipc=550.3) sim_rate=257297 (inst/sec) elapsed = 0:0:01:17 / Sat Sep  9 20:46:23 2017
gpu_sim_insn_1 = 18723791 (ipc=520.1, lat=) 
gpu_sim_insn_2 = 1088096 (ipc=30.2, lat=) 
GPGPU-Sim uArch: Shader 27 finished CTA #0 (36004,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 27, cta: 0 initialized @(36005,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(27,6,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (36063,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  3, cta: 1 initialized @(36064,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 29 finished CTA #2 (36068,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 29, cta: 2 initialized @(36069,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 4 finished CTA #0 (36126,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  4, cta: 0 initialized @(36127,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(8,8,0) tid=(11,12,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(2,7,0) tid=(4,13,0)
GPGPU-Sim uArch: Shader 22 finished CTA #0 (36355,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 22, cta: 0 initialized @(36356,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 18 finished CTA #0 (36390,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 18, cta: 0 initialized @(36391,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(4,7,0) tid=(12,15,0)
GPGPU-Sim uArch: Shader 26 finished CTA #0 (36438,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 26, cta: 0 initialized @(36439,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: cycles simulated: 36500  inst.: 20187391 (ipc=553.1) sim_rate=258812 (inst/sec) elapsed = 0:0:01:18 / Sat Sep  9 20:46:24 2017
gpu_sim_insn_1 = 19096575 (ipc=523.2, lat=) 
gpu_sim_insn_2 = 1090816 (ipc=29.9, lat=) 
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(4,7,0) tid=(13,4,0)
GPGPU-Sim uArch: Shader 19 finished CTA #2 (36618,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 19, cta: 2 initialized @(36619,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(34,7,0) tid=(11,14,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (36713,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  1, cta: 2 initialized @(36714,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 2 finished CTA #0 (36716,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  2, cta: 0 initialized @(36717,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 20 finished CTA #0 (36724,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 20, cta: 0 initialized @(36725,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(32,7,0) tid=(1,13,0)
GPGPU-Sim uArch: Shader 21 finished CTA #0 (36756,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 21, cta: 0 initialized @(36757,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 16 finished CTA #0 (36767,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 16, cta: 0 initialized @(36768,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(35,7,0) tid=(9,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (36884,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 12, cta: 2 initialized @(36885,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 28 finished CTA #0 (36920,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 28, cta: 0 initialized @(36921,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(25,8,0) tid=(13,8,0)
GPGPU-Sim uArch: Shader 16 finished CTA #1 (36936,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 16, cta: 1 initialized @(36937,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: Shader 5 finished CTA #1 (36975,0), 2 CTAs running
GPGPU-Sim uArch: Shader:  5, cta: 1 initialized @(36976,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim uArch: cycles simulated: 37000  inst.: 20633413 (ipc=557.7) sim_rate=257917 (inst/sec) elapsed = 0:0:01:20 / Sat Sep  9 20:46:26 2017
gpu_sim_insn_1 = 19539845 (ipc=528.1, lat=) 
gpu_sim_insn_2 = 1093568 (ipc=29.6, lat=) 
GPGPU-Sim uArch: Shader 14 finished CTA #2 (37018,0), 2 CTAs running
GPGPU-Sim uArch: Shader: 14, cta: 2 initialized @(37019,0), ACTIVE=3, KERNEL=1, STREAM=1
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(22,7,0) tid=(7,3,0)
