Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Feb 22 13:25:42 2024
| Host         : viv-vit2022-2 running 64-bit Ubuntu 20.04.5 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu4ev
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   406 |
|    Minimum number of control sets                        |   406 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   474 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   406 |
| >= 0 to < 4        |    61 |
| >= 4 to < 6        |    30 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |    53 |
| >= 10 to < 12      |    44 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |     5 |
| >= 16              |   186 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            2352 |          588 |
| No           | No                    | Yes                    |              42 |            8 |
| No           | Yes                   | No                     |             800 |          301 |
| Yes          | No                    | No                     |            3171 |          522 |
| Yes          | No                    | Yes                    |              60 |            8 |
| Yes          | Yes                   | No                     |            3189 |          628 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal               |                                                                                                                                             Enable Signal                                                                                                                                            |                                                                                                                 Set/Reset Signal                                                                                                                 | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                                  |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/src_state_inferred__0/i__n_0                                                                                                                                          | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/start_for_tpgForeground_U0_U/mOutPtr[1]_i_1__0_n_5                                                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201/flow_control_loop_pipe_sequential_init_U/ap_block_pp0_stage0_subdone                                                                                             |                                                                                                                                                                                                                                                  |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/start_for_MultiPixStream2AXIvideo_U0_U/mOutPtr[1]_i_1__3_n_5                                                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/src_state_inferred__0/i__n_0                                                                                                                                          | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/dest_state_n_0                                                                                                                                                        | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/dest_state_n_0                                                                                                                                                        | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/ce0                                                                                                                                                                            |                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/ap_block_pp0_stage0_subdone                                                                                                                                                    | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/ap_enable_reg_pp0_iter1_i_1__1_n_5                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_advance_pipe_data16_out                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_dre_tvalid_i_i_1_n_0                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/dest_state_n_0                                                                                                                                                         | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg[0]                                                                                                                                 |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/GEN_MIN_FOR_ASYNC.GEN_FOR_NO_SG.min_assert_sftrst_reg_1                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/ch1_dly_fast_cnt0                                                                                                                                               |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/sig_flush_db1_i_1_n_0                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg_n_0_[0]                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                      |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/gen_fwft.rdpp1_inst/gen_fwft.count_en                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/SR[0]                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/src_state_inferred__0/i__n_0                                                                                                                                          | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/src_state_inferred__0/i__n_0                                                                                                                                          | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/src_state_inferred__0/i__n_0                                                                                                                                           | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                  |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_b/dest_state_n_0                                                                                                                                                        | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/dest_state_n_0                                                                                                                                                        | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ier11_out                                                                                                                                                                                                                                                     | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 |                                                                                                                                                                                                                                                                                                      | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/AXIvideo2MultiPixStream_U0/grp_v_tpgHlsDataFlow_fu_349_ap_start_reg_reg                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/frp_pipeline_valid_U/valid_out[16]                                                                                                                                             | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/DPtpgBarArray_U/v1_v2_gen[15].v2_reg[15]                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/ap_CS_fsm_state3                                                                                                                                                                                                                  | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/cmp12_i_reg_1611                                                                                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/E[0]                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 |                                                                                                                                                                                                                                                                                                      | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/MultiPixStream2AXIvideo_U0/ap_done_reg_reg_0                                                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg0                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/valid_in                                                                                                                              |                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 |                                                                                                                                                                                                                                                                                                      | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_CS_fsm_reg[3]_14[0]                                                                                                                                                         |                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_addr_posted_cntr[2]_i_1_n_0                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                        |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_strbgen_bytes_ireg2[2]_i_1_n_0                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_CS_fsm_reg[3]_12[0]                                                                                                                                                         |                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aresetn_d_reg_0[0]                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_CS_fsm_reg[3]_11[0]                                                                                                                                                         |                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                         |                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 |                                                                                                                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/m_axis_fifo_ainit                                                                                                                       |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/valid_in                                                                                                                              | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_bckgndId_reg[2]_1[0]                                                                                                                                                                                      |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/icmp_ln1027_reg_5032_pp0_iter13_reg_reg[0]_0[0]                                                                                                                                |                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/tpgBarSelRgb_r_U/cmp2_i381_read_reg_4899_reg[0]                                                                                                                                |                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_CS_fsm_reg[3]_8[0]                                                                                                                                                          |                                                                                                                                                                                                                                                  |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_CS_fsm_reg[3]_10[0]                                                                                                                                                         |                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_CS_fsm_reg[3]_9[0]                                                                                                                                                          |                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/full_n_reg[0]                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/FSM_sequential_dmacntrl_cs[2]_i_1_n_0                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                             |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/ap_NS_fsm[1]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                  |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_cmd2dre_valid_reg                                                                               |                                                                                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_cmd_cmplt_reg_i_1_n_0                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/tpgBarSelYuv_v_U/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                  |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 |                                                                                                                                                                                                                                                                                                      | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/FSM_onehot_gen_rst_ic.curr_wrst_state[4]_i_1_n_0                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_2[0]                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.axis_min_count[3]_i_2_n_0                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.AXIS_CLR_CDC_I/SR[0]                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_input_cache_type_reg0                                                                                                                                |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 |                                                                                                                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/hsync_int1                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.lite_min_count[3]_i_2_n_0                                                                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_CLR_CDC_I/SR[0]                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.prmry_min_count[3]_i_2_n_0                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_MIN_FOR_ASYNC.LITE_MIN_CDC_I/SR[0]                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/xCount_V_1[9]_i_2_n_5                                                                                                                                                          | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/xCount_V_1[9]_i_1_n_5                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 |                                                                                                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                     | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                              | design_1_i/rst_processing_system7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      | design_1_i/rst_processing_system7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                      |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[1]                                                                                                                         | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/E[0]                                                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_1[0]                                                                                                                                                 |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_phi_reg_pp0_iter1_outpix_val_V_37_reg_1816[4]_i_1_n_5                                                                                                                       | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_bckgndId_reg[2]_1[0]                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_inhibit_rdy_n_reg                                                     |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_CS_fsm_reg[3]_17[0]                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/valid_in                                                                                                                              | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_bckgndId_reg[3]_0                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/E[0]                                                                                                                                                                           | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[4]_i_1_n_0                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                        |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/MM2S_ERR_FOR_IRQ.frm_store_i[4]_i_1_n_0                                                                                                                                                                             | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                             |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                              |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_CS_fsm_reg[3]_0[0]                                                                                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                             |                5 |              6 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/yCount_V_10                                                                                                                                                                    | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln1701_reg_5042_reg[0][0]                                                    |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/xCount_V_1[9]_i_2_n_5                                                                                                                                                          | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_bckgndId_reg[4]_1[0]                                                                                                                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/rst_processing_system7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                        | design_1_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                                       |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/rst_processing_system7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                           | design_1_i/rst_processing_system7_0_100M/U0/SEQ/seq_clr                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_arvalid_detected__0                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/sig_awvalid_detected__0                                                                                                                                                                                              | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | design_1_i/rst_processing_system7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_cnt[6]_i_1_n_0                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_0[0]                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aresetn                                                                                                                                           |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/cmnds_queued[7]_i_2_n_0                                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/err_i_reg[0]                                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/ap_CS_fsm_reg[3]_0[0]                                                                                                                                                                                                             | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_colorFormat_reg[0]_5[0]                                                                                                                                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]                                                | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/prmry_resetn_i_reg[0]                                                                   |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                               | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_CS_fsm_reg[3]_6[0]                                                                                                                                                          |                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_CS_fsm_reg[3]_5[0]                                                                                                                                                          |                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/waddr                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/E[0]                                                                                                                                                                                                                | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                             |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/tpgBackground_U0_ap_ready                                                                                                                                                                                                         |                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/rampVal_20                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/rampVal_10                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_CS_fsm_reg[3]_7[0]                                                                                                                                                          |                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_bckgndId                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/hdata0                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_AXI_DMA_INTRPT/GEN_INCLUDE_MM2S.GEN_CH1_DELAY_INTERRUPT.GEN_CH1_FAST_COUNTER.ch1_dly_fast_incr_reg_n_0                                                                                                                                                                    | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/SR[0]                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_colorFormat                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_enableInput                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_dpYUVCoef                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_dpDynamicRange                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U/fifo_full                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                             |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                    | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                     |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                 |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_ar/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVAddr0                                                                                                                                                                | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/v1_v2_gen[3].v2_reg[3]                                                                                                     |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/gen_wr_a.gen_word_narrow.mem_reg_bram_0[0]                                                                                                                                                                              | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_4[0]                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zonePlateVAddr0                                                                                                                                                                |                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                  |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/E[0]                                                                                                                                                                           |                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_CS_fsm_reg[3]_2[0]                                                                                                                                                          |                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_dly                                                                                                                                                                                                                                              | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_sof_cnt0                                                                                                                                                                                         |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_CS_fsm_reg[3]_3[0]                                                                                                                                                          |                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ovrlayId                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_motionSpeed                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width_reg[4]_0                                                                                                                                                                                                                                                | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_bckgndId_reg[2]_0[0]                                                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                                  |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_maskId                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_CS_fsm_reg[3][0]                                                                                                                                                            |                                                                                                                                                                                                                                                  |                5 |              8 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_CS_fsm_reg[3]_4[0]                                                                                                                                                          |                                                                                                                                                                                                                                                  |                4 |              8 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 |                                                                                                                                                                                                                                                                                                      | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_1[0]                                                       |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                             |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                             |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                             |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                             |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                                  |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                  |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                  |                5 |              9 |         1.80 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/p_15_in                                                                                                                                           | design_1_i/rst_processing_system7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                  |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_3[0]                                                                                                             | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                                     |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 |                                                                                                                                                                                                                                                                                                      | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/SR[0]                                                                                                             |                6 |             10 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_2[0]                                                                                                             | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/INCLUDE_UNPACKING.lsig_cmd_loaded_reg[0]                                                        |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                               |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/xCount_V[9]_i_2_n_5                                                                                                                                                            | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/SR[0]                                                                                                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                               |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/xCount_V_3[9]_i_2_n_5                                                                                                                                                          | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_bckgndId_reg[2]_12[0]                                                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                                                         | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                               |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_5[0]                                                                                                             | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0_4[0]                                                                                                             | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0[0]                                                   |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_aw/s_areset_dly_reg[3]_0[0]                                                                                          |                5 |             10 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                     |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                   |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                  |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/yCount_V_2[9]_i_2_n_5                                                                                                                                                          | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln1404_reg_1621_reg[0][0]                                                    |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/yCount_V0                                                                                                                                                                      | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/yCount_V[9]_i_1_n_5                                                                                                        |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/grp_reg_ap_uint_10_s_fu_2141/E[0]                                                                                                                                              | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                             |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 |                                                                                                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_reset[0]                                                                                                                                                                                               |                7 |             10 |         1.43 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/AXIvideo2MultiPixStream_U0/i_4_reg_4230                                                                                                                                                                                                            |                                                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/g_reg_52270                                                                                                                                                                    | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/zext_ln1257_1_reg_5263[8]_i_1_n_5                                                                                          |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/g_reg_52270                                                                                                                                                                    | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/r_reg_5221[15]_i_1_n_5                                                                                                     |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/b_reg_52850                                                                                                                                                                    | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/b_reg_5285[14]_i_1_n_5                                                                                                     |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state4                                                                                                                                                                                                        | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/MultiPixStream2AXIvideo_U0/ap_NS_fsm14_out                                                                                                                                                     |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/yCount_V_30                                                                                                                                                                    | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/icmp_ln1518_reg_5051_reg[0][0]                                                    |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state7                                                                                                                                                                                                        | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/AXIvideo2MultiPixStream_U0/SR[0]                                                                                                                                                               |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/MultiPixStream2AXIvideo_U0/ap_CS_fsm_state2                                                                                                                                                                                                        |                                                                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count                                                                                                                                                                                                                                | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v0fp_start_count[10]_i_1_n_0                                                                                                                                                                |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/rst_processing_system7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 |                                                                                                                                                                                                                                                                                                      | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/E[0]                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                  |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/h_count[10]_i_1_n_0                                                                                                                                                                         |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201/flow_control_loop_pipe_sequential_init_U/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201_ap_start_reg_reg_0[0]                                            | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201/flow_control_loop_pipe_sequential_init_U/SR[0]                                                               |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/add_ln1244_reg_5108[10]_i_1_n_5                                                                                                                                                |                                                                                                                                                                                                                                                  |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/eqOp54_in                                                                                                                                                                                                                                       | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count                                                                                                                                                                                                                                         | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/v_count[10]_i_1_n_0                                                                                                                                                                         |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/lshr_ln1_reg_51510                                                                                                                                                             |                                                                                                                                                                                                                                                  |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/xBar_V[10]_i_2_n_5                                                                                                                                                             | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_bckgndId_reg[2]_13[0]                                                                                                                                                                                     |                3 |             11 |         3.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157/j_fu_108[10]_i_2_n_5                                                                                                                                       | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/MultiPixStream2AXIvideo_U0/grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_936_2_fu_157/ap_NS_fsm17_out                                                                                        |                2 |             11 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                          |                4 |             12 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.HARD_RESET_CDC_I/mm2s_hrd_resetn                                                                                                                            |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                 |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0] |                2 |             12 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                   |                1 |             12 |        12.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/tpgBarSelYuv_y_U/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                                  |                6 |             12 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/vert_count[12]_i_1_n_0                                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                             |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                          |                6 |             13 |         2.17 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/frp_pipeline_valid_U/valid_out[2]                                                                                                                                              |                                                                                                                                                                                                                                                  |                5 |             13 |         2.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |                6 |             13 |         2.17 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[2]                                                                                                                         | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                             |                5 |             13 |         2.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | design_1_i/rst_processing_system7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                6 |             13 |         2.17 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_re_dly                                                                                                                                                                                                                                          | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/fifo_eol_cnt[12]_i_1_n_0                                                                                                                                                                             |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/ap_CS_fsm_state3                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                3 |             13 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.vsize_counter[12]_i_2_n_0                                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_VID_CDC_I/GEN_CDC_FOR_ASYNC.FSYNC_OUT_CDC_I/GENERATE_PULSE_P_S_CDC_OPEN_ENDED.P_IN_CROSS2SCNDRY_scndry_out_0[0]                                                                                  |                6 |             14 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                5 |             15 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                     | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                  |                6 |             15 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                      | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                  |                4 |             15 |         3.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | design_1_i/rst_processing_system7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/frp_pipeline_valid_U/valid_out[2]                                                                                                                                              | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_phi_reg_pp0_iter3_outpix_val_V_37_reg_1816                                                                              |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                                  |                1 |             16 |        16.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.axi2ip_wraddr_captured_mm2s_cdc_tig_reg[2]                                                | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_reg_unsigned_short_s_fu_573/ap_ce_reg                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[3]                                                                                                                         | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/rst_processing_system7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | design_1_i/rst_processing_system7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/p_4_in                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                          |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_width                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                  |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_passthruStartY                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                  |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[15]_i_1_n_0                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                          |                6 |             16 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/boxVCoord_loc_0_load_reg_504[15]_i_1_n_5                                                                                                                                                                                          | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/ap_NS_fsm13_out                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_passthruEndY                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                  |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/x_fu_126                                                                                                                                                                       | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/flow_control_loop_pipe_sequential_init_U/SR[0]                                                                             |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_passthruStartX                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                  |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                  |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_height                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                  |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_field_id                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                  |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_passthruEndX                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                  |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_CS_fsm_reg[3]_13[0]                                                                                                                                                         |                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[4]                                                                                                                         | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                             |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/ar_hs                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                  |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateHorContStart                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                  |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/ap_NS_fsm[2]                                                                                                                                                                                                                      | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/ap_NS_fsm15_out                                                                                                                                                               |                3 |             16 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContDelta                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                  |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateVerContStart                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                  |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_bck_motion_en                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                  |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_crossHairX                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                  |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/ap_CS_fsm_state2                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_ZplateHorContDelta                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                  |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/ap_CS_fsm_state2                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                  |                5 |             16 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/phi_mul_fu_5240                                                                                                                                                                | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496_ap_start_reg_reg[0]            |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_boxColorB                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                  |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_boxColorG                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                  |               12 |             16 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_boxColorR                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                  |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_boxSize                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                  |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/CTRL_s_axi_U/int_crossHairY                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                  |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/dest_hsdata_en                                                                                                                                               |                                                                                                                                                                                                                                                  |                5 |             18 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_fwd_w/handshake/p_0_in                                                                                                                                                       |                                                                                                                                                                                                                                                  |                5 |             18 |         3.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 |                                                                                                                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GEN_RESET_FOR_ASYNC.AXIS_RESET_CDC_I/scndry_out                                                                                                                                 |                4 |             20 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/AXIvideo2MultiPixStream_U0/grp_reg_unsigned_short_s_fu_255/ap_ce_reg                                                                                                                                                                               |                                                                                                                                                                                                                                                  |                6 |             21 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                                  |                8 |             21 |         2.62 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                  | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                          |                6 |             21 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                  |                8 |             22 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_2[0]                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |                4 |             22 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_9[0]                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |               12 |             22 |         1.83 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/AXIvideo2MultiPixStream_U0/ap_CS_fsm_state2                                                                                                                                                                                                        |                                                                                                                                                                                                                                                  |                7 |             22 |         3.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_3[0]                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |                9 |             22 |         2.44 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/E[0]                                                                                                                                                                                                                             | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |                8 |             22 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_7[0]                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |               11 |             22 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_331[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |               11 |             22 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_3[0]                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |               10 |             22 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_5[0]                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |               10 |             22 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_333[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |               10 |             22 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_332[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |               10 |             22 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_1[0]                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |               10 |             22 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_330[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |               12 |             22 |         1.83 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_4[0]                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |               11 |             22 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_0[0]                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |               10 |             22 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_329[0]                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |               12 |             22 |         1.83 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_1[0]                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |                8 |             22 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_8[0]                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |               13 |             22 |         1.69 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_2[0]                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |                9 |             22 |         2.44 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0                             |                3 |             22 |         7.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo_0                                                                                    |                                                                                                                                                                                                                                                  |                3 |             23 |         7.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_CS_fsm_reg[3]_1[0]                                                                                                                                                          |                                                                                                                                                                                                                                                  |                4 |             24 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int_reg_1[0]                                                                                                             |                                                                                                                                                                                                                                                  |               15 |             24 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/icmp_ln520_reg_5028_pp0_iter16_reg                                                                                                                                             |                                                                                                                                                                                                                                                  |               14 |             24 |         1.71 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_payload_A[23]_i_1__0_n_5                                                                                                                                                                                                      |                                                                                                                                                                                                                                                  |                5 |             24 |         4.80 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/regslice_both_m_axis_video_V_data_V_U/B_V_data_1_payload_B[23]_i_1__0_n_5                                                                                                                                                                                                      |                                                                                                                                                                                                                                                  |                5 |             24 |         4.80 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/E[0]                                                                                                                                                                                                                                                     | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/SR[0]                                                                                                                                                                                                |                6 |             24 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/we                                                                                                                                                                             |                                                                                                                                                                                                                                                  |                2 |             24 |        12.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/frp_pipeline_valid_U/valid_out[17]                                                                                                                                             |                                                                                                                                                                                                                                                  |               14 |             24 |         1.71 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                  |                7 |             24 |         3.43 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_wait_for_eol_fu_229/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                             |                                                                                                                                                                                                                                                  |                8 |             24 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/regslice_both_s_axis_video_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                  |                7 |             24 |         3.43 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201/flow_control_loop_pipe_sequential_init_U/we                                                                                                                      |                                                                                                                                                                                                                                                  |                4 |             24 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 |                                                                                                                                                                                                                                                                                                      | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                          |                8 |             24 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_CS_fsm_reg[3]_16[0]                                                                                                                                                         |                                                                                                                                                                                                                                                  |               14 |             24 |         1.71 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/we                                                                                                                                                                             |                                                                                                                                                                                                                                                  |                2 |             24 |        12.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/AXIvideo2MultiPixStream_U0/grp_AXIvideo2MultiPixStream_Pipeline_loop_width_fu_201/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                    |                                                                                                                                                                                                                                                  |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/AXIvideo2MultiPixStream_U0/axi_data_2_lcssa_reg_148[23]_i_1_n_5                                                                                                                                                                                    |                                                                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][38]_0[0]                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |               21 |             25 |         1.19 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_s_ready_dup                                                                                                                                                                           | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/SR[0]                                                                                                                                   |                4 |             26 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                      |                                                                                                                                                                                                                                                  |                4 |             26 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.I_MSTR_SKID/sig_data_reg_out_en                                                                                                                                                                       | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_FOR_ASYNC.HALT_CDC_I/SR[0]                                                                                                                                   |                4 |             26 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/pf_bckgndYUV_U/write_enable                                                                                                                                                    |                                                                                                                                                                                                                                                  |                4 |             26 |         6.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/ap_NS_fsm[2]                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                  |               17 |             27 |         1.59 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/M_READY_I                                                                                                                                         | design_1_i/rst_processing_system7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |                5 |             27 |         5.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                                  |                3 |             28 |         9.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                                  |                6 |             28 |         4.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                                  |                6 |             29 |         4.83 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                                  |                3 |             29 |         9.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/frp_pipeline_valid_U/valid_out[1]                                                                                                                                              |                                                                                                                                                                                                                                                  |                9 |             29 |         3.22 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/frp_pipeline_valid_U/valid_out[5]                                                                                                                                              |                                                                                                                                                                                                                                                  |               13 |             31 |         2.38 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/frp_pipeline_valid_U/valid_out[12]                                                                                                                                             |                                                                                                                                                                                                                                                  |               12 |             31 |         2.58 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/frp_pipeline_valid_U/valid_out[11]                                                                                                                                             |                                                                                                                                                                                                                                                  |               11 |             31 |         2.82 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/frp_pipeline_valid_U/valid_out[13]                                                                                                                                             |                                                                                                                                                                                                                                                  |               18 |             31 |         1.72 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/frp_pipeline_valid_U/valid_out[9]                                                                                                                                              |                                                                                                                                                                                                                                                  |               11 |             31 |         2.82 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/frp_pipeline_valid_U/valid_out[8]                                                                                                                                              |                                                                                                                                                                                                                                                  |                9 |             31 |         3.44 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/frp_pipeline_valid_U/valid_out[10]                                                                                                                                             |                                                                                                                                                                                                                                                  |               10 |             31 |         3.10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/frp_pipeline_valid_U/valid_out[7]                                                                                                                                              |                                                                                                                                                                                                                                                  |               10 |             31 |         3.10 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/frp_pipeline_valid_U/valid_out[6]                                                                                                                                              |                                                                                                                                                                                                                                                  |               12 |             31 |         2.58 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/frp_pipeline_valid_U/valid_out[4]                                                                                                                                              |                                                                                                                                                                                                                                                  |               12 |             31 |         2.58 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/frp_pipeline_valid_U/valid_out[3]                                                                                                                                              |                                                                                                                                                                                                                                                  |               12 |             31 |         2.58 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/frp_pipeline_valid_U/valid_out[14]                                                                                                                                             |                                                                                                                                                                                                                                                  |               18 |             31 |         1.72 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wr_pntr_plus1_pf_carry                                                                                                                       | design_1_i/v_axi4s_vid_out_0/inst/COUPLER_INST/generate_async_fifo.FIFO_INST/XPM_FIFO_ASYNC_INST/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                |                7 |             31 |         4.43 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 |                                                                                                                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.GENR_MUX0/data_sync_reg[2][34]                                                                                                                                                             |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/VFLIP_DISABLE.dm_address[31]_i_1_n_0                                                                                                                                                                                          | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                             |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                     | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                          |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 |                                                                                                                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.CORE_MUX0/GEN_SEL_DELAY[3].sel_int_reg[3][0]_0                                                                                                                                             |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_reg_unsigned_short_s_fu_573/count_new_0_reg_338                                                                                                                                                                                                                            | design_1_i/v_tpg_0/U0/grp_reg_unsigned_short_s_fu_573/s                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_reg_unsigned_short_s_fu_573/E[0]                                                                                                                                                                                                                                           | design_1_i/v_tpg_0/U0/grp_reg_unsigned_short_s_fu_573/count_new_0_reg_338                                                                                                                                                                        |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/AXI_LITE_REG_INTERFACE_I/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_LITE_IS_ASYNC.GEN_MM2S_ONLY_ASYNC_LITE_ACCESS.LITE_WVALID_MM2S_CDC_I/mm2s_axi2ip_wrce[5]                                                                                                                         | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                             |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_6[0]                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_3[0]                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][39]_0[0]                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_1[0]                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               17 |             32 |         1.88 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                               |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][37]_2[0]                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_1[0]                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][36]_0[0]                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |               11 |             32 |         2.91 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_5[0]                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][35]_3[0]                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_8[0]                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |               12 |             32 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_6[0]                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync_reg[2][34]_7[0]                                                                                                                                                                                                        | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_lag                                                                                                                                                                                                                                                  | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/sof_ignore0                                                                                                                                                                                          |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/count0                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                  |                5 |             32 |         6.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/ap_CS_fsm_reg[3][0]                                                                                                                                                            |                                                                                                                                                                                                                                                  |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/ap_CS_fsm_reg[3]_0[0]                                                                                                                                                          |                                                                                                                                                                                                                                                  |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/flow_control_loop_pipe_sequential_init_U/E[0]                                                                                                                                  |                                                                                                                                                                                                                                                  |                4 |             32 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                            | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                          |                7 |             32 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/MultiPixStream2AXIvideo_U0/Q[0]                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                  |                6 |             33 |         5.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                                           | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                          |               10 |             33 |         3.30 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                               | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                     |                4 |             33 |         8.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/boxVCoord_loc_0_load_reg_504[15]_i_1_n_5                                                                                                                                                                                          |                                                                                                                                                                                                                                                  |               12 |             33 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/ap_phi_reg_pp0_iter18_outpix_val_V_37_reg_18161120_out                                                                                                                         |                                                                                                                                                                                                                                                  |                5 |             33 |         6.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                        | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                          |                8 |             33 |         4.12 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                                  |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/dest_hsdata_en                                                                                                                                              |                                                                                                                                                                                                                                                  |               12 |             34 |         2.83 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                                  |                5 |             34 |         6.80 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                                  |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/processing_system7_0_axi_periph/m00_couplers/auto_cc/inst/gen_clock_conv.gen_async_lite_conv.clock_conv_lite_resp_r/handshake/p_0_in                                                                                                                                                      |                                                                                                                                                                                                                                                  |                8 |             34 |         4.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                                  |                8 |             35 |         4.38 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                                  |                8 |             35 |         4.38 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/sig_cmd_stat_rst_user_reg_n_cdc_from                                                                                                                        |               17 |             35 |         2.06 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                  |               13 |             35 |         2.69 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/rst_processing_system7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             39 |         3.90 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                                              |                                                                                                                                                                                                                                                  |                3 |             39 |        13.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/rst_processing_system7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               10 |             39 |         3.90 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                           |                                                                                                                                                                                                                                                  |                6 |             40 |         6.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[2]_0                                                                                | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                           |                7 |             42 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                  |               11 |             45 |         4.09 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                                  |               11 |             45 |         4.09 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/frp_pipeline_valid_U/valid_out[15]                                                                                                                                             |                                                                                                                                                                                                                                                  |               19 |             45 |         2.37 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                                  |               13 |             45 |         3.46 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                                  |               13 |             45 |         3.46 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      | design_1_i/rst_processing_system7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               23 |             46 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/I_SM/GEN_NORMAL_DM_COMMAND.cmnd_data[63]_i_1_n_0                                                                                                                                                                                   | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                             |                9 |             48 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                  | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_REGISTER_MODULE_I/I_DMA_REGISTER/halted_reg_3[0]                                                                                                                                                 |                8 |             50 |         6.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                                                                      |                                                                                                                                                                                                                                                  |                4 |             51 |        12.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_RST_MODULE/prmry_in                                                                                                                                                                                                   |               14 |             55 |         3.93 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                             |               14 |             56 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/grp_tpgBackground_Pipeline_VITIS_LOOP_520_2_fu_496/frp_pipeline_valid_U/valid_out[16]                                                                                                                                             |                                                                                                                                                                                                                                                  |               28 |             63 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 |                                                                                                                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/AXI4_LITE_INTERFACE.SYNC2VIDCLK_I/data_sync[2]_2[34]                                                                                                                                                           |               25 |             65 |         2.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/Q[0]                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                  |               21 |             68 |         3.24 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                                  |               21 |             69 |         3.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                                  |               23 |             69 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.ADDR32.I_MM2S_DMA_MNGR/VIDEO_REG_I/GEN_REGISTER_DIRECT.GEN_REGDIRECT_DRES.VIDREGISTER_I/video_reg_update                                                                                                                                                  | design_1_i/axi_vdma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/in0                                                                                                                                                                             |               19 |             77 |         4.05 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgBackground_U0/ap_CS_fsm_reg[3]_0[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                  |               23 |             77 |         3.35 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/rst_processing_system7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               24 |             91 |         3.79 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/processing_system7_0_axi_periph/s00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/rst_processing_system7_0_100M/U0/peripheral_aresetn[0]                                                                                                                                                                                |               26 |             91 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 |                                                                                                                                                                                                                                                                                                      | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |               62 |            117 |         1.89 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 |                                                                                                                                                                                                                                                                                                      | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                             |               54 |            131 |         2.43 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/E[0]                                                                                                                                             |                                                                                                                                                                                                                                                  |               27 |            131 |         4.85 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                                  |                                                                                                                                                                                                                                                  |               27 |            131 |         4.85 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_axi4s_vid_out_0/inst/SYNC_INST/vtg_ce                                                                                                                                                                                                                                                   | design_1_i/v_tc_0/U0/U_TC_TOP/GEN_GENERATOR.U_TC_GEN/htotal[10]_i_1_n_0                                                                                                                                                                          |               28 |            133 |         4.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tpg_0/U0/grp_v_tpgHlsDataFlow_fu_349/tpgForeground_U0/grp_tpgForeground_Pipeline_VITIS_LOOP_729_2_fu_174/ap_block_pp0_stage0_subdone                                                                                                                                                    |                                                                                                                                                                                                                                                  |               38 |            159 |         4.18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/time_control_regs2_int[16][31]                                                                                                                                                                                                                                     | design_1_i/v_tc_0/U0/U_VIDEO_CTRL/resetn_out                                                                                                                                                                                                     |               40 |            159 |         3.97 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0 |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                  |              158 |            546 |         3.46 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk1 |                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                  |              456 |           1924 |         4.22 |
+------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


