
---------- Begin Simulation Statistics ----------
final_tick                                 9634843000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  85242                       # Simulator instruction rate (inst/s)
host_mem_usage                                8685820                       # Number of bytes of host memory used
host_op_rate                                   160362                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   129.04                       # Real time elapsed on the host
host_tick_rate                               66369666                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    11000003                       # Number of instructions simulated
sim_ops                                      20693949                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008565                       # Number of seconds simulated
sim_ticks                                  8564673000                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                     8                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        19117                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         38437                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.cc_regfile_reads          13284274                       # number of cc regfile reads
system.switch_cpus.cc_regfile_writes          8353941                       # number of cc regfile writes
system.switch_cpus.committedInsts            10000002                       # Number of Instructions Simulated
system.switch_cpus.committedOps              18867932                       # Number of Ops (including micro ops) Simulated
system.switch_cpus.cpi                       1.712934                       # CPI: Cycles Per Instruction
system.switch_cpus.cpi_total                 1.712934                       # CPI: Total CPI of All Threads
system.switch_cpus.fp_regfile_reads            360224                       # number of floating regfile reads
system.switch_cpus.fp_regfile_writes           222869                       # number of floating regfile writes
system.switch_cpus.idleCycles                  907805                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus.iew.branchMispredicts       582788                       # Number of branch mispredicts detected at execute
system.switch_cpus.iew.exec_branches          2895341                       # Number of branches executed
system.switch_cpus.iew.exec_nop                     0                       # number of nop insts executed
system.switch_cpus.iew.exec_rate             1.720846                       # Inst execution rate
system.switch_cpus.iew.exec_refs              5867492                       # number of memory reference insts executed
system.switch_cpus.iew.exec_stores            2112919                       # Number of stores executed
system.switch_cpus.iew.exec_swp                     0                       # number of swp insts executed
system.switch_cpus.iew.iewBlockCycles         1909744                       # Number of cycles IEW is blocking
system.switch_cpus.iew.iewDispLoadInsts       4501354                       # Number of dispatched load instructions
system.switch_cpus.iew.iewDispNonSpecInsts         1213                       # Number of dispatched non-speculative instructions
system.switch_cpus.iew.iewDispSquashedInsts        42690                       # Number of squashed instructions skipped by dispatch
system.switch_cpus.iew.iewDispStoreInsts      2617082                       # Number of dispatched store instructions
system.switch_cpus.iew.iewDispatchedInsts     35080215                       # Number of instructions dispatched to IQ
system.switch_cpus.iew.iewExecLoadInsts       3754573                       # Number of load instructions executed
system.switch_cpus.iew.iewExecSquashedInsts      1046601                       # Number of squashed instructions skipped in execute
system.switch_cpus.iew.iewExecutedInsts      29476968                       # Number of executed instructions
system.switch_cpus.iew.iewIQFullEvents           2052                       # Number of times the IQ has become full, causing a stall
system.switch_cpus.iew.iewIdleCycles                0                       # Number of cycles IEW is idle
system.switch_cpus.iew.iewLSQFullEvents        481815                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus.iew.iewSquashCycles         486631                       # Number of cycles IEW is squashing
system.switch_cpus.iew.iewUnblockCycles        484557                       # Number of cycles IEW is unblocking
system.switch_cpus.iew.memOrderViolationEvents         4872                       # Number of memory order violations
system.switch_cpus.iew.predictedNotTakenIncorrect       362620                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus.iew.predictedTakenIncorrect       220168                       # Number of branches that were predicted taken incorrectly
system.switch_cpus.iew.wb_consumers          32270286                       # num instructions consuming a value
system.switch_cpus.iew.wb_count              28945452                       # cumulative count of insts written-back
system.switch_cpus.iew.wb_fanout             0.640330                       # average fanout of values written-back
system.switch_cpus.iew.wb_producers          20663643                       # num instructions producing a value
system.switch_cpus.iew.wb_rate               1.689817                       # insts written-back per cycle
system.switch_cpus.iew.wb_sent               29216310                       # cumulative count of insts sent to commit
system.switch_cpus.int_regfile_reads         40386093                       # number of integer regfile reads
system.switch_cpus.int_regfile_writes        23328211                       # number of integer regfile writes
system.switch_cpus.ipc                       0.583794                       # IPC: Instructions Per Cycle
system.switch_cpus.ipc_total                 0.583794                       # IPC: Total IPC of All Threads
system.switch_cpus.iq.FU_type_0::No_OpClass       755495      2.48%      2.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntAlu      23472620     76.90%     79.38% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntMult        17925      0.06%     79.43% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IntDiv          2188      0.01%     79.44% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatAdd        12903      0.04%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCmp            0      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatCvt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMult            1      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatDiv            0      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMisc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAdd          892      0.00%     79.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAddAcc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAlu        19493      0.06%     79.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCmp           14      0.00%     79.55% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdCvt         8012      0.03%     79.58% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMisc        34401      0.11%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMult            0      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdMultAcc            0      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShift           57      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdDiv            0      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSqrt            0      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAdd            3      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatCvt           14      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatDiv            2      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMisc            0      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMult            2      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAdd            0      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceAlu            0      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdReduceCmp            0      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAes            0      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdAesMix            0      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash            0      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha1Hash2            0      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash            0      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma2            0      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdShaSigma3            0      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::SimdPredAlu            0      0.00%     79.69% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemRead      3809450     12.48%     92.17% # Type of FU issued
system.switch_cpus.iq.FU_type_0::MemWrite      2000725      6.55%     98.72% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemRead       158444      0.52%     99.24% # Type of FU issued
system.switch_cpus.iq.FU_type_0::FloatMemWrite       230929      0.76%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus.iq.FU_type_0::total       30523570                       # Type of FU issued
system.switch_cpus.iq.fp_alu_accesses          523621                       # Number of floating point alu accesses
system.switch_cpus.iq.fp_inst_queue_reads      1002592                       # Number of floating instruction queue reads
system.switch_cpus.iq.fp_inst_queue_wakeup_accesses       448971                       # Number of floating instruction queue wakeup accesses
system.switch_cpus.iq.fp_inst_queue_writes       854924                       # Number of floating instruction queue writes
system.switch_cpus.iq.fu_busy_cnt              699380                       # FU busy when requested
system.switch_cpus.iq.fu_busy_rate           0.022913                       # FU busy rate (busy events/executed inst)
system.switch_cpus.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntAlu          586986     83.93%     83.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntMult              0      0.00%     83.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IntDiv               0      0.00%     83.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatAdd             0      0.00%     83.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCmp             0      0.00%     83.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatCvt             0      0.00%     83.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMult            0      0.00%     83.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMultAcc            0      0.00%     83.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatDiv             0      0.00%     83.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMisc            0      0.00%     83.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatSqrt            0      0.00%     83.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAdd              1      0.00%     83.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAddAcc            0      0.00%     83.93% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAlu            934      0.13%     84.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCmp              0      0.00%     84.06% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdCvt             89      0.01%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMisc            20      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMult             0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdMultAcc            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShift            9      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShiftAcc            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdDiv              0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSqrt             0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAdd            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatAlu            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCmp            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatCvt            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatDiv            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMisc            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMult            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatMultAcc            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatSqrt            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAdd            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceAlu            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdReduceCmp            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceAdd            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdFloatReduceCmp            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAes              0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdAesMix            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha1Hash2            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdSha256Hash2            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma2            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdShaSigma3            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::SimdPredAlu            0      0.00%     84.08% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemRead          33722      4.82%     88.90% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::MemWrite         29637      4.24%     93.14% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemRead        40400      5.78%     98.92% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::FloatMemWrite         7582      1.08%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus.iq.int_alu_accesses       29943834                       # Number of integer alu accesses
system.switch_cpus.iq.int_inst_queue_reads     77197637                       # Number of integer instruction queue reads
system.switch_cpus.iq.int_inst_queue_wakeup_accesses     28496481                       # Number of integer instruction queue wakeup accesses
system.switch_cpus.iq.int_inst_queue_writes     50442174                       # Number of integer instruction queue writes
system.switch_cpus.iq.iqInstsAdded           35075699                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus.iq.iqInstsIssued          30523570                       # Number of instructions issued
system.switch_cpus.iq.iqNonSpecInstsAdded         4516                       # Number of non-speculative instructions added to the IQ
system.switch_cpus.iq.iqSquashedInstsExamined     16212272                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus.iq.iqSquashedInstsIssued       232169                       # Number of squashed instructions issued
system.switch_cpus.iq.iqSquashedNonSpecRemoved         2292                       # Number of squashed non-spec instructions that were removed
system.switch_cpus.iq.iqSquashedOperandsExamined     19110637                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus.iq.issued_per_cycle::samples     16221541                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::mean     1.881669                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::stdev     2.432051                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::0      8479456     52.27%     52.27% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::1      1174785      7.24%     59.51% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::2      1141904      7.04%     66.55% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::3      1147503      7.07%     73.63% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::4      1213066      7.48%     81.11% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::5       981505      6.05%     87.16% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::6      1046420      6.45%     93.61% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::7       711057      4.38%     97.99% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::8       325845      2.01%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus.iq.issued_per_cycle::total     16221541                       # Number of insts issued each cycle
system.switch_cpus.iq.rate                   1.781946                       # Inst issue rate
system.switch_cpus.iq.vec_alu_accesses              0                       # Number of vector alu accesses
system.switch_cpus.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus.memDep0.conflictingLoads       201914                       # Number of conflicting loads.
system.switch_cpus.memDep0.conflictingStores       266635                       # Number of conflicting stores.
system.switch_cpus.memDep0.insertedLoads      4501354                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus.memDep0.insertedStores      2617082                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus.misc_regfile_reads        13025437                       # number of misc regfile reads
system.switch_cpus.numCycles                 17129346                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.timesIdled                   71123                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          713                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       249071                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1027                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       498403                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1031                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups               0                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                  0                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses                0                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.switch_cpus.data      4775395                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4775395                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.switch_cpus.data      4804546                       # number of overall hits
system.cpu.dcache.overall_hits::total         4804546                       # number of overall hits
system.cpu.dcache.demand_misses::.switch_cpus.data        65723                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          65723                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.switch_cpus.data        67625                       # number of overall misses
system.cpu.dcache.overall_misses::total         67625                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data   1754810500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1754810500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data   1754810500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1754810500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.switch_cpus.data      4841118                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4841118                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data      4872171                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4872171                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.013576                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013576                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.013880                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013880                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 26700.097378                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26700.097378                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 25949.138632                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25949.138632                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs         2814                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           95                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               131                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    21.480916                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    31.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        37460                       # number of writebacks
system.cpu.dcache.writebacks::total             37460                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus.data        17090                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17090                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus.data        17090                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17090                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data        48633                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        48633                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data        49310                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        49310                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data   1421524500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1421524500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data   1463024000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1463024000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.010046                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.010046                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.010121                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.010121                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 29229.628030                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 29229.628030                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 29669.924965                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 29669.924965                       # average overall mshr miss latency
system.cpu.dcache.replacements                  49090                       # number of replacements
system.cpu.dcache.ReadReq_hits::.switch_cpus.data      3412424                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         3412424                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.switch_cpus.data        50080                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         50080                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data    907437500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    907437500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data      3462504                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      3462504                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.014464                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.014464                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 18119.758387                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 18119.758387                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus.data        16460                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        16460                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data        33620                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        33620                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data    599205000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    599205000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.009710                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009710                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 17822.873290                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 17822.873290                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.switch_cpus.data      1362971                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1362971                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.switch_cpus.data        15643                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        15643                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data    847373000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    847373000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data      1378614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1378614                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.011347                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011347                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 54169.468772                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54169.468772                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus.data          630                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          630                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data        15013                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        15013                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data    822319500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    822319500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.010890                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010890                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 54773.829348                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 54773.829348                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.switch_cpus.data        29151                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         29151                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.switch_cpus.data         1902                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1902                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.switch_cpus.data        31053                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        31053                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.switch_cpus.data     0.061250                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.061250                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.switch_cpus.data          677                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          677                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.switch_cpus.data     41499500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     41499500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.switch_cpus.data     0.021801                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.021801                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.switch_cpus.data 61299.113737                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 61299.113737                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   9634843000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             5011894                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             50114                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            100.009858                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    38.617107                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   985.382893                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.037712                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.962288                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          210                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          760                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           15                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           9793432                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          9793432                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9634843000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9634843000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   9634843000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9634843000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.switch_cpus.inst      3193969                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          3193969                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.switch_cpus.inst      3193969                       # number of overall hits
system.cpu.icache.overall_hits::total         3193969                       # number of overall hits
system.cpu.icache.demand_misses::.switch_cpus.inst       224783                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         224783                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.switch_cpus.inst       224783                       # number of overall misses
system.cpu.icache.overall_misses::total        224783                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst   3341012489                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   3341012489                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst   3341012489                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   3341012489                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.switch_cpus.inst      3418752                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      3418752                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst      3418752                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      3418752                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.065750                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.065750                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.065750                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.065750                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 14863.279203                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14863.279203                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 14863.279203                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14863.279203                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         4355                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               193                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    22.564767                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       199916                       # number of writebacks
system.cpu.icache.writebacks::total            199916                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus.inst        24696                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        24696                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus.inst        24696                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        24696                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst       200087                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       200087                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst       200087                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       200087                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst   2905571490                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2905571490                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst   2905571490                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2905571490                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.058526                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.058526                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.058526                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.058526                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 14521.540580                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14521.540580                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 14521.540580                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14521.540580                       # average overall mshr miss latency
system.cpu.icache.replacements                 199916                       # number of replacements
system.cpu.icache.ReadReq_hits::.switch_cpus.inst      3193969                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         3193969                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.switch_cpus.inst       224783                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        224783                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst   3341012489                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   3341012489                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst      3418752                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      3418752                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.065750                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.065750                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 14863.279203                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14863.279203                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus.inst        24696                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        24696                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst       200087                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       200087                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst   2905571490                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2905571490                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.058526                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.058526                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 14521.540580                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14521.540580                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   9634843000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse          1023.439431                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             3692811                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            201101                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             18.362967                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    39.366799                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst   984.072632                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.038444                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.961008                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999453                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          316                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          395                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          268                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           45                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7037590                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7037590                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9634843000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9634843000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   9634843000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9634843000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF   8564673000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.switch_cpus.inst       193027                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus.data        36597                       # number of demand (read+write) hits
system.l2.demand_hits::total                   229624                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.inst       193027                       # number of overall hits
system.l2.overall_hits::.switch_cpus.data        36597                       # number of overall hits
system.l2.overall_hits::total                  229624                       # number of overall hits
system.l2.demand_misses::.switch_cpus.inst         6828                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus.data        12493                       # number of demand (read+write) misses
system.l2.demand_misses::total                  19321                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.inst         6828                       # number of overall misses
system.l2.overall_misses::.switch_cpus.data        12493                       # number of overall misses
system.l2.overall_misses::total                 19321                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.inst    565658000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus.data    997890000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       1563548000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.inst    565658000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus.data    997890000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      1563548000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.inst       199855                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus.data        49090                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               248945                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.inst       199855                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data        49090                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              248945                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.inst     0.034165                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.254492                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.077612                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.inst     0.034165                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.254492                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.077612                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.inst 82843.878149                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus.data 79875.930521                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80924.796853                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.inst 82843.878149                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 79875.930521                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80924.796853                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10012                       # number of writebacks
system.l2.writebacks::total                     10012                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus.inst            1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus.inst            1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus.inst         6827                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus.data        12493                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             19320                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.inst         6827                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data        12493                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            19320                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.inst    497310000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus.data    872960000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1370270000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.inst    497310000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data    872960000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1370270000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.inst     0.034160                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.254492                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.077608                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.inst     0.034160                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.254492                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.077608                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.inst 72844.587667                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 69875.930521                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70924.948240                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.inst 72844.587667                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 69875.930521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70924.948240                       # average overall mshr miss latency
system.l2.replacements                          19918                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        37460                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            37460                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        37460                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        37460                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       199797                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           199797                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       199797                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       199797                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks          206                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total           206                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus.data          207                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  207                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.switch_cpus.data           13                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 13                       # number of UpgradeReq misses
system.l2.UpgradeReq_accesses::.switch_cpus.data          220                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              220                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.switch_cpus.data     0.059091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.059091                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.switch_cpus.data           13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            13                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.switch_cpus.data       257500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total       257500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.switch_cpus.data     0.059091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.059091                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.switch_cpus.data 19807.692308                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 19807.692308                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.switch_cpus.data         5298                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  5298                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data         9507                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                9507                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data    741165500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     741165500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data        14805                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             14805                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.642148                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.642148                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 77959.976859                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77959.976859                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data         9507                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           9507                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data    646095500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    646095500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.642148                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.642148                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 67959.976859                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67959.976859                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus.inst       193027                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             193027                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus.inst         6828                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             6828                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus.inst    565658000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    565658000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus.inst       199855                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         199855                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus.inst     0.034165                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.034165                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus.inst 82843.878149                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82843.878149                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.switch_cpus.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.switch_cpus.inst         6827                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         6827                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus.inst    497310000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    497310000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus.inst     0.034160                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.034160                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus.inst 72844.587667                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72844.587667                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        31299                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             31299                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data         2986                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2986                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data    256724500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    256724500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data        34285                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         34285                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.087093                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.087093                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 85976.054923                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 85976.054923                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data         2986                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2986                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data    226864500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    226864500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.087093                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.087093                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 75976.054923                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 75976.054923                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   9634843000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8187.588028                       # Cycle average of tags in use
system.l2.tags.total_refs                      518565                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     28110                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     18.447705                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     198.901001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1174.632087                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       953.979001                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.inst  2509.917002                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  3350.158937                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.024280                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.143388                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.116453                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.inst     0.306386                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.408955                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999461                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          226                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2075                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5877                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   4004418                       # Number of tag accesses
system.l2.tags.data_accesses                  4004418                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   9634843000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     10012.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.inst::samples      6827.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus.data::samples     12449.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000405942500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          596                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          596                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               50106                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9404                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       19320                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10012                       # Number of write requests accepted
system.mem_ctrls.readBursts                     19320                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10012                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     44                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.01                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 19320                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10012                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   17513                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1564                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     179                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      20                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    213                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    568                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    595                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    602                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    600                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    613                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    597                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          596                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      32.305369                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     29.912767                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     16.296333                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              3      0.50%      0.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23           141     23.66%     24.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31           235     39.43%     63.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39           119     19.97%     83.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-47            41      6.88%     90.44% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::48-55            22      3.69%     94.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::56-63             6      1.01%     95.13% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-71            11      1.85%     96.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-79             6      1.01%     97.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::80-87             2      0.34%     98.32% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::88-95             5      0.84%     99.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-103            1      0.17%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::120-127            1      0.17%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-135            1      0.17%     99.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      0.17%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-199            1      0.17%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           596                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          596                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.744966                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.714364                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.028366                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              384     64.43%     64.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.84%     65.27% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              183     30.70%     95.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               23      3.86%     99.83% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.17%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           596                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    2816                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1236480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               640768                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    144.37                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     74.82                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    8564144500                       # Total gap between requests
system.mem_ctrls.avgGap                     291972.74                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.switch_cpus.inst       436928                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.switch_cpus.data       796736                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       638720                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.switch_cpus.inst 51015140.916646786034                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.switch_cpus.data 93025851.658317834139                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 74576110.494819819927                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.switch_cpus.inst         6827                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.switch_cpus.data        12493                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        10012                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.inst    216283000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.switch_cpus.data    361731250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 205895170000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.inst     31680.53                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.switch_cpus.data     28954.71                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  20564839.19                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.switch_cpus.inst       436928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.switch_cpus.data       799552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1236480                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.switch_cpus.inst       436928                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       436928                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       640768                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       640768                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.inst         6827                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.switch_cpus.data        12493                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          19320                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10012                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10012                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.switch_cpus.inst     51015141                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.switch_cpus.data     93354644                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        144369785                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.switch_cpus.inst     51015141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     51015141                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     74815232                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        74815232                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     74815232                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.inst     51015141                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.switch_cpus.data     93354644                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       219185017                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                19276                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                9980                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         1218                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         1030                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         1072                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         1074                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         1110                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          896                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1184                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1859                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1293                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1443                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         1066                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1145                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1234                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          960                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1100                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1592                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          482                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          717                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          648                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          554                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          644                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          515                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          583                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          856                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          690                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          496                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          460                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          553                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          623                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          592                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          787                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          780                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               216589250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              96380000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          578014250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                11236.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29986.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               13221                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6307                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            68.59                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           63.20                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         9725                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   192.500154                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   126.123037                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   226.548963                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4828     49.65%     49.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         2685     27.61%     77.25% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          856      8.80%     86.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          451      4.64%     90.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          208      2.14%     92.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          175      1.80%     94.63% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          109      1.12%     95.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           67      0.69%     96.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          346      3.56%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         9725                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1233664                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             638720                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              144.040993                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               74.576110                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.71                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.13                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.58                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               66.75                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   9634843000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        33672240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        17889630                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       67423020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      26094780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 675489360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2449476960                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1226110560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4496156550                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   524.965349                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3161839000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    285740000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5117094000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        35785680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        19016745                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       70207620                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      26000820                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 675489360.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2428893690                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1243418880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4498812795                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   525.275489                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3206448250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    285740000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5072484750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   9634843000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               9813                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10012                       # Transaction distribution
system.membus.trans_dist::CleanEvict             9092                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               13                       # Transaction distribution
system.membus.trans_dist::ReadExReq              9507                       # Transaction distribution
system.membus.trans_dist::ReadExResp             9507                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          9813                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        57757                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        57757                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  57757                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      1877248                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      1877248                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 1877248                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             19333                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   19333    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               19333                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   9634843000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            81715000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          103110250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.switch_cpus.branchPred.lookups         5080625                       # Number of BP lookups
system.switch_cpus.branchPred.condPredicted      3735129                       # Number of conditional branches predicted
system.switch_cpus.branchPred.condIncorrect       532935                       # Number of conditional branches incorrect
system.switch_cpus.branchPred.BTBLookups      2677148                       # Number of BTB lookups
system.switch_cpus.branchPred.BTBHits         1851886                       # Number of BTB hits
system.switch_cpus.branchPred.BTBHitPct     69.173837                       # BTB Hit Percentage
system.switch_cpus.branchPred.RASUsed          213169                       # Number of times the RAS was used to get a target.
system.switch_cpus.branchPred.RASIncorrect          234                       # Number of incorrect RAS predictions.
system.switch_cpus.branchPred.indirectLookups       472958                       # Number of indirect predictor lookups.
system.switch_cpus.branchPred.indirectHits        63451                       # Number of indirect target hits.
system.switch_cpus.branchPred.indirectMisses       409507                       # Number of indirect misses.
system.switch_cpus.branchPred.indirectMispredicted        49561                       # Number of mispredicted indirect branches.
system.switch_cpus.commit.commitSquashedInsts     16107640                       # The number of squashed insts skipped by commit
system.switch_cpus.commit.commitNonSpecStalls         2224                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus.commit.branchMispredicts       476933                       # The number of times a branch was mispredicted
system.switch_cpus.commit.numCommittedDist::samples     13896933                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::mean     1.357705                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::stdev     2.271766                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::0      8385304     60.34%     60.34% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::1      1607913     11.57%     71.91% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::2       813331      5.85%     77.76% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::3      1145255      8.24%     86.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::4       512430      3.69%     89.69% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::5       271235      1.95%     91.64% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::6       178168      1.28%     92.92% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::7       143687      1.03%     93.96% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::8       839610      6.04%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.switch_cpus.commit.numCommittedDist::total     13896933                       # Number of insts commited each cycle
system.switch_cpus.commit.instsCommitted     10000002                       # Number of instructions committed
system.switch_cpus.commit.opsCommitted       18867932                       # Number of ops (including micro ops) committed
system.switch_cpus.commit.memRefs             3765848                       # Number of memory references committed
system.switch_cpus.commit.loads               2387394                       # Number of loads committed
system.switch_cpus.commit.amos                      0                       # Number of atomic instructions committed
system.switch_cpus.commit.membars                1420                       # Number of memory barriers committed
system.switch_cpus.commit.branches            2106051                       # Number of branches committed
system.switch_cpus.commit.vector                    0                       # Number of committed Vector instructions.
system.switch_cpus.commit.floating             189328                       # Number of committed floating point instructions.
system.switch_cpus.commit.integer            18647060                       # Number of committed integer instructions.
system.switch_cpus.commit.functionCalls        116790                       # Number of function calls committed.
system.switch_cpus.commit.committedInstType_0::No_OpClass       164992      0.87%      0.87% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntAlu     14859433     78.75%     79.63% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntMult        17082      0.09%     79.72% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IntDiv         2065      0.01%     79.73% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatAdd         8582      0.05%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCmp            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatCvt            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMult            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatDiv            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMisc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatSqrt            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAdd          822      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.78% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAlu        12526      0.07%     79.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCmp           14      0.00%     79.85% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdCvt         6358      0.03%     79.88% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMisc        30171      0.16%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMult            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShift           30      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdDiv            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSqrt            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd            3      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt            4      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv            1      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMult            1      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAes            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdAesMix            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.04% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemRead      2358860     12.50%     92.54% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::MemWrite      1283780      6.80%     99.35% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemRead        28534      0.15%     99.50% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::FloatMemWrite        94674      0.50%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus.commit.committedInstType_0::total     18867932                       # Class of committed instruction
system.switch_cpus.commit.commitEligibleSamples       839610                       # number cycles where commit BW limit reached
system.switch_cpus.decode.idleCycles          6095899                       # Number of cycles decode is idle
system.switch_cpus.decode.blockedCycles       3516897                       # Number of cycles decode is blocked
system.switch_cpus.decode.runCycles           5721052                       # Number of cycles decode is running
system.switch_cpus.decode.unblockCycles        401057                       # Number of cycles decode is unblocking
system.switch_cpus.decode.squashCycles         486631                       # Number of cycles decode is squashing
system.switch_cpus.decode.branchResolved      1767991                       # Number of times decode resolved a  branch
system.switch_cpus.decode.branchMispred         61652                       # Number of times decode detected a branch misprediction
system.switch_cpus.decode.decodedInsts       40705802                       # Number of instructions handled by decode
system.switch_cpus.decode.squashedInsts        237984                       # Number of squashed instructions handled by decode
system.switch_cpus.dtb.rdAccesses             3755485                       # TLB accesses on read requests
system.switch_cpus.dtb.wrAccesses             2114197                       # TLB accesses on write requests
system.switch_cpus.dtb.rdMisses                 24952                       # TLB misses on read requests
system.switch_cpus.dtb.wrMisses                  2519                       # TLB misses on write requests
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9634843000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.fetch.icacheStallCycles      6853578                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus.fetch.insts               23430286                       # Number of instructions fetch has processed
system.switch_cpus.fetch.branches             5080625                       # Number of branches that fetch encountered
system.switch_cpus.fetch.predictedBranches      2128506                       # Number of branches that fetch has predicted taken
system.switch_cpus.fetch.cycles               8784131                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus.fetch.squashCycles         1092370                       # Number of cycles fetch has spent squashing
system.switch_cpus.fetch.tlbCycles                 59                       # Number of cycles fetch has spent waiting for tlb
system.switch_cpus.fetch.miscStallCycles         3823                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.switch_cpus.fetch.pendingTrapStallCycles        33131                       # Number of stall cycles due to pending traps
system.switch_cpus.fetch.icacheWaitRetryStallCycles          634                       # Number of stall cycles due to full MSHR
system.switch_cpus.fetch.cacheLines           3418757                       # Number of cache lines fetched
system.switch_cpus.fetch.icacheSquashes        208006                       # Number of outstanding Icache misses that were squashed
system.switch_cpus.fetch.tlbSquashes                1                       # Number of outstanding ITLB misses that were squashed
system.switch_cpus.fetch.nisnDist::samples     16221541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::mean      2.708775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::stdev     3.481161                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::0          9335309     57.55%     57.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::1           356047      2.19%     59.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::2           307334      1.89%     61.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::3           375677      2.32%     63.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::4           526770      3.25%     67.20% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::5           541726      3.34%     70.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::6           433859      2.67%     73.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::7           334665      2.06%     75.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::8          4010154     24.72%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.nisnDist::total     16221541                       # Number of instructions fetched each cycle (Total)
system.switch_cpus.fetch.branchRate          0.296604                       # Number of branch fetches per cycle
system.switch_cpus.fetch.rate                1.367845                       # Number of inst fetches per cycle
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.wrAccesses             3425469                       # TLB accesses on write requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrMisses                 40805                       # TLB misses on write requests
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   9634843000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.lsq0.forwLoads              237269                       # Number of loads that had data forwarded from stores
system.switch_cpus.lsq0.squashedLoads         2113960                       # Number of loads squashed
system.switch_cpus.lsq0.ignoredResponses         4474                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus.lsq0.memOrderViolation         4872                       # Number of memory ordering violations
system.switch_cpus.lsq0.squashedStores        1238626                       # Number of stores squashed
system.switch_cpus.lsq0.rescheduledLoads         7932                       # Number of loads that were rescheduled
system.switch_cpus.lsq0.blockedByCache            104                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF   9634843000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.rename.squashCycles         486631                       # Number of cycles rename is squashing
system.switch_cpus.rename.idleCycles          6434050                       # Number of cycles rename is idle
system.switch_cpus.rename.blockCycles         2523764                       # Number of cycles rename is blocking
system.switch_cpus.rename.serializeStallCycles            0                       # count of cycles rename stalledfor serializing inst
system.switch_cpus.rename.runCycles           5733336                       # Number of cycles rename is running
system.switch_cpus.rename.unblockCycles       1043755                       # Number of cycles rename is unblocking
system.switch_cpus.rename.renamedInsts       38848988                       # Number of instructions processed by rename
system.switch_cpus.rename.ROBFullEvents          8051                       # Number of times rename has blocked due to ROB full
system.switch_cpus.rename.IQFullEvents          65124                       # Number of times rename has blocked due to IQ full
system.switch_cpus.rename.LQFullEvents           7479                       # Number of times rename has blocked due to LQ full
system.switch_cpus.rename.SQFullEvents         917830                       # Number of times rename has blocked due to SQ full
system.switch_cpus.rename.renamedOperands     42518449                       # Number of destination operands rename has renamed
system.switch_cpus.rename.lookups            94335211                       # Number of register rename lookups that rename has made
system.switch_cpus.rename.intLookups         55982747                       # Number of integer rename lookups
system.switch_cpus.rename.fpLookups            459189                       # Number of floating rename lookups
system.switch_cpus.rename.committedMaps      21340992                       # Number of HB maps that are committed
system.switch_cpus.rename.undoneMaps         21177434                       # Number of HB maps that are undone due to squashing
system.switch_cpus.rename.serializing               1                       # count of serializing insts renamed
system.switch_cpus.rename.tempSerializing            1                       # count of temporary serializing insts renamed
system.switch_cpus.rename.skidInsts            677681                       # count of insts added to the skid buffer
system.switch_cpus.rob.reads                 47958535                       # The number of ROB reads
system.switch_cpus.rob.writes                72287696                       # The number of ROB writes
system.switch_cpus.thread_0.numInsts         10000002                       # Number of Instructions committed
system.switch_cpus.thread_0.numOps           18867932                       # Number of Ops committed
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References
system.tol2bus.trans_dist::ReadResp            234371                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        47472                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       199916                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           21536                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             220                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            220                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            14805                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           14805                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        200087                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        34285                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       599857                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       147710                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total                747567                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     25585280                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      5539200                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               31124480                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           20150                       # Total snoops (count)
system.tol2bus.snoopTraffic                    655616                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           269315                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.006509                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.080601                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 267566     99.35%     99.35% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1745      0.65%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             269315                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   9634843000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          486577500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         300148960                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          73766457                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
