digraph "0_linux_9c895160d25a76c21b65bad141b08e8d4f99afef" {
"1000913" [label="(MethodReturn,long)"];
"1000104" [label="(MethodParameterIn,struct file *filp)"];
"1001147" [label="(MethodParameterOut,struct file *filp)"];
"1000355" [label="(Call,r = -ENOMEM)"];
"1000356" [label="(Identifier,r)"];
"1000357" [label="(Call,-ENOMEM)"];
"1000358" [label="(Identifier,ENOMEM)"];
"1000364" [label="(FieldIdentifier,vpit)"];
"1000365" [label="(Call,kvm_create_pit(kvm, u.pit_config.flags))"];
"1000359" [label="(Call,kvm->arch.vpit = kvm_create_pit(kvm, u.pit_config.flags))"];
"1000360" [label="(Call,kvm->arch.vpit)"];
"1000361" [label="(Call,kvm->arch)"];
"1000362" [label="(Identifier,kvm)"];
"1000366" [label="(Identifier,kvm)"];
"1000367" [label="(Call,u.pit_config.flags)"];
"1000368" [label="(Call,u.pit_config)"];
"1000369" [label="(Identifier,u)"];
"1000370" [label="(FieldIdentifier,pit_config)"];
"1000371" [label="(FieldIdentifier,flags)"];
"1000363" [label="(FieldIdentifier,arch)"];
"1000376" [label="(FieldIdentifier,arch)"];
"1000377" [label="(FieldIdentifier,vpit)"];
"1000372" [label="(ControlStructure,if (kvm->arch.vpit))"];
"1000373" [label="(Call,kvm->arch.vpit)"];
"1000374" [label="(Call,kvm->arch)"];
"1000375" [label="(Identifier,kvm)"];
"1000378" [label="(Call,r = 0)"];
"1000379" [label="(Identifier,r)"];
"1000380" [label="(Literal,0)"];
"1000381" [label="(JumpTarget,create_pit_unlock:)"];
"1000383" [label="(Call,&kvm->slots_lock)"];
"1000384" [label="(Call,kvm->slots_lock)"];
"1000385" [label="(Identifier,kvm)"];
"1000382" [label="(Call,mutex_unlock(&kvm->slots_lock))"];
"1000386" [label="(FieldIdentifier,slots_lock)"];
"1000387" [label="(ControlStructure,break;)"];
"1000388" [label="(JumpTarget,case KVM_IRQ_LINE_STATUS:)"];
"1000389" [label="(JumpTarget,case KVM_IRQ_LINE:)"];
"1000390" [label="(Block,)"];
"1000392" [label="(Call,r = -EFAULT)"];
"1000393" [label="(Identifier,r)"];
"1000394" [label="(Call,-EFAULT)"];
"1000395" [label="(Identifier,EFAULT)"];
"1000396" [label="(ControlStructure,if (copy_from_user(&irq_event, argp, sizeof irq_event)))"];
"1000398" [label="(Call,&irq_event)"];
"1000399" [label="(Identifier,irq_event)"];
"1000400" [label="(Identifier,argp)"];
"1000401" [label="(Call,sizeof irq_event)"];
"1000402" [label="(Identifier,irq_event)"];
"1000397" [label="(Call,copy_from_user(&irq_event, argp, sizeof irq_event))"];
"1000403" [label="(ControlStructure,goto out;)"];
"1000404" [label="(Call,r = -ENXIO)"];
"1000405" [label="(Identifier,r)"];
"1000406" [label="(Call,-ENXIO)"];
"1000407" [label="(Identifier,ENXIO)"];
"1000408" [label="(ControlStructure,if (irqchip_in_kernel(kvm)))"];
"1000410" [label="(Identifier,kvm)"];
"1000409" [label="(Call,irqchip_in_kernel(kvm))"];
"1000411" [label="(Block,)"];
"1000415" [label="(Call,kvm_set_irq(kvm, KVM_USERSPACE_IRQ_SOURCE_ID,\n\t\t\t\t\tirq_event.irq, irq_event.level))"];
"1000416" [label="(Identifier,kvm)"];
"1000417" [label="(Identifier,KVM_USERSPACE_IRQ_SOURCE_ID)"];
"1000413" [label="(Call,status = kvm_set_irq(kvm, KVM_USERSPACE_IRQ_SOURCE_ID,\n\t\t\t\t\tirq_event.irq, irq_event.level))"];
"1000414" [label="(Identifier,status)"];
"1000420" [label="(FieldIdentifier,irq)"];
"1000421" [label="(Call,irq_event.level)"];
"1000422" [label="(Identifier,irq_event)"];
"1000423" [label="(FieldIdentifier,level)"];
"1000418" [label="(Call,irq_event.irq)"];
"1000419" [label="(Identifier,irq_event)"];
"1000427" [label="(Identifier,KVM_IRQ_LINE_STATUS)"];
"1000424" [label="(ControlStructure,if (ioctl == KVM_IRQ_LINE_STATUS))"];
"1000428" [label="(Block,)"];
"1000425" [label="(Call,ioctl == KVM_IRQ_LINE_STATUS)"];
"1000426" [label="(Identifier,ioctl)"];
"1000429" [label="(Call,r = -EFAULT)"];
"1000430" [label="(Identifier,r)"];
"1000431" [label="(Call,-EFAULT)"];
"1000432" [label="(Identifier,EFAULT)"];
"1000436" [label="(FieldIdentifier,status)"];
"1000437" [label="(Identifier,status)"];
"1000433" [label="(Call,irq_event.status = status)"];
"1000434" [label="(Call,irq_event.status)"];
"1000435" [label="(Identifier,irq_event)"];
"1000440" [label="(Identifier,argp)"];
"1000441" [label="(Call,&irq_event)"];
"1000442" [label="(Identifier,irq_event)"];
"1000438" [label="(ControlStructure,if (copy_to_user(argp, &irq_event,\n\t\t\t\t\t\t\tsizeof irq_event)))"];
"1000439" [label="(Call,copy_to_user(argp, &irq_event,\n\t\t\t\t\t\t\tsizeof irq_event))"];
"1000444" [label="(Identifier,irq_event)"];
"1000443" [label="(Call,sizeof irq_event)"];
"1000445" [label="(ControlStructure,goto out;)"];
"1000446" [label="(Call,r = 0)"];
"1000447" [label="(Identifier,r)"];
"1000448" [label="(Literal,0)"];
"1000449" [label="(ControlStructure,break;)"];
"1000450" [label="(JumpTarget,case KVM_GET_IRQCHIP:)"];
"1000451" [label="(Block,)"];
"1000453" [label="(Call,chip = memdup_user(argp, sizeof(*chip)))"];
"1000454" [label="(Identifier,chip)"];
"1000456" [label="(Identifier,argp)"];
"1000457" [label="(Call,sizeof(*chip))"];
"1000458" [label="(Call,*chip)"];
"1000459" [label="(Identifier,chip)"];
"1000455" [label="(Call,memdup_user(argp, sizeof(*chip)))"];
"1000462" [label="(Identifier,chip)"];
"1000460" [label="(ControlStructure,if (IS_ERR(chip)))"];
"1000463" [label="(Block,)"];
"1000461" [label="(Call,IS_ERR(chip))"];
"1000467" [label="(Identifier,chip)"];
"1000464" [label="(Call,r = PTR_ERR(chip))"];
"1000465" [label="(Identifier,r)"];
"1000466" [label="(Call,PTR_ERR(chip))"];
"1000468" [label="(ControlStructure,goto out;)"];
"1000469" [label="(Call,r = -ENXIO)"];
"1000470" [label="(Identifier,r)"];
"1000471" [label="(Call,-ENXIO)"];
"1000472" [label="(Identifier,ENXIO)"];
"1000473" [label="(ControlStructure,if (!irqchip_in_kernel(kvm)))"];
"1000476" [label="(Identifier,kvm)"];
"1000474" [label="(Call,!irqchip_in_kernel(kvm))"];
"1000475" [label="(Call,irqchip_in_kernel(kvm))"];
"1000477" [label="(ControlStructure,goto get_irqchip_out;)"];
"1000478" [label="(Call,r = kvm_vm_ioctl_get_irqchip(kvm, chip))"];
"1000479" [label="(Identifier,r)"];
"1000481" [label="(Identifier,kvm)"];
"1000482" [label="(Identifier,chip)"];
"1000480" [label="(Call,kvm_vm_ioctl_get_irqchip(kvm, chip))"];
"1000483" [label="(ControlStructure,if (r))"];
"1000484" [label="(Identifier,r)"];
"1000485" [label="(ControlStructure,goto get_irqchip_out;)"];
"1000486" [label="(Call,r = -EFAULT)"];
"1000487" [label="(Identifier,r)"];
"1000488" [label="(Call,-EFAULT)"];
"1000489" [label="(Identifier,EFAULT)"];
"1000492" [label="(Identifier,argp)"];
"1000490" [label="(ControlStructure,if (copy_to_user(argp, chip, sizeof *chip)))"];
"1000493" [label="(Identifier,chip)"];
"1000494" [label="(Call,sizeof *chip)"];
"1000495" [label="(Call,*chip)"];
"1000496" [label="(Identifier,chip)"];
"1000491" [label="(Call,copy_to_user(argp, chip, sizeof *chip))"];
"1000497" [label="(ControlStructure,goto get_irqchip_out;)"];
"1000498" [label="(Call,r = 0)"];
"1000499" [label="(Identifier,r)"];
"1000500" [label="(Literal,0)"];
"1000501" [label="(JumpTarget,get_irqchip_out:)"];
"1000502" [label="(Call,kfree(chip))"];
"1000503" [label="(Identifier,chip)"];
"1000504" [label="(ControlStructure,if (r))"];
"1000505" [label="(Identifier,r)"];
"1000506" [label="(ControlStructure,goto out;)"];
"1000507" [label="(ControlStructure,break;)"];
"1000508" [label="(JumpTarget,case KVM_SET_IRQCHIP:)"];
"1000509" [label="(Block,)"];
"1000511" [label="(Call,chip = memdup_user(argp, sizeof(*chip)))"];
"1000512" [label="(Identifier,chip)"];
"1000514" [label="(Identifier,argp)"];
"1000515" [label="(Call,sizeof(*chip))"];
"1000516" [label="(Call,*chip)"];
"1000517" [label="(Identifier,chip)"];
"1000513" [label="(Call,memdup_user(argp, sizeof(*chip)))"];
"1000520" [label="(Identifier,chip)"];
"1000518" [label="(ControlStructure,if (IS_ERR(chip)))"];
"1000521" [label="(Block,)"];
"1000519" [label="(Call,IS_ERR(chip))"];
"1000525" [label="(Identifier,chip)"];
"1000522" [label="(Call,r = PTR_ERR(chip))"];
"1000523" [label="(Identifier,r)"];
"1000524" [label="(Call,PTR_ERR(chip))"];
"1000526" [label="(ControlStructure,goto out;)"];
"1000527" [label="(Call,r = -ENXIO)"];
"1000528" [label="(Identifier,r)"];
"1000529" [label="(Call,-ENXIO)"];
"1000530" [label="(Identifier,ENXIO)"];
"1000531" [label="(ControlStructure,if (!irqchip_in_kernel(kvm)))"];
"1000534" [label="(Identifier,kvm)"];
"1000532" [label="(Call,!irqchip_in_kernel(kvm))"];
"1000533" [label="(Call,irqchip_in_kernel(kvm))"];
"1000535" [label="(ControlStructure,goto set_irqchip_out;)"];
"1000536" [label="(Call,r = kvm_vm_ioctl_set_irqchip(kvm, chip))"];
"1000537" [label="(Identifier,r)"];
"1000539" [label="(Identifier,kvm)"];
"1000540" [label="(Identifier,chip)"];
"1000538" [label="(Call,kvm_vm_ioctl_set_irqchip(kvm, chip))"];
"1000541" [label="(ControlStructure,if (r))"];
"1000542" [label="(Identifier,r)"];
"1000543" [label="(ControlStructure,goto set_irqchip_out;)"];
"1000544" [label="(Call,r = 0)"];
"1000545" [label="(Identifier,r)"];
"1000546" [label="(Literal,0)"];
"1000547" [label="(JumpTarget,set_irqchip_out:)"];
"1000548" [label="(Call,kfree(chip))"];
"1000549" [label="(Identifier,chip)"];
"1000550" [label="(ControlStructure,if (r))"];
"1000551" [label="(Identifier,r)"];
"1000552" [label="(ControlStructure,goto out;)"];
"1000553" [label="(ControlStructure,break;)"];
"1000554" [label="(JumpTarget,case KVM_GET_PIT:)"];
"1000555" [label="(Block,)"];
"1000126" [label="(ControlStructure,switch (ioctl))"];
"1000128" [label="(Block,)"];
"1000127" [label="(Identifier,ioctl)"];
"1000556" [label="(Call,r = -EFAULT)"];
"1000557" [label="(Identifier,r)"];
"1000558" [label="(Call,-EFAULT)"];
"1000559" [label="(Identifier,EFAULT)"];
"1000560" [label="(ControlStructure,if (copy_from_user(&u.ps, argp, sizeof(struct kvm_pit_state))))"];
"1000562" [label="(Call,&u.ps)"];
"1000563" [label="(Call,u.ps)"];
"1000564" [label="(Identifier,u)"];
"1000565" [label="(FieldIdentifier,ps)"];
"1000566" [label="(Identifier,argp)"];
"1000567" [label="(Call,sizeof(struct kvm_pit_state))"];
"1000561" [label="(Call,copy_from_user(&u.ps, argp, sizeof(struct kvm_pit_state)))"];
"1000569" [label="(ControlStructure,goto out;)"];
"1000570" [label="(Call,r = -ENXIO)"];
"1000571" [label="(Identifier,r)"];
"1000572" [label="(Call,-ENXIO)"];
"1000573" [label="(Identifier,ENXIO)"];
"1000579" [label="(FieldIdentifier,arch)"];
"1000580" [label="(FieldIdentifier,vpit)"];
"1000574" [label="(ControlStructure,if (!kvm->arch.vpit))"];
"1000575" [label="(Call,!kvm->arch.vpit)"];
"1000576" [label="(Call,kvm->arch.vpit)"];
"1000577" [label="(Call,kvm->arch)"];
"1000578" [label="(Identifier,kvm)"];
"1000581" [label="(ControlStructure,goto out;)"];
"1000582" [label="(Call,r = kvm_vm_ioctl_get_pit(kvm, &u.ps))"];
"1000583" [label="(Identifier,r)"];
"1000585" [label="(Identifier,kvm)"];
"1000586" [label="(Call,&u.ps)"];
"1000587" [label="(Call,u.ps)"];
"1000588" [label="(Identifier,u)"];
"1000589" [label="(FieldIdentifier,ps)"];
"1000584" [label="(Call,kvm_vm_ioctl_get_pit(kvm, &u.ps))"];
"1000590" [label="(ControlStructure,if (r))"];
"1000591" [label="(Identifier,r)"];
"1000592" [label="(ControlStructure,goto out;)"];
"1000593" [label="(Call,r = -EFAULT)"];
"1000594" [label="(Identifier,r)"];
"1000595" [label="(Call,-EFAULT)"];
"1000596" [label="(Identifier,EFAULT)"];
"1000129" [label="(JumpTarget,case KVM_SET_TSS_ADDR:)"];
"1000599" [label="(Identifier,argp)"];
"1000597" [label="(ControlStructure,if (copy_to_user(argp, &u.ps, sizeof(struct kvm_pit_state))))"];
"1000600" [label="(Call,&u.ps)"];
"1000601" [label="(Call,u.ps)"];
"1000602" [label="(Identifier,u)"];
"1000603" [label="(FieldIdentifier,ps)"];
"1000604" [label="(Call,sizeof(struct kvm_pit_state))"];
"1000598" [label="(Call,copy_to_user(argp, &u.ps, sizeof(struct kvm_pit_state)))"];
"1000606" [label="(ControlStructure,goto out;)"];
"1000607" [label="(Call,r = 0)"];
"1000608" [label="(Identifier,r)"];
"1000609" [label="(Literal,0)"];
"1000610" [label="(ControlStructure,break;)"];
"1000611" [label="(JumpTarget,case KVM_SET_PIT:)"];
"1000612" [label="(Block,)"];
"1000613" [label="(Call,r = -EFAULT)"];
"1000614" [label="(Identifier,r)"];
"1000615" [label="(Call,-EFAULT)"];
"1000616" [label="(Identifier,EFAULT)"];
"1000617" [label="(ControlStructure,if (copy_from_user(&u.ps, argp, sizeof u.ps)))"];
"1000619" [label="(Call,&u.ps)"];
"1000620" [label="(Call,u.ps)"];
"1000621" [label="(Identifier,u)"];
"1000622" [label="(FieldIdentifier,ps)"];
"1000623" [label="(Identifier,argp)"];
"1000624" [label="(Call,sizeof u.ps)"];
"1000625" [label="(Call,u.ps)"];
"1000626" [label="(Identifier,u)"];
"1000627" [label="(FieldIdentifier,ps)"];
"1000618" [label="(Call,copy_from_user(&u.ps, argp, sizeof u.ps))"];
"1000628" [label="(ControlStructure,goto out;)"];
"1000629" [label="(Call,r = -ENXIO)"];
"1000630" [label="(Identifier,r)"];
"1000631" [label="(Call,-ENXIO)"];
"1000632" [label="(Identifier,ENXIO)"];
"1000106" [label="(MethodParameterIn,unsigned long arg)"];
"1001149" [label="(MethodParameterOut,unsigned long arg)"];
"1000105" [label="(MethodParameterIn,unsigned int ioctl)"];
"1001148" [label="(MethodParameterOut,unsigned int ioctl)"];
"1000130" [label="(Call,r = kvm_vm_ioctl_set_tss_addr(kvm, arg))"];
"1000131" [label="(Identifier,r)"];
"1000133" [label="(Identifier,kvm)"];
"1000134" [label="(Identifier,arg)"];
"1000132" [label="(Call,kvm_vm_ioctl_set_tss_addr(kvm, arg))"];
"1000638" [label="(FieldIdentifier,arch)"];
"1000639" [label="(FieldIdentifier,vpit)"];
"1000633" [label="(ControlStructure,if (!kvm->arch.vpit))"];
"1000634" [label="(Call,!kvm->arch.vpit)"];
"1000635" [label="(Call,kvm->arch.vpit)"];
"1000636" [label="(Call,kvm->arch)"];
"1000637" [label="(Identifier,kvm)"];
"1000640" [label="(ControlStructure,goto out;)"];
"1000641" [label="(Call,r = kvm_vm_ioctl_set_pit(kvm, &u.ps))"];
"1000642" [label="(Identifier,r)"];
"1000644" [label="(Identifier,kvm)"];
"1000645" [label="(Call,&u.ps)"];
"1000646" [label="(Call,u.ps)"];
"1000647" [label="(Identifier,u)"];
"1000648" [label="(FieldIdentifier,ps)"];
"1000643" [label="(Call,kvm_vm_ioctl_set_pit(kvm, &u.ps))"];
"1000649" [label="(ControlStructure,if (r))"];
"1000650" [label="(Identifier,r)"];
"1000651" [label="(ControlStructure,goto out;)"];
"1000652" [label="(Call,r = 0)"];
"1000653" [label="(Identifier,r)"];
"1000654" [label="(Literal,0)"];
"1000655" [label="(ControlStructure,break;)"];
"1000656" [label="(JumpTarget,case KVM_GET_PIT2:)"];
"1000657" [label="(Block,)"];
"1000658" [label="(Call,r = -ENXIO)"];
"1000659" [label="(Identifier,r)"];
"1000660" [label="(Call,-ENXIO)"];
"1000661" [label="(Identifier,ENXIO)"];
"1000138" [label="(Literal,0)"];
"1000135" [label="(ControlStructure,if (r < 0))"];
"1000136" [label="(Call,r < 0)"];
"1000137" [label="(Identifier,r)"];
"1000667" [label="(FieldIdentifier,arch)"];
"1000668" [label="(FieldIdentifier,vpit)"];
"1000662" [label="(ControlStructure,if (!kvm->arch.vpit))"];
"1000663" [label="(Call,!kvm->arch.vpit)"];
"1000664" [label="(Call,kvm->arch.vpit)"];
"1000665" [label="(Call,kvm->arch)"];
"1000666" [label="(Identifier,kvm)"];
"1000669" [label="(ControlStructure,goto out;)"];
"1000670" [label="(Call,r = kvm_vm_ioctl_get_pit2(kvm, &u.ps2))"];
"1000671" [label="(Identifier,r)"];
"1000673" [label="(Identifier,kvm)"];
"1000674" [label="(Call,&u.ps2)"];
"1000675" [label="(Call,u.ps2)"];
"1000676" [label="(Identifier,u)"];
"1000677" [label="(FieldIdentifier,ps2)"];
"1000672" [label="(Call,kvm_vm_ioctl_get_pit2(kvm, &u.ps2))"];
"1000678" [label="(ControlStructure,if (r))"];
"1000679" [label="(Identifier,r)"];
"1000680" [label="(ControlStructure,goto out;)"];
"1000681" [label="(Call,r = -EFAULT)"];
"1000682" [label="(Identifier,r)"];
"1000683" [label="(Call,-EFAULT)"];
"1000684" [label="(Identifier,EFAULT)"];
"1000687" [label="(Identifier,argp)"];
"1000685" [label="(ControlStructure,if (copy_to_user(argp, &u.ps2, sizeof(u.ps2))))"];
"1000688" [label="(Call,&u.ps2)"];
"1000689" [label="(Call,u.ps2)"];
"1000690" [label="(Identifier,u)"];
"1000691" [label="(FieldIdentifier,ps2)"];
"1000692" [label="(Call,sizeof(u.ps2))"];
"1000693" [label="(Call,u.ps2)"];
"1000694" [label="(Identifier,u)"];
"1000695" [label="(FieldIdentifier,ps2)"];
"1000686" [label="(Call,copy_to_user(argp, &u.ps2, sizeof(u.ps2)))"];
"1000696" [label="(ControlStructure,goto out;)"];
"1000697" [label="(Call,r = 0)"];
"1000698" [label="(Identifier,r)"];
"1000699" [label="(Literal,0)"];
"1000700" [label="(ControlStructure,break;)"];
"1000139" [label="(ControlStructure,goto out;)"];
"1000701" [label="(JumpTarget,case KVM_SET_PIT2:)"];
"1000702" [label="(Block,)"];
"1000703" [label="(Call,r = -EFAULT)"];
"1000704" [label="(Identifier,r)"];
"1000705" [label="(Call,-EFAULT)"];
"1000706" [label="(Identifier,EFAULT)"];
"1000707" [label="(ControlStructure,if (copy_from_user(&u.ps2, argp, sizeof(u.ps2))))"];
"1000709" [label="(Call,&u.ps2)"];
"1000710" [label="(Call,u.ps2)"];
"1000711" [label="(Identifier,u)"];
"1000712" [label="(FieldIdentifier,ps2)"];
"1000713" [label="(Identifier,argp)"];
"1000714" [label="(Call,sizeof(u.ps2))"];
"1000715" [label="(Call,u.ps2)"];
"1000716" [label="(Identifier,u)"];
"1000717" [label="(FieldIdentifier,ps2)"];
"1000708" [label="(Call,copy_from_user(&u.ps2, argp, sizeof(u.ps2)))"];
"1000718" [label="(ControlStructure,goto out;)"];
"1000719" [label="(Call,r = -ENXIO)"];
"1000720" [label="(Identifier,r)"];
"1000721" [label="(Call,-ENXIO)"];
"1000722" [label="(Identifier,ENXIO)"];
"1000728" [label="(FieldIdentifier,arch)"];
"1000729" [label="(FieldIdentifier,vpit)"];
"1000723" [label="(ControlStructure,if (!kvm->arch.vpit))"];
"1000724" [label="(Call,!kvm->arch.vpit)"];
"1000725" [label="(Call,kvm->arch.vpit)"];
"1000726" [label="(Call,kvm->arch)"];
"1000727" [label="(Identifier,kvm)"];
"1000730" [label="(ControlStructure,goto out;)"];
"1000731" [label="(Call,r = kvm_vm_ioctl_set_pit2(kvm, &u.ps2))"];
"1000732" [label="(Identifier,r)"];
"1000734" [label="(Identifier,kvm)"];
"1000735" [label="(Call,&u.ps2)"];
"1000736" [label="(Call,u.ps2)"];
"1000737" [label="(Identifier,u)"];
"1000738" [label="(FieldIdentifier,ps2)"];
"1000733" [label="(Call,kvm_vm_ioctl_set_pit2(kvm, &u.ps2))"];
"1000739" [label="(ControlStructure,if (r))"];
"1000740" [label="(Identifier,r)"];
"1000140" [label="(ControlStructure,break;)"];
"1000741" [label="(ControlStructure,goto out;)"];
"1000742" [label="(Call,r = 0)"];
"1000743" [label="(Identifier,r)"];
"1000744" [label="(Literal,0)"];
"1000745" [label="(ControlStructure,break;)"];
"1000746" [label="(JumpTarget,case KVM_REINJECT_CONTROL:)"];
"1000747" [label="(Block,)"];
"1000749" [label="(Call,r =  -EFAULT)"];
"1000750" [label="(Identifier,r)"];
"1000751" [label="(Call,-EFAULT)"];
"1000752" [label="(Identifier,EFAULT)"];
"1000753" [label="(ControlStructure,if (copy_from_user(&control, argp, sizeof(control))))"];
"1000755" [label="(Call,&control)"];
"1000756" [label="(Identifier,control)"];
"1000757" [label="(Identifier,argp)"];
"1000758" [label="(Call,sizeof(control))"];
"1000759" [label="(Identifier,control)"];
"1000754" [label="(Call,copy_from_user(&control, argp, sizeof(control)))"];
"1000760" [label="(ControlStructure,goto out;)"];
"1000761" [label="(Call,r = kvm_vm_ioctl_reinject(kvm, &control))"];
"1000762" [label="(Identifier,r)"];
"1000764" [label="(Identifier,kvm)"];
"1000765" [label="(Call,&control)"];
"1000766" [label="(Identifier,control)"];
"1000763" [label="(Call,kvm_vm_ioctl_reinject(kvm, &control))"];
"1000141" [label="(JumpTarget,case KVM_SET_IDENTITY_MAP_ADDR:)"];
"1000767" [label="(ControlStructure,if (r))"];
"1000768" [label="(Identifier,r)"];
"1000769" [label="(ControlStructure,goto out;)"];
"1000770" [label="(Call,r = 0)"];
"1000771" [label="(Identifier,r)"];
"1000772" [label="(Literal,0)"];
"1000773" [label="(ControlStructure,break;)"];
"1000774" [label="(JumpTarget,case KVM_XEN_HVM_CONFIG:)"];
"1000775" [label="(Block,)"];
"1000776" [label="(Call,r = -EFAULT)"];
"1000777" [label="(Identifier,r)"];
"1000778" [label="(Call,-EFAULT)"];
"1000779" [label="(Identifier,EFAULT)"];
"1000780" [label="(ControlStructure,if (copy_from_user(&kvm->arch.xen_hvm_config, argp,\n\t\t\t\t   sizeof(struct kvm_xen_hvm_config))))"];
"1000782" [label="(Call,&kvm->arch.xen_hvm_config)"];
"1000783" [label="(Call,kvm->arch.xen_hvm_config)"];
"1000784" [label="(Call,kvm->arch)"];
"1000785" [label="(Identifier,kvm)"];
"1000786" [label="(FieldIdentifier,arch)"];
"1000787" [label="(FieldIdentifier,xen_hvm_config)"];
"1000788" [label="(Identifier,argp)"];
"1000781" [label="(Call,copy_from_user(&kvm->arch.xen_hvm_config, argp,\n\t\t\t\t   sizeof(struct kvm_xen_hvm_config)))"];
"1000789" [label="(Call,sizeof(struct kvm_xen_hvm_config))"];
"1000791" [label="(ControlStructure,goto out;)"];
"1000142" [label="(Block,)"];
"1000792" [label="(Call,r = -EINVAL)"];
"1000793" [label="(Identifier,r)"];
"1000794" [label="(Call,-EINVAL)"];
"1000795" [label="(Identifier,EINVAL)"];
"1000801" [label="(FieldIdentifier,arch)"];
"1000802" [label="(FieldIdentifier,xen_hvm_config)"];
"1000796" [label="(ControlStructure,if (kvm->arch.xen_hvm_config.flags))"];
"1000803" [label="(FieldIdentifier,flags)"];
"1000797" [label="(Call,kvm->arch.xen_hvm_config.flags)"];
"1000798" [label="(Call,kvm->arch.xen_hvm_config)"];
"1000799" [label="(Call,kvm->arch)"];
"1000800" [label="(Identifier,kvm)"];
"1000804" [label="(ControlStructure,goto out;)"];
"1000805" [label="(Call,r = 0)"];
"1000806" [label="(Identifier,r)"];
"1000807" [label="(Literal,0)"];
"1000808" [label="(ControlStructure,break;)"];
"1000809" [label="(JumpTarget,case KVM_SET_CLOCK:)"];
"1000810" [label="(Block,)"];
"1000814" [label="(Call,r = -EFAULT)"];
"1000815" [label="(Identifier,r)"];
"1000816" [label="(Call,-EFAULT)"];
"1000817" [label="(Identifier,EFAULT)"];
"1000818" [label="(ControlStructure,if (copy_from_user(&user_ns, argp, sizeof(user_ns))))"];
"1000820" [label="(Call,&user_ns)"];
"1000821" [label="(Identifier,user_ns)"];
"1000822" [label="(Identifier,argp)"];
"1000823" [label="(Call,sizeof(user_ns))"];
"1000824" [label="(Identifier,user_ns)"];
"1000819" [label="(Call,copy_from_user(&user_ns, argp, sizeof(user_ns)))"];
"1000825" [label="(ControlStructure,goto out;)"];
"1000826" [label="(Call,r = -EINVAL)"];
"1000827" [label="(Identifier,r)"];
"1000828" [label="(Call,-EINVAL)"];
"1000829" [label="(Identifier,EINVAL)"];
"1000833" [label="(FieldIdentifier,flags)"];
"1000830" [label="(ControlStructure,if (user_ns.flags))"];
"1000831" [label="(Call,user_ns.flags)"];
"1000832" [label="(Identifier,user_ns)"];
"1000834" [label="(ControlStructure,goto out;)"];
"1000835" [label="(Call,r = 0)"];
"1000836" [label="(Identifier,r)"];
"1000837" [label="(Literal,0)"];
"1000144" [label="(Call,r = -EFAULT)"];
"1000145" [label="(Identifier,r)"];
"1000146" [label="(Call,-EFAULT)"];
"1000147" [label="(Identifier,EFAULT)"];
"1000838" [label="(Call,local_irq_disable())"];
"1000841" [label="(Call,get_kernel_ns())"];
"1000839" [label="(Call,now_ns = get_kernel_ns())"];
"1000840" [label="(Identifier,now_ns)"];
"1000844" [label="(Call,user_ns.clock - now_ns)"];
"1000845" [label="(Call,user_ns.clock)"];
"1000846" [label="(Identifier,user_ns)"];
"1000847" [label="(FieldIdentifier,clock)"];
"1000842" [label="(Call,delta = user_ns.clock - now_ns)"];
"1000843" [label="(Identifier,delta)"];
"1000848" [label="(Identifier,now_ns)"];
"1000849" [label="(Call,local_irq_enable())"];
"1000855" [label="(FieldIdentifier,kvmclock_offset)"];
"1000850" [label="(Call,kvm->arch.kvmclock_offset = delta)"];
"1000851" [label="(Call,kvm->arch.kvmclock_offset)"];
"1000852" [label="(Call,kvm->arch)"];
"1000853" [label="(Identifier,kvm)"];
"1000856" [label="(Identifier,delta)"];
"1000854" [label="(FieldIdentifier,arch)"];
"1000857" [label="(ControlStructure,break;)"];
"1000858" [label="(JumpTarget,case KVM_GET_CLOCK:)"];
"1000859" [label="(Block,)"];
"1000148" [label="(ControlStructure,if (copy_from_user(&ident_addr, argp, sizeof ident_addr)))"];
"1000150" [label="(Call,&ident_addr)"];
"1000151" [label="(Identifier,ident_addr)"];
"1000152" [label="(Identifier,argp)"];
"1000153" [label="(Call,sizeof ident_addr)"];
"1000154" [label="(Identifier,ident_addr)"];
"1000149" [label="(Call,copy_from_user(&ident_addr, argp, sizeof ident_addr))"];
"1000862" [label="(Call,local_irq_disable())"];
"1000865" [label="(Call,get_kernel_ns())"];
"1000863" [label="(Call,now_ns = get_kernel_ns())"];
"1000864" [label="(Identifier,now_ns)"];
"1000869" [label="(FieldIdentifier,clock)"];
"1000870" [label="(Call,kvm->arch.kvmclock_offset + now_ns)"];
"1000871" [label="(Call,kvm->arch.kvmclock_offset)"];
"1000872" [label="(Call,kvm->arch)"];
"1000873" [label="(Identifier,kvm)"];
"1000866" [label="(Call,user_ns.clock = kvm->arch.kvmclock_offset + now_ns)"];
"1000867" [label="(Call,user_ns.clock)"];
"1000868" [label="(Identifier,user_ns)"];
"1000874" [label="(FieldIdentifier,arch)"];
"1000875" [label="(FieldIdentifier,kvmclock_offset)"];
"1000876" [label="(Identifier,now_ns)"];
"1000877" [label="(Call,local_irq_enable())"];
"1000881" [label="(FieldIdentifier,flags)"];
"1000882" [label="(Literal,0)"];
"1000878" [label="(Call,user_ns.flags = 0)"];
"1000879" [label="(Call,user_ns.flags)"];
"1000880" [label="(Identifier,user_ns)"];
"1000885" [label="(Call,user_ns.pad)"];
"1000886" [label="(Identifier,user_ns)"];
"1000887" [label="(FieldIdentifier,pad)"];
"1000883" [label="(Call,memset(&user_ns.pad, 0, sizeof(user_ns.pad)))"];
"1000888" [label="(Literal,0)"];
"1000889" [label="(Call,sizeof(user_ns.pad))"];
"1000890" [label="(Call,user_ns.pad)"];
"1000891" [label="(Identifier,user_ns)"];
"1000892" [label="(FieldIdentifier,pad)"];
"1000884" [label="(Call,&user_ns.pad)"];
"1000893" [label="(Call,r = -EFAULT)"];
"1000894" [label="(Identifier,r)"];
"1000895" [label="(Call,-EFAULT)"];
"1000896" [label="(Identifier,EFAULT)"];
"1000899" [label="(Identifier,argp)"];
"1000897" [label="(ControlStructure,if (copy_to_user(argp, &user_ns, sizeof(user_ns))))"];
"1000900" [label="(Call,&user_ns)"];
"1000901" [label="(Identifier,user_ns)"];
"1000902" [label="(Call,sizeof(user_ns))"];
"1000903" [label="(Identifier,user_ns)"];
"1000898" [label="(Call,copy_to_user(argp, &user_ns, sizeof(user_ns)))"];
"1000155" [label="(ControlStructure,goto out;)"];
"1000904" [label="(ControlStructure,goto out;)"];
"1000905" [label="(Call,r = 0)"];
"1000906" [label="(Identifier,r)"];
"1000907" [label="(Literal,0)"];
"1000908" [label="(ControlStructure,break;)"];
"1000909" [label="(JumpTarget,default:)"];
"1000910" [label="(JumpTarget,out:)"];
"1000911" [label="(Return,return r;)"];
"1000912" [label="(Identifier,r)"];
"1000107" [label="(Block,)"];
"1000156" [label="(Call,r = kvm_vm_ioctl_set_identity_map_addr(kvm, ident_addr))"];
"1000157" [label="(Identifier,r)"];
"1000159" [label="(Identifier,kvm)"];
"1000160" [label="(Identifier,ident_addr)"];
"1000158" [label="(Call,kvm_vm_ioctl_set_identity_map_addr(kvm, ident_addr))"];
"1000164" [label="(Literal,0)"];
"1000161" [label="(ControlStructure,if (r < 0))"];
"1000162" [label="(Call,r < 0)"];
"1000163" [label="(Identifier,r)"];
"1000165" [label="(ControlStructure,goto out;)"];
"1000166" [label="(ControlStructure,break;)"];
"1000167" [label="(JumpTarget,case KVM_SET_NR_MMU_PAGES:)"];
"1000168" [label="(Call,r = kvm_vm_ioctl_set_nr_mmu_pages(kvm, arg))"];
"1000169" [label="(Identifier,r)"];
"1000171" [label="(Identifier,kvm)"];
"1000172" [label="(Identifier,arg)"];
"1000170" [label="(Call,kvm_vm_ioctl_set_nr_mmu_pages(kvm, arg))"];
"1000173" [label="(ControlStructure,if (r))"];
"1000174" [label="(Identifier,r)"];
"1000175" [label="(ControlStructure,goto out;)"];
"1000176" [label="(ControlStructure,break;)"];
"1000109" [label="(Call,*kvm = filp->private_data)"];
"1000110" [label="(Identifier,kvm)"];
"1000111" [label="(Call,filp->private_data)"];
"1000112" [label="(Identifier,filp)"];
"1000113" [label="(FieldIdentifier,private_data)"];
"1000177" [label="(JumpTarget,case KVM_GET_NR_MMU_PAGES:)"];
"1000178" [label="(Call,r = kvm_vm_ioctl_get_nr_mmu_pages(kvm))"];
"1000179" [label="(Identifier,r)"];
"1000181" [label="(Identifier,kvm)"];
"1000180" [label="(Call,kvm_vm_ioctl_get_nr_mmu_pages(kvm))"];
"1000182" [label="(ControlStructure,break;)"];
"1000183" [label="(JumpTarget,case KVM_CREATE_IRQCHIP:)"];
"1000184" [label="(Block,)"];
"1000187" [label="(Call,&kvm->lock)"];
"1000188" [label="(Call,kvm->lock)"];
"1000189" [label="(Identifier,kvm)"];
"1000190" [label="(FieldIdentifier,lock)"];
"1000186" [label="(Call,mutex_lock(&kvm->lock))"];
"1000191" [label="(Call,r = -EEXIST)"];
"1000192" [label="(Identifier,r)"];
"1000193" [label="(Call,-EEXIST)"];
"1000194" [label="(Identifier,EEXIST)"];
"1000199" [label="(FieldIdentifier,arch)"];
"1000200" [label="(FieldIdentifier,vpic)"];
"1000195" [label="(ControlStructure,if (kvm->arch.vpic))"];
"1000196" [label="(Call,kvm->arch.vpic)"];
"1000197" [label="(Call,kvm->arch)"];
"1000198" [label="(Identifier,kvm)"];
"1000201" [label="(ControlStructure,goto create_irqchip_unlock;)"];
"1000115" [label="(Call,*argp = (void __user *)arg)"];
"1000116" [label="(Identifier,argp)"];
"1000117" [label="(Call,(void __user *)arg)"];
"1000119" [label="(Identifier,arg)"];
"1000202" [label="(Call,r = -EINVAL)"];
"1000203" [label="(Identifier,r)"];
"1000204" [label="(Call,-EINVAL)"];
"1000205" [label="(Identifier,EINVAL)"];
"1000208" [label="(Call,&kvm->online_vcpus)"];
"1000209" [label="(Call,kvm->online_vcpus)"];
"1000210" [label="(Identifier,kvm)"];
"1000206" [label="(ControlStructure,if (atomic_read(&kvm->online_vcpus)))"];
"1000211" [label="(FieldIdentifier,online_vcpus)"];
"1000207" [label="(Call,atomic_read(&kvm->online_vcpus))"];
"1000212" [label="(ControlStructure,goto create_irqchip_unlock;)"];
"1000213" [label="(Call,r = -ENOMEM)"];
"1000214" [label="(Identifier,r)"];
"1000215" [label="(Call,-ENOMEM)"];
"1000216" [label="(Identifier,ENOMEM)"];
"1000219" [label="(Call,kvm_create_pic(kvm))"];
"1000220" [label="(Identifier,kvm)"];
"1000217" [label="(Call,vpic = kvm_create_pic(kvm))"];
"1000218" [label="(Identifier,vpic)"];
"1000223" [label="(Block,)"];
"1000221" [label="(ControlStructure,if (vpic))"];
"1000222" [label="(Identifier,vpic)"];
"1000227" [label="(Identifier,kvm)"];
"1000224" [label="(Call,r = kvm_ioapic_init(kvm))"];
"1000225" [label="(Identifier,r)"];
"1000226" [label="(Call,kvm_ioapic_init(kvm))"];
"1000230" [label="(Block,)"];
"1000228" [label="(ControlStructure,if (r))"];
"1000229" [label="(Identifier,r)"];
"1000232" [label="(Call,&kvm->slots_lock)"];
"1000233" [label="(Call,kvm->slots_lock)"];
"1000234" [label="(Identifier,kvm)"];
"1000235" [label="(FieldIdentifier,slots_lock)"];
"1000231" [label="(Call,mutex_lock(&kvm->slots_lock))"];
"1000237" [label="(Identifier,kvm)"];
"1000238" [label="(Identifier,KVM_PIO_BUS)"];
"1000236" [label="(Call,kvm_io_bus_unregister_dev(kvm, KVM_PIO_BUS,\n\t\t\t\t\t\t\t  &vpic->dev_master))"];
"1000124" [label="(Identifier,ENOTTY)"];
"1000121" [label="(Call,r = -ENOTTY)"];
"1000122" [label="(Identifier,r)"];
"1000123" [label="(Call,-ENOTTY)"];
"1000240" [label="(Call,vpic->dev_master)"];
"1000241" [label="(Identifier,vpic)"];
"1000242" [label="(FieldIdentifier,dev_master)"];
"1000239" [label="(Call,&vpic->dev_master)"];
"1000244" [label="(Identifier,kvm)"];
"1000245" [label="(Identifier,KVM_PIO_BUS)"];
"1000243" [label="(Call,kvm_io_bus_unregister_dev(kvm, KVM_PIO_BUS,\n\t\t\t\t\t\t\t  &vpic->dev_slave))"];
"1000247" [label="(Call,vpic->dev_slave)"];
"1000248" [label="(Identifier,vpic)"];
"1000249" [label="(FieldIdentifier,dev_slave)"];
"1000246" [label="(Call,&vpic->dev_slave)"];
"1000251" [label="(Identifier,kvm)"];
"1000252" [label="(Identifier,KVM_PIO_BUS)"];
"1000250" [label="(Call,kvm_io_bus_unregister_dev(kvm, KVM_PIO_BUS,\n\t\t\t\t\t\t\t  &vpic->dev_eclr))"];
"1000254" [label="(Call,vpic->dev_eclr)"];
"1000255" [label="(Identifier,vpic)"];
"1000256" [label="(FieldIdentifier,dev_eclr)"];
"1000253" [label="(Call,&vpic->dev_eclr)"];
"1000258" [label="(Call,&kvm->slots_lock)"];
"1000259" [label="(Call,kvm->slots_lock)"];
"1000260" [label="(Identifier,kvm)"];
"1000261" [label="(FieldIdentifier,slots_lock)"];
"1000257" [label="(Call,mutex_unlock(&kvm->slots_lock))"];
"1000263" [label="(Identifier,vpic)"];
"1000262" [label="(Call,kfree(vpic))"];
"1000264" [label="(ControlStructure,goto create_irqchip_unlock;)"];
"1000265" [label="(ControlStructure,else)"];
"1000266" [label="(ControlStructure,goto create_irqchip_unlock;)"];
"1000267" [label="(Call,smp_wmb())"];
"1000273" [label="(FieldIdentifier,vpic)"];
"1000274" [label="(Identifier,vpic)"];
"1000268" [label="(Call,kvm->arch.vpic = vpic)"];
"1000269" [label="(Call,kvm->arch.vpic)"];
"1000270" [label="(Call,kvm->arch)"];
"1000271" [label="(Identifier,kvm)"];
"1000272" [label="(FieldIdentifier,arch)"];
"1000275" [label="(Call,smp_wmb())"];
"1000276" [label="(Call,r = kvm_setup_default_irq_routing(kvm))"];
"1000277" [label="(Identifier,r)"];
"1000279" [label="(Identifier,kvm)"];
"1000278" [label="(Call,kvm_setup_default_irq_routing(kvm))"];
"1000280" [label="(ControlStructure,if (r))"];
"1000281" [label="(Identifier,r)"];
"1000282" [label="(Block,)"];
"1000284" [label="(Call,&kvm->slots_lock)"];
"1000285" [label="(Call,kvm->slots_lock)"];
"1000286" [label="(Identifier,kvm)"];
"1000287" [label="(FieldIdentifier,slots_lock)"];
"1000283" [label="(Call,mutex_lock(&kvm->slots_lock))"];
"1000289" [label="(Call,&kvm->irq_lock)"];
"1000290" [label="(Call,kvm->irq_lock)"];
"1000291" [label="(Identifier,kvm)"];
"1000292" [label="(FieldIdentifier,irq_lock)"];
"1000288" [label="(Call,mutex_lock(&kvm->irq_lock))"];
"1000294" [label="(Identifier,kvm)"];
"1000293" [label="(Call,kvm_ioapic_destroy(kvm))"];
"1000296" [label="(Identifier,kvm)"];
"1000295" [label="(Call,kvm_destroy_pic(kvm))"];
"1000298" [label="(Call,&kvm->irq_lock)"];
"1000299" [label="(Call,kvm->irq_lock)"];
"1000300" [label="(Identifier,kvm)"];
"1000301" [label="(FieldIdentifier,irq_lock)"];
"1000297" [label="(Call,mutex_unlock(&kvm->irq_lock))"];
"1000303" [label="(Call,&kvm->slots_lock)"];
"1000304" [label="(Call,kvm->slots_lock)"];
"1000305" [label="(Identifier,kvm)"];
"1000306" [label="(FieldIdentifier,slots_lock)"];
"1000302" [label="(Call,mutex_unlock(&kvm->slots_lock))"];
"1000307" [label="(JumpTarget,create_irqchip_unlock:)"];
"1000309" [label="(Call,&kvm->lock)"];
"1000310" [label="(Call,kvm->lock)"];
"1000311" [label="(Identifier,kvm)"];
"1000308" [label="(Call,mutex_unlock(&kvm->lock))"];
"1000312" [label="(FieldIdentifier,lock)"];
"1000313" [label="(ControlStructure,break;)"];
"1000314" [label="(JumpTarget,case KVM_CREATE_PIT:)"];
"1000320" [label="(FieldIdentifier,flags)"];
"1000315" [label="(Call,u.pit_config.flags = KVM_PIT_SPEAKER_DUMMY)"];
"1000316" [label="(Call,u.pit_config.flags)"];
"1000317" [label="(Call,u.pit_config)"];
"1000318" [label="(Identifier,u)"];
"1000321" [label="(Identifier,KVM_PIT_SPEAKER_DUMMY)"];
"1000319" [label="(FieldIdentifier,pit_config)"];
"1000322" [label="(ControlStructure,goto create_pit;)"];
"1000323" [label="(JumpTarget,case KVM_CREATE_PIT2:)"];
"1000324" [label="(Call,r = -EFAULT)"];
"1000325" [label="(Identifier,r)"];
"1000326" [label="(Call,-EFAULT)"];
"1000327" [label="(Identifier,EFAULT)"];
"1000328" [label="(ControlStructure,if (copy_from_user(&u.pit_config, argp,\n\t\t\t\t   sizeof(struct kvm_pit_config))))"];
"1000330" [label="(Call,&u.pit_config)"];
"1000331" [label="(Call,u.pit_config)"];
"1000332" [label="(Identifier,u)"];
"1000333" [label="(FieldIdentifier,pit_config)"];
"1000334" [label="(Identifier,argp)"];
"1000329" [label="(Call,copy_from_user(&u.pit_config, argp,\n\t\t\t\t   sizeof(struct kvm_pit_config)))"];
"1000335" [label="(Call,sizeof(struct kvm_pit_config))"];
"1000337" [label="(ControlStructure,goto out;)"];
"1000338" [label="(JumpTarget,create_pit:)"];
"1000340" [label="(Call,&kvm->slots_lock)"];
"1000341" [label="(Call,kvm->slots_lock)"];
"1000342" [label="(Identifier,kvm)"];
"1000343" [label="(FieldIdentifier,slots_lock)"];
"1000339" [label="(Call,mutex_lock(&kvm->slots_lock))"];
"1000344" [label="(Call,r = -EEXIST)"];
"1000345" [label="(Identifier,r)"];
"1000346" [label="(Call,-EEXIST)"];
"1000347" [label="(Identifier,EEXIST)"];
"1000352" [label="(FieldIdentifier,arch)"];
"1000353" [label="(FieldIdentifier,vpit)"];
"1000348" [label="(ControlStructure,if (kvm->arch.vpit))"];
"1000349" [label="(Call,kvm->arch.vpit)"];
"1000350" [label="(Call,kvm->arch)"];
"1000351" [label="(Identifier,kvm)"];
"1000354" [label="(ControlStructure,goto create_pit_unlock;)"];
"1000913" -> "1000103"  [label="AST: "];
"1000913" -> "1000911"  [label="CFG: "];
"1000324" -> "1000913"  [label="DDG: -EFAULT"];
"1000324" -> "1000913"  [label="DDG: r"];
"1000575" -> "1000913"  [label="DDG: !kvm->arch.vpit"];
"1000575" -> "1000913"  [label="DDG: kvm->arch.vpit"];
"1000613" -> "1000913"  [label="DDG: r"];
"1000613" -> "1000913"  [label="DDG: -EFAULT"];
"1000850" -> "1000913"  [label="DDG: kvm->arch.kvmclock_offset"];
"1000850" -> "1000913"  [label="DDG: delta"];
"1000641" -> "1000913"  [label="DDG: kvm_vm_ioctl_set_pit(kvm, &u.ps)"];
"1000641" -> "1000913"  [label="DDG: r"];
"1000453" -> "1000913"  [label="DDG: memdup_user(argp, sizeof(*chip))"];
"1000359" -> "1000913"  [label="DDG: kvm_create_pit(kvm, u.pit_config.flags)"];
"1000359" -> "1000913"  [label="DDG: kvm->arch.vpit"];
"1000158" -> "1000913"  [label="DDG: kvm"];
"1000158" -> "1000913"  [label="DDG: ident_addr"];
"1000115" -> "1000913"  [label="DDG: (void __user *)arg"];
"1000115" -> "1000913"  [label="DDG: argp"];
"1000355" -> "1000913"  [label="DDG: r"];
"1000355" -> "1000913"  [label="DDG: -ENOMEM"];
"1000308" -> "1000913"  [label="DDG: &kvm->lock"];
"1000308" -> "1000913"  [label="DDG: mutex_unlock(&kvm->lock)"];
"1000186" -> "1000913"  [label="DDG: mutex_lock(&kvm->lock)"];
"1000524" -> "1000913"  [label="DDG: chip"];
"1000692" -> "1000913"  [label="DDG: u.ps2"];
"1000532" -> "1000913"  [label="DDG: irqchip_in_kernel(kvm)"];
"1000532" -> "1000913"  [label="DDG: !irqchip_in_kernel(kvm)"];
"1000329" -> "1000913"  [label="DDG: argp"];
"1000329" -> "1000913"  [label="DDG: copy_from_user(&u.pit_config, argp,\n\t\t\t\t   sizeof(struct kvm_pit_config))"];
"1000329" -> "1000913"  [label="DDG: &u.pit_config"];
"1000339" -> "1000913"  [label="DDG: mutex_lock(&kvm->slots_lock)"];
"1000297" -> "1000913"  [label="DDG: &kvm->irq_lock"];
"1000297" -> "1000913"  [label="DDG: mutex_unlock(&kvm->irq_lock)"];
"1000754" -> "1000913"  [label="DDG: copy_from_user(&control, argp, sizeof(control))"];
"1000754" -> "1000913"  [label="DDG: argp"];
"1000754" -> "1000913"  [label="DDG: &control"];
"1000629" -> "1000913"  [label="DDG: r"];
"1000629" -> "1000913"  [label="DDG: -ENXIO"];
"1000548" -> "1000913"  [label="DDG: kfree(chip)"];
"1000548" -> "1000913"  [label="DDG: chip"];
"1000814" -> "1000913"  [label="DDG: -EFAULT"];
"1000814" -> "1000913"  [label="DDG: r"];
"1000708" -> "1000913"  [label="DDG: &u.ps2"];
"1000708" -> "1000913"  [label="DDG: copy_from_user(&u.ps2, argp, sizeof(u.ps2))"];
"1000708" -> "1000913"  [label="DDG: argp"];
"1000681" -> "1000913"  [label="DDG: r"];
"1000681" -> "1000913"  [label="DDG: -EFAULT"];
"1000461" -> "1000913"  [label="DDG: IS_ERR(chip)"];
"1000224" -> "1000913"  [label="DDG: r"];
"1000224" -> "1000913"  [label="DDG: kvm_ioapic_init(kvm)"];
"1000397" -> "1000913"  [label="DDG: copy_from_user(&irq_event, argp, sizeof irq_event)"];
"1000397" -> "1000913"  [label="DDG: &irq_event"];
"1000397" -> "1000913"  [label="DDG: argp"];
"1000170" -> "1000913"  [label="DDG: arg"];
"1000170" -> "1000913"  [label="DDG: kvm"];
"1000749" -> "1000913"  [label="DDG: -EFAULT"];
"1000749" -> "1000913"  [label="DDG: r"];
"1000866" -> "1000913"  [label="DDG: user_ns.clock"];
"1000866" -> "1000913"  [label="DDG: kvm->arch.kvmclock_offset + now_ns"];
"1000838" -> "1000913"  [label="DDG: local_irq_disable()"];
"1000724" -> "1000913"  [label="DDG: !kvm->arch.vpit"];
"1000724" -> "1000913"  [label="DDG: kvm->arch.vpit"];
"1000392" -> "1000913"  [label="DDG: -EFAULT"];
"1000392" -> "1000913"  [label="DDG: r"];
"1000849" -> "1000913"  [label="DDG: local_irq_enable()"];
"1000663" -> "1000913"  [label="DDG: !kvm->arch.vpit"];
"1000663" -> "1000913"  [label="DDG: kvm->arch.vpit"];
"1000250" -> "1000913"  [label="DDG: kvm"];
"1000250" -> "1000913"  [label="DDG: &vpic->dev_eclr"];
"1000250" -> "1000913"  [label="DDG: KVM_PIO_BUS"];
"1000250" -> "1000913"  [label="DDG: kvm_io_bus_unregister_dev(kvm, KVM_PIO_BUS,\n\t\t\t\t\t\t\t  &vpic->dev_eclr)"];
"1000618" -> "1000913"  [label="DDG: argp"];
"1000618" -> "1000913"  [label="DDG: copy_from_user(&u.ps, argp, sizeof u.ps)"];
"1000618" -> "1000913"  [label="DDG: &u.ps"];
"1000683" -> "1000913"  [label="DDG: EFAULT"];
"1000193" -> "1000913"  [label="DDG: EEXIST"];
"1000898" -> "1000913"  [label="DDG: argp"];
"1000898" -> "1000913"  [label="DDG: copy_to_user(argp, &user_ns, sizeof(user_ns))"];
"1000898" -> "1000913"  [label="DDG: &user_ns"];
"1000570" -> "1000913"  [label="DDG: r"];
"1000570" -> "1000913"  [label="DDG: -ENXIO"];
"1000382" -> "1000913"  [label="DDG: &kvm->slots_lock"];
"1000382" -> "1000913"  [label="DDG: mutex_unlock(&kvm->slots_lock)"];
"1000598" -> "1000913"  [label="DDG: argp"];
"1000598" -> "1000913"  [label="DDG: copy_to_user(argp, &u.ps, sizeof(struct kvm_pit_state))"];
"1000598" -> "1000913"  [label="DDG: &u.ps"];
"1000826" -> "1000913"  [label="DDG: r"];
"1000826" -> "1000913"  [label="DDG: -EINVAL"];
"1000828" -> "1000913"  [label="DDG: EINVAL"];
"1000404" -> "1000913"  [label="DDG: r"];
"1000404" -> "1000913"  [label="DDG: -ENXIO"];
"1000863" -> "1000913"  [label="DDG: get_kernel_ns()"];
"1000781" -> "1000913"  [label="DDG: argp"];
"1000781" -> "1000913"  [label="DDG: copy_from_user(&kvm->arch.xen_hvm_config, argp,\n\t\t\t\t   sizeof(struct kvm_xen_hvm_config))"];
"1000781" -> "1000913"  [label="DDG: &kvm->arch.xen_hvm_config"];
"1000433" -> "1000913"  [label="DDG: status"];
"1000433" -> "1000913"  [label="DDG: irq_event.status"];
"1000733" -> "1000913"  [label="DDG: &u.ps2"];
"1000733" -> "1000913"  [label="DDG: kvm"];
"1000522" -> "1000913"  [label="DDG: PTR_ERR(chip)"];
"1000522" -> "1000913"  [label="DDG: r"];
"1000883" -> "1000913"  [label="DDG: memset(&user_ns.pad, 0, sizeof(user_ns.pad))"];
"1000883" -> "1000913"  [label="DDG: &user_ns.pad"];
"1000761" -> "1000913"  [label="DDG: r"];
"1000761" -> "1000913"  [label="DDG: kvm_vm_ioctl_reinject(kvm, &control)"];
"1000425" -> "1000913"  [label="DDG: KVM_IRQ_LINE_STATUS"];
"1000425" -> "1000913"  [label="DDG: ioctl"];
"1000425" -> "1000913"  [label="DDG: ioctl == KVM_IRQ_LINE_STATUS"];
"1000714" -> "1000913"  [label="DDG: u.ps2"];
"1000561" -> "1000913"  [label="DDG: &u.ps"];
"1000561" -> "1000913"  [label="DDG: argp"];
"1000561" -> "1000913"  [label="DDG: copy_from_user(&u.ps, argp, sizeof(struct kvm_pit_state))"];
"1000488" -> "1000913"  [label="DDG: EFAULT"];
"1000631" -> "1000913"  [label="DDG: ENXIO"];
"1000658" -> "1000913"  [label="DDG: -ENXIO"];
"1000658" -> "1000913"  [label="DDG: r"];
"1000842" -> "1000913"  [label="DDG: user_ns.clock - now_ns"];
"1000593" -> "1000913"  [label="DDG: -EFAULT"];
"1000593" -> "1000913"  [label="DDG: r"];
"1000236" -> "1000913"  [label="DDG: kvm_io_bus_unregister_dev(kvm, KVM_PIO_BUS,\n\t\t\t\t\t\t\t  &vpic->dev_master)"];
"1000236" -> "1000913"  [label="DDG: &vpic->dev_master"];
"1000464" -> "1000913"  [label="DDG: r"];
"1000464" -> "1000913"  [label="DDG: PTR_ERR(chip)"];
"1000275" -> "1000913"  [label="DDG: smp_wmb()"];
"1000511" -> "1000913"  [label="DDG: memdup_user(argp, sizeof(*chip))"];
"1000168" -> "1000913"  [label="DDG: r"];
"1000168" -> "1000913"  [label="DDG: kvm_vm_ioctl_set_nr_mmu_pages(kvm, arg)"];
"1000893" -> "1000913"  [label="DDG: -EFAULT"];
"1000893" -> "1000913"  [label="DDG: r"];
"1000471" -> "1000913"  [label="DDG: ENXIO"];
"1000293" -> "1000913"  [label="DDG: kvm_ioapic_destroy(kvm)"];
"1000792" -> "1000913"  [label="DDG: r"];
"1000792" -> "1000913"  [label="DDG: -EINVAL"];
"1000295" -> "1000913"  [label="DDG: kvm"];
"1000295" -> "1000913"  [label="DDG: kvm_destroy_pic(kvm)"];
"1000513" -> "1000913"  [label="DDG: argp"];
"1000215" -> "1000913"  [label="DDG: ENOMEM"];
"1000643" -> "1000913"  [label="DDG: kvm"];
"1000643" -> "1000913"  [label="DDG: &u.ps"];
"1000409" -> "1000913"  [label="DDG: irqchip_in_kernel(kvm)"];
"1000409" -> "1000913"  [label="DDG: kvm"];
"1000178" -> "1000913"  [label="DDG: r"];
"1000178" -> "1000913"  [label="DDG: kvm_vm_ioctl_get_nr_mmu_pages(kvm)"];
"1000486" -> "1000913"  [label="DDG: -EFAULT"];
"1000486" -> "1000913"  [label="DDG: r"];
"1000302" -> "1000913"  [label="DDG: &kvm->slots_lock"];
"1000302" -> "1000913"  [label="DDG: mutex_unlock(&kvm->slots_lock)"];
"1000582" -> "1000913"  [label="DDG: r"];
"1000582" -> "1000913"  [label="DDG: kvm_vm_ioctl_get_pit(kvm, &u.ps)"];
"1000104" -> "1000913"  [label="DDG: filp"];
"1000556" -> "1000913"  [label="DDG: r"];
"1000556" -> "1000913"  [label="DDG: -EFAULT"];
"1000439" -> "1000913"  [label="DDG: argp"];
"1000439" -> "1000913"  [label="DDG: &irq_event"];
"1000439" -> "1000913"  [label="DDG: copy_to_user(argp, &irq_event,\n\t\t\t\t\t\t\tsizeof irq_event)"];
"1000527" -> "1000913"  [label="DDG: r"];
"1000527" -> "1000913"  [label="DDG: -ENXIO"];
"1000823" -> "1000913"  [label="DDG: user_ns"];
"1000805" -> "1000913"  [label="DDG: r"];
"1000315" -> "1000913"  [label="DDG: u.pit_config.flags"];
"1000315" -> "1000913"  [label="DDG: KVM_PIT_SPEAKER_DUMMY"];
"1000105" -> "1000913"  [label="DDG: ioctl"];
"1000816" -> "1000913"  [label="DDG: EFAULT"];
"1000905" -> "1000913"  [label="DDG: r"];
"1000870" -> "1000913"  [label="DDG: kvm->arch.kvmclock_offset"];
"1000870" -> "1000913"  [label="DDG: now_ns"];
"1000217" -> "1000913"  [label="DDG: kvm_create_pic(kvm)"];
"1000217" -> "1000913"  [label="DDG: vpic"];
"1000660" -> "1000913"  [label="DDG: ENXIO"];
"1000502" -> "1000913"  [label="DDG: chip"];
"1000502" -> "1000913"  [label="DDG: kfree(chip)"];
"1000213" -> "1000913"  [label="DDG: r"];
"1000213" -> "1000913"  [label="DDG: -ENOMEM"];
"1000401" -> "1000913"  [label="DDG: irq_event"];
"1000406" -> "1000913"  [label="DDG: ENXIO"];
"1000121" -> "1000913"  [label="DDG: -ENOTTY"];
"1000121" -> "1000913"  [label="DDG: r"];
"1000130" -> "1000913"  [label="DDG: kvm_vm_ioctl_set_tss_addr(kvm, arg)"];
"1000819" -> "1000913"  [label="DDG: &user_ns"];
"1000819" -> "1000913"  [label="DDG: copy_from_user(&user_ns, argp, sizeof(user_ns))"];
"1000819" -> "1000913"  [label="DDG: argp"];
"1000466" -> "1000913"  [label="DDG: chip"];
"1000615" -> "1000913"  [label="DDG: EFAULT"];
"1000268" -> "1000913"  [label="DDG: kvm->arch.vpic"];
"1000268" -> "1000913"  [label="DDG: vpic"];
"1000149" -> "1000913"  [label="DDG: argp"];
"1000149" -> "1000913"  [label="DDG: copy_from_user(&ident_addr, argp, sizeof ident_addr)"];
"1000149" -> "1000913"  [label="DDG: &ident_addr"];
"1000794" -> "1000913"  [label="DDG: EINVAL"];
"1000607" -> "1000913"  [label="DDG: r"];
"1000413" -> "1000913"  [label="DDG: status"];
"1000413" -> "1000913"  [label="DDG: kvm_set_irq(kvm, KVM_USERSPACE_IRQ_SOURCE_ID,\n\t\t\t\t\tirq_event.irq, irq_event.level)"];
"1000156" -> "1000913"  [label="DDG: kvm_vm_ioctl_set_identity_map_addr(kvm, ident_addr)"];
"1000519" -> "1000913"  [label="DDG: IS_ERR(chip)"];
"1000889" -> "1000913"  [label="DDG: user_ns.pad"];
"1000132" -> "1000913"  [label="DDG: arg"];
"1000132" -> "1000913"  [label="DDG: kvm"];
"1000475" -> "1000913"  [label="DDG: kvm"];
"1000595" -> "1000913"  [label="DDG: EFAULT"];
"1000180" -> "1000913"  [label="DDG: kvm"];
"1000776" -> "1000913"  [label="DDG: r"];
"1000776" -> "1000913"  [label="DDG: -EFAULT"];
"1000670" -> "1000913"  [label="DDG: kvm_vm_ioctl_get_pit2(kvm, &u.ps2)"];
"1000670" -> "1000913"  [label="DDG: r"];
"1000584" -> "1000913"  [label="DDG: &u.ps"];
"1000584" -> "1000913"  [label="DDG: kvm"];
"1000474" -> "1000913"  [label="DDG: !irqchip_in_kernel(kvm)"];
"1000474" -> "1000913"  [label="DDG: irqchip_in_kernel(kvm)"];
"1000494" -> "1000913"  [label="DDG: *chip"];
"1000672" -> "1000913"  [label="DDG: &u.ps2"];
"1000672" -> "1000913"  [label="DDG: kvm"];
"1000378" -> "1000913"  [label="DDG: r"];
"1000478" -> "1000913"  [label="DDG: r"];
"1000478" -> "1000913"  [label="DDG: kvm_vm_ioctl_get_irqchip(kvm, chip)"];
"1000202" -> "1000913"  [label="DDG: r"];
"1000202" -> "1000913"  [label="DDG: -EINVAL"];
"1000346" -> "1000913"  [label="DDG: EEXIST"];
"1000262" -> "1000913"  [label="DDG: vpic"];
"1000262" -> "1000913"  [label="DDG: kfree(vpic)"];
"1000446" -> "1000913"  [label="DDG: r"];
"1000719" -> "1000913"  [label="DDG: -ENXIO"];
"1000719" -> "1000913"  [label="DDG: r"];
"1000515" -> "1000913"  [label="DDG: *chip"];
"1000652" -> "1000913"  [label="DDG: r"];
"1000207" -> "1000913"  [label="DDG: &kvm->online_vcpus"];
"1000207" -> "1000913"  [label="DDG: atomic_read(&kvm->online_vcpus)"];
"1000498" -> "1000913"  [label="DDG: r"];
"1000257" -> "1000913"  [label="DDG: &kvm->slots_lock"];
"1000257" -> "1000913"  [label="DDG: mutex_unlock(&kvm->slots_lock)"];
"1000491" -> "1000913"  [label="DDG: copy_to_user(argp, chip, sizeof *chip)"];
"1000491" -> "1000913"  [label="DDG: argp"];
"1000357" -> "1000913"  [label="DDG: ENOMEM"];
"1000431" -> "1000913"  [label="DDG: EFAULT"];
"1000705" -> "1000913"  [label="DDG: EFAULT"];
"1000686" -> "1000913"  [label="DDG: argp"];
"1000686" -> "1000913"  [label="DDG: copy_to_user(argp, &u.ps2, sizeof(u.ps2))"];
"1000686" -> "1000913"  [label="DDG: &u.ps2"];
"1000529" -> "1000913"  [label="DDG: ENXIO"];
"1000634" -> "1000913"  [label="DDG: kvm->arch.vpit"];
"1000634" -> "1000913"  [label="DDG: !kvm->arch.vpit"];
"1000558" -> "1000913"  [label="DDG: EFAULT"];
"1000703" -> "1000913"  [label="DDG: -EFAULT"];
"1000703" -> "1000913"  [label="DDG: r"];
"1000365" -> "1000913"  [label="DDG: u.pit_config.flags"];
"1000365" -> "1000913"  [label="DDG: kvm"];
"1000231" -> "1000913"  [label="DDG: mutex_lock(&kvm->slots_lock)"];
"1000844" -> "1000913"  [label="DDG: now_ns"];
"1000844" -> "1000913"  [label="DDG: user_ns.clock"];
"1000758" -> "1000913"  [label="DDG: control"];
"1000429" -> "1000913"  [label="DDG: -EFAULT"];
"1000429" -> "1000913"  [label="DDG: r"];
"1000276" -> "1000913"  [label="DDG: kvm_setup_default_irq_routing(kvm)"];
"1000276" -> "1000913"  [label="DDG: r"];
"1000415" -> "1000913"  [label="DDG: kvm"];
"1000415" -> "1000913"  [label="DDG: irq_event.irq"];
"1000415" -> "1000913"  [label="DDG: KVM_USERSPACE_IRQ_SOURCE_ID"];
"1000415" -> "1000913"  [label="DDG: irq_event.level"];
"1000742" -> "1000913"  [label="DDG: r"];
"1000624" -> "1000913"  [label="DDG: u.ps"];
"1000878" -> "1000913"  [label="DDG: user_ns.flags"];
"1000153" -> "1000913"  [label="DDG: ident_addr"];
"1000533" -> "1000913"  [label="DDG: kvm"];
"1000751" -> "1000913"  [label="DDG: EFAULT"];
"1000835" -> "1000913"  [label="DDG: r"];
"1000544" -> "1000913"  [label="DDG: r"];
"1000191" -> "1000913"  [label="DDG: -EEXIST"];
"1000191" -> "1000913"  [label="DDG: r"];
"1000109" -> "1000913"  [label="DDG: kvm"];
"1000109" -> "1000913"  [label="DDG: filp->private_data"];
"1000136" -> "1000913"  [label="DDG: r < 0"];
"1000136" -> "1000913"  [label="DDG: r"];
"1000144" -> "1000913"  [label="DDG: r"];
"1000144" -> "1000913"  [label="DDG: -EFAULT"];
"1000457" -> "1000913"  [label="DDG: *chip"];
"1000538" -> "1000913"  [label="DDG: kvm"];
"1000219" -> "1000913"  [label="DDG: kvm"];
"1000288" -> "1000913"  [label="DDG: mutex_lock(&kvm->irq_lock)"];
"1000763" -> "1000913"  [label="DDG: kvm"];
"1000763" -> "1000913"  [label="DDG: &control"];
"1000895" -> "1000913"  [label="DDG: EFAULT"];
"1000344" -> "1000913"  [label="DDG: -EEXIST"];
"1000344" -> "1000913"  [label="DDG: r"];
"1000480" -> "1000913"  [label="DDG: kvm"];
"1000721" -> "1000913"  [label="DDG: ENXIO"];
"1000469" -> "1000913"  [label="DDG: -ENXIO"];
"1000469" -> "1000913"  [label="DDG: r"];
"1000326" -> "1000913"  [label="DDG: EFAULT"];
"1000204" -> "1000913"  [label="DDG: EINVAL"];
"1000731" -> "1000913"  [label="DDG: r"];
"1000731" -> "1000913"  [label="DDG: kvm_vm_ioctl_set_pit2(kvm, &u.ps2)"];
"1000697" -> "1000913"  [label="DDG: r"];
"1000117" -> "1000913"  [label="DDG: arg"];
"1000902" -> "1000913"  [label="DDG: user_ns"];
"1000536" -> "1000913"  [label="DDG: kvm_vm_ioctl_set_irqchip(kvm, chip)"];
"1000536" -> "1000913"  [label="DDG: r"];
"1000572" -> "1000913"  [label="DDG: ENXIO"];
"1000162" -> "1000913"  [label="DDG: r"];
"1000162" -> "1000913"  [label="DDG: r < 0"];
"1000243" -> "1000913"  [label="DDG: &vpic->dev_slave"];
"1000243" -> "1000913"  [label="DDG: kvm_io_bus_unregister_dev(kvm, KVM_PIO_BUS,\n\t\t\t\t\t\t\t  &vpic->dev_slave)"];
"1000283" -> "1000913"  [label="DDG: mutex_lock(&kvm->slots_lock)"];
"1000862" -> "1000913"  [label="DDG: local_irq_disable()"];
"1000778" -> "1000913"  [label="DDG: EFAULT"];
"1000146" -> "1000913"  [label="DDG: EFAULT"];
"1000278" -> "1000913"  [label="DDG: kvm"];
"1000877" -> "1000913"  [label="DDG: local_irq_enable()"];
"1000770" -> "1000913"  [label="DDG: r"];
"1000455" -> "1000913"  [label="DDG: argp"];
"1000106" -> "1000913"  [label="DDG: arg"];
"1000443" -> "1000913"  [label="DDG: irq_event"];
"1000839" -> "1000913"  [label="DDG: get_kernel_ns()"];
"1000123" -> "1000913"  [label="DDG: ENOTTY"];
"1000394" -> "1000913"  [label="DDG: EFAULT"];
"1000911" -> "1000913"  [label="DDG: <RET>"];
"1000104" -> "1000103"  [label="AST: "];
"1000104" -> "1000913"  [label="DDG: filp"];
"1001147" -> "1000103"  [label="AST: "];
"1000355" -> "1000128"  [label="AST: "];
"1000355" -> "1000357"  [label="CFG: "];
"1000356" -> "1000355"  [label="AST: "];
"1000357" -> "1000355"  [label="AST: "];
"1000362" -> "1000355"  [label="CFG: "];
"1000355" -> "1000913"  [label="DDG: r"];
"1000355" -> "1000913"  [label="DDG: -ENOMEM"];
"1000357" -> "1000355"  [label="DDG: ENOMEM"];
"1000355" -> "1000911"  [label="DDG: r"];
"1000356" -> "1000355"  [label="AST: "];
"1000356" -> "1000349"  [label="CFG: "];
"1000358" -> "1000356"  [label="CFG: "];
"1000357" -> "1000355"  [label="AST: "];
"1000357" -> "1000358"  [label="CFG: "];
"1000358" -> "1000357"  [label="AST: "];
"1000355" -> "1000357"  [label="CFG: "];
"1000357" -> "1000913"  [label="DDG: ENOMEM"];
"1000357" -> "1000355"  [label="DDG: ENOMEM"];
"1000358" -> "1000357"  [label="AST: "];
"1000358" -> "1000356"  [label="CFG: "];
"1000357" -> "1000358"  [label="CFG: "];
"1000364" -> "1000360"  [label="AST: "];
"1000364" -> "1000361"  [label="CFG: "];
"1000360" -> "1000364"  [label="CFG: "];
"1000365" -> "1000359"  [label="AST: "];
"1000365" -> "1000367"  [label="CFG: "];
"1000366" -> "1000365"  [label="AST: "];
"1000367" -> "1000365"  [label="AST: "];
"1000359" -> "1000365"  [label="CFG: "];
"1000365" -> "1000913"  [label="DDG: u.pit_config.flags"];
"1000365" -> "1000913"  [label="DDG: kvm"];
"1000365" -> "1000359"  [label="DDG: kvm"];
"1000365" -> "1000359"  [label="DDG: u.pit_config.flags"];
"1000109" -> "1000365"  [label="DDG: kvm"];
"1000315" -> "1000365"  [label="DDG: u.pit_config.flags"];
"1000359" -> "1000128"  [label="AST: "];
"1000359" -> "1000365"  [label="CFG: "];
"1000360" -> "1000359"  [label="AST: "];
"1000365" -> "1000359"  [label="AST: "];
"1000375" -> "1000359"  [label="CFG: "];
"1000359" -> "1000913"  [label="DDG: kvm_create_pit(kvm, u.pit_config.flags)"];
"1000359" -> "1000913"  [label="DDG: kvm->arch.vpit"];
"1000365" -> "1000359"  [label="DDG: kvm"];
"1000365" -> "1000359"  [label="DDG: u.pit_config.flags"];
"1000360" -> "1000359"  [label="AST: "];
"1000360" -> "1000364"  [label="CFG: "];
"1000361" -> "1000360"  [label="AST: "];
"1000364" -> "1000360"  [label="AST: "];
"1000366" -> "1000360"  [label="CFG: "];
"1000361" -> "1000360"  [label="AST: "];
"1000361" -> "1000363"  [label="CFG: "];
"1000362" -> "1000361"  [label="AST: "];
"1000363" -> "1000361"  [label="AST: "];
"1000364" -> "1000361"  [label="CFG: "];
"1000362" -> "1000361"  [label="AST: "];
"1000362" -> "1000355"  [label="CFG: "];
"1000363" -> "1000362"  [label="CFG: "];
"1000366" -> "1000365"  [label="AST: "];
"1000366" -> "1000360"  [label="CFG: "];
"1000369" -> "1000366"  [label="CFG: "];
"1000367" -> "1000365"  [label="AST: "];
"1000367" -> "1000371"  [label="CFG: "];
"1000368" -> "1000367"  [label="AST: "];
"1000371" -> "1000367"  [label="AST: "];
"1000365" -> "1000367"  [label="CFG: "];
"1000368" -> "1000367"  [label="AST: "];
"1000368" -> "1000370"  [label="CFG: "];
"1000369" -> "1000368"  [label="AST: "];
"1000370" -> "1000368"  [label="AST: "];
"1000371" -> "1000368"  [label="CFG: "];
"1000369" -> "1000368"  [label="AST: "];
"1000369" -> "1000366"  [label="CFG: "];
"1000370" -> "1000369"  [label="CFG: "];
"1000370" -> "1000368"  [label="AST: "];
"1000370" -> "1000369"  [label="CFG: "];
"1000368" -> "1000370"  [label="CFG: "];
"1000371" -> "1000367"  [label="AST: "];
"1000371" -> "1000368"  [label="CFG: "];
"1000367" -> "1000371"  [label="CFG: "];
"1000363" -> "1000361"  [label="AST: "];
"1000363" -> "1000362"  [label="CFG: "];
"1000361" -> "1000363"  [label="CFG: "];
"1000376" -> "1000374"  [label="AST: "];
"1000376" -> "1000375"  [label="CFG: "];
"1000374" -> "1000376"  [label="CFG: "];
"1000377" -> "1000373"  [label="AST: "];
"1000377" -> "1000374"  [label="CFG: "];
"1000373" -> "1000377"  [label="CFG: "];
"1000372" -> "1000128"  [label="AST: "];
"1000373" -> "1000372"  [label="AST: "];
"1000378" -> "1000372"  [label="AST: "];
"1000373" -> "1000372"  [label="AST: "];
"1000373" -> "1000377"  [label="CFG: "];
"1000374" -> "1000373"  [label="AST: "];
"1000377" -> "1000373"  [label="AST: "];
"1000379" -> "1000373"  [label="CFG: "];
"1000381" -> "1000373"  [label="CFG: "];
"1000374" -> "1000373"  [label="AST: "];
"1000374" -> "1000376"  [label="CFG: "];
"1000375" -> "1000374"  [label="AST: "];
"1000376" -> "1000374"  [label="AST: "];
"1000377" -> "1000374"  [label="CFG: "];
"1000375" -> "1000374"  [label="AST: "];
"1000375" -> "1000359"  [label="CFG: "];
"1000376" -> "1000375"  [label="CFG: "];
"1000378" -> "1000372"  [label="AST: "];
"1000378" -> "1000380"  [label="CFG: "];
"1000379" -> "1000378"  [label="AST: "];
"1000380" -> "1000378"  [label="AST: "];
"1000381" -> "1000378"  [label="CFG: "];
"1000378" -> "1000913"  [label="DDG: r"];
"1000378" -> "1000911"  [label="DDG: r"];
"1000379" -> "1000378"  [label="AST: "];
"1000379" -> "1000373"  [label="CFG: "];
"1000380" -> "1000379"  [label="CFG: "];
"1000380" -> "1000378"  [label="AST: "];
"1000380" -> "1000379"  [label="CFG: "];
"1000378" -> "1000380"  [label="CFG: "];
"1000381" -> "1000128"  [label="AST: "];
"1000381" -> "1000378"  [label="CFG: "];
"1000381" -> "1000373"  [label="CFG: "];
"1000381" -> "1000354"  [label="CFG: "];
"1000385" -> "1000381"  [label="CFG: "];
"1000383" -> "1000382"  [label="AST: "];
"1000383" -> "1000384"  [label="CFG: "];
"1000384" -> "1000383"  [label="AST: "];
"1000382" -> "1000383"  [label="CFG: "];
"1000384" -> "1000383"  [label="AST: "];
"1000384" -> "1000386"  [label="CFG: "];
"1000385" -> "1000384"  [label="AST: "];
"1000386" -> "1000384"  [label="AST: "];
"1000383" -> "1000384"  [label="CFG: "];
"1000385" -> "1000384"  [label="AST: "];
"1000385" -> "1000381"  [label="CFG: "];
"1000386" -> "1000385"  [label="CFG: "];
"1000382" -> "1000128"  [label="AST: "];
"1000382" -> "1000383"  [label="CFG: "];
"1000383" -> "1000382"  [label="AST: "];
"1000387" -> "1000382"  [label="CFG: "];
"1000382" -> "1000913"  [label="DDG: &kvm->slots_lock"];
"1000382" -> "1000913"  [label="DDG: mutex_unlock(&kvm->slots_lock)"];
"1000339" -> "1000382"  [label="DDG: &kvm->slots_lock"];
"1000386" -> "1000384"  [label="AST: "];
"1000386" -> "1000385"  [label="CFG: "];
"1000384" -> "1000386"  [label="CFG: "];
"1000387" -> "1000128"  [label="AST: "];
"1000387" -> "1000382"  [label="CFG: "];
"1000910" -> "1000387"  [label="CFG: "];
"1000388" -> "1000128"  [label="AST: "];
"1000388" -> "1000127"  [label="CFG: "];
"1000389" -> "1000388"  [label="CFG: "];
"1000389" -> "1000128"  [label="AST: "];
"1000389" -> "1000127"  [label="CFG: "];
"1000389" -> "1000388"  [label="CFG: "];
"1000393" -> "1000389"  [label="CFG: "];
"1000390" -> "1000128"  [label="AST: "];
"1000391" -> "1000390"  [label="AST: "];
"1000392" -> "1000390"  [label="AST: "];
"1000396" -> "1000390"  [label="AST: "];
"1000404" -> "1000390"  [label="AST: "];
"1000408" -> "1000390"  [label="AST: "];
"1000449" -> "1000390"  [label="AST: "];
"1000392" -> "1000390"  [label="AST: "];
"1000392" -> "1000394"  [label="CFG: "];
"1000393" -> "1000392"  [label="AST: "];
"1000394" -> "1000392"  [label="AST: "];
"1000399" -> "1000392"  [label="CFG: "];
"1000392" -> "1000913"  [label="DDG: -EFAULT"];
"1000392" -> "1000913"  [label="DDG: r"];
"1000394" -> "1000392"  [label="DDG: EFAULT"];
"1000392" -> "1000911"  [label="DDG: r"];
"1000393" -> "1000392"  [label="AST: "];
"1000393" -> "1000389"  [label="CFG: "];
"1000395" -> "1000393"  [label="CFG: "];
"1000394" -> "1000392"  [label="AST: "];
"1000394" -> "1000395"  [label="CFG: "];
"1000395" -> "1000394"  [label="AST: "];
"1000392" -> "1000394"  [label="CFG: "];
"1000394" -> "1000913"  [label="DDG: EFAULT"];
"1000394" -> "1000392"  [label="DDG: EFAULT"];
"1000394" -> "1000431"  [label="DDG: EFAULT"];
"1000395" -> "1000394"  [label="AST: "];
"1000395" -> "1000393"  [label="CFG: "];
"1000394" -> "1000395"  [label="CFG: "];
"1000396" -> "1000390"  [label="AST: "];
"1000397" -> "1000396"  [label="AST: "];
"1000403" -> "1000396"  [label="AST: "];
"1000398" -> "1000397"  [label="AST: "];
"1000398" -> "1000399"  [label="CFG: "];
"1000399" -> "1000398"  [label="AST: "];
"1000400" -> "1000398"  [label="CFG: "];
"1000399" -> "1000398"  [label="AST: "];
"1000399" -> "1000392"  [label="CFG: "];
"1000398" -> "1000399"  [label="CFG: "];
"1000400" -> "1000397"  [label="AST: "];
"1000400" -> "1000398"  [label="CFG: "];
"1000402" -> "1000400"  [label="CFG: "];
"1000401" -> "1000397"  [label="AST: "];
"1000401" -> "1000402"  [label="CFG: "];
"1000402" -> "1000401"  [label="AST: "];
"1000397" -> "1000401"  [label="CFG: "];
"1000401" -> "1000913"  [label="DDG: irq_event"];
"1000402" -> "1000401"  [label="AST: "];
"1000402" -> "1000400"  [label="CFG: "];
"1000401" -> "1000402"  [label="CFG: "];
"1000397" -> "1000396"  [label="AST: "];
"1000397" -> "1000401"  [label="CFG: "];
"1000398" -> "1000397"  [label="AST: "];
"1000400" -> "1000397"  [label="AST: "];
"1000401" -> "1000397"  [label="AST: "];
"1000403" -> "1000397"  [label="CFG: "];
"1000405" -> "1000397"  [label="CFG: "];
"1000397" -> "1000913"  [label="DDG: copy_from_user(&irq_event, argp, sizeof irq_event)"];
"1000397" -> "1000913"  [label="DDG: &irq_event"];
"1000397" -> "1000913"  [label="DDG: argp"];
"1000115" -> "1000397"  [label="DDG: argp"];
"1000397" -> "1000439"  [label="DDG: argp"];
"1000397" -> "1000439"  [label="DDG: &irq_event"];
"1000403" -> "1000396"  [label="AST: "];
"1000403" -> "1000397"  [label="CFG: "];
"1000910" -> "1000403"  [label="CFG: "];
"1000404" -> "1000390"  [label="AST: "];
"1000404" -> "1000406"  [label="CFG: "];
"1000405" -> "1000404"  [label="AST: "];
"1000406" -> "1000404"  [label="AST: "];
"1000410" -> "1000404"  [label="CFG: "];
"1000404" -> "1000913"  [label="DDG: r"];
"1000404" -> "1000913"  [label="DDG: -ENXIO"];
"1000406" -> "1000404"  [label="DDG: ENXIO"];
"1000404" -> "1000911"  [label="DDG: r"];
"1000405" -> "1000404"  [label="AST: "];
"1000405" -> "1000397"  [label="CFG: "];
"1000407" -> "1000405"  [label="CFG: "];
"1000406" -> "1000404"  [label="AST: "];
"1000406" -> "1000407"  [label="CFG: "];
"1000407" -> "1000406"  [label="AST: "];
"1000404" -> "1000406"  [label="CFG: "];
"1000406" -> "1000913"  [label="DDG: ENXIO"];
"1000406" -> "1000404"  [label="DDG: ENXIO"];
"1000407" -> "1000406"  [label="AST: "];
"1000407" -> "1000405"  [label="CFG: "];
"1000406" -> "1000407"  [label="CFG: "];
"1000408" -> "1000390"  [label="AST: "];
"1000409" -> "1000408"  [label="AST: "];
"1000411" -> "1000408"  [label="AST: "];
"1000410" -> "1000409"  [label="AST: "];
"1000410" -> "1000404"  [label="CFG: "];
"1000409" -> "1000410"  [label="CFG: "];
"1000409" -> "1000408"  [label="AST: "];
"1000409" -> "1000410"  [label="CFG: "];
"1000410" -> "1000409"  [label="AST: "];
"1000414" -> "1000409"  [label="CFG: "];
"1000449" -> "1000409"  [label="CFG: "];
"1000409" -> "1000913"  [label="DDG: irqchip_in_kernel(kvm)"];
"1000409" -> "1000913"  [label="DDG: kvm"];
"1000109" -> "1000409"  [label="DDG: kvm"];
"1000409" -> "1000415"  [label="DDG: kvm"];
"1000411" -> "1000408"  [label="AST: "];
"1000412" -> "1000411"  [label="AST: "];
"1000413" -> "1000411"  [label="AST: "];
"1000424" -> "1000411"  [label="AST: "];
"1000446" -> "1000411"  [label="AST: "];
"1000415" -> "1000413"  [label="AST: "];
"1000415" -> "1000421"  [label="CFG: "];
"1000416" -> "1000415"  [label="AST: "];
"1000417" -> "1000415"  [label="AST: "];
"1000418" -> "1000415"  [label="AST: "];
"1000421" -> "1000415"  [label="AST: "];
"1000413" -> "1000415"  [label="CFG: "];
"1000415" -> "1000913"  [label="DDG: kvm"];
"1000415" -> "1000913"  [label="DDG: irq_event.irq"];
"1000415" -> "1000913"  [label="DDG: KVM_USERSPACE_IRQ_SOURCE_ID"];
"1000415" -> "1000913"  [label="DDG: irq_event.level"];
"1000415" -> "1000413"  [label="DDG: kvm"];
"1000415" -> "1000413"  [label="DDG: KVM_USERSPACE_IRQ_SOURCE_ID"];
"1000415" -> "1000413"  [label="DDG: irq_event.irq"];
"1000415" -> "1000413"  [label="DDG: irq_event.level"];
"1000409" -> "1000415"  [label="DDG: kvm"];
"1000416" -> "1000415"  [label="AST: "];
"1000416" -> "1000414"  [label="CFG: "];
"1000417" -> "1000416"  [label="CFG: "];
"1000417" -> "1000415"  [label="AST: "];
"1000417" -> "1000416"  [label="CFG: "];
"1000419" -> "1000417"  [label="CFG: "];
"1000413" -> "1000411"  [label="AST: "];
"1000413" -> "1000415"  [label="CFG: "];
"1000414" -> "1000413"  [label="AST: "];
"1000415" -> "1000413"  [label="AST: "];
"1000426" -> "1000413"  [label="CFG: "];
"1000413" -> "1000913"  [label="DDG: status"];
"1000413" -> "1000913"  [label="DDG: kvm_set_irq(kvm, KVM_USERSPACE_IRQ_SOURCE_ID,\n\t\t\t\t\tirq_event.irq, irq_event.level)"];
"1000415" -> "1000413"  [label="DDG: kvm"];
"1000415" -> "1000413"  [label="DDG: KVM_USERSPACE_IRQ_SOURCE_ID"];
"1000415" -> "1000413"  [label="DDG: irq_event.irq"];
"1000415" -> "1000413"  [label="DDG: irq_event.level"];
"1000413" -> "1000433"  [label="DDG: status"];
"1000414" -> "1000413"  [label="AST: "];
"1000414" -> "1000409"  [label="CFG: "];
"1000416" -> "1000414"  [label="CFG: "];
"1000420" -> "1000418"  [label="AST: "];
"1000420" -> "1000419"  [label="CFG: "];
"1000418" -> "1000420"  [label="CFG: "];
"1000421" -> "1000415"  [label="AST: "];
"1000421" -> "1000423"  [label="CFG: "];
"1000422" -> "1000421"  [label="AST: "];
"1000423" -> "1000421"  [label="AST: "];
"1000415" -> "1000421"  [label="CFG: "];
"1000422" -> "1000421"  [label="AST: "];
"1000422" -> "1000418"  [label="CFG: "];
"1000423" -> "1000422"  [label="CFG: "];
"1000423" -> "1000421"  [label="AST: "];
"1000423" -> "1000422"  [label="CFG: "];
"1000421" -> "1000423"  [label="CFG: "];
"1000418" -> "1000415"  [label="AST: "];
"1000418" -> "1000420"  [label="CFG: "];
"1000419" -> "1000418"  [label="AST: "];
"1000420" -> "1000418"  [label="AST: "];
"1000422" -> "1000418"  [label="CFG: "];
"1000419" -> "1000418"  [label="AST: "];
"1000419" -> "1000417"  [label="CFG: "];
"1000420" -> "1000419"  [label="CFG: "];
"1000427" -> "1000425"  [label="AST: "];
"1000427" -> "1000426"  [label="CFG: "];
"1000425" -> "1000427"  [label="CFG: "];
"1000424" -> "1000411"  [label="AST: "];
"1000425" -> "1000424"  [label="AST: "];
"1000428" -> "1000424"  [label="AST: "];
"1000428" -> "1000424"  [label="AST: "];
"1000429" -> "1000428"  [label="AST: "];
"1000433" -> "1000428"  [label="AST: "];
"1000438" -> "1000428"  [label="AST: "];
"1000425" -> "1000424"  [label="AST: "];
"1000425" -> "1000427"  [label="CFG: "];
"1000426" -> "1000425"  [label="AST: "];
"1000427" -> "1000425"  [label="AST: "];
"1000430" -> "1000425"  [label="CFG: "];
"1000447" -> "1000425"  [label="CFG: "];
"1000425" -> "1000913"  [label="DDG: KVM_IRQ_LINE_STATUS"];
"1000425" -> "1000913"  [label="DDG: ioctl"];
"1000425" -> "1000913"  [label="DDG: ioctl == KVM_IRQ_LINE_STATUS"];
"1000105" -> "1000425"  [label="DDG: ioctl"];
"1000426" -> "1000425"  [label="AST: "];
"1000426" -> "1000413"  [label="CFG: "];
"1000427" -> "1000426"  [label="CFG: "];
"1000429" -> "1000428"  [label="AST: "];
"1000429" -> "1000431"  [label="CFG: "];
"1000430" -> "1000429"  [label="AST: "];
"1000431" -> "1000429"  [label="AST: "];
"1000435" -> "1000429"  [label="CFG: "];
"1000429" -> "1000913"  [label="DDG: -EFAULT"];
"1000429" -> "1000913"  [label="DDG: r"];
"1000431" -> "1000429"  [label="DDG: EFAULT"];
"1000429" -> "1000911"  [label="DDG: r"];
"1000430" -> "1000429"  [label="AST: "];
"1000430" -> "1000425"  [label="CFG: "];
"1000432" -> "1000430"  [label="CFG: "];
"1000431" -> "1000429"  [label="AST: "];
"1000431" -> "1000432"  [label="CFG: "];
"1000432" -> "1000431"  [label="AST: "];
"1000429" -> "1000431"  [label="CFG: "];
"1000431" -> "1000913"  [label="DDG: EFAULT"];
"1000431" -> "1000429"  [label="DDG: EFAULT"];
"1000394" -> "1000431"  [label="DDG: EFAULT"];
"1000432" -> "1000431"  [label="AST: "];
"1000432" -> "1000430"  [label="CFG: "];
"1000431" -> "1000432"  [label="CFG: "];
"1000436" -> "1000434"  [label="AST: "];
"1000436" -> "1000435"  [label="CFG: "];
"1000434" -> "1000436"  [label="CFG: "];
"1000437" -> "1000433"  [label="AST: "];
"1000437" -> "1000434"  [label="CFG: "];
"1000433" -> "1000437"  [label="CFG: "];
"1000433" -> "1000428"  [label="AST: "];
"1000433" -> "1000437"  [label="CFG: "];
"1000434" -> "1000433"  [label="AST: "];
"1000437" -> "1000433"  [label="AST: "];
"1000440" -> "1000433"  [label="CFG: "];
"1000433" -> "1000913"  [label="DDG: status"];
"1000433" -> "1000913"  [label="DDG: irq_event.status"];
"1000413" -> "1000433"  [label="DDG: status"];
"1000434" -> "1000433"  [label="AST: "];
"1000434" -> "1000436"  [label="CFG: "];
"1000435" -> "1000434"  [label="AST: "];
"1000436" -> "1000434"  [label="AST: "];
"1000437" -> "1000434"  [label="CFG: "];
"1000435" -> "1000434"  [label="AST: "];
"1000435" -> "1000429"  [label="CFG: "];
"1000436" -> "1000435"  [label="CFG: "];
"1000440" -> "1000439"  [label="AST: "];
"1000440" -> "1000433"  [label="CFG: "];
"1000442" -> "1000440"  [label="CFG: "];
"1000441" -> "1000439"  [label="AST: "];
"1000441" -> "1000442"  [label="CFG: "];
"1000442" -> "1000441"  [label="AST: "];
"1000444" -> "1000441"  [label="CFG: "];
"1000442" -> "1000441"  [label="AST: "];
"1000442" -> "1000440"  [label="CFG: "];
"1000441" -> "1000442"  [label="CFG: "];
"1000438" -> "1000428"  [label="AST: "];
"1000439" -> "1000438"  [label="AST: "];
"1000445" -> "1000438"  [label="AST: "];
"1000439" -> "1000438"  [label="AST: "];
"1000439" -> "1000443"  [label="CFG: "];
"1000440" -> "1000439"  [label="AST: "];
"1000441" -> "1000439"  [label="AST: "];
"1000443" -> "1000439"  [label="AST: "];
"1000445" -> "1000439"  [label="CFG: "];
"1000447" -> "1000439"  [label="CFG: "];
"1000439" -> "1000913"  [label="DDG: argp"];
"1000439" -> "1000913"  [label="DDG: &irq_event"];
"1000439" -> "1000913"  [label="DDG: copy_to_user(argp, &irq_event,\n\t\t\t\t\t\t\tsizeof irq_event)"];
"1000397" -> "1000439"  [label="DDG: argp"];
"1000397" -> "1000439"  [label="DDG: &irq_event"];
"1000444" -> "1000443"  [label="AST: "];
"1000444" -> "1000441"  [label="CFG: "];
"1000443" -> "1000444"  [label="CFG: "];
"1000443" -> "1000439"  [label="AST: "];
"1000443" -> "1000444"  [label="CFG: "];
"1000444" -> "1000443"  [label="AST: "];
"1000439" -> "1000443"  [label="CFG: "];
"1000443" -> "1000913"  [label="DDG: irq_event"];
"1000445" -> "1000438"  [label="AST: "];
"1000445" -> "1000439"  [label="CFG: "];
"1000910" -> "1000445"  [label="CFG: "];
"1000446" -> "1000411"  [label="AST: "];
"1000446" -> "1000448"  [label="CFG: "];
"1000447" -> "1000446"  [label="AST: "];
"1000448" -> "1000446"  [label="AST: "];
"1000449" -> "1000446"  [label="CFG: "];
"1000446" -> "1000913"  [label="DDG: r"];
"1000446" -> "1000911"  [label="DDG: r"];
"1000447" -> "1000446"  [label="AST: "];
"1000447" -> "1000439"  [label="CFG: "];
"1000447" -> "1000425"  [label="CFG: "];
"1000448" -> "1000447"  [label="CFG: "];
"1000448" -> "1000446"  [label="AST: "];
"1000448" -> "1000447"  [label="CFG: "];
"1000446" -> "1000448"  [label="CFG: "];
"1000449" -> "1000390"  [label="AST: "];
"1000449" -> "1000446"  [label="CFG: "];
"1000449" -> "1000409"  [label="CFG: "];
"1000910" -> "1000449"  [label="CFG: "];
"1000450" -> "1000128"  [label="AST: "];
"1000450" -> "1000127"  [label="CFG: "];
"1000454" -> "1000450"  [label="CFG: "];
"1000451" -> "1000128"  [label="AST: "];
"1000452" -> "1000451"  [label="AST: "];
"1000453" -> "1000451"  [label="AST: "];
"1000460" -> "1000451"  [label="AST: "];
"1000469" -> "1000451"  [label="AST: "];
"1000473" -> "1000451"  [label="AST: "];
"1000478" -> "1000451"  [label="AST: "];
"1000483" -> "1000451"  [label="AST: "];
"1000486" -> "1000451"  [label="AST: "];
"1000490" -> "1000451"  [label="AST: "];
"1000498" -> "1000451"  [label="AST: "];
"1000501" -> "1000451"  [label="AST: "];
"1000502" -> "1000451"  [label="AST: "];
"1000504" -> "1000451"  [label="AST: "];
"1000507" -> "1000451"  [label="AST: "];
"1000453" -> "1000451"  [label="AST: "];
"1000453" -> "1000455"  [label="CFG: "];
"1000454" -> "1000453"  [label="AST: "];
"1000455" -> "1000453"  [label="AST: "];
"1000462" -> "1000453"  [label="CFG: "];
"1000453" -> "1000913"  [label="DDG: memdup_user(argp, sizeof(*chip))"];
"1000455" -> "1000453"  [label="DDG: argp"];
"1000453" -> "1000461"  [label="DDG: chip"];
"1000454" -> "1000453"  [label="AST: "];
"1000454" -> "1000450"  [label="CFG: "];
"1000456" -> "1000454"  [label="CFG: "];
"1000456" -> "1000455"  [label="AST: "];
"1000456" -> "1000454"  [label="CFG: "];
"1000459" -> "1000456"  [label="CFG: "];
"1000457" -> "1000455"  [label="AST: "];
"1000457" -> "1000458"  [label="CFG: "];
"1000458" -> "1000457"  [label="AST: "];
"1000455" -> "1000457"  [label="CFG: "];
"1000457" -> "1000913"  [label="DDG: *chip"];
"1000458" -> "1000457"  [label="AST: "];
"1000458" -> "1000459"  [label="CFG: "];
"1000459" -> "1000458"  [label="AST: "];
"1000457" -> "1000458"  [label="CFG: "];
"1000459" -> "1000458"  [label="AST: "];
"1000459" -> "1000456"  [label="CFG: "];
"1000458" -> "1000459"  [label="CFG: "];
"1000455" -> "1000453"  [label="AST: "];
"1000455" -> "1000457"  [label="CFG: "];
"1000456" -> "1000455"  [label="AST: "];
"1000457" -> "1000455"  [label="AST: "];
"1000453" -> "1000455"  [label="CFG: "];
"1000455" -> "1000913"  [label="DDG: argp"];
"1000455" -> "1000453"  [label="DDG: argp"];
"1000115" -> "1000455"  [label="DDG: argp"];
"1000455" -> "1000491"  [label="DDG: argp"];
"1000462" -> "1000461"  [label="AST: "];
"1000462" -> "1000453"  [label="CFG: "];
"1000461" -> "1000462"  [label="CFG: "];
"1000460" -> "1000451"  [label="AST: "];
"1000461" -> "1000460"  [label="AST: "];
"1000463" -> "1000460"  [label="AST: "];
"1000463" -> "1000460"  [label="AST: "];
"1000464" -> "1000463"  [label="AST: "];
"1000468" -> "1000463"  [label="AST: "];
"1000461" -> "1000460"  [label="AST: "];
"1000461" -> "1000462"  [label="CFG: "];
"1000462" -> "1000461"  [label="AST: "];
"1000465" -> "1000461"  [label="CFG: "];
"1000470" -> "1000461"  [label="CFG: "];
"1000461" -> "1000913"  [label="DDG: IS_ERR(chip)"];
"1000453" -> "1000461"  [label="DDG: chip"];
"1000461" -> "1000466"  [label="DDG: chip"];
"1000461" -> "1000480"  [label="DDG: chip"];
"1000461" -> "1000502"  [label="DDG: chip"];
"1000467" -> "1000466"  [label="AST: "];
"1000467" -> "1000465"  [label="CFG: "];
"1000466" -> "1000467"  [label="CFG: "];
"1000464" -> "1000463"  [label="AST: "];
"1000464" -> "1000466"  [label="CFG: "];
"1000465" -> "1000464"  [label="AST: "];
"1000466" -> "1000464"  [label="AST: "];
"1000468" -> "1000464"  [label="CFG: "];
"1000464" -> "1000913"  [label="DDG: r"];
"1000464" -> "1000913"  [label="DDG: PTR_ERR(chip)"];
"1000466" -> "1000464"  [label="DDG: chip"];
"1000464" -> "1000911"  [label="DDG: r"];
"1000465" -> "1000464"  [label="AST: "];
"1000465" -> "1000461"  [label="CFG: "];
"1000467" -> "1000465"  [label="CFG: "];
"1000466" -> "1000464"  [label="AST: "];
"1000466" -> "1000467"  [label="CFG: "];
"1000467" -> "1000466"  [label="AST: "];
"1000464" -> "1000466"  [label="CFG: "];
"1000466" -> "1000913"  [label="DDG: chip"];
"1000466" -> "1000464"  [label="DDG: chip"];
"1000461" -> "1000466"  [label="DDG: chip"];
"1000468" -> "1000463"  [label="AST: "];
"1000468" -> "1000464"  [label="CFG: "];
"1000910" -> "1000468"  [label="CFG: "];
"1000469" -> "1000451"  [label="AST: "];
"1000469" -> "1000471"  [label="CFG: "];
"1000470" -> "1000469"  [label="AST: "];
"1000471" -> "1000469"  [label="AST: "];
"1000476" -> "1000469"  [label="CFG: "];
"1000469" -> "1000913"  [label="DDG: -ENXIO"];
"1000469" -> "1000913"  [label="DDG: r"];
"1000471" -> "1000469"  [label="DDG: ENXIO"];
"1000469" -> "1000911"  [label="DDG: r"];
"1000470" -> "1000469"  [label="AST: "];
"1000470" -> "1000461"  [label="CFG: "];
"1000472" -> "1000470"  [label="CFG: "];
"1000471" -> "1000469"  [label="AST: "];
"1000471" -> "1000472"  [label="CFG: "];
"1000472" -> "1000471"  [label="AST: "];
"1000469" -> "1000471"  [label="CFG: "];
"1000471" -> "1000913"  [label="DDG: ENXIO"];
"1000471" -> "1000469"  [label="DDG: ENXIO"];
"1000472" -> "1000471"  [label="AST: "];
"1000472" -> "1000470"  [label="CFG: "];
"1000471" -> "1000472"  [label="CFG: "];
"1000473" -> "1000451"  [label="AST: "];
"1000474" -> "1000473"  [label="AST: "];
"1000477" -> "1000473"  [label="AST: "];
"1000476" -> "1000475"  [label="AST: "];
"1000476" -> "1000469"  [label="CFG: "];
"1000475" -> "1000476"  [label="CFG: "];
"1000474" -> "1000473"  [label="AST: "];
"1000474" -> "1000475"  [label="CFG: "];
"1000475" -> "1000474"  [label="AST: "];
"1000477" -> "1000474"  [label="CFG: "];
"1000479" -> "1000474"  [label="CFG: "];
"1000474" -> "1000913"  [label="DDG: !irqchip_in_kernel(kvm)"];
"1000474" -> "1000913"  [label="DDG: irqchip_in_kernel(kvm)"];
"1000475" -> "1000474"  [label="DDG: kvm"];
"1000475" -> "1000474"  [label="AST: "];
"1000475" -> "1000476"  [label="CFG: "];
"1000476" -> "1000475"  [label="AST: "];
"1000474" -> "1000475"  [label="CFG: "];
"1000475" -> "1000913"  [label="DDG: kvm"];
"1000475" -> "1000474"  [label="DDG: kvm"];
"1000109" -> "1000475"  [label="DDG: kvm"];
"1000475" -> "1000480"  [label="DDG: kvm"];
"1000477" -> "1000473"  [label="AST: "];
"1000477" -> "1000474"  [label="CFG: "];
"1000501" -> "1000477"  [label="CFG: "];
"1000478" -> "1000451"  [label="AST: "];
"1000478" -> "1000480"  [label="CFG: "];
"1000479" -> "1000478"  [label="AST: "];
"1000480" -> "1000478"  [label="AST: "];
"1000484" -> "1000478"  [label="CFG: "];
"1000478" -> "1000913"  [label="DDG: r"];
"1000478" -> "1000913"  [label="DDG: kvm_vm_ioctl_get_irqchip(kvm, chip)"];
"1000480" -> "1000478"  [label="DDG: kvm"];
"1000480" -> "1000478"  [label="DDG: chip"];
"1000478" -> "1000911"  [label="DDG: r"];
"1000479" -> "1000478"  [label="AST: "];
"1000479" -> "1000474"  [label="CFG: "];
"1000481" -> "1000479"  [label="CFG: "];
"1000481" -> "1000480"  [label="AST: "];
"1000481" -> "1000479"  [label="CFG: "];
"1000482" -> "1000481"  [label="CFG: "];
"1000482" -> "1000480"  [label="AST: "];
"1000482" -> "1000481"  [label="CFG: "];
"1000480" -> "1000482"  [label="CFG: "];
"1000480" -> "1000478"  [label="AST: "];
"1000480" -> "1000482"  [label="CFG: "];
"1000481" -> "1000480"  [label="AST: "];
"1000482" -> "1000480"  [label="AST: "];
"1000478" -> "1000480"  [label="CFG: "];
"1000480" -> "1000913"  [label="DDG: kvm"];
"1000480" -> "1000478"  [label="DDG: kvm"];
"1000480" -> "1000478"  [label="DDG: chip"];
"1000475" -> "1000480"  [label="DDG: kvm"];
"1000461" -> "1000480"  [label="DDG: chip"];
"1000480" -> "1000491"  [label="DDG: chip"];
"1000480" -> "1000502"  [label="DDG: chip"];
"1000483" -> "1000451"  [label="AST: "];
"1000484" -> "1000483"  [label="AST: "];
"1000485" -> "1000483"  [label="AST: "];
"1000484" -> "1000483"  [label="AST: "];
"1000484" -> "1000478"  [label="CFG: "];
"1000485" -> "1000484"  [label="CFG: "];
"1000487" -> "1000484"  [label="CFG: "];
"1000485" -> "1000483"  [label="AST: "];
"1000485" -> "1000484"  [label="CFG: "];
"1000501" -> "1000485"  [label="CFG: "];
"1000486" -> "1000451"  [label="AST: "];
"1000486" -> "1000488"  [label="CFG: "];
"1000487" -> "1000486"  [label="AST: "];
"1000488" -> "1000486"  [label="AST: "];
"1000492" -> "1000486"  [label="CFG: "];
"1000486" -> "1000913"  [label="DDG: -EFAULT"];
"1000486" -> "1000913"  [label="DDG: r"];
"1000488" -> "1000486"  [label="DDG: EFAULT"];
"1000486" -> "1000911"  [label="DDG: r"];
"1000487" -> "1000486"  [label="AST: "];
"1000487" -> "1000484"  [label="CFG: "];
"1000489" -> "1000487"  [label="CFG: "];
"1000488" -> "1000486"  [label="AST: "];
"1000488" -> "1000489"  [label="CFG: "];
"1000489" -> "1000488"  [label="AST: "];
"1000486" -> "1000488"  [label="CFG: "];
"1000488" -> "1000913"  [label="DDG: EFAULT"];
"1000488" -> "1000486"  [label="DDG: EFAULT"];
"1000489" -> "1000488"  [label="AST: "];
"1000489" -> "1000487"  [label="CFG: "];
"1000488" -> "1000489"  [label="CFG: "];
"1000492" -> "1000491"  [label="AST: "];
"1000492" -> "1000486"  [label="CFG: "];
"1000493" -> "1000492"  [label="CFG: "];
"1000490" -> "1000451"  [label="AST: "];
"1000491" -> "1000490"  [label="AST: "];
"1000497" -> "1000490"  [label="AST: "];
"1000493" -> "1000491"  [label="AST: "];
"1000493" -> "1000492"  [label="CFG: "];
"1000496" -> "1000493"  [label="CFG: "];
"1000494" -> "1000491"  [label="AST: "];
"1000494" -> "1000495"  [label="CFG: "];
"1000495" -> "1000494"  [label="AST: "];
"1000491" -> "1000494"  [label="CFG: "];
"1000494" -> "1000913"  [label="DDG: *chip"];
"1000495" -> "1000494"  [label="AST: "];
"1000495" -> "1000496"  [label="CFG: "];
"1000496" -> "1000495"  [label="AST: "];
"1000494" -> "1000495"  [label="CFG: "];
"1000496" -> "1000495"  [label="AST: "];
"1000496" -> "1000493"  [label="CFG: "];
"1000495" -> "1000496"  [label="CFG: "];
"1000491" -> "1000490"  [label="AST: "];
"1000491" -> "1000494"  [label="CFG: "];
"1000492" -> "1000491"  [label="AST: "];
"1000493" -> "1000491"  [label="AST: "];
"1000494" -> "1000491"  [label="AST: "];
"1000497" -> "1000491"  [label="CFG: "];
"1000499" -> "1000491"  [label="CFG: "];
"1000491" -> "1000913"  [label="DDG: copy_to_user(argp, chip, sizeof *chip)"];
"1000491" -> "1000913"  [label="DDG: argp"];
"1000455" -> "1000491"  [label="DDG: argp"];
"1000480" -> "1000491"  [label="DDG: chip"];
"1000491" -> "1000502"  [label="DDG: chip"];
"1000497" -> "1000490"  [label="AST: "];
"1000497" -> "1000491"  [label="CFG: "];
"1000501" -> "1000497"  [label="CFG: "];
"1000498" -> "1000451"  [label="AST: "];
"1000498" -> "1000500"  [label="CFG: "];
"1000499" -> "1000498"  [label="AST: "];
"1000500" -> "1000498"  [label="AST: "];
"1000501" -> "1000498"  [label="CFG: "];
"1000498" -> "1000913"  [label="DDG: r"];
"1000498" -> "1000911"  [label="DDG: r"];
"1000499" -> "1000498"  [label="AST: "];
"1000499" -> "1000491"  [label="CFG: "];
"1000500" -> "1000499"  [label="CFG: "];
"1000500" -> "1000498"  [label="AST: "];
"1000500" -> "1000499"  [label="CFG: "];
"1000498" -> "1000500"  [label="CFG: "];
"1000501" -> "1000451"  [label="AST: "];
"1000501" -> "1000498"  [label="CFG: "];
"1000501" -> "1000477"  [label="CFG: "];
"1000501" -> "1000485"  [label="CFG: "];
"1000501" -> "1000497"  [label="CFG: "];
"1000503" -> "1000501"  [label="CFG: "];
"1000502" -> "1000451"  [label="AST: "];
"1000502" -> "1000503"  [label="CFG: "];
"1000503" -> "1000502"  [label="AST: "];
"1000505" -> "1000502"  [label="CFG: "];
"1000502" -> "1000913"  [label="DDG: chip"];
"1000502" -> "1000913"  [label="DDG: kfree(chip)"];
"1000491" -> "1000502"  [label="DDG: chip"];
"1000461" -> "1000502"  [label="DDG: chip"];
"1000480" -> "1000502"  [label="DDG: chip"];
"1000503" -> "1000502"  [label="AST: "];
"1000503" -> "1000501"  [label="CFG: "];
"1000502" -> "1000503"  [label="CFG: "];
"1000504" -> "1000451"  [label="AST: "];
"1000505" -> "1000504"  [label="AST: "];
"1000506" -> "1000504"  [label="AST: "];
"1000505" -> "1000504"  [label="AST: "];
"1000505" -> "1000502"  [label="CFG: "];
"1000506" -> "1000505"  [label="CFG: "];
"1000507" -> "1000505"  [label="CFG: "];
"1000506" -> "1000504"  [label="AST: "];
"1000506" -> "1000505"  [label="CFG: "];
"1000910" -> "1000506"  [label="CFG: "];
"1000507" -> "1000451"  [label="AST: "];
"1000507" -> "1000505"  [label="CFG: "];
"1000910" -> "1000507"  [label="CFG: "];
"1000508" -> "1000128"  [label="AST: "];
"1000508" -> "1000127"  [label="CFG: "];
"1000512" -> "1000508"  [label="CFG: "];
"1000509" -> "1000128"  [label="AST: "];
"1000510" -> "1000509"  [label="AST: "];
"1000511" -> "1000509"  [label="AST: "];
"1000518" -> "1000509"  [label="AST: "];
"1000527" -> "1000509"  [label="AST: "];
"1000531" -> "1000509"  [label="AST: "];
"1000536" -> "1000509"  [label="AST: "];
"1000541" -> "1000509"  [label="AST: "];
"1000544" -> "1000509"  [label="AST: "];
"1000547" -> "1000509"  [label="AST: "];
"1000548" -> "1000509"  [label="AST: "];
"1000550" -> "1000509"  [label="AST: "];
"1000553" -> "1000509"  [label="AST: "];
"1000511" -> "1000509"  [label="AST: "];
"1000511" -> "1000513"  [label="CFG: "];
"1000512" -> "1000511"  [label="AST: "];
"1000513" -> "1000511"  [label="AST: "];
"1000520" -> "1000511"  [label="CFG: "];
"1000511" -> "1000913"  [label="DDG: memdup_user(argp, sizeof(*chip))"];
"1000513" -> "1000511"  [label="DDG: argp"];
"1000511" -> "1000519"  [label="DDG: chip"];
"1000512" -> "1000511"  [label="AST: "];
"1000512" -> "1000508"  [label="CFG: "];
"1000514" -> "1000512"  [label="CFG: "];
"1000514" -> "1000513"  [label="AST: "];
"1000514" -> "1000512"  [label="CFG: "];
"1000517" -> "1000514"  [label="CFG: "];
"1000515" -> "1000513"  [label="AST: "];
"1000515" -> "1000516"  [label="CFG: "];
"1000516" -> "1000515"  [label="AST: "];
"1000513" -> "1000515"  [label="CFG: "];
"1000515" -> "1000913"  [label="DDG: *chip"];
"1000516" -> "1000515"  [label="AST: "];
"1000516" -> "1000517"  [label="CFG: "];
"1000517" -> "1000516"  [label="AST: "];
"1000515" -> "1000516"  [label="CFG: "];
"1000517" -> "1000516"  [label="AST: "];
"1000517" -> "1000514"  [label="CFG: "];
"1000516" -> "1000517"  [label="CFG: "];
"1000513" -> "1000511"  [label="AST: "];
"1000513" -> "1000515"  [label="CFG: "];
"1000514" -> "1000513"  [label="AST: "];
"1000515" -> "1000513"  [label="AST: "];
"1000511" -> "1000513"  [label="CFG: "];
"1000513" -> "1000913"  [label="DDG: argp"];
"1000513" -> "1000511"  [label="DDG: argp"];
"1000115" -> "1000513"  [label="DDG: argp"];
"1000520" -> "1000519"  [label="AST: "];
"1000520" -> "1000511"  [label="CFG: "];
"1000519" -> "1000520"  [label="CFG: "];
"1000518" -> "1000509"  [label="AST: "];
"1000519" -> "1000518"  [label="AST: "];
"1000521" -> "1000518"  [label="AST: "];
"1000521" -> "1000518"  [label="AST: "];
"1000522" -> "1000521"  [label="AST: "];
"1000526" -> "1000521"  [label="AST: "];
"1000519" -> "1000518"  [label="AST: "];
"1000519" -> "1000520"  [label="CFG: "];
"1000520" -> "1000519"  [label="AST: "];
"1000523" -> "1000519"  [label="CFG: "];
"1000528" -> "1000519"  [label="CFG: "];
"1000519" -> "1000913"  [label="DDG: IS_ERR(chip)"];
"1000511" -> "1000519"  [label="DDG: chip"];
"1000519" -> "1000524"  [label="DDG: chip"];
"1000519" -> "1000538"  [label="DDG: chip"];
"1000519" -> "1000548"  [label="DDG: chip"];
"1000525" -> "1000524"  [label="AST: "];
"1000525" -> "1000523"  [label="CFG: "];
"1000524" -> "1000525"  [label="CFG: "];
"1000522" -> "1000521"  [label="AST: "];
"1000522" -> "1000524"  [label="CFG: "];
"1000523" -> "1000522"  [label="AST: "];
"1000524" -> "1000522"  [label="AST: "];
"1000526" -> "1000522"  [label="CFG: "];
"1000522" -> "1000913"  [label="DDG: PTR_ERR(chip)"];
"1000522" -> "1000913"  [label="DDG: r"];
"1000524" -> "1000522"  [label="DDG: chip"];
"1000522" -> "1000911"  [label="DDG: r"];
"1000523" -> "1000522"  [label="AST: "];
"1000523" -> "1000519"  [label="CFG: "];
"1000525" -> "1000523"  [label="CFG: "];
"1000524" -> "1000522"  [label="AST: "];
"1000524" -> "1000525"  [label="CFG: "];
"1000525" -> "1000524"  [label="AST: "];
"1000522" -> "1000524"  [label="CFG: "];
"1000524" -> "1000913"  [label="DDG: chip"];
"1000524" -> "1000522"  [label="DDG: chip"];
"1000519" -> "1000524"  [label="DDG: chip"];
"1000526" -> "1000521"  [label="AST: "];
"1000526" -> "1000522"  [label="CFG: "];
"1000910" -> "1000526"  [label="CFG: "];
"1000527" -> "1000509"  [label="AST: "];
"1000527" -> "1000529"  [label="CFG: "];
"1000528" -> "1000527"  [label="AST: "];
"1000529" -> "1000527"  [label="AST: "];
"1000534" -> "1000527"  [label="CFG: "];
"1000527" -> "1000913"  [label="DDG: r"];
"1000527" -> "1000913"  [label="DDG: -ENXIO"];
"1000529" -> "1000527"  [label="DDG: ENXIO"];
"1000527" -> "1000911"  [label="DDG: r"];
"1000528" -> "1000527"  [label="AST: "];
"1000528" -> "1000519"  [label="CFG: "];
"1000530" -> "1000528"  [label="CFG: "];
"1000529" -> "1000527"  [label="AST: "];
"1000529" -> "1000530"  [label="CFG: "];
"1000530" -> "1000529"  [label="AST: "];
"1000527" -> "1000529"  [label="CFG: "];
"1000529" -> "1000913"  [label="DDG: ENXIO"];
"1000529" -> "1000527"  [label="DDG: ENXIO"];
"1000530" -> "1000529"  [label="AST: "];
"1000530" -> "1000528"  [label="CFG: "];
"1000529" -> "1000530"  [label="CFG: "];
"1000531" -> "1000509"  [label="AST: "];
"1000532" -> "1000531"  [label="AST: "];
"1000535" -> "1000531"  [label="AST: "];
"1000534" -> "1000533"  [label="AST: "];
"1000534" -> "1000527"  [label="CFG: "];
"1000533" -> "1000534"  [label="CFG: "];
"1000532" -> "1000531"  [label="AST: "];
"1000532" -> "1000533"  [label="CFG: "];
"1000533" -> "1000532"  [label="AST: "];
"1000535" -> "1000532"  [label="CFG: "];
"1000537" -> "1000532"  [label="CFG: "];
"1000532" -> "1000913"  [label="DDG: irqchip_in_kernel(kvm)"];
"1000532" -> "1000913"  [label="DDG: !irqchip_in_kernel(kvm)"];
"1000533" -> "1000532"  [label="DDG: kvm"];
"1000533" -> "1000532"  [label="AST: "];
"1000533" -> "1000534"  [label="CFG: "];
"1000534" -> "1000533"  [label="AST: "];
"1000532" -> "1000533"  [label="CFG: "];
"1000533" -> "1000913"  [label="DDG: kvm"];
"1000533" -> "1000532"  [label="DDG: kvm"];
"1000109" -> "1000533"  [label="DDG: kvm"];
"1000533" -> "1000538"  [label="DDG: kvm"];
"1000535" -> "1000531"  [label="AST: "];
"1000535" -> "1000532"  [label="CFG: "];
"1000547" -> "1000535"  [label="CFG: "];
"1000536" -> "1000509"  [label="AST: "];
"1000536" -> "1000538"  [label="CFG: "];
"1000537" -> "1000536"  [label="AST: "];
"1000538" -> "1000536"  [label="AST: "];
"1000542" -> "1000536"  [label="CFG: "];
"1000536" -> "1000913"  [label="DDG: kvm_vm_ioctl_set_irqchip(kvm, chip)"];
"1000536" -> "1000913"  [label="DDG: r"];
"1000538" -> "1000536"  [label="DDG: kvm"];
"1000538" -> "1000536"  [label="DDG: chip"];
"1000536" -> "1000911"  [label="DDG: r"];
"1000537" -> "1000536"  [label="AST: "];
"1000537" -> "1000532"  [label="CFG: "];
"1000539" -> "1000537"  [label="CFG: "];
"1000539" -> "1000538"  [label="AST: "];
"1000539" -> "1000537"  [label="CFG: "];
"1000540" -> "1000539"  [label="CFG: "];
"1000540" -> "1000538"  [label="AST: "];
"1000540" -> "1000539"  [label="CFG: "];
"1000538" -> "1000540"  [label="CFG: "];
"1000538" -> "1000536"  [label="AST: "];
"1000538" -> "1000540"  [label="CFG: "];
"1000539" -> "1000538"  [label="AST: "];
"1000540" -> "1000538"  [label="AST: "];
"1000536" -> "1000538"  [label="CFG: "];
"1000538" -> "1000913"  [label="DDG: kvm"];
"1000538" -> "1000536"  [label="DDG: kvm"];
"1000538" -> "1000536"  [label="DDG: chip"];
"1000533" -> "1000538"  [label="DDG: kvm"];
"1000519" -> "1000538"  [label="DDG: chip"];
"1000538" -> "1000548"  [label="DDG: chip"];
"1000541" -> "1000509"  [label="AST: "];
"1000542" -> "1000541"  [label="AST: "];
"1000543" -> "1000541"  [label="AST: "];
"1000542" -> "1000541"  [label="AST: "];
"1000542" -> "1000536"  [label="CFG: "];
"1000543" -> "1000542"  [label="CFG: "];
"1000545" -> "1000542"  [label="CFG: "];
"1000543" -> "1000541"  [label="AST: "];
"1000543" -> "1000542"  [label="CFG: "];
"1000547" -> "1000543"  [label="CFG: "];
"1000544" -> "1000509"  [label="AST: "];
"1000544" -> "1000546"  [label="CFG: "];
"1000545" -> "1000544"  [label="AST: "];
"1000546" -> "1000544"  [label="AST: "];
"1000547" -> "1000544"  [label="CFG: "];
"1000544" -> "1000913"  [label="DDG: r"];
"1000544" -> "1000911"  [label="DDG: r"];
"1000545" -> "1000544"  [label="AST: "];
"1000545" -> "1000542"  [label="CFG: "];
"1000546" -> "1000545"  [label="CFG: "];
"1000546" -> "1000544"  [label="AST: "];
"1000546" -> "1000545"  [label="CFG: "];
"1000544" -> "1000546"  [label="CFG: "];
"1000547" -> "1000509"  [label="AST: "];
"1000547" -> "1000544"  [label="CFG: "];
"1000547" -> "1000535"  [label="CFG: "];
"1000547" -> "1000543"  [label="CFG: "];
"1000549" -> "1000547"  [label="CFG: "];
"1000548" -> "1000509"  [label="AST: "];
"1000548" -> "1000549"  [label="CFG: "];
"1000549" -> "1000548"  [label="AST: "];
"1000551" -> "1000548"  [label="CFG: "];
"1000548" -> "1000913"  [label="DDG: kfree(chip)"];
"1000548" -> "1000913"  [label="DDG: chip"];
"1000538" -> "1000548"  [label="DDG: chip"];
"1000519" -> "1000548"  [label="DDG: chip"];
"1000549" -> "1000548"  [label="AST: "];
"1000549" -> "1000547"  [label="CFG: "];
"1000548" -> "1000549"  [label="CFG: "];
"1000550" -> "1000509"  [label="AST: "];
"1000551" -> "1000550"  [label="AST: "];
"1000552" -> "1000550"  [label="AST: "];
"1000551" -> "1000550"  [label="AST: "];
"1000551" -> "1000548"  [label="CFG: "];
"1000552" -> "1000551"  [label="CFG: "];
"1000553" -> "1000551"  [label="CFG: "];
"1000552" -> "1000550"  [label="AST: "];
"1000552" -> "1000551"  [label="CFG: "];
"1000910" -> "1000552"  [label="CFG: "];
"1000553" -> "1000509"  [label="AST: "];
"1000553" -> "1000551"  [label="CFG: "];
"1000910" -> "1000553"  [label="CFG: "];
"1000554" -> "1000128"  [label="AST: "];
"1000554" -> "1000127"  [label="CFG: "];
"1000557" -> "1000554"  [label="CFG: "];
"1000555" -> "1000128"  [label="AST: "];
"1000556" -> "1000555"  [label="AST: "];
"1000560" -> "1000555"  [label="AST: "];
"1000570" -> "1000555"  [label="AST: "];
"1000574" -> "1000555"  [label="AST: "];
"1000582" -> "1000555"  [label="AST: "];
"1000590" -> "1000555"  [label="AST: "];
"1000593" -> "1000555"  [label="AST: "];
"1000597" -> "1000555"  [label="AST: "];
"1000607" -> "1000555"  [label="AST: "];
"1000610" -> "1000555"  [label="AST: "];
"1000126" -> "1000107"  [label="AST: "];
"1000127" -> "1000126"  [label="AST: "];
"1000128" -> "1000126"  [label="AST: "];
"1000128" -> "1000126"  [label="AST: "];
"1000129" -> "1000128"  [label="AST: "];
"1000130" -> "1000128"  [label="AST: "];
"1000135" -> "1000128"  [label="AST: "];
"1000140" -> "1000128"  [label="AST: "];
"1000141" -> "1000128"  [label="AST: "];
"1000142" -> "1000128"  [label="AST: "];
"1000167" -> "1000128"  [label="AST: "];
"1000168" -> "1000128"  [label="AST: "];
"1000173" -> "1000128"  [label="AST: "];
"1000176" -> "1000128"  [label="AST: "];
"1000177" -> "1000128"  [label="AST: "];
"1000178" -> "1000128"  [label="AST: "];
"1000182" -> "1000128"  [label="AST: "];
"1000183" -> "1000128"  [label="AST: "];
"1000184" -> "1000128"  [label="AST: "];
"1000314" -> "1000128"  [label="AST: "];
"1000315" -> "1000128"  [label="AST: "];
"1000322" -> "1000128"  [label="AST: "];
"1000323" -> "1000128"  [label="AST: "];
"1000324" -> "1000128"  [label="AST: "];
"1000328" -> "1000128"  [label="AST: "];
"1000338" -> "1000128"  [label="AST: "];
"1000339" -> "1000128"  [label="AST: "];
"1000344" -> "1000128"  [label="AST: "];
"1000348" -> "1000128"  [label="AST: "];
"1000355" -> "1000128"  [label="AST: "];
"1000359" -> "1000128"  [label="AST: "];
"1000372" -> "1000128"  [label="AST: "];
"1000381" -> "1000128"  [label="AST: "];
"1000382" -> "1000128"  [label="AST: "];
"1000387" -> "1000128"  [label="AST: "];
"1000388" -> "1000128"  [label="AST: "];
"1000389" -> "1000128"  [label="AST: "];
"1000390" -> "1000128"  [label="AST: "];
"1000450" -> "1000128"  [label="AST: "];
"1000451" -> "1000128"  [label="AST: "];
"1000508" -> "1000128"  [label="AST: "];
"1000509" -> "1000128"  [label="AST: "];
"1000554" -> "1000128"  [label="AST: "];
"1000555" -> "1000128"  [label="AST: "];
"1000611" -> "1000128"  [label="AST: "];
"1000612" -> "1000128"  [label="AST: "];
"1000656" -> "1000128"  [label="AST: "];
"1000657" -> "1000128"  [label="AST: "];
"1000701" -> "1000128"  [label="AST: "];
"1000702" -> "1000128"  [label="AST: "];
"1000746" -> "1000128"  [label="AST: "];
"1000747" -> "1000128"  [label="AST: "];
"1000774" -> "1000128"  [label="AST: "];
"1000775" -> "1000128"  [label="AST: "];
"1000809" -> "1000128"  [label="AST: "];
"1000810" -> "1000128"  [label="AST: "];
"1000858" -> "1000128"  [label="AST: "];
"1000859" -> "1000128"  [label="AST: "];
"1000909" -> "1000128"  [label="AST: "];
"1000127" -> "1000126"  [label="AST: "];
"1000127" -> "1000121"  [label="CFG: "];
"1000129" -> "1000127"  [label="CFG: "];
"1000141" -> "1000127"  [label="CFG: "];
"1000167" -> "1000127"  [label="CFG: "];
"1000177" -> "1000127"  [label="CFG: "];
"1000183" -> "1000127"  [label="CFG: "];
"1000314" -> "1000127"  [label="CFG: "];
"1000323" -> "1000127"  [label="CFG: "];
"1000388" -> "1000127"  [label="CFG: "];
"1000389" -> "1000127"  [label="CFG: "];
"1000450" -> "1000127"  [label="CFG: "];
"1000508" -> "1000127"  [label="CFG: "];
"1000554" -> "1000127"  [label="CFG: "];
"1000611" -> "1000127"  [label="CFG: "];
"1000656" -> "1000127"  [label="CFG: "];
"1000701" -> "1000127"  [label="CFG: "];
"1000746" -> "1000127"  [label="CFG: "];
"1000774" -> "1000127"  [label="CFG: "];
"1000809" -> "1000127"  [label="CFG: "];
"1000858" -> "1000127"  [label="CFG: "];
"1000909" -> "1000127"  [label="CFG: "];
"1000556" -> "1000555"  [label="AST: "];
"1000556" -> "1000558"  [label="CFG: "];
"1000557" -> "1000556"  [label="AST: "];
"1000558" -> "1000556"  [label="AST: "];
"1000564" -> "1000556"  [label="CFG: "];
"1000556" -> "1000913"  [label="DDG: r"];
"1000556" -> "1000913"  [label="DDG: -EFAULT"];
"1000558" -> "1000556"  [label="DDG: EFAULT"];
"1000556" -> "1000911"  [label="DDG: r"];
"1000557" -> "1000556"  [label="AST: "];
"1000557" -> "1000554"  [label="CFG: "];
"1000559" -> "1000557"  [label="CFG: "];
"1000558" -> "1000556"  [label="AST: "];
"1000558" -> "1000559"  [label="CFG: "];
"1000559" -> "1000558"  [label="AST: "];
"1000556" -> "1000558"  [label="CFG: "];
"1000558" -> "1000913"  [label="DDG: EFAULT"];
"1000558" -> "1000556"  [label="DDG: EFAULT"];
"1000558" -> "1000595"  [label="DDG: EFAULT"];
"1000559" -> "1000558"  [label="AST: "];
"1000559" -> "1000557"  [label="CFG: "];
"1000558" -> "1000559"  [label="CFG: "];
"1000560" -> "1000555"  [label="AST: "];
"1000561" -> "1000560"  [label="AST: "];
"1000569" -> "1000560"  [label="AST: "];
"1000562" -> "1000561"  [label="AST: "];
"1000562" -> "1000563"  [label="CFG: "];
"1000563" -> "1000562"  [label="AST: "];
"1000566" -> "1000562"  [label="CFG: "];
"1000563" -> "1000562"  [label="AST: "];
"1000563" -> "1000565"  [label="CFG: "];
"1000564" -> "1000563"  [label="AST: "];
"1000565" -> "1000563"  [label="AST: "];
"1000562" -> "1000563"  [label="CFG: "];
"1000564" -> "1000563"  [label="AST: "];
"1000564" -> "1000556"  [label="CFG: "];
"1000565" -> "1000564"  [label="CFG: "];
"1000565" -> "1000563"  [label="AST: "];
"1000565" -> "1000564"  [label="CFG: "];
"1000563" -> "1000565"  [label="CFG: "];
"1000566" -> "1000561"  [label="AST: "];
"1000566" -> "1000562"  [label="CFG: "];
"1000568" -> "1000566"  [label="CFG: "];
"1000567" -> "1000561"  [label="AST: "];
"1000567" -> "1000568"  [label="CFG: "];
"1000568" -> "1000567"  [label="AST: "];
"1000561" -> "1000567"  [label="CFG: "];
"1000561" -> "1000560"  [label="AST: "];
"1000561" -> "1000567"  [label="CFG: "];
"1000562" -> "1000561"  [label="AST: "];
"1000566" -> "1000561"  [label="AST: "];
"1000567" -> "1000561"  [label="AST: "];
"1000569" -> "1000561"  [label="CFG: "];
"1000571" -> "1000561"  [label="CFG: "];
"1000561" -> "1000913"  [label="DDG: &u.ps"];
"1000561" -> "1000913"  [label="DDG: argp"];
"1000561" -> "1000913"  [label="DDG: copy_from_user(&u.ps, argp, sizeof(struct kvm_pit_state))"];
"1000115" -> "1000561"  [label="DDG: argp"];
"1000561" -> "1000584"  [label="DDG: &u.ps"];
"1000561" -> "1000598"  [label="DDG: argp"];
"1000569" -> "1000560"  [label="AST: "];
"1000569" -> "1000561"  [label="CFG: "];
"1000910" -> "1000569"  [label="CFG: "];
"1000570" -> "1000555"  [label="AST: "];
"1000570" -> "1000572"  [label="CFG: "];
"1000571" -> "1000570"  [label="AST: "];
"1000572" -> "1000570"  [label="AST: "];
"1000578" -> "1000570"  [label="CFG: "];
"1000570" -> "1000913"  [label="DDG: r"];
"1000570" -> "1000913"  [label="DDG: -ENXIO"];
"1000572" -> "1000570"  [label="DDG: ENXIO"];
"1000570" -> "1000911"  [label="DDG: r"];
"1000571" -> "1000570"  [label="AST: "];
"1000571" -> "1000561"  [label="CFG: "];
"1000573" -> "1000571"  [label="CFG: "];
"1000572" -> "1000570"  [label="AST: "];
"1000572" -> "1000573"  [label="CFG: "];
"1000573" -> "1000572"  [label="AST: "];
"1000570" -> "1000572"  [label="CFG: "];
"1000572" -> "1000913"  [label="DDG: ENXIO"];
"1000572" -> "1000570"  [label="DDG: ENXIO"];
"1000573" -> "1000572"  [label="AST: "];
"1000573" -> "1000571"  [label="CFG: "];
"1000572" -> "1000573"  [label="CFG: "];
"1000579" -> "1000577"  [label="AST: "];
"1000579" -> "1000578"  [label="CFG: "];
"1000577" -> "1000579"  [label="CFG: "];
"1000580" -> "1000576"  [label="AST: "];
"1000580" -> "1000577"  [label="CFG: "];
"1000576" -> "1000580"  [label="CFG: "];
"1000574" -> "1000555"  [label="AST: "];
"1000575" -> "1000574"  [label="AST: "];
"1000581" -> "1000574"  [label="AST: "];
"1000575" -> "1000574"  [label="AST: "];
"1000575" -> "1000576"  [label="CFG: "];
"1000576" -> "1000575"  [label="AST: "];
"1000581" -> "1000575"  [label="CFG: "];
"1000583" -> "1000575"  [label="CFG: "];
"1000575" -> "1000913"  [label="DDG: !kvm->arch.vpit"];
"1000575" -> "1000913"  [label="DDG: kvm->arch.vpit"];
"1000576" -> "1000575"  [label="AST: "];
"1000576" -> "1000580"  [label="CFG: "];
"1000577" -> "1000576"  [label="AST: "];
"1000580" -> "1000576"  [label="AST: "];
"1000575" -> "1000576"  [label="CFG: "];
"1000577" -> "1000576"  [label="AST: "];
"1000577" -> "1000579"  [label="CFG: "];
"1000578" -> "1000577"  [label="AST: "];
"1000579" -> "1000577"  [label="AST: "];
"1000580" -> "1000577"  [label="CFG: "];
"1000578" -> "1000577"  [label="AST: "];
"1000578" -> "1000570"  [label="CFG: "];
"1000579" -> "1000578"  [label="CFG: "];
"1000581" -> "1000574"  [label="AST: "];
"1000581" -> "1000575"  [label="CFG: "];
"1000910" -> "1000581"  [label="CFG: "];
"1000582" -> "1000555"  [label="AST: "];
"1000582" -> "1000584"  [label="CFG: "];
"1000583" -> "1000582"  [label="AST: "];
"1000584" -> "1000582"  [label="AST: "];
"1000591" -> "1000582"  [label="CFG: "];
"1000582" -> "1000913"  [label="DDG: r"];
"1000582" -> "1000913"  [label="DDG: kvm_vm_ioctl_get_pit(kvm, &u.ps)"];
"1000584" -> "1000582"  [label="DDG: kvm"];
"1000584" -> "1000582"  [label="DDG: &u.ps"];
"1000582" -> "1000911"  [label="DDG: r"];
"1000583" -> "1000582"  [label="AST: "];
"1000583" -> "1000575"  [label="CFG: "];
"1000585" -> "1000583"  [label="CFG: "];
"1000585" -> "1000584"  [label="AST: "];
"1000585" -> "1000583"  [label="CFG: "];
"1000588" -> "1000585"  [label="CFG: "];
"1000586" -> "1000584"  [label="AST: "];
"1000586" -> "1000587"  [label="CFG: "];
"1000587" -> "1000586"  [label="AST: "];
"1000584" -> "1000586"  [label="CFG: "];
"1000587" -> "1000586"  [label="AST: "];
"1000587" -> "1000589"  [label="CFG: "];
"1000588" -> "1000587"  [label="AST: "];
"1000589" -> "1000587"  [label="AST: "];
"1000586" -> "1000587"  [label="CFG: "];
"1000588" -> "1000587"  [label="AST: "];
"1000588" -> "1000585"  [label="CFG: "];
"1000589" -> "1000588"  [label="CFG: "];
"1000589" -> "1000587"  [label="AST: "];
"1000589" -> "1000588"  [label="CFG: "];
"1000587" -> "1000589"  [label="CFG: "];
"1000584" -> "1000582"  [label="AST: "];
"1000584" -> "1000586"  [label="CFG: "];
"1000585" -> "1000584"  [label="AST: "];
"1000586" -> "1000584"  [label="AST: "];
"1000582" -> "1000584"  [label="CFG: "];
"1000584" -> "1000913"  [label="DDG: &u.ps"];
"1000584" -> "1000913"  [label="DDG: kvm"];
"1000584" -> "1000582"  [label="DDG: kvm"];
"1000584" -> "1000582"  [label="DDG: &u.ps"];
"1000109" -> "1000584"  [label="DDG: kvm"];
"1000561" -> "1000584"  [label="DDG: &u.ps"];
"1000584" -> "1000598"  [label="DDG: &u.ps"];
"1000590" -> "1000555"  [label="AST: "];
"1000591" -> "1000590"  [label="AST: "];
"1000592" -> "1000590"  [label="AST: "];
"1000591" -> "1000590"  [label="AST: "];
"1000591" -> "1000582"  [label="CFG: "];
"1000592" -> "1000591"  [label="CFG: "];
"1000594" -> "1000591"  [label="CFG: "];
"1000592" -> "1000590"  [label="AST: "];
"1000592" -> "1000591"  [label="CFG: "];
"1000910" -> "1000592"  [label="CFG: "];
"1000593" -> "1000555"  [label="AST: "];
"1000593" -> "1000595"  [label="CFG: "];
"1000594" -> "1000593"  [label="AST: "];
"1000595" -> "1000593"  [label="AST: "];
"1000599" -> "1000593"  [label="CFG: "];
"1000593" -> "1000913"  [label="DDG: -EFAULT"];
"1000593" -> "1000913"  [label="DDG: r"];
"1000595" -> "1000593"  [label="DDG: EFAULT"];
"1000593" -> "1000911"  [label="DDG: r"];
"1000594" -> "1000593"  [label="AST: "];
"1000594" -> "1000591"  [label="CFG: "];
"1000596" -> "1000594"  [label="CFG: "];
"1000595" -> "1000593"  [label="AST: "];
"1000595" -> "1000596"  [label="CFG: "];
"1000596" -> "1000595"  [label="AST: "];
"1000593" -> "1000595"  [label="CFG: "];
"1000595" -> "1000913"  [label="DDG: EFAULT"];
"1000595" -> "1000593"  [label="DDG: EFAULT"];
"1000558" -> "1000595"  [label="DDG: EFAULT"];
"1000596" -> "1000595"  [label="AST: "];
"1000596" -> "1000594"  [label="CFG: "];
"1000595" -> "1000596"  [label="CFG: "];
"1000129" -> "1000128"  [label="AST: "];
"1000129" -> "1000127"  [label="CFG: "];
"1000131" -> "1000129"  [label="CFG: "];
"1000599" -> "1000598"  [label="AST: "];
"1000599" -> "1000593"  [label="CFG: "];
"1000602" -> "1000599"  [label="CFG: "];
"1000597" -> "1000555"  [label="AST: "];
"1000598" -> "1000597"  [label="AST: "];
"1000606" -> "1000597"  [label="AST: "];
"1000600" -> "1000598"  [label="AST: "];
"1000600" -> "1000601"  [label="CFG: "];
"1000601" -> "1000600"  [label="AST: "];
"1000605" -> "1000600"  [label="CFG: "];
"1000601" -> "1000600"  [label="AST: "];
"1000601" -> "1000603"  [label="CFG: "];
"1000602" -> "1000601"  [label="AST: "];
"1000603" -> "1000601"  [label="AST: "];
"1000600" -> "1000601"  [label="CFG: "];
"1000602" -> "1000601"  [label="AST: "];
"1000602" -> "1000599"  [label="CFG: "];
"1000603" -> "1000602"  [label="CFG: "];
"1000603" -> "1000601"  [label="AST: "];
"1000603" -> "1000602"  [label="CFG: "];
"1000601" -> "1000603"  [label="CFG: "];
"1000604" -> "1000598"  [label="AST: "];
"1000604" -> "1000605"  [label="CFG: "];
"1000605" -> "1000604"  [label="AST: "];
"1000598" -> "1000604"  [label="CFG: "];
"1000598" -> "1000597"  [label="AST: "];
"1000598" -> "1000604"  [label="CFG: "];
"1000599" -> "1000598"  [label="AST: "];
"1000600" -> "1000598"  [label="AST: "];
"1000604" -> "1000598"  [label="AST: "];
"1000606" -> "1000598"  [label="CFG: "];
"1000608" -> "1000598"  [label="CFG: "];
"1000598" -> "1000913"  [label="DDG: argp"];
"1000598" -> "1000913"  [label="DDG: copy_to_user(argp, &u.ps, sizeof(struct kvm_pit_state))"];
"1000598" -> "1000913"  [label="DDG: &u.ps"];
"1000561" -> "1000598"  [label="DDG: argp"];
"1000584" -> "1000598"  [label="DDG: &u.ps"];
"1000606" -> "1000597"  [label="AST: "];
"1000606" -> "1000598"  [label="CFG: "];
"1000910" -> "1000606"  [label="CFG: "];
"1000607" -> "1000555"  [label="AST: "];
"1000607" -> "1000609"  [label="CFG: "];
"1000608" -> "1000607"  [label="AST: "];
"1000609" -> "1000607"  [label="AST: "];
"1000610" -> "1000607"  [label="CFG: "];
"1000607" -> "1000913"  [label="DDG: r"];
"1000607" -> "1000911"  [label="DDG: r"];
"1000608" -> "1000607"  [label="AST: "];
"1000608" -> "1000598"  [label="CFG: "];
"1000609" -> "1000608"  [label="CFG: "];
"1000609" -> "1000607"  [label="AST: "];
"1000609" -> "1000608"  [label="CFG: "];
"1000607" -> "1000609"  [label="CFG: "];
"1000610" -> "1000555"  [label="AST: "];
"1000610" -> "1000607"  [label="CFG: "];
"1000910" -> "1000610"  [label="CFG: "];
"1000611" -> "1000128"  [label="AST: "];
"1000611" -> "1000127"  [label="CFG: "];
"1000614" -> "1000611"  [label="CFG: "];
"1000612" -> "1000128"  [label="AST: "];
"1000613" -> "1000612"  [label="AST: "];
"1000617" -> "1000612"  [label="AST: "];
"1000629" -> "1000612"  [label="AST: "];
"1000633" -> "1000612"  [label="AST: "];
"1000641" -> "1000612"  [label="AST: "];
"1000649" -> "1000612"  [label="AST: "];
"1000652" -> "1000612"  [label="AST: "];
"1000655" -> "1000612"  [label="AST: "];
"1000613" -> "1000612"  [label="AST: "];
"1000613" -> "1000615"  [label="CFG: "];
"1000614" -> "1000613"  [label="AST: "];
"1000615" -> "1000613"  [label="AST: "];
"1000621" -> "1000613"  [label="CFG: "];
"1000613" -> "1000913"  [label="DDG: r"];
"1000613" -> "1000913"  [label="DDG: -EFAULT"];
"1000615" -> "1000613"  [label="DDG: EFAULT"];
"1000613" -> "1000911"  [label="DDG: r"];
"1000614" -> "1000613"  [label="AST: "];
"1000614" -> "1000611"  [label="CFG: "];
"1000616" -> "1000614"  [label="CFG: "];
"1000615" -> "1000613"  [label="AST: "];
"1000615" -> "1000616"  [label="CFG: "];
"1000616" -> "1000615"  [label="AST: "];
"1000613" -> "1000615"  [label="CFG: "];
"1000615" -> "1000913"  [label="DDG: EFAULT"];
"1000615" -> "1000613"  [label="DDG: EFAULT"];
"1000616" -> "1000615"  [label="AST: "];
"1000616" -> "1000614"  [label="CFG: "];
"1000615" -> "1000616"  [label="CFG: "];
"1000617" -> "1000612"  [label="AST: "];
"1000618" -> "1000617"  [label="AST: "];
"1000628" -> "1000617"  [label="AST: "];
"1000619" -> "1000618"  [label="AST: "];
"1000619" -> "1000620"  [label="CFG: "];
"1000620" -> "1000619"  [label="AST: "];
"1000623" -> "1000619"  [label="CFG: "];
"1000620" -> "1000619"  [label="AST: "];
"1000620" -> "1000622"  [label="CFG: "];
"1000621" -> "1000620"  [label="AST: "];
"1000622" -> "1000620"  [label="AST: "];
"1000619" -> "1000620"  [label="CFG: "];
"1000621" -> "1000620"  [label="AST: "];
"1000621" -> "1000613"  [label="CFG: "];
"1000622" -> "1000621"  [label="CFG: "];
"1000622" -> "1000620"  [label="AST: "];
"1000622" -> "1000621"  [label="CFG: "];
"1000620" -> "1000622"  [label="CFG: "];
"1000623" -> "1000618"  [label="AST: "];
"1000623" -> "1000619"  [label="CFG: "];
"1000626" -> "1000623"  [label="CFG: "];
"1000624" -> "1000618"  [label="AST: "];
"1000624" -> "1000625"  [label="CFG: "];
"1000625" -> "1000624"  [label="AST: "];
"1000618" -> "1000624"  [label="CFG: "];
"1000624" -> "1000913"  [label="DDG: u.ps"];
"1000625" -> "1000624"  [label="AST: "];
"1000625" -> "1000627"  [label="CFG: "];
"1000626" -> "1000625"  [label="AST: "];
"1000627" -> "1000625"  [label="AST: "];
"1000624" -> "1000625"  [label="CFG: "];
"1000626" -> "1000625"  [label="AST: "];
"1000626" -> "1000623"  [label="CFG: "];
"1000627" -> "1000626"  [label="CFG: "];
"1000627" -> "1000625"  [label="AST: "];
"1000627" -> "1000626"  [label="CFG: "];
"1000625" -> "1000627"  [label="CFG: "];
"1000618" -> "1000617"  [label="AST: "];
"1000618" -> "1000624"  [label="CFG: "];
"1000619" -> "1000618"  [label="AST: "];
"1000623" -> "1000618"  [label="AST: "];
"1000624" -> "1000618"  [label="AST: "];
"1000628" -> "1000618"  [label="CFG: "];
"1000630" -> "1000618"  [label="CFG: "];
"1000618" -> "1000913"  [label="DDG: argp"];
"1000618" -> "1000913"  [label="DDG: copy_from_user(&u.ps, argp, sizeof u.ps)"];
"1000618" -> "1000913"  [label="DDG: &u.ps"];
"1000115" -> "1000618"  [label="DDG: argp"];
"1000618" -> "1000643"  [label="DDG: &u.ps"];
"1000628" -> "1000617"  [label="AST: "];
"1000628" -> "1000618"  [label="CFG: "];
"1000910" -> "1000628"  [label="CFG: "];
"1000629" -> "1000612"  [label="AST: "];
"1000629" -> "1000631"  [label="CFG: "];
"1000630" -> "1000629"  [label="AST: "];
"1000631" -> "1000629"  [label="AST: "];
"1000637" -> "1000629"  [label="CFG: "];
"1000629" -> "1000913"  [label="DDG: r"];
"1000629" -> "1000913"  [label="DDG: -ENXIO"];
"1000631" -> "1000629"  [label="DDG: ENXIO"];
"1000629" -> "1000911"  [label="DDG: r"];
"1000630" -> "1000629"  [label="AST: "];
"1000630" -> "1000618"  [label="CFG: "];
"1000632" -> "1000630"  [label="CFG: "];
"1000631" -> "1000629"  [label="AST: "];
"1000631" -> "1000632"  [label="CFG: "];
"1000632" -> "1000631"  [label="AST: "];
"1000629" -> "1000631"  [label="CFG: "];
"1000631" -> "1000913"  [label="DDG: ENXIO"];
"1000631" -> "1000629"  [label="DDG: ENXIO"];
"1000632" -> "1000631"  [label="AST: "];
"1000632" -> "1000630"  [label="CFG: "];
"1000631" -> "1000632"  [label="CFG: "];
"1000106" -> "1000103"  [label="AST: "];
"1000106" -> "1000913"  [label="DDG: arg"];
"1000106" -> "1000117"  [label="DDG: arg"];
"1000106" -> "1000132"  [label="DDG: arg"];
"1000106" -> "1000170"  [label="DDG: arg"];
"1001149" -> "1000103"  [label="AST: "];
"1000105" -> "1000103"  [label="AST: "];
"1000105" -> "1000913"  [label="DDG: ioctl"];
"1000105" -> "1000425"  [label="DDG: ioctl"];
"1001148" -> "1000103"  [label="AST: "];
"1000130" -> "1000128"  [label="AST: "];
"1000130" -> "1000132"  [label="CFG: "];
"1000131" -> "1000130"  [label="AST: "];
"1000132" -> "1000130"  [label="AST: "];
"1000137" -> "1000130"  [label="CFG: "];
"1000130" -> "1000913"  [label="DDG: kvm_vm_ioctl_set_tss_addr(kvm, arg)"];
"1000132" -> "1000130"  [label="DDG: kvm"];
"1000132" -> "1000130"  [label="DDG: arg"];
"1000130" -> "1000136"  [label="DDG: r"];
"1000131" -> "1000130"  [label="AST: "];
"1000131" -> "1000129"  [label="CFG: "];
"1000133" -> "1000131"  [label="CFG: "];
"1000133" -> "1000132"  [label="AST: "];
"1000133" -> "1000131"  [label="CFG: "];
"1000134" -> "1000133"  [label="CFG: "];
"1000134" -> "1000132"  [label="AST: "];
"1000134" -> "1000133"  [label="CFG: "];
"1000132" -> "1000134"  [label="CFG: "];
"1000132" -> "1000130"  [label="AST: "];
"1000132" -> "1000134"  [label="CFG: "];
"1000133" -> "1000132"  [label="AST: "];
"1000134" -> "1000132"  [label="AST: "];
"1000130" -> "1000132"  [label="CFG: "];
"1000132" -> "1000913"  [label="DDG: arg"];
"1000132" -> "1000913"  [label="DDG: kvm"];
"1000132" -> "1000130"  [label="DDG: kvm"];
"1000132" -> "1000130"  [label="DDG: arg"];
"1000109" -> "1000132"  [label="DDG: kvm"];
"1000117" -> "1000132"  [label="DDG: arg"];
"1000106" -> "1000132"  [label="DDG: arg"];
"1000638" -> "1000636"  [label="AST: "];
"1000638" -> "1000637"  [label="CFG: "];
"1000636" -> "1000638"  [label="CFG: "];
"1000639" -> "1000635"  [label="AST: "];
"1000639" -> "1000636"  [label="CFG: "];
"1000635" -> "1000639"  [label="CFG: "];
"1000633" -> "1000612"  [label="AST: "];
"1000634" -> "1000633"  [label="AST: "];
"1000640" -> "1000633"  [label="AST: "];
"1000634" -> "1000633"  [label="AST: "];
"1000634" -> "1000635"  [label="CFG: "];
"1000635" -> "1000634"  [label="AST: "];
"1000640" -> "1000634"  [label="CFG: "];
"1000642" -> "1000634"  [label="CFG: "];
"1000634" -> "1000913"  [label="DDG: kvm->arch.vpit"];
"1000634" -> "1000913"  [label="DDG: !kvm->arch.vpit"];
"1000635" -> "1000634"  [label="AST: "];
"1000635" -> "1000639"  [label="CFG: "];
"1000636" -> "1000635"  [label="AST: "];
"1000639" -> "1000635"  [label="AST: "];
"1000634" -> "1000635"  [label="CFG: "];
"1000636" -> "1000635"  [label="AST: "];
"1000636" -> "1000638"  [label="CFG: "];
"1000637" -> "1000636"  [label="AST: "];
"1000638" -> "1000636"  [label="AST: "];
"1000639" -> "1000636"  [label="CFG: "];
"1000637" -> "1000636"  [label="AST: "];
"1000637" -> "1000629"  [label="CFG: "];
"1000638" -> "1000637"  [label="CFG: "];
"1000640" -> "1000633"  [label="AST: "];
"1000640" -> "1000634"  [label="CFG: "];
"1000910" -> "1000640"  [label="CFG: "];
"1000641" -> "1000612"  [label="AST: "];
"1000641" -> "1000643"  [label="CFG: "];
"1000642" -> "1000641"  [label="AST: "];
"1000643" -> "1000641"  [label="AST: "];
"1000650" -> "1000641"  [label="CFG: "];
"1000641" -> "1000913"  [label="DDG: kvm_vm_ioctl_set_pit(kvm, &u.ps)"];
"1000641" -> "1000913"  [label="DDG: r"];
"1000643" -> "1000641"  [label="DDG: kvm"];
"1000643" -> "1000641"  [label="DDG: &u.ps"];
"1000641" -> "1000911"  [label="DDG: r"];
"1000642" -> "1000641"  [label="AST: "];
"1000642" -> "1000634"  [label="CFG: "];
"1000644" -> "1000642"  [label="CFG: "];
"1000644" -> "1000643"  [label="AST: "];
"1000644" -> "1000642"  [label="CFG: "];
"1000647" -> "1000644"  [label="CFG: "];
"1000645" -> "1000643"  [label="AST: "];
"1000645" -> "1000646"  [label="CFG: "];
"1000646" -> "1000645"  [label="AST: "];
"1000643" -> "1000645"  [label="CFG: "];
"1000646" -> "1000645"  [label="AST: "];
"1000646" -> "1000648"  [label="CFG: "];
"1000647" -> "1000646"  [label="AST: "];
"1000648" -> "1000646"  [label="AST: "];
"1000645" -> "1000646"  [label="CFG: "];
"1000647" -> "1000646"  [label="AST: "];
"1000647" -> "1000644"  [label="CFG: "];
"1000648" -> "1000647"  [label="CFG: "];
"1000648" -> "1000646"  [label="AST: "];
"1000648" -> "1000647"  [label="CFG: "];
"1000646" -> "1000648"  [label="CFG: "];
"1000643" -> "1000641"  [label="AST: "];
"1000643" -> "1000645"  [label="CFG: "];
"1000644" -> "1000643"  [label="AST: "];
"1000645" -> "1000643"  [label="AST: "];
"1000641" -> "1000643"  [label="CFG: "];
"1000643" -> "1000913"  [label="DDG: kvm"];
"1000643" -> "1000913"  [label="DDG: &u.ps"];
"1000643" -> "1000641"  [label="DDG: kvm"];
"1000643" -> "1000641"  [label="DDG: &u.ps"];
"1000109" -> "1000643"  [label="DDG: kvm"];
"1000618" -> "1000643"  [label="DDG: &u.ps"];
"1000649" -> "1000612"  [label="AST: "];
"1000650" -> "1000649"  [label="AST: "];
"1000651" -> "1000649"  [label="AST: "];
"1000650" -> "1000649"  [label="AST: "];
"1000650" -> "1000641"  [label="CFG: "];
"1000651" -> "1000650"  [label="CFG: "];
"1000653" -> "1000650"  [label="CFG: "];
"1000651" -> "1000649"  [label="AST: "];
"1000651" -> "1000650"  [label="CFG: "];
"1000910" -> "1000651"  [label="CFG: "];
"1000652" -> "1000612"  [label="AST: "];
"1000652" -> "1000654"  [label="CFG: "];
"1000653" -> "1000652"  [label="AST: "];
"1000654" -> "1000652"  [label="AST: "];
"1000655" -> "1000652"  [label="CFG: "];
"1000652" -> "1000913"  [label="DDG: r"];
"1000652" -> "1000911"  [label="DDG: r"];
"1000653" -> "1000652"  [label="AST: "];
"1000653" -> "1000650"  [label="CFG: "];
"1000654" -> "1000653"  [label="CFG: "];
"1000654" -> "1000652"  [label="AST: "];
"1000654" -> "1000653"  [label="CFG: "];
"1000652" -> "1000654"  [label="CFG: "];
"1000655" -> "1000612"  [label="AST: "];
"1000655" -> "1000652"  [label="CFG: "];
"1000910" -> "1000655"  [label="CFG: "];
"1000656" -> "1000128"  [label="AST: "];
"1000656" -> "1000127"  [label="CFG: "];
"1000659" -> "1000656"  [label="CFG: "];
"1000657" -> "1000128"  [label="AST: "];
"1000658" -> "1000657"  [label="AST: "];
"1000662" -> "1000657"  [label="AST: "];
"1000670" -> "1000657"  [label="AST: "];
"1000678" -> "1000657"  [label="AST: "];
"1000681" -> "1000657"  [label="AST: "];
"1000685" -> "1000657"  [label="AST: "];
"1000697" -> "1000657"  [label="AST: "];
"1000700" -> "1000657"  [label="AST: "];
"1000658" -> "1000657"  [label="AST: "];
"1000658" -> "1000660"  [label="CFG: "];
"1000659" -> "1000658"  [label="AST: "];
"1000660" -> "1000658"  [label="AST: "];
"1000666" -> "1000658"  [label="CFG: "];
"1000658" -> "1000913"  [label="DDG: -ENXIO"];
"1000658" -> "1000913"  [label="DDG: r"];
"1000660" -> "1000658"  [label="DDG: ENXIO"];
"1000658" -> "1000911"  [label="DDG: r"];
"1000659" -> "1000658"  [label="AST: "];
"1000659" -> "1000656"  [label="CFG: "];
"1000661" -> "1000659"  [label="CFG: "];
"1000660" -> "1000658"  [label="AST: "];
"1000660" -> "1000661"  [label="CFG: "];
"1000661" -> "1000660"  [label="AST: "];
"1000658" -> "1000660"  [label="CFG: "];
"1000660" -> "1000913"  [label="DDG: ENXIO"];
"1000660" -> "1000658"  [label="DDG: ENXIO"];
"1000661" -> "1000660"  [label="AST: "];
"1000661" -> "1000659"  [label="CFG: "];
"1000660" -> "1000661"  [label="CFG: "];
"1000138" -> "1000136"  [label="AST: "];
"1000138" -> "1000137"  [label="CFG: "];
"1000136" -> "1000138"  [label="CFG: "];
"1000135" -> "1000128"  [label="AST: "];
"1000136" -> "1000135"  [label="AST: "];
"1000139" -> "1000135"  [label="AST: "];
"1000136" -> "1000135"  [label="AST: "];
"1000136" -> "1000138"  [label="CFG: "];
"1000137" -> "1000136"  [label="AST: "];
"1000138" -> "1000136"  [label="AST: "];
"1000139" -> "1000136"  [label="CFG: "];
"1000140" -> "1000136"  [label="CFG: "];
"1000136" -> "1000913"  [label="DDG: r < 0"];
"1000136" -> "1000913"  [label="DDG: r"];
"1000130" -> "1000136"  [label="DDG: r"];
"1000136" -> "1000911"  [label="DDG: r"];
"1000137" -> "1000136"  [label="AST: "];
"1000137" -> "1000130"  [label="CFG: "];
"1000138" -> "1000137"  [label="CFG: "];
"1000667" -> "1000665"  [label="AST: "];
"1000667" -> "1000666"  [label="CFG: "];
"1000665" -> "1000667"  [label="CFG: "];
"1000668" -> "1000664"  [label="AST: "];
"1000668" -> "1000665"  [label="CFG: "];
"1000664" -> "1000668"  [label="CFG: "];
"1000662" -> "1000657"  [label="AST: "];
"1000663" -> "1000662"  [label="AST: "];
"1000669" -> "1000662"  [label="AST: "];
"1000663" -> "1000662"  [label="AST: "];
"1000663" -> "1000664"  [label="CFG: "];
"1000664" -> "1000663"  [label="AST: "];
"1000669" -> "1000663"  [label="CFG: "];
"1000671" -> "1000663"  [label="CFG: "];
"1000663" -> "1000913"  [label="DDG: !kvm->arch.vpit"];
"1000663" -> "1000913"  [label="DDG: kvm->arch.vpit"];
"1000664" -> "1000663"  [label="AST: "];
"1000664" -> "1000668"  [label="CFG: "];
"1000665" -> "1000664"  [label="AST: "];
"1000668" -> "1000664"  [label="AST: "];
"1000663" -> "1000664"  [label="CFG: "];
"1000665" -> "1000664"  [label="AST: "];
"1000665" -> "1000667"  [label="CFG: "];
"1000666" -> "1000665"  [label="AST: "];
"1000667" -> "1000665"  [label="AST: "];
"1000668" -> "1000665"  [label="CFG: "];
"1000666" -> "1000665"  [label="AST: "];
"1000666" -> "1000658"  [label="CFG: "];
"1000667" -> "1000666"  [label="CFG: "];
"1000669" -> "1000662"  [label="AST: "];
"1000669" -> "1000663"  [label="CFG: "];
"1000910" -> "1000669"  [label="CFG: "];
"1000670" -> "1000657"  [label="AST: "];
"1000670" -> "1000672"  [label="CFG: "];
"1000671" -> "1000670"  [label="AST: "];
"1000672" -> "1000670"  [label="AST: "];
"1000679" -> "1000670"  [label="CFG: "];
"1000670" -> "1000913"  [label="DDG: kvm_vm_ioctl_get_pit2(kvm, &u.ps2)"];
"1000670" -> "1000913"  [label="DDG: r"];
"1000672" -> "1000670"  [label="DDG: kvm"];
"1000672" -> "1000670"  [label="DDG: &u.ps2"];
"1000670" -> "1000911"  [label="DDG: r"];
"1000671" -> "1000670"  [label="AST: "];
"1000671" -> "1000663"  [label="CFG: "];
"1000673" -> "1000671"  [label="CFG: "];
"1000673" -> "1000672"  [label="AST: "];
"1000673" -> "1000671"  [label="CFG: "];
"1000676" -> "1000673"  [label="CFG: "];
"1000674" -> "1000672"  [label="AST: "];
"1000674" -> "1000675"  [label="CFG: "];
"1000675" -> "1000674"  [label="AST: "];
"1000672" -> "1000674"  [label="CFG: "];
"1000675" -> "1000674"  [label="AST: "];
"1000675" -> "1000677"  [label="CFG: "];
"1000676" -> "1000675"  [label="AST: "];
"1000677" -> "1000675"  [label="AST: "];
"1000674" -> "1000675"  [label="CFG: "];
"1000676" -> "1000675"  [label="AST: "];
"1000676" -> "1000673"  [label="CFG: "];
"1000677" -> "1000676"  [label="CFG: "];
"1000677" -> "1000675"  [label="AST: "];
"1000677" -> "1000676"  [label="CFG: "];
"1000675" -> "1000677"  [label="CFG: "];
"1000672" -> "1000670"  [label="AST: "];
"1000672" -> "1000674"  [label="CFG: "];
"1000673" -> "1000672"  [label="AST: "];
"1000674" -> "1000672"  [label="AST: "];
"1000670" -> "1000672"  [label="CFG: "];
"1000672" -> "1000913"  [label="DDG: &u.ps2"];
"1000672" -> "1000913"  [label="DDG: kvm"];
"1000672" -> "1000670"  [label="DDG: kvm"];
"1000672" -> "1000670"  [label="DDG: &u.ps2"];
"1000109" -> "1000672"  [label="DDG: kvm"];
"1000672" -> "1000686"  [label="DDG: &u.ps2"];
"1000678" -> "1000657"  [label="AST: "];
"1000679" -> "1000678"  [label="AST: "];
"1000680" -> "1000678"  [label="AST: "];
"1000679" -> "1000678"  [label="AST: "];
"1000679" -> "1000670"  [label="CFG: "];
"1000680" -> "1000679"  [label="CFG: "];
"1000682" -> "1000679"  [label="CFG: "];
"1000680" -> "1000678"  [label="AST: "];
"1000680" -> "1000679"  [label="CFG: "];
"1000910" -> "1000680"  [label="CFG: "];
"1000681" -> "1000657"  [label="AST: "];
"1000681" -> "1000683"  [label="CFG: "];
"1000682" -> "1000681"  [label="AST: "];
"1000683" -> "1000681"  [label="AST: "];
"1000687" -> "1000681"  [label="CFG: "];
"1000681" -> "1000913"  [label="DDG: r"];
"1000681" -> "1000913"  [label="DDG: -EFAULT"];
"1000683" -> "1000681"  [label="DDG: EFAULT"];
"1000681" -> "1000911"  [label="DDG: r"];
"1000682" -> "1000681"  [label="AST: "];
"1000682" -> "1000679"  [label="CFG: "];
"1000684" -> "1000682"  [label="CFG: "];
"1000683" -> "1000681"  [label="AST: "];
"1000683" -> "1000684"  [label="CFG: "];
"1000684" -> "1000683"  [label="AST: "];
"1000681" -> "1000683"  [label="CFG: "];
"1000683" -> "1000913"  [label="DDG: EFAULT"];
"1000683" -> "1000681"  [label="DDG: EFAULT"];
"1000684" -> "1000683"  [label="AST: "];
"1000684" -> "1000682"  [label="CFG: "];
"1000683" -> "1000684"  [label="CFG: "];
"1000687" -> "1000686"  [label="AST: "];
"1000687" -> "1000681"  [label="CFG: "];
"1000690" -> "1000687"  [label="CFG: "];
"1000685" -> "1000657"  [label="AST: "];
"1000686" -> "1000685"  [label="AST: "];
"1000696" -> "1000685"  [label="AST: "];
"1000688" -> "1000686"  [label="AST: "];
"1000688" -> "1000689"  [label="CFG: "];
"1000689" -> "1000688"  [label="AST: "];
"1000694" -> "1000688"  [label="CFG: "];
"1000689" -> "1000688"  [label="AST: "];
"1000689" -> "1000691"  [label="CFG: "];
"1000690" -> "1000689"  [label="AST: "];
"1000691" -> "1000689"  [label="AST: "];
"1000688" -> "1000689"  [label="CFG: "];
"1000690" -> "1000689"  [label="AST: "];
"1000690" -> "1000687"  [label="CFG: "];
"1000691" -> "1000690"  [label="CFG: "];
"1000691" -> "1000689"  [label="AST: "];
"1000691" -> "1000690"  [label="CFG: "];
"1000689" -> "1000691"  [label="CFG: "];
"1000692" -> "1000686"  [label="AST: "];
"1000692" -> "1000693"  [label="CFG: "];
"1000693" -> "1000692"  [label="AST: "];
"1000686" -> "1000692"  [label="CFG: "];
"1000692" -> "1000913"  [label="DDG: u.ps2"];
"1000693" -> "1000692"  [label="AST: "];
"1000693" -> "1000695"  [label="CFG: "];
"1000694" -> "1000693"  [label="AST: "];
"1000695" -> "1000693"  [label="AST: "];
"1000692" -> "1000693"  [label="CFG: "];
"1000694" -> "1000693"  [label="AST: "];
"1000694" -> "1000688"  [label="CFG: "];
"1000695" -> "1000694"  [label="CFG: "];
"1000695" -> "1000693"  [label="AST: "];
"1000695" -> "1000694"  [label="CFG: "];
"1000693" -> "1000695"  [label="CFG: "];
"1000686" -> "1000685"  [label="AST: "];
"1000686" -> "1000692"  [label="CFG: "];
"1000687" -> "1000686"  [label="AST: "];
"1000688" -> "1000686"  [label="AST: "];
"1000692" -> "1000686"  [label="AST: "];
"1000696" -> "1000686"  [label="CFG: "];
"1000698" -> "1000686"  [label="CFG: "];
"1000686" -> "1000913"  [label="DDG: argp"];
"1000686" -> "1000913"  [label="DDG: copy_to_user(argp, &u.ps2, sizeof(u.ps2))"];
"1000686" -> "1000913"  [label="DDG: &u.ps2"];
"1000115" -> "1000686"  [label="DDG: argp"];
"1000672" -> "1000686"  [label="DDG: &u.ps2"];
"1000696" -> "1000685"  [label="AST: "];
"1000696" -> "1000686"  [label="CFG: "];
"1000910" -> "1000696"  [label="CFG: "];
"1000697" -> "1000657"  [label="AST: "];
"1000697" -> "1000699"  [label="CFG: "];
"1000698" -> "1000697"  [label="AST: "];
"1000699" -> "1000697"  [label="AST: "];
"1000700" -> "1000697"  [label="CFG: "];
"1000697" -> "1000913"  [label="DDG: r"];
"1000697" -> "1000911"  [label="DDG: r"];
"1000698" -> "1000697"  [label="AST: "];
"1000698" -> "1000686"  [label="CFG: "];
"1000699" -> "1000698"  [label="CFG: "];
"1000699" -> "1000697"  [label="AST: "];
"1000699" -> "1000698"  [label="CFG: "];
"1000697" -> "1000699"  [label="CFG: "];
"1000700" -> "1000657"  [label="AST: "];
"1000700" -> "1000697"  [label="CFG: "];
"1000910" -> "1000700"  [label="CFG: "];
"1000139" -> "1000135"  [label="AST: "];
"1000139" -> "1000136"  [label="CFG: "];
"1000910" -> "1000139"  [label="CFG: "];
"1000701" -> "1000128"  [label="AST: "];
"1000701" -> "1000127"  [label="CFG: "];
"1000704" -> "1000701"  [label="CFG: "];
"1000702" -> "1000128"  [label="AST: "];
"1000703" -> "1000702"  [label="AST: "];
"1000707" -> "1000702"  [label="AST: "];
"1000719" -> "1000702"  [label="AST: "];
"1000723" -> "1000702"  [label="AST: "];
"1000731" -> "1000702"  [label="AST: "];
"1000739" -> "1000702"  [label="AST: "];
"1000742" -> "1000702"  [label="AST: "];
"1000745" -> "1000702"  [label="AST: "];
"1000703" -> "1000702"  [label="AST: "];
"1000703" -> "1000705"  [label="CFG: "];
"1000704" -> "1000703"  [label="AST: "];
"1000705" -> "1000703"  [label="AST: "];
"1000711" -> "1000703"  [label="CFG: "];
"1000703" -> "1000913"  [label="DDG: -EFAULT"];
"1000703" -> "1000913"  [label="DDG: r"];
"1000705" -> "1000703"  [label="DDG: EFAULT"];
"1000703" -> "1000911"  [label="DDG: r"];
"1000704" -> "1000703"  [label="AST: "];
"1000704" -> "1000701"  [label="CFG: "];
"1000706" -> "1000704"  [label="CFG: "];
"1000705" -> "1000703"  [label="AST: "];
"1000705" -> "1000706"  [label="CFG: "];
"1000706" -> "1000705"  [label="AST: "];
"1000703" -> "1000705"  [label="CFG: "];
"1000705" -> "1000913"  [label="DDG: EFAULT"];
"1000705" -> "1000703"  [label="DDG: EFAULT"];
"1000706" -> "1000705"  [label="AST: "];
"1000706" -> "1000704"  [label="CFG: "];
"1000705" -> "1000706"  [label="CFG: "];
"1000707" -> "1000702"  [label="AST: "];
"1000708" -> "1000707"  [label="AST: "];
"1000718" -> "1000707"  [label="AST: "];
"1000709" -> "1000708"  [label="AST: "];
"1000709" -> "1000710"  [label="CFG: "];
"1000710" -> "1000709"  [label="AST: "];
"1000713" -> "1000709"  [label="CFG: "];
"1000710" -> "1000709"  [label="AST: "];
"1000710" -> "1000712"  [label="CFG: "];
"1000711" -> "1000710"  [label="AST: "];
"1000712" -> "1000710"  [label="AST: "];
"1000709" -> "1000710"  [label="CFG: "];
"1000711" -> "1000710"  [label="AST: "];
"1000711" -> "1000703"  [label="CFG: "];
"1000712" -> "1000711"  [label="CFG: "];
"1000712" -> "1000710"  [label="AST: "];
"1000712" -> "1000711"  [label="CFG: "];
"1000710" -> "1000712"  [label="CFG: "];
"1000713" -> "1000708"  [label="AST: "];
"1000713" -> "1000709"  [label="CFG: "];
"1000716" -> "1000713"  [label="CFG: "];
"1000714" -> "1000708"  [label="AST: "];
"1000714" -> "1000715"  [label="CFG: "];
"1000715" -> "1000714"  [label="AST: "];
"1000708" -> "1000714"  [label="CFG: "];
"1000714" -> "1000913"  [label="DDG: u.ps2"];
"1000715" -> "1000714"  [label="AST: "];
"1000715" -> "1000717"  [label="CFG: "];
"1000716" -> "1000715"  [label="AST: "];
"1000717" -> "1000715"  [label="AST: "];
"1000714" -> "1000715"  [label="CFG: "];
"1000716" -> "1000715"  [label="AST: "];
"1000716" -> "1000713"  [label="CFG: "];
"1000717" -> "1000716"  [label="CFG: "];
"1000717" -> "1000715"  [label="AST: "];
"1000717" -> "1000716"  [label="CFG: "];
"1000715" -> "1000717"  [label="CFG: "];
"1000708" -> "1000707"  [label="AST: "];
"1000708" -> "1000714"  [label="CFG: "];
"1000709" -> "1000708"  [label="AST: "];
"1000713" -> "1000708"  [label="AST: "];
"1000714" -> "1000708"  [label="AST: "];
"1000718" -> "1000708"  [label="CFG: "];
"1000720" -> "1000708"  [label="CFG: "];
"1000708" -> "1000913"  [label="DDG: &u.ps2"];
"1000708" -> "1000913"  [label="DDG: copy_from_user(&u.ps2, argp, sizeof(u.ps2))"];
"1000708" -> "1000913"  [label="DDG: argp"];
"1000115" -> "1000708"  [label="DDG: argp"];
"1000708" -> "1000733"  [label="DDG: &u.ps2"];
"1000718" -> "1000707"  [label="AST: "];
"1000718" -> "1000708"  [label="CFG: "];
"1000910" -> "1000718"  [label="CFG: "];
"1000719" -> "1000702"  [label="AST: "];
"1000719" -> "1000721"  [label="CFG: "];
"1000720" -> "1000719"  [label="AST: "];
"1000721" -> "1000719"  [label="AST: "];
"1000727" -> "1000719"  [label="CFG: "];
"1000719" -> "1000913"  [label="DDG: -ENXIO"];
"1000719" -> "1000913"  [label="DDG: r"];
"1000721" -> "1000719"  [label="DDG: ENXIO"];
"1000719" -> "1000911"  [label="DDG: r"];
"1000720" -> "1000719"  [label="AST: "];
"1000720" -> "1000708"  [label="CFG: "];
"1000722" -> "1000720"  [label="CFG: "];
"1000721" -> "1000719"  [label="AST: "];
"1000721" -> "1000722"  [label="CFG: "];
"1000722" -> "1000721"  [label="AST: "];
"1000719" -> "1000721"  [label="CFG: "];
"1000721" -> "1000913"  [label="DDG: ENXIO"];
"1000721" -> "1000719"  [label="DDG: ENXIO"];
"1000722" -> "1000721"  [label="AST: "];
"1000722" -> "1000720"  [label="CFG: "];
"1000721" -> "1000722"  [label="CFG: "];
"1000728" -> "1000726"  [label="AST: "];
"1000728" -> "1000727"  [label="CFG: "];
"1000726" -> "1000728"  [label="CFG: "];
"1000729" -> "1000725"  [label="AST: "];
"1000729" -> "1000726"  [label="CFG: "];
"1000725" -> "1000729"  [label="CFG: "];
"1000723" -> "1000702"  [label="AST: "];
"1000724" -> "1000723"  [label="AST: "];
"1000730" -> "1000723"  [label="AST: "];
"1000724" -> "1000723"  [label="AST: "];
"1000724" -> "1000725"  [label="CFG: "];
"1000725" -> "1000724"  [label="AST: "];
"1000730" -> "1000724"  [label="CFG: "];
"1000732" -> "1000724"  [label="CFG: "];
"1000724" -> "1000913"  [label="DDG: !kvm->arch.vpit"];
"1000724" -> "1000913"  [label="DDG: kvm->arch.vpit"];
"1000725" -> "1000724"  [label="AST: "];
"1000725" -> "1000729"  [label="CFG: "];
"1000726" -> "1000725"  [label="AST: "];
"1000729" -> "1000725"  [label="AST: "];
"1000724" -> "1000725"  [label="CFG: "];
"1000726" -> "1000725"  [label="AST: "];
"1000726" -> "1000728"  [label="CFG: "];
"1000727" -> "1000726"  [label="AST: "];
"1000728" -> "1000726"  [label="AST: "];
"1000729" -> "1000726"  [label="CFG: "];
"1000727" -> "1000726"  [label="AST: "];
"1000727" -> "1000719"  [label="CFG: "];
"1000728" -> "1000727"  [label="CFG: "];
"1000730" -> "1000723"  [label="AST: "];
"1000730" -> "1000724"  [label="CFG: "];
"1000910" -> "1000730"  [label="CFG: "];
"1000731" -> "1000702"  [label="AST: "];
"1000731" -> "1000733"  [label="CFG: "];
"1000732" -> "1000731"  [label="AST: "];
"1000733" -> "1000731"  [label="AST: "];
"1000740" -> "1000731"  [label="CFG: "];
"1000731" -> "1000913"  [label="DDG: r"];
"1000731" -> "1000913"  [label="DDG: kvm_vm_ioctl_set_pit2(kvm, &u.ps2)"];
"1000733" -> "1000731"  [label="DDG: kvm"];
"1000733" -> "1000731"  [label="DDG: &u.ps2"];
"1000731" -> "1000911"  [label="DDG: r"];
"1000732" -> "1000731"  [label="AST: "];
"1000732" -> "1000724"  [label="CFG: "];
"1000734" -> "1000732"  [label="CFG: "];
"1000734" -> "1000733"  [label="AST: "];
"1000734" -> "1000732"  [label="CFG: "];
"1000737" -> "1000734"  [label="CFG: "];
"1000735" -> "1000733"  [label="AST: "];
"1000735" -> "1000736"  [label="CFG: "];
"1000736" -> "1000735"  [label="AST: "];
"1000733" -> "1000735"  [label="CFG: "];
"1000736" -> "1000735"  [label="AST: "];
"1000736" -> "1000738"  [label="CFG: "];
"1000737" -> "1000736"  [label="AST: "];
"1000738" -> "1000736"  [label="AST: "];
"1000735" -> "1000736"  [label="CFG: "];
"1000737" -> "1000736"  [label="AST: "];
"1000737" -> "1000734"  [label="CFG: "];
"1000738" -> "1000737"  [label="CFG: "];
"1000738" -> "1000736"  [label="AST: "];
"1000738" -> "1000737"  [label="CFG: "];
"1000736" -> "1000738"  [label="CFG: "];
"1000733" -> "1000731"  [label="AST: "];
"1000733" -> "1000735"  [label="CFG: "];
"1000734" -> "1000733"  [label="AST: "];
"1000735" -> "1000733"  [label="AST: "];
"1000731" -> "1000733"  [label="CFG: "];
"1000733" -> "1000913"  [label="DDG: &u.ps2"];
"1000733" -> "1000913"  [label="DDG: kvm"];
"1000733" -> "1000731"  [label="DDG: kvm"];
"1000733" -> "1000731"  [label="DDG: &u.ps2"];
"1000109" -> "1000733"  [label="DDG: kvm"];
"1000708" -> "1000733"  [label="DDG: &u.ps2"];
"1000739" -> "1000702"  [label="AST: "];
"1000740" -> "1000739"  [label="AST: "];
"1000741" -> "1000739"  [label="AST: "];
"1000740" -> "1000739"  [label="AST: "];
"1000740" -> "1000731"  [label="CFG: "];
"1000741" -> "1000740"  [label="CFG: "];
"1000743" -> "1000740"  [label="CFG: "];
"1000140" -> "1000128"  [label="AST: "];
"1000140" -> "1000136"  [label="CFG: "];
"1000910" -> "1000140"  [label="CFG: "];
"1000741" -> "1000739"  [label="AST: "];
"1000741" -> "1000740"  [label="CFG: "];
"1000910" -> "1000741"  [label="CFG: "];
"1000742" -> "1000702"  [label="AST: "];
"1000742" -> "1000744"  [label="CFG: "];
"1000743" -> "1000742"  [label="AST: "];
"1000744" -> "1000742"  [label="AST: "];
"1000745" -> "1000742"  [label="CFG: "];
"1000742" -> "1000913"  [label="DDG: r"];
"1000742" -> "1000911"  [label="DDG: r"];
"1000743" -> "1000742"  [label="AST: "];
"1000743" -> "1000740"  [label="CFG: "];
"1000744" -> "1000743"  [label="CFG: "];
"1000744" -> "1000742"  [label="AST: "];
"1000744" -> "1000743"  [label="CFG: "];
"1000742" -> "1000744"  [label="CFG: "];
"1000745" -> "1000702"  [label="AST: "];
"1000745" -> "1000742"  [label="CFG: "];
"1000910" -> "1000745"  [label="CFG: "];
"1000746" -> "1000128"  [label="AST: "];
"1000746" -> "1000127"  [label="CFG: "];
"1000750" -> "1000746"  [label="CFG: "];
"1000747" -> "1000128"  [label="AST: "];
"1000748" -> "1000747"  [label="AST: "];
"1000749" -> "1000747"  [label="AST: "];
"1000753" -> "1000747"  [label="AST: "];
"1000761" -> "1000747"  [label="AST: "];
"1000767" -> "1000747"  [label="AST: "];
"1000770" -> "1000747"  [label="AST: "];
"1000773" -> "1000747"  [label="AST: "];
"1000749" -> "1000747"  [label="AST: "];
"1000749" -> "1000751"  [label="CFG: "];
"1000750" -> "1000749"  [label="AST: "];
"1000751" -> "1000749"  [label="AST: "];
"1000756" -> "1000749"  [label="CFG: "];
"1000749" -> "1000913"  [label="DDG: -EFAULT"];
"1000749" -> "1000913"  [label="DDG: r"];
"1000751" -> "1000749"  [label="DDG: EFAULT"];
"1000749" -> "1000911"  [label="DDG: r"];
"1000750" -> "1000749"  [label="AST: "];
"1000750" -> "1000746"  [label="CFG: "];
"1000752" -> "1000750"  [label="CFG: "];
"1000751" -> "1000749"  [label="AST: "];
"1000751" -> "1000752"  [label="CFG: "];
"1000752" -> "1000751"  [label="AST: "];
"1000749" -> "1000751"  [label="CFG: "];
"1000751" -> "1000913"  [label="DDG: EFAULT"];
"1000751" -> "1000749"  [label="DDG: EFAULT"];
"1000752" -> "1000751"  [label="AST: "];
"1000752" -> "1000750"  [label="CFG: "];
"1000751" -> "1000752"  [label="CFG: "];
"1000753" -> "1000747"  [label="AST: "];
"1000754" -> "1000753"  [label="AST: "];
"1000760" -> "1000753"  [label="AST: "];
"1000755" -> "1000754"  [label="AST: "];
"1000755" -> "1000756"  [label="CFG: "];
"1000756" -> "1000755"  [label="AST: "];
"1000757" -> "1000755"  [label="CFG: "];
"1000756" -> "1000755"  [label="AST: "];
"1000756" -> "1000749"  [label="CFG: "];
"1000755" -> "1000756"  [label="CFG: "];
"1000757" -> "1000754"  [label="AST: "];
"1000757" -> "1000755"  [label="CFG: "];
"1000759" -> "1000757"  [label="CFG: "];
"1000758" -> "1000754"  [label="AST: "];
"1000758" -> "1000759"  [label="CFG: "];
"1000759" -> "1000758"  [label="AST: "];
"1000754" -> "1000758"  [label="CFG: "];
"1000758" -> "1000913"  [label="DDG: control"];
"1000759" -> "1000758"  [label="AST: "];
"1000759" -> "1000757"  [label="CFG: "];
"1000758" -> "1000759"  [label="CFG: "];
"1000754" -> "1000753"  [label="AST: "];
"1000754" -> "1000758"  [label="CFG: "];
"1000755" -> "1000754"  [label="AST: "];
"1000757" -> "1000754"  [label="AST: "];
"1000758" -> "1000754"  [label="AST: "];
"1000760" -> "1000754"  [label="CFG: "];
"1000762" -> "1000754"  [label="CFG: "];
"1000754" -> "1000913"  [label="DDG: copy_from_user(&control, argp, sizeof(control))"];
"1000754" -> "1000913"  [label="DDG: argp"];
"1000754" -> "1000913"  [label="DDG: &control"];
"1000115" -> "1000754"  [label="DDG: argp"];
"1000754" -> "1000763"  [label="DDG: &control"];
"1000760" -> "1000753"  [label="AST: "];
"1000760" -> "1000754"  [label="CFG: "];
"1000910" -> "1000760"  [label="CFG: "];
"1000761" -> "1000747"  [label="AST: "];
"1000761" -> "1000763"  [label="CFG: "];
"1000762" -> "1000761"  [label="AST: "];
"1000763" -> "1000761"  [label="AST: "];
"1000768" -> "1000761"  [label="CFG: "];
"1000761" -> "1000913"  [label="DDG: r"];
"1000761" -> "1000913"  [label="DDG: kvm_vm_ioctl_reinject(kvm, &control)"];
"1000763" -> "1000761"  [label="DDG: kvm"];
"1000763" -> "1000761"  [label="DDG: &control"];
"1000761" -> "1000911"  [label="DDG: r"];
"1000762" -> "1000761"  [label="AST: "];
"1000762" -> "1000754"  [label="CFG: "];
"1000764" -> "1000762"  [label="CFG: "];
"1000764" -> "1000763"  [label="AST: "];
"1000764" -> "1000762"  [label="CFG: "];
"1000766" -> "1000764"  [label="CFG: "];
"1000765" -> "1000763"  [label="AST: "];
"1000765" -> "1000766"  [label="CFG: "];
"1000766" -> "1000765"  [label="AST: "];
"1000763" -> "1000765"  [label="CFG: "];
"1000766" -> "1000765"  [label="AST: "];
"1000766" -> "1000764"  [label="CFG: "];
"1000765" -> "1000766"  [label="CFG: "];
"1000763" -> "1000761"  [label="AST: "];
"1000763" -> "1000765"  [label="CFG: "];
"1000764" -> "1000763"  [label="AST: "];
"1000765" -> "1000763"  [label="AST: "];
"1000761" -> "1000763"  [label="CFG: "];
"1000763" -> "1000913"  [label="DDG: kvm"];
"1000763" -> "1000913"  [label="DDG: &control"];
"1000763" -> "1000761"  [label="DDG: kvm"];
"1000763" -> "1000761"  [label="DDG: &control"];
"1000109" -> "1000763"  [label="DDG: kvm"];
"1000754" -> "1000763"  [label="DDG: &control"];
"1000141" -> "1000128"  [label="AST: "];
"1000141" -> "1000127"  [label="CFG: "];
"1000145" -> "1000141"  [label="CFG: "];
"1000767" -> "1000747"  [label="AST: "];
"1000768" -> "1000767"  [label="AST: "];
"1000769" -> "1000767"  [label="AST: "];
"1000768" -> "1000767"  [label="AST: "];
"1000768" -> "1000761"  [label="CFG: "];
"1000769" -> "1000768"  [label="CFG: "];
"1000771" -> "1000768"  [label="CFG: "];
"1000769" -> "1000767"  [label="AST: "];
"1000769" -> "1000768"  [label="CFG: "];
"1000910" -> "1000769"  [label="CFG: "];
"1000770" -> "1000747"  [label="AST: "];
"1000770" -> "1000772"  [label="CFG: "];
"1000771" -> "1000770"  [label="AST: "];
"1000772" -> "1000770"  [label="AST: "];
"1000773" -> "1000770"  [label="CFG: "];
"1000770" -> "1000913"  [label="DDG: r"];
"1000770" -> "1000911"  [label="DDG: r"];
"1000771" -> "1000770"  [label="AST: "];
"1000771" -> "1000768"  [label="CFG: "];
"1000772" -> "1000771"  [label="CFG: "];
"1000772" -> "1000770"  [label="AST: "];
"1000772" -> "1000771"  [label="CFG: "];
"1000770" -> "1000772"  [label="CFG: "];
"1000773" -> "1000747"  [label="AST: "];
"1000773" -> "1000770"  [label="CFG: "];
"1000910" -> "1000773"  [label="CFG: "];
"1000774" -> "1000128"  [label="AST: "];
"1000774" -> "1000127"  [label="CFG: "];
"1000777" -> "1000774"  [label="CFG: "];
"1000775" -> "1000128"  [label="AST: "];
"1000776" -> "1000775"  [label="AST: "];
"1000780" -> "1000775"  [label="AST: "];
"1000792" -> "1000775"  [label="AST: "];
"1000796" -> "1000775"  [label="AST: "];
"1000805" -> "1000775"  [label="AST: "];
"1000808" -> "1000775"  [label="AST: "];
"1000776" -> "1000775"  [label="AST: "];
"1000776" -> "1000778"  [label="CFG: "];
"1000777" -> "1000776"  [label="AST: "];
"1000778" -> "1000776"  [label="AST: "];
"1000785" -> "1000776"  [label="CFG: "];
"1000776" -> "1000913"  [label="DDG: r"];
"1000776" -> "1000913"  [label="DDG: -EFAULT"];
"1000778" -> "1000776"  [label="DDG: EFAULT"];
"1000776" -> "1000911"  [label="DDG: r"];
"1000777" -> "1000776"  [label="AST: "];
"1000777" -> "1000774"  [label="CFG: "];
"1000779" -> "1000777"  [label="CFG: "];
"1000778" -> "1000776"  [label="AST: "];
"1000778" -> "1000779"  [label="CFG: "];
"1000779" -> "1000778"  [label="AST: "];
"1000776" -> "1000778"  [label="CFG: "];
"1000778" -> "1000913"  [label="DDG: EFAULT"];
"1000778" -> "1000776"  [label="DDG: EFAULT"];
"1000779" -> "1000778"  [label="AST: "];
"1000779" -> "1000777"  [label="CFG: "];
"1000778" -> "1000779"  [label="CFG: "];
"1000780" -> "1000775"  [label="AST: "];
"1000781" -> "1000780"  [label="AST: "];
"1000791" -> "1000780"  [label="AST: "];
"1000782" -> "1000781"  [label="AST: "];
"1000782" -> "1000783"  [label="CFG: "];
"1000783" -> "1000782"  [label="AST: "];
"1000788" -> "1000782"  [label="CFG: "];
"1000783" -> "1000782"  [label="AST: "];
"1000783" -> "1000787"  [label="CFG: "];
"1000784" -> "1000783"  [label="AST: "];
"1000787" -> "1000783"  [label="AST: "];
"1000782" -> "1000783"  [label="CFG: "];
"1000784" -> "1000783"  [label="AST: "];
"1000784" -> "1000786"  [label="CFG: "];
"1000785" -> "1000784"  [label="AST: "];
"1000786" -> "1000784"  [label="AST: "];
"1000787" -> "1000784"  [label="CFG: "];
"1000785" -> "1000784"  [label="AST: "];
"1000785" -> "1000776"  [label="CFG: "];
"1000786" -> "1000785"  [label="CFG: "];
"1000786" -> "1000784"  [label="AST: "];
"1000786" -> "1000785"  [label="CFG: "];
"1000784" -> "1000786"  [label="CFG: "];
"1000787" -> "1000783"  [label="AST: "];
"1000787" -> "1000784"  [label="CFG: "];
"1000783" -> "1000787"  [label="CFG: "];
"1000788" -> "1000781"  [label="AST: "];
"1000788" -> "1000782"  [label="CFG: "];
"1000790" -> "1000788"  [label="CFG: "];
"1000781" -> "1000780"  [label="AST: "];
"1000781" -> "1000789"  [label="CFG: "];
"1000782" -> "1000781"  [label="AST: "];
"1000788" -> "1000781"  [label="AST: "];
"1000789" -> "1000781"  [label="AST: "];
"1000791" -> "1000781"  [label="CFG: "];
"1000793" -> "1000781"  [label="CFG: "];
"1000781" -> "1000913"  [label="DDG: argp"];
"1000781" -> "1000913"  [label="DDG: copy_from_user(&kvm->arch.xen_hvm_config, argp,\n\t\t\t\t   sizeof(struct kvm_xen_hvm_config))"];
"1000781" -> "1000913"  [label="DDG: &kvm->arch.xen_hvm_config"];
"1000115" -> "1000781"  [label="DDG: argp"];
"1000789" -> "1000781"  [label="AST: "];
"1000789" -> "1000790"  [label="CFG: "];
"1000790" -> "1000789"  [label="AST: "];
"1000781" -> "1000789"  [label="CFG: "];
"1000791" -> "1000780"  [label="AST: "];
"1000791" -> "1000781"  [label="CFG: "];
"1000910" -> "1000791"  [label="CFG: "];
"1000142" -> "1000128"  [label="AST: "];
"1000143" -> "1000142"  [label="AST: "];
"1000144" -> "1000142"  [label="AST: "];
"1000148" -> "1000142"  [label="AST: "];
"1000156" -> "1000142"  [label="AST: "];
"1000161" -> "1000142"  [label="AST: "];
"1000166" -> "1000142"  [label="AST: "];
"1000792" -> "1000775"  [label="AST: "];
"1000792" -> "1000794"  [label="CFG: "];
"1000793" -> "1000792"  [label="AST: "];
"1000794" -> "1000792"  [label="AST: "];
"1000800" -> "1000792"  [label="CFG: "];
"1000792" -> "1000913"  [label="DDG: r"];
"1000792" -> "1000913"  [label="DDG: -EINVAL"];
"1000794" -> "1000792"  [label="DDG: EINVAL"];
"1000792" -> "1000911"  [label="DDG: r"];
"1000793" -> "1000792"  [label="AST: "];
"1000793" -> "1000781"  [label="CFG: "];
"1000795" -> "1000793"  [label="CFG: "];
"1000794" -> "1000792"  [label="AST: "];
"1000794" -> "1000795"  [label="CFG: "];
"1000795" -> "1000794"  [label="AST: "];
"1000792" -> "1000794"  [label="CFG: "];
"1000794" -> "1000913"  [label="DDG: EINVAL"];
"1000794" -> "1000792"  [label="DDG: EINVAL"];
"1000795" -> "1000794"  [label="AST: "];
"1000795" -> "1000793"  [label="CFG: "];
"1000794" -> "1000795"  [label="CFG: "];
"1000801" -> "1000799"  [label="AST: "];
"1000801" -> "1000800"  [label="CFG: "];
"1000799" -> "1000801"  [label="CFG: "];
"1000802" -> "1000798"  [label="AST: "];
"1000802" -> "1000799"  [label="CFG: "];
"1000798" -> "1000802"  [label="CFG: "];
"1000796" -> "1000775"  [label="AST: "];
"1000797" -> "1000796"  [label="AST: "];
"1000804" -> "1000796"  [label="AST: "];
"1000803" -> "1000797"  [label="AST: "];
"1000803" -> "1000798"  [label="CFG: "];
"1000797" -> "1000803"  [label="CFG: "];
"1000797" -> "1000796"  [label="AST: "];
"1000797" -> "1000803"  [label="CFG: "];
"1000798" -> "1000797"  [label="AST: "];
"1000803" -> "1000797"  [label="AST: "];
"1000804" -> "1000797"  [label="CFG: "];
"1000806" -> "1000797"  [label="CFG: "];
"1000798" -> "1000797"  [label="AST: "];
"1000798" -> "1000802"  [label="CFG: "];
"1000799" -> "1000798"  [label="AST: "];
"1000802" -> "1000798"  [label="AST: "];
"1000803" -> "1000798"  [label="CFG: "];
"1000799" -> "1000798"  [label="AST: "];
"1000799" -> "1000801"  [label="CFG: "];
"1000800" -> "1000799"  [label="AST: "];
"1000801" -> "1000799"  [label="AST: "];
"1000802" -> "1000799"  [label="CFG: "];
"1000800" -> "1000799"  [label="AST: "];
"1000800" -> "1000792"  [label="CFG: "];
"1000801" -> "1000800"  [label="CFG: "];
"1000804" -> "1000796"  [label="AST: "];
"1000804" -> "1000797"  [label="CFG: "];
"1000910" -> "1000804"  [label="CFG: "];
"1000805" -> "1000775"  [label="AST: "];
"1000805" -> "1000807"  [label="CFG: "];
"1000806" -> "1000805"  [label="AST: "];
"1000807" -> "1000805"  [label="AST: "];
"1000808" -> "1000805"  [label="CFG: "];
"1000805" -> "1000913"  [label="DDG: r"];
"1000805" -> "1000911"  [label="DDG: r"];
"1000806" -> "1000805"  [label="AST: "];
"1000806" -> "1000797"  [label="CFG: "];
"1000807" -> "1000806"  [label="CFG: "];
"1000807" -> "1000805"  [label="AST: "];
"1000807" -> "1000806"  [label="CFG: "];
"1000805" -> "1000807"  [label="CFG: "];
"1000808" -> "1000775"  [label="AST: "];
"1000808" -> "1000805"  [label="CFG: "];
"1000910" -> "1000808"  [label="CFG: "];
"1000809" -> "1000128"  [label="AST: "];
"1000809" -> "1000127"  [label="CFG: "];
"1000815" -> "1000809"  [label="CFG: "];
"1000810" -> "1000128"  [label="AST: "];
"1000811" -> "1000810"  [label="AST: "];
"1000812" -> "1000810"  [label="AST: "];
"1000813" -> "1000810"  [label="AST: "];
"1000814" -> "1000810"  [label="AST: "];
"1000818" -> "1000810"  [label="AST: "];
"1000826" -> "1000810"  [label="AST: "];
"1000830" -> "1000810"  [label="AST: "];
"1000835" -> "1000810"  [label="AST: "];
"1000838" -> "1000810"  [label="AST: "];
"1000839" -> "1000810"  [label="AST: "];
"1000842" -> "1000810"  [label="AST: "];
"1000849" -> "1000810"  [label="AST: "];
"1000850" -> "1000810"  [label="AST: "];
"1000857" -> "1000810"  [label="AST: "];
"1000814" -> "1000810"  [label="AST: "];
"1000814" -> "1000816"  [label="CFG: "];
"1000815" -> "1000814"  [label="AST: "];
"1000816" -> "1000814"  [label="AST: "];
"1000821" -> "1000814"  [label="CFG: "];
"1000814" -> "1000913"  [label="DDG: -EFAULT"];
"1000814" -> "1000913"  [label="DDG: r"];
"1000816" -> "1000814"  [label="DDG: EFAULT"];
"1000814" -> "1000911"  [label="DDG: r"];
"1000815" -> "1000814"  [label="AST: "];
"1000815" -> "1000809"  [label="CFG: "];
"1000817" -> "1000815"  [label="CFG: "];
"1000816" -> "1000814"  [label="AST: "];
"1000816" -> "1000817"  [label="CFG: "];
"1000817" -> "1000816"  [label="AST: "];
"1000814" -> "1000816"  [label="CFG: "];
"1000816" -> "1000913"  [label="DDG: EFAULT"];
"1000816" -> "1000814"  [label="DDG: EFAULT"];
"1000817" -> "1000816"  [label="AST: "];
"1000817" -> "1000815"  [label="CFG: "];
"1000816" -> "1000817"  [label="CFG: "];
"1000818" -> "1000810"  [label="AST: "];
"1000819" -> "1000818"  [label="AST: "];
"1000825" -> "1000818"  [label="AST: "];
"1000820" -> "1000819"  [label="AST: "];
"1000820" -> "1000821"  [label="CFG: "];
"1000821" -> "1000820"  [label="AST: "];
"1000822" -> "1000820"  [label="CFG: "];
"1000821" -> "1000820"  [label="AST: "];
"1000821" -> "1000814"  [label="CFG: "];
"1000820" -> "1000821"  [label="CFG: "];
"1000822" -> "1000819"  [label="AST: "];
"1000822" -> "1000820"  [label="CFG: "];
"1000824" -> "1000822"  [label="CFG: "];
"1000823" -> "1000819"  [label="AST: "];
"1000823" -> "1000824"  [label="CFG: "];
"1000824" -> "1000823"  [label="AST: "];
"1000819" -> "1000823"  [label="CFG: "];
"1000823" -> "1000913"  [label="DDG: user_ns"];
"1000824" -> "1000823"  [label="AST: "];
"1000824" -> "1000822"  [label="CFG: "];
"1000823" -> "1000824"  [label="CFG: "];
"1000819" -> "1000818"  [label="AST: "];
"1000819" -> "1000823"  [label="CFG: "];
"1000820" -> "1000819"  [label="AST: "];
"1000822" -> "1000819"  [label="AST: "];
"1000823" -> "1000819"  [label="AST: "];
"1000825" -> "1000819"  [label="CFG: "];
"1000827" -> "1000819"  [label="CFG: "];
"1000819" -> "1000913"  [label="DDG: &user_ns"];
"1000819" -> "1000913"  [label="DDG: copy_from_user(&user_ns, argp, sizeof(user_ns))"];
"1000819" -> "1000913"  [label="DDG: argp"];
"1000115" -> "1000819"  [label="DDG: argp"];
"1000825" -> "1000818"  [label="AST: "];
"1000825" -> "1000819"  [label="CFG: "];
"1000910" -> "1000825"  [label="CFG: "];
"1000826" -> "1000810"  [label="AST: "];
"1000826" -> "1000828"  [label="CFG: "];
"1000827" -> "1000826"  [label="AST: "];
"1000828" -> "1000826"  [label="AST: "];
"1000832" -> "1000826"  [label="CFG: "];
"1000826" -> "1000913"  [label="DDG: r"];
"1000826" -> "1000913"  [label="DDG: -EINVAL"];
"1000828" -> "1000826"  [label="DDG: EINVAL"];
"1000826" -> "1000911"  [label="DDG: r"];
"1000827" -> "1000826"  [label="AST: "];
"1000827" -> "1000819"  [label="CFG: "];
"1000829" -> "1000827"  [label="CFG: "];
"1000828" -> "1000826"  [label="AST: "];
"1000828" -> "1000829"  [label="CFG: "];
"1000829" -> "1000828"  [label="AST: "];
"1000826" -> "1000828"  [label="CFG: "];
"1000828" -> "1000913"  [label="DDG: EINVAL"];
"1000828" -> "1000826"  [label="DDG: EINVAL"];
"1000829" -> "1000828"  [label="AST: "];
"1000829" -> "1000827"  [label="CFG: "];
"1000828" -> "1000829"  [label="CFG: "];
"1000833" -> "1000831"  [label="AST: "];
"1000833" -> "1000832"  [label="CFG: "];
"1000831" -> "1000833"  [label="CFG: "];
"1000830" -> "1000810"  [label="AST: "];
"1000831" -> "1000830"  [label="AST: "];
"1000834" -> "1000830"  [label="AST: "];
"1000831" -> "1000830"  [label="AST: "];
"1000831" -> "1000833"  [label="CFG: "];
"1000832" -> "1000831"  [label="AST: "];
"1000833" -> "1000831"  [label="AST: "];
"1000834" -> "1000831"  [label="CFG: "];
"1000836" -> "1000831"  [label="CFG: "];
"1000832" -> "1000831"  [label="AST: "];
"1000832" -> "1000826"  [label="CFG: "];
"1000833" -> "1000832"  [label="CFG: "];
"1000834" -> "1000830"  [label="AST: "];
"1000834" -> "1000831"  [label="CFG: "];
"1000910" -> "1000834"  [label="CFG: "];
"1000835" -> "1000810"  [label="AST: "];
"1000835" -> "1000837"  [label="CFG: "];
"1000836" -> "1000835"  [label="AST: "];
"1000837" -> "1000835"  [label="AST: "];
"1000838" -> "1000835"  [label="CFG: "];
"1000835" -> "1000913"  [label="DDG: r"];
"1000835" -> "1000911"  [label="DDG: r"];
"1000836" -> "1000835"  [label="AST: "];
"1000836" -> "1000831"  [label="CFG: "];
"1000837" -> "1000836"  [label="CFG: "];
"1000837" -> "1000835"  [label="AST: "];
"1000837" -> "1000836"  [label="CFG: "];
"1000835" -> "1000837"  [label="CFG: "];
"1000144" -> "1000142"  [label="AST: "];
"1000144" -> "1000146"  [label="CFG: "];
"1000145" -> "1000144"  [label="AST: "];
"1000146" -> "1000144"  [label="AST: "];
"1000151" -> "1000144"  [label="CFG: "];
"1000144" -> "1000913"  [label="DDG: r"];
"1000144" -> "1000913"  [label="DDG: -EFAULT"];
"1000146" -> "1000144"  [label="DDG: EFAULT"];
"1000144" -> "1000911"  [label="DDG: r"];
"1000145" -> "1000144"  [label="AST: "];
"1000145" -> "1000141"  [label="CFG: "];
"1000147" -> "1000145"  [label="CFG: "];
"1000146" -> "1000144"  [label="AST: "];
"1000146" -> "1000147"  [label="CFG: "];
"1000147" -> "1000146"  [label="AST: "];
"1000144" -> "1000146"  [label="CFG: "];
"1000146" -> "1000913"  [label="DDG: EFAULT"];
"1000146" -> "1000144"  [label="DDG: EFAULT"];
"1000147" -> "1000146"  [label="AST: "];
"1000147" -> "1000145"  [label="CFG: "];
"1000146" -> "1000147"  [label="CFG: "];
"1000838" -> "1000810"  [label="AST: "];
"1000838" -> "1000835"  [label="CFG: "];
"1000840" -> "1000838"  [label="CFG: "];
"1000838" -> "1000913"  [label="DDG: local_irq_disable()"];
"1000841" -> "1000839"  [label="AST: "];
"1000841" -> "1000840"  [label="CFG: "];
"1000839" -> "1000841"  [label="CFG: "];
"1000839" -> "1000810"  [label="AST: "];
"1000839" -> "1000841"  [label="CFG: "];
"1000840" -> "1000839"  [label="AST: "];
"1000841" -> "1000839"  [label="AST: "];
"1000843" -> "1000839"  [label="CFG: "];
"1000839" -> "1000913"  [label="DDG: get_kernel_ns()"];
"1000839" -> "1000844"  [label="DDG: now_ns"];
"1000840" -> "1000839"  [label="AST: "];
"1000840" -> "1000838"  [label="CFG: "];
"1000841" -> "1000840"  [label="CFG: "];
"1000844" -> "1000842"  [label="AST: "];
"1000844" -> "1000848"  [label="CFG: "];
"1000845" -> "1000844"  [label="AST: "];
"1000848" -> "1000844"  [label="AST: "];
"1000842" -> "1000844"  [label="CFG: "];
"1000844" -> "1000913"  [label="DDG: now_ns"];
"1000844" -> "1000913"  [label="DDG: user_ns.clock"];
"1000844" -> "1000842"  [label="DDG: user_ns.clock"];
"1000844" -> "1000842"  [label="DDG: now_ns"];
"1000839" -> "1000844"  [label="DDG: now_ns"];
"1000845" -> "1000844"  [label="AST: "];
"1000845" -> "1000847"  [label="CFG: "];
"1000846" -> "1000845"  [label="AST: "];
"1000847" -> "1000845"  [label="AST: "];
"1000848" -> "1000845"  [label="CFG: "];
"1000846" -> "1000845"  [label="AST: "];
"1000846" -> "1000843"  [label="CFG: "];
"1000847" -> "1000846"  [label="CFG: "];
"1000847" -> "1000845"  [label="AST: "];
"1000847" -> "1000846"  [label="CFG: "];
"1000845" -> "1000847"  [label="CFG: "];
"1000842" -> "1000810"  [label="AST: "];
"1000842" -> "1000844"  [label="CFG: "];
"1000843" -> "1000842"  [label="AST: "];
"1000844" -> "1000842"  [label="AST: "];
"1000849" -> "1000842"  [label="CFG: "];
"1000842" -> "1000913"  [label="DDG: user_ns.clock - now_ns"];
"1000844" -> "1000842"  [label="DDG: user_ns.clock"];
"1000844" -> "1000842"  [label="DDG: now_ns"];
"1000842" -> "1000850"  [label="DDG: delta"];
"1000843" -> "1000842"  [label="AST: "];
"1000843" -> "1000839"  [label="CFG: "];
"1000846" -> "1000843"  [label="CFG: "];
"1000848" -> "1000844"  [label="AST: "];
"1000848" -> "1000845"  [label="CFG: "];
"1000844" -> "1000848"  [label="CFG: "];
"1000849" -> "1000810"  [label="AST: "];
"1000849" -> "1000842"  [label="CFG: "];
"1000853" -> "1000849"  [label="CFG: "];
"1000849" -> "1000913"  [label="DDG: local_irq_enable()"];
"1000855" -> "1000851"  [label="AST: "];
"1000855" -> "1000852"  [label="CFG: "];
"1000851" -> "1000855"  [label="CFG: "];
"1000850" -> "1000810"  [label="AST: "];
"1000850" -> "1000856"  [label="CFG: "];
"1000851" -> "1000850"  [label="AST: "];
"1000856" -> "1000850"  [label="AST: "];
"1000857" -> "1000850"  [label="CFG: "];
"1000850" -> "1000913"  [label="DDG: kvm->arch.kvmclock_offset"];
"1000850" -> "1000913"  [label="DDG: delta"];
"1000842" -> "1000850"  [label="DDG: delta"];
"1000851" -> "1000850"  [label="AST: "];
"1000851" -> "1000855"  [label="CFG: "];
"1000852" -> "1000851"  [label="AST: "];
"1000855" -> "1000851"  [label="AST: "];
"1000856" -> "1000851"  [label="CFG: "];
"1000852" -> "1000851"  [label="AST: "];
"1000852" -> "1000854"  [label="CFG: "];
"1000853" -> "1000852"  [label="AST: "];
"1000854" -> "1000852"  [label="AST: "];
"1000855" -> "1000852"  [label="CFG: "];
"1000853" -> "1000852"  [label="AST: "];
"1000853" -> "1000849"  [label="CFG: "];
"1000854" -> "1000853"  [label="CFG: "];
"1000856" -> "1000850"  [label="AST: "];
"1000856" -> "1000851"  [label="CFG: "];
"1000850" -> "1000856"  [label="CFG: "];
"1000854" -> "1000852"  [label="AST: "];
"1000854" -> "1000853"  [label="CFG: "];
"1000852" -> "1000854"  [label="CFG: "];
"1000857" -> "1000810"  [label="AST: "];
"1000857" -> "1000850"  [label="CFG: "];
"1000910" -> "1000857"  [label="CFG: "];
"1000858" -> "1000128"  [label="AST: "];
"1000858" -> "1000127"  [label="CFG: "];
"1000862" -> "1000858"  [label="CFG: "];
"1000859" -> "1000128"  [label="AST: "];
"1000860" -> "1000859"  [label="AST: "];
"1000861" -> "1000859"  [label="AST: "];
"1000862" -> "1000859"  [label="AST: "];
"1000863" -> "1000859"  [label="AST: "];
"1000866" -> "1000859"  [label="AST: "];
"1000877" -> "1000859"  [label="AST: "];
"1000878" -> "1000859"  [label="AST: "];
"1000883" -> "1000859"  [label="AST: "];
"1000893" -> "1000859"  [label="AST: "];
"1000897" -> "1000859"  [label="AST: "];
"1000905" -> "1000859"  [label="AST: "];
"1000908" -> "1000859"  [label="AST: "];
"1000148" -> "1000142"  [label="AST: "];
"1000149" -> "1000148"  [label="AST: "];
"1000155" -> "1000148"  [label="AST: "];
"1000150" -> "1000149"  [label="AST: "];
"1000150" -> "1000151"  [label="CFG: "];
"1000151" -> "1000150"  [label="AST: "];
"1000152" -> "1000150"  [label="CFG: "];
"1000151" -> "1000150"  [label="AST: "];
"1000151" -> "1000144"  [label="CFG: "];
"1000150" -> "1000151"  [label="CFG: "];
"1000152" -> "1000149"  [label="AST: "];
"1000152" -> "1000150"  [label="CFG: "];
"1000154" -> "1000152"  [label="CFG: "];
"1000153" -> "1000149"  [label="AST: "];
"1000153" -> "1000154"  [label="CFG: "];
"1000154" -> "1000153"  [label="AST: "];
"1000149" -> "1000153"  [label="CFG: "];
"1000153" -> "1000913"  [label="DDG: ident_addr"];
"1000154" -> "1000153"  [label="AST: "];
"1000154" -> "1000152"  [label="CFG: "];
"1000153" -> "1000154"  [label="CFG: "];
"1000149" -> "1000148"  [label="AST: "];
"1000149" -> "1000153"  [label="CFG: "];
"1000150" -> "1000149"  [label="AST: "];
"1000152" -> "1000149"  [label="AST: "];
"1000153" -> "1000149"  [label="AST: "];
"1000155" -> "1000149"  [label="CFG: "];
"1000157" -> "1000149"  [label="CFG: "];
"1000149" -> "1000913"  [label="DDG: argp"];
"1000149" -> "1000913"  [label="DDG: copy_from_user(&ident_addr, argp, sizeof ident_addr)"];
"1000149" -> "1000913"  [label="DDG: &ident_addr"];
"1000115" -> "1000149"  [label="DDG: argp"];
"1000862" -> "1000859"  [label="AST: "];
"1000862" -> "1000858"  [label="CFG: "];
"1000864" -> "1000862"  [label="CFG: "];
"1000862" -> "1000913"  [label="DDG: local_irq_disable()"];
"1000865" -> "1000863"  [label="AST: "];
"1000865" -> "1000864"  [label="CFG: "];
"1000863" -> "1000865"  [label="CFG: "];
"1000863" -> "1000859"  [label="AST: "];
"1000863" -> "1000865"  [label="CFG: "];
"1000864" -> "1000863"  [label="AST: "];
"1000865" -> "1000863"  [label="AST: "];
"1000868" -> "1000863"  [label="CFG: "];
"1000863" -> "1000913"  [label="DDG: get_kernel_ns()"];
"1000863" -> "1000866"  [label="DDG: now_ns"];
"1000863" -> "1000870"  [label="DDG: now_ns"];
"1000864" -> "1000863"  [label="AST: "];
"1000864" -> "1000862"  [label="CFG: "];
"1000865" -> "1000864"  [label="CFG: "];
"1000869" -> "1000867"  [label="AST: "];
"1000869" -> "1000868"  [label="CFG: "];
"1000867" -> "1000869"  [label="CFG: "];
"1000870" -> "1000866"  [label="AST: "];
"1000870" -> "1000876"  [label="CFG: "];
"1000871" -> "1000870"  [label="AST: "];
"1000876" -> "1000870"  [label="AST: "];
"1000866" -> "1000870"  [label="CFG: "];
"1000870" -> "1000913"  [label="DDG: kvm->arch.kvmclock_offset"];
"1000870" -> "1000913"  [label="DDG: now_ns"];
"1000863" -> "1000870"  [label="DDG: now_ns"];
"1000871" -> "1000870"  [label="AST: "];
"1000871" -> "1000875"  [label="CFG: "];
"1000872" -> "1000871"  [label="AST: "];
"1000875" -> "1000871"  [label="AST: "];
"1000876" -> "1000871"  [label="CFG: "];
"1000872" -> "1000871"  [label="AST: "];
"1000872" -> "1000874"  [label="CFG: "];
"1000873" -> "1000872"  [label="AST: "];
"1000874" -> "1000872"  [label="AST: "];
"1000875" -> "1000872"  [label="CFG: "];
"1000873" -> "1000872"  [label="AST: "];
"1000873" -> "1000867"  [label="CFG: "];
"1000874" -> "1000873"  [label="CFG: "];
"1000866" -> "1000859"  [label="AST: "];
"1000866" -> "1000870"  [label="CFG: "];
"1000867" -> "1000866"  [label="AST: "];
"1000870" -> "1000866"  [label="AST: "];
"1000877" -> "1000866"  [label="CFG: "];
"1000866" -> "1000913"  [label="DDG: user_ns.clock"];
"1000866" -> "1000913"  [label="DDG: kvm->arch.kvmclock_offset + now_ns"];
"1000863" -> "1000866"  [label="DDG: now_ns"];
"1000867" -> "1000866"  [label="AST: "];
"1000867" -> "1000869"  [label="CFG: "];
"1000868" -> "1000867"  [label="AST: "];
"1000869" -> "1000867"  [label="AST: "];
"1000873" -> "1000867"  [label="CFG: "];
"1000868" -> "1000867"  [label="AST: "];
"1000868" -> "1000863"  [label="CFG: "];
"1000869" -> "1000868"  [label="CFG: "];
"1000874" -> "1000872"  [label="AST: "];
"1000874" -> "1000873"  [label="CFG: "];
"1000872" -> "1000874"  [label="CFG: "];
"1000875" -> "1000871"  [label="AST: "];
"1000875" -> "1000872"  [label="CFG: "];
"1000871" -> "1000875"  [label="CFG: "];
"1000876" -> "1000870"  [label="AST: "];
"1000876" -> "1000871"  [label="CFG: "];
"1000870" -> "1000876"  [label="CFG: "];
"1000877" -> "1000859"  [label="AST: "];
"1000877" -> "1000866"  [label="CFG: "];
"1000880" -> "1000877"  [label="CFG: "];
"1000877" -> "1000913"  [label="DDG: local_irq_enable()"];
"1000881" -> "1000879"  [label="AST: "];
"1000881" -> "1000880"  [label="CFG: "];
"1000879" -> "1000881"  [label="CFG: "];
"1000882" -> "1000878"  [label="AST: "];
"1000882" -> "1000879"  [label="CFG: "];
"1000878" -> "1000882"  [label="CFG: "];
"1000878" -> "1000859"  [label="AST: "];
"1000878" -> "1000882"  [label="CFG: "];
"1000879" -> "1000878"  [label="AST: "];
"1000882" -> "1000878"  [label="AST: "];
"1000886" -> "1000878"  [label="CFG: "];
"1000878" -> "1000913"  [label="DDG: user_ns.flags"];
"1000879" -> "1000878"  [label="AST: "];
"1000879" -> "1000881"  [label="CFG: "];
"1000880" -> "1000879"  [label="AST: "];
"1000881" -> "1000879"  [label="AST: "];
"1000882" -> "1000879"  [label="CFG: "];
"1000880" -> "1000879"  [label="AST: "];
"1000880" -> "1000877"  [label="CFG: "];
"1000881" -> "1000880"  [label="CFG: "];
"1000885" -> "1000884"  [label="AST: "];
"1000885" -> "1000887"  [label="CFG: "];
"1000886" -> "1000885"  [label="AST: "];
"1000887" -> "1000885"  [label="AST: "];
"1000884" -> "1000885"  [label="CFG: "];
"1000886" -> "1000885"  [label="AST: "];
"1000886" -> "1000878"  [label="CFG: "];
"1000887" -> "1000886"  [label="CFG: "];
"1000887" -> "1000885"  [label="AST: "];
"1000887" -> "1000886"  [label="CFG: "];
"1000885" -> "1000887"  [label="CFG: "];
"1000883" -> "1000859"  [label="AST: "];
"1000883" -> "1000889"  [label="CFG: "];
"1000884" -> "1000883"  [label="AST: "];
"1000888" -> "1000883"  [label="AST: "];
"1000889" -> "1000883"  [label="AST: "];
"1000894" -> "1000883"  [label="CFG: "];
"1000883" -> "1000913"  [label="DDG: memset(&user_ns.pad, 0, sizeof(user_ns.pad))"];
"1000883" -> "1000913"  [label="DDG: &user_ns.pad"];
"1000888" -> "1000883"  [label="AST: "];
"1000888" -> "1000884"  [label="CFG: "];
"1000891" -> "1000888"  [label="CFG: "];
"1000889" -> "1000883"  [label="AST: "];
"1000889" -> "1000890"  [label="CFG: "];
"1000890" -> "1000889"  [label="AST: "];
"1000883" -> "1000889"  [label="CFG: "];
"1000889" -> "1000913"  [label="DDG: user_ns.pad"];
"1000890" -> "1000889"  [label="AST: "];
"1000890" -> "1000892"  [label="CFG: "];
"1000891" -> "1000890"  [label="AST: "];
"1000892" -> "1000890"  [label="AST: "];
"1000889" -> "1000890"  [label="CFG: "];
"1000891" -> "1000890"  [label="AST: "];
"1000891" -> "1000888"  [label="CFG: "];
"1000892" -> "1000891"  [label="CFG: "];
"1000892" -> "1000890"  [label="AST: "];
"1000892" -> "1000891"  [label="CFG: "];
"1000890" -> "1000892"  [label="CFG: "];
"1000884" -> "1000883"  [label="AST: "];
"1000884" -> "1000885"  [label="CFG: "];
"1000885" -> "1000884"  [label="AST: "];
"1000888" -> "1000884"  [label="CFG: "];
"1000893" -> "1000859"  [label="AST: "];
"1000893" -> "1000895"  [label="CFG: "];
"1000894" -> "1000893"  [label="AST: "];
"1000895" -> "1000893"  [label="AST: "];
"1000899" -> "1000893"  [label="CFG: "];
"1000893" -> "1000913"  [label="DDG: -EFAULT"];
"1000893" -> "1000913"  [label="DDG: r"];
"1000895" -> "1000893"  [label="DDG: EFAULT"];
"1000893" -> "1000911"  [label="DDG: r"];
"1000894" -> "1000893"  [label="AST: "];
"1000894" -> "1000883"  [label="CFG: "];
"1000896" -> "1000894"  [label="CFG: "];
"1000895" -> "1000893"  [label="AST: "];
"1000895" -> "1000896"  [label="CFG: "];
"1000896" -> "1000895"  [label="AST: "];
"1000893" -> "1000895"  [label="CFG: "];
"1000895" -> "1000913"  [label="DDG: EFAULT"];
"1000895" -> "1000893"  [label="DDG: EFAULT"];
"1000896" -> "1000895"  [label="AST: "];
"1000896" -> "1000894"  [label="CFG: "];
"1000895" -> "1000896"  [label="CFG: "];
"1000899" -> "1000898"  [label="AST: "];
"1000899" -> "1000893"  [label="CFG: "];
"1000901" -> "1000899"  [label="CFG: "];
"1000897" -> "1000859"  [label="AST: "];
"1000898" -> "1000897"  [label="AST: "];
"1000904" -> "1000897"  [label="AST: "];
"1000900" -> "1000898"  [label="AST: "];
"1000900" -> "1000901"  [label="CFG: "];
"1000901" -> "1000900"  [label="AST: "];
"1000903" -> "1000900"  [label="CFG: "];
"1000901" -> "1000900"  [label="AST: "];
"1000901" -> "1000899"  [label="CFG: "];
"1000900" -> "1000901"  [label="CFG: "];
"1000902" -> "1000898"  [label="AST: "];
"1000902" -> "1000903"  [label="CFG: "];
"1000903" -> "1000902"  [label="AST: "];
"1000898" -> "1000902"  [label="CFG: "];
"1000902" -> "1000913"  [label="DDG: user_ns"];
"1000903" -> "1000902"  [label="AST: "];
"1000903" -> "1000900"  [label="CFG: "];
"1000902" -> "1000903"  [label="CFG: "];
"1000898" -> "1000897"  [label="AST: "];
"1000898" -> "1000902"  [label="CFG: "];
"1000899" -> "1000898"  [label="AST: "];
"1000900" -> "1000898"  [label="AST: "];
"1000902" -> "1000898"  [label="AST: "];
"1000904" -> "1000898"  [label="CFG: "];
"1000906" -> "1000898"  [label="CFG: "];
"1000898" -> "1000913"  [label="DDG: argp"];
"1000898" -> "1000913"  [label="DDG: copy_to_user(argp, &user_ns, sizeof(user_ns))"];
"1000898" -> "1000913"  [label="DDG: &user_ns"];
"1000115" -> "1000898"  [label="DDG: argp"];
"1000155" -> "1000148"  [label="AST: "];
"1000155" -> "1000149"  [label="CFG: "];
"1000910" -> "1000155"  [label="CFG: "];
"1000904" -> "1000897"  [label="AST: "];
"1000904" -> "1000898"  [label="CFG: "];
"1000910" -> "1000904"  [label="CFG: "];
"1000905" -> "1000859"  [label="AST: "];
"1000905" -> "1000907"  [label="CFG: "];
"1000906" -> "1000905"  [label="AST: "];
"1000907" -> "1000905"  [label="AST: "];
"1000908" -> "1000905"  [label="CFG: "];
"1000905" -> "1000913"  [label="DDG: r"];
"1000905" -> "1000911"  [label="DDG: r"];
"1000906" -> "1000905"  [label="AST: "];
"1000906" -> "1000898"  [label="CFG: "];
"1000907" -> "1000906"  [label="CFG: "];
"1000907" -> "1000905"  [label="AST: "];
"1000907" -> "1000906"  [label="CFG: "];
"1000905" -> "1000907"  [label="CFG: "];
"1000908" -> "1000859"  [label="AST: "];
"1000908" -> "1000905"  [label="CFG: "];
"1000910" -> "1000908"  [label="CFG: "];
"1000909" -> "1000128"  [label="AST: "];
"1000909" -> "1000127"  [label="CFG: "];
"1000910" -> "1000909"  [label="CFG: "];
"1000910" -> "1000107"  [label="AST: "];
"1000910" -> "1000140"  [label="CFG: "];
"1000910" -> "1000166"  [label="CFG: "];
"1000910" -> "1000176"  [label="CFG: "];
"1000910" -> "1000182"  [label="CFG: "];
"1000910" -> "1000313"  [label="CFG: "];
"1000910" -> "1000387"  [label="CFG: "];
"1000910" -> "1000449"  [label="CFG: "];
"1000910" -> "1000507"  [label="CFG: "];
"1000910" -> "1000553"  [label="CFG: "];
"1000910" -> "1000610"  [label="CFG: "];
"1000910" -> "1000655"  [label="CFG: "];
"1000910" -> "1000700"  [label="CFG: "];
"1000910" -> "1000745"  [label="CFG: "];
"1000910" -> "1000773"  [label="CFG: "];
"1000910" -> "1000808"  [label="CFG: "];
"1000910" -> "1000857"  [label="CFG: "];
"1000910" -> "1000908"  [label="CFG: "];
"1000910" -> "1000909"  [label="CFG: "];
"1000910" -> "1000139"  [label="CFG: "];
"1000910" -> "1000155"  [label="CFG: "];
"1000910" -> "1000165"  [label="CFG: "];
"1000910" -> "1000175"  [label="CFG: "];
"1000910" -> "1000337"  [label="CFG: "];
"1000910" -> "1000403"  [label="CFG: "];
"1000910" -> "1000445"  [label="CFG: "];
"1000910" -> "1000468"  [label="CFG: "];
"1000910" -> "1000506"  [label="CFG: "];
"1000910" -> "1000526"  [label="CFG: "];
"1000910" -> "1000552"  [label="CFG: "];
"1000910" -> "1000569"  [label="CFG: "];
"1000910" -> "1000581"  [label="CFG: "];
"1000910" -> "1000592"  [label="CFG: "];
"1000910" -> "1000606"  [label="CFG: "];
"1000910" -> "1000628"  [label="CFG: "];
"1000910" -> "1000640"  [label="CFG: "];
"1000910" -> "1000651"  [label="CFG: "];
"1000910" -> "1000669"  [label="CFG: "];
"1000910" -> "1000680"  [label="CFG: "];
"1000910" -> "1000696"  [label="CFG: "];
"1000910" -> "1000718"  [label="CFG: "];
"1000910" -> "1000730"  [label="CFG: "];
"1000910" -> "1000741"  [label="CFG: "];
"1000910" -> "1000760"  [label="CFG: "];
"1000910" -> "1000769"  [label="CFG: "];
"1000910" -> "1000791"  [label="CFG: "];
"1000910" -> "1000804"  [label="CFG: "];
"1000910" -> "1000825"  [label="CFG: "];
"1000910" -> "1000834"  [label="CFG: "];
"1000910" -> "1000904"  [label="CFG: "];
"1000912" -> "1000910"  [label="CFG: "];
"1000911" -> "1000107"  [label="AST: "];
"1000911" -> "1000912"  [label="CFG: "];
"1000912" -> "1000911"  [label="AST: "];
"1000913" -> "1000911"  [label="CFG: "];
"1000911" -> "1000913"  [label="DDG: <RET>"];
"1000912" -> "1000911"  [label="DDG: r"];
"1000613" -> "1000911"  [label="DDG: r"];
"1000761" -> "1000911"  [label="DDG: r"];
"1000464" -> "1000911"  [label="DDG: r"];
"1000168" -> "1000911"  [label="DDG: r"];
"1000792" -> "1000911"  [label="DDG: r"];
"1000213" -> "1000911"  [label="DDG: r"];
"1000749" -> "1000911"  [label="DDG: r"];
"1000776" -> "1000911"  [label="DDG: r"];
"1000355" -> "1000911"  [label="DDG: r"];
"1000629" -> "1000911"  [label="DDG: r"];
"1000681" -> "1000911"  [label="DDG: r"];
"1000224" -> "1000911"  [label="DDG: r"];
"1000570" -> "1000911"  [label="DDG: r"];
"1000826" -> "1000911"  [label="DDG: r"];
"1000404" -> "1000911"  [label="DDG: r"];
"1000178" -> "1000911"  [label="DDG: r"];
"1000582" -> "1000911"  [label="DDG: r"];
"1000556" -> "1000911"  [label="DDG: r"];
"1000527" -> "1000911"  [label="DDG: r"];
"1000905" -> "1000911"  [label="DDG: r"];
"1000805" -> "1000911"  [label="DDG: r"];
"1000607" -> "1000911"  [label="DDG: r"];
"1000392" -> "1000911"  [label="DDG: r"];
"1000478" -> "1000911"  [label="DDG: r"];
"1000202" -> "1000911"  [label="DDG: r"];
"1000446" -> "1000911"  [label="DDG: r"];
"1000378" -> "1000911"  [label="DDG: r"];
"1000893" -> "1000911"  [label="DDG: r"];
"1000652" -> "1000911"  [label="DDG: r"];
"1000498" -> "1000911"  [label="DDG: r"];
"1000670" -> "1000911"  [label="DDG: r"];
"1000814" -> "1000911"  [label="DDG: r"];
"1000719" -> "1000911"  [label="DDG: r"];
"1000742" -> "1000911"  [label="DDG: r"];
"1000593" -> "1000911"  [label="DDG: r"];
"1000835" -> "1000911"  [label="DDG: r"];
"1000544" -> "1000911"  [label="DDG: r"];
"1000522" -> "1000911"  [label="DDG: r"];
"1000658" -> "1000911"  [label="DDG: r"];
"1000324" -> "1000911"  [label="DDG: r"];
"1000276" -> "1000911"  [label="DDG: r"];
"1000121" -> "1000911"  [label="DDG: r"];
"1000144" -> "1000911"  [label="DDG: r"];
"1000731" -> "1000911"  [label="DDG: r"];
"1000697" -> "1000911"  [label="DDG: r"];
"1000429" -> "1000911"  [label="DDG: r"];
"1000162" -> "1000911"  [label="DDG: r"];
"1000344" -> "1000911"  [label="DDG: r"];
"1000536" -> "1000911"  [label="DDG: r"];
"1000641" -> "1000911"  [label="DDG: r"];
"1000703" -> "1000911"  [label="DDG: r"];
"1000469" -> "1000911"  [label="DDG: r"];
"1000486" -> "1000911"  [label="DDG: r"];
"1000191" -> "1000911"  [label="DDG: r"];
"1000770" -> "1000911"  [label="DDG: r"];
"1000136" -> "1000911"  [label="DDG: r"];
"1000912" -> "1000911"  [label="AST: "];
"1000912" -> "1000910"  [label="CFG: "];
"1000911" -> "1000912"  [label="CFG: "];
"1000912" -> "1000911"  [label="DDG: r"];
"1000107" -> "1000103"  [label="AST: "];
"1000108" -> "1000107"  [label="AST: "];
"1000109" -> "1000107"  [label="AST: "];
"1000114" -> "1000107"  [label="AST: "];
"1000115" -> "1000107"  [label="AST: "];
"1000120" -> "1000107"  [label="AST: "];
"1000121" -> "1000107"  [label="AST: "];
"1000125" -> "1000107"  [label="AST: "];
"1000126" -> "1000107"  [label="AST: "];
"1000910" -> "1000107"  [label="AST: "];
"1000911" -> "1000107"  [label="AST: "];
"1000156" -> "1000142"  [label="AST: "];
"1000156" -> "1000158"  [label="CFG: "];
"1000157" -> "1000156"  [label="AST: "];
"1000158" -> "1000156"  [label="AST: "];
"1000163" -> "1000156"  [label="CFG: "];
"1000156" -> "1000913"  [label="DDG: kvm_vm_ioctl_set_identity_map_addr(kvm, ident_addr)"];
"1000158" -> "1000156"  [label="DDG: kvm"];
"1000158" -> "1000156"  [label="DDG: ident_addr"];
"1000156" -> "1000162"  [label="DDG: r"];
"1000157" -> "1000156"  [label="AST: "];
"1000157" -> "1000149"  [label="CFG: "];
"1000159" -> "1000157"  [label="CFG: "];
"1000159" -> "1000158"  [label="AST: "];
"1000159" -> "1000157"  [label="CFG: "];
"1000160" -> "1000159"  [label="CFG: "];
"1000160" -> "1000158"  [label="AST: "];
"1000160" -> "1000159"  [label="CFG: "];
"1000158" -> "1000160"  [label="CFG: "];
"1000158" -> "1000156"  [label="AST: "];
"1000158" -> "1000160"  [label="CFG: "];
"1000159" -> "1000158"  [label="AST: "];
"1000160" -> "1000158"  [label="AST: "];
"1000156" -> "1000158"  [label="CFG: "];
"1000158" -> "1000913"  [label="DDG: kvm"];
"1000158" -> "1000913"  [label="DDG: ident_addr"];
"1000158" -> "1000156"  [label="DDG: kvm"];
"1000158" -> "1000156"  [label="DDG: ident_addr"];
"1000109" -> "1000158"  [label="DDG: kvm"];
"1000164" -> "1000162"  [label="AST: "];
"1000164" -> "1000163"  [label="CFG: "];
"1000162" -> "1000164"  [label="CFG: "];
"1000161" -> "1000142"  [label="AST: "];
"1000162" -> "1000161"  [label="AST: "];
"1000165" -> "1000161"  [label="AST: "];
"1000162" -> "1000161"  [label="AST: "];
"1000162" -> "1000164"  [label="CFG: "];
"1000163" -> "1000162"  [label="AST: "];
"1000164" -> "1000162"  [label="AST: "];
"1000165" -> "1000162"  [label="CFG: "];
"1000166" -> "1000162"  [label="CFG: "];
"1000162" -> "1000913"  [label="DDG: r"];
"1000162" -> "1000913"  [label="DDG: r < 0"];
"1000156" -> "1000162"  [label="DDG: r"];
"1000162" -> "1000911"  [label="DDG: r"];
"1000163" -> "1000162"  [label="AST: "];
"1000163" -> "1000156"  [label="CFG: "];
"1000164" -> "1000163"  [label="CFG: "];
"1000165" -> "1000161"  [label="AST: "];
"1000165" -> "1000162"  [label="CFG: "];
"1000910" -> "1000165"  [label="CFG: "];
"1000166" -> "1000142"  [label="AST: "];
"1000166" -> "1000162"  [label="CFG: "];
"1000910" -> "1000166"  [label="CFG: "];
"1000167" -> "1000128"  [label="AST: "];
"1000167" -> "1000127"  [label="CFG: "];
"1000169" -> "1000167"  [label="CFG: "];
"1000168" -> "1000128"  [label="AST: "];
"1000168" -> "1000170"  [label="CFG: "];
"1000169" -> "1000168"  [label="AST: "];
"1000170" -> "1000168"  [label="AST: "];
"1000174" -> "1000168"  [label="CFG: "];
"1000168" -> "1000913"  [label="DDG: r"];
"1000168" -> "1000913"  [label="DDG: kvm_vm_ioctl_set_nr_mmu_pages(kvm, arg)"];
"1000170" -> "1000168"  [label="DDG: kvm"];
"1000170" -> "1000168"  [label="DDG: arg"];
"1000168" -> "1000911"  [label="DDG: r"];
"1000169" -> "1000168"  [label="AST: "];
"1000169" -> "1000167"  [label="CFG: "];
"1000171" -> "1000169"  [label="CFG: "];
"1000171" -> "1000170"  [label="AST: "];
"1000171" -> "1000169"  [label="CFG: "];
"1000172" -> "1000171"  [label="CFG: "];
"1000172" -> "1000170"  [label="AST: "];
"1000172" -> "1000171"  [label="CFG: "];
"1000170" -> "1000172"  [label="CFG: "];
"1000170" -> "1000168"  [label="AST: "];
"1000170" -> "1000172"  [label="CFG: "];
"1000171" -> "1000170"  [label="AST: "];
"1000172" -> "1000170"  [label="AST: "];
"1000168" -> "1000170"  [label="CFG: "];
"1000170" -> "1000913"  [label="DDG: arg"];
"1000170" -> "1000913"  [label="DDG: kvm"];
"1000170" -> "1000168"  [label="DDG: kvm"];
"1000170" -> "1000168"  [label="DDG: arg"];
"1000109" -> "1000170"  [label="DDG: kvm"];
"1000117" -> "1000170"  [label="DDG: arg"];
"1000106" -> "1000170"  [label="DDG: arg"];
"1000173" -> "1000128"  [label="AST: "];
"1000174" -> "1000173"  [label="AST: "];
"1000175" -> "1000173"  [label="AST: "];
"1000174" -> "1000173"  [label="AST: "];
"1000174" -> "1000168"  [label="CFG: "];
"1000175" -> "1000174"  [label="CFG: "];
"1000176" -> "1000174"  [label="CFG: "];
"1000175" -> "1000173"  [label="AST: "];
"1000175" -> "1000174"  [label="CFG: "];
"1000910" -> "1000175"  [label="CFG: "];
"1000176" -> "1000128"  [label="AST: "];
"1000176" -> "1000174"  [label="CFG: "];
"1000910" -> "1000176"  [label="CFG: "];
"1000109" -> "1000107"  [label="AST: "];
"1000109" -> "1000111"  [label="CFG: "];
"1000110" -> "1000109"  [label="AST: "];
"1000111" -> "1000109"  [label="AST: "];
"1000116" -> "1000109"  [label="CFG: "];
"1000109" -> "1000913"  [label="DDG: kvm"];
"1000109" -> "1000913"  [label="DDG: filp->private_data"];
"1000109" -> "1000132"  [label="DDG: kvm"];
"1000109" -> "1000158"  [label="DDG: kvm"];
"1000109" -> "1000170"  [label="DDG: kvm"];
"1000109" -> "1000180"  [label="DDG: kvm"];
"1000109" -> "1000219"  [label="DDG: kvm"];
"1000109" -> "1000365"  [label="DDG: kvm"];
"1000109" -> "1000409"  [label="DDG: kvm"];
"1000109" -> "1000475"  [label="DDG: kvm"];
"1000109" -> "1000533"  [label="DDG: kvm"];
"1000109" -> "1000584"  [label="DDG: kvm"];
"1000109" -> "1000643"  [label="DDG: kvm"];
"1000109" -> "1000672"  [label="DDG: kvm"];
"1000109" -> "1000733"  [label="DDG: kvm"];
"1000109" -> "1000763"  [label="DDG: kvm"];
"1000110" -> "1000109"  [label="AST: "];
"1000110" -> "1000103"  [label="CFG: "];
"1000112" -> "1000110"  [label="CFG: "];
"1000111" -> "1000109"  [label="AST: "];
"1000111" -> "1000113"  [label="CFG: "];
"1000112" -> "1000111"  [label="AST: "];
"1000113" -> "1000111"  [label="AST: "];
"1000109" -> "1000111"  [label="CFG: "];
"1000112" -> "1000111"  [label="AST: "];
"1000112" -> "1000110"  [label="CFG: "];
"1000113" -> "1000112"  [label="CFG: "];
"1000113" -> "1000111"  [label="AST: "];
"1000113" -> "1000112"  [label="CFG: "];
"1000111" -> "1000113"  [label="CFG: "];
"1000177" -> "1000128"  [label="AST: "];
"1000177" -> "1000127"  [label="CFG: "];
"1000179" -> "1000177"  [label="CFG: "];
"1000178" -> "1000128"  [label="AST: "];
"1000178" -> "1000180"  [label="CFG: "];
"1000179" -> "1000178"  [label="AST: "];
"1000180" -> "1000178"  [label="AST: "];
"1000182" -> "1000178"  [label="CFG: "];
"1000178" -> "1000913"  [label="DDG: r"];
"1000178" -> "1000913"  [label="DDG: kvm_vm_ioctl_get_nr_mmu_pages(kvm)"];
"1000180" -> "1000178"  [label="DDG: kvm"];
"1000178" -> "1000911"  [label="DDG: r"];
"1000179" -> "1000178"  [label="AST: "];
"1000179" -> "1000177"  [label="CFG: "];
"1000181" -> "1000179"  [label="CFG: "];
"1000181" -> "1000180"  [label="AST: "];
"1000181" -> "1000179"  [label="CFG: "];
"1000180" -> "1000181"  [label="CFG: "];
"1000180" -> "1000178"  [label="AST: "];
"1000180" -> "1000181"  [label="CFG: "];
"1000181" -> "1000180"  [label="AST: "];
"1000178" -> "1000180"  [label="CFG: "];
"1000180" -> "1000913"  [label="DDG: kvm"];
"1000180" -> "1000178"  [label="DDG: kvm"];
"1000109" -> "1000180"  [label="DDG: kvm"];
"1000182" -> "1000128"  [label="AST: "];
"1000182" -> "1000178"  [label="CFG: "];
"1000910" -> "1000182"  [label="CFG: "];
"1000183" -> "1000128"  [label="AST: "];
"1000183" -> "1000127"  [label="CFG: "];
"1000189" -> "1000183"  [label="CFG: "];
"1000184" -> "1000128"  [label="AST: "];
"1000185" -> "1000184"  [label="AST: "];
"1000186" -> "1000184"  [label="AST: "];
"1000191" -> "1000184"  [label="AST: "];
"1000195" -> "1000184"  [label="AST: "];
"1000202" -> "1000184"  [label="AST: "];
"1000206" -> "1000184"  [label="AST: "];
"1000213" -> "1000184"  [label="AST: "];
"1000217" -> "1000184"  [label="AST: "];
"1000221" -> "1000184"  [label="AST: "];
"1000267" -> "1000184"  [label="AST: "];
"1000268" -> "1000184"  [label="AST: "];
"1000275" -> "1000184"  [label="AST: "];
"1000276" -> "1000184"  [label="AST: "];
"1000280" -> "1000184"  [label="AST: "];
"1000307" -> "1000184"  [label="AST: "];
"1000308" -> "1000184"  [label="AST: "];
"1000313" -> "1000184"  [label="AST: "];
"1000187" -> "1000186"  [label="AST: "];
"1000187" -> "1000188"  [label="CFG: "];
"1000188" -> "1000187"  [label="AST: "];
"1000186" -> "1000187"  [label="CFG: "];
"1000188" -> "1000187"  [label="AST: "];
"1000188" -> "1000190"  [label="CFG: "];
"1000189" -> "1000188"  [label="AST: "];
"1000190" -> "1000188"  [label="AST: "];
"1000187" -> "1000188"  [label="CFG: "];
"1000189" -> "1000188"  [label="AST: "];
"1000189" -> "1000183"  [label="CFG: "];
"1000190" -> "1000189"  [label="CFG: "];
"1000190" -> "1000188"  [label="AST: "];
"1000190" -> "1000189"  [label="CFG: "];
"1000188" -> "1000190"  [label="CFG: "];
"1000186" -> "1000184"  [label="AST: "];
"1000186" -> "1000187"  [label="CFG: "];
"1000187" -> "1000186"  [label="AST: "];
"1000192" -> "1000186"  [label="CFG: "];
"1000186" -> "1000913"  [label="DDG: mutex_lock(&kvm->lock)"];
"1000186" -> "1000308"  [label="DDG: &kvm->lock"];
"1000191" -> "1000184"  [label="AST: "];
"1000191" -> "1000193"  [label="CFG: "];
"1000192" -> "1000191"  [label="AST: "];
"1000193" -> "1000191"  [label="AST: "];
"1000198" -> "1000191"  [label="CFG: "];
"1000191" -> "1000913"  [label="DDG: -EEXIST"];
"1000191" -> "1000913"  [label="DDG: r"];
"1000193" -> "1000191"  [label="DDG: EEXIST"];
"1000191" -> "1000911"  [label="DDG: r"];
"1000192" -> "1000191"  [label="AST: "];
"1000192" -> "1000186"  [label="CFG: "];
"1000194" -> "1000192"  [label="CFG: "];
"1000193" -> "1000191"  [label="AST: "];
"1000193" -> "1000194"  [label="CFG: "];
"1000194" -> "1000193"  [label="AST: "];
"1000191" -> "1000193"  [label="CFG: "];
"1000193" -> "1000913"  [label="DDG: EEXIST"];
"1000193" -> "1000191"  [label="DDG: EEXIST"];
"1000194" -> "1000193"  [label="AST: "];
"1000194" -> "1000192"  [label="CFG: "];
"1000193" -> "1000194"  [label="CFG: "];
"1000199" -> "1000197"  [label="AST: "];
"1000199" -> "1000198"  [label="CFG: "];
"1000197" -> "1000199"  [label="CFG: "];
"1000200" -> "1000196"  [label="AST: "];
"1000200" -> "1000197"  [label="CFG: "];
"1000196" -> "1000200"  [label="CFG: "];
"1000195" -> "1000184"  [label="AST: "];
"1000196" -> "1000195"  [label="AST: "];
"1000201" -> "1000195"  [label="AST: "];
"1000196" -> "1000195"  [label="AST: "];
"1000196" -> "1000200"  [label="CFG: "];
"1000197" -> "1000196"  [label="AST: "];
"1000200" -> "1000196"  [label="AST: "];
"1000201" -> "1000196"  [label="CFG: "];
"1000203" -> "1000196"  [label="CFG: "];
"1000197" -> "1000196"  [label="AST: "];
"1000197" -> "1000199"  [label="CFG: "];
"1000198" -> "1000197"  [label="AST: "];
"1000199" -> "1000197"  [label="AST: "];
"1000200" -> "1000197"  [label="CFG: "];
"1000198" -> "1000197"  [label="AST: "];
"1000198" -> "1000191"  [label="CFG: "];
"1000199" -> "1000198"  [label="CFG: "];
"1000201" -> "1000195"  [label="AST: "];
"1000201" -> "1000196"  [label="CFG: "];
"1000307" -> "1000201"  [label="CFG: "];
"1000115" -> "1000107"  [label="AST: "];
"1000115" -> "1000117"  [label="CFG: "];
"1000116" -> "1000115"  [label="AST: "];
"1000117" -> "1000115"  [label="AST: "];
"1000122" -> "1000115"  [label="CFG: "];
"1000115" -> "1000913"  [label="DDG: (void __user *)arg"];
"1000115" -> "1000913"  [label="DDG: argp"];
"1000117" -> "1000115"  [label="DDG: arg"];
"1000115" -> "1000149"  [label="DDG: argp"];
"1000115" -> "1000329"  [label="DDG: argp"];
"1000115" -> "1000397"  [label="DDG: argp"];
"1000115" -> "1000455"  [label="DDG: argp"];
"1000115" -> "1000513"  [label="DDG: argp"];
"1000115" -> "1000561"  [label="DDG: argp"];
"1000115" -> "1000618"  [label="DDG: argp"];
"1000115" -> "1000686"  [label="DDG: argp"];
"1000115" -> "1000708"  [label="DDG: argp"];
"1000115" -> "1000754"  [label="DDG: argp"];
"1000115" -> "1000781"  [label="DDG: argp"];
"1000115" -> "1000819"  [label="DDG: argp"];
"1000115" -> "1000898"  [label="DDG: argp"];
"1000116" -> "1000115"  [label="AST: "];
"1000116" -> "1000109"  [label="CFG: "];
"1000118" -> "1000116"  [label="CFG: "];
"1000117" -> "1000115"  [label="AST: "];
"1000117" -> "1000119"  [label="CFG: "];
"1000118" -> "1000117"  [label="AST: "];
"1000119" -> "1000117"  [label="AST: "];
"1000115" -> "1000117"  [label="CFG: "];
"1000117" -> "1000913"  [label="DDG: arg"];
"1000117" -> "1000115"  [label="DDG: arg"];
"1000106" -> "1000117"  [label="DDG: arg"];
"1000117" -> "1000132"  [label="DDG: arg"];
"1000117" -> "1000170"  [label="DDG: arg"];
"1000119" -> "1000117"  [label="AST: "];
"1000119" -> "1000118"  [label="CFG: "];
"1000117" -> "1000119"  [label="CFG: "];
"1000202" -> "1000184"  [label="AST: "];
"1000202" -> "1000204"  [label="CFG: "];
"1000203" -> "1000202"  [label="AST: "];
"1000204" -> "1000202"  [label="AST: "];
"1000210" -> "1000202"  [label="CFG: "];
"1000202" -> "1000913"  [label="DDG: r"];
"1000202" -> "1000913"  [label="DDG: -EINVAL"];
"1000204" -> "1000202"  [label="DDG: EINVAL"];
"1000202" -> "1000911"  [label="DDG: r"];
"1000203" -> "1000202"  [label="AST: "];
"1000203" -> "1000196"  [label="CFG: "];
"1000205" -> "1000203"  [label="CFG: "];
"1000204" -> "1000202"  [label="AST: "];
"1000204" -> "1000205"  [label="CFG: "];
"1000205" -> "1000204"  [label="AST: "];
"1000202" -> "1000204"  [label="CFG: "];
"1000204" -> "1000913"  [label="DDG: EINVAL"];
"1000204" -> "1000202"  [label="DDG: EINVAL"];
"1000205" -> "1000204"  [label="AST: "];
"1000205" -> "1000203"  [label="CFG: "];
"1000204" -> "1000205"  [label="CFG: "];
"1000208" -> "1000207"  [label="AST: "];
"1000208" -> "1000209"  [label="CFG: "];
"1000209" -> "1000208"  [label="AST: "];
"1000207" -> "1000208"  [label="CFG: "];
"1000209" -> "1000208"  [label="AST: "];
"1000209" -> "1000211"  [label="CFG: "];
"1000210" -> "1000209"  [label="AST: "];
"1000211" -> "1000209"  [label="AST: "];
"1000208" -> "1000209"  [label="CFG: "];
"1000210" -> "1000209"  [label="AST: "];
"1000210" -> "1000202"  [label="CFG: "];
"1000211" -> "1000210"  [label="CFG: "];
"1000206" -> "1000184"  [label="AST: "];
"1000207" -> "1000206"  [label="AST: "];
"1000212" -> "1000206"  [label="AST: "];
"1000211" -> "1000209"  [label="AST: "];
"1000211" -> "1000210"  [label="CFG: "];
"1000209" -> "1000211"  [label="CFG: "];
"1000207" -> "1000206"  [label="AST: "];
"1000207" -> "1000208"  [label="CFG: "];
"1000208" -> "1000207"  [label="AST: "];
"1000212" -> "1000207"  [label="CFG: "];
"1000214" -> "1000207"  [label="CFG: "];
"1000207" -> "1000913"  [label="DDG: &kvm->online_vcpus"];
"1000207" -> "1000913"  [label="DDG: atomic_read(&kvm->online_vcpus)"];
"1000212" -> "1000206"  [label="AST: "];
"1000212" -> "1000207"  [label="CFG: "];
"1000307" -> "1000212"  [label="CFG: "];
"1000213" -> "1000184"  [label="AST: "];
"1000213" -> "1000215"  [label="CFG: "];
"1000214" -> "1000213"  [label="AST: "];
"1000215" -> "1000213"  [label="AST: "];
"1000218" -> "1000213"  [label="CFG: "];
"1000213" -> "1000913"  [label="DDG: r"];
"1000213" -> "1000913"  [label="DDG: -ENOMEM"];
"1000215" -> "1000213"  [label="DDG: ENOMEM"];
"1000213" -> "1000911"  [label="DDG: r"];
"1000214" -> "1000213"  [label="AST: "];
"1000214" -> "1000207"  [label="CFG: "];
"1000216" -> "1000214"  [label="CFG: "];
"1000215" -> "1000213"  [label="AST: "];
"1000215" -> "1000216"  [label="CFG: "];
"1000216" -> "1000215"  [label="AST: "];
"1000213" -> "1000215"  [label="CFG: "];
"1000215" -> "1000913"  [label="DDG: ENOMEM"];
"1000215" -> "1000213"  [label="DDG: ENOMEM"];
"1000216" -> "1000215"  [label="AST: "];
"1000216" -> "1000214"  [label="CFG: "];
"1000215" -> "1000216"  [label="CFG: "];
"1000219" -> "1000217"  [label="AST: "];
"1000219" -> "1000220"  [label="CFG: "];
"1000220" -> "1000219"  [label="AST: "];
"1000217" -> "1000219"  [label="CFG: "];
"1000219" -> "1000913"  [label="DDG: kvm"];
"1000219" -> "1000217"  [label="DDG: kvm"];
"1000109" -> "1000219"  [label="DDG: kvm"];
"1000219" -> "1000226"  [label="DDG: kvm"];
"1000220" -> "1000219"  [label="AST: "];
"1000220" -> "1000218"  [label="CFG: "];
"1000219" -> "1000220"  [label="CFG: "];
"1000217" -> "1000184"  [label="AST: "];
"1000217" -> "1000219"  [label="CFG: "];
"1000218" -> "1000217"  [label="AST: "];
"1000219" -> "1000217"  [label="AST: "];
"1000222" -> "1000217"  [label="CFG: "];
"1000217" -> "1000913"  [label="DDG: kvm_create_pic(kvm)"];
"1000217" -> "1000913"  [label="DDG: vpic"];
"1000219" -> "1000217"  [label="DDG: kvm"];
"1000217" -> "1000262"  [label="DDG: vpic"];
"1000217" -> "1000268"  [label="DDG: vpic"];
"1000218" -> "1000217"  [label="AST: "];
"1000218" -> "1000213"  [label="CFG: "];
"1000220" -> "1000218"  [label="CFG: "];
"1000223" -> "1000221"  [label="AST: "];
"1000224" -> "1000223"  [label="AST: "];
"1000228" -> "1000223"  [label="AST: "];
"1000221" -> "1000184"  [label="AST: "];
"1000222" -> "1000221"  [label="AST: "];
"1000223" -> "1000221"  [label="AST: "];
"1000265" -> "1000221"  [label="AST: "];
"1000222" -> "1000221"  [label="AST: "];
"1000222" -> "1000217"  [label="CFG: "];
"1000225" -> "1000222"  [label="CFG: "];
"1000266" -> "1000222"  [label="CFG: "];
"1000227" -> "1000226"  [label="AST: "];
"1000227" -> "1000225"  [label="CFG: "];
"1000226" -> "1000227"  [label="CFG: "];
"1000224" -> "1000223"  [label="AST: "];
"1000224" -> "1000226"  [label="CFG: "];
"1000225" -> "1000224"  [label="AST: "];
"1000226" -> "1000224"  [label="AST: "];
"1000229" -> "1000224"  [label="CFG: "];
"1000224" -> "1000913"  [label="DDG: r"];
"1000224" -> "1000913"  [label="DDG: kvm_ioapic_init(kvm)"];
"1000226" -> "1000224"  [label="DDG: kvm"];
"1000224" -> "1000911"  [label="DDG: r"];
"1000225" -> "1000224"  [label="AST: "];
"1000225" -> "1000222"  [label="CFG: "];
"1000227" -> "1000225"  [label="CFG: "];
"1000226" -> "1000224"  [label="AST: "];
"1000226" -> "1000227"  [label="CFG: "];
"1000227" -> "1000226"  [label="AST: "];
"1000224" -> "1000226"  [label="CFG: "];
"1000226" -> "1000224"  [label="DDG: kvm"];
"1000219" -> "1000226"  [label="DDG: kvm"];
"1000226" -> "1000236"  [label="DDG: kvm"];
"1000226" -> "1000278"  [label="DDG: kvm"];
"1000230" -> "1000228"  [label="AST: "];
"1000231" -> "1000230"  [label="AST: "];
"1000236" -> "1000230"  [label="AST: "];
"1000243" -> "1000230"  [label="AST: "];
"1000250" -> "1000230"  [label="AST: "];
"1000257" -> "1000230"  [label="AST: "];
"1000262" -> "1000230"  [label="AST: "];
"1000264" -> "1000230"  [label="AST: "];
"1000228" -> "1000223"  [label="AST: "];
"1000229" -> "1000228"  [label="AST: "];
"1000230" -> "1000228"  [label="AST: "];
"1000229" -> "1000228"  [label="AST: "];
"1000229" -> "1000224"  [label="CFG: "];
"1000234" -> "1000229"  [label="CFG: "];
"1000267" -> "1000229"  [label="CFG: "];
"1000232" -> "1000231"  [label="AST: "];
"1000232" -> "1000233"  [label="CFG: "];
"1000233" -> "1000232"  [label="AST: "];
"1000231" -> "1000232"  [label="CFG: "];
"1000233" -> "1000232"  [label="AST: "];
"1000233" -> "1000235"  [label="CFG: "];
"1000234" -> "1000233"  [label="AST: "];
"1000235" -> "1000233"  [label="AST: "];
"1000232" -> "1000233"  [label="CFG: "];
"1000234" -> "1000233"  [label="AST: "];
"1000234" -> "1000229"  [label="CFG: "];
"1000235" -> "1000234"  [label="CFG: "];
"1000235" -> "1000233"  [label="AST: "];
"1000235" -> "1000234"  [label="CFG: "];
"1000233" -> "1000235"  [label="CFG: "];
"1000231" -> "1000230"  [label="AST: "];
"1000231" -> "1000232"  [label="CFG: "];
"1000232" -> "1000231"  [label="AST: "];
"1000237" -> "1000231"  [label="CFG: "];
"1000231" -> "1000913"  [label="DDG: mutex_lock(&kvm->slots_lock)"];
"1000231" -> "1000257"  [label="DDG: &kvm->slots_lock"];
"1000237" -> "1000236"  [label="AST: "];
"1000237" -> "1000231"  [label="CFG: "];
"1000238" -> "1000237"  [label="CFG: "];
"1000238" -> "1000236"  [label="AST: "];
"1000238" -> "1000237"  [label="CFG: "];
"1000241" -> "1000238"  [label="CFG: "];
"1000236" -> "1000230"  [label="AST: "];
"1000236" -> "1000239"  [label="CFG: "];
"1000237" -> "1000236"  [label="AST: "];
"1000238" -> "1000236"  [label="AST: "];
"1000239" -> "1000236"  [label="AST: "];
"1000244" -> "1000236"  [label="CFG: "];
"1000236" -> "1000913"  [label="DDG: kvm_io_bus_unregister_dev(kvm, KVM_PIO_BUS,\n\t\t\t\t\t\t\t  &vpic->dev_master)"];
"1000236" -> "1000913"  [label="DDG: &vpic->dev_master"];
"1000226" -> "1000236"  [label="DDG: kvm"];
"1000236" -> "1000243"  [label="DDG: kvm"];
"1000236" -> "1000243"  [label="DDG: KVM_PIO_BUS"];
"1000124" -> "1000123"  [label="AST: "];
"1000124" -> "1000122"  [label="CFG: "];
"1000123" -> "1000124"  [label="CFG: "];
"1000121" -> "1000107"  [label="AST: "];
"1000121" -> "1000123"  [label="CFG: "];
"1000122" -> "1000121"  [label="AST: "];
"1000123" -> "1000121"  [label="AST: "];
"1000127" -> "1000121"  [label="CFG: "];
"1000121" -> "1000913"  [label="DDG: -ENOTTY"];
"1000121" -> "1000913"  [label="DDG: r"];
"1000123" -> "1000121"  [label="DDG: ENOTTY"];
"1000121" -> "1000911"  [label="DDG: r"];
"1000122" -> "1000121"  [label="AST: "];
"1000122" -> "1000115"  [label="CFG: "];
"1000124" -> "1000122"  [label="CFG: "];
"1000123" -> "1000121"  [label="AST: "];
"1000123" -> "1000124"  [label="CFG: "];
"1000124" -> "1000123"  [label="AST: "];
"1000121" -> "1000123"  [label="CFG: "];
"1000123" -> "1000913"  [label="DDG: ENOTTY"];
"1000123" -> "1000121"  [label="DDG: ENOTTY"];
"1000240" -> "1000239"  [label="AST: "];
"1000240" -> "1000242"  [label="CFG: "];
"1000241" -> "1000240"  [label="AST: "];
"1000242" -> "1000240"  [label="AST: "];
"1000239" -> "1000240"  [label="CFG: "];
"1000241" -> "1000240"  [label="AST: "];
"1000241" -> "1000238"  [label="CFG: "];
"1000242" -> "1000241"  [label="CFG: "];
"1000242" -> "1000240"  [label="AST: "];
"1000242" -> "1000241"  [label="CFG: "];
"1000240" -> "1000242"  [label="CFG: "];
"1000239" -> "1000236"  [label="AST: "];
"1000239" -> "1000240"  [label="CFG: "];
"1000240" -> "1000239"  [label="AST: "];
"1000236" -> "1000239"  [label="CFG: "];
"1000244" -> "1000243"  [label="AST: "];
"1000244" -> "1000236"  [label="CFG: "];
"1000245" -> "1000244"  [label="CFG: "];
"1000245" -> "1000243"  [label="AST: "];
"1000245" -> "1000244"  [label="CFG: "];
"1000248" -> "1000245"  [label="CFG: "];
"1000243" -> "1000230"  [label="AST: "];
"1000243" -> "1000246"  [label="CFG: "];
"1000244" -> "1000243"  [label="AST: "];
"1000245" -> "1000243"  [label="AST: "];
"1000246" -> "1000243"  [label="AST: "];
"1000251" -> "1000243"  [label="CFG: "];
"1000243" -> "1000913"  [label="DDG: &vpic->dev_slave"];
"1000243" -> "1000913"  [label="DDG: kvm_io_bus_unregister_dev(kvm, KVM_PIO_BUS,\n\t\t\t\t\t\t\t  &vpic->dev_slave)"];
"1000236" -> "1000243"  [label="DDG: kvm"];
"1000236" -> "1000243"  [label="DDG: KVM_PIO_BUS"];
"1000243" -> "1000250"  [label="DDG: kvm"];
"1000243" -> "1000250"  [label="DDG: KVM_PIO_BUS"];
"1000247" -> "1000246"  [label="AST: "];
"1000247" -> "1000249"  [label="CFG: "];
"1000248" -> "1000247"  [label="AST: "];
"1000249" -> "1000247"  [label="AST: "];
"1000246" -> "1000247"  [label="CFG: "];
"1000248" -> "1000247"  [label="AST: "];
"1000248" -> "1000245"  [label="CFG: "];
"1000249" -> "1000248"  [label="CFG: "];
"1000249" -> "1000247"  [label="AST: "];
"1000249" -> "1000248"  [label="CFG: "];
"1000247" -> "1000249"  [label="CFG: "];
"1000246" -> "1000243"  [label="AST: "];
"1000246" -> "1000247"  [label="CFG: "];
"1000247" -> "1000246"  [label="AST: "];
"1000243" -> "1000246"  [label="CFG: "];
"1000251" -> "1000250"  [label="AST: "];
"1000251" -> "1000243"  [label="CFG: "];
"1000252" -> "1000251"  [label="CFG: "];
"1000252" -> "1000250"  [label="AST: "];
"1000252" -> "1000251"  [label="CFG: "];
"1000255" -> "1000252"  [label="CFG: "];
"1000250" -> "1000230"  [label="AST: "];
"1000250" -> "1000253"  [label="CFG: "];
"1000251" -> "1000250"  [label="AST: "];
"1000252" -> "1000250"  [label="AST: "];
"1000253" -> "1000250"  [label="AST: "];
"1000260" -> "1000250"  [label="CFG: "];
"1000250" -> "1000913"  [label="DDG: kvm"];
"1000250" -> "1000913"  [label="DDG: &vpic->dev_eclr"];
"1000250" -> "1000913"  [label="DDG: KVM_PIO_BUS"];
"1000250" -> "1000913"  [label="DDG: kvm_io_bus_unregister_dev(kvm, KVM_PIO_BUS,\n\t\t\t\t\t\t\t  &vpic->dev_eclr)"];
"1000243" -> "1000250"  [label="DDG: kvm"];
"1000243" -> "1000250"  [label="DDG: KVM_PIO_BUS"];
"1000254" -> "1000253"  [label="AST: "];
"1000254" -> "1000256"  [label="CFG: "];
"1000255" -> "1000254"  [label="AST: "];
"1000256" -> "1000254"  [label="AST: "];
"1000253" -> "1000254"  [label="CFG: "];
"1000255" -> "1000254"  [label="AST: "];
"1000255" -> "1000252"  [label="CFG: "];
"1000256" -> "1000255"  [label="CFG: "];
"1000256" -> "1000254"  [label="AST: "];
"1000256" -> "1000255"  [label="CFG: "];
"1000254" -> "1000256"  [label="CFG: "];
"1000253" -> "1000250"  [label="AST: "];
"1000253" -> "1000254"  [label="CFG: "];
"1000254" -> "1000253"  [label="AST: "];
"1000250" -> "1000253"  [label="CFG: "];
"1000258" -> "1000257"  [label="AST: "];
"1000258" -> "1000259"  [label="CFG: "];
"1000259" -> "1000258"  [label="AST: "];
"1000257" -> "1000258"  [label="CFG: "];
"1000259" -> "1000258"  [label="AST: "];
"1000259" -> "1000261"  [label="CFG: "];
"1000260" -> "1000259"  [label="AST: "];
"1000261" -> "1000259"  [label="AST: "];
"1000258" -> "1000259"  [label="CFG: "];
"1000260" -> "1000259"  [label="AST: "];
"1000260" -> "1000250"  [label="CFG: "];
"1000261" -> "1000260"  [label="CFG: "];
"1000261" -> "1000259"  [label="AST: "];
"1000261" -> "1000260"  [label="CFG: "];
"1000259" -> "1000261"  [label="CFG: "];
"1000257" -> "1000230"  [label="AST: "];
"1000257" -> "1000258"  [label="CFG: "];
"1000258" -> "1000257"  [label="AST: "];
"1000263" -> "1000257"  [label="CFG: "];
"1000257" -> "1000913"  [label="DDG: &kvm->slots_lock"];
"1000257" -> "1000913"  [label="DDG: mutex_unlock(&kvm->slots_lock)"];
"1000231" -> "1000257"  [label="DDG: &kvm->slots_lock"];
"1000263" -> "1000262"  [label="AST: "];
"1000263" -> "1000257"  [label="CFG: "];
"1000262" -> "1000263"  [label="CFG: "];
"1000262" -> "1000230"  [label="AST: "];
"1000262" -> "1000263"  [label="CFG: "];
"1000263" -> "1000262"  [label="AST: "];
"1000264" -> "1000262"  [label="CFG: "];
"1000262" -> "1000913"  [label="DDG: vpic"];
"1000262" -> "1000913"  [label="DDG: kfree(vpic)"];
"1000217" -> "1000262"  [label="DDG: vpic"];
"1000264" -> "1000230"  [label="AST: "];
"1000264" -> "1000262"  [label="CFG: "];
"1000307" -> "1000264"  [label="CFG: "];
"1000265" -> "1000221"  [label="AST: "];
"1000266" -> "1000265"  [label="AST: "];
"1000266" -> "1000265"  [label="AST: "];
"1000266" -> "1000222"  [label="CFG: "];
"1000307" -> "1000266"  [label="CFG: "];
"1000267" -> "1000184"  [label="AST: "];
"1000267" -> "1000229"  [label="CFG: "];
"1000271" -> "1000267"  [label="CFG: "];
"1000273" -> "1000269"  [label="AST: "];
"1000273" -> "1000270"  [label="CFG: "];
"1000269" -> "1000273"  [label="CFG: "];
"1000274" -> "1000268"  [label="AST: "];
"1000274" -> "1000269"  [label="CFG: "];
"1000268" -> "1000274"  [label="CFG: "];
"1000268" -> "1000184"  [label="AST: "];
"1000268" -> "1000274"  [label="CFG: "];
"1000269" -> "1000268"  [label="AST: "];
"1000274" -> "1000268"  [label="AST: "];
"1000275" -> "1000268"  [label="CFG: "];
"1000268" -> "1000913"  [label="DDG: kvm->arch.vpic"];
"1000268" -> "1000913"  [label="DDG: vpic"];
"1000217" -> "1000268"  [label="DDG: vpic"];
"1000269" -> "1000268"  [label="AST: "];
"1000269" -> "1000273"  [label="CFG: "];
"1000270" -> "1000269"  [label="AST: "];
"1000273" -> "1000269"  [label="AST: "];
"1000274" -> "1000269"  [label="CFG: "];
"1000270" -> "1000269"  [label="AST: "];
"1000270" -> "1000272"  [label="CFG: "];
"1000271" -> "1000270"  [label="AST: "];
"1000272" -> "1000270"  [label="AST: "];
"1000273" -> "1000270"  [label="CFG: "];
"1000271" -> "1000270"  [label="AST: "];
"1000271" -> "1000267"  [label="CFG: "];
"1000272" -> "1000271"  [label="CFG: "];
"1000272" -> "1000270"  [label="AST: "];
"1000272" -> "1000271"  [label="CFG: "];
"1000270" -> "1000272"  [label="CFG: "];
"1000275" -> "1000184"  [label="AST: "];
"1000275" -> "1000268"  [label="CFG: "];
"1000277" -> "1000275"  [label="CFG: "];
"1000275" -> "1000913"  [label="DDG: smp_wmb()"];
"1000276" -> "1000184"  [label="AST: "];
"1000276" -> "1000278"  [label="CFG: "];
"1000277" -> "1000276"  [label="AST: "];
"1000278" -> "1000276"  [label="AST: "];
"1000281" -> "1000276"  [label="CFG: "];
"1000276" -> "1000913"  [label="DDG: kvm_setup_default_irq_routing(kvm)"];
"1000276" -> "1000913"  [label="DDG: r"];
"1000278" -> "1000276"  [label="DDG: kvm"];
"1000276" -> "1000911"  [label="DDG: r"];
"1000277" -> "1000276"  [label="AST: "];
"1000277" -> "1000275"  [label="CFG: "];
"1000279" -> "1000277"  [label="CFG: "];
"1000279" -> "1000278"  [label="AST: "];
"1000279" -> "1000277"  [label="CFG: "];
"1000278" -> "1000279"  [label="CFG: "];
"1000278" -> "1000276"  [label="AST: "];
"1000278" -> "1000279"  [label="CFG: "];
"1000279" -> "1000278"  [label="AST: "];
"1000276" -> "1000278"  [label="CFG: "];
"1000278" -> "1000913"  [label="DDG: kvm"];
"1000278" -> "1000276"  [label="DDG: kvm"];
"1000226" -> "1000278"  [label="DDG: kvm"];
"1000278" -> "1000293"  [label="DDG: kvm"];
"1000280" -> "1000184"  [label="AST: "];
"1000281" -> "1000280"  [label="AST: "];
"1000282" -> "1000280"  [label="AST: "];
"1000281" -> "1000280"  [label="AST: "];
"1000281" -> "1000276"  [label="CFG: "];
"1000286" -> "1000281"  [label="CFG: "];
"1000307" -> "1000281"  [label="CFG: "];
"1000282" -> "1000280"  [label="AST: "];
"1000283" -> "1000282"  [label="AST: "];
"1000288" -> "1000282"  [label="AST: "];
"1000293" -> "1000282"  [label="AST: "];
"1000295" -> "1000282"  [label="AST: "];
"1000297" -> "1000282"  [label="AST: "];
"1000302" -> "1000282"  [label="AST: "];
"1000284" -> "1000283"  [label="AST: "];
"1000284" -> "1000285"  [label="CFG: "];
"1000285" -> "1000284"  [label="AST: "];
"1000283" -> "1000284"  [label="CFG: "];
"1000285" -> "1000284"  [label="AST: "];
"1000285" -> "1000287"  [label="CFG: "];
"1000286" -> "1000285"  [label="AST: "];
"1000287" -> "1000285"  [label="AST: "];
"1000284" -> "1000285"  [label="CFG: "];
"1000286" -> "1000285"  [label="AST: "];
"1000286" -> "1000281"  [label="CFG: "];
"1000287" -> "1000286"  [label="CFG: "];
"1000287" -> "1000285"  [label="AST: "];
"1000287" -> "1000286"  [label="CFG: "];
"1000285" -> "1000287"  [label="CFG: "];
"1000283" -> "1000282"  [label="AST: "];
"1000283" -> "1000284"  [label="CFG: "];
"1000284" -> "1000283"  [label="AST: "];
"1000291" -> "1000283"  [label="CFG: "];
"1000283" -> "1000913"  [label="DDG: mutex_lock(&kvm->slots_lock)"];
"1000283" -> "1000302"  [label="DDG: &kvm->slots_lock"];
"1000289" -> "1000288"  [label="AST: "];
"1000289" -> "1000290"  [label="CFG: "];
"1000290" -> "1000289"  [label="AST: "];
"1000288" -> "1000289"  [label="CFG: "];
"1000290" -> "1000289"  [label="AST: "];
"1000290" -> "1000292"  [label="CFG: "];
"1000291" -> "1000290"  [label="AST: "];
"1000292" -> "1000290"  [label="AST: "];
"1000289" -> "1000290"  [label="CFG: "];
"1000291" -> "1000290"  [label="AST: "];
"1000291" -> "1000283"  [label="CFG: "];
"1000292" -> "1000291"  [label="CFG: "];
"1000292" -> "1000290"  [label="AST: "];
"1000292" -> "1000291"  [label="CFG: "];
"1000290" -> "1000292"  [label="CFG: "];
"1000288" -> "1000282"  [label="AST: "];
"1000288" -> "1000289"  [label="CFG: "];
"1000289" -> "1000288"  [label="AST: "];
"1000294" -> "1000288"  [label="CFG: "];
"1000288" -> "1000913"  [label="DDG: mutex_lock(&kvm->irq_lock)"];
"1000288" -> "1000297"  [label="DDG: &kvm->irq_lock"];
"1000294" -> "1000293"  [label="AST: "];
"1000294" -> "1000288"  [label="CFG: "];
"1000293" -> "1000294"  [label="CFG: "];
"1000293" -> "1000282"  [label="AST: "];
"1000293" -> "1000294"  [label="CFG: "];
"1000294" -> "1000293"  [label="AST: "];
"1000296" -> "1000293"  [label="CFG: "];
"1000293" -> "1000913"  [label="DDG: kvm_ioapic_destroy(kvm)"];
"1000278" -> "1000293"  [label="DDG: kvm"];
"1000293" -> "1000295"  [label="DDG: kvm"];
"1000296" -> "1000295"  [label="AST: "];
"1000296" -> "1000293"  [label="CFG: "];
"1000295" -> "1000296"  [label="CFG: "];
"1000295" -> "1000282"  [label="AST: "];
"1000295" -> "1000296"  [label="CFG: "];
"1000296" -> "1000295"  [label="AST: "];
"1000300" -> "1000295"  [label="CFG: "];
"1000295" -> "1000913"  [label="DDG: kvm"];
"1000295" -> "1000913"  [label="DDG: kvm_destroy_pic(kvm)"];
"1000293" -> "1000295"  [label="DDG: kvm"];
"1000298" -> "1000297"  [label="AST: "];
"1000298" -> "1000299"  [label="CFG: "];
"1000299" -> "1000298"  [label="AST: "];
"1000297" -> "1000298"  [label="CFG: "];
"1000299" -> "1000298"  [label="AST: "];
"1000299" -> "1000301"  [label="CFG: "];
"1000300" -> "1000299"  [label="AST: "];
"1000301" -> "1000299"  [label="AST: "];
"1000298" -> "1000299"  [label="CFG: "];
"1000300" -> "1000299"  [label="AST: "];
"1000300" -> "1000295"  [label="CFG: "];
"1000301" -> "1000300"  [label="CFG: "];
"1000301" -> "1000299"  [label="AST: "];
"1000301" -> "1000300"  [label="CFG: "];
"1000299" -> "1000301"  [label="CFG: "];
"1000297" -> "1000282"  [label="AST: "];
"1000297" -> "1000298"  [label="CFG: "];
"1000298" -> "1000297"  [label="AST: "];
"1000305" -> "1000297"  [label="CFG: "];
"1000297" -> "1000913"  [label="DDG: &kvm->irq_lock"];
"1000297" -> "1000913"  [label="DDG: mutex_unlock(&kvm->irq_lock)"];
"1000288" -> "1000297"  [label="DDG: &kvm->irq_lock"];
"1000303" -> "1000302"  [label="AST: "];
"1000303" -> "1000304"  [label="CFG: "];
"1000304" -> "1000303"  [label="AST: "];
"1000302" -> "1000303"  [label="CFG: "];
"1000304" -> "1000303"  [label="AST: "];
"1000304" -> "1000306"  [label="CFG: "];
"1000305" -> "1000304"  [label="AST: "];
"1000306" -> "1000304"  [label="AST: "];
"1000303" -> "1000304"  [label="CFG: "];
"1000305" -> "1000304"  [label="AST: "];
"1000305" -> "1000297"  [label="CFG: "];
"1000306" -> "1000305"  [label="CFG: "];
"1000306" -> "1000304"  [label="AST: "];
"1000306" -> "1000305"  [label="CFG: "];
"1000304" -> "1000306"  [label="CFG: "];
"1000302" -> "1000282"  [label="AST: "];
"1000302" -> "1000303"  [label="CFG: "];
"1000303" -> "1000302"  [label="AST: "];
"1000307" -> "1000302"  [label="CFG: "];
"1000302" -> "1000913"  [label="DDG: &kvm->slots_lock"];
"1000302" -> "1000913"  [label="DDG: mutex_unlock(&kvm->slots_lock)"];
"1000283" -> "1000302"  [label="DDG: &kvm->slots_lock"];
"1000307" -> "1000184"  [label="AST: "];
"1000307" -> "1000302"  [label="CFG: "];
"1000307" -> "1000281"  [label="CFG: "];
"1000307" -> "1000201"  [label="CFG: "];
"1000307" -> "1000212"  [label="CFG: "];
"1000307" -> "1000264"  [label="CFG: "];
"1000307" -> "1000266"  [label="CFG: "];
"1000311" -> "1000307"  [label="CFG: "];
"1000309" -> "1000308"  [label="AST: "];
"1000309" -> "1000310"  [label="CFG: "];
"1000310" -> "1000309"  [label="AST: "];
"1000308" -> "1000309"  [label="CFG: "];
"1000310" -> "1000309"  [label="AST: "];
"1000310" -> "1000312"  [label="CFG: "];
"1000311" -> "1000310"  [label="AST: "];
"1000312" -> "1000310"  [label="AST: "];
"1000309" -> "1000310"  [label="CFG: "];
"1000311" -> "1000310"  [label="AST: "];
"1000311" -> "1000307"  [label="CFG: "];
"1000312" -> "1000311"  [label="CFG: "];
"1000308" -> "1000184"  [label="AST: "];
"1000308" -> "1000309"  [label="CFG: "];
"1000309" -> "1000308"  [label="AST: "];
"1000313" -> "1000308"  [label="CFG: "];
"1000308" -> "1000913"  [label="DDG: &kvm->lock"];
"1000308" -> "1000913"  [label="DDG: mutex_unlock(&kvm->lock)"];
"1000186" -> "1000308"  [label="DDG: &kvm->lock"];
"1000312" -> "1000310"  [label="AST: "];
"1000312" -> "1000311"  [label="CFG: "];
"1000310" -> "1000312"  [label="CFG: "];
"1000313" -> "1000184"  [label="AST: "];
"1000313" -> "1000308"  [label="CFG: "];
"1000910" -> "1000313"  [label="CFG: "];
"1000314" -> "1000128"  [label="AST: "];
"1000314" -> "1000127"  [label="CFG: "];
"1000318" -> "1000314"  [label="CFG: "];
"1000320" -> "1000316"  [label="AST: "];
"1000320" -> "1000317"  [label="CFG: "];
"1000316" -> "1000320"  [label="CFG: "];
"1000315" -> "1000128"  [label="AST: "];
"1000315" -> "1000321"  [label="CFG: "];
"1000316" -> "1000315"  [label="AST: "];
"1000321" -> "1000315"  [label="AST: "];
"1000322" -> "1000315"  [label="CFG: "];
"1000315" -> "1000913"  [label="DDG: u.pit_config.flags"];
"1000315" -> "1000913"  [label="DDG: KVM_PIT_SPEAKER_DUMMY"];
"1000315" -> "1000365"  [label="DDG: u.pit_config.flags"];
"1000316" -> "1000315"  [label="AST: "];
"1000316" -> "1000320"  [label="CFG: "];
"1000317" -> "1000316"  [label="AST: "];
"1000320" -> "1000316"  [label="AST: "];
"1000321" -> "1000316"  [label="CFG: "];
"1000317" -> "1000316"  [label="AST: "];
"1000317" -> "1000319"  [label="CFG: "];
"1000318" -> "1000317"  [label="AST: "];
"1000319" -> "1000317"  [label="AST: "];
"1000320" -> "1000317"  [label="CFG: "];
"1000318" -> "1000317"  [label="AST: "];
"1000318" -> "1000314"  [label="CFG: "];
"1000319" -> "1000318"  [label="CFG: "];
"1000321" -> "1000315"  [label="AST: "];
"1000321" -> "1000316"  [label="CFG: "];
"1000315" -> "1000321"  [label="CFG: "];
"1000319" -> "1000317"  [label="AST: "];
"1000319" -> "1000318"  [label="CFG: "];
"1000317" -> "1000319"  [label="CFG: "];
"1000322" -> "1000128"  [label="AST: "];
"1000322" -> "1000315"  [label="CFG: "];
"1000338" -> "1000322"  [label="CFG: "];
"1000323" -> "1000128"  [label="AST: "];
"1000323" -> "1000127"  [label="CFG: "];
"1000325" -> "1000323"  [label="CFG: "];
"1000324" -> "1000128"  [label="AST: "];
"1000324" -> "1000326"  [label="CFG: "];
"1000325" -> "1000324"  [label="AST: "];
"1000326" -> "1000324"  [label="AST: "];
"1000332" -> "1000324"  [label="CFG: "];
"1000324" -> "1000913"  [label="DDG: -EFAULT"];
"1000324" -> "1000913"  [label="DDG: r"];
"1000326" -> "1000324"  [label="DDG: EFAULT"];
"1000324" -> "1000911"  [label="DDG: r"];
"1000325" -> "1000324"  [label="AST: "];
"1000325" -> "1000323"  [label="CFG: "];
"1000327" -> "1000325"  [label="CFG: "];
"1000326" -> "1000324"  [label="AST: "];
"1000326" -> "1000327"  [label="CFG: "];
"1000327" -> "1000326"  [label="AST: "];
"1000324" -> "1000326"  [label="CFG: "];
"1000326" -> "1000913"  [label="DDG: EFAULT"];
"1000326" -> "1000324"  [label="DDG: EFAULT"];
"1000327" -> "1000326"  [label="AST: "];
"1000327" -> "1000325"  [label="CFG: "];
"1000326" -> "1000327"  [label="CFG: "];
"1000328" -> "1000128"  [label="AST: "];
"1000329" -> "1000328"  [label="AST: "];
"1000337" -> "1000328"  [label="AST: "];
"1000330" -> "1000329"  [label="AST: "];
"1000330" -> "1000331"  [label="CFG: "];
"1000331" -> "1000330"  [label="AST: "];
"1000334" -> "1000330"  [label="CFG: "];
"1000331" -> "1000330"  [label="AST: "];
"1000331" -> "1000333"  [label="CFG: "];
"1000332" -> "1000331"  [label="AST: "];
"1000333" -> "1000331"  [label="AST: "];
"1000330" -> "1000331"  [label="CFG: "];
"1000332" -> "1000331"  [label="AST: "];
"1000332" -> "1000324"  [label="CFG: "];
"1000333" -> "1000332"  [label="CFG: "];
"1000333" -> "1000331"  [label="AST: "];
"1000333" -> "1000332"  [label="CFG: "];
"1000331" -> "1000333"  [label="CFG: "];
"1000334" -> "1000329"  [label="AST: "];
"1000334" -> "1000330"  [label="CFG: "];
"1000336" -> "1000334"  [label="CFG: "];
"1000329" -> "1000328"  [label="AST: "];
"1000329" -> "1000335"  [label="CFG: "];
"1000330" -> "1000329"  [label="AST: "];
"1000334" -> "1000329"  [label="AST: "];
"1000335" -> "1000329"  [label="AST: "];
"1000337" -> "1000329"  [label="CFG: "];
"1000338" -> "1000329"  [label="CFG: "];
"1000329" -> "1000913"  [label="DDG: argp"];
"1000329" -> "1000913"  [label="DDG: copy_from_user(&u.pit_config, argp,\n\t\t\t\t   sizeof(struct kvm_pit_config))"];
"1000329" -> "1000913"  [label="DDG: &u.pit_config"];
"1000115" -> "1000329"  [label="DDG: argp"];
"1000335" -> "1000329"  [label="AST: "];
"1000335" -> "1000336"  [label="CFG: "];
"1000336" -> "1000335"  [label="AST: "];
"1000329" -> "1000335"  [label="CFG: "];
"1000337" -> "1000328"  [label="AST: "];
"1000337" -> "1000329"  [label="CFG: "];
"1000910" -> "1000337"  [label="CFG: "];
"1000338" -> "1000128"  [label="AST: "];
"1000338" -> "1000329"  [label="CFG: "];
"1000338" -> "1000322"  [label="CFG: "];
"1000342" -> "1000338"  [label="CFG: "];
"1000340" -> "1000339"  [label="AST: "];
"1000340" -> "1000341"  [label="CFG: "];
"1000341" -> "1000340"  [label="AST: "];
"1000339" -> "1000340"  [label="CFG: "];
"1000341" -> "1000340"  [label="AST: "];
"1000341" -> "1000343"  [label="CFG: "];
"1000342" -> "1000341"  [label="AST: "];
"1000343" -> "1000341"  [label="AST: "];
"1000340" -> "1000341"  [label="CFG: "];
"1000342" -> "1000341"  [label="AST: "];
"1000342" -> "1000338"  [label="CFG: "];
"1000343" -> "1000342"  [label="CFG: "];
"1000343" -> "1000341"  [label="AST: "];
"1000343" -> "1000342"  [label="CFG: "];
"1000341" -> "1000343"  [label="CFG: "];
"1000339" -> "1000128"  [label="AST: "];
"1000339" -> "1000340"  [label="CFG: "];
"1000340" -> "1000339"  [label="AST: "];
"1000345" -> "1000339"  [label="CFG: "];
"1000339" -> "1000913"  [label="DDG: mutex_lock(&kvm->slots_lock)"];
"1000339" -> "1000382"  [label="DDG: &kvm->slots_lock"];
"1000344" -> "1000128"  [label="AST: "];
"1000344" -> "1000346"  [label="CFG: "];
"1000345" -> "1000344"  [label="AST: "];
"1000346" -> "1000344"  [label="AST: "];
"1000351" -> "1000344"  [label="CFG: "];
"1000344" -> "1000913"  [label="DDG: -EEXIST"];
"1000344" -> "1000913"  [label="DDG: r"];
"1000346" -> "1000344"  [label="DDG: EEXIST"];
"1000344" -> "1000911"  [label="DDG: r"];
"1000345" -> "1000344"  [label="AST: "];
"1000345" -> "1000339"  [label="CFG: "];
"1000347" -> "1000345"  [label="CFG: "];
"1000346" -> "1000344"  [label="AST: "];
"1000346" -> "1000347"  [label="CFG: "];
"1000347" -> "1000346"  [label="AST: "];
"1000344" -> "1000346"  [label="CFG: "];
"1000346" -> "1000913"  [label="DDG: EEXIST"];
"1000346" -> "1000344"  [label="DDG: EEXIST"];
"1000347" -> "1000346"  [label="AST: "];
"1000347" -> "1000345"  [label="CFG: "];
"1000346" -> "1000347"  [label="CFG: "];
"1000352" -> "1000350"  [label="AST: "];
"1000352" -> "1000351"  [label="CFG: "];
"1000350" -> "1000352"  [label="CFG: "];
"1000353" -> "1000349"  [label="AST: "];
"1000353" -> "1000350"  [label="CFG: "];
"1000349" -> "1000353"  [label="CFG: "];
"1000348" -> "1000128"  [label="AST: "];
"1000349" -> "1000348"  [label="AST: "];
"1000354" -> "1000348"  [label="AST: "];
"1000349" -> "1000348"  [label="AST: "];
"1000349" -> "1000353"  [label="CFG: "];
"1000350" -> "1000349"  [label="AST: "];
"1000353" -> "1000349"  [label="AST: "];
"1000354" -> "1000349"  [label="CFG: "];
"1000356" -> "1000349"  [label="CFG: "];
"1000350" -> "1000349"  [label="AST: "];
"1000350" -> "1000352"  [label="CFG: "];
"1000351" -> "1000350"  [label="AST: "];
"1000352" -> "1000350"  [label="AST: "];
"1000353" -> "1000350"  [label="CFG: "];
"1000351" -> "1000350"  [label="AST: "];
"1000351" -> "1000344"  [label="CFG: "];
"1000352" -> "1000351"  [label="CFG: "];
"1000354" -> "1000348"  [label="AST: "];
"1000354" -> "1000349"  [label="CFG: "];
"1000381" -> "1000354"  [label="CFG: "];
}
