<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html
  PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en">
<head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />

<meta name="copyright" content="(C) Copyright 2021" />
<meta name="DC.rights.owner" content="(C) Copyright 2021" />
<meta name="DC.Type" content="CommandRefTopic" />
<meta name="DC.Title" content="LVS Recognize Gates" />
<meta name="abstract" content="Specifies whether to recognize logic gates from transistor-level data." />
<meta name="description" content="Specifies whether to recognize logic gates from transistor-level data." />
<meta name="prodname" content="Standard Verification Rule Format (SVRF) Manual" />
<meta name="version" content="2014.06" />
<meta name="release" content="v2014.06" />
<meta name="series" content="mgc_ih" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Creator" content="Mentor Graphics Corporation" />
<meta name="DC.Publisher" content="Siemens Industry Software 10 24 2014 10 24 2014 Fresh off the boat." />
<meta name="DC.Date.Created" content="0000-00-00" />
<meta name="DC.Date.Modified" content="2021-03-26" />
<meta name="Topline" content="Siemens EDA" />
<meta name="VariantPrefix" content="none" />
<meta name="IncludeDraftCommentsInChangeLog" content="21.2" />
<meta name="HighlightColor" content="mgc_yellow_129_50" />
<meta name="HighlightChanges" content="yes" />
<meta name="GenerateOnlyChangedTopics" content="none" />
<meta name="Tier" content="1" />
<meta name="SubTitle" content="none" />
<meta name="SourceHandle" content="svrf_ur" />
<meta name="SoftwareVersionNum" content="2021.2" />
<meta name="SoftwareRelease" content="none" />
<meta name="RevHist" content="14" />
<meta name="PublicationDate" content="none" />
<meta name="Platform" content="none" />
<meta name="PartNumber" content="none" />
<meta name="LicenseType" content="EULA" />
<meta name="InfoHubHandle" content="calbr_ih" />
<meta name="EclipsePluginName" content="none" />
<meta name="DraftDate" content="3/25/21" />
<meta name="Draft" content="none" />
<meta name="DocumentTitle" content="Standard Verification Rule Format (SVRF) Manual" />
<meta name="CSHelp" content="No" />
<meta name="CSDSearchKeywords" content="doc.type.documentation.ref,product.version.v2021.2,product.id.P10089,product.id.P10099,product.id.P10119,product.id.P10101,product.id.P11427,product.id.P10115,product.id.P11426,product.id.P10122,product.id.P11493" />
<meta name="ConditionFiltering" content="XML" />
<meta name="Copyright" content="READONLY - Use: copyrfirst and copyrlast" />
<meta name="ChecklinksRelease" content="calibre" />
<meta name="BookcaseHandle" content="none" />
<meta name="Beta" content="none" />
<meta name="Alpha" content="none" />
<meta name="ActiveStatus" content="Active" />
<meta name="IncludeInInventory" content="yes" />
<meta name="SourceEDDVersion" content="12.2.10" />
<meta name="DC.Format" content="XHTML" />
<meta name="DC.Identifier" content="id9fdc96dd-a321-44dc-8823-43c1d0b12b9a" />
<link rel="stylesheet" type="text/css" href="../commonltr.css" />
<title>LVS Recognize Gates</title>
<link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /><noscript><link rel="StyleSheet" href="../../MGC/styles-disw/body.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/catalog.css" type="text/css" /><link rel="StyleSheet" href="../../MGC/styles-disw/document.css" type="text/css" /><link rel="stylesheet" href="../../MGC/styles-disw/mgcdita-lang.css" type="text/css" /></noscript><meta name="mgc_html_doctitle" content="LVS Recognize Gates" />
<meta name="attributes" content="doc.type.documentation.ref,product.version.v2021.2,product.id.P10089,product.id.P10099,product.id.P10119,product.id.P10101,product.id.P11427,product.id.P10115,product.id.P11426,product.id.P10122,product.id.P11493" />
<meta name="TEMPLATEBASE" content="mgc_mgchelp_v4.3.000" />
<script type="text/javascript" language="JavaScript1.2" src="../../MGC/js/page.js"></script><script type="text/javascript" language="JavaScript1.2">
            if(DetectChromeForBasic()){
            writeNoScriptStyles();
            }

        </script><script type="text/javascript" language="JavaScript1.2">
            // Set reference to top level help frame
            //
            if(!DetectChromeForBasic()){
            javascriptTopicRedirect();
            }
        </script></head>
<body class="usa-arg" id="id9fdc96dd-a321-44dc-8823-43c1d0b12b9a">
<div id="bodycontent" class="BodyContent">
<script type="text/javascript" language="JavaScript1.2">
              var BC = new Array("TODO: Breadcrumb Title","title1","naV","naV","naV","naV","2");
          </script>
<noscript><iframe framespacing="0" marginheight="2px" frameborder="no" scrolling="no" src="../../MGC/html/noscript_header.htm" width="100%" height="100px;">xxx</iframe></noscript>
<script type="text/javascript" language="JavaScript1.2">
              if(DetectChromeForBasic()){
              if(!(top.inEclipse)){
              writeBasicHeader();
              }
              }
          </script>
<div id="BodyContent"><h1 class="title topictitle1">LVS
Recognize Gates</h1>
<div class="body refbody CommandRefBody"><div class="abstract CommandRefAbstract"><p class="p ContextMGC">Specification
statement</p>
<p class="shortdesc">Specifies whether to recognize
logic gates from transistor-level data.</p>
</div>
<div class="section Usages"><h2 class="title Subheading sectiontitle">Usage</h2><div class="section UsageSet"><p class="lines UsageLine"><span class="keyword ParameterName Required">LVS RECOGNIZE GATES</span> {<span class="keyword ParameterName RequiredDefault">ALL</span> | <span class="keyword ParameterName Required">SIMPLE</span> | <span class="keyword ParameterName Required">NONE</span>} <br />
[<span class="keyword ParameterName Optional">MIX SUBTYPES</span>] [XALSO] [WITHIN TOLERANCE] [WITH SUBSTRATE]<br />
[CELL LIST <span class="keyword ParameterName OptionalReplaceable">list_name</span>]</p>
</div>
</div>
<div class="section Arguments"><h2 class="title Subheading sectiontitle">Arguments</h2><div class="section ArgumentSet"><dl class="dl ArgumentList"><dt class="dt ArgumentName dlterm" id="id9fdc96dd-a321-44dc-8823-43c1d0b12b9a__id4088ac0a-77ae-424a-9292-6d99900340e2"><span class="keyword ParameterName RequiredDefault">ALL</span> | <span class="keyword ParameterName Required">SIMPLE</span> | <span class="keyword ParameterName Required">NONE</span></dt>
<dd class="dd ArgumentDescription"><p class="p">A keyword
that indicates the types of gates that the tool recognizes. One
of these keywords must be specified. Possible choices are these:</p>
<ul class="ul ArgumentOptions"><li class="li ArgOption" id="id9fdc96dd-a321-44dc-8823-43c1d0b12b9a__id49605319-ac3e-49dd-85b5-14667aea844f"><p class="p Opt"><span class="keyword ParameterName RequiredDefault">ALL</span> —
Specifies that all gates are recognized. This is the default.</p>
</li>
<li class="li ArgOption" id="id9fdc96dd-a321-44dc-8823-43c1d0b12b9a__idf4a8083d-0f06-4759-b8b4-206b14429469"><p class="p Opt"><span class="keyword ParameterName Required">SIMPLE </span>—
Specifies that simple gates are recognized.</p>
</li>
<li class="li ArgOption" id="id9fdc96dd-a321-44dc-8823-43c1d0b12b9a__id269892d7-c3fc-460c-b55a-47213c106aa3"><p class="p Opt"><span class="keyword ParameterName Required">NONE </span>—
Specifies that no gates are recognized.</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id9fdc96dd-a321-44dc-8823-43c1d0b12b9a__id4254e8f2-fbd9-4fe6-a6ad-60ae60a841ee"><span class="keyword ParameterName Optional">MIX SUBTYPES </span></dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword allows
subtype mixing of transistors in series-parallel structures. This optional
keyword alters the behavior of the specified ICtrace variable as
follows:</p>
<ul class="ul"><li class="li" id="id9fdc96dd-a321-44dc-8823-43c1d0b12b9a__id6e2c440c-c875-4124-9b99-97744deeea76"><p class="p"><span class="keyword ParameterName Required">ALL</span> becomes</p>
<p class="p">lvs_recognize_gates = TRUE</p>
<p class="p">lvs_recognize_only_simple_gates = FALSE</p>
</li>
<li class="li" id="id9fdc96dd-a321-44dc-8823-43c1d0b12b9a__id7abe3a1d-8137-47c2-a4ba-fe038aa15193"><p class="p"><span class="keyword ParameterName Required">SIMPLE</span> becomes</p>
<p class="p">lvs_recognize_gates = TRUE</p>
<p class="p">lvs_recognize_only_simple_gates = TRUE</p>
</li>
<li class="li" id="id9fdc96dd-a321-44dc-8823-43c1d0b12b9a__id4f3a14dc-9757-4aa8-a1c1-ecc52f3543d6"><p class="p"><span class="keyword ParameterName Required">NONE</span> becomes</p>
<p class="p">lvs_recognize_gates = FALSE</p>
<p class="p">lvs_recognize_only_simple_gates = FALSE</p>
</li>
</ul>
</dd>
<dt class="dt ArgumentName dlterm" id="id9fdc96dd-a321-44dc-8823-43c1d0b12b9a__idefc0afc2-6375-4cee-829e-ba102ae4a9d4"><span class="keyword ParameterName Optional">XALSO </span></dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword that allows
MOS transistors with X+ subtypes to be included in logic gate recognition.
Normally, such devices defined as follows:</p>
<pre class="pre codeblock"><code>DEVICE M(XP) gate poly sd sd well      //Rule file
DEVICE M(XABC) gate poly sd sd well    //Rule file

M1 1 2 3 4 XP                          //Netlist
M2 1 2 3 4 XABC                        //Netlist</code></pre><p class="p">are not
included in logic gate recognition, but devices such as the following
are included:</p>
<pre class="pre codeblock"><code>DEVICE M(X) gate poly sd sd well       //Rule file

M3 1 2 3 4 X                           //Netlist</code></pre></dd>
<dt class="dt ArgumentName dlterm" id="id9fdc96dd-a321-44dc-8823-43c1d0b12b9a__id3f166b85-1f00-4aa3-87c3-c05e20a1d1bb">WITHIN TOLERANCE</dt>
<dd class="dd ArgumentDescription"><p class="p">An optional secondary keyword
that specifies logic gate recognition should use tolerance checking,
as specified in <a class="xref fm:HeadingOnly" href="Command_LvsRecognizeGatesTolerance_id930c7a1e.html#id930c7a1e-448a-4930-862e-14fd61794188__Command_LvsRecognizeGatesTolerance_id930c7a1e.xml#id930c7a1e-448a-4930-862e-14fd61794188" title="Specifies whether to limit gate recognition using device property tolerance checking. Used only in Calibre nmLVS/Calibre nmLVS-H and Calibre PERC.">LVS Recognize Gates Tolerance</a> specification statements. The WITHIN
TOLERANCE keyword enables tolerance checking when the keywords ALL
or SIMPLE are also specified. It has no effect when NONE is specified.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id9fdc96dd-a321-44dc-8823-43c1d0b12b9a__id7619b2f8-ec52-4a62-a4d8-e3df7efdd1a9">WITH SUBSTRATE</dt>
<dd class="dd ArgumentDescription"><p class="p">An optional keyword that
specifies logic gate recognition generates ports that connect to substrate
pins of the transistors contained in a logic gate. Nets connected
to substrate pins are not processed during ambiguity resolution
by default. If such nets are determined to be mismatched, this can
lead to a false INCORRECT comparison result. The WITH SUBSTRATE
keyword can mitigate this situation.</p>
</dd>
<dt class="dt ArgumentName dlterm" id="id9fdc96dd-a321-44dc-8823-43c1d0b12b9a__idd3fc61e2-a56c-488d-af89-687c10b3e7b1">CELL LIST <span class="keyword ParameterName OptionalReplaceable">list_name</span></dt>
<dd class="dd ArgumentDescription"><p class="p">An optional
keyword and name of a list from an <a class="xref fm:HeadingOnly" href="Command_LvsCellList_id856b3f53.html#id856b3f53-73ae-45f9-8caa-cd09ce19e16b__Command_LvsCellList_id856b3f53.xml#id856b3f53-73ae-45f9-8caa-cd09ce19e16b" title="Specifies a list of cells for overrides of LVS rules. Used only in Calibre nmLVS-H and Calibre PERC.">LVS Cell List</a> specification statement. This keyword
set indicates that the LVS Recognize Gates statement in which the
cell list appears applies only to cells in the specified list (the
cell names are source schematic cell names). If the CELL LIST option
is specified, it must be the final parameter of the LVS Recognize Gates
specification statement.</p>
</dd>
</dl>
</div>
</div>
<div class="section Descriptions"><h2 class="title Subheading sectiontitle">Description</h2><p class="p">Specifies whether to recognize
logic gates from transistor-level data. The default is for all gates to
be recognized that are known to the LVS system. For details about
gate recognition concepts, see the section “<a class="xref Link" href="../../calbr_ver_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Logic Gate Recognition', 'calbr_ver_user'); return false;">Logic Gate Recognition</a>” in the <cite class="cite">Calibre Verification User’s Manual</cite>.</p>
<p class="p">This statement may be specified
more than once for statements having differing CELL LIST parameters.
If this statement has no CELL LIST parameter, then it applies to
all gates that are not a part of statements that do have CELL LIST
parameters. Without any CELL LIST specifications in the rules, the
statement may only appear once.</p>
<p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsGroundName_idf53d81ac.html#idf53d81ac-9acb-4bbb-8ae7-b098a3907769__Command_LvsGroundName_idf53d81ac.xml#idf53d81ac-9acb-4bbb-8ae7-b098a3907769" title="Specifies a list of ground net names.">LVS Ground Name</a> and <a class="xref fm:HeadingOnly" href="Command_LvsPowerName_id6f8b1ecc.html#id6f8b1ecc-d5d7-4352-8035-be7e509843cb__Command_LvsPowerName_id6f8b1ecc.xml#id6f8b1ecc-d5d7-4352-8035-be7e509843cb" title="Specifies a list of power net names.">LVS Power Name</a> must be specified for gates to
be recognized.</p>
<p class="p">SIMPLE gates are <span class="ph FontProperty emphasis">not</span> AOI,
OAI, and higher level serial-parallel structures of type SPxxx(expression).</p>
<p class="p">Transistors in a series-parallel
structure must have the same subtype if MIX SUBTYPES is not specified.
Series-parallel structures include the pullup and pulldown sections
of logic gates (separately), serial up and serial down structures;
series-parallel up and series-parallel down structures; Sm* and
SPm* structures; and so forth. </p>
<p class="p">Specifying NONE forces the SAME
ORDER option for <a class="xref fm:HeadingOnly" href="Command_LvsReduceSplitGates_id5b33c9fe.html#id5b33c9fe-6ae6-4a62-b603-85ba757bb66b__Command_LvsReduceSplitGates_id5b33c9fe.xml#id5b33c9fe-6ae6-4a62-b603-85ba757bb66b" title="Specifies whether to reduce MOS split gates formed as serial-up or serial-down structures into single gate structures.">LVS Reduce Split Gates</a>.</p>
<p class="p"><a class="xref fm:HeadingOnly" href="Command_LvsFilterUnusedOption_id3f15fb5d.html#id3f15fb5d-7fc5-41d0-bb22-dbc7aa1e4a8c__Command_LvsFilterUnusedOption_id3f15fb5d.xml#id3f15fb5d-7fc5-41d0-bb22-dbc7aa1e4a8c" title="Controls the filtering of unused devices.">LVS Filter Unused Option</a> INV filters inverter gates that
meet the appropriate criteria. Such gates are not recognized.</p>
<p class="p">The CELL LIST option causes gate
recognition to occur only within the cells in the <span class="keyword ParameterName OptionalReplaceable">list_name</span>. If
you use the CELL LIST option, then gate recognition is applied to
all source cells in the list and their corresponding layout cells
as follows:</p>
<ul class="ul"><li class="li" id="id9fdc96dd-a321-44dc-8823-43c1d0b12b9a__id24d5a9df-2011-41a2-8c8b-b2992f6405cc"><p class="p">If there is only one layout
cell corresponding to a given source cell, then the cell-specific gate
recognition options are applied to both source and layout cells.</p>
</li>
<li class="li" id="id9fdc96dd-a321-44dc-8823-43c1d0b12b9a__idf530ae8f-307e-4f99-90bd-4393cfd30b82"><p class="p">If there are several layout
cells corresponding to a given source cell, then the cell-specific
gate recognition options are applied to the source cell and all
corresponding layout cells.</p>
</li>
<li class="li" id="id9fdc96dd-a321-44dc-8823-43c1d0b12b9a__id36dd9fca-dd7b-49b4-9457-2950e100d3aa"><p class="p">If there are several source
cells corresponding to one layout cell, and only one of these source
cells has cell-specific gate recognition options, then the gate
recognition options are applied to the given source cell, corresponding
layout cell, and all other source cells corresponding to that layout
cell.</p>
</li>
<li class="li" id="id9fdc96dd-a321-44dc-8823-43c1d0b12b9a__id83570dcc-017d-42d1-b51c-48c20c860b01"><p class="p">If there are several source
cells corresponding to one layout cell, and more than one of these
source cells has cell-specific gate recognition options, then one
of the source cells with cell-specific options is chosen arbitrarily
and its options are applied to the corresponding layout cell and
to all corresponding source cells without cell-specific gate recognition
options.</p>
</li>
<li class="li" id="id9fdc96dd-a321-44dc-8823-43c1d0b12b9a__iddb33ee70-f613-441c-a1a6-395ba58b9986"><p class="p">If a cell name in the cell
list refers to a layout cell, then this name is ignored unless it also
matches a source cell, in which case it is used for that source
cell as usual. No warning is currently given when a cell name refers
to a layout cell but not to a source cell.</p>
</li>
<li class="li" id="id9fdc96dd-a321-44dc-8823-43c1d0b12b9a__ide32cdd9c-e24b-4c8a-97bd-8ecb8fcf0d40"><p class="p">If a cell name in the cell
list refers to a cell that is not an hcell, an error is reported
as described in the LVS Cell List statement.</p>
</li>
</ul>
<p class="p">A logic gate is composed of two or more transistors.
Inside a logic gate, a net is called a <span class="ph FontProperty emphasis">substrate net</span> if
it connects to a substrate pin of a transistor. By default, substrate
nets are invisible from outside the gate and do not contribute to
ambiguity resolution. In some circumstances, ambiguity resolution
may produce a false INCORRECT comparison because the substrate nets
inside gates are mismatched. The WITH SUBSTRATE keyword causes the substrate
nets to be connected to ports of a gate and the substrate nets are
checked during ambiguity resolution. The false INCORRECT caused
by the mismatched substrate nets is eliminated.</p>
<p class="p">Logic gate ports that connect to substrate nets
are called <span class="ph FontProperty emphasis">substrate ports</span> with
respect to the gate. The term half-gate is defined as a pulldown,
pullup, serial down, serial up, series-parallel down, or series-parallel
up structure. These are discussed under “<a class="xref Link" href="../../calbr_ver_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Logic Gate Recognition', 'calbr_ver_user'); return false;">Logic Gate Recognition</a>”
in the <span class="ph filepath">Calibre Verification User’s Manual</span>.
When WITH SUBSTRATE is used, substrate ports are only generated
when all transistors in a half-gate satisfy the conditions listed
here:</p>
<ul class="ul"><li class="li" id="id9fdc96dd-a321-44dc-8823-43c1d0b12b9a__id37082cb5-cf61-4677-8ce1-b7ffb7130746"><p class="p">All transistors in the half-gate have substrate
pins, and the number of pins is equal.</p>
</li>
<li class="li" id="id9fdc96dd-a321-44dc-8823-43c1d0b12b9a__ide4dc527a-6e8f-4990-bc77-af5e3b5de406"><p class="p">The corresponding substrate pins of all transistors
in the half-gate connect to the same net.</p>
</li>
<li class="li" id="id9fdc96dd-a321-44dc-8823-43c1d0b12b9a__ida3d2f974-6ab9-4cf5-bfc0-2c03c24bc581"><p class="p">For the regular CMOS gates, all transistors in
both half-gates have the same number of substrate pins.</p>
</li>
</ul>
<p class="p">When WITH SUBSTRATE is specified, gate names change
from the defaults as follows:</p>
<ul class="ul"><li class="li" id="id9fdc96dd-a321-44dc-8823-43c1d0b12b9a__id6c9f40dc-54f5-4e2b-9725-5b62d74a5c58"><p class="p">If the transistors in the gate do not satisfy
the aforementioned conditions, a letter “v” is appended to the name
of a gate. For example: INVv, NAND2v.</p>
</li>
<li class="li" id="id9fdc96dd-a321-44dc-8823-43c1d0b12b9a__ide69d97da-102b-4e0e-bfa3-2a95cc0a4b71"><p class="p">If each transistor in the gate has one substrate
pin, a letter “b” is appended to the name of a gate. For example:
INVb, NAND2b.</p>
</li>
<li class="li" id="id9fdc96dd-a321-44dc-8823-43c1d0b12b9a__id8aaf74f1-61c6-4556-b13a-b92cf567317b"><p class="p">If each transistor in the gate has multiple substrate
pins, the letter “b” is appended to the name of the gate once for
each substrate pin. For example, an INV gate with two substrate
pins becomes INVbb, while a NAND gate with three substrate pins
becomes NANDbbb.</p>
</li>
</ul>
<p class="p">The input pins are swappable in logic gate recognition. </p>
<p class="p">Initial correspondence points prevent logic gate formation at
the top level of the design.</p>
<p class="p">When <a class="xref fm:HeadingOnly" href="Command_LvsInjectLogic_ide178ef43.html#ide178ef43-14cf-4d2e-a37d-19c4d890a3e0__Command_LvsInjectLogic_ide178ef43.xml#ide178ef43-14cf-4d2e-a37d-19c4d890a3e0" title="Specifies whether to perform logic injection. Used only in Calibre nmLVS-H and Calibre PERC.">LVS Inject Logic</a> YES is
specified (which it is by default), certain structures are injected into
the design. These structures do not participate in logic gate recognition.
However, they do participate in logic gate recognition when logic
injection is turned off. Therefore, you may notice differences in
the LVS report for various injected or logic gate structures, depending upon
what is enabled in the rule file. See “<a class="xref Link" href="../../calbr_ver_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Effects of Logic Injection', 'calbr_ver_user'); return false;">Effects of Logic Injection</a>” in the <cite class="cite">Calibre Verification User’s
Manual</cite> for more information.</p>
<p class="p">You can specify gate recognition
behavior in Calibre Interactive—nmLVS. See “<a class="xref Link" href="../../calbr_interactive_user/nsmgchelp.htm" target="_top" onclick="oT('STD_FM11', 'Controlling Logic Gate Recognition', 'calbr_interactive_user'); return false;">Controlling Logic Gate Recognition</a>” in the <cite class="cite">Calibre Interactive
User’s Manual</cite>.</p>
<p class="p">In Pyxis Layout, this statement
sets the values of application variables lvs_recognize_gates and lvs_recognize_only_simple_gates,
depending on the optional MIX SUBTYPES keyword. The application
variable lvs_recognize_gates specifies whether to prevent the formation
of complex gates. Complex gates include AOI and OAI gates as well
as higher level serial-parallel structures of type SPxxx(expression),
where xxx is a string of characters. The value of this variable
is used only when lvs_recognize_gates is true.</p>
</div>
<div class="section Examples"><h2 class="title Subheading sectiontitle">Examples</h2><div class="section Subsection" id="id9fdc96dd-a321-44dc-8823-43c1d0b12b9a__idf724e724-c446-4f08-8db2-ed8c14a5ce6b"><h2 class="title Subheading sectiontitle">Example 1</h2><pre class="pre codeblock"><code>LVS POWER NAME VDD
LVS GROUND NAME VSS

// Recognize all logic gates.
LVS RECOGNIZE GATES ALL</code></pre></div>
<div class="section Subsection" id="id9fdc96dd-a321-44dc-8823-43c1d0b12b9a__ida7971281-f747-4a0d-bf39-a98a57beea3b"><h2 class="title Subheading sectiontitle">Example 2</h2><pre class="pre codeblock"><code>LVS POWER NAME VDD
LVS GROUND NAME VSS

// Recognize all logic gates for cells not in cell list analog.
LVS RECOGNIZE GATES ALL

// Do not recognize gates for this list
LVS CELL LIST analog analog_block
LVS RECOGNIZE GATES NONE CELL LIST analog </code></pre></div>
</div>
</div>
<div class="related-links">
<div class="familylinks">
<div class="parentlink"><strong>Parent Topic:</strong> <a class="link" href="../topics/Contain_LvsCommands_id497866fa.html" title="The commands in this section begin with “LVS.”">LVS … Commands</a></div>
</div>
</div></div>
</div>
<!--BeginFooterContent--><div class="BlankFooter" id="BlankFooter"> </div><div class="Footer" id="Footer"> </div><script type="text/javascript"><!--
                PDFLinkTitle = "InfoHub.Help"
                DocHandle = "svrf_ur"
                DocTitle = "Standard Verification Rule Format (SVRF) Manual"
                PageTitle = "LVS Recognize Gates"
                Copyright = "2021"
                ThisTopic = "PointingtoaCommoncustomerjsFile";
                CurrentFile = "topics/Command_LvsRecognizeGates_id9fdc96dd.html"
                CurrentFileID = "3";
                topicFooter();
            --></script><noscript><p class="MGCFooter">Standard Verification Rule Format (SVRF) Manual, v2021.2<br />Unpublished work. © 2021 Siemens 
                <br /><a href="../../mgc_html_help/nsmgchelp.htm" target="_blank">Browser Requirements</a></p></noscript></body>
</html>