t decomposit technolog map speedindepend circuit use boolean relat a present new techniqu decomposit technolog map speedindepend circuit initi circuit implement obtain form netlist complex gate may avail design librari propos method iter perform boolean decomposit gate f twoinput combin sequenti gate g avail librari two gate hsub hsub simpler f preserv origin behavior speedindepend circuit extract function hsub hsub method use boolean relat oppos less power algebra factor approach use previou method logic decomposit overal librari match optim carri out logic resynthesi perform speedindepend signal insert hsub hsub allow share decompos logic overal method gener exist techniqu base restrict decomposit architectur therebi lead better result technolog map b introduct speedindepend circuit origin de muller work hazardfre unbound gate delay model recent progress develop effici analysi synthesi techniqu support cad tool subclass move closer practic bear mind advantag speed independ design greater tempor robust selfcheck properti basic idea synthesi speedindepend circuit eventbas model signal transit graph stg chang diagram describ eg provid gener condit logic implement specif complex gate latter allow arbitrari fanin includ intern feedback their boolean function selfdepend achiev greater practic synthesi speedindepend circuit reli realist assumpt implement logic thu recent work focus develop logic decomposit techniqu fall two categori one includ attempt achiev logic decomposit use standard architectur eg standardc architectur mention below group compris work target decomposit complex gate directli find behaviorpreserv interconnect simpler gate case major function issu addit logic simplif decompos logic must violat origin speedindepend specif criterion make entir bodi research logic decomposit technolog map speedindepend circuit quit specif compar synchron counterpart work partial support acidwg esprit uk epsrc project asti grl cicyt tic two exampl first categori present initi attempt move complex gate structur implement basic circuit architectur includ c element act latch combin logic respons comput excit function latch logic assum consist gate potenti unbound fain unlimit input invers bound fanin gate necessari suffici condit implement circuit architectur call standardc architectur formul in call monoton cover mc requir intuit object mc condit make first level and gate work onehot fashion acknowledg one c element follow approach variou method speedindepend decomposit technolog map implement librari developedeg former method decompos exist gate eg input two input and without search implement space latter method extend decomposit complex algebra divisor tackl limit inher initi mc architectur best repres second categori appear work s burn provid gener condit speedindepend decomposit complex sequenti element two sequenti element or sequenti combin element notabl condit analyz use origin unexpand behavior model thu improv effici method work is opinion big step right direct address mainli correct issu describ use effici correct check optim loop allow share decompos gate differ signal network latter issu success resolv within standard architectur approach method technolog map fundament mode speedindepend circuit use complex gate present method howev identifi set simpl logic gate implement complex gate cannot perform speedindepend decomposit signal function case fit singl gate fact bddbase implement latter use postoptim step propos decomposit techniqu present work consid gener framework allow use arbitrari gate latch avail librari decompos complex gate function shown figur respect effect make progress toward flexibl second approach basic idea new method follow initi complex gate character function f result decomposit librari compon design g set possibl still complex gate label h latter decompos recurs element found librari optim achiev lowest possibl cost thu larg put restrict implement architectur work howev seen further sake practic effici implement procedur deal input gate andor latch act gelement decomposit second import chang work compar new method base full scale boolean decomposit rather algebra factor allow us widen scope implement solut improv area cost futur work tackl performanceori decomposit second goal gener celement base decomposit allow design use convent type latch eg dlatch srlatch instead celement may exist convent standardcel librari furthermor experiment result show see section mani case use standard latch instead celement help improv circuit implement consider power new method appreci look exampl hazardg taken set asynchron benchmark origin stg specif state graph shown figur a b initi implement use standard carchitectur decomposit use two input gate method describ shown figur c d new method produc much cheaper solut two dlatch shown figur e despit appar trivial for experienc human design solut none previous exist autom tool abl obtain it also note dlatch use speedindepend fashion g f hn figur gener framework speedindepend decomposit thu free metast hazard problem ad input output z c c c r c z r r c r c c z a c z a a d b a a d d z c a z z c c c z z z c z c d figur exampl signal transit graph a state graph b implement cde benchmark hazardg paper organ follow section introduc main theoret concept notat section present overview method section describ major aspect boolean relationbas decomposit techniqu detail section briefli describ algorithm impl mentat experiment result present section follow conclus idea work background section introduc theoret concept notat requir decomposit method firstli defin state graph use logic synthesi speedindepend circuit state graph may cours gener compact userori model signal transit graph state graph provid logic synthesi procedur inform necessari deriv boolean function complex gate secondli state graph use propertypreserv transform call signal insert latter perform complex gate decompos smaller gate thu obtain new signal must guarante speedindepend hazardfre inputoutput mode use unbound gate delay model exampl transit input must acknowledg output clock fall close latch eg problem setup hold time long propag time q larger setup hold time gener case state graph logic implement state graph sg label direct graph whose node call state arc sg label event rise a fall agamma transit signal specifi circuit also allow notat specif direct signal transit state label vector signal valu sg consist state label v that everi transit sequenc initi state rise fall transit altern signal figur b show sg signal transit graph figur a consist write arc state to state label a set signal whose transit label sg arc partit possibl empti set input come environ set output state signal must implement addit consist follow two properti sg need implement speedindepend logic circuit first properti speedindepend consist three part determin commut outputpersist sg call determinist state label one state sg call commut whenev two transit execut state order execut alway lead state regardless order event call persist state enabl remain enabl state reachabl fire anoth event b sg call outputpersist output signal event persist state output signal event disabl input event transform eg insert new signal decomposit perform sg level may affect three properti second requir complet state code csc becom necessari suffici exist logic circuit implement consist sg satisfi csc properti everi pair state s set output event enabl state same the sg figur b outputpersist csc csc howev restrict type logic function implement signal requir signal cast singl atom gate complex gate howev go beyond provid concret librari technolog concept excit region quiescent region essenti transform sg particular insert new signal them set state call excit region er event denot era set state era quiescent region qr denot qra transit excit region era set state stabl keep valu ie era eragamma equal qra qragamma exampl er qr shown figur b propertypreserv event insert decomposit method essenti behavior extract new signal structur logic level must match insert transit behavior sg level event insert oper sg select subset state split two state creat basi new state excit region new event figur show chosen insert scheme analog use author area shall say insert signal acknowledg signal b b one signal delay insert a the terminolog use correspond transit exampl acknowledg x figur state signal insert must preserv speedindepend origin specif event correspond insert signal x denot x x xgamma or confus occur simpli x let determinist commut sg let sg obtain insert event x say insert state set erx speedindepend preserv set sipset iff event a persist a remain persist determinist commut formal condit set state r sipset given term intersect r socal state diamond sg condit illustr figur possibl case illeg intersect r state diamond shown first rather a c b b x figur event insert scheme a insert b insert ineffici method find sipset base reduct satisfi problem propos effici method base theori region describ r r r a b c figur possibl violat sip condit assum set state sg partit two subset encod mean addit signal new signal ad either order satisfi csc condit break complex gate set smaller gate latter case new signal repres output intermedi gate ad circuit let r r denot block partit implement partit need insert transit new signal border state r r input border partit block r denot ibr inform subset state r r enter call ibr wellform arc lead state r gamma ibr state ibr new signal insert use input border wellform consist properti violat therefor input border wellform wellform speedindepend preserv closur construct describ algorithm present insert new signal formal notion ipartit use similar definit given sg a set state s ipartit partit four block qrxgammag qrxgammaqrx defin state x stabl valu erx erxgamma defin excit region x new sg distinguish set state excit quiescent region insert signal x origin sg new sg refer era x er respect insert x preserv consist persist transit cross boundari block follow qrxgamma era exampl figur show three differ case insert new signal x sg hazardg exampl insert use era x era xgamma figur a preserv speedindepend sip set condit violat era x violat type figur b signal x insert excit region figur b posit switch acknowledg transit agamma d neg switch transit z gamma correspond excit region satisfi sip condit new sg obtain insert signal x shown figur b note acknowledg x transit agamma d result delay input signal transit x fire chang origin io interfac sg a requir environ look new signal chang d gener incorrect unless also separ find implement environ work appropri time assumpt henc insert reject ad input output a a a d d z c a a a d d c a a a a d d z c a a a x x z b a a a d d z c a c figur differ case signal insert benchmark hazardg violat sipcondit a chang io interfac b correct insert c excit region era x era xgamma shown figur c sip set wellform compli origin io interfac posit neg transit signal x acknowledg output signal z insert scheme valid basic definit boolean function relat import part decomposit method find appropri candid character by mean boolean cover set state era x era xgamma insert signal x thi need refer sever import concept boolean function relat incomplet specifi scalar boolean function function map gamma care valu subset domain b n f hold care valu respect call offset onset dcset f complet specifi dcset empti shall alway assum f complet specifi boolean function unless said otherwis specif boolean function n boolean variabl set call support function f paper shall mostli use notion true support defin follow point ie binari vector valu domain b n function f call minterm variabl x x essenti function f or f depend x exist least two minterm v v differ valu x f v f v set essenti variabl boolean function f call true support f denot supf clear arbitrari boolean function support may true support eg c true support f x supf subset x let f x boolean function f x support g cofactor f x respect x defin f x respect wellknown shannon expans boolean function f x base cofactor boolean differ boolean deriv f x respect x defin ffif foreach noninput signal x solutionsx foreach gate g flatch and org endfor best hx best sip candid solutionsx endfor foreach x best hx implement foreach x best hx empti exit loop let h complex best hx insert new signal z implement h deriv new sg forev librari match figur algorithm logic decomposit technolog map function f f x order former case call posit unat x latter case neg unat x function unat x call binat x function positiveneg unat positiveneg unat support variabl otherwis binat exampl function posit unat variabl f incomplet specifi function f x dcset let us defin dc function fdc say function e f implement f boolean relat relat boolean space seen gener boolean function point domain b n associ sever point codomain formal boolean relat r r b n theta f g sometim shall also use gamma symbol shorthand denot element codomain vector eg repres one vector gamma boolean relat play import role multilevel logic synthesi shall use decomposit method consid set boolean function domain let r boolean relat domain function h say h compat r everi point v domain r vector valu v h element r exampl compat function given section overview method section describ propos method sequenti decomposit speedindepend circuit aim technolog map consist three main step synthesi via decomposit base boolean relat signal insert gener new sg librari match first two step iter function decompos implement gate progress made time new signal insert step resynthesi perform output signal step final step collaps decompos gate match librari gate pseudocod technolog map algorithm given figur use speedindepend initi sg specif complex gate implement boolean function sg signal guarante speedindepend unfortun gate may larg implement semicustom librari even full custom cmo eg requir mani stack transistor goal propos method break gate start output use sequenti if function selfdepend ie intern feedback combin gate given vector x sg signal given one noninput signal x in gener function f x may selfdepend tri decompos function f x line algorithm figur ffl combin sequenti gate function gz y z vector newli introduc signal ffl vector combin function hx signal z ghx implement f x moreov requir newli introduc signal speed independ line care introduc unnecessari fanout due nonloc ac knowledg sinc would hinder success area recoveri gate merg when allow librari problem repres flexibl choic h function explor context combin logic minim among other extend formul cover also sequenti gate in section essenti order overcom limit previou method speedindepend circuit synthesi base specif architectur abl use broad rang sequenti element like set reset domin sr latch transpar latch on believ overcom limit previou method that could use c element dualrail srlatch one major strength work apart dramat improv experiment result allow one use gener standardcel librari that gener includ sr latch c element without need design character new asynchronousspecif gate algorithm proce follow start sg deriv logic function noninput signal line perform implement check function librari gate largest nonimplement function select decomposit order limit search space current tri candid g line ffl sequenti element librari assum two input most order limit search space ffl twoinput and gate possibl input invers flexibl choic function repres boolean relat repres solut space f describ section set function pair compat boolean relat check speed independ line describ section addit requir forc us implement new boolean relat minim return compat function outlin section speedindepend pair immedi reject then h h check approxim as discuss abov implement librari increas order estim cost two case speedindepend implement case decomposit accept otherwis complex implement h select one merg g restrict hx combin partial lift section latter heurist techniqu aim keep decomposit balanc note stage also implement h h sequenti gate suffici condit describ section met procedur iter long progress everyth decompos line time new function h select implement new signal insert sg line resynthesi perform next iter incomplet method essenti due greedi heurist search accept smallest implement nonimplement speedindepend solut believ exhaust enumer backtrack would complet even nonautonom circuit rel straightforward extens result end perform boolean match step recov area delay line step merg togeth simpl input combin gate conserv use decomposit larger librari gate guarante introduc hazard match gate atom logic decomposit use boolean relat specifi permiss decomposit br paper appli br follow problem given incomplet specifi boolean function f x signal y x decompos twolevel ghx y implement f x function g h simpler implement f ani h call permiss note firstlevel function xg multioutput logic function specifi behavior intern node decomposit final goal function decomposit form easili mappabl given librari henc function avail librari select candid g step decomposit small mappabl piec function g cut potenti complex unmapp function f select g permiss implement function h specifi br via minim br best compat function obtain verifi speed independ check sipset one speedindepend best estim cost select sinc support function f includ output variabl y specifi sequenti behavior gener case perform twolevel sequenti decomposit function g function h sequenti ie contain output variabl support second level decomposit made sequenti select latch librari candid gate g techniqu deriv sequenti solut first level h describ section next show exampl permiss implement decomposit express br exampl consid stg figur a whose sg appear figur a signal a c input output possibl implement logic function f a c d us decompos function use g resetdomin rslatch repres equat figur b first step specifi permiss implement first level function use br specifi tabl figur b consid exampl vector a c d easi check f henc vector tabl specifi r implement r must keep input vector either r s sinc necessari simplic consid decomposit problem singleoutput binari function f although gener multioutput multivalu function straightforward rs c dcyc rs rs rs d a c a g r c a c d e r c r c figur sequenti decomposit function d region celement dlatch rs sr qrygamma fgamma gammag fgamma gammag fgamma gammag gamma fgamma gammag unreach gammagamma gammagamma gammagamma gammagamma gammagamma gammagamma tabl boolean relat differ gate suffici condit rslatch keep valu output y requir specif hand one solut possibl input vector correspond set output rslatch boolean relat solver find among other two solut illustr figur cd acd solut chosen depend cost function tabl specifi compat valu br differ type gate celement dlatch resetdomin rslatch setdomin srlatch two input gate two input state sg partit four subset eri qryeri gamma qri gamma respect signal function f x decomposit perform state reachabl sg form dcset br eg state s eri one compat solut allow input function h celement output celement state eri f condit combin possibl input combin impli output celement hand state qri output henc enough keep least one input celement express valu fgamma gammag second line tabl similarli compat valu deriv function represent boolean relat given sg satisfi csc requir output signal x associ uniqu incomplet specifi function f x whose dcset repres set unreach state f x repres three complet specifi function denot onyx yx dcyx repres on off dcset f x pairwis disjoint union tautolog c c d a c c d a a a oni acdi a acdi f r b figur a state graph b decomposit signal rs latch let gener ninput gate repres boolean equat input gate q output gate sequenti q belong true support gz q give characterist function boolean relat implement f x gate g characterist function repres permiss implement z allow f decompos g given characterist function correspond tabl describ boolean relat deriv use cofactor minterm support x cofactor brym give characterist function compat valu z see exampl below find decomposit f gate g reduc find set n function exampl exampl continu sg shown figur a correspond stg figur let us consid implement signal resetdomin rs latch express use characterist function br recal tabl shown figur b repres function f a c d permiss valu input r rs latch on off dcset function f a c d y defin follow complet specifi function context boolean equat repres gate shall liber use sign denot assign rather mathemat equal henc q lefthand side equat stand next valu signal q one righthand side correspond previou valu set permiss implement r character follow characterist function br specifi tabl obtain use equat substitut express oni y dci function rslatch rs brya c d r function valu combin repres tabl valu combin tabl eg a c d exampl set compat valu given cofactor correspond term gamma gamma given boolean relat minterm two possibl solut equat brya c d correspond figur cd are twolevel sequenti decomposit accur estim cost solut produc boolean relat minim essenti order ensur qualiti final result minim handl combin logic often as shown below best solut obtain replac combin gate sequenti one section discuss heurist techniqu use identifi replac possibl without alter asynchron circuit behavior without undergo cost fullblown sequenti optim step let us consid exampl again exampl exampl continu let us assum consid librari contain threeinput and gate rs sr dlatch implement signal rslatch input rcd sacd match librari requir two gate one two one three input one rslatch implement rslatch input rcd c sa would reject requir complex andor gate librari howev input function cd replac signal r output behavior r chang ie function rcd c safe replac rcdrc latter equat correspond function dlatch give valid implement shown figur e techniqu improv precis cost estim step partial consid sequenti gate follow produc permiss function z via minim boolean relat z z alway combin z z x estim complex h match librari complex cost gate els complex liter count estim possibl simplif h h due ad signal z z support ie estim complex new pair fh g permiss function z choos best complex h let us consid task determin h step let sg encod variabl set v let z hx y x v v equat new variabl z insert a result sg denot insa zhx y sometim simpli insa z insa z one signal insert solut step procedur obtain minim function signal z z sg howev rather ineffici creation sg comput expens henc instead look exact estim complex signal z z reli heurist solut follow idea input resubstitut present exampl comput effici formal condit input resubstitut formul term origin sg rather term sg obtain insert new signal lemma let boolean function hx y implement insert signal z posit neg unat y let h x z function obtain hx y replac liter or y liter z sg insa zhx y insa zh x z isomorph iff follow condit satisfi characterist function describ set state era z era z gamma a inform lemma state resubstitut input z permiss state valu function hx y depend y insert signal z stabl valu exampl exampl continu let input r rslatch implement cd figur d onset function hcd shown dash line figur a input border h set state onset enter origin sg a ie similar consider fg input border satisfi sip condit henc ibh taken era r era rgamma must expand beyond ibh state delay input transit a era rgamma f g set state valu function h essenti depend signal given function neg unat cube ac intersect era rera rgamma therefor condit lemma liter replac liter r thu produc new permiss function rcd result gener binat function follow lemma let boolean function hx y implement insert signal z binat y function h repres hx boolean function depend y let h x isomorph iff follow condit satisfi characterist boolean function describ set state era z era z gamma era z a respect proof given appendix condit lemma effici check within bddbase framework requir check two tautolog involv function defin state origin sg a heurist solut tradeoff comput effici optim even though estim still complet exact the exact solut requir creation insa z allow us discov possibl use implement figur e note heurist estim cover case one input signal combin permiss replac feedback z output h itself case also investig check would complex implement aspect method logic decomposit present previou section implement synthesi tool speedindepend circuit main purpos implement evalu potenti improv could obtain synthesi speedindepend circuit use booleanrelationbas decomposit approach effici current implement consid secondari goal stage research solv boolean relat overal approach requir solv br output signal gate latch use decomposit furthermor signal gate sever solut desir order increas chanc find sip function previou approach solv br satisfi need synthesi method sinc minim number term multipleoutput function deliv without signific modif algorithm implement one solut br case need obtain sever compat solut primari goal minim complex function individu term share signific twolevel decomposit function speedindepend gener henc minim function must treat atom object share exploit hand resynthes circuit insert new signal reason devis heurist approach solv br next briefli sketch it given br bryx z function h z individu minim assum function defin way hx compat solut br gener incompat solut may gener combin h s take exampl figur individu minim r could gener solut next minterm incompat valu select eg dy compat valu gamma gamma accept new br deriv freez differ compat valu select minterm case two new br produc valu gamma gamma respect minterm ac dy next br minim individu output function new minterm frozen compat solut obtain approach gener tree br solv provid way obtain sever compat solut br howev explor may becom prohibit expens search tree prune implement branchandboundlik prune strategi incorpor purpos still time requir br solver domin comput cost overal method current implement ongo research solv br framework carri out believ fact pursu minim function individu ie without care term share among differ output function deal output decomposit may crucial deriv algorithm much effici exist approach select best decomposit set compat solut gener output signal best candid select accord follow criteria in prioriti least one decompos function must speedindepend acknowledg decompos function must increas complex implement signal see section solut decompos function implement librari prefer solut complex largest nonimplement function minim prefer criterion help balanc complex decompos function deriv balanc treelik structur rather linear one estim save obtain share function implement sever output signal also consid second order prioriti criterion among best candid solut output signal function largest complex ie farthest implement select implement new output signal sg complex function calcul number liter factor form case sequenti function match latch gate librari implement cost directli obtain inform provid librari signal acknowledg insert function deliv br solver effici sip insert must found reduc find partit fera x qra x era xgamma qra xgammag sg era x era xgamma that restrict sipset section becom posit neg er new signal x qra x qra xgamma stand correspond state set x stabl equal respect gener function may sever era x era xgamma set accept er one correspond signal insert differ acknowledg output signal transit approach perform heurist explor seek differ era x era xgamma set function final select one accord follow criteria ffl set acknowledg signal decompos ie local acknowledg prefer ffl set local acknowledg found one least acknowledg cost select select era x era xgamma set done independ cost acknowledg estim consid influenc insert signal x implement signal cost either increas decreas depend era x era xgamma select calcul increment deriv new sg signal insert exampl consid sg figur c insert new signal x function d valid sip set era x would set state f g state fg input border insert function valid sip set era xgamma would set state f g insert era x acknowledg transit z era xgamma z gamma howev insert uniqu sake simplic let us assum also output signal insert era would also valid case transit x would acknowledg transit agamma d librari map logic decomposit noninput signal complet technolog map step aim recov area delay base technologydepend librari gate reduct achiev collaps small fanin gate complex gate provid gate avail librari collaps process base boolean match techniqu propos mailhot et al adapt exist asynchron memori element combin feedback speed independ circuit overal technolog map process effici implement base util bdd differ criteria cours may use also consid delay result implement sinc keep late arriv signal close output gener use requir unbalanc tree experiment result result decomposit technolog map method logic decomposit present previou section implement appli set benchmark result shown tabl circuit signal literalslatch cpu area nonsi area si io old new sec lib lib best inp map best chu converta dr ebergen hazard nakpa nowick sbuframwrit trimossend total tabl experiment result column literalslatch report complex circuit deriv logic decomposit input gate result obtain method present paper new significantli better obtain method present old note librari use new experi deliber restrict d sr rs latch ie without celement sinc gener part standard cell librari improv mainli achiev two reason ffl superior boolean method versu algebra method logic decomposit ffl intens use differ type latch implement sequenti function compar celementbas implement howev improv result obtain use boolean method paid term signific increas term cpu time reason exampl present decompos current explor way allevi problem find new heurist solv boolean relat effici cost speed independ second part tabl attempt evalu cost implement asynchron specif speedindepend circuit experi done follow bench mark follow script run si use librari asynchgenlib astg f sourc scriptrug map result netlist could consid lower bound area circuit regardless hazard behavior ie circuit implement correct function output signal without regard hazard scriptrug best known generalpurpos optim script combin logic column label lib lib refer two differ librari one bias toward use latch instead combin feedback one without bia column label si report result obtain method propos paper two decomposit strategi experi map circuit onto librari ffl decompos gate input gate inp ffl decompos gate directli mappabl gate librari map case decomposit map preserv speed independ sinc use gate such mux may hazard behavior select input chang clear evid perform aggress decomposit input gate alway best approach technolog map insert multiplefanout signal offer opportun share logic circuit also preclud mapper take advantag flexibl map treelik structur tradeoff must better explor forthcom work look best result nonsisi implement conclud preserv speed independ involv signific overhead experi shown report area similar benchmark even effici implement use sipreserv decomposit imput improv effici map function latch use boolean relat conclus futur work paper shown new solut problem multilevel logic synthesi technolog map asynchron speedindepend circuit method consist three major part part use boolean relat comput set candid logic decomposit initi complex gate circuit implement thu complex gate f iter split twoinput combin sequenti gate g avail librari two gate h h simpler f preserv origin behavior speedindepend circuit best candid h select next step provid lowest cost term implement new signal insert overhead part method perform actual insert new signal h andor h state graph specif resynthes logic latter thu part appli complex gate cannot map librari final part librari match recov area delay step collaps larger librari gate simpl input combin gate denot g conserv use decompos complex gate violat speedindepend aris match gate atom method improv significantli previous known techniqu due significantli larger optim space exploit use boolean relat decomposit broader class latch furthermor abil implement sequenti function sr latch significantli improv practic method inde one complet reli earlier method did avail celement convent librari futur plan improv boolean relat solut algorithm aim find set optim function compat boolean relat essenti order improv cpu time synthes success complex specif r automat gatelevel synthesi speedindepend circuit exact minim boolean relat gener condit decomposit state hold element synthesi selftim vlsi circuit graphtheoret specif complet state encod base theori region concurr hardwar technolog map speed independ circuit decomposit resynthesi basic gate implement speedindepend circuit algorithm synthesi test asynchron circuit algorithm technolog map base binari decis diagram boolean oper synthesi optim digit circuit theori asynchron circuit structur method synthesi speedindepend circuit decomposit method librari bind speedindepend asynchron design automat technolog map gener fundament mode asynchron design gener state assign theori transform signal transit graph heurist minim multiplevalu relat permiss function multioutput compon combin logic optim tr automat technolog map gener fundamentalmod asynchron design decomposit method librari bind speedindepend asynchron design basic gate implement speedindepend circuit gener state assign theori transform signal transit graph automat gatelevel synthesi speedindepend circuit synthesi optim digit circuit algorithm synthesi test asynchron circuit gener condit decomposit statehold element complet state encod base theori region technolog map speedindepend circuit structur method synthesi speedindepend circuit ctr jordi cortadella michael kishinevski alex kondratyev luciano lavagno alexand taubin alex yakovlev lazi transit system applic time optim asynchron circuit proceed ieeeacm intern confer computeraid design p novemb san jose california unit state michael kishinevski jordi cortadella alex kondratyev asynchron interfac specif analysi synthesi proceed th annual confer design autom p june san francisco california unit state