
*** Running vivado
    with args -log design_1_display_and_record_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_display_and_record_0_0.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source design_1_display_and_record_0_0.tcl -notrace
Command: synth_design -top design_1_display_and_record_0_0 -part xc7a35tcpg236-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3800 
WARNING: [Synth 8-2142] illegal initial value of input port x_h for module seg7display ignored [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ipshared/f667/src/seg7display.v:26]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 460.754 ; gain = 110.672
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_display_and_record_0_0' [c:/Users/hatic/deigit_des/deigit_des.srcs/sources_1/bd/design_1/ip/design_1_display_and_record_0_0/synth/design_1_display_and_record_0_0.vhd:80]
INFO: [Synth 8-3491] module 'design_1234_wrapper' declared at 'c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/hdl/design_1234_wrapper.vhd:14' bound to instance 'U0' of component 'design_1234_wrapper' [c:/Users/hatic/deigit_des/deigit_des.srcs/sources_1/bd/design_1/ip/design_1_display_and_record_0_0/synth/design_1_display_and_record_0_0.vhd:121]
INFO: [Synth 8-638] synthesizing module 'design_1234_wrapper' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/hdl/design_1234_wrapper.vhd:38]
INFO: [Synth 8-3491] module 'design_1234' declared at 'c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/synth/design_1234.vhd:14' bound to instance 'design_1234_i' of component 'design_1234' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/hdl/design_1234_wrapper.vhd:63]
INFO: [Synth 8-638] synthesizing module 'design_1234' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/synth/design_1234.vhd:42]
INFO: [Synth 8-3491] module 'design_1234_bin2bcd_0_0' declared at 'c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_bin2bcd_0_0/synth/design_1234_bin2bcd_0_0.v:57' bound to instance 'bin2bcd_0' of component 'design_1234_bin2bcd_0_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/synth/design_1234.vhd:255]
INFO: [Synth 8-6157] synthesizing module 'design_1234_bin2bcd_0_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_bin2bcd_0_0/synth/design_1234_bin2bcd_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'bin2bcd' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ipshared/df32/src/bin2BCD.v:7]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'bin2bcd' (1#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ipshared/df32/src/bin2BCD.v:7]
INFO: [Synth 8-6155] done synthesizing module 'design_1234_bin2bcd_0_0' (2#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_bin2bcd_0_0/synth/design_1234_bin2bcd_0_0.v:57]
INFO: [Synth 8-3491] module 'design_1234_bin2bcd_1_0' declared at 'c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_bin2bcd_1_0/synth/design_1234_bin2bcd_1_0.v:57' bound to instance 'bin2bcd_1' of component 'design_1234_bin2bcd_1_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/synth/design_1234.vhd:261]
INFO: [Synth 8-6157] synthesizing module 'design_1234_bin2bcd_1_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_bin2bcd_1_0/synth/design_1234_bin2bcd_1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1234_bin2bcd_1_0' (3#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_bin2bcd_1_0/synth/design_1234_bin2bcd_1_0.v:57]
INFO: [Synth 8-3491] module 'design_1234_bin2bcd_2_0' declared at 'c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_bin2bcd_2_0/synth/design_1234_bin2bcd_2_0.v:57' bound to instance 'bin2bcd_2' of component 'design_1234_bin2bcd_2_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/synth/design_1234.vhd:267]
INFO: [Synth 8-6157] synthesizing module 'design_1234_bin2bcd_2_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_bin2bcd_2_0/synth/design_1234_bin2bcd_2_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1234_bin2bcd_2_0' (4#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_bin2bcd_2_0/synth/design_1234_bin2bcd_2_0.v:57]
INFO: [Synth 8-3491] module 'design_1234_seg7display_0_0' declared at 'c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_seg7display_0_0/synth/design_1234_seg7display_0_0.v:57' bound to instance 'seg7display_0' of component 'design_1234_seg7display_0_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/synth/design_1234.vhd:273]
INFO: [Synth 8-6157] synthesizing module 'design_1234_seg7display_0_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_seg7display_0_0/synth/design_1234_seg7display_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'seg7display' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ipshared/f667/src/seg7display.v:21]
	Parameter MODULES bound to: 1 - type: integer 
	Parameter DP_0 bound to: 1 - type: integer 
	Parameter DP_1 bound to: 1 - type: integer 
	Parameter DP_2 bound to: 1 - type: integer 
	Parameter DP_3 bound to: 1 - type: integer 
	Parameter DP_4 bound to: 1 - type: integer 
	Parameter DP_5 bound to: 1 - type: integer 
	Parameter DP_6 bound to: 1 - type: integer 
	Parameter DP_7 bound to: 1 - type: integer 
INFO: [Synth 8-226] default block is never used [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ipshared/f667/src/seg7display.v:66]
INFO: [Synth 8-226] default block is never used [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ipshared/f667/src/seg7display.v:81]
WARNING: [Synth 8-3848] Net dp_h in module/entity seg7display does not have driver. [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ipshared/f667/src/seg7display.v:33]
INFO: [Synth 8-6155] done synthesizing module 'seg7display' (5#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ipshared/f667/src/seg7display.v:21]
INFO: [Synth 8-6155] done synthesizing module 'design_1234_seg7display_0_0' (6#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_seg7display_0_0/synth/design_1234_seg7display_0_0.v:57]
INFO: [Synth 8-3491] module 'design_1234_xlconcat_0_0' declared at 'c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlconcat_0_0/synth/design_1234_xlconcat_0_0.v:58' bound to instance 'xlconcat_0' of component 'design_1234_xlconcat_0_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/synth/design_1234.vhd:282]
INFO: [Synth 8-6157] synthesizing module 'design_1234_xlconcat_0_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlconcat_0_0/synth/design_1234_xlconcat_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 4 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat' (7#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1234_xlconcat_0_0' (8#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlconcat_0_0/synth/design_1234_xlconcat_0_0.v:58]
INFO: [Synth 8-3491] module 'design_1234_xlconcat_1_0' declared at 'c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlconcat_1_0/synth/design_1234_xlconcat_1_0.v:58' bound to instance 'xlconcat_1' of component 'design_1234_xlconcat_1_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/synth/design_1234.vhd:290]
INFO: [Synth 8-6157] synthesizing module 'design_1234_xlconcat_1_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlconcat_1_0/synth/design_1234_xlconcat_1_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1234_xlconcat_1_0' (9#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlconcat_1_0/synth/design_1234_xlconcat_1_0.v:58]
INFO: [Synth 8-3491] module 'design_1234_xlconcat_2_0' declared at 'c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlconcat_2_0/synth/design_1234_xlconcat_2_0.v:58' bound to instance 'xlconcat_2' of component 'design_1234_xlconcat_2_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/synth/design_1234.vhd:298]
INFO: [Synth 8-6157] synthesizing module 'design_1234_xlconcat_2_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlconcat_2_0/synth/design_1234_xlconcat_2_0.v:58]
INFO: [Synth 8-6155] done synthesizing module 'design_1234_xlconcat_2_0' (10#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlconcat_2_0/synth/design_1234_xlconcat_2_0.v:58]
INFO: [Synth 8-3491] module 'design_1234_xlconcat_3_0' declared at 'c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlconcat_3_0/synth/design_1234_xlconcat_3_0.v:58' bound to instance 'xlconcat_3' of component 'design_1234_xlconcat_3_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/synth/design_1234.vhd:306]
INFO: [Synth 8-6157] synthesizing module 'design_1234_xlconcat_3_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlconcat_3_0/synth/design_1234_xlconcat_3_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 4 - type: integer 
	Parameter IN1_WIDTH bound to: 4 - type: integer 
	Parameter IN2_WIDTH bound to: 4 - type: integer 
	Parameter IN3_WIDTH bound to: 4 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
	Parameter NUM_PORTS bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized0' (10#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1234_xlconcat_3_0' (11#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlconcat_3_0/synth/design_1234_xlconcat_3_0.v:58]
INFO: [Synth 8-3491] module 'design_1234_xlconcat_4_0' declared at 'c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlconcat_4_0/synth/design_1234_xlconcat_4_0.v:58' bound to instance 'xlconcat_4' of component 'design_1234_xlconcat_4_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/synth/design_1234.vhd:314]
INFO: [Synth 8-6157] synthesizing module 'design_1234_xlconcat_4_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlconcat_4_0/synth/design_1234_xlconcat_4_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized1' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 4 - type: integer 
	Parameter IN1_WIDTH bound to: 4 - type: integer 
	Parameter IN2_WIDTH bound to: 4 - type: integer 
	Parameter IN3_WIDTH bound to: 4 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 12 - type: integer 
	Parameter NUM_PORTS bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_1_xlconcat__parameterized1' (11#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ipshared/2f66/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1234_xlconcat_4_0' (12#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlconcat_4_0/synth/design_1234_xlconcat_4_0.v:58]
INFO: [Synth 8-3491] module 'design_1234_xlconstant_0_0' declared at 'c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlconstant_0_0/synth/design_1234_xlconstant_0_0.v:57' bound to instance 'xlconstant_0' of component 'design_1234_xlconstant_0_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/synth/design_1234.vhd:321]
INFO: [Synth 8-6157] synthesizing module 'design_1234_xlconstant_0_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlconstant_0_0/synth/design_1234_xlconstant_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 0 - type: integer 
	Parameter CONST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant' (13#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1234_xlconstant_0_0' (14#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlconstant_0_0/synth/design_1234_xlconstant_0_0.v:57]
INFO: [Synth 8-3491] module 'design_1234_xlconstant_1_0' declared at 'c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlconstant_1_0/synth/design_1234_xlconstant_1_0.v:57' bound to instance 'xlconstant_1' of component 'design_1234_xlconstant_1_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/synth/design_1234.vhd:325]
INFO: [Synth 8-6157] synthesizing module 'design_1234_xlconstant_1_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlconstant_1_0/synth/design_1234_xlconstant_1_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v:23]
	Parameter CONST_VAL bound to: 9 - type: integer 
	Parameter CONST_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_5_xlconstant__parameterized0' (14#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ipshared/f1c3/hdl/xlconstant_v1_1_vl_rfs.v:23]
INFO: [Synth 8-6155] done synthesizing module 'design_1234_xlconstant_1_0' (15#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlconstant_1_0/synth/design_1234_xlconstant_1_0.v:57]
INFO: [Synth 8-3491] module 'design_1234_xlslice_0_0' declared at 'c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlslice_0_0/synth/design_1234_xlslice_0_0.v:57' bound to instance 'xlslice_0' of component 'design_1234_xlslice_0_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/synth/design_1234.vhd:329]
INFO: [Synth 8-6157] synthesizing module 'design_1234_xlslice_0_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlslice_0_0/synth/design_1234_xlslice_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xlslice_v1_0_1_xlslice' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
	Parameter DIN_WIDTH bound to: 4 - type: integer 
	Parameter DIN_FROM bound to: 0 - type: integer 
	Parameter DIN_TO bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlslice_v1_0_1_xlslice' (16#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ipshared/f3db/hdl/xlslice_v1_0_vl_rfs.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1234_xlslice_0_0' (17#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlslice_0_0/synth/design_1234_xlslice_0_0.v:57]
INFO: [Synth 8-3491] module 'design_1234_xlslice_1_0' declared at 'c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlslice_1_0/synth/design_1234_xlslice_1_0.v:57' bound to instance 'xlslice_1' of component 'design_1234_xlslice_1_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/synth/design_1234.vhd:334]
INFO: [Synth 8-6157] synthesizing module 'design_1234_xlslice_1_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlslice_1_0/synth/design_1234_xlslice_1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1234_xlslice_1_0' (18#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlslice_1_0/synth/design_1234_xlslice_1_0.v:57]
INFO: [Synth 8-3491] module 'design_1234_xlslice_2_0' declared at 'c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlslice_2_0/synth/design_1234_xlslice_2_0.v:57' bound to instance 'xlslice_2' of component 'design_1234_xlslice_2_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/synth/design_1234.vhd:339]
INFO: [Synth 8-6157] synthesizing module 'design_1234_xlslice_2_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlslice_2_0/synth/design_1234_xlslice_2_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1234_xlslice_2_0' (19#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xlslice_2_0/synth/design_1234_xlslice_2_0.v:57]
INFO: [Synth 8-3491] module 'design_1234_xup_2_to_1_mux_vector_0_0' declared at 'c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xup_2_to_1_mux_vector_0_0/synth/design_1234_xup_2_to_1_mux_vector_0_0.v:57' bound to instance 'xup_2_to_1_mux_vector_0' of component 'design_1234_xup_2_to_1_mux_vector_0_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/synth/design_1234.vhd:344]
INFO: [Synth 8-6157] synthesizing module 'design_1234_xup_2_to_1_mux_vector_0_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xup_2_to_1_mux_vector_0_0/synth/design_1234_xup_2_to_1_mux_vector_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_2_to_1_mux_vector' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ipshared/507c/src/xup_2_to_1_mux_vector.v:5]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_2_to_1_mux_vector' (20#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ipshared/507c/src/xup_2_to_1_mux_vector.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1234_xup_2_to_1_mux_vector_0_0' (21#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xup_2_to_1_mux_vector_0_0/synth/design_1234_xup_2_to_1_mux_vector_0_0.v:57]
INFO: [Synth 8-3491] module 'design_1234_xup_2_to_1_mux_vector_1_0' declared at 'c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xup_2_to_1_mux_vector_1_0/synth/design_1234_xup_2_to_1_mux_vector_1_0.v:57' bound to instance 'xup_2_to_1_mux_vector_1' of component 'design_1234_xup_2_to_1_mux_vector_1_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/synth/design_1234.vhd:351]
INFO: [Synth 8-6157] synthesizing module 'design_1234_xup_2_to_1_mux_vector_1_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xup_2_to_1_mux_vector_1_0/synth/design_1234_xup_2_to_1_mux_vector_1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1234_xup_2_to_1_mux_vector_1_0' (22#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xup_2_to_1_mux_vector_1_0/synth/design_1234_xup_2_to_1_mux_vector_1_0.v:57]
INFO: [Synth 8-3491] module 'design_1234_xup_2_to_1_mux_vector_2_0' declared at 'c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xup_2_to_1_mux_vector_2_0/synth/design_1234_xup_2_to_1_mux_vector_2_0.v:57' bound to instance 'xup_2_to_1_mux_vector_2' of component 'design_1234_xup_2_to_1_mux_vector_2_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/synth/design_1234.vhd:358]
INFO: [Synth 8-6157] synthesizing module 'design_1234_xup_2_to_1_mux_vector_2_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xup_2_to_1_mux_vector_2_0/synth/design_1234_xup_2_to_1_mux_vector_2_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1234_xup_2_to_1_mux_vector_2_0' (23#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xup_2_to_1_mux_vector_2_0/synth/design_1234_xup_2_to_1_mux_vector_2_0.v:57]
INFO: [Synth 8-3491] module 'design_1234_xup_dff_vector_0_0' declared at 'c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xup_dff_vector_0_0/synth/design_1234_xup_dff_vector_0_0.v:57' bound to instance 'xup_dff_vector_0' of component 'design_1234_xup_dff_vector_0_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/synth/design_1234.vhd:365]
INFO: [Synth 8-6157] synthesizing module 'design_1234_xup_dff_vector_0_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xup_dff_vector_0_0/synth/design_1234_xup_dff_vector_0_0.v:57]
INFO: [Synth 8-6157] synthesizing module 'xup_dff_vector' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ipshared/5c8e/src/xup_dff_vector.v:5]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DELAY bound to: 3 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xup_dff_vector' (24#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ipshared/5c8e/src/xup_dff_vector.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1234_xup_dff_vector_0_0' (25#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xup_dff_vector_0_0/synth/design_1234_xup_dff_vector_0_0.v:57]
INFO: [Synth 8-3491] module 'design_1234_xup_dff_vector_1_0' declared at 'c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xup_dff_vector_1_0/synth/design_1234_xup_dff_vector_1_0.v:57' bound to instance 'xup_dff_vector_1' of component 'design_1234_xup_dff_vector_1_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/synth/design_1234.vhd:371]
INFO: [Synth 8-6157] synthesizing module 'design_1234_xup_dff_vector_1_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xup_dff_vector_1_0/synth/design_1234_xup_dff_vector_1_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1234_xup_dff_vector_1_0' (26#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xup_dff_vector_1_0/synth/design_1234_xup_dff_vector_1_0.v:57]
INFO: [Synth 8-3491] module 'design_1234_xup_dff_vector_2_0' declared at 'c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xup_dff_vector_2_0/synth/design_1234_xup_dff_vector_2_0.v:57' bound to instance 'xup_dff_vector_2' of component 'design_1234_xup_dff_vector_2_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/synth/design_1234.vhd:377]
INFO: [Synth 8-6157] synthesizing module 'design_1234_xup_dff_vector_2_0' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xup_dff_vector_2_0/synth/design_1234_xup_dff_vector_2_0.v:57]
INFO: [Synth 8-6155] done synthesizing module 'design_1234_xup_dff_vector_2_0' (27#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ip/design_1234_xup_dff_vector_2_0/synth/design_1234_xup_dff_vector_2_0.v:57]
INFO: [Synth 8-256] done synthesizing module 'design_1234' (28#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/synth/design_1234.vhd:42]
INFO: [Synth 8-256] done synthesizing module 'design_1234_wrapper' (29#1) [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/hdl/design_1234_wrapper.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'design_1_display_and_record_0_0' (30#1) [c:/Users/hatic/deigit_des/deigit_des.srcs/sources_1/bd/design_1/ip/design_1_display_and_record_0_0/synth/design_1_display_and_record_0_0.vhd:80]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[3]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[2]
WARNING: [Synth 8-3331] design xlslice_v1_0_1_xlslice has unconnected port Din[1]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In3[3]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In3[2]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In3[1]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized1 has unconnected port In31[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat__parameterized0 has unconnected port In31[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_1_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design seg7display has unconnected port dp_h
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 495.230 ; gain = 145.148
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 495.230 ; gain = 145.148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 495.230 ; gain = 145.148
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/design_1234_ooc.xdc] for cell 'U0/design_1234_i'
Finished Parsing XDC File [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/design_1234_ooc.xdc] for cell 'U0/design_1234_i'
Parsing XDC File [C:/Users/hatic/deigit_des/deigit_des.runs/design_1_display_and_record_0_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/hatic/deigit_des/deigit_des.runs/design_1_display_and_record_0_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.063 . Memory (MB): peak = 837.121 ; gain = 1.563
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 837.121 ; gain = 487.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 837.121 ; gain = 487.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for U0/design_1234_i/bin2bcd_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1234_i/bin2bcd_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1234_i/bin2bcd_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1234_i/seg7display_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1234_i/xlconcat_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1234_i/xlconcat_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1234_i/xlconcat_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1234_i/xlconcat_3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1234_i/xlconcat_4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1234_i/xlconstant_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1234_i/xlconstant_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1234_i/xlslice_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1234_i/xlslice_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1234_i/xlslice_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1234_i/xup_2_to_1_mux_vector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1234_i/xup_2_to_1_mux_vector_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1234_i/xup_2_to_1_mux_vector_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1234_i/xup_dff_vector_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1234_i/xup_dff_vector_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for U0/design_1234_i/xup_dff_vector_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 837.121 ; gain = 487.039
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'dp_l_reg' [c:/Users/hatic/Users/hatic/display_and_record/display_and_record.srcs/sources_1/bd/design_1234/ipshared/f667/src/seg7display.v:121]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 837.121 ; gain = 487.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 9     
+---Registers : 
	                4 Bit    Registers := 4     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module bin2bcd 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 3     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module seg7display 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module xup_2_to_1_mux_vector 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module xup_dff_vector 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-3331] design design_1234_xlslice_2_0 has unconnected port Din[3]
WARNING: [Synth 8-3331] design design_1234_xlslice_2_0 has unconnected port Din[2]
WARNING: [Synth 8-3331] design design_1234_xlslice_2_0 has unconnected port Din[1]
WARNING: [Synth 8-3331] design design_1234_xlslice_1_0 has unconnected port Din[3]
WARNING: [Synth 8-3331] design design_1234_xlslice_1_0 has unconnected port Din[2]
WARNING: [Synth 8-3331] design design_1234_xlslice_1_0 has unconnected port Din[1]
WARNING: [Synth 8-3331] design design_1234_xlslice_0_0 has unconnected port Din[3]
WARNING: [Synth 8-3331] design design_1234_xlslice_0_0 has unconnected port Din[2]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\U0/design_1234_i/seg7display_0 /\inst/dp_l_reg )
INFO: [Synth 8-3332] Sequential element (inst/dp_l_reg) is unused and will be removed from module design_1234_seg7display_0_0.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:24 . Memory (MB): peak = 837.121 ; gain = 487.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 837.121 ; gain = 487.039
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 837.270 ; gain = 487.188
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:37 . Memory (MB): peak = 837.773 ; gain = 487.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 837.773 ; gain = 487.691
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 837.773 ; gain = 487.691
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 837.773 ; gain = 487.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 837.773 ; gain = 487.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 837.773 ; gain = 487.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 837.773 ; gain = 487.691
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     5|
|2     |LUT1   |     1|
|3     |LUT2   |     4|
|4     |LUT3   |    24|
|5     |LUT4   |     7|
|6     |LUT6   |     4|
|7     |FDRE   |    36|
+------+-------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |    81|
|2     |  U0                          |design_1234_wrapper                   |    81|
|3     |    design_1234_i             |design_1234                           |    81|
|4     |      bin2bcd_0               |design_1234_bin2bcd_0_0               |     4|
|5     |        inst                  |bin2bcd_5                             |     3|
|6     |      bin2bcd_1               |design_1234_bin2bcd_1_0               |     4|
|7     |        inst                  |bin2bcd_4                             |     3|
|8     |      bin2bcd_2               |design_1234_bin2bcd_2_0               |     4|
|9     |        inst                  |bin2bcd                               |     3|
|10    |      seg7display_0           |design_1234_seg7display_0_0           |    45|
|11    |        inst                  |seg7display                           |    45|
|12    |      xlconcat_0              |design_1234_xlconcat_0_0              |     0|
|13    |      xlconcat_1              |design_1234_xlconcat_1_0              |     0|
|14    |      xlconcat_2              |design_1234_xlconcat_2_0              |     0|
|15    |      xlconcat_3              |design_1234_xlconcat_3_0              |     0|
|16    |      xlconcat_4              |design_1234_xlconcat_4_0              |     0|
|17    |      xlconstant_0            |design_1234_xlconstant_0_0            |     0|
|18    |      xlconstant_1            |design_1234_xlconstant_1_0            |     0|
|19    |      xlslice_0               |design_1234_xlslice_0_0               |     0|
|20    |      xlslice_1               |design_1234_xlslice_1_0               |     0|
|21    |      xlslice_2               |design_1234_xlslice_2_0               |     0|
|22    |      xup_2_to_1_mux_vector_0 |design_1234_xup_2_to_1_mux_vector_0_0 |     4|
|23    |        inst                  |xup_2_to_1_mux_vector_3               |     4|
|24    |      xup_2_to_1_mux_vector_1 |design_1234_xup_2_to_1_mux_vector_1_0 |     4|
|25    |        inst                  |xup_2_to_1_mux_vector_2               |     4|
|26    |      xup_2_to_1_mux_vector_2 |design_1234_xup_2_to_1_mux_vector_2_0 |     4|
|27    |        inst                  |xup_2_to_1_mux_vector                 |     4|
|28    |      xup_dff_vector_0        |design_1234_xup_dff_vector_0_0        |     4|
|29    |        inst                  |xup_dff_vector_1                      |     4|
|30    |      xup_dff_vector_1        |design_1234_xup_dff_vector_1_0        |     4|
|31    |        inst                  |xup_dff_vector_0                      |     4|
|32    |      xup_dff_vector_2        |design_1234_xup_dff_vector_2_0        |     4|
|33    |        inst                  |xup_dff_vector                        |     4|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 837.773 ; gain = 487.691
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:27 . Memory (MB): peak = 837.773 ; gain = 145.801
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 837.773 ; gain = 487.691
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
104 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:42 . Memory (MB): peak = 849.648 ; gain = 511.039
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/hatic/deigit_des/deigit_des.runs/design_1_display_and_record_0_0_synth_1/design_1_display_and_record_0_0.dcp' has been generated.
